# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 01:28:36 on Oct 27,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module ahb_default_slave
# -- Compiling module ahb_slave
# -- Compiling module ahb_mux
# -- Compiling module ahb_decoder
# -- Compiling module ahb_lite
# 
# Top level modules:
# 	ahb_lite
# End time: 01:28:37 on Oct 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 01:28:37 on Oct 27,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling package AHB_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) AHB_lite_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(160): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(169): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(177): (vlog-2643) Unterminated string literal continues onto next line.
# -- Compiling interface inf
# -- Importing package AHB_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	top_test_uvm
# End time: 01:28:41 on Oct 27,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 3
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 01:28:42 on Oct 27,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+ahb_lite(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package AHB_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module ahb_lite
# -- Loading module ahb_decoder
# -- Loading module ahb_mux
# -- Loading module ahb_default_slave
# -- Loading module ahb_slave
# Optimizing 11 design-units (inlining 0/9 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package AHB_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module ahb_slave(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# -- Optimizing module ahb_mux(fast)
# -- Optimizing module ahb_lite(fast)
# -- Optimizing module ahb_default_slave(fast)
# -- Optimizing module ahb_decoder(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 01:28:49 on Oct 27,2024, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage -solvefaildebug=2 "+UVM_TESTNAME=write_twice_test" 
# Start time: 01:28:50 on Oct 27,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.AHB_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.ahb_lite(fast)
# Loading work.ahb_decoder(fast)
# Loading work.ahb_mux(fast)
# Loading work.ahb_default_slave(fast)
# Loading work.ahb_slave(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_twice_test...
# base_test build phase
# my_test build phase
# env build phase
# my_active_agent build phase
# my_driver build phase
# Inputs monitor build phase complete.
# UVM_INFO components/sequencer.svh(24) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Build phase executed
# coverage build_phase
# Passive agent build phase complete.
# Outputs monitor build phase complete.
# UVM_INFO components/scoreboard.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Build phase completed
# my_comparator build phase
# my_predictor build phase
# my_driver connect phase
# Inputs monitor connect phase complete.
# UVM_INFO components/sequencer.svh(30) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Connect phase executed
# my_active_agent connect phase
# Outputs monitor connect phase complete.
# Passive agent connect phase complete.
# my_comparator connect phase
# my_predictor connect phase
# UVM_INFO components/scoreboard.svh(58) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Connect phase completed
# env connect phase
# my_test connect phase
# my_test connect phase
# Inputs monitor end of elaboration phase complete.
# my_monitor end_of_elaboration_phase
# Outputs monitor end of elaboration phase complete.
# Passive agent end of elaboration phase complete.
# UVM_INFO components/env.svh(97) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# UVM_INFO components/env.svh(99) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.active_agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(101) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(105) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(107) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(109) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(73) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# Passive agent run phase complete.
# coverage run_phase
# my_active_agent run phase
# UVM_INFO components/sequencer.svh(36) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Run phase started
# start of pre_body task
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 0: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 0 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 0, COMPARATOR_transaction_counter= 0
# RECIEVING PHASE: TIME: 5 WAITING FOR CONTROL PHASE TO transaction_finished
# UVM_INFO components/predictor.svh(108) @ 5: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 5 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 5: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 5  HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/outputs_monitor.svh(75) @ 155: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 155 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/comparator.svh(87) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 165: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 165 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 165 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:175 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:175 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(244) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e1, e1, c
# UVM_INFO components/predictor.svh(108) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 175: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 175  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 175: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 175 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:185 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:185 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(244) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:42, 42, c
# UVM_INFO components/predictor.svh(108) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 185: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 185 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:195 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:195 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_1_PHASE_SIGNALS: TIME:195 
# UVM_INFO components/predictor.svh(244) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:2c, 2c, 6
# UVM_INFO components/predictor.svh(108) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 195: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 195 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:205 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:205 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_2_PHASE_SIGNALS: TIME:205
# OUTPUT_1_PHASE_SIGNALS: TIME:205 
# UVM_INFO components/predictor.svh(248) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:69, 69, 4000000a
# UVM_INFO components/predictor.svh(108) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 205: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 205 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:215 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:215 ~error_to_idle
# seq_item.HADDR: 40000004 
# OUTPUT_3_PHASE_SIGNALS: TIME:215 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 215: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:215 
# OUTPUT_2_PHASE_SIGNALS: TIME:215
# UVM_INFO components/predictor.svh(248) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:3a, 3a, 40000004
# UVM_INFO components/predictor.svh(108) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# UVM_INFO components/comparator.svh(87) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 215  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 215: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# RECIEVING PHASE: TIME: 215 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:225 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:225 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:225 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 225: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:225 
# OUTPUT_2_PHASE_SIGNALS: TIME:225
# UVM_INFO components/predictor.svh(244) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:5a, 5a, 2
# UVM_INFO components/predictor.svh(108) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# UVM_INFO components/comparator.svh(87) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 225  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 225: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# RECIEVING PHASE: TIME: 225 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:235 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:235 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:235 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 235: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:235 
# OUTPUT_2_PHASE_SIGNALS: TIME:235
# UVM_INFO components/predictor.svh(244) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:ca, ca, e
# UVM_INFO components/predictor.svh(108) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# UVM_INFO components/comparator.svh(87) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 235  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 235: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# RECIEVING PHASE: TIME: 235 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:245 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:245 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:245 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 245: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:245 
# OUTPUT_2_PHASE_SIGNALS: TIME:245
# UVM_INFO components/predictor.svh(244) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8, 8, e
# UVM_INFO components/predictor.svh(108) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# UVM_INFO components/comparator.svh(87) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 245  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 245: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# RECIEVING PHASE: TIME: 245 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:255 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:255 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:255 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 255: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:255 
# OUTPUT_2_PHASE_SIGNALS: TIME:255
# UVM_INFO components/predictor.svh(244) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e, e, 2
# UVM_INFO components/predictor.svh(108) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# UVM_INFO components/comparator.svh(87) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 255  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 255: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# RECIEVING PHASE: TIME: 255 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:265 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:265 ~error_to_idle
# seq_item.HADDR: 7 
# OUTPUT_3_PHASE_SIGNALS: TIME:265 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 265: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:265 
# OUTPUT_2_PHASE_SIGNALS: TIME:265
# UVM_INFO components/predictor.svh(244) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:d7, d7, 7
# UVM_INFO components/predictor.svh(108) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# UVM_INFO components/comparator.svh(87) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 265  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# UVM_INFO components/driver.svh(64) @ 265: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# RECIEVING PHASE: TIME: 265 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:275 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:275 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:275 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 275: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:275 
# OUTPUT_2_PHASE_SIGNALS: TIME:275
# UVM_INFO components/predictor.svh(248) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:ac, ac, 4000000f
# UVM_INFO components/predictor.svh(108) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# UVM_INFO components/comparator.svh(87) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 275  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# UVM_INFO components/driver.svh(64) @ 275: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# RECIEVING PHASE: TIME: 275 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:285 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:285 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:285 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 285: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:285 
# OUTPUT_2_PHASE_SIGNALS: TIME:285
# UVM_INFO components/predictor.svh(108) @ 285: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# UVM_INFO components/comparator.svh(87) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 285  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# UVM_INFO components/driver.svh(64) @ 285: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# RECIEVING PHASE: TIME: 285 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:295 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:295 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:295 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 295: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:295 
# OUTPUT_2_PHASE_SIGNALS: TIME:295
# UVM_INFO components/predictor.svh(108) @ 295: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# UVM_INFO components/comparator.svh(87) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 295  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# UVM_INFO components/driver.svh(64) @ 295: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# RECIEVING PHASE: TIME: 295 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:305 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:305 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:305 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 305: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:305 
# OUTPUT_2_PHASE_SIGNALS: TIME:305
# UVM_INFO components/predictor.svh(108) @ 305: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# UVM_INFO components/comparator.svh(87) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 305  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# UVM_INFO components/driver.svh(64) @ 305: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# RECIEVING PHASE: TIME: 305 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:315 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:315 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:315 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 315: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:315 
# OUTPUT_2_PHASE_SIGNALS: TIME:315
# UVM_INFO components/predictor.svh(108) @ 315: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# UVM_INFO components/comparator.svh(87) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 315  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 315: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# RECIEVING PHASE: TIME: 315 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:325 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:325 ~error_to_idle
# seq_item.HADDR: 40000002 
# OUTPUT_3_PHASE_SIGNALS: TIME:325 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 325: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:325 
# OUTPUT_2_PHASE_SIGNALS: TIME:325
# UVM_INFO components/predictor.svh(108) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# UVM_INFO components/comparator.svh(87) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 325  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 325: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# RECIEVING PHASE: TIME: 325 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:335 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:335 ~error_to_idle
# seq_item.HADDR: 9 
# OUTPUT_3_PHASE_SIGNALS: TIME:335 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 335: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:335 
# OUTPUT_2_PHASE_SIGNALS: TIME:335
# UVM_INFO components/predictor.svh(108) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# UVM_INFO components/comparator.svh(87) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 335  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 335: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# RECIEVING PHASE: TIME: 335 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:345 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:345 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:345 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 345: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:345 
# OUTPUT_2_PHASE_SIGNALS: TIME:345
# UVM_INFO components/predictor.svh(108) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# UVM_INFO components/comparator.svh(87) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 345  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 345: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# RECIEVING PHASE: TIME: 345 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:355 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:355 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_3_PHASE_SIGNALS: TIME:355 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 355: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:355 
# OUTPUT_2_PHASE_SIGNALS: TIME:355
# UVM_INFO components/predictor.svh(108) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# UVM_ERROR components/comparator.svh(90) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 355  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 355: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# RECIEVING PHASE: TIME: 355 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:365 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:365 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:365 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 365: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:365 
# OUTPUT_2_PHASE_SIGNALS: TIME:365
# UVM_INFO components/predictor.svh(108) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# UVM_ERROR components/comparator.svh(90) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 365  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 365: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# RECIEVING PHASE: TIME: 365 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:375 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:375 ~error_to_idle
# seq_item.HADDR: 8000000c 
# OUTPUT_3_PHASE_SIGNALS: TIME:375 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 375: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:375 
# OUTPUT_2_PHASE_SIGNALS: TIME:375
# UVM_INFO components/predictor.svh(108) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# UVM_ERROR components/comparator.svh(90) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 375  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# start of pre_body task
# start of pre_body task
# 375 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 375: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# RECIEVING PHASE: TIME: 375 WAITING FOR CONTROL PHASE TO transaction_finished
# 375 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:385 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:385 ~error_to_idle
# seq_item.HADDR: 4 
# OUTPUT_3_PHASE_SIGNALS: TIME:385 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 385: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:385 
# OUTPUT_2_PHASE_SIGNALS: TIME:385
# UVM_INFO components/predictor.svh(108) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# UVM_ERROR components/comparator.svh(90) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 385  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# start of pre_body task
# start of pre_body task
# 385 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 385: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# RECIEVING PHASE: TIME: 385 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:395 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:395 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:395 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 395: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:395 
# OUTPUT_2_PHASE_SIGNALS: TIME:395
# UVM_INFO components/predictor.svh(108) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HSEL: 0  HRDATA: 69  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# UVM_ERROR components/comparator.svh(90) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 395  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# start of pre_body task
# start of pre_body task
# 395 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 395: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# RECIEVING PHASE: TIME: 395 WAITING FOR CONTROL PHASE TO transaction_finished
# 395 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:405 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:405 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:405 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 405: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:405 
# OUTPUT_2_PHASE_SIGNALS: TIME:405
# UVM_INFO components/predictor.svh(108) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# UVM_ERROR components/comparator.svh(90) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 405  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# start of pre_body task
# start of pre_body task
# 405 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 405: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# RECIEVING PHASE: TIME: 405 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:415 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:415 ~error_to_idle
# seq_item.HADDR: c 
# OUTPUT_3_PHASE_SIGNALS: TIME:415 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 415: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:415 
# OUTPUT_2_PHASE_SIGNALS: TIME:415
# UVM_INFO components/predictor.svh(108) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# UVM_ERROR components/comparator.svh(90) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 415  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# start of pre_body task
# start of pre_body task
# 415 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 415: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# RECIEVING PHASE: TIME: 415 WAITING FOR CONTROL PHASE TO transaction_finished
# 415 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:425 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:425 ~error_to_idle
# seq_item.HADDR: 40000007 
# OUTPUT_3_PHASE_SIGNALS: TIME:425 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 425: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:425 
# OUTPUT_2_PHASE_SIGNALS: TIME:425
# UVM_INFO components/predictor.svh(108) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# UVM_ERROR components/comparator.svh(90) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 425  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# start of pre_body task
# start of pre_body task
# 425 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 425: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# RECIEVING PHASE: TIME: 425 WAITING FOR CONTROL PHASE TO transaction_finished
# 425 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:435 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:435 ~error_to_idle
# seq_item.HADDR: c0000005 
# OUTPUT_3_PHASE_SIGNALS: TIME:435 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 435: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:435 
# OUTPUT_2_PHASE_SIGNALS: TIME:435
# UVM_INFO components/predictor.svh(108) @ 435: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HSEL: 0  HRDATA: 8c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# UVM_ERROR components/comparator.svh(90) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 435  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# start of pre_body task
# start of pre_body task
# 435 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 435: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# RECIEVING PHASE: TIME: 435 WAITING FOR CONTROL PHASE TO transaction_finished
# 435 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:445 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:445 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_3_PHASE_SIGNALS: TIME:445 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 445: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:445 
# OUTPUT_2_PHASE_SIGNALS: TIME:445
# UVM_INFO components/predictor.svh(108) @ 445: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# UVM_ERROR components/comparator.svh(90) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 445  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# 445 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 445: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# RECIEVING PHASE: TIME: 445 WAITING FOR CONTROL PHASE TO transaction_finished
# 445 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:455 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:455 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:455 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 455: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:455 
# OUTPUT_2_PHASE_SIGNALS: TIME:455
# UVM_INFO components/predictor.svh(108) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HSEL: 0  HRDATA: 42  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# UVM_ERROR components/comparator.svh(90) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 455  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# UVM_INFO components/driver.svh(64) @ 455: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# RECIEVING PHASE: TIME: 455 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:465 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:465 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:465 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 465: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:465 
# OUTPUT_2_PHASE_SIGNALS: TIME:465
# UVM_INFO components/predictor.svh(108) @ 465: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# UVM_ERROR components/comparator.svh(90) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 465  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# 465 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 465: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# RECIEVING PHASE: TIME: 465 WAITING FOR CONTROL PHASE TO transaction_finished
# 465 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:475 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:475 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:475 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 475: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:475 
# OUTPUT_2_PHASE_SIGNALS: TIME:475
# UVM_INFO components/predictor.svh(108) @ 475: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# UVM_INFO components/comparator.svh(87) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 475  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# UVM_INFO components/driver.svh(64) @ 475: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# RECIEVING PHASE: TIME: 475 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:485 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:485 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:485 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 485: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:485 
# OUTPUT_2_PHASE_SIGNALS: TIME:485
# UVM_INFO components/predictor.svh(108) @ 485: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# UVM_ERROR components/comparator.svh(90) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 485  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# 485 WHY AM I HERE NOW1?
# 485 WHY AM I HERE NOW2?
# UVM_INFO components/driver.svh(64) @ 485: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# RECIEVING PHASE: TIME: 485 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:495 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:495 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:495 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 495: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:495 
# OUTPUT_2_PHASE_SIGNALS: TIME:495
# UVM_INFO components/predictor.svh(108) @ 495: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HSEL: 0  HRDATA: 2c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# UVM_ERROR components/comparator.svh(90) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 495  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# 495 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 495: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# RECIEVING PHASE: TIME: 495 WAITING FOR CONTROL PHASE TO transaction_finished
# 495 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:505 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:505 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:505 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 505: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:505 
# OUTPUT_2_PHASE_SIGNALS: TIME:505
# UVM_INFO components/predictor.svh(108) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# UVM_ERROR components/comparator.svh(90) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 505  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# UVM_INFO components/driver.svh(64) @ 505: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# RECIEVING PHASE: TIME: 505 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:515 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:515 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:515 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 515: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:515 
# OUTPUT_2_PHASE_SIGNALS: TIME:515
# UVM_INFO components/predictor.svh(108) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# UVM_ERROR components/comparator.svh(90) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 515  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# UVM_INFO components/driver.svh(64) @ 515: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# RECIEVING PHASE: TIME: 515 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:525 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:525 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:525 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 525: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:525 
# OUTPUT_2_PHASE_SIGNALS: TIME:525
# UVM_INFO components/predictor.svh(108) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# UVM_ERROR components/comparator.svh(90) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 525  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# UVM_INFO components/driver.svh(64) @ 525: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# RECIEVING PHASE: TIME: 525 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:535 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:535 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:535 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 535: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:535 
# OUTPUT_2_PHASE_SIGNALS: TIME:535
# UVM_INFO components/predictor.svh(108) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# UVM_ERROR components/comparator.svh(90) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 535  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# 535 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 535: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# RECIEVING PHASE: TIME: 535 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:545 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:545 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:545 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 545: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:545 
# OUTPUT_2_PHASE_SIGNALS: TIME:545
# UVM_INFO components/predictor.svh(108) @ 545: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# UVM_ERROR components/comparator.svh(90) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 545  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 545: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# RECIEVING PHASE: TIME: 545 WAITING FOR COUNTERS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# CONTROL PHASE: TIME:555 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:555 ~error_to_idle
# seq_item.HADDR: 4000000e 
# OUTPUT_3_PHASE_SIGNALS: TIME:555 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 555: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:555 
# OUTPUT_2_PHASE_SIGNALS: TIME:555
# UVM_INFO components/predictor.svh(108) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# UVM_ERROR components/comparator.svh(90) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 555  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# 555 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:565 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 565: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:565 
# OUTPUT_2_PHASE_SIGNALS: TIME:565
# UVM_INFO components/comparator.svh(82) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 565 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# UVM_ERROR components/comparator.svh(90) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 565  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# 565 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:575 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 575: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:575 
# OUTPUT_2_PHASE_SIGNALS: TIME:575
# UVM_INFO components/comparator.svh(82) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 575 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# UVM_ERROR components/comparator.svh(90) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 575  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# 575 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:585 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 585: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 585 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# UVM_ERROR components/comparator.svh(90) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 585  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# 585 WHY AM I HERE NOW1?
# OUTPUT_1_PHASE_SIGNALS: TIME:595 
# OUTPUT_2_PHASE_SIGNALS: TIME:595
# OUTPUT_3_PHASE_SIGNALS: TIME:605 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 605: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:605 
# UVM_INFO components/comparator.svh(82) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 605 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# UVM_ERROR components/comparator.svh(90) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 605: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# CORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/scoreboard.svh(63) @ 605: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Scoreboard is stopping.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  284
# UVM_WARNING :    0
# UVM_ERROR :   24
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]   121
# [PREDICTOR]    51
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    43
# [SEQUENCER]     3
# [TEST_DONE]     1
# [env_h]     6
# [uvm_test_top.env_h.active_agent_h.driver_h]    40
# [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h]    40
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 605 ns  Iteration: 68  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 02:21:14 on Oct 27,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module ahb_default_slave
# -- Compiling module ahb_slave
# -- Compiling module ahb_mux
# -- Compiling module ahb_decoder
# -- Compiling module ahb_lite
# 
# Top level modules:
# 	ahb_lite
# End time: 02:21:14 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 02:21:14 on Oct 27,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling package AHB_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) AHB_lite_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(160): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(169): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(177): (vlog-2643) Unterminated string literal continues onto next line.
# -- Compiling interface inf
# -- Importing package AHB_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	top_test_uvm
# End time: 02:21:15 on Oct 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 02:21:16 on Oct 27,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+ahb_lite(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package AHB_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module ahb_lite
# -- Loading module ahb_decoder
# -- Loading module ahb_mux
# -- Loading module ahb_default_slave
# -- Loading module ahb_slave
# init_auxdbinfo(): INTERNAL ERROR: Cannot open page file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib1_0.qpg" in read mode
# Optimizing 11 design-units (inlining 0/9 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package AHB_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module ahb_slave(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# -- Optimizing module ahb_mux(fast)
# -- Optimizing module ahb_lite(fast)
# -- Optimizing module ahb_default_slave(fast)
# -- Optimizing module ahb_decoder(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 02:21:21 on Oct 27,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 5
# End time: 02:21:36 on Oct 27,2024, Elapsed time: 0:52:46
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage -solvefaildebug=2 "+UVM_TESTNAME=write_twice_test" 
# Start time: 02:21:38 on Oct 27,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.AHB_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.ahb_lite(fast)
# Loading work.ahb_decoder(fast)
# Loading work.ahb_mux(fast)
# Loading work.ahb_default_slave(fast)
# Loading work.ahb_slave(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_twice_test...
# base_test build phase
# my_test build phase
# env build phase
# my_active_agent build phase
# my_driver build phase
# Inputs monitor build phase complete.
# UVM_INFO components/sequencer.svh(24) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Build phase executed
# coverage build_phase
# Passive agent build phase complete.
# Outputs monitor build phase complete.
# UVM_INFO components/scoreboard.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Build phase completed
# my_comparator build phase
# my_predictor build phase
# my_driver connect phase
# Inputs monitor connect phase complete.
# UVM_INFO components/sequencer.svh(30) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Connect phase executed
# my_active_agent connect phase
# Outputs monitor connect phase complete.
# Passive agent connect phase complete.
# my_comparator connect phase
# my_predictor connect phase
# UVM_INFO components/scoreboard.svh(58) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Connect phase completed
# env connect phase
# my_test connect phase
# my_test connect phase
# Inputs monitor end of elaboration phase complete.
# my_monitor end_of_elaboration_phase
# Outputs monitor end of elaboration phase complete.
# Passive agent end of elaboration phase complete.
# UVM_INFO components/env.svh(97) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# UVM_INFO components/env.svh(99) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.active_agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(101) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(105) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(107) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(109) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(73) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# Passive agent run phase complete.
# coverage run_phase
# my_active_agent run phase
# UVM_INFO components/sequencer.svh(36) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Run phase started
# start of pre_body task
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 0: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 0 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 0, COMPARATOR_transaction_counter= 0
# RECIEVING PHASE: TIME: 5 WAITING FOR CONTROL PHASE TO transaction_finished
# UVM_INFO components/predictor.svh(108) @ 5: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 5 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 5: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 5  HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/outputs_monitor.svh(75) @ 155: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 155 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/comparator.svh(87) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 165: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 165 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 165 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:175 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:175 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(256) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e1, e1, c
# UVM_INFO components/predictor.svh(108) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 175: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 175  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 175: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 175 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:185 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:185 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(256) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:42, 42, c
# UVM_INFO components/predictor.svh(108) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 185: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 185 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:195 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:195 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_1_PHASE_SIGNALS: TIME:195 
# UVM_INFO components/predictor.svh(256) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:2c, 2c, 6
# UVM_INFO components/predictor.svh(108) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 195: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 195 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:205 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:205 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_2_PHASE_SIGNALS: TIME:205
# OUTPUT_1_PHASE_SIGNALS: TIME:205 
# UVM_INFO components/predictor.svh(260) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:69, 69, 4000000a
# UVM_INFO components/predictor.svh(108) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 205: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 205 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:215 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:215 ~error_to_idle
# seq_item.HADDR: 40000004 
# OUTPUT_3_PHASE_SIGNALS: TIME:215 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 215: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:215 
# OUTPUT_2_PHASE_SIGNALS: TIME:215
# UVM_INFO components/predictor.svh(260) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:3a, 3a, 40000004
# UVM_INFO components/predictor.svh(108) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# UVM_INFO components/comparator.svh(87) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 215  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 215: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# RECIEVING PHASE: TIME: 215 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:225 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:225 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:225 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 225: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:225 
# OUTPUT_2_PHASE_SIGNALS: TIME:225
# UVM_INFO components/predictor.svh(256) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:5a, 5a, 2
# UVM_INFO components/predictor.svh(108) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# UVM_INFO components/comparator.svh(87) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 225  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 225: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# RECIEVING PHASE: TIME: 225 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:235 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:235 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:235 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 235: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:235 
# OUTPUT_2_PHASE_SIGNALS: TIME:235
# UVM_INFO components/predictor.svh(256) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:ca, ca, e
# UVM_INFO components/predictor.svh(108) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# UVM_INFO components/comparator.svh(87) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 235  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 235: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# RECIEVING PHASE: TIME: 235 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:245 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:245 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:245 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 245: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:245 
# OUTPUT_2_PHASE_SIGNALS: TIME:245
# UVM_INFO components/predictor.svh(256) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8, 8, e
# UVM_INFO components/predictor.svh(108) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# UVM_INFO components/comparator.svh(87) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 245  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 245: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# RECIEVING PHASE: TIME: 245 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:255 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:255 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:255 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 255: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:255 
# OUTPUT_2_PHASE_SIGNALS: TIME:255
# UVM_INFO components/predictor.svh(256) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e, e, 2
# UVM_INFO components/predictor.svh(108) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# UVM_INFO components/comparator.svh(87) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 255  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 255: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# RECIEVING PHASE: TIME: 255 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:265 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:265 ~error_to_idle
# seq_item.HADDR: 7 
# OUTPUT_3_PHASE_SIGNALS: TIME:265 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 265: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:265 
# OUTPUT_2_PHASE_SIGNALS: TIME:265
# UVM_INFO components/predictor.svh(256) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:d7, d7, 7
# UVM_INFO components/predictor.svh(108) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# UVM_INFO components/comparator.svh(87) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 265  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# UVM_INFO components/driver.svh(64) @ 265: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# RECIEVING PHASE: TIME: 265 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:275 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:275 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:275 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 275: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:275 
# OUTPUT_2_PHASE_SIGNALS: TIME:275
# UVM_INFO components/predictor.svh(260) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:ac, ac, 4000000f
# UVM_INFO components/predictor.svh(108) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# UVM_INFO components/comparator.svh(87) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 275  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# UVM_INFO components/driver.svh(64) @ 275: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# RECIEVING PHASE: TIME: 275 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:285 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:285 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:285 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 285: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:285 
# OUTPUT_2_PHASE_SIGNALS: TIME:285
# UVM_INFO components/predictor.svh(108) @ 285: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# UVM_INFO components/comparator.svh(87) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 285  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# UVM_INFO components/driver.svh(64) @ 285: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# RECIEVING PHASE: TIME: 285 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:295 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:295 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:295 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 295: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:295 
# OUTPUT_2_PHASE_SIGNALS: TIME:295
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
# UVM_INFO components/predictor.svh(108) @ 295: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# UVM_INFO components/comparator.svh(87) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 295  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# UVM_INFO components/driver.svh(64) @ 295: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# RECIEVING PHASE: TIME: 295 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:305 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:305 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:305 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 305: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:305 
# OUTPUT_2_PHASE_SIGNALS: TIME:305
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--0---10
# UVM_INFO components/predictor.svh(108) @ 305: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# UVM_INFO components/comparator.svh(87) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 305  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# UVM_INFO components/driver.svh(64) @ 305: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# RECIEVING PHASE: TIME: 305 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:315 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:315 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:315 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 315: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:315 
# OUTPUT_2_PHASE_SIGNALS: TIME:315
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--0---10
# UVM_INFO components/predictor.svh(108) @ 315: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# UVM_INFO components/comparator.svh(87) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 315  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 315: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# RECIEVING PHASE: TIME: 315 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:325 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:325 ~error_to_idle
# seq_item.HADDR: 40000002 
# OUTPUT_3_PHASE_SIGNALS: TIME:325 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 325: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:325 
# OUTPUT_2_PHASE_SIGNALS: TIME:325
# UVM_INFO components/predictor.svh(260) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:e9, e9, 40000002
# UVM_INFO components/predictor.svh(108) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# UVM_INFO components/comparator.svh(87) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 325  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 325: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# RECIEVING PHASE: TIME: 325 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:335 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:335 ~error_to_idle
# seq_item.HADDR: 9 
# OUTPUT_3_PHASE_SIGNALS: TIME:335 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 335: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:335 
# OUTPUT_2_PHASE_SIGNALS: TIME:335
# UVM_INFO components/predictor.svh(256) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:bf, bf, 9
# UVM_INFO components/predictor.svh(108) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# UVM_INFO components/comparator.svh(87) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 335  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 335: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# RECIEVING PHASE: TIME: 335 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:345 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:345 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:345 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 345: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:345 
# OUTPUT_2_PHASE_SIGNALS: TIME:345
# UVM_INFO components/predictor.svh(256) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8c, 8c, 2
# UVM_INFO components/predictor.svh(108) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# UVM_ERROR components/comparator.svh(90) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 345  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 345: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# RECIEVING PHASE: TIME: 345 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:355 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:355 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_3_PHASE_SIGNALS: TIME:355 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 355: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:355 
# OUTPUT_2_PHASE_SIGNALS: TIME:355
# UVM_INFO components/predictor.svh(387) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:69  a
# UVM_INFO components/predictor.svh(108) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# UVM_INFO components/comparator.svh(87) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 355  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 355: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# RECIEVING PHASE: TIME: 355 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:365 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:365 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:365 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 365: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:365 
# OUTPUT_2_PHASE_SIGNALS: TIME:365
# UVM_INFO components/predictor.svh(391) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(108) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# UVM_INFO components/comparator.svh(87) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 365  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 365: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# RECIEVING PHASE: TIME: 365 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:375 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:375 ~error_to_idle
# seq_item.HADDR: 8000000c 
# OUTPUT_3_PHASE_SIGNALS: TIME:375 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 375: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:375 
# OUTPUT_2_PHASE_SIGNALS: TIME:375
# UVM_INFO components/predictor.svh(391) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  c
# UVM_INFO components/predictor.svh(108) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# UVM_INFO components/comparator.svh(87) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 375  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# start of pre_body task
# start of pre_body task
# 375 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 375: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# RECIEVING PHASE: TIME: 375 WAITING FOR CONTROL PHASE TO transaction_finished
# 375 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:385 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:385 ~error_to_idle
# seq_item.HADDR: 4 
# OUTPUT_3_PHASE_SIGNALS: TIME:385 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 385: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:385 
# OUTPUT_2_PHASE_SIGNALS: TIME:385
# UVM_INFO components/predictor.svh(383) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:x  4
# UVM_INFO components/predictor.svh(108) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# UVM_INFO components/comparator.svh(87) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 385  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, HRDATA = 69, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# start of pre_body task
# start of pre_body task
# 385 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 385: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# RECIEVING PHASE: TIME: 385 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:395 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:395 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:395 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 395: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:395 
# OUTPUT_2_PHASE_SIGNALS: TIME:395
# UVM_INFO components/predictor.svh(383) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:8c  2
# UVM_INFO components/predictor.svh(108) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HSEL: 0  HRDATA: 69  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# UVM_INFO components/comparator.svh(87) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 395  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# start of pre_body task
# start of pre_body task
# 395 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 395: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# RECIEVING PHASE: TIME: 395 WAITING FOR CONTROL PHASE TO transaction_finished
# 395 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:405 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:405 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:405 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 405: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:405 
# OUTPUT_2_PHASE_SIGNALS: TIME:405
# UVM_INFO components/predictor.svh(391) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(108) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# UVM_INFO components/comparator.svh(87) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 405  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# start of pre_body task
# start of pre_body task
# 405 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 405: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# RECIEVING PHASE: TIME: 405 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:415 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:415 ~error_to_idle
# seq_item.HADDR: c 
# OUTPUT_3_PHASE_SIGNALS: TIME:415 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 415: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:415 
# OUTPUT_2_PHASE_SIGNALS: TIME:415
# UVM_INFO components/predictor.svh(383) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:42  c
# UVM_INFO components/predictor.svh(108) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# UVM_INFO components/comparator.svh(87) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 415  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# start of pre_body task
# start of pre_body task
# 415 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 415: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# RECIEVING PHASE: TIME: 415 WAITING FOR CONTROL PHASE TO transaction_finished
# 415 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:425 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:425 ~error_to_idle
# seq_item.HADDR: 40000007 
# OUTPUT_3_PHASE_SIGNALS: TIME:425 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 425: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:425 
# OUTPUT_2_PHASE_SIGNALS: TIME:425
# UVM_INFO components/predictor.svh(387) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  7
# UVM_INFO components/predictor.svh(108) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# UVM_INFO components/comparator.svh(87) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 425  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, HRDATA = 8c, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# start of pre_body task
# start of pre_body task
# 425 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 425: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# RECIEVING PHASE: TIME: 425 WAITING FOR CONTROL PHASE TO transaction_finished
# 425 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:435 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:435 ~error_to_idle
# seq_item.HADDR: c0000005 
# OUTPUT_3_PHASE_SIGNALS: TIME:435 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 435: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:435 
# OUTPUT_2_PHASE_SIGNALS: TIME:435
# UVM_INFO components/predictor.svh(108) @ 435: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HSEL: 0  HRDATA: 8c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# UVM_INFO components/comparator.svh(87) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 435  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# start of pre_body task
# start of pre_body task
# 435 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 435: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# RECIEVING PHASE: TIME: 435 WAITING FOR CONTROL PHASE TO transaction_finished
# 435 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:445 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:445 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_3_PHASE_SIGNALS: TIME:445 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 445: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:445 
# OUTPUT_2_PHASE_SIGNALS: TIME:445
# UVM_INFO components/predictor.svh(108) @ 445: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# UVM_INFO components/comparator.svh(87) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 445  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, HRDATA = 42, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# 445 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 445: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# RECIEVING PHASE: TIME: 445 WAITING FOR CONTROL PHASE TO transaction_finished
# 445 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:455 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:455 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:455 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 455: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:455 
# OUTPUT_2_PHASE_SIGNALS: TIME:455
# UVM_INFO components/predictor.svh(108) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HSEL: 0  HRDATA: 42  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# UVM_INFO components/comparator.svh(87) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 455  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# UVM_INFO components/driver.svh(64) @ 455: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# RECIEVING PHASE: TIME: 455 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:465 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:465 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:465 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 465: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:465 
# OUTPUT_2_PHASE_SIGNALS: TIME:465
# UVM_INFO components/predictor.svh(387) @ 465: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:ac  f
# UVM_INFO components/predictor.svh(108) @ 465: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# UVM_INFO components/comparator.svh(87) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 465  HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# 465 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 465: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# RECIEVING PHASE: TIME: 465 WAITING FOR CONTROL PHASE TO transaction_finished
# 465 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:475 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:475 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:475 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 475: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:475 
# OUTPUT_2_PHASE_SIGNALS: TIME:475
# UVM_INFO components/predictor.svh(108) @ 475: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# UVM_INFO components/comparator.svh(87) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 475  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# UVM_INFO components/driver.svh(64) @ 475: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# RECIEVING PHASE: TIME: 475 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:485 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:485 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:485 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 485: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:485 
# OUTPUT_2_PHASE_SIGNALS: TIME:485
# UVM_INFO components/predictor.svh(108) @ 485: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# UVM_ERROR components/comparator.svh(90) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 485  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# 485 WHY AM I HERE NOW1?
# 485 WHY AM I HERE NOW2?
# UVM_INFO components/driver.svh(64) @ 485: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# RECIEVING PHASE: TIME: 485 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:495 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:495 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:495 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 495: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:495 
# OUTPUT_2_PHASE_SIGNALS: TIME:495
# UVM_INFO components/predictor.svh(108) @ 495: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HSEL: 0  HRDATA: 2c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# UVM_ERROR components/comparator.svh(90) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 495  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# 495 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 495: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# RECIEVING PHASE: TIME: 495 WAITING FOR CONTROL PHASE TO transaction_finished
# 495 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:505 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:505 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:505 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 505: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:505 
# OUTPUT_2_PHASE_SIGNALS: TIME:505
# UVM_INFO components/predictor.svh(387) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  5
# UVM_INFO components/predictor.svh(108) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# UVM_ERROR components/comparator.svh(90) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 505  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, HRDATA = ac, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# UVM_INFO components/driver.svh(64) @ 505: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# RECIEVING PHASE: TIME: 505 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:515 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:515 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:515 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 515: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:515 
# OUTPUT_2_PHASE_SIGNALS: TIME:515
# UVM_INFO components/predictor.svh(387) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:3a  4
# UVM_INFO components/predictor.svh(108) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# UVM_INFO components/comparator.svh(87) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 515  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, HRDATA = ac, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# UVM_INFO components/driver.svh(64) @ 515: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# RECIEVING PHASE: TIME: 515 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:525 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:525 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:525 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 525: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:525 
# OUTPUT_2_PHASE_SIGNALS: TIME:525
# UVM_INFO components/predictor.svh(387) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  3
# UVM_INFO components/predictor.svh(108) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# UVM_INFO components/comparator.svh(87) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 525  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# UVM_INFO components/driver.svh(64) @ 525: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# RECIEVING PHASE: TIME: 525 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:535 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:535 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:535 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 535: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:535 
# OUTPUT_2_PHASE_SIGNALS: TIME:535
# UVM_INFO components/predictor.svh(387) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:e9  2
# UVM_INFO components/predictor.svh(108) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# UVM_ERROR components/comparator.svh(90) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 535  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# 535 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 535: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# RECIEVING PHASE: TIME: 535 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:545 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:545 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:545 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 545: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:545 
# OUTPUT_2_PHASE_SIGNALS: TIME:545
# UVM_INFO components/predictor.svh(108) @ 545: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# UVM_ERROR components/comparator.svh(90) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 545  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, HRDATA = 3a, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 545: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# RECIEVING PHASE: TIME: 545 WAITING FOR COUNTERS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# CONTROL PHASE: TIME:555 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:555 ~error_to_idle
# seq_item.HADDR: 4000000e 
# OUTPUT_3_PHASE_SIGNALS: TIME:555 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 555: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:555 
# OUTPUT_2_PHASE_SIGNALS: TIME:555
# UVM_INFO components/predictor.svh(387) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  e
# UVM_INFO components/predictor.svh(108) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# UVM_ERROR components/comparator.svh(90) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 555  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# 555 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:565 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 565: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:565 
# OUTPUT_2_PHASE_SIGNALS: TIME:565
# UVM_INFO components/comparator.svh(82) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 565 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# UVM_ERROR components/comparator.svh(90) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 565  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# 565 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:575 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 575: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:575 
# OUTPUT_2_PHASE_SIGNALS: TIME:575
# UVM_INFO components/comparator.svh(82) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 575 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# UVM_ERROR components/comparator.svh(90) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 575  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# 575 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:585 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 585: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 585 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# UVM_ERROR components/comparator.svh(90) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 585  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# 585 WHY AM I HERE NOW1?
# OUTPUT_1_PHASE_SIGNALS: TIME:595 
# OUTPUT_2_PHASE_SIGNALS: TIME:595
# OUTPUT_3_PHASE_SIGNALS: TIME:605 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 605: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:605 
# UVM_INFO components/comparator.svh(82) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 605 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# UVM_INFO components/comparator.svh(87) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 605: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# CORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/scoreboard.svh(63) @ 605: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Scoreboard is stopping.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  315
# UVM_WARNING :    0
# UVM_ERROR :   10
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]   121
# [PREDICTOR]    68
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    43
# [SEQUENCER]     3
# [TEST_DONE]     1
# [env_h]     6
# [uvm_test_top.env_h.active_agent_h.driver_h]    40
# [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h]    40
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 605 ns  Iteration: 68  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 02:30:33 on Oct 27,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module ahb_default_slave
# -- Compiling module ahb_slave
# -- Compiling module ahb_mux
# -- Compiling module ahb_decoder
# -- Compiling module ahb_lite
# 
# Top level modules:
# 	ahb_lite
# End time: 02:30:33 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 02:30:33 on Oct 27,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling package AHB_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) AHB_lite_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(160): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(169): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(177): (vlog-2643) Unterminated string literal continues onto next line.
# -- Compiling interface inf
# -- Importing package AHB_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	top_test_uvm
# End time: 02:30:34 on Oct 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 02:30:34 on Oct 27,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+ahb_lite(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package AHB_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module ahb_lite
# -- Loading module ahb_decoder
# -- Loading module ahb_mux
# -- Loading module ahb_default_slave
# -- Loading module ahb_slave
# Optimizing 11 design-units (inlining 0/9 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package AHB_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module ahb_slave(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# -- Optimizing module ahb_mux(fast)
# -- Optimizing module ahb_lite(fast)
# -- Optimizing module ahb_default_slave(fast)
# -- Optimizing module ahb_decoder(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 02:30:37 on Oct 27,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 5
# End time: 02:31:35 on Oct 27,2024, Elapsed time: 0:09:57
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage -solvefaildebug=2 "+UVM_TESTNAME=write_twice_test" 
# Start time: 02:31:35 on Oct 27,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.AHB_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.ahb_lite(fast)
# Loading work.ahb_decoder(fast)
# Loading work.ahb_mux(fast)
# Loading work.ahb_default_slave(fast)
# Loading work.ahb_slave(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_twice_test...
# base_test build phase
# my_test build phase
# env build phase
# my_active_agent build phase
# my_driver build phase
# Inputs monitor build phase complete.
# UVM_INFO components/sequencer.svh(24) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Build phase executed
# coverage build_phase
# Passive agent build phase complete.
# Outputs monitor build phase complete.
# UVM_INFO components/scoreboard.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Build phase completed
# my_comparator build phase
# my_predictor build phase
# my_driver connect phase
# Inputs monitor connect phase complete.
# UVM_INFO components/sequencer.svh(30) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Connect phase executed
# my_active_agent connect phase
# Outputs monitor connect phase complete.
# Passive agent connect phase complete.
# my_comparator connect phase
# my_predictor connect phase
# UVM_INFO components/scoreboard.svh(58) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Connect phase completed
# env connect phase
# my_test connect phase
# my_test connect phase
# Inputs monitor end of elaboration phase complete.
# my_monitor end_of_elaboration_phase
# Outputs monitor end of elaboration phase complete.
# Passive agent end of elaboration phase complete.
# UVM_INFO components/env.svh(97) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# UVM_INFO components/env.svh(99) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.active_agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(101) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(105) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(107) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(109) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(73) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# Passive agent run phase complete.
# coverage run_phase
# my_active_agent run phase
# UVM_INFO components/sequencer.svh(36) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Run phase started
# start of pre_body task
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 0: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 0 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 0, COMPARATOR_transaction_counter= 0
# RECIEVING PHASE: TIME: 5 WAITING FOR CONTROL PHASE TO transaction_finished
# UVM_INFO components/predictor.svh(108) @ 5: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 5 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 5: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 5  HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/outputs_monitor.svh(75) @ 155: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 155 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/comparator.svh(87) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 165: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 165 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 165 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:175 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:175 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(256) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e1, e1, c
# UVM_INFO components/predictor.svh(108) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 175: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 175  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 175: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 175 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:185 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:185 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(256) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:42, 42, c
# UVM_INFO components/predictor.svh(108) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 185: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 185 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:195 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:195 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_1_PHASE_SIGNALS: TIME:195 
# UVM_INFO components/predictor.svh(256) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:2c, 2c, 6
# UVM_INFO components/predictor.svh(108) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 195: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 195 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:205 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:205 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_2_PHASE_SIGNALS: TIME:205
# OUTPUT_1_PHASE_SIGNALS: TIME:205 
# UVM_INFO components/predictor.svh(260) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:69, 69, 4000000a
# UVM_INFO components/predictor.svh(108) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 205: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 205 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:215 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:215 ~error_to_idle
# seq_item.HADDR: 40000004 
# OUTPUT_3_PHASE_SIGNALS: TIME:215 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 215: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:215 
# OUTPUT_2_PHASE_SIGNALS: TIME:215
# UVM_INFO components/predictor.svh(260) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:3a, 3a, 40000004
# UVM_INFO components/predictor.svh(108) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# UVM_INFO components/comparator.svh(87) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 215  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 215: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# RECIEVING PHASE: TIME: 215 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:225 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:225 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:225 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 225: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:225 
# OUTPUT_2_PHASE_SIGNALS: TIME:225
# UVM_INFO components/predictor.svh(256) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:5a, 5a, 2
# UVM_INFO components/predictor.svh(108) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# UVM_INFO components/comparator.svh(87) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 225  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 225: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# RECIEVING PHASE: TIME: 225 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:235 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:235 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:235 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 235: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:235 
# OUTPUT_2_PHASE_SIGNALS: TIME:235
# UVM_INFO components/predictor.svh(256) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:ca, ca, e
# UVM_INFO components/predictor.svh(108) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# UVM_INFO components/comparator.svh(87) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 235  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 235: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# RECIEVING PHASE: TIME: 235 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:245 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:245 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:245 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 245: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:245 
# OUTPUT_2_PHASE_SIGNALS: TIME:245
# UVM_INFO components/predictor.svh(256) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8, 8, e
# UVM_INFO components/predictor.svh(108) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# UVM_INFO components/comparator.svh(87) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 245  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 245: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# RECIEVING PHASE: TIME: 245 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:255 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:255 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:255 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 255: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:255 
# OUTPUT_2_PHASE_SIGNALS: TIME:255
# UVM_INFO components/predictor.svh(256) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e, e, 2
# UVM_INFO components/predictor.svh(108) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# UVM_INFO components/comparator.svh(87) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 255  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 255: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# RECIEVING PHASE: TIME: 255 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:265 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:265 ~error_to_idle
# seq_item.HADDR: 7 
# OUTPUT_3_PHASE_SIGNALS: TIME:265 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 265: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:265 
# OUTPUT_2_PHASE_SIGNALS: TIME:265
# UVM_INFO components/predictor.svh(256) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:d7, d7, 7
# UVM_INFO components/predictor.svh(108) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# UVM_INFO components/comparator.svh(87) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 265  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# UVM_INFO components/driver.svh(64) @ 265: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# RECIEVING PHASE: TIME: 265 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:275 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:275 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:275 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 275: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:275 
# OUTPUT_2_PHASE_SIGNALS: TIME:275
# UVM_INFO components/predictor.svh(260) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:ac, ac, 4000000f
# UVM_INFO components/predictor.svh(108) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# UVM_INFO components/comparator.svh(87) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 275  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# UVM_INFO components/driver.svh(64) @ 275: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# RECIEVING PHASE: TIME: 275 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:285 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:285 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:285 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 285: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:285 
# OUTPUT_2_PHASE_SIGNALS: TIME:285
# UVM_INFO components/predictor.svh(108) @ 285: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# UVM_INFO components/comparator.svh(87) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 285  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# UVM_INFO components/driver.svh(64) @ 285: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# RECIEVING PHASE: TIME: 285 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:295 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:295 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:295 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 295: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:295 
# OUTPUT_2_PHASE_SIGNALS: TIME:295
# UVM_INFO components/predictor.svh(108) @ 295: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# UVM_INFO components/comparator.svh(87) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 295  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# UVM_INFO components/driver.svh(64) @ 295: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# RECIEVING PHASE: TIME: 295 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:305 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:305 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:305 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 305: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:305 
# OUTPUT_2_PHASE_SIGNALS: TIME:305
# UVM_INFO components/predictor.svh(108) @ 305: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# UVM_INFO components/comparator.svh(87) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 305  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# UVM_INFO components/driver.svh(64) @ 305: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# RECIEVING PHASE: TIME: 305 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:315 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:315 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:315 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 315: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:315 
# OUTPUT_2_PHASE_SIGNALS: TIME:315
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
# UVM_INFO components/predictor.svh(108) @ 315: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# UVM_INFO components/comparator.svh(87) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 315  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 315: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# RECIEVING PHASE: TIME: 315 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:325 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:325 ~error_to_idle
# seq_item.HADDR: 40000002 
# OUTPUT_3_PHASE_SIGNALS: TIME:325 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 325: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:325 
# OUTPUT_2_PHASE_SIGNALS: TIME:325
# UVM_INFO components/predictor.svh(260) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:e9, e9, 40000002
# UVM_INFO components/predictor.svh(108) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# UVM_INFO components/comparator.svh(87) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 325  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 325: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# RECIEVING PHASE: TIME: 325 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:335 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:335 ~error_to_idle
# seq_item.HADDR: 9 
# OUTPUT_3_PHASE_SIGNALS: TIME:335 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 335: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:335 
# OUTPUT_2_PHASE_SIGNALS: TIME:335
# UVM_INFO components/predictor.svh(256) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:bf, bf, 9
# UVM_INFO components/predictor.svh(108) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# UVM_INFO components/comparator.svh(87) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 335  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 335: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# RECIEVING PHASE: TIME: 335 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:345 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:345 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:345 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 345: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:345 
# OUTPUT_2_PHASE_SIGNALS: TIME:345
# UVM_INFO components/predictor.svh(256) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8c, 8c, 2
# UVM_INFO components/predictor.svh(108) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# UVM_INFO components/comparator.svh(87) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 345  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 345: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# RECIEVING PHASE: TIME: 345 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:355 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:355 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_3_PHASE_SIGNALS: TIME:355 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 355: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:355 
# OUTPUT_2_PHASE_SIGNALS: TIME:355
# UVM_INFO components/predictor.svh(387) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:69  a
# UVM_INFO components/predictor.svh(108) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# UVM_ERROR components/comparator.svh(90) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 355  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 355: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# RECIEVING PHASE: TIME: 355 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:365 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:365 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:365 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 365: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:365 
# OUTPUT_2_PHASE_SIGNALS: TIME:365
# UVM_INFO components/predictor.svh(391) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(108) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# UVM_INFO components/comparator.svh(87) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 365  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 365: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# RECIEVING PHASE: TIME: 365 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:375 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:375 ~error_to_idle
# seq_item.HADDR: 8000000c 
# OUTPUT_3_PHASE_SIGNALS: TIME:375 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 375: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:375 
# OUTPUT_2_PHASE_SIGNALS: TIME:375
# UVM_INFO components/predictor.svh(391) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  c
# UVM_INFO components/predictor.svh(108) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# UVM_INFO components/comparator.svh(87) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 375  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# start of pre_body task
# start of pre_body task
# 375 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 375: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# RECIEVING PHASE: TIME: 375 WAITING FOR CONTROL PHASE TO transaction_finished
# 375 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:385 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:385 ~error_to_idle
# seq_item.HADDR: 4 
# OUTPUT_3_PHASE_SIGNALS: TIME:385 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 385: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:385 
# OUTPUT_2_PHASE_SIGNALS: TIME:385
# UVM_INFO components/predictor.svh(383) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:x  4
# UVM_INFO components/predictor.svh(108) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# UVM_INFO components/comparator.svh(87) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 385  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, HRDATA = 69, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# start of pre_body task
# start of pre_body task
# 385 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 385: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# RECIEVING PHASE: TIME: 385 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:395 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:395 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:395 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 395: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:395 
# OUTPUT_2_PHASE_SIGNALS: TIME:395
# UVM_INFO components/predictor.svh(383) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:8c  2
# UVM_INFO components/predictor.svh(108) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HSEL: 0  HRDATA: 69  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# UVM_INFO components/comparator.svh(87) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 395  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# start of pre_body task
# start of pre_body task
# 395 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 395: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# RECIEVING PHASE: TIME: 395 WAITING FOR CONTROL PHASE TO transaction_finished
# 395 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:405 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:405 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:405 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 405: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:405 
# OUTPUT_2_PHASE_SIGNALS: TIME:405
# UVM_INFO components/predictor.svh(391) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(108) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# UVM_INFO components/comparator.svh(87) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 405  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# start of pre_body task
# start of pre_body task
# 405 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 405: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# RECIEVING PHASE: TIME: 405 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:415 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:415 ~error_to_idle
# seq_item.HADDR: c 
# OUTPUT_3_PHASE_SIGNALS: TIME:415 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 415: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:415 
# OUTPUT_2_PHASE_SIGNALS: TIME:415
# UVM_INFO components/predictor.svh(383) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:42  c
# UVM_INFO components/predictor.svh(108) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# UVM_INFO components/comparator.svh(87) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 415  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# start of pre_body task
# start of pre_body task
# 415 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 415: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# RECIEVING PHASE: TIME: 415 WAITING FOR CONTROL PHASE TO transaction_finished
# 415 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:425 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:425 ~error_to_idle
# seq_item.HADDR: 40000007 
# OUTPUT_3_PHASE_SIGNALS: TIME:425 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 425: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:425 
# OUTPUT_2_PHASE_SIGNALS: TIME:425
# UVM_INFO components/predictor.svh(387) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  7
# UVM_INFO components/predictor.svh(108) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# UVM_INFO components/comparator.svh(87) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 425  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, HRDATA = 8c, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# start of pre_body task
# start of pre_body task
# 425 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 425: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# RECIEVING PHASE: TIME: 425 WAITING FOR CONTROL PHASE TO transaction_finished
# 425 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:435 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:435 ~error_to_idle
# seq_item.HADDR: c0000005 
# OUTPUT_3_PHASE_SIGNALS: TIME:435 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 435: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:435 
# OUTPUT_2_PHASE_SIGNALS: TIME:435
# UVM_INFO components/predictor.svh(108) @ 435: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HSEL: 0  HRDATA: 8c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# UVM_INFO components/comparator.svh(87) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 435  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# start of pre_body task
# start of pre_body task
# 435 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 435: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# RECIEVING PHASE: TIME: 435 WAITING FOR CONTROL PHASE TO transaction_finished
# 435 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:445 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:445 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_3_PHASE_SIGNALS: TIME:445 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 445: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:445 
# OUTPUT_2_PHASE_SIGNALS: TIME:445
# UVM_INFO components/predictor.svh(383) @ 445: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:2c  6
# UVM_INFO components/predictor.svh(108) @ 445: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# UVM_INFO components/comparator.svh(87) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 445  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, HRDATA = 42, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# 445 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 445: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# RECIEVING PHASE: TIME: 445 WAITING FOR CONTROL PHASE TO transaction_finished
# 445 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:455 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:455 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:455 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 455: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:455 
# OUTPUT_2_PHASE_SIGNALS: TIME:455
# UVM_INFO components/predictor.svh(387) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:ac  f
# UVM_INFO components/predictor.svh(108) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HSEL: 0  HRDATA: 42  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# UVM_INFO components/comparator.svh(87) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 455  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# UVM_INFO components/driver.svh(64) @ 455: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# RECIEVING PHASE: TIME: 455 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:465 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:465 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:465 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 465: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:465 
# OUTPUT_2_PHASE_SIGNALS: TIME:465
# UVM_INFO components/predictor.svh(108) @ 465: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# UVM_INFO components/comparator.svh(87) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 465  HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# 465 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 465: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# RECIEVING PHASE: TIME: 465 WAITING FOR CONTROL PHASE TO transaction_finished
# 465 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:475 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:475 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:475 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 475: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:475 
# OUTPUT_2_PHASE_SIGNALS: TIME:475
# UVM_INFO components/predictor.svh(108) @ 475: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# UVM_INFO components/comparator.svh(87) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 475  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, HRDATA = 2c, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# UVM_INFO components/driver.svh(64) @ 475: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# RECIEVING PHASE: TIME: 475 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:485 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:485 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:485 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 485: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:485 
# OUTPUT_2_PHASE_SIGNALS: TIME:485
# UVM_INFO components/predictor.svh(108) @ 485: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# UVM_ERROR components/comparator.svh(90) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 485  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# 485 WHY AM I HERE NOW1?
# 485 WHY AM I HERE NOW2?
# UVM_INFO components/driver.svh(64) @ 485: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# RECIEVING PHASE: TIME: 485 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:495 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:495 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:495 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 495: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:495 
# OUTPUT_2_PHASE_SIGNALS: TIME:495
# UVM_INFO components/predictor.svh(108) @ 495: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HSEL: 0  HRDATA: 2c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# UVM_ERROR components/comparator.svh(90) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 495  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, HRDATA = ac, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# 495 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 495: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# RECIEVING PHASE: TIME: 495 WAITING FOR CONTROL PHASE TO transaction_finished
# 495 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:505 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:505 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:505 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 505: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:505 
# OUTPUT_2_PHASE_SIGNALS: TIME:505
# UVM_INFO components/predictor.svh(387) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  5
# UVM_INFO components/predictor.svh(108) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# UVM_INFO components/comparator.svh(87) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 505  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, HRDATA = ac, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# UVM_INFO components/driver.svh(64) @ 505: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# RECIEVING PHASE: TIME: 505 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:515 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:515 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:515 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 515: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:515 
# OUTPUT_2_PHASE_SIGNALS: TIME:515
# UVM_INFO components/predictor.svh(387) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:3a  4
# UVM_INFO components/predictor.svh(108) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# UVM_INFO components/comparator.svh(87) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 515  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, HRDATA = ac, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# UVM_INFO components/driver.svh(64) @ 515: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# RECIEVING PHASE: TIME: 515 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:525 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:525 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:525 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 525: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:525 
# OUTPUT_2_PHASE_SIGNALS: TIME:525
# UVM_INFO components/predictor.svh(387) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  3
# UVM_INFO components/predictor.svh(108) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# UVM_INFO components/comparator.svh(87) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 525  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, HRDATA = ac, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# UVM_INFO components/driver.svh(64) @ 525: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# RECIEVING PHASE: TIME: 525 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:535 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:535 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:535 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 535: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:535 
# OUTPUT_2_PHASE_SIGNALS: TIME:535
# UVM_INFO components/predictor.svh(387) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:e9  2
# UVM_INFO components/predictor.svh(108) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# UVM_INFO components/comparator.svh(87) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 535  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# 535 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 535: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# RECIEVING PHASE: TIME: 535 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:545 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:545 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:545 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 545: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:545 
# OUTPUT_2_PHASE_SIGNALS: TIME:545
# UVM_INFO components/predictor.svh(108) @ 545: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# UVM_ERROR components/comparator.svh(90) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 545  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, HRDATA = 3a, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 545: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# RECIEVING PHASE: TIME: 545 WAITING FOR COUNTERS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# CONTROL PHASE: TIME:555 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:555 ~error_to_idle
# seq_item.HADDR: 4000000e 
# OUTPUT_3_PHASE_SIGNALS: TIME:555 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 555: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:555 
# OUTPUT_2_PHASE_SIGNALS: TIME:555
# UVM_INFO components/predictor.svh(387) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  e
# UVM_INFO components/predictor.svh(108) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# UVM_ERROR components/comparator.svh(90) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 555  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# 555 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:565 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 565: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:565 
# OUTPUT_2_PHASE_SIGNALS: TIME:565
# UVM_INFO components/comparator.svh(82) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 565 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# UVM_ERROR components/comparator.svh(90) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 565  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# 565 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:575 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 575: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:575 
# OUTPUT_2_PHASE_SIGNALS: TIME:575
# UVM_INFO components/comparator.svh(82) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 575 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# UVM_ERROR components/comparator.svh(90) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 575  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# 575 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:585 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 585: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 585 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# UVM_ERROR components/comparator.svh(90) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 585  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# 585 WHY AM I HERE NOW1?
# OUTPUT_1_PHASE_SIGNALS: TIME:595 
# OUTPUT_2_PHASE_SIGNALS: TIME:595
# OUTPUT_3_PHASE_SIGNALS: TIME:605 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 605: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:605 
# UVM_INFO components/comparator.svh(82) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 605 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# UVM_INFO components/comparator.svh(87) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 605: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# CORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/scoreboard.svh(63) @ 605: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Scoreboard is stopping.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  318
# UVM_WARNING :    0
# UVM_ERROR :    8
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]   121
# [PREDICTOR]    69
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    43
# [SEQUENCER]     3
# [TEST_DONE]     1
# [env_h]     6
# [uvm_test_top.env_h.active_agent_h.driver_h]    40
# [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h]    40
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 605 ns  Iteration: 68  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 02:51:00 on Oct 27,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module ahb_default_slave
# -- Compiling module ahb_slave
# ** Error: (vlog-13069) ../rtl/ahb_slave.v(214): near "end": syntax error, unexpected end.
# ** Error: ../rtl/ahb_slave.v(237): A label for a block can be specified before 'begin' only in SystemVerilog.
# ** Error: (vlog-13069) ../rtl/ahb_slave.v(237): near "=": syntax error, unexpected '='.
# ** Error: ../rtl/ahb_slave.v(237): (vlog-13205) Syntax error found in the scope following 'HREADYout_reg_d'. Is there a missing '::'?
# -- Compiling module ahb_mux
# -- Compiling module ahb_decoder
# -- Compiling module ahb_lite
# End time: 02:51:00 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 3
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f dut.f +cover -covercells"
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 02:51:18 on Oct 27,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module ahb_default_slave
# -- Compiling module ahb_slave
# -- Compiling module ahb_mux
# -- Compiling module ahb_decoder
# -- Compiling module ahb_lite
# 
# Top level modules:
# 	ahb_lite
# End time: 02:51:18 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 02:51:18 on Oct 27,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling package AHB_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) AHB_lite_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(160): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(169): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(177): (vlog-2643) Unterminated string literal continues onto next line.
# -- Compiling interface inf
# -- Importing package AHB_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	top_test_uvm
# End time: 02:51:19 on Oct 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 02:51:19 on Oct 27,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+ahb_lite(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package AHB_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module ahb_lite
# -- Loading module ahb_decoder
# -- Loading module ahb_mux
# -- Loading module ahb_default_slave
# -- Loading module ahb_slave
# init_auxdbinfo(): INTERNAL ERROR: Cannot open page file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib1_0.qpg" in read mode
# Optimizing 11 design-units (inlining 0/9 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package AHB_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module ahb_slave(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# -- Optimizing module ahb_mux(fast)
# -- Optimizing module ahb_lite(fast)
# -- Optimizing module ahb_default_slave(fast)
# -- Optimizing module ahb_decoder(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 02:51:22 on Oct 27,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 5
# End time: 02:52:09 on Oct 27,2024, Elapsed time: 0:20:34
# Errors: 1, Warnings: 0
# vsim top_optimized -coverage -solvefaildebug=2 "+UVM_TESTNAME=write_twice_test" 
# Start time: 02:52:09 on Oct 27,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.AHB_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.ahb_lite(fast)
# Loading work.ahb_decoder(fast)
# Loading work.ahb_mux(fast)
# Loading work.ahb_default_slave(fast)
# Loading work.ahb_slave(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_twice_test...
# base_test build phase
# my_test build phase
# env build phase
# my_active_agent build phase
# my_driver build phase
# Inputs monitor build phase complete.
# UVM_INFO components/sequencer.svh(24) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Build phase executed
# coverage build_phase
# Passive agent build phase complete.
# Outputs monitor build phase complete.
# UVM_INFO components/scoreboard.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Build phase completed
# my_comparator build phase
# my_predictor build phase
# my_driver connect phase
# Inputs monitor connect phase complete.
# UVM_INFO components/sequencer.svh(30) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Connect phase executed
# my_active_agent connect phase
# Outputs monitor connect phase complete.
# Passive agent connect phase complete.
# my_comparator connect phase
# my_predictor connect phase
# UVM_INFO components/scoreboard.svh(58) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Connect phase completed
# env connect phase
# my_test connect phase
# my_test connect phase
# Inputs monitor end of elaboration phase complete.
# my_monitor end_of_elaboration_phase
# Outputs monitor end of elaboration phase complete.
# Passive agent end of elaboration phase complete.
# UVM_INFO components/env.svh(97) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# UVM_INFO components/env.svh(99) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.active_agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(101) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(105) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(107) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(109) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(73) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# Passive agent run phase complete.
# coverage run_phase
# my_active_agent run phase
# UVM_INFO components/sequencer.svh(36) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Run phase started
# start of pre_body task
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 0: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 0 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 0, COMPARATOR_transaction_counter= 0
# RECIEVING PHASE: TIME: 5 WAITING FOR CONTROL PHASE TO transaction_finished
# UVM_INFO components/predictor.svh(108) @ 5: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 5 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 5: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 5  HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/outputs_monitor.svh(75) @ 155: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 155 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/comparator.svh(87) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 165: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 165 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 165 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:175 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:175 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(256) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e1, e1, c
# UVM_INFO components/predictor.svh(108) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 175: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 175  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 175: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 175 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:185 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:185 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(256) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:42, 42, c
# UVM_INFO components/predictor.svh(108) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 185: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 185 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:195 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:195 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_1_PHASE_SIGNALS: TIME:195 
# UVM_INFO components/predictor.svh(256) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:2c, 2c, 6
# UVM_INFO components/predictor.svh(108) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 195: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 195 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:205 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:205 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_2_PHASE_SIGNALS: TIME:205
# OUTPUT_1_PHASE_SIGNALS: TIME:205 
# UVM_INFO components/predictor.svh(260) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:69, 69, 4000000a
# UVM_INFO components/predictor.svh(108) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 205: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 205 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:215 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:215 ~error_to_idle
# seq_item.HADDR: 40000004 
# OUTPUT_3_PHASE_SIGNALS: TIME:215 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 215: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:215 
# OUTPUT_2_PHASE_SIGNALS: TIME:215
# UVM_INFO components/predictor.svh(260) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:3a, 3a, 40000004
# UVM_INFO components/predictor.svh(108) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# UVM_INFO components/comparator.svh(87) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 215  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 215: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# RECIEVING PHASE: TIME: 215 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:225 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:225 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:225 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 225: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:225 
# OUTPUT_2_PHASE_SIGNALS: TIME:225
# UVM_INFO components/predictor.svh(256) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:5a, 5a, 2
# UVM_INFO components/predictor.svh(108) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# UVM_INFO components/comparator.svh(87) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 225  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 225: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# RECIEVING PHASE: TIME: 225 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:235 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:235 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:235 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 235: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:235 
# OUTPUT_2_PHASE_SIGNALS: TIME:235
# UVM_INFO components/predictor.svh(256) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:ca, ca, e
# UVM_INFO components/predictor.svh(108) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# UVM_INFO components/comparator.svh(87) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 235  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 235: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# RECIEVING PHASE: TIME: 235 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:245 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:245 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:245 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 245: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:245 
# OUTPUT_2_PHASE_SIGNALS: TIME:245
# UVM_INFO components/predictor.svh(256) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8, 8, e
# UVM_INFO components/predictor.svh(108) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# UVM_INFO components/comparator.svh(87) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 245  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 245: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# RECIEVING PHASE: TIME: 245 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:255 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:255 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:255 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 255: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:255 
# OUTPUT_2_PHASE_SIGNALS: TIME:255
# UVM_INFO components/predictor.svh(256) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e, e, 2
# UVM_INFO components/predictor.svh(108) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# UVM_INFO components/comparator.svh(87) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 255  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 255: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# RECIEVING PHASE: TIME: 255 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:265 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:265 ~error_to_idle
# seq_item.HADDR: 7 
# OUTPUT_3_PHASE_SIGNALS: TIME:265 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 265: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:265 
# OUTPUT_2_PHASE_SIGNALS: TIME:265
# UVM_INFO components/predictor.svh(256) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:d7, d7, 7
# UVM_INFO components/predictor.svh(108) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# UVM_INFO components/comparator.svh(87) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 265  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# UVM_INFO components/driver.svh(64) @ 265: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# RECIEVING PHASE: TIME: 265 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:275 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:275 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:275 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 275: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:275 
# OUTPUT_2_PHASE_SIGNALS: TIME:275
# UVM_INFO components/predictor.svh(260) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:ac, ac, 4000000f
# UVM_INFO components/predictor.svh(108) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# UVM_INFO components/comparator.svh(87) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 275  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# UVM_INFO components/driver.svh(64) @ 275: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# RECIEVING PHASE: TIME: 275 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:285 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:285 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:285 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 285: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:285 
# OUTPUT_2_PHASE_SIGNALS: TIME:285
# UVM_INFO components/predictor.svh(108) @ 285: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# UVM_INFO components/comparator.svh(87) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 285  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# UVM_INFO components/driver.svh(64) @ 285: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# RECIEVING PHASE: TIME: 285 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:295 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:295 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:295 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 295: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:295 
# OUTPUT_2_PHASE_SIGNALS: TIME:295
# UVM_INFO components/predictor.svh(108) @ 295: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# UVM_INFO components/comparator.svh(87) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 295  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# UVM_INFO components/driver.svh(64) @ 295: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# RECIEVING PHASE: TIME: 295 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:305 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:305 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:305 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 305: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:305 
# OUTPUT_2_PHASE_SIGNALS: TIME:305
# UVM_INFO components/predictor.svh(108) @ 305: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# UVM_INFO components/comparator.svh(87) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 305  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# UVM_INFO components/driver.svh(64) @ 305: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# RECIEVING PHASE: TIME: 305 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:315 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:315 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:315 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 315: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:315 
# OUTPUT_2_PHASE_SIGNALS: TIME:315
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
# UVM_INFO components/predictor.svh(108) @ 315: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# UVM_INFO components/comparator.svh(87) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 315  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 315: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# RECIEVING PHASE: TIME: 315 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:325 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:325 ~error_to_idle
# seq_item.HADDR: 40000002 
# OUTPUT_3_PHASE_SIGNALS: TIME:325 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 325: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:325 
# OUTPUT_2_PHASE_SIGNALS: TIME:325
# UVM_INFO components/predictor.svh(260) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:e9, e9, 40000002
# UVM_INFO components/predictor.svh(108) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# UVM_INFO components/comparator.svh(87) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 325  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 325: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# RECIEVING PHASE: TIME: 325 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:335 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:335 ~error_to_idle
# seq_item.HADDR: 9 
# OUTPUT_3_PHASE_SIGNALS: TIME:335 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 335: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:335 
# OUTPUT_2_PHASE_SIGNALS: TIME:335
# UVM_INFO components/predictor.svh(256) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:bf, bf, 9
# UVM_INFO components/predictor.svh(108) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# UVM_INFO components/comparator.svh(87) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 335  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 335: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# RECIEVING PHASE: TIME: 335 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:345 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:345 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:345 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 345: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:345 
# OUTPUT_2_PHASE_SIGNALS: TIME:345
# UVM_INFO components/predictor.svh(256) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8c, 8c, 2
# UVM_INFO components/predictor.svh(108) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# UVM_INFO components/comparator.svh(87) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 345  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 345: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# RECIEVING PHASE: TIME: 345 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:355 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:355 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_3_PHASE_SIGNALS: TIME:355 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 355: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:355 
# OUTPUT_2_PHASE_SIGNALS: TIME:355
# UVM_INFO components/predictor.svh(387) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:69  a
# UVM_INFO components/predictor.svh(108) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# UVM_ERROR components/comparator.svh(90) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 355  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 355: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# RECIEVING PHASE: TIME: 355 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:365 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:365 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:365 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 365: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:365 
# OUTPUT_2_PHASE_SIGNALS: TIME:365
# UVM_INFO components/predictor.svh(391) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(108) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# UVM_INFO components/comparator.svh(87) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 365  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 365: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# RECIEVING PHASE: TIME: 365 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:375 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:375 ~error_to_idle
# seq_item.HADDR: 8000000c 
# OUTPUT_3_PHASE_SIGNALS: TIME:375 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 375: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:375 
# OUTPUT_2_PHASE_SIGNALS: TIME:375
# UVM_INFO components/predictor.svh(391) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  c
# UVM_INFO components/predictor.svh(108) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# UVM_INFO components/comparator.svh(87) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 375  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# start of pre_body task
# start of pre_body task
# 375 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 375: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# RECIEVING PHASE: TIME: 375 WAITING FOR CONTROL PHASE TO transaction_finished
# 375 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:385 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:385 ~error_to_idle
# seq_item.HADDR: 4 
# OUTPUT_3_PHASE_SIGNALS: TIME:385 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 385: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:385 
# OUTPUT_2_PHASE_SIGNALS: TIME:385
# UVM_INFO components/predictor.svh(383) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:x  4
# UVM_INFO components/predictor.svh(108) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# UVM_INFO components/comparator.svh(87) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 385  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, HRDATA = 69, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# start of pre_body task
# start of pre_body task
# 385 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 385: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# RECIEVING PHASE: TIME: 385 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:395 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:395 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:395 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 395: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:395 
# OUTPUT_2_PHASE_SIGNALS: TIME:395
# UVM_INFO components/predictor.svh(383) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:8c  2
# UVM_INFO components/predictor.svh(108) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HSEL: 0  HRDATA: 69  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# UVM_INFO components/comparator.svh(87) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 395  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# start of pre_body task
# start of pre_body task
# 395 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 395: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# RECIEVING PHASE: TIME: 395 WAITING FOR CONTROL PHASE TO transaction_finished
# 395 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:405 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:405 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:405 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 405: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:405 
# OUTPUT_2_PHASE_SIGNALS: TIME:405
# UVM_INFO components/predictor.svh(391) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(108) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# UVM_INFO components/comparator.svh(87) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 405  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# start of pre_body task
# start of pre_body task
# 405 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 405: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# RECIEVING PHASE: TIME: 405 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:415 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:415 ~error_to_idle
# seq_item.HADDR: c 
# OUTPUT_3_PHASE_SIGNALS: TIME:415 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 415: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:415 
# OUTPUT_2_PHASE_SIGNALS: TIME:415
# UVM_INFO components/predictor.svh(383) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:42  c
# UVM_INFO components/predictor.svh(108) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# UVM_INFO components/comparator.svh(87) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 415  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# start of pre_body task
# start of pre_body task
# 415 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 415: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# RECIEVING PHASE: TIME: 415 WAITING FOR CONTROL PHASE TO transaction_finished
# 415 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:425 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:425 ~error_to_idle
# seq_item.HADDR: 40000007 
# OUTPUT_3_PHASE_SIGNALS: TIME:425 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 425: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:425 
# OUTPUT_2_PHASE_SIGNALS: TIME:425
# UVM_INFO components/predictor.svh(387) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  7
# UVM_INFO components/predictor.svh(108) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# UVM_INFO components/comparator.svh(87) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 425  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, HRDATA = 8c, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# start of pre_body task
# start of pre_body task
# 425 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 425: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# RECIEVING PHASE: TIME: 425 WAITING FOR CONTROL PHASE TO transaction_finished
# 425 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:435 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:435 ~error_to_idle
# seq_item.HADDR: c0000005 
# OUTPUT_3_PHASE_SIGNALS: TIME:435 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 435: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:435 
# OUTPUT_2_PHASE_SIGNALS: TIME:435
# UVM_INFO components/predictor.svh(108) @ 435: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HSEL: 0  HRDATA: 8c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# UVM_INFO components/comparator.svh(87) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 435  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# start of pre_body task
# start of pre_body task
# 435 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 435: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# RECIEVING PHASE: TIME: 435 WAITING FOR CONTROL PHASE TO transaction_finished
# 435 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:445 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:445 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_3_PHASE_SIGNALS: TIME:445 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 445: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:445 
# OUTPUT_2_PHASE_SIGNALS: TIME:445
# UVM_INFO components/predictor.svh(383) @ 445: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:2c  6
# UVM_INFO components/predictor.svh(108) @ 445: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# UVM_INFO components/comparator.svh(87) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 445  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, HRDATA = 42, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# 445 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 445: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# RECIEVING PHASE: TIME: 445 WAITING FOR CONTROL PHASE TO transaction_finished
# 445 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:455 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:455 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:455 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 455: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:455 
# OUTPUT_2_PHASE_SIGNALS: TIME:455
# UVM_INFO components/predictor.svh(387) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:ac  f
# UVM_INFO components/predictor.svh(108) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HSEL: 0  HRDATA: 42  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# UVM_INFO components/comparator.svh(87) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 455  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# UVM_INFO components/driver.svh(64) @ 455: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# RECIEVING PHASE: TIME: 455 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:465 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:465 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:465 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 465: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:465 
# OUTPUT_2_PHASE_SIGNALS: TIME:465
# UVM_INFO components/predictor.svh(108) @ 465: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# UVM_INFO components/comparator.svh(87) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 465  HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# 465 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 465: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# RECIEVING PHASE: TIME: 465 WAITING FOR CONTROL PHASE TO transaction_finished
# 465 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:475 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:475 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:475 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 475: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:475 
# OUTPUT_2_PHASE_SIGNALS: TIME:475
# UVM_INFO components/predictor.svh(108) @ 475: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# UVM_INFO components/comparator.svh(87) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 475  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, HRDATA = 2c, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# UVM_INFO components/driver.svh(64) @ 475: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# RECIEVING PHASE: TIME: 475 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:485 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:485 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:485 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 485: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:485 
# OUTPUT_2_PHASE_SIGNALS: TIME:485
# UVM_INFO components/predictor.svh(108) @ 485: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# UVM_ERROR components/comparator.svh(90) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 485  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# 485 WHY AM I HERE NOW1?
# 485 WHY AM I HERE NOW2?
# UVM_INFO components/driver.svh(64) @ 485: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# RECIEVING PHASE: TIME: 485 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:495 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:495 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:495 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 495: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:495 
# OUTPUT_2_PHASE_SIGNALS: TIME:495
# UVM_INFO components/predictor.svh(108) @ 495: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HSEL: 0  HRDATA: 2c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# UVM_ERROR components/comparator.svh(90) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 495  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, HRDATA = ac, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# 495 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 495: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# RECIEVING PHASE: TIME: 495 WAITING FOR CONTROL PHASE TO transaction_finished
# 495 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:505 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:505 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:505 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 505: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:505 
# OUTPUT_2_PHASE_SIGNALS: TIME:505
# UVM_INFO components/predictor.svh(387) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  5
# UVM_INFO components/predictor.svh(108) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# UVM_INFO components/comparator.svh(87) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 505  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, HRDATA = ac, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# UVM_INFO components/driver.svh(64) @ 505: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# RECIEVING PHASE: TIME: 505 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:515 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:515 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:515 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 515: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:515 
# OUTPUT_2_PHASE_SIGNALS: TIME:515
# UVM_INFO components/predictor.svh(387) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:3a  4
# UVM_INFO components/predictor.svh(108) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# UVM_INFO components/comparator.svh(87) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 515  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, HRDATA = ac, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# UVM_INFO components/driver.svh(64) @ 515: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# RECIEVING PHASE: TIME: 515 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:525 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:525 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:525 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 525: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:525 
# OUTPUT_2_PHASE_SIGNALS: TIME:525
# UVM_INFO components/predictor.svh(387) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  3
# UVM_INFO components/predictor.svh(108) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# UVM_INFO components/comparator.svh(87) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 525  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, HRDATA = ac, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# UVM_INFO components/driver.svh(64) @ 525: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# RECIEVING PHASE: TIME: 525 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:535 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:535 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:535 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 535: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:535 
# OUTPUT_2_PHASE_SIGNALS: TIME:535
# UVM_INFO components/predictor.svh(387) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:e9  2
# UVM_INFO components/predictor.svh(108) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# UVM_INFO components/comparator.svh(87) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 535  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# UVM_INFO components/driver.svh(64) @ 535: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# RECIEVING PHASE: TIME: 535 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:545 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:545 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:545 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 545: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:545 
# OUTPUT_2_PHASE_SIGNALS: TIME:545
# UVM_INFO components/predictor.svh(108) @ 545: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# UVM_ERROR components/comparator.svh(90) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 545  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, HRDATA = 3a, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# start of pre_body task
# start of pre_body task
# 545 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 545: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# RECIEVING PHASE: TIME: 545 WAITING FOR COUNTERS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# CONTROL PHASE: TIME:555 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:555 ~error_to_idle
# seq_item.HADDR: 4000000e 
# OUTPUT_3_PHASE_SIGNALS: TIME:555 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 555: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:555 
# OUTPUT_2_PHASE_SIGNALS: TIME:555
# UVM_INFO components/predictor.svh(387) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  e
# UVM_INFO components/predictor.svh(108) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# UVM_ERROR components/comparator.svh(90) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 555  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# 555 WHY AM I HERE NOW1?
# 555 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:565 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 565: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:565 
# OUTPUT_2_PHASE_SIGNALS: TIME:565
# UVM_INFO components/comparator.svh(82) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 565 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# UVM_ERROR components/comparator.svh(90) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 565  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# 565 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:575 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 575: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:575 
# OUTPUT_2_PHASE_SIGNALS: TIME:575
# UVM_INFO components/comparator.svh(82) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 575 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# UVM_ERROR components/comparator.svh(90) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 575  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# 575 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:585 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 585: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 585 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# UVM_ERROR components/comparator.svh(90) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 585  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# 585 WHY AM I HERE NOW1?
# OUTPUT_1_PHASE_SIGNALS: TIME:595 
# OUTPUT_2_PHASE_SIGNALS: TIME:595
# OUTPUT_3_PHASE_SIGNALS: TIME:605 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 605: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:605 
# UVM_INFO components/comparator.svh(82) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 605 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# UVM_INFO components/comparator.svh(87) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 605: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# CORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/scoreboard.svh(63) @ 605: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Scoreboard is stopping.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  318
# UVM_WARNING :    0
# UVM_ERROR :    8
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]   121
# [PREDICTOR]    69
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    43
# [SEQUENCER]     3
# [TEST_DONE]     1
# [env_h]     6
# [uvm_test_top.env_h.active_agent_h.driver_h]    40
# [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h]    40
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 605 ns  Iteration: 68  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 02:53:13 on Oct 27,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module ahb_default_slave
# -- Compiling module ahb_slave
# -- Compiling module ahb_mux
# -- Compiling module ahb_decoder
# -- Compiling module ahb_lite
# 
# Top level modules:
# 	ahb_lite
# End time: 02:53:13 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 02:53:13 on Oct 27,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling package AHB_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) AHB_lite_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(160): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(169): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(177): (vlog-2643) Unterminated string literal continues onto next line.
# -- Compiling interface inf
# -- Importing package AHB_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	top_test_uvm
# End time: 02:53:14 on Oct 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 02:53:14 on Oct 27,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+ahb_lite(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package AHB_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module ahb_lite
# -- Loading module ahb_decoder
# -- Loading module ahb_mux
# -- Loading module ahb_default_slave
# -- Loading module ahb_slave
# Optimizing 11 design-units (inlining 0/9 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package AHB_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module ahb_slave(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# -- Optimizing module ahb_mux(fast)
# -- Optimizing module ahb_lite(fast)
# -- Optimizing module ahb_default_slave(fast)
# -- Optimizing module ahb_decoder(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 02:53:17 on Oct 27,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 5
# End time: 02:53:55 on Oct 27,2024, Elapsed time: 0:01:46
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage -solvefaildebug=2 "+UVM_TESTNAME=write_twice_test" 
# Start time: 02:53:55 on Oct 27,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.AHB_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.ahb_lite(fast)
# Loading work.ahb_decoder(fast)
# Loading work.ahb_mux(fast)
# Loading work.ahb_default_slave(fast)
# Loading work.ahb_slave(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_twice_test...
# base_test build phase
# my_test build phase
# env build phase
# my_active_agent build phase
# my_driver build phase
# Inputs monitor build phase complete.
# UVM_INFO components/sequencer.svh(24) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Build phase executed
# coverage build_phase
# Passive agent build phase complete.
# Outputs monitor build phase complete.
# UVM_INFO components/scoreboard.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Build phase completed
# my_comparator build phase
# my_predictor build phase
# my_driver connect phase
# Inputs monitor connect phase complete.
# UVM_INFO components/sequencer.svh(30) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Connect phase executed
# my_active_agent connect phase
# Outputs monitor connect phase complete.
# Passive agent connect phase complete.
# my_comparator connect phase
# my_predictor connect phase
# UVM_INFO components/scoreboard.svh(58) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Connect phase completed
# env connect phase
# my_test connect phase
# my_test connect phase
# Inputs monitor end of elaboration phase complete.
# my_monitor end_of_elaboration_phase
# Outputs monitor end of elaboration phase complete.
# Passive agent end of elaboration phase complete.
# UVM_INFO components/env.svh(97) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# UVM_INFO components/env.svh(99) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.active_agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(101) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(105) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(107) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(109) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(73) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# Passive agent run phase complete.
# coverage run_phase
# my_active_agent run phase
# UVM_INFO components/sequencer.svh(36) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Run phase started
# start of pre_body task
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 0: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 0 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 0, COMPARATOR_transaction_counter= 0
# RECIEVING PHASE: TIME: 5 WAITING FOR CONTROL PHASE TO transaction_finished
# UVM_INFO components/predictor.svh(108) @ 5: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 5 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 5: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 5  HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/outputs_monitor.svh(75) @ 155: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 155 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/comparator.svh(87) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 165: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 165 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 165 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:175 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:175 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(256) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e1, e1, c
# UVM_INFO components/predictor.svh(108) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 175: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 175  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 175: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 175 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:185 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:185 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(256) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:42, 42, c
# UVM_INFO components/predictor.svh(108) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 185: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 185 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:195 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:195 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_1_PHASE_SIGNALS: TIME:195 
# UVM_INFO components/predictor.svh(256) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:2c, 2c, 6
# UVM_INFO components/predictor.svh(108) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 195: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 195 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:205 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:205 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_2_PHASE_SIGNALS: TIME:205
# OUTPUT_1_PHASE_SIGNALS: TIME:205 
# UVM_INFO components/predictor.svh(260) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:69, 69, 4000000a
# UVM_INFO components/predictor.svh(108) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 205: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 205 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:215 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:215 ~error_to_idle
# seq_item.HADDR: 40000004 
# OUTPUT_3_PHASE_SIGNALS: TIME:215 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 215: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:215 
# OUTPUT_2_PHASE_SIGNALS: TIME:215
# UVM_INFO components/predictor.svh(260) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:3a, 3a, 40000004
# UVM_INFO components/predictor.svh(108) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# UVM_INFO components/comparator.svh(87) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 215  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 215: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# RECIEVING PHASE: TIME: 215 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:225 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:225 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:225 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 225: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:225 
# OUTPUT_2_PHASE_SIGNALS: TIME:225
# UVM_INFO components/predictor.svh(256) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:5a, 5a, 2
# UVM_INFO components/predictor.svh(108) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# UVM_INFO components/comparator.svh(87) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 225  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 225: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# RECIEVING PHASE: TIME: 225 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:235 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:235 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:235 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 235: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:235 
# OUTPUT_2_PHASE_SIGNALS: TIME:235
# UVM_INFO components/predictor.svh(256) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:ca, ca, e
# UVM_INFO components/predictor.svh(108) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# UVM_INFO components/comparator.svh(87) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 235  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 235: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# RECIEVING PHASE: TIME: 235 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:245 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:245 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:245 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 245: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:245 
# OUTPUT_2_PHASE_SIGNALS: TIME:245
# UVM_INFO components/predictor.svh(256) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8, 8, e
# UVM_INFO components/predictor.svh(108) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# UVM_INFO components/comparator.svh(87) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 245  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 245: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# RECIEVING PHASE: TIME: 245 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:255 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:255 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:255 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 255: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:255 
# OUTPUT_2_PHASE_SIGNALS: TIME:255
# UVM_INFO components/predictor.svh(256) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e, e, 2
# UVM_INFO components/predictor.svh(108) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# UVM_INFO components/comparator.svh(87) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 255  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 255: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# RECIEVING PHASE: TIME: 255 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:265 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:265 ~error_to_idle
# seq_item.HADDR: 7 
# OUTPUT_3_PHASE_SIGNALS: TIME:265 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 265: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:265 
# OUTPUT_2_PHASE_SIGNALS: TIME:265
# UVM_INFO components/predictor.svh(256) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:d7, d7, 7
# UVM_INFO components/predictor.svh(108) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# UVM_INFO components/comparator.svh(87) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 265  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# UVM_INFO components/driver.svh(64) @ 265: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# RECIEVING PHASE: TIME: 265 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:275 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:275 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:275 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 275: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:275 
# OUTPUT_2_PHASE_SIGNALS: TIME:275
# UVM_INFO components/predictor.svh(260) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:ac, ac, 4000000f
# UVM_INFO components/predictor.svh(108) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# UVM_INFO components/comparator.svh(87) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 275  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# UVM_INFO components/driver.svh(64) @ 275: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# RECIEVING PHASE: TIME: 275 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:285 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:285 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:285 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 285: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:285 
# OUTPUT_2_PHASE_SIGNALS: TIME:285
# UVM_INFO components/predictor.svh(108) @ 285: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# UVM_INFO components/comparator.svh(87) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 285  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# UVM_INFO components/driver.svh(64) @ 285: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# RECIEVING PHASE: TIME: 285 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:295 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:295 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:295 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 295: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:295 
# OUTPUT_2_PHASE_SIGNALS: TIME:295
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
# UVM_INFO components/predictor.svh(108) @ 295: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# UVM_INFO components/comparator.svh(87) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 295  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# UVM_INFO components/driver.svh(64) @ 295: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# RECIEVING PHASE: TIME: 295 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:305 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:305 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:305 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 305: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:305 
# OUTPUT_2_PHASE_SIGNALS: TIME:305
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--0---10
# UVM_INFO components/predictor.svh(108) @ 305: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# UVM_INFO components/comparator.svh(87) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 305  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# UVM_INFO components/driver.svh(64) @ 305: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# RECIEVING PHASE: TIME: 305 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:315 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:315 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:315 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 315: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:315 
# OUTPUT_2_PHASE_SIGNALS: TIME:315
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--0---10
# UVM_INFO components/predictor.svh(108) @ 315: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# UVM_INFO components/comparator.svh(87) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 315  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 315: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# RECIEVING PHASE: TIME: 315 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:325 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:325 ~error_to_idle
# seq_item.HADDR: 40000002 
# OUTPUT_3_PHASE_SIGNALS: TIME:325 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 325: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:325 
# OUTPUT_2_PHASE_SIGNALS: TIME:325
# UVM_INFO components/predictor.svh(260) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:e9, e9, 40000002
# UVM_INFO components/predictor.svh(108) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# UVM_INFO components/comparator.svh(87) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 325  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 325: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# RECIEVING PHASE: TIME: 325 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:335 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:335 ~error_to_idle
# seq_item.HADDR: 9 
# OUTPUT_3_PHASE_SIGNALS: TIME:335 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 335: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:335 
# OUTPUT_2_PHASE_SIGNALS: TIME:335
# UVM_INFO components/predictor.svh(256) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:bf, bf, 9
# UVM_INFO components/predictor.svh(108) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# UVM_INFO components/comparator.svh(87) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 335  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 335: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# RECIEVING PHASE: TIME: 335 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:345 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:345 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:345 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 345: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:345 
# OUTPUT_2_PHASE_SIGNALS: TIME:345
# UVM_INFO components/predictor.svh(256) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8c, 8c, 2
# UVM_INFO components/predictor.svh(108) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# UVM_ERROR components/comparator.svh(90) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 345  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 345: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# RECIEVING PHASE: TIME: 345 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:355 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:355 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_3_PHASE_SIGNALS: TIME:355 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 355: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:355 
# OUTPUT_2_PHASE_SIGNALS: TIME:355
# UVM_INFO components/predictor.svh(387) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:69  a
# UVM_INFO components/predictor.svh(108) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# UVM_INFO components/comparator.svh(87) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 355  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 355: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# RECIEVING PHASE: TIME: 355 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:365 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:365 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:365 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 365: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:365 
# OUTPUT_2_PHASE_SIGNALS: TIME:365
# UVM_INFO components/predictor.svh(391) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(108) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# UVM_INFO components/comparator.svh(87) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 365  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 365: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# RECIEVING PHASE: TIME: 365 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:375 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:375 ~error_to_idle
# seq_item.HADDR: 8000000c 
# OUTPUT_3_PHASE_SIGNALS: TIME:375 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 375: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:375 
# OUTPUT_2_PHASE_SIGNALS: TIME:375
# UVM_INFO components/predictor.svh(391) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  c
# UVM_INFO components/predictor.svh(108) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# UVM_INFO components/comparator.svh(87) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 375  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# start of pre_body task
# start of pre_body task
# 375 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 375: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# RECIEVING PHASE: TIME: 375 WAITING FOR CONTROL PHASE TO transaction_finished
# 375 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:385 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:385 ~error_to_idle
# seq_item.HADDR: 4 
# OUTPUT_3_PHASE_SIGNALS: TIME:385 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 385: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:385 
# OUTPUT_2_PHASE_SIGNALS: TIME:385
# UVM_INFO components/predictor.svh(383) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:x  4
# UVM_INFO components/predictor.svh(108) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# UVM_INFO components/comparator.svh(87) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 385  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, HRDATA = 69, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# start of pre_body task
# start of pre_body task
# 385 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 385: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# RECIEVING PHASE: TIME: 385 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:395 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:395 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:395 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 395: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:395 
# OUTPUT_2_PHASE_SIGNALS: TIME:395
# UVM_INFO components/predictor.svh(383) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:8c  2
# UVM_INFO components/predictor.svh(108) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HSEL: 0  HRDATA: 69  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# UVM_INFO components/comparator.svh(87) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 395  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# start of pre_body task
# start of pre_body task
# 395 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 395: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# RECIEVING PHASE: TIME: 395 WAITING FOR CONTROL PHASE TO transaction_finished
# 395 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:405 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:405 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:405 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 405: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:405 
# OUTPUT_2_PHASE_SIGNALS: TIME:405
# UVM_INFO components/predictor.svh(391) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(108) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# UVM_INFO components/comparator.svh(87) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 405  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# start of pre_body task
# start of pre_body task
# 405 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 405: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# RECIEVING PHASE: TIME: 405 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:415 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:415 ~error_to_idle
# seq_item.HADDR: c 
# OUTPUT_3_PHASE_SIGNALS: TIME:415 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 415: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:415 
# OUTPUT_2_PHASE_SIGNALS: TIME:415
# UVM_INFO components/predictor.svh(383) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:42  c
# UVM_INFO components/predictor.svh(108) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# UVM_INFO components/comparator.svh(87) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 415  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# start of pre_body task
# start of pre_body task
# 415 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 415: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# RECIEVING PHASE: TIME: 415 WAITING FOR CONTROL PHASE TO transaction_finished
# 415 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:425 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:425 ~error_to_idle
# seq_item.HADDR: 40000007 
# OUTPUT_3_PHASE_SIGNALS: TIME:425 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 425: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:425 
# OUTPUT_2_PHASE_SIGNALS: TIME:425
# UVM_INFO components/predictor.svh(387) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  7
# UVM_INFO components/predictor.svh(108) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# UVM_INFO components/comparator.svh(87) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 425  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, HRDATA = 8c, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# start of pre_body task
# start of pre_body task
# 425 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 425: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# RECIEVING PHASE: TIME: 425 WAITING FOR CONTROL PHASE TO transaction_finished
# 425 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:435 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:435 ~error_to_idle
# seq_item.HADDR: c0000005 
# OUTPUT_3_PHASE_SIGNALS: TIME:435 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 435: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:435 
# OUTPUT_2_PHASE_SIGNALS: TIME:435
# UVM_INFO components/predictor.svh(108) @ 435: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HSEL: 0  HRDATA: 8c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# UVM_INFO components/comparator.svh(87) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 435  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# start of pre_body task
# start of pre_body task
# 435 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 435: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# RECIEVING PHASE: TIME: 435 WAITING FOR CONTROL PHASE TO transaction_finished
# 435 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:445 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:445 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_3_PHASE_SIGNALS: TIME:445 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 445: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:445 
# OUTPUT_2_PHASE_SIGNALS: TIME:445
# UVM_INFO components/predictor.svh(108) @ 445: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# UVM_INFO components/comparator.svh(87) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 445  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, HRDATA = 42, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# 445 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 445: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# RECIEVING PHASE: TIME: 445 WAITING FOR CONTROL PHASE TO transaction_finished
# 445 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:455 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:455 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:455 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 455: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:455 
# OUTPUT_2_PHASE_SIGNALS: TIME:455
# UVM_INFO components/predictor.svh(108) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HSEL: 0  HRDATA: 42  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# UVM_INFO components/comparator.svh(87) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 455  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# UVM_INFO components/driver.svh(64) @ 455: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# RECIEVING PHASE: TIME: 455 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:465 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:465 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:465 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 465: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:465 
# OUTPUT_2_PHASE_SIGNALS: TIME:465
# UVM_INFO components/predictor.svh(387) @ 465: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:ac  f
# UVM_INFO components/predictor.svh(108) @ 465: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# UVM_INFO components/comparator.svh(87) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 465  HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# 465 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 465: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# RECIEVING PHASE: TIME: 465 WAITING FOR CONTROL PHASE TO transaction_finished
# 465 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:475 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:475 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:475 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 475: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:475 
# OUTPUT_2_PHASE_SIGNALS: TIME:475
# UVM_INFO components/predictor.svh(108) @ 475: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# UVM_INFO components/comparator.svh(87) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 475  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# UVM_INFO components/driver.svh(64) @ 475: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# RECIEVING PHASE: TIME: 475 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:485 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:485 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:485 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 485: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:485 
# OUTPUT_2_PHASE_SIGNALS: TIME:485
# UVM_INFO components/predictor.svh(108) @ 485: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# UVM_ERROR components/comparator.svh(90) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 485  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# 485 WHY AM I HERE NOW1?
# 485 WHY AM I HERE NOW2?
# UVM_INFO components/driver.svh(64) @ 485: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# RECIEVING PHASE: TIME: 485 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:495 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:495 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:495 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 495: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:495 
# OUTPUT_2_PHASE_SIGNALS: TIME:495
# UVM_INFO components/predictor.svh(108) @ 495: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HSEL: 0  HRDATA: 2c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# UVM_ERROR components/comparator.svh(90) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 495  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# 495 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 495: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# RECIEVING PHASE: TIME: 495 WAITING FOR CONTROL PHASE TO transaction_finished
# 495 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:505 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:505 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:505 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 505: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:505 
# OUTPUT_2_PHASE_SIGNALS: TIME:505
# UVM_INFO components/predictor.svh(387) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  5
# UVM_INFO components/predictor.svh(108) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# UVM_ERROR components/comparator.svh(90) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 505  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, HRDATA = ac, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# UVM_INFO components/driver.svh(64) @ 505: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# RECIEVING PHASE: TIME: 505 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:515 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:515 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:515 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 515: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:515 
# OUTPUT_2_PHASE_SIGNALS: TIME:515
# UVM_INFO components/predictor.svh(387) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:3a  4
# UVM_INFO components/predictor.svh(108) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# UVM_INFO components/comparator.svh(87) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 515  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, HRDATA = ac, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# UVM_INFO components/driver.svh(64) @ 515: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# RECIEVING PHASE: TIME: 515 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:525 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:525 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:525 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 525: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:525 
# OUTPUT_2_PHASE_SIGNALS: TIME:525
# UVM_INFO components/predictor.svh(387) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  3
# UVM_INFO components/predictor.svh(108) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# UVM_INFO components/comparator.svh(87) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 525  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# UVM_INFO components/driver.svh(64) @ 525: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# RECIEVING PHASE: TIME: 525 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:535 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:535 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:535 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 535: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:535 
# OUTPUT_2_PHASE_SIGNALS: TIME:535
# UVM_INFO components/predictor.svh(387) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:e9  2
# UVM_INFO components/predictor.svh(108) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# UVM_ERROR components/comparator.svh(90) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 535  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# UVM_INFO components/driver.svh(64) @ 535: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# RECIEVING PHASE: TIME: 535 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:545 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:545 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:545 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 545: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:545 
# OUTPUT_2_PHASE_SIGNALS: TIME:545
# UVM_INFO components/predictor.svh(108) @ 545: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# UVM_ERROR components/comparator.svh(90) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 545  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, HRDATA = 3a, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# start of pre_body task
# start of pre_body task
# 545 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 545: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# RECIEVING PHASE: TIME: 545 WAITING FOR COUNTERS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# CONTROL PHASE: TIME:555 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:555 ~error_to_idle
# seq_item.HADDR: 4000000e 
# OUTPUT_3_PHASE_SIGNALS: TIME:555 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 555: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:555 
# OUTPUT_2_PHASE_SIGNALS: TIME:555
# UVM_INFO components/predictor.svh(387) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  e
# UVM_INFO components/predictor.svh(108) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# UVM_ERROR components/comparator.svh(90) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 555  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# 555 WHY AM I HERE NOW1?
# 555 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:565 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 565: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:565 
# OUTPUT_2_PHASE_SIGNALS: TIME:565
# UVM_INFO components/comparator.svh(82) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 565 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# UVM_ERROR components/comparator.svh(90) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 565  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# 565 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:575 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 575: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:575 
# OUTPUT_2_PHASE_SIGNALS: TIME:575
# UVM_INFO components/comparator.svh(82) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 575 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# UVM_ERROR components/comparator.svh(90) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 575  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# 575 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:585 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 585: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 585 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# UVM_ERROR components/comparator.svh(90) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 585  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# 585 WHY AM I HERE NOW1?
# OUTPUT_1_PHASE_SIGNALS: TIME:595 
# OUTPUT_2_PHASE_SIGNALS: TIME:595
# OUTPUT_3_PHASE_SIGNALS: TIME:605 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 605: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:605 
# UVM_INFO components/comparator.svh(82) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 605 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# UVM_INFO components/comparator.svh(87) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 605: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# CORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/scoreboard.svh(63) @ 605: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Scoreboard is stopping.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  315
# UVM_WARNING :    0
# UVM_ERROR :   10
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]   121
# [PREDICTOR]    68
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    43
# [SEQUENCER]     3
# [TEST_DONE]     1
# [env_h]     6
# [uvm_test_top.env_h.active_agent_h.driver_h]    40
# [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h]    40
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 605 ns  Iteration: 68  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 02:56:17 on Oct 27,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module ahb_default_slave
# -- Compiling module ahb_slave
# -- Compiling module ahb_mux
# -- Compiling module ahb_decoder
# -- Compiling module ahb_lite
# 
# Top level modules:
# 	ahb_lite
# End time: 02:56:17 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 02:56:17 on Oct 27,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling package AHB_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) AHB_lite_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(160): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(169): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(177): (vlog-2643) Unterminated string literal continues onto next line.
# -- Compiling interface inf
# -- Importing package AHB_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	top_test_uvm
# End time: 02:56:17 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 02:56:18 on Oct 27,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+ahb_lite(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package AHB_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module ahb_lite
# -- Loading module ahb_decoder
# -- Loading module ahb_mux
# -- Loading module ahb_default_slave
# -- Loading module ahb_slave
# init_auxdbinfo(): INTERNAL ERROR: Cannot open page file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib1_0.qpg" in read mode
# Optimizing 11 design-units (inlining 0/9 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package AHB_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module ahb_slave(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# -- Optimizing module ahb_mux(fast)
# -- Optimizing module ahb_lite(fast)
# -- Optimizing module ahb_default_slave(fast)
# -- Optimizing module ahb_decoder(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 02:56:21 on Oct 27,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 5
# End time: 02:56:58 on Oct 27,2024, Elapsed time: 0:03:03
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage -solvefaildebug=2 "+UVM_TESTNAME=write_twice_test" 
# Start time: 02:56:58 on Oct 27,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.AHB_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.ahb_lite(fast)
# Loading work.ahb_decoder(fast)
# Loading work.ahb_mux(fast)
# Loading work.ahb_default_slave(fast)
# Loading work.ahb_slave(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_twice_test...
# base_test build phase
# my_test build phase
# env build phase
# my_active_agent build phase
# my_driver build phase
# Inputs monitor build phase complete.
# UVM_INFO components/sequencer.svh(24) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Build phase executed
# coverage build_phase
# Passive agent build phase complete.
# Outputs monitor build phase complete.
# UVM_INFO components/scoreboard.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Build phase completed
# my_comparator build phase
# my_predictor build phase
# my_driver connect phase
# Inputs monitor connect phase complete.
# UVM_INFO components/sequencer.svh(30) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Connect phase executed
# my_active_agent connect phase
# Outputs monitor connect phase complete.
# Passive agent connect phase complete.
# my_comparator connect phase
# my_predictor connect phase
# UVM_INFO components/scoreboard.svh(58) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Connect phase completed
# env connect phase
# my_test connect phase
# my_test connect phase
# Inputs monitor end of elaboration phase complete.
# my_monitor end_of_elaboration_phase
# Outputs monitor end of elaboration phase complete.
# Passive agent end of elaboration phase complete.
# UVM_INFO components/env.svh(97) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# UVM_INFO components/env.svh(99) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.active_agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(101) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(105) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(107) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(109) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(73) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# Passive agent run phase complete.
# coverage run_phase
# my_active_agent run phase
# UVM_INFO components/sequencer.svh(36) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Run phase started
# start of pre_body task
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 0: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 0 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 0, COMPARATOR_transaction_counter= 0
# RECIEVING PHASE: TIME: 5 WAITING FOR CONTROL PHASE TO transaction_finished
# UVM_INFO components/predictor.svh(108) @ 5: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 5 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 5: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 5  HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/outputs_monitor.svh(75) @ 155: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 155 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/comparator.svh(87) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 165: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 165 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 165 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:175 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:175 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(256) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e1, e1, c
# UVM_INFO components/predictor.svh(108) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 175: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 175  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 175: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 175 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:185 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:185 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(256) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:42, 42, c
# UVM_INFO components/predictor.svh(108) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 185: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 185 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:195 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:195 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_1_PHASE_SIGNALS: TIME:195 
# UVM_INFO components/predictor.svh(256) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:2c, 2c, 6
# UVM_INFO components/predictor.svh(108) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 195: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 195 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:205 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:205 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_2_PHASE_SIGNALS: TIME:205
# OUTPUT_1_PHASE_SIGNALS: TIME:205 
# UVM_INFO components/predictor.svh(260) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:69, 69, 4000000a
# UVM_INFO components/predictor.svh(108) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 205: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 205 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:215 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:215 ~error_to_idle
# seq_item.HADDR: 40000004 
# OUTPUT_3_PHASE_SIGNALS: TIME:215 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 215: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:215 
# OUTPUT_2_PHASE_SIGNALS: TIME:215
# UVM_INFO components/predictor.svh(260) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:3a, 3a, 40000004
# UVM_INFO components/predictor.svh(108) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# UVM_INFO components/comparator.svh(87) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 215  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 215: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# RECIEVING PHASE: TIME: 215 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:225 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:225 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:225 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 225: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:225 
# OUTPUT_2_PHASE_SIGNALS: TIME:225
# UVM_INFO components/predictor.svh(256) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:5a, 5a, 2
# UVM_INFO components/predictor.svh(108) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# UVM_INFO components/comparator.svh(87) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 225  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 225: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# RECIEVING PHASE: TIME: 225 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:235 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:235 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:235 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 235: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:235 
# OUTPUT_2_PHASE_SIGNALS: TIME:235
# UVM_INFO components/predictor.svh(256) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:ca, ca, e
# UVM_INFO components/predictor.svh(108) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# UVM_INFO components/comparator.svh(87) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 235  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 235: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# RECIEVING PHASE: TIME: 235 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:245 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:245 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:245 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 245: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:245 
# OUTPUT_2_PHASE_SIGNALS: TIME:245
# UVM_INFO components/predictor.svh(256) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8, 8, e
# UVM_INFO components/predictor.svh(108) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# UVM_INFO components/comparator.svh(87) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 245  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 245: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# RECIEVING PHASE: TIME: 245 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:255 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:255 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:255 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 255: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:255 
# OUTPUT_2_PHASE_SIGNALS: TIME:255
# UVM_INFO components/predictor.svh(256) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e, e, 2
# UVM_INFO components/predictor.svh(108) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# UVM_INFO components/comparator.svh(87) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 255  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 255: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# RECIEVING PHASE: TIME: 255 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:265 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:265 ~error_to_idle
# seq_item.HADDR: 7 
# OUTPUT_3_PHASE_SIGNALS: TIME:265 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 265: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:265 
# OUTPUT_2_PHASE_SIGNALS: TIME:265
# UVM_INFO components/predictor.svh(256) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:d7, d7, 7
# UVM_INFO components/predictor.svh(108) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# UVM_INFO components/comparator.svh(87) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 265  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# UVM_INFO components/driver.svh(64) @ 265: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# RECIEVING PHASE: TIME: 265 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:275 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:275 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:275 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 275: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:275 
# OUTPUT_2_PHASE_SIGNALS: TIME:275
# UVM_INFO components/predictor.svh(260) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:ac, ac, 4000000f
# UVM_INFO components/predictor.svh(108) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# UVM_INFO components/comparator.svh(87) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 275  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# UVM_INFO components/driver.svh(64) @ 275: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# RECIEVING PHASE: TIME: 275 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:285 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:285 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:285 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 285: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:285 
# OUTPUT_2_PHASE_SIGNALS: TIME:285
# UVM_INFO components/predictor.svh(108) @ 285: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# UVM_INFO components/comparator.svh(87) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 285  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# UVM_INFO components/driver.svh(64) @ 285: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# RECIEVING PHASE: TIME: 285 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:295 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:295 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:295 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 295: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:295 
# OUTPUT_2_PHASE_SIGNALS: TIME:295
# UVM_INFO components/predictor.svh(108) @ 295: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# UVM_INFO components/comparator.svh(87) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 295  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# UVM_INFO components/driver.svh(64) @ 295: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# RECIEVING PHASE: TIME: 295 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:305 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:305 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:305 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 305: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:305 
# OUTPUT_2_PHASE_SIGNALS: TIME:305
# UVM_INFO components/predictor.svh(108) @ 305: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# UVM_INFO components/comparator.svh(87) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 305  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# UVM_INFO components/driver.svh(64) @ 305: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# RECIEVING PHASE: TIME: 305 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:315 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:315 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:315 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 315: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:315 
# OUTPUT_2_PHASE_SIGNALS: TIME:315
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
# UVM_INFO components/predictor.svh(108) @ 315: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# UVM_INFO components/comparator.svh(87) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 315  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 315: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# RECIEVING PHASE: TIME: 315 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:325 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:325 ~error_to_idle
# seq_item.HADDR: 40000002 
# OUTPUT_3_PHASE_SIGNALS: TIME:325 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 325: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:325 
# OUTPUT_2_PHASE_SIGNALS: TIME:325
# UVM_INFO components/predictor.svh(260) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:e9, e9, 40000002
# UVM_INFO components/predictor.svh(108) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# UVM_INFO components/comparator.svh(87) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 325  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 325: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# RECIEVING PHASE: TIME: 325 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:335 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:335 ~error_to_idle
# seq_item.HADDR: 9 
# OUTPUT_3_PHASE_SIGNALS: TIME:335 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 335: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:335 
# OUTPUT_2_PHASE_SIGNALS: TIME:335
# UVM_INFO components/predictor.svh(256) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:bf, bf, 9
# UVM_INFO components/predictor.svh(108) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# UVM_INFO components/comparator.svh(87) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 335  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 335: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# RECIEVING PHASE: TIME: 335 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:345 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:345 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:345 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 345: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:345 
# OUTPUT_2_PHASE_SIGNALS: TIME:345
# UVM_INFO components/predictor.svh(256) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8c, 8c, 2
# UVM_INFO components/predictor.svh(108) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# UVM_INFO components/comparator.svh(87) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 345  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 345: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# RECIEVING PHASE: TIME: 345 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:355 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:355 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_3_PHASE_SIGNALS: TIME:355 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 355: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:355 
# OUTPUT_2_PHASE_SIGNALS: TIME:355
# UVM_INFO components/predictor.svh(387) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:69  a
# UVM_INFO components/predictor.svh(108) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# UVM_ERROR components/comparator.svh(90) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 355  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 355: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# RECIEVING PHASE: TIME: 355 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:365 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:365 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:365 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 365: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:365 
# OUTPUT_2_PHASE_SIGNALS: TIME:365
# UVM_INFO components/predictor.svh(391) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(108) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# UVM_INFO components/comparator.svh(87) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 365  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 365: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# RECIEVING PHASE: TIME: 365 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:375 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:375 ~error_to_idle
# seq_item.HADDR: 8000000c 
# OUTPUT_3_PHASE_SIGNALS: TIME:375 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 375: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:375 
# OUTPUT_2_PHASE_SIGNALS: TIME:375
# UVM_INFO components/predictor.svh(391) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  c
# UVM_INFO components/predictor.svh(108) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# UVM_INFO components/comparator.svh(87) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 375  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# start of pre_body task
# start of pre_body task
# 375 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 375: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# RECIEVING PHASE: TIME: 375 WAITING FOR CONTROL PHASE TO transaction_finished
# 375 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:385 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:385 ~error_to_idle
# seq_item.HADDR: 4 
# OUTPUT_3_PHASE_SIGNALS: TIME:385 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 385: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:385 
# OUTPUT_2_PHASE_SIGNALS: TIME:385
# UVM_INFO components/predictor.svh(383) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:x  4
# UVM_INFO components/predictor.svh(108) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# UVM_INFO components/comparator.svh(87) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 385  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, HRDATA = 69, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# start of pre_body task
# start of pre_body task
# 385 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 385: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# RECIEVING PHASE: TIME: 385 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:395 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:395 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:395 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 395: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:395 
# OUTPUT_2_PHASE_SIGNALS: TIME:395
# UVM_INFO components/predictor.svh(383) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:8c  2
# UVM_INFO components/predictor.svh(108) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HSEL: 0  HRDATA: 69  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# UVM_INFO components/comparator.svh(87) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 395  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# start of pre_body task
# start of pre_body task
# 395 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 395: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# RECIEVING PHASE: TIME: 395 WAITING FOR CONTROL PHASE TO transaction_finished
# 395 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:405 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:405 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:405 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 405: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:405 
# OUTPUT_2_PHASE_SIGNALS: TIME:405
# UVM_INFO components/predictor.svh(391) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(108) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# UVM_INFO components/comparator.svh(87) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 405  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# start of pre_body task
# start of pre_body task
# 405 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 405: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# RECIEVING PHASE: TIME: 405 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:415 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:415 ~error_to_idle
# seq_item.HADDR: c 
# OUTPUT_3_PHASE_SIGNALS: TIME:415 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 415: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:415 
# OUTPUT_2_PHASE_SIGNALS: TIME:415
# UVM_INFO components/predictor.svh(383) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:42  c
# UVM_INFO components/predictor.svh(108) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# UVM_INFO components/comparator.svh(87) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 415  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# start of pre_body task
# start of pre_body task
# 415 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 415: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# RECIEVING PHASE: TIME: 415 WAITING FOR CONTROL PHASE TO transaction_finished
# 415 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:425 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:425 ~error_to_idle
# seq_item.HADDR: 40000007 
# OUTPUT_3_PHASE_SIGNALS: TIME:425 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 425: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:425 
# OUTPUT_2_PHASE_SIGNALS: TIME:425
# UVM_INFO components/predictor.svh(387) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  7
# UVM_INFO components/predictor.svh(108) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# UVM_INFO components/comparator.svh(87) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 425  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, HRDATA = 8c, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# start of pre_body task
# start of pre_body task
# 425 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 425: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# RECIEVING PHASE: TIME: 425 WAITING FOR CONTROL PHASE TO transaction_finished
# 425 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:435 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:435 ~error_to_idle
# seq_item.HADDR: c0000005 
# OUTPUT_3_PHASE_SIGNALS: TIME:435 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 435: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:435 
# OUTPUT_2_PHASE_SIGNALS: TIME:435
# UVM_INFO components/predictor.svh(108) @ 435: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HSEL: 0  HRDATA: 8c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# UVM_INFO components/comparator.svh(87) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 435  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# start of pre_body task
# start of pre_body task
# 435 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 435: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# RECIEVING PHASE: TIME: 435 WAITING FOR CONTROL PHASE TO transaction_finished
# 435 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:445 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:445 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_3_PHASE_SIGNALS: TIME:445 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 445: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:445 
# OUTPUT_2_PHASE_SIGNALS: TIME:445
# UVM_INFO components/predictor.svh(383) @ 445: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:2c  6
# UVM_INFO components/predictor.svh(108) @ 445: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# UVM_INFO components/comparator.svh(87) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 445  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, HRDATA = 42, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# 445 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 445: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# RECIEVING PHASE: TIME: 445 WAITING FOR CONTROL PHASE TO transaction_finished
# 445 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:455 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:455 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:455 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 455: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:455 
# OUTPUT_2_PHASE_SIGNALS: TIME:455
# UVM_INFO components/predictor.svh(387) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:ac  f
# UVM_INFO components/predictor.svh(108) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HSEL: 0  HRDATA: 42  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# UVM_INFO components/comparator.svh(87) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 455  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# UVM_INFO components/driver.svh(64) @ 455: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# RECIEVING PHASE: TIME: 455 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:465 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:465 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:465 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 465: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:465 
# OUTPUT_2_PHASE_SIGNALS: TIME:465
# UVM_INFO components/predictor.svh(108) @ 465: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# UVM_INFO components/comparator.svh(87) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 465  HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# 465 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 465: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# RECIEVING PHASE: TIME: 465 WAITING FOR CONTROL PHASE TO transaction_finished
# 465 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:475 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:475 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:475 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 475: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:475 
# OUTPUT_2_PHASE_SIGNALS: TIME:475
# UVM_INFO components/predictor.svh(108) @ 475: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# UVM_INFO components/comparator.svh(87) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 475  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, HRDATA = 2c, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# UVM_INFO components/driver.svh(64) @ 475: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# RECIEVING PHASE: TIME: 475 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:485 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:485 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:485 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 485: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:485 
# OUTPUT_2_PHASE_SIGNALS: TIME:485
# UVM_INFO components/predictor.svh(108) @ 485: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# UVM_ERROR components/comparator.svh(90) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 485  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# 485 WHY AM I HERE NOW1?
# 485 WHY AM I HERE NOW2?
# UVM_INFO components/driver.svh(64) @ 485: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# RECIEVING PHASE: TIME: 485 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:495 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:495 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:495 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 495: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:495 
# OUTPUT_2_PHASE_SIGNALS: TIME:495
# UVM_INFO components/predictor.svh(108) @ 495: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HSEL: 0  HRDATA: 2c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# UVM_ERROR components/comparator.svh(90) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 495  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, HRDATA = ac, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# 495 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 495: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# RECIEVING PHASE: TIME: 495 WAITING FOR CONTROL PHASE TO transaction_finished
# 495 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:505 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:505 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:505 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 505: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:505 
# OUTPUT_2_PHASE_SIGNALS: TIME:505
# UVM_INFO components/predictor.svh(387) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  5
# UVM_INFO components/predictor.svh(108) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# UVM_INFO components/comparator.svh(87) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 505  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, HRDATA = ac, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# UVM_INFO components/driver.svh(64) @ 505: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# RECIEVING PHASE: TIME: 505 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:515 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:515 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:515 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 515: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:515 
# OUTPUT_2_PHASE_SIGNALS: TIME:515
# UVM_INFO components/predictor.svh(387) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:3a  4
# UVM_INFO components/predictor.svh(108) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# UVM_INFO components/comparator.svh(87) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 515  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, HRDATA = ac, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# UVM_INFO components/driver.svh(64) @ 515: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# RECIEVING PHASE: TIME: 515 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:525 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:525 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:525 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 525: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:525 
# OUTPUT_2_PHASE_SIGNALS: TIME:525
# UVM_INFO components/predictor.svh(387) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  3
# UVM_INFO components/predictor.svh(108) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# UVM_INFO components/comparator.svh(87) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 525  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, HRDATA = ac, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# UVM_INFO components/driver.svh(64) @ 525: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# RECIEVING PHASE: TIME: 525 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:535 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:535 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:535 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 535: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:535 
# OUTPUT_2_PHASE_SIGNALS: TIME:535
# UVM_INFO components/predictor.svh(387) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:e9  2
# UVM_INFO components/predictor.svh(108) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# UVM_INFO components/comparator.svh(87) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 535  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# UVM_INFO components/driver.svh(64) @ 535: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# RECIEVING PHASE: TIME: 535 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:545 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:545 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:545 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 545: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:545 
# OUTPUT_2_PHASE_SIGNALS: TIME:545
# UVM_INFO components/predictor.svh(108) @ 545: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# UVM_ERROR components/comparator.svh(90) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 545  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, HRDATA = 3a, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# start of pre_body task
# start of pre_body task
# 545 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 545: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# RECIEVING PHASE: TIME: 545 WAITING FOR COUNTERS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# CONTROL PHASE: TIME:555 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:555 ~error_to_idle
# seq_item.HADDR: 4000000e 
# OUTPUT_3_PHASE_SIGNALS: TIME:555 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 555: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:555 
# OUTPUT_2_PHASE_SIGNALS: TIME:555
# UVM_INFO components/predictor.svh(387) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  e
# UVM_INFO components/predictor.svh(108) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# UVM_ERROR components/comparator.svh(90) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 555  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# 555 WHY AM I HERE NOW1?
# 555 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:565 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 565: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:565 
# OUTPUT_2_PHASE_SIGNALS: TIME:565
# UVM_INFO components/comparator.svh(82) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 565 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# UVM_ERROR components/comparator.svh(90) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 565  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# 565 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:575 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 575: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:575 
# OUTPUT_2_PHASE_SIGNALS: TIME:575
# UVM_INFO components/comparator.svh(82) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 575 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# UVM_ERROR components/comparator.svh(90) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 575  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# 575 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:585 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 585: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 585 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# UVM_ERROR components/comparator.svh(90) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 585  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# 585 WHY AM I HERE NOW1?
# OUTPUT_1_PHASE_SIGNALS: TIME:595 
# OUTPUT_2_PHASE_SIGNALS: TIME:595
# OUTPUT_3_PHASE_SIGNALS: TIME:605 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 605: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:605 
# UVM_INFO components/comparator.svh(82) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 605 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# UVM_INFO components/comparator.svh(87) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 605: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# CORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/scoreboard.svh(63) @ 605: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Scoreboard is stopping.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  318
# UVM_WARNING :    0
# UVM_ERROR :    8
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]   121
# [PREDICTOR]    69
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    43
# [SEQUENCER]     3
# [TEST_DONE]     1
# [env_h]     6
# [uvm_test_top.env_h.active_agent_h.driver_h]    40
# [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h]    40
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 605 ns  Iteration: 68  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 03:29:37 on Oct 27,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module ahb_default_slave
# -- Compiling module ahb_slave
# -- Compiling module ahb_mux
# -- Compiling module ahb_decoder
# -- Compiling module ahb_lite
# 
# Top level modules:
# 	ahb_lite
# End time: 03:29:37 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 03:29:37 on Oct 27,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling package AHB_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) AHB_lite_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(161): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(170): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(178): (vlog-2643) Unterminated string literal continues onto next line.
# -- Compiling interface inf
# -- Importing package AHB_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	top_test_uvm
# End time: 03:29:39 on Oct 27,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 3
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 03:29:40 on Oct 27,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+ahb_lite(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package AHB_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module ahb_lite
# -- Loading module ahb_decoder
# -- Loading module ahb_mux
# -- Loading module ahb_default_slave
# -- Loading module ahb_slave
# Optimizing 11 design-units (inlining 0/9 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package AHB_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module ahb_slave(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# -- Optimizing module ahb_mux(fast)
# -- Optimizing module ahb_lite(fast)
# -- Optimizing module ahb_default_slave(fast)
# -- Optimizing module ahb_decoder(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 03:29:46 on Oct 27,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 5
# End time: 03:30:44 on Oct 27,2024, Elapsed time: 0:33:46
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage -solvefaildebug=2 "+UVM_TESTNAME=write_twice_test" 
# Start time: 03:30:45 on Oct 27,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.AHB_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.ahb_lite(fast)
# Loading work.ahb_decoder(fast)
# Loading work.ahb_mux(fast)
# Loading work.ahb_default_slave(fast)
# Loading work.ahb_slave(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_twice_test...
# base_test build phase
# my_test build phase
# env build phase
# my_active_agent build phase
# my_driver build phase
# Inputs monitor build phase complete.
# UVM_INFO components/sequencer.svh(24) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Build phase executed
# coverage build_phase
# Passive agent build phase complete.
# Outputs monitor build phase complete.
# UVM_INFO components/scoreboard.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Build phase completed
# my_comparator build phase
# my_predictor build phase
# my_driver connect phase
# Inputs monitor connect phase complete.
# UVM_INFO components/sequencer.svh(30) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Connect phase executed
# my_active_agent connect phase
# Outputs monitor connect phase complete.
# Passive agent connect phase complete.
# my_comparator connect phase
# my_predictor connect phase
# UVM_INFO components/scoreboard.svh(58) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Connect phase completed
# env connect phase
# my_test connect phase
# my_test connect phase
# Inputs monitor end of elaboration phase complete.
# my_monitor end_of_elaboration_phase
# Outputs monitor end of elaboration phase complete.
# Passive agent end of elaboration phase complete.
# UVM_INFO components/env.svh(97) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# UVM_INFO components/env.svh(99) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.active_agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(101) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(105) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(107) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(109) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(73) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# Passive agent run phase complete.
# coverage run_phase
# my_active_agent run phase
# UVM_INFO components/sequencer.svh(36) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Run phase started
# start of pre_body task
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 0: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 0 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 0, COMPARATOR_transaction_counter= 0
# RECIEVING PHASE: TIME: 5 WAITING FOR CONTROL PHASE TO transaction_finished
# UVM_INFO components/predictor.svh(108) @ 5: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 5 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 5: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 5  HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/outputs_monitor.svh(75) @ 155: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 155 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/comparator.svh(87) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 165: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 165 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 165 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:175 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:175 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(256) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e1, e1, c
# UVM_INFO components/predictor.svh(108) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 175: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 175  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 175: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 175 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:185 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:185 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(256) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:42, 42, c
# UVM_INFO components/predictor.svh(108) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 185: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 185 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:195 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:195 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_1_PHASE_SIGNALS: TIME:195 
# UVM_INFO components/predictor.svh(256) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:2c, 2c, 6
# UVM_INFO components/predictor.svh(108) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 195: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 195 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:205 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:205 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_2_PHASE_SIGNALS: TIME:205
# OUTPUT_1_PHASE_SIGNALS: TIME:205 
# UVM_INFO components/predictor.svh(260) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:69, 69, 4000000a
# UVM_INFO components/predictor.svh(108) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 205: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 205 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:215 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:215 ~error_to_idle
# seq_item.HADDR: 40000004 
# OUTPUT_3_PHASE_SIGNALS: TIME:215 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 215: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:215 
# OUTPUT_2_PHASE_SIGNALS: TIME:215
# UVM_INFO components/predictor.svh(260) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:3a, 3a, 40000004
# UVM_INFO components/predictor.svh(108) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# UVM_INFO components/comparator.svh(87) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 215  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 215: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# RECIEVING PHASE: TIME: 215 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:225 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:225 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:225 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 225: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:225 
# OUTPUT_2_PHASE_SIGNALS: TIME:225
# UVM_INFO components/predictor.svh(256) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:5a, 5a, 2
# UVM_INFO components/predictor.svh(108) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# UVM_INFO components/comparator.svh(87) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 225  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 225: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# RECIEVING PHASE: TIME: 225 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:235 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:235 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:235 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 235: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:235 
# OUTPUT_2_PHASE_SIGNALS: TIME:235
# UVM_INFO components/predictor.svh(256) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:ca, ca, e
# UVM_INFO components/predictor.svh(108) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# UVM_INFO components/comparator.svh(87) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 235  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 235: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# RECIEVING PHASE: TIME: 235 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:245 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:245 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:245 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 245: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:245 
# OUTPUT_2_PHASE_SIGNALS: TIME:245
# UVM_INFO components/predictor.svh(256) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8, 8, e
# UVM_INFO components/predictor.svh(108) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# UVM_INFO components/comparator.svh(87) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 245  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 245: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# RECIEVING PHASE: TIME: 245 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:255 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:255 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:255 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 255: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:255 
# OUTPUT_2_PHASE_SIGNALS: TIME:255
# UVM_INFO components/predictor.svh(256) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e, e, 2
# UVM_INFO components/predictor.svh(108) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# UVM_INFO components/comparator.svh(87) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 255  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 255: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# RECIEVING PHASE: TIME: 255 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:265 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:265 ~error_to_idle
# seq_item.HADDR: 7 
# OUTPUT_3_PHASE_SIGNALS: TIME:265 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 265: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:265 
# OUTPUT_2_PHASE_SIGNALS: TIME:265
# UVM_INFO components/predictor.svh(256) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:d7, d7, 7
# UVM_INFO components/predictor.svh(108) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# UVM_INFO components/comparator.svh(87) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 265  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# UVM_INFO components/driver.svh(64) @ 265: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# RECIEVING PHASE: TIME: 265 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:275 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:275 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:275 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 275: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:275 
# OUTPUT_2_PHASE_SIGNALS: TIME:275
# UVM_INFO components/predictor.svh(260) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:ac, ac, 4000000f
# UVM_INFO components/predictor.svh(108) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# UVM_INFO components/comparator.svh(87) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 275  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# UVM_INFO components/driver.svh(64) @ 275: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# RECIEVING PHASE: TIME: 275 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:285 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:285 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:285 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 285: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:285 
# OUTPUT_2_PHASE_SIGNALS: TIME:285
# UVM_INFO components/predictor.svh(108) @ 285: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# UVM_INFO components/comparator.svh(87) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 285  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# UVM_INFO components/driver.svh(64) @ 285: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# RECIEVING PHASE: TIME: 285 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:295 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:295 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:295 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 295: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:295 
# OUTPUT_2_PHASE_SIGNALS: TIME:295
# UVM_INFO components/predictor.svh(108) @ 295: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# UVM_INFO components/comparator.svh(87) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 295  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# UVM_INFO components/driver.svh(64) @ 295: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# RECIEVING PHASE: TIME: 295 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:305 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:305 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:305 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 305: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:305 
# OUTPUT_2_PHASE_SIGNALS: TIME:305
# UVM_INFO components/predictor.svh(108) @ 305: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# UVM_INFO components/comparator.svh(87) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 305  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# UVM_INFO components/driver.svh(64) @ 305: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# RECIEVING PHASE: TIME: 305 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:315 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:315 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:315 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 315: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:315 
# OUTPUT_2_PHASE_SIGNALS: TIME:315
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
# UVM_INFO components/predictor.svh(108) @ 315: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# UVM_INFO components/comparator.svh(87) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 315  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 315: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# RECIEVING PHASE: TIME: 315 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:325 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:325 ~error_to_idle
# seq_item.HADDR: 40000002 
# OUTPUT_3_PHASE_SIGNALS: TIME:325 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 325: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:325 
# OUTPUT_2_PHASE_SIGNALS: TIME:325
# UVM_INFO components/predictor.svh(260) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:e9, e9, 40000002
# UVM_INFO components/predictor.svh(108) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# UVM_INFO components/comparator.svh(87) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 325  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 325: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# RECIEVING PHASE: TIME: 325 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:335 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:335 ~error_to_idle
# seq_item.HADDR: 9 
# OUTPUT_3_PHASE_SIGNALS: TIME:335 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 335: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:335 
# OUTPUT_2_PHASE_SIGNALS: TIME:335
# UVM_INFO components/predictor.svh(256) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:bf, bf, 9
# UVM_INFO components/predictor.svh(108) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# UVM_ERROR components/comparator.svh(90) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 335  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 335: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# RECIEVING PHASE: TIME: 335 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:345 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:345 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:345 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 345: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:345 
# OUTPUT_2_PHASE_SIGNALS: TIME:345
# UVM_INFO components/predictor.svh(256) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8c, 8c, 2
# UVM_INFO components/predictor.svh(108) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# UVM_ERROR components/comparator.svh(90) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 345  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 345: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# RECIEVING PHASE: TIME: 345 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:355 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:355 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_3_PHASE_SIGNALS: TIME:355 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 355: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:355 
# OUTPUT_2_PHASE_SIGNALS: TIME:355
# UVM_INFO components/predictor.svh(387) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:69  a
# UVM_INFO components/predictor.svh(108) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# UVM_ERROR components/comparator.svh(90) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 355  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 355: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# RECIEVING PHASE: TIME: 355 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:365 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:365 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:365 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 365: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:365 
# OUTPUT_2_PHASE_SIGNALS: TIME:365
# UVM_INFO components/predictor.svh(391) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(108) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# UVM_INFO components/comparator.svh(87) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 365  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 365: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# RECIEVING PHASE: TIME: 365 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:375 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:375 ~error_to_idle
# seq_item.HADDR: 8000000c 
# OUTPUT_3_PHASE_SIGNALS: TIME:375 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 375: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:375 
# OUTPUT_2_PHASE_SIGNALS: TIME:375
# UVM_INFO components/predictor.svh(391) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  c
# UVM_INFO components/predictor.svh(108) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# UVM_INFO components/comparator.svh(87) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 375  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# start of pre_body task
# start of pre_body task
# 375 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 375: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# RECIEVING PHASE: TIME: 375 WAITING FOR CONTROL PHASE TO transaction_finished
# 375 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:385 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:385 ~error_to_idle
# seq_item.HADDR: 4 
# OUTPUT_3_PHASE_SIGNALS: TIME:385 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 385: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:385 
# OUTPUT_2_PHASE_SIGNALS: TIME:385
# UVM_INFO components/predictor.svh(383) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:x  4
# UVM_INFO components/predictor.svh(108) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# UVM_INFO components/comparator.svh(87) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 385  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, HRDATA = 69, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# start of pre_body task
# start of pre_body task
# 385 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 385: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# RECIEVING PHASE: TIME: 385 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:395 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:395 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:395 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 395: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:395 
# OUTPUT_2_PHASE_SIGNALS: TIME:395
# UVM_INFO components/predictor.svh(383) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:8c  2
# UVM_INFO components/predictor.svh(108) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HSEL: 0  HRDATA: 69  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# UVM_INFO components/comparator.svh(87) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 395  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# start of pre_body task
# start of pre_body task
# 395 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 395: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# RECIEVING PHASE: TIME: 395 WAITING FOR CONTROL PHASE TO transaction_finished
# 395 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:405 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:405 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:405 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 405: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:405 
# OUTPUT_2_PHASE_SIGNALS: TIME:405
# UVM_INFO components/predictor.svh(391) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(108) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# UVM_INFO components/comparator.svh(87) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 405  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# start of pre_body task
# start of pre_body task
# 405 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 405: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# RECIEVING PHASE: TIME: 405 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:415 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:415 ~error_to_idle
# seq_item.HADDR: c 
# OUTPUT_3_PHASE_SIGNALS: TIME:415 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 415: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:415 
# OUTPUT_2_PHASE_SIGNALS: TIME:415
# UVM_INFO components/predictor.svh(383) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:42  c
# UVM_INFO components/predictor.svh(108) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# UVM_INFO components/comparator.svh(87) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 415  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# start of pre_body task
# start of pre_body task
# 415 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 415: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# RECIEVING PHASE: TIME: 415 WAITING FOR CONTROL PHASE TO transaction_finished
# 415 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:425 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:425 ~error_to_idle
# seq_item.HADDR: 40000007 
# OUTPUT_3_PHASE_SIGNALS: TIME:425 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 425: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:425 
# OUTPUT_2_PHASE_SIGNALS: TIME:425
# UVM_INFO components/predictor.svh(387) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  7
# UVM_INFO components/predictor.svh(108) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# UVM_INFO components/comparator.svh(87) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 425  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, HRDATA = 8c, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# start of pre_body task
# start of pre_body task
# 425 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 425: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# RECIEVING PHASE: TIME: 425 WAITING FOR CONTROL PHASE TO transaction_finished
# 425 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:435 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:435 ~error_to_idle
# seq_item.HADDR: c0000005 
# OUTPUT_3_PHASE_SIGNALS: TIME:435 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 435: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:435 
# OUTPUT_2_PHASE_SIGNALS: TIME:435
# UVM_INFO components/predictor.svh(108) @ 435: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HSEL: 0  HRDATA: 8c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# UVM_INFO components/comparator.svh(87) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 435  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# start of pre_body task
# start of pre_body task
# 435 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 435: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# RECIEVING PHASE: TIME: 435 WAITING FOR CONTROL PHASE TO transaction_finished
# 435 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:445 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:445 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_3_PHASE_SIGNALS: TIME:445 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 445: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:445 
# OUTPUT_2_PHASE_SIGNALS: TIME:445
# UVM_INFO components/predictor.svh(383) @ 445: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:2c  6
# UVM_INFO components/predictor.svh(108) @ 445: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# UVM_INFO components/comparator.svh(87) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 445  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, HRDATA = 42, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# 445 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 445: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# RECIEVING PHASE: TIME: 445 WAITING FOR CONTROL PHASE TO transaction_finished
# 445 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:455 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:455 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:455 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 455: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:455 
# OUTPUT_2_PHASE_SIGNALS: TIME:455
# UVM_INFO components/predictor.svh(387) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:ac  f
# UVM_INFO components/predictor.svh(108) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HSEL: 0  HRDATA: 42  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# UVM_INFO components/comparator.svh(87) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 455  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# UVM_INFO components/driver.svh(64) @ 455: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# RECIEVING PHASE: TIME: 455 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:465 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:465 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:465 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 465: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:465 
# OUTPUT_2_PHASE_SIGNALS: TIME:465
# UVM_INFO components/predictor.svh(108) @ 465: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# UVM_INFO components/comparator.svh(87) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 465  HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# 465 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 465: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# RECIEVING PHASE: TIME: 465 WAITING FOR CONTROL PHASE TO transaction_finished
# 465 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:475 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:475 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:475 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 475: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:475 
# OUTPUT_2_PHASE_SIGNALS: TIME:475
# UVM_INFO components/predictor.svh(108) @ 475: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# UVM_INFO components/comparator.svh(87) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 475  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, HRDATA = 2c, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# UVM_INFO components/driver.svh(64) @ 475: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# RECIEVING PHASE: TIME: 475 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:485 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:485 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:485 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 485: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:485 
# OUTPUT_2_PHASE_SIGNALS: TIME:485
# UVM_INFO components/predictor.svh(108) @ 485: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# UVM_ERROR components/comparator.svh(90) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 485  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# 485 WHY AM I HERE NOW1?
# 485 WHY AM I HERE NOW2?
# UVM_INFO components/driver.svh(64) @ 485: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# RECIEVING PHASE: TIME: 485 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:495 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:495 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:495 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 495: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:495 
# OUTPUT_2_PHASE_SIGNALS: TIME:495
# UVM_INFO components/predictor.svh(108) @ 495: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HSEL: 0  HRDATA: 2c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# UVM_ERROR components/comparator.svh(90) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 495  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, HRDATA = ac, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# 495 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 495: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# RECIEVING PHASE: TIME: 495 WAITING FOR CONTROL PHASE TO transaction_finished
# 495 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:505 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:505 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:505 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 505: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:505 
# OUTPUT_2_PHASE_SIGNALS: TIME:505
# UVM_INFO components/predictor.svh(387) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  5
# UVM_INFO components/predictor.svh(108) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# UVM_ERROR components/comparator.svh(90) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 505  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, HRDATA = ac, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# UVM_INFO components/driver.svh(64) @ 505: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# RECIEVING PHASE: TIME: 505 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:515 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:515 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:515 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 515: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:515 
# OUTPUT_2_PHASE_SIGNALS: TIME:515
# UVM_INFO components/predictor.svh(387) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:3a  4
# UVM_INFO components/predictor.svh(108) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# UVM_INFO components/comparator.svh(87) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 515  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, HRDATA = ac, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# UVM_INFO components/driver.svh(64) @ 515: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# RECIEVING PHASE: TIME: 515 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:525 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:525 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:525 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 525: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:525 
# OUTPUT_2_PHASE_SIGNALS: TIME:525
# UVM_INFO components/predictor.svh(387) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  3
# UVM_INFO components/predictor.svh(108) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# UVM_ERROR components/comparator.svh(90) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 525  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, HRDATA = ac, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# UVM_INFO components/driver.svh(64) @ 525: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# RECIEVING PHASE: TIME: 525 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:535 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:535 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:535 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 535: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:535 
# OUTPUT_2_PHASE_SIGNALS: TIME:535
# UVM_INFO components/predictor.svh(387) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:e9  2
# UVM_INFO components/predictor.svh(108) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# UVM_INFO components/comparator.svh(87) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 535  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# UVM_INFO components/driver.svh(64) @ 535: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# RECIEVING PHASE: TIME: 535 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:545 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:545 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:545 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 545: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:545 
# OUTPUT_2_PHASE_SIGNALS: TIME:545
# UVM_INFO components/predictor.svh(108) @ 545: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# UVM_ERROR components/comparator.svh(90) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 545  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, HRDATA = 3a, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# start of pre_body task
# start of pre_body task
# 545 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 545: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# RECIEVING PHASE: TIME: 545 WAITING FOR COUNTERS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# CONTROL PHASE: TIME:555 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:555 ~error_to_idle
# seq_item.HADDR: 4000000e 
# OUTPUT_3_PHASE_SIGNALS: TIME:555 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 555: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:555 
# OUTPUT_2_PHASE_SIGNALS: TIME:555
# UVM_INFO components/predictor.svh(387) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  e
# UVM_INFO components/predictor.svh(108) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# UVM_ERROR components/comparator.svh(90) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 555  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# 555 WHY AM I HERE NOW1?
# 555 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:565 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 565: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:565 
# OUTPUT_2_PHASE_SIGNALS: TIME:565
# UVM_INFO components/comparator.svh(82) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 565 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# UVM_ERROR components/comparator.svh(90) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 565  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# 565 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:575 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 575: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:575 
# OUTPUT_2_PHASE_SIGNALS: TIME:575
# UVM_INFO components/comparator.svh(82) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 575 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# UVM_ERROR components/comparator.svh(90) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 575  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# 575 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:585 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 585: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 585 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# UVM_ERROR components/comparator.svh(90) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 585  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# 585 WHY AM I HERE NOW1?
# OUTPUT_1_PHASE_SIGNALS: TIME:595 
# OUTPUT_2_PHASE_SIGNALS: TIME:595
# OUTPUT_3_PHASE_SIGNALS: TIME:605 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 605: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:605 
# UVM_INFO components/comparator.svh(82) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 605 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# UVM_INFO components/comparator.svh(87) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 605: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# CORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/scoreboard.svh(63) @ 605: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Scoreboard is stopping.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  314
# UVM_WARNING :    0
# UVM_ERROR :   12
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]   121
# [PREDICTOR]    69
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    43
# [SEQUENCER]     3
# [TEST_DONE]     1
# [env_h]     6
# [uvm_test_top.env_h.active_agent_h.driver_h]    40
# [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h]    40
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 605 ns  Iteration: 68  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 03:57:55 on Oct 27,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module ahb_default_slave
# -- Compiling module ahb_slave
# -- Compiling module ahb_mux
# -- Compiling module ahb_decoder
# -- Compiling module ahb_lite
# 
# Top level modules:
# 	ahb_lite
# End time: 03:57:55 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 03:57:55 on Oct 27,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling package AHB_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) AHB_lite_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(161): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(170): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(178): (vlog-2643) Unterminated string literal continues onto next line.
# -- Compiling interface inf
# -- Importing package AHB_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	top_test_uvm
# End time: 03:57:56 on Oct 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 03:57:56 on Oct 27,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+ahb_lite(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package AHB_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module ahb_lite
# -- Loading module ahb_decoder
# -- Loading module ahb_mux
# -- Loading module ahb_default_slave
# -- Loading module ahb_slave
# init_auxdbinfo(): INTERNAL ERROR: Cannot open page file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib1_0.qpg" in read mode
# Optimizing 11 design-units (inlining 0/9 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package AHB_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module ahb_slave(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# -- Optimizing module ahb_mux(fast)
# -- Optimizing module ahb_lite(fast)
# -- Optimizing module ahb_default_slave(fast)
# -- Optimizing module ahb_decoder(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 03:57:59 on Oct 27,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 5
# End time: 03:59:04 on Oct 27,2024, Elapsed time: 0:28:19
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage -solvefaildebug=2 "+UVM_TESTNAME=write_twice_test" 
# Start time: 03:59:04 on Oct 27,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.AHB_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.ahb_lite(fast)
# Loading work.ahb_decoder(fast)
# Loading work.ahb_mux(fast)
# Loading work.ahb_default_slave(fast)
# Loading work.ahb_slave(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_twice_test...
# base_test build phase
# my_test build phase
# env build phase
# my_active_agent build phase
# my_driver build phase
# Inputs monitor build phase complete.
# UVM_INFO components/sequencer.svh(24) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Build phase executed
# coverage build_phase
# Passive agent build phase complete.
# Outputs monitor build phase complete.
# UVM_INFO components/scoreboard.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Build phase completed
# my_comparator build phase
# my_predictor build phase
# my_driver connect phase
# Inputs monitor connect phase complete.
# UVM_INFO components/sequencer.svh(30) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Connect phase executed
# my_active_agent connect phase
# Outputs monitor connect phase complete.
# Passive agent connect phase complete.
# my_comparator connect phase
# my_predictor connect phase
# UVM_INFO components/scoreboard.svh(58) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Connect phase completed
# env connect phase
# my_test connect phase
# my_test connect phase
# Inputs monitor end of elaboration phase complete.
# my_monitor end_of_elaboration_phase
# Outputs monitor end of elaboration phase complete.
# Passive agent end of elaboration phase complete.
# UVM_INFO components/env.svh(97) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# UVM_INFO components/env.svh(99) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.active_agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(101) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(105) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(107) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(109) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(73) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# Passive agent run phase complete.
# coverage run_phase
# my_active_agent run phase
# UVM_INFO components/sequencer.svh(36) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Run phase started
# start of pre_body task
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 0: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 0 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 0, COMPARATOR_transaction_counter= 0
# RECIEVING PHASE: TIME: 5 WAITING FOR CONTROL PHASE TO transaction_finished
# UVM_INFO components/predictor.svh(108) @ 5: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 5 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 5: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 5  HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/outputs_monitor.svh(75) @ 155: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 155 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/comparator.svh(87) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 165: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 165 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 165 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:175 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:175 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(256) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e1, e1, c
# UVM_INFO components/predictor.svh(108) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 175: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 175  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 175: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 175 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:185 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:185 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(256) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:42, 42, c
# UVM_INFO components/predictor.svh(108) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 185: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 185 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:195 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:195 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_1_PHASE_SIGNALS: TIME:195 
# UVM_INFO components/predictor.svh(256) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:2c, 2c, 6
# UVM_INFO components/predictor.svh(108) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 195: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 195 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:205 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:205 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_2_PHASE_SIGNALS: TIME:205
# OUTPUT_1_PHASE_SIGNALS: TIME:205 
# UVM_INFO components/predictor.svh(260) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:69, 69, 4000000a
# UVM_INFO components/predictor.svh(108) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 205: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 205 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:215 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:215 ~error_to_idle
# seq_item.HADDR: 40000004 
# OUTPUT_3_PHASE_SIGNALS: TIME:215 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 215: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:215 
# OUTPUT_2_PHASE_SIGNALS: TIME:215
# UVM_INFO components/predictor.svh(260) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:3a, 3a, 40000004
# UVM_INFO components/predictor.svh(108) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# UVM_INFO components/comparator.svh(87) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 215  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 215: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# RECIEVING PHASE: TIME: 215 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:225 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:225 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:225 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 225: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:225 
# OUTPUT_2_PHASE_SIGNALS: TIME:225
# UVM_INFO components/predictor.svh(256) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:5a, 5a, 2
# UVM_INFO components/predictor.svh(108) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# UVM_INFO components/comparator.svh(87) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 225  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 225: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# RECIEVING PHASE: TIME: 225 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:235 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:235 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:235 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 235: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:235 
# OUTPUT_2_PHASE_SIGNALS: TIME:235
# UVM_INFO components/predictor.svh(256) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:ca, ca, e
# UVM_INFO components/predictor.svh(108) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# UVM_INFO components/comparator.svh(87) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 235  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 235: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# RECIEVING PHASE: TIME: 235 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:245 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:245 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:245 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 245: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:245 
# OUTPUT_2_PHASE_SIGNALS: TIME:245
# UVM_INFO components/predictor.svh(256) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8, 8, e
# UVM_INFO components/predictor.svh(108) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# UVM_INFO components/comparator.svh(87) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 245  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 245: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# RECIEVING PHASE: TIME: 245 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:255 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:255 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:255 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 255: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:255 
# OUTPUT_2_PHASE_SIGNALS: TIME:255
# UVM_INFO components/predictor.svh(256) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e, e, 2
# UVM_INFO components/predictor.svh(108) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# UVM_INFO components/comparator.svh(87) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 255  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 255: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# RECIEVING PHASE: TIME: 255 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:265 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:265 ~error_to_idle
# seq_item.HADDR: 7 
# OUTPUT_3_PHASE_SIGNALS: TIME:265 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 265: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:265 
# OUTPUT_2_PHASE_SIGNALS: TIME:265
# UVM_INFO components/predictor.svh(256) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:d7, d7, 7
# UVM_INFO components/predictor.svh(108) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# UVM_INFO components/comparator.svh(87) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 265  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# UVM_INFO components/driver.svh(64) @ 265: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# RECIEVING PHASE: TIME: 265 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:275 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:275 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:275 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 275: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:275 
# OUTPUT_2_PHASE_SIGNALS: TIME:275
# UVM_INFO components/predictor.svh(260) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:ac, ac, 4000000f
# UVM_INFO components/predictor.svh(108) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# UVM_INFO components/comparator.svh(87) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 275  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# UVM_INFO components/driver.svh(64) @ 275: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# RECIEVING PHASE: TIME: 275 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:285 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:285 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:285 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 285: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:285 
# OUTPUT_2_PHASE_SIGNALS: TIME:285
# UVM_INFO components/predictor.svh(108) @ 285: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# UVM_INFO components/comparator.svh(87) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 285  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# UVM_INFO components/driver.svh(64) @ 285: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# RECIEVING PHASE: TIME: 285 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:295 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:295 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:295 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 295: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:295 
# OUTPUT_2_PHASE_SIGNALS: TIME:295
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
# UVM_INFO components/predictor.svh(108) @ 295: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# UVM_INFO components/comparator.svh(87) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 295  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# UVM_INFO components/driver.svh(64) @ 295: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# RECIEVING PHASE: TIME: 295 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:305 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:305 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:305 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 305: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:305 
# OUTPUT_2_PHASE_SIGNALS: TIME:305
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--0---10
# UVM_INFO components/predictor.svh(108) @ 305: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# UVM_INFO components/comparator.svh(87) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 305  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# UVM_INFO components/driver.svh(64) @ 305: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# RECIEVING PHASE: TIME: 305 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:315 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:315 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:315 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 315: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:315 
# OUTPUT_2_PHASE_SIGNALS: TIME:315
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--0---10
# UVM_INFO components/predictor.svh(108) @ 315: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# UVM_INFO components/comparator.svh(87) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 315  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 315: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# RECIEVING PHASE: TIME: 315 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:325 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:325 ~error_to_idle
# seq_item.HADDR: 40000002 
# OUTPUT_3_PHASE_SIGNALS: TIME:325 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 325: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:325 
# OUTPUT_2_PHASE_SIGNALS: TIME:325
# UVM_INFO components/predictor.svh(260) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:e9, e9, 40000002
# UVM_INFO components/predictor.svh(108) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# UVM_INFO components/comparator.svh(87) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 325  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 325: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# RECIEVING PHASE: TIME: 325 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:335 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:335 ~error_to_idle
# seq_item.HADDR: 9 
# OUTPUT_3_PHASE_SIGNALS: TIME:335 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 335: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:335 
# OUTPUT_2_PHASE_SIGNALS: TIME:335
# UVM_INFO components/predictor.svh(256) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:bf, bf, 9
# UVM_INFO components/predictor.svh(108) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# UVM_INFO components/comparator.svh(87) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 335  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 335: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# RECIEVING PHASE: TIME: 335 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:345 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:345 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:345 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 345: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:345 
# OUTPUT_2_PHASE_SIGNALS: TIME:345
# UVM_INFO components/predictor.svh(256) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8c, 8c, 2
# UVM_INFO components/predictor.svh(108) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# UVM_ERROR components/comparator.svh(90) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 345  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 345: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# RECIEVING PHASE: TIME: 345 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:355 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:355 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_3_PHASE_SIGNALS: TIME:355 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 355: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:355 
# OUTPUT_2_PHASE_SIGNALS: TIME:355
# UVM_INFO components/predictor.svh(387) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:69  a
# UVM_INFO components/predictor.svh(108) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# UVM_INFO components/comparator.svh(87) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 355  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 355: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# RECIEVING PHASE: TIME: 355 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:365 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:365 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:365 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 365: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:365 
# OUTPUT_2_PHASE_SIGNALS: TIME:365
# UVM_INFO components/predictor.svh(391) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(108) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# UVM_INFO components/comparator.svh(87) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 365  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 365: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# RECIEVING PHASE: TIME: 365 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:375 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:375 ~error_to_idle
# seq_item.HADDR: 8000000c 
# OUTPUT_3_PHASE_SIGNALS: TIME:375 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 375: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:375 
# OUTPUT_2_PHASE_SIGNALS: TIME:375
# UVM_INFO components/predictor.svh(391) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  c
# UVM_INFO components/predictor.svh(108) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# UVM_INFO components/comparator.svh(87) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 375  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# start of pre_body task
# start of pre_body task
# 375 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 375: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# RECIEVING PHASE: TIME: 375 WAITING FOR CONTROL PHASE TO transaction_finished
# 375 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:385 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:385 ~error_to_idle
# seq_item.HADDR: 4 
# OUTPUT_3_PHASE_SIGNALS: TIME:385 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 385: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:385 
# OUTPUT_2_PHASE_SIGNALS: TIME:385
# UVM_INFO components/predictor.svh(383) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:x  4
# UVM_INFO components/predictor.svh(108) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# UVM_INFO components/comparator.svh(87) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 385  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, HRDATA = 69, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# start of pre_body task
# start of pre_body task
# 385 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 385: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# RECIEVING PHASE: TIME: 385 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:395 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:395 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:395 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 395: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:395 
# OUTPUT_2_PHASE_SIGNALS: TIME:395
# UVM_INFO components/predictor.svh(383) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:8c  2
# UVM_INFO components/predictor.svh(108) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HSEL: 0  HRDATA: 69  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# UVM_INFO components/comparator.svh(87) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 395  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# start of pre_body task
# start of pre_body task
# 395 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 395: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# RECIEVING PHASE: TIME: 395 WAITING FOR CONTROL PHASE TO transaction_finished
# 395 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:405 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:405 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:405 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 405: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:405 
# OUTPUT_2_PHASE_SIGNALS: TIME:405
# UVM_INFO components/predictor.svh(391) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(108) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# UVM_INFO components/comparator.svh(87) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 405  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# start of pre_body task
# start of pre_body task
# 405 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 405: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# RECIEVING PHASE: TIME: 405 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:415 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:415 ~error_to_idle
# seq_item.HADDR: c 
# OUTPUT_3_PHASE_SIGNALS: TIME:415 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 415: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:415 
# OUTPUT_2_PHASE_SIGNALS: TIME:415
# UVM_INFO components/predictor.svh(383) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:42  c
# UVM_INFO components/predictor.svh(108) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# UVM_INFO components/comparator.svh(87) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 415  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# start of pre_body task
# start of pre_body task
# 415 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 415: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# RECIEVING PHASE: TIME: 415 WAITING FOR CONTROL PHASE TO transaction_finished
# 415 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:425 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:425 ~error_to_idle
# seq_item.HADDR: 40000007 
# OUTPUT_3_PHASE_SIGNALS: TIME:425 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 425: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:425 
# OUTPUT_2_PHASE_SIGNALS: TIME:425
# UVM_INFO components/predictor.svh(387) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  7
# UVM_INFO components/predictor.svh(108) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# UVM_INFO components/comparator.svh(87) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 425  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, HRDATA = 8c, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# start of pre_body task
# start of pre_body task
# 425 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 425: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# RECIEVING PHASE: TIME: 425 WAITING FOR CONTROL PHASE TO transaction_finished
# 425 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:435 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:435 ~error_to_idle
# seq_item.HADDR: c0000005 
# OUTPUT_3_PHASE_SIGNALS: TIME:435 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 435: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:435 
# OUTPUT_2_PHASE_SIGNALS: TIME:435
# UVM_INFO components/predictor.svh(108) @ 435: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HSEL: 0  HRDATA: 8c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# UVM_INFO components/comparator.svh(87) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 435  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# start of pre_body task
# start of pre_body task
# 435 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 435: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# RECIEVING PHASE: TIME: 435 WAITING FOR CONTROL PHASE TO transaction_finished
# 435 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:445 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:445 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_3_PHASE_SIGNALS: TIME:445 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 445: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:445 
# OUTPUT_2_PHASE_SIGNALS: TIME:445
# UVM_INFO components/predictor.svh(108) @ 445: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# UVM_INFO components/comparator.svh(87) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 445  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, HRDATA = 42, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# 445 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 445: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# RECIEVING PHASE: TIME: 445 WAITING FOR CONTROL PHASE TO transaction_finished
# 445 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:455 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:455 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:455 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 455: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:455 
# OUTPUT_2_PHASE_SIGNALS: TIME:455
# UVM_INFO components/predictor.svh(108) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HSEL: 0  HRDATA: 42  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# UVM_INFO components/comparator.svh(87) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 455  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# UVM_INFO components/driver.svh(64) @ 455: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# RECIEVING PHASE: TIME: 455 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:465 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:465 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:465 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 465: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:465 
# OUTPUT_2_PHASE_SIGNALS: TIME:465
# UVM_INFO components/predictor.svh(387) @ 465: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:ac  f
# UVM_INFO components/predictor.svh(108) @ 465: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# UVM_INFO components/comparator.svh(87) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 465  HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# 465 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 465: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# RECIEVING PHASE: TIME: 465 WAITING FOR CONTROL PHASE TO transaction_finished
# 465 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:475 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:475 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:475 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 475: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:475 
# OUTPUT_2_PHASE_SIGNALS: TIME:475
# UVM_INFO components/predictor.svh(108) @ 475: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# UVM_INFO components/comparator.svh(87) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 475  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# UVM_INFO components/driver.svh(64) @ 475: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# RECIEVING PHASE: TIME: 475 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:485 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:485 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:485 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 485: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:485 
# OUTPUT_2_PHASE_SIGNALS: TIME:485
# UVM_INFO components/predictor.svh(108) @ 485: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# UVM_ERROR components/comparator.svh(90) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 485  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# 485 WHY AM I HERE NOW1?
# 485 WHY AM I HERE NOW2?
# UVM_INFO components/driver.svh(64) @ 485: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# RECIEVING PHASE: TIME: 485 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:495 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:495 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:495 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 495: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:495 
# OUTPUT_2_PHASE_SIGNALS: TIME:495
# UVM_INFO components/predictor.svh(108) @ 495: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HSEL: 0  HRDATA: 2c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# UVM_ERROR components/comparator.svh(90) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 495  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# 495 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 495: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# RECIEVING PHASE: TIME: 495 WAITING FOR CONTROL PHASE TO transaction_finished
# 495 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:505 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:505 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:505 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 505: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:505 
# OUTPUT_2_PHASE_SIGNALS: TIME:505
# UVM_INFO components/predictor.svh(387) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  5
# UVM_INFO components/predictor.svh(108) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# UVM_ERROR components/comparator.svh(90) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 505  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, HRDATA = ac, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# UVM_INFO components/driver.svh(64) @ 505: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# RECIEVING PHASE: TIME: 505 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:515 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:515 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:515 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 515: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:515 
# OUTPUT_2_PHASE_SIGNALS: TIME:515
# UVM_INFO components/predictor.svh(387) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:3a  4
# UVM_INFO components/predictor.svh(108) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# UVM_INFO components/comparator.svh(87) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 515  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, HRDATA = ac, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# UVM_INFO components/driver.svh(64) @ 515: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# RECIEVING PHASE: TIME: 515 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:525 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:525 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:525 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 525: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:525 
# OUTPUT_2_PHASE_SIGNALS: TIME:525
# UVM_INFO components/predictor.svh(387) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  3
# UVM_INFO components/predictor.svh(108) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# UVM_INFO components/comparator.svh(87) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 525  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# UVM_INFO components/driver.svh(64) @ 525: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# RECIEVING PHASE: TIME: 525 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:535 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:535 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:535 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 535: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:535 
# OUTPUT_2_PHASE_SIGNALS: TIME:535
# UVM_INFO components/predictor.svh(387) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:e9  2
# UVM_INFO components/predictor.svh(108) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# UVM_ERROR components/comparator.svh(90) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 535  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# UVM_INFO components/driver.svh(64) @ 535: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# RECIEVING PHASE: TIME: 535 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:545 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:545 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:545 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 545: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:545 
# OUTPUT_2_PHASE_SIGNALS: TIME:545
# UVM_INFO components/predictor.svh(108) @ 545: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# UVM_ERROR components/comparator.svh(90) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 545  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, HRDATA = 3a, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# start of pre_body task
# start of pre_body task
# 545 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 545: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# RECIEVING PHASE: TIME: 545 WAITING FOR COUNTERS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# CONTROL PHASE: TIME:555 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:555 ~error_to_idle
# seq_item.HADDR: 4000000e 
# OUTPUT_3_PHASE_SIGNALS: TIME:555 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 555: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:555 
# OUTPUT_2_PHASE_SIGNALS: TIME:555
# UVM_INFO components/predictor.svh(387) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  e
# UVM_INFO components/predictor.svh(108) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# UVM_ERROR components/comparator.svh(90) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 555  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# 555 WHY AM I HERE NOW1?
# 555 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:565 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 565: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:565 
# OUTPUT_2_PHASE_SIGNALS: TIME:565
# UVM_INFO components/comparator.svh(82) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 565 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# UVM_ERROR components/comparator.svh(90) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 565  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# 565 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:575 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 575: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:575 
# OUTPUT_2_PHASE_SIGNALS: TIME:575
# UVM_INFO components/comparator.svh(82) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 575 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# UVM_ERROR components/comparator.svh(90) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 575  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# 575 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:585 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 585: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 585 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# UVM_ERROR components/comparator.svh(90) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 585  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# 585 WHY AM I HERE NOW1?
# OUTPUT_1_PHASE_SIGNALS: TIME:595 
# OUTPUT_2_PHASE_SIGNALS: TIME:595
# OUTPUT_3_PHASE_SIGNALS: TIME:605 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 605: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:605 
# UVM_INFO components/comparator.svh(82) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 605 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# UVM_INFO components/comparator.svh(87) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 605: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# CORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/scoreboard.svh(63) @ 605: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Scoreboard is stopping.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  315
# UVM_WARNING :    0
# UVM_ERROR :   10
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]   121
# [PREDICTOR]    68
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    43
# [SEQUENCER]     3
# [TEST_DONE]     1
# [env_h]     6
# [uvm_test_top.env_h.active_agent_h.driver_h]    40
# [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h]    40
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 605 ns  Iteration: 68  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 05:05:26 on Oct 27,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module ahb_default_slave
# -- Compiling module ahb_slave
# -- Compiling module ahb_mux
# -- Compiling module ahb_decoder
# -- Compiling module ahb_lite
# 
# Top level modules:
# 	ahb_lite
# End time: 05:05:27 on Oct 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 05:05:27 on Oct 27,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling package AHB_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) AHB_lite_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(161): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(170): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(178): (vlog-2643) Unterminated string literal continues onto next line.
# -- Compiling interface inf
# -- Importing package AHB_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	top_test_uvm
# End time: 05:05:31 on Oct 27,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 3
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 05:05:33 on Oct 27,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+ahb_lite(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package AHB_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module ahb_lite
# -- Loading module ahb_decoder
# -- Loading module ahb_mux
# -- Loading module ahb_default_slave
# -- Loading module ahb_slave
# Optimizing 11 design-units (inlining 0/9 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package AHB_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module ahb_slave(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# -- Optimizing module ahb_mux(fast)
# -- Optimizing module ahb_lite(fast)
# -- Optimizing module ahb_default_slave(fast)
# -- Optimizing module ahb_decoder(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 05:05:40 on Oct 27,2024, Elapsed time: 0:00:07
# Errors: 0, Warnings: 5
# End time: 05:06:36 on Oct 27,2024, Elapsed time: 1:07:32
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage -solvefaildebug=2 "+UVM_TESTNAME=write_twice_test" 
# Start time: 05:06:37 on Oct 27,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.AHB_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.ahb_lite(fast)
# Loading work.ahb_decoder(fast)
# Loading work.ahb_mux(fast)
# Loading work.ahb_default_slave(fast)
# Loading work.ahb_slave(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_twice_test...
# base_test build phase
# my_test build phase
# env build phase
# my_active_agent build phase
# my_driver build phase
# Inputs monitor build phase complete.
# UVM_INFO components/sequencer.svh(24) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Build phase executed
# coverage build_phase
# Passive agent build phase complete.
# Outputs monitor build phase complete.
# UVM_INFO components/scoreboard.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Build phase completed
# my_comparator build phase
# my_predictor build phase
# my_driver connect phase
# Inputs monitor connect phase complete.
# UVM_INFO components/sequencer.svh(30) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Connect phase executed
# my_active_agent connect phase
# Outputs monitor connect phase complete.
# Passive agent connect phase complete.
# my_comparator connect phase
# my_predictor connect phase
# UVM_INFO components/scoreboard.svh(58) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Connect phase completed
# env connect phase
# my_test connect phase
# my_test connect phase
# Inputs monitor end of elaboration phase complete.
# my_monitor end_of_elaboration_phase
# Outputs monitor end of elaboration phase complete.
# Passive agent end of elaboration phase complete.
# UVM_INFO components/env.svh(97) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# UVM_INFO components/env.svh(99) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.active_agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(101) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(105) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(107) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(109) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(73) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# Passive agent run phase complete.
# coverage run_phase
# my_active_agent run phase
# UVM_INFO components/sequencer.svh(36) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Run phase started
# start of pre_body task
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 0: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 0 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 0, COMPARATOR_transaction_counter= 0
# RECIEVING PHASE: TIME: 5 WAITING FOR CONTROL PHASE TO transaction_finished
# UVM_INFO components/predictor.svh(108) @ 5: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 5 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 5: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 5  HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/outputs_monitor.svh(75) @ 155: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 155 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/comparator.svh(87) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 165: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 165 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 165 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:175 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:175 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(256) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e1, e1, c
# UVM_INFO components/predictor.svh(108) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 175: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 175  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 175: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 175 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:185 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:185 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(256) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:42, 42, c
# UVM_INFO components/predictor.svh(108) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 185: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 185 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:195 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:195 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_1_PHASE_SIGNALS: TIME:195 
# UVM_INFO components/predictor.svh(256) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:2c, 2c, 6
# UVM_INFO components/predictor.svh(108) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 195: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 195 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:205 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:205 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_2_PHASE_SIGNALS: TIME:205
# OUTPUT_1_PHASE_SIGNALS: TIME:205 
# UVM_INFO components/predictor.svh(260) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:69, 69, 4000000a
# UVM_INFO components/predictor.svh(108) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 205: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 205 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:215 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:215 ~error_to_idle
# seq_item.HADDR: 40000004 
# OUTPUT_3_PHASE_SIGNALS: TIME:215 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 215: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:215 
# OUTPUT_2_PHASE_SIGNALS: TIME:215
# UVM_INFO components/predictor.svh(260) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:3a, 3a, 40000004
# UVM_INFO components/predictor.svh(108) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# UVM_INFO components/comparator.svh(87) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 215  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 215: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# RECIEVING PHASE: TIME: 215 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:225 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:225 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:225 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 225: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:225 
# OUTPUT_2_PHASE_SIGNALS: TIME:225
# UVM_INFO components/predictor.svh(256) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:5a, 5a, 2
# UVM_INFO components/predictor.svh(108) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# UVM_INFO components/comparator.svh(87) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 225  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 225: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# RECIEVING PHASE: TIME: 225 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:235 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:235 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:235 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 235: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:235 
# OUTPUT_2_PHASE_SIGNALS: TIME:235
# UVM_INFO components/predictor.svh(256) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:ca, ca, e
# UVM_INFO components/predictor.svh(108) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# UVM_INFO components/comparator.svh(87) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 235  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 235: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# RECIEVING PHASE: TIME: 235 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:245 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:245 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:245 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 245: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:245 
# OUTPUT_2_PHASE_SIGNALS: TIME:245
# UVM_INFO components/predictor.svh(256) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8, 8, e
# UVM_INFO components/predictor.svh(108) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# UVM_INFO components/comparator.svh(87) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 245  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 245: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# RECIEVING PHASE: TIME: 245 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:255 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:255 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:255 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 255: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:255 
# OUTPUT_2_PHASE_SIGNALS: TIME:255
# UVM_INFO components/predictor.svh(256) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e, e, 2
# UVM_INFO components/predictor.svh(108) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# UVM_INFO components/comparator.svh(87) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 255  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 255: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# RECIEVING PHASE: TIME: 255 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:265 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:265 ~error_to_idle
# seq_item.HADDR: 7 
# OUTPUT_3_PHASE_SIGNALS: TIME:265 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 265: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:265 
# OUTPUT_2_PHASE_SIGNALS: TIME:265
# UVM_INFO components/predictor.svh(256) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:d7, d7, 7
# UVM_INFO components/predictor.svh(108) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# UVM_INFO components/comparator.svh(87) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 265  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# UVM_INFO components/driver.svh(64) @ 265: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# RECIEVING PHASE: TIME: 265 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:275 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:275 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:275 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 275: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:275 
# OUTPUT_2_PHASE_SIGNALS: TIME:275
# UVM_INFO components/predictor.svh(260) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:ac, ac, 4000000f
# UVM_INFO components/predictor.svh(108) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# UVM_INFO components/comparator.svh(87) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 275  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# UVM_INFO components/driver.svh(64) @ 275: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# RECIEVING PHASE: TIME: 275 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:285 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:285 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:285 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 285: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:285 
# OUTPUT_2_PHASE_SIGNALS: TIME:285
# UVM_INFO components/predictor.svh(108) @ 285: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# UVM_INFO components/comparator.svh(87) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 285  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# UVM_INFO components/driver.svh(64) @ 285: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# RECIEVING PHASE: TIME: 285 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:295 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:295 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:295 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 295: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:295 
# OUTPUT_2_PHASE_SIGNALS: TIME:295
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
# UVM_INFO components/predictor.svh(108) @ 295: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# UVM_INFO components/comparator.svh(87) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 295  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# UVM_INFO components/driver.svh(64) @ 295: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# RECIEVING PHASE: TIME: 295 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:305 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:305 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:305 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 305: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:305 
# OUTPUT_2_PHASE_SIGNALS: TIME:305
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--0---10
# UVM_INFO components/predictor.svh(108) @ 305: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# UVM_INFO components/comparator.svh(87) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 305  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# UVM_INFO components/driver.svh(64) @ 305: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# RECIEVING PHASE: TIME: 305 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:315 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:315 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:315 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 315: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:315 
# OUTPUT_2_PHASE_SIGNALS: TIME:315
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--0---10
# UVM_INFO components/predictor.svh(108) @ 315: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# UVM_INFO components/comparator.svh(87) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 315  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 315: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# RECIEVING PHASE: TIME: 315 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:325 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:325 ~error_to_idle
# seq_item.HADDR: 40000002 
# OUTPUT_3_PHASE_SIGNALS: TIME:325 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 325: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:325 
# OUTPUT_2_PHASE_SIGNALS: TIME:325
# UVM_INFO components/predictor.svh(260) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:e9, e9, 40000002
# UVM_INFO components/predictor.svh(108) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# UVM_INFO components/comparator.svh(87) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 325  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 325: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# RECIEVING PHASE: TIME: 325 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:335 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:335 ~error_to_idle
# seq_item.HADDR: 9 
# OUTPUT_3_PHASE_SIGNALS: TIME:335 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 335: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:335 
# OUTPUT_2_PHASE_SIGNALS: TIME:335
# UVM_INFO components/predictor.svh(256) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:bf, bf, 9
# UVM_INFO components/predictor.svh(108) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# UVM_INFO components/comparator.svh(87) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 335  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 335: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# RECIEVING PHASE: TIME: 335 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:345 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:345 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:345 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 345: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:345 
# OUTPUT_2_PHASE_SIGNALS: TIME:345
# UVM_INFO components/predictor.svh(256) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8c, 8c, 2
# UVM_INFO components/predictor.svh(108) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# UVM_ERROR components/comparator.svh(90) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 345  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 345: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# RECIEVING PHASE: TIME: 345 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:355 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:355 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_3_PHASE_SIGNALS: TIME:355 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 355: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:355 
# OUTPUT_2_PHASE_SIGNALS: TIME:355
# UVM_INFO components/predictor.svh(387) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:69  a
# UVM_INFO components/predictor.svh(108) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# UVM_INFO components/comparator.svh(87) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 355  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 355: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# RECIEVING PHASE: TIME: 355 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:365 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:365 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:365 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 365: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:365 
# OUTPUT_2_PHASE_SIGNALS: TIME:365
# UVM_INFO components/predictor.svh(391) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(108) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# UVM_INFO components/comparator.svh(87) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 365  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 365: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# RECIEVING PHASE: TIME: 365 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:375 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:375 ~error_to_idle
# seq_item.HADDR: 8000000c 
# OUTPUT_3_PHASE_SIGNALS: TIME:375 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 375: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:375 
# OUTPUT_2_PHASE_SIGNALS: TIME:375
# UVM_INFO components/predictor.svh(391) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  c
# UVM_INFO components/predictor.svh(108) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# UVM_INFO components/comparator.svh(87) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 375  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# start of pre_body task
# start of pre_body task
# 375 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 375: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# RECIEVING PHASE: TIME: 375 WAITING FOR CONTROL PHASE TO transaction_finished
# 375 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:385 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:385 ~error_to_idle
# seq_item.HADDR: 4 
# OUTPUT_3_PHASE_SIGNALS: TIME:385 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 385: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:385 
# OUTPUT_2_PHASE_SIGNALS: TIME:385
# UVM_INFO components/predictor.svh(383) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:x  4
# UVM_INFO components/predictor.svh(108) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# UVM_INFO components/comparator.svh(87) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 385  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, HRDATA = 69, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# start of pre_body task
# start of pre_body task
# 385 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 385: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# RECIEVING PHASE: TIME: 385 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:395 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:395 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:395 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 395: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:395 
# OUTPUT_2_PHASE_SIGNALS: TIME:395
# UVM_INFO components/predictor.svh(383) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:8c  2
# UVM_INFO components/predictor.svh(108) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HSEL: 0  HRDATA: 69  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# UVM_INFO components/comparator.svh(87) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 395  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# start of pre_body task
# start of pre_body task
# 395 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 395: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# RECIEVING PHASE: TIME: 395 WAITING FOR CONTROL PHASE TO transaction_finished
# 395 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:405 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:405 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:405 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 405: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:405 
# OUTPUT_2_PHASE_SIGNALS: TIME:405
# UVM_INFO components/predictor.svh(391) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(108) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# UVM_INFO components/comparator.svh(87) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 405  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# start of pre_body task
# start of pre_body task
# 405 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 405: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# RECIEVING PHASE: TIME: 405 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:415 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:415 ~error_to_idle
# seq_item.HADDR: c 
# OUTPUT_3_PHASE_SIGNALS: TIME:415 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 415: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:415 
# OUTPUT_2_PHASE_SIGNALS: TIME:415
# UVM_INFO components/predictor.svh(383) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:42  c
# UVM_INFO components/predictor.svh(108) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# UVM_INFO components/comparator.svh(87) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 415  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# start of pre_body task
# start of pre_body task
# 415 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 415: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# RECIEVING PHASE: TIME: 415 WAITING FOR CONTROL PHASE TO transaction_finished
# 415 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:425 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:425 ~error_to_idle
# seq_item.HADDR: 40000007 
# OUTPUT_3_PHASE_SIGNALS: TIME:425 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 425: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:425 
# OUTPUT_2_PHASE_SIGNALS: TIME:425
# UVM_INFO components/predictor.svh(387) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  7
# UVM_INFO components/predictor.svh(108) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# UVM_INFO components/comparator.svh(87) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 425  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, HRDATA = 8c, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# start of pre_body task
# start of pre_body task
# 425 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 425: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# RECIEVING PHASE: TIME: 425 WAITING FOR CONTROL PHASE TO transaction_finished
# 425 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:435 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:435 ~error_to_idle
# seq_item.HADDR: c0000005 
# OUTPUT_3_PHASE_SIGNALS: TIME:435 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 435: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:435 
# OUTPUT_2_PHASE_SIGNALS: TIME:435
# UVM_INFO components/predictor.svh(108) @ 435: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HSEL: 0  HRDATA: 8c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# UVM_INFO components/comparator.svh(87) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 435  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# start of pre_body task
# start of pre_body task
# 435 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 435: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# RECIEVING PHASE: TIME: 435 WAITING FOR CONTROL PHASE TO transaction_finished
# 435 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:445 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:445 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_3_PHASE_SIGNALS: TIME:445 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 445: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:445 
# OUTPUT_2_PHASE_SIGNALS: TIME:445
# UVM_INFO components/predictor.svh(108) @ 445: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# UVM_INFO components/comparator.svh(87) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 445  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, HRDATA = 42, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# 445 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 445: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# RECIEVING PHASE: TIME: 445 WAITING FOR CONTROL PHASE TO transaction_finished
# 445 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:455 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:455 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:455 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 455: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:455 
# OUTPUT_2_PHASE_SIGNALS: TIME:455
# UVM_INFO components/predictor.svh(108) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HSEL: 0  HRDATA: 42  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# UVM_INFO components/comparator.svh(87) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 455  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# UVM_INFO components/driver.svh(64) @ 455: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# RECIEVING PHASE: TIME: 455 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:465 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:465 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:465 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 465: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:465 
# OUTPUT_2_PHASE_SIGNALS: TIME:465
# UVM_INFO components/predictor.svh(387) @ 465: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:ac  f
# UVM_INFO components/predictor.svh(108) @ 465: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# UVM_INFO components/comparator.svh(87) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 465  HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# 465 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 465: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# RECIEVING PHASE: TIME: 465 WAITING FOR CONTROL PHASE TO transaction_finished
# 465 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:475 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:475 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:475 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 475: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:475 
# OUTPUT_2_PHASE_SIGNALS: TIME:475
# UVM_INFO components/predictor.svh(108) @ 475: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# UVM_INFO components/comparator.svh(87) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 475  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# UVM_INFO components/driver.svh(64) @ 475: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# RECIEVING PHASE: TIME: 475 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:485 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:485 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:485 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 485: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:485 
# OUTPUT_2_PHASE_SIGNALS: TIME:485
# UVM_INFO components/predictor.svh(108) @ 485: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# UVM_ERROR components/comparator.svh(90) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 485  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# 485 WHY AM I HERE NOW1?
# 485 WHY AM I HERE NOW2?
# UVM_INFO components/driver.svh(64) @ 485: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# RECIEVING PHASE: TIME: 485 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:495 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:495 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:495 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 495: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:495 
# OUTPUT_2_PHASE_SIGNALS: TIME:495
# UVM_INFO components/predictor.svh(108) @ 495: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HSEL: 0  HRDATA: 2c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# UVM_ERROR components/comparator.svh(90) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 495  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# 495 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 495: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# RECIEVING PHASE: TIME: 495 WAITING FOR CONTROL PHASE TO transaction_finished
# 495 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:505 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:505 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:505 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 505: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:505 
# OUTPUT_2_PHASE_SIGNALS: TIME:505
# UVM_INFO components/predictor.svh(387) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  5
# UVM_INFO components/predictor.svh(108) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# UVM_ERROR components/comparator.svh(90) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 505  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, HRDATA = ac, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# UVM_INFO components/driver.svh(64) @ 505: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# RECIEVING PHASE: TIME: 505 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:515 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:515 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:515 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 515: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:515 
# OUTPUT_2_PHASE_SIGNALS: TIME:515
# UVM_INFO components/predictor.svh(387) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:3a  4
# UVM_INFO components/predictor.svh(108) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# UVM_INFO components/comparator.svh(87) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 515  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, HRDATA = ac, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# UVM_INFO components/driver.svh(64) @ 515: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# RECIEVING PHASE: TIME: 515 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:525 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:525 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:525 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 525: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:525 
# OUTPUT_2_PHASE_SIGNALS: TIME:525
# UVM_INFO components/predictor.svh(387) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  3
# UVM_INFO components/predictor.svh(108) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# UVM_INFO components/comparator.svh(87) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 525  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# UVM_INFO components/driver.svh(64) @ 525: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# RECIEVING PHASE: TIME: 525 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:535 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:535 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:535 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 535: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:535 
# OUTPUT_2_PHASE_SIGNALS: TIME:535
# UVM_INFO components/predictor.svh(387) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:e9  2
# UVM_INFO components/predictor.svh(108) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# UVM_ERROR components/comparator.svh(90) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 535  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# UVM_INFO components/driver.svh(64) @ 535: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# RECIEVING PHASE: TIME: 535 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:545 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:545 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:545 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 545: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:545 
# OUTPUT_2_PHASE_SIGNALS: TIME:545
# UVM_INFO components/predictor.svh(108) @ 545: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# UVM_ERROR components/comparator.svh(90) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 545  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, HRDATA = 3a, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# start of pre_body task
# start of pre_body task
# 545 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 545: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# RECIEVING PHASE: TIME: 545 WAITING FOR COUNTERS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# CONTROL PHASE: TIME:555 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:555 ~error_to_idle
# seq_item.HADDR: 4000000e 
# OUTPUT_3_PHASE_SIGNALS: TIME:555 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 555: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:555 
# OUTPUT_2_PHASE_SIGNALS: TIME:555
# UVM_INFO components/predictor.svh(387) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  e
# UVM_INFO components/predictor.svh(108) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# UVM_ERROR components/comparator.svh(90) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 555  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# 555 WHY AM I HERE NOW1?
# 555 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:565 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 565: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:565 
# OUTPUT_2_PHASE_SIGNALS: TIME:565
# UVM_INFO components/comparator.svh(82) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 565 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# UVM_ERROR components/comparator.svh(90) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 565  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# 565 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:575 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 575: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:575 
# OUTPUT_2_PHASE_SIGNALS: TIME:575
# UVM_INFO components/comparator.svh(82) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 575 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# UVM_ERROR components/comparator.svh(90) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 575  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# 575 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:585 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 585: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 585 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# UVM_ERROR components/comparator.svh(90) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 585  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# 585 WHY AM I HERE NOW1?
# OUTPUT_1_PHASE_SIGNALS: TIME:595 
# OUTPUT_2_PHASE_SIGNALS: TIME:595
# OUTPUT_3_PHASE_SIGNALS: TIME:605 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 605: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:605 
# UVM_INFO components/comparator.svh(82) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 605 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# UVM_INFO components/comparator.svh(87) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 605: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# CORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/scoreboard.svh(63) @ 605: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Scoreboard is stopping.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  315
# UVM_WARNING :    0
# UVM_ERROR :   10
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]   121
# [PREDICTOR]    68
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    43
# [SEQUENCER]     3
# [TEST_DONE]     1
# [env_h]     6
# [uvm_test_top.env_h.active_agent_h.driver_h]    40
# [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h]    40
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 605 ns  Iteration: 68  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 05:57:55 on Oct 27,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module ahb_default_slave
# -- Compiling module ahb_slave
# -- Compiling module ahb_mux
# -- Compiling module ahb_decoder
# -- Compiling module ahb_lite
# 
# Top level modules:
# 	ahb_lite
# End time: 05:57:55 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 05:57:55 on Oct 27,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling package AHB_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) AHB_lite_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(161): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(170): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(178): (vlog-2643) Unterminated string literal continues onto next line.
# -- Compiling interface inf
# -- Importing package AHB_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	top_test_uvm
# End time: 05:57:55 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 05:57:56 on Oct 27,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+ahb_lite(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package AHB_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module ahb_lite
# -- Loading module ahb_decoder
# -- Loading module ahb_mux
# -- Loading module ahb_default_slave
# -- Loading module ahb_slave
# init_auxdbinfo(): INTERNAL ERROR: Cannot open page file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib1_0.qpg" in read mode
# Optimizing 11 design-units (inlining 0/9 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package AHB_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module ahb_slave(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# -- Optimizing module ahb_mux(fast)
# -- Optimizing module ahb_lite(fast)
# -- Optimizing module ahb_default_slave(fast)
# -- Optimizing module ahb_decoder(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 05:57:59 on Oct 27,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 5
# End time: 05:59:03 on Oct 27,2024, Elapsed time: 0:52:26
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage -solvefaildebug=2 "+UVM_TESTNAME=write_twice_test" 
# Start time: 05:59:03 on Oct 27,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.AHB_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.ahb_lite(fast)
# Loading work.ahb_decoder(fast)
# Loading work.ahb_mux(fast)
# Loading work.ahb_default_slave(fast)
# Loading work.ahb_slave(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_twice_test...
# base_test build phase
# my_test build phase
# env build phase
# my_active_agent build phase
# my_driver build phase
# Inputs monitor build phase complete.
# UVM_INFO components/sequencer.svh(24) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Build phase executed
# coverage build_phase
# Passive agent build phase complete.
# Outputs monitor build phase complete.
# UVM_INFO components/scoreboard.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Build phase completed
# my_comparator build phase
# my_predictor build phase
# my_driver connect phase
# Inputs monitor connect phase complete.
# UVM_INFO components/sequencer.svh(30) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Connect phase executed
# my_active_agent connect phase
# Outputs monitor connect phase complete.
# Passive agent connect phase complete.
# my_comparator connect phase
# my_predictor connect phase
# UVM_INFO components/scoreboard.svh(58) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Connect phase completed
# env connect phase
# my_test connect phase
# my_test connect phase
# Inputs monitor end of elaboration phase complete.
# my_monitor end_of_elaboration_phase
# Outputs monitor end of elaboration phase complete.
# Passive agent end of elaboration phase complete.
# UVM_INFO components/env.svh(97) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# UVM_INFO components/env.svh(99) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.active_agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(101) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(105) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(107) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(109) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(73) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# Passive agent run phase complete.
# coverage run_phase
# my_active_agent run phase
# UVM_INFO components/sequencer.svh(36) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Run phase started
# start of pre_body task
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 0: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 0 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 0, COMPARATOR_transaction_counter= 0
# RECIEVING PHASE: TIME: 5 WAITING FOR CONTROL PHASE TO transaction_finished
# UVM_INFO components/predictor.svh(108) @ 5: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 5 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 5: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 5  HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/outputs_monitor.svh(75) @ 155: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 155 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/comparator.svh(87) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 165: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 165 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 165 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:175 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:175 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(263) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e1, e1, c
# UVM_INFO components/predictor.svh(108) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 175: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 175  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 175: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 175 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:185 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:185 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(263) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:42, 42, c
# UVM_INFO components/predictor.svh(108) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 185: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 185 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:195 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:195 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_1_PHASE_SIGNALS: TIME:195 
# UVM_INFO components/predictor.svh(263) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:2c, 2c, 6
# UVM_INFO components/predictor.svh(108) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 195: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 195 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:205 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:205 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_2_PHASE_SIGNALS: TIME:205
# OUTPUT_1_PHASE_SIGNALS: TIME:205 
# UVM_INFO components/predictor.svh(267) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:69, 69, 4000000a
# UVM_INFO components/predictor.svh(108) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 205: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 205 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:215 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:215 ~error_to_idle
# seq_item.HADDR: 40000004 
# OUTPUT_3_PHASE_SIGNALS: TIME:215 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 215: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:215 
# OUTPUT_2_PHASE_SIGNALS: TIME:215
# UVM_INFO components/predictor.svh(267) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:3a, 3a, 40000004
# UVM_INFO components/predictor.svh(108) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# UVM_INFO components/comparator.svh(87) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 215  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 215: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# RECIEVING PHASE: TIME: 215 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:225 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:225 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:225 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 225: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:225 
# OUTPUT_2_PHASE_SIGNALS: TIME:225
# UVM_INFO components/predictor.svh(263) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:5a, 5a, 2
# UVM_INFO components/predictor.svh(108) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# UVM_INFO components/comparator.svh(87) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 225  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 225: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# RECIEVING PHASE: TIME: 225 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:235 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:235 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:235 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 235: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:235 
# OUTPUT_2_PHASE_SIGNALS: TIME:235
# UVM_INFO components/predictor.svh(263) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:ca, ca, e
# UVM_INFO components/predictor.svh(108) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# UVM_INFO components/comparator.svh(87) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 235  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 235: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# RECIEVING PHASE: TIME: 235 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:245 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:245 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:245 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 245: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:245 
# OUTPUT_2_PHASE_SIGNALS: TIME:245
# UVM_INFO components/predictor.svh(263) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8, 8, e
# UVM_INFO components/predictor.svh(108) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# UVM_INFO components/comparator.svh(87) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 245  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 245: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# RECIEVING PHASE: TIME: 245 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:255 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:255 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:255 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 255: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:255 
# OUTPUT_2_PHASE_SIGNALS: TIME:255
# UVM_INFO components/predictor.svh(263) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e, e, 2
# UVM_INFO components/predictor.svh(108) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# UVM_INFO components/comparator.svh(87) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 255  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 255: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# RECIEVING PHASE: TIME: 255 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:265 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:265 ~error_to_idle
# seq_item.HADDR: 7 
# OUTPUT_3_PHASE_SIGNALS: TIME:265 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 265: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:265 
# OUTPUT_2_PHASE_SIGNALS: TIME:265
# UVM_INFO components/predictor.svh(263) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:d7, d7, 7
# UVM_INFO components/predictor.svh(108) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# UVM_INFO components/comparator.svh(87) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 265  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# UVM_INFO components/driver.svh(64) @ 265: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# RECIEVING PHASE: TIME: 265 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:275 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:275 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:275 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 275: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:275 
# OUTPUT_2_PHASE_SIGNALS: TIME:275
# UVM_INFO components/predictor.svh(267) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:ac, ac, 4000000f
# UVM_INFO components/predictor.svh(108) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# UVM_INFO components/comparator.svh(87) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 275  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# UVM_INFO components/driver.svh(64) @ 275: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# RECIEVING PHASE: TIME: 275 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:285 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:285 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:285 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 285: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:285 
# OUTPUT_2_PHASE_SIGNALS: TIME:285
# UVM_INFO components/predictor.svh(108) @ 285: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# UVM_INFO components/comparator.svh(87) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 285  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# UVM_INFO components/driver.svh(64) @ 285: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# RECIEVING PHASE: TIME: 285 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:295 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:295 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:295 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 295: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:295 
# OUTPUT_2_PHASE_SIGNALS: TIME:295
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(108) @ 295: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# UVM_INFO components/comparator.svh(87) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 295  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# UVM_INFO components/driver.svh(64) @ 295: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# RECIEVING PHASE: TIME: 295 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:305 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:305 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:305 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 305: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:305 
# OUTPUT_2_PHASE_SIGNALS: TIME:305
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(108) @ 305: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# UVM_INFO components/comparator.svh(87) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 305  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# UVM_INFO components/driver.svh(64) @ 305: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# RECIEVING PHASE: TIME: 305 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:315 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:315 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:315 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 315: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:315 
# OUTPUT_2_PHASE_SIGNALS: TIME:315
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(108) @ 315: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# UVM_INFO components/comparator.svh(87) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 315  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 315: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# RECIEVING PHASE: TIME: 315 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:325 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:325 ~error_to_idle
# seq_item.HADDR: 40000002 
# OUTPUT_3_PHASE_SIGNALS: TIME:325 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 325: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:325 
# OUTPUT_2_PHASE_SIGNALS: TIME:325
# UVM_INFO components/predictor.svh(267) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:e9, e9, 40000002
# UVM_INFO components/predictor.svh(108) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# UVM_INFO components/comparator.svh(87) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 325  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 325: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# RECIEVING PHASE: TIME: 325 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:335 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:335 ~error_to_idle
# seq_item.HADDR: 9 
# OUTPUT_3_PHASE_SIGNALS: TIME:335 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 335: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:335 
# OUTPUT_2_PHASE_SIGNALS: TIME:335
# UVM_INFO components/predictor.svh(263) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:bf, bf, 9
# UVM_INFO components/predictor.svh(108) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# UVM_INFO components/comparator.svh(87) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 335  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 335: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# RECIEVING PHASE: TIME: 335 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:345 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:345 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:345 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 345: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:345 
# OUTPUT_2_PHASE_SIGNALS: TIME:345
# UVM_INFO components/predictor.svh(263) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8c, 8c, 2
# UVM_INFO components/predictor.svh(108) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# UVM_INFO components/comparator.svh(87) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 345  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 345: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# RECIEVING PHASE: TIME: 345 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:355 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:355 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_3_PHASE_SIGNALS: TIME:355 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 355: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:355 
# OUTPUT_2_PHASE_SIGNALS: TIME:355
# UVM_INFO components/predictor.svh(394) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:69  a
# UVM_INFO components/predictor.svh(108) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# UVM_INFO components/comparator.svh(87) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 355  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 355: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# RECIEVING PHASE: TIME: 355 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:365 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:365 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:365 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 365: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:365 
# OUTPUT_2_PHASE_SIGNALS: TIME:365
# UVM_INFO components/predictor.svh(398) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(108) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# UVM_INFO components/comparator.svh(87) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 365  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 365: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# RECIEVING PHASE: TIME: 365 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:375 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:375 ~error_to_idle
# seq_item.HADDR: 8000000c 
# OUTPUT_3_PHASE_SIGNALS: TIME:375 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 375: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:375 
# OUTPUT_2_PHASE_SIGNALS: TIME:375
# UVM_INFO components/predictor.svh(398) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  c
# UVM_INFO components/predictor.svh(108) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# UVM_INFO components/comparator.svh(87) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 375  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# start of pre_body task
# start of pre_body task
# 375 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 375: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# RECIEVING PHASE: TIME: 375 WAITING FOR CONTROL PHASE TO transaction_finished
# 375 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:385 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:385 ~error_to_idle
# seq_item.HADDR: 4 
# OUTPUT_3_PHASE_SIGNALS: TIME:385 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 385: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:385 
# OUTPUT_2_PHASE_SIGNALS: TIME:385
# UVM_INFO components/predictor.svh(390) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:x  4
# UVM_INFO components/predictor.svh(108) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# UVM_INFO components/comparator.svh(87) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 385  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, HRDATA = 69, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# start of pre_body task
# start of pre_body task
# 385 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 385: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# RECIEVING PHASE: TIME: 385 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:395 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:395 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:395 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 395: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:395 
# OUTPUT_2_PHASE_SIGNALS: TIME:395
# UVM_INFO components/predictor.svh(390) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:8c  2
# UVM_INFO components/predictor.svh(108) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HSEL: 0  HRDATA: 69  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# UVM_INFO components/comparator.svh(87) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 395  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# start of pre_body task
# start of pre_body task
# 395 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 395: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# RECIEVING PHASE: TIME: 395 WAITING FOR CONTROL PHASE TO transaction_finished
# 395 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:405 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:405 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:405 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 405: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:405 
# OUTPUT_2_PHASE_SIGNALS: TIME:405
# UVM_INFO components/predictor.svh(398) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(108) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# UVM_INFO components/comparator.svh(87) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 405  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# start of pre_body task
# start of pre_body task
# 405 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 405: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# RECIEVING PHASE: TIME: 405 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:415 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:415 ~error_to_idle
# seq_item.HADDR: c 
# OUTPUT_3_PHASE_SIGNALS: TIME:415 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 415: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:415 
# OUTPUT_2_PHASE_SIGNALS: TIME:415
# UVM_INFO components/predictor.svh(390) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:42  c
# UVM_INFO components/predictor.svh(108) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# UVM_INFO components/comparator.svh(87) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 415  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# start of pre_body task
# start of pre_body task
# 415 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 415: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# RECIEVING PHASE: TIME: 415 WAITING FOR CONTROL PHASE TO transaction_finished
# 415 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:425 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:425 ~error_to_idle
# seq_item.HADDR: 40000007 
# OUTPUT_3_PHASE_SIGNALS: TIME:425 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 425: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:425 
# OUTPUT_2_PHASE_SIGNALS: TIME:425
# UVM_INFO components/predictor.svh(394) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  7
# UVM_INFO components/predictor.svh(108) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# UVM_INFO components/comparator.svh(87) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 425  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, HRDATA = 8c, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# start of pre_body task
# start of pre_body task
# 425 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 425: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# RECIEVING PHASE: TIME: 425 WAITING FOR CONTROL PHASE TO transaction_finished
# 425 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:435 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:435 ~error_to_idle
# seq_item.HADDR: c0000005 
# OUTPUT_3_PHASE_SIGNALS: TIME:435 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 435: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:435 
# OUTPUT_2_PHASE_SIGNALS: TIME:435
# UVM_INFO components/predictor.svh(108) @ 435: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HSEL: 0  HRDATA: 8c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# UVM_INFO components/comparator.svh(87) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 435  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# start of pre_body task
# start of pre_body task
# 435 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 435: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# RECIEVING PHASE: TIME: 435 WAITING FOR CONTROL PHASE TO transaction_finished
# 435 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:445 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:445 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_3_PHASE_SIGNALS: TIME:445 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 445: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:445 
# OUTPUT_2_PHASE_SIGNALS: TIME:445
# UVM_INFO components/predictor.svh(108) @ 445: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# UVM_INFO components/comparator.svh(87) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 445  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, HRDATA = 42, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# 445 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 445: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# RECIEVING PHASE: TIME: 445 WAITING FOR CONTROL PHASE TO transaction_finished
# 445 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:455 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:455 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:455 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 455: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:455 
# OUTPUT_2_PHASE_SIGNALS: TIME:455
# UVM_INFO components/predictor.svh(108) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HSEL: 0  HRDATA: 42  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# UVM_INFO components/comparator.svh(87) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 455  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# UVM_INFO components/driver.svh(64) @ 455: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# RECIEVING PHASE: TIME: 455 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:465 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:465 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:465 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 465: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:465 
# OUTPUT_2_PHASE_SIGNALS: TIME:465
# UVM_INFO components/predictor.svh(394) @ 465: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:ac  f
# UVM_INFO components/predictor.svh(108) @ 465: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# UVM_INFO components/comparator.svh(87) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 465  HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# 465 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 465: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# RECIEVING PHASE: TIME: 465 WAITING FOR CONTROL PHASE TO transaction_finished
# 465 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:475 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:475 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:475 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 475: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:475 
# OUTPUT_2_PHASE_SIGNALS: TIME:475
# UVM_INFO components/predictor.svh(108) @ 475: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# UVM_INFO components/comparator.svh(87) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 475  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# UVM_INFO components/driver.svh(64) @ 475: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# RECIEVING PHASE: TIME: 475 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:485 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:485 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:485 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 485: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:485 
# OUTPUT_2_PHASE_SIGNALS: TIME:485
# UVM_INFO components/predictor.svh(108) @ 485: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# UVM_ERROR components/comparator.svh(90) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 485  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# 485 WHY AM I HERE NOW1?
# 485 WHY AM I HERE NOW2?
# UVM_INFO components/driver.svh(64) @ 485: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# RECIEVING PHASE: TIME: 485 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:495 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:495 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:495 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 495: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:495 
# OUTPUT_2_PHASE_SIGNALS: TIME:495
# UVM_INFO components/predictor.svh(108) @ 495: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HSEL: 0  HRDATA: 2c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# UVM_ERROR components/comparator.svh(90) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 495  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# 495 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 495: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# RECIEVING PHASE: TIME: 495 WAITING FOR CONTROL PHASE TO transaction_finished
# 495 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:505 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:505 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:505 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 505: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:505 
# OUTPUT_2_PHASE_SIGNALS: TIME:505
# UVM_INFO components/predictor.svh(394) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  5
# UVM_INFO components/predictor.svh(108) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# UVM_ERROR components/comparator.svh(90) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 505  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, HRDATA = ac, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# UVM_INFO components/driver.svh(64) @ 505: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# RECIEVING PHASE: TIME: 505 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:515 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:515 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:515 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 515: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:515 
# OUTPUT_2_PHASE_SIGNALS: TIME:515
# UVM_INFO components/predictor.svh(394) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:3a  4
# UVM_INFO components/predictor.svh(108) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# UVM_INFO components/comparator.svh(87) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 515  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, HRDATA = ac, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# UVM_INFO components/driver.svh(64) @ 515: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# RECIEVING PHASE: TIME: 515 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:525 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:525 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:525 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 525: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:525 
# OUTPUT_2_PHASE_SIGNALS: TIME:525
# UVM_INFO components/predictor.svh(394) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  3
# UVM_INFO components/predictor.svh(108) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# UVM_INFO components/comparator.svh(87) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 525  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# UVM_INFO components/driver.svh(64) @ 525: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# RECIEVING PHASE: TIME: 525 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:535 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:535 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:535 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 535: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:535 
# OUTPUT_2_PHASE_SIGNALS: TIME:535
# UVM_INFO components/predictor.svh(394) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:e9  2
# UVM_INFO components/predictor.svh(108) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# UVM_ERROR components/comparator.svh(90) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 535  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# UVM_INFO components/driver.svh(64) @ 535: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# RECIEVING PHASE: TIME: 535 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:545 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:545 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:545 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 545: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:545 
# OUTPUT_2_PHASE_SIGNALS: TIME:545
# UVM_INFO components/predictor.svh(108) @ 545: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# UVM_ERROR components/comparator.svh(90) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 545  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, HRDATA = 3a, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# start of pre_body task
# start of pre_body task
# 545 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 545: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# RECIEVING PHASE: TIME: 545 WAITING FOR COUNTERS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# CONTROL PHASE: TIME:555 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:555 ~error_to_idle
# seq_item.HADDR: 4000000e 
# OUTPUT_3_PHASE_SIGNALS: TIME:555 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 555: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:555 
# OUTPUT_2_PHASE_SIGNALS: TIME:555
# UVM_INFO components/predictor.svh(394) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  e
# UVM_INFO components/predictor.svh(108) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# UVM_ERROR components/comparator.svh(90) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 555  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# 555 WHY AM I HERE NOW1?
# 555 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:565 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 565: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:565 
# OUTPUT_2_PHASE_SIGNALS: TIME:565
# UVM_INFO components/comparator.svh(82) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 565 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# UVM_ERROR components/comparator.svh(90) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 565  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# 565 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:575 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 575: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:575 
# OUTPUT_2_PHASE_SIGNALS: TIME:575
# UVM_INFO components/comparator.svh(82) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 575 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# UVM_ERROR components/comparator.svh(90) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 575  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# 575 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:585 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 585: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 585 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# UVM_ERROR components/comparator.svh(90) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 585  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# 585 WHY AM I HERE NOW1?
# OUTPUT_1_PHASE_SIGNALS: TIME:595 
# OUTPUT_2_PHASE_SIGNALS: TIME:595
# OUTPUT_3_PHASE_SIGNALS: TIME:605 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 605: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:605 
# UVM_INFO components/comparator.svh(82) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 605 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# UVM_INFO components/comparator.svh(87) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 605: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# CORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/scoreboard.svh(63) @ 605: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Scoreboard is stopping.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  316
# UVM_WARNING :    0
# UVM_ERROR :    9
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]   121
# [PREDICTOR]    68
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    43
# [SEQUENCER]     3
# [TEST_DONE]     1
# [env_h]     6
# [uvm_test_top.env_h.active_agent_h.driver_h]    40
# [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h]    40
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 605 ns  Iteration: 68  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 06:00:53 on Oct 27,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module ahb_default_slave
# -- Compiling module ahb_slave
# -- Compiling module ahb_mux
# -- Compiling module ahb_decoder
# -- Compiling module ahb_lite
# 
# Top level modules:
# 	ahb_lite
# End time: 06:00:53 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 06:00:53 on Oct 27,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling package AHB_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) AHB_lite_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(161): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(170): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(178): (vlog-2643) Unterminated string literal continues onto next line.
# -- Compiling interface inf
# -- Importing package AHB_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	top_test_uvm
# End time: 06:00:53 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 06:00:54 on Oct 27,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+ahb_lite(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package AHB_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module ahb_lite
# -- Loading module ahb_decoder
# -- Loading module ahb_mux
# -- Loading module ahb_default_slave
# -- Loading module ahb_slave
# Optimizing 11 design-units (inlining 0/9 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package AHB_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module ahb_slave(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# -- Optimizing module ahb_mux(fast)
# -- Optimizing module ahb_lite(fast)
# -- Optimizing module ahb_default_slave(fast)
# -- Optimizing module ahb_decoder(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 06:00:58 on Oct 27,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 5
# End time: 06:02:00 on Oct 27,2024, Elapsed time: 0:02:57
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage -solvefaildebug=2 "+UVM_TESTNAME=write_twice_test" 
# Start time: 06:02:00 on Oct 27,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.AHB_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.ahb_lite(fast)
# Loading work.ahb_decoder(fast)
# Loading work.ahb_mux(fast)
# Loading work.ahb_default_slave(fast)
# Loading work.ahb_slave(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_twice_test...
# base_test build phase
# my_test build phase
# env build phase
# my_active_agent build phase
# my_driver build phase
# Inputs monitor build phase complete.
# UVM_INFO components/sequencer.svh(24) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Build phase executed
# coverage build_phase
# Passive agent build phase complete.
# Outputs monitor build phase complete.
# UVM_INFO components/scoreboard.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Build phase completed
# my_comparator build phase
# my_predictor build phase
# my_driver connect phase
# Inputs monitor connect phase complete.
# UVM_INFO components/sequencer.svh(30) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Connect phase executed
# my_active_agent connect phase
# Outputs monitor connect phase complete.
# Passive agent connect phase complete.
# my_comparator connect phase
# my_predictor connect phase
# UVM_INFO components/scoreboard.svh(58) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Connect phase completed
# env connect phase
# my_test connect phase
# my_test connect phase
# Inputs monitor end of elaboration phase complete.
# my_monitor end_of_elaboration_phase
# Outputs monitor end of elaboration phase complete.
# Passive agent end of elaboration phase complete.
# UVM_INFO components/env.svh(97) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# UVM_INFO components/env.svh(99) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.active_agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(101) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(105) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(107) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(109) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(73) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# Passive agent run phase complete.
# coverage run_phase
# my_active_agent run phase
# UVM_INFO components/sequencer.svh(36) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Run phase started
# start of pre_body task
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 0: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 0 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 0, COMPARATOR_transaction_counter= 0
# RECIEVING PHASE: TIME: 5 WAITING FOR CONTROL PHASE TO transaction_finished
# UVM_INFO components/predictor.svh(108) @ 5: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 5 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 5: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 5  HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/outputs_monitor.svh(75) @ 155: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 155 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/comparator.svh(87) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 165: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 165 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 165 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:175 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:175 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(263) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e1, e1, c
# UVM_INFO components/predictor.svh(108) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 175: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 175  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 175: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 175 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:185 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:185 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(263) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:42, 42, c
# UVM_INFO components/predictor.svh(108) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 185: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 185 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:195 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:195 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_1_PHASE_SIGNALS: TIME:195 
# UVM_INFO components/predictor.svh(263) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:2c, 2c, 6
# UVM_INFO components/predictor.svh(108) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 195: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 195 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:205 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:205 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_2_PHASE_SIGNALS: TIME:205
# OUTPUT_1_PHASE_SIGNALS: TIME:205 
# UVM_INFO components/predictor.svh(267) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:69, 69, 4000000a
# UVM_INFO components/predictor.svh(108) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 205: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 205 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:215 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:215 ~error_to_idle
# seq_item.HADDR: 40000004 
# OUTPUT_3_PHASE_SIGNALS: TIME:215 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 215: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:215 
# OUTPUT_2_PHASE_SIGNALS: TIME:215
# UVM_INFO components/predictor.svh(267) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:3a, 3a, 40000004
# UVM_INFO components/predictor.svh(108) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# UVM_INFO components/comparator.svh(87) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 215  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 215: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# RECIEVING PHASE: TIME: 215 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:225 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:225 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:225 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 225: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:225 
# OUTPUT_2_PHASE_SIGNALS: TIME:225
# UVM_INFO components/predictor.svh(263) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:5a, 5a, 2
# UVM_INFO components/predictor.svh(108) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# UVM_INFO components/comparator.svh(87) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 225  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 225: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# RECIEVING PHASE: TIME: 225 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:235 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:235 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:235 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 235: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:235 
# OUTPUT_2_PHASE_SIGNALS: TIME:235
# UVM_INFO components/predictor.svh(263) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:ca, ca, e
# UVM_INFO components/predictor.svh(108) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# UVM_INFO components/comparator.svh(87) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 235  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 235: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# RECIEVING PHASE: TIME: 235 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:245 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:245 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:245 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 245: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:245 
# OUTPUT_2_PHASE_SIGNALS: TIME:245
# UVM_INFO components/predictor.svh(263) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8, 8, e
# UVM_INFO components/predictor.svh(108) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# UVM_INFO components/comparator.svh(87) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 245  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 245: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# RECIEVING PHASE: TIME: 245 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:255 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:255 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:255 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 255: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:255 
# OUTPUT_2_PHASE_SIGNALS: TIME:255
# UVM_INFO components/predictor.svh(263) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e, e, 2
# UVM_INFO components/predictor.svh(108) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# UVM_INFO components/comparator.svh(87) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 255  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 255: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# RECIEVING PHASE: TIME: 255 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:265 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:265 ~error_to_idle
# seq_item.HADDR: 7 
# OUTPUT_3_PHASE_SIGNALS: TIME:265 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 265: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:265 
# OUTPUT_2_PHASE_SIGNALS: TIME:265
# UVM_INFO components/predictor.svh(263) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:d7, d7, 7
# UVM_INFO components/predictor.svh(108) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# UVM_INFO components/comparator.svh(87) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 265  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# UVM_INFO components/driver.svh(64) @ 265: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# RECIEVING PHASE: TIME: 265 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:275 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:275 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:275 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 275: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:275 
# OUTPUT_2_PHASE_SIGNALS: TIME:275
# UVM_INFO components/predictor.svh(267) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:ac, ac, 4000000f
# UVM_INFO components/predictor.svh(108) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# UVM_INFO components/comparator.svh(87) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 275  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# UVM_INFO components/driver.svh(64) @ 275: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# RECIEVING PHASE: TIME: 275 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:285 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:285 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:285 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 285: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:285 
# OUTPUT_2_PHASE_SIGNALS: TIME:285
# UVM_INFO components/predictor.svh(108) @ 285: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# UVM_INFO components/comparator.svh(87) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 285  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# UVM_INFO components/driver.svh(64) @ 285: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# RECIEVING PHASE: TIME: 285 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:295 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:295 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:295 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 295: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:295 
# OUTPUT_2_PHASE_SIGNALS: TIME:295
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(108) @ 295: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# UVM_INFO components/comparator.svh(87) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 295  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# UVM_INFO components/driver.svh(64) @ 295: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# RECIEVING PHASE: TIME: 295 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:305 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:305 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:305 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 305: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:305 
# OUTPUT_2_PHASE_SIGNALS: TIME:305
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(108) @ 305: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# UVM_INFO components/comparator.svh(87) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 305  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# UVM_INFO components/driver.svh(64) @ 305: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# RECIEVING PHASE: TIME: 305 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:315 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:315 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:315 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 315: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:315 
# OUTPUT_2_PHASE_SIGNALS: TIME:315
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(108) @ 315: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# UVM_INFO components/comparator.svh(87) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 315  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 315: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# RECIEVING PHASE: TIME: 315 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:325 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:325 ~error_to_idle
# seq_item.HADDR: 40000002 
# OUTPUT_3_PHASE_SIGNALS: TIME:325 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 325: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:325 
# OUTPUT_2_PHASE_SIGNALS: TIME:325
# UVM_INFO components/predictor.svh(267) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:e9, e9, 40000002
# UVM_INFO components/predictor.svh(108) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# UVM_INFO components/comparator.svh(87) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 325  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 325: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# RECIEVING PHASE: TIME: 325 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:335 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:335 ~error_to_idle
# seq_item.HADDR: 9 
# OUTPUT_3_PHASE_SIGNALS: TIME:335 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 335: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:335 
# OUTPUT_2_PHASE_SIGNALS: TIME:335
# UVM_INFO components/predictor.svh(263) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:bf, bf, 9
# UVM_INFO components/predictor.svh(108) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# UVM_INFO components/comparator.svh(87) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 335  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 335: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# RECIEVING PHASE: TIME: 335 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:345 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:345 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:345 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 345: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:345 
# OUTPUT_2_PHASE_SIGNALS: TIME:345
# UVM_INFO components/predictor.svh(263) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8c, 8c, 2
# UVM_INFO components/predictor.svh(108) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# UVM_INFO components/comparator.svh(87) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 345  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 345: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# RECIEVING PHASE: TIME: 345 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:355 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:355 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_3_PHASE_SIGNALS: TIME:355 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 355: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:355 
# OUTPUT_2_PHASE_SIGNALS: TIME:355
# UVM_INFO components/predictor.svh(403) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:69  a
# UVM_INFO components/predictor.svh(108) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# UVM_INFO components/comparator.svh(87) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 355  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 355: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# RECIEVING PHASE: TIME: 355 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:365 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:365 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:365 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 365: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:365 
# OUTPUT_2_PHASE_SIGNALS: TIME:365
# UVM_INFO components/predictor.svh(407) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(108) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# UVM_INFO components/comparator.svh(87) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 365  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 365: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# RECIEVING PHASE: TIME: 365 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:375 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:375 ~error_to_idle
# seq_item.HADDR: 8000000c 
# OUTPUT_3_PHASE_SIGNALS: TIME:375 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 375: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:375 
# OUTPUT_2_PHASE_SIGNALS: TIME:375
# UVM_INFO components/predictor.svh(407) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  c
# UVM_INFO components/predictor.svh(108) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# UVM_INFO components/comparator.svh(87) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 375  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# start of pre_body task
# start of pre_body task
# 375 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 375: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# RECIEVING PHASE: TIME: 375 WAITING FOR CONTROL PHASE TO transaction_finished
# 375 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:385 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:385 ~error_to_idle
# seq_item.HADDR: 4 
# OUTPUT_3_PHASE_SIGNALS: TIME:385 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 385: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:385 
# OUTPUT_2_PHASE_SIGNALS: TIME:385
# UVM_INFO components/predictor.svh(399) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:x  4
# UVM_INFO components/predictor.svh(108) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# UVM_INFO components/comparator.svh(87) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 385  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, HRDATA = 69, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# start of pre_body task
# start of pre_body task
# 385 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 385: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# RECIEVING PHASE: TIME: 385 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:395 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:395 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:395 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 395: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:395 
# OUTPUT_2_PHASE_SIGNALS: TIME:395
# UVM_INFO components/predictor.svh(399) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:8c  2
# UVM_INFO components/predictor.svh(108) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HSEL: 0  HRDATA: 69  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# UVM_INFO components/comparator.svh(87) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 395  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# start of pre_body task
# start of pre_body task
# 395 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 395: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# RECIEVING PHASE: TIME: 395 WAITING FOR CONTROL PHASE TO transaction_finished
# 395 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:405 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:405 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:405 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 405: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:405 
# OUTPUT_2_PHASE_SIGNALS: TIME:405
# UVM_INFO components/predictor.svh(407) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(108) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# UVM_INFO components/comparator.svh(87) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 405  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# start of pre_body task
# start of pre_body task
# 405 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 405: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# RECIEVING PHASE: TIME: 405 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:415 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:415 ~error_to_idle
# seq_item.HADDR: c 
# OUTPUT_3_PHASE_SIGNALS: TIME:415 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 415: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:415 
# OUTPUT_2_PHASE_SIGNALS: TIME:415
# UVM_INFO components/predictor.svh(399) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:42  c
# UVM_INFO components/predictor.svh(108) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# UVM_INFO components/comparator.svh(87) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 415  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# start of pre_body task
# start of pre_body task
# 415 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 415: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# RECIEVING PHASE: TIME: 415 WAITING FOR CONTROL PHASE TO transaction_finished
# 415 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:425 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:425 ~error_to_idle
# seq_item.HADDR: 40000007 
# OUTPUT_3_PHASE_SIGNALS: TIME:425 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 425: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:425 
# OUTPUT_2_PHASE_SIGNALS: TIME:425
# UVM_INFO components/predictor.svh(403) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  7
# UVM_INFO components/predictor.svh(108) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# UVM_INFO components/comparator.svh(87) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 425  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, HRDATA = 8c, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# start of pre_body task
# start of pre_body task
# 425 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 425: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# RECIEVING PHASE: TIME: 425 WAITING FOR CONTROL PHASE TO transaction_finished
# 425 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:435 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:435 ~error_to_idle
# seq_item.HADDR: c0000005 
# OUTPUT_3_PHASE_SIGNALS: TIME:435 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 435: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:435 
# OUTPUT_2_PHASE_SIGNALS: TIME:435
# UVM_INFO components/predictor.svh(108) @ 435: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HSEL: 0  HRDATA: 8c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# UVM_INFO components/comparator.svh(87) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 435  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# start of pre_body task
# start of pre_body task
# 435 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 435: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# RECIEVING PHASE: TIME: 435 WAITING FOR CONTROL PHASE TO transaction_finished
# 435 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:445 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:445 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_3_PHASE_SIGNALS: TIME:445 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 445: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:445 
# OUTPUT_2_PHASE_SIGNALS: TIME:445
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 6--0---10
# UVM_INFO components/predictor.svh(108) @ 445: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# UVM_INFO components/comparator.svh(87) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 445  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, HRDATA = 42, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# 445 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 445: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# RECIEVING PHASE: TIME: 445 WAITING FOR CONTROL PHASE TO transaction_finished
# 445 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:455 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:455 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:455 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 455: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:455 
# OUTPUT_2_PHASE_SIGNALS: TIME:455
# UVM_INFO components/predictor.svh(403) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:ac  f
# UVM_INFO components/predictor.svh(108) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HSEL: 0  HRDATA: 42  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# UVM_INFO components/comparator.svh(87) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 455  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# UVM_INFO components/driver.svh(64) @ 455: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# RECIEVING PHASE: TIME: 455 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:465 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:465 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:465 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 465: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:465 
# OUTPUT_2_PHASE_SIGNALS: TIME:465
# UVM_INFO components/predictor.svh(108) @ 465: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# UVM_INFO components/comparator.svh(87) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 465  HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# 465 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 465: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# RECIEVING PHASE: TIME: 465 WAITING FOR CONTROL PHASE TO transaction_finished
# 465 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:475 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:475 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:475 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 475: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:475 
# OUTPUT_2_PHASE_SIGNALS: TIME:475
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(108) @ 475: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# UVM_INFO components/comparator.svh(87) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 475  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# UVM_INFO components/driver.svh(64) @ 475: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# RECIEVING PHASE: TIME: 475 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:485 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:485 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:485 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 485: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:485 
# OUTPUT_2_PHASE_SIGNALS: TIME:485
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(108) @ 485: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# UVM_INFO components/comparator.svh(87) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 485  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# 485 WHY AM I HERE NOW1?
# 485 WHY AM I HERE NOW2?
# UVM_INFO components/driver.svh(64) @ 485: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# RECIEVING PHASE: TIME: 485 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:495 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:495 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:495 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 495: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:495 
# OUTPUT_2_PHASE_SIGNALS: TIME:495
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(108) @ 495: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HSEL: 0  HRDATA: 2c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# UVM_ERROR components/comparator.svh(90) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 495  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, HRDATA = ac, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# 495 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 495: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# RECIEVING PHASE: TIME: 495 WAITING FOR CONTROL PHASE TO transaction_finished
# 495 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:505 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:505 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:505 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 505: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:505 
# OUTPUT_2_PHASE_SIGNALS: TIME:505
# UVM_INFO components/predictor.svh(403) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  5
# UVM_INFO components/predictor.svh(108) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# UVM_ERROR components/comparator.svh(90) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 505  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, HRDATA = ac, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# UVM_INFO components/driver.svh(64) @ 505: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# RECIEVING PHASE: TIME: 505 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:515 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:515 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:515 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 515: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:515 
# OUTPUT_2_PHASE_SIGNALS: TIME:515
# UVM_INFO components/predictor.svh(403) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:3a  4
# UVM_INFO components/predictor.svh(108) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# UVM_ERROR components/comparator.svh(90) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 515  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, HRDATA = ac, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# UVM_INFO components/driver.svh(64) @ 515: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# RECIEVING PHASE: TIME: 515 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:525 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:525 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:525 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 525: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:525 
# OUTPUT_2_PHASE_SIGNALS: TIME:525
# UVM_INFO components/predictor.svh(403) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  3
# UVM_INFO components/predictor.svh(108) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# UVM_INFO components/comparator.svh(87) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 525  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# UVM_INFO components/driver.svh(64) @ 525: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# RECIEVING PHASE: TIME: 525 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:535 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:535 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:535 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 535: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:535 
# OUTPUT_2_PHASE_SIGNALS: TIME:535
# UVM_INFO components/predictor.svh(403) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:e9  2
# UVM_INFO components/predictor.svh(108) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# UVM_ERROR components/comparator.svh(90) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 535  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# UVM_INFO components/driver.svh(64) @ 535: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# RECIEVING PHASE: TIME: 535 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:545 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:545 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:545 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 545: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:545 
# OUTPUT_2_PHASE_SIGNALS: TIME:545
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--0---14
# UVM_INFO components/predictor.svh(108) @ 545: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# UVM_ERROR components/comparator.svh(90) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 545  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, HRDATA = 3a, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# start of pre_body task
# start of pre_body task
# 545 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 545: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# RECIEVING PHASE: TIME: 545 WAITING FOR COUNTERS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# CONTROL PHASE: TIME:555 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:555 ~error_to_idle
# seq_item.HADDR: 4000000e 
# OUTPUT_3_PHASE_SIGNALS: TIME:555 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 555: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:555 
# OUTPUT_2_PHASE_SIGNALS: TIME:555
# UVM_INFO components/predictor.svh(403) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  e
# UVM_INFO components/predictor.svh(108) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# UVM_ERROR components/comparator.svh(90) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 555  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# 555 WHY AM I HERE NOW1?
# 555 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:565 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 565: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:565 
# OUTPUT_2_PHASE_SIGNALS: TIME:565
# UVM_INFO components/comparator.svh(82) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 565 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# UVM_ERROR components/comparator.svh(90) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 565  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# 565 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:575 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 575: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:575 
# OUTPUT_2_PHASE_SIGNALS: TIME:575
# UVM_INFO components/comparator.svh(82) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 575 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# UVM_ERROR components/comparator.svh(90) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 575  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# 575 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:585 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 585: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 585 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# UVM_ERROR components/comparator.svh(90) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 585  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# 585 WHY AM I HERE NOW1?
# OUTPUT_1_PHASE_SIGNALS: TIME:595 
# OUTPUT_2_PHASE_SIGNALS: TIME:595
# OUTPUT_3_PHASE_SIGNALS: TIME:605 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 605: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:605 
# UVM_INFO components/comparator.svh(82) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 605 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# UVM_INFO components/comparator.svh(87) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 605: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# CORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/scoreboard.svh(63) @ 605: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Scoreboard is stopping.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  316
# UVM_WARNING :    0
# UVM_ERROR :    9
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]   121
# [PREDICTOR]    68
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    43
# [SEQUENCER]     3
# [TEST_DONE]     1
# [env_h]     6
# [uvm_test_top.env_h.active_agent_h.driver_h]    40
# [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h]    40
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 605 ns  Iteration: 68  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 06:05:01 on Oct 27,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module ahb_default_slave
# -- Compiling module ahb_slave
# -- Compiling module ahb_mux
# -- Compiling module ahb_decoder
# -- Compiling module ahb_lite
# 
# Top level modules:
# 	ahb_lite
# End time: 06:05:01 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 06:05:01 on Oct 27,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling package AHB_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) AHB_lite_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(161): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(170): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(178): (vlog-2643) Unterminated string literal continues onto next line.
# -- Compiling interface inf
# -- Importing package AHB_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	top_test_uvm
# End time: 06:05:02 on Oct 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 06:05:02 on Oct 27,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+ahb_lite(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package AHB_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module ahb_lite
# -- Loading module ahb_decoder
# -- Loading module ahb_mux
# -- Loading module ahb_default_slave
# -- Loading module ahb_slave
# init_auxdbinfo(): INTERNAL ERROR: Cannot open page file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib1_0.qpg" in read mode
# Optimizing 11 design-units (inlining 0/9 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package AHB_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module ahb_slave(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# -- Optimizing module ahb_mux(fast)
# -- Optimizing module ahb_lite(fast)
# -- Optimizing module ahb_default_slave(fast)
# -- Optimizing module ahb_decoder(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 06:05:06 on Oct 27,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 5
# End time: 06:06:07 on Oct 27,2024, Elapsed time: 0:04:07
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage -solvefaildebug=2 "+UVM_TESTNAME=write_twice_test" 
# Start time: 06:06:07 on Oct 27,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.AHB_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.ahb_lite(fast)
# Loading work.ahb_decoder(fast)
# Loading work.ahb_mux(fast)
# Loading work.ahb_default_slave(fast)
# Loading work.ahb_slave(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_twice_test...
# base_test build phase
# my_test build phase
# env build phase
# my_active_agent build phase
# my_driver build phase
# Inputs monitor build phase complete.
# UVM_INFO components/sequencer.svh(24) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Build phase executed
# coverage build_phase
# Passive agent build phase complete.
# Outputs monitor build phase complete.
# UVM_INFO components/scoreboard.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Build phase completed
# my_comparator build phase
# my_predictor build phase
# my_driver connect phase
# Inputs monitor connect phase complete.
# UVM_INFO components/sequencer.svh(30) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Connect phase executed
# my_active_agent connect phase
# Outputs monitor connect phase complete.
# Passive agent connect phase complete.
# my_comparator connect phase
# my_predictor connect phase
# UVM_INFO components/scoreboard.svh(58) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Connect phase completed
# env connect phase
# my_test connect phase
# my_test connect phase
# Inputs monitor end of elaboration phase complete.
# my_monitor end_of_elaboration_phase
# Outputs monitor end of elaboration phase complete.
# Passive agent end of elaboration phase complete.
# UVM_INFO components/env.svh(97) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# UVM_INFO components/env.svh(99) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.active_agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(101) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(105) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(107) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(109) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(73) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# Passive agent run phase complete.
# coverage run_phase
# my_active_agent run phase
# UVM_INFO components/sequencer.svh(36) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Run phase started
# start of pre_body task
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 0: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 0 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 0, COMPARATOR_transaction_counter= 0
# RECIEVING PHASE: TIME: 5 WAITING FOR CONTROL PHASE TO transaction_finished
# UVM_INFO components/predictor.svh(108) @ 5: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 5 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 5: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 5  HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/outputs_monitor.svh(75) @ 155: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 155 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/comparator.svh(87) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 165: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 165 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 165 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:175 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:175 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(263) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e1, e1, c
# UVM_INFO components/predictor.svh(108) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 175: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 175  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 175: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 175 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:185 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:185 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(263) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:42, 42, c
# UVM_INFO components/predictor.svh(108) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 185: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 185 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:195 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:195 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_1_PHASE_SIGNALS: TIME:195 
# UVM_INFO components/predictor.svh(263) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:2c, 2c, 6
# UVM_INFO components/predictor.svh(108) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 195: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 195 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:205 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:205 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_2_PHASE_SIGNALS: TIME:205
# OUTPUT_1_PHASE_SIGNALS: TIME:205 
# UVM_INFO components/predictor.svh(267) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:69, 69, 4000000a
# UVM_INFO components/predictor.svh(108) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 205: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 205 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:215 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:215 ~error_to_idle
# seq_item.HADDR: 40000004 
# OUTPUT_3_PHASE_SIGNALS: TIME:215 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 215: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:215 
# OUTPUT_2_PHASE_SIGNALS: TIME:215
# UVM_INFO components/predictor.svh(267) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:3a, 3a, 40000004
# UVM_INFO components/predictor.svh(108) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# UVM_INFO components/comparator.svh(87) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 215  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 215: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# RECIEVING PHASE: TIME: 215 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:225 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:225 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:225 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 225: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:225 
# OUTPUT_2_PHASE_SIGNALS: TIME:225
# UVM_INFO components/predictor.svh(263) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:5a, 5a, 2
# UVM_INFO components/predictor.svh(108) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# UVM_INFO components/comparator.svh(87) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 225  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 225: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# RECIEVING PHASE: TIME: 225 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:235 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:235 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:235 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 235: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:235 
# OUTPUT_2_PHASE_SIGNALS: TIME:235
# UVM_INFO components/predictor.svh(263) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:ca, ca, e
# UVM_INFO components/predictor.svh(108) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# UVM_INFO components/comparator.svh(87) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 235  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 235: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# RECIEVING PHASE: TIME: 235 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:245 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:245 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:245 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 245: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:245 
# OUTPUT_2_PHASE_SIGNALS: TIME:245
# UVM_INFO components/predictor.svh(263) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8, 8, e
# UVM_INFO components/predictor.svh(108) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# UVM_INFO components/comparator.svh(87) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 245  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 245: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# RECIEVING PHASE: TIME: 245 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:255 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:255 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:255 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 255: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:255 
# OUTPUT_2_PHASE_SIGNALS: TIME:255
# UVM_INFO components/predictor.svh(263) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e, e, 2
# UVM_INFO components/predictor.svh(108) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# UVM_INFO components/comparator.svh(87) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 255  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 255: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# RECIEVING PHASE: TIME: 255 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:265 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:265 ~error_to_idle
# seq_item.HADDR: 7 
# OUTPUT_3_PHASE_SIGNALS: TIME:265 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 265: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:265 
# OUTPUT_2_PHASE_SIGNALS: TIME:265
# UVM_INFO components/predictor.svh(263) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:d7, d7, 7
# UVM_INFO components/predictor.svh(108) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# UVM_INFO components/comparator.svh(87) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 265  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# UVM_INFO components/driver.svh(64) @ 265: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# RECIEVING PHASE: TIME: 265 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:275 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:275 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:275 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 275: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:275 
# OUTPUT_2_PHASE_SIGNALS: TIME:275
# UVM_INFO components/predictor.svh(267) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:ac, ac, 4000000f
# UVM_INFO components/predictor.svh(108) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# UVM_INFO components/comparator.svh(87) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 275  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# UVM_INFO components/driver.svh(64) @ 275: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# RECIEVING PHASE: TIME: 275 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:285 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:285 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:285 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 285: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:285 
# OUTPUT_2_PHASE_SIGNALS: TIME:285
# UVM_INFO components/predictor.svh(108) @ 285: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# UVM_INFO components/comparator.svh(87) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 285  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# UVM_INFO components/driver.svh(64) @ 285: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# RECIEVING PHASE: TIME: 285 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:295 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:295 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:295 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 295: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:295 
# OUTPUT_2_PHASE_SIGNALS: TIME:295
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(108) @ 295: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# UVM_INFO components/comparator.svh(87) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 295  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# UVM_INFO components/driver.svh(64) @ 295: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# RECIEVING PHASE: TIME: 295 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:305 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:305 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:305 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 305: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:305 
# OUTPUT_2_PHASE_SIGNALS: TIME:305
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(108) @ 305: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# UVM_INFO components/comparator.svh(87) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 305  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# UVM_INFO components/driver.svh(64) @ 305: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# RECIEVING PHASE: TIME: 305 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:315 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:315 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:315 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 315: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:315 
# OUTPUT_2_PHASE_SIGNALS: TIME:315
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(108) @ 315: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# UVM_INFO components/comparator.svh(87) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 315  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 315: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# RECIEVING PHASE: TIME: 315 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:325 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:325 ~error_to_idle
# seq_item.HADDR: 40000002 
# OUTPUT_3_PHASE_SIGNALS: TIME:325 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 325: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:325 
# OUTPUT_2_PHASE_SIGNALS: TIME:325
# UVM_INFO components/predictor.svh(267) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:e9, e9, 40000002
# UVM_INFO components/predictor.svh(108) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# UVM_INFO components/comparator.svh(87) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 325  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 325: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# RECIEVING PHASE: TIME: 325 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:335 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:335 ~error_to_idle
# seq_item.HADDR: 9 
# OUTPUT_3_PHASE_SIGNALS: TIME:335 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 335: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:335 
# OUTPUT_2_PHASE_SIGNALS: TIME:335
# UVM_INFO components/predictor.svh(263) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:bf, bf, 9
# UVM_INFO components/predictor.svh(108) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# UVM_INFO components/comparator.svh(87) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 335  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 335: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# RECIEVING PHASE: TIME: 335 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:345 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:345 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:345 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 345: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:345 
# OUTPUT_2_PHASE_SIGNALS: TIME:345
# UVM_INFO components/predictor.svh(263) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8c, 8c, 2
# UVM_INFO components/predictor.svh(108) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# UVM_INFO components/comparator.svh(87) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 345  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 345: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# RECIEVING PHASE: TIME: 345 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:355 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:355 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_3_PHASE_SIGNALS: TIME:355 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 355: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:355 
# OUTPUT_2_PHASE_SIGNALS: TIME:355
# UVM_INFO components/predictor.svh(403) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:69  a
# UVM_INFO components/predictor.svh(108) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# UVM_INFO components/comparator.svh(87) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 355  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 355: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# RECIEVING PHASE: TIME: 355 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:365 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:365 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:365 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 365: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:365 
# OUTPUT_2_PHASE_SIGNALS: TIME:365
# UVM_INFO components/predictor.svh(407) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(108) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# UVM_INFO components/comparator.svh(87) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 365  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 365: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# RECIEVING PHASE: TIME: 365 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:375 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:375 ~error_to_idle
# seq_item.HADDR: 8000000c 
# OUTPUT_3_PHASE_SIGNALS: TIME:375 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 375: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:375 
# OUTPUT_2_PHASE_SIGNALS: TIME:375
# UVM_INFO components/predictor.svh(407) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  c
# UVM_INFO components/predictor.svh(108) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# UVM_INFO components/comparator.svh(87) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 375  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# start of pre_body task
# start of pre_body task
# 375 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 375: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# RECIEVING PHASE: TIME: 375 WAITING FOR CONTROL PHASE TO transaction_finished
# 375 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:385 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:385 ~error_to_idle
# seq_item.HADDR: 4 
# OUTPUT_3_PHASE_SIGNALS: TIME:385 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 385: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:385 
# OUTPUT_2_PHASE_SIGNALS: TIME:385
# UVM_INFO components/predictor.svh(399) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:x  4
# UVM_INFO components/predictor.svh(108) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# UVM_INFO components/comparator.svh(87) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 385  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, HRDATA = 69, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# start of pre_body task
# start of pre_body task
# 385 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 385: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# RECIEVING PHASE: TIME: 385 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:395 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:395 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:395 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 395: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:395 
# OUTPUT_2_PHASE_SIGNALS: TIME:395
# UVM_INFO components/predictor.svh(399) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:8c  2
# UVM_INFO components/predictor.svh(108) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HSEL: 0  HRDATA: 69  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# UVM_INFO components/comparator.svh(87) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 395  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# start of pre_body task
# start of pre_body task
# 395 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 395: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# RECIEVING PHASE: TIME: 395 WAITING FOR CONTROL PHASE TO transaction_finished
# 395 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:405 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:405 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:405 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 405: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:405 
# OUTPUT_2_PHASE_SIGNALS: TIME:405
# UVM_INFO components/predictor.svh(407) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(108) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# UVM_INFO components/comparator.svh(87) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 405  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# start of pre_body task
# start of pre_body task
# 405 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 405: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# RECIEVING PHASE: TIME: 405 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:415 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:415 ~error_to_idle
# seq_item.HADDR: c 
# OUTPUT_3_PHASE_SIGNALS: TIME:415 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 415: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:415 
# OUTPUT_2_PHASE_SIGNALS: TIME:415
# UVM_INFO components/predictor.svh(399) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:42  c
# UVM_INFO components/predictor.svh(108) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# UVM_INFO components/comparator.svh(87) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 415  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# start of pre_body task
# start of pre_body task
# 415 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 415: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# RECIEVING PHASE: TIME: 415 WAITING FOR CONTROL PHASE TO transaction_finished
# 415 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:425 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:425 ~error_to_idle
# seq_item.HADDR: 40000007 
# OUTPUT_3_PHASE_SIGNALS: TIME:425 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 425: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:425 
# OUTPUT_2_PHASE_SIGNALS: TIME:425
# UVM_INFO components/predictor.svh(403) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  7
# UVM_INFO components/predictor.svh(108) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# UVM_INFO components/comparator.svh(87) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 425  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, HRDATA = 8c, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# start of pre_body task
# start of pre_body task
# 425 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 425: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# RECIEVING PHASE: TIME: 425 WAITING FOR CONTROL PHASE TO transaction_finished
# 425 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:435 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:435 ~error_to_idle
# seq_item.HADDR: c0000005 
# OUTPUT_3_PHASE_SIGNALS: TIME:435 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 435: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:435 
# OUTPUT_2_PHASE_SIGNALS: TIME:435
# UVM_INFO components/predictor.svh(108) @ 435: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HSEL: 0  HRDATA: 8c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# UVM_INFO components/comparator.svh(87) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 435  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# start of pre_body task
# start of pre_body task
# 435 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 435: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# RECIEVING PHASE: TIME: 435 WAITING FOR CONTROL PHASE TO transaction_finished
# 435 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:445 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:445 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_3_PHASE_SIGNALS: TIME:445 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 445: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:445 
# OUTPUT_2_PHASE_SIGNALS: TIME:445
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 6--0---10
# UVM_INFO components/predictor.svh(108) @ 445: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# UVM_INFO components/comparator.svh(87) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 445  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, HRDATA = 42, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# 445 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 445: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# RECIEVING PHASE: TIME: 445 WAITING FOR CONTROL PHASE TO transaction_finished
# 445 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:455 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:455 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:455 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 455: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:455 
# OUTPUT_2_PHASE_SIGNALS: TIME:455
# UVM_INFO components/predictor.svh(403) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:ac  f
# UVM_INFO components/predictor.svh(108) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HSEL: 0  HRDATA: 42  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# UVM_INFO components/comparator.svh(87) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 455  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# UVM_INFO components/driver.svh(64) @ 455: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# RECIEVING PHASE: TIME: 455 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:465 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:465 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:465 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 465: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:465 
# OUTPUT_2_PHASE_SIGNALS: TIME:465
# UVM_INFO components/predictor.svh(108) @ 465: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# UVM_INFO components/comparator.svh(87) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 465  HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# 465 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 465: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# RECIEVING PHASE: TIME: 465 WAITING FOR CONTROL PHASE TO transaction_finished
# 465 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:475 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:475 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:475 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 475: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:475 
# OUTPUT_2_PHASE_SIGNALS: TIME:475
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(108) @ 475: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# UVM_INFO components/comparator.svh(87) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 475  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# UVM_INFO components/driver.svh(64) @ 475: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# RECIEVING PHASE: TIME: 475 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:485 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:485 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:485 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 485: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:485 
# OUTPUT_2_PHASE_SIGNALS: TIME:485
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(108) @ 485: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# UVM_INFO components/comparator.svh(87) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 485  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# 485 WHY AM I HERE NOW1?
# 485 WHY AM I HERE NOW2?
# UVM_INFO components/driver.svh(64) @ 485: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# RECIEVING PHASE: TIME: 485 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:495 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:495 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:495 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 495: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:495 
# OUTPUT_2_PHASE_SIGNALS: TIME:495
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(108) @ 495: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HSEL: 0  HRDATA: 2c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# UVM_ERROR components/comparator.svh(90) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 495  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, HRDATA = ac, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# 495 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 495: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# RECIEVING PHASE: TIME: 495 WAITING FOR CONTROL PHASE TO transaction_finished
# 495 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:505 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:505 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:505 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 505: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:505 
# OUTPUT_2_PHASE_SIGNALS: TIME:505
# UVM_INFO components/predictor.svh(403) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  5
# UVM_INFO components/predictor.svh(108) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# UVM_ERROR components/comparator.svh(90) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 505  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, HRDATA = ac, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# UVM_INFO components/driver.svh(64) @ 505: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# RECIEVING PHASE: TIME: 505 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:515 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:515 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:515 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 515: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:515 
# OUTPUT_2_PHASE_SIGNALS: TIME:515
# UVM_INFO components/predictor.svh(403) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:3a  4
# UVM_INFO components/predictor.svh(108) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# UVM_ERROR components/comparator.svh(90) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 515  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, HRDATA = ac, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# UVM_INFO components/driver.svh(64) @ 515: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# RECIEVING PHASE: TIME: 515 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:525 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:525 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:525 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 525: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:525 
# OUTPUT_2_PHASE_SIGNALS: TIME:525
# UVM_INFO components/predictor.svh(403) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  3
# UVM_INFO components/predictor.svh(108) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# UVM_INFO components/comparator.svh(87) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 525  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# UVM_INFO components/driver.svh(64) @ 525: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# RECIEVING PHASE: TIME: 525 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:535 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:535 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:535 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 535: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:535 
# OUTPUT_2_PHASE_SIGNALS: TIME:535
# UVM_INFO components/predictor.svh(403) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:e9  2
# UVM_INFO components/predictor.svh(108) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# UVM_ERROR components/comparator.svh(90) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 535  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# UVM_INFO components/driver.svh(64) @ 535: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# RECIEVING PHASE: TIME: 535 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:545 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:545 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:545 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 545: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:545 
# OUTPUT_2_PHASE_SIGNALS: TIME:545
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--0---14
# UVM_INFO components/predictor.svh(108) @ 545: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# UVM_ERROR components/comparator.svh(90) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 545  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, HRDATA = 3a, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 545: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# RECIEVING PHASE: TIME: 545 WAITING FOR COUNTERS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# CONTROL PHASE: TIME:555 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:555 ~error_to_idle
# seq_item.HADDR: 4000000e 
# OUTPUT_3_PHASE_SIGNALS: TIME:555 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 555: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:555 
# OUTPUT_2_PHASE_SIGNALS: TIME:555
# UVM_INFO components/predictor.svh(403) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  e
# UVM_INFO components/predictor.svh(108) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# UVM_ERROR components/comparator.svh(90) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 555  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# OUTPUT_3_PHASE_SIGNALS: TIME:565 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 565: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:565 
# OUTPUT_2_PHASE_SIGNALS: TIME:565
# UVM_INFO components/comparator.svh(82) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 565 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# UVM_ERROR components/comparator.svh(90) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 565  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# OUTPUT_3_PHASE_SIGNALS: TIME:575 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 575: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:575 
# OUTPUT_2_PHASE_SIGNALS: TIME:575
# UVM_INFO components/comparator.svh(82) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 575 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# UVM_ERROR components/comparator.svh(90) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 575  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# 575 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:585 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 585: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 585 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# UVM_ERROR components/comparator.svh(90) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 585  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# OUTPUT_1_PHASE_SIGNALS: TIME:595 
# OUTPUT_2_PHASE_SIGNALS: TIME:595
# OUTPUT_3_PHASE_SIGNALS: TIME:605 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 605: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:605 
# UVM_INFO components/comparator.svh(82) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 605 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# UVM_INFO components/comparator.svh(87) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 605: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# CORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/scoreboard.svh(63) @ 605: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Scoreboard is stopping.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  316
# UVM_WARNING :    0
# UVM_ERROR :    9
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]   121
# [PREDICTOR]    68
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    43
# [SEQUENCER]     3
# [TEST_DONE]     1
# [env_h]     6
# [uvm_test_top.env_h.active_agent_h.driver_h]    40
# [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h]    40
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 605 ns  Iteration: 68  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Causality operation skipped due to absence of debug database file
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 07:11:30 on Oct 27,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module ahb_default_slave
# -- Compiling module ahb_slave
# -- Compiling module ahb_mux
# -- Compiling module ahb_decoder
# -- Compiling module ahb_lite
# 
# Top level modules:
# 	ahb_lite
# End time: 07:11:30 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 07:11:30 on Oct 27,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling package AHB_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) AHB_lite_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(161): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(170): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(178): (vlog-2643) Unterminated string literal continues onto next line.
# -- Compiling interface inf
# -- Importing package AHB_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	top_test_uvm
# End time: 07:11:31 on Oct 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 07:11:31 on Oct 27,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+ahb_lite(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package AHB_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module ahb_lite
# -- Loading module ahb_decoder
# -- Loading module ahb_mux
# -- Loading module ahb_default_slave
# -- Loading module ahb_slave
# Optimizing 11 design-units (inlining 0/9 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package AHB_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module ahb_slave(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# -- Optimizing module ahb_mux(fast)
# -- Optimizing module ahb_lite(fast)
# -- Optimizing module ahb_default_slave(fast)
# -- Optimizing module ahb_decoder(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 07:11:34 on Oct 27,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 5
# End time: 07:11:46 on Oct 27,2024, Elapsed time: 1:05:39
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage -solvefaildebug=2 "+UVM_TESTNAME=write_twice_test" 
# Start time: 07:11:46 on Oct 27,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.AHB_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.ahb_lite(fast)
# Loading work.ahb_decoder(fast)
# Loading work.ahb_mux(fast)
# Loading work.ahb_default_slave(fast)
# Loading work.ahb_slave(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_twice_test...
# base_test build phase
# my_test build phase
# env build phase
# my_active_agent build phase
# my_driver build phase
# Inputs monitor build phase complete.
# UVM_INFO components/sequencer.svh(24) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Build phase executed
# coverage build_phase
# Passive agent build phase complete.
# Outputs monitor build phase complete.
# UVM_INFO components/scoreboard.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Build phase completed
# my_comparator build phase
# my_predictor build phase
# my_driver connect phase
# Inputs monitor connect phase complete.
# UVM_INFO components/sequencer.svh(30) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Connect phase executed
# my_active_agent connect phase
# Outputs monitor connect phase complete.
# Passive agent connect phase complete.
# my_comparator connect phase
# my_predictor connect phase
# UVM_INFO components/scoreboard.svh(58) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Connect phase completed
# env connect phase
# my_test connect phase
# my_test connect phase
# Inputs monitor end of elaboration phase complete.
# my_monitor end_of_elaboration_phase
# Outputs monitor end of elaboration phase complete.
# Passive agent end of elaboration phase complete.
# UVM_INFO components/env.svh(97) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# UVM_INFO components/env.svh(99) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.active_agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(101) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(105) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(107) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(109) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(73) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# Passive agent run phase complete.
# coverage run_phase
# my_active_agent run phase
# UVM_INFO components/sequencer.svh(36) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Run phase started
# start of pre_body task
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 0: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 0 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 0, COMPARATOR_transaction_counter= 0
# RECIEVING PHASE: TIME: 5 WAITING FOR CONTROL PHASE TO transaction_finished
# UVM_INFO components/predictor.svh(108) @ 5: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 5 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 5: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 5  HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/outputs_monitor.svh(75) @ 155: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 155 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/comparator.svh(87) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 165: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 165 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 165 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:175 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:175 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(263) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e1, e1, c
# UVM_INFO components/predictor.svh(108) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 175: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 175  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 175: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 175 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:185 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:185 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(263) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:42, 42, c
# UVM_INFO components/predictor.svh(108) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 185: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 185 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:195 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:195 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_1_PHASE_SIGNALS: TIME:195 
# UVM_INFO components/predictor.svh(263) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:2c, 2c, 6
# UVM_INFO components/predictor.svh(108) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 195: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 195 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:205 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:205 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_2_PHASE_SIGNALS: TIME:205
# OUTPUT_1_PHASE_SIGNALS: TIME:205 
# UVM_INFO components/predictor.svh(267) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:69, 69, 4000000a
# UVM_INFO components/predictor.svh(108) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 205: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 205 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:215 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:215 ~error_to_idle
# seq_item.HADDR: 40000004 
# OUTPUT_3_PHASE_SIGNALS: TIME:215 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 215: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:215 
# OUTPUT_2_PHASE_SIGNALS: TIME:215
# UVM_INFO components/predictor.svh(267) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:3a, 3a, 40000004
# UVM_INFO components/predictor.svh(108) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# UVM_INFO components/comparator.svh(87) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 215  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 215: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# RECIEVING PHASE: TIME: 215 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:225 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:225 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:225 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 225: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:225 
# OUTPUT_2_PHASE_SIGNALS: TIME:225
# UVM_INFO components/predictor.svh(263) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:5a, 5a, 2
# UVM_INFO components/predictor.svh(108) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# UVM_INFO components/comparator.svh(87) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 225  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 225: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# RECIEVING PHASE: TIME: 225 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:235 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:235 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:235 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 235: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:235 
# OUTPUT_2_PHASE_SIGNALS: TIME:235
# UVM_INFO components/predictor.svh(263) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:ca, ca, e
# UVM_INFO components/predictor.svh(108) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# UVM_INFO components/comparator.svh(87) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 235  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 235: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# RECIEVING PHASE: TIME: 235 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:245 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:245 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:245 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 245: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:245 
# OUTPUT_2_PHASE_SIGNALS: TIME:245
# UVM_INFO components/predictor.svh(263) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8, 8, e
# UVM_INFO components/predictor.svh(108) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# UVM_INFO components/comparator.svh(87) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 245  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 245: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# RECIEVING PHASE: TIME: 245 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:255 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:255 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:255 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 255: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:255 
# OUTPUT_2_PHASE_SIGNALS: TIME:255
# UVM_INFO components/predictor.svh(263) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e, e, 2
# UVM_INFO components/predictor.svh(108) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# UVM_INFO components/comparator.svh(87) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 255  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 255: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# RECIEVING PHASE: TIME: 255 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:265 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:265 ~error_to_idle
# seq_item.HADDR: 7 
# OUTPUT_3_PHASE_SIGNALS: TIME:265 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 265: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:265 
# OUTPUT_2_PHASE_SIGNALS: TIME:265
# UVM_INFO components/predictor.svh(263) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:d7, d7, 7
# UVM_INFO components/predictor.svh(108) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# UVM_INFO components/comparator.svh(87) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 265  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# UVM_INFO components/driver.svh(64) @ 265: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# RECIEVING PHASE: TIME: 265 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:275 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:275 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:275 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 275: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:275 
# OUTPUT_2_PHASE_SIGNALS: TIME:275
# UVM_INFO components/predictor.svh(267) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:ac, ac, 4000000f
# UVM_INFO components/predictor.svh(108) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# UVM_INFO components/comparator.svh(87) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 275  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# UVM_INFO components/driver.svh(64) @ 275: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# RECIEVING PHASE: TIME: 275 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:285 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:285 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:285 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 285: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:285 
# OUTPUT_2_PHASE_SIGNALS: TIME:285
# UVM_INFO components/predictor.svh(108) @ 285: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# UVM_INFO components/comparator.svh(87) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 285  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# UVM_INFO components/driver.svh(64) @ 285: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# RECIEVING PHASE: TIME: 285 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:295 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:295 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:295 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 295: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:295 
# OUTPUT_2_PHASE_SIGNALS: TIME:295
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(108) @ 295: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# UVM_INFO components/comparator.svh(87) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 295  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# UVM_INFO components/driver.svh(64) @ 295: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# RECIEVING PHASE: TIME: 295 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:305 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:305 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:305 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 305: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:305 
# OUTPUT_2_PHASE_SIGNALS: TIME:305
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(108) @ 305: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# UVM_INFO components/comparator.svh(87) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 305  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# UVM_INFO components/driver.svh(64) @ 305: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# RECIEVING PHASE: TIME: 305 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:315 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:315 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:315 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 315: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:315 
# OUTPUT_2_PHASE_SIGNALS: TIME:315
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(108) @ 315: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# UVM_INFO components/comparator.svh(87) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 315  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 315: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# RECIEVING PHASE: TIME: 315 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:325 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:325 ~error_to_idle
# seq_item.HADDR: 40000002 
# OUTPUT_3_PHASE_SIGNALS: TIME:325 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 325: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:325 
# OUTPUT_2_PHASE_SIGNALS: TIME:325
# UVM_INFO components/predictor.svh(267) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:e9, e9, 40000002
# UVM_INFO components/predictor.svh(108) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# UVM_INFO components/comparator.svh(87) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 325  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 325: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# RECIEVING PHASE: TIME: 325 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:335 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:335 ~error_to_idle
# seq_item.HADDR: 9 
# OUTPUT_3_PHASE_SIGNALS: TIME:335 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 335: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:335 
# OUTPUT_2_PHASE_SIGNALS: TIME:335
# UVM_INFO components/predictor.svh(263) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:bf, bf, 9
# UVM_INFO components/predictor.svh(108) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# UVM_INFO components/comparator.svh(87) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 335  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 335: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# RECIEVING PHASE: TIME: 335 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:345 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:345 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:345 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 345: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:345 
# OUTPUT_2_PHASE_SIGNALS: TIME:345
# UVM_INFO components/predictor.svh(263) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8c, 8c, 2
# UVM_INFO components/predictor.svh(108) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# UVM_INFO components/comparator.svh(87) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 345  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 345: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# RECIEVING PHASE: TIME: 345 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:355 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:355 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_3_PHASE_SIGNALS: TIME:355 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 355: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:355 
# OUTPUT_2_PHASE_SIGNALS: TIME:355
# UVM_INFO components/predictor.svh(403) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:69  a
# UVM_INFO components/predictor.svh(108) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# UVM_INFO components/comparator.svh(87) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 355  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 355: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# RECIEVING PHASE: TIME: 355 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:365 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:365 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:365 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 365: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:365 
# OUTPUT_2_PHASE_SIGNALS: TIME:365
# UVM_INFO components/predictor.svh(407) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(108) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# UVM_INFO components/comparator.svh(87) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 365  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 365: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# RECIEVING PHASE: TIME: 365 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:375 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:375 ~error_to_idle
# seq_item.HADDR: 8000000c 
# OUTPUT_3_PHASE_SIGNALS: TIME:375 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 375: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:375 
# OUTPUT_2_PHASE_SIGNALS: TIME:375
# UVM_INFO components/predictor.svh(407) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  c
# UVM_INFO components/predictor.svh(108) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# UVM_INFO components/comparator.svh(87) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 375  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# start of pre_body task
# start of pre_body task
# 375 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 375: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# RECIEVING PHASE: TIME: 375 WAITING FOR CONTROL PHASE TO transaction_finished
# 375 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:385 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:385 ~error_to_idle
# seq_item.HADDR: 4 
# OUTPUT_3_PHASE_SIGNALS: TIME:385 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 385: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:385 
# OUTPUT_2_PHASE_SIGNALS: TIME:385
# UVM_INFO components/predictor.svh(399) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:x  4
# UVM_INFO components/predictor.svh(108) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# UVM_INFO components/comparator.svh(87) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 385  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, HRDATA = 69, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# start of pre_body task
# start of pre_body task
# 385 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 385: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# RECIEVING PHASE: TIME: 385 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:395 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:395 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:395 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 395: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:395 
# OUTPUT_2_PHASE_SIGNALS: TIME:395
# UVM_INFO components/predictor.svh(399) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:8c  2
# UVM_INFO components/predictor.svh(108) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HSEL: 0  HRDATA: 69  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# UVM_INFO components/comparator.svh(87) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 395  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# start of pre_body task
# start of pre_body task
# 395 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 395: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# RECIEVING PHASE: TIME: 395 WAITING FOR CONTROL PHASE TO transaction_finished
# 395 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:405 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:405 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:405 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 405: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:405 
# OUTPUT_2_PHASE_SIGNALS: TIME:405
# UVM_INFO components/predictor.svh(407) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(108) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# UVM_INFO components/comparator.svh(87) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 405  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# start of pre_body task
# start of pre_body task
# 405 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 405: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# RECIEVING PHASE: TIME: 405 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:415 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:415 ~error_to_idle
# seq_item.HADDR: c 
# OUTPUT_3_PHASE_SIGNALS: TIME:415 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 415: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:415 
# OUTPUT_2_PHASE_SIGNALS: TIME:415
# UVM_INFO components/predictor.svh(399) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:42  c
# UVM_INFO components/predictor.svh(108) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# UVM_INFO components/comparator.svh(87) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 415  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# start of pre_body task
# start of pre_body task
# 415 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 415: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# RECIEVING PHASE: TIME: 415 WAITING FOR CONTROL PHASE TO transaction_finished
# 415 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:425 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:425 ~error_to_idle
# seq_item.HADDR: 40000007 
# OUTPUT_3_PHASE_SIGNALS: TIME:425 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 425: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:425 
# OUTPUT_2_PHASE_SIGNALS: TIME:425
# UVM_INFO components/predictor.svh(403) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  7
# UVM_INFO components/predictor.svh(108) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# UVM_INFO components/comparator.svh(87) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 425  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, HRDATA = 8c, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# start of pre_body task
# start of pre_body task
# 425 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 425: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# RECIEVING PHASE: TIME: 425 WAITING FOR CONTROL PHASE TO transaction_finished
# 425 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:435 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:435 ~error_to_idle
# seq_item.HADDR: c0000005 
# OUTPUT_3_PHASE_SIGNALS: TIME:435 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 435: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:435 
# OUTPUT_2_PHASE_SIGNALS: TIME:435
# UVM_INFO components/predictor.svh(108) @ 435: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HSEL: 0  HRDATA: 8c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# UVM_INFO components/comparator.svh(87) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 435  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# start of pre_body task
# start of pre_body task
# 435 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 435: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# RECIEVING PHASE: TIME: 435 WAITING FOR CONTROL PHASE TO transaction_finished
# 435 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:445 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:445 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_3_PHASE_SIGNALS: TIME:445 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 445: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:445 
# OUTPUT_2_PHASE_SIGNALS: TIME:445
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 6--0---10
# UVM_INFO components/predictor.svh(108) @ 445: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# UVM_INFO components/comparator.svh(87) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 445  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, HRDATA = 42, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# 445 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 445: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# RECIEVING PHASE: TIME: 445 WAITING FOR CONTROL PHASE TO transaction_finished
# 445 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:455 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:455 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:455 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 455: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:455 
# OUTPUT_2_PHASE_SIGNALS: TIME:455
# UVM_INFO components/predictor.svh(403) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:ac  f
# UVM_INFO components/predictor.svh(108) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HSEL: 0  HRDATA: 42  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# UVM_INFO components/comparator.svh(87) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 455  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# UVM_INFO components/driver.svh(64) @ 455: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# RECIEVING PHASE: TIME: 455 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:465 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:465 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:465 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 465: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:465 
# OUTPUT_2_PHASE_SIGNALS: TIME:465
# UVM_INFO components/predictor.svh(108) @ 465: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# UVM_INFO components/comparator.svh(87) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 465  HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# 465 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 465: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# RECIEVING PHASE: TIME: 465 WAITING FOR CONTROL PHASE TO transaction_finished
# 465 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:475 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:475 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:475 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 475: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:475 
# OUTPUT_2_PHASE_SIGNALS: TIME:475
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(108) @ 475: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# UVM_ERROR components/comparator.svh(90) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 475  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# 475 WHY AM I HERE NOW1?
# 475 WHY AM I HERE NOW2?
# UVM_INFO components/driver.svh(64) @ 475: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# RECIEVING PHASE: TIME: 475 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:485 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:485 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:485 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 485: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:485 
# OUTPUT_2_PHASE_SIGNALS: TIME:485
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(108) @ 485: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HSEL: 0  HRDATA: 2c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# UVM_ERROR components/comparator.svh(90) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 485  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# 485 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 485: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# RECIEVING PHASE: TIME: 485 WAITING FOR CONTROL PHASE TO transaction_finished
# 485 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:495 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:495 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:495 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 495: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:495 
# OUTPUT_2_PHASE_SIGNALS: TIME:495
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(108) @ 495: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# UVM_INFO components/comparator.svh(87) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 495  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, HRDATA = ac, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# UVM_INFO components/driver.svh(64) @ 495: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# RECIEVING PHASE: TIME: 495 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:505 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:505 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:505 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 505: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:505 
# OUTPUT_2_PHASE_SIGNALS: TIME:505
# UVM_INFO components/predictor.svh(403) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  5
# UVM_INFO components/predictor.svh(108) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# UVM_INFO components/comparator.svh(87) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 505  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, HRDATA = ac, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# UVM_INFO components/driver.svh(64) @ 505: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# RECIEVING PHASE: TIME: 505 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:515 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:515 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:515 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 515: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:515 
# OUTPUT_2_PHASE_SIGNALS: TIME:515
# UVM_INFO components/predictor.svh(403) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:3a  4
# UVM_INFO components/predictor.svh(108) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# UVM_INFO components/comparator.svh(87) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 515  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, HRDATA = ac, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# UVM_INFO components/driver.svh(64) @ 515: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# RECIEVING PHASE: TIME: 515 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:525 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:525 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:525 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 525: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:525 
# OUTPUT_2_PHASE_SIGNALS: TIME:525
# UVM_INFO components/predictor.svh(403) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  3
# UVM_INFO components/predictor.svh(108) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# UVM_INFO components/comparator.svh(87) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 525  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# 525 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 525: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# RECIEVING PHASE: TIME: 525 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:535 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:535 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:535 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 535: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:535 
# OUTPUT_2_PHASE_SIGNALS: TIME:535
# UVM_INFO components/predictor.svh(403) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:e9  2
# UVM_INFO components/predictor.svh(108) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# UVM_INFO components/comparator.svh(87) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 535  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# 535 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 535: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# RECIEVING PHASE: TIME: 535 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:545 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:545 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:545 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 545: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:545 
# OUTPUT_2_PHASE_SIGNALS: TIME:545
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--0---14
# UVM_INFO components/predictor.svh(108) @ 545: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# UVM_ERROR components/comparator.svh(90) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 545  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, HRDATA = 3a, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# start of pre_body task
# start of pre_body task
# 545 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 545: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# RECIEVING PHASE: TIME: 545 WAITING FOR COUNTERS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# CONTROL PHASE: TIME:555 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:555 ~error_to_idle
# seq_item.HADDR: 4000000e 
# OUTPUT_3_PHASE_SIGNALS: TIME:555 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 555: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:555 
# OUTPUT_2_PHASE_SIGNALS: TIME:555
# UVM_INFO components/predictor.svh(403) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  e
# UVM_INFO components/predictor.svh(108) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# UVM_ERROR components/comparator.svh(90) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 555  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# 555 WHY AM I HERE NOW1?
# 555 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:565 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 565: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:565 
# OUTPUT_2_PHASE_SIGNALS: TIME:565
# UVM_INFO components/comparator.svh(82) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 565 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# UVM_INFO components/comparator.svh(87) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 565  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# OUTPUT_3_PHASE_SIGNALS: TIME:575 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 575: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:575 
# OUTPUT_2_PHASE_SIGNALS: TIME:575
# UVM_INFO components/comparator.svh(82) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 575 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# UVM_ERROR components/comparator.svh(90) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 575  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# 575 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:585 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 585: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 585 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# UVM_ERROR components/comparator.svh(90) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 585  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# OUTPUT_1_PHASE_SIGNALS: TIME:595 
# OUTPUT_2_PHASE_SIGNALS: TIME:595
# OUTPUT_3_PHASE_SIGNALS: TIME:605 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 605: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:605 
# UVM_INFO components/comparator.svh(82) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 605 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# UVM_INFO components/comparator.svh(87) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 605: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# CORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/scoreboard.svh(63) @ 605: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Scoreboard is stopping.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  319
# UVM_WARNING :    0
# UVM_ERROR :    6
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]   121
# [PREDICTOR]    68
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    43
# [SEQUENCER]     3
# [TEST_DONE]     1
# [env_h]     6
# [uvm_test_top.env_h.active_agent_h.driver_h]    40
# [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h]    40
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 605 ns  Iteration: 68  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 15:57:45 on Oct 27,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module ahb_default_slave
# -- Compiling module ahb_slave
# -- Compiling module ahb_mux
# -- Compiling module ahb_decoder
# -- Compiling module ahb_lite
# 
# Top level modules:
# 	ahb_lite
# End time: 15:57:45 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 15:57:45 on Oct 27,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling package AHB_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) AHB_lite_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(161): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(170): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(178): (vlog-2643) Unterminated string literal continues onto next line.
# -- Compiling interface inf
# -- Importing package AHB_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	top_test_uvm
# End time: 15:57:46 on Oct 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 15:57:48 on Oct 27,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+ahb_lite(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package AHB_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module ahb_lite
# -- Loading module ahb_decoder
# -- Loading module ahb_mux
# -- Loading module ahb_default_slave
# -- Loading module ahb_slave
# init_auxdbinfo(): INTERNAL ERROR: Cannot open page file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib1_0.qpg" in read mode
# Optimizing 11 design-units (inlining 0/9 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package AHB_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module ahb_slave(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# -- Optimizing module ahb_mux(fast)
# -- Optimizing module ahb_lite(fast)
# -- Optimizing module ahb_default_slave(fast)
# -- Optimizing module ahb_decoder(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 15:57:52 on Oct 27,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 5
# End time: 15:58:04 on Oct 27,2024, Elapsed time: 8:46:18
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage -solvefaildebug=2 "+UVM_TESTNAME=write_twice_test" 
# Start time: 15:58:05 on Oct 27,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.AHB_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.ahb_lite(fast)
# Loading work.ahb_decoder(fast)
# Loading work.ahb_mux(fast)
# Loading work.ahb_default_slave(fast)
# Loading work.ahb_slave(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_twice_test...
# base_test build phase
# my_test build phase
# env build phase
# my_active_agent build phase
# my_driver build phase
# Inputs monitor build phase complete.
# UVM_INFO components/sequencer.svh(24) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Build phase executed
# coverage build_phase
# Passive agent build phase complete.
# Outputs monitor build phase complete.
# UVM_INFO components/scoreboard.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Build phase completed
# my_comparator build phase
# my_predictor build phase
# my_driver connect phase
# Inputs monitor connect phase complete.
# UVM_INFO components/sequencer.svh(30) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Connect phase executed
# my_active_agent connect phase
# Outputs monitor connect phase complete.
# Passive agent connect phase complete.
# my_comparator connect phase
# my_predictor connect phase
# UVM_INFO components/scoreboard.svh(58) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Connect phase completed
# env connect phase
# my_test connect phase
# my_test connect phase
# Inputs monitor end of elaboration phase complete.
# my_monitor end_of_elaboration_phase
# Outputs monitor end of elaboration phase complete.
# Passive agent end of elaboration phase complete.
# UVM_INFO components/env.svh(97) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# UVM_INFO components/env.svh(99) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.active_agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(101) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(105) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(107) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(109) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(73) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# Passive agent run phase complete.
# coverage run_phase
# my_active_agent run phase
# UVM_INFO components/sequencer.svh(36) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Run phase started
# start of pre_body task
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 0: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 0 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 0, COMPARATOR_transaction_counter= 0
# RECIEVING PHASE: TIME: 5 WAITING FOR CONTROL PHASE TO transaction_finished
# UVM_INFO components/predictor.svh(109) @ 5: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 5 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 5: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 5  HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/outputs_monitor.svh(75) @ 155: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 155 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/comparator.svh(87) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 165: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 165 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 165 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:175 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:175 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(272) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e1, e1, c
# UVM_INFO components/predictor.svh(109) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 175: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 175  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 175: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 175 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:185 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:185 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(272) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:42, 42, c
# UVM_INFO components/predictor.svh(109) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 185: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 185 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:195 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:195 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_1_PHASE_SIGNALS: TIME:195 
# UVM_INFO components/predictor.svh(272) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:2c, 2c, 6
# UVM_INFO components/predictor.svh(109) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 195: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 195 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:205 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:205 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_2_PHASE_SIGNALS: TIME:205
# OUTPUT_1_PHASE_SIGNALS: TIME:205 
# UVM_INFO components/predictor.svh(276) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:69, 69, 4000000a
# UVM_INFO components/predictor.svh(109) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 205: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 205 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:215 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:215 ~error_to_idle
# seq_item.HADDR: 40000004 
# OUTPUT_3_PHASE_SIGNALS: TIME:215 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 215: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:215 
# OUTPUT_2_PHASE_SIGNALS: TIME:215
# UVM_INFO components/predictor.svh(276) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:3a, 3a, 40000004
# UVM_INFO components/predictor.svh(109) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# UVM_INFO components/comparator.svh(87) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 215  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 215: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# RECIEVING PHASE: TIME: 215 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:225 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:225 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:225 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 225: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:225 
# OUTPUT_2_PHASE_SIGNALS: TIME:225
# UVM_INFO components/predictor.svh(272) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:5a, 5a, 2
# UVM_INFO components/predictor.svh(109) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# UVM_INFO components/comparator.svh(87) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 225  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 225: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# RECIEVING PHASE: TIME: 225 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:235 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:235 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:235 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 235: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:235 
# OUTPUT_2_PHASE_SIGNALS: TIME:235
# UVM_INFO components/predictor.svh(272) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:ca, ca, e
# UVM_INFO components/predictor.svh(109) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# UVM_INFO components/comparator.svh(87) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 235  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 235: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# RECIEVING PHASE: TIME: 235 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:245 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:245 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:245 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 245: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:245 
# OUTPUT_2_PHASE_SIGNALS: TIME:245
# UVM_INFO components/predictor.svh(272) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8, 8, e
# UVM_INFO components/predictor.svh(109) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# UVM_INFO components/comparator.svh(87) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 245  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 245: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# RECIEVING PHASE: TIME: 245 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:255 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:255 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:255 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 255: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:255 
# OUTPUT_2_PHASE_SIGNALS: TIME:255
# UVM_INFO components/predictor.svh(272) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e, e, 2
# UVM_INFO components/predictor.svh(109) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# UVM_INFO components/comparator.svh(87) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 255  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 255: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# RECIEVING PHASE: TIME: 255 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:265 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:265 ~error_to_idle
# seq_item.HADDR: 7 
# OUTPUT_3_PHASE_SIGNALS: TIME:265 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 265: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:265 
# OUTPUT_2_PHASE_SIGNALS: TIME:265
# UVM_INFO components/predictor.svh(272) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:d7, d7, 7
# UVM_INFO components/predictor.svh(109) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# UVM_INFO components/comparator.svh(87) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 265  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# UVM_INFO components/driver.svh(64) @ 265: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# RECIEVING PHASE: TIME: 265 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:275 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:275 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:275 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 275: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:275 
# OUTPUT_2_PHASE_SIGNALS: TIME:275
# UVM_INFO components/predictor.svh(276) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:ac, ac, 4000000f
# UVM_INFO components/predictor.svh(109) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# UVM_INFO components/comparator.svh(87) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 275  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# UVM_INFO components/driver.svh(64) @ 275: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# RECIEVING PHASE: TIME: 275 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:285 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:285 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:285 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 285: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:285 
# OUTPUT_2_PHASE_SIGNALS: TIME:285
# UVM_INFO components/predictor.svh(109) @ 285: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# UVM_INFO components/comparator.svh(87) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 285  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# UVM_INFO components/driver.svh(64) @ 285: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# RECIEVING PHASE: TIME: 285 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:295 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:295 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:295 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 295: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:295 
# OUTPUT_2_PHASE_SIGNALS: TIME:295
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(109) @ 295: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# UVM_INFO components/comparator.svh(87) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 295  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# UVM_INFO components/driver.svh(64) @ 295: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# RECIEVING PHASE: TIME: 295 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:305 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:305 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:305 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 305: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:305 
# OUTPUT_2_PHASE_SIGNALS: TIME:305
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(109) @ 305: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# UVM_INFO components/comparator.svh(87) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 305  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# UVM_INFO components/driver.svh(64) @ 305: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# RECIEVING PHASE: TIME: 305 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:315 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:315 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:315 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 315: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:315 
# OUTPUT_2_PHASE_SIGNALS: TIME:315
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(109) @ 315: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# UVM_INFO components/comparator.svh(87) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 315  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 315: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# RECIEVING PHASE: TIME: 315 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:325 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:325 ~error_to_idle
# seq_item.HADDR: 40000002 
# OUTPUT_3_PHASE_SIGNALS: TIME:325 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 325: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:325 
# OUTPUT_2_PHASE_SIGNALS: TIME:325
# UVM_INFO components/predictor.svh(276) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:e9, e9, 40000002
# UVM_INFO components/predictor.svh(109) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# UVM_INFO components/comparator.svh(87) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 325  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 325: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# RECIEVING PHASE: TIME: 325 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:335 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:335 ~error_to_idle
# seq_item.HADDR: 9 
# OUTPUT_3_PHASE_SIGNALS: TIME:335 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 335: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:335 
# OUTPUT_2_PHASE_SIGNALS: TIME:335
# UVM_INFO components/predictor.svh(272) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:bf, bf, 9
# UVM_INFO components/predictor.svh(109) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# UVM_INFO components/comparator.svh(87) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 335  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 335: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# RECIEVING PHASE: TIME: 335 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:345 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:345 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:345 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 345: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:345 
# OUTPUT_2_PHASE_SIGNALS: TIME:345
# UVM_INFO components/predictor.svh(272) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8c, 8c, 2
# UVM_INFO components/predictor.svh(109) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# UVM_INFO components/comparator.svh(87) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 345  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 345: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# RECIEVING PHASE: TIME: 345 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:355 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:355 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_3_PHASE_SIGNALS: TIME:355 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 355: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:355 
# OUTPUT_2_PHASE_SIGNALS: TIME:355
# UVM_INFO components/predictor.svh(418) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:69  a
# UVM_INFO components/predictor.svh(109) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# UVM_INFO components/comparator.svh(87) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 355  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 355: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# RECIEVING PHASE: TIME: 355 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:365 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:365 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:365 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 365: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:365 
# OUTPUT_2_PHASE_SIGNALS: TIME:365
# UVM_INFO components/predictor.svh(422) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(109) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# UVM_INFO components/comparator.svh(87) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 365  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 365: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# RECIEVING PHASE: TIME: 365 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:375 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:375 ~error_to_idle
# seq_item.HADDR: 8000000c 
# OUTPUT_3_PHASE_SIGNALS: TIME:375 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 375: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:375 
# OUTPUT_2_PHASE_SIGNALS: TIME:375
# UVM_INFO components/predictor.svh(422) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  c
# UVM_INFO components/predictor.svh(109) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# UVM_INFO components/comparator.svh(87) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 375  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# start of pre_body task
# start of pre_body task
# 375 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 375: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# RECIEVING PHASE: TIME: 375 WAITING FOR CONTROL PHASE TO transaction_finished
# 375 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:385 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:385 ~error_to_idle
# seq_item.HADDR: 4 
# OUTPUT_3_PHASE_SIGNALS: TIME:385 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 385: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:385 
# OUTPUT_2_PHASE_SIGNALS: TIME:385
# UVM_INFO components/predictor.svh(414) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:x  4
# UVM_INFO components/predictor.svh(109) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# UVM_INFO components/comparator.svh(87) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 385  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, HRDATA = 69, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# start of pre_body task
# start of pre_body task
# 385 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 385: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# RECIEVING PHASE: TIME: 385 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:395 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:395 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:395 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 395: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:395 
# OUTPUT_2_PHASE_SIGNALS: TIME:395
# UVM_INFO components/predictor.svh(414) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:8c  2
# UVM_INFO components/predictor.svh(109) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HSEL: 0  HRDATA: 69  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# UVM_INFO components/comparator.svh(87) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 395  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# start of pre_body task
# start of pre_body task
# 395 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 395: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# RECIEVING PHASE: TIME: 395 WAITING FOR CONTROL PHASE TO transaction_finished
# 395 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:405 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:405 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:405 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 405: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:405 
# OUTPUT_2_PHASE_SIGNALS: TIME:405
# UVM_INFO components/predictor.svh(422) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(109) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# UVM_INFO components/comparator.svh(87) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 405  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# start of pre_body task
# start of pre_body task
# 405 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 405: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# RECIEVING PHASE: TIME: 405 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:415 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:415 ~error_to_idle
# seq_item.HADDR: c 
# OUTPUT_3_PHASE_SIGNALS: TIME:415 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 415: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:415 
# OUTPUT_2_PHASE_SIGNALS: TIME:415
# UVM_INFO components/predictor.svh(414) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:42  c
# UVM_INFO components/predictor.svh(109) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# UVM_INFO components/comparator.svh(87) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 415  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# start of pre_body task
# start of pre_body task
# 415 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 415: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# RECIEVING PHASE: TIME: 415 WAITING FOR CONTROL PHASE TO transaction_finished
# 415 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:425 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:425 ~error_to_idle
# seq_item.HADDR: 40000007 
# OUTPUT_3_PHASE_SIGNALS: TIME:425 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 425: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:425 
# OUTPUT_2_PHASE_SIGNALS: TIME:425
# UVM_INFO components/predictor.svh(418) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  7
# UVM_INFO components/predictor.svh(109) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# UVM_INFO components/comparator.svh(87) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 425  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, HRDATA = 8c, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# start of pre_body task
# start of pre_body task
# 425 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 425: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# RECIEVING PHASE: TIME: 425 WAITING FOR CONTROL PHASE TO transaction_finished
# 425 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:435 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:435 ~error_to_idle
# seq_item.HADDR: c0000005 
# OUTPUT_3_PHASE_SIGNALS: TIME:435 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 435: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:435 
# OUTPUT_2_PHASE_SIGNALS: TIME:435
# UVM_INFO components/predictor.svh(109) @ 435: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HSEL: 0  HRDATA: 8c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# UVM_INFO components/comparator.svh(87) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 435  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# start of pre_body task
# start of pre_body task
# 435 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 435: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# RECIEVING PHASE: TIME: 435 WAITING FOR CONTROL PHASE TO transaction_finished
# 435 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:445 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:445 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_3_PHASE_SIGNALS: TIME:445 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 445: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:445 
# OUTPUT_2_PHASE_SIGNALS: TIME:445
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 6--0---10
# UVM_INFO components/predictor.svh(109) @ 445: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# UVM_INFO components/comparator.svh(87) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 445  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, HRDATA = 42, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# 445 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 445: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# RECIEVING PHASE: TIME: 445 WAITING FOR CONTROL PHASE TO transaction_finished
# 445 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:455 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:455 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:455 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 455: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:455 
# OUTPUT_2_PHASE_SIGNALS: TIME:455
# UVM_INFO components/predictor.svh(418) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:ac  f
# UVM_INFO components/predictor.svh(109) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HSEL: 0  HRDATA: 42  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# UVM_INFO components/comparator.svh(87) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 455  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# UVM_INFO components/driver.svh(64) @ 455: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# RECIEVING PHASE: TIME: 455 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:465 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:465 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:465 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 465: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:465 
# OUTPUT_2_PHASE_SIGNALS: TIME:465
# UVM_INFO components/predictor.svh(109) @ 465: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# UVM_INFO components/comparator.svh(87) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 465  HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# 465 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 465: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# RECIEVING PHASE: TIME: 465 WAITING FOR CONTROL PHASE TO transaction_finished
# 465 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:475 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:475 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:475 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 475: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:475 
# OUTPUT_2_PHASE_SIGNALS: TIME:475
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(109) @ 475: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# UVM_INFO components/comparator.svh(87) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 475  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# 475 WHY AM I HERE NOW1?
# 475 WHY AM I HERE NOW2?
# UVM_INFO components/driver.svh(64) @ 475: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# RECIEVING PHASE: TIME: 475 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:485 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:485 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:485 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 485: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:485 
# OUTPUT_2_PHASE_SIGNALS: TIME:485
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(109) @ 485: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HSEL: 0  HRDATA: 2c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# UVM_ERROR components/comparator.svh(90) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 485  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# 485 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 485: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# RECIEVING PHASE: TIME: 485 WAITING FOR CONTROL PHASE TO transaction_finished
# 485 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:495 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:495 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:495 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 495: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:495 
# OUTPUT_2_PHASE_SIGNALS: TIME:495
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(109) @ 495: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# UVM_INFO components/comparator.svh(87) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 495  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, HRDATA = ac, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# UVM_INFO components/driver.svh(64) @ 495: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# RECIEVING PHASE: TIME: 495 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:505 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:505 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:505 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 505: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:505 
# OUTPUT_2_PHASE_SIGNALS: TIME:505
# UVM_INFO components/predictor.svh(418) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  5
# UVM_INFO components/predictor.svh(109) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# UVM_INFO components/comparator.svh(87) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 505  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, HRDATA = ac, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# UVM_INFO components/driver.svh(64) @ 505: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# RECIEVING PHASE: TIME: 505 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:515 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:515 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:515 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 515: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:515 
# OUTPUT_2_PHASE_SIGNALS: TIME:515
# UVM_INFO components/predictor.svh(418) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:3a  4
# UVM_INFO components/predictor.svh(109) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# UVM_INFO components/comparator.svh(87) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 515  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, HRDATA = ac, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# UVM_INFO components/driver.svh(64) @ 515: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# RECIEVING PHASE: TIME: 515 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:525 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:525 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:525 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 525: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:525 
# OUTPUT_2_PHASE_SIGNALS: TIME:525
# UVM_INFO components/predictor.svh(418) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  3
# UVM_INFO components/predictor.svh(109) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# UVM_INFO components/comparator.svh(87) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 525  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# 525 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 525: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# RECIEVING PHASE: TIME: 525 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:535 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:535 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:535 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 535: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:535 
# OUTPUT_2_PHASE_SIGNALS: TIME:535
# UVM_INFO components/predictor.svh(418) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:e9  2
# UVM_INFO components/predictor.svh(109) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# UVM_INFO components/comparator.svh(87) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 535  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# 535 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 535: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# RECIEVING PHASE: TIME: 535 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:545 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:545 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:545 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 545: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:545 
# OUTPUT_2_PHASE_SIGNALS: TIME:545
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--0---14
# UVM_INFO components/predictor.svh(109) @ 545: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# UVM_ERROR components/comparator.svh(90) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 545  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, HRDATA = 3a, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# start of pre_body task
# start of pre_body task
# 545 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 545: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# RECIEVING PHASE: TIME: 545 WAITING FOR COUNTERS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# CONTROL PHASE: TIME:555 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:555 ~error_to_idle
# seq_item.HADDR: 4000000e 
# OUTPUT_3_PHASE_SIGNALS: TIME:555 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 555: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:555 
# OUTPUT_2_PHASE_SIGNALS: TIME:555
# UVM_INFO components/predictor.svh(418) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  e
# UVM_INFO components/predictor.svh(109) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# UVM_ERROR components/comparator.svh(90) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 555  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# 555 WHY AM I HERE NOW1?
# 555 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:565 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 565: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:565 
# OUTPUT_2_PHASE_SIGNALS: TIME:565
# UVM_INFO components/comparator.svh(82) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 565 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# UVM_INFO components/comparator.svh(87) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 565  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# OUTPUT_3_PHASE_SIGNALS: TIME:575 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 575: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:575 
# OUTPUT_2_PHASE_SIGNALS: TIME:575
# UVM_INFO components/comparator.svh(82) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 575 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# UVM_ERROR components/comparator.svh(90) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 575  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# 575 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:585 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 585: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 585 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# UVM_ERROR components/comparator.svh(90) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 585  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# OUTPUT_1_PHASE_SIGNALS: TIME:595 
# OUTPUT_2_PHASE_SIGNALS: TIME:595
# OUTPUT_3_PHASE_SIGNALS: TIME:605 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 605: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:605 
# UVM_INFO components/comparator.svh(82) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 605 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# UVM_INFO components/comparator.svh(87) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 605: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# CORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/scoreboard.svh(63) @ 605: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Scoreboard is stopping.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  320
# UVM_WARNING :    0
# UVM_ERROR :    5
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]   121
# [PREDICTOR]    68
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    43
# [SEQUENCER]     3
# [TEST_DONE]     1
# [env_h]     6
# [uvm_test_top.env_h.active_agent_h.driver_h]    40
# [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h]    40
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 605 ns  Iteration: 68  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:31:42 on Oct 27,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module ahb_default_slave
# -- Compiling module ahb_slave
# -- Compiling module ahb_mux
# -- Compiling module ahb_decoder
# -- Compiling module ahb_lite
# 
# Top level modules:
# 	ahb_lite
# End time: 18:31:42 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:31:42 on Oct 27,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling package AHB_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) AHB_lite_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(161): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(170): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(178): (vlog-2643) Unterminated string literal continues onto next line.
# -- Compiling interface inf
# -- Importing package AHB_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	top_test_uvm
# End time: 18:31:43 on Oct 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:31:44 on Oct 27,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+ahb_lite(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package AHB_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module ahb_lite
# -- Loading module ahb_decoder
# -- Loading module ahb_mux
# -- Loading module ahb_default_slave
# -- Loading module ahb_slave
# Optimizing 11 design-units (inlining 0/9 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package AHB_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module ahb_slave(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# -- Optimizing module ahb_mux(fast)
# -- Optimizing module ahb_lite(fast)
# -- Optimizing module ahb_default_slave(fast)
# -- Optimizing module ahb_decoder(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 18:31:52 on Oct 27,2024, Elapsed time: 0:00:08
# Errors: 0, Warnings: 5
# End time: 18:32:15 on Oct 27,2024, Elapsed time: 2:34:10
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage -solvefaildebug=2 "+UVM_TESTNAME=write_twice_test" 
# Start time: 18:32:18 on Oct 27,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.AHB_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.ahb_lite(fast)
# Loading work.ahb_decoder(fast)
# Loading work.ahb_mux(fast)
# Loading work.ahb_default_slave(fast)
# Loading work.ahb_slave(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_twice_test...
# base_test build phase
# my_test build phase
# env build phase
# my_active_agent build phase
# my_driver build phase
# Inputs monitor build phase complete.
# UVM_INFO components/sequencer.svh(24) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Build phase executed
# coverage build_phase
# Passive agent build phase complete.
# Outputs monitor build phase complete.
# UVM_INFO components/scoreboard.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Build phase completed
# my_comparator build phase
# my_predictor build phase
# my_driver connect phase
# Inputs monitor connect phase complete.
# UVM_INFO components/sequencer.svh(30) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Connect phase executed
# my_active_agent connect phase
# Outputs monitor connect phase complete.
# Passive agent connect phase complete.
# my_comparator connect phase
# my_predictor connect phase
# UVM_INFO components/scoreboard.svh(58) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Connect phase completed
# env connect phase
# my_test connect phase
# my_test connect phase
# Inputs monitor end of elaboration phase complete.
# my_monitor end_of_elaboration_phase
# Outputs monitor end of elaboration phase complete.
# Passive agent end of elaboration phase complete.
# UVM_INFO components/env.svh(97) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# UVM_INFO components/env.svh(99) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.active_agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(101) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(105) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(107) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(109) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(73) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# Passive agent run phase complete.
# coverage run_phase
# my_active_agent run phase
# UVM_INFO components/sequencer.svh(36) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Run phase started
# start of pre_body task
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 0: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 0 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 0, COMPARATOR_transaction_counter= 0
# RECIEVING PHASE: TIME: 5 WAITING FOR CONTROL PHASE TO transaction_finished
# UVM_INFO components/predictor.svh(109) @ 5: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 5 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 5: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 5  HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/outputs_monitor.svh(75) @ 155: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 155 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/comparator.svh(87) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 165: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 165 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 165 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:175 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:175 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(273) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e1, e1, c
# UVM_INFO components/predictor.svh(109) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 175: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 175  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 175: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 175 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:185 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:185 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(273) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:42, 42, c
# UVM_INFO components/predictor.svh(109) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 185: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 185 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:195 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:195 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_1_PHASE_SIGNALS: TIME:195 
# UVM_INFO components/predictor.svh(273) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:2c, 2c, 6
# UVM_INFO components/predictor.svh(109) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 195: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 195 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:205 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:205 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_2_PHASE_SIGNALS: TIME:205
# OUTPUT_1_PHASE_SIGNALS: TIME:205 
# UVM_INFO components/predictor.svh(277) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:69, 69, 4000000a
# UVM_INFO components/predictor.svh(109) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 205: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 205 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:215 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:215 ~error_to_idle
# seq_item.HADDR: 40000004 
# OUTPUT_3_PHASE_SIGNALS: TIME:215 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 215: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:215 
# OUTPUT_2_PHASE_SIGNALS: TIME:215
# UVM_INFO components/predictor.svh(277) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:3a, 3a, 40000004
# UVM_INFO components/predictor.svh(109) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# UVM_INFO components/comparator.svh(87) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 215  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 215: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# RECIEVING PHASE: TIME: 215 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:225 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:225 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:225 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 225: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:225 
# OUTPUT_2_PHASE_SIGNALS: TIME:225
# UVM_INFO components/predictor.svh(273) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:5a, 5a, 2
# UVM_INFO components/predictor.svh(109) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# UVM_INFO components/comparator.svh(87) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 225  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 225: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# RECIEVING PHASE: TIME: 225 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:235 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:235 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:235 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 235: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:235 
# OUTPUT_2_PHASE_SIGNALS: TIME:235
# UVM_INFO components/predictor.svh(273) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:ca, ca, e
# UVM_INFO components/predictor.svh(109) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# UVM_INFO components/comparator.svh(87) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 235  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 235: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# RECIEVING PHASE: TIME: 235 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:245 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:245 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:245 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 245: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:245 
# OUTPUT_2_PHASE_SIGNALS: TIME:245
# UVM_INFO components/predictor.svh(273) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8, 8, e
# UVM_INFO components/predictor.svh(109) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# UVM_INFO components/comparator.svh(87) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 245  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 245: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# RECIEVING PHASE: TIME: 245 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:255 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:255 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:255 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 255: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:255 
# OUTPUT_2_PHASE_SIGNALS: TIME:255
# UVM_INFO components/predictor.svh(273) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e, e, 2
# UVM_INFO components/predictor.svh(109) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# UVM_INFO components/comparator.svh(87) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 255  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 255: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# RECIEVING PHASE: TIME: 255 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:265 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:265 ~error_to_idle
# seq_item.HADDR: 7 
# OUTPUT_3_PHASE_SIGNALS: TIME:265 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 265: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:265 
# OUTPUT_2_PHASE_SIGNALS: TIME:265
# UVM_INFO components/predictor.svh(273) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:d7, d7, 7
# UVM_INFO components/predictor.svh(109) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# UVM_INFO components/comparator.svh(87) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 265  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# UVM_INFO components/driver.svh(64) @ 265: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# RECIEVING PHASE: TIME: 265 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:275 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:275 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:275 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 275: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:275 
# OUTPUT_2_PHASE_SIGNALS: TIME:275
# UVM_INFO components/predictor.svh(277) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:ac, ac, 4000000f
# UVM_INFO components/predictor.svh(109) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# UVM_INFO components/comparator.svh(87) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 275  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# UVM_INFO components/driver.svh(64) @ 275: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# RECIEVING PHASE: TIME: 275 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:285 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:285 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:285 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 285: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:285 
# OUTPUT_2_PHASE_SIGNALS: TIME:285
# UVM_INFO components/predictor.svh(109) @ 285: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# UVM_INFO components/comparator.svh(87) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 285  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# UVM_INFO components/driver.svh(64) @ 285: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# RECIEVING PHASE: TIME: 285 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:295 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:295 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:295 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 295: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:295 
# OUTPUT_2_PHASE_SIGNALS: TIME:295
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(109) @ 295: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# UVM_INFO components/comparator.svh(87) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 295  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# UVM_INFO components/driver.svh(64) @ 295: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# RECIEVING PHASE: TIME: 295 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:305 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:305 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:305 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 305: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:305 
# OUTPUT_2_PHASE_SIGNALS: TIME:305
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(109) @ 305: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# UVM_INFO components/comparator.svh(87) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 305  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# UVM_INFO components/driver.svh(64) @ 305: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# RECIEVING PHASE: TIME: 305 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:315 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:315 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:315 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 315: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:315 
# OUTPUT_2_PHASE_SIGNALS: TIME:315
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(109) @ 315: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# UVM_INFO components/comparator.svh(87) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 315  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 315: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# RECIEVING PHASE: TIME: 315 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:325 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:325 ~error_to_idle
# seq_item.HADDR: 40000002 
# OUTPUT_3_PHASE_SIGNALS: TIME:325 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 325: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:325 
# OUTPUT_2_PHASE_SIGNALS: TIME:325
# UVM_INFO components/predictor.svh(277) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:e9, e9, 40000002
# UVM_INFO components/predictor.svh(109) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# UVM_INFO components/comparator.svh(87) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 325  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 325: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# RECIEVING PHASE: TIME: 325 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:335 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:335 ~error_to_idle
# seq_item.HADDR: 9 
# OUTPUT_3_PHASE_SIGNALS: TIME:335 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 335: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:335 
# OUTPUT_2_PHASE_SIGNALS: TIME:335
# UVM_INFO components/predictor.svh(273) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:bf, bf, 9
# UVM_INFO components/predictor.svh(109) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# UVM_INFO components/comparator.svh(87) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 335  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 335: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# RECIEVING PHASE: TIME: 335 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:345 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:345 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:345 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 345: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:345 
# OUTPUT_2_PHASE_SIGNALS: TIME:345
# UVM_INFO components/predictor.svh(273) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8c, 8c, 2
# UVM_INFO components/predictor.svh(109) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# UVM_INFO components/comparator.svh(87) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 345  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 345: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# RECIEVING PHASE: TIME: 345 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:355 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:355 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_3_PHASE_SIGNALS: TIME:355 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 355: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:355 
# OUTPUT_2_PHASE_SIGNALS: TIME:355
# UVM_INFO components/predictor.svh(420) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:69  a
# UVM_INFO components/predictor.svh(109) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# UVM_INFO components/comparator.svh(87) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 355  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 355: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# RECIEVING PHASE: TIME: 355 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:365 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:365 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:365 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 365: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:365 
# OUTPUT_2_PHASE_SIGNALS: TIME:365
# UVM_INFO components/predictor.svh(424) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(109) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# UVM_INFO components/comparator.svh(87) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 365  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 365: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# RECIEVING PHASE: TIME: 365 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:375 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:375 ~error_to_idle
# seq_item.HADDR: 8000000c 
# OUTPUT_3_PHASE_SIGNALS: TIME:375 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 375: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:375 
# OUTPUT_2_PHASE_SIGNALS: TIME:375
# UVM_INFO components/predictor.svh(424) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  c
# UVM_INFO components/predictor.svh(109) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# UVM_INFO components/comparator.svh(87) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 375  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# start of pre_body task
# start of pre_body task
# 375 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 375: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# RECIEVING PHASE: TIME: 375 WAITING FOR CONTROL PHASE TO transaction_finished
# 375 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:385 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:385 ~error_to_idle
# seq_item.HADDR: 4 
# OUTPUT_3_PHASE_SIGNALS: TIME:385 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 385: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:385 
# OUTPUT_2_PHASE_SIGNALS: TIME:385
# UVM_INFO components/predictor.svh(416) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:x  4
# UVM_INFO components/predictor.svh(109) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# UVM_INFO components/comparator.svh(87) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 385  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, HRDATA = 69, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# start of pre_body task
# start of pre_body task
# 385 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 385: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# RECIEVING PHASE: TIME: 385 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:395 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:395 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:395 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 395: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:395 
# OUTPUT_2_PHASE_SIGNALS: TIME:395
# UVM_INFO components/predictor.svh(416) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:8c  2
# UVM_INFO components/predictor.svh(109) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HSEL: 0  HRDATA: 69  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# UVM_INFO components/comparator.svh(87) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 395  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# start of pre_body task
# start of pre_body task
# 395 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 395: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# RECIEVING PHASE: TIME: 395 WAITING FOR CONTROL PHASE TO transaction_finished
# 395 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:405 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:405 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:405 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 405: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:405 
# OUTPUT_2_PHASE_SIGNALS: TIME:405
# UVM_INFO components/predictor.svh(424) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(109) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# UVM_INFO components/comparator.svh(87) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 405  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# start of pre_body task
# start of pre_body task
# 405 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 405: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# RECIEVING PHASE: TIME: 405 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:415 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:415 ~error_to_idle
# seq_item.HADDR: c 
# OUTPUT_3_PHASE_SIGNALS: TIME:415 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 415: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:415 
# OUTPUT_2_PHASE_SIGNALS: TIME:415
# UVM_INFO components/predictor.svh(416) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:42  c
# UVM_INFO components/predictor.svh(109) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# UVM_INFO components/comparator.svh(87) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 415  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# start of pre_body task
# start of pre_body task
# 415 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 415: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# RECIEVING PHASE: TIME: 415 WAITING FOR CONTROL PHASE TO transaction_finished
# 415 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:425 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:425 ~error_to_idle
# seq_item.HADDR: 40000007 
# OUTPUT_3_PHASE_SIGNALS: TIME:425 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 425: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:425 
# OUTPUT_2_PHASE_SIGNALS: TIME:425
# UVM_INFO components/predictor.svh(420) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  7
# UVM_INFO components/predictor.svh(109) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# UVM_INFO components/comparator.svh(87) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 425  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, HRDATA = 8c, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# start of pre_body task
# start of pre_body task
# 425 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 425: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# RECIEVING PHASE: TIME: 425 WAITING FOR CONTROL PHASE TO transaction_finished
# 425 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:435 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:435 ~error_to_idle
# seq_item.HADDR: c0000005 
# OUTPUT_3_PHASE_SIGNALS: TIME:435 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 435: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:435 
# OUTPUT_2_PHASE_SIGNALS: TIME:435
# UVM_INFO components/predictor.svh(109) @ 435: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HSEL: 0  HRDATA: 8c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# UVM_INFO components/comparator.svh(87) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 435  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# start of pre_body task
# start of pre_body task
# 435 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 435: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# RECIEVING PHASE: TIME: 435 WAITING FOR CONTROL PHASE TO transaction_finished
# 435 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:445 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:445 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_3_PHASE_SIGNALS: TIME:445 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 445: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:445 
# OUTPUT_2_PHASE_SIGNALS: TIME:445
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 6--0---10
# UVM_INFO components/predictor.svh(109) @ 445: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# UVM_INFO components/comparator.svh(87) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 445  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, HRDATA = 42, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# 445 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 445: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# RECIEVING PHASE: TIME: 445 WAITING FOR CONTROL PHASE TO transaction_finished
# 445 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:455 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:455 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:455 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 455: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:455 
# OUTPUT_2_PHASE_SIGNALS: TIME:455
# UVM_INFO components/predictor.svh(420) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:ac  f
# UVM_INFO components/predictor.svh(109) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HSEL: 0  HRDATA: 42  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# UVM_INFO components/comparator.svh(87) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 455  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# UVM_INFO components/driver.svh(64) @ 455: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# RECIEVING PHASE: TIME: 455 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:465 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:465 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:465 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 465: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:465 
# OUTPUT_2_PHASE_SIGNALS: TIME:465
# UVM_INFO components/predictor.svh(109) @ 465: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# UVM_INFO components/comparator.svh(87) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 465  HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# 465 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 465: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# RECIEVING PHASE: TIME: 465 WAITING FOR CONTROL PHASE TO transaction_finished
# 465 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:475 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:475 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:475 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 475: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:475 
# OUTPUT_2_PHASE_SIGNALS: TIME:475
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(109) @ 475: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# UVM_INFO components/comparator.svh(87) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 475  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# 475 WHY AM I HERE NOW1?
# 475 WHY AM I HERE NOW2?
# UVM_INFO components/driver.svh(64) @ 475: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# RECIEVING PHASE: TIME: 475 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:485 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:485 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:485 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 485: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:485 
# OUTPUT_2_PHASE_SIGNALS: TIME:485
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(109) @ 485: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HSEL: 0  HRDATA: 2c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# UVM_ERROR components/comparator.svh(90) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 485  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# 485 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 485: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# RECIEVING PHASE: TIME: 485 WAITING FOR CONTROL PHASE TO transaction_finished
# 485 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:495 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:495 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:495 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 495: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:495 
# OUTPUT_2_PHASE_SIGNALS: TIME:495
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(109) @ 495: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# UVM_INFO components/comparator.svh(87) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 495  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, HRDATA = ac, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# UVM_INFO components/driver.svh(64) @ 495: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# RECIEVING PHASE: TIME: 495 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:505 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:505 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:505 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 505: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:505 
# OUTPUT_2_PHASE_SIGNALS: TIME:505
# UVM_INFO components/predictor.svh(420) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  5
# UVM_INFO components/predictor.svh(109) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# UVM_INFO components/comparator.svh(87) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 505  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, HRDATA = ac, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# UVM_INFO components/driver.svh(64) @ 505: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# RECIEVING PHASE: TIME: 505 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:515 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:515 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:515 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 515: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:515 
# OUTPUT_2_PHASE_SIGNALS: TIME:515
# UVM_INFO components/predictor.svh(420) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:3a  4
# UVM_INFO components/predictor.svh(109) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# UVM_INFO components/comparator.svh(87) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 515  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, HRDATA = ac, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# UVM_INFO components/driver.svh(64) @ 515: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# RECIEVING PHASE: TIME: 515 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:525 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:525 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:525 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 525: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:525 
# OUTPUT_2_PHASE_SIGNALS: TIME:525
# UVM_INFO components/predictor.svh(420) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  3
# UVM_INFO components/predictor.svh(109) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# UVM_INFO components/comparator.svh(87) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 525  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# 525 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 525: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# RECIEVING PHASE: TIME: 525 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:535 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:535 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:535 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 535: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:535 
# OUTPUT_2_PHASE_SIGNALS: TIME:535
# UVM_INFO components/predictor.svh(420) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:e9  2
# UVM_INFO components/predictor.svh(109) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# UVM_INFO components/comparator.svh(87) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 535  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# 535 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 535: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# RECIEVING PHASE: TIME: 535 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:545 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:545 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:545 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 545: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:545 
# OUTPUT_2_PHASE_SIGNALS: TIME:545
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--0---14
# UVM_INFO components/predictor.svh(109) @ 545: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# UVM_ERROR components/comparator.svh(90) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 545  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, HRDATA = 3a, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# start of pre_body task
# start of pre_body task
# 545 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 545: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# RECIEVING PHASE: TIME: 545 WAITING FOR COUNTERS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# CONTROL PHASE: TIME:555 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:555 ~error_to_idle
# seq_item.HADDR: 4000000e 
# OUTPUT_3_PHASE_SIGNALS: TIME:555 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 555: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:555 
# OUTPUT_2_PHASE_SIGNALS: TIME:555
# UVM_INFO components/predictor.svh(420) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  e
# UVM_INFO components/predictor.svh(109) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# UVM_ERROR components/comparator.svh(90) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 555  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# 555 WHY AM I HERE NOW1?
# 555 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:565 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 565: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:565 
# OUTPUT_2_PHASE_SIGNALS: TIME:565
# UVM_INFO components/comparator.svh(82) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 565 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# UVM_INFO components/comparator.svh(87) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 565  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# OUTPUT_3_PHASE_SIGNALS: TIME:575 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 575: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:575 
# OUTPUT_2_PHASE_SIGNALS: TIME:575
# UVM_INFO components/comparator.svh(82) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 575 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# UVM_ERROR components/comparator.svh(90) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 575  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# 575 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:585 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 585: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 585 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# UVM_ERROR components/comparator.svh(90) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 585  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# OUTPUT_1_PHASE_SIGNALS: TIME:595 
# OUTPUT_2_PHASE_SIGNALS: TIME:595
# OUTPUT_3_PHASE_SIGNALS: TIME:605 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 605: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:605 
# UVM_INFO components/comparator.svh(82) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 605 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# UVM_INFO components/comparator.svh(87) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 605: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# CORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/scoreboard.svh(63) @ 605: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Scoreboard is stopping.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  320
# UVM_WARNING :    0
# UVM_ERROR :    5
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]   121
# [PREDICTOR]    68
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    43
# [SEQUENCER]     3
# [TEST_DONE]     1
# [env_h]     6
# [uvm_test_top.env_h.active_agent_h.driver_h]    40
# [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h]    40
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 605 ns  Iteration: 68  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:41:35 on Oct 27,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module ahb_default_slave
# -- Compiling module ahb_slave
# -- Compiling module ahb_mux
# -- Compiling module ahb_decoder
# -- Compiling module ahb_lite
# 
# Top level modules:
# 	ahb_lite
# End time: 19:41:35 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:41:35 on Oct 27,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling package AHB_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) AHB_lite_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(161): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(170): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(178): (vlog-2643) Unterminated string literal continues onto next line.
# -- Compiling interface inf
# -- Importing package AHB_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	top_test_uvm
# End time: 19:41:36 on Oct 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:41:38 on Oct 27,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+ahb_lite(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package AHB_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module ahb_lite
# -- Loading module ahb_decoder
# -- Loading module ahb_mux
# -- Loading module ahb_default_slave
# -- Loading module ahb_slave
# init_auxdbinfo(): INTERNAL ERROR: Cannot open page file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib1_0.qpg" in read mode
# Optimizing 11 design-units (inlining 0/9 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package AHB_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module ahb_slave(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# -- Optimizing module ahb_mux(fast)
# -- Optimizing module ahb_lite(fast)
# -- Optimizing module ahb_default_slave(fast)
# -- Optimizing module ahb_decoder(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 19:41:44 on Oct 27,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 5
# End time: 19:42:01 on Oct 27,2024, Elapsed time: 1:09:43
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage -solvefaildebug=2 "+UVM_TESTNAME=write_twice_test" 
# Start time: 19:42:03 on Oct 27,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.AHB_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.ahb_lite(fast)
# Loading work.ahb_decoder(fast)
# Loading work.ahb_mux(fast)
# Loading work.ahb_default_slave(fast)
# Loading work.ahb_slave(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_twice_test...
# base_test build phase
# my_test build phase
# env build phase
# my_active_agent build phase
# my_driver build phase
# Inputs monitor build phase complete.
# UVM_INFO components/sequencer.svh(24) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Build phase executed
# coverage build_phase
# Passive agent build phase complete.
# Outputs monitor build phase complete.
# UVM_INFO components/scoreboard.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Build phase completed
# my_comparator build phase
# my_predictor build phase
# my_driver connect phase
# Inputs monitor connect phase complete.
# UVM_INFO components/sequencer.svh(30) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Connect phase executed
# my_active_agent connect phase
# Outputs monitor connect phase complete.
# Passive agent connect phase complete.
# my_comparator connect phase
# my_predictor connect phase
# UVM_INFO components/scoreboard.svh(58) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Connect phase completed
# env connect phase
# my_test connect phase
# my_test connect phase
# Inputs monitor end of elaboration phase complete.
# my_monitor end_of_elaboration_phase
# Outputs monitor end of elaboration phase complete.
# Passive agent end of elaboration phase complete.
# UVM_INFO components/env.svh(97) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# UVM_INFO components/env.svh(99) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.active_agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(101) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(105) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(107) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(109) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(73) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# Passive agent run phase complete.
# coverage run_phase
# my_active_agent run phase
# UVM_INFO components/sequencer.svh(36) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Run phase started
# start of pre_body task
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 0: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 0 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 0, COMPARATOR_transaction_counter= 0
# RECIEVING PHASE: TIME: 5 WAITING FOR CONTROL PHASE TO transaction_finished
# UVM_INFO components/predictor.svh(109) @ 5: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 5 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 5: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 5  HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/outputs_monitor.svh(75) @ 155: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 155 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/comparator.svh(87) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 165: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 165 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 165 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:175 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:175 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(273) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e1, e1, c
# UVM_INFO components/predictor.svh(109) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 175: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 175  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 175: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 175 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:185 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:185 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(273) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:42, 42, c
# UVM_INFO components/predictor.svh(109) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 185: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 185 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:195 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:195 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_1_PHASE_SIGNALS: TIME:195 
# UVM_INFO components/predictor.svh(273) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:2c, 2c, 6
# UVM_INFO components/predictor.svh(109) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 195: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 195 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:205 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:205 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_2_PHASE_SIGNALS: TIME:205
# OUTPUT_1_PHASE_SIGNALS: TIME:205 
# UVM_INFO components/predictor.svh(277) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:69, 69, 4000000a
# UVM_INFO components/predictor.svh(109) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 205: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 205 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:215 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:215 ~error_to_idle
# seq_item.HADDR: 40000004 
# OUTPUT_3_PHASE_SIGNALS: TIME:215 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 215: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:215 
# OUTPUT_2_PHASE_SIGNALS: TIME:215
# UVM_INFO components/predictor.svh(277) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:3a, 3a, 40000004
# UVM_INFO components/predictor.svh(109) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# UVM_INFO components/comparator.svh(87) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 215  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 215: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# RECIEVING PHASE: TIME: 215 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:225 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:225 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:225 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 225: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:225 
# OUTPUT_2_PHASE_SIGNALS: TIME:225
# UVM_INFO components/predictor.svh(273) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:5a, 5a, 2
# UVM_INFO components/predictor.svh(109) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# UVM_INFO components/comparator.svh(87) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 225  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 225: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# RECIEVING PHASE: TIME: 225 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:235 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:235 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:235 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 235: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:235 
# OUTPUT_2_PHASE_SIGNALS: TIME:235
# UVM_INFO components/predictor.svh(273) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:ca, ca, e
# UVM_INFO components/predictor.svh(109) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# UVM_INFO components/comparator.svh(87) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 235  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 235: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# RECIEVING PHASE: TIME: 235 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:245 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:245 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:245 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 245: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:245 
# OUTPUT_2_PHASE_SIGNALS: TIME:245
# UVM_INFO components/predictor.svh(273) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8, 8, e
# UVM_INFO components/predictor.svh(109) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# UVM_INFO components/comparator.svh(87) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 245  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 245: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# RECIEVING PHASE: TIME: 245 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:255 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:255 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:255 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 255: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:255 
# OUTPUT_2_PHASE_SIGNALS: TIME:255
# UVM_INFO components/predictor.svh(273) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e, e, 2
# UVM_INFO components/predictor.svh(109) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# UVM_INFO components/comparator.svh(87) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 255  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 255: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# RECIEVING PHASE: TIME: 255 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:265 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:265 ~error_to_idle
# seq_item.HADDR: 7 
# OUTPUT_3_PHASE_SIGNALS: TIME:265 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 265: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:265 
# OUTPUT_2_PHASE_SIGNALS: TIME:265
# UVM_INFO components/predictor.svh(273) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:d7, d7, 7
# UVM_INFO components/predictor.svh(109) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# UVM_INFO components/comparator.svh(87) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 265  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# UVM_INFO components/driver.svh(64) @ 265: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# RECIEVING PHASE: TIME: 265 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:275 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:275 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:275 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 275: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:275 
# OUTPUT_2_PHASE_SIGNALS: TIME:275
# UVM_INFO components/predictor.svh(277) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:ac, ac, 4000000f
# UVM_INFO components/predictor.svh(109) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# UVM_INFO components/comparator.svh(87) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 275  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# UVM_INFO components/driver.svh(64) @ 275: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# RECIEVING PHASE: TIME: 275 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:285 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:285 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:285 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 285: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:285 
# OUTPUT_2_PHASE_SIGNALS: TIME:285
# UVM_INFO components/predictor.svh(109) @ 285: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# UVM_INFO components/comparator.svh(87) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 285  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# UVM_INFO components/driver.svh(64) @ 285: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# RECIEVING PHASE: TIME: 285 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:295 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:295 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:295 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 295: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:295 
# OUTPUT_2_PHASE_SIGNALS: TIME:295
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(109) @ 295: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# UVM_INFO components/comparator.svh(87) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 295  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# UVM_INFO components/driver.svh(64) @ 295: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# RECIEVING PHASE: TIME: 295 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:305 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:305 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:305 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 305: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:305 
# OUTPUT_2_PHASE_SIGNALS: TIME:305
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(109) @ 305: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# UVM_INFO components/comparator.svh(87) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 305  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# UVM_INFO components/driver.svh(64) @ 305: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# RECIEVING PHASE: TIME: 305 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:315 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:315 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:315 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 315: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:315 
# OUTPUT_2_PHASE_SIGNALS: TIME:315
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(109) @ 315: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# UVM_INFO components/comparator.svh(87) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 315  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 315: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# RECIEVING PHASE: TIME: 315 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:325 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:325 ~error_to_idle
# seq_item.HADDR: 40000002 
# OUTPUT_3_PHASE_SIGNALS: TIME:325 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 325: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:325 
# OUTPUT_2_PHASE_SIGNALS: TIME:325
# UVM_INFO components/predictor.svh(277) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:e9, e9, 40000002
# UVM_INFO components/predictor.svh(109) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# UVM_INFO components/comparator.svh(87) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 325  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 325: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# RECIEVING PHASE: TIME: 325 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:335 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:335 ~error_to_idle
# seq_item.HADDR: 9 
# OUTPUT_3_PHASE_SIGNALS: TIME:335 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 335: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:335 
# OUTPUT_2_PHASE_SIGNALS: TIME:335
# UVM_INFO components/predictor.svh(273) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:bf, bf, 9
# UVM_INFO components/predictor.svh(109) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# UVM_INFO components/comparator.svh(87) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 335  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 335: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# RECIEVING PHASE: TIME: 335 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:345 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:345 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:345 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 345: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:345 
# OUTPUT_2_PHASE_SIGNALS: TIME:345
# UVM_INFO components/predictor.svh(273) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8c, 8c, 2
# UVM_INFO components/predictor.svh(109) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# UVM_INFO components/comparator.svh(87) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 345  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 345: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# RECIEVING PHASE: TIME: 345 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:355 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:355 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_3_PHASE_SIGNALS: TIME:355 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 355: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:355 
# OUTPUT_2_PHASE_SIGNALS: TIME:355
# UVM_INFO components/predictor.svh(420) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:69  a
# UVM_INFO components/predictor.svh(109) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# UVM_INFO components/comparator.svh(87) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 355  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 355: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# RECIEVING PHASE: TIME: 355 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:365 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:365 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:365 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 365: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:365 
# OUTPUT_2_PHASE_SIGNALS: TIME:365
# UVM_INFO components/predictor.svh(424) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(109) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# UVM_INFO components/comparator.svh(87) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 365  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 365: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# RECIEVING PHASE: TIME: 365 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:375 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:375 ~error_to_idle
# seq_item.HADDR: 8000000c 
# OUTPUT_3_PHASE_SIGNALS: TIME:375 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 375: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:375 
# OUTPUT_2_PHASE_SIGNALS: TIME:375
# UVM_INFO components/predictor.svh(424) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  c
# UVM_INFO components/predictor.svh(109) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# UVM_INFO components/comparator.svh(87) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 375  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# start of pre_body task
# start of pre_body task
# 375 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 375: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# RECIEVING PHASE: TIME: 375 WAITING FOR CONTROL PHASE TO transaction_finished
# 375 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:385 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:385 ~error_to_idle
# seq_item.HADDR: 4 
# OUTPUT_3_PHASE_SIGNALS: TIME:385 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 385: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:385 
# OUTPUT_2_PHASE_SIGNALS: TIME:385
# UVM_INFO components/predictor.svh(416) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:x  4
# UVM_INFO components/predictor.svh(109) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# UVM_INFO components/comparator.svh(87) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 385  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, HRDATA = 69, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# start of pre_body task
# start of pre_body task
# 385 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 385: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# RECIEVING PHASE: TIME: 385 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:395 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:395 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:395 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 395: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:395 
# OUTPUT_2_PHASE_SIGNALS: TIME:395
# UVM_INFO components/predictor.svh(416) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:8c  2
# UVM_INFO components/predictor.svh(109) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HSEL: 0  HRDATA: 69  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# UVM_INFO components/comparator.svh(87) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 395  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# start of pre_body task
# start of pre_body task
# 395 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 395: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# RECIEVING PHASE: TIME: 395 WAITING FOR CONTROL PHASE TO transaction_finished
# 395 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:405 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:405 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:405 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 405: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:405 
# OUTPUT_2_PHASE_SIGNALS: TIME:405
# UVM_INFO components/predictor.svh(424) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(109) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# UVM_INFO components/comparator.svh(87) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 405  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# start of pre_body task
# start of pre_body task
# 405 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 405: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# RECIEVING PHASE: TIME: 405 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:415 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:415 ~error_to_idle
# seq_item.HADDR: c 
# OUTPUT_3_PHASE_SIGNALS: TIME:415 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 415: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:415 
# OUTPUT_2_PHASE_SIGNALS: TIME:415
# UVM_INFO components/predictor.svh(416) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:42  c
# UVM_INFO components/predictor.svh(109) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# UVM_INFO components/comparator.svh(87) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 415  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# start of pre_body task
# start of pre_body task
# 415 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 415: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# RECIEVING PHASE: TIME: 415 WAITING FOR CONTROL PHASE TO transaction_finished
# 415 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:425 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:425 ~error_to_idle
# seq_item.HADDR: 40000007 
# OUTPUT_3_PHASE_SIGNALS: TIME:425 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 425: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:425 
# OUTPUT_2_PHASE_SIGNALS: TIME:425
# UVM_INFO components/predictor.svh(420) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  7
# UVM_INFO components/predictor.svh(109) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# UVM_INFO components/comparator.svh(87) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 425  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, HRDATA = 8c, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# start of pre_body task
# start of pre_body task
# 425 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 425: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# RECIEVING PHASE: TIME: 425 WAITING FOR CONTROL PHASE TO transaction_finished
# 425 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:435 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:435 ~error_to_idle
# seq_item.HADDR: c0000005 
# OUTPUT_3_PHASE_SIGNALS: TIME:435 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 435: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:435 
# OUTPUT_2_PHASE_SIGNALS: TIME:435
# UVM_INFO components/predictor.svh(109) @ 435: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HSEL: 0  HRDATA: 8c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# UVM_INFO components/comparator.svh(87) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 435  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# start of pre_body task
# start of pre_body task
# 435 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 435: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# RECIEVING PHASE: TIME: 435 WAITING FOR CONTROL PHASE TO transaction_finished
# 435 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:445 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:445 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_3_PHASE_SIGNALS: TIME:445 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 445: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:445 
# OUTPUT_2_PHASE_SIGNALS: TIME:445
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 6--0---10
# UVM_INFO components/predictor.svh(109) @ 445: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# UVM_INFO components/comparator.svh(87) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 445  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, HRDATA = 42, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# 445 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 445: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# RECIEVING PHASE: TIME: 445 WAITING FOR CONTROL PHASE TO transaction_finished
# 445 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:455 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:455 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:455 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 455: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:455 
# OUTPUT_2_PHASE_SIGNALS: TIME:455
# UVM_INFO components/predictor.svh(420) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:ac  f
# UVM_INFO components/predictor.svh(109) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HSEL: 0  HRDATA: 42  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# UVM_INFO components/comparator.svh(87) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 455  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# UVM_INFO components/driver.svh(64) @ 455: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# RECIEVING PHASE: TIME: 455 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:465 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:465 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:465 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 465: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:465 
# OUTPUT_2_PHASE_SIGNALS: TIME:465
# UVM_INFO components/predictor.svh(109) @ 465: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# UVM_INFO components/comparator.svh(87) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 465  HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# 465 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 465: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# RECIEVING PHASE: TIME: 465 WAITING FOR CONTROL PHASE TO transaction_finished
# 465 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:475 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:475 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:475 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 475: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:475 
# OUTPUT_2_PHASE_SIGNALS: TIME:475
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(109) @ 475: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# UVM_INFO components/comparator.svh(87) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 475  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# 475 WHY AM I HERE NOW1?
# 475 WHY AM I HERE NOW2?
# UVM_INFO components/driver.svh(64) @ 475: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# RECIEVING PHASE: TIME: 475 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:485 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:485 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:485 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 485: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:485 
# OUTPUT_2_PHASE_SIGNALS: TIME:485
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(109) @ 485: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HSEL: 0  HRDATA: 2c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# UVM_ERROR components/comparator.svh(90) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 485  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# 485 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 485: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# RECIEVING PHASE: TIME: 485 WAITING FOR CONTROL PHASE TO transaction_finished
# 485 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:495 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:495 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:495 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 495: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:495 
# OUTPUT_2_PHASE_SIGNALS: TIME:495
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(109) @ 495: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# UVM_INFO components/comparator.svh(87) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 495  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, HRDATA = ac, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# UVM_INFO components/driver.svh(64) @ 495: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# RECIEVING PHASE: TIME: 495 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:505 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:505 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:505 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 505: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:505 
# OUTPUT_2_PHASE_SIGNALS: TIME:505
# UVM_INFO components/predictor.svh(420) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  5
# UVM_INFO components/predictor.svh(109) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# UVM_INFO components/comparator.svh(87) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 505  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, HRDATA = ac, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# UVM_INFO components/driver.svh(64) @ 505: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# RECIEVING PHASE: TIME: 505 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:515 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:515 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:515 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 515: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:515 
# OUTPUT_2_PHASE_SIGNALS: TIME:515
# UVM_INFO components/predictor.svh(420) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:3a  4
# UVM_INFO components/predictor.svh(109) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# UVM_INFO components/comparator.svh(87) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 515  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, HRDATA = ac, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# UVM_INFO components/driver.svh(64) @ 515: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# RECIEVING PHASE: TIME: 515 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:525 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:525 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:525 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 525: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:525 
# OUTPUT_2_PHASE_SIGNALS: TIME:525
# UVM_INFO components/predictor.svh(420) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  3
# UVM_INFO components/predictor.svh(109) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# UVM_INFO components/comparator.svh(87) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 525  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# 525 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 525: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# RECIEVING PHASE: TIME: 525 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:535 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:535 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:535 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 535: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:535 
# OUTPUT_2_PHASE_SIGNALS: TIME:535
# UVM_INFO components/predictor.svh(420) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:e9  2
# UVM_INFO components/predictor.svh(109) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# UVM_INFO components/comparator.svh(87) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 535  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# 535 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 535: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# RECIEVING PHASE: TIME: 535 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:545 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:545 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:545 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 545: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:545 
# OUTPUT_2_PHASE_SIGNALS: TIME:545
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--0---14
# UVM_INFO components/predictor.svh(109) @ 545: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# UVM_ERROR components/comparator.svh(90) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 545  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, HRDATA = 3a, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# start of pre_body task
# start of pre_body task
# 545 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 545: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# RECIEVING PHASE: TIME: 545 WAITING FOR COUNTERS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# CONTROL PHASE: TIME:555 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:555 ~error_to_idle
# seq_item.HADDR: 4000000e 
# OUTPUT_3_PHASE_SIGNALS: TIME:555 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 555: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:555 
# OUTPUT_2_PHASE_SIGNALS: TIME:555
# UVM_INFO components/predictor.svh(420) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  e
# UVM_INFO components/predictor.svh(109) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# UVM_ERROR components/comparator.svh(90) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 555  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# 555 WHY AM I HERE NOW1?
# 555 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:565 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 565: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:565 
# OUTPUT_2_PHASE_SIGNALS: TIME:565
# UVM_INFO components/comparator.svh(82) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 565 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# UVM_INFO components/comparator.svh(87) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 565  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# OUTPUT_3_PHASE_SIGNALS: TIME:575 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 575: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:575 
# OUTPUT_2_PHASE_SIGNALS: TIME:575
# UVM_INFO components/comparator.svh(82) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 575 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# UVM_ERROR components/comparator.svh(90) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 575  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# 575 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:585 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 585: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 585 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# UVM_ERROR components/comparator.svh(90) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 585  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# OUTPUT_1_PHASE_SIGNALS: TIME:595 
# OUTPUT_2_PHASE_SIGNALS: TIME:595
# OUTPUT_3_PHASE_SIGNALS: TIME:605 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 605: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:605 
# UVM_INFO components/comparator.svh(82) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 605 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# UVM_INFO components/comparator.svh(87) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 605: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# CORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/scoreboard.svh(63) @ 605: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Scoreboard is stopping.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  320
# UVM_WARNING :    0
# UVM_ERROR :    5
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]   121
# [PREDICTOR]    68
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    43
# [SEQUENCER]     3
# [TEST_DONE]     1
# [env_h]     6
# [uvm_test_top.env_h.active_agent_h.driver_h]    40
# [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h]    40
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 605 ns  Iteration: 68  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 22:53:09 on Oct 27,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module ahb_default_slave
# -- Compiling module ahb_slave
# -- Compiling module ahb_mux
# -- Compiling module ahb_decoder
# -- Compiling module ahb_lite
# 
# Top level modules:
# 	ahb_lite
# End time: 22:53:10 on Oct 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 22:53:10 on Oct 27,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling package AHB_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) AHB_lite_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(161): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(170): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at AHB_lite_uvm_pkg.sv(116)
# ** at sequence_item/sequence_item.svh(178): (vlog-2643) Unterminated string literal continues onto next line.
# -- Compiling interface inf
# -- Importing package AHB_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	top_test_uvm
# End time: 22:53:13 on Oct 27,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 3
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 22:53:14 on Oct 27,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+ahb_lite(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/AHB_LITE1/dv/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package AHB_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module ahb_lite
# -- Loading module ahb_decoder
# -- Loading module ahb_mux
# -- Loading module ahb_default_slave
# -- Loading module ahb_slave
# Optimizing 11 design-units (inlining 0/9 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package AHB_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module ahb_slave(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# -- Optimizing module ahb_mux(fast)
# -- Optimizing module ahb_lite(fast)
# -- Optimizing module ahb_default_slave(fast)
# -- Optimizing module ahb_decoder(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 22:53:19 on Oct 27,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 5
# End time: 22:53:33 on Oct 27,2024, Elapsed time: 3:11:30
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage -solvefaildebug=2 "+UVM_TESTNAME=write_twice_test" 
# Start time: 22:53:33 on Oct 27,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.AHB_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.ahb_lite(fast)
# Loading work.ahb_decoder(fast)
# Loading work.ahb_mux(fast)
# Loading work.ahb_default_slave(fast)
# Loading work.ahb_slave(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_twice_test...
# base_test build phase
# my_test build phase
# env build phase
# my_active_agent build phase
# my_driver build phase
# Inputs monitor build phase complete.
# UVM_INFO components/sequencer.svh(24) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Build phase executed
# coverage build_phase
# Passive agent build phase complete.
# Outputs monitor build phase complete.
# UVM_INFO components/scoreboard.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Build phase completed
# my_comparator build phase
# my_predictor build phase
# my_driver connect phase
# Inputs monitor connect phase complete.
# UVM_INFO components/sequencer.svh(30) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Connect phase executed
# my_active_agent connect phase
# Outputs monitor connect phase complete.
# Passive agent connect phase complete.
# my_comparator connect phase
# my_predictor connect phase
# UVM_INFO components/scoreboard.svh(58) @ 0: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Connect phase completed
# env connect phase
# my_test connect phase
# my_test connect phase
# Inputs monitor end of elaboration phase complete.
# my_monitor end_of_elaboration_phase
# Outputs monitor end of elaboration phase complete.
# Passive agent end of elaboration phase complete.
# UVM_INFO components/env.svh(97) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# UVM_INFO components/env.svh(99) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.active_agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(101) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.passive_agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@15 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(105) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(107) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(109) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(73) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# Passive agent run phase complete.
# coverage run_phase
# my_active_agent run phase
# UVM_INFO components/sequencer.svh(36) @ 0: uvm_test_top.env_h.active_agent_h.sequencer_h [SEQUENCER] Run phase started
# start of pre_body task
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 0: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 0 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 0, COMPARATOR_transaction_counter= 0
# RECIEVING PHASE: TIME: 5 WAITING FOR CONTROL PHASE TO transaction_finished
# UVM_INFO components/predictor.svh(109) @ 5: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 5 HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 5: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 5  HRESETn = 0, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 0, HWDATA = 0, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/outputs_monitor.svh(75) @ 155: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 155 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 0
# UVM_INFO components/comparator.svh(87) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 155: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 165: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 165 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 1, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 165 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:175 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:175 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(273) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e1, e1, c
# UVM_INFO components/predictor.svh(109) @ 175: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(77) @ 175: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 175  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = e1, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 175: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 175 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 2, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 175 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:185 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:185 ~error_to_idle
# seq_item.HADDR: c 
# UVM_INFO components/predictor.svh(273) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:42, 42, c
# UVM_INFO components/predictor.svh(109) @ 185: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 185: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 185 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 3, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 185 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:195 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:195 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_1_PHASE_SIGNALS: TIME:195 
# UVM_INFO components/predictor.svh(273) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:2c, 2c, 6
# UVM_INFO components/predictor.svh(109) @ 195: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 195: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 195 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 4, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 195 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:205 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:205 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_2_PHASE_SIGNALS: TIME:205
# OUTPUT_1_PHASE_SIGNALS: TIME:205 
# UVM_INFO components/predictor.svh(277) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:69, 69, 4000000a
# UVM_INFO components/predictor.svh(109) @ 205: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 205: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 205 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 5, COMPARATOR_transaction_counter= 1
# RECIEVING PHASE: TIME: 205 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:215 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:215 ~error_to_idle
# seq_item.HADDR: 40000004 
# OUTPUT_3_PHASE_SIGNALS: TIME:215 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 215: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:215 
# OUTPUT_2_PHASE_SIGNALS: TIME:215
# UVM_INFO components/predictor.svh(277) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:3a, 3a, 40000004
# UVM_INFO components/predictor.svh(109) @ 215: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 1
# UVM_INFO components/comparator.svh(87) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 215: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 215  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 42, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 215: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 215 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 6, COMPARATOR_transaction_counter= 2
# RECIEVING PHASE: TIME: 215 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:225 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:225 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:225 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 225: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:225 
# OUTPUT_2_PHASE_SIGNALS: TIME:225
# UVM_INFO components/predictor.svh(273) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:5a, 5a, 2
# UVM_INFO components/predictor.svh(109) @ 225: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 2
# UVM_INFO components/comparator.svh(87) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 225: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 225  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = 2c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 225: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 225 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 7, COMPARATOR_transaction_counter= 3
# RECIEVING PHASE: TIME: 225 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:235 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:235 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:235 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 235: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:235 
# OUTPUT_2_PHASE_SIGNALS: TIME:235
# UVM_INFO components/predictor.svh(273) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:ca, ca, e
# UVM_INFO components/predictor.svh(109) @ 235: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 3
# UVM_INFO components/comparator.svh(87) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 235: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 235  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 69, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 235: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 235 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 8, COMPARATOR_transaction_counter= 4
# RECIEVING PHASE: TIME: 235 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:245 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:245 ~error_to_idle
# seq_item.HADDR: e 
# OUTPUT_3_PHASE_SIGNALS: TIME:245 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 245: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:245 
# OUTPUT_2_PHASE_SIGNALS: TIME:245
# UVM_INFO components/predictor.svh(273) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8, 8, e
# UVM_INFO components/predictor.svh(109) @ 245: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 4
# UVM_INFO components/comparator.svh(87) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 245: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 245  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000004, HWDATA = 3a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 245: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 245 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 9, COMPARATOR_transaction_counter= 5
# RECIEVING PHASE: TIME: 245 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:255 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:255 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:255 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 255: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:255 
# OUTPUT_2_PHASE_SIGNALS: TIME:255
# UVM_INFO components/predictor.svh(273) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:e, e, 2
# UVM_INFO components/predictor.svh(109) @ 255: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 5
# UVM_INFO components/comparator.svh(87) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 255: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 255  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 5a, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 255: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 255 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 10, COMPARATOR_transaction_counter= 6
# RECIEVING PHASE: TIME: 255 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:265 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:265 ~error_to_idle
# seq_item.HADDR: 7 
# OUTPUT_3_PHASE_SIGNALS: TIME:265 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 265: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:265 
# OUTPUT_2_PHASE_SIGNALS: TIME:265
# UVM_INFO components/predictor.svh(273) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:d7, d7, 7
# UVM_INFO components/predictor.svh(109) @ 265: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 6
# UVM_INFO components/comparator.svh(87) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 265: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 265  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = ca, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# UVM_INFO components/driver.svh(64) @ 265: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 265 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 11, COMPARATOR_transaction_counter= 7
# RECIEVING PHASE: TIME: 265 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:275 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:275 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:275 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 275: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:275 
# OUTPUT_2_PHASE_SIGNALS: TIME:275
# UVM_INFO components/predictor.svh(277) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:ac, ac, 4000000f
# UVM_INFO components/predictor.svh(109) @ 275: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 7
# UVM_INFO components/comparator.svh(87) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 275: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 275  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = e, HWDATA = 8, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# UVM_INFO components/driver.svh(64) @ 275: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 275 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 12, COMPARATOR_transaction_counter= 8
# RECIEVING PHASE: TIME: 275 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:285 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:285 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:285 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 285: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:285 
# OUTPUT_2_PHASE_SIGNALS: TIME:285
# UVM_INFO components/predictor.svh(109) @ 285: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 8
# UVM_INFO components/comparator.svh(87) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 285: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 285  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# UVM_INFO components/driver.svh(64) @ 285: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 285 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 13, COMPARATOR_transaction_counter= 9
# RECIEVING PHASE: TIME: 285 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:295 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:295 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:295 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 295: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:295 
# OUTPUT_2_PHASE_SIGNALS: TIME:295
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(109) @ 295: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 9
# UVM_INFO components/comparator.svh(87) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 295: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 295  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 7, HWDATA = d7, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# UVM_INFO components/driver.svh(64) @ 295: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 295 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 14, COMPARATOR_transaction_counter= 10
# RECIEVING PHASE: TIME: 295 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:305 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:305 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:305 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 305: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:305 
# OUTPUT_2_PHASE_SIGNALS: TIME:305
# UVM_INFO components/predictor.svh(109) @ 305: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 10
# UVM_INFO components/comparator.svh(87) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 305: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 305  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ac, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# UVM_INFO components/driver.svh(64) @ 305: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 305 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 15, COMPARATOR_transaction_counter= 11
# RECIEVING PHASE: TIME: 305 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:315 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:315 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:315 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 315: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:315 
# OUTPUT_2_PHASE_SIGNALS: TIME:315
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(109) @ 315: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 11
# UVM_INFO components/comparator.svh(87) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 315: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 315  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 63, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 315: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 315 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 16, COMPARATOR_transaction_counter= 12
# RECIEVING PHASE: TIME: 315 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:325 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:325 ~error_to_idle
# seq_item.HADDR: 40000002 
# OUTPUT_3_PHASE_SIGNALS: TIME:325 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 325: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:325 
# OUTPUT_2_PHASE_SIGNALS: TIME:325
# UVM_INFO components/predictor.svh(277) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE1:e9, e9, 40000002
# UVM_INFO components/predictor.svh(109) @ 325: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 12
# UVM_INFO components/comparator.svh(87) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 325: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 325  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 22, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 325: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 325 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 17, COMPARATOR_transaction_counter= 13
# RECIEVING PHASE: TIME: 325 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:335 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:335 ~error_to_idle
# seq_item.HADDR: 9 
# OUTPUT_3_PHASE_SIGNALS: TIME:335 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 335: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:335 
# OUTPUT_2_PHASE_SIGNALS: TIME:335
# UVM_INFO components/predictor.svh(273) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:bf, bf, 9
# UVM_INFO components/predictor.svh(109) @ 335: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 13
# UVM_INFO components/comparator.svh(87) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 335: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 335  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 68, HRDATA = 0, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 335: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 335 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 18, COMPARATOR_transaction_counter= 14
# RECIEVING PHASE: TIME: 335 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:345 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:345 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:345 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 345: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:345 
# OUTPUT_2_PHASE_SIGNALS: TIME:345
# UVM_INFO components/predictor.svh(273) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITE_SLAVE0:8c, 8c, 2
# UVM_INFO components/predictor.svh(109) @ 345: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 14
# UVM_ERROR components/comparator.svh(90) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 345: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 345  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = ba, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 345: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 345 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 19, COMPARATOR_transaction_counter= 15
# RECIEVING PHASE: TIME: 345 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:355 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:355 ~error_to_idle
# seq_item.HADDR: 4000000a 
# OUTPUT_3_PHASE_SIGNALS: TIME:355 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 355: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:355 
# OUTPUT_2_PHASE_SIGNALS: TIME:355
# UVM_INFO components/predictor.svh(420) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:69  a
# UVM_INFO components/predictor.svh(109) @ 355: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 15
# UVM_INFO components/comparator.svh(87) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 355: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 355  HRESETn = 1, HSEL= 1, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000002, HWDATA = e9, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 355: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 355 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 20, COMPARATOR_transaction_counter= 16
# RECIEVING PHASE: TIME: 355 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:365 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:365 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:365 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 365: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:365 
# OUTPUT_2_PHASE_SIGNALS: TIME:365
# UVM_INFO components/predictor.svh(424) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(109) @ 365: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 16
# UVM_INFO components/comparator.svh(87) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 365: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 365  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 9, HWDATA = bf, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# start of pre_body task
# start of pre_body task
# UVM_INFO components/driver.svh(64) @ 365: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 365 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 21, COMPARATOR_transaction_counter= 17
# RECIEVING PHASE: TIME: 365 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:375 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:375 ~error_to_idle
# seq_item.HADDR: 8000000c 
# OUTPUT_3_PHASE_SIGNALS: TIME:375 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 375: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:375 
# OUTPUT_2_PHASE_SIGNALS: TIME:375
# UVM_INFO components/predictor.svh(424) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  c
# UVM_INFO components/predictor.svh(109) @ 375: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 17
# UVM_INFO components/comparator.svh(87) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 375: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 375  HRESETn = 1, HSEL= 0, HWRITE = 1, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = 8c, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# start of pre_body task
# start of pre_body task
# 375 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 375: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 375 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 22, COMPARATOR_transaction_counter= 18
# RECIEVING PHASE: TIME: 375 WAITING FOR CONTROL PHASE TO transaction_finished
# 375 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:385 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:385 ~error_to_idle
# seq_item.HADDR: 4 
# OUTPUT_3_PHASE_SIGNALS: TIME:385 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 385: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:385 
# OUTPUT_2_PHASE_SIGNALS: TIME:385
# UVM_INFO components/predictor.svh(416) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:x  4
# UVM_INFO components/predictor.svh(109) @ 385: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HSEL: 0  HRDATA: 0  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 18
# UVM_INFO components/comparator.svh(87) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 385: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 385  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000a, HWDATA = 52, HRDATA = 69, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# start of pre_body task
# start of pre_body task
# 385 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 385: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 385 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 23, COMPARATOR_transaction_counter= 19
# RECIEVING PHASE: TIME: 385 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:395 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:395 ~error_to_idle
# seq_item.HADDR: 2 
# OUTPUT_3_PHASE_SIGNALS: TIME:395 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 395: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:395 
# OUTPUT_2_PHASE_SIGNALS: TIME:395
# UVM_INFO components/predictor.svh(416) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:8c  2
# UVM_INFO components/predictor.svh(109) @ 395: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HSEL: 0  HRDATA: 69  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 19
# UVM_INFO components/comparator.svh(87) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 395: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 395  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 15, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# start of pre_body task
# start of pre_body task
# 395 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 395: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 395 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 24, COMPARATOR_transaction_counter= 20
# RECIEVING PHASE: TIME: 395 WAITING FOR CONTROL PHASE TO transaction_finished
# 395 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:405 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:405 ~error_to_idle
# seq_item.HADDR: 8000000b 
# OUTPUT_3_PHASE_SIGNALS: TIME:405 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 405: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:405 
# OUTPUT_2_PHASE_SIGNALS: TIME:405
# UVM_INFO components/predictor.svh(424) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE2:x  b
# UVM_INFO components/predictor.svh(109) @ 405: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 20
# UVM_INFO components/comparator.svh(87) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 405: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 405  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000c, HWDATA = af, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# start of pre_body task
# start of pre_body task
# 405 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 405: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 405 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 25, COMPARATOR_transaction_counter= 21
# RECIEVING PHASE: TIME: 405 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:415 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:415 ~error_to_idle
# seq_item.HADDR: c 
# OUTPUT_3_PHASE_SIGNALS: TIME:415 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 415: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:415 
# OUTPUT_2_PHASE_SIGNALS: TIME:415
# UVM_INFO components/predictor.svh(416) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE0:42  c
# UVM_INFO components/predictor.svh(109) @ 415: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 21
# UVM_INFO components/comparator.svh(87) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 415: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 415  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4, HWDATA = 1d, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# start of pre_body task
# start of pre_body task
# 415 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 415: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 415 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 26, COMPARATOR_transaction_counter= 22
# RECIEVING PHASE: TIME: 415 WAITING FOR CONTROL PHASE TO transaction_finished
# 415 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:425 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:425 ~error_to_idle
# seq_item.HADDR: 40000007 
# OUTPUT_3_PHASE_SIGNALS: TIME:425 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 425: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:425 
# OUTPUT_2_PHASE_SIGNALS: TIME:425
# UVM_INFO components/predictor.svh(420) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  7
# UVM_INFO components/predictor.svh(109) @ 425: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 22
# UVM_INFO components/comparator.svh(87) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 425: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 425  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 2, HWDATA = e0, HRDATA = 8c, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# start of pre_body task
# start of pre_body task
# 425 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 425: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 425 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 27, COMPARATOR_transaction_counter= 23
# RECIEVING PHASE: TIME: 425 WAITING FOR CONTROL PHASE TO transaction_finished
# 425 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:435 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:435 ~error_to_idle
# seq_item.HADDR: c0000005 
# OUTPUT_3_PHASE_SIGNALS: TIME:435 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 435: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:435 
# OUTPUT_2_PHASE_SIGNALS: TIME:435
# UVM_INFO components/predictor.svh(109) @ 435: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HSEL: 0  HRDATA: 8c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 23
# UVM_INFO components/comparator.svh(87) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 435: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 435  HRESETn = 1, HSEL= 2, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 8000000b, HWDATA = 94, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# start of pre_body task
# start of pre_body task
# 435 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 435: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 435 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 28, COMPARATOR_transaction_counter= 24
# RECIEVING PHASE: TIME: 435 WAITING FOR CONTROL PHASE TO transaction_finished
# 435 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:445 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:445 ~error_to_idle
# seq_item.HADDR: 6 
# OUTPUT_3_PHASE_SIGNALS: TIME:445 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 445: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:445 
# OUTPUT_2_PHASE_SIGNALS: TIME:445
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 6--0---10
# UVM_INFO components/predictor.svh(109) @ 445: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 24
# UVM_INFO components/comparator.svh(87) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 445: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 445  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c, HWDATA = 45, HRDATA = 42, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# 445 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 445: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 445 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 29, COMPARATOR_transaction_counter= 25
# RECIEVING PHASE: TIME: 445 WAITING FOR CONTROL PHASE TO transaction_finished
# 445 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:455 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:455 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:455 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 455: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:455 
# OUTPUT_2_PHASE_SIGNALS: TIME:455
# UVM_INFO components/predictor.svh(420) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:ac  f
# UVM_INFO components/predictor.svh(109) @ 455: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HSEL: 0  HRDATA: 42  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 25
# UVM_INFO components/comparator.svh(87) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 455: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 455  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 40000007, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# UVM_INFO components/driver.svh(64) @ 455: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 455 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 30, COMPARATOR_transaction_counter= 26
# RECIEVING PHASE: TIME: 455 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:465 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:465 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:465 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 465: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:465 
# OUTPUT_2_PHASE_SIGNALS: TIME:465
# UVM_INFO components/predictor.svh(109) @ 465: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 26
# UVM_INFO components/comparator.svh(87) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 465: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 465  HRESETn = 1, HSEL= 3, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = c0000005, HWDATA = 8a, HRDATA = 0, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# 465 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 465: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 465 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 31, COMPARATOR_transaction_counter= 27
# RECIEVING PHASE: TIME: 465 WAITING FOR CONTROL PHASE TO transaction_finished
# 465 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:475 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:475 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:475 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 475: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:475 
# OUTPUT_2_PHASE_SIGNALS: TIME:475
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(109) @ 475: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HSEL: 0  HRDATA: 0  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 27
# UVM_INFO components/comparator.svh(87) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 475: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 475  HRESETn = 1, HSEL= 0, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 6, HWDATA = fd, HRDATA = 0, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# 475 WHY AM I HERE NOW1?
# 475 WHY AM I HERE NOW2?
# UVM_INFO components/driver.svh(64) @ 475: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 475 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 32, COMPARATOR_transaction_counter= 28
# RECIEVING PHASE: TIME: 475 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:485 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:485 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:485 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 485: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:485 
# OUTPUT_2_PHASE_SIGNALS: TIME:485
# UVM_INFO components/predictor.svh(109) @ 485: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HSEL: 0  HRDATA: 2c  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 28
# UVM_ERROR components/comparator.svh(90) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 485: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 485  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = ab, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# 485 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 485: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 485 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 33, COMPARATOR_transaction_counter= 29
# RECIEVING PHASE: TIME: 485 WAITING FOR CONTROL PHASE TO transaction_finished
# 485 WHY AM I HERE NOW1?
# CONTROL PHASE: TIME:495 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:495 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:495 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 495: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:495 
# OUTPUT_2_PHASE_SIGNALS: TIME:495
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--1---10
# UVM_INFO components/predictor.svh(109) @ 495: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 29
# UVM_INFO components/comparator.svh(87) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 495: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 495  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = b7, HRDATA = ac, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# UVM_INFO components/driver.svh(64) @ 495: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 495 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 34, COMPARATOR_transaction_counter= 30
# RECIEVING PHASE: TIME: 495 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:505 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:505 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:505 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 505: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:505 
# OUTPUT_2_PHASE_SIGNALS: TIME:505
# UVM_INFO components/predictor.svh(420) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  5
# UVM_INFO components/predictor.svh(109) @ 505: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 0, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 30
# UVM_INFO components/comparator.svh(87) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 505: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 505  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = e5, HRDATA = ac, HRESP = 1, HREADY = 1, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# UVM_INFO components/driver.svh(64) @ 505: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 505 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 35, COMPARATOR_transaction_counter= 31
# RECIEVING PHASE: TIME: 505 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:515 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:515 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:515 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 515: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:515 
# OUTPUT_2_PHASE_SIGNALS: TIME:515
# UVM_INFO components/predictor.svh(420) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:3a  4
# UVM_INFO components/predictor.svh(109) @ 515: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 31
# UVM_INFO components/comparator.svh(87) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 515: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 515  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 3, HPROT = 0, HADDR = 4000000f, HWDATA = 24, HRDATA = ac, HRESP = 1, HREADY = 0, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# UVM_INFO components/driver.svh(64) @ 515: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 515 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 36, COMPARATOR_transaction_counter= 32
# RECIEVING PHASE: TIME: 515 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:525 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:525 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:525 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 525: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:525 
# OUTPUT_2_PHASE_SIGNALS: TIME:525
# UVM_INFO components/predictor.svh(420) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  3
# UVM_INFO components/predictor.svh(109) @ 525: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HSEL: 0  HRDATA: ac  HRESP: 1   HREADY: 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 32
# UVM_ERROR components/comparator.svh(90) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 525: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 525  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = b0, HRDATA = ac, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# 525 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 525: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 525 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 37, COMPARATOR_transaction_counter= 33
# RECIEVING PHASE: TIME: 525 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:535 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:535 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:535 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 535: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:535 
# OUTPUT_2_PHASE_SIGNALS: TIME:535
# UVM_INFO components/predictor.svh(420) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:e9  2
# UVM_INFO components/predictor.svh(109) @ 535: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 33
# UVM_INFO components/comparator.svh(87) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 535: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 535  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = ff, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# 535 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 535: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 535 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 38, COMPARATOR_transaction_counter= 34
# RECIEVING PHASE: TIME: 535 WAITING FOR CONTROL PHASE TO transaction_finished
# CONTROL PHASE: TIME:545 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:545 ~error_to_idle
# seq_item.HADDR: 4000000f 
# OUTPUT_3_PHASE_SIGNALS: TIME:545 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 545: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:545 
# OUTPUT_2_PHASE_SIGNALS: TIME:545
# AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA f--0---14
# UVM_INFO components/predictor.svh(109) @ 545: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HSEL: 0  HRDATA: ac  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 34
# UVM_ERROR components/comparator.svh(90) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 545: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 545  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = 3d, HRDATA = 3a, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# start of pre_body task
# start of pre_body task
# 545 WHY AM I HERE NOW1?
# UVM_INFO components/driver.svh(64) @ 545: uvm_test_top.env_h.active_agent_h.driver_h [uvm_test_top.env_h.active_agent_h.driver_h] DRIVEN_ITEM:-----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 545 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 39, COMPARATOR_transaction_counter= 35
# RECIEVING PHASE: TIME: 545 WAITING FOR COUNTERS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# CONTROL PHASE: TIME:555 ASSIGINING SIGNALS
# CONTROL PHASE: TIME:555 ~error_to_idle
# seq_item.HADDR: 4000000e 
# OUTPUT_3_PHASE_SIGNALS: TIME:555 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 555: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:555 
# OUTPUT_2_PHASE_SIGNALS: TIME:555
# UVM_INFO components/predictor.svh(420) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] READ_SLAVE1:x  e
# UVM_INFO components/predictor.svh(109) @ 555: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# my_predictor run phase
# UVM_INFO components/comparator.svh(82) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 555 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 35
# UVM_ERROR components/comparator.svh(90) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 555: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 555  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = c6, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# 555 WHY AM I HERE NOW1?
# 555 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:565 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 565: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:565 
# OUTPUT_2_PHASE_SIGNALS: TIME:565
# UVM_INFO components/comparator.svh(82) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 565 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 36
# UVM_INFO components/comparator.svh(87) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 565: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 565  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  3, HSIZE = 0, HBURST = 2, HPROT = 0, HADDR = 4000000f, HWDATA = e7, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# OUTPUT_3_PHASE_SIGNALS: TIME:575 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 575: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:575 
# OUTPUT_2_PHASE_SIGNALS: TIME:575
# UVM_INFO components/comparator.svh(82) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 575 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 37
# UVM_ERROR components/comparator.svh(90) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 575: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 575  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  0, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000f, HWDATA = cb, HRDATA = e9, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# 575 WHY AM I HERE NOW1?
# OUTPUT_3_PHASE_SIGNALS: TIME:585 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 585: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# UVM_INFO components/comparator.svh(82) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 585 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 38
# UVM_ERROR components/comparator.svh(90) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(73) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# UVM_INFO components/comparator.svh(77) @ 585: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                      time: 585  HRESETn = 1, HSEL= 1, HWRITE = 0, HTRANS =  2, HSIZE = 0, HBURST = 0, HPROT = 0, HADDR = 4000000e, HWDATA = 2e, HRDATA = 0xx, HRESP = 0, HREADY = 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# OUTPUT_1_PHASE_SIGNALS: TIME:595 
# OUTPUT_2_PHASE_SIGNALS: TIME:595
# OUTPUT_3_PHASE_SIGNALS: TIME:605 SENDING OUTPUTS
# UVM_INFO components/outputs_monitor.svh(75) @ 605: uvm_test_top.env_h.passive_agent_h.outputs_monitor_h [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h] OUTPUTS SENT TO THE COMPARATOR
# OUTPUT_1_PHASE_SIGNALS: TIME:605 
# UVM_INFO components/comparator.svh(82) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] ACTUAL_SEQ_ITEM RECEIVED: -----------------------------------------------------------------------------------------------------------------------------------------
# 
#                     time: 605 HSEL: 0  HRDATA: 0xx  HRESP: 0   HREADY: 1, PREDICTOR_transaction_counter = 40, COMPARATOR_transaction_counter= 39
# UVM_INFO components/comparator.svh(87) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] PASS
# UVM_INFO components/comparator.svh(73) @ 605: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 605: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# CORRECT FLAG ASSERTION/DEASSERTION COUNTER = 0
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/scoreboard.svh(63) @ 605: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Scoreboard is stopping.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  318
# UVM_WARNING :    0
# UVM_ERROR :    7
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]   121
# [PREDICTOR]    68
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    43
# [SEQUENCER]     3
# [TEST_DONE]     1
# [env_h]     6
# [uvm_test_top.env_h.active_agent_h.driver_h]    40
# [uvm_test_top.env_h.passive_agent_h.outputs_monitor_h]    40
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 605 ns  Iteration: 68  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# End time: 23:53:35 on Oct 27,2024, Elapsed time: 1:00:02
# Errors: 0, Warnings: 0
