Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 18 16:08:27 2019
| Host         : SET165-13C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stop_watch_core_timing_summary_routed.rpt -pb stop_watch_core_timing_summary_routed.pb -rpx stop_watch_core_timing_summary_routed.rpx -warn_on_violation
| Design       : stop_watch_core
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.568        0.000                      0                   57        0.266        0.000                      0                   57        3.000        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk                  {0.000 5.000}        10.000          100.000         
  clk_out1_CLK_5MHz  {0.000 100.000}      200.000         5.000           
  clkfbout_CLK_5MHz  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_CLK_5MHz      195.568        0.000                      0                   57        0.266        0.000                      0                   57       13.360        0.000                       0                    48  
  clkfbout_CLK_5MHz                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CLK_5MHz
  To Clock:  clk_out1_CLK_5MHz

Setup :            0  Failing Endpoints,  Worst Slack      195.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.568ns  (required time - arrival time)
  Source:                 U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.682ns (18.101%)  route 3.086ns (81.899%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 198.591 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          1.732    -0.808    U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X0Y34          DSP48E1                                      r  U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434    -0.374 f  U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/P[1]
                         net (fo=14, routed)          1.835     1.461    second_count[1]
    SLICE_X10Y89         LUT6 (Prop_lut6_I5_O)        0.124     1.585 r  U3_i_3/O
                         net (fo=2, routed)           0.478     2.063    second_count_done
    SLICE_X12Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.187 r  U3_i_2/O
                         net (fo=1, routed)           0.773     2.960    U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/SCLR
    DSP48_X0Y34          DSP48E1                                      r  U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          1.612   198.591    U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X0Y34          DSP48E1                                      r  U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                         clock pessimism              0.600   199.192    
                         clock uncertainty           -0.318   198.874    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_RSTP)
                                                     -0.347   198.527    U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive
  -------------------------------------------------------------------
                         required time                        198.527    
                         arrival time                          -2.960    
  -------------------------------------------------------------------
                         slack                                195.568    

Slack (MET) :             195.749ns  (required time - arrival time)
  Source:                 U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U4/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.682ns (20.124%)  route 2.707ns (79.876%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 198.596 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          1.732    -0.808    U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X0Y34          DSP48E1                                      r  U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434    -0.374 f  U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/P[1]
                         net (fo=14, routed)          1.835     1.461    second_count[1]
    SLICE_X10Y89         LUT6 (Prop_lut6_I5_O)        0.124     1.585 r  U3_i_3/O
                         net (fo=2, routed)           0.447     2.032    second_count_done
    SLICE_X11Y91         LUT2 (Prop_lut2_I0_O)        0.124     2.156 r  U4_i_1/O
                         net (fo=1, routed)           0.425     2.581    U4/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CE
    DSP48_X0Y37          DSP48E1                                      r  U4/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          1.617   198.596    U4/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X0Y37          DSP48E1                                      r  U4/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                         clock pessimism              0.575   199.172    
                         clock uncertainty           -0.318   198.854    
    DSP48_X0Y37          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.524   198.330    U4/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive
  -------------------------------------------------------------------
                         required time                        198.330    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                195.749    

Slack (MET) :             195.992ns  (required time - arrival time)
  Source:                 U4/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U4/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.682ns (20.397%)  route 2.662ns (79.603%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 198.596 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          1.737    -0.803    U4/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X0Y37          DSP48E1                                      r  U4/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434    -0.369 r  U4/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/P[2]
                         net (fo=8, routed)           1.317     0.948    minute_count[2]
    SLICE_X11Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.072 r  U4_i_3/O
                         net (fo=1, routed)           0.469     1.541    minute_count_done
    SLICE_X11Y91         LUT2 (Prop_lut2_I1_O)        0.124     1.665 r  U4_i_2/O
                         net (fo=1, routed)           0.875     2.540    U4/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/SCLR
    DSP48_X0Y37          DSP48E1                                      r  U4/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          1.617   198.596    U4/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X0Y37          DSP48E1                                      r  U4/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                         clock pessimism              0.600   199.197    
                         clock uncertainty           -0.318   198.879    
    DSP48_X0Y37          DSP48E1 (Setup_dsp48e1_CLK_RSTP)
                                                     -0.347   198.532    U4/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive
  -------------------------------------------------------------------
                         required time                        198.532    
                         arrival time                          -2.540    
  -------------------------------------------------------------------
                         slack                                195.992    

Slack (MET) :             196.073ns  (required time - arrival time)
  Source:                 U2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.708ns (23.133%)  route 2.353ns (76.867%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 198.595 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          1.736    -0.804    U2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X0Y36          DSP48E1                                      r  U2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434    -0.370 f  U2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/P[0]
                         net (fo=8, routed)           1.165     0.795    tenth_count[0]
    SLICE_X11Y91         LUT6 (Prop_lut6_I1_O)        0.124     0.919 r  U2_i_3/O
                         net (fo=2, routed)           0.445     1.364    tenth_count_done
    SLICE_X11Y91         LUT2 (Prop_lut2_I1_O)        0.150     1.514 r  U2_i_2/O
                         net (fo=1, routed)           0.743     2.256    U2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/SCLR
    DSP48_X0Y36          DSP48E1                                      r  U2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          1.616   198.595    U2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X0Y36          DSP48E1                                      r  U2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                         clock pessimism              0.600   199.196    
                         clock uncertainty           -0.318   198.878    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_RSTP)
                                                     -0.549   198.329    U2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive
  -------------------------------------------------------------------
                         required time                        198.329    
                         arrival time                          -2.256    
  -------------------------------------------------------------------
                         slack                                196.073    

Slack (MET) :             196.141ns  (required time - arrival time)
  Source:                 R1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 2.197ns (60.039%)  route 1.462ns (39.961%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          1.642    -0.898    R1/clk_out1
    SLICE_X10Y86         FDCE                                         r  R1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDCE (Prop_fdce_C_Q)         0.478    -0.420 r  R1/count_reg[1]/Q
                         net (fo=1, routed)           0.496     0.077    R1/count_reg_n_0_[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     0.905 r  R1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.905    R1/count0_carry_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.019 r  R1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.019    R1/count0_carry__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.133 r  R1/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.133    R1/count0_carry__1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.467 r  R1/count0_carry__2/O[1]
                         net (fo=1, routed)           0.966     2.433    R1/count0[14]
    SLICE_X10Y86         LUT4 (Prop_lut4_I0_O)        0.329     2.762 r  R1/count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.762    R1/count[14]_i_1_n_0
    SLICE_X10Y86         FDCE                                         r  R1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          1.522   198.502    R1/clk_out1
    SLICE_X10Y86         FDCE                                         r  R1/count_reg[14]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X10Y86         FDCE (Setup_fdce_C_D)        0.118   198.903    R1/count_reg[14]
  -------------------------------------------------------------------
                         required time                        198.903    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                196.141    

Slack (MET) :             196.335ns  (required time - arrival time)
  Source:                 R1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 2.055ns (59.969%)  route 1.372ns (40.031%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          1.642    -0.898    R1/clk_out1
    SLICE_X10Y86         FDCE                                         r  R1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDCE (Prop_fdce_C_Q)         0.478    -0.420 r  R1/count_reg[1]/Q
                         net (fo=1, routed)           0.496     0.077    R1/count_reg_n_0_[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     0.905 r  R1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.905    R1/count0_carry_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.019 r  R1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.019    R1/count0_carry__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.133 r  R1/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.133    R1/count0_carry__1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.355 r  R1/count0_carry__2/O[0]
                         net (fo=1, routed)           0.876     2.230    R1/count0[13]
    SLICE_X10Y86         LUT4 (Prop_lut4_I0_O)        0.299     2.529 r  R1/count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.529    R1/count[13]_i_1_n_0
    SLICE_X10Y86         FDCE                                         r  R1/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          1.522   198.502    R1/clk_out1
    SLICE_X10Y86         FDCE                                         r  R1/count_reg[13]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X10Y86         FDCE (Setup_fdce_C_D)        0.079   198.864    R1/count_reg[13]
  -------------------------------------------------------------------
                         required time                        198.864    
                         arrival time                          -2.529    
  -------------------------------------------------------------------
                         slack                                196.335    

Slack (MET) :             196.338ns  (required time - arrival time)
  Source:                 U2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.682ns (24.436%)  route 2.109ns (75.564%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 198.591 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          1.736    -0.804    U2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X0Y36          DSP48E1                                      r  U2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434    -0.370 f  U2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/P[0]
                         net (fo=8, routed)           1.165     0.795    tenth_count[0]
    SLICE_X11Y91         LUT6 (Prop_lut6_I1_O)        0.124     0.919 r  U2_i_3/O
                         net (fo=2, routed)           0.485     1.404    tenth_count_done
    SLICE_X12Y89         LUT2 (Prop_lut2_I0_O)        0.124     1.528 r  U3_i_1/O
                         net (fo=1, routed)           0.459     1.987    U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CE
    DSP48_X0Y34          DSP48E1                                      r  U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          1.612   198.591    U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X0Y34          DSP48E1                                      r  U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                         clock pessimism              0.575   199.167    
                         clock uncertainty           -0.318   198.849    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.524   198.325    U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive
  -------------------------------------------------------------------
                         required time                        198.325    
                         arrival time                          -1.987    
  -------------------------------------------------------------------
                         slack                                196.338    

Slack (MET) :             196.376ns  (required time - arrival time)
  Source:                 R1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 2.057ns (61.217%)  route 1.303ns (38.783%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 198.504 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          1.642    -0.898    R1/clk_out1
    SLICE_X10Y86         FDCE                                         r  R1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDCE (Prop_fdce_C_Q)         0.478    -0.420 r  R1/count_reg[1]/Q
                         net (fo=1, routed)           0.496     0.077    R1/count_reg_n_0_[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     0.905 r  R1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.905    R1/count0_carry_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.019 r  R1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.019    R1/count0_carry__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.353 r  R1/count0_carry__1/O[1]
                         net (fo=1, routed)           0.807     2.159    R1/count0[10]
    SLICE_X10Y88         LUT4 (Prop_lut4_I0_O)        0.303     2.462 r  R1/count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.462    R1/count[10]_i_1_n_0
    SLICE_X10Y88         FDCE                                         r  R1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          1.524   198.504    R1/clk_out1
    SLICE_X10Y88         FDCE                                         r  R1/count_reg[10]/C
                         clock pessimism              0.575   199.079    
                         clock uncertainty           -0.318   198.762    
    SLICE_X10Y88         FDCE (Setup_fdce_C_D)        0.077   198.839    R1/count_reg[10]
  -------------------------------------------------------------------
                         required time                        198.839    
                         arrival time                          -2.462    
  -------------------------------------------------------------------
                         slack                                196.376    

Slack (MET) :             196.407ns  (required time - arrival time)
  Source:                 R1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 1.943ns (58.306%)  route 1.389ns (41.694%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 198.503 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          1.642    -0.898    R1/clk_out1
    SLICE_X10Y86         FDCE                                         r  R1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDCE (Prop_fdce_C_Q)         0.478    -0.420 r  R1/count_reg[1]/Q
                         net (fo=1, routed)           0.496     0.077    R1/count_reg_n_0_[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     0.905 r  R1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.905    R1/count0_carry_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.239 r  R1/count0_carry__0/O[1]
                         net (fo=1, routed)           0.893     2.132    R1/count0[6]
    SLICE_X10Y87         LUT4 (Prop_lut4_I0_O)        0.303     2.435 r  R1/count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.435    R1/count[6]_i_1_n_0
    SLICE_X10Y87         FDCE                                         r  R1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          1.523   198.503    R1/clk_out1
    SLICE_X10Y87         FDCE                                         r  R1/count_reg[6]/C
                         clock pessimism              0.575   199.078    
                         clock uncertainty           -0.318   198.761    
    SLICE_X10Y87         FDCE (Setup_fdce_C_D)        0.081   198.842    R1/count_reg[6]
  -------------------------------------------------------------------
                         required time                        198.842    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                196.407    

Slack (MET) :             196.449ns  (required time - arrival time)
  Source:                 R1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 1.969ns (59.167%)  route 1.359ns (40.833%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 198.504 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          1.642    -0.898    R1/clk_out1
    SLICE_X10Y86         FDCE                                         r  R1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDCE (Prop_fdce_C_Q)         0.478    -0.420 r  R1/count_reg[1]/Q
                         net (fo=1, routed)           0.496     0.077    R1/count_reg_n_0_[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     0.905 r  R1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.905    R1/count0_carry_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.019 r  R1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.019    R1/count0_carry__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.241 r  R1/count0_carry__1/O[0]
                         net (fo=1, routed)           0.863     2.103    R1/count0[9]
    SLICE_X10Y88         LUT4 (Prop_lut4_I0_O)        0.327     2.430 r  R1/count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.430    R1/count[9]_i_1_n_0
    SLICE_X10Y88         FDCE                                         r  R1/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          1.524   198.504    R1/clk_out1
    SLICE_X10Y88         FDCE                                         r  R1/count_reg[9]/C
                         clock pessimism              0.575   199.079    
                         clock uncertainty           -0.318   198.762    
    SLICE_X10Y88         FDCE (Setup_fdce_C_D)        0.118   198.880    R1/count_reg[9]
  -------------------------------------------------------------------
                         required time                        198.880    
                         arrival time                          -2.430    
  -------------------------------------------------------------------
                         slack                                196.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1tenthsec_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.256ns (62.003%)  route 0.157ns (37.997%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          0.574    -0.590    CLK_5MHz
    SLICE_X13Y91         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.449 f  cnt_done_reg/Q
                         net (fo=21, routed)          0.157    -0.292    cnt_done
    SLICE_X12Y91         LUT2 (Prop_lut2_I1_O)        0.045    -0.247 r  count_1tenthsec[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.247    count_1tenthsec[4]_i_5_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.177 r  count_1tenthsec_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.177    count_1tenthsec_reg[4]_i_1_n_7
    SLICE_X12Y91         FDCE                                         r  count_1tenthsec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          0.845    -0.828    CLK_5MHz
    SLICE_X12Y91         FDCE                                         r  count_1tenthsec_reg[4]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X12Y91         FDCE (Hold_fdce_C_D)         0.134    -0.443    count_1tenthsec_reg[4]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1tenthsec_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.252ns (61.034%)  route 0.161ns (38.966%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          0.574    -0.590    CLK_5MHz
    SLICE_X13Y91         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.449 f  cnt_done_reg/Q
                         net (fo=21, routed)          0.161    -0.288    cnt_done
    SLICE_X12Y91         LUT2 (Prop_lut2_I1_O)        0.045    -0.243 r  count_1tenthsec[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.243    count_1tenthsec[4]_i_4_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.177 r  count_1tenthsec_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.177    count_1tenthsec_reg[4]_i_1_n_6
    SLICE_X12Y91         FDCE                                         r  count_1tenthsec_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          0.845    -0.828    CLK_5MHz
    SLICE_X12Y91         FDCE                                         r  count_1tenthsec_reg[5]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X12Y91         FDCE (Hold_fdce_C_D)         0.134    -0.443    count_1tenthsec_reg[5]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 R1/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.212ns (51.274%)  route 0.201ns (48.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          0.571    -0.593    R1/clk_out1
    SLICE_X10Y86         FDCE                                         r  R1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  R1/count_reg[12]/Q
                         net (fo=21, routed)          0.201    -0.228    R1/p_0_in[0]
    SLICE_X10Y87         LUT4 (Prop_lut4_I3_O)        0.048    -0.180 r  R1/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    R1/count[4]_i_1_n_0
    SLICE_X10Y87         FDCE                                         r  R1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          0.842    -0.831    R1/clk_out1
    SLICE_X10Y87         FDCE                                         r  R1/count_reg[4]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X10Y87         FDCE (Hold_fdce_C_D)         0.131    -0.446    R1/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 R1/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.212ns (50.783%)  route 0.205ns (49.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          0.571    -0.593    R1/clk_out1
    SLICE_X10Y86         FDCE                                         r  R1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  R1/count_reg[12]/Q
                         net (fo=21, routed)          0.205    -0.224    R1/p_0_in[0]
    SLICE_X10Y87         LUT4 (Prop_lut4_I3_O)        0.048    -0.176 r  R1/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    R1/count[7]_i_1_n_0
    SLICE_X10Y87         FDCE                                         r  R1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          0.842    -0.831    R1/clk_out1
    SLICE_X10Y87         FDCE                                         r  R1/count_reg[7]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X10Y87         FDCE (Hold_fdce_C_D)         0.131    -0.446    R1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 R1/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (50.918%)  route 0.201ns (49.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          0.571    -0.593    R1/clk_out1
    SLICE_X10Y86         FDCE                                         r  R1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  R1/count_reg[12]/Q
                         net (fo=21, routed)          0.201    -0.228    R1/p_0_in[0]
    SLICE_X10Y87         LUT4 (Prop_lut4_I3_O)        0.045    -0.183 r  R1/count[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    R1/count[11]_i_1_n_0
    SLICE_X10Y87         FDCE                                         r  R1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          0.842    -0.831    R1/clk_out1
    SLICE_X10Y87         FDCE                                         r  R1/count_reg[11]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X10Y87         FDCE (Hold_fdce_C_D)         0.120    -0.457    R1/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 R1/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.427%)  route 0.205ns (49.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          0.571    -0.593    R1/clk_out1
    SLICE_X10Y86         FDCE                                         r  R1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  R1/count_reg[12]/Q
                         net (fo=21, routed)          0.205    -0.224    R1/p_0_in[0]
    SLICE_X10Y87         LUT4 (Prop_lut4_I3_O)        0.045    -0.179 r  R1/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    R1/count[6]_i_1_n_0
    SLICE_X10Y87         FDCE                                         r  R1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          0.842    -0.831    R1/clk_out1
    SLICE_X10Y87         FDCE                                         r  R1/count_reg[6]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X10Y87         FDCE (Hold_fdce_C_D)         0.121    -0.456    R1/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 R1/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.213ns (51.145%)  route 0.203ns (48.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          0.571    -0.593    R1/clk_out1
    SLICE_X10Y86         FDCE                                         r  R1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  R1/count_reg[12]/Q
                         net (fo=21, routed)          0.203    -0.226    R1/p_0_in[0]
    SLICE_X10Y86         LUT4 (Prop_lut4_I3_O)        0.049    -0.177 r  R1/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    R1/count[1]_i_1_n_0
    SLICE_X10Y86         FDCE                                         r  R1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          0.841    -0.832    R1/clk_out1
    SLICE_X10Y86         FDCE                                         r  R1/count_reg[1]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X10Y86         FDCE (Hold_fdce_C_D)         0.131    -0.462    R1/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 count_1tenthsec_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1tenthsec_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          0.574    -0.590    CLK_5MHz
    SLICE_X12Y92         FDCE                                         r  count_1tenthsec_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  count_1tenthsec_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.278    count_1tenthsec_reg[11]
    SLICE_X12Y92         LUT2 (Prop_lut2_I0_O)        0.045    -0.233 r  count_1tenthsec[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.233    count_1tenthsec[8]_i_2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.169 r  count_1tenthsec_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.169    count_1tenthsec_reg[8]_i_1_n_4
    SLICE_X12Y92         FDCE                                         r  count_1tenthsec_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          0.845    -0.828    CLK_5MHz
    SLICE_X12Y92         FDCE                                         r  count_1tenthsec_reg[11]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X12Y92         FDCE (Hold_fdce_C_D)         0.134    -0.456    count_1tenthsec_reg[11]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 count_1tenthsec_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1tenthsec_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          0.575    -0.589    CLK_5MHz
    SLICE_X12Y93         FDCE                                         r  count_1tenthsec_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  count_1tenthsec_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.277    count_1tenthsec_reg[15]
    SLICE_X12Y93         LUT2 (Prop_lut2_I0_O)        0.045    -0.232 r  count_1tenthsec[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.232    count_1tenthsec[12]_i_2_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.168 r  count_1tenthsec_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    count_1tenthsec_reg[12]_i_1_n_4
    SLICE_X12Y93         FDCE                                         r  count_1tenthsec_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          0.846    -0.827    CLK_5MHz
    SLICE_X12Y93         FDCE                                         r  count_1tenthsec_reg[15]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X12Y93         FDCE (Hold_fdce_C_D)         0.134    -0.455    count_1tenthsec_reg[15]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 count_1tenthsec_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1tenthsec_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          0.574    -0.590    CLK_5MHz
    SLICE_X12Y91         FDCE                                         r  count_1tenthsec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  count_1tenthsec_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.278    count_1tenthsec_reg[7]
    SLICE_X12Y91         LUT2 (Prop_lut2_I0_O)        0.045    -0.233 r  count_1tenthsec[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.233    count_1tenthsec[4]_i_2_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.169 r  count_1tenthsec_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.169    count_1tenthsec_reg[4]_i_1_n_4
    SLICE_X12Y91         FDCE                                         r  count_1tenthsec_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=46, routed)          0.845    -0.828    CLK_5MHz
    SLICE_X12Y91         FDCE                                         r  count_1tenthsec_reg[7]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X12Y91         FDCE (Hold_fdce_C_D)         0.134    -0.456    count_1tenthsec_reg[7]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_CLK_5MHz
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { U1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   U1/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         200.000     197.846    DSP48_X0Y34      U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         200.000     197.846    DSP48_X0Y37      U4/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         200.000     197.846    DSP48_X0Y36      U2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X9Y91      R1/an_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X8Y92      R1/an_reg[0]_lopt_replica/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X8Y90      R1/an_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X8Y92      R1/an_reg[1]_lopt_replica/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X9Y88      R1/an_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X8Y90      R1/an_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X9Y89      R1/an_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X8Y90      R1/an_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y90     count_1tenthsec_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     R1/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y88     R1/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     R1/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     R1/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     R1/count_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     R1/count_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X9Y91      R1/an_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X9Y91      R1/an_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X8Y92      R1/an_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X8Y92      R1/an_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X8Y90      R1/an_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X8Y92      R1/an_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X8Y92      R1/an_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X9Y88      R1/an_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X9Y88      R1/an_reg[2]_lopt_replica/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X9Y89      R1/an_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CLK_5MHz
  To Clock:  clkfbout_CLK_5MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CLK_5MHz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT



