# practiceverilog

#Day1 . Half adder
#Day2 .  2:1 mux
#Day3 . Full adder
#Day4 . Half subtractor
#Day5 . Full subtractor
#Day6 . Full adder cum subtractor
#Day7 . Binary to gray code converter
#Day8 . Gray to binary code converter
#Day9 .3:8 Decoder
#Day10. 2:4 Decoder
#Day11. Full adder using conditional operator
#Day12. 2:1 mux using conditional operator
#Day13. 4:1 mux using conditional operator
#Day14. 4 bit full adder using concatenation
#Day15. 1:4 DEMUX structural model
