Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Oct 24 17:55:58 2025
| Host         : BIKASH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file Traffic_Light_Controller_timing_summary_routed.rpt -pb Traffic_Light_Controller_timing_summary_routed.pb -rpx Traffic_Light_Controller_timing_summary_routed.rpx -warn_on_violation
| Design       : Traffic_Light_Controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (84)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 36 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (84)
-------------------------------------------------
 There are 84 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   95          inf        0.000                      0                   95           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            95 Endpoints
Min Delay            95 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_ps_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            light_M1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.007ns  (logic 4.369ns (54.560%)  route 3.638ns (45.440%))
  Logic Levels:           3  (FDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDPE                         0.000     0.000 r  FSM_onehot_ps_reg[0]/C
    SLICE_X1Y82          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  FSM_onehot_ps_reg[0]/Q
                         net (fo=9, routed)           0.915     1.371    light_M2_OBUF[0]
    SLICE_X1Y81          LUT3 (Prop_lut3_I1_O)        0.152     1.523 r  light_M1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.723     4.246    light_M1_OBUF[0]
    J13                  OBUF (Prop_obuf_I_O)         3.761     8.007 r  light_M1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.007    light_M1[0]
    J13                                                               r  light_M1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            light_M1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.953ns  (logic 4.466ns (56.158%)  route 3.487ns (43.842%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[5]/C
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  FSM_onehot_ps_reg[5]/Q
                         net (fo=7, routed)           0.674     1.093    FSM_onehot_ps_reg_n_0_[5]
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.325     1.418 r  light_M1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.813     4.231    light_M1_OBUF[2]
    H17                  OBUF (Prop_obuf_I_O)         3.722     7.953 r  light_M1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.953    light_M1[2]
    H17                                                               r  light_M1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            light_S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.585ns  (logic 4.132ns (54.485%)  route 3.452ns (45.515%))
  Logic Levels:           3  (FDPE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDPE                         0.000     0.000 r  FSM_onehot_ps_reg[0]/C
    SLICE_X1Y82          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  FSM_onehot_ps_reg[0]/Q
                         net (fo=9, routed)           0.915     1.371    light_M2_OBUF[0]
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.495 r  light_S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.537     4.032    light_S_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         3.552     7.585 r  light_S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.585    light_S[2]
    U14                                                               r  light_S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            light_MT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.212ns  (logic 4.135ns (57.339%)  route 3.077ns (42.661%))
  Logic Levels:           3  (FDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDPE                         0.000     0.000 r  FSM_onehot_ps_reg[0]/C
    SLICE_X1Y82          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  FSM_onehot_ps_reg[0]/Q
                         net (fo=9, routed)           0.913     1.369    light_M2_OBUF[0]
    SLICE_X1Y81          LUT4 (Prop_lut4_I3_O)        0.124     1.493 r  light_MT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.163     3.657    light_MT_OBUF[2]
    U17                  OBUF (Prop_obuf_I_O)         3.555     7.212 r  light_MT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.212    light_MT[2]
    U17                                                               r  light_MT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.950ns  (logic 3.300ns (47.482%)  route 3.650ns (52.518%))
  Logic Levels:           13  (CARRY4=9 FDCE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[5]/C
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  FSM_onehot_ps_reg[5]/Q
                         net (fo=7, routed)           0.726     1.145    FSM_onehot_ps_reg_n_0_[5]
    SLICE_X1Y81          LUT3 (Prop_lut3_I0_O)        0.325     1.470 r  FSM_onehot_ps[5]_i_19/O
                         net (fo=2, routed)           0.591     2.061    FSM_onehot_ps[5]_i_19_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I3_O)        0.326     2.387 r  FSM_onehot_ps[5]_i_14/O
                         net (fo=1, routed)           0.513     2.900    FSM_onehot_ps[5]_i_14_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.450 r  FSM_onehot_ps_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.450    FSM_onehot_ps_reg[5]_i_8_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.567 r  FSM_onehot_ps_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.567    FSM_onehot_ps_reg[5]_i_3_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.684 r  FSM_onehot_ps_reg[5]_i_2/CO[3]
                         net (fo=26, routed)          1.820     5.504    ps1
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124     5.628 r  count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.628    count[0]_i_5_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.160 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.160    count_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.274 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.274    count_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.388    count_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.502    count_reg[12]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.616    count_reg[16]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.950 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.950    count_reg[20]_i_1_n_6
    SLICE_X0Y86          FDCE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.929ns  (logic 3.279ns (47.323%)  route 3.650ns (52.677%))
  Logic Levels:           13  (CARRY4=9 FDCE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[5]/C
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  FSM_onehot_ps_reg[5]/Q
                         net (fo=7, routed)           0.726     1.145    FSM_onehot_ps_reg_n_0_[5]
    SLICE_X1Y81          LUT3 (Prop_lut3_I0_O)        0.325     1.470 r  FSM_onehot_ps[5]_i_19/O
                         net (fo=2, routed)           0.591     2.061    FSM_onehot_ps[5]_i_19_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I3_O)        0.326     2.387 r  FSM_onehot_ps[5]_i_14/O
                         net (fo=1, routed)           0.513     2.900    FSM_onehot_ps[5]_i_14_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.450 r  FSM_onehot_ps_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.450    FSM_onehot_ps_reg[5]_i_8_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.567 r  FSM_onehot_ps_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.567    FSM_onehot_ps_reg[5]_i_3_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.684 r  FSM_onehot_ps_reg[5]_i_2/CO[3]
                         net (fo=26, routed)          1.820     5.504    ps1
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124     5.628 r  count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.628    count[0]_i_5_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.160 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.160    count_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.274 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.274    count_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.388    count_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.502    count_reg[12]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.616    count_reg[16]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.929 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.929    count_reg[20]_i_1_n_4
    SLICE_X0Y86          FDCE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.855ns  (logic 3.205ns (46.754%)  route 3.650ns (53.246%))
  Logic Levels:           13  (CARRY4=9 FDCE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[5]/C
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  FSM_onehot_ps_reg[5]/Q
                         net (fo=7, routed)           0.726     1.145    FSM_onehot_ps_reg_n_0_[5]
    SLICE_X1Y81          LUT3 (Prop_lut3_I0_O)        0.325     1.470 r  FSM_onehot_ps[5]_i_19/O
                         net (fo=2, routed)           0.591     2.061    FSM_onehot_ps[5]_i_19_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I3_O)        0.326     2.387 r  FSM_onehot_ps[5]_i_14/O
                         net (fo=1, routed)           0.513     2.900    FSM_onehot_ps[5]_i_14_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.450 r  FSM_onehot_ps_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.450    FSM_onehot_ps_reg[5]_i_8_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.567 r  FSM_onehot_ps_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.567    FSM_onehot_ps_reg[5]_i_3_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.684 r  FSM_onehot_ps_reg[5]_i_2/CO[3]
                         net (fo=26, routed)          1.820     5.504    ps1
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124     5.628 r  count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.628    count[0]_i_5_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.160 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.160    count_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.274 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.274    count_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.388    count_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.502    count_reg[12]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.616    count_reg[16]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.855 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.855    count_reg[20]_i_1_n_5
    SLICE_X0Y86          FDCE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            light_M2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.839ns  (logic 4.131ns (60.395%)  route 2.709ns (39.605%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[2]/C
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_onehot_ps_reg[2]/Q
                         net (fo=10, routed)          1.037     1.493    light_MT_OBUF[0]
    SLICE_X1Y82          LUT4 (Prop_lut4_I3_O)        0.124     1.617 r  light_M2_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.671     3.289    light_M2_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         3.551     6.839 r  light_M2_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.839    light_M2[2]
    N14                                                               r  light_M2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.839ns  (logic 3.189ns (46.630%)  route 3.650ns (53.370%))
  Logic Levels:           13  (CARRY4=9 FDCE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[5]/C
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  FSM_onehot_ps_reg[5]/Q
                         net (fo=7, routed)           0.726     1.145    FSM_onehot_ps_reg_n_0_[5]
    SLICE_X1Y81          LUT3 (Prop_lut3_I0_O)        0.325     1.470 r  FSM_onehot_ps[5]_i_19/O
                         net (fo=2, routed)           0.591     2.061    FSM_onehot_ps[5]_i_19_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I3_O)        0.326     2.387 r  FSM_onehot_ps[5]_i_14/O
                         net (fo=1, routed)           0.513     2.900    FSM_onehot_ps[5]_i_14_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.450 r  FSM_onehot_ps_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.450    FSM_onehot_ps_reg[5]_i_8_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.567 r  FSM_onehot_ps_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.567    FSM_onehot_ps_reg[5]_i_3_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.684 r  FSM_onehot_ps_reg[5]_i_2/CO[3]
                         net (fo=26, routed)          1.820     5.504    ps1
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124     5.628 r  count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.628    count[0]_i_5_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.160 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.160    count_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.274 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.274    count_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.388    count_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.502    count_reg[12]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.616    count_reg[16]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.839 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.839    count_reg[20]_i_1_n_7
    SLICE_X0Y86          FDCE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 3.186ns (46.606%)  route 3.650ns (53.394%))
  Logic Levels:           12  (CARRY4=8 FDCE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[5]/C
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  FSM_onehot_ps_reg[5]/Q
                         net (fo=7, routed)           0.726     1.145    FSM_onehot_ps_reg_n_0_[5]
    SLICE_X1Y81          LUT3 (Prop_lut3_I0_O)        0.325     1.470 r  FSM_onehot_ps[5]_i_19/O
                         net (fo=2, routed)           0.591     2.061    FSM_onehot_ps[5]_i_19_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I3_O)        0.326     2.387 r  FSM_onehot_ps[5]_i_14/O
                         net (fo=1, routed)           0.513     2.900    FSM_onehot_ps[5]_i_14_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.450 r  FSM_onehot_ps_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.450    FSM_onehot_ps_reg[5]_i_8_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.567 r  FSM_onehot_ps_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.567    FSM_onehot_ps_reg[5]_i_3_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.684 r  FSM_onehot_ps_reg[5]_i_2/CO[3]
                         net (fo=26, routed)          1.820     5.504    ps1
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124     5.628 r  count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.628    count[0]_i_5_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.160 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.160    count_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.274 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.274    count_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.388 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.388    count_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.502    count_reg[12]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.836 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.836    count_reg[16]_i_1_n_6
    SLICE_X0Y85          FDCE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_ps_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_ps_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.128ns (45.947%)  route 0.151ns (54.053%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[5]/C
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_onehot_ps_reg[5]/Q
                         net (fo=7, routed)           0.151     0.279    FSM_onehot_ps_reg_n_0_[5]
    SLICE_X1Y82          FDPE                                         r  FSM_onehot_ps_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_ps_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.128ns (44.379%)  route 0.160ns (55.621%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[5]/C
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_onehot_ps_reg[5]/Q
                         net (fo=7, routed)           0.160     0.288    FSM_onehot_ps_reg_n_0_[5]
    SLICE_X1Y81          FDPE                                         r  FSM_onehot_ps_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_ps_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.141ns (48.756%)  route 0.148ns (51.244%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[2]/C
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_ps_reg[2]/Q
                         net (fo=10, routed)          0.148     0.289    light_MT_OBUF[0]
    SLICE_X1Y81          FDCE                                         r  FSM_onehot_ps_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_ps_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.141ns (47.794%)  route 0.154ns (52.206%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[2]/C
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_ps_reg[2]/Q
                         net (fo=10, routed)          0.154     0.295    light_MT_OBUF[0]
    SLICE_X1Y82          FDCE                                         r  FSM_onehot_ps_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_ps_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.114%)  route 0.158ns (52.886%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDPE                         0.000     0.000 r  FSM_onehot_ps_reg[0]/C
    SLICE_X1Y82          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_onehot_ps_reg[0]/Q
                         net (fo=9, routed)           0.158     0.299    light_M2_OBUF[0]
    SLICE_X1Y81          FDCE                                         r  FSM_onehot_ps_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_ps_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.754%)  route 0.167ns (54.246%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[2]/C
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_ps_reg[2]/Q
                         net (fo=10, routed)          0.167     0.308    light_MT_OBUF[0]
    SLICE_X1Y80          FDCE                                         r  FSM_onehot_ps_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_ps_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.128ns (36.410%)  route 0.224ns (63.590%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[4]/C
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_onehot_ps_reg[4]/Q
                         net (fo=6, routed)           0.224     0.352    light_S_OBUF[0]
    SLICE_X1Y81          FDCE                                         r  FSM_onehot_ps_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_ps_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.141ns (39.985%)  route 0.212ns (60.015%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[3]/C
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_ps_reg[3]/Q
                         net (fo=5, routed)           0.212     0.353    light_MT_OBUF[1]
    SLICE_X1Y80          FDCE                                         r  FSM_onehot_ps_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_ps_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.141ns (39.436%)  route 0.217ns (60.564%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDPE                         0.000     0.000 r  FSM_onehot_ps_reg[0]/C
    SLICE_X1Y82          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_onehot_ps_reg[0]/Q
                         net (fo=9, routed)           0.217     0.358    light_M2_OBUF[0]
    SLICE_X1Y82          FDCE                                         r  FSM_onehot_ps_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE                         0.000     0.000 r  count_reg[11]/C
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_reg[11]/Q
                         net (fo=2, routed)           0.173     0.314    count_reg[11]
    SLICE_X0Y83          LUT2 (Prop_lut2_I1_O)        0.045     0.359 r  count[8]_i_2/O
                         net (fo=1, routed)           0.000     0.359    count[8]_i_2_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    count_reg[8]_i_1_n_4
    SLICE_X0Y83          FDCE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------





