verilog xil_defaultlib --include "../../../../rvfpga.gen/sources_1/bd/accel/ip/accel_matprod_0_10/drivers/matprod_v1_0/src" \
"../../../bd/accel/sim/accel.v" \
"../../../../rvfpga.gen/sources_1/bd/accel/ipshared/4d95/hdl/verilog/matprod_BUS1_s_axi.v" \
"../../../../rvfpga.gen/sources_1/bd/accel/ipshared/4d95/hdl/verilog/matprod_fadd_32ns_32ns_32_4_full_dsp_1.v" \
"../../../../rvfpga.gen/sources_1/bd/accel/ipshared/4d95/hdl/verilog/matprod_flow_control_loop_pipe_sequential_init.v" \
"../../../../rvfpga.gen/sources_1/bd/accel/ipshared/4d95/hdl/verilog/matprod_fmul_32ns_32ns_32_2_max_dsp_1.v" \
"../../../../rvfpga.gen/sources_1/bd/accel/ipshared/4d95/hdl/verilog/matprod_gmem_m_axi.v" \
"../../../../rvfpga.gen/sources_1/bd/accel/ipshared/4d95/hdl/verilog/matprod_m1_buffer_RAM_AUTO_1R1W.v" \
"../../../../rvfpga.gen/sources_1/bd/accel/ipshared/4d95/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v" \
"../../../../rvfpga.gen/sources_1/bd/accel/ipshared/4d95/hdl/verilog/matprod_matprod_Pipeline_1.v" \
"../../../../rvfpga.gen/sources_1/bd/accel/ipshared/4d95/hdl/verilog/matprod_matprod_Pipeline_2.v" \
"../../../../rvfpga.gen/sources_1/bd/accel/ipshared/4d95/hdl/verilog/matprod_matprod_Pipeline_4.v" \
"../../../../rvfpga.gen/sources_1/bd/accel/ipshared/4d95/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_28_3.v" \
"../../../../rvfpga.gen/sources_1/bd/accel/ipshared/4d95/hdl/verilog/matprod_mul_10s_10s_10_1_1.v" \
"../../../../rvfpga.gen/sources_1/bd/accel/ipshared/4d95/hdl/verilog/matprod_mul_32ns_32ns_64_1_1.v" \
"../../../../rvfpga.gen/sources_1/bd/accel/ipshared/4d95/hdl/verilog/matprod_mul_32s_32s_32_1_1.v" \
"../../../../rvfpga.gen/sources_1/bd/accel/ipshared/4d95/hdl/verilog/matprod.v" \
"../../../../rvfpga.gen/sources_1/bd/accel/ipshared/4d95/hdl/ip/matprod_fadd_32ns_32ns_32_4_full_dsp_1_ip.v" \
"../../../../rvfpga.gen/sources_1/bd/accel/ipshared/4d95/hdl/ip/matprod_fmul_32ns_32ns_32_2_max_dsp_1_ip.v" \
"../../../bd/accel/ip/accel_matprod_0_10/sim/accel_matprod_0_10.v" \

verilog xil_defaultlib "glbl.v"

nosort
