/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
runnervmf4ws1
+ date
Tue Sep 16 21:30:02 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1758058202
+ CACTUS_STARTTIME=1758058202
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.18.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.18.0
Compile date:      Sep 16 2025 (21:22:18)
Run date:          Sep 16 2025 (21:30:03+0000)
Run host:          runnervmf4ws1.hb2djraw4q5epetrgixvyqu15a.yx.internal.cloudapp.net (pid=131756)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.10.0, API version 0x20800
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: runnervmf4ws1
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16379468KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=29c0c31a-3854-304b-a2db-df035d7b2ee1, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=02/27/2023, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/hosted-compute-agent.service, OSName=Linux, OSRelease=6.11.0-1018-azure, OSVersion="#18~24.04.1-Ubuntu SMP Sat Jun 28 04:46:03 UTC 2025", HostName=runnervmf4ws1, Architecture=x86_64, hwlocVersion=2.10.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16379468KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00125531 sec
      iterations=10000000... time=0.0119005 sec
      iterations=100000000... time=0.12151 sec
      iterations=900000000... time=1.10866 sec
      iterations=900000000... time=0.818493 sec
      result: 6.20338 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198542 sec
      iterations=10000000... time=0.0198338 sec
      iterations=100000000... time=0.198287 sec
      iterations=600000000... time=1.19011 sec
      result: 16.133 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00156584 sec
      iterations=10000000... time=0.0155301 sec
      iterations=100000000... time=0.155394 sec
      iterations=700000000... time=1.08677 sec
      result: 10.3058 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000142917 sec
      iterations=10000... time=0.00124747 sec
      iterations=100000... time=0.0124316 sec
      iterations=1000000... time=0.124306 sec
      iterations=9000000... time=1.11396 sec
      result: 1.23774 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000594015 sec
      iterations=10000... time=0.00537015 sec
      iterations=100000... time=0.0525213 sec
      iterations=1000000... time=0.519413 sec
      iterations=2000000... time=1.06725 sec
      result: 5.33626 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.31e-07 sec
      iterations=10... time=2.565e-06 sec
      iterations=100... time=2.4155e-05 sec
      iterations=1000... time=0.000259894 sec
      iterations=10000... time=0.00243102 sec
      iterations=100000... time=0.0243407 sec
      iterations=1000000... time=0.242038 sec
      iterations=5000000... time=1.21754 sec
      result: 100.925 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=5.591e-06 sec
      iterations=10... time=5.0804e-05 sec
      iterations=100... time=0.000506183 sec
      iterations=1000... time=0.00490829 sec
      iterations=10000... time=0.0489932 sec
      iterations=100000... time=0.491498 sec
      iterations=200000... time=0.9802 sec
      iterations=400000... time=1.95806 sec
      result: 80.3278 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=2.524e-06 sec
      iterations=10000... time=2.4746e-05 sec
      iterations=100000... time=0.00024672 sec
      iterations=1000000... time=0.0024812 sec
      iterations=10000000... time=0.0248589 sec
      iterations=100000000... time=0.248611 sec
      iterations=400000000... time=1.04914 sec
      result: 0.327857 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=9.668e-06 sec
      iterations=10000... time=8.7503e-05 sec
      iterations=100000... time=0.000953647 sec
      iterations=1000000... time=0.0095356 sec
      iterations=10000000... time=0.0946014 sec
      iterations=100000000... time=0.944812 sec
      iterations=200000000... time=1.89272 sec
      result: 1.18295 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.11e-07 sec
      iterations=10... time=2.816e-06 sec
      iterations=100... time=2.7612e-05 sec
      iterations=1000... time=0.000276726 sec
      iterations=10000... time=0.00279214 sec
      iterations=100000... time=0.0278261 sec
      iterations=1000000... time=0.278281 sec
      iterations=4000000... time=1.11643 sec
      result: 88.0521 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=6.341e-06 sec
      iterations=10... time=4.6036e-05 sec
      iterations=100... time=0.000484503 sec
      iterations=1000... time=0.00454126 sec
      iterations=10000... time=0.0451395 sec
      iterations=100000... time=0.453651 sec
      iterations=200000... time=0.90362 sec
      iterations=400000... time=1.80595 sec
      result: 87.0935 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.152e-05 sec
      iterations=10... time=0.000301722 sec
      iterations=100... time=0.00311646 sec
      iterations=1000... time=0.0295121 sec
      iterations=10000... time=0.295695 sec
      iterations=40000... time=1.18649 sec
      result: 0.0582557 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000157033 sec
      iterations=10... time=0.00147166 sec
      iterations=100... time=0.0145531 sec
      iterations=1000... time=0.146218 sec
      iterations=8000... time=1.17068 sec
      result: 0.166665 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00976714 sec
      iterations=10... time=0.097854 sec
      iterations=100... time=0.979343 sec
      iterations=200... time=1.95942 sec
      result: 0.159322 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00135297 sec
      iterations=10000000... time=0.0124731 sec
      iterations=100000000... time=0.125471 sec
      iterations=900000000... time=1.1215 sec
      iterations=900000000... time=0.840155 sec
      result: 6.39784 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198351 sec
      iterations=10000000... time=0.0198363 sec
      iterations=100000000... time=0.198405 sec
      iterations=600000000... time=1.1896 sec
      result: 16.1399 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00155958 sec
      iterations=10000000... time=0.0155641 sec
      iterations=100000000... time=0.155488 sec
      iterations=700000000... time=1.08867 sec
      result: 10.2878 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124693 sec
      iterations=10000... time=0.00124256 sec
      iterations=100000... time=0.0124393 sec
      iterations=1000000... time=0.124599 sec
      iterations=9000000... time=1.11919 sec
      result: 1.24355 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000396058 sec
      iterations=10000... time=0.00356998 sec
      iterations=100000... time=0.0354161 sec
      iterations=1000000... time=0.352994 sec
      iterations=3000000... time=1.0537 sec
      result: 3.51233 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.15e-07 sec
      iterations=10... time=2.99e-06 sec
      iterations=100... time=3.0402e-05 sec
      iterations=1000... time=0.000294799 sec
      iterations=10000... time=0.00250198 sec
      iterations=100000... time=0.0243974 sec
      iterations=1000000... time=0.243764 sec
      iterations=5000000... time=1.2184 sec
      result: 100.853 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=9.5225e-06 sec
      iterations=10... time=5.4347e-05 sec
      iterations=100... time=0.000505608 sec
      iterations=1000... time=0.00497255 sec
      iterations=10000... time=0.0492355 sec
      iterations=100000... time=0.499569 sec
      iterations=200000... time=0.997694 sec
      iterations=400000... time=1.96803 sec
      result: 79.9208 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.4365e-06 sec
      iterations=10000... time=3.1699e-05 sec
      iterations=100000... time=0.000282025 sec
      iterations=1000000... time=0.00256804 sec
      iterations=10000000... time=0.0248658 sec
      iterations=100000000... time=0.248921 sec
      iterations=400000000... time=0.998059 sec
      iterations=800000000... time=1.99119 sec
      result: 0.311124 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=9.9735e-06 sec
      iterations=10000... time=8.9878e-05 sec
      iterations=100000... time=0.000921547 sec
      iterations=1000000... time=0.0091996 sec
      iterations=10000000... time=0.0918178 sec
      iterations=100000000... time=0.919107 sec
      iterations=200000000... time=1.83698 sec
      result: 1.14811 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=5.16e-07 sec
      iterations=10... time=3.9875e-06 sec
      iterations=100... time=3.51255e-05 sec
      iterations=1000... time=0.000308245 sec
      iterations=10000... time=0.00273773 sec
      iterations=100000... time=0.0270437 sec
      iterations=1000000... time=0.270371 sec
      iterations=4000000... time=1.08153 sec
      result: 90.8937 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.16525e-05 sec
      iterations=10... time=5.99115e-05 sec
      iterations=100... time=0.00052048 sec
      iterations=1000... time=0.0045546 sec
      iterations=10000... time=0.0445905 sec
      iterations=100000... time=0.44625 sec
      iterations=200000... time=0.894121 sec
      iterations=400000... time=1.78142 sec
      result: 88.2929 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=6.2065e-06 sec
      iterations=10... time=8.77385e-05 sec
      iterations=100... time=0.00079384 sec
      iterations=1000... time=0.00792641 sec
      iterations=10000... time=0.0793406 sec
      iterations=100000... time=0.795055 sec
      iterations=200000... time=1.60322 sec
      result: 0.215567 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=3.9674e-05 sec
      iterations=10... time=0.000387623 sec
      iterations=100... time=0.00384002 sec
      iterations=1000... time=0.0383272 sec
      iterations=10000... time=0.380971 sec
      iterations=30000... time=1.14207 sec
      result: 0.640655 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000929192 sec
      iterations=10... time=0.0104926 sec
      iterations=100... time=0.105043 sec
      iterations=1000... time=1.04909 sec
      result: 1.48786 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):  10
INFO (PUGH):  1
INFO (PUGH): 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Tue Sep 16 21:31:04 UTC 2025
+ echo Done.
Done.
  Elapsed time: 62.3 s
