Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Jul 28 03:31:49 2024
| Host         : DESKTOP-I9I5ERT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file {F:/Electronics/Digital Electronics - KW/Mini_project_DSP48A1/Synthesis/timing_report.txt}
| Design       : DSP48A1Module
| Device       : 7a200t-ffg1156
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 174 input ports with no input delay specified. (HIGH)

A[0]
A[10]
A[11]
A[12]
A[13]
A[14]
A[15]
A[16]
A[17]
A[1]
A[2]
A[3]
A[4]
A[5]
A[6]
A[7]
A[8]
A[9]
B[0]
B[10]
B[11]
B[12]
B[13]
B[14]
B[15]
B[16]
B[17]
B[1]
B[2]
B[3]
B[4]
B[5]
B[6]
B[7]
B[8]
B[9]
CEA
CEB
CEC
CECARRYIN
CED
CEM
CEOPMODE
CEP
C[0]
C[10]
C[11]
C[12]
C[13]
C[14]
C[15]
C[16]
C[17]
C[18]
C[19]
C[1]
C[20]
C[21]
C[22]
C[23]
C[24]
C[25]
C[26]
C[27]
C[28]
C[29]
C[2]
C[30]
C[31]
C[32]
C[33]
C[34]
C[35]
C[36]
C[37]
C[38]
C[39]
C[3]
C[40]
C[41]
C[42]
C[43]
C[44]
C[45]
C[46]
C[47]
C[4]
C[5]
C[6]
C[7]
C[8]
C[9]
D[0]
D[10]
D[11]
D[12]
D[13]
D[14]
D[15]
D[16]
D[17]
D[1]
D[2]
D[3]
D[4]
D[5]
D[6]
D[7]
D[8]
D[9]
OPMODE[0]
OPMODE[1]
OPMODE[2]
OPMODE[3]
OPMODE[4]
OPMODE[5]
OPMODE[6]
OPMODE[7]
PCIN[0]
PCIN[10]
PCIN[11]
PCIN[12]
PCIN[13]
PCIN[14]
PCIN[15]
PCIN[16]
PCIN[17]
PCIN[18]
PCIN[19]
PCIN[1]
PCIN[20]
PCIN[21]
PCIN[22]
PCIN[23]
PCIN[24]
PCIN[25]
PCIN[26]
PCIN[27]
PCIN[28]
PCIN[29]
PCIN[2]
PCIN[30]
PCIN[31]
PCIN[32]
PCIN[33]
PCIN[34]
PCIN[35]
PCIN[36]
PCIN[37]
PCIN[38]
PCIN[39]
PCIN[3]
PCIN[40]
PCIN[41]
PCIN[42]
PCIN[43]
PCIN[44]
PCIN[45]
PCIN[46]
PCIN[47]
PCIN[4]
PCIN[5]
PCIN[6]
PCIN[7]
PCIN[8]
PCIN[9]
RSTA
RSTB
RSTC
RSTCARRYIN
RSTD
RSTM
RSTOPMODE
RSTP

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 152 ports with no output delay specified. (HIGH)

BCOUT[0]
BCOUT[10]
BCOUT[11]
BCOUT[12]
BCOUT[13]
BCOUT[14]
BCOUT[15]
BCOUT[16]
BCOUT[17]
BCOUT[1]
BCOUT[2]
BCOUT[3]
BCOUT[4]
BCOUT[5]
BCOUT[6]
BCOUT[7]
BCOUT[8]
BCOUT[9]
CARRYOUT
CARRYOUTF
M[0]
M[10]
M[11]
M[12]
M[13]
M[14]
M[15]
M[16]
M[17]
M[18]
M[19]
M[1]
M[20]
M[21]
M[22]
M[23]
M[24]
M[25]
M[26]
M[27]
M[28]
M[29]
M[2]
M[30]
M[31]
M[32]
M[33]
M[34]
M[35]
M[3]
M[4]
M[5]
M[6]
M[7]
M[8]
M[9]
PCOUT[0]
PCOUT[10]
PCOUT[11]
PCOUT[12]
PCOUT[13]
PCOUT[14]
PCOUT[15]
PCOUT[16]
PCOUT[17]
PCOUT[18]
PCOUT[19]
PCOUT[1]
PCOUT[20]
PCOUT[21]
PCOUT[22]
PCOUT[23]
PCOUT[24]
PCOUT[25]
PCOUT[26]
PCOUT[27]
PCOUT[28]
PCOUT[29]
PCOUT[2]
PCOUT[30]
PCOUT[31]
PCOUT[32]
PCOUT[33]
PCOUT[34]
PCOUT[35]
PCOUT[36]
PCOUT[37]
PCOUT[38]
PCOUT[39]
PCOUT[3]
PCOUT[40]
PCOUT[41]
PCOUT[42]
PCOUT[43]
PCOUT[44]
PCOUT[45]
PCOUT[46]
PCOUT[47]
PCOUT[4]
PCOUT[5]
PCOUT[6]
PCOUT[7]
PCOUT[8]
PCOUT[9]
P[0]
P[10]
P[11]
P[12]
P[13]
P[14]
P[15]
P[16]
P[17]
P[18]
P[19]
P[1]
P[20]
P[21]
P[22]
P[23]
P[24]
P[25]
P[26]
P[27]
P[28]
P[29]
P[2]
P[30]
P[31]
P[32]
P[33]
P[34]
P[35]
P[36]
P[37]
P[38]
P[39]
P[3]
P[40]
P[41]
P[42]
P[43]
P[44]
P[45]
P[46]
P[47]
P[4]
P[5]
P[6]
P[7]
P[8]
P[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.168        0.000                      0                   87        0.182        0.000                      0                   87        4.500        0.000                       0                   162  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.168        0.000                      0                   87        0.182        0.000                      0                   87        4.500        0.000                       0                   162  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 in_P/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_CYO/in_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 3.023ns (64.210%)  route 1.685ns (35.790%))
  Logic Levels:           16  (CARRY4=13 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 12.357 - 10.000 ) 
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.942    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.076     2.018 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.584     2.602    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     2.943 r  in_P/in_r_reg[0]/Q
                         net (fo=5, unplaced)         0.723     3.666    in_OPMODE/P[0]
                                                                      r  in_OPMODE/in_r[7]_i_22/I0
                         LUT6 (Prop_lut6_I0_O)        0.199     3.865 r  in_OPMODE/in_r[7]_i_22/O
                         net (fo=1, unplaced)         0.000     3.865    in_OPMODE/in_r[7]_i_22_n_0
                                                                      r  in_OPMODE/in_r_reg[7]_i_17/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.260 r  in_OPMODE/in_r_reg[7]_i_17/CO[3]
                         net (fo=1, unplaced)         0.007     4.267    in_OPMODE/in_r_reg[7]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[11]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.356 r  in_OPMODE/in_r_reg[11]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.356    in_OPMODE/in_r_reg[11]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[15]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.445 r  in_OPMODE/in_r_reg[15]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.445    in_OPMODE/in_r_reg[15]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[19]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.534 r  in_OPMODE/in_r_reg[19]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.534    in_OPMODE/in_r_reg[19]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[23]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.623 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.623    in_OPMODE/in_r_reg[23]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[27]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.712 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.712    in_OPMODE/in_r_reg[27]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[31]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.801 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.801    in_OPMODE/in_r_reg[31]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[35]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.890 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.890    in_OPMODE/in_r_reg[35]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[39]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.979 r  in_OPMODE/in_r_reg[39]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.979    in_OPMODE/in_r_reg[39]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[43]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.068 r  in_OPMODE/in_r_reg[43]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     5.068    in_OPMODE/in_r_reg[43]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[47]_i_18/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248     5.316 f  in_OPMODE/in_r_reg[47]_i_18/O[3]
                         net (fo=2, unplaced)         0.468     5.784    in_OPMODE/POST_ADD_SUB_out2[43]
                                                                      f  in_OPMODE/in_r[47]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.229     6.013 r  in_OPMODE/in_r[47]_i_5/O
                         net (fo=2, unplaced)         0.487     6.500    in_OPMODE/in_r[47]_i_5_n_0
                                                                      r  in_OPMODE/in_r[47]_i_9/I4
                         LUT5 (Prop_lut5_I4_O)        0.245     6.745 r  in_OPMODE/in_r[47]_i_9/O
                         net (fo=1, unplaced)         0.000     6.745    in_OPMODE/in_r[47]_i_9_n_0
                                                                      r  in_OPMODE/in_r_reg[47]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.140 r  in_OPMODE/in_r_reg[47]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.140    in_OPMODE/in_r_reg[47]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170     7.310 r  in_OPMODE/in_r_reg[0]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.310    in_CYO/POST_ADD_SUB_out0[0]
                         FDRE                                         r  in_CYO/in_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.543    11.846    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072    11.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.439    12.357    in_CYO/clk
                         FDRE                                         r  in_CYO/in_r_reg[0]/C
                         clock pessimism              0.100    12.457    
                         clock uncertainty           -0.035    12.422    
                         FDRE (Setup_fdre_C_D)        0.056    12.478    in_CYO/in_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                  5.168    

Slack (MET) :             5.179ns  (required time - arrival time)
  Source:                 in_P/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 3.012ns (64.126%)  route 1.685ns (35.874%))
  Logic Levels:           15  (CARRY4=12 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 12.357 - 10.000 ) 
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.942    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.076     2.018 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.584     2.602    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     2.943 r  in_P/in_r_reg[0]/Q
                         net (fo=5, unplaced)         0.723     3.666    in_OPMODE/P[0]
                                                                      r  in_OPMODE/in_r[7]_i_22/I0
                         LUT6 (Prop_lut6_I0_O)        0.199     3.865 r  in_OPMODE/in_r[7]_i_22/O
                         net (fo=1, unplaced)         0.000     3.865    in_OPMODE/in_r[7]_i_22_n_0
                                                                      r  in_OPMODE/in_r_reg[7]_i_17/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.260 r  in_OPMODE/in_r_reg[7]_i_17/CO[3]
                         net (fo=1, unplaced)         0.007     4.267    in_OPMODE/in_r_reg[7]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[11]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.356 r  in_OPMODE/in_r_reg[11]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.356    in_OPMODE/in_r_reg[11]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[15]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.445 r  in_OPMODE/in_r_reg[15]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.445    in_OPMODE/in_r_reg[15]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[19]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.534 r  in_OPMODE/in_r_reg[19]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.534    in_OPMODE/in_r_reg[19]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[23]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.623 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.623    in_OPMODE/in_r_reg[23]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[27]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.712 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.712    in_OPMODE/in_r_reg[27]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[31]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.801 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.801    in_OPMODE/in_r_reg[31]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[35]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.890 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.890    in_OPMODE/in_r_reg[35]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[39]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.979 r  in_OPMODE/in_r_reg[39]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.979    in_OPMODE/in_r_reg[39]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[43]_i_17/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248     5.227 f  in_OPMODE/in_r_reg[43]_i_17/O[3]
                         net (fo=2, unplaced)         0.468     5.695    in_OPMODE/POST_ADD_SUB_out2[39]
                                                                      f  in_OPMODE/in_r[43]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.229     5.924 r  in_OPMODE/in_r[43]_i_5/O
                         net (fo=2, unplaced)         0.487     6.411    in_OPMODE/in_r[43]_i_5_n_0
                                                                      r  in_OPMODE/in_r[43]_i_9/I4
                         LUT5 (Prop_lut5_I4_O)        0.245     6.656 r  in_OPMODE/in_r[43]_i_9/O
                         net (fo=1, unplaced)         0.000     6.656    in_OPMODE/in_r[43]_i_9_n_0
                                                                      r  in_OPMODE/in_r_reg[43]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  in_OPMODE/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.051    in_OPMODE/in_r_reg[43]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[47]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248     7.299 r  in_OPMODE/in_r_reg[47]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     7.299    in_P/D[47]
                         FDRE                                         r  in_P/in_r_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.543    11.846    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072    11.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.439    12.357    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[47]/C
                         clock pessimism              0.100    12.457    
                         clock uncertainty           -0.035    12.422    
                         FDRE (Setup_fdre_C_D)        0.056    12.478    in_P/in_r_reg[47]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -7.299    
  -------------------------------------------------------------------
                         slack                                  5.179    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 in_P/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 3.004ns (64.065%)  route 1.685ns (35.935%))
  Logic Levels:           15  (CARRY4=12 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 12.357 - 10.000 ) 
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.942    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.076     2.018 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.584     2.602    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     2.943 r  in_P/in_r_reg[0]/Q
                         net (fo=5, unplaced)         0.723     3.666    in_OPMODE/P[0]
                                                                      r  in_OPMODE/in_r[7]_i_22/I0
                         LUT6 (Prop_lut6_I0_O)        0.199     3.865 r  in_OPMODE/in_r[7]_i_22/O
                         net (fo=1, unplaced)         0.000     3.865    in_OPMODE/in_r[7]_i_22_n_0
                                                                      r  in_OPMODE/in_r_reg[7]_i_17/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.260 r  in_OPMODE/in_r_reg[7]_i_17/CO[3]
                         net (fo=1, unplaced)         0.007     4.267    in_OPMODE/in_r_reg[7]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[11]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.356 r  in_OPMODE/in_r_reg[11]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.356    in_OPMODE/in_r_reg[11]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[15]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.445 r  in_OPMODE/in_r_reg[15]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.445    in_OPMODE/in_r_reg[15]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[19]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.534 r  in_OPMODE/in_r_reg[19]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.534    in_OPMODE/in_r_reg[19]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[23]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.623 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.623    in_OPMODE/in_r_reg[23]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[27]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.712 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.712    in_OPMODE/in_r_reg[27]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[31]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.801 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.801    in_OPMODE/in_r_reg[31]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[35]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.890 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.890    in_OPMODE/in_r_reg[35]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[39]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.979 r  in_OPMODE/in_r_reg[39]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.979    in_OPMODE/in_r_reg[39]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[43]_i_17/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248     5.227 f  in_OPMODE/in_r_reg[43]_i_17/O[3]
                         net (fo=2, unplaced)         0.468     5.695    in_OPMODE/POST_ADD_SUB_out2[39]
                                                                      f  in_OPMODE/in_r[43]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.229     5.924 r  in_OPMODE/in_r[43]_i_5/O
                         net (fo=2, unplaced)         0.487     6.411    in_OPMODE/in_r[43]_i_5_n_0
                                                                      r  in_OPMODE/in_r[43]_i_9/I4
                         LUT5 (Prop_lut5_I4_O)        0.245     6.656 r  in_OPMODE/in_r[43]_i_9/O
                         net (fo=1, unplaced)         0.000     6.656    in_OPMODE/in_r[43]_i_9_n_0
                                                                      r  in_OPMODE/in_r_reg[43]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  in_OPMODE/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.051    in_OPMODE/in_r_reg[43]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[47]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240     7.291 r  in_OPMODE/in_r_reg[47]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.291    in_P/D[45]
                         FDRE                                         r  in_P/in_r_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.543    11.846    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072    11.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.439    12.357    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[45]/C
                         clock pessimism              0.100    12.457    
                         clock uncertainty           -0.035    12.422    
                         FDRE (Setup_fdre_C_D)        0.056    12.478    in_P/in_r_reg[45]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -7.291    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 in_P/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 2.957ns (63.701%)  route 1.685ns (36.299%))
  Logic Levels:           15  (CARRY4=12 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 12.357 - 10.000 ) 
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.942    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.076     2.018 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.584     2.602    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     2.943 r  in_P/in_r_reg[0]/Q
                         net (fo=5, unplaced)         0.723     3.666    in_OPMODE/P[0]
                                                                      r  in_OPMODE/in_r[7]_i_22/I0
                         LUT6 (Prop_lut6_I0_O)        0.199     3.865 r  in_OPMODE/in_r[7]_i_22/O
                         net (fo=1, unplaced)         0.000     3.865    in_OPMODE/in_r[7]_i_22_n_0
                                                                      r  in_OPMODE/in_r_reg[7]_i_17/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.260 r  in_OPMODE/in_r_reg[7]_i_17/CO[3]
                         net (fo=1, unplaced)         0.007     4.267    in_OPMODE/in_r_reg[7]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[11]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.356 r  in_OPMODE/in_r_reg[11]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.356    in_OPMODE/in_r_reg[11]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[15]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.445 r  in_OPMODE/in_r_reg[15]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.445    in_OPMODE/in_r_reg[15]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[19]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.534 r  in_OPMODE/in_r_reg[19]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.534    in_OPMODE/in_r_reg[19]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[23]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.623 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.623    in_OPMODE/in_r_reg[23]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[27]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.712 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.712    in_OPMODE/in_r_reg[27]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[31]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.801 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.801    in_OPMODE/in_r_reg[31]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[35]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.890 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.890    in_OPMODE/in_r_reg[35]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[39]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.979 r  in_OPMODE/in_r_reg[39]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.979    in_OPMODE/in_r_reg[39]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[43]_i_17/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248     5.227 f  in_OPMODE/in_r_reg[43]_i_17/O[3]
                         net (fo=2, unplaced)         0.468     5.695    in_OPMODE/POST_ADD_SUB_out2[39]
                                                                      f  in_OPMODE/in_r[43]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.229     5.924 r  in_OPMODE/in_r[43]_i_5/O
                         net (fo=2, unplaced)         0.487     6.411    in_OPMODE/in_r[43]_i_5_n_0
                                                                      r  in_OPMODE/in_r[43]_i_9/I4
                         LUT5 (Prop_lut5_I4_O)        0.245     6.656 r  in_OPMODE/in_r[43]_i_9/O
                         net (fo=1, unplaced)         0.000     6.656    in_OPMODE/in_r[43]_i_9_n_0
                                                                      r  in_OPMODE/in_r_reg[43]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  in_OPMODE/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.051    in_OPMODE/in_r_reg[43]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[47]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.193     7.244 r  in_OPMODE/in_r_reg[47]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.244    in_P/D[46]
                         FDRE                                         r  in_P/in_r_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.543    11.846    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072    11.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.439    12.357    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[46]/C
                         clock pessimism              0.100    12.457    
                         clock uncertainty           -0.035    12.422    
                         FDRE (Setup_fdre_C_D)        0.056    12.478    in_P/in_r_reg[46]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 in_P/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 2.934ns (63.520%)  route 1.685ns (36.480%))
  Logic Levels:           15  (CARRY4=12 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 12.357 - 10.000 ) 
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.942    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.076     2.018 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.584     2.602    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     2.943 r  in_P/in_r_reg[0]/Q
                         net (fo=5, unplaced)         0.723     3.666    in_OPMODE/P[0]
                                                                      r  in_OPMODE/in_r[7]_i_22/I0
                         LUT6 (Prop_lut6_I0_O)        0.199     3.865 r  in_OPMODE/in_r[7]_i_22/O
                         net (fo=1, unplaced)         0.000     3.865    in_OPMODE/in_r[7]_i_22_n_0
                                                                      r  in_OPMODE/in_r_reg[7]_i_17/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.260 r  in_OPMODE/in_r_reg[7]_i_17/CO[3]
                         net (fo=1, unplaced)         0.007     4.267    in_OPMODE/in_r_reg[7]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[11]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.356 r  in_OPMODE/in_r_reg[11]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.356    in_OPMODE/in_r_reg[11]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[15]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.445 r  in_OPMODE/in_r_reg[15]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.445    in_OPMODE/in_r_reg[15]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[19]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.534 r  in_OPMODE/in_r_reg[19]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.534    in_OPMODE/in_r_reg[19]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[23]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.623 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.623    in_OPMODE/in_r_reg[23]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[27]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.712 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.712    in_OPMODE/in_r_reg[27]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[31]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.801 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.801    in_OPMODE/in_r_reg[31]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[35]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.890 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.890    in_OPMODE/in_r_reg[35]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[39]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.979 r  in_OPMODE/in_r_reg[39]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.979    in_OPMODE/in_r_reg[39]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[43]_i_17/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248     5.227 f  in_OPMODE/in_r_reg[43]_i_17/O[3]
                         net (fo=2, unplaced)         0.468     5.695    in_OPMODE/POST_ADD_SUB_out2[39]
                                                                      f  in_OPMODE/in_r[43]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.229     5.924 r  in_OPMODE/in_r[43]_i_5/O
                         net (fo=2, unplaced)         0.487     6.411    in_OPMODE/in_r[43]_i_5_n_0
                                                                      r  in_OPMODE/in_r[43]_i_9/I4
                         LUT5 (Prop_lut5_I4_O)        0.245     6.656 r  in_OPMODE/in_r[43]_i_9/O
                         net (fo=1, unplaced)         0.000     6.656    in_OPMODE/in_r[43]_i_9_n_0
                                                                      r  in_OPMODE/in_r_reg[43]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  in_OPMODE/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.051    in_OPMODE/in_r_reg[43]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[47]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170     7.221 r  in_OPMODE/in_r_reg[47]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.221    in_P/D[44]
                         FDRE                                         r  in_P/in_r_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.543    11.846    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072    11.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.439    12.357    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[44]/C
                         clock pessimism              0.100    12.457    
                         clock uncertainty           -0.035    12.422    
                         FDRE (Setup_fdre_C_D)        0.056    12.478    in_P/in_r_reg[44]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 in_P/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 2.923ns (63.433%)  route 1.685ns (36.567%))
  Logic Levels:           14  (CARRY4=11 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 12.357 - 10.000 ) 
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.942    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.076     2.018 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.584     2.602    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     2.943 r  in_P/in_r_reg[0]/Q
                         net (fo=5, unplaced)         0.723     3.666    in_OPMODE/P[0]
                                                                      r  in_OPMODE/in_r[7]_i_22/I0
                         LUT6 (Prop_lut6_I0_O)        0.199     3.865 r  in_OPMODE/in_r[7]_i_22/O
                         net (fo=1, unplaced)         0.000     3.865    in_OPMODE/in_r[7]_i_22_n_0
                                                                      r  in_OPMODE/in_r_reg[7]_i_17/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.260 r  in_OPMODE/in_r_reg[7]_i_17/CO[3]
                         net (fo=1, unplaced)         0.007     4.267    in_OPMODE/in_r_reg[7]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[11]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.356 r  in_OPMODE/in_r_reg[11]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.356    in_OPMODE/in_r_reg[11]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[15]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.445 r  in_OPMODE/in_r_reg[15]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.445    in_OPMODE/in_r_reg[15]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[19]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.534 r  in_OPMODE/in_r_reg[19]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.534    in_OPMODE/in_r_reg[19]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[23]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.623 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.623    in_OPMODE/in_r_reg[23]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[27]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.712 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.712    in_OPMODE/in_r_reg[27]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[31]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.801 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.801    in_OPMODE/in_r_reg[31]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[35]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.890 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.890    in_OPMODE/in_r_reg[35]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[39]_i_17/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248     5.138 f  in_OPMODE/in_r_reg[39]_i_17/O[3]
                         net (fo=2, unplaced)         0.468     5.606    in_OPMODE/POST_ADD_SUB_out2[35]
                                                                      f  in_OPMODE/in_r[39]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.229     5.835 r  in_OPMODE/in_r[39]_i_5/O
                         net (fo=2, unplaced)         0.487     6.322    in_OPMODE/in_r[39]_i_5_n_0
                                                                      r  in_OPMODE/in_r[39]_i_9/I4
                         LUT5 (Prop_lut5_I4_O)        0.245     6.567 r  in_OPMODE/in_r[39]_i_9/O
                         net (fo=1, unplaced)         0.000     6.567    in_OPMODE/in_r[39]_i_9_n_0
                                                                      r  in_OPMODE/in_r_reg[39]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.962 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.962    in_OPMODE/in_r_reg[39]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[43]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248     7.210 r  in_OPMODE/in_r_reg[43]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     7.210    in_P/D[43]
                         FDRE                                         r  in_P/in_r_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.543    11.846    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072    11.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.439    12.357    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[43]/C
                         clock pessimism              0.100    12.457    
                         clock uncertainty           -0.035    12.422    
                         FDRE (Setup_fdre_C_D)        0.056    12.478    in_P/in_r_reg[43]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 in_P/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 2.915ns (63.370%)  route 1.685ns (36.630%))
  Logic Levels:           14  (CARRY4=11 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 12.357 - 10.000 ) 
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.942    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.076     2.018 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.584     2.602    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     2.943 r  in_P/in_r_reg[0]/Q
                         net (fo=5, unplaced)         0.723     3.666    in_OPMODE/P[0]
                                                                      r  in_OPMODE/in_r[7]_i_22/I0
                         LUT6 (Prop_lut6_I0_O)        0.199     3.865 r  in_OPMODE/in_r[7]_i_22/O
                         net (fo=1, unplaced)         0.000     3.865    in_OPMODE/in_r[7]_i_22_n_0
                                                                      r  in_OPMODE/in_r_reg[7]_i_17/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.260 r  in_OPMODE/in_r_reg[7]_i_17/CO[3]
                         net (fo=1, unplaced)         0.007     4.267    in_OPMODE/in_r_reg[7]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[11]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.356 r  in_OPMODE/in_r_reg[11]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.356    in_OPMODE/in_r_reg[11]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[15]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.445 r  in_OPMODE/in_r_reg[15]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.445    in_OPMODE/in_r_reg[15]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[19]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.534 r  in_OPMODE/in_r_reg[19]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.534    in_OPMODE/in_r_reg[19]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[23]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.623 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.623    in_OPMODE/in_r_reg[23]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[27]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.712 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.712    in_OPMODE/in_r_reg[27]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[31]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.801 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.801    in_OPMODE/in_r_reg[31]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[35]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.890 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.890    in_OPMODE/in_r_reg[35]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[39]_i_17/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248     5.138 f  in_OPMODE/in_r_reg[39]_i_17/O[3]
                         net (fo=2, unplaced)         0.468     5.606    in_OPMODE/POST_ADD_SUB_out2[35]
                                                                      f  in_OPMODE/in_r[39]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.229     5.835 r  in_OPMODE/in_r[39]_i_5/O
                         net (fo=2, unplaced)         0.487     6.322    in_OPMODE/in_r[39]_i_5_n_0
                                                                      r  in_OPMODE/in_r[39]_i_9/I4
                         LUT5 (Prop_lut5_I4_O)        0.245     6.567 r  in_OPMODE/in_r[39]_i_9/O
                         net (fo=1, unplaced)         0.000     6.567    in_OPMODE/in_r[39]_i_9_n_0
                                                                      r  in_OPMODE/in_r_reg[39]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.962 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.962    in_OPMODE/in_r_reg[39]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[43]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240     7.202 r  in_OPMODE/in_r_reg[43]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.202    in_P/D[41]
                         FDRE                                         r  in_P/in_r_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.543    11.846    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072    11.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.439    12.357    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[41]/C
                         clock pessimism              0.100    12.457    
                         clock uncertainty           -0.035    12.422    
                         FDRE (Setup_fdre_C_D)        0.056    12.478    in_P/in_r_reg[41]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -7.202    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.323ns  (required time - arrival time)
  Source:                 in_P/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 2.868ns (62.991%)  route 1.685ns (37.009%))
  Logic Levels:           14  (CARRY4=11 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 12.357 - 10.000 ) 
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.942    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.076     2.018 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.584     2.602    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     2.943 r  in_P/in_r_reg[0]/Q
                         net (fo=5, unplaced)         0.723     3.666    in_OPMODE/P[0]
                                                                      r  in_OPMODE/in_r[7]_i_22/I0
                         LUT6 (Prop_lut6_I0_O)        0.199     3.865 r  in_OPMODE/in_r[7]_i_22/O
                         net (fo=1, unplaced)         0.000     3.865    in_OPMODE/in_r[7]_i_22_n_0
                                                                      r  in_OPMODE/in_r_reg[7]_i_17/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.260 r  in_OPMODE/in_r_reg[7]_i_17/CO[3]
                         net (fo=1, unplaced)         0.007     4.267    in_OPMODE/in_r_reg[7]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[11]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.356 r  in_OPMODE/in_r_reg[11]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.356    in_OPMODE/in_r_reg[11]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[15]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.445 r  in_OPMODE/in_r_reg[15]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.445    in_OPMODE/in_r_reg[15]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[19]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.534 r  in_OPMODE/in_r_reg[19]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.534    in_OPMODE/in_r_reg[19]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[23]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.623 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.623    in_OPMODE/in_r_reg[23]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[27]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.712 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.712    in_OPMODE/in_r_reg[27]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[31]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.801 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.801    in_OPMODE/in_r_reg[31]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[35]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.890 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.890    in_OPMODE/in_r_reg[35]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[39]_i_17/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248     5.138 f  in_OPMODE/in_r_reg[39]_i_17/O[3]
                         net (fo=2, unplaced)         0.468     5.606    in_OPMODE/POST_ADD_SUB_out2[35]
                                                                      f  in_OPMODE/in_r[39]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.229     5.835 r  in_OPMODE/in_r[39]_i_5/O
                         net (fo=2, unplaced)         0.487     6.322    in_OPMODE/in_r[39]_i_5_n_0
                                                                      r  in_OPMODE/in_r[39]_i_9/I4
                         LUT5 (Prop_lut5_I4_O)        0.245     6.567 r  in_OPMODE/in_r[39]_i_9/O
                         net (fo=1, unplaced)         0.000     6.567    in_OPMODE/in_r[39]_i_9_n_0
                                                                      r  in_OPMODE/in_r_reg[39]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.962 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.962    in_OPMODE/in_r_reg[39]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[43]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.193     7.155 r  in_OPMODE/in_r_reg[43]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.155    in_P/D[42]
                         FDRE                                         r  in_P/in_r_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.543    11.846    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072    11.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.439    12.357    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[42]/C
                         clock pessimism              0.100    12.457    
                         clock uncertainty           -0.035    12.422    
                         FDRE (Setup_fdre_C_D)        0.056    12.478    in_P/in_r_reg[42]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -7.155    
  -------------------------------------------------------------------
                         slack                                  5.323    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 in_P/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 2.845ns (62.804%)  route 1.685ns (37.196%))
  Logic Levels:           14  (CARRY4=11 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 12.357 - 10.000 ) 
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.942    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.076     2.018 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.584     2.602    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     2.943 r  in_P/in_r_reg[0]/Q
                         net (fo=5, unplaced)         0.723     3.666    in_OPMODE/P[0]
                                                                      r  in_OPMODE/in_r[7]_i_22/I0
                         LUT6 (Prop_lut6_I0_O)        0.199     3.865 r  in_OPMODE/in_r[7]_i_22/O
                         net (fo=1, unplaced)         0.000     3.865    in_OPMODE/in_r[7]_i_22_n_0
                                                                      r  in_OPMODE/in_r_reg[7]_i_17/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.260 r  in_OPMODE/in_r_reg[7]_i_17/CO[3]
                         net (fo=1, unplaced)         0.007     4.267    in_OPMODE/in_r_reg[7]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[11]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.356 r  in_OPMODE/in_r_reg[11]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.356    in_OPMODE/in_r_reg[11]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[15]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.445 r  in_OPMODE/in_r_reg[15]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.445    in_OPMODE/in_r_reg[15]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[19]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.534 r  in_OPMODE/in_r_reg[19]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.534    in_OPMODE/in_r_reg[19]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[23]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.623 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.623    in_OPMODE/in_r_reg[23]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[27]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.712 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.712    in_OPMODE/in_r_reg[27]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[31]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.801 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.801    in_OPMODE/in_r_reg[31]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[35]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.890 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.890    in_OPMODE/in_r_reg[35]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[39]_i_17/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248     5.138 f  in_OPMODE/in_r_reg[39]_i_17/O[3]
                         net (fo=2, unplaced)         0.468     5.606    in_OPMODE/POST_ADD_SUB_out2[35]
                                                                      f  in_OPMODE/in_r[39]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.229     5.835 r  in_OPMODE/in_r[39]_i_5/O
                         net (fo=2, unplaced)         0.487     6.322    in_OPMODE/in_r[39]_i_5_n_0
                                                                      r  in_OPMODE/in_r[39]_i_9/I4
                         LUT5 (Prop_lut5_I4_O)        0.245     6.567 r  in_OPMODE/in_r[39]_i_9/O
                         net (fo=1, unplaced)         0.000     6.567    in_OPMODE/in_r[39]_i_9_n_0
                                                                      r  in_OPMODE/in_r_reg[39]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.962 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.962    in_OPMODE/in_r_reg[39]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[43]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170     7.132 r  in_OPMODE/in_r_reg[43]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.132    in_P/D[40]
                         FDRE                                         r  in_P/in_r_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.543    11.846    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072    11.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.439    12.357    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[40]/C
                         clock pessimism              0.100    12.457    
                         clock uncertainty           -0.035    12.422    
                         FDRE (Setup_fdre_C_D)        0.056    12.478    in_P/in_r_reg[40]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 in_P/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 2.834ns (62.713%)  route 1.685ns (37.287%))
  Logic Levels:           13  (CARRY4=10 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 12.357 - 10.000 ) 
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.942    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.076     2.018 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.584     2.602    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     2.943 r  in_P/in_r_reg[0]/Q
                         net (fo=5, unplaced)         0.723     3.666    in_OPMODE/P[0]
                                                                      r  in_OPMODE/in_r[7]_i_22/I0
                         LUT6 (Prop_lut6_I0_O)        0.199     3.865 r  in_OPMODE/in_r[7]_i_22/O
                         net (fo=1, unplaced)         0.000     3.865    in_OPMODE/in_r[7]_i_22_n_0
                                                                      r  in_OPMODE/in_r_reg[7]_i_17/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.260 r  in_OPMODE/in_r_reg[7]_i_17/CO[3]
                         net (fo=1, unplaced)         0.007     4.267    in_OPMODE/in_r_reg[7]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[11]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.356 r  in_OPMODE/in_r_reg[11]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.356    in_OPMODE/in_r_reg[11]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[15]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.445 r  in_OPMODE/in_r_reg[15]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.445    in_OPMODE/in_r_reg[15]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[19]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.534 r  in_OPMODE/in_r_reg[19]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.534    in_OPMODE/in_r_reg[19]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[23]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.623 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.623    in_OPMODE/in_r_reg[23]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[27]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.712 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.712    in_OPMODE/in_r_reg[27]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[31]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.801 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     4.801    in_OPMODE/in_r_reg[31]_i_17_n_0
                                                                      r  in_OPMODE/in_r_reg[35]_i_17/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248     5.049 f  in_OPMODE/in_r_reg[35]_i_17/O[3]
                         net (fo=2, unplaced)         0.468     5.517    in_OPMODE/POST_ADD_SUB_out2[31]
                                                                      f  in_OPMODE/in_r[35]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.229     5.746 r  in_OPMODE/in_r[35]_i_5/O
                         net (fo=2, unplaced)         0.487     6.233    in_OPMODE/in_r[35]_i_5_n_0
                                                                      r  in_OPMODE/in_r[35]_i_9/I4
                         LUT5 (Prop_lut5_I4_O)        0.245     6.478 r  in_OPMODE/in_r[35]_i_9/O
                         net (fo=1, unplaced)         0.000     6.478    in_OPMODE/in_r[35]_i_9_n_0
                                                                      r  in_OPMODE/in_r_reg[35]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.873 r  in_OPMODE/in_r_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.873    in_OPMODE/in_r_reg[35]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[39]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248     7.121 r  in_OPMODE/in_r_reg[39]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     7.121    in_P/D[39]
                         FDRE                                         r  in_P/in_r_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.543    11.846    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072    11.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.439    12.357    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[39]/C
                         clock pessimism              0.100    12.457    
                         clock uncertainty           -0.035    12.422    
                         FDRE (Setup_fdre_C_D)        0.056    12.478    in_P/in_r_reg[39]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -7.121    
  -------------------------------------------------------------------
                         slack                                  5.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 in_OPMODE/in_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_CYI/in_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.239ns (57.162%)  route 0.179ns (42.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.624    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.650 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.114     0.764    in_OPMODE/clk
                         FDRE                                         r  in_OPMODE/in_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.905 r  in_OPMODE/in_r_reg[5]/Q
                         net (fo=1, unplaced)         0.179     1.084    in_CYI/Q[0]
                                                                      r  in_CYI/in_r[0]_i_1__0/I2
                         LUT4 (Prop_lut4_I2_O)        0.098     1.182 r  in_CYI/in_r[0]_i_1__0/O
                         net (fo=1, unplaced)         0.000     1.182    in_CYI/in_r[0]_i_1__0_n_0
                         FDRE                                         r  in_CYI/in_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.830    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.259     1.118    in_CYI/clk
                         FDRE                                         r  in_CYI/in_r_reg[0]/C
                         clock pessimism             -0.209     0.909    
                         FDRE (Hold_fdre_C_D)         0.091     1.000    in_CYI/in_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 in_OPMODE/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_B1/in_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.239ns (41.562%)  route 0.336ns (58.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.624    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.650 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.114     0.764    in_OPMODE/clk
                         FDRE                                         r  in_OPMODE/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.905 r  in_OPMODE/in_r_reg[4]/Q
                         net (fo=18, unplaced)        0.336     1.241    in_OPMODE/in_r_reg_n_0_[4]
                                                                      r  in_OPMODE/in_r[0]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.339 r  in_OPMODE/in_r[0]_i_1/O
                         net (fo=2, unplaced)         0.000     1.339    in_B1/D[0]
                         FDRE                                         r  in_B1/in_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.830    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.259     1.118    in_B1/clk
                         FDRE                                         r  in_B1/in_r_reg[0]/C
                         clock pessimism             -0.209     0.909    
                         FDRE (Hold_fdre_C_D)         0.091     1.000    in_B1/in_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 in_OPMODE/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_B1/in_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.239ns (41.562%)  route 0.336ns (58.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.624    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.650 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.114     0.764    in_OPMODE/clk
                         FDRE                                         r  in_OPMODE/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.905 r  in_OPMODE/in_r_reg[4]/Q
                         net (fo=18, unplaced)        0.336     1.241    in_OPMODE/in_r_reg_n_0_[4]
                                                                      r  in_OPMODE/in_r[10]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.339 r  in_OPMODE/in_r[10]_i_1/O
                         net (fo=2, unplaced)         0.000     1.339    in_B1/D[10]
                         FDRE                                         r  in_B1/in_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.830    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.259     1.118    in_B1/clk
                         FDRE                                         r  in_B1/in_r_reg[10]/C
                         clock pessimism             -0.209     0.909    
                         FDRE (Hold_fdre_C_D)         0.091     1.000    in_B1/in_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 in_OPMODE/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_B1/in_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.239ns (41.562%)  route 0.336ns (58.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.624    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.650 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.114     0.764    in_OPMODE/clk
                         FDRE                                         r  in_OPMODE/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.905 r  in_OPMODE/in_r_reg[4]/Q
                         net (fo=18, unplaced)        0.336     1.241    in_OPMODE/in_r_reg_n_0_[4]
                                                                      r  in_OPMODE/in_r[11]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.339 r  in_OPMODE/in_r[11]_i_1/O
                         net (fo=2, unplaced)         0.000     1.339    in_B1/D[11]
                         FDRE                                         r  in_B1/in_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.830    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.259     1.118    in_B1/clk
                         FDRE                                         r  in_B1/in_r_reg[11]/C
                         clock pessimism             -0.209     0.909    
                         FDRE (Hold_fdre_C_D)         0.091     1.000    in_B1/in_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 in_OPMODE/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_B1/in_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.239ns (41.562%)  route 0.336ns (58.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.624    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.650 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.114     0.764    in_OPMODE/clk
                         FDRE                                         r  in_OPMODE/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.905 r  in_OPMODE/in_r_reg[4]/Q
                         net (fo=18, unplaced)        0.336     1.241    in_OPMODE/in_r_reg_n_0_[4]
                                                                      r  in_OPMODE/in_r[12]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.339 r  in_OPMODE/in_r[12]_i_1/O
                         net (fo=2, unplaced)         0.000     1.339    in_B1/D[12]
                         FDRE                                         r  in_B1/in_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.830    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.259     1.118    in_B1/clk
                         FDRE                                         r  in_B1/in_r_reg[12]/C
                         clock pessimism             -0.209     0.909    
                         FDRE (Hold_fdre_C_D)         0.091     1.000    in_B1/in_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 in_OPMODE/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_B1/in_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.239ns (41.562%)  route 0.336ns (58.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.624    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.650 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.114     0.764    in_OPMODE/clk
                         FDRE                                         r  in_OPMODE/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.905 r  in_OPMODE/in_r_reg[4]/Q
                         net (fo=18, unplaced)        0.336     1.241    in_OPMODE/in_r_reg_n_0_[4]
                                                                      r  in_OPMODE/in_r[13]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.339 r  in_OPMODE/in_r[13]_i_1/O
                         net (fo=2, unplaced)         0.000     1.339    in_B1/D[13]
                         FDRE                                         r  in_B1/in_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.830    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.259     1.118    in_B1/clk
                         FDRE                                         r  in_B1/in_r_reg[13]/C
                         clock pessimism             -0.209     0.909    
                         FDRE (Hold_fdre_C_D)         0.091     1.000    in_B1/in_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 in_OPMODE/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_B1/in_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.239ns (41.562%)  route 0.336ns (58.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.624    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.650 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.114     0.764    in_OPMODE/clk
                         FDRE                                         r  in_OPMODE/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.905 r  in_OPMODE/in_r_reg[4]/Q
                         net (fo=18, unplaced)        0.336     1.241    in_OPMODE/in_r_reg_n_0_[4]
                                                                      r  in_OPMODE/in_r[14]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.339 r  in_OPMODE/in_r[14]_i_1/O
                         net (fo=2, unplaced)         0.000     1.339    in_B1/D[14]
                         FDRE                                         r  in_B1/in_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.830    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.259     1.118    in_B1/clk
                         FDRE                                         r  in_B1/in_r_reg[14]/C
                         clock pessimism             -0.209     0.909    
                         FDRE (Hold_fdre_C_D)         0.091     1.000    in_B1/in_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 in_OPMODE/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_B1/in_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.239ns (41.562%)  route 0.336ns (58.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.624    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.650 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.114     0.764    in_OPMODE/clk
                         FDRE                                         r  in_OPMODE/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.905 r  in_OPMODE/in_r_reg[4]/Q
                         net (fo=18, unplaced)        0.336     1.241    in_OPMODE/in_r_reg_n_0_[4]
                                                                      r  in_OPMODE/in_r[15]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.339 r  in_OPMODE/in_r[15]_i_1/O
                         net (fo=2, unplaced)         0.000     1.339    in_B1/D[15]
                         FDRE                                         r  in_B1/in_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.830    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.259     1.118    in_B1/clk
                         FDRE                                         r  in_B1/in_r_reg[15]/C
                         clock pessimism             -0.209     0.909    
                         FDRE (Hold_fdre_C_D)         0.091     1.000    in_B1/in_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 in_OPMODE/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_B1/in_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.239ns (41.562%)  route 0.336ns (58.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.624    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.650 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.114     0.764    in_OPMODE/clk
                         FDRE                                         r  in_OPMODE/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.905 r  in_OPMODE/in_r_reg[4]/Q
                         net (fo=18, unplaced)        0.336     1.241    in_OPMODE/in_r_reg_n_0_[4]
                                                                      r  in_OPMODE/in_r[16]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.339 r  in_OPMODE/in_r[16]_i_1/O
                         net (fo=2, unplaced)         0.000     1.339    in_B1/D[16]
                         FDRE                                         r  in_B1/in_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.830    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.259     1.118    in_B1/clk
                         FDRE                                         r  in_B1/in_r_reg[16]/C
                         clock pessimism             -0.209     0.909    
                         FDRE (Hold_fdre_C_D)         0.091     1.000    in_B1/in_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 in_OPMODE/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_B1/in_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.239ns (41.562%)  route 0.336ns (58.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.624    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.650 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.114     0.764    in_OPMODE/clk
                         FDRE                                         r  in_OPMODE/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.905 r  in_OPMODE/in_r_reg[4]/Q
                         net (fo=18, unplaced)        0.336     1.241    in_OPMODE/in_r_reg_n_0_[4]
                                                                      r  in_OPMODE/in_r[17]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.339 r  in_OPMODE/in_r[17]_i_1/O
                         net (fo=1, unplaced)         0.000     1.339    in_B1/D[17]
                         FDRE                                         r  in_B1/in_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.830    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.259     1.118    in_B1/clk
                         FDRE                                         r  in_B1/in_r_reg[17]/C
                         clock pessimism             -0.209     0.909    
                         FDRE (Hold_fdre_C_D)         0.091     1.000    in_B1/in_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.339    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137                in_M/in_r_reg/CLK
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                in_A1/in_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                in_A1/in_r_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                in_A1/in_r_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                in_A1/in_r_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                in_A1/in_r_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                in_A1/in_r_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                in_A1/in_r_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                in_A1/in_r_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                in_A1/in_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                in_A1/in_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                in_A1/in_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                in_A1/in_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                in_A1/in_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                in_A1/in_r_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                in_A1/in_r_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                in_A1/in_r_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                in_A1/in_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                in_A1/in_r_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500                in_A1/in_r_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                in_A1/in_r_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500                in_A1/in_r_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                in_A1/in_r_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500                in_A1/in_r_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                in_A1/in_r_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500                in_A1/in_r_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                in_A1/in_r_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500                in_A1/in_r_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                in_A1/in_r_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           152 Endpoints
Min Delay           152 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_B1/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCOUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.312ns  (logic 2.741ns (82.754%)  route 0.571ns (17.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.942    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.076     2.018 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.584     2.602    in_B1/clk
                         FDRE                                         r  in_B1/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     2.943 r  in_B1/in_r_reg[0]/Q
                         net (fo=3, unplaced)         0.571     3.515    BCOUT_OBUF[0]
                                                                      r  BCOUT_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.400     5.915 r  BCOUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.915    BCOUT[0]
                                                                      r  BCOUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_B1/in_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCOUT[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.312ns  (logic 2.741ns (82.754%)  route 0.571ns (17.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.942    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.076     2.018 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.584     2.602    in_B1/clk
                         FDRE                                         r  in_B1/in_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     2.943 r  in_B1/in_r_reg[10]/Q
                         net (fo=3, unplaced)         0.571     3.515    BCOUT_OBUF[10]
                                                                      r  BCOUT_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.400     5.915 r  BCOUT_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.915    BCOUT[10]
                                                                      r  BCOUT[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_B1/in_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCOUT[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.312ns  (logic 2.741ns (82.754%)  route 0.571ns (17.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.942    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.076     2.018 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.584     2.602    in_B1/clk
                         FDRE                                         r  in_B1/in_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     2.943 r  in_B1/in_r_reg[11]/Q
                         net (fo=3, unplaced)         0.571     3.515    BCOUT_OBUF[11]
                                                                      r  BCOUT_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.400     5.915 r  BCOUT_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.915    BCOUT[11]
                                                                      r  BCOUT[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_B1/in_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCOUT[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.312ns  (logic 2.741ns (82.754%)  route 0.571ns (17.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.942    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.076     2.018 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.584     2.602    in_B1/clk
                         FDRE                                         r  in_B1/in_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     2.943 r  in_B1/in_r_reg[12]/Q
                         net (fo=3, unplaced)         0.571     3.515    BCOUT_OBUF[12]
                                                                      r  BCOUT_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.400     5.915 r  BCOUT_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.915    BCOUT[12]
                                                                      r  BCOUT[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_B1/in_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCOUT[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.312ns  (logic 2.741ns (82.754%)  route 0.571ns (17.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.942    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.076     2.018 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.584     2.602    in_B1/clk
                         FDRE                                         r  in_B1/in_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     2.943 r  in_B1/in_r_reg[13]/Q
                         net (fo=3, unplaced)         0.571     3.515    BCOUT_OBUF[13]
                                                                      r  BCOUT_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.400     5.915 r  BCOUT_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.915    BCOUT[13]
                                                                      r  BCOUT[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_B1/in_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCOUT[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.312ns  (logic 2.741ns (82.754%)  route 0.571ns (17.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.942    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.076     2.018 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.584     2.602    in_B1/clk
                         FDRE                                         r  in_B1/in_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     2.943 r  in_B1/in_r_reg[14]/Q
                         net (fo=3, unplaced)         0.571     3.515    BCOUT_OBUF[14]
                                                                      r  BCOUT_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.400     5.915 r  BCOUT_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.915    BCOUT[14]
                                                                      r  BCOUT[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_B1/in_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCOUT[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.312ns  (logic 2.741ns (82.754%)  route 0.571ns (17.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.942    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.076     2.018 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.584     2.602    in_B1/clk
                         FDRE                                         r  in_B1/in_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     2.943 r  in_B1/in_r_reg[15]/Q
                         net (fo=3, unplaced)         0.571     3.515    BCOUT_OBUF[15]
                                                                      r  BCOUT_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.400     5.915 r  BCOUT_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.915    BCOUT[15]
                                                                      r  BCOUT[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_B1/in_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCOUT[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.312ns  (logic 2.741ns (82.754%)  route 0.571ns (17.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.942    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.076     2.018 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.584     2.602    in_B1/clk
                         FDRE                                         r  in_B1/in_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     2.943 r  in_B1/in_r_reg[16]/Q
                         net (fo=3, unplaced)         0.571     3.515    BCOUT_OBUF[16]
                                                                      r  BCOUT_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.400     5.915 r  BCOUT_OBUF[16]_inst/O
                         net (fo=0)                   0.000     5.915    BCOUT[16]
                                                                      r  BCOUT[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_B1/in_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCOUT[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.312ns  (logic 2.741ns (82.754%)  route 0.571ns (17.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.942    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.076     2.018 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.584     2.602    in_B1/clk
                         FDRE                                         r  in_B1/in_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     2.943 r  in_B1/in_r_reg[17]/Q
                         net (fo=5, unplaced)         0.571     3.515    BCOUT_OBUF[17]
                                                                      r  BCOUT_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.400     5.915 r  BCOUT_OBUF[17]_inst/O
                         net (fo=0)                   0.000     5.915    BCOUT[17]
                                                                      r  BCOUT[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_B1/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCOUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.312ns  (logic 2.741ns (82.754%)  route 0.571ns (17.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.942    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.076     2.018 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.584     2.602    in_B1/clk
                         FDRE                                         r  in_B1/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     2.943 r  in_B1/in_r_reg[1]/Q
                         net (fo=3, unplaced)         0.571     3.515    BCOUT_OBUF[1]
                                                                      r  BCOUT_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.400     5.915 r  BCOUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.915    BCOUT[1]
                                                                      r  BCOUT[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_M/in_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.634ns  (logic 1.301ns (79.610%)  route 0.333ns (20.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.624    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.650 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.114     0.764    in_M/clk
                         DSP48E1                                      r  in_M/in_r_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126     0.890 r  in_M/in_r_reg/P[0]
                         net (fo=3, unplaced)         0.333     1.223    M_OBUF[0]
                                                                      r  M_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.175     2.398 r  M_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.398    M[0]
                                                                      r  M[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_M/in_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.634ns  (logic 1.301ns (79.610%)  route 0.333ns (20.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.624    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.650 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.114     0.764    in_M/clk
                         DSP48E1                                      r  in_M/in_r_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.126     0.890 r  in_M/in_r_reg/P[10]
                         net (fo=3, unplaced)         0.333     1.223    M_OBUF[10]
                                                                      r  M_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.175     2.398 r  M_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.398    M[10]
                                                                      r  M[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_M/in_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.634ns  (logic 1.301ns (79.610%)  route 0.333ns (20.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.624    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.650 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.114     0.764    in_M/clk
                         DSP48E1                                      r  in_M/in_r_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     0.890 r  in_M/in_r_reg/P[11]
                         net (fo=3, unplaced)         0.333     1.223    M_OBUF[11]
                                                                      r  M_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.175     2.398 r  M_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.398    M[11]
                                                                      r  M[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_M/in_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.634ns  (logic 1.301ns (79.610%)  route 0.333ns (20.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.624    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.650 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.114     0.764    in_M/clk
                         DSP48E1                                      r  in_M/in_r_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.126     0.890 r  in_M/in_r_reg/P[12]
                         net (fo=3, unplaced)         0.333     1.223    M_OBUF[12]
                                                                      r  M_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.175     2.398 r  M_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.398    M[12]
                                                                      r  M[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_M/in_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.634ns  (logic 1.301ns (79.610%)  route 0.333ns (20.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.624    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.650 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.114     0.764    in_M/clk
                         DSP48E1                                      r  in_M/in_r_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.126     0.890 r  in_M/in_r_reg/P[13]
                         net (fo=3, unplaced)         0.333     1.223    M_OBUF[13]
                                                                      r  M_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.175     2.398 r  M_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.398    M[13]
                                                                      r  M[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_M/in_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.634ns  (logic 1.301ns (79.610%)  route 0.333ns (20.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.624    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.650 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.114     0.764    in_M/clk
                         DSP48E1                                      r  in_M/in_r_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.126     0.890 r  in_M/in_r_reg/P[14]
                         net (fo=3, unplaced)         0.333     1.223    M_OBUF[14]
                                                                      r  M_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.175     2.398 r  M_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.398    M[14]
                                                                      r  M[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_M/in_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.634ns  (logic 1.301ns (79.610%)  route 0.333ns (20.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.624    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.650 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.114     0.764    in_M/clk
                         DSP48E1                                      r  in_M/in_r_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.126     0.890 r  in_M/in_r_reg/P[15]
                         net (fo=3, unplaced)         0.333     1.223    M_OBUF[15]
                                                                      r  M_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.175     2.398 r  M_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.398    M[15]
                                                                      r  M[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_M/in_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.634ns  (logic 1.301ns (79.610%)  route 0.333ns (20.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.624    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.650 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.114     0.764    in_M/clk
                         DSP48E1                                      r  in_M/in_r_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.126     0.890 r  in_M/in_r_reg/P[16]
                         net (fo=3, unplaced)         0.333     1.223    M_OBUF[16]
                                                                      r  M_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.175     2.398 r  M_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.398    M[16]
                                                                      r  M[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_M/in_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.634ns  (logic 1.301ns (79.610%)  route 0.333ns (20.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.624    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.650 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.114     0.764    in_M/clk
                         DSP48E1                                      r  in_M/in_r_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.126     0.890 r  in_M/in_r_reg/P[17]
                         net (fo=3, unplaced)         0.333     1.223    M_OBUF[17]
                                                                      r  M_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.175     2.398 r  M_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.398    M[17]
                                                                      r  M[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_M/in_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.634ns  (logic 1.301ns (79.610%)  route 0.333ns (20.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.624    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.650 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.114     0.764    in_M/clk
                         DSP48E1                                      r  in_M/in_r_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.126     0.890 r  in_M/in_r_reg/P[18]
                         net (fo=3, unplaced)         0.333     1.223    M_OBUF[18]
                                                                      r  M_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.175     2.398 r  M_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.398    M[18]
                                                                      r  M[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           539 Endpoints
Min Delay           539 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PCIN[3]
                            (input port)
  Destination:            in_CYO/in_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.332ns  (logic 2.752ns (63.523%)  route 1.580ns (36.477%))
  Logic Levels:           16  (CARRY4=12 IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        2.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  PCIN[3] (IN)
                         net (fo=0)                   0.000     0.000    PCIN[3]
                                                                      r  PCIN_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.845     0.845 r  PCIN_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.571     1.416    in_OPMODE/PCIN_IBUF[3]
                                                                      r  in_OPMODE/in_r[7]_i_16/I1
                         LUT5 (Prop_lut5_I1_O)        0.097     1.513 r  in_OPMODE/in_r[7]_i_16/O
                         net (fo=2, unplaced)         0.522     2.035    in_OPMODE/Z_out[3]
                                                                      r  in_OPMODE/in_r[7]_i_5__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.110     2.145 r  in_OPMODE/in_r[7]_i_5__0/O
                         net (fo=2, unplaced)         0.487     2.632    in_OPMODE/in_r[7]_i_5__0_n_0
                                                                      r  in_OPMODE/in_r[7]_i_9/I4
                         LUT5 (Prop_lut5_I4_O)        0.245     2.877 r  in_OPMODE/in_r[7]_i_9/O
                         net (fo=1, unplaced)         0.000     2.877    in_OPMODE/in_r[7]_i_9_n_0
                                                                      r  in_OPMODE/in_r_reg[7]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.272 r  in_OPMODE/in_r_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.272    in_OPMODE/in_r_reg[7]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.361 r  in_OPMODE/in_r_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.361    in_OPMODE/in_r_reg[11]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.450 r  in_OPMODE/in_r_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.450    in_OPMODE/in_r_reg[15]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.539 r  in_OPMODE/in_r_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.539    in_OPMODE/in_r_reg[19]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.628 r  in_OPMODE/in_r_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    in_OPMODE/in_r_reg[23]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.717 r  in_OPMODE/in_r_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.717    in_OPMODE/in_r_reg[27]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.806 r  in_OPMODE/in_r_reg[31]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.806    in_OPMODE/in_r_reg[31]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[35]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.895 r  in_OPMODE/in_r_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.895    in_OPMODE/in_r_reg[35]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[39]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.984 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.984    in_OPMODE/in_r_reg[39]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[43]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.073 r  in_OPMODE/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.073    in_OPMODE/in_r_reg[43]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[47]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.162 r  in_OPMODE/in_r_reg[47]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.162    in_OPMODE/in_r_reg[47]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170     4.332 r  in_OPMODE/in_r_reg[0]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     4.332    in_CYO/POST_ADD_SUB_out0[0]
                         FDRE                                         r  in_CYO/in_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304     1.304 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.543     1.846    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.439     2.357    in_CYO/clk
                         FDRE                                         r  in_CYO/in_r_reg[0]/C

Slack:                    inf
  Source:                 PCIN[3]
                            (input port)
  Destination:            in_P/in_r_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.321ns  (logic 2.741ns (63.430%)  route 1.580ns (36.570%))
  Logic Levels:           15  (CARRY4=11 IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        2.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  PCIN[3] (IN)
                         net (fo=0)                   0.000     0.000    PCIN[3]
                                                                      r  PCIN_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.845     0.845 r  PCIN_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.571     1.416    in_OPMODE/PCIN_IBUF[3]
                                                                      r  in_OPMODE/in_r[7]_i_16/I1
                         LUT5 (Prop_lut5_I1_O)        0.097     1.513 r  in_OPMODE/in_r[7]_i_16/O
                         net (fo=2, unplaced)         0.522     2.035    in_OPMODE/Z_out[3]
                                                                      r  in_OPMODE/in_r[7]_i_5__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.110     2.145 r  in_OPMODE/in_r[7]_i_5__0/O
                         net (fo=2, unplaced)         0.487     2.632    in_OPMODE/in_r[7]_i_5__0_n_0
                                                                      r  in_OPMODE/in_r[7]_i_9/I4
                         LUT5 (Prop_lut5_I4_O)        0.245     2.877 r  in_OPMODE/in_r[7]_i_9/O
                         net (fo=1, unplaced)         0.000     2.877    in_OPMODE/in_r[7]_i_9_n_0
                                                                      r  in_OPMODE/in_r_reg[7]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.272 r  in_OPMODE/in_r_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.272    in_OPMODE/in_r_reg[7]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.361 r  in_OPMODE/in_r_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.361    in_OPMODE/in_r_reg[11]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.450 r  in_OPMODE/in_r_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.450    in_OPMODE/in_r_reg[15]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.539 r  in_OPMODE/in_r_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.539    in_OPMODE/in_r_reg[19]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.628 r  in_OPMODE/in_r_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    in_OPMODE/in_r_reg[23]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.717 r  in_OPMODE/in_r_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.717    in_OPMODE/in_r_reg[27]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.806 r  in_OPMODE/in_r_reg[31]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.806    in_OPMODE/in_r_reg[31]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[35]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.895 r  in_OPMODE/in_r_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.895    in_OPMODE/in_r_reg[35]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[39]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.984 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.984    in_OPMODE/in_r_reg[39]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[43]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.073 r  in_OPMODE/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.073    in_OPMODE/in_r_reg[43]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[47]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248     4.321 r  in_OPMODE/in_r_reg[47]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     4.321    in_P/D[47]
                         FDRE                                         r  in_P/in_r_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304     1.304 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.543     1.846    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.439     2.357    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[47]/C

Slack:                    inf
  Source:                 PCIN[3]
                            (input port)
  Destination:            in_P/in_r_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.313ns  (logic 2.733ns (63.363%)  route 1.580ns (36.637%))
  Logic Levels:           15  (CARRY4=11 IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        2.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  PCIN[3] (IN)
                         net (fo=0)                   0.000     0.000    PCIN[3]
                                                                      r  PCIN_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.845     0.845 r  PCIN_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.571     1.416    in_OPMODE/PCIN_IBUF[3]
                                                                      r  in_OPMODE/in_r[7]_i_16/I1
                         LUT5 (Prop_lut5_I1_O)        0.097     1.513 r  in_OPMODE/in_r[7]_i_16/O
                         net (fo=2, unplaced)         0.522     2.035    in_OPMODE/Z_out[3]
                                                                      r  in_OPMODE/in_r[7]_i_5__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.110     2.145 r  in_OPMODE/in_r[7]_i_5__0/O
                         net (fo=2, unplaced)         0.487     2.632    in_OPMODE/in_r[7]_i_5__0_n_0
                                                                      r  in_OPMODE/in_r[7]_i_9/I4
                         LUT5 (Prop_lut5_I4_O)        0.245     2.877 r  in_OPMODE/in_r[7]_i_9/O
                         net (fo=1, unplaced)         0.000     2.877    in_OPMODE/in_r[7]_i_9_n_0
                                                                      r  in_OPMODE/in_r_reg[7]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.272 r  in_OPMODE/in_r_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.272    in_OPMODE/in_r_reg[7]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.361 r  in_OPMODE/in_r_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.361    in_OPMODE/in_r_reg[11]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.450 r  in_OPMODE/in_r_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.450    in_OPMODE/in_r_reg[15]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.539 r  in_OPMODE/in_r_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.539    in_OPMODE/in_r_reg[19]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.628 r  in_OPMODE/in_r_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    in_OPMODE/in_r_reg[23]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.717 r  in_OPMODE/in_r_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.717    in_OPMODE/in_r_reg[27]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.806 r  in_OPMODE/in_r_reg[31]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.806    in_OPMODE/in_r_reg[31]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[35]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.895 r  in_OPMODE/in_r_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.895    in_OPMODE/in_r_reg[35]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[39]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.984 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.984    in_OPMODE/in_r_reg[39]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[43]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.073 r  in_OPMODE/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.073    in_OPMODE/in_r_reg[43]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[47]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240     4.313 r  in_OPMODE/in_r_reg[47]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.313    in_P/D[45]
                         FDRE                                         r  in_P/in_r_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304     1.304 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.543     1.846    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.439     2.357    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[45]/C

Slack:                    inf
  Source:                 PCIN[3]
                            (input port)
  Destination:            in_P/in_r_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.266ns  (logic 2.686ns (62.959%)  route 1.580ns (37.041%))
  Logic Levels:           15  (CARRY4=11 IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        2.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  PCIN[3] (IN)
                         net (fo=0)                   0.000     0.000    PCIN[3]
                                                                      r  PCIN_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.845     0.845 r  PCIN_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.571     1.416    in_OPMODE/PCIN_IBUF[3]
                                                                      r  in_OPMODE/in_r[7]_i_16/I1
                         LUT5 (Prop_lut5_I1_O)        0.097     1.513 r  in_OPMODE/in_r[7]_i_16/O
                         net (fo=2, unplaced)         0.522     2.035    in_OPMODE/Z_out[3]
                                                                      r  in_OPMODE/in_r[7]_i_5__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.110     2.145 r  in_OPMODE/in_r[7]_i_5__0/O
                         net (fo=2, unplaced)         0.487     2.632    in_OPMODE/in_r[7]_i_5__0_n_0
                                                                      r  in_OPMODE/in_r[7]_i_9/I4
                         LUT5 (Prop_lut5_I4_O)        0.245     2.877 r  in_OPMODE/in_r[7]_i_9/O
                         net (fo=1, unplaced)         0.000     2.877    in_OPMODE/in_r[7]_i_9_n_0
                                                                      r  in_OPMODE/in_r_reg[7]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.272 r  in_OPMODE/in_r_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.272    in_OPMODE/in_r_reg[7]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.361 r  in_OPMODE/in_r_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.361    in_OPMODE/in_r_reg[11]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.450 r  in_OPMODE/in_r_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.450    in_OPMODE/in_r_reg[15]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.539 r  in_OPMODE/in_r_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.539    in_OPMODE/in_r_reg[19]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.628 r  in_OPMODE/in_r_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    in_OPMODE/in_r_reg[23]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.717 r  in_OPMODE/in_r_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.717    in_OPMODE/in_r_reg[27]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.806 r  in_OPMODE/in_r_reg[31]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.806    in_OPMODE/in_r_reg[31]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[35]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.895 r  in_OPMODE/in_r_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.895    in_OPMODE/in_r_reg[35]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[39]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.984 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.984    in_OPMODE/in_r_reg[39]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[43]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.073 r  in_OPMODE/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.073    in_OPMODE/in_r_reg[43]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[47]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.193     4.266 r  in_OPMODE/in_r_reg[47]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     4.266    in_P/D[46]
                         FDRE                                         r  in_P/in_r_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304     1.304 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.543     1.846    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.439     2.357    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[46]/C

Slack:                    inf
  Source:                 PCIN[3]
                            (input port)
  Destination:            in_P/in_r_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.243ns  (logic 2.663ns (62.758%)  route 1.580ns (37.242%))
  Logic Levels:           15  (CARRY4=11 IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        2.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  PCIN[3] (IN)
                         net (fo=0)                   0.000     0.000    PCIN[3]
                                                                      r  PCIN_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.845     0.845 r  PCIN_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.571     1.416    in_OPMODE/PCIN_IBUF[3]
                                                                      r  in_OPMODE/in_r[7]_i_16/I1
                         LUT5 (Prop_lut5_I1_O)        0.097     1.513 r  in_OPMODE/in_r[7]_i_16/O
                         net (fo=2, unplaced)         0.522     2.035    in_OPMODE/Z_out[3]
                                                                      r  in_OPMODE/in_r[7]_i_5__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.110     2.145 r  in_OPMODE/in_r[7]_i_5__0/O
                         net (fo=2, unplaced)         0.487     2.632    in_OPMODE/in_r[7]_i_5__0_n_0
                                                                      r  in_OPMODE/in_r[7]_i_9/I4
                         LUT5 (Prop_lut5_I4_O)        0.245     2.877 r  in_OPMODE/in_r[7]_i_9/O
                         net (fo=1, unplaced)         0.000     2.877    in_OPMODE/in_r[7]_i_9_n_0
                                                                      r  in_OPMODE/in_r_reg[7]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.272 r  in_OPMODE/in_r_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.272    in_OPMODE/in_r_reg[7]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.361 r  in_OPMODE/in_r_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.361    in_OPMODE/in_r_reg[11]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.450 r  in_OPMODE/in_r_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.450    in_OPMODE/in_r_reg[15]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.539 r  in_OPMODE/in_r_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.539    in_OPMODE/in_r_reg[19]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.628 r  in_OPMODE/in_r_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    in_OPMODE/in_r_reg[23]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.717 r  in_OPMODE/in_r_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.717    in_OPMODE/in_r_reg[27]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.806 r  in_OPMODE/in_r_reg[31]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.806    in_OPMODE/in_r_reg[31]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[35]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.895 r  in_OPMODE/in_r_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.895    in_OPMODE/in_r_reg[35]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[39]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.984 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.984    in_OPMODE/in_r_reg[39]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[43]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.073 r  in_OPMODE/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.073    in_OPMODE/in_r_reg[43]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[47]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170     4.243 r  in_OPMODE/in_r_reg[47]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     4.243    in_P/D[44]
                         FDRE                                         r  in_P/in_r_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304     1.304 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.543     1.846    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.439     2.357    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[44]/C

Slack:                    inf
  Source:                 PCIN[3]
                            (input port)
  Destination:            in_P/in_r_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.232ns  (logic 2.652ns (62.661%)  route 1.580ns (37.339%))
  Logic Levels:           14  (CARRY4=10 IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        2.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  PCIN[3] (IN)
                         net (fo=0)                   0.000     0.000    PCIN[3]
                                                                      r  PCIN_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.845     0.845 r  PCIN_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.571     1.416    in_OPMODE/PCIN_IBUF[3]
                                                                      r  in_OPMODE/in_r[7]_i_16/I1
                         LUT5 (Prop_lut5_I1_O)        0.097     1.513 r  in_OPMODE/in_r[7]_i_16/O
                         net (fo=2, unplaced)         0.522     2.035    in_OPMODE/Z_out[3]
                                                                      r  in_OPMODE/in_r[7]_i_5__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.110     2.145 r  in_OPMODE/in_r[7]_i_5__0/O
                         net (fo=2, unplaced)         0.487     2.632    in_OPMODE/in_r[7]_i_5__0_n_0
                                                                      r  in_OPMODE/in_r[7]_i_9/I4
                         LUT5 (Prop_lut5_I4_O)        0.245     2.877 r  in_OPMODE/in_r[7]_i_9/O
                         net (fo=1, unplaced)         0.000     2.877    in_OPMODE/in_r[7]_i_9_n_0
                                                                      r  in_OPMODE/in_r_reg[7]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.272 r  in_OPMODE/in_r_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.272    in_OPMODE/in_r_reg[7]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.361 r  in_OPMODE/in_r_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.361    in_OPMODE/in_r_reg[11]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.450 r  in_OPMODE/in_r_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.450    in_OPMODE/in_r_reg[15]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.539 r  in_OPMODE/in_r_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.539    in_OPMODE/in_r_reg[19]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.628 r  in_OPMODE/in_r_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    in_OPMODE/in_r_reg[23]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.717 r  in_OPMODE/in_r_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.717    in_OPMODE/in_r_reg[27]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.806 r  in_OPMODE/in_r_reg[31]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.806    in_OPMODE/in_r_reg[31]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[35]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.895 r  in_OPMODE/in_r_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.895    in_OPMODE/in_r_reg[35]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[39]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.984 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.984    in_OPMODE/in_r_reg[39]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[43]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248     4.232 r  in_OPMODE/in_r_reg[43]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     4.232    in_P/D[43]
                         FDRE                                         r  in_P/in_r_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304     1.304 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.543     1.846    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.439     2.357    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[43]/C

Slack:                    inf
  Source:                 PCIN[3]
                            (input port)
  Destination:            in_P/in_r_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.224ns  (logic 2.644ns (62.591%)  route 1.580ns (37.409%))
  Logic Levels:           14  (CARRY4=10 IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        2.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  PCIN[3] (IN)
                         net (fo=0)                   0.000     0.000    PCIN[3]
                                                                      r  PCIN_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.845     0.845 r  PCIN_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.571     1.416    in_OPMODE/PCIN_IBUF[3]
                                                                      r  in_OPMODE/in_r[7]_i_16/I1
                         LUT5 (Prop_lut5_I1_O)        0.097     1.513 r  in_OPMODE/in_r[7]_i_16/O
                         net (fo=2, unplaced)         0.522     2.035    in_OPMODE/Z_out[3]
                                                                      r  in_OPMODE/in_r[7]_i_5__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.110     2.145 r  in_OPMODE/in_r[7]_i_5__0/O
                         net (fo=2, unplaced)         0.487     2.632    in_OPMODE/in_r[7]_i_5__0_n_0
                                                                      r  in_OPMODE/in_r[7]_i_9/I4
                         LUT5 (Prop_lut5_I4_O)        0.245     2.877 r  in_OPMODE/in_r[7]_i_9/O
                         net (fo=1, unplaced)         0.000     2.877    in_OPMODE/in_r[7]_i_9_n_0
                                                                      r  in_OPMODE/in_r_reg[7]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.272 r  in_OPMODE/in_r_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.272    in_OPMODE/in_r_reg[7]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.361 r  in_OPMODE/in_r_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.361    in_OPMODE/in_r_reg[11]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.450 r  in_OPMODE/in_r_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.450    in_OPMODE/in_r_reg[15]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.539 r  in_OPMODE/in_r_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.539    in_OPMODE/in_r_reg[19]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.628 r  in_OPMODE/in_r_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    in_OPMODE/in_r_reg[23]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.717 r  in_OPMODE/in_r_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.717    in_OPMODE/in_r_reg[27]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.806 r  in_OPMODE/in_r_reg[31]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.806    in_OPMODE/in_r_reg[31]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[35]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.895 r  in_OPMODE/in_r_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.895    in_OPMODE/in_r_reg[35]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[39]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.984 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.984    in_OPMODE/in_r_reg[39]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[43]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240     4.224 r  in_OPMODE/in_r_reg[43]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.224    in_P/D[41]
                         FDRE                                         r  in_P/in_r_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304     1.304 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.543     1.846    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.439     2.357    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[41]/C

Slack:                    inf
  Source:                 PCIN[3]
                            (input port)
  Destination:            in_P/in_r_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.177ns  (logic 2.597ns (62.170%)  route 1.580ns (37.830%))
  Logic Levels:           14  (CARRY4=10 IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        2.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  PCIN[3] (IN)
                         net (fo=0)                   0.000     0.000    PCIN[3]
                                                                      r  PCIN_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.845     0.845 r  PCIN_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.571     1.416    in_OPMODE/PCIN_IBUF[3]
                                                                      r  in_OPMODE/in_r[7]_i_16/I1
                         LUT5 (Prop_lut5_I1_O)        0.097     1.513 r  in_OPMODE/in_r[7]_i_16/O
                         net (fo=2, unplaced)         0.522     2.035    in_OPMODE/Z_out[3]
                                                                      r  in_OPMODE/in_r[7]_i_5__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.110     2.145 r  in_OPMODE/in_r[7]_i_5__0/O
                         net (fo=2, unplaced)         0.487     2.632    in_OPMODE/in_r[7]_i_5__0_n_0
                                                                      r  in_OPMODE/in_r[7]_i_9/I4
                         LUT5 (Prop_lut5_I4_O)        0.245     2.877 r  in_OPMODE/in_r[7]_i_9/O
                         net (fo=1, unplaced)         0.000     2.877    in_OPMODE/in_r[7]_i_9_n_0
                                                                      r  in_OPMODE/in_r_reg[7]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.272 r  in_OPMODE/in_r_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.272    in_OPMODE/in_r_reg[7]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.361 r  in_OPMODE/in_r_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.361    in_OPMODE/in_r_reg[11]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.450 r  in_OPMODE/in_r_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.450    in_OPMODE/in_r_reg[15]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.539 r  in_OPMODE/in_r_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.539    in_OPMODE/in_r_reg[19]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.628 r  in_OPMODE/in_r_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    in_OPMODE/in_r_reg[23]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.717 r  in_OPMODE/in_r_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.717    in_OPMODE/in_r_reg[27]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.806 r  in_OPMODE/in_r_reg[31]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.806    in_OPMODE/in_r_reg[31]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[35]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.895 r  in_OPMODE/in_r_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.895    in_OPMODE/in_r_reg[35]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[39]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.984 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.984    in_OPMODE/in_r_reg[39]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[43]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.193     4.177 r  in_OPMODE/in_r_reg[43]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     4.177    in_P/D[42]
                         FDRE                                         r  in_P/in_r_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304     1.304 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.543     1.846    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.439     2.357    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[42]/C

Slack:                    inf
  Source:                 PCIN[3]
                            (input port)
  Destination:            in_P/in_r_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.154ns  (logic 2.574ns (61.960%)  route 1.580ns (38.040%))
  Logic Levels:           14  (CARRY4=10 IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        2.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  PCIN[3] (IN)
                         net (fo=0)                   0.000     0.000    PCIN[3]
                                                                      r  PCIN_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.845     0.845 r  PCIN_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.571     1.416    in_OPMODE/PCIN_IBUF[3]
                                                                      r  in_OPMODE/in_r[7]_i_16/I1
                         LUT5 (Prop_lut5_I1_O)        0.097     1.513 r  in_OPMODE/in_r[7]_i_16/O
                         net (fo=2, unplaced)         0.522     2.035    in_OPMODE/Z_out[3]
                                                                      r  in_OPMODE/in_r[7]_i_5__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.110     2.145 r  in_OPMODE/in_r[7]_i_5__0/O
                         net (fo=2, unplaced)         0.487     2.632    in_OPMODE/in_r[7]_i_5__0_n_0
                                                                      r  in_OPMODE/in_r[7]_i_9/I4
                         LUT5 (Prop_lut5_I4_O)        0.245     2.877 r  in_OPMODE/in_r[7]_i_9/O
                         net (fo=1, unplaced)         0.000     2.877    in_OPMODE/in_r[7]_i_9_n_0
                                                                      r  in_OPMODE/in_r_reg[7]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.272 r  in_OPMODE/in_r_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.272    in_OPMODE/in_r_reg[7]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.361 r  in_OPMODE/in_r_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.361    in_OPMODE/in_r_reg[11]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.450 r  in_OPMODE/in_r_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.450    in_OPMODE/in_r_reg[15]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.539 r  in_OPMODE/in_r_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.539    in_OPMODE/in_r_reg[19]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.628 r  in_OPMODE/in_r_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    in_OPMODE/in_r_reg[23]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.717 r  in_OPMODE/in_r_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.717    in_OPMODE/in_r_reg[27]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.806 r  in_OPMODE/in_r_reg[31]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.806    in_OPMODE/in_r_reg[31]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[35]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.895 r  in_OPMODE/in_r_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.895    in_OPMODE/in_r_reg[35]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[39]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.984 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.984    in_OPMODE/in_r_reg[39]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[43]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170     4.154 r  in_OPMODE/in_r_reg[43]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     4.154    in_P/D[40]
                         FDRE                                         r  in_P/in_r_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304     1.304 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.543     1.846    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.439     2.357    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[40]/C

Slack:                    inf
  Source:                 PCIN[3]
                            (input port)
  Destination:            in_P/in_r_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.143ns  (logic 2.563ns (61.859%)  route 1.580ns (38.141%))
  Logic Levels:           13  (CARRY4=9 IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        2.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  PCIN[3] (IN)
                         net (fo=0)                   0.000     0.000    PCIN[3]
                                                                      r  PCIN_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.845     0.845 r  PCIN_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.571     1.416    in_OPMODE/PCIN_IBUF[3]
                                                                      r  in_OPMODE/in_r[7]_i_16/I1
                         LUT5 (Prop_lut5_I1_O)        0.097     1.513 r  in_OPMODE/in_r[7]_i_16/O
                         net (fo=2, unplaced)         0.522     2.035    in_OPMODE/Z_out[3]
                                                                      r  in_OPMODE/in_r[7]_i_5__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.110     2.145 r  in_OPMODE/in_r[7]_i_5__0/O
                         net (fo=2, unplaced)         0.487     2.632    in_OPMODE/in_r[7]_i_5__0_n_0
                                                                      r  in_OPMODE/in_r[7]_i_9/I4
                         LUT5 (Prop_lut5_I4_O)        0.245     2.877 r  in_OPMODE/in_r[7]_i_9/O
                         net (fo=1, unplaced)         0.000     2.877    in_OPMODE/in_r[7]_i_9_n_0
                                                                      r  in_OPMODE/in_r_reg[7]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.272 r  in_OPMODE/in_r_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.272    in_OPMODE/in_r_reg[7]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.361 r  in_OPMODE/in_r_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.361    in_OPMODE/in_r_reg[11]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.450 r  in_OPMODE/in_r_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.450    in_OPMODE/in_r_reg[15]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.539 r  in_OPMODE/in_r_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.539    in_OPMODE/in_r_reg[19]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.628 r  in_OPMODE/in_r_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    in_OPMODE/in_r_reg[23]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.717 r  in_OPMODE/in_r_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.717    in_OPMODE/in_r_reg[27]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.806 r  in_OPMODE/in_r_reg[31]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.806    in_OPMODE/in_r_reg[31]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[35]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.895 r  in_OPMODE/in_r_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.895    in_OPMODE/in_r_reg[35]_i_1_n_0
                                                                      r  in_OPMODE/in_r_reg[39]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248     4.143 r  in_OPMODE/in_r_reg[39]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     4.143    in_P/D[39]
                         FDRE                                         r  in_P/in_r_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304     1.304 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.543     1.846    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.439     2.357    in_P/clk
                         FDRE                                         r  in_P/in_r_reg[39]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CEA
                            (input port)
  Destination:            in_A1/in_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.224ns (40.233%)  route 0.333ns (59.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  CEA (IN)
                         net (fo=0)                   0.000     0.000    CEA
                                                                      r  CEA_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.224     0.224 r  CEA_IBUF_inst/O
                         net (fo=20, unplaced)        0.333     0.558    in_A1/E[0]
                         FDRE                                         r  in_A1/in_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.830    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.259     1.118    in_A1/clk
                         FDRE                                         r  in_A1/in_r_reg[0]/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            in_A1/in_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.224ns (40.233%)  route 0.333ns (59.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
                                                                      r  A_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.224     0.224 r  A_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.333     0.558    in_A1/D[0]
                         FDRE                                         r  in_A1/in_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.830    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.259     1.118    in_A1/clk
                         FDRE                                         r  in_A1/in_r_reg[0]/C

Slack:                    inf
  Source:                 RSTA
                            (input port)
  Destination:            in_A1/in_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.224ns (40.233%)  route 0.333ns (59.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  RSTA (IN)
                         net (fo=0)                   0.000     0.000    RSTA
                                                                      r  RSTA_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.224     0.224 r  RSTA_IBUF_inst/O
                         net (fo=20, unplaced)        0.333     0.558    in_A1/SR[0]
                         FDRE                                         r  in_A1/in_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.830    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.259     1.118    in_A1/clk
                         FDRE                                         r  in_A1/in_r_reg[0]/C

Slack:                    inf
  Source:                 CEA
                            (input port)
  Destination:            in_A1/in_r_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.224ns (40.233%)  route 0.333ns (59.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  CEA (IN)
                         net (fo=0)                   0.000     0.000    CEA
                                                                      r  CEA_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.224     0.224 r  CEA_IBUF_inst/O
                         net (fo=20, unplaced)        0.333     0.558    in_A1/E[0]
                         FDRE                                         r  in_A1/in_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.830    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.259     1.118    in_A1/clk
                         FDRE                                         r  in_A1/in_r_reg[10]/C

Slack:                    inf
  Source:                 A[10]
                            (input port)
  Destination:            in_A1/in_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.224ns (40.233%)  route 0.333ns (59.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A[10] (IN)
                         net (fo=0)                   0.000     0.000    A[10]
                                                                      r  A_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.224     0.224 r  A_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.333     0.558    in_A1/D[10]
                         FDRE                                         r  in_A1/in_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.830    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.259     1.118    in_A1/clk
                         FDRE                                         r  in_A1/in_r_reg[10]/C

Slack:                    inf
  Source:                 RSTA
                            (input port)
  Destination:            in_A1/in_r_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.224ns (40.233%)  route 0.333ns (59.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  RSTA (IN)
                         net (fo=0)                   0.000     0.000    RSTA
                                                                      r  RSTA_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.224     0.224 r  RSTA_IBUF_inst/O
                         net (fo=20, unplaced)        0.333     0.558    in_A1/SR[0]
                         FDRE                                         r  in_A1/in_r_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.830    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.259     1.118    in_A1/clk
                         FDRE                                         r  in_A1/in_r_reg[10]/C

Slack:                    inf
  Source:                 CEA
                            (input port)
  Destination:            in_A1/in_r_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.224ns (40.233%)  route 0.333ns (59.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  CEA (IN)
                         net (fo=0)                   0.000     0.000    CEA
                                                                      r  CEA_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.224     0.224 r  CEA_IBUF_inst/O
                         net (fo=20, unplaced)        0.333     0.558    in_A1/E[0]
                         FDRE                                         r  in_A1/in_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.830    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.259     1.118    in_A1/clk
                         FDRE                                         r  in_A1/in_r_reg[11]/C

Slack:                    inf
  Source:                 A[11]
                            (input port)
  Destination:            in_A1/in_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.224ns (40.233%)  route 0.333ns (59.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A[11] (IN)
                         net (fo=0)                   0.000     0.000    A[11]
                                                                      r  A_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.224     0.224 r  A_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.333     0.558    in_A1/D[11]
                         FDRE                                         r  in_A1/in_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.830    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.259     1.118    in_A1/clk
                         FDRE                                         r  in_A1/in_r_reg[11]/C

Slack:                    inf
  Source:                 RSTA
                            (input port)
  Destination:            in_A1/in_r_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.224ns (40.233%)  route 0.333ns (59.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  RSTA (IN)
                         net (fo=0)                   0.000     0.000    RSTA
                                                                      r  RSTA_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.224     0.224 r  RSTA_IBUF_inst/O
                         net (fo=20, unplaced)        0.333     0.558    in_A1/SR[0]
                         FDRE                                         r  in_A1/in_r_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.830    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.259     1.118    in_A1/clk
                         FDRE                                         r  in_A1/in_r_reg[11]/C

Slack:                    inf
  Source:                 CEA
                            (input port)
  Destination:            in_A1/in_r_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.224ns (40.233%)  route 0.333ns (59.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  CEA (IN)
                         net (fo=0)                   0.000     0.000    CEA
                                                                      r  CEA_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.224     0.224 r  CEA_IBUF_inst/O
                         net (fo=20, unplaced)        0.333     0.558    in_A1/E[0]
                         FDRE                                         r  in_A1/in_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.830    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, unplaced)       0.259     1.118    in_A1/clk
                         FDRE                                         r  in_A1/in_r_reg[12]/C





