ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM6_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM6_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM6_Init:
  28              	.LFB330:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim6;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim7;
  30:Core/Src/tim.c **** 
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s 			page 2


  31:Core/Src/tim.c **** /* TIM1 init function */
  32:Core/Src/tim.c **** void MX_TIM1_Init(void)
  33:Core/Src/tim.c **** {
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  42:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  45:Core/Src/tim.c **** 
  46:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  47:Core/Src/tim.c ****   htim1.Instance = TIM1;
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = TIM1_Presc;
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  50:Core/Src/tim.c ****   htim1.Init.Period = 39;
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  54:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  55:Core/Src/tim.c ****   {
  56:Core/Src/tim.c ****     Error_Handler();
  57:Core/Src/tim.c ****   }
  58:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  59:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  60:Core/Src/tim.c ****   {
  61:Core/Src/tim.c ****     Error_Handler();
  62:Core/Src/tim.c ****   }
  63:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  64:Core/Src/tim.c ****   {
  65:Core/Src/tim.c ****     Error_Handler();
  66:Core/Src/tim.c ****   }
  67:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  68:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
  69:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  70:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  71:Core/Src/tim.c ****   {
  72:Core/Src/tim.c ****     Error_Handler();
  73:Core/Src/tim.c ****   }
  74:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  75:Core/Src/tim.c ****   sConfigOC.Pulse = 20;
  76:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  77:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  78:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  79:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  80:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  81:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  82:Core/Src/tim.c ****   {
  83:Core/Src/tim.c ****     Error_Handler();
  84:Core/Src/tim.c ****   }
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s 			page 3


  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  98:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  99:Core/Src/tim.c ****   {
 100:Core/Src/tim.c ****     Error_Handler();
 101:Core/Src/tim.c ****   }
 102:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 103:Core/Src/tim.c **** 
 104:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 105:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c **** }
 108:Core/Src/tim.c **** /* TIM6 init function */
 109:Core/Src/tim.c **** void MX_TIM6_Init(void)
 110:Core/Src/tim.c **** {
  29              		.loc 1 110 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 16
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 85B0     		sub	sp, sp, #20
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 24
 111:Core/Src/tim.c **** 
 112:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 0 */
 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 0 */
 115:Core/Src/tim.c **** 
 116:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40              		.loc 1 116 3 view .LVU1
  41              		.loc 1 116 27 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0193     		str	r3, [sp, #4]
  44 0008 0293     		str	r3, [sp, #8]
  45 000a 0393     		str	r3, [sp, #12]
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 1 */
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 1 */
 121:Core/Src/tim.c ****   htim6.Instance = TIM6;
  46              		.loc 1 121 3 is_stmt 1 view .LVU3
  47              		.loc 1 121 18 is_stmt 0 view .LVU4
  48 000c 0F48     		ldr	r0, .L7
  49 000e 104A     		ldr	r2, .L7+4
  50 0010 0260     		str	r2, [r0]
 122:Core/Src/tim.c ****   htim6.Init.Prescaler = TIM6_Presc;
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s 			page 4


  51              		.loc 1 122 3 is_stmt 1 view .LVU5
  52              		.loc 1 122 24 is_stmt 0 view .LVU6
  53 0012 A722     		movs	r2, #167
  54 0014 4260     		str	r2, [r0, #4]
 123:Core/Src/tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  55              		.loc 1 123 3 is_stmt 1 view .LVU7
  56              		.loc 1 123 26 is_stmt 0 view .LVU8
  57 0016 8360     		str	r3, [r0, #8]
 124:Core/Src/tim.c ****   htim6.Init.Period = 10000;
  58              		.loc 1 124 3 is_stmt 1 view .LVU9
  59              		.loc 1 124 21 is_stmt 0 view .LVU10
  60 0018 42F21072 		movw	r2, #10000
  61 001c C260     		str	r2, [r0, #12]
 125:Core/Src/tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  62              		.loc 1 125 3 is_stmt 1 view .LVU11
  63              		.loc 1 125 32 is_stmt 0 view .LVU12
  64 001e 8361     		str	r3, [r0, #24]
 126:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
  65              		.loc 1 126 3 is_stmt 1 view .LVU13
  66              		.loc 1 126 7 is_stmt 0 view .LVU14
  67 0020 FFF7FEFF 		bl	HAL_TIM_Base_Init
  68              	.LVL0:
  69              		.loc 1 126 6 view .LVU15
  70 0024 58B9     		cbnz	r0, .L5
  71              	.L2:
 127:Core/Src/tim.c ****   {
 128:Core/Src/tim.c ****     Error_Handler();
 129:Core/Src/tim.c ****   }
 130:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
  72              		.loc 1 130 3 is_stmt 1 view .LVU16
  73              		.loc 1 130 37 is_stmt 0 view .LVU17
  74 0026 2023     		movs	r3, #32
  75 0028 0193     		str	r3, [sp, #4]
 131:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  76              		.loc 1 131 3 is_stmt 1 view .LVU18
  77              		.loc 1 131 33 is_stmt 0 view .LVU19
  78 002a 0023     		movs	r3, #0
  79 002c 0393     		str	r3, [sp, #12]
 132:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
  80              		.loc 1 132 3 is_stmt 1 view .LVU20
  81              		.loc 1 132 7 is_stmt 0 view .LVU21
  82 002e 01A9     		add	r1, sp, #4
  83 0030 0648     		ldr	r0, .L7
  84 0032 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
  85              	.LVL1:
  86              		.loc 1 132 6 view .LVU22
  87 0036 28B9     		cbnz	r0, .L6
  88              	.L1:
 133:Core/Src/tim.c ****   {
 134:Core/Src/tim.c ****     Error_Handler();
 135:Core/Src/tim.c ****   }
 136:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 2 */
 137:Core/Src/tim.c **** 
 138:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 2 */
 139:Core/Src/tim.c **** 
 140:Core/Src/tim.c **** }
  89              		.loc 1 140 1 view .LVU23
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s 			page 5


  90 0038 05B0     		add	sp, sp, #20
  91              	.LCFI2:
  92              		.cfi_remember_state
  93              		.cfi_def_cfa_offset 4
  94              		@ sp needed
  95 003a 5DF804FB 		ldr	pc, [sp], #4
  96              	.L5:
  97              	.LCFI3:
  98              		.cfi_restore_state
 128:Core/Src/tim.c ****   }
  99              		.loc 1 128 5 is_stmt 1 view .LVU24
 100 003e FFF7FEFF 		bl	Error_Handler
 101              	.LVL2:
 102 0042 F0E7     		b	.L2
 103              	.L6:
 134:Core/Src/tim.c ****   }
 104              		.loc 1 134 5 view .LVU25
 105 0044 FFF7FEFF 		bl	Error_Handler
 106              	.LVL3:
 107              		.loc 1 140 1 is_stmt 0 view .LVU26
 108 0048 F6E7     		b	.L1
 109              	.L8:
 110 004a 00BF     		.align	2
 111              	.L7:
 112 004c 00000000 		.word	htim6
 113 0050 00100040 		.word	1073745920
 114              		.cfi_endproc
 115              	.LFE330:
 117              		.section	.text.MX_TIM7_Init,"ax",%progbits
 118              		.align	1
 119              		.global	MX_TIM7_Init
 120              		.syntax unified
 121              		.thumb
 122              		.thumb_func
 124              	MX_TIM7_Init:
 125              	.LFB331:
 141:Core/Src/tim.c **** /* TIM7 init function */
 142:Core/Src/tim.c **** void MX_TIM7_Init(void)
 143:Core/Src/tim.c **** {
 126              		.loc 1 143 1 is_stmt 1 view -0
 127              		.cfi_startproc
 128              		@ args = 0, pretend = 0, frame = 16
 129              		@ frame_needed = 0, uses_anonymous_args = 0
 130 0000 00B5     		push	{lr}
 131              	.LCFI4:
 132              		.cfi_def_cfa_offset 4
 133              		.cfi_offset 14, -4
 134 0002 85B0     		sub	sp, sp, #20
 135              	.LCFI5:
 136              		.cfi_def_cfa_offset 24
 144:Core/Src/tim.c **** 
 145:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 0 */
 146:Core/Src/tim.c **** 
 147:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 0 */
 148:Core/Src/tim.c **** 
 149:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 137              		.loc 1 149 3 view .LVU28
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s 			page 6


 138              		.loc 1 149 27 is_stmt 0 view .LVU29
 139 0004 0023     		movs	r3, #0
 140 0006 0193     		str	r3, [sp, #4]
 141 0008 0293     		str	r3, [sp, #8]
 142 000a 0393     		str	r3, [sp, #12]
 150:Core/Src/tim.c **** 
 151:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 1 */
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 1 */
 154:Core/Src/tim.c ****   htim7.Instance = TIM7;
 143              		.loc 1 154 3 is_stmt 1 view .LVU30
 144              		.loc 1 154 18 is_stmt 0 view .LVU31
 145 000c 0E48     		ldr	r0, .L15
 146 000e 0F4A     		ldr	r2, .L15+4
 147 0010 0260     		str	r2, [r0]
 155:Core/Src/tim.c ****   htim7.Init.Prescaler = TIM7_Presc;
 148              		.loc 1 155 3 is_stmt 1 view .LVU32
 149              		.loc 1 155 24 is_stmt 0 view .LVU33
 150 0012 A722     		movs	r2, #167
 151 0014 4260     		str	r2, [r0, #4]
 156:Core/Src/tim.c ****   htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 152              		.loc 1 156 3 is_stmt 1 view .LVU34
 153              		.loc 1 156 26 is_stmt 0 view .LVU35
 154 0016 8360     		str	r3, [r0, #8]
 157:Core/Src/tim.c ****   htim7.Init.Period = 1000;
 155              		.loc 1 157 3 is_stmt 1 view .LVU36
 156              		.loc 1 157 21 is_stmt 0 view .LVU37
 157 0018 4FF47A72 		mov	r2, #1000
 158 001c C260     		str	r2, [r0, #12]
 158:Core/Src/tim.c ****   htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 159              		.loc 1 158 3 is_stmt 1 view .LVU38
 160              		.loc 1 158 32 is_stmt 0 view .LVU39
 161 001e 8361     		str	r3, [r0, #24]
 159:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 162              		.loc 1 159 3 is_stmt 1 view .LVU40
 163              		.loc 1 159 7 is_stmt 0 view .LVU41
 164 0020 FFF7FEFF 		bl	HAL_TIM_Base_Init
 165              	.LVL4:
 166              		.loc 1 159 6 view .LVU42
 167 0024 50B9     		cbnz	r0, .L13
 168              	.L10:
 160:Core/Src/tim.c ****   {
 161:Core/Src/tim.c ****     Error_Handler();
 162:Core/Src/tim.c ****   }
 163:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 169              		.loc 1 163 3 is_stmt 1 view .LVU43
 170              		.loc 1 163 37 is_stmt 0 view .LVU44
 171 0026 0023     		movs	r3, #0
 172 0028 0193     		str	r3, [sp, #4]
 164:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 173              		.loc 1 164 3 is_stmt 1 view .LVU45
 174              		.loc 1 164 33 is_stmt 0 view .LVU46
 175 002a 0393     		str	r3, [sp, #12]
 165:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 176              		.loc 1 165 3 is_stmt 1 view .LVU47
 177              		.loc 1 165 7 is_stmt 0 view .LVU48
 178 002c 01A9     		add	r1, sp, #4
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s 			page 7


 179 002e 0648     		ldr	r0, .L15
 180 0030 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 181              	.LVL5:
 182              		.loc 1 165 6 view .LVU49
 183 0034 28B9     		cbnz	r0, .L14
 184              	.L9:
 166:Core/Src/tim.c ****   {
 167:Core/Src/tim.c ****     Error_Handler();
 168:Core/Src/tim.c ****   }
 169:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 2 */
 170:Core/Src/tim.c **** 
 171:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 2 */
 172:Core/Src/tim.c **** 
 173:Core/Src/tim.c **** }
 185              		.loc 1 173 1 view .LVU50
 186 0036 05B0     		add	sp, sp, #20
 187              	.LCFI6:
 188              		.cfi_remember_state
 189              		.cfi_def_cfa_offset 4
 190              		@ sp needed
 191 0038 5DF804FB 		ldr	pc, [sp], #4
 192              	.L13:
 193              	.LCFI7:
 194              		.cfi_restore_state
 161:Core/Src/tim.c ****   }
 195              		.loc 1 161 5 is_stmt 1 view .LVU51
 196 003c FFF7FEFF 		bl	Error_Handler
 197              	.LVL6:
 198 0040 F1E7     		b	.L10
 199              	.L14:
 167:Core/Src/tim.c ****   }
 200              		.loc 1 167 5 view .LVU52
 201 0042 FFF7FEFF 		bl	Error_Handler
 202              	.LVL7:
 203              		.loc 1 173 1 is_stmt 0 view .LVU53
 204 0046 F6E7     		b	.L9
 205              	.L16:
 206              		.align	2
 207              	.L15:
 208 0048 00000000 		.word	htim7
 209 004c 00140040 		.word	1073746944
 210              		.cfi_endproc
 211              	.LFE331:
 213              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 214              		.align	1
 215              		.global	HAL_TIM_Base_MspInit
 216              		.syntax unified
 217              		.thumb
 218              		.thumb_func
 220              	HAL_TIM_Base_MspInit:
 221              	.LVL8:
 222              	.LFB332:
 174:Core/Src/tim.c **** 
 175:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 176:Core/Src/tim.c **** {
 223              		.loc 1 176 1 is_stmt 1 view -0
 224              		.cfi_startproc
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s 			page 8


 225              		@ args = 0, pretend = 0, frame = 16
 226              		@ frame_needed = 0, uses_anonymous_args = 0
 227              		.loc 1 176 1 is_stmt 0 view .LVU55
 228 0000 00B5     		push	{lr}
 229              	.LCFI8:
 230              		.cfi_def_cfa_offset 4
 231              		.cfi_offset 14, -4
 232 0002 85B0     		sub	sp, sp, #20
 233              	.LCFI9:
 234              		.cfi_def_cfa_offset 24
 177:Core/Src/tim.c **** 
 178:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 235              		.loc 1 178 3 is_stmt 1 view .LVU56
 236              		.loc 1 178 20 is_stmt 0 view .LVU57
 237 0004 0368     		ldr	r3, [r0]
 238              		.loc 1 178 5 view .LVU58
 239 0006 1A4A     		ldr	r2, .L25
 240 0008 9342     		cmp	r3, r2
 241 000a 08D0     		beq	.L22
 179:Core/Src/tim.c ****   {
 180:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 181:Core/Src/tim.c **** 
 182:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 183:Core/Src/tim.c ****     /* TIM1 clock enable */
 184:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 185:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 186:Core/Src/tim.c **** 
 187:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 188:Core/Src/tim.c ****   }
 189:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM6)
 242              		.loc 1 189 8 is_stmt 1 view .LVU59
 243              		.loc 1 189 10 is_stmt 0 view .LVU60
 244 000c 194A     		ldr	r2, .L25+4
 245 000e 9342     		cmp	r3, r2
 246 0010 10D0     		beq	.L23
 190:Core/Src/tim.c ****   {
 191:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 192:Core/Src/tim.c **** 
 193:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 0 */
 194:Core/Src/tim.c ****     /* TIM6 clock enable */
 195:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 196:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 197:Core/Src/tim.c **** 
 198:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 1 */
 199:Core/Src/tim.c ****   }
 200:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM7)
 247              		.loc 1 200 8 is_stmt 1 view .LVU61
 248              		.loc 1 200 10 is_stmt 0 view .LVU62
 249 0012 194A     		ldr	r2, .L25+8
 250 0014 9342     		cmp	r3, r2
 251 0016 18D0     		beq	.L24
 252              	.LVL9:
 253              	.L17:
 201:Core/Src/tim.c ****   {
 202:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 0 */
 203:Core/Src/tim.c **** 
 204:Core/Src/tim.c ****   /* USER CODE END TIM7_MspInit 0 */
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s 			page 9


 205:Core/Src/tim.c ****     /* TIM7 clock enable */
 206:Core/Src/tim.c ****     __HAL_RCC_TIM7_CLK_ENABLE();
 207:Core/Src/tim.c **** 
 208:Core/Src/tim.c ****     /* TIM7 interrupt Init */
 209:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 210:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 211:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 212:Core/Src/tim.c **** 
 213:Core/Src/tim.c ****   /* USER CODE END TIM7_MspInit 1 */
 214:Core/Src/tim.c ****   }
 215:Core/Src/tim.c **** }
 254              		.loc 1 215 1 view .LVU63
 255 0018 05B0     		add	sp, sp, #20
 256              	.LCFI10:
 257              		.cfi_remember_state
 258              		.cfi_def_cfa_offset 4
 259              		@ sp needed
 260 001a 5DF804FB 		ldr	pc, [sp], #4
 261              	.LVL10:
 262              	.L22:
 263              	.LCFI11:
 264              		.cfi_restore_state
 184:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 265              		.loc 1 184 5 is_stmt 1 view .LVU64
 266              	.LBB2:
 184:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 267              		.loc 1 184 5 view .LVU65
 184:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 268              		.loc 1 184 5 view .LVU66
 269 001e 174B     		ldr	r3, .L25+12
 270 0020 1A6E     		ldr	r2, [r3, #96]
 271 0022 42F40062 		orr	r2, r2, #2048
 272 0026 1A66     		str	r2, [r3, #96]
 184:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 273              		.loc 1 184 5 view .LVU67
 274 0028 1B6E     		ldr	r3, [r3, #96]
 275 002a 03F40063 		and	r3, r3, #2048
 276 002e 0193     		str	r3, [sp, #4]
 184:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 277              		.loc 1 184 5 view .LVU68
 278 0030 019B     		ldr	r3, [sp, #4]
 279              	.LBE2:
 184:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 280              		.loc 1 184 5 view .LVU69
 281 0032 F1E7     		b	.L17
 282              	.L23:
 195:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 283              		.loc 1 195 5 view .LVU70
 284              	.LBB3:
 195:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 285              		.loc 1 195 5 view .LVU71
 195:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 286              		.loc 1 195 5 view .LVU72
 287 0034 114B     		ldr	r3, .L25+12
 288 0036 9A6D     		ldr	r2, [r3, #88]
 289 0038 42F01002 		orr	r2, r2, #16
 290 003c 9A65     		str	r2, [r3, #88]
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s 			page 10


 195:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 291              		.loc 1 195 5 view .LVU73
 292 003e 9B6D     		ldr	r3, [r3, #88]
 293 0040 03F01003 		and	r3, r3, #16
 294 0044 0293     		str	r3, [sp, #8]
 195:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 295              		.loc 1 195 5 view .LVU74
 296 0046 029B     		ldr	r3, [sp, #8]
 297              	.LBE3:
 195:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 298              		.loc 1 195 5 view .LVU75
 299 0048 E6E7     		b	.L17
 300              	.L24:
 206:Core/Src/tim.c **** 
 301              		.loc 1 206 5 view .LVU76
 302              	.LBB4:
 206:Core/Src/tim.c **** 
 303              		.loc 1 206 5 view .LVU77
 206:Core/Src/tim.c **** 
 304              		.loc 1 206 5 view .LVU78
 305 004a 0C4B     		ldr	r3, .L25+12
 306 004c 9A6D     		ldr	r2, [r3, #88]
 307 004e 42F02002 		orr	r2, r2, #32
 308 0052 9A65     		str	r2, [r3, #88]
 206:Core/Src/tim.c **** 
 309              		.loc 1 206 5 view .LVU79
 310 0054 9B6D     		ldr	r3, [r3, #88]
 311 0056 03F02003 		and	r3, r3, #32
 312 005a 0393     		str	r3, [sp, #12]
 206:Core/Src/tim.c **** 
 313              		.loc 1 206 5 view .LVU80
 314 005c 039B     		ldr	r3, [sp, #12]
 315              	.LBE4:
 206:Core/Src/tim.c **** 
 316              		.loc 1 206 5 view .LVU81
 209:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 317              		.loc 1 209 5 view .LVU82
 318 005e 0022     		movs	r2, #0
 319 0060 1146     		mov	r1, r2
 320 0062 3720     		movs	r0, #55
 321              	.LVL11:
 209:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 322              		.loc 1 209 5 is_stmt 0 view .LVU83
 323 0064 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 324              	.LVL12:
 210:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 325              		.loc 1 210 5 is_stmt 1 view .LVU84
 326 0068 3720     		movs	r0, #55
 327 006a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 328              	.LVL13:
 329              		.loc 1 215 1 is_stmt 0 view .LVU85
 330 006e D3E7     		b	.L17
 331              	.L26:
 332              		.align	2
 333              	.L25:
 334 0070 002C0140 		.word	1073818624
 335 0074 00100040 		.word	1073745920
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s 			page 11


 336 0078 00140040 		.word	1073746944
 337 007c 00100240 		.word	1073876992
 338              		.cfi_endproc
 339              	.LFE332:
 341              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 342              		.align	1
 343              		.global	HAL_TIM_MspPostInit
 344              		.syntax unified
 345              		.thumb
 346              		.thumb_func
 348              	HAL_TIM_MspPostInit:
 349              	.LVL14:
 350              	.LFB333:
 216:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 217:Core/Src/tim.c **** {
 351              		.loc 1 217 1 is_stmt 1 view -0
 352              		.cfi_startproc
 353              		@ args = 0, pretend = 0, frame = 24
 354              		@ frame_needed = 0, uses_anonymous_args = 0
 355              		.loc 1 217 1 is_stmt 0 view .LVU87
 356 0000 00B5     		push	{lr}
 357              	.LCFI12:
 358              		.cfi_def_cfa_offset 4
 359              		.cfi_offset 14, -4
 360 0002 87B0     		sub	sp, sp, #28
 361              	.LCFI13:
 362              		.cfi_def_cfa_offset 32
 218:Core/Src/tim.c **** 
 219:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 363              		.loc 1 219 3 is_stmt 1 view .LVU88
 364              		.loc 1 219 20 is_stmt 0 view .LVU89
 365 0004 0023     		movs	r3, #0
 366 0006 0193     		str	r3, [sp, #4]
 367 0008 0293     		str	r3, [sp, #8]
 368 000a 0393     		str	r3, [sp, #12]
 369 000c 0493     		str	r3, [sp, #16]
 370 000e 0593     		str	r3, [sp, #20]
 220:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 371              		.loc 1 220 3 is_stmt 1 view .LVU90
 372              		.loc 1 220 15 is_stmt 0 view .LVU91
 373 0010 0268     		ldr	r2, [r0]
 374              		.loc 1 220 5 view .LVU92
 375 0012 0F4B     		ldr	r3, .L31
 376 0014 9A42     		cmp	r2, r3
 377 0016 02D0     		beq	.L30
 378              	.LVL15:
 379              	.L27:
 221:Core/Src/tim.c ****   {
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 223:Core/Src/tim.c **** 
 224:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 225:Core/Src/tim.c **** 
 226:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 227:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 228:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 229:Core/Src/tim.c ****     */
 230:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s 			page 12


 231:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 232:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 233:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 234:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 235:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 236:Core/Src/tim.c **** 
 237:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 238:Core/Src/tim.c **** 
 239:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 240:Core/Src/tim.c ****   }
 241:Core/Src/tim.c **** 
 242:Core/Src/tim.c **** }
 380              		.loc 1 242 1 view .LVU93
 381 0018 07B0     		add	sp, sp, #28
 382              	.LCFI14:
 383              		.cfi_remember_state
 384              		.cfi_def_cfa_offset 4
 385              		@ sp needed
 386 001a 5DF804FB 		ldr	pc, [sp], #4
 387              	.LVL16:
 388              	.L30:
 389              	.LCFI15:
 390              		.cfi_restore_state
 226:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 391              		.loc 1 226 5 is_stmt 1 view .LVU94
 392              	.LBB5:
 226:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 393              		.loc 1 226 5 view .LVU95
 226:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 394              		.loc 1 226 5 view .LVU96
 395 001e 03F56443 		add	r3, r3, #58368
 396 0022 DA6C     		ldr	r2, [r3, #76]
 397 0024 42F00102 		orr	r2, r2, #1
 398 0028 DA64     		str	r2, [r3, #76]
 226:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 399              		.loc 1 226 5 view .LVU97
 400 002a DB6C     		ldr	r3, [r3, #76]
 401 002c 03F00103 		and	r3, r3, #1
 402 0030 0093     		str	r3, [sp]
 226:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 403              		.loc 1 226 5 view .LVU98
 404 0032 009B     		ldr	r3, [sp]
 405              	.LBE5:
 226:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 406              		.loc 1 226 5 view .LVU99
 230:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 407              		.loc 1 230 5 view .LVU100
 230:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 408              		.loc 1 230 25 is_stmt 0 view .LVU101
 409 0034 4FF48073 		mov	r3, #256
 410 0038 0193     		str	r3, [sp, #4]
 231:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 411              		.loc 1 231 5 is_stmt 1 view .LVU102
 231:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 412              		.loc 1 231 26 is_stmt 0 view .LVU103
 413 003a 0223     		movs	r3, #2
 414 003c 0293     		str	r3, [sp, #8]
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s 			page 13


 232:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 415              		.loc 1 232 5 is_stmt 1 view .LVU104
 233:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 416              		.loc 1 233 5 view .LVU105
 234:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 417              		.loc 1 234 5 view .LVU106
 234:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 418              		.loc 1 234 31 is_stmt 0 view .LVU107
 419 003e 0623     		movs	r3, #6
 420 0040 0593     		str	r3, [sp, #20]
 235:Core/Src/tim.c **** 
 421              		.loc 1 235 5 is_stmt 1 view .LVU108
 422 0042 01A9     		add	r1, sp, #4
 423 0044 4FF09040 		mov	r0, #1207959552
 424              	.LVL17:
 235:Core/Src/tim.c **** 
 425              		.loc 1 235 5 is_stmt 0 view .LVU109
 426 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 427              	.LVL18:
 428              		.loc 1 242 1 view .LVU110
 429 004c E4E7     		b	.L27
 430              	.L32:
 431 004e 00BF     		.align	2
 432              	.L31:
 433 0050 002C0140 		.word	1073818624
 434              		.cfi_endproc
 435              	.LFE333:
 437              		.section	.text.MX_TIM1_Init,"ax",%progbits
 438              		.align	1
 439              		.global	MX_TIM1_Init
 440              		.syntax unified
 441              		.thumb
 442              		.thumb_func
 444              	MX_TIM1_Init:
 445              	.LFB329:
  33:Core/Src/tim.c **** 
 446              		.loc 1 33 1 is_stmt 1 view -0
 447              		.cfi_startproc
 448              		@ args = 0, pretend = 0, frame = 112
 449              		@ frame_needed = 0, uses_anonymous_args = 0
 450 0000 10B5     		push	{r4, lr}
 451              	.LCFI16:
 452              		.cfi_def_cfa_offset 8
 453              		.cfi_offset 4, -8
 454              		.cfi_offset 14, -4
 455 0002 9CB0     		sub	sp, sp, #112
 456              	.LCFI17:
 457              		.cfi_def_cfa_offset 120
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 458              		.loc 1 39 3 view .LVU112
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 459              		.loc 1 39 26 is_stmt 0 view .LVU113
 460 0004 0024     		movs	r4, #0
 461 0006 1894     		str	r4, [sp, #96]
 462 0008 1994     		str	r4, [sp, #100]
 463 000a 1A94     		str	r4, [sp, #104]
 464 000c 1B94     		str	r4, [sp, #108]
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s 			page 14


  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 465              		.loc 1 40 3 is_stmt 1 view .LVU114
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 466              		.loc 1 40 27 is_stmt 0 view .LVU115
 467 000e 1594     		str	r4, [sp, #84]
 468 0010 1694     		str	r4, [sp, #88]
 469 0012 1794     		str	r4, [sp, #92]
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 470              		.loc 1 41 3 is_stmt 1 view .LVU116
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 471              		.loc 1 41 22 is_stmt 0 view .LVU117
 472 0014 0E94     		str	r4, [sp, #56]
 473 0016 0F94     		str	r4, [sp, #60]
 474 0018 1094     		str	r4, [sp, #64]
 475 001a 1194     		str	r4, [sp, #68]
 476 001c 1294     		str	r4, [sp, #72]
 477 001e 1394     		str	r4, [sp, #76]
 478 0020 1494     		str	r4, [sp, #80]
  42:Core/Src/tim.c **** 
 479              		.loc 1 42 3 is_stmt 1 view .LVU118
  42:Core/Src/tim.c **** 
 480              		.loc 1 42 34 is_stmt 0 view .LVU119
 481 0022 3422     		movs	r2, #52
 482 0024 2146     		mov	r1, r4
 483 0026 01A8     		add	r0, sp, #4
 484 0028 FFF7FEFF 		bl	memset
 485              	.LVL19:
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = TIM1_Presc;
 486              		.loc 1 47 3 is_stmt 1 view .LVU120
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = TIM1_Presc;
 487              		.loc 1 47 18 is_stmt 0 view .LVU121
 488 002c 3148     		ldr	r0, .L47
 489 002e 324B     		ldr	r3, .L47+4
 490 0030 0360     		str	r3, [r0]
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 491              		.loc 1 48 3 is_stmt 1 view .LVU122
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 492              		.loc 1 48 24 is_stmt 0 view .LVU123
 493 0032 0123     		movs	r3, #1
 494 0034 4360     		str	r3, [r0, #4]
  49:Core/Src/tim.c ****   htim1.Init.Period = 39;
 495              		.loc 1 49 3 is_stmt 1 view .LVU124
  49:Core/Src/tim.c ****   htim1.Init.Period = 39;
 496              		.loc 1 49 26 is_stmt 0 view .LVU125
 497 0036 8460     		str	r4, [r0, #8]
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 498              		.loc 1 50 3 is_stmt 1 view .LVU126
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 499              		.loc 1 50 21 is_stmt 0 view .LVU127
 500 0038 2723     		movs	r3, #39
 501 003a C360     		str	r3, [r0, #12]
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 502              		.loc 1 51 3 is_stmt 1 view .LVU128
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 503              		.loc 1 51 28 is_stmt 0 view .LVU129
 504 003c 0461     		str	r4, [r0, #16]
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s 			page 15


 505              		.loc 1 52 3 is_stmt 1 view .LVU130
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 506              		.loc 1 52 32 is_stmt 0 view .LVU131
 507 003e 4461     		str	r4, [r0, #20]
  53:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 508              		.loc 1 53 3 is_stmt 1 view .LVU132
  53:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 509              		.loc 1 53 32 is_stmt 0 view .LVU133
 510 0040 8461     		str	r4, [r0, #24]
  54:Core/Src/tim.c ****   {
 511              		.loc 1 54 3 is_stmt 1 view .LVU134
  54:Core/Src/tim.c ****   {
 512              		.loc 1 54 7 is_stmt 0 view .LVU135
 513 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 514              	.LVL20:
  54:Core/Src/tim.c ****   {
 515              		.loc 1 54 6 view .LVU136
 516 0046 0028     		cmp	r0, #0
 517 0048 42D1     		bne	.L41
 518              	.L34:
  58:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 519              		.loc 1 58 3 is_stmt 1 view .LVU137
  58:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 520              		.loc 1 58 34 is_stmt 0 view .LVU138
 521 004a 4FF48053 		mov	r3, #4096
 522 004e 1893     		str	r3, [sp, #96]
  59:Core/Src/tim.c ****   {
 523              		.loc 1 59 3 is_stmt 1 view .LVU139
  59:Core/Src/tim.c ****   {
 524              		.loc 1 59 7 is_stmt 0 view .LVU140
 525 0050 18A9     		add	r1, sp, #96
 526 0052 2848     		ldr	r0, .L47
 527 0054 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 528              	.LVL21:
  59:Core/Src/tim.c ****   {
 529              		.loc 1 59 6 view .LVU141
 530 0058 0028     		cmp	r0, #0
 531 005a 3CD1     		bne	.L42
 532              	.L35:
  63:Core/Src/tim.c ****   {
 533              		.loc 1 63 3 is_stmt 1 view .LVU142
  63:Core/Src/tim.c ****   {
 534              		.loc 1 63 7 is_stmt 0 view .LVU143
 535 005c 2548     		ldr	r0, .L47
 536 005e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 537              	.LVL22:
  63:Core/Src/tim.c ****   {
 538              		.loc 1 63 6 view .LVU144
 539 0062 0028     		cmp	r0, #0
 540 0064 3AD1     		bne	.L43
 541              	.L36:
  67:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 542              		.loc 1 67 3 is_stmt 1 view .LVU145
  67:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 543              		.loc 1 67 37 is_stmt 0 view .LVU146
 544 0066 0023     		movs	r3, #0
 545 0068 1593     		str	r3, [sp, #84]
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s 			page 16


  68:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 546              		.loc 1 68 3 is_stmt 1 view .LVU147
  68:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 547              		.loc 1 68 38 is_stmt 0 view .LVU148
 548 006a 1693     		str	r3, [sp, #88]
  69:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 549              		.loc 1 69 3 is_stmt 1 view .LVU149
  69:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 550              		.loc 1 69 33 is_stmt 0 view .LVU150
 551 006c 1793     		str	r3, [sp, #92]
  70:Core/Src/tim.c ****   {
 552              		.loc 1 70 3 is_stmt 1 view .LVU151
  70:Core/Src/tim.c ****   {
 553              		.loc 1 70 7 is_stmt 0 view .LVU152
 554 006e 15A9     		add	r1, sp, #84
 555 0070 2048     		ldr	r0, .L47
 556 0072 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 557              	.LVL23:
  70:Core/Src/tim.c ****   {
 558              		.loc 1 70 6 view .LVU153
 559 0076 0028     		cmp	r0, #0
 560 0078 33D1     		bne	.L44
 561              	.L37:
  74:Core/Src/tim.c ****   sConfigOC.Pulse = 20;
 562              		.loc 1 74 3 is_stmt 1 view .LVU154
  74:Core/Src/tim.c ****   sConfigOC.Pulse = 20;
 563              		.loc 1 74 20 is_stmt 0 view .LVU155
 564 007a 6023     		movs	r3, #96
 565 007c 0E93     		str	r3, [sp, #56]
  75:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 566              		.loc 1 75 3 is_stmt 1 view .LVU156
  75:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 567              		.loc 1 75 19 is_stmt 0 view .LVU157
 568 007e 1423     		movs	r3, #20
 569 0080 0F93     		str	r3, [sp, #60]
  76:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 570              		.loc 1 76 3 is_stmt 1 view .LVU158
  76:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 571              		.loc 1 76 24 is_stmt 0 view .LVU159
 572 0082 0022     		movs	r2, #0
 573 0084 1092     		str	r2, [sp, #64]
  77:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 574              		.loc 1 77 3 is_stmt 1 view .LVU160
  77:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 575              		.loc 1 77 25 is_stmt 0 view .LVU161
 576 0086 1192     		str	r2, [sp, #68]
  78:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 577              		.loc 1 78 3 is_stmt 1 view .LVU162
  78:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 578              		.loc 1 78 24 is_stmt 0 view .LVU163
 579 0088 1292     		str	r2, [sp, #72]
  79:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 580              		.loc 1 79 3 is_stmt 1 view .LVU164
  79:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 581              		.loc 1 79 25 is_stmt 0 view .LVU165
 582 008a 1392     		str	r2, [sp, #76]
  80:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s 			page 17


 583              		.loc 1 80 3 is_stmt 1 view .LVU166
  80:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 584              		.loc 1 80 26 is_stmt 0 view .LVU167
 585 008c 1492     		str	r2, [sp, #80]
  81:Core/Src/tim.c ****   {
 586              		.loc 1 81 3 is_stmt 1 view .LVU168
  81:Core/Src/tim.c ****   {
 587              		.loc 1 81 7 is_stmt 0 view .LVU169
 588 008e 0EA9     		add	r1, sp, #56
 589 0090 1848     		ldr	r0, .L47
 590 0092 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 591              	.LVL24:
  81:Core/Src/tim.c ****   {
 592              		.loc 1 81 6 view .LVU170
 593 0096 38BB     		cbnz	r0, .L45
 594              	.L38:
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 595              		.loc 1 85 3 is_stmt 1 view .LVU171
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 596              		.loc 1 85 40 is_stmt 0 view .LVU172
 597 0098 0023     		movs	r3, #0
 598 009a 0193     		str	r3, [sp, #4]
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 599              		.loc 1 86 3 is_stmt 1 view .LVU173
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 600              		.loc 1 86 41 is_stmt 0 view .LVU174
 601 009c 0293     		str	r3, [sp, #8]
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 602              		.loc 1 87 3 is_stmt 1 view .LVU175
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 603              		.loc 1 87 34 is_stmt 0 view .LVU176
 604 009e 0393     		str	r3, [sp, #12]
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 605              		.loc 1 88 3 is_stmt 1 view .LVU177
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 606              		.loc 1 88 33 is_stmt 0 view .LVU178
 607 00a0 0493     		str	r3, [sp, #16]
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 608              		.loc 1 89 3 is_stmt 1 view .LVU179
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 609              		.loc 1 89 35 is_stmt 0 view .LVU180
 610 00a2 0593     		str	r3, [sp, #20]
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 611              		.loc 1 90 3 is_stmt 1 view .LVU181
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 612              		.loc 1 90 38 is_stmt 0 view .LVU182
 613 00a4 4FF40052 		mov	r2, #8192
 614 00a8 0692     		str	r2, [sp, #24]
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 615              		.loc 1 91 3 is_stmt 1 view .LVU183
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 616              		.loc 1 91 36 is_stmt 0 view .LVU184
 617 00aa 0793     		str	r3, [sp, #28]
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 618              		.loc 1 92 3 is_stmt 1 view .LVU185
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 619              		.loc 1 92 36 is_stmt 0 view .LVU186
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s 			page 18


 620 00ac 0893     		str	r3, [sp, #32]
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 621              		.loc 1 93 3 is_stmt 1 view .LVU187
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 622              		.loc 1 93 36 is_stmt 0 view .LVU188
 623 00ae 0993     		str	r3, [sp, #36]
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 624              		.loc 1 94 3 is_stmt 1 view .LVU189
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 625              		.loc 1 94 39 is_stmt 0 view .LVU190
 626 00b0 4FF00072 		mov	r2, #33554432
 627 00b4 0A92     		str	r2, [sp, #40]
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 628              		.loc 1 95 3 is_stmt 1 view .LVU191
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 629              		.loc 1 95 37 is_stmt 0 view .LVU192
 630 00b6 0B93     		str	r3, [sp, #44]
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 631              		.loc 1 96 3 is_stmt 1 view .LVU193
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 632              		.loc 1 96 37 is_stmt 0 view .LVU194
 633 00b8 0C93     		str	r3, [sp, #48]
  97:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 634              		.loc 1 97 3 is_stmt 1 view .LVU195
  97:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 635              		.loc 1 97 40 is_stmt 0 view .LVU196
 636 00ba 0D93     		str	r3, [sp, #52]
  98:Core/Src/tim.c ****   {
 637              		.loc 1 98 3 is_stmt 1 view .LVU197
  98:Core/Src/tim.c ****   {
 638              		.loc 1 98 7 is_stmt 0 view .LVU198
 639 00bc 01A9     		add	r1, sp, #4
 640 00be 0D48     		ldr	r0, .L47
 641 00c0 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 642              	.LVL25:
  98:Core/Src/tim.c ****   {
 643              		.loc 1 98 6 view .LVU199
 644 00c4 98B9     		cbnz	r0, .L46
 645              	.L39:
 105:Core/Src/tim.c **** 
 646              		.loc 1 105 3 is_stmt 1 view .LVU200
 647 00c6 0B48     		ldr	r0, .L47
 648 00c8 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 649              	.LVL26:
 107:Core/Src/tim.c **** /* TIM6 init function */
 650              		.loc 1 107 1 is_stmt 0 view .LVU201
 651 00cc 1CB0     		add	sp, sp, #112
 652              	.LCFI18:
 653              		.cfi_remember_state
 654              		.cfi_def_cfa_offset 8
 655              		@ sp needed
 656 00ce 10BD     		pop	{r4, pc}
 657              	.L41:
 658              	.LCFI19:
 659              		.cfi_restore_state
  56:Core/Src/tim.c ****   }
 660              		.loc 1 56 5 is_stmt 1 view .LVU202
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s 			page 19


 661 00d0 FFF7FEFF 		bl	Error_Handler
 662              	.LVL27:
 663 00d4 B9E7     		b	.L34
 664              	.L42:
  61:Core/Src/tim.c ****   }
 665              		.loc 1 61 5 view .LVU203
 666 00d6 FFF7FEFF 		bl	Error_Handler
 667              	.LVL28:
 668 00da BFE7     		b	.L35
 669              	.L43:
  65:Core/Src/tim.c ****   }
 670              		.loc 1 65 5 view .LVU204
 671 00dc FFF7FEFF 		bl	Error_Handler
 672              	.LVL29:
 673 00e0 C1E7     		b	.L36
 674              	.L44:
  72:Core/Src/tim.c ****   }
 675              		.loc 1 72 5 view .LVU205
 676 00e2 FFF7FEFF 		bl	Error_Handler
 677              	.LVL30:
 678 00e6 C8E7     		b	.L37
 679              	.L45:
  83:Core/Src/tim.c ****   }
 680              		.loc 1 83 5 view .LVU206
 681 00e8 FFF7FEFF 		bl	Error_Handler
 682              	.LVL31:
 683 00ec D4E7     		b	.L38
 684              	.L46:
 100:Core/Src/tim.c ****   }
 685              		.loc 1 100 5 view .LVU207
 686 00ee FFF7FEFF 		bl	Error_Handler
 687              	.LVL32:
 688 00f2 E8E7     		b	.L39
 689              	.L48:
 690              		.align	2
 691              	.L47:
 692 00f4 00000000 		.word	htim1
 693 00f8 002C0140 		.word	1073818624
 694              		.cfi_endproc
 695              	.LFE329:
 697              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 698              		.align	1
 699              		.global	HAL_TIM_Base_MspDeInit
 700              		.syntax unified
 701              		.thumb
 702              		.thumb_func
 704              	HAL_TIM_Base_MspDeInit:
 705              	.LVL33:
 706              	.LFB334:
 243:Core/Src/tim.c **** 
 244:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 245:Core/Src/tim.c **** {
 707              		.loc 1 245 1 view -0
 708              		.cfi_startproc
 709              		@ args = 0, pretend = 0, frame = 0
 710              		@ frame_needed = 0, uses_anonymous_args = 0
 711              		.loc 1 245 1 is_stmt 0 view .LVU209
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s 			page 20


 712 0000 08B5     		push	{r3, lr}
 713              	.LCFI20:
 714              		.cfi_def_cfa_offset 8
 715              		.cfi_offset 3, -8
 716              		.cfi_offset 14, -4
 246:Core/Src/tim.c **** 
 247:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 717              		.loc 1 247 3 is_stmt 1 view .LVU210
 718              		.loc 1 247 20 is_stmt 0 view .LVU211
 719 0002 0368     		ldr	r3, [r0]
 720              		.loc 1 247 5 view .LVU212
 721 0004 104A     		ldr	r2, .L57
 722 0006 9342     		cmp	r3, r2
 723 0008 06D0     		beq	.L54
 248:Core/Src/tim.c ****   {
 249:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 250:Core/Src/tim.c **** 
 251:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 252:Core/Src/tim.c ****     /* Peripheral clock disable */
 253:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 254:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 255:Core/Src/tim.c **** 
 256:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 257:Core/Src/tim.c ****   }
 258:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM6)
 724              		.loc 1 258 8 is_stmt 1 view .LVU213
 725              		.loc 1 258 10 is_stmt 0 view .LVU214
 726 000a 104A     		ldr	r2, .L57+4
 727 000c 9342     		cmp	r3, r2
 728 000e 0AD0     		beq	.L55
 259:Core/Src/tim.c ****   {
 260:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 261:Core/Src/tim.c **** 
 262:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 263:Core/Src/tim.c ****     /* Peripheral clock disable */
 264:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 265:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 266:Core/Src/tim.c **** 
 267:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 268:Core/Src/tim.c ****   }
 269:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM7)
 729              		.loc 1 269 8 is_stmt 1 view .LVU215
 730              		.loc 1 269 10 is_stmt 0 view .LVU216
 731 0010 0F4A     		ldr	r2, .L57+8
 732 0012 9342     		cmp	r3, r2
 733 0014 0ED0     		beq	.L56
 734              	.LVL34:
 735              	.L49:
 270:Core/Src/tim.c ****   {
 271:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 0 */
 272:Core/Src/tim.c **** 
 273:Core/Src/tim.c ****   /* USER CODE END TIM7_MspDeInit 0 */
 274:Core/Src/tim.c ****     /* Peripheral clock disable */
 275:Core/Src/tim.c ****     __HAL_RCC_TIM7_CLK_DISABLE();
 276:Core/Src/tim.c **** 
 277:Core/Src/tim.c ****     /* TIM7 interrupt Deinit */
 278:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM7_DAC_IRQn);
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s 			page 21


 279:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 280:Core/Src/tim.c **** 
 281:Core/Src/tim.c ****   /* USER CODE END TIM7_MspDeInit 1 */
 282:Core/Src/tim.c ****   }
 283:Core/Src/tim.c **** }
 736              		.loc 1 283 1 view .LVU217
 737 0016 08BD     		pop	{r3, pc}
 738              	.LVL35:
 739              	.L54:
 253:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 740              		.loc 1 253 5 is_stmt 1 view .LVU218
 741 0018 02F56442 		add	r2, r2, #58368
 742 001c 136E     		ldr	r3, [r2, #96]
 743 001e 23F40063 		bic	r3, r3, #2048
 744 0022 1366     		str	r3, [r2, #96]
 745 0024 F7E7     		b	.L49
 746              	.L55:
 264:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 747              		.loc 1 264 5 view .LVU219
 748 0026 02F50032 		add	r2, r2, #131072
 749 002a 936D     		ldr	r3, [r2, #88]
 750 002c 23F01003 		bic	r3, r3, #16
 751 0030 9365     		str	r3, [r2, #88]
 752 0032 F0E7     		b	.L49
 753              	.L56:
 275:Core/Src/tim.c **** 
 754              		.loc 1 275 5 view .LVU220
 755 0034 02F5FE32 		add	r2, r2, #130048
 756 0038 936D     		ldr	r3, [r2, #88]
 757 003a 23F02003 		bic	r3, r3, #32
 758 003e 9365     		str	r3, [r2, #88]
 278:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 759              		.loc 1 278 5 view .LVU221
 760 0040 3720     		movs	r0, #55
 761              	.LVL36:
 278:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 762              		.loc 1 278 5 is_stmt 0 view .LVU222
 763 0042 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 764              	.LVL37:
 765              		.loc 1 283 1 view .LVU223
 766 0046 E6E7     		b	.L49
 767              	.L58:
 768              		.align	2
 769              	.L57:
 770 0048 002C0140 		.word	1073818624
 771 004c 00100040 		.word	1073745920
 772 0050 00140040 		.word	1073746944
 773              		.cfi_endproc
 774              	.LFE334:
 776              		.global	htim7
 777              		.section	.bss.htim7,"aw",%nobits
 778              		.align	2
 781              	htim7:
 782 0000 00000000 		.space	76
 782      00000000 
 782      00000000 
 782      00000000 
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s 			page 22


 782      00000000 
 783              		.global	htim6
 784              		.section	.bss.htim6,"aw",%nobits
 785              		.align	2
 788              	htim6:
 789 0000 00000000 		.space	76
 789      00000000 
 789      00000000 
 789      00000000 
 789      00000000 
 790              		.global	htim1
 791              		.section	.bss.htim1,"aw",%nobits
 792              		.align	2
 795              	htim1:
 796 0000 00000000 		.space	76
 796      00000000 
 796      00000000 
 796      00000000 
 796      00000000 
 797              		.text
 798              	.Letext0:
 799              		.file 2 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 800              		.file 3 "c:\\program files\\vscodestmtools\\arm-none-eabi-gcc\\12.2.1-1.2.1\\.content\\arm-none-ea
 801              		.file 4 "c:\\program files\\vscodestmtools\\arm-none-eabi-gcc\\12.2.1-1.2.1\\.content\\arm-none-ea
 802              		.file 5 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 803              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 804              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 805              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 806              		.file 9 "Core/Inc/tim.h"
 807              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
 808              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim_ex.h"
 809              		.file 12 "Core/Inc/main.h"
 810              		.file 13 "<built-in>"
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s 			page 23


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s:21     .text.MX_TIM6_Init:0000000000000000 $t
C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s:27     .text.MX_TIM6_Init:0000000000000000 MX_TIM6_Init
C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s:112    .text.MX_TIM6_Init:000000000000004c $d
C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s:788    .bss.htim6:0000000000000000 htim6
C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s:118    .text.MX_TIM7_Init:0000000000000000 $t
C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s:124    .text.MX_TIM7_Init:0000000000000000 MX_TIM7_Init
C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s:208    .text.MX_TIM7_Init:0000000000000048 $d
C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s:781    .bss.htim7:0000000000000000 htim7
C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s:214    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s:220    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s:334    .text.HAL_TIM_Base_MspInit:0000000000000070 $d
C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s:342    .text.HAL_TIM_MspPostInit:0000000000000000 $t
C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s:348    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s:433    .text.HAL_TIM_MspPostInit:0000000000000050 $d
C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s:438    .text.MX_TIM1_Init:0000000000000000 $t
C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s:444    .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s:692    .text.MX_TIM1_Init:00000000000000f4 $d
C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s:795    .bss.htim1:0000000000000000 htim1
C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s:698    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s:704    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s:770    .text.HAL_TIM_Base_MspDeInit:0000000000000048 $d
C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s:778    .bss.htim7:0000000000000000 $d
C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s:785    .bss.htim6:0000000000000000 $d
C:\Users\sr1\AppData\Local\Temp\ccDpq6Rg.s:792    .bss.htim1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
memset
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_NVIC_DisableIRQ
