

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Nov 23 13:19:07 2015

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        audio.prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.95|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   63|   63|   64|   64|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop    |   59|   59|         3|          1|          1|    57|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+---------+--------------+--------+
|       RTL Ports      | Dir | Bits| Protocol| Source Object| C Type |
+----------------------+-----+-----+---------+--------------+--------+
|s_axi_fir_io_AWVALID  |  in |    1|  s_axi  |    fir_io    | scalar |
|s_axi_fir_io_AWREADY  | out |    1|  s_axi  |    fir_io    | scalar |
|s_axi_fir_io_AWADDR   |  in |    6|  s_axi  |    fir_io    | scalar |
|s_axi_fir_io_WVALID   |  in |    1|  s_axi  |    fir_io    | scalar |
|s_axi_fir_io_WREADY   | out |    1|  s_axi  |    fir_io    | scalar |
|s_axi_fir_io_WDATA    |  in |   32|  s_axi  |    fir_io    | scalar |
|s_axi_fir_io_WSTRB    |  in |    4|  s_axi  |    fir_io    | scalar |
|s_axi_fir_io_ARVALID  |  in |    1|  s_axi  |    fir_io    | scalar |
|s_axi_fir_io_ARREADY  | out |    1|  s_axi  |    fir_io    | scalar |
|s_axi_fir_io_ARADDR   |  in |    6|  s_axi  |    fir_io    | scalar |
|s_axi_fir_io_RVALID   | out |    1|  s_axi  |    fir_io    | scalar |
|s_axi_fir_io_RREADY   |  in |    1|  s_axi  |    fir_io    | scalar |
|s_axi_fir_io_RDATA    | out |   32|  s_axi  |    fir_io    | scalar |
|s_axi_fir_io_RRESP    | out |    2|  s_axi  |    fir_io    | scalar |
|s_axi_fir_io_BVALID   | out |    1|  s_axi  |    fir_io    | scalar |
|s_axi_fir_io_BREADY   |  in |    1|  s_axi  |    fir_io    | scalar |
|s_axi_fir_io_BRESP    | out |    2|  s_axi  |    fir_io    | scalar |
+----------------------+-----+-----+---------+--------------+--------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (tmp_3)
	4  / (!tmp_3)
7 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: shift_reg_load [2/2] 2.39ns
:7  %shift_reg_load = load i16* getelementptr inbounds ([58 x i16]* @shift_reg, i64 0, i64 57), align 2


 <State 2>: 2.39ns
ST_2: shift_reg_load [1/2] 2.39ns
:7  %shift_reg_load = load i16* getelementptr inbounds ([58 x i16]* @shift_reg, i64 0, i64 57), align 2


 <State 3>: 7.95ns
ST_3: stg_10 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i16* %y) nounwind, !map !0

ST_3: stg_11 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16 %x) nounwind, !map !6

ST_3: stg_12 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @str) nounwind

ST_3: x_read [1/1] 0.00ns
:3  %x_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x) nounwind

ST_3: stg_14 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [7 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_3: stg_15 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i16* %y, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [7 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_3: stg_16 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i16 %x, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [7 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_3: tmp_1_cast [1/1] 0.00ns
:8  %tmp_1_cast = sext i16 %shift_reg_load to i26

ST_3: acc [1/1] 6.38ns
:9  %acc = mul i26 %tmp_1_cast, -378

ST_3: acc_cast [1/1] 0.00ns
:10  %acc_cast = sext i26 %acc to i37

ST_3: stg_20 [1/1] 1.57ns
:11  br label %1


 <State 4>: 4.11ns
ST_4: i [1/1] 0.00ns
:1  %i = phi i6 [ -7, %0 ], [ %i_1, %2 ]

ST_4: tmp_3 [1/1] 1.94ns
:3  %tmp_3 = icmp eq i6 %i, 0

ST_4: i_1 [1/1] 1.72ns
:4  %i_1 = add i6 %i, -1

ST_4: tmp_s [1/1] 0.00ns
:5  %tmp_s = zext i6 %i_1 to i64

ST_4: shift_reg_addr [1/1] 0.00ns
:6  %shift_reg_addr = getelementptr inbounds [58 x i16]* @shift_reg, i64 0, i64 %tmp_s

ST_4: shift_reg_load_1 [2/2] 2.39ns
:7  %shift_reg_load_1 = load i16* %shift_reg_addr, align 2

ST_4: tmp_6 [1/1] 0.00ns
:9  %tmp_6 = zext i6 %i to i64

ST_4: c_addr [1/1] 0.00ns
:10  %c_addr = getelementptr inbounds [59 x i16]* @c, i64 0, i64 %tmp_6

ST_4: c_load [2/2] 2.39ns
:11  %c_load = load i16* %c_addr, align 2


 <State 5>: 4.78ns
ST_5: shift_reg_load_1 [1/2] 2.39ns
:7  %shift_reg_load_1 = load i16* %shift_reg_addr, align 2

ST_5: c_load [1/2] 2.39ns
:11  %c_load = load i16* %c_addr, align 2

ST_5: shift_reg_addr_1 [1/1] 0.00ns
:16  %shift_reg_addr_1 = getelementptr inbounds [58 x i16]* @shift_reg, i64 0, i64 %tmp_6

ST_5: stg_33 [1/1] 2.39ns
:17  store i16 %shift_reg_load_1, i16* %shift_reg_addr_1, align 2


 <State 6>: 6.38ns
ST_6: acc1 [1/1] 0.00ns
:0  %acc1 = phi i37 [ %acc_cast, %0 ], [ %acc_2, %2 ]

ST_6: tmp_2 [1/1] 0.00ns
:2  %tmp_2 = trunc i37 %acc1 to i31

ST_6: stg_36 [1/1] 0.00ns
:4  br i1 %tmp_3, label %3, label %2

ST_6: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 57, i64 57, i64 57) nounwind

ST_6: stg_38 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str3) nounwind

ST_6: tmp [1/1] 0.00ns
:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str3) nounwind

ST_6: stg_40 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_6: tmp_2_cast [1/1] 0.00ns
:8  %tmp_2_cast = sext i16 %shift_reg_load_1 to i32

ST_6: tmp_9_cast [1/1] 0.00ns
:12  %tmp_9_cast = sext i16 %c_load to i32

ST_6: tmp_1 [1/1] 3.36ns
:13  %tmp_1 = mul i32 %tmp_9_cast, %tmp_2_cast

ST_6: tmp_10_cast [1/1] 0.00ns
:14  %tmp_10_cast = sext i32 %tmp_1 to i37

ST_6: acc_2 [1/1] 3.02ns
:15  %acc_2 = add i37 %tmp_10_cast, %acc1

ST_6: empty_4 [1/1] 0.00ns
:18  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str3, i32 %tmp) nounwind

ST_6: stg_47 [1/1] 0.00ns
:19  br label %1


 <State 7>: 6.38ns
ST_7: tmp_4_cast [1/1] 0.00ns
:0  %tmp_4_cast = sext i16 %x_read to i26

ST_7: tmp_5 [1/1] 3.36ns
:1  %tmp_5 = mul i26 %tmp_4_cast, -378

ST_7: tmp_5_cast [1/1] 0.00ns
:2  %tmp_5_cast = sext i26 %tmp_5 to i31

ST_7: acc_1 [1/1] 3.02ns
:3  %acc_1 = add i31 %tmp_2, %tmp_5_cast

ST_7: stg_52 [1/1] 2.39ns
:4  store i16 %x_read, i16* getelementptr inbounds ([58 x i16]* @shift_reg, i64 0, i64 0), align 16

ST_7: tmp_8 [1/1] 0.00ns
:5  %tmp_8 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %acc_1, i32 15, i32 30)

ST_7: stg_54 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.ap_auto.i16P(i16* %y, i16 %tmp_8) nounwind

ST_7: stg_55 [1/1] 0.00ns
:7  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x626c0f0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x6390ab0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x63952a0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ c]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x642e0c0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shift_reg_load   (load             ) [ 00010000]
stg_10           (specbitsmap      ) [ 00000000]
stg_11           (specbitsmap      ) [ 00000000]
stg_12           (spectopmodule    ) [ 00000000]
x_read           (read             ) [ 00001111]
stg_14           (specinterface    ) [ 00000000]
stg_15           (specinterface    ) [ 00000000]
stg_16           (specinterface    ) [ 00000000]
tmp_1_cast       (sext             ) [ 00000000]
acc              (mul              ) [ 00000000]
acc_cast         (sext             ) [ 00011110]
stg_20           (br               ) [ 00011110]
i                (phi              ) [ 00001000]
tmp_3            (icmp             ) [ 00001110]
i_1              (add              ) [ 00011110]
tmp_s            (zext             ) [ 00000000]
shift_reg_addr   (getelementptr    ) [ 00001100]
tmp_6            (zext             ) [ 00001100]
c_addr           (getelementptr    ) [ 00001100]
shift_reg_load_1 (load             ) [ 00001010]
c_load           (load             ) [ 00001010]
shift_reg_addr_1 (getelementptr    ) [ 00000000]
stg_33           (store            ) [ 00000000]
acc1             (phi              ) [ 00001110]
tmp_2            (trunc            ) [ 00000001]
stg_36           (br               ) [ 00000000]
empty            (speclooptripcount) [ 00000000]
stg_38           (specloopname     ) [ 00000000]
tmp              (specregionbegin  ) [ 00000000]
stg_40           (specpipeline     ) [ 00000000]
tmp_2_cast       (sext             ) [ 00000000]
tmp_9_cast       (sext             ) [ 00000000]
tmp_1            (mul              ) [ 00000000]
tmp_10_cast      (sext             ) [ 00000000]
acc_2            (add              ) [ 00011110]
empty_4          (specregionend    ) [ 00000000]
stg_47           (br               ) [ 00011110]
tmp_4_cast       (sext             ) [ 00000000]
tmp_5            (mul              ) [ 00000000]
tmp_5_cast       (sext             ) [ 00000000]
acc_1            (add              ) [ 00000000]
stg_52           (store            ) [ 00000000]
tmp_8            (partselect       ) [ 00000000]
stg_54           (write            ) [ 00000000]
stg_55           (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="x_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="stg_54_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="0" index="2" bw="16" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_54/7 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="16" slack="0"/>
<pin id="79" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="109" dir="0" index="3" bw="6" slack="0"/>
<pin id="110" dir="0" index="4" bw="16" slack="0"/>
<pin id="80" dir="1" index="2" bw="16" slack="0"/>
<pin id="111" dir="1" index="5" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_load/1 shift_reg_load_1/4 stg_33/5 stg_52/7 "/>
</bind>
</comp>

<comp id="82" class="1004" name="shift_reg_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="c_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="6" slack="0"/>
<pin id="94" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="6" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="100" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="shift_reg_addr_1_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="6" slack="1"/>
<pin id="106" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_1/5 "/>
</bind>
</comp>

<comp id="115" class="1005" name="i_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="6" slack="1"/>
<pin id="117" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="6" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="126" class="1005" name="acc1_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="37" slack="2147483647"/>
<pin id="128" dir="1" index="1" bw="37" slack="2147483647"/>
</pin_list>
<bind>
<opset="acc1 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="acc1_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="26" slack="3"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="37" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc1/6 "/>
</bind>
</comp>

<comp id="136" class="1005" name="reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="1"/>
<pin id="138" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_load shift_reg_load_1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_1_cast_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="1"/>
<pin id="142" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_cast/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="acc_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="10" slack="0"/>
<pin id="147" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="acc/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="acc_cast_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="26" slack="0"/>
<pin id="152" dir="1" index="1" bw="37" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="acc_cast/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_3_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_s_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_6_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="0"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="37" slack="0"/>
<pin id="178" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_2_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_cast/6 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_9_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_cast/6 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="0"/>
<pin id="190" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_10_cast_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_cast/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="acc_2_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="37" slack="0"/>
<pin id="200" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_2/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_4_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="4"/>
<pin id="205" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4_cast/7 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_5_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="10" slack="0"/>
<pin id="209" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_5_cast_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="26" slack="0"/>
<pin id="214" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_cast/7 "/>
</bind>
</comp>

<comp id="216" class="1004" name="acc_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="31" slack="1"/>
<pin id="218" dir="0" index="1" bw="26" slack="0"/>
<pin id="219" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/7 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_8_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="0" index="1" bw="31" slack="0"/>
<pin id="224" dir="0" index="2" bw="5" slack="0"/>
<pin id="225" dir="0" index="3" bw="6" slack="0"/>
<pin id="226" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="232" class="1005" name="x_read_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="4"/>
<pin id="234" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="238" class="1005" name="acc_cast_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="37" slack="3"/>
<pin id="240" dir="1" index="1" bw="37" slack="3"/>
</pin_list>
<bind>
<opset="acc_cast "/>
</bind>
</comp>

<comp id="243" class="1005" name="tmp_3_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="247" class="1005" name="i_1_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="6" slack="0"/>
<pin id="249" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="252" class="1005" name="shift_reg_addr_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="1"/>
<pin id="254" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="tmp_6_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="1"/>
<pin id="259" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="262" class="1005" name="c_addr_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="1"/>
<pin id="264" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="267" class="1005" name="c_load_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="1"/>
<pin id="269" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="272" class="1005" name="tmp_2_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="31" slack="1"/>
<pin id="274" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="277" class="1005" name="acc_2_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="37" slack="0"/>
<pin id="279" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opset="acc_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="62" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="36" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="82" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="77" pin="2"/><net_sink comp="77" pin=4"/></net>

<net id="113"><net_src comp="102" pin="3"/><net_sink comp="77" pin=3"/></net>

<net id="114"><net_src comp="54" pin="0"/><net_sink comp="77" pin=3"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="139"><net_src comp="77" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="144" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="119" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="119" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="174"><net_src comp="119" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="179"><net_src comp="129" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="136" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="180" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="129" pin="4"/><net_sink comp="197" pin=1"/></net>

<net id="210"><net_src comp="203" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="56" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="216" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="229"><net_src comp="58" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="230"><net_src comp="60" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="231"><net_src comp="221" pin="4"/><net_sink comp="70" pin=2"/></net>

<net id="235"><net_src comp="64" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="77" pin=4"/></net>

<net id="241"><net_src comp="150" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="246"><net_src comp="154" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="160" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="255"><net_src comp="82" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="260"><net_src comp="171" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="265"><net_src comp="90" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="270"><net_src comp="97" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="275"><net_src comp="176" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="280"><net_src comp="197" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="129" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {7 }
  - Chain level:
	State 1
	State 2
	State 3
		acc : 1
		acc_cast : 2
	State 4
		tmp_3 : 1
		i_1 : 1
		tmp_s : 2
		shift_reg_addr : 3
		shift_reg_load_1 : 4
		tmp_6 : 1
		c_addr : 2
		c_load : 3
	State 5
		stg_33 : 1
	State 6
		tmp_2 : 1
		tmp_1 : 1
		tmp_10_cast : 2
		acc_2 : 3
		empty_4 : 1
	State 7
		tmp_5 : 1
		tmp_5_cast : 2
		acc_1 : 3
		tmp_8 : 4
		stg_54 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   icmp   |    tmp_3_fu_154    |    0    |    0    |    6    |
|----------|--------------------|---------|---------|---------|
|          |     i_1_fu_160     |    0    |    0    |    6    |
|    add   |    acc_2_fu_197    |    0    |    0    |    0    |
|          |    acc_1_fu_216    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |     acc_fu_144     |    1    |    0    |    0    |
|    mul   |    tmp_1_fu_187    |    0    |    0    |    0    |
|          |    tmp_5_fu_206    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   read   |  x_read_read_fu_64 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   write  | stg_54_write_fu_70 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  tmp_1_cast_fu_140 |    0    |    0    |    0    |
|          |   acc_cast_fu_150  |    0    |    0    |    0    |
|          |  tmp_2_cast_fu_180 |    0    |    0    |    0    |
|   sext   |  tmp_9_cast_fu_184 |    0    |    0    |    0    |
|          | tmp_10_cast_fu_193 |    0    |    0    |    0    |
|          |  tmp_4_cast_fu_203 |    0    |    0    |    0    |
|          |  tmp_5_cast_fu_212 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   |    tmp_s_fu_166    |    0    |    0    |    0    |
|          |    tmp_6_fu_171    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |    tmp_2_fu_176    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|    tmp_8_fu_221    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |    12   |
|----------|--------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|    c    |    0   |   16   |   158  |
|shift_reg|    0   |   32   |   155  |
+---------+--------+--------+--------+
|  Total  |    0   |   48   |   313  |
+---------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     acc1_reg_126     |   37   |
|     acc_2_reg_277    |   37   |
|   acc_cast_reg_238   |   37   |
|    c_addr_reg_262    |    6   |
|    c_load_reg_267    |   16   |
|      i_1_reg_247     |    6   |
|       i_reg_115      |    6   |
|        reg_136       |   16   |
|shift_reg_addr_reg_252|    6   |
|     tmp_2_reg_272    |   31   |
|     tmp_3_reg_243    |    1   |
|     tmp_6_reg_257    |   64   |
|    x_read_reg_232    |   16   |
+----------------------+--------+
|         Total        |   279  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_77 |  p0  |   3  |  16  |   48   ||    16   |
| grp_access_fu_77 |  p3  |   2  |   6  |   12   ||    6    |
| grp_access_fu_77 |  p4  |   2  |  16  |   32   ||    16   |
| grp_access_fu_97 |  p0  |   2  |   6  |   12   ||    6    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   104  ||  5.578  ||    44   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   12   |
|   Memory  |    0   |    -   |    -   |   48   |   313  |
|Multiplexer|    -   |    -   |    5   |    -   |   44   |
|  Register |    -   |    -   |    -   |   279  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |    5   |   327  |   369  |
+-----------+--------+--------+--------+--------+--------+
