onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -group /cosim_tb -radix unsigned /cosim_tb/clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/output_ports_finished
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/finish
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/start
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/ready_TO_DUT_DS
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/all_init
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/calls_started
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/accel_start
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/accel_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/accel_finish
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cycle_count
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/HRes
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/VRes
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/VideoIn_ready_FROM_DUT_US
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/VideoIn_valid_TO_DUT_US
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/VideoIn_data_data_TO_DUT_US
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/VideoIn_last_data_TO_DUT_US
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/VideoIn_user_data_TO_DUT_US
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_arready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_arvalid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_araddr
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_arsize
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_arid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_arburst
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_arcache
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_arlen
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_arlock
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_arprot
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_arqos
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_arregion
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_aruser
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_rready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_rvalid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_rdata
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_rid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_rlast
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_rresp
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_ruser
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_awready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_awvalid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_awaddr
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_awsize
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_awid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_awburst
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_awcache
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_awlen
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_awlock
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_awprot
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_awqos
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_awregion
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_awuser
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_wready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_wvalid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_wdata
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_wlast
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_wstrb
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_wuser
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_bvalid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_bready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_bid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_bresp
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/axi4i_buser
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/VideoIn_data_data_transfer_handshake
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/VideoIn_last_data_transfer_handshake
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/VideoIn_user_data_transfer_handshake
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/all_done
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/finished
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/start
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/finish
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/Buf
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/HRes
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/VRes
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/VideoIn_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/VideoIn_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/VideoIn_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/VideoIn_last
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/VideoIn_user
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_aw_addr
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_aw_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_aw_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_aw_burst
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_aw_size
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_aw_len
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_w_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_w_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_w_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_w_strb
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_w_last
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_b_resp
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_b_resp_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_b_resp_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/start
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/finish
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/Buf
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/HRes
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/VRes
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/VideoIn_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/VideoIn_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/VideoIn_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/VideoIn_last
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/VideoIn_user
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst_clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst_reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst_start
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst_finish
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst_Buf
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst_HRes
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst_VRes
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst_inthls_vision_AxisVideo2Img_start
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst_inthls_vision_AxisVideo2Img_finish
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst_inthls_vision_AxisVideo2Img_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst_inthls_vision_AxisVideo2Img_OutImg_height
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst_inthls_vision_AxisVideo2Img_OutImg_width
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst_inthls_vision_AxisVideo2Img_axi_Buf
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst_hls_vision_widthConvertImg2FIFO_start
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst_hls_vision_widthConvertImg2FIFO_finish
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst_hls_vision_widthConvertImg2FIFO_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst_hls_vision_FIFO2AxiMM_start
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst_hls_vision_FIFO2AxiMM_finish
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst_hls_vision_FIFO2AxiMM_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst_finish_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst_clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst_reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst_start
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst_finish
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst_OutImg_height
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst_OutImg_width
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst_axi_Buf
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst_dataflow_scalar_fifo_Buf_scalar_fifo_hls_vision_FI
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst_dataflow_scalar_fifo_Buf_scalar_fifo_hls_vision_FI_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst_dataflow_scalar_fifo_Buf_scalar_fifo_hls_vision_FI_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst_InVideo_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst_VideoIn_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst_VideoIn_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst_InVideo_last
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst_InVideo_user
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst_OutImg_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst_OutImg_data_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst_OutImg_data_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst_finish_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst_clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst_reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst_clken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst_write_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst_write_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst_read_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst_read_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst_almost_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst_almost_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst_usedw
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst_clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst_reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst_clken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst_write_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst_write_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst_read_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst_read_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst_almost_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst_almost_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst_usedw
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst_clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst_reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst_start
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst_finish
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst_InImg_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst_InImg_data_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst_InImg_data_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst_OutFIFO
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst_OutFIFO_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst_OutFIFO_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst_finish_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst_clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst_reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst_clken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst_write_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst_write_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst_read_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst_read_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst_almost_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst_almost_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst_usedw
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst_clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst_reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst_start
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst_finish
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst_dataflow_scalar_fifo_OutAxiMM
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst_dataflow_scalar_fifo_OutAxiMM_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst_dataflow_scalar_fifo_OutAxiMM_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst_axi4initiator_aw_addr
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst_axi4initiator_aw_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst_axi4initiator_aw_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst_axi4initiator_aw_burst
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst_axi4initiator_aw_size
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst_axi4initiator_aw_len
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst_InFIFO
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst_InFIFO_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst_InFIFO_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst_axi4initiator_w_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst_axi4initiator_w_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst_axi4initiator_w_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst_axi4initiator_w_strb
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst_axi4initiator_w_last
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst_axi4initiator_b_resp
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst_axi4initiator_b_resp_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst_axi4initiator_b_resp_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst_finish_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst_clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst_reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst_clken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst_write_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst_write_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst_read_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst_read_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst_almost_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst_almost_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst_usedw
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst_clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst_reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst_clken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst_write_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst_write_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst_read_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst_read_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst_almost_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst_almost_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst_usedw
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst_clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst_reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst_clken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst_write_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst_write_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst_read_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst_read_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst_almost_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst_almost_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst_usedw
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst_clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst_reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst_clken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst_write_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst_write_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst_read_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst_read_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst_almost_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst_almost_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst_usedw
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst_clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst_reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst_clken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst_write_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst_write_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst_read_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst_read_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst_almost_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst_almost_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst_usedw
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst_clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst_reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst_clken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst_write_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst_write_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst_read_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst_read_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst_almost_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst_almost_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst_usedw
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst_clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst_reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst_clken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst_write_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst_write_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst_read_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst_read_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst_almost_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst_almost_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst_usedw
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst_clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst_reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst_clken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst_write_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst_write_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst_read_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst_read_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst_almost_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst_almost_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst_usedw
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst/reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst/clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst/clken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst/full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst/almost_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst/write_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst/write_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst/empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst/almost_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst/read_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst/read_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst/usedw
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst/num_empty_stall_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst/num_full_stall_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_inst/num_full_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst/reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst/clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst/clken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst/full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst/almost_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst/write_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst/write_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst/empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst/almost_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst/read_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst/read_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst/usedw
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst/num_empty_stall_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst/num_full_stall_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_inst/num_full_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst/reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst/clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst/clken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst/full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst/almost_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst/write_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst/write_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst/empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst/almost_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst/read_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst/read_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst/usedw
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst/num_empty_stall_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst/num_full_stall_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_inst/num_full_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst/clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst/reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst/start
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst/ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst/finish
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst/Buf
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst/HRes
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst/VRes
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_start
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_finish
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_OutImg_height
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_OutImg_width
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_axi_Buf
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_start
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_finish
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_start
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_finish
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/DDR_Write_Wrapper_inst/_ZN3hls6vision10FIFO2AxiMMILj64EyEEvRNS_4FIFOINS_7ap_uintIXT_EEELb0EEEPT0_j_CanStart
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst/reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst/clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst/clken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst/full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst/almost_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst/write_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst/write_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst/empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst/almost_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst/read_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst/read_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst/usedw
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst/num_empty_stall_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst/num_full_stall_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_addr_inst/num_full_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst/reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst/clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst/clken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst/full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst/almost_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst/write_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst/write_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst/empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst/almost_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst/read_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst/read_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst/usedw
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst/num_empty_stall_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst/num_full_stall_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_burst_inst/num_full_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst/reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst/clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst/clken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst/full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst/almost_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst/write_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst/write_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst/empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst/almost_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst/read_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst/read_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst/usedw
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst/num_empty_stall_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst/num_full_stall_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_len_inst/num_full_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst/reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst/clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst/clken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst/full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst/almost_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst/write_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst/write_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst/empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst/almost_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst/read_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst/read_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst/usedw
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst/num_empty_stall_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst/num_full_stall_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_aw_size_inst/num_full_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst/reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst/clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst/clken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst/full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst/almost_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst/write_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst/write_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst/empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst/almost_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst/read_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst/read_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst/usedw
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst/num_empty_stall_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst/num_full_stall_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_b_resp_inst/num_full_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst/reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst/clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst/clken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst/full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst/almost_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst/write_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst/write_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst/empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst/almost_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst/read_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst/read_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst/usedw
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst/num_empty_stall_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst/num_full_stall_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_data_inst/num_full_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst/reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst/clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst/clken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst/full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst/almost_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst/write_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst/write_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst/empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst/almost_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst/read_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst/read_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst/usedw
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst/num_empty_stall_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst/num_full_stall_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_last_inst/num_full_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst/reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst/clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst/clken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst/full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst/almost_full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst/write_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst/write_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst/empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst/almost_empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst/read_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst/read_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst/usedw
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst/num_empty_stall_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst/num_full_stall_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/axi4initiator_w_strb_inst/num_full_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/start
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/finish
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/dataflow_scalar_fifo_OutAxiMM
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/dataflow_scalar_fifo_OutAxiMM_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/dataflow_scalar_fifo_OutAxiMM_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_aw_addr
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_aw_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_aw_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_aw_burst
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_aw_size
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_aw_len
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/InFIFO
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/InFIFO_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/InFIFO_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_w_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_w_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_w_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_w_strb
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_w_last
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_b_resp
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_b_resp_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_b_resp_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/cur_state
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/next_state
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/fsm_stall
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_lr_ph_0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_lr_ph_bit_select10
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_BRespCounter_
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_BRespCounter__reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_BurstAddress_
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_BurstAddress__reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_BurstCounter_
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_BurstCounter__reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_bit_select8
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_bit_select6
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_bit_select
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_bit_concat9
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_2
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_3
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_4
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_bit_concat7
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_RemainingIter
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_5
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_6
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_bit_select4
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_bit_concat5
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_7
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_bit_select3
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_bit_concat2
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_select5
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_NextBurstAddr
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_select
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_8
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_9
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_10
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_11
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_12
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_13
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_bit_concat1
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_14
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_exitMask_T1
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_not
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_NotCondition2
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_bit_concat
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_16
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_select10
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_select10_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_bresp_preheader_18
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_bresp_preheader_umax
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_bresp_preheader_19
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_bresp_preheader_19_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_end_checkbresp_indvar
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_end_checkbresp_indvar_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_end_checkbresp_exitcond
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_end_checkbresp_indvar_next
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_end_checkbresp_indvar_next_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/for_loop__include__interface_axi_mm_intf_hpp_358_13_valid_bit_0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/for_loop__include__interface_axi_mm_intf_hpp_358_13_state_stall_0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/for_loop__include__interface_axi_mm_intf_hpp_358_13_state_enable_0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/for_loop__include__interface_axi_mm_intf_hpp_358_13_valid_bit_1
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/for_loop__include__interface_axi_mm_intf_hpp_358_13_state_stall_1
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/for_loop__include__interface_axi_mm_intf_hpp_358_13_state_enable_1
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/for_loop__include__interface_axi_mm_intf_hpp_358_13_II_counter
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/for_loop__include__interface_axi_mm_intf_hpp_358_13_start
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/for_loop__include__interface_axi_mm_intf_hpp_358_13_activate_pipeline
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_BRespCounter__reg_stage1
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_select5_reg_stage1
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_select_reg_stage1
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_8_reg_stage1
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_11_reg_stage1
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_14_reg_stage1
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_not_reg_stage1
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_select10_reg_stage2
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/for_loop__include__interface_axi_mm_intf_hpp_358_13_inductionVar_stage0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/for_loop__include__interface_axi_mm_intf_hpp_358_13_pipeline_exit_cond
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/for_loop__include__interface_axi_mm_intf_hpp_358_13_active
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/for_loop__include__interface_axi_mm_intf_hpp_358_13_begin_pipeline
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/for_loop__include__interface_axi_mm_intf_hpp_358_13_epilogue
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/for_loop__include__interface_axi_mm_intf_hpp_358_13_pipeline_finish
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/for_loop__include__interface_axi_mm_intf_hpp_358_13_pipeline_finishing
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/for_loop__include__interface_axi_mm_intf_hpp_358_13_only_last_stage_enabled
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/for_loop__include__interface_axi_mm_intf_hpp_358_13_num_active_iterations
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/for_loop__include__interface_axi_mm_intf_hpp_358_13_inserting_new_iteration
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/for_loop__include__interface_axi_mm_intf_hpp_358_13_pipeline_finish_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/for_loop__include__interface_axi_mm_intf_hpp_358_13_in_first_iteration_stage0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_consumed_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_consumed_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/DDR_Write_Wrapper_entry_Buf_scalar_fifo_hls_vision_consumed_taken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/for_loop__include__interface_axi_mm_intf_hpp_358_13_inductionVar_stage0_width_extended
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_bit_concat9_bit_select_operand_0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_bit_concat7_bit_select_operand_2
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_bit_concat5_bit_select_operand_2
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_aw_addr_for_loop__include__interface_axi_mm_intf_hpp_358_13_state_0_not_accessed_due_to_stall_a
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_aw_addr_for_loop__include__interface_axi_mm_intf_hpp_358_13_state_0_stalln_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_aw_addr_for_loop__include__interface_axi_mm_intf_hpp_358_13_state_0_enable_cond_a
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_aw_burst_for_loop__include__interface_axi_mm_intf_hpp_358_13_state_0_not_accessed_due_to_stall_a
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_aw_burst_for_loop__include__interface_axi_mm_intf_hpp_358_13_state_0_stalln_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_aw_burst_for_loop__include__interface_axi_mm_intf_hpp_358_13_state_0_enable_cond_a
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_aw_size_for_loop__include__interface_axi_mm_intf_hpp_358_13_state_0_not_accessed_due_to_stall_a
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_aw_size_for_loop__include__interface_axi_mm_intf_hpp_358_13_state_0_stalln_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_aw_size_for_loop__include__interface_axi_mm_intf_hpp_358_13_state_0_enable_cond_a
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_aw_len_for_loop__include__interface_axi_mm_intf_hpp_358_13_state_0_not_accessed_due_to_stall_a
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_aw_len_for_loop__include__interface_axi_mm_intf_hpp_358_13_state_0_stalln_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_aw_len_for_loop__include__interface_axi_mm_intf_hpp_358_13_state_0_enable_cond_a
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_bit_concat2_bit_select_operand_0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_consumed_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_consumed_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/DDR_Write_Wrapper_entry_TmpFIFO_i_consumed_taken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_w_data_for_loop__include__interface_axi_mm_intf_hpp_358_13_state_1_not_accessed_due_to_stall_a
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_w_data_for_loop__include__interface_axi_mm_intf_hpp_358_13_state_1_stalln_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_w_data_for_loop__include__interface_axi_mm_intf_hpp_358_13_state_1_enable_cond_a
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_w_strb_for_loop__include__interface_axi_mm_intf_hpp_358_13_state_1_not_accessed_due_to_stall_a
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_w_strb_for_loop__include__interface_axi_mm_intf_hpp_358_13_state_1_stalln_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_w_strb_for_loop__include__interface_axi_mm_intf_hpp_358_13_state_1_enable_cond_a
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_w_last_for_loop__include__interface_axi_mm_intf_hpp_358_13_state_1_not_accessed_due_to_stall_a
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_w_last_for_loop__include__interface_axi_mm_intf_hpp_358_13_state_1_stalln_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_w_last_for_loop__include__interface_axi_mm_intf_hpp_358_13_state_1_enable_cond_a
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_b_resp_consumed_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/axi4initiator_b_resp_consumed_taken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_bit_concat1_bit_select_operand_0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_bit_select_width_extended
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_FIFO2AxiMM_inst/hls_vision_FIFO2AxiMM_for_body_start_bit_concat_bit_select_operand_0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/start
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/finish
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/InImg_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/InImg_data_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/InImg_data_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/OutFIFO
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/OutFIFO_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/OutFIFO_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/cur_state
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/next_state
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/fsm_stall
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_LeftOverD
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_LeftOverD_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_LeftOverB
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_LeftOverB_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_cmp1
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_NotCondit
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_add
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_bit_conca
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_1
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_bit_selec
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_bit_conca_0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_2
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_3
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_4
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_bit_selec_1
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_5
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_cmp3
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_exitMask_
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_NotCondit_2
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_exitMask__3
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_select5
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_select
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_bit_selec_4
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_bit_selec_5
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_6
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_bit_conca_6
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_sub7
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_select12
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_select10
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/for_loop__include__interface_axi_mm_intf_hpp_327_13_valid_bit_0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/for_loop__include__interface_axi_mm_intf_hpp_327_13_state_stall_0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/for_loop__include__interface_axi_mm_intf_hpp_327_13_state_enable_0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/for_loop__include__interface_axi_mm_intf_hpp_327_13_II_counter
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/for_loop__include__interface_axi_mm_intf_hpp_327_13_start
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/for_loop__include__interface_axi_mm_intf_hpp_327_13_activate_pipeline
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_select12_reg_stage1
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_select10_reg_stage1
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/for_loop__include__interface_axi_mm_intf_hpp_327_13_inductionVar_stage0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/for_loop__include__interface_axi_mm_intf_hpp_327_13_pipeline_exit_cond
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/for_loop__include__interface_axi_mm_intf_hpp_327_13_active
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/for_loop__include__interface_axi_mm_intf_hpp_327_13_begin_pipeline
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/for_loop__include__interface_axi_mm_intf_hpp_327_13_epilogue
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/for_loop__include__interface_axi_mm_intf_hpp_327_13_pipeline_finish
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/for_loop__include__interface_axi_mm_intf_hpp_327_13_pipeline_finishing
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/for_loop__include__interface_axi_mm_intf_hpp_327_13_only_last_stage_enabled
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/for_loop__include__interface_axi_mm_intf_hpp_327_13_pipeline_finish_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/for_loop__include__interface_axi_mm_intf_hpp_327_13_in_first_iteration_stage0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_consumed_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_consumed_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/DDR_Write_Wrapper_entry_TmpImg_i_data_consumed_taken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_bit_conca_bit_select_operand_0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_bit_conca_0_bit_select_operand_0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/hls_vision_widthConvertImg2FIFO_inst/hls_vision_widthConvertImg2FIFO_for_body_bit_conca_6_bit_select_operand_0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/start
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/finish
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/OutImg_height
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/OutImg_width
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/axi_Buf
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/dataflow_scalar_fifo_Buf_scalar_fifo_hls_vision_FI
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/dataflow_scalar_fifo_Buf_scalar_fifo_hls_vision_FI_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/dataflow_scalar_fifo_Buf_scalar_fifo_hls_vision_FI_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/InVideo_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/VideoIn_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/VideoIn_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/InVideo_last
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/InVideo_user
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/OutImg_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/OutImg_data_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/OutImg_data_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/cur_state
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/next_state
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/OutImg_height_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/OutImg_width_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/axi_Buf_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/fsm_stall
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_entry_bit_select2
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_entry_bit_select2_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_entry_0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_entry_1
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_cond_preheader_cmp47
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_preheader_lr_ph_cmp634
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_preheader_lr_ph_cmp634_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_preheader_lr_ph_bit_co
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_preheader_lr_ph_bit_co_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_while_body_2
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_while_body_2_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_while_body_3
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_while_body_3_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_while_body_4
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_cond5_preheader_VideoD
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_cond5_preheader_VideoD_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_cond5_preheader_VideoD_0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_cond5_preheader_VideoD_0_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_cond5_preheader_SOF_Re
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_cond5_preheader_SOF_Re_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_cond5_preheader_i_050
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_cond5_preheader_i_050_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_cond5_preheader_5
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_cond5_preheader_5_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_le_body28_lr_ph_SOF_Re
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_le_body28_lr_ph_SOF_Re_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_VideoData_sr
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_VideoData_sr_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_VideoData_sr_1
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_VideoData_sr_1_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_SOF_Received
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_SOF_Received_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_EOL_Received
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_EOL_Received_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_bit_select
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_bit_concat1
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_6
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_7
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_8
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_9
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_select11
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_select11_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_select9
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_select9_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_select
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_select_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_bit_concat
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_11
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_exitcond
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_while_body28_12
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_while_body28_12_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_while_body28_13
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_inc37_VideoData_sr
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_inc37_VideoData_sr_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_inc37_SOF_Received
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_inc37_SOF_Received_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_inc37_exitcond4
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/for_loop__include__interface__axis_video_hpp_93_17_valid_bit_0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/for_loop__include__interface__axis_video_hpp_93_17_state_stall_0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/for_loop__include__interface__axis_video_hpp_93_17_state_enable_0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/for_loop__include__interface__axis_video_hpp_93_17_II_counter
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/for_loop__include__interface__axis_video_hpp_93_17_start
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/for_loop__include__interface__axis_video_hpp_93_17_activate_pipeline
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_select11_reg_stage1
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_select9_reg_stage1
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_select_reg_stage1
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_bit_concat_reg_stage1
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/for_loop__include__interface__axis_video_hpp_93_17_inductionVar_stage0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/for_loop__include__interface__axis_video_hpp_93_17_pipeline_exit_cond
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/for_loop__include__interface__axis_video_hpp_93_17_active
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/for_loop__include__interface__axis_video_hpp_93_17_begin_pipeline
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/for_loop__include__interface__axis_video_hpp_93_17_epilogue
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/for_loop__include__interface__axis_video_hpp_93_17_pipeline_finish
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/for_loop__include__interface__axis_video_hpp_93_17_pipeline_finishing
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/for_loop__include__interface__axis_video_hpp_93_17_only_last_stage_enabled
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/for_loop__include__interface__axis_video_hpp_93_17_pipeline_finish_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/for_loop__include__interface__axis_video_hpp_93_17_in_first_iteration_stage0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_preheader_lr_ph_bit_co_bit_select_operand_0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/VideoIn_data_consumed_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/VideoIn_data_consumed_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/VideoIn_data_consumed_taken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/VideoIn_last_consumed_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/VideoIn_last_consumed_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/VideoIn_last_consumed_taken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/VideoIn_user_consumed_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/VideoIn_user_consumed_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/VideoIn_user_consumed_taken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_bit_concat1_bit_select_operand_0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/DDR_Write_Wrapper_inst/inthls_vision_AxisVideo2Img_inst/inthls_vision_AxisVideo2Img_for_body7_bit_concat_bit_select_operand_0
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/m -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/m/clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/m -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/m/monitor_inthls_vision_AxisVideo2Img_inst_stall
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/m -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/m/monitor_hls_vision_widthConvertImg2FIFO_inst_stall
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/m -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/m/monitor_hls_vision_FIFO2AxiMM_inst_stall
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/m -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/m/monitor_all_stalled
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/m -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/m/num_stall_cycles
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/reset
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_arready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_arvalid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_araddr
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_arid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_arburst
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_arlen
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_arsize
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_arcache
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_arlock
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_arprot
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_arqos
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_arregion
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_aruser
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_rready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_rvalid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_rdata
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_rid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_rlast
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_rresp
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_ruser
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_awready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_awvalid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_awaddr
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_awid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_awburst
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_awlen
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_awsize
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_awcache
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_awlock
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_awprot
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_awqos
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_awregion
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_awuser
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_wready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_wvalid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_wdata
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_wlast
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_wstrb
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_wuser
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_bvalid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_bready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_bid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_bresp
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/axi4target_buser
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/start
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/finish
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/arguments
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/return_val
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/accel_active
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/accel_clken
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/accel_address_a
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/accel_address_b
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/accel_write_en_a
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/accel_write_en_b
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/accel_byte_en_a
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/accel_byte_en_b
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/accel_write_data_a
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/accel_write_data_b
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/accel_read_data_a
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/accel_read_data_b
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_req_last
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_req_addr
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_req_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_resp_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_resp_last
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_resp_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_req_addr
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_req_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_req_strb
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_req_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/ram_rd
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/ram_rd_addr
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/ram_rd_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/ram_wr
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/ram_wr_addr
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/ram_wr_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/ram_wr_strb
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/tmp
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/i_clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/i_rst
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/o_axi_arready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/i_axi_arvalid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/i_axi_araddr
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/i_axi_arid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/i_axi_arburst
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/i_axi_arlen
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/i_axi_arsize
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/i_axi_arcache
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/i_axi_arlock
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/i_axi_arprot
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/i_axi_arqos
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/i_axi_arregion
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/i_axi_aruser
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/i_axi_rready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/o_axi_rvalid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/o_axi_rdata
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/o_axi_rid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/o_axi_rlast
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/o_axi_rresp
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/o_axi_ruser
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/o_rd_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/o_rd_last
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/o_rd_addr
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/i_rd_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/i_rd_data_last
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/i_rd_data_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/arready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/arvalid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/axi_arsize_r
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/rd_id
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/rd_id_delayed
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/rd_id_delayed_r
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/mem_select
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/mem_select_r
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/mem_size
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/mem_size_r
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/fsm_cs
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/fsm_ns
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/rd_req_cnt
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/rd_per_beat
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/rd_addr
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/j
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/ar_handshake
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/need_downscale
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/scale_factor
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/scale_factor_r
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/need_downscale_r
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/num_axi_beats
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/num_rd_req
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/rd_data_int
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/rd_data_packed
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/mem_rd_size
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/mem_rd_size_r
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/or_data_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/or_data_last
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/n_reads_per_beat
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/rd_cnt
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/rd_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/rd_data_last
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/rd_data_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/rd_addr_delayed
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/axi_arsize_r_delayed
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/full
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/empty
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/wr_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/backpressure_error
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/axi_rready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/first_wd
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/rd_need_upscale
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/rd_scale_factor
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/down_convert_shift_dist
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/down_convert_shift_dist_comb
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/down_convert_shift_dist_reg
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/clear
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/fw -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/fw/i_clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/fw -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/fw/i_rst
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/fw -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/fw/i_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/fw -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/fw/i_ready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/fw -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/fw/i_last
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/fw -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/fw/o_first_wd
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/fw -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/fw/o_first_wd_pulse
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/fw -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/fw/first_wd_flag
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/sr1 -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/sr1/i_clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/sr1 -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/sr1/i_rst
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/sr1 -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/sr1/i_en
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/sr1 -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/sr1/i_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/sr1 -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/rd_controller/sr1/o_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/i_clk
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/i_rst
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/o_axi_awready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/i_axi_awvalid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/i_axi_awaddr
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/i_axi_awid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/i_axi_awburst
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/i_axi_awlen
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/i_axi_awsize
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/i_axi_awcache
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/i_axi_awlock
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/i_axi_awprot
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/i_axi_awqos
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/i_axi_awregion
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/i_axi_awuser
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/o_axi_wready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/i_axi_wvalid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/i_axi_wstrb
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/i_axi_wdata
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/i_axi_wuser
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/i_axi_wlast
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/i_axi_bready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/o_axi_bvalid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/o_axi_bid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/o_axi_bresp
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/o_axi_buser
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/o_wr_valid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/o_wr_addr
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/o_wr_data
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/o_wr_strb
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/axi_awaddr
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/axi_awsize
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/axi_awid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/axi_awvalid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/axi_awready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/axi_wstrb
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/axi_wdata
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/axi_wlast
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/axi_wvalid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/axi_wready
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/axi_bvalid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/ram_wdata
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/ram_wstrb
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/ram_wvalid
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/ram_wlast
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/ram_waddr
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/num_axi_beats
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/n_wr_per_beat
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/wr_req_cnt
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/wr_cnt
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/need_downscale
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/need_downscale_d
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/down_convert_shift_dist
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/mem_select
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/mem_select_d
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/mem_size
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/mem_size_d
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/fsm_cs
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/fsm_ns
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/j
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/scale_factor
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/num_wr_req
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/clear
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/up_convert_shift_dist
add wave -noupdate -group /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller -radix unsigned /cosim_tb/DDR_Write_Wrapper_top_tb_inst/cpu_side_axi4_target_ram/wr_controller/byte_offset_in_ram_addr
add wave -noupdate -radix hexadecimal /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/VideoIn_ready
add wave -noupdate -radix hexadecimal /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/VideoIn_data
add wave -noupdate -radix hexadecimal /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/VideoIn_valid
add wave -noupdate -radix hexadecimal /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/VideoIn_user
add wave -noupdate -radix hexadecimal /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/VideoIn_last
add wave -noupdate -radix hexadecimal /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_aw_addr
add wave -noupdate -radix hexadecimal /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_aw_ready
add wave -noupdate -radix hexadecimal /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_aw_valid
add wave -noupdate -radix hexadecimal /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_aw_burst
add wave -noupdate -radix hexadecimal /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_aw_size
add wave -noupdate -radix hexadecimal /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_aw_len
add wave -noupdate -radix hexadecimal /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_w_data
add wave -noupdate -radix hexadecimal /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_w_ready
add wave -noupdate -radix hexadecimal /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_w_valid
add wave -noupdate -radix hexadecimal /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_w_strb
add wave -noupdate -radix hexadecimal /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_w_last
add wave -noupdate -radix hexadecimal /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_b_resp
add wave -noupdate -radix hexadecimal /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_b_resp_ready
add wave -noupdate -radix hexadecimal /cosim_tb/DDR_Write_Wrapper_top_tb_inst/DUT_DDR_Write_Wrapper_top/axi4initiator_b_resp_valid
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {0 ns} 0}
quietly wave cursor active 0
configure wave -namecolwidth 300
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 10000
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {0 ns} {67840 ns}
