
*** Running vivado
    with args -log Main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Dec  9 17:16:01 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Main.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 512.480 ; gain = 195.551
Command: read_checkpoint -auto_incremental -incremental D:/faculta_an3/ssc/A_PERCEPTRON/Perceptron.srcs/utils_1/imports/synth_1/Main.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/faculta_an3/ssc/A_PERCEPTRON/Perceptron.srcs/utils_1/imports/synth_1/Main.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 35216
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1368.250 ; gain = 448.895
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main' [D:/faculta_an3/ssc/A_PERCEPTRON/Perceptron.srcs/sources_1/imports/materiale/Main.vhd:21]
INFO: [Synth 8-638] synthesizing module 'MPG' [D:/faculta_an3/ssc/A_PERCEPTRON/Perceptron.srcs/sources_1/imports/materiale/MPG.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'MPG' (0#1) [D:/faculta_an3/ssc/A_PERCEPTRON/Perceptron.srcs/sources_1/imports/materiale/MPG.vhd:16]
INFO: [Synth 8-638] synthesizing module 'delta_rule_unit' [D:/faculta_an3/ssc/A_PERCEPTRON/Perceptron.srcs/sources_1/new/delta_rule_unit.vhd:22]
INFO: [Synth 8-638] synthesizing module 'FPU_multiplier' [D:/faculta_an3/ssc/A_PERCEPTRON/Perceptron.srcs/sources_1/new/FPU_multiplier.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'FPU_multiplier' (0#1) [D:/faculta_an3/ssc/A_PERCEPTRON/Perceptron.srcs/sources_1/new/FPU_multiplier.vhd:19]
INFO: [Synth 8-638] synthesizing module 'FPU_adder' [D:/faculta_an3/ssc/A_PERCEPTRON/Perceptron.srcs/sources_1/new/FPU_adder.vhd:16]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [D:/faculta_an3/ssc/A_PERCEPTRON/Perceptron.srcs/sources_1/new/FPU_adder.vhd:65]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [D:/faculta_an3/ssc/A_PERCEPTRON/Perceptron.srcs/sources_1/new/FPU_adder.vhd:66]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [D:/faculta_an3/ssc/A_PERCEPTRON/Perceptron.srcs/sources_1/new/FPU_adder.vhd:79]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [D:/faculta_an3/ssc/A_PERCEPTRON/Perceptron.srcs/sources_1/new/FPU_adder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'FPU_adder' (0#1) [D:/faculta_an3/ssc/A_PERCEPTRON/Perceptron.srcs/sources_1/new/FPU_adder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'delta_rule_unit' (0#1) [D:/faculta_an3/ssc/A_PERCEPTRON/Perceptron.srcs/sources_1/new/delta_rule_unit.vhd:22]
INFO: [Synth 8-638] synthesizing module 'SSD' [D:/faculta_an3/ssc/A_PERCEPTRON/Perceptron.srcs/sources_1/imports/materiale/SSD_4.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'SSD' (0#1) [D:/faculta_an3/ssc/A_PERCEPTRON/Perceptron.srcs/sources_1/imports/materiale/SSD_4.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Main' (0#1) [D:/faculta_an3/ssc/A_PERCEPTRON/Perceptron.srcs/sources_1/imports/materiale/Main.vhd:21]
WARNING: [Synth 8-7129] Port led[13] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnl in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnr in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module Main is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1485.152 ; gain = 565.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1485.152 ; gain = 565.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1485.152 ; gain = 565.797
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1485.152 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/faculta_an3/ssc/A_PERCEPTRON/Perceptron.srcs/constrs_1/imports/materiale/Basys3_ext_ssd.xdc]
Finished Parsing XDC File [D:/faculta_an3/ssc/A_PERCEPTRON/Perceptron.srcs/constrs_1/imports/materiale/Basys3_ext_ssd.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/faculta_an3/ssc/A_PERCEPTRON/Perceptron.srcs/constrs_1/imports/materiale/Basys3_ext_ssd.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1589.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1589.105 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1589.105 ; gain = 669.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1589.105 ; gain = 669.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1589.105 ; gain = 669.750
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'M_norm_reg' and it is trimmed from '48' to '47' bits. [D:/faculta_an3/ssc/A_PERCEPTRON/Perceptron.srcs/sources_1/new/FPU_multiplier.vhd:118]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FPU_adder'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'delta_rule_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              wait_state |                              000 |                              000
             align_state |                              001 |                              001
          addition_state |                              010 |                              010
         normalize_state |                              011 |                              011
            output_state |                              100 |                              100
                  iSTATE |                              101 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FPU_adder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
                  rst_st |                            00010 |                              001
                    strt |                            00100 |                              010
               computing |                            01000 |                              011
             signal_stop |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'delta_rule_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1589.105 ; gain = 669.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   25 Bit       Adders := 1     
	   2 Input   23 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 6     
	   2 Input    9 Bit       Adders := 4     
	   3 Input    9 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               48 Bit    Registers := 1     
	               47 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               25 Bit    Registers := 3     
	               23 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input   47 Bit        Muxes := 1     
	  16 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   25 Bit        Muxes := 8     
	   6 Input   25 Bit        Muxes := 3     
	  16 Input   23 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	  16 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   6 Input    9 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 11    
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 13    
	   2 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 10    
	   5 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'delta_rule_unit/fpu_mul/M_full_reg' and it is trimmed from '48' to '31' bits. [D:/faculta_an3/ssc/A_PERCEPTRON/Perceptron.srcs/sources_1/new/FPU_multiplier.vhd:113]
WARNING: [Synth 8-3936] Found unconnected internal register 'delta_rule_unit/fpu_mul/M_full_reg' and it is trimmed from '48' to '17' bits. [D:/faculta_an3/ssc/A_PERCEPTRON/Perceptron.srcs/sources_1/new/FPU_multiplier.vhd:113]
DSP Report: Generating DSP delta_rule_unit/fpu_mul/multOp, operation Mode is: A2*(B:0x1126f)'.
DSP Report: register delta_rule_unit/fpu_mul/multOp is absorbed into DSP delta_rule_unit/fpu_mul/multOp.
DSP Report: register delta_rule_unit/fpu_mul/multOp is absorbed into DSP delta_rule_unit/fpu_mul/multOp.
DSP Report: operator delta_rule_unit/fpu_mul/multOp is absorbed into DSP delta_rule_unit/fpu_mul/multOp.
DSP Report: operator delta_rule_unit/fpu_mul/multOp is absorbed into DSP delta_rule_unit/fpu_mul/multOp.
DSP Report: Generating DSP delta_rule_unit/fpu_mul/M_full_reg, operation Mode is: (PCIN>>17)+A2*(B:0x41)'.
DSP Report: register delta_rule_unit/fpu_mul/A_man_reg is absorbed into DSP delta_rule_unit/fpu_mul/M_full_reg.
DSP Report: register delta_rule_unit/fpu_mul/multOp is absorbed into DSP delta_rule_unit/fpu_mul/M_full_reg.
DSP Report: register delta_rule_unit/fpu_mul/M_full_reg is absorbed into DSP delta_rule_unit/fpu_mul/M_full_reg.
DSP Report: operator delta_rule_unit/fpu_mul/multOp is absorbed into DSP delta_rule_unit/fpu_mul/M_full_reg.
DSP Report: operator delta_rule_unit/fpu_mul/multOp is absorbed into DSP delta_rule_unit/fpu_mul/M_full_reg.
WARNING: [Synth 8-3917] design Main has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Main has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Main has port led[5] driven by constant 0
WARNING: [Synth 8-7129] Port led[13] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnl in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnr in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module Main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module Main is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1589.105 ; gain = 669.750
---------------------------------------------------------------------------------
 Sort Area is  delta_rule_unit/fpu_mul/multOp_0 : 0 0 : 3489 4867 : Used 1 time 0
 Sort Area is  delta_rule_unit/fpu_mul/multOp_0 : 0 1 : 1378 4867 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FPU_multiplier | A2*(B:0x1126f)'         | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FPU_multiplier | (PCIN>>17)+A2*(B:0x41)' | 25     | 8      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+---------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1589.105 ; gain = 669.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1589.105 ; gain = 669.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1589.105 ; gain = 669.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1589.105 ; gain = 669.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1589.105 ; gain = 669.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1589.105 ; gain = 669.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1589.105 ; gain = 669.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1589.105 ; gain = 669.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1589.105 ; gain = 669.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FPU_multiplier | A'*B'            | 24     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FPU_multiplier | (PCIN>>17+A*B')' | 0      | 7      | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+---------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    32|
|3     |DSP48E1 |     2|
|5     |LUT1    |    13|
|6     |LUT2    |    81|
|7     |LUT3    |   163|
|8     |LUT4    |   133|
|9     |LUT5    |   186|
|10    |LUT6    |   314|
|11    |FDCE    |    44|
|12    |FDPE    |     2|
|13    |FDRE    |   246|
|14    |IBUF    |     5|
|15    |OBUF    |    20|
|16    |OBUFT   |     7|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1589.105 ; gain = 669.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 1589.105 ; gain = 565.797
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1589.105 ; gain = 669.750
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1589.105 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1589.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: eec43283
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1589.105 ; gain = 1072.035
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1589.105 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/faculta_an3/ssc/A_PERCEPTRON/Perceptron.runs/synth_1/Main.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Main_utilization_synth.rpt -pb Main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  9 17:16:57 2025...
