(edif on_signal
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2023 4 28 14 49 43)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure on_signal.ngc on_signal.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library on_signal_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell on_signal
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port out_high
              (direction OUTPUT)
            )
            (port out_low
              (direction OUTPUT)
            )
            (designator "xc3s500e-4-fg320")
            (property TYPE (string "on_signal") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "on_signal_on_signal") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out_high_OBUF_renamed_0 "out_high_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out_low_OBUF_renamed_1 "out_low_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net out_high
              (joined
                (portRef out_high)
                (portRef O (instanceRef out_high_OBUF_renamed_0))
              )
            )
            (net out_high_OBUF
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef I (instanceRef out_high_OBUF_renamed_0))
              )
            )
            (net out_low
              (joined
                (portRef out_low)
                (portRef O (instanceRef out_low_OBUF_renamed_1))
              )
            )
            (net out_low_OBUF
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef I (instanceRef out_low_OBUF_renamed_1))
              )
            )
          )
      )
    )
  )

  (design on_signal
    (cellRef on_signal
      (libraryRef on_signal_lib)
    )
    (property PART (string "xc3s500e-4-fg320") (owner "Xilinx"))
  )
)

