// Seed: 1993463340
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  generate
    wire id_10, id_11 = id_10;
    initial $display(1);
    begin : LABEL_0
      wire id_12;
    end
  endgenerate
endmodule
module module_1 (
    input  wire id_0,
    output tri0 id_1,
    output wire id_2
);
  `define pp_4 0
  wor id_5;
  assign `pp_4 = id_0 - -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign `pp_4 = -1'b0 - (`pp_4);
  wire id_6;
  assign id_5 = 1;
  assign id_2 = `pp_4;
endmodule
