Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Sep 30 16:06:32 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file keyboard_driver_timing_summary_routed.rpt -pb keyboard_driver_timing_summary_routed.pb -rpx keyboard_driver_timing_summary_routed.rpx -warn_on_violation
| Design       : keyboard_driver
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (25)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: ps2c (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: current_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_rx_unit/rx_done_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (25)
-------------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   29          inf        0.000                      0                   29           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            scan_code_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.320ns  (logic 4.203ns (57.417%)  route 3.117ns (42.583%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE                         0.000     0.000 r  current_state_reg[0]/C
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.693     0.693 r  current_state_reg[0]/Q
                         net (fo=5, routed)           3.117     3.810    scan_code_ready_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.510     7.320 r  scan_code_ready_OBUF_inst/O
                         net (fo=0)                   0.000     7.320    scan_code_ready
    D18                                                               r  scan_code_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.158ns  (logic 4.009ns (56.013%)  route 3.149ns (43.987%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE                         0.000     0.000 r  led_reg[2]/C
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  led_reg[2]/Q
                         net (fo=1, routed)           3.149     3.673    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485     7.158 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.158    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.863ns  (logic 4.055ns (69.170%)  route 1.807ns (30.830%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  led_reg[0]/Q
                         net (fo=1, routed)           1.807     2.331    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531     5.863 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.863    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.731ns  (logic 4.063ns (70.899%)  route 1.668ns (29.101%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  led_reg[1]/Q
                         net (fo=1, routed)           1.668     2.192    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539     5.731 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.731    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2d
                            (input port)
  Destination:            ps2_rx_unit/rx_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.454ns  (logic 1.533ns (44.377%)  route 1.921ns (55.623%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  ps2d (IN)
                         net (fo=0)                   0.000     0.000    ps2d
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  ps2d_IBUF_inst/O
                         net (fo=8, routed)           1.921     3.454    ps2_rx_unit/D[0]
    SLICE_X43Y52         FDRE                                         r  ps2_rx_unit/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2d
                            (input port)
  Destination:            ps2_rx_unit/rx_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.365ns  (logic 1.533ns (45.543%)  route 1.833ns (54.457%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  ps2d (IN)
                         net (fo=0)                   0.000     0.000    ps2d
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  ps2d_IBUF_inst/O
                         net (fo=8, routed)           1.833     3.365    ps2_rx_unit/D[0]
    SLICE_X38Y52         FDRE                                         r  ps2_rx_unit/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2d
                            (input port)
  Destination:            ps2_rx_unit/rx_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.176ns  (logic 1.533ns (48.257%)  route 1.643ns (51.743%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  ps2d (IN)
                         net (fo=0)                   0.000     0.000    ps2d
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  ps2d_IBUF_inst/O
                         net (fo=8, routed)           1.643     3.176    ps2_rx_unit/D[0]
    SLICE_X39Y52         FDRE                                         r  ps2_rx_unit/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2d
                            (input port)
  Destination:            ps2_rx_unit/rx_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.054ns  (logic 1.533ns (50.192%)  route 1.521ns (49.808%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  ps2d (IN)
                         net (fo=0)                   0.000     0.000    ps2d
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  ps2d_IBUF_inst/O
                         net (fo=8, routed)           1.521     3.054    ps2_rx_unit/D[0]
    SLICE_X41Y52         FDRE                                         r  ps2_rx_unit/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2d
                            (input port)
  Destination:            ps2_rx_unit/rx_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.004ns  (logic 1.533ns (51.017%)  route 1.472ns (48.983%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  ps2d (IN)
                         net (fo=0)                   0.000     0.000    ps2d
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  ps2d_IBUF_inst/O
                         net (fo=8, routed)           1.472     3.004    ps2_rx_unit/D[0]
    SLICE_X41Y51         FDRE                                         r  ps2_rx_unit/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2d
                            (input port)
  Destination:            ps2_rx_unit/rx_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.887ns  (logic 1.533ns (53.093%)  route 1.354ns (46.907%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  ps2d (IN)
                         net (fo=0)                   0.000     0.000    ps2d
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  ps2d_IBUF_inst/O
                         net (fo=8, routed)           1.354     2.887    ps2_rx_unit/D[0]
    SLICE_X43Y51         FDRE                                         r  ps2_rx_unit/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_rx_unit/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.191ns (54.264%)  route 0.161ns (45.736%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE                         0.000     0.000 r  ps2_rx_unit/rx_data_reg[3]/C
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ps2_rx_unit/rx_data_reg[3]/Q
                         net (fo=7, routed)           0.161     0.307    ps2_rx_unit/scan_out[3]
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.045     0.352 r  ps2_rx_unit/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.352    ps2_rx_unit_n_1
    SLICE_X42Y53         FDRE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_rx_unit/b_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_rx_unit/b_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.188ns (49.408%)  route 0.193ns (50.592%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE                         0.000     0.000 r  ps2_rx_unit/b_reg[1]/C
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_rx_unit/b_reg[1]/Q
                         net (fo=13, routed)          0.193     0.339    ps2_rx_unit/b_reg[1]
    SLICE_X43Y53         LUT4 (Prop_lut4_I2_O)        0.042     0.381 r  ps2_rx_unit/b[2]_i_1/O
                         net (fo=1, routed)           0.000     0.381    ps2_rx_unit/b[2]_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  ps2_rx_unit/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_rx_unit/b_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_rx_unit/rx_done_tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.188ns (49.408%)  route 0.193ns (50.592%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE                         0.000     0.000 r  ps2_rx_unit/b_reg[3]/C
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_rx_unit/b_reg[3]/Q
                         net (fo=13, routed)          0.193     0.339    ps2_rx_unit/b_reg[3]
    SLICE_X41Y53         LUT5 (Prop_lut5_I3_O)        0.042     0.381 r  ps2_rx_unit/rx_done_tick_i_1/O
                         net (fo=1, routed)           0.000     0.381    ps2_rx_unit/rx_done_tick_i_1_n_0
    SLICE_X41Y53         FDRE                                         r  ps2_rx_unit/rx_done_tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_rx_unit/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.212ns (55.456%)  route 0.170ns (44.544%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE                         0.000     0.000 r  ps2_rx_unit/rx_data_reg[6]/C
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_rx_unit/rx_data_reg[6]/Q
                         net (fo=4, routed)           0.170     0.337    ps2_rx_unit/scan_out[6]
    SLICE_X42Y52         LUT4 (Prop_lut4_I1_O)        0.045     0.382 r  ps2_rx_unit/led[0]_i_1/O
                         net (fo=1, routed)           0.000     0.382    ascii_code[0]
    SLICE_X42Y52         FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_rx_unit/b_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_rx_unit/b_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.191ns (49.803%)  route 0.193ns (50.197%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE                         0.000     0.000 r  ps2_rx_unit/b_reg[1]/C
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_rx_unit/b_reg[1]/Q
                         net (fo=13, routed)          0.193     0.339    ps2_rx_unit/b_reg[1]
    SLICE_X43Y53         LUT4 (Prop_lut4_I2_O)        0.045     0.384 r  ps2_rx_unit/b[1]_i_1/O
                         net (fo=1, routed)           0.000     0.384    ps2_rx_unit/b[1]_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  ps2_rx_unit/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_rx_unit/b_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_rx_unit/b_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.191ns (49.803%)  route 0.193ns (50.197%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE                         0.000     0.000 r  ps2_rx_unit/b_reg[3]/C
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_rx_unit/b_reg[3]/Q
                         net (fo=13, routed)          0.193     0.339    ps2_rx_unit/b_reg[3]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.045     0.384 r  ps2_rx_unit/b[3]_i_1/O
                         net (fo=1, routed)           0.000     0.384    ps2_rx_unit/b[3]_i_1_n_0
    SLICE_X41Y53         FDRE                                         r  ps2_rx_unit/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_rx_unit/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.212ns (54.882%)  route 0.174ns (45.118%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE                         0.000     0.000 r  ps2_rx_unit/rx_data_reg[6]/C
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_rx_unit/rx_data_reg[6]/Q
                         net (fo=4, routed)           0.174     0.341    ps2_rx_unit/scan_out[6]
    SLICE_X42Y52         LUT4 (Prop_lut4_I2_O)        0.045     0.386 r  ps2_rx_unit/led[1]_i_1/O
                         net (fo=1, routed)           0.000     0.386    ascii_code[1]
    SLICE_X42Y52         FDRE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_rx_unit/b_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_rx_unit/b_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.191ns (49.375%)  route 0.196ns (50.625%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE                         0.000     0.000 r  ps2_rx_unit/b_reg[0]/C
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_rx_unit/b_reg[0]/Q
                         net (fo=13, routed)          0.196     0.342    ps2_rx_unit/b_reg[0]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.045     0.387 r  ps2_rx_unit/b[0]_i_1/O
                         net (fo=1, routed)           0.000     0.387    ps2_rx_unit/b[0]_i_1_n_0
    SLICE_X40Y51         FDRE                                         r  ps2_rx_unit/b_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_rx_unit/b_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_rx_unit/rx_data_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.191ns (45.990%)  route 0.224ns (54.010%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE                         0.000     0.000 r  ps2_rx_unit/b_reg[0]/C
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ps2_rx_unit/b_reg[0]/Q
                         net (fo=13, routed)          0.109     0.255    ps2_rx_unit/b_reg[0]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.045     0.300 r  ps2_rx_unit/rx_data[4]_i_1/O
                         net (fo=1, routed)           0.115     0.415    ps2_rx_unit/rx_data[4]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  ps2_rx_unit/rx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_rx_unit/b_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_rx_unit/rx_data_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.191ns (40.824%)  route 0.277ns (59.176%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE                         0.000     0.000 r  ps2_rx_unit/b_reg[0]/C
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ps2_rx_unit/b_reg[0]/Q
                         net (fo=13, routed)          0.147     0.293    ps2_rx_unit/b_reg[0]
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.045     0.338 r  ps2_rx_unit/rx_data[6]_i_1/O
                         net (fo=1, routed)           0.130     0.468    ps2_rx_unit/rx_data[6]
    SLICE_X42Y51         FDRE                                         r  ps2_rx_unit/rx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------





