Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne14.ecn.purdue.edu, pid 6193
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/bodytrack/ft_x_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec bodytrack -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/bodytrack --router_map_file configs/topologies/paper_solutions/ft_x_noci.map --flat_vn_map_file configs/topologies/vn_maps/ft_x_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ft_x_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-5.4.49 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc92fe668>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc93076d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc930f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc931a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc93226d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc92ac6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc92b46d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc92bd6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc92c76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc92cf6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc92d96d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc92e16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc926b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc92736d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc927d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc92856d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc92906d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc92986d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc92a06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc922a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc92326d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc923c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc92456d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc924f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc92586d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc92616d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc91ea6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc91f36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc91fd6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc92056d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc920f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc92176d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc92216d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc91a96d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc91b26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc91bb6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc91c56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc91ce6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc91d76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc91e06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc91696d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc91736d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc917b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc91856d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc918e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc91976d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc91a06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc91296d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc91326d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc913b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc91446d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc914d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc91576d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc91606d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc90e96d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc90f26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc90fb6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc91046d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc910d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc91156d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc911f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc91276d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc90b06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3cc90b96d8>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc90c43c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc90c4e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc90cd898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc90d5320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc90d5d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc90de7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc90e7278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc90e7cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc9070748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc90791d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc9079c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc90816a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc908a128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc908ab70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc90935f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc909d080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc909dac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc90a6550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc90a6f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc902fa20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc90374a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc9037ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc9040978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc904a400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc904ae48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc90528d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc905b358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc905bda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc9065828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc8fee2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc8feecf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc8ff7780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc9000208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc9000c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc90096d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc9012160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc9012ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc9019630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc90240b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc9024b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc8fad588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc8fadfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc8fb7a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc8fc04e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc8fc0f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc8fc89b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc8fd1438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc8fd1e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc8fda908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc8fe3390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc8fe3dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc8f6c860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc8f742e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc8f74d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc8f7e7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc8f87240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc8f87c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc8f8f710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cca0460b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cca046b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc8f9f5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc8f29080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc8f29ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3cc8f32550>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f3cc8f32e80>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3cc8f390f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3cc8f39320>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3cc8f39550>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3cc8f39780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3cc8f399b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3cc8f39be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3cc8f39e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3cc8f46080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3cc8f462b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3cc8f464e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3cc8f46710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3cc8f46940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3cc8f46b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3cc8f46da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3cc8f46fd0>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f3cc8ef8ef0>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f3cc8f01550>]
others(0)=[]
ingesting configs/topologies/nr_list/ft_x_noci_naive.nrl
ingesting configs/topologies/vn_maps/ft_x_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ft_x_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 33496762329000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 33551310687000 because a thread reached the max instruction count
