

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Mon Nov 13 17:57:50 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dft256_optimized1
* Solution:       pipline_dataflow_unroll_array_partition (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.209 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   608001|   608001|  6.080 ms|  6.080 ms|  608002|  608002|  dataflow|
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +------------------------------+---------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                              |                           |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |           Instance           |           Module          |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +------------------------------+---------------------------+---------+---------+----------+----------+--------+--------+---------+
        |Loop_VITIS_LOOP_65_1_proc_U0  |Loop_VITIS_LOOP_65_1_proc  |   608001|   608001|  6.080 ms|  6.080 ms|  608001|  608001|       no|
        +------------------------------+---------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|    5|    2031|   1793|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    5|    2031|   1793|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    2|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |           Instance           |           Module          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |Loop_VITIS_LOOP_65_1_proc_U0  |Loop_VITIS_LOOP_65_1_proc  |        8|   5|  2031|  1793|    0|
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |Total                         |                           |        8|   5|  2031|  1793|    0|
    +------------------------------+---------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|real_sample_0_address0  |  out|    6|   ap_memory|  real_sample_0|         array|
|real_sample_0_ce0       |  out|    1|   ap_memory|  real_sample_0|         array|
|real_sample_0_d0        |  out|   32|   ap_memory|  real_sample_0|         array|
|real_sample_0_q0        |   in|   32|   ap_memory|  real_sample_0|         array|
|real_sample_0_we0       |  out|    1|   ap_memory|  real_sample_0|         array|
|real_sample_0_address1  |  out|    6|   ap_memory|  real_sample_0|         array|
|real_sample_0_ce1       |  out|    1|   ap_memory|  real_sample_0|         array|
|real_sample_0_d1        |  out|   32|   ap_memory|  real_sample_0|         array|
|real_sample_0_q1        |   in|   32|   ap_memory|  real_sample_0|         array|
|real_sample_0_we1       |  out|    1|   ap_memory|  real_sample_0|         array|
|real_sample_1_address0  |  out|    6|   ap_memory|  real_sample_1|         array|
|real_sample_1_ce0       |  out|    1|   ap_memory|  real_sample_1|         array|
|real_sample_1_d0        |  out|   32|   ap_memory|  real_sample_1|         array|
|real_sample_1_q0        |   in|   32|   ap_memory|  real_sample_1|         array|
|real_sample_1_we0       |  out|    1|   ap_memory|  real_sample_1|         array|
|real_sample_1_address1  |  out|    6|   ap_memory|  real_sample_1|         array|
|real_sample_1_ce1       |  out|    1|   ap_memory|  real_sample_1|         array|
|real_sample_1_d1        |  out|   32|   ap_memory|  real_sample_1|         array|
|real_sample_1_q1        |   in|   32|   ap_memory|  real_sample_1|         array|
|real_sample_1_we1       |  out|    1|   ap_memory|  real_sample_1|         array|
|real_sample_2_address0  |  out|    6|   ap_memory|  real_sample_2|         array|
|real_sample_2_ce0       |  out|    1|   ap_memory|  real_sample_2|         array|
|real_sample_2_d0        |  out|   32|   ap_memory|  real_sample_2|         array|
|real_sample_2_q0        |   in|   32|   ap_memory|  real_sample_2|         array|
|real_sample_2_we0       |  out|    1|   ap_memory|  real_sample_2|         array|
|real_sample_2_address1  |  out|    6|   ap_memory|  real_sample_2|         array|
|real_sample_2_ce1       |  out|    1|   ap_memory|  real_sample_2|         array|
|real_sample_2_d1        |  out|   32|   ap_memory|  real_sample_2|         array|
|real_sample_2_q1        |   in|   32|   ap_memory|  real_sample_2|         array|
|real_sample_2_we1       |  out|    1|   ap_memory|  real_sample_2|         array|
|real_sample_3_address0  |  out|    6|   ap_memory|  real_sample_3|         array|
|real_sample_3_ce0       |  out|    1|   ap_memory|  real_sample_3|         array|
|real_sample_3_d0        |  out|   32|   ap_memory|  real_sample_3|         array|
|real_sample_3_q0        |   in|   32|   ap_memory|  real_sample_3|         array|
|real_sample_3_we0       |  out|    1|   ap_memory|  real_sample_3|         array|
|real_sample_3_address1  |  out|    6|   ap_memory|  real_sample_3|         array|
|real_sample_3_ce1       |  out|    1|   ap_memory|  real_sample_3|         array|
|real_sample_3_d1        |  out|   32|   ap_memory|  real_sample_3|         array|
|real_sample_3_q1        |   in|   32|   ap_memory|  real_sample_3|         array|
|real_sample_3_we1       |  out|    1|   ap_memory|  real_sample_3|         array|
|imag_sample_0_address0  |  out|    6|   ap_memory|  imag_sample_0|         array|
|imag_sample_0_ce0       |  out|    1|   ap_memory|  imag_sample_0|         array|
|imag_sample_0_d0        |  out|   32|   ap_memory|  imag_sample_0|         array|
|imag_sample_0_q0        |   in|   32|   ap_memory|  imag_sample_0|         array|
|imag_sample_0_we0       |  out|    1|   ap_memory|  imag_sample_0|         array|
|imag_sample_0_address1  |  out|    6|   ap_memory|  imag_sample_0|         array|
|imag_sample_0_ce1       |  out|    1|   ap_memory|  imag_sample_0|         array|
|imag_sample_0_d1        |  out|   32|   ap_memory|  imag_sample_0|         array|
|imag_sample_0_q1        |   in|   32|   ap_memory|  imag_sample_0|         array|
|imag_sample_0_we1       |  out|    1|   ap_memory|  imag_sample_0|         array|
|imag_sample_1_address0  |  out|    6|   ap_memory|  imag_sample_1|         array|
|imag_sample_1_ce0       |  out|    1|   ap_memory|  imag_sample_1|         array|
|imag_sample_1_d0        |  out|   32|   ap_memory|  imag_sample_1|         array|
|imag_sample_1_q0        |   in|   32|   ap_memory|  imag_sample_1|         array|
|imag_sample_1_we0       |  out|    1|   ap_memory|  imag_sample_1|         array|
|imag_sample_1_address1  |  out|    6|   ap_memory|  imag_sample_1|         array|
|imag_sample_1_ce1       |  out|    1|   ap_memory|  imag_sample_1|         array|
|imag_sample_1_d1        |  out|   32|   ap_memory|  imag_sample_1|         array|
|imag_sample_1_q1        |   in|   32|   ap_memory|  imag_sample_1|         array|
|imag_sample_1_we1       |  out|    1|   ap_memory|  imag_sample_1|         array|
|imag_sample_2_address0  |  out|    6|   ap_memory|  imag_sample_2|         array|
|imag_sample_2_ce0       |  out|    1|   ap_memory|  imag_sample_2|         array|
|imag_sample_2_d0        |  out|   32|   ap_memory|  imag_sample_2|         array|
|imag_sample_2_q0        |   in|   32|   ap_memory|  imag_sample_2|         array|
|imag_sample_2_we0       |  out|    1|   ap_memory|  imag_sample_2|         array|
|imag_sample_2_address1  |  out|    6|   ap_memory|  imag_sample_2|         array|
|imag_sample_2_ce1       |  out|    1|   ap_memory|  imag_sample_2|         array|
|imag_sample_2_d1        |  out|   32|   ap_memory|  imag_sample_2|         array|
|imag_sample_2_q1        |   in|   32|   ap_memory|  imag_sample_2|         array|
|imag_sample_2_we1       |  out|    1|   ap_memory|  imag_sample_2|         array|
|imag_sample_3_address0  |  out|    6|   ap_memory|  imag_sample_3|         array|
|imag_sample_3_ce0       |  out|    1|   ap_memory|  imag_sample_3|         array|
|imag_sample_3_d0        |  out|   32|   ap_memory|  imag_sample_3|         array|
|imag_sample_3_q0        |   in|   32|   ap_memory|  imag_sample_3|         array|
|imag_sample_3_we0       |  out|    1|   ap_memory|  imag_sample_3|         array|
|imag_sample_3_address1  |  out|    6|   ap_memory|  imag_sample_3|         array|
|imag_sample_3_ce1       |  out|    1|   ap_memory|  imag_sample_3|         array|
|imag_sample_3_d1        |  out|   32|   ap_memory|  imag_sample_3|         array|
|imag_sample_3_q1        |   in|   32|   ap_memory|  imag_sample_3|         array|
|imag_sample_3_we1       |  out|    1|   ap_memory|  imag_sample_3|         array|
|real_output_0_address0  |  out|    6|   ap_memory|  real_output_0|         array|
|real_output_0_ce0       |  out|    1|   ap_memory|  real_output_0|         array|
|real_output_0_d0        |  out|   32|   ap_memory|  real_output_0|         array|
|real_output_0_q0        |   in|   32|   ap_memory|  real_output_0|         array|
|real_output_0_we0       |  out|    1|   ap_memory|  real_output_0|         array|
|real_output_0_address1  |  out|    6|   ap_memory|  real_output_0|         array|
|real_output_0_ce1       |  out|    1|   ap_memory|  real_output_0|         array|
|real_output_0_d1        |  out|   32|   ap_memory|  real_output_0|         array|
|real_output_0_q1        |   in|   32|   ap_memory|  real_output_0|         array|
|real_output_0_we1       |  out|    1|   ap_memory|  real_output_0|         array|
|real_output_1_address0  |  out|    6|   ap_memory|  real_output_1|         array|
|real_output_1_ce0       |  out|    1|   ap_memory|  real_output_1|         array|
|real_output_1_d0        |  out|   32|   ap_memory|  real_output_1|         array|
|real_output_1_q0        |   in|   32|   ap_memory|  real_output_1|         array|
|real_output_1_we0       |  out|    1|   ap_memory|  real_output_1|         array|
|real_output_1_address1  |  out|    6|   ap_memory|  real_output_1|         array|
|real_output_1_ce1       |  out|    1|   ap_memory|  real_output_1|         array|
|real_output_1_d1        |  out|   32|   ap_memory|  real_output_1|         array|
|real_output_1_q1        |   in|   32|   ap_memory|  real_output_1|         array|
|real_output_1_we1       |  out|    1|   ap_memory|  real_output_1|         array|
|real_output_2_address0  |  out|    6|   ap_memory|  real_output_2|         array|
|real_output_2_ce0       |  out|    1|   ap_memory|  real_output_2|         array|
|real_output_2_d0        |  out|   32|   ap_memory|  real_output_2|         array|
|real_output_2_q0        |   in|   32|   ap_memory|  real_output_2|         array|
|real_output_2_we0       |  out|    1|   ap_memory|  real_output_2|         array|
|real_output_2_address1  |  out|    6|   ap_memory|  real_output_2|         array|
|real_output_2_ce1       |  out|    1|   ap_memory|  real_output_2|         array|
|real_output_2_d1        |  out|   32|   ap_memory|  real_output_2|         array|
|real_output_2_q1        |   in|   32|   ap_memory|  real_output_2|         array|
|real_output_2_we1       |  out|    1|   ap_memory|  real_output_2|         array|
|real_output_3_address0  |  out|    6|   ap_memory|  real_output_3|         array|
|real_output_3_ce0       |  out|    1|   ap_memory|  real_output_3|         array|
|real_output_3_d0        |  out|   32|   ap_memory|  real_output_3|         array|
|real_output_3_q0        |   in|   32|   ap_memory|  real_output_3|         array|
|real_output_3_we0       |  out|    1|   ap_memory|  real_output_3|         array|
|real_output_3_address1  |  out|    6|   ap_memory|  real_output_3|         array|
|real_output_3_ce1       |  out|    1|   ap_memory|  real_output_3|         array|
|real_output_3_d1        |  out|   32|   ap_memory|  real_output_3|         array|
|real_output_3_q1        |   in|   32|   ap_memory|  real_output_3|         array|
|real_output_3_we1       |  out|    1|   ap_memory|  real_output_3|         array|
|imag_output_0_address0  |  out|    6|   ap_memory|  imag_output_0|         array|
|imag_output_0_ce0       |  out|    1|   ap_memory|  imag_output_0|         array|
|imag_output_0_d0        |  out|   32|   ap_memory|  imag_output_0|         array|
|imag_output_0_q0        |   in|   32|   ap_memory|  imag_output_0|         array|
|imag_output_0_we0       |  out|    1|   ap_memory|  imag_output_0|         array|
|imag_output_0_address1  |  out|    6|   ap_memory|  imag_output_0|         array|
|imag_output_0_ce1       |  out|    1|   ap_memory|  imag_output_0|         array|
|imag_output_0_d1        |  out|   32|   ap_memory|  imag_output_0|         array|
|imag_output_0_q1        |   in|   32|   ap_memory|  imag_output_0|         array|
|imag_output_0_we1       |  out|    1|   ap_memory|  imag_output_0|         array|
|imag_output_1_address0  |  out|    6|   ap_memory|  imag_output_1|         array|
|imag_output_1_ce0       |  out|    1|   ap_memory|  imag_output_1|         array|
|imag_output_1_d0        |  out|   32|   ap_memory|  imag_output_1|         array|
|imag_output_1_q0        |   in|   32|   ap_memory|  imag_output_1|         array|
|imag_output_1_we0       |  out|    1|   ap_memory|  imag_output_1|         array|
|imag_output_1_address1  |  out|    6|   ap_memory|  imag_output_1|         array|
|imag_output_1_ce1       |  out|    1|   ap_memory|  imag_output_1|         array|
|imag_output_1_d1        |  out|   32|   ap_memory|  imag_output_1|         array|
|imag_output_1_q1        |   in|   32|   ap_memory|  imag_output_1|         array|
|imag_output_1_we1       |  out|    1|   ap_memory|  imag_output_1|         array|
|imag_output_2_address0  |  out|    6|   ap_memory|  imag_output_2|         array|
|imag_output_2_ce0       |  out|    1|   ap_memory|  imag_output_2|         array|
|imag_output_2_d0        |  out|   32|   ap_memory|  imag_output_2|         array|
|imag_output_2_q0        |   in|   32|   ap_memory|  imag_output_2|         array|
|imag_output_2_we0       |  out|    1|   ap_memory|  imag_output_2|         array|
|imag_output_2_address1  |  out|    6|   ap_memory|  imag_output_2|         array|
|imag_output_2_ce1       |  out|    1|   ap_memory|  imag_output_2|         array|
|imag_output_2_d1        |  out|   32|   ap_memory|  imag_output_2|         array|
|imag_output_2_q1        |   in|   32|   ap_memory|  imag_output_2|         array|
|imag_output_2_we1       |  out|    1|   ap_memory|  imag_output_2|         array|
|imag_output_3_address0  |  out|    6|   ap_memory|  imag_output_3|         array|
|imag_output_3_ce0       |  out|    1|   ap_memory|  imag_output_3|         array|
|imag_output_3_d0        |  out|   32|   ap_memory|  imag_output_3|         array|
|imag_output_3_q0        |   in|   32|   ap_memory|  imag_output_3|         array|
|imag_output_3_we0       |  out|    1|   ap_memory|  imag_output_3|         array|
|imag_output_3_address1  |  out|    6|   ap_memory|  imag_output_3|         array|
|imag_output_3_ce1       |  out|    1|   ap_memory|  imag_output_3|         array|
|imag_output_3_d1        |  out|   32|   ap_memory|  imag_output_3|         array|
|imag_output_3_q1        |   in|   32|   ap_memory|  imag_output_3|         array|
|imag_output_3_we1       |  out|    1|   ap_memory|  imag_output_3|         array|
|ap_clk                  |   in|    1|  ap_ctrl_hs|            dft|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|            dft|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|            dft|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|            dft|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|            dft|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|            dft|  return value|
+------------------------+-----+-----+------------+---------------+--------------+

