

================================================================
== Vitis HLS Report for 'maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9'
================================================================
* Date:           Mon Oct 28 11:01:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        maxpool_CIF_0_2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.260 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_160_8_VITIS_LOOP_161_9  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    287|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     209|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     209|    359|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |acc_d1                            |         +|   0|  0|  39|          32|          32|
    |add_ln160_fu_143_p2               |         +|   0|  0|  40|          33|           1|
    |add_ln161_fu_176_p2               |         +|   0|  0|  14|           6|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_165_p2                |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln160_fu_138_p2              |      icmp|   0|  0|  40|          33|          33|
    |icmp_ln161_fu_133_p2              |      icmp|   0|  0|  39|          32|          32|
    |reuse_select_fu_198_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln160_fu_149_p3            |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 287|         205|         200|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ch_1_fu_60               |   9|          2|    6|         12|
    |in_r_TDATA_blk_n         |   9|          2|    1|          2|
    |indvar_flatten_fu_64     |   9|          2|   33|         66|
    |reuse_addr_reg_fu_52     |   9|          2|   64|        128|
    |reuse_reg_fu_56          |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|  139|        278|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |acc_addr_reg_263         |   5|   0|    5|          0|
    |addr_cmp_reg_269         |   1|   0|    1|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ch_1_fu_60               |   6|   0|    6|          0|
    |in_r_read_reg_258        |  64|   0|   64|          0|
    |indvar_flatten_fu_64     |  33|   0|   33|          0|
    |reuse_addr_reg_fu_52     |  64|   0|   64|          0|
    |reuse_reg_fu_56          |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 209|   0|  209|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+-----------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9|  return value|
|in_r_TVALID      |   in|    1|        axis|                                                        in_r|       pointer|
|in_r_TDATA       |   in|   64|        axis|                                                        in_r|       pointer|
|in_r_TREADY      |  out|    1|        axis|                                                        in_r|       pointer|
|IFMCH_curr_load  |   in|   32|     ap_none|                                             IFMCH_curr_load|        scalar|
|zext_ln154       |   in|   33|     ap_none|                                                  zext_ln154|        scalar|
|acc_address0     |  out|    5|   ap_memory|                                                         acc|         array|
|acc_ce0          |  out|    1|   ap_memory|                                                         acc|         array|
|acc_q0           |   in|   32|   ap_memory|                                                         acc|         array|
|acc_address1     |  out|    5|   ap_memory|                                                         acc|         array|
|acc_ce1          |  out|    1|   ap_memory|                                                         acc|         array|
|acc_we1          |  out|    1|   ap_memory|                                                         acc|         array|
|acc_d1           |  out|   32|   ap_memory|                                                         acc|         array|
+-----------------+-----+-----+------------+------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 5 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ch_1 = alloca i32 1" [maxPool_2.cpp:161]   --->   Operation 7 'alloca' 'ch_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %acc, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln154_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %zext_ln154"   --->   Operation 11 'read' 'zext_ln154_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%IFMCH_curr_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %IFMCH_curr_load"   --->   Operation 12 'read' 'IFMCH_curr_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i33 0, i33 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln161 = store i6 0, i6 %ch_1" [maxPool_2.cpp:161]   --->   Operation 14 'store' 'store_ln161' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc83"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ch = load i6 %ch_1" [maxPool_2.cpp:161]   --->   Operation 18 'load' 'ch' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i33 %indvar_flatten" [maxPool_2.cpp:160]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln161_1 = zext i6 %ch" [maxPool_2.cpp:161]   --->   Operation 20 'zext' 'zext_ln161_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.55ns)   --->   "%icmp_ln161 = icmp_eq  i32 %zext_ln161_1, i32 %IFMCH_curr_load_read" [maxPool_2.cpp:161]   --->   Operation 21 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (2.59ns)   --->   "%icmp_ln160 = icmp_eq  i33 %indvar_flatten_load, i33 %zext_ln154_read" [maxPool_2.cpp:160]   --->   Operation 22 'icmp' 'icmp_ln160' <Predicate = true> <Delay = 2.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (2.59ns)   --->   "%add_ln160 = add i33 %indvar_flatten_load, i33 1" [maxPool_2.cpp:160]   --->   Operation 23 'add' 'add_ln160' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %for.inc86.loopexit, void %VITIS_LOOP_171_10.exitStub" [maxPool_2.cpp:160]   --->   Operation 24 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.18ns)   --->   "%select_ln160 = select i1 %icmp_ln161, i6 0, i6 %ch" [maxPool_2.cpp:160]   --->   Operation 25 'select' 'select_ln160' <Predicate = (!icmp_ln160)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i6 %select_ln160" [maxPool_2.cpp:161]   --->   Operation 26 'zext' 'zext_ln161' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.00ns)   --->   "%in_r_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [maxPool_2.cpp:164]   --->   Operation 27 'read' 'in_r_read' <Predicate = (!icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr i32 %acc, i64 0, i64 %zext_ln161" [maxPool_2.cpp:166]   --->   Operation 28 'getelementptr' 'acc_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 29 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.32ns)   --->   "%acc_load = load i5 %acc_addr" [maxPool_2.cpp:166]   --->   Operation 30 'load' 'acc_load' <Predicate = (!icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 31 [1/1] (3.52ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln161" [maxPool_2.cpp:161]   --->   Operation 31 'icmp' 'addr_cmp' <Predicate = (!icmp_ln160)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln161 = store i64 %zext_ln161, i64 %reuse_addr_reg" [maxPool_2.cpp:161]   --->   Operation 32 'store' 'store_ln161' <Predicate = (!icmp_ln160)> <Delay = 1.58>
ST_2 : Operation 33 [1/1] (1.82ns)   --->   "%add_ln161 = add i6 %select_ln160, i6 1" [maxPool_2.cpp:161]   --->   Operation 33 'add' 'add_ln161' <Predicate = (!icmp_ln160)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln160 = store i33 %add_ln160, i33 %indvar_flatten" [maxPool_2.cpp:160]   --->   Operation 34 'store' 'store_ln160' <Predicate = (!icmp_ln160)> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln161 = store i6 %add_ln161, i6 %ch_1" [maxPool_2.cpp:161]   --->   Operation 35 'store' 'store_ln161' <Predicate = (!icmp_ln160)> <Delay = 1.58>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.19>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_160_8_VITIS_LOOP_161_9_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln162 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [maxPool_2.cpp:162]   --->   Operation 37 'specpipeline' 'specpipeline_ln162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln166)   --->   "%valIn_data = trunc i64 %in_r_read" [maxPool_2.cpp:164]   --->   Operation 38 'trunc' 'valIn_data' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 39 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (2.32ns)   --->   "%acc_load = load i5 %acc_addr" [maxPool_2.cpp:166]   --->   Operation 40 'load' 'acc_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln166)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %acc_load" [maxPool_2.cpp:161]   --->   Operation 41 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln166 = add i32 %reuse_select, i32 %valIn_data" [maxPool_2.cpp:166]   --->   Operation 42 'add' 'add_ln166' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (2.32ns)   --->   "%store_ln166 = store i32 %add_ln166, i5 %acc_addr" [maxPool_2.cpp:166]   --->   Operation 43 'store' 'store_ln166' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln166 = store i32 %add_ln166, i32 %reuse_reg" [maxPool_2.cpp:166]   --->   Operation 44 'store' 'store_ln166' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln161 = br void %for.inc83" [maxPool_2.cpp:161]   --->   Operation 45 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ IFMCH_curr_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln154]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ acc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg       (alloca       ) [ 0110]
reuse_reg            (alloca       ) [ 0111]
ch_1                 (alloca       ) [ 0110]
indvar_flatten       (alloca       ) [ 0110]
specmemcore_ln0      (specmemcore  ) [ 0000]
specinterface_ln0    (specinterface) [ 0000]
zext_ln154_read      (read         ) [ 0110]
IFMCH_curr_load_read (read         ) [ 0110]
store_ln0            (store        ) [ 0000]
store_ln161          (store        ) [ 0000]
store_ln0            (store        ) [ 0000]
store_ln0            (store        ) [ 0000]
br_ln0               (br           ) [ 0000]
ch                   (load         ) [ 0000]
indvar_flatten_load  (load         ) [ 0000]
zext_ln161_1         (zext         ) [ 0000]
icmp_ln161           (icmp         ) [ 0000]
icmp_ln160           (icmp         ) [ 0110]
add_ln160            (add          ) [ 0000]
br_ln160             (br           ) [ 0000]
select_ln160         (select       ) [ 0000]
zext_ln161           (zext         ) [ 0000]
in_r_read            (read         ) [ 0101]
acc_addr             (getelementptr) [ 0101]
reuse_addr_reg_load  (load         ) [ 0000]
addr_cmp             (icmp         ) [ 0101]
store_ln161          (store        ) [ 0000]
add_ln161            (add          ) [ 0000]
store_ln160          (store        ) [ 0000]
store_ln161          (store        ) [ 0000]
specloopname_ln0     (specloopname ) [ 0000]
specpipeline_ln162   (specpipeline ) [ 0000]
valIn_data           (trunc        ) [ 0000]
reuse_reg_load       (load         ) [ 0000]
acc_load             (load         ) [ 0000]
reuse_select         (select       ) [ 0000]
add_ln166            (add          ) [ 0000]
store_ln166          (store        ) [ 0000]
store_ln166          (store        ) [ 0000]
br_ln161             (br           ) [ 0000]
ret_ln0              (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IFMCH_curr_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFMCH_curr_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln154">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln154"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="acc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i33"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_160_8_VITIS_LOOP_161_9_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="reuse_addr_reg_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="reuse_reg_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="ch_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ch_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="zext_ln154_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="33" slack="0"/>
<pin id="70" dir="0" index="1" bw="33" slack="0"/>
<pin id="71" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln154_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="IFMCH_curr_load_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="IFMCH_curr_load_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="in_r_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_r_read/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="acc_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="6" slack="0"/>
<pin id="90" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="1"/>
<pin id="99" dir="0" index="4" bw="5" slack="0"/>
<pin id="100" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="0"/>
<pin id="102" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc_load/2 store_ln166/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln0_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="33" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln161_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="6" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln161/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln0_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="ch_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="6" slack="1"/>
<pin id="125" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ch/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvar_flatten_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="33" slack="1"/>
<pin id="128" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln161_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="0"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161_1/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln161_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="1"/>
<pin id="136" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln161/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln160_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="33" slack="0"/>
<pin id="140" dir="0" index="1" bw="33" slack="1"/>
<pin id="141" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln160/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln160_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="33" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln160/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="select_ln160_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="6" slack="0"/>
<pin id="152" dir="0" index="2" bw="6" slack="0"/>
<pin id="153" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln160/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln161_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="reuse_addr_reg_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="1"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="addr_cmp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="64" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln161_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="1"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln161/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln161_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln161/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln160_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="33" slack="0"/>
<pin id="184" dir="0" index="1" bw="33" slack="1"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln161_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="6" slack="1"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln161/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="valIn_data_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_data/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="reuse_reg_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="2"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="reuse_select_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="32" slack="0"/>
<pin id="202" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln166_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln166/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln166_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="2"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/3 "/>
</bind>
</comp>

<comp id="217" class="1005" name="reuse_addr_reg_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="224" class="1005" name="reuse_reg_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="231" class="1005" name="ch_1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="0"/>
<pin id="233" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="ch_1 "/>
</bind>
</comp>

<comp id="238" class="1005" name="indvar_flatten_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="33" slack="0"/>
<pin id="240" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="245" class="1005" name="zext_ln154_read_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="33" slack="1"/>
<pin id="247" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln154_read "/>
</bind>
</comp>

<comp id="250" class="1005" name="IFMCH_curr_load_read_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="IFMCH_curr_load_read "/>
</bind>
</comp>

<comp id="258" class="1005" name="in_r_read_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="1"/>
<pin id="260" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_r_read "/>
</bind>
</comp>

<comp id="263" class="1005" name="acc_addr_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="1"/>
<pin id="265" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="acc_addr "/>
</bind>
</comp>

<comp id="269" class="1005" name="addr_cmp_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="30" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="40" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="42" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="132"><net_src comp="123" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="126" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="126" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="38" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="133" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="123" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="160"><net_src comp="149" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="157" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="157" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="149" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="44" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="143" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="176" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="203"><net_src comp="195" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="93" pin="3"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="192" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="211"><net_src comp="205" pin="2"/><net_sink comp="93" pin=4"/></net>

<net id="216"><net_src comp="205" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="52" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="227"><net_src comp="56" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="234"><net_src comp="60" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="237"><net_src comp="231" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="241"><net_src comp="64" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="244"><net_src comp="238" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="248"><net_src comp="68" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="253"><net_src comp="74" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="261"><net_src comp="80" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="266"><net_src comp="86" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="272"><net_src comp="165" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="198" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_r | {}
	Port: acc | {3 }
 - Input state : 
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9 : IFMCH_curr_load | {1 }
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9 : zext_ln154 | {1 }
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9 : in_r | {2 }
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9 : acc | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln161 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		zext_ln161_1 : 1
		icmp_ln161 : 2
		icmp_ln160 : 1
		add_ln160 : 1
		br_ln160 : 2
		select_ln160 : 3
		zext_ln161 : 4
		acc_addr : 5
		acc_load : 6
		addr_cmp : 5
		store_ln161 : 5
		add_ln161 : 4
		store_ln160 : 2
		store_ln161 : 5
	State 3
		reuse_select : 1
		add_ln166 : 2
		store_ln166 : 3
		store_ln166 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |        icmp_ln161_fu_133        |    0    |    39   |
|   icmp   |        icmp_ln160_fu_138        |    0    |    40   |
|          |         addr_cmp_fu_165         |    0    |    71   |
|----------|---------------------------------|---------|---------|
|          |         add_ln160_fu_143        |    0    |    40   |
|    add   |         add_ln161_fu_176        |    0    |    14   |
|          |         add_ln166_fu_205        |    0    |    39   |
|----------|---------------------------------|---------|---------|
|  select  |       select_ln160_fu_149       |    0    |    6    |
|          |       reuse_select_fu_198       |    0    |    32   |
|----------|---------------------------------|---------|---------|
|          |    zext_ln154_read_read_fu_68   |    0    |    0    |
|   read   | IFMCH_curr_load_read_read_fu_74 |    0    |    0    |
|          |       in_r_read_read_fu_80      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |       zext_ln161_1_fu_129       |    0    |    0    |
|          |        zext_ln161_fu_157        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |        valIn_data_fu_192        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   281   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|IFMCH_curr_load_read_reg_250|   32   |
|      acc_addr_reg_263      |    5   |
|      addr_cmp_reg_269      |    1   |
|        ch_1_reg_231        |    6   |
|      in_r_read_reg_258     |   64   |
|   indvar_flatten_reg_238   |   33   |
|   reuse_addr_reg_reg_217   |   64   |
|      reuse_reg_reg_224     |   32   |
|   zext_ln154_read_reg_245  |   33   |
+----------------------------+--------+
|            Total           |   270  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_93 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   281  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   270  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   270  |   290  |
+-----------+--------+--------+--------+
