#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Mar 14 12:59:10 2024
# Process ID: 12244
# Current directory: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21124 C:\Users\Wyatt\Documents\Vivado\CPE233_Final\Accelerometer_Test\I2C\I2C.xpr
# Log file: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/vivado.log
# Journal file: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C\vivado.jou
# Running On: MSI, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 8403 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1218.391 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 14 13:14:37 2024] Launched impl_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-12:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1218.391 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BA2484A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3194.695 ; gain = 1976.305
set_property PROGRAM.FILE {C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/Gyro_Test.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/Gyro_Test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/utils_1/imports/synth_1/Gyro_Test.dcp with file C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/Gyro_Test.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 14 13:24:01 2024] Launched synth_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/runme.log
[Thu Mar 14 13:24:01 2024] Launched impl_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/Gyro_Test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/utils_1/imports/synth_1/Gyro_Test.dcp with file C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/Gyro_Test.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 14 13:30:05 2024] Launched synth_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/runme.log
[Thu Mar 14 13:30:05 2024] Launched impl_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/Gyro_Test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 14 13:50:03 2024] Launched impl_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/utils_1/imports/synth_1/Gyro_Test.dcp with file C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/Gyro_Test.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 14 13:50:59 2024] Launched synth_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/runme.log
[Thu Mar 14 13:50:59 2024] Launched impl_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/Gyro_Test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35ticpg236-1L
Top: Gyro_Test
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3999.617 ; gain = 388.223
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Gyro_Test' [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/sources_1/new/Gyro_Test.sv:15]
INFO: [Synth 8-6157] synthesizing module 'I2C' [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/sources_1/new/I2C.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'I2C' (0#1) [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/sources_1/new/I2C.sv:19]
INFO: [Synth 8-6157] synthesizing module 'SevSegDisp' [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/SevSegDisp.sv:21]
INFO: [Synth 8-6157] synthesizing module 'BCD' [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/BCD.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'BCD' (0#1) [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/BCD.sv:18]
INFO: [Synth 8-6157] synthesizing module 'CathodeDriver' [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/CathodeDriver.sv:22]
INFO: [Synth 8-226] default block is never used [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/CathodeDriver.sv:46]
INFO: [Synth 8-226] default block is never used [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/CathodeDriver.sv:49]
INFO: [Synth 8-226] default block is never used [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/CathodeDriver.sv:71]
INFO: [Synth 8-226] default block is never used [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/CathodeDriver.sv:93]
INFO: [Synth 8-226] default block is never used [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/CathodeDriver.sv:115]
INFO: [Synth 8-6155] done synthesizing module 'CathodeDriver' (0#1) [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/CathodeDriver.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'SevSegDisp' (0#1) [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/SevSegDisp.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'Gyro_Test' (0#1) [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/sources_1/new/Gyro_Test.sv:15]
WARNING: [Synth 8-87] always_comb on 'dataR_reg' did not result in combinational logic [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/sources_1/new/I2C.sv:137]
WARNING: [Synth 8-7129] Port I2CAddr[7] in module I2C is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4086.238 ; gain = 474.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4108.062 ; gain = 496.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4108.062 ; gain = 496.668
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4108.062 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/Basys3_constraints.xdc]
Finished Parsing XDC File [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/Basys3_constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4220.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4240.332 ; gain = 628.938
18 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 4240.332 ; gain = 960.574
close_design
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/utils_1/imports/synth_1/Gyro_Test.dcp with file C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/Gyro_Test.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 14 13:57:53 2024] Launched synth_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/runme.log
[Thu Mar 14 13:57:53 2024] Launched impl_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-12:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4255.250 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BA2484A
set_property PROGRAM.FILE {C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/Gyro_Test.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/Gyro_Test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/utils_1/imports/synth_1/Gyro_Test.dcp with file C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/Gyro_Test.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 14 14:06:18 2024] Launched synth_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/runme.log
[Thu Mar 14 14:06:18 2024] Launched impl_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/Gyro_Test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/utils_1/imports/synth_1/Gyro_Test.dcp with file C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/Gyro_Test.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 14 14:18:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/runme.log
[Thu Mar 14 14:18:19 2024] Launched impl_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/Gyro_Test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/utils_1/imports/synth_1/Gyro_Test.dcp with file C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/Gyro_Test.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 14 14:22:11 2024] Launched synth_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/runme.log
[Thu Mar 14 14:22:11 2024] Launched impl_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/Gyro_Test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/Gyro_Test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/Gyro_Test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/Gyro_Test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/utils_1/imports/synth_1/Gyro_Test.dcp with file C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/Gyro_Test.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 14 14:31:33 2024] Launched synth_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/runme.log
[Thu Mar 14 14:31:33 2024] Launched impl_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/Gyro_Test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/Gyro_Test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35ticpg236-1L
Top: Gyro_Test
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4255.250 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Gyro_Test' [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/sources_1/new/Gyro_Test.sv:15]
INFO: [Synth 8-6157] synthesizing module 'I2C' [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/sources_1/new/I2C.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'I2C' (0#1) [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/sources_1/new/I2C.sv:19]
INFO: [Synth 8-6157] synthesizing module 'SevSegDisp' [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/SevSegDisp.sv:21]
INFO: [Synth 8-6157] synthesizing module 'BCD' [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/BCD.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'BCD' (0#1) [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/BCD.sv:18]
INFO: [Synth 8-6157] synthesizing module 'CathodeDriver' [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/CathodeDriver.sv:22]
INFO: [Synth 8-226] default block is never used [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/CathodeDriver.sv:46]
INFO: [Synth 8-226] default block is never used [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/CathodeDriver.sv:49]
INFO: [Synth 8-226] default block is never used [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/CathodeDriver.sv:71]
INFO: [Synth 8-226] default block is never used [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/CathodeDriver.sv:93]
INFO: [Synth 8-226] default block is never used [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/CathodeDriver.sv:115]
INFO: [Synth 8-6155] done synthesizing module 'CathodeDriver' (0#1) [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/CathodeDriver.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'SevSegDisp' (0#1) [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/SevSegDisp.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'Gyro_Test' (0#1) [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/sources_1/new/Gyro_Test.sv:15]
WARNING: [Synth 8-87] always_comb on 'dataR_reg' did not result in combinational logic [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/sources_1/new/I2C.sv:137]
WARNING: [Synth 8-87] always_comb on 'storeData_reg' did not result in combinational logic [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/sources_1/new/I2C.sv:137]
WARNING: [Synth 8-7129] Port I2CAddr[7] in module I2C is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 4255.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 4255.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 4255.250 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 4255.250 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/Basys3_constraints.xdc]
Finished Parsing XDC File [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/Basys3_constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4292.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 4295.520 ; gain = 40.270
17 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 4295.520 ; gain = 40.270
close_design
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-12:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4313.582 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BA2484A
set_property PROGRAM.FILE {C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/Gyro_Test.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/Gyro_Test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183BA2484A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BA2484A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/utils_1/imports/synth_1/Gyro_Test.dcp with file C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/Gyro_Test.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 14 16:12:47 2024] Launched synth_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/runme.log
[Thu Mar 14 16:12:47 2024] Launched impl_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 14 16:14:30 2024] Launched synth_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/runme.log
[Thu Mar 14 16:14:30 2024] Launched impl_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 14 16:16:03 2024] Launched synth_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/runme.log
[Thu Mar 14 16:16:03 2024] Launched impl_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/Gyro_Test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/utils_1/imports/synth_1/Gyro_Test.dcp with file C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/Gyro_Test.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 14 16:20:11 2024] Launched synth_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/runme.log
[Thu Mar 14 16:20:11 2024] Launched impl_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/Gyro_Test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/Gyro_Test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/Gyro_Test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/Gyro_Test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/utils_1/imports/synth_1/Gyro_Test.dcp with file C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/Gyro_Test.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 14 16:26:13 2024] Launched synth_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/runme.log
[Thu Mar 14 16:26:13 2024] Launched impl_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/Gyro_Test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/Gyro_Test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/Gyro_Test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/utils_1/imports/synth_1/Gyro_Test.dcp with file C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/Gyro_Test.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 14 16:30:50 2024] Launched synth_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/runme.log
[Thu Mar 14 16:30:50 2024] Launched impl_1...
Run output will be captured here: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/impl_1/Gyro_Test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
