
stm32f103ve_fw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000090a4  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000544  08009290  08009290  00019290  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080097d4  080097d4  0002020c  2**0
                  CONTENTS
  4 .ARM          00000000  080097d4  080097d4  0002020c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080097d4  080097d4  0002020c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080097d4  080097d4  000197d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080097d8  080097d8  000197d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000020c  20000000  080097dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000374  2000020c  080099e8  0002020c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000580  080099e8  00020580  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f802  00000000  00000000  00020235  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040bb  00000000  00000000  0003fa37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001420  00000000  00000000  00043af8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001280  00000000  00000000  00044f18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e252  00000000  00000000  00046198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d015  00000000  00000000  000643ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009fc7c  00000000  00000000  000813ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0012107b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000063c8  00000000  00000000  001210d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	2000020c 	.word	0x2000020c
 8000204:	00000000 	.word	0x00000000
 8000208:	08009274 	.word	0x08009274

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000210 	.word	0x20000210
 8000224:	08009274 	.word	0x08009274

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <apInit>:
// TODO: 실전 함수



 void apInit(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
	   uartOpen(_DEF_UART1, 115200); //UART 개통
 8000b64:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000b68:	2000      	movs	r0, #0
 8000b6a:	f001 f901 	bl	8001d70 <uartOpen>

	   /* TODO 4. nRF24L01 송신  초기화 셋팅  */

	   while(NRF24L01_Check())
 8000b6e:	e006      	b.n	8000b7e <apInit+0x1e>
	   {
	  	  uartPrintf(_DEF_UART1,"NRF24L01 wireless module cannot be found by hardware\n" );
 8000b70:	490b      	ldr	r1, [pc, #44]	; (8000ba0 <apInit+0x40>)
 8000b72:	2000      	movs	r0, #0
 8000b74:	f001 f9aa 	bl	8001ecc <uartPrintf>
	      HAL_Delay(100);
 8000b78:	2064      	movs	r0, #100	; 0x64
 8000b7a:	f001 fae3 	bl	8002144 <HAL_Delay>
	   while(NRF24L01_Check())
 8000b7e:	f000 fd1b 	bl	80015b8 <NRF24L01_Check>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d1f3      	bne.n	8000b70 <apInit+0x10>
	   }

	   uartPrintf(_DEF_UART1, "NRF24L01 wireless module hardware connection is normal\n");
 8000b88:	4906      	ldr	r1, [pc, #24]	; (8000ba4 <apInit+0x44>)
 8000b8a:	2000      	movs	r0, #0
 8000b8c:	f001 f99e 	bl	8001ecc <uartPrintf>

	   NRF24L01_TX_Mode();
 8000b90:	f000 fe42 	bl	8001818 <NRF24L01_TX_Mode>
	   uartPrintf(_DEF_UART1, "Enter data sending mode, send data every 1s\n");
 8000b94:	4904      	ldr	r1, [pc, #16]	; (8000ba8 <apInit+0x48>)
 8000b96:	2000      	movs	r0, #0
 8000b98:	f001 f998 	bl	8001ecc <uartPrintf>

	   NRF24L01_RX_Mode();
	   uartPrintf(_DEF_UART1, "Enter data receiving mode\n");
*/

}
 8000b9c:	bf00      	nop
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	08009290 	.word	0x08009290
 8000ba4:	080092c8 	.word	0x080092c8
 8000ba8:	08009300 	.word	0x08009300

08000bac <apMain>:


void apMain(void)
{
 8000bac:	b5b0      	push	{r4, r5, r7, lr}
 8000bae:	b086      	sub	sp, #24
 8000bb0:	af00      	add	r7, sp, #0
		/*  TODO 4. nRF24L01 송신 코드 (보낼 데이터) */
	uint8_t tmp_buf[]="Hey, data is received!";
 8000bb2:	4b10      	ldr	r3, [pc, #64]	; (8000bf4 <apMain+0x48>)
 8000bb4:	463c      	mov	r4, r7
 8000bb6:	461d      	mov	r5, r3
 8000bb8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bbc:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000bc0:	6020      	str	r0, [r4, #0]
 8000bc2:	3404      	adds	r4, #4
 8000bc4:	8021      	strh	r1, [r4, #0]
 8000bc6:	3402      	adds	r4, #2
 8000bc8:	0c0b      	lsrs	r3, r1, #16
 8000bca:	7023      	strb	r3, [r4, #0]
*/


			/* TODO 4.nRF24L01 송신 코드  */

			if (NRF24L01_TxPacket(tmp_buf) == TX_OK)
 8000bcc:	463b      	mov	r3, r7
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f000 fde0 	bl	8001794 <NRF24L01_TxPacket>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b20      	cmp	r3, #32
 8000bd8:	d106      	bne.n	8000be8 <apMain+0x3c>
			{
				uartPrintf(_DEF_UART1,"NRF24L01 wireless module data sent successfully: %s\n",tmp_buf);
 8000bda:	463b      	mov	r3, r7
 8000bdc:	461a      	mov	r2, r3
 8000bde:	4906      	ldr	r1, [pc, #24]	; (8000bf8 <apMain+0x4c>)
 8000be0:	2000      	movs	r0, #0
 8000be2:	f001 f973 	bl	8001ecc <uartPrintf>
 8000be6:	e7f1      	b.n	8000bcc <apMain+0x20>
			}
			else
			{
				uartPrintf(_DEF_UART1, "NRF24L01 wireless module data transmission failed\n");
 8000be8:	4904      	ldr	r1, [pc, #16]	; (8000bfc <apMain+0x50>)
 8000bea:	2000      	movs	r0, #0
 8000bec:	f001 f96e 	bl	8001ecc <uartPrintf>
			if (NRF24L01_TxPacket(tmp_buf) == TX_OK)
 8000bf0:	e7ec      	b.n	8000bcc <apMain+0x20>
 8000bf2:	bf00      	nop
 8000bf4:	0800939c 	.word	0x0800939c
 8000bf8:	08009330 	.word	0x08009330
 8000bfc:	08009368 	.word	0x08009368

08000c00 <bspInit>:

void SystemClock_Config(void);


void bspInit(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
	  HAL_Init();
 8000c06:	f001 fa3b 	bl	8002080 <HAL_Init>
	  SystemClock_Config();
 8000c0a:	f000 f813 	bl	8000c34 <SystemClock_Config>

	  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c0e:	4b08      	ldr	r3, [pc, #32]	; (8000c30 <bspInit+0x30>)
 8000c10:	699b      	ldr	r3, [r3, #24]
 8000c12:	4a07      	ldr	r2, [pc, #28]	; (8000c30 <bspInit+0x30>)
 8000c14:	f043 0310 	orr.w	r3, r3, #16
 8000c18:	6193      	str	r3, [r2, #24]
 8000c1a:	4b05      	ldr	r3, [pc, #20]	; (8000c30 <bspInit+0x30>)
 8000c1c:	699b      	ldr	r3, [r3, #24]
 8000c1e:	f003 0310 	and.w	r3, r3, #16
 8000c22:	607b      	str	r3, [r7, #4]
 8000c24:	687b      	ldr	r3, [r7, #4]


}
 8000c26:	bf00      	nop
 8000c28:	3708      	adds	r7, #8
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	40021000 	.word	0x40021000

08000c34 <SystemClock_Config>:




void SystemClock_Config(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b090      	sub	sp, #64	; 0x40
 8000c38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c3a:	f107 0318 	add.w	r3, r7, #24
 8000c3e:	2228      	movs	r2, #40	; 0x28
 8000c40:	2100      	movs	r1, #0
 8000c42:	4618      	mov	r0, r3
 8000c44:	f005 fc5a 	bl	80064fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c48:	1d3b      	adds	r3, r7, #4
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	601a      	str	r2, [r3, #0]
 8000c4e:	605a      	str	r2, [r3, #4]
 8000c50:	609a      	str	r2, [r3, #8]
 8000c52:	60da      	str	r2, [r3, #12]
 8000c54:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c56:	2301      	movs	r3, #1
 8000c58:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c5a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c5e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000c60:	2300      	movs	r3, #0
 8000c62:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c64:	2301      	movs	r3, #1
 8000c66:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c68:	2302      	movs	r3, #2
 8000c6a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c6c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c70:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000c72:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000c76:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c78:	f107 0318 	add.w	r3, r7, #24
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f003 fafd 	bl	800427c <HAL_RCC_OscConfig>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000c88:	f000 f819 	bl	8000cbe <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c8c:	230f      	movs	r3, #15
 8000c8e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c90:	2302      	movs	r3, #2
 8000c92:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c94:	2300      	movs	r3, #0
 8000c96:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c9c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ca2:	1d3b      	adds	r3, r7, #4
 8000ca4:	2102      	movs	r1, #2
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f003 fd68 	bl	800477c <HAL_RCC_ClockConfig>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d001      	beq.n	8000cb6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000cb2:	f000 f804 	bl	8000cbe <Error_Handler>
  }
}
 8000cb6:	bf00      	nop
 8000cb8:	3740      	adds	r7, #64	; 0x40
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}

08000cbe <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cbe:	b480      	push	{r7}
 8000cc0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cc2:	b672      	cpsid	i
}
 8000cc4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cc6:	e7fe      	b.n	8000cc6 <Error_Handler+0x8>

08000cc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b085      	sub	sp, #20
 8000ccc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000cce:	4b15      	ldr	r3, [pc, #84]	; (8000d24 <HAL_MspInit+0x5c>)
 8000cd0:	699b      	ldr	r3, [r3, #24]
 8000cd2:	4a14      	ldr	r2, [pc, #80]	; (8000d24 <HAL_MspInit+0x5c>)
 8000cd4:	f043 0301 	orr.w	r3, r3, #1
 8000cd8:	6193      	str	r3, [r2, #24]
 8000cda:	4b12      	ldr	r3, [pc, #72]	; (8000d24 <HAL_MspInit+0x5c>)
 8000cdc:	699b      	ldr	r3, [r3, #24]
 8000cde:	f003 0301 	and.w	r3, r3, #1
 8000ce2:	60bb      	str	r3, [r7, #8]
 8000ce4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ce6:	4b0f      	ldr	r3, [pc, #60]	; (8000d24 <HAL_MspInit+0x5c>)
 8000ce8:	69db      	ldr	r3, [r3, #28]
 8000cea:	4a0e      	ldr	r2, [pc, #56]	; (8000d24 <HAL_MspInit+0x5c>)
 8000cec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cf0:	61d3      	str	r3, [r2, #28]
 8000cf2:	4b0c      	ldr	r3, [pc, #48]	; (8000d24 <HAL_MspInit+0x5c>)
 8000cf4:	69db      	ldr	r3, [r3, #28]
 8000cf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cfa:	607b      	str	r3, [r7, #4]
 8000cfc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000cfe:	4b0a      	ldr	r3, [pc, #40]	; (8000d28 <HAL_MspInit+0x60>)
 8000d00:	685b      	ldr	r3, [r3, #4]
 8000d02:	60fb      	str	r3, [r7, #12]
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000d0a:	60fb      	str	r3, [r7, #12]
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000d12:	60fb      	str	r3, [r7, #12]
 8000d14:	4a04      	ldr	r2, [pc, #16]	; (8000d28 <HAL_MspInit+0x60>)
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d1a:	bf00      	nop
 8000d1c:	3714      	adds	r7, #20
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bc80      	pop	{r7}
 8000d22:	4770      	bx	lr
 8000d24:	40021000 	.word	0x40021000
 8000d28:	40010000 	.word	0x40010000

08000d2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d30:	e7fe      	b.n	8000d30 <NMI_Handler+0x4>

08000d32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d32:	b480      	push	{r7}
 8000d34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d36:	e7fe      	b.n	8000d36 <HardFault_Handler+0x4>

08000d38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d3c:	e7fe      	b.n	8000d3c <MemManage_Handler+0x4>

08000d3e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d3e:	b480      	push	{r7}
 8000d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d42:	e7fe      	b.n	8000d42 <BusFault_Handler+0x4>

08000d44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d48:	e7fe      	b.n	8000d48 <UsageFault_Handler+0x4>

08000d4a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d4a:	b480      	push	{r7}
 8000d4c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d4e:	bf00      	nop
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bc80      	pop	{r7}
 8000d54:	4770      	bx	lr

08000d56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d56:	b480      	push	{r7}
 8000d58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d5a:	bf00      	nop
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bc80      	pop	{r7}
 8000d60:	4770      	bx	lr

08000d62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d62:	b480      	push	{r7}
 8000d64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d66:	bf00      	nop
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bc80      	pop	{r7}
 8000d6c:	4770      	bx	lr

08000d6e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d6e:	b580      	push	{r7, lr}
 8000d70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d72:	f001 f9cb 	bl	800210c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d76:	bf00      	nop
 8000d78:	bd80      	pop	{r7, pc}
	...

08000d7c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000d80:	4802      	ldr	r0, [pc, #8]	; (8000d8c <DMA1_Channel5_IRQHandler+0x10>)
 8000d82:	f001 fcef 	bl	8002764 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000d86:	bf00      	nop
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	200004e8 	.word	0x200004e8

08000d90 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000d94:	4802      	ldr	r0, [pc, #8]	; (8000da0 <USART1_IRQHandler+0x10>)
 8000d96:	f004 ffd7 	bl	8005d48 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000d9a:	bf00      	nop
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	2000052c 	.word	0x2000052c

08000da4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
	return 1;
 8000da8:	2301      	movs	r3, #1
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bc80      	pop	{r7}
 8000db0:	4770      	bx	lr

08000db2 <_kill>:

int _kill(int pid, int sig)
{
 8000db2:	b580      	push	{r7, lr}
 8000db4:	b082      	sub	sp, #8
 8000db6:	af00      	add	r7, sp, #0
 8000db8:	6078      	str	r0, [r7, #4]
 8000dba:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000dbc:	f005 fb74 	bl	80064a8 <__errno>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2216      	movs	r2, #22
 8000dc4:	601a      	str	r2, [r3, #0]
	return -1;
 8000dc6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000dca:	4618      	mov	r0, r3
 8000dcc:	3708      	adds	r7, #8
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}

08000dd2 <_exit>:

void _exit (int status)
{
 8000dd2:	b580      	push	{r7, lr}
 8000dd4:	b082      	sub	sp, #8
 8000dd6:	af00      	add	r7, sp, #0
 8000dd8:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000dda:	f04f 31ff 	mov.w	r1, #4294967295
 8000dde:	6878      	ldr	r0, [r7, #4]
 8000de0:	f7ff ffe7 	bl	8000db2 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000de4:	e7fe      	b.n	8000de4 <_exit+0x12>

08000de6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000de6:	b580      	push	{r7, lr}
 8000de8:	b086      	sub	sp, #24
 8000dea:	af00      	add	r7, sp, #0
 8000dec:	60f8      	str	r0, [r7, #12]
 8000dee:	60b9      	str	r1, [r7, #8]
 8000df0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000df2:	2300      	movs	r3, #0
 8000df4:	617b      	str	r3, [r7, #20]
 8000df6:	e00a      	b.n	8000e0e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000df8:	f3af 8000 	nop.w
 8000dfc:	4601      	mov	r1, r0
 8000dfe:	68bb      	ldr	r3, [r7, #8]
 8000e00:	1c5a      	adds	r2, r3, #1
 8000e02:	60ba      	str	r2, [r7, #8]
 8000e04:	b2ca      	uxtb	r2, r1
 8000e06:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	3301      	adds	r3, #1
 8000e0c:	617b      	str	r3, [r7, #20]
 8000e0e:	697a      	ldr	r2, [r7, #20]
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	429a      	cmp	r2, r3
 8000e14:	dbf0      	blt.n	8000df8 <_read+0x12>
	}

return len;
 8000e16:	687b      	ldr	r3, [r7, #4]
}
 8000e18:	4618      	mov	r0, r3
 8000e1a:	3718      	adds	r7, #24
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}

08000e20 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b086      	sub	sp, #24
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	60f8      	str	r0, [r7, #12]
 8000e28:	60b9      	str	r1, [r7, #8]
 8000e2a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	617b      	str	r3, [r7, #20]
 8000e30:	e009      	b.n	8000e46 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000e32:	68bb      	ldr	r3, [r7, #8]
 8000e34:	1c5a      	adds	r2, r3, #1
 8000e36:	60ba      	str	r2, [r7, #8]
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	3301      	adds	r3, #1
 8000e44:	617b      	str	r3, [r7, #20]
 8000e46:	697a      	ldr	r2, [r7, #20]
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	dbf1      	blt.n	8000e32 <_write+0x12>
	}
	return len;
 8000e4e:	687b      	ldr	r3, [r7, #4]
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	3718      	adds	r7, #24
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}

08000e58 <_close>:

int _close(int file)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
	return -1;
 8000e60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e64:	4618      	mov	r0, r3
 8000e66:	370c      	adds	r7, #12
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bc80      	pop	{r7}
 8000e6c:	4770      	bx	lr

08000e6e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e6e:	b480      	push	{r7}
 8000e70:	b083      	sub	sp, #12
 8000e72:	af00      	add	r7, sp, #0
 8000e74:	6078      	str	r0, [r7, #4]
 8000e76:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e7e:	605a      	str	r2, [r3, #4]
	return 0;
 8000e80:	2300      	movs	r3, #0
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	370c      	adds	r7, #12
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bc80      	pop	{r7}
 8000e8a:	4770      	bx	lr

08000e8c <_isatty>:

int _isatty(int file)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b083      	sub	sp, #12
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
	return 1;
 8000e94:	2301      	movs	r3, #1
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	370c      	adds	r7, #12
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bc80      	pop	{r7}
 8000e9e:	4770      	bx	lr

08000ea0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b085      	sub	sp, #20
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	60f8      	str	r0, [r7, #12]
 8000ea8:	60b9      	str	r1, [r7, #8]
 8000eaa:	607a      	str	r2, [r7, #4]
	return 0;
 8000eac:	2300      	movs	r3, #0
}
 8000eae:	4618      	mov	r0, r3
 8000eb0:	3714      	adds	r7, #20
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bc80      	pop	{r7}
 8000eb6:	4770      	bx	lr

08000eb8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b086      	sub	sp, #24
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ec0:	4a14      	ldr	r2, [pc, #80]	; (8000f14 <_sbrk+0x5c>)
 8000ec2:	4b15      	ldr	r3, [pc, #84]	; (8000f18 <_sbrk+0x60>)
 8000ec4:	1ad3      	subs	r3, r2, r3
 8000ec6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ec8:	697b      	ldr	r3, [r7, #20]
 8000eca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ecc:	4b13      	ldr	r3, [pc, #76]	; (8000f1c <_sbrk+0x64>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d102      	bne.n	8000eda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ed4:	4b11      	ldr	r3, [pc, #68]	; (8000f1c <_sbrk+0x64>)
 8000ed6:	4a12      	ldr	r2, [pc, #72]	; (8000f20 <_sbrk+0x68>)
 8000ed8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000eda:	4b10      	ldr	r3, [pc, #64]	; (8000f1c <_sbrk+0x64>)
 8000edc:	681a      	ldr	r2, [r3, #0]
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	4413      	add	r3, r2
 8000ee2:	693a      	ldr	r2, [r7, #16]
 8000ee4:	429a      	cmp	r2, r3
 8000ee6:	d207      	bcs.n	8000ef8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ee8:	f005 fade 	bl	80064a8 <__errno>
 8000eec:	4603      	mov	r3, r0
 8000eee:	220c      	movs	r2, #12
 8000ef0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ef2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ef6:	e009      	b.n	8000f0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ef8:	4b08      	ldr	r3, [pc, #32]	; (8000f1c <_sbrk+0x64>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000efe:	4b07      	ldr	r3, [pc, #28]	; (8000f1c <_sbrk+0x64>)
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	4413      	add	r3, r2
 8000f06:	4a05      	ldr	r2, [pc, #20]	; (8000f1c <_sbrk+0x64>)
 8000f08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f0a:	68fb      	ldr	r3, [r7, #12]
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	3718      	adds	r7, #24
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	20010000 	.word	0x20010000
 8000f18:	00000400 	.word	0x00000400
 8000f1c:	20000228 	.word	0x20000228
 8000f20:	20000580 	.word	0x20000580

08000f24 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f28:	bf00      	nop
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bc80      	pop	{r7}
 8000f2e:	4770      	bx	lr

08000f30 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000f30:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000f32:	e003      	b.n	8000f3c <LoopCopyDataInit>

08000f34 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000f34:	4b0b      	ldr	r3, [pc, #44]	; (8000f64 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000f36:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000f38:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000f3a:	3104      	adds	r1, #4

08000f3c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000f3c:	480a      	ldr	r0, [pc, #40]	; (8000f68 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000f3e:	4b0b      	ldr	r3, [pc, #44]	; (8000f6c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000f40:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000f42:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000f44:	d3f6      	bcc.n	8000f34 <CopyDataInit>
  ldr r2, =_sbss
 8000f46:	4a0a      	ldr	r2, [pc, #40]	; (8000f70 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000f48:	e002      	b.n	8000f50 <LoopFillZerobss>

08000f4a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000f4a:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000f4c:	f842 3b04 	str.w	r3, [r2], #4

08000f50 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000f50:	4b08      	ldr	r3, [pc, #32]	; (8000f74 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000f52:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000f54:	d3f9      	bcc.n	8000f4a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000f56:	f7ff ffe5 	bl	8000f24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f5a:	f005 faab 	bl	80064b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f5e:	f005 fa97 	bl	8006490 <main>
  bx lr
 8000f62:	4770      	bx	lr
  ldr r3, =_sidata
 8000f64:	080097dc 	.word	0x080097dc
  ldr r0, =_sdata
 8000f68:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000f6c:	2000020c 	.word	0x2000020c
  ldr r2, =_sbss
 8000f70:	2000020c 	.word	0x2000020c
  ldr r3, = _ebss
 8000f74:	20000580 	.word	0x20000580

08000f78 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f78:	e7fe      	b.n	8000f78 <ADC1_2_IRQHandler>

08000f7a <qbufferCreate>:


}

bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 8000f7a:	b480      	push	{r7}
 8000f7c:	b087      	sub	sp, #28
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	60f8      	str	r0, [r7, #12]
 8000f82:	60b9      	str	r1, [r7, #8]
 8000f84:	607a      	str	r2, [r7, #4]

	bool ret = true;
 8000f86:	2301      	movs	r3, #1
 8000f88:	75fb      	strb	r3, [r7, #23]

	p_node->in  = 0;
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
	p_node->out = 0;
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	2200      	movs	r2, #0
 8000f94:	605a      	str	r2, [r3, #4]
	p_node->len = length;
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	687a      	ldr	r2, [r7, #4]
 8000f9a:	609a      	str	r2, [r3, #8]
	p_node->p_buf = p_buf;
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	68ba      	ldr	r2, [r7, #8]
 8000fa0:	60da      	str	r2, [r3, #12]

	return ret;
 8000fa2:	7dfb      	ldrb	r3, [r7, #23]
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	371c      	adds	r7, #28
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bc80      	pop	{r7}
 8000fac:	4770      	bx	lr
	...

08000fb0 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000fb4:	4b12      	ldr	r3, [pc, #72]	; (8001000 <MX_I2C2_Init+0x50>)
 8000fb6:	4a13      	ldr	r2, [pc, #76]	; (8001004 <MX_I2C2_Init+0x54>)
 8000fb8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8000fba:	4b11      	ldr	r3, [pc, #68]	; (8001000 <MX_I2C2_Init+0x50>)
 8000fbc:	4a12      	ldr	r2, [pc, #72]	; (8001008 <MX_I2C2_Init+0x58>)
 8000fbe:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000fc0:	4b0f      	ldr	r3, [pc, #60]	; (8001000 <MX_I2C2_Init+0x50>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000fc6:	4b0e      	ldr	r3, [pc, #56]	; (8001000 <MX_I2C2_Init+0x50>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fcc:	4b0c      	ldr	r3, [pc, #48]	; (8001000 <MX_I2C2_Init+0x50>)
 8000fce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000fd2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fd4:	4b0a      	ldr	r3, [pc, #40]	; (8001000 <MX_I2C2_Init+0x50>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000fda:	4b09      	ldr	r3, [pc, #36]	; (8001000 <MX_I2C2_Init+0x50>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fe0:	4b07      	ldr	r3, [pc, #28]	; (8001000 <MX_I2C2_Init+0x50>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fe6:	4b06      	ldr	r3, [pc, #24]	; (8001000 <MX_I2C2_Init+0x50>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000fec:	4804      	ldr	r0, [pc, #16]	; (8001000 <MX_I2C2_Init+0x50>)
 8000fee:	f001 ffe7 	bl	8002fc0 <HAL_I2C_Init>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000ff8:	f7ff fe61 	bl	8000cbe <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000ffc:	bf00      	nop
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	20000364 	.word	0x20000364
 8001004:	40005800 	.word	0x40005800
 8001008:	00061a80 	.word	0x00061a80

0800100c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b088      	sub	sp, #32
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001014:	f107 0310 	add.w	r3, r7, #16
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	605a      	str	r2, [r3, #4]
 800101e:	609a      	str	r2, [r3, #8]
 8001020:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C2)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4a16      	ldr	r2, [pc, #88]	; (8001080 <HAL_I2C_MspInit+0x74>)
 8001028:	4293      	cmp	r3, r2
 800102a:	d124      	bne.n	8001076 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800102c:	4b15      	ldr	r3, [pc, #84]	; (8001084 <HAL_I2C_MspInit+0x78>)
 800102e:	699b      	ldr	r3, [r3, #24]
 8001030:	4a14      	ldr	r2, [pc, #80]	; (8001084 <HAL_I2C_MspInit+0x78>)
 8001032:	f043 0308 	orr.w	r3, r3, #8
 8001036:	6193      	str	r3, [r2, #24]
 8001038:	4b12      	ldr	r3, [pc, #72]	; (8001084 <HAL_I2C_MspInit+0x78>)
 800103a:	699b      	ldr	r3, [r3, #24]
 800103c:	f003 0308 	and.w	r3, r3, #8
 8001040:	60fb      	str	r3, [r7, #12]
 8001042:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001044:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001048:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800104a:	2312      	movs	r3, #18
 800104c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800104e:	2303      	movs	r3, #3
 8001050:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001052:	f107 0310 	add.w	r3, r7, #16
 8001056:	4619      	mov	r1, r3
 8001058:	480b      	ldr	r0, [pc, #44]	; (8001088 <HAL_I2C_MspInit+0x7c>)
 800105a:	f001 fded 	bl	8002c38 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800105e:	4b09      	ldr	r3, [pc, #36]	; (8001084 <HAL_I2C_MspInit+0x78>)
 8001060:	69db      	ldr	r3, [r3, #28]
 8001062:	4a08      	ldr	r2, [pc, #32]	; (8001084 <HAL_I2C_MspInit+0x78>)
 8001064:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001068:	61d3      	str	r3, [r2, #28]
 800106a:	4b06      	ldr	r3, [pc, #24]	; (8001084 <HAL_I2C_MspInit+0x78>)
 800106c:	69db      	ldr	r3, [r3, #28]
 800106e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001072:	60bb      	str	r3, [r7, #8]
 8001074:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001076:	bf00      	nop
 8001078:	3720      	adds	r7, #32
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	40005800 	.word	0x40005800
 8001084:	40021000 	.word	0x40021000
 8001088:	40010c00 	.word	0x40010c00

0800108c <LedInit>:




bool LedInit(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b086      	sub	sp, #24
 8001090:	af00      	add	r7, sp, #0
	bool ret = true;
 8001092:	2301      	movs	r3, #1
 8001094:	74fb      	strb	r3, [r7, #19]

	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001096:	463b      	mov	r3, r7
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
 800109c:	605a      	str	r2, [r3, #4]
 800109e:	609a      	str	r2, [r3, #8]
 80010a0:	60da      	str	r2, [r3, #12]

	  /*Configure GPIO pin : PtPin */
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a2:	2301      	movs	r3, #1
 80010a4:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a6:	2300      	movs	r3, #0
 80010a8:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010aa:	2302      	movs	r3, #2
 80010ac:	60fb      	str	r3, [r7, #12]


	  for (int i =0; i<LED_MAX_CH; i++)
 80010ae:	2300      	movs	r3, #0
 80010b0:	617b      	str	r3, [r7, #20]
 80010b2:	e016      	b.n	80010e2 <LedInit+0x56>
	  {

		  GPIO_InitStruct.Pin = led_tbl[i].pin;
 80010b4:	4a0f      	ldr	r2, [pc, #60]	; (80010f4 <LedInit+0x68>)
 80010b6:	697b      	ldr	r3, [r7, #20]
 80010b8:	00db      	lsls	r3, r3, #3
 80010ba:	4413      	add	r3, r2
 80010bc:	889b      	ldrh	r3, [r3, #4]
 80010be:	603b      	str	r3, [r7, #0]
		  HAL_GPIO_Init(led_tbl[i].port, &GPIO_InitStruct);
 80010c0:	4a0c      	ldr	r2, [pc, #48]	; (80010f4 <LedInit+0x68>)
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80010c8:	463a      	mov	r2, r7
 80010ca:	4611      	mov	r1, r2
 80010cc:	4618      	mov	r0, r3
 80010ce:	f001 fdb3 	bl	8002c38 <HAL_GPIO_Init>

		  LedOff(i);
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	b2db      	uxtb	r3, r3
 80010d6:	4618      	mov	r0, r3
 80010d8:	f000 f80e 	bl	80010f8 <LedOff>
	  for (int i =0; i<LED_MAX_CH; i++)
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	3301      	adds	r3, #1
 80010e0:	617b      	str	r3, [r7, #20]
 80010e2:	697b      	ldr	r3, [r7, #20]
 80010e4:	2b01      	cmp	r3, #1
 80010e6:	dde5      	ble.n	80010b4 <LedInit+0x28>

	  }
	return ret;
 80010e8:	7cfb      	ldrb	r3, [r7, #19]
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3718      	adds	r7, #24
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	20000004 	.word	0x20000004

080010f8 <LedOff>:
}



void LedOff(uint8_t ch)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	4603      	mov	r3, r0
 8001100:	71fb      	strb	r3, [r7, #7]
	if (ch >= LED_MAX_CH) return;
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	2b01      	cmp	r3, #1
 8001106:	d811      	bhi.n	800112c <LedOff+0x34>
	HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].off_state);
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	4a0a      	ldr	r2, [pc, #40]	; (8001134 <LedOff+0x3c>)
 800110c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	4a08      	ldr	r2, [pc, #32]	; (8001134 <LedOff+0x3c>)
 8001114:	00db      	lsls	r3, r3, #3
 8001116:	4413      	add	r3, r2
 8001118:	8899      	ldrh	r1, [r3, #4]
 800111a:	79fb      	ldrb	r3, [r7, #7]
 800111c:	4a05      	ldr	r2, [pc, #20]	; (8001134 <LedOff+0x3c>)
 800111e:	00db      	lsls	r3, r3, #3
 8001120:	4413      	add	r3, r2
 8001122:	79db      	ldrb	r3, [r3, #7]
 8001124:	461a      	mov	r2, r3
 8001126:	f001 ff32 	bl	8002f8e <HAL_GPIO_WritePin>
 800112a:	e000      	b.n	800112e <LedOff+0x36>
	if (ch >= LED_MAX_CH) return;
 800112c:	bf00      	nop

}
 800112e:	3708      	adds	r7, #8
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	20000004 	.word	0x20000004

08001138 <motorInit>:
		};



bool motorInit(uint8_t duty)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b088      	sub	sp, #32
 800113c:	af00      	add	r7, sp, #0
 800113e:	4603      	mov	r3, r0
 8001140:	71fb      	strb	r3, [r7, #7]

	  bool ret = true;
 8001142:	2301      	movs	r3, #1
 8001144:	76fb      	strb	r3, [r7, #27]

	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001146:	f107 0308 	add.w	r3, r7, #8
 800114a:	2200      	movs	r2, #0
 800114c:	601a      	str	r2, [r3, #0]
 800114e:	605a      	str	r2, [r3, #4]
 8001150:	609a      	str	r2, [r3, #8]
 8001152:	60da      	str	r2, [r3, #12]


	  /*Configure GPIO pin */
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001154:	2301      	movs	r3, #1
 8001156:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001158:	2300      	movs	r3, #0
 800115a:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800115c:	2302      	movs	r3, #2
 800115e:	617b      	str	r3, [r7, #20]

	  /* InitStruct	pin, gpio  */
	  for (int i=0; i<MOTOR_MAX_CH; i++) // 입력된  MOTOR 채널 수 만큼 구성된 Pin,Port를 설정합니다.
 8001160:	2300      	movs	r3, #0
 8001162:	61fb      	str	r3, [r7, #28]
 8001164:	e014      	b.n	8001190 <motorInit+0x58>
	  {
		  // GPIO_PIN_XX 값을 MOTOR 테이블에 받아옵니다.
		  GPIO_InitStruct.Pin = Motor_Table[i].Pin;
 8001166:	4a16      	ldr	r2, [pc, #88]	; (80011c0 <motorInit+0x88>)
 8001168:	69fb      	ldr	r3, [r7, #28]
 800116a:	00db      	lsls	r3, r3, #3
 800116c:	4413      	add	r3, r2
 800116e:	889b      	ldrh	r3, [r3, #4]
 8001170:	60bb      	str	r3, [r7, #8]

		  // GPIOX 값을 MOTOR 테이블에 받아옵니다.
		  HAL_GPIO_Init(Motor_Table[i].Port, &GPIO_InitStruct);
 8001172:	4a13      	ldr	r2, [pc, #76]	; (80011c0 <motorInit+0x88>)
 8001174:	69fb      	ldr	r3, [r7, #28]
 8001176:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800117a:	f107 0208 	add.w	r2, r7, #8
 800117e:	4611      	mov	r1, r2
 8001180:	4618      	mov	r0, r3
 8001182:	f001 fd59 	bl	8002c38 <HAL_GPIO_Init>

		  // 초기설정으로 일단 MOTOR를 정지시킵니다.
		  Stop();
 8001186:	f000 f81f 	bl	80011c8 <Stop>
	  for (int i=0; i<MOTOR_MAX_CH; i++) // 입력된  MOTOR 채널 수 만큼 구성된 Pin,Port를 설정합니다.
 800118a:	69fb      	ldr	r3, [r7, #28]
 800118c:	3301      	adds	r3, #1
 800118e:	61fb      	str	r3, [r7, #28]
 8001190:	69fb      	ldr	r3, [r7, #28]
 8001192:	2b03      	cmp	r3, #3
 8001194:	dde7      	ble.n	8001166 <motorInit+0x2e>
	  HAL_TIM_PWM_Start(&MOTOR_TIM_PORT, MOTOR_TIM2_CH);
	  __HAL_TIM_SetCompare(&MOTOR_TIM_PORT, MOTOR_TIM2_CH, duty);
#endif

#ifdef MOTOR_TIM3_CH
	  HAL_TIM_PWM_Start(&MOTOR_TIM_PORT, MOTOR_TIM3_CH);
 8001196:	2108      	movs	r1, #8
 8001198:	480a      	ldr	r0, [pc, #40]	; (80011c4 <motorInit+0x8c>)
 800119a:	f003 ffa5 	bl	80050e8 <HAL_TIM_PWM_Start>
	  __HAL_TIM_SetCompare(&MOTOR_TIM_PORT, MOTOR_TIM3_CH, duty);
 800119e:	4b09      	ldr	r3, [pc, #36]	; (80011c4 <motorInit+0x8c>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	79fa      	ldrb	r2, [r7, #7]
 80011a4:	63da      	str	r2, [r3, #60]	; 0x3c
#endif

#ifdef MOTOR_TIM4_CH
	  HAL_TIM_PWM_Start(&MOTOR_TIM_PORT, MOTOR_TIM4_CH);
 80011a6:	210c      	movs	r1, #12
 80011a8:	4806      	ldr	r0, [pc, #24]	; (80011c4 <motorInit+0x8c>)
 80011aa:	f003 ff9d 	bl	80050e8 <HAL_TIM_PWM_Start>
	  __HAL_TIM_SetCompare(&MOTOR_TIM_PORT, MOTOR_TIM4_CH, duty);
 80011ae:	4b05      	ldr	r3, [pc, #20]	; (80011c4 <motorInit+0x8c>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	79fa      	ldrb	r2, [r7, #7]
 80011b4:	641a      	str	r2, [r3, #64]	; 0x40
	  HAL_TIM_PWM_Start(&MOTOR_TIM_PORT, MOTOR_TIMALL_CH);
	  __HAL_TIM_SetCompare(&MOTOR_TIM_PORT, MOTOR_TIMALL_CH, duty);
#endif


	  return ret;
 80011b6:	7efb      	ldrb	r3, [r7, #27]
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	3720      	adds	r7, #32
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	20000014 	.word	0x20000014
 80011c4:	20000458 	.word	0x20000458

080011c8 <Stop>:

}


void Stop(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(Motor_Table[0].Port, Motor_Table[0].Pin, Motor_Table[0].PinState_OFF);
 80011cc:	4b12      	ldr	r3, [pc, #72]	; (8001218 <Stop+0x50>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a11      	ldr	r2, [pc, #68]	; (8001218 <Stop+0x50>)
 80011d2:	8891      	ldrh	r1, [r2, #4]
 80011d4:	4a10      	ldr	r2, [pc, #64]	; (8001218 <Stop+0x50>)
 80011d6:	79d2      	ldrb	r2, [r2, #7]
 80011d8:	4618      	mov	r0, r3
 80011da:	f001 fed8 	bl	8002f8e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor_Table[1].Port, Motor_Table[1].Pin, Motor_Table[1].PinState_OFF);
 80011de:	4b0e      	ldr	r3, [pc, #56]	; (8001218 <Stop+0x50>)
 80011e0:	689b      	ldr	r3, [r3, #8]
 80011e2:	4a0d      	ldr	r2, [pc, #52]	; (8001218 <Stop+0x50>)
 80011e4:	8991      	ldrh	r1, [r2, #12]
 80011e6:	4a0c      	ldr	r2, [pc, #48]	; (8001218 <Stop+0x50>)
 80011e8:	7bd2      	ldrb	r2, [r2, #15]
 80011ea:	4618      	mov	r0, r3
 80011ec:	f001 fecf 	bl	8002f8e <HAL_GPIO_WritePin>


	HAL_GPIO_WritePin(Motor_Table[2].Port, Motor_Table[2].Pin, Motor_Table[2].PinState_OFF);
 80011f0:	4b09      	ldr	r3, [pc, #36]	; (8001218 <Stop+0x50>)
 80011f2:	691b      	ldr	r3, [r3, #16]
 80011f4:	4a08      	ldr	r2, [pc, #32]	; (8001218 <Stop+0x50>)
 80011f6:	8a91      	ldrh	r1, [r2, #20]
 80011f8:	4a07      	ldr	r2, [pc, #28]	; (8001218 <Stop+0x50>)
 80011fa:	7dd2      	ldrb	r2, [r2, #23]
 80011fc:	4618      	mov	r0, r3
 80011fe:	f001 fec6 	bl	8002f8e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor_Table[3].Port, Motor_Table[3].Pin, Motor_Table[3].PinState_OFF);
 8001202:	4b05      	ldr	r3, [pc, #20]	; (8001218 <Stop+0x50>)
 8001204:	699b      	ldr	r3, [r3, #24]
 8001206:	4a04      	ldr	r2, [pc, #16]	; (8001218 <Stop+0x50>)
 8001208:	8b91      	ldrh	r1, [r2, #28]
 800120a:	4a03      	ldr	r2, [pc, #12]	; (8001218 <Stop+0x50>)
 800120c:	7fd2      	ldrb	r2, [r2, #31]
 800120e:	4618      	mov	r0, r3
 8001210:	f001 febd 	bl	8002f8e <HAL_GPIO_WritePin>

}
 8001214:	bf00      	nop
 8001216:	bd80      	pop	{r7, pc}
 8001218:	20000014 	.word	0x20000014

0800121c <MPU_I2C_Write>:
	else
		return false;
}

void MPU_I2C_Write(uint8_t *pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b086      	sub	sp, #24
 8001220:	af04      	add	r7, sp, #16
 8001222:	6078      	str	r0, [r7, #4]
 8001224:	460b      	mov	r3, r1
 8001226:	70fb      	strb	r3, [r7, #3]
 8001228:	4613      	mov	r3, r2
 800122a:	803b      	strh	r3, [r7, #0]
	HAL_I2C_Mem_Write(&_MPU9250_I2C,_dev_add,WriteAddr,I2C_MEMADD_SIZE_8BIT,pBuffer,NumByteToWrite,HAL_MAX_DELAY);
 800122c:	78fb      	ldrb	r3, [r7, #3]
 800122e:	b29a      	uxth	r2, r3
 8001230:	f04f 33ff 	mov.w	r3, #4294967295
 8001234:	9302      	str	r3, [sp, #8]
 8001236:	883b      	ldrh	r3, [r7, #0]
 8001238:	9301      	str	r3, [sp, #4]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	9300      	str	r3, [sp, #0]
 800123e:	2301      	movs	r3, #1
 8001240:	21d0      	movs	r1, #208	; 0xd0
 8001242:	4803      	ldr	r0, [pc, #12]	; (8001250 <MPU_I2C_Write+0x34>)
 8001244:	f002 fb5e 	bl	8003904 <HAL_I2C_Mem_Write>
}
 8001248:	bf00      	nop
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	20000364 	.word	0x20000364

08001254 <MPU_I2C_Read>:

void MPU_I2C_Read(uint8_t *pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b086      	sub	sp, #24
 8001258:	af02      	add	r7, sp, #8
 800125a:	6078      	str	r0, [r7, #4]
 800125c:	460b      	mov	r3, r1
 800125e:	70fb      	strb	r3, [r7, #3]
 8001260:	4613      	mov	r3, r2
 8001262:	803b      	strh	r3, [r7, #0]
	uint8_t data = ReadAddr | READWRITE_CMD;
 8001264:	78fb      	ldrb	r3, [r7, #3]
 8001266:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800126a:	b2db      	uxtb	r3, r3
 800126c:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(&_MPU9250_I2C,_dev_add,&data,1,HAL_MAX_DELAY);
 800126e:	f107 020f 	add.w	r2, r7, #15
 8001272:	f04f 33ff 	mov.w	r3, #4294967295
 8001276:	9300      	str	r3, [sp, #0]
 8001278:	2301      	movs	r3, #1
 800127a:	21d0      	movs	r1, #208	; 0xd0
 800127c:	4807      	ldr	r0, [pc, #28]	; (800129c <MPU_I2C_Read+0x48>)
 800127e:	f001 ffe3 	bl	8003248 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&_MPU9250_I2C,_dev_add,pBuffer,NumByteToRead,HAL_MAX_DELAY);
 8001282:	883b      	ldrh	r3, [r7, #0]
 8001284:	f04f 32ff 	mov.w	r2, #4294967295
 8001288:	9200      	str	r2, [sp, #0]
 800128a:	687a      	ldr	r2, [r7, #4]
 800128c:	21d0      	movs	r1, #208	; 0xd0
 800128e:	4803      	ldr	r0, [pc, #12]	; (800129c <MPU_I2C_Read+0x48>)
 8001290:	f002 f8d8 	bl	8003444 <HAL_I2C_Master_Receive>
}
 8001294:	bf00      	nop
 8001296:	3710      	adds	r7, #16
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	20000364 	.word	0x20000364

080012a0 <writeRegister>:



/* writes a byte to MPU9250 register given a register address and data */
void writeRegister(uint8_t subAddress, uint8_t data)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	4603      	mov	r3, r0
 80012a8:	460a      	mov	r2, r1
 80012aa:	71fb      	strb	r3, [r7, #7]
 80012ac:	4613      	mov	r3, r2
 80012ae:	71bb      	strb	r3, [r7, #6]

	MPU_I2C_Write(&data, subAddress, 1);
 80012b0:	79f9      	ldrb	r1, [r7, #7]
 80012b2:	1dbb      	adds	r3, r7, #6
 80012b4:	2201      	movs	r2, #1
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff ffb0 	bl	800121c <MPU_I2C_Write>
	HAL_Delay(10);
 80012bc:	200a      	movs	r0, #10
 80012be:	f000 ff41 	bl	8002144 <HAL_Delay>
}
 80012c2:	bf00      	nop
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}

080012ca <readRegisters>:

/* reads registers from MPU9250 given a starting register address, number of bytes, and a pointer to store data */
void readRegisters(uint8_t subAddress, uint8_t count, uint8_t* dest){
 80012ca:	b580      	push	{r7, lr}
 80012cc:	b082      	sub	sp, #8
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	4603      	mov	r3, r0
 80012d2:	603a      	str	r2, [r7, #0]
 80012d4:	71fb      	strb	r3, [r7, #7]
 80012d6:	460b      	mov	r3, r1
 80012d8:	71bb      	strb	r3, [r7, #6]

	MPU_I2C_Read(dest, subAddress, count);
 80012da:	79bb      	ldrb	r3, [r7, #6]
 80012dc:	b29a      	uxth	r2, r3
 80012de:	79fb      	ldrb	r3, [r7, #7]
 80012e0:	4619      	mov	r1, r3
 80012e2:	6838      	ldr	r0, [r7, #0]
 80012e4:	f7ff ffb6 	bl	8001254 <MPU_I2C_Read>

}
 80012e8:	bf00      	nop
 80012ea:	3708      	adds	r7, #8
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <writeAK8963Register>:

/* writes a register to the AK8963 given a register address and data */
void writeAK8963Register(uint8_t subAddress, uint8_t data)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	4603      	mov	r3, r0
 80012f8:	460a      	mov	r2, r1
 80012fa:	71fb      	strb	r3, [r7, #7]
 80012fc:	4613      	mov	r3, r2
 80012fe:	71bb      	strb	r3, [r7, #6]
	// set slave 0 to the AK8963 and set for write
	writeRegister(I2C_SLV0_ADDR,AK8963_I2C_ADDR);
 8001300:	210c      	movs	r1, #12
 8001302:	2025      	movs	r0, #37	; 0x25
 8001304:	f7ff ffcc 	bl	80012a0 <writeRegister>

	// set the register to the desired AK8963 sub address
	writeRegister(I2C_SLV0_REG,subAddress);
 8001308:	79fb      	ldrb	r3, [r7, #7]
 800130a:	4619      	mov	r1, r3
 800130c:	2026      	movs	r0, #38	; 0x26
 800130e:	f7ff ffc7 	bl	80012a0 <writeRegister>

	// store the data for write
	writeRegister(I2C_SLV0_DO,data);
 8001312:	79bb      	ldrb	r3, [r7, #6]
 8001314:	4619      	mov	r1, r3
 8001316:	2063      	movs	r0, #99	; 0x63
 8001318:	f7ff ffc2 	bl	80012a0 <writeRegister>

	// enable I2C and send 1 byte
	writeRegister(I2C_SLV0_CTRL,I2C_SLV0_EN | (uint8_t)1);
 800131c:	2181      	movs	r1, #129	; 0x81
 800131e:	2027      	movs	r0, #39	; 0x27
 8001320:	f7ff ffbe 	bl	80012a0 <writeRegister>
}
 8001324:	bf00      	nop
 8001326:	3708      	adds	r7, #8
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}

0800132c <readAK8963Registers>:

/* reads registers from the AK8963 */
void readAK8963Registers(uint8_t subAddress, uint8_t count, uint8_t* dest)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	4603      	mov	r3, r0
 8001334:	603a      	str	r2, [r7, #0]
 8001336:	71fb      	strb	r3, [r7, #7]
 8001338:	460b      	mov	r3, r1
 800133a:	71bb      	strb	r3, [r7, #6]
	// set slave 0 to the AK8963 and set for read
	writeRegister(I2C_SLV0_ADDR, AK8963_I2C_ADDR | I2C_READ_FLAG);
 800133c:	218c      	movs	r1, #140	; 0x8c
 800133e:	2025      	movs	r0, #37	; 0x25
 8001340:	f7ff ffae 	bl	80012a0 <writeRegister>

	// set the register to the desired AK8963 sub address
	writeRegister(I2C_SLV0_REG,subAddress);
 8001344:	79fb      	ldrb	r3, [r7, #7]
 8001346:	4619      	mov	r1, r3
 8001348:	2026      	movs	r0, #38	; 0x26
 800134a:	f7ff ffa9 	bl	80012a0 <writeRegister>

	// enable I2C and request the bytes
	writeRegister(I2C_SLV0_CTRL,I2C_SLV0_EN | count);
 800134e:	79bb      	ldrb	r3, [r7, #6]
 8001350:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001354:	b2db      	uxtb	r3, r3
 8001356:	4619      	mov	r1, r3
 8001358:	2027      	movs	r0, #39	; 0x27
 800135a:	f7ff ffa1 	bl	80012a0 <writeRegister>

	// takes some time for these registers to fill
	HAL_Delay(1);
 800135e:	2001      	movs	r0, #1
 8001360:	f000 fef0 	bl	8002144 <HAL_Delay>

	// read the bytes off the MPU9250 EXT_SENS_DATA registers
	readRegisters(EXT_SENS_DATA_00,count,dest);
 8001364:	79bb      	ldrb	r3, [r7, #6]
 8001366:	683a      	ldr	r2, [r7, #0]
 8001368:	4619      	mov	r1, r3
 800136a:	2049      	movs	r0, #73	; 0x49
 800136c:	f7ff ffad 	bl	80012ca <readRegisters>
}
 8001370:	bf00      	nop
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}

08001378 <whoAmI>:

/* gets the MPU9250 WHO_AM_I register value, expected to be 0x71 */
static uint8_t whoAmI(){
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
	// read the WHO AM I register
	readRegisters(WHO_AM_I,1,_buffer);
 800137c:	4a04      	ldr	r2, [pc, #16]	; (8001390 <whoAmI+0x18>)
 800137e:	2101      	movs	r1, #1
 8001380:	2075      	movs	r0, #117	; 0x75
 8001382:	f7ff ffa2 	bl	80012ca <readRegisters>

	// return the register value
	return _buffer[0];
 8001386:	4b02      	ldr	r3, [pc, #8]	; (8001390 <whoAmI+0x18>)
 8001388:	781b      	ldrb	r3, [r3, #0]
}
 800138a:	4618      	mov	r0, r3
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	2000022c 	.word	0x2000022c

08001394 <whoAmIAK8963>:

/* gets the AK8963 WHO_AM_I register value, expected to be 0x48 */
static int whoAmIAK8963(){
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
	// read the WHO AM I register
	readAK8963Registers(AK8963_WHO_AM_I,1,_buffer);
 8001398:	4a04      	ldr	r2, [pc, #16]	; (80013ac <whoAmIAK8963+0x18>)
 800139a:	2101      	movs	r1, #1
 800139c:	2000      	movs	r0, #0
 800139e:	f7ff ffc5 	bl	800132c <readAK8963Registers>
	// return the register value
	return _buffer[0];
 80013a2:	4b02      	ldr	r3, [pc, #8]	; (80013ac <whoAmIAK8963+0x18>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	2000022c 	.word	0x2000022c

080013b0 <MPU9250_Init>:

/* starts communication with the MPU-9250 */
uint8_t MPU9250_Init()
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0

	// select clock source to gyro
	writeRegister(PWR_MGMNT_1, CLOCK_SEL_PLL);
 80013b6:	2101      	movs	r1, #1
 80013b8:	206b      	movs	r0, #107	; 0x6b
 80013ba:	f7ff ff71 	bl	80012a0 <writeRegister>
	// enable I2C master mode
	writeRegister(USER_CTRL, I2C_MST_EN);
 80013be:	2120      	movs	r1, #32
 80013c0:	206a      	movs	r0, #106	; 0x6a
 80013c2:	f7ff ff6d 	bl	80012a0 <writeRegister>
	// set the I2C bus speed to 400 kHz
	writeRegister(I2C_MST_CTRL, I2C_MST_CLK);
 80013c6:	210d      	movs	r1, #13
 80013c8:	2024      	movs	r0, #36	; 0x24
 80013ca:	f7ff ff69 	bl	80012a0 <writeRegister>

	// set AK8963 to Power Down
	writeAK8963Register(AK8963_CNTL1,AK8963_PWR_DOWN);
 80013ce:	2100      	movs	r1, #0
 80013d0:	200a      	movs	r0, #10
 80013d2:	f7ff ff8d 	bl	80012f0 <writeAK8963Register>
	// reset the MPU9250
	writeRegister(PWR_MGMNT_1,PWR_RESET);
 80013d6:	2180      	movs	r1, #128	; 0x80
 80013d8:	206b      	movs	r0, #107	; 0x6b
 80013da:	f7ff ff61 	bl	80012a0 <writeRegister>
	// wait for MPU-9250 to come back up
	HAL_Delay(10);
 80013de:	200a      	movs	r0, #10
 80013e0:	f000 feb0 	bl	8002144 <HAL_Delay>
	// reset the AK8963
	writeAK8963Register(AK8963_CNTL2,AK8963_RESET);
 80013e4:	2101      	movs	r1, #1
 80013e6:	200b      	movs	r0, #11
 80013e8:	f7ff ff82 	bl	80012f0 <writeAK8963Register>
	// select clock source to gyro
	writeRegister(PWR_MGMNT_1,CLOCK_SEL_PLL);
 80013ec:	2101      	movs	r1, #1
 80013ee:	206b      	movs	r0, #107	; 0x6b
 80013f0:	f7ff ff56 	bl	80012a0 <writeRegister>

	// check the WHO AM I byte, expected value is 0x71 (decimal 113) or 0x73 (decimal 115)
	uint8_t who = whoAmI();
 80013f4:	f7ff ffc0 	bl	8001378 <whoAmI>
 80013f8:	4603      	mov	r3, r0
 80013fa:	71fb      	strb	r3, [r7, #7]
	if((who != 0x71) && ( who != 0x73))
 80013fc:	79fb      	ldrb	r3, [r7, #7]
 80013fe:	2b71      	cmp	r3, #113	; 0x71
 8001400:	d004      	beq.n	800140c <MPU9250_Init+0x5c>
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	2b73      	cmp	r3, #115	; 0x73
 8001406:	d001      	beq.n	800140c <MPU9250_Init+0x5c>
	{
		return 1;
 8001408:	2301      	movs	r3, #1
 800140a:	e051      	b.n	80014b0 <MPU9250_Init+0x100>
	}

	// enable accelerometer and gyro
	writeRegister(PWR_MGMNT_2,SEN_ENABLE);
 800140c:	2100      	movs	r1, #0
 800140e:	206c      	movs	r0, #108	; 0x6c
 8001410:	f7ff ff46 	bl	80012a0 <writeRegister>

	// setting accel range to 16G as default
	writeRegister(ACCEL_CONFIG,ACCEL_FS_SEL_16G);
 8001414:	2118      	movs	r1, #24
 8001416:	201c      	movs	r0, #28
 8001418:	f7ff ff42 	bl	80012a0 <writeRegister>

	// setting the gyro range to 2000DPS as default
	writeRegister(GYRO_CONFIG,GYRO_FS_SEL_250DPS);
 800141c:	2100      	movs	r1, #0
 800141e:	201b      	movs	r0, #27
 8001420:	f7ff ff3e 	bl	80012a0 <writeRegister>

	// setting bandwidth to 184Hz as default
	//TODO: 21-03-21 STJ 수정 184Hz에서 10Hz로
	writeRegister(ACCEL_CONFIG2,DLPF_10); //184
 8001424:	2105      	movs	r1, #5
 8001426:	201d      	movs	r0, #29
 8001428:	f7ff ff3a 	bl	80012a0 <writeRegister>

	// setting gyro bandwidth to 184Hz
	//TODO: 21-03-21 STJ 수정 184Hz에서 10Hz로
	writeRegister(CONFIG_M,DLPF_10); //184
 800142c:	2105      	movs	r1, #5
 800142e:	201a      	movs	r0, #26
 8001430:	f7ff ff36 	bl	80012a0 <writeRegister>

	// setting the sample rate divider to 0 as default
	writeRegister(SMPDIV,0x00);
 8001434:	2100      	movs	r1, #0
 8001436:	2019      	movs	r0, #25
 8001438:	f7ff ff32 	bl	80012a0 <writeRegister>

	// enable I2C master mode
	writeRegister(USER_CTRL,I2C_MST_EN);
 800143c:	2120      	movs	r1, #32
 800143e:	206a      	movs	r0, #106	; 0x6a
 8001440:	f7ff ff2e 	bl	80012a0 <writeRegister>

	// set the I2C bus speed to 400 kHz
	writeRegister(I2C_MST_CTRL,I2C_MST_CLK);
 8001444:	210d      	movs	r1, #13
 8001446:	2024      	movs	r0, #36	; 0x24
 8001448:	f7ff ff2a 	bl	80012a0 <writeRegister>

	// check AK8963 WHO AM I register, expected value is 0x48 (decimal 72)
	if( whoAmIAK8963() != 0x48 )
 800144c:	f7ff ffa2 	bl	8001394 <whoAmIAK8963>
 8001450:	4603      	mov	r3, r0
 8001452:	2b48      	cmp	r3, #72	; 0x48
 8001454:	d001      	beq.n	800145a <MPU9250_Init+0xaa>
	{
		return 1;
 8001456:	2301      	movs	r3, #1
 8001458:	e02a      	b.n	80014b0 <MPU9250_Init+0x100>
	}

	/* get the magnetometer calibration */
	// set AK8963 to Power Down
	writeAK8963Register(AK8963_CNTL1,AK8963_PWR_DOWN);
 800145a:	2100      	movs	r1, #0
 800145c:	200a      	movs	r0, #10
 800145e:	f7ff ff47 	bl	80012f0 <writeAK8963Register>

	HAL_Delay(100); // long wait between AK8963 mode changes
 8001462:	2064      	movs	r0, #100	; 0x64
 8001464:	f000 fe6e 	bl	8002144 <HAL_Delay>

	// set AK8963 to FUSE ROM access
	writeAK8963Register(AK8963_CNTL1,AK8963_FUSE_ROM);
 8001468:	210f      	movs	r1, #15
 800146a:	200a      	movs	r0, #10
 800146c:	f7ff ff40 	bl	80012f0 <writeAK8963Register>

	// long wait between AK8963 mode changes
	HAL_Delay(100);
 8001470:	2064      	movs	r0, #100	; 0x64
 8001472:	f000 fe67 	bl	8002144 <HAL_Delay>

	// read the AK8963 ASA registers and compute magnetometer scale factors
	readAK8963Registers(AK8963_ASA, 3, _mag_adjust);
 8001476:	4a10      	ldr	r2, [pc, #64]	; (80014b8 <MPU9250_Init+0x108>)
 8001478:	2103      	movs	r1, #3
 800147a:	2010      	movs	r0, #16
 800147c:	f7ff ff56 	bl	800132c <readAK8963Registers>


	// set AK8963 to Power Down
	writeAK8963Register(AK8963_CNTL1,AK8963_PWR_DOWN);
 8001480:	2100      	movs	r1, #0
 8001482:	200a      	movs	r0, #10
 8001484:	f7ff ff34 	bl	80012f0 <writeAK8963Register>

	// long wait between AK8963 mode changes
	HAL_Delay(100);
 8001488:	2064      	movs	r0, #100	; 0x64
 800148a:	f000 fe5b 	bl	8002144 <HAL_Delay>

	// set AK8963 to 16 bit resolution, 100 Hz update rate
	writeAK8963Register(AK8963_CNTL1,AK8963_CNT_MEAS2);
 800148e:	2116      	movs	r1, #22
 8001490:	200a      	movs	r0, #10
 8001492:	f7ff ff2d 	bl	80012f0 <writeAK8963Register>

	// long wait between AK8963 mode changes
	HAL_Delay(100);
 8001496:	2064      	movs	r0, #100	; 0x64
 8001498:	f000 fe54 	bl	8002144 <HAL_Delay>

	// select clock source to gyro
	writeRegister(PWR_MGMNT_1,CLOCK_SEL_PLL);
 800149c:	2101      	movs	r1, #1
 800149e:	206b      	movs	r0, #107	; 0x6b
 80014a0:	f7ff fefe 	bl	80012a0 <writeRegister>

	// instruct the MPU9250 to get 7 bytes of data from the AK8963 at the sample rate
	readAK8963Registers(AK8963_HXL,7,_buffer);
 80014a4:	4a05      	ldr	r2, [pc, #20]	; (80014bc <MPU9250_Init+0x10c>)
 80014a6:	2107      	movs	r1, #7
 80014a8:	2003      	movs	r0, #3
 80014aa:	f7ff ff3f 	bl	800132c <readAK8963Registers>

	// successful init, return 0
	return 0;
 80014ae:	2300      	movs	r3, #0
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3708      	adds	r7, #8
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	20000244 	.word	0x20000244
 80014bc:	2000022c 	.word	0x2000022c

080014c0 <NRF24L01_Init>:



/* TODO: nRF24L01 Pin 변경 시 헤더파일만 변경하면 됨 (2)*/
void NRF24L01_Init(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
     /* 클럭 활성화는  bsp.c 에서 처리 함*/

     GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c6:	463b      	mov	r3, r7
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]
 80014cc:	605a      	str	r2, [r3, #4]
 80014ce:	609a      	str	r2, [r3, #8]
 80014d0:	60da      	str	r2, [r3, #12]

     /*Configure GPIO pin Output Level */
     HAL_GPIO_WritePin(NRF24L01_CE_PORT , NRF24L01_CE_PIN , GPIO_PIN_RESET);
 80014d2:	2200      	movs	r2, #0
 80014d4:	2120      	movs	r1, #32
 80014d6:	4812      	ldr	r0, [pc, #72]	; (8001520 <NRF24L01_Init+0x60>)
 80014d8:	f001 fd59 	bl	8002f8e <HAL_GPIO_WritePin>
     HAL_GPIO_WritePin(NRF24L01_SPI_CS_PORT, NRF24L01_SPI_CS_PIN, GPIO_PIN_SET);
 80014dc:	2201      	movs	r2, #1
 80014de:	2110      	movs	r1, #16
 80014e0:	480f      	ldr	r0, [pc, #60]	; (8001520 <NRF24L01_Init+0x60>)
 80014e2:	f001 fd54 	bl	8002f8e <HAL_GPIO_WritePin>

     /*Configure GPIO pins : PBPin PBPin */
     GPIO_InitStruct.Pin = NRF24L01_CE_PIN|NRF24L01_SPI_CS_PIN;
 80014e6:	2330      	movs	r3, #48	; 0x30
 80014e8:	603b      	str	r3, [r7, #0]
     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ea:	2301      	movs	r3, #1
 80014ec:	607b      	str	r3, [r7, #4]
     GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ee:	2300      	movs	r3, #0
 80014f0:	60bb      	str	r3, [r7, #8]
     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f2:	2302      	movs	r3, #2
 80014f4:	60fb      	str	r3, [r7, #12]
     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014f6:	463b      	mov	r3, r7
 80014f8:	4619      	mov	r1, r3
 80014fa:	4809      	ldr	r0, [pc, #36]	; (8001520 <NRF24L01_Init+0x60>)
 80014fc:	f001 fb9c 	bl	8002c38 <HAL_GPIO_Init>

     /*Configure GPIO pin : PtPin */
     GPIO_InitStruct.Pin =  NRF24L01_IRQ_PIN;
 8001500:	2308      	movs	r3, #8
 8001502:	603b      	str	r3, [r7, #0]
     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001504:	2300      	movs	r3, #0
 8001506:	607b      	str	r3, [r7, #4]
     GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001508:	2301      	movs	r3, #1
 800150a:	60bb      	str	r3, [r7, #8]
     HAL_GPIO_Init(NRF24L01_IRQ_PORT , &GPIO_InitStruct);
 800150c:	463b      	mov	r3, r7
 800150e:	4619      	mov	r1, r3
 8001510:	4803      	ldr	r0, [pc, #12]	; (8001520 <NRF24L01_Init+0x60>)
 8001512:	f001 fb91 	bl	8002c38 <HAL_GPIO_Init>
}
 8001516:	bf00      	nop
 8001518:	3710      	adds	r7, #16
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	40010c00 	.word	0x40010c00

08001524 <SPI1_SetSpeed>:
     * @Description:      SPI speed = fAPB2/frequency division factor
     *                    SPI_BaudRate_Prescaler: SPI_BAUDRATEPRESCALER_2 ~ SPI_BAUDRATEPRESCALER_256
     *                 The fAPB2 clock is 72Mhz:(STM32103C8T6: [ APB2 -> SPI1 ])
  */
void SPI1_SetSpeed(uint8_t SPI_BaudRatePrescaler)
{
 8001524:	b480      	push	{r7}
 8001526:	b083      	sub	sp, #12
 8001528:	af00      	add	r7, sp, #0
 800152a:	4603      	mov	r3, r0
 800152c:	71fb      	strb	r3, [r7, #7]
         assert_param(IS_SPI_BAUDRATE_PRESCALER(SPI_BaudRatePrescaler)); //Judging validity
         __HAL_SPI_DISABLE(&NRF24L01_SPI_PORT); //Close SPI
 800152e:	4b13      	ldr	r3, [pc, #76]	; (800157c <SPI1_SetSpeed+0x58>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	4b11      	ldr	r3, [pc, #68]	; (800157c <SPI1_SetSpeed+0x58>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800153c:	601a      	str	r2, [r3, #0]
         NRF24L01_SPI_PORT.Instance->CR1&=0XFFC7; //bits 3-5 are cleared, used to set the baud rate
 800153e:	4b0f      	ldr	r3, [pc, #60]	; (800157c <SPI1_SetSpeed+0x58>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	6819      	ldr	r1, [r3, #0]
 8001544:	4b0d      	ldr	r3, [pc, #52]	; (800157c <SPI1_SetSpeed+0x58>)
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	f64f 73c7 	movw	r3, #65479	; 0xffc7
 800154c:	400b      	ands	r3, r1
 800154e:	6013      	str	r3, [r2, #0]
         NRF24L01_SPI_PORT.Instance->CR1|=SPI_BaudRatePrescaler;//Set SPI speed
 8001550:	4b0a      	ldr	r3, [pc, #40]	; (800157c <SPI1_SetSpeed+0x58>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	6819      	ldr	r1, [r3, #0]
 8001556:	79fa      	ldrb	r2, [r7, #7]
 8001558:	4b08      	ldr	r3, [pc, #32]	; (800157c <SPI1_SetSpeed+0x58>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	430a      	orrs	r2, r1
 800155e:	601a      	str	r2, [r3, #0]
         __HAL_SPI_ENABLE(&NRF24L01_SPI_PORT); //Enable SPI
 8001560:	4b06      	ldr	r3, [pc, #24]	; (800157c <SPI1_SetSpeed+0x58>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	4b05      	ldr	r3, [pc, #20]	; (800157c <SPI1_SetSpeed+0x58>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800156e:	601a      	str	r2, [r3, #0]

}
 8001570:	bf00      	nop
 8001572:	370c      	adds	r7, #12
 8001574:	46bd      	mov	sp, r7
 8001576:	bc80      	pop	{r7}
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	200003b8 	.word	0x200003b8

08001580 <SPIx_ReadWriteByte>:
     * @Return value:      uint8_t: 수신한 데이터
     * @Description:       None
  */

uint8_t SPIx_ReadWriteByte(SPI_HandleTypeDef* hspi,uint8_t byte)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b086      	sub	sp, #24
 8001584:	af02      	add	r7, sp, #8
 8001586:	6078      	str	r0, [r7, #4]
 8001588:	460b      	mov	r3, r1
 800158a:	70fb      	strb	r3, [r7, #3]
  uint8_t d_read,d_send=byte;
 800158c:	78fb      	ldrb	r3, [r7, #3]
 800158e:	73bb      	strb	r3, [r7, #14]
                            /* 사용하는 SPIx, 송신할 데이터 값, 수신받을 데이터, 데이터의 길이, 타임오버 값*/
  if(HAL_SPI_TransmitReceive(hspi,&d_send,&d_read,1,0xFF)!=HAL_OK)
 8001590:	f107 020f 	add.w	r2, r7, #15
 8001594:	f107 010e 	add.w	r1, r7, #14
 8001598:	23ff      	movs	r3, #255	; 0xff
 800159a:	9300      	str	r3, [sp, #0]
 800159c:	2301      	movs	r3, #1
 800159e:	6878      	ldr	r0, [r7, #4]
 80015a0:	f003 fb0a 	bl	8004bb8 <HAL_SPI_TransmitReceive>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <SPIx_ReadWriteByte+0x2e>
  {
    d_read=0xFF;
 80015aa:	23ff      	movs	r3, #255	; 0xff
 80015ac:	73fb      	strb	r3, [r7, #15]
  }
  return d_read;
 80015ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3710      	adds	r7, #16
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <NRF24L01_Check>:
     * Return value:     0, success; 1, failure
     * Description:     None
  */

uint8_t NRF24L01_Check(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
   uint8_t buf[5]={0XA5,0XA5,0XA5,0XA5,0XA5};
 80015be:	4a19      	ldr	r2, [pc, #100]	; (8001624 <NRF24L01_Check+0x6c>)
 80015c0:	463b      	mov	r3, r7
 80015c2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015c6:	6018      	str	r0, [r3, #0]
 80015c8:	3304      	adds	r3, #4
 80015ca:	7019      	strb	r1, [r3, #0]
   uint8_t i;

    SPI1_SetSpeed(SPI_BAUDRATEPRESCALER_8); //spi speed is 9Mhz ((The maximum SPI clock of 24L01 is 10Mhz, it doesn’t matter if it is bigger here)
 80015cc:	2010      	movs	r0, #16
 80015ce:	f7ff ffa9 	bl	8001524 <SPI1_SetSpeed>
    NRF24L01_Write_Buf(NRF_WRITE_REG+TX_ADDR,buf,5);//Write a 5-byte address.
 80015d2:	463b      	mov	r3, r7
 80015d4:	2205      	movs	r2, #5
 80015d6:	4619      	mov	r1, r3
 80015d8:	2030      	movs	r0, #48	; 0x30
 80015da:	f000 f8a7 	bl	800172c <NRF24L01_Write_Buf>
    NRF24L01_Read_Buf(TX_ADDR,buf,5); //Read the written address
 80015de:	463b      	mov	r3, r7
 80015e0:	2205      	movs	r2, #5
 80015e2:	4619      	mov	r1, r3
 80015e4:	2010      	movs	r0, #16
 80015e6:	f000 f86b 	bl	80016c0 <NRF24L01_Read_Buf>
   for(i=0;i<5;i++)
 80015ea:	2300      	movs	r3, #0
 80015ec:	71fb      	strb	r3, [r7, #7]
 80015ee:	e00a      	b.n	8001606 <NRF24L01_Check+0x4e>
   {
      if(buf[i]!=0XA5)
 80015f0:	79fb      	ldrb	r3, [r7, #7]
 80015f2:	f107 0208 	add.w	r2, r7, #8
 80015f6:	4413      	add	r3, r2
 80015f8:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 80015fc:	2ba5      	cmp	r3, #165	; 0xa5
 80015fe:	d106      	bne.n	800160e <NRF24L01_Check+0x56>
   for(i=0;i<5;i++)
 8001600:	79fb      	ldrb	r3, [r7, #7]
 8001602:	3301      	adds	r3, #1
 8001604:	71fb      	strb	r3, [r7, #7]
 8001606:	79fb      	ldrb	r3, [r7, #7]
 8001608:	2b04      	cmp	r3, #4
 800160a:	d9f1      	bls.n	80015f0 <NRF24L01_Check+0x38>
 800160c:	e000      	b.n	8001610 <NRF24L01_Check+0x58>
         break;
 800160e:	bf00      	nop
   }
    if(i!=5)return 1;//Detect 24L01 error
 8001610:	79fb      	ldrb	r3, [r7, #7]
 8001612:	2b05      	cmp	r3, #5
 8001614:	d001      	beq.n	800161a <NRF24L01_Check+0x62>
 8001616:	2301      	movs	r3, #1
 8001618:	e000      	b.n	800161c <NRF24L01_Check+0x64>
    return 0; //24L01 detected
 800161a:	2300      	movs	r3, #0
}
 800161c:	4618      	mov	r0, r3
 800161e:	3708      	adds	r7, #8
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	080093b4 	.word	0x080093b4

08001628 <NRF24L01_Write_Reg>:
     * Return value:     status: 레지스터 상태
     * Description:     none
  *
  */
uint8_t NRF24L01_Write_Reg(uint8_t reg,uint8_t value)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0
 800162e:	4603      	mov	r3, r0
 8001630:	460a      	mov	r2, r1
 8001632:	71fb      	strb	r3, [r7, #7]
 8001634:	4613      	mov	r3, r2
 8001636:	71bb      	strb	r3, [r7, #6]
   uint8_t status;
     NRF24L01_SPI_CS_ENABLE(); //Enable SPI transmission
 8001638:	2200      	movs	r2, #0
 800163a:	2110      	movs	r1, #16
 800163c:	480c      	ldr	r0, [pc, #48]	; (8001670 <NRF24L01_Write_Reg+0x48>)
 800163e:	f001 fca6 	bl	8002f8e <HAL_GPIO_WritePin>
     status =SPIx_ReadWriteByte(&NRF24L01_SPI_PORT,reg);//Send register number
 8001642:	79fb      	ldrb	r3, [r7, #7]
 8001644:	4619      	mov	r1, r3
 8001646:	480b      	ldr	r0, [pc, #44]	; (8001674 <NRF24L01_Write_Reg+0x4c>)
 8001648:	f7ff ff9a 	bl	8001580 <SPIx_ReadWriteByte>
 800164c:	4603      	mov	r3, r0
 800164e:	73fb      	strb	r3, [r7, #15]
     SPIx_ReadWriteByte(&NRF24L01_SPI_PORT,value); //Write the value of the register
 8001650:	79bb      	ldrb	r3, [r7, #6]
 8001652:	4619      	mov	r1, r3
 8001654:	4807      	ldr	r0, [pc, #28]	; (8001674 <NRF24L01_Write_Reg+0x4c>)
 8001656:	f7ff ff93 	bl	8001580 <SPIx_ReadWriteByte>
     NRF24L01_SPI_CS_DISABLE(); //Disable SPI transmission
 800165a:	2201      	movs	r2, #1
 800165c:	2110      	movs	r1, #16
 800165e:	4804      	ldr	r0, [pc, #16]	; (8001670 <NRF24L01_Write_Reg+0x48>)
 8001660:	f001 fc95 	bl	8002f8e <HAL_GPIO_WritePin>
     return(status); //return status value
 8001664:	7bfb      	ldrb	r3, [r7, #15]
}
 8001666:	4618      	mov	r0, r3
 8001668:	3710      	adds	r7, #16
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	40010c00 	.word	0x40010c00
 8001674:	200003b8 	.word	0x200003b8

08001678 <NRF24L01_Read_Reg>:
     * Return value:     reg_val:레지스터 값
     * Explanation:     none
  *
  */
uint8_t NRF24L01_Read_Reg(uint8_t reg)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b084      	sub	sp, #16
 800167c:	af00      	add	r7, sp, #0
 800167e:	4603      	mov	r3, r0
 8001680:	71fb      	strb	r3, [r7, #7]
   uint8_t reg_val;
      NRF24L01_SPI_CS_ENABLE(); //Enable SPI transmission
 8001682:	2200      	movs	r2, #0
 8001684:	2110      	movs	r1, #16
 8001686:	480c      	ldr	r0, [pc, #48]	; (80016b8 <NRF24L01_Read_Reg+0x40>)
 8001688:	f001 fc81 	bl	8002f8e <HAL_GPIO_WritePin>
     SPIx_ReadWriteByte(&NRF24L01_SPI_PORT,reg); //Send register number
 800168c:	79fb      	ldrb	r3, [r7, #7]
 800168e:	4619      	mov	r1, r3
 8001690:	480a      	ldr	r0, [pc, #40]	; (80016bc <NRF24L01_Read_Reg+0x44>)
 8001692:	f7ff ff75 	bl	8001580 <SPIx_ReadWriteByte>
     reg_val=SPIx_ReadWriteByte(&NRF24L01_SPI_PORT,0XFF);//Read register content
 8001696:	21ff      	movs	r1, #255	; 0xff
 8001698:	4808      	ldr	r0, [pc, #32]	; (80016bc <NRF24L01_Read_Reg+0x44>)
 800169a:	f7ff ff71 	bl	8001580 <SPIx_ReadWriteByte>
 800169e:	4603      	mov	r3, r0
 80016a0:	73fb      	strb	r3, [r7, #15]
     NRF24L01_SPI_CS_DISABLE(); //Disable SPI transmission
 80016a2:	2201      	movs	r2, #1
 80016a4:	2110      	movs	r1, #16
 80016a6:	4804      	ldr	r0, [pc, #16]	; (80016b8 <NRF24L01_Read_Reg+0x40>)
 80016a8:	f001 fc71 	bl	8002f8e <HAL_GPIO_WritePin>
     return(reg_val); //return status value
 80016ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	3710      	adds	r7, #16
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	40010c00 	.word	0x40010c00
 80016bc:	200003b8 	.word	0x200003b8

080016c0 <NRF24L01_Read_Buf>:
     * Return value:     status: 이번에 읽은 레지스터 상태 값
     * Description:        none
  *
  */
uint8_t NRF24L01_Read_Buf(uint8_t reg,uint8_t *pBuf,uint8_t len)
{
 80016c0:	b590      	push	{r4, r7, lr}
 80016c2:	b085      	sub	sp, #20
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	4603      	mov	r3, r0
 80016c8:	6039      	str	r1, [r7, #0]
 80016ca:	71fb      	strb	r3, [r7, #7]
 80016cc:	4613      	mov	r3, r2
 80016ce:	71bb      	strb	r3, [r7, #6]
   uint8_t status, uint8_t_ctr;

     NRF24L01_SPI_CS_ENABLE(); //Enable SPI transmission
 80016d0:	2200      	movs	r2, #0
 80016d2:	2110      	movs	r1, #16
 80016d4:	4813      	ldr	r0, [pc, #76]	; (8001724 <NRF24L01_Read_Buf+0x64>)
 80016d6:	f001 fc5a 	bl	8002f8e <HAL_GPIO_WritePin>
//   HAL_Delay(20);
     status=SPIx_ReadWriteByte(&NRF24L01_SPI_PORT,reg);//Send register value (position) and read status value
 80016da:	79fb      	ldrb	r3, [r7, #7]
 80016dc:	4619      	mov	r1, r3
 80016de:	4812      	ldr	r0, [pc, #72]	; (8001728 <NRF24L01_Read_Buf+0x68>)
 80016e0:	f7ff ff4e 	bl	8001580 <SPIx_ReadWriteByte>
 80016e4:	4603      	mov	r3, r0
 80016e6:	73bb      	strb	r3, [r7, #14]
    for(uint8_t_ctr=0;uint8_t_ctr<len;uint8_t_ctr++)
 80016e8:	2300      	movs	r3, #0
 80016ea:	73fb      	strb	r3, [r7, #15]
 80016ec:	e00b      	b.n	8001706 <NRF24L01_Read_Buf+0x46>
  {
         pBuf[uint8_t_ctr]=SPIx_ReadWriteByte(&NRF24L01_SPI_PORT,0XFF);//Read data
 80016ee:	7bfb      	ldrb	r3, [r7, #15]
 80016f0:	683a      	ldr	r2, [r7, #0]
 80016f2:	18d4      	adds	r4, r2, r3
 80016f4:	21ff      	movs	r1, #255	; 0xff
 80016f6:	480c      	ldr	r0, [pc, #48]	; (8001728 <NRF24L01_Read_Buf+0x68>)
 80016f8:	f7ff ff42 	bl	8001580 <SPIx_ReadWriteByte>
 80016fc:	4603      	mov	r3, r0
 80016fe:	7023      	strb	r3, [r4, #0]
    for(uint8_t_ctr=0;uint8_t_ctr<len;uint8_t_ctr++)
 8001700:	7bfb      	ldrb	r3, [r7, #15]
 8001702:	3301      	adds	r3, #1
 8001704:	73fb      	strb	r3, [r7, #15]
 8001706:	7bfa      	ldrb	r2, [r7, #15]
 8001708:	79bb      	ldrb	r3, [r7, #6]
 800170a:	429a      	cmp	r2, r3
 800170c:	d3ef      	bcc.n	80016ee <NRF24L01_Read_Buf+0x2e>
  }
     NRF24L01_SPI_CS_DISABLE(); //Close SPI transmission
 800170e:	2201      	movs	r2, #1
 8001710:	2110      	movs	r1, #16
 8001712:	4804      	ldr	r0, [pc, #16]	; (8001724 <NRF24L01_Read_Buf+0x64>)
 8001714:	f001 fc3b 	bl	8002f8e <HAL_GPIO_WritePin>
     return status; //Return the status value read
 8001718:	7bbb      	ldrb	r3, [r7, #14]
}
 800171a:	4618      	mov	r0, r3
 800171c:	3714      	adds	r7, #20
 800171e:	46bd      	mov	sp, r7
 8001720:	bd90      	pop	{r4, r7, pc}
 8001722:	bf00      	nop
 8001724:	40010c00 	.word	0x40010c00
 8001728:	200003b8 	.word	0x200003b8

0800172c <NRF24L01_Write_Buf>:
     * Return value:     status: 이번에 쓴 레지스터 상태 값
     * Description:        none
  *
  */
uint8_t NRF24L01_Write_Buf(uint8_t reg, uint8_t *pBuf, uint8_t len)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b084      	sub	sp, #16
 8001730:	af00      	add	r7, sp, #0
 8001732:	4603      	mov	r3, r0
 8001734:	6039      	str	r1, [r7, #0]
 8001736:	71fb      	strb	r3, [r7, #7]
 8001738:	4613      	mov	r3, r2
 800173a:	71bb      	strb	r3, [r7, #6]
   uint8_t status,uint8_t_ctr;
      NRF24L01_SPI_CS_ENABLE(); //Enable SPI transmission
 800173c:	2200      	movs	r2, #0
 800173e:	2110      	movs	r1, #16
 8001740:	4812      	ldr	r0, [pc, #72]	; (800178c <NRF24L01_Write_Buf+0x60>)
 8001742:	f001 fc24 	bl	8002f8e <HAL_GPIO_WritePin>
//   HAL_Delay(20);
     status = SPIx_ReadWriteByte(&NRF24L01_SPI_PORT,reg);//Send the register value (position) and read the status value
 8001746:	79fb      	ldrb	r3, [r7, #7]
 8001748:	4619      	mov	r1, r3
 800174a:	4811      	ldr	r0, [pc, #68]	; (8001790 <NRF24L01_Write_Buf+0x64>)
 800174c:	f7ff ff18 	bl	8001580 <SPIx_ReadWriteByte>
 8001750:	4603      	mov	r3, r0
 8001752:	73bb      	strb	r3, [r7, #14]
  for(uint8_t_ctr=0; uint8_t_ctr<len; uint8_t_ctr++)
 8001754:	2300      	movs	r3, #0
 8001756:	73fb      	strb	r3, [r7, #15]
 8001758:	e00a      	b.n	8001770 <NRF24L01_Write_Buf+0x44>
  {
         SPIx_ReadWriteByte(&NRF24L01_SPI_PORT,*pBuf++); //Write data
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	1c5a      	adds	r2, r3, #1
 800175e:	603a      	str	r2, [r7, #0]
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	4619      	mov	r1, r3
 8001764:	480a      	ldr	r0, [pc, #40]	; (8001790 <NRF24L01_Write_Buf+0x64>)
 8001766:	f7ff ff0b 	bl	8001580 <SPIx_ReadWriteByte>
  for(uint8_t_ctr=0; uint8_t_ctr<len; uint8_t_ctr++)
 800176a:	7bfb      	ldrb	r3, [r7, #15]
 800176c:	3301      	adds	r3, #1
 800176e:	73fb      	strb	r3, [r7, #15]
 8001770:	7bfa      	ldrb	r2, [r7, #15]
 8001772:	79bb      	ldrb	r3, [r7, #6]
 8001774:	429a      	cmp	r2, r3
 8001776:	d3f0      	bcc.n	800175a <NRF24L01_Write_Buf+0x2e>
  }
     NRF24L01_SPI_CS_DISABLE(); //Close SPI transmission
 8001778:	2201      	movs	r2, #1
 800177a:	2110      	movs	r1, #16
 800177c:	4803      	ldr	r0, [pc, #12]	; (800178c <NRF24L01_Write_Buf+0x60>)
 800177e:	f001 fc06 	bl	8002f8e <HAL_GPIO_WritePin>
     return status; //Return the status value read
 8001782:	7bbb      	ldrb	r3, [r7, #14]
}
 8001784:	4618      	mov	r0, r3
 8001786:	3710      	adds	r7, #16
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	40010c00 	.word	0x40010c00
 8001790:	200003b8 	.word	0x200003b8

08001794 <NRF24L01_TxPacket>:
     * Return value:      TX_OK: 송신 성공  / 0xff: 송신 실패
     * Description:       none
  *
  */
uint8_t NRF24L01_TxPacket(uint8_t *txbuf)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b084      	sub	sp, #16
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
   uint8_t sta;

    SPI1_SetSpeed(SPI_BAUDRATEPRESCALER_8); //The spi speed is 9Mhz (the maximum SPI clock of 24L01 is 10Mhz)
 800179c:	2010      	movs	r0, #16
 800179e:	f7ff fec1 	bl	8001524 <SPI1_SetSpeed>
    NRF24L01_CE_LOW();
 80017a2:	2200      	movs	r2, #0
 80017a4:	2120      	movs	r1, #32
 80017a6:	481b      	ldr	r0, [pc, #108]	; (8001814 <NRF24L01_TxPacket+0x80>)
 80017a8:	f001 fbf1 	bl	8002f8e <HAL_GPIO_WritePin>
     NRF24L01_Write_Buf(WR_TX_PLOAD,txbuf,TX_PLOAD_WIDTH);//write data to TX BUF 32 bytes
 80017ac:	2220      	movs	r2, #32
 80017ae:	6879      	ldr	r1, [r7, #4]
 80017b0:	20a0      	movs	r0, #160	; 0xa0
 80017b2:	f7ff ffbb 	bl	800172c <NRF24L01_Write_Buf>
     NRF24L01_CE_HIGH();//Start sending
 80017b6:	2201      	movs	r2, #1
 80017b8:	2120      	movs	r1, #32
 80017ba:	4816      	ldr	r0, [pc, #88]	; (8001814 <NRF24L01_TxPacket+0x80>)
 80017bc:	f001 fbe7 	bl	8002f8e <HAL_GPIO_WritePin>

    while(NRF24L01_IRQ_PIN_READ()!=0);//Wait for sending completion
 80017c0:	bf00      	nop
 80017c2:	2108      	movs	r1, #8
 80017c4:	4813      	ldr	r0, [pc, #76]	; (8001814 <NRF24L01_TxPacket+0x80>)
 80017c6:	f001 fbcb 	bl	8002f60 <HAL_GPIO_ReadPin>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d1f8      	bne.n	80017c2 <NRF24L01_TxPacket+0x2e>

    sta=NRF24L01_Read_Reg(STATUS); //Read the value of the status register
 80017d0:	2007      	movs	r0, #7
 80017d2:	f7ff ff51 	bl	8001678 <NRF24L01_Read_Reg>
 80017d6:	4603      	mov	r3, r0
 80017d8:	73fb      	strb	r3, [r7, #15]
    NRF24L01_Write_Reg(NRF_WRITE_REG+STATUS,sta); //Clear TX_DS or MAX_RT interrupt flag
 80017da:	7bfb      	ldrb	r3, [r7, #15]
 80017dc:	4619      	mov	r1, r3
 80017de:	2027      	movs	r0, #39	; 0x27
 80017e0:	f7ff ff22 	bl	8001628 <NRF24L01_Write_Reg>
    if(sta&MAX_TX)//Maximum number of retransmissions reached
 80017e4:	7bfb      	ldrb	r3, [r7, #15]
 80017e6:	f003 0310 	and.w	r3, r3, #16
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d005      	beq.n	80017fa <NRF24L01_TxPacket+0x66>
   {
       NRF24L01_Write_Reg(FLUSH_TX,0xff);//Clear TX FIFO register
 80017ee:	21ff      	movs	r1, #255	; 0xff
 80017f0:	20e1      	movs	r0, #225	; 0xe1
 80017f2:	f7ff ff19 	bl	8001628 <NRF24L01_Write_Reg>
      return MAX_TX;
 80017f6:	2310      	movs	r3, #16
 80017f8:	e007      	b.n	800180a <NRF24L01_TxPacket+0x76>
   }
    if(sta&TX_OK)//Send completed
 80017fa:	7bfb      	ldrb	r3, [r7, #15]
 80017fc:	f003 0320 	and.w	r3, r3, #32
 8001800:	2b00      	cmp	r3, #0
 8001802:	d001      	beq.n	8001808 <NRF24L01_TxPacket+0x74>
   {
      return TX_OK;
 8001804:	2320      	movs	r3, #32
 8001806:	e000      	b.n	800180a <NRF24L01_TxPacket+0x76>
   }
    return 0xff;//Failed to send for other reasons
 8001808:	23ff      	movs	r3, #255	; 0xff
}
 800180a:	4618      	mov	r0, r3
 800180c:	3710      	adds	r7, #16
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	40010c00 	.word	0x40010c00

08001818 <NRF24L01_TX_Mode>:
     * Return value:       none
     * Description:       nRF24L01 DataSheet 레지스터 맵 참고
  *
  */
void NRF24L01_TX_Mode(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
    NRF24L01_CE_LOW();
 800181c:	2200      	movs	r2, #0
 800181e:	2120      	movs	r1, #32
 8001820:	4817      	ldr	r0, [pc, #92]	; (8001880 <NRF24L01_TX_Mode+0x68>)
 8001822:	f001 fbb4 	bl	8002f8e <HAL_GPIO_WritePin>
     NRF24L01_Write_Buf(NRF_WRITE_REG+TX_ADDR,(uint8_t*)TX_ADDRESS,TX_ADR_WIDTH);//Write TX node address
 8001826:	2205      	movs	r2, #5
 8001828:	4916      	ldr	r1, [pc, #88]	; (8001884 <NRF24L01_TX_Mode+0x6c>)
 800182a:	2030      	movs	r0, #48	; 0x30
 800182c:	f7ff ff7e 	bl	800172c <NRF24L01_Write_Buf>
     NRF24L01_Write_Buf(NRF_WRITE_REG+RX_ADDR_P0,(uint8_t*)RX_ADDRESS,RX_ADR_WIDTH); //Set the TX node address, mainly to enable ACK
 8001830:	2205      	movs	r2, #5
 8001832:	4915      	ldr	r1, [pc, #84]	; (8001888 <NRF24L01_TX_Mode+0x70>)
 8001834:	202a      	movs	r0, #42	; 0x2a
 8001836:	f7ff ff79 	bl	800172c <NRF24L01_Write_Buf>

     NRF24L01_Write_Reg(NRF_WRITE_REG+EN_AA,0x01); //Enable automatic response of channel 0
 800183a:	2101      	movs	r1, #1
 800183c:	2021      	movs	r0, #33	; 0x21
 800183e:	f7ff fef3 	bl	8001628 <NRF24L01_Write_Reg>
     NRF24L01_Write_Reg(NRF_WRITE_REG+EN_RXADDR,0x01); //Enable the receiving address of channel 0
 8001842:	2101      	movs	r1, #1
 8001844:	2022      	movs	r0, #34	; 0x22
 8001846:	f7ff feef 	bl	8001628 <NRF24L01_Write_Reg>
 // NRF24L01_Write_Reg(NRF_WRITE_REG+SETUP_RETR,0xff);//Set the automatic retransmission interval time: 4000us + 86us; the maximum number of automatic retransmissions: 15 times
    NRF24L01_Write_Reg(NRF_WRITE_REG+SETUP_RETR,0x1a);//Set the interval of automatic retransmission://500us + 86us; the maximum number of automatic retransmissions: 10 times
 800184a:	211a      	movs	r1, #26
 800184c:	2024      	movs	r0, #36	; 0x24
 800184e:	f7ff feeb 	bl	8001628 <NRF24L01_Write_Reg>
     NRF24L01_Write_Reg(NRF_WRITE_REG+RF_CH,40); //Set the RF channel to 40
 8001852:	2128      	movs	r1, #40	; 0x28
 8001854:	2025      	movs	r0, #37	; 0x25
 8001856:	f7ff fee7 	bl	8001628 <NRF24L01_Write_Reg>
     NRF24L01_Write_Reg(NRF_WRITE_REG+RF_SETUP,0x0f); //Set TX transmission parameters, 0db gain, 2Mbps, low noise gain on
 800185a:	210f      	movs	r1, #15
 800185c:	2026      	movs	r0, #38	; 0x26
 800185e:	f7ff fee3 	bl	8001628 <NRF24L01_Write_Reg>
     NRF24L01_Write_Reg(NRF_WRITE_REG+CONFIG,0x0e); //Configure the parameters of the basic working mode; PWR_UP, EN_CRC, 16BIT_CRC, receive mode, open all interrupts
 8001862:	210e      	movs	r1, #14
 8001864:	2020      	movs	r0, #32
 8001866:	f7ff fedf 	bl	8001628 <NRF24L01_Write_Reg>
    NRF24L01_CE_HIGH();//CE is high, start sending after 10us
 800186a:	2201      	movs	r2, #1
 800186c:	2120      	movs	r1, #32
 800186e:	4804      	ldr	r0, [pc, #16]	; (8001880 <NRF24L01_TX_Mode+0x68>)
 8001870:	f001 fb8d 	bl	8002f8e <HAL_GPIO_WritePin>
     HAL_Delay(1);//안정화 대기 시간
 8001874:	2001      	movs	r0, #1
 8001876:	f000 fc65 	bl	8002144 <HAL_Delay>
}
 800187a:	bf00      	nop
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	40010c00 	.word	0x40010c00
 8001884:	080093e4 	.word	0x080093e4
 8001888:	080093ec 	.word	0x080093ec

0800188c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001890:	4b17      	ldr	r3, [pc, #92]	; (80018f0 <MX_SPI1_Init+0x64>)
 8001892:	4a18      	ldr	r2, [pc, #96]	; (80018f4 <MX_SPI1_Init+0x68>)
 8001894:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001896:	4b16      	ldr	r3, [pc, #88]	; (80018f0 <MX_SPI1_Init+0x64>)
 8001898:	f44f 7282 	mov.w	r2, #260	; 0x104
 800189c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800189e:	4b14      	ldr	r3, [pc, #80]	; (80018f0 <MX_SPI1_Init+0x64>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018a4:	4b12      	ldr	r3, [pc, #72]	; (80018f0 <MX_SPI1_Init+0x64>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018aa:	4b11      	ldr	r3, [pc, #68]	; (80018f0 <MX_SPI1_Init+0x64>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018b0:	4b0f      	ldr	r3, [pc, #60]	; (80018f0 <MX_SPI1_Init+0x64>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80018b6:	4b0e      	ldr	r3, [pc, #56]	; (80018f0 <MX_SPI1_Init+0x64>)
 80018b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80018bc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80018be:	4b0c      	ldr	r3, [pc, #48]	; (80018f0 <MX_SPI1_Init+0x64>)
 80018c0:	2210      	movs	r2, #16
 80018c2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018c4:	4b0a      	ldr	r3, [pc, #40]	; (80018f0 <MX_SPI1_Init+0x64>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018ca:	4b09      	ldr	r3, [pc, #36]	; (80018f0 <MX_SPI1_Init+0x64>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018d0:	4b07      	ldr	r3, [pc, #28]	; (80018f0 <MX_SPI1_Init+0x64>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80018d6:	4b06      	ldr	r3, [pc, #24]	; (80018f0 <MX_SPI1_Init+0x64>)
 80018d8:	220a      	movs	r2, #10
 80018da:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80018dc:	4804      	ldr	r0, [pc, #16]	; (80018f0 <MX_SPI1_Init+0x64>)
 80018de:	f003 f8e7 	bl	8004ab0 <HAL_SPI_Init>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d001      	beq.n	80018ec <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80018e8:	f7ff f9e9 	bl	8000cbe <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80018ec:	bf00      	nop
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	200003b8 	.word	0x200003b8
 80018f4:	40013000 	.word	0x40013000

080018f8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b088      	sub	sp, #32
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001900:	f107 0310 	add.w	r3, r7, #16
 8001904:	2200      	movs	r2, #0
 8001906:	601a      	str	r2, [r3, #0]
 8001908:	605a      	str	r2, [r3, #4]
 800190a:	609a      	str	r2, [r3, #8]
 800190c:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a1b      	ldr	r2, [pc, #108]	; (8001980 <HAL_SPI_MspInit+0x88>)
 8001914:	4293      	cmp	r3, r2
 8001916:	d12f      	bne.n	8001978 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001918:	4b1a      	ldr	r3, [pc, #104]	; (8001984 <HAL_SPI_MspInit+0x8c>)
 800191a:	699b      	ldr	r3, [r3, #24]
 800191c:	4a19      	ldr	r2, [pc, #100]	; (8001984 <HAL_SPI_MspInit+0x8c>)
 800191e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001922:	6193      	str	r3, [r2, #24]
 8001924:	4b17      	ldr	r3, [pc, #92]	; (8001984 <HAL_SPI_MspInit+0x8c>)
 8001926:	699b      	ldr	r3, [r3, #24]
 8001928:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800192c:	60fb      	str	r3, [r7, #12]
 800192e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001930:	4b14      	ldr	r3, [pc, #80]	; (8001984 <HAL_SPI_MspInit+0x8c>)
 8001932:	699b      	ldr	r3, [r3, #24]
 8001934:	4a13      	ldr	r2, [pc, #76]	; (8001984 <HAL_SPI_MspInit+0x8c>)
 8001936:	f043 0304 	orr.w	r3, r3, #4
 800193a:	6193      	str	r3, [r2, #24]
 800193c:	4b11      	ldr	r3, [pc, #68]	; (8001984 <HAL_SPI_MspInit+0x8c>)
 800193e:	699b      	ldr	r3, [r3, #24]
 8001940:	f003 0304 	and.w	r3, r3, #4
 8001944:	60bb      	str	r3, [r7, #8]
 8001946:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001948:	23a0      	movs	r3, #160	; 0xa0
 800194a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800194c:	2302      	movs	r3, #2
 800194e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001950:	2303      	movs	r3, #3
 8001952:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001954:	f107 0310 	add.w	r3, r7, #16
 8001958:	4619      	mov	r1, r3
 800195a:	480b      	ldr	r0, [pc, #44]	; (8001988 <HAL_SPI_MspInit+0x90>)
 800195c:	f001 f96c 	bl	8002c38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001960:	2340      	movs	r3, #64	; 0x40
 8001962:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001964:	2300      	movs	r3, #0
 8001966:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001968:	2300      	movs	r3, #0
 800196a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800196c:	f107 0310 	add.w	r3, r7, #16
 8001970:	4619      	mov	r1, r3
 8001972:	4805      	ldr	r0, [pc, #20]	; (8001988 <HAL_SPI_MspInit+0x90>)
 8001974:	f001 f960 	bl	8002c38 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001978:	bf00      	nop
 800197a:	3720      	adds	r7, #32
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	40013000 	.word	0x40013000
 8001984:	40021000 	.word	0x40021000
 8001988:	40010800 	.word	0x40010800

0800198c <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b08c      	sub	sp, #48	; 0x30
 8001990:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001992:	f107 030c 	add.w	r3, r7, #12
 8001996:	2224      	movs	r2, #36	; 0x24
 8001998:	2100      	movs	r1, #0
 800199a:	4618      	mov	r0, r3
 800199c:	f004 fdae 	bl	80064fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019a0:	1d3b      	adds	r3, r7, #4
 80019a2:	2200      	movs	r2, #0
 80019a4:	601a      	str	r2, [r3, #0]
 80019a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019a8:	4b21      	ldr	r3, [pc, #132]	; (8001a30 <MX_TIM2_Init+0xa4>)
 80019aa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80019ae:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80019b0:	4b1f      	ldr	r3, [pc, #124]	; (8001a30 <MX_TIM2_Init+0xa4>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019b6:	4b1e      	ldr	r3, [pc, #120]	; (8001a30 <MX_TIM2_Init+0xa4>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1320-1;
 80019bc:	4b1c      	ldr	r3, [pc, #112]	; (8001a30 <MX_TIM2_Init+0xa4>)
 80019be:	f240 5227 	movw	r2, #1319	; 0x527
 80019c2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019c4:	4b1a      	ldr	r3, [pc, #104]	; (8001a30 <MX_TIM2_Init+0xa4>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019ca:	4b19      	ldr	r3, [pc, #100]	; (8001a30 <MX_TIM2_Init+0xa4>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80019d0:	2303      	movs	r3, #3
 80019d2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80019d4:	2300      	movs	r3, #0
 80019d6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80019d8:	2301      	movs	r3, #1
 80019da:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80019dc:	2300      	movs	r3, #0
 80019de:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80019e0:	2300      	movs	r3, #0
 80019e2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80019e4:	2300      	movs	r3, #0
 80019e6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80019e8:	2301      	movs	r3, #1
 80019ea:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80019ec:	2300      	movs	r3, #0
 80019ee:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80019f0:	2300      	movs	r3, #0
 80019f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80019f4:	f107 030c 	add.w	r3, r7, #12
 80019f8:	4619      	mov	r1, r3
 80019fa:	480d      	ldr	r0, [pc, #52]	; (8001a30 <MX_TIM2_Init+0xa4>)
 80019fc:	f003 fc2e 	bl	800525c <HAL_TIM_Encoder_Init>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001a06:	f7ff f95a 	bl	8000cbe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a12:	1d3b      	adds	r3, r7, #4
 8001a14:	4619      	mov	r1, r3
 8001a16:	4806      	ldr	r0, [pc, #24]	; (8001a30 <MX_TIM2_Init+0xa4>)
 8001a18:	f003 ffca 	bl	80059b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001a22:	f7ff f94c 	bl	8000cbe <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001a26:	bf00      	nop
 8001a28:	3730      	adds	r7, #48	; 0x30
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	200004a0 	.word	0x200004a0

08001a34 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b08a      	sub	sp, #40	; 0x28
 8001a38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a3a:	f107 0320 	add.w	r3, r7, #32
 8001a3e:	2200      	movs	r2, #0
 8001a40:	601a      	str	r2, [r3, #0]
 8001a42:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a44:	1d3b      	adds	r3, r7, #4
 8001a46:	2200      	movs	r2, #0
 8001a48:	601a      	str	r2, [r3, #0]
 8001a4a:	605a      	str	r2, [r3, #4]
 8001a4c:	609a      	str	r2, [r3, #8]
 8001a4e:	60da      	str	r2, [r3, #12]
 8001a50:	611a      	str	r2, [r3, #16]
 8001a52:	615a      	str	r2, [r3, #20]
 8001a54:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a56:	4b27      	ldr	r3, [pc, #156]	; (8001af4 <MX_TIM3_Init+0xc0>)
 8001a58:	4a27      	ldr	r2, [pc, #156]	; (8001af8 <MX_TIM3_Init+0xc4>)
 8001a5a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8001a5c:	4b25      	ldr	r3, [pc, #148]	; (8001af4 <MX_TIM3_Init+0xc0>)
 8001a5e:	2247      	movs	r2, #71	; 0x47
 8001a60:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a62:	4b24      	ldr	r3, [pc, #144]	; (8001af4 <MX_TIM3_Init+0xc0>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8001a68:	4b22      	ldr	r3, [pc, #136]	; (8001af4 <MX_TIM3_Init+0xc0>)
 8001a6a:	2264      	movs	r2, #100	; 0x64
 8001a6c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a6e:	4b21      	ldr	r3, [pc, #132]	; (8001af4 <MX_TIM3_Init+0xc0>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a74:	4b1f      	ldr	r3, [pc, #124]	; (8001af4 <MX_TIM3_Init+0xc0>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001a7a:	481e      	ldr	r0, [pc, #120]	; (8001af4 <MX_TIM3_Init+0xc0>)
 8001a7c:	f003 fae4 	bl	8005048 <HAL_TIM_PWM_Init>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001a86:	f7ff f91a 	bl	8000cbe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a92:	f107 0320 	add.w	r3, r7, #32
 8001a96:	4619      	mov	r1, r3
 8001a98:	4816      	ldr	r0, [pc, #88]	; (8001af4 <MX_TIM3_Init+0xc0>)
 8001a9a:	f003 ff89 	bl	80059b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d001      	beq.n	8001aa8 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8001aa4:	f7ff f90b 	bl	8000cbe <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001aa8:	2360      	movs	r3, #96	; 0x60
 8001aaa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 50;
 8001aac:	2332      	movs	r3, #50	; 0x32
 8001aae:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001ab8:	1d3b      	adds	r3, r7, #4
 8001aba:	2208      	movs	r2, #8
 8001abc:	4619      	mov	r1, r3
 8001abe:	480d      	ldr	r0, [pc, #52]	; (8001af4 <MX_TIM3_Init+0xc0>)
 8001ac0:	f003 fc6e 	bl	80053a0 <HAL_TIM_PWM_ConfigChannel>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001aca:	f7ff f8f8 	bl	8000cbe <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001ace:	1d3b      	adds	r3, r7, #4
 8001ad0:	220c      	movs	r2, #12
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	4807      	ldr	r0, [pc, #28]	; (8001af4 <MX_TIM3_Init+0xc0>)
 8001ad6:	f003 fc63 	bl	80053a0 <HAL_TIM_PWM_ConfigChannel>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d001      	beq.n	8001ae4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001ae0:	f7ff f8ed 	bl	8000cbe <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001ae4:	4803      	ldr	r0, [pc, #12]	; (8001af4 <MX_TIM3_Init+0xc0>)
 8001ae6:	f000 f8f7 	bl	8001cd8 <HAL_TIM_MspPostInit>

}
 8001aea:	bf00      	nop
 8001aec:	3728      	adds	r7, #40	; 0x28
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	20000458 	.word	0x20000458
 8001af8:	40000400 	.word	0x40000400

08001afc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b08c      	sub	sp, #48	; 0x30
 8001b00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b02:	f107 030c 	add.w	r3, r7, #12
 8001b06:	2224      	movs	r2, #36	; 0x24
 8001b08:	2100      	movs	r1, #0
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f004 fcf6 	bl	80064fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b10:	1d3b      	adds	r3, r7, #4
 8001b12:	2200      	movs	r2, #0
 8001b14:	601a      	str	r2, [r3, #0]
 8001b16:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b18:	4b20      	ldr	r3, [pc, #128]	; (8001b9c <MX_TIM4_Init+0xa0>)
 8001b1a:	4a21      	ldr	r2, [pc, #132]	; (8001ba0 <MX_TIM4_Init+0xa4>)
 8001b1c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001b1e:	4b1f      	ldr	r3, [pc, #124]	; (8001b9c <MX_TIM4_Init+0xa0>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b24:	4b1d      	ldr	r3, [pc, #116]	; (8001b9c <MX_TIM4_Init+0xa0>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1320-1;
 8001b2a:	4b1c      	ldr	r3, [pc, #112]	; (8001b9c <MX_TIM4_Init+0xa0>)
 8001b2c:	f240 5227 	movw	r2, #1319	; 0x527
 8001b30:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b32:	4b1a      	ldr	r3, [pc, #104]	; (8001b9c <MX_TIM4_Init+0xa0>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b38:	4b18      	ldr	r3, [pc, #96]	; (8001b9c <MX_TIM4_Init+0xa0>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001b3e:	2303      	movs	r3, #3
 8001b40:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b42:	2300      	movs	r3, #0
 8001b44:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b46:	2301      	movs	r3, #1
 8001b48:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b52:	2300      	movs	r3, #0
 8001b54:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b56:	2301      	movs	r3, #1
 8001b58:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001b62:	f107 030c 	add.w	r3, r7, #12
 8001b66:	4619      	mov	r1, r3
 8001b68:	480c      	ldr	r0, [pc, #48]	; (8001b9c <MX_TIM4_Init+0xa0>)
 8001b6a:	f003 fb77 	bl	800525c <HAL_TIM_Encoder_Init>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d001      	beq.n	8001b78 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001b74:	f7ff f8a3 	bl	8000cbe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001b80:	1d3b      	adds	r3, r7, #4
 8001b82:	4619      	mov	r1, r3
 8001b84:	4805      	ldr	r0, [pc, #20]	; (8001b9c <MX_TIM4_Init+0xa0>)
 8001b86:	f003 ff13 	bl	80059b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d001      	beq.n	8001b94 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001b90:	f7ff f895 	bl	8000cbe <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001b94:	bf00      	nop
 8001b96:	3730      	adds	r7, #48	; 0x30
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	20000410 	.word	0x20000410
 8001ba0:	40000800 	.word	0x40000800

08001ba4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b08c      	sub	sp, #48	; 0x30
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bac:	f107 031c 	add.w	r3, r7, #28
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	601a      	str	r2, [r3, #0]
 8001bb4:	605a      	str	r2, [r3, #4]
 8001bb6:	609a      	str	r2, [r3, #8]
 8001bb8:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM2)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bc2:	d124      	bne.n	8001c0e <HAL_TIM_Encoder_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001bc4:	4b30      	ldr	r3, [pc, #192]	; (8001c88 <HAL_TIM_Encoder_MspInit+0xe4>)
 8001bc6:	69db      	ldr	r3, [r3, #28]
 8001bc8:	4a2f      	ldr	r2, [pc, #188]	; (8001c88 <HAL_TIM_Encoder_MspInit+0xe4>)
 8001bca:	f043 0301 	orr.w	r3, r3, #1
 8001bce:	61d3      	str	r3, [r2, #28]
 8001bd0:	4b2d      	ldr	r3, [pc, #180]	; (8001c88 <HAL_TIM_Encoder_MspInit+0xe4>)
 8001bd2:	69db      	ldr	r3, [r3, #28]
 8001bd4:	f003 0301 	and.w	r3, r3, #1
 8001bd8:	61bb      	str	r3, [r7, #24]
 8001bda:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bdc:	4b2a      	ldr	r3, [pc, #168]	; (8001c88 <HAL_TIM_Encoder_MspInit+0xe4>)
 8001bde:	699b      	ldr	r3, [r3, #24]
 8001be0:	4a29      	ldr	r2, [pc, #164]	; (8001c88 <HAL_TIM_Encoder_MspInit+0xe4>)
 8001be2:	f043 0304 	orr.w	r3, r3, #4
 8001be6:	6193      	str	r3, [r2, #24]
 8001be8:	4b27      	ldr	r3, [pc, #156]	; (8001c88 <HAL_TIM_Encoder_MspInit+0xe4>)
 8001bea:	699b      	ldr	r3, [r3, #24]
 8001bec:	f003 0304 	and.w	r3, r3, #4
 8001bf0:	617b      	str	r3, [r7, #20]
 8001bf2:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c00:	f107 031c 	add.w	r3, r7, #28
 8001c04:	4619      	mov	r1, r3
 8001c06:	4821      	ldr	r0, [pc, #132]	; (8001c8c <HAL_TIM_Encoder_MspInit+0xe8>)
 8001c08:	f001 f816 	bl	8002c38 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001c0c:	e037      	b.n	8001c7e <HAL_TIM_Encoder_MspInit+0xda>
  else if(tim_encoderHandle->Instance==TIM4)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a1f      	ldr	r2, [pc, #124]	; (8001c90 <HAL_TIM_Encoder_MspInit+0xec>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d132      	bne.n	8001c7e <HAL_TIM_Encoder_MspInit+0xda>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c18:	4b1b      	ldr	r3, [pc, #108]	; (8001c88 <HAL_TIM_Encoder_MspInit+0xe4>)
 8001c1a:	69db      	ldr	r3, [r3, #28]
 8001c1c:	4a1a      	ldr	r2, [pc, #104]	; (8001c88 <HAL_TIM_Encoder_MspInit+0xe4>)
 8001c1e:	f043 0304 	orr.w	r3, r3, #4
 8001c22:	61d3      	str	r3, [r2, #28]
 8001c24:	4b18      	ldr	r3, [pc, #96]	; (8001c88 <HAL_TIM_Encoder_MspInit+0xe4>)
 8001c26:	69db      	ldr	r3, [r3, #28]
 8001c28:	f003 0304 	and.w	r3, r3, #4
 8001c2c:	613b      	str	r3, [r7, #16]
 8001c2e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c30:	4b15      	ldr	r3, [pc, #84]	; (8001c88 <HAL_TIM_Encoder_MspInit+0xe4>)
 8001c32:	699b      	ldr	r3, [r3, #24]
 8001c34:	4a14      	ldr	r2, [pc, #80]	; (8001c88 <HAL_TIM_Encoder_MspInit+0xe4>)
 8001c36:	f043 0320 	orr.w	r3, r3, #32
 8001c3a:	6193      	str	r3, [r2, #24]
 8001c3c:	4b12      	ldr	r3, [pc, #72]	; (8001c88 <HAL_TIM_Encoder_MspInit+0xe4>)
 8001c3e:	699b      	ldr	r3, [r3, #24]
 8001c40:	f003 0320 	and.w	r3, r3, #32
 8001c44:	60fb      	str	r3, [r7, #12]
 8001c46:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001c48:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001c4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c52:	2300      	movs	r3, #0
 8001c54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c56:	f107 031c 	add.w	r3, r7, #28
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	480d      	ldr	r0, [pc, #52]	; (8001c94 <HAL_TIM_Encoder_MspInit+0xf0>)
 8001c5e:	f000 ffeb 	bl	8002c38 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM4_ENABLE();
 8001c62:	4b0d      	ldr	r3, [pc, #52]	; (8001c98 <HAL_TIM_Encoder_MspInit+0xf4>)
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c6a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001c6e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c72:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001c76:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c78:	4a07      	ldr	r2, [pc, #28]	; (8001c98 <HAL_TIM_Encoder_MspInit+0xf4>)
 8001c7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c7c:	6053      	str	r3, [r2, #4]
}
 8001c7e:	bf00      	nop
 8001c80:	3730      	adds	r7, #48	; 0x30
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	40021000 	.word	0x40021000
 8001c8c:	40010800 	.word	0x40010800
 8001c90:	40000800 	.word	0x40000800
 8001c94:	40011400 	.word	0x40011400
 8001c98:	40010000 	.word	0x40010000

08001c9c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b085      	sub	sp, #20
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a09      	ldr	r2, [pc, #36]	; (8001cd0 <HAL_TIM_PWM_MspInit+0x34>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d10b      	bne.n	8001cc6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001cae:	4b09      	ldr	r3, [pc, #36]	; (8001cd4 <HAL_TIM_PWM_MspInit+0x38>)
 8001cb0:	69db      	ldr	r3, [r3, #28]
 8001cb2:	4a08      	ldr	r2, [pc, #32]	; (8001cd4 <HAL_TIM_PWM_MspInit+0x38>)
 8001cb4:	f043 0302 	orr.w	r3, r3, #2
 8001cb8:	61d3      	str	r3, [r2, #28]
 8001cba:	4b06      	ldr	r3, [pc, #24]	; (8001cd4 <HAL_TIM_PWM_MspInit+0x38>)
 8001cbc:	69db      	ldr	r3, [r3, #28]
 8001cbe:	f003 0302 	and.w	r3, r3, #2
 8001cc2:	60fb      	str	r3, [r7, #12]
 8001cc4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001cc6:	bf00      	nop
 8001cc8:	3714      	adds	r7, #20
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bc80      	pop	{r7}
 8001cce:	4770      	bx	lr
 8001cd0:	40000400 	.word	0x40000400
 8001cd4:	40021000 	.word	0x40021000

08001cd8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b088      	sub	sp, #32
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce0:	f107 0310 	add.w	r3, r7, #16
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	601a      	str	r2, [r3, #0]
 8001ce8:	605a      	str	r2, [r3, #4]
 8001cea:	609a      	str	r2, [r3, #8]
 8001cec:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM3)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a0f      	ldr	r2, [pc, #60]	; (8001d30 <HAL_TIM_MspPostInit+0x58>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d117      	bne.n	8001d28 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cf8:	4b0e      	ldr	r3, [pc, #56]	; (8001d34 <HAL_TIM_MspPostInit+0x5c>)
 8001cfa:	699b      	ldr	r3, [r3, #24]
 8001cfc:	4a0d      	ldr	r2, [pc, #52]	; (8001d34 <HAL_TIM_MspPostInit+0x5c>)
 8001cfe:	f043 0308 	orr.w	r3, r3, #8
 8001d02:	6193      	str	r3, [r2, #24]
 8001d04:	4b0b      	ldr	r3, [pc, #44]	; (8001d34 <HAL_TIM_MspPostInit+0x5c>)
 8001d06:	699b      	ldr	r3, [r3, #24]
 8001d08:	f003 0308 	and.w	r3, r3, #8
 8001d0c:	60fb      	str	r3, [r7, #12]
 8001d0e:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001d10:	2303      	movs	r3, #3
 8001d12:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d14:	2302      	movs	r3, #2
 8001d16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d18:	2302      	movs	r3, #2
 8001d1a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d1c:	f107 0310 	add.w	r3, r7, #16
 8001d20:	4619      	mov	r1, r3
 8001d22:	4805      	ldr	r0, [pc, #20]	; (8001d38 <HAL_TIM_MspPostInit+0x60>)
 8001d24:	f000 ff88 	bl	8002c38 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001d28:	bf00      	nop
 8001d2a:	3720      	adds	r7, #32
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	40000400 	.word	0x40000400
 8001d34:	40021000 	.word	0x40021000
 8001d38:	40010c00 	.word	0x40010c00

08001d3c <uartInit>:
DMA_HandleTypeDef hdma_usart1_rx;



bool uartInit(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b083      	sub	sp, #12
 8001d40:	af00      	add	r7, sp, #0
	for (int i=0; i<UART_MAX_CH; i++)
 8001d42:	2300      	movs	r3, #0
 8001d44:	607b      	str	r3, [r7, #4]
 8001d46:	e007      	b.n	8001d58 <uartInit+0x1c>
	{
		is_open[i] = false;
 8001d48:	4a08      	ldr	r2, [pc, #32]	; (8001d6c <uartInit+0x30>)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4413      	add	r3, r2
 8001d4e:	2200      	movs	r2, #0
 8001d50:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<UART_MAX_CH; i++)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	3301      	adds	r3, #1
 8001d56:	607b      	str	r3, [r7, #4]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	ddf4      	ble.n	8001d48 <uartInit+0xc>
	}

	return true;
 8001d5e:	2301      	movs	r3, #1

}
 8001d60:	4618      	mov	r0, r3
 8001d62:	370c      	adds	r7, #12
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bc80      	pop	{r7}
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	20000248 	.word	0x20000248

08001d70 <uartOpen>:



bool uartOpen(uint8_t ch , uint32_t baud)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	4603      	mov	r3, r0
 8001d78:	6039      	str	r1, [r7, #0]
 8001d7a:	71fb      	strb	r3, [r7, #7]
	bool ret = false;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	73fb      	strb	r3, [r7, #15]

	switch(ch)
 8001d80:	79fb      	ldrb	r3, [r7, #7]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d16d      	bne.n	8001e62 <uartOpen+0xf2>
	{
		case _DEF_UART1:

			  huart1.Instance 			 = USART1;
 8001d86:	4b39      	ldr	r3, [pc, #228]	; (8001e6c <uartOpen+0xfc>)
 8001d88:	4a39      	ldr	r2, [pc, #228]	; (8001e70 <uartOpen+0x100>)
 8001d8a:	601a      	str	r2, [r3, #0]
			  huart1.Init.BaudRate 		 = baud;
 8001d8c:	4a37      	ldr	r2, [pc, #220]	; (8001e6c <uartOpen+0xfc>)
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	6053      	str	r3, [r2, #4]
			  huart1.Init.WordLength 	 = UART_WORDLENGTH_8B;
 8001d92:	4b36      	ldr	r3, [pc, #216]	; (8001e6c <uartOpen+0xfc>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	609a      	str	r2, [r3, #8]
			  huart1.Init.StopBits 		 = UART_STOPBITS_1;
 8001d98:	4b34      	ldr	r3, [pc, #208]	; (8001e6c <uartOpen+0xfc>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	60da      	str	r2, [r3, #12]
			  huart1.Init.Parity 		 = UART_PARITY_NONE;
 8001d9e:	4b33      	ldr	r3, [pc, #204]	; (8001e6c <uartOpen+0xfc>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	611a      	str	r2, [r3, #16]
			  huart1.Init.Mode 			 = UART_MODE_TX_RX;
 8001da4:	4b31      	ldr	r3, [pc, #196]	; (8001e6c <uartOpen+0xfc>)
 8001da6:	220c      	movs	r2, #12
 8001da8:	615a      	str	r2, [r3, #20]
			  huart1.Init.HwFlowCtl		 = UART_HWCONTROL_NONE;
 8001daa:	4b30      	ldr	r3, [pc, #192]	; (8001e6c <uartOpen+0xfc>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	619a      	str	r2, [r3, #24]
			  huart1.Init.OverSampling 	 = UART_OVERSAMPLING_16;
 8001db0:	4b2e      	ldr	r3, [pc, #184]	; (8001e6c <uartOpen+0xfc>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	61da      	str	r2, [r3, #28]

			  HAL_UART_Init(&huart1);
 8001db6:	482d      	ldr	r0, [pc, #180]	; (8001e6c <uartOpen+0xfc>)
 8001db8:	f003 fe66 	bl	8005a88 <HAL_UART_Init>

			  qbufferCreate(&qbuffer[ch], &rx_buf[0], 256);
 8001dbc:	79fb      	ldrb	r3, [r7, #7]
 8001dbe:	011b      	lsls	r3, r3, #4
 8001dc0:	4a2c      	ldr	r2, [pc, #176]	; (8001e74 <uartOpen+0x104>)
 8001dc2:	4413      	add	r3, r2
 8001dc4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001dc8:	492b      	ldr	r1, [pc, #172]	; (8001e78 <uartOpen+0x108>)
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f7ff f8d5 	bl	8000f7a <qbufferCreate>

			  __HAL_RCC_DMA1_CLK_ENABLE();
 8001dd0:	4b2a      	ldr	r3, [pc, #168]	; (8001e7c <uartOpen+0x10c>)
 8001dd2:	695b      	ldr	r3, [r3, #20]
 8001dd4:	4a29      	ldr	r2, [pc, #164]	; (8001e7c <uartOpen+0x10c>)
 8001dd6:	f043 0301 	orr.w	r3, r3, #1
 8001dda:	6153      	str	r3, [r2, #20]
 8001ddc:	4b27      	ldr	r3, [pc, #156]	; (8001e7c <uartOpen+0x10c>)
 8001dde:	695b      	ldr	r3, [r3, #20]
 8001de0:	f003 0301 	and.w	r3, r3, #1
 8001de4:	60bb      	str	r3, [r7, #8]
 8001de6:	68bb      	ldr	r3, [r7, #8]

			  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001de8:	2200      	movs	r2, #0
 8001dea:	2100      	movs	r1, #0
 8001dec:	200f      	movs	r0, #15
 8001dee:	f000 faa4 	bl	800233a <HAL_NVIC_SetPriority>
			  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001df2:	200f      	movs	r0, #15
 8001df4:	f000 fabd 	bl	8002372 <HAL_NVIC_EnableIRQ>




			  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001df8:	481c      	ldr	r0, [pc, #112]	; (8001e6c <uartOpen+0xfc>)
 8001dfa:	f003 fe45 	bl	8005a88 <HAL_UART_Init>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d002      	beq.n	8001e0a <uartOpen+0x9a>
			  {
			   ret = false;
 8001e04:	2300      	movs	r3, #0
 8001e06:	73fb      	strb	r3, [r7, #15]

				  }
				  qbuffer[ch].in = qbuffer[ch].len - hdma_usart1_rx.Instance->CNDTR;
				  qbuffer[ch].out = qbuffer[ch].in;
			  }
			break;
 8001e08:	e02a      	b.n	8001e60 <uartOpen+0xf0>
				  ret = true;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	73fb      	strb	r3, [r7, #15]
				  is_open[ch] = true;
 8001e0e:	79fb      	ldrb	r3, [r7, #7]
 8001e10:	4a1b      	ldr	r2, [pc, #108]	; (8001e80 <uartOpen+0x110>)
 8001e12:	2101      	movs	r1, #1
 8001e14:	54d1      	strb	r1, [r2, r3]
				  if(HAL_UART_Receive_DMA(&huart1, (uint8_t*)&rx_buf[0], 256) != HAL_OK) /* 수신: Interrupt 방식에서  DMA 방식으로 수정 */
 8001e16:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e1a:	4917      	ldr	r1, [pc, #92]	; (8001e78 <uartOpen+0x108>)
 8001e1c:	4813      	ldr	r0, [pc, #76]	; (8001e6c <uartOpen+0xfc>)
 8001e1e:	f003 ff13 	bl	8005c48 <HAL_UART_Receive_DMA>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <uartOpen+0xbc>
					  ret = false;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	73fb      	strb	r3, [r7, #15]
				  qbuffer[ch].in = qbuffer[ch].len - hdma_usart1_rx.Instance->CNDTR;
 8001e2c:	79fb      	ldrb	r3, [r7, #7]
 8001e2e:	4a11      	ldr	r2, [pc, #68]	; (8001e74 <uartOpen+0x104>)
 8001e30:	011b      	lsls	r3, r3, #4
 8001e32:	4413      	add	r3, r2
 8001e34:	3308      	adds	r3, #8
 8001e36:	6819      	ldr	r1, [r3, #0]
 8001e38:	4b12      	ldr	r3, [pc, #72]	; (8001e84 <uartOpen+0x114>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	685a      	ldr	r2, [r3, #4]
 8001e3e:	79fb      	ldrb	r3, [r7, #7]
 8001e40:	1a8a      	subs	r2, r1, r2
 8001e42:	490c      	ldr	r1, [pc, #48]	; (8001e74 <uartOpen+0x104>)
 8001e44:	011b      	lsls	r3, r3, #4
 8001e46:	440b      	add	r3, r1
 8001e48:	601a      	str	r2, [r3, #0]
				  qbuffer[ch].out = qbuffer[ch].in;
 8001e4a:	79fa      	ldrb	r2, [r7, #7]
 8001e4c:	79fb      	ldrb	r3, [r7, #7]
 8001e4e:	4909      	ldr	r1, [pc, #36]	; (8001e74 <uartOpen+0x104>)
 8001e50:	0112      	lsls	r2, r2, #4
 8001e52:	440a      	add	r2, r1
 8001e54:	6812      	ldr	r2, [r2, #0]
 8001e56:	4907      	ldr	r1, [pc, #28]	; (8001e74 <uartOpen+0x104>)
 8001e58:	011b      	lsls	r3, r3, #4
 8001e5a:	440b      	add	r3, r1
 8001e5c:	3304      	adds	r3, #4
 8001e5e:	601a      	str	r2, [r3, #0]
			break;
 8001e60:	bf00      	nop
	}


	return ret;
 8001e62:	7bfb      	ldrb	r3, [r7, #15]

}
 8001e64:	4618      	mov	r0, r3
 8001e66:	3710      	adds	r7, #16
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	2000052c 	.word	0x2000052c
 8001e70:	40013800 	.word	0x40013800
 8001e74:	2000024c 	.word	0x2000024c
 8001e78:	2000025c 	.word	0x2000025c
 8001e7c:	40021000 	.word	0x40021000
 8001e80:	20000248 	.word	0x20000248
 8001e84:	200004e8 	.word	0x200004e8

08001e88 <uartWrite>:

}


uint32_t uartWrite(uint8_t ch, uint8_t *p_data, uint32_t length)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b086      	sub	sp, #24
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	4603      	mov	r3, r0
 8001e90:	60b9      	str	r1, [r7, #8]
 8001e92:	607a      	str	r2, [r7, #4]
 8001e94:	73fb      	strb	r3, [r7, #15]
		uint32_t ret = 0;
 8001e96:	2300      	movs	r3, #0
 8001e98:	617b      	str	r3, [r7, #20]
		HAL_StatusTypeDef status;

		switch(ch)
 8001e9a:	7bfb      	ldrb	r3, [r7, #15]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d10e      	bne.n	8001ebe <uartWrite+0x36>
		{
			case _DEF_UART1:
			    status =  HAL_UART_Transmit(&huart1, p_data, length, 100);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	b29a      	uxth	r2, r3
 8001ea4:	2364      	movs	r3, #100	; 0x64
 8001ea6:	68b9      	ldr	r1, [r7, #8]
 8001ea8:	4807      	ldr	r0, [pc, #28]	; (8001ec8 <uartWrite+0x40>)
 8001eaa:	f003 fe3a 	bl	8005b22 <HAL_UART_Transmit>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	74fb      	strb	r3, [r7, #19]
			    if(status == HAL_OK)
 8001eb2:	7cfb      	ldrb	r3, [r7, #19]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d101      	bne.n	8001ebc <uartWrite+0x34>
			    {
			    	ret = length;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	617b      	str	r3, [r7, #20]
			    }
				break;
 8001ebc:	bf00      	nop
		}
		return ret;
 8001ebe:	697b      	ldr	r3, [r7, #20]

}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3718      	adds	r7, #24
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	2000052c 	.word	0x2000052c

08001ecc <uartPrintf>:


uint32_t uartPrintf(uint8_t ch, char *fmt, ...)
{
 8001ecc:	b40e      	push	{r1, r2, r3}
 8001ece:	b580      	push	{r7, lr}
 8001ed0:	b0c7      	sub	sp, #284	; 0x11c
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	1dfb      	adds	r3, r7, #7
 8001ed8:	701a      	strb	r2, [r3, #0]
	va_list args;
	int len;

	uint32_t ret;

	va_start(args, fmt);
 8001eda:	f507 7294 	add.w	r2, r7, #296	; 0x128
 8001ede:	f107 030c 	add.w	r3, r7, #12
 8001ee2:	601a      	str	r2, [r3, #0]

	len = vsnprintf(buf, 256, fmt, args);
 8001ee4:	f107 030c 	add.w	r3, r7, #12
 8001ee8:	f107 0010 	add.w	r0, r7, #16
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8001ef2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ef6:	f004 ff95 	bl	8006e24 <vsniprintf>
 8001efa:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114

	ret =  uartWrite(ch, (uint8_t *)buf, len);
 8001efe:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001f02:	f107 0110 	add.w	r1, r7, #16
 8001f06:	1dfb      	adds	r3, r7, #7
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7ff ffbc 	bl	8001e88 <uartWrite>
 8001f10:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

	va_end(args);

	return ret;
 8001f14:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001f24:	b003      	add	sp, #12
 8001f26:	4770      	bx	lr

08001f28 <HAL_UART_ErrorCallback>:




void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
   if (huart->Instance == USART1)
   {

   }
}
 8001f30:	bf00      	nop
 8001f32:	370c      	adds	r7, #12
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bc80      	pop	{r7}
 8001f38:	4770      	bx	lr

08001f3a <HAL_UART_RxCpltCallback>:




void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001f3a:	b480      	push	{r7}
 8001f3c:	b083      	sub	sp, #12
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	6078      	str	r0, [r7, #4]
   {
	 qbufferWrite(&qbuffer[_DEF_UART1], &rx_data[_DEF_UART1], 1);
	 HAL_UART_Receive_IT(&huart1, (uint8_t*)&rx_data[_DEF_UART1],1);
   }
#endif
}
 8001f42:	bf00      	nop
 8001f44:	370c      	adds	r7, #12
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bc80      	pop	{r7}
 8001f4a:	4770      	bx	lr

08001f4c <HAL_UART_MspInit>:


void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b088      	sub	sp, #32
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f54:	f107 0310 	add.w	r3, r7, #16
 8001f58:	2200      	movs	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]
 8001f5c:	605a      	str	r2, [r3, #4]
 8001f5e:	609a      	str	r2, [r3, #8]
 8001f60:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a33      	ldr	r2, [pc, #204]	; (8002034 <HAL_UART_MspInit+0xe8>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d15f      	bne.n	800202c <HAL_UART_MspInit+0xe0>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f6c:	4b32      	ldr	r3, [pc, #200]	; (8002038 <HAL_UART_MspInit+0xec>)
 8001f6e:	699b      	ldr	r3, [r3, #24]
 8001f70:	4a31      	ldr	r2, [pc, #196]	; (8002038 <HAL_UART_MspInit+0xec>)
 8001f72:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f76:	6193      	str	r3, [r2, #24]
 8001f78:	4b2f      	ldr	r3, [pc, #188]	; (8002038 <HAL_UART_MspInit+0xec>)
 8001f7a:	699b      	ldr	r3, [r3, #24]
 8001f7c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f80:	60fb      	str	r3, [r7, #12]
 8001f82:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f84:	4b2c      	ldr	r3, [pc, #176]	; (8002038 <HAL_UART_MspInit+0xec>)
 8001f86:	699b      	ldr	r3, [r3, #24]
 8001f88:	4a2b      	ldr	r2, [pc, #172]	; (8002038 <HAL_UART_MspInit+0xec>)
 8001f8a:	f043 0304 	orr.w	r3, r3, #4
 8001f8e:	6193      	str	r3, [r2, #24]
 8001f90:	4b29      	ldr	r3, [pc, #164]	; (8002038 <HAL_UART_MspInit+0xec>)
 8001f92:	699b      	ldr	r3, [r3, #24]
 8001f94:	f003 0304 	and.w	r3, r3, #4
 8001f98:	60bb      	str	r3, [r7, #8]
 8001f9a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f9c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001fa0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fa2:	2302      	movs	r3, #2
 8001fa4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001faa:	f107 0310 	add.w	r3, r7, #16
 8001fae:	4619      	mov	r1, r3
 8001fb0:	4822      	ldr	r0, [pc, #136]	; (800203c <HAL_UART_MspInit+0xf0>)
 8001fb2:	f000 fe41 	bl	8002c38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001fb6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001fba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fc4:	f107 0310 	add.w	r3, r7, #16
 8001fc8:	4619      	mov	r1, r3
 8001fca:	481c      	ldr	r0, [pc, #112]	; (800203c <HAL_UART_MspInit+0xf0>)
 8001fcc:	f000 fe34 	bl	8002c38 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001fd0:	4b1b      	ldr	r3, [pc, #108]	; (8002040 <HAL_UART_MspInit+0xf4>)
 8001fd2:	4a1c      	ldr	r2, [pc, #112]	; (8002044 <HAL_UART_MspInit+0xf8>)
 8001fd4:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001fd6:	4b1a      	ldr	r3, [pc, #104]	; (8002040 <HAL_UART_MspInit+0xf4>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fdc:	4b18      	ldr	r3, [pc, #96]	; (8002040 <HAL_UART_MspInit+0xf4>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001fe2:	4b17      	ldr	r3, [pc, #92]	; (8002040 <HAL_UART_MspInit+0xf4>)
 8001fe4:	2280      	movs	r2, #128	; 0x80
 8001fe6:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001fe8:	4b15      	ldr	r3, [pc, #84]	; (8002040 <HAL_UART_MspInit+0xf4>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001fee:	4b14      	ldr	r3, [pc, #80]	; (8002040 <HAL_UART_MspInit+0xf4>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001ff4:	4b12      	ldr	r3, [pc, #72]	; (8002040 <HAL_UART_MspInit+0xf4>)
 8001ff6:	2220      	movs	r2, #32
 8001ff8:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001ffa:	4b11      	ldr	r3, [pc, #68]	; (8002040 <HAL_UART_MspInit+0xf4>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002000:	480f      	ldr	r0, [pc, #60]	; (8002040 <HAL_UART_MspInit+0xf4>)
 8002002:	f000 f9d1 	bl	80023a8 <HAL_DMA_Init>
 8002006:	4603      	mov	r3, r0
 8002008:	2b00      	cmp	r3, #0
 800200a:	d001      	beq.n	8002010 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 800200c:	f7fe fe57 	bl	8000cbe <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	4a0b      	ldr	r2, [pc, #44]	; (8002040 <HAL_UART_MspInit+0xf4>)
 8002014:	635a      	str	r2, [r3, #52]	; 0x34
 8002016:	4a0a      	ldr	r2, [pc, #40]	; (8002040 <HAL_UART_MspInit+0xf4>)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800201c:	2200      	movs	r2, #0
 800201e:	2100      	movs	r1, #0
 8002020:	2025      	movs	r0, #37	; 0x25
 8002022:	f000 f98a 	bl	800233a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002026:	2025      	movs	r0, #37	; 0x25
 8002028:	f000 f9a3 	bl	8002372 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800202c:	bf00      	nop
 800202e:	3720      	adds	r7, #32
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}
 8002034:	40013800 	.word	0x40013800
 8002038:	40021000 	.word	0x40021000
 800203c:	40010800 	.word	0x40010800
 8002040:	200004e8 	.word	0x200004e8
 8002044:	40020058 	.word	0x40020058

08002048 <hwInit>:

#include "hw.h"


void hwInit(void)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	af00      	add	r7, sp, #0
	bspInit();
 800204c:	f7fe fdd8 	bl	8000c00 <bspInit>

	//TODO: HW 설정 (3)
	uartInit();
 8002050:	f7ff fe74 	bl	8001d3c <uartInit>

	MX_TIM2_Init();
 8002054:	f7ff fc9a 	bl	800198c <MX_TIM2_Init>
	MX_TIM3_Init();
 8002058:	f7ff fcec 	bl	8001a34 <MX_TIM3_Init>
	MX_TIM4_Init();
 800205c:	f7ff fd4e 	bl	8001afc <MX_TIM4_Init>
	MX_I2C2_Init();
 8002060:	f7fe ffa6 	bl	8000fb0 <MX_I2C2_Init>
	MX_SPI1_Init();
 8002064:	f7ff fc12 	bl	800188c <MX_SPI1_Init>
	motorInit(100); //duty ratio 0~100
 8002068:	2064      	movs	r0, #100	; 0x64
 800206a:	f7ff f865 	bl	8001138 <motorInit>
	MPU9250_Init();
 800206e:	f7ff f99f 	bl	80013b0 <MPU9250_Init>
	NRF24L01_Init();
 8002072:	f7ff fa25 	bl	80014c0 <NRF24L01_Init>
	LedInit();
 8002076:	f7ff f809 	bl	800108c <LedInit>

}
 800207a:	bf00      	nop
 800207c:	bd80      	pop	{r7, pc}
	...

08002080 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002084:	4b08      	ldr	r3, [pc, #32]	; (80020a8 <HAL_Init+0x28>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a07      	ldr	r2, [pc, #28]	; (80020a8 <HAL_Init+0x28>)
 800208a:	f043 0310 	orr.w	r3, r3, #16
 800208e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002090:	2003      	movs	r0, #3
 8002092:	f000 f947 	bl	8002324 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002096:	2000      	movs	r0, #0
 8002098:	f000 f808 	bl	80020ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800209c:	f7fe fe14 	bl	8000cc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020a0:	2300      	movs	r3, #0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	40022000 	.word	0x40022000

080020ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020b4:	4b12      	ldr	r3, [pc, #72]	; (8002100 <HAL_InitTick+0x54>)
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	4b12      	ldr	r3, [pc, #72]	; (8002104 <HAL_InitTick+0x58>)
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	4619      	mov	r1, r3
 80020be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80020c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ca:	4618      	mov	r0, r3
 80020cc:	f000 f95f 	bl	800238e <HAL_SYSTICK_Config>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e00e      	b.n	80020f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2b0f      	cmp	r3, #15
 80020de:	d80a      	bhi.n	80020f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020e0:	2200      	movs	r2, #0
 80020e2:	6879      	ldr	r1, [r7, #4]
 80020e4:	f04f 30ff 	mov.w	r0, #4294967295
 80020e8:	f000 f927 	bl	800233a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020ec:	4a06      	ldr	r2, [pc, #24]	; (8002108 <HAL_InitTick+0x5c>)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020f2:	2300      	movs	r3, #0
 80020f4:	e000      	b.n	80020f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3708      	adds	r7, #8
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	20000000 	.word	0x20000000
 8002104:	20000038 	.word	0x20000038
 8002108:	20000034 	.word	0x20000034

0800210c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002110:	4b05      	ldr	r3, [pc, #20]	; (8002128 <HAL_IncTick+0x1c>)
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	461a      	mov	r2, r3
 8002116:	4b05      	ldr	r3, [pc, #20]	; (800212c <HAL_IncTick+0x20>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4413      	add	r3, r2
 800211c:	4a03      	ldr	r2, [pc, #12]	; (800212c <HAL_IncTick+0x20>)
 800211e:	6013      	str	r3, [r2, #0]
}
 8002120:	bf00      	nop
 8002122:	46bd      	mov	sp, r7
 8002124:	bc80      	pop	{r7}
 8002126:	4770      	bx	lr
 8002128:	20000038 	.word	0x20000038
 800212c:	2000056c 	.word	0x2000056c

08002130 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
  return uwTick;
 8002134:	4b02      	ldr	r3, [pc, #8]	; (8002140 <HAL_GetTick+0x10>)
 8002136:	681b      	ldr	r3, [r3, #0]
}
 8002138:	4618      	mov	r0, r3
 800213a:	46bd      	mov	sp, r7
 800213c:	bc80      	pop	{r7}
 800213e:	4770      	bx	lr
 8002140:	2000056c 	.word	0x2000056c

08002144 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b084      	sub	sp, #16
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800214c:	f7ff fff0 	bl	8002130 <HAL_GetTick>
 8002150:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	f1b3 3fff 	cmp.w	r3, #4294967295
 800215c:	d005      	beq.n	800216a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800215e:	4b0a      	ldr	r3, [pc, #40]	; (8002188 <HAL_Delay+0x44>)
 8002160:	781b      	ldrb	r3, [r3, #0]
 8002162:	461a      	mov	r2, r3
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	4413      	add	r3, r2
 8002168:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800216a:	bf00      	nop
 800216c:	f7ff ffe0 	bl	8002130 <HAL_GetTick>
 8002170:	4602      	mov	r2, r0
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	68fa      	ldr	r2, [r7, #12]
 8002178:	429a      	cmp	r2, r3
 800217a:	d8f7      	bhi.n	800216c <HAL_Delay+0x28>
  {
  }
}
 800217c:	bf00      	nop
 800217e:	bf00      	nop
 8002180:	3710      	adds	r7, #16
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	20000038 	.word	0x20000038

0800218c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800218c:	b480      	push	{r7}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f003 0307 	and.w	r3, r3, #7
 800219a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800219c:	4b0c      	ldr	r3, [pc, #48]	; (80021d0 <__NVIC_SetPriorityGrouping+0x44>)
 800219e:	68db      	ldr	r3, [r3, #12]
 80021a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021a2:	68ba      	ldr	r2, [r7, #8]
 80021a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021a8:	4013      	ands	r3, r2
 80021aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021be:	4a04      	ldr	r2, [pc, #16]	; (80021d0 <__NVIC_SetPriorityGrouping+0x44>)
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	60d3      	str	r3, [r2, #12]
}
 80021c4:	bf00      	nop
 80021c6:	3714      	adds	r7, #20
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bc80      	pop	{r7}
 80021cc:	4770      	bx	lr
 80021ce:	bf00      	nop
 80021d0:	e000ed00 	.word	0xe000ed00

080021d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021d8:	4b04      	ldr	r3, [pc, #16]	; (80021ec <__NVIC_GetPriorityGrouping+0x18>)
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	0a1b      	lsrs	r3, r3, #8
 80021de:	f003 0307 	and.w	r3, r3, #7
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bc80      	pop	{r7}
 80021e8:	4770      	bx	lr
 80021ea:	bf00      	nop
 80021ec:	e000ed00 	.word	0xe000ed00

080021f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	4603      	mov	r3, r0
 80021f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	db0b      	blt.n	800221a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002202:	79fb      	ldrb	r3, [r7, #7]
 8002204:	f003 021f 	and.w	r2, r3, #31
 8002208:	4906      	ldr	r1, [pc, #24]	; (8002224 <__NVIC_EnableIRQ+0x34>)
 800220a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800220e:	095b      	lsrs	r3, r3, #5
 8002210:	2001      	movs	r0, #1
 8002212:	fa00 f202 	lsl.w	r2, r0, r2
 8002216:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800221a:	bf00      	nop
 800221c:	370c      	adds	r7, #12
 800221e:	46bd      	mov	sp, r7
 8002220:	bc80      	pop	{r7}
 8002222:	4770      	bx	lr
 8002224:	e000e100 	.word	0xe000e100

08002228 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	4603      	mov	r3, r0
 8002230:	6039      	str	r1, [r7, #0]
 8002232:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002234:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002238:	2b00      	cmp	r3, #0
 800223a:	db0a      	blt.n	8002252 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	b2da      	uxtb	r2, r3
 8002240:	490c      	ldr	r1, [pc, #48]	; (8002274 <__NVIC_SetPriority+0x4c>)
 8002242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002246:	0112      	lsls	r2, r2, #4
 8002248:	b2d2      	uxtb	r2, r2
 800224a:	440b      	add	r3, r1
 800224c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002250:	e00a      	b.n	8002268 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	b2da      	uxtb	r2, r3
 8002256:	4908      	ldr	r1, [pc, #32]	; (8002278 <__NVIC_SetPriority+0x50>)
 8002258:	79fb      	ldrb	r3, [r7, #7]
 800225a:	f003 030f 	and.w	r3, r3, #15
 800225e:	3b04      	subs	r3, #4
 8002260:	0112      	lsls	r2, r2, #4
 8002262:	b2d2      	uxtb	r2, r2
 8002264:	440b      	add	r3, r1
 8002266:	761a      	strb	r2, [r3, #24]
}
 8002268:	bf00      	nop
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	bc80      	pop	{r7}
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	e000e100 	.word	0xe000e100
 8002278:	e000ed00 	.word	0xe000ed00

0800227c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800227c:	b480      	push	{r7}
 800227e:	b089      	sub	sp, #36	; 0x24
 8002280:	af00      	add	r7, sp, #0
 8002282:	60f8      	str	r0, [r7, #12]
 8002284:	60b9      	str	r1, [r7, #8]
 8002286:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	f003 0307 	and.w	r3, r3, #7
 800228e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002290:	69fb      	ldr	r3, [r7, #28]
 8002292:	f1c3 0307 	rsb	r3, r3, #7
 8002296:	2b04      	cmp	r3, #4
 8002298:	bf28      	it	cs
 800229a:	2304      	movcs	r3, #4
 800229c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	3304      	adds	r3, #4
 80022a2:	2b06      	cmp	r3, #6
 80022a4:	d902      	bls.n	80022ac <NVIC_EncodePriority+0x30>
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	3b03      	subs	r3, #3
 80022aa:	e000      	b.n	80022ae <NVIC_EncodePriority+0x32>
 80022ac:	2300      	movs	r3, #0
 80022ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022b0:	f04f 32ff 	mov.w	r2, #4294967295
 80022b4:	69bb      	ldr	r3, [r7, #24]
 80022b6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ba:	43da      	mvns	r2, r3
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	401a      	ands	r2, r3
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022c4:	f04f 31ff 	mov.w	r1, #4294967295
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	fa01 f303 	lsl.w	r3, r1, r3
 80022ce:	43d9      	mvns	r1, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022d4:	4313      	orrs	r3, r2
         );
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3724      	adds	r7, #36	; 0x24
 80022da:	46bd      	mov	sp, r7
 80022dc:	bc80      	pop	{r7}
 80022de:	4770      	bx	lr

080022e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	3b01      	subs	r3, #1
 80022ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80022f0:	d301      	bcc.n	80022f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022f2:	2301      	movs	r3, #1
 80022f4:	e00f      	b.n	8002316 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022f6:	4a0a      	ldr	r2, [pc, #40]	; (8002320 <SysTick_Config+0x40>)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	3b01      	subs	r3, #1
 80022fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022fe:	210f      	movs	r1, #15
 8002300:	f04f 30ff 	mov.w	r0, #4294967295
 8002304:	f7ff ff90 	bl	8002228 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002308:	4b05      	ldr	r3, [pc, #20]	; (8002320 <SysTick_Config+0x40>)
 800230a:	2200      	movs	r2, #0
 800230c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800230e:	4b04      	ldr	r3, [pc, #16]	; (8002320 <SysTick_Config+0x40>)
 8002310:	2207      	movs	r2, #7
 8002312:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002314:	2300      	movs	r3, #0
}
 8002316:	4618      	mov	r0, r3
 8002318:	3708      	adds	r7, #8
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	e000e010 	.word	0xe000e010

08002324 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800232c:	6878      	ldr	r0, [r7, #4]
 800232e:	f7ff ff2d 	bl	800218c <__NVIC_SetPriorityGrouping>
}
 8002332:	bf00      	nop
 8002334:	3708      	adds	r7, #8
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}

0800233a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800233a:	b580      	push	{r7, lr}
 800233c:	b086      	sub	sp, #24
 800233e:	af00      	add	r7, sp, #0
 8002340:	4603      	mov	r3, r0
 8002342:	60b9      	str	r1, [r7, #8]
 8002344:	607a      	str	r2, [r7, #4]
 8002346:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002348:	2300      	movs	r3, #0
 800234a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800234c:	f7ff ff42 	bl	80021d4 <__NVIC_GetPriorityGrouping>
 8002350:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	68b9      	ldr	r1, [r7, #8]
 8002356:	6978      	ldr	r0, [r7, #20]
 8002358:	f7ff ff90 	bl	800227c <NVIC_EncodePriority>
 800235c:	4602      	mov	r2, r0
 800235e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002362:	4611      	mov	r1, r2
 8002364:	4618      	mov	r0, r3
 8002366:	f7ff ff5f 	bl	8002228 <__NVIC_SetPriority>
}
 800236a:	bf00      	nop
 800236c:	3718      	adds	r7, #24
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}

08002372 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002372:	b580      	push	{r7, lr}
 8002374:	b082      	sub	sp, #8
 8002376:	af00      	add	r7, sp, #0
 8002378:	4603      	mov	r3, r0
 800237a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800237c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002380:	4618      	mov	r0, r3
 8002382:	f7ff ff35 	bl	80021f0 <__NVIC_EnableIRQ>
}
 8002386:	bf00      	nop
 8002388:	3708      	adds	r7, #8
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}

0800238e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800238e:	b580      	push	{r7, lr}
 8002390:	b082      	sub	sp, #8
 8002392:	af00      	add	r7, sp, #0
 8002394:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f7ff ffa2 	bl	80022e0 <SysTick_Config>
 800239c:	4603      	mov	r3, r0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3708      	adds	r7, #8
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
	...

080023a8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b085      	sub	sp, #20
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80023b0:	2300      	movs	r3, #0
 80023b2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d101      	bne.n	80023be <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e059      	b.n	8002472 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	461a      	mov	r2, r3
 80023c4:	4b2d      	ldr	r3, [pc, #180]	; (800247c <HAL_DMA_Init+0xd4>)
 80023c6:	429a      	cmp	r2, r3
 80023c8:	d80f      	bhi.n	80023ea <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	461a      	mov	r2, r3
 80023d0:	4b2b      	ldr	r3, [pc, #172]	; (8002480 <HAL_DMA_Init+0xd8>)
 80023d2:	4413      	add	r3, r2
 80023d4:	4a2b      	ldr	r2, [pc, #172]	; (8002484 <HAL_DMA_Init+0xdc>)
 80023d6:	fba2 2303 	umull	r2, r3, r2, r3
 80023da:	091b      	lsrs	r3, r3, #4
 80023dc:	009a      	lsls	r2, r3, #2
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4a28      	ldr	r2, [pc, #160]	; (8002488 <HAL_DMA_Init+0xe0>)
 80023e6:	63da      	str	r2, [r3, #60]	; 0x3c
 80023e8:	e00e      	b.n	8002408 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	461a      	mov	r2, r3
 80023f0:	4b26      	ldr	r3, [pc, #152]	; (800248c <HAL_DMA_Init+0xe4>)
 80023f2:	4413      	add	r3, r2
 80023f4:	4a23      	ldr	r2, [pc, #140]	; (8002484 <HAL_DMA_Init+0xdc>)
 80023f6:	fba2 2303 	umull	r2, r3, r2, r3
 80023fa:	091b      	lsrs	r3, r3, #4
 80023fc:	009a      	lsls	r2, r3, #2
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a22      	ldr	r2, [pc, #136]	; (8002490 <HAL_DMA_Init+0xe8>)
 8002406:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2202      	movs	r2, #2
 800240c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800241e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002422:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800242c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	68db      	ldr	r3, [r3, #12]
 8002432:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002438:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	695b      	ldr	r3, [r3, #20]
 800243e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002444:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	69db      	ldr	r3, [r3, #28]
 800244a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800244c:	68fa      	ldr	r2, [r7, #12]
 800244e:	4313      	orrs	r3, r2
 8002450:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	68fa      	ldr	r2, [r7, #12]
 8002458:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2200      	movs	r2, #0
 800245e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2201      	movs	r2, #1
 8002464:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2200      	movs	r2, #0
 800246c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002470:	2300      	movs	r3, #0
}
 8002472:	4618      	mov	r0, r3
 8002474:	3714      	adds	r7, #20
 8002476:	46bd      	mov	sp, r7
 8002478:	bc80      	pop	{r7}
 800247a:	4770      	bx	lr
 800247c:	40020407 	.word	0x40020407
 8002480:	bffdfff8 	.word	0xbffdfff8
 8002484:	cccccccd 	.word	0xcccccccd
 8002488:	40020000 	.word	0x40020000
 800248c:	bffdfbf8 	.word	0xbffdfbf8
 8002490:	40020400 	.word	0x40020400

08002494 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b086      	sub	sp, #24
 8002498:	af00      	add	r7, sp, #0
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	60b9      	str	r1, [r7, #8]
 800249e:	607a      	str	r2, [r7, #4]
 80024a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024a2:	2300      	movs	r3, #0
 80024a4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d101      	bne.n	80024b4 <HAL_DMA_Start_IT+0x20>
 80024b0:	2302      	movs	r3, #2
 80024b2:	e04a      	b.n	800254a <HAL_DMA_Start_IT+0xb6>
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2201      	movs	r2, #1
 80024b8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d13a      	bne.n	800253c <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	2202      	movs	r2, #2
 80024ca:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	2200      	movs	r2, #0
 80024d2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f022 0201 	bic.w	r2, r2, #1
 80024e2:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	687a      	ldr	r2, [r7, #4]
 80024e8:	68b9      	ldr	r1, [r7, #8]
 80024ea:	68f8      	ldr	r0, [r7, #12]
 80024ec:	f000 fb76 	bl	8002bdc <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d008      	beq.n	800250a <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f042 020e 	orr.w	r2, r2, #14
 8002506:	601a      	str	r2, [r3, #0]
 8002508:	e00f      	b.n	800252a <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f022 0204 	bic.w	r2, r2, #4
 8002518:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f042 020a 	orr.w	r2, r2, #10
 8002528:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f042 0201 	orr.w	r2, r2, #1
 8002538:	601a      	str	r2, [r3, #0]
 800253a:	e005      	b.n	8002548 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	2200      	movs	r2, #0
 8002540:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002544:	2302      	movs	r3, #2
 8002546:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002548:	7dfb      	ldrb	r3, [r7, #23]
}
 800254a:	4618      	mov	r0, r3
 800254c:	3718      	adds	r7, #24
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
	...

08002554 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002554:	b580      	push	{r7, lr}
 8002556:	b084      	sub	sp, #16
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800255c:	2300      	movs	r3, #0
 800255e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002566:	2b02      	cmp	r3, #2
 8002568:	d005      	beq.n	8002576 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2204      	movs	r2, #4
 800256e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	73fb      	strb	r3, [r7, #15]
 8002574:	e0d6      	b.n	8002724 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f022 020e 	bic.w	r2, r2, #14
 8002584:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f022 0201 	bic.w	r2, r2, #1
 8002594:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	461a      	mov	r2, r3
 800259c:	4b64      	ldr	r3, [pc, #400]	; (8002730 <HAL_DMA_Abort_IT+0x1dc>)
 800259e:	429a      	cmp	r2, r3
 80025a0:	d958      	bls.n	8002654 <HAL_DMA_Abort_IT+0x100>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a63      	ldr	r2, [pc, #396]	; (8002734 <HAL_DMA_Abort_IT+0x1e0>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d04f      	beq.n	800264c <HAL_DMA_Abort_IT+0xf8>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a61      	ldr	r2, [pc, #388]	; (8002738 <HAL_DMA_Abort_IT+0x1e4>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d048      	beq.n	8002648 <HAL_DMA_Abort_IT+0xf4>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a60      	ldr	r2, [pc, #384]	; (800273c <HAL_DMA_Abort_IT+0x1e8>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d040      	beq.n	8002642 <HAL_DMA_Abort_IT+0xee>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a5e      	ldr	r2, [pc, #376]	; (8002740 <HAL_DMA_Abort_IT+0x1ec>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d038      	beq.n	800263c <HAL_DMA_Abort_IT+0xe8>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a5d      	ldr	r2, [pc, #372]	; (8002744 <HAL_DMA_Abort_IT+0x1f0>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d030      	beq.n	8002636 <HAL_DMA_Abort_IT+0xe2>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a5b      	ldr	r2, [pc, #364]	; (8002748 <HAL_DMA_Abort_IT+0x1f4>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d028      	beq.n	8002630 <HAL_DMA_Abort_IT+0xdc>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a53      	ldr	r2, [pc, #332]	; (8002730 <HAL_DMA_Abort_IT+0x1dc>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d020      	beq.n	800262a <HAL_DMA_Abort_IT+0xd6>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a57      	ldr	r2, [pc, #348]	; (800274c <HAL_DMA_Abort_IT+0x1f8>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d019      	beq.n	8002626 <HAL_DMA_Abort_IT+0xd2>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a56      	ldr	r2, [pc, #344]	; (8002750 <HAL_DMA_Abort_IT+0x1fc>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d012      	beq.n	8002622 <HAL_DMA_Abort_IT+0xce>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a54      	ldr	r2, [pc, #336]	; (8002754 <HAL_DMA_Abort_IT+0x200>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d00a      	beq.n	800261c <HAL_DMA_Abort_IT+0xc8>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a53      	ldr	r2, [pc, #332]	; (8002758 <HAL_DMA_Abort_IT+0x204>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d102      	bne.n	8002616 <HAL_DMA_Abort_IT+0xc2>
 8002610:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002614:	e01b      	b.n	800264e <HAL_DMA_Abort_IT+0xfa>
 8002616:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800261a:	e018      	b.n	800264e <HAL_DMA_Abort_IT+0xfa>
 800261c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002620:	e015      	b.n	800264e <HAL_DMA_Abort_IT+0xfa>
 8002622:	2310      	movs	r3, #16
 8002624:	e013      	b.n	800264e <HAL_DMA_Abort_IT+0xfa>
 8002626:	2301      	movs	r3, #1
 8002628:	e011      	b.n	800264e <HAL_DMA_Abort_IT+0xfa>
 800262a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800262e:	e00e      	b.n	800264e <HAL_DMA_Abort_IT+0xfa>
 8002630:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002634:	e00b      	b.n	800264e <HAL_DMA_Abort_IT+0xfa>
 8002636:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800263a:	e008      	b.n	800264e <HAL_DMA_Abort_IT+0xfa>
 800263c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002640:	e005      	b.n	800264e <HAL_DMA_Abort_IT+0xfa>
 8002642:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002646:	e002      	b.n	800264e <HAL_DMA_Abort_IT+0xfa>
 8002648:	2310      	movs	r3, #16
 800264a:	e000      	b.n	800264e <HAL_DMA_Abort_IT+0xfa>
 800264c:	2301      	movs	r3, #1
 800264e:	4a43      	ldr	r2, [pc, #268]	; (800275c <HAL_DMA_Abort_IT+0x208>)
 8002650:	6053      	str	r3, [r2, #4]
 8002652:	e057      	b.n	8002704 <HAL_DMA_Abort_IT+0x1b0>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a36      	ldr	r2, [pc, #216]	; (8002734 <HAL_DMA_Abort_IT+0x1e0>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d04f      	beq.n	80026fe <HAL_DMA_Abort_IT+0x1aa>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a35      	ldr	r2, [pc, #212]	; (8002738 <HAL_DMA_Abort_IT+0x1e4>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d048      	beq.n	80026fa <HAL_DMA_Abort_IT+0x1a6>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a33      	ldr	r2, [pc, #204]	; (800273c <HAL_DMA_Abort_IT+0x1e8>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d040      	beq.n	80026f4 <HAL_DMA_Abort_IT+0x1a0>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a32      	ldr	r2, [pc, #200]	; (8002740 <HAL_DMA_Abort_IT+0x1ec>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d038      	beq.n	80026ee <HAL_DMA_Abort_IT+0x19a>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a30      	ldr	r2, [pc, #192]	; (8002744 <HAL_DMA_Abort_IT+0x1f0>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d030      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x194>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a2f      	ldr	r2, [pc, #188]	; (8002748 <HAL_DMA_Abort_IT+0x1f4>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d028      	beq.n	80026e2 <HAL_DMA_Abort_IT+0x18e>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a26      	ldr	r2, [pc, #152]	; (8002730 <HAL_DMA_Abort_IT+0x1dc>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d020      	beq.n	80026dc <HAL_DMA_Abort_IT+0x188>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a2b      	ldr	r2, [pc, #172]	; (800274c <HAL_DMA_Abort_IT+0x1f8>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d019      	beq.n	80026d8 <HAL_DMA_Abort_IT+0x184>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a29      	ldr	r2, [pc, #164]	; (8002750 <HAL_DMA_Abort_IT+0x1fc>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d012      	beq.n	80026d4 <HAL_DMA_Abort_IT+0x180>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a28      	ldr	r2, [pc, #160]	; (8002754 <HAL_DMA_Abort_IT+0x200>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d00a      	beq.n	80026ce <HAL_DMA_Abort_IT+0x17a>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a26      	ldr	r2, [pc, #152]	; (8002758 <HAL_DMA_Abort_IT+0x204>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d102      	bne.n	80026c8 <HAL_DMA_Abort_IT+0x174>
 80026c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026c6:	e01b      	b.n	8002700 <HAL_DMA_Abort_IT+0x1ac>
 80026c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026cc:	e018      	b.n	8002700 <HAL_DMA_Abort_IT+0x1ac>
 80026ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026d2:	e015      	b.n	8002700 <HAL_DMA_Abort_IT+0x1ac>
 80026d4:	2310      	movs	r3, #16
 80026d6:	e013      	b.n	8002700 <HAL_DMA_Abort_IT+0x1ac>
 80026d8:	2301      	movs	r3, #1
 80026da:	e011      	b.n	8002700 <HAL_DMA_Abort_IT+0x1ac>
 80026dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80026e0:	e00e      	b.n	8002700 <HAL_DMA_Abort_IT+0x1ac>
 80026e2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80026e6:	e00b      	b.n	8002700 <HAL_DMA_Abort_IT+0x1ac>
 80026e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026ec:	e008      	b.n	8002700 <HAL_DMA_Abort_IT+0x1ac>
 80026ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026f2:	e005      	b.n	8002700 <HAL_DMA_Abort_IT+0x1ac>
 80026f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026f8:	e002      	b.n	8002700 <HAL_DMA_Abort_IT+0x1ac>
 80026fa:	2310      	movs	r3, #16
 80026fc:	e000      	b.n	8002700 <HAL_DMA_Abort_IT+0x1ac>
 80026fe:	2301      	movs	r3, #1
 8002700:	4a17      	ldr	r2, [pc, #92]	; (8002760 <HAL_DMA_Abort_IT+0x20c>)
 8002702:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2201      	movs	r2, #1
 8002708:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2200      	movs	r2, #0
 8002710:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002718:	2b00      	cmp	r3, #0
 800271a:	d003      	beq.n	8002724 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002720:	6878      	ldr	r0, [r7, #4]
 8002722:	4798      	blx	r3
    } 
  }
  return status;
 8002724:	7bfb      	ldrb	r3, [r7, #15]
}
 8002726:	4618      	mov	r0, r3
 8002728:	3710      	adds	r7, #16
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	40020080 	.word	0x40020080
 8002734:	40020008 	.word	0x40020008
 8002738:	4002001c 	.word	0x4002001c
 800273c:	40020030 	.word	0x40020030
 8002740:	40020044 	.word	0x40020044
 8002744:	40020058 	.word	0x40020058
 8002748:	4002006c 	.word	0x4002006c
 800274c:	40020408 	.word	0x40020408
 8002750:	4002041c 	.word	0x4002041c
 8002754:	40020430 	.word	0x40020430
 8002758:	40020444 	.word	0x40020444
 800275c:	40020400 	.word	0x40020400
 8002760:	40020000 	.word	0x40020000

08002764 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b084      	sub	sp, #16
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002780:	2204      	movs	r2, #4
 8002782:	409a      	lsls	r2, r3
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	4013      	ands	r3, r2
 8002788:	2b00      	cmp	r3, #0
 800278a:	f000 80d6 	beq.w	800293a <HAL_DMA_IRQHandler+0x1d6>
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	f003 0304 	and.w	r3, r3, #4
 8002794:	2b00      	cmp	r3, #0
 8002796:	f000 80d0 	beq.w	800293a <HAL_DMA_IRQHandler+0x1d6>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 0320 	and.w	r3, r3, #32
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d107      	bne.n	80027b8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f022 0204 	bic.w	r2, r2, #4
 80027b6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	461a      	mov	r2, r3
 80027be:	4b9b      	ldr	r3, [pc, #620]	; (8002a2c <HAL_DMA_IRQHandler+0x2c8>)
 80027c0:	429a      	cmp	r2, r3
 80027c2:	d958      	bls.n	8002876 <HAL_DMA_IRQHandler+0x112>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a99      	ldr	r2, [pc, #612]	; (8002a30 <HAL_DMA_IRQHandler+0x2cc>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d04f      	beq.n	800286e <HAL_DMA_IRQHandler+0x10a>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a98      	ldr	r2, [pc, #608]	; (8002a34 <HAL_DMA_IRQHandler+0x2d0>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d048      	beq.n	800286a <HAL_DMA_IRQHandler+0x106>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a96      	ldr	r2, [pc, #600]	; (8002a38 <HAL_DMA_IRQHandler+0x2d4>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d040      	beq.n	8002864 <HAL_DMA_IRQHandler+0x100>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a95      	ldr	r2, [pc, #596]	; (8002a3c <HAL_DMA_IRQHandler+0x2d8>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d038      	beq.n	800285e <HAL_DMA_IRQHandler+0xfa>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a93      	ldr	r2, [pc, #588]	; (8002a40 <HAL_DMA_IRQHandler+0x2dc>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d030      	beq.n	8002858 <HAL_DMA_IRQHandler+0xf4>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a92      	ldr	r2, [pc, #584]	; (8002a44 <HAL_DMA_IRQHandler+0x2e0>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d028      	beq.n	8002852 <HAL_DMA_IRQHandler+0xee>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a89      	ldr	r2, [pc, #548]	; (8002a2c <HAL_DMA_IRQHandler+0x2c8>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d020      	beq.n	800284c <HAL_DMA_IRQHandler+0xe8>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a8e      	ldr	r2, [pc, #568]	; (8002a48 <HAL_DMA_IRQHandler+0x2e4>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d019      	beq.n	8002848 <HAL_DMA_IRQHandler+0xe4>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a8c      	ldr	r2, [pc, #560]	; (8002a4c <HAL_DMA_IRQHandler+0x2e8>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d012      	beq.n	8002844 <HAL_DMA_IRQHandler+0xe0>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a8b      	ldr	r2, [pc, #556]	; (8002a50 <HAL_DMA_IRQHandler+0x2ec>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d00a      	beq.n	800283e <HAL_DMA_IRQHandler+0xda>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a89      	ldr	r2, [pc, #548]	; (8002a54 <HAL_DMA_IRQHandler+0x2f0>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d102      	bne.n	8002838 <HAL_DMA_IRQHandler+0xd4>
 8002832:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002836:	e01b      	b.n	8002870 <HAL_DMA_IRQHandler+0x10c>
 8002838:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800283c:	e018      	b.n	8002870 <HAL_DMA_IRQHandler+0x10c>
 800283e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002842:	e015      	b.n	8002870 <HAL_DMA_IRQHandler+0x10c>
 8002844:	2340      	movs	r3, #64	; 0x40
 8002846:	e013      	b.n	8002870 <HAL_DMA_IRQHandler+0x10c>
 8002848:	2304      	movs	r3, #4
 800284a:	e011      	b.n	8002870 <HAL_DMA_IRQHandler+0x10c>
 800284c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002850:	e00e      	b.n	8002870 <HAL_DMA_IRQHandler+0x10c>
 8002852:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002856:	e00b      	b.n	8002870 <HAL_DMA_IRQHandler+0x10c>
 8002858:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800285c:	e008      	b.n	8002870 <HAL_DMA_IRQHandler+0x10c>
 800285e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002862:	e005      	b.n	8002870 <HAL_DMA_IRQHandler+0x10c>
 8002864:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002868:	e002      	b.n	8002870 <HAL_DMA_IRQHandler+0x10c>
 800286a:	2340      	movs	r3, #64	; 0x40
 800286c:	e000      	b.n	8002870 <HAL_DMA_IRQHandler+0x10c>
 800286e:	2304      	movs	r3, #4
 8002870:	4a79      	ldr	r2, [pc, #484]	; (8002a58 <HAL_DMA_IRQHandler+0x2f4>)
 8002872:	6053      	str	r3, [r2, #4]
 8002874:	e057      	b.n	8002926 <HAL_DMA_IRQHandler+0x1c2>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a6d      	ldr	r2, [pc, #436]	; (8002a30 <HAL_DMA_IRQHandler+0x2cc>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d04f      	beq.n	8002920 <HAL_DMA_IRQHandler+0x1bc>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a6b      	ldr	r2, [pc, #428]	; (8002a34 <HAL_DMA_IRQHandler+0x2d0>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d048      	beq.n	800291c <HAL_DMA_IRQHandler+0x1b8>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a6a      	ldr	r2, [pc, #424]	; (8002a38 <HAL_DMA_IRQHandler+0x2d4>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d040      	beq.n	8002916 <HAL_DMA_IRQHandler+0x1b2>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a68      	ldr	r2, [pc, #416]	; (8002a3c <HAL_DMA_IRQHandler+0x2d8>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d038      	beq.n	8002910 <HAL_DMA_IRQHandler+0x1ac>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a67      	ldr	r2, [pc, #412]	; (8002a40 <HAL_DMA_IRQHandler+0x2dc>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d030      	beq.n	800290a <HAL_DMA_IRQHandler+0x1a6>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a65      	ldr	r2, [pc, #404]	; (8002a44 <HAL_DMA_IRQHandler+0x2e0>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d028      	beq.n	8002904 <HAL_DMA_IRQHandler+0x1a0>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a5d      	ldr	r2, [pc, #372]	; (8002a2c <HAL_DMA_IRQHandler+0x2c8>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d020      	beq.n	80028fe <HAL_DMA_IRQHandler+0x19a>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a61      	ldr	r2, [pc, #388]	; (8002a48 <HAL_DMA_IRQHandler+0x2e4>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d019      	beq.n	80028fa <HAL_DMA_IRQHandler+0x196>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a60      	ldr	r2, [pc, #384]	; (8002a4c <HAL_DMA_IRQHandler+0x2e8>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d012      	beq.n	80028f6 <HAL_DMA_IRQHandler+0x192>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a5e      	ldr	r2, [pc, #376]	; (8002a50 <HAL_DMA_IRQHandler+0x2ec>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d00a      	beq.n	80028f0 <HAL_DMA_IRQHandler+0x18c>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a5d      	ldr	r2, [pc, #372]	; (8002a54 <HAL_DMA_IRQHandler+0x2f0>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d102      	bne.n	80028ea <HAL_DMA_IRQHandler+0x186>
 80028e4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80028e8:	e01b      	b.n	8002922 <HAL_DMA_IRQHandler+0x1be>
 80028ea:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80028ee:	e018      	b.n	8002922 <HAL_DMA_IRQHandler+0x1be>
 80028f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028f4:	e015      	b.n	8002922 <HAL_DMA_IRQHandler+0x1be>
 80028f6:	2340      	movs	r3, #64	; 0x40
 80028f8:	e013      	b.n	8002922 <HAL_DMA_IRQHandler+0x1be>
 80028fa:	2304      	movs	r3, #4
 80028fc:	e011      	b.n	8002922 <HAL_DMA_IRQHandler+0x1be>
 80028fe:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002902:	e00e      	b.n	8002922 <HAL_DMA_IRQHandler+0x1be>
 8002904:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002908:	e00b      	b.n	8002922 <HAL_DMA_IRQHandler+0x1be>
 800290a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800290e:	e008      	b.n	8002922 <HAL_DMA_IRQHandler+0x1be>
 8002910:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002914:	e005      	b.n	8002922 <HAL_DMA_IRQHandler+0x1be>
 8002916:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800291a:	e002      	b.n	8002922 <HAL_DMA_IRQHandler+0x1be>
 800291c:	2340      	movs	r3, #64	; 0x40
 800291e:	e000      	b.n	8002922 <HAL_DMA_IRQHandler+0x1be>
 8002920:	2304      	movs	r3, #4
 8002922:	4a4e      	ldr	r2, [pc, #312]	; (8002a5c <HAL_DMA_IRQHandler+0x2f8>)
 8002924:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800292a:	2b00      	cmp	r3, #0
 800292c:	f000 8136 	beq.w	8002b9c <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002934:	6878      	ldr	r0, [r7, #4]
 8002936:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002938:	e130      	b.n	8002b9c <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800293e:	2202      	movs	r2, #2
 8002940:	409a      	lsls	r2, r3
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	4013      	ands	r3, r2
 8002946:	2b00      	cmp	r3, #0
 8002948:	f000 80f8 	beq.w	8002b3c <HAL_DMA_IRQHandler+0x3d8>
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	f003 0302 	and.w	r3, r3, #2
 8002952:	2b00      	cmp	r3, #0
 8002954:	f000 80f2 	beq.w	8002b3c <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f003 0320 	and.w	r3, r3, #32
 8002962:	2b00      	cmp	r3, #0
 8002964:	d10b      	bne.n	800297e <HAL_DMA_IRQHandler+0x21a>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f022 020a 	bic.w	r2, r2, #10
 8002974:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2201      	movs	r2, #1
 800297a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	461a      	mov	r2, r3
 8002984:	4b29      	ldr	r3, [pc, #164]	; (8002a2c <HAL_DMA_IRQHandler+0x2c8>)
 8002986:	429a      	cmp	r2, r3
 8002988:	d973      	bls.n	8002a72 <HAL_DMA_IRQHandler+0x30e>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a28      	ldr	r2, [pc, #160]	; (8002a30 <HAL_DMA_IRQHandler+0x2cc>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d06a      	beq.n	8002a6a <HAL_DMA_IRQHandler+0x306>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a26      	ldr	r2, [pc, #152]	; (8002a34 <HAL_DMA_IRQHandler+0x2d0>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d063      	beq.n	8002a66 <HAL_DMA_IRQHandler+0x302>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a25      	ldr	r2, [pc, #148]	; (8002a38 <HAL_DMA_IRQHandler+0x2d4>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d05b      	beq.n	8002a60 <HAL_DMA_IRQHandler+0x2fc>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a23      	ldr	r2, [pc, #140]	; (8002a3c <HAL_DMA_IRQHandler+0x2d8>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d038      	beq.n	8002a24 <HAL_DMA_IRQHandler+0x2c0>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a22      	ldr	r2, [pc, #136]	; (8002a40 <HAL_DMA_IRQHandler+0x2dc>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d030      	beq.n	8002a1e <HAL_DMA_IRQHandler+0x2ba>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a20      	ldr	r2, [pc, #128]	; (8002a44 <HAL_DMA_IRQHandler+0x2e0>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d028      	beq.n	8002a18 <HAL_DMA_IRQHandler+0x2b4>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a18      	ldr	r2, [pc, #96]	; (8002a2c <HAL_DMA_IRQHandler+0x2c8>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d020      	beq.n	8002a12 <HAL_DMA_IRQHandler+0x2ae>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a1c      	ldr	r2, [pc, #112]	; (8002a48 <HAL_DMA_IRQHandler+0x2e4>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d019      	beq.n	8002a0e <HAL_DMA_IRQHandler+0x2aa>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a1b      	ldr	r2, [pc, #108]	; (8002a4c <HAL_DMA_IRQHandler+0x2e8>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d012      	beq.n	8002a0a <HAL_DMA_IRQHandler+0x2a6>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a19      	ldr	r2, [pc, #100]	; (8002a50 <HAL_DMA_IRQHandler+0x2ec>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d00a      	beq.n	8002a04 <HAL_DMA_IRQHandler+0x2a0>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a18      	ldr	r2, [pc, #96]	; (8002a54 <HAL_DMA_IRQHandler+0x2f0>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d102      	bne.n	80029fe <HAL_DMA_IRQHandler+0x29a>
 80029f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80029fc:	e036      	b.n	8002a6c <HAL_DMA_IRQHandler+0x308>
 80029fe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a02:	e033      	b.n	8002a6c <HAL_DMA_IRQHandler+0x308>
 8002a04:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a08:	e030      	b.n	8002a6c <HAL_DMA_IRQHandler+0x308>
 8002a0a:	2320      	movs	r3, #32
 8002a0c:	e02e      	b.n	8002a6c <HAL_DMA_IRQHandler+0x308>
 8002a0e:	2302      	movs	r3, #2
 8002a10:	e02c      	b.n	8002a6c <HAL_DMA_IRQHandler+0x308>
 8002a12:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a16:	e029      	b.n	8002a6c <HAL_DMA_IRQHandler+0x308>
 8002a18:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002a1c:	e026      	b.n	8002a6c <HAL_DMA_IRQHandler+0x308>
 8002a1e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a22:	e023      	b.n	8002a6c <HAL_DMA_IRQHandler+0x308>
 8002a24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a28:	e020      	b.n	8002a6c <HAL_DMA_IRQHandler+0x308>
 8002a2a:	bf00      	nop
 8002a2c:	40020080 	.word	0x40020080
 8002a30:	40020008 	.word	0x40020008
 8002a34:	4002001c 	.word	0x4002001c
 8002a38:	40020030 	.word	0x40020030
 8002a3c:	40020044 	.word	0x40020044
 8002a40:	40020058 	.word	0x40020058
 8002a44:	4002006c 	.word	0x4002006c
 8002a48:	40020408 	.word	0x40020408
 8002a4c:	4002041c 	.word	0x4002041c
 8002a50:	40020430 	.word	0x40020430
 8002a54:	40020444 	.word	0x40020444
 8002a58:	40020400 	.word	0x40020400
 8002a5c:	40020000 	.word	0x40020000
 8002a60:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a64:	e002      	b.n	8002a6c <HAL_DMA_IRQHandler+0x308>
 8002a66:	2320      	movs	r3, #32
 8002a68:	e000      	b.n	8002a6c <HAL_DMA_IRQHandler+0x308>
 8002a6a:	2302      	movs	r3, #2
 8002a6c:	4a4e      	ldr	r2, [pc, #312]	; (8002ba8 <HAL_DMA_IRQHandler+0x444>)
 8002a6e:	6053      	str	r3, [r2, #4]
 8002a70:	e057      	b.n	8002b22 <HAL_DMA_IRQHandler+0x3be>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a4d      	ldr	r2, [pc, #308]	; (8002bac <HAL_DMA_IRQHandler+0x448>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d04f      	beq.n	8002b1c <HAL_DMA_IRQHandler+0x3b8>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a4b      	ldr	r2, [pc, #300]	; (8002bb0 <HAL_DMA_IRQHandler+0x44c>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d048      	beq.n	8002b18 <HAL_DMA_IRQHandler+0x3b4>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a4a      	ldr	r2, [pc, #296]	; (8002bb4 <HAL_DMA_IRQHandler+0x450>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d040      	beq.n	8002b12 <HAL_DMA_IRQHandler+0x3ae>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a48      	ldr	r2, [pc, #288]	; (8002bb8 <HAL_DMA_IRQHandler+0x454>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d038      	beq.n	8002b0c <HAL_DMA_IRQHandler+0x3a8>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a47      	ldr	r2, [pc, #284]	; (8002bbc <HAL_DMA_IRQHandler+0x458>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d030      	beq.n	8002b06 <HAL_DMA_IRQHandler+0x3a2>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a45      	ldr	r2, [pc, #276]	; (8002bc0 <HAL_DMA_IRQHandler+0x45c>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d028      	beq.n	8002b00 <HAL_DMA_IRQHandler+0x39c>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a44      	ldr	r2, [pc, #272]	; (8002bc4 <HAL_DMA_IRQHandler+0x460>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d020      	beq.n	8002afa <HAL_DMA_IRQHandler+0x396>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a42      	ldr	r2, [pc, #264]	; (8002bc8 <HAL_DMA_IRQHandler+0x464>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d019      	beq.n	8002af6 <HAL_DMA_IRQHandler+0x392>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a41      	ldr	r2, [pc, #260]	; (8002bcc <HAL_DMA_IRQHandler+0x468>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d012      	beq.n	8002af2 <HAL_DMA_IRQHandler+0x38e>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a3f      	ldr	r2, [pc, #252]	; (8002bd0 <HAL_DMA_IRQHandler+0x46c>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d00a      	beq.n	8002aec <HAL_DMA_IRQHandler+0x388>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a3e      	ldr	r2, [pc, #248]	; (8002bd4 <HAL_DMA_IRQHandler+0x470>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d102      	bne.n	8002ae6 <HAL_DMA_IRQHandler+0x382>
 8002ae0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ae4:	e01b      	b.n	8002b1e <HAL_DMA_IRQHandler+0x3ba>
 8002ae6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002aea:	e018      	b.n	8002b1e <HAL_DMA_IRQHandler+0x3ba>
 8002aec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002af0:	e015      	b.n	8002b1e <HAL_DMA_IRQHandler+0x3ba>
 8002af2:	2320      	movs	r3, #32
 8002af4:	e013      	b.n	8002b1e <HAL_DMA_IRQHandler+0x3ba>
 8002af6:	2302      	movs	r3, #2
 8002af8:	e011      	b.n	8002b1e <HAL_DMA_IRQHandler+0x3ba>
 8002afa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002afe:	e00e      	b.n	8002b1e <HAL_DMA_IRQHandler+0x3ba>
 8002b00:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002b04:	e00b      	b.n	8002b1e <HAL_DMA_IRQHandler+0x3ba>
 8002b06:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b0a:	e008      	b.n	8002b1e <HAL_DMA_IRQHandler+0x3ba>
 8002b0c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002b10:	e005      	b.n	8002b1e <HAL_DMA_IRQHandler+0x3ba>
 8002b12:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b16:	e002      	b.n	8002b1e <HAL_DMA_IRQHandler+0x3ba>
 8002b18:	2320      	movs	r3, #32
 8002b1a:	e000      	b.n	8002b1e <HAL_DMA_IRQHandler+0x3ba>
 8002b1c:	2302      	movs	r3, #2
 8002b1e:	4a2e      	ldr	r2, [pc, #184]	; (8002bd8 <HAL_DMA_IRQHandler+0x474>)
 8002b20:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2200      	movs	r2, #0
 8002b26:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d034      	beq.n	8002b9c <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002b3a:	e02f      	b.n	8002b9c <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b40:	2208      	movs	r2, #8
 8002b42:	409a      	lsls	r2, r3
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	4013      	ands	r3, r2
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d028      	beq.n	8002b9e <HAL_DMA_IRQHandler+0x43a>
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	f003 0308 	and.w	r3, r3, #8
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d023      	beq.n	8002b9e <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f022 020e 	bic.w	r2, r2, #14
 8002b64:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b6e:	2101      	movs	r1, #1
 8002b70:	fa01 f202 	lsl.w	r2, r1, r2
 8002b74:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2201      	movs	r2, #1
 8002b80:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2200      	movs	r2, #0
 8002b88:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d004      	beq.n	8002b9e <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	4798      	blx	r3
    }
  }
  return;
 8002b9c:	bf00      	nop
 8002b9e:	bf00      	nop
}
 8002ba0:	3710      	adds	r7, #16
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	40020400 	.word	0x40020400
 8002bac:	40020008 	.word	0x40020008
 8002bb0:	4002001c 	.word	0x4002001c
 8002bb4:	40020030 	.word	0x40020030
 8002bb8:	40020044 	.word	0x40020044
 8002bbc:	40020058 	.word	0x40020058
 8002bc0:	4002006c 	.word	0x4002006c
 8002bc4:	40020080 	.word	0x40020080
 8002bc8:	40020408 	.word	0x40020408
 8002bcc:	4002041c 	.word	0x4002041c
 8002bd0:	40020430 	.word	0x40020430
 8002bd4:	40020444 	.word	0x40020444
 8002bd8:	40020000 	.word	0x40020000

08002bdc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b085      	sub	sp, #20
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	60f8      	str	r0, [r7, #12]
 8002be4:	60b9      	str	r1, [r7, #8]
 8002be6:	607a      	str	r2, [r7, #4]
 8002be8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bf2:	2101      	movs	r1, #1
 8002bf4:	fa01 f202 	lsl.w	r2, r1, r2
 8002bf8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	683a      	ldr	r2, [r7, #0]
 8002c00:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	2b10      	cmp	r3, #16
 8002c08:	d108      	bne.n	8002c1c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	687a      	ldr	r2, [r7, #4]
 8002c10:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	68ba      	ldr	r2, [r7, #8]
 8002c18:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002c1a:	e007      	b.n	8002c2c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	68ba      	ldr	r2, [r7, #8]
 8002c22:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	687a      	ldr	r2, [r7, #4]
 8002c2a:	60da      	str	r2, [r3, #12]
}
 8002c2c:	bf00      	nop
 8002c2e:	3714      	adds	r7, #20
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bc80      	pop	{r7}
 8002c34:	4770      	bx	lr
	...

08002c38 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b08b      	sub	sp, #44	; 0x2c
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
 8002c40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c42:	2300      	movs	r3, #0
 8002c44:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002c46:	2300      	movs	r3, #0
 8002c48:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c4a:	e179      	b.n	8002f40 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c50:	fa02 f303 	lsl.w	r3, r2, r3
 8002c54:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	69fa      	ldr	r2, [r7, #28]
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002c60:	69ba      	ldr	r2, [r7, #24]
 8002c62:	69fb      	ldr	r3, [r7, #28]
 8002c64:	429a      	cmp	r2, r3
 8002c66:	f040 8168 	bne.w	8002f3a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	4aa0      	ldr	r2, [pc, #640]	; (8002ef0 <HAL_GPIO_Init+0x2b8>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d05e      	beq.n	8002d32 <HAL_GPIO_Init+0xfa>
 8002c74:	4a9e      	ldr	r2, [pc, #632]	; (8002ef0 <HAL_GPIO_Init+0x2b8>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d875      	bhi.n	8002d66 <HAL_GPIO_Init+0x12e>
 8002c7a:	4a9e      	ldr	r2, [pc, #632]	; (8002ef4 <HAL_GPIO_Init+0x2bc>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d058      	beq.n	8002d32 <HAL_GPIO_Init+0xfa>
 8002c80:	4a9c      	ldr	r2, [pc, #624]	; (8002ef4 <HAL_GPIO_Init+0x2bc>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d86f      	bhi.n	8002d66 <HAL_GPIO_Init+0x12e>
 8002c86:	4a9c      	ldr	r2, [pc, #624]	; (8002ef8 <HAL_GPIO_Init+0x2c0>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d052      	beq.n	8002d32 <HAL_GPIO_Init+0xfa>
 8002c8c:	4a9a      	ldr	r2, [pc, #616]	; (8002ef8 <HAL_GPIO_Init+0x2c0>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d869      	bhi.n	8002d66 <HAL_GPIO_Init+0x12e>
 8002c92:	4a9a      	ldr	r2, [pc, #616]	; (8002efc <HAL_GPIO_Init+0x2c4>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d04c      	beq.n	8002d32 <HAL_GPIO_Init+0xfa>
 8002c98:	4a98      	ldr	r2, [pc, #608]	; (8002efc <HAL_GPIO_Init+0x2c4>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d863      	bhi.n	8002d66 <HAL_GPIO_Init+0x12e>
 8002c9e:	4a98      	ldr	r2, [pc, #608]	; (8002f00 <HAL_GPIO_Init+0x2c8>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d046      	beq.n	8002d32 <HAL_GPIO_Init+0xfa>
 8002ca4:	4a96      	ldr	r2, [pc, #600]	; (8002f00 <HAL_GPIO_Init+0x2c8>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d85d      	bhi.n	8002d66 <HAL_GPIO_Init+0x12e>
 8002caa:	2b12      	cmp	r3, #18
 8002cac:	d82a      	bhi.n	8002d04 <HAL_GPIO_Init+0xcc>
 8002cae:	2b12      	cmp	r3, #18
 8002cb0:	d859      	bhi.n	8002d66 <HAL_GPIO_Init+0x12e>
 8002cb2:	a201      	add	r2, pc, #4	; (adr r2, 8002cb8 <HAL_GPIO_Init+0x80>)
 8002cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cb8:	08002d33 	.word	0x08002d33
 8002cbc:	08002d0d 	.word	0x08002d0d
 8002cc0:	08002d1f 	.word	0x08002d1f
 8002cc4:	08002d61 	.word	0x08002d61
 8002cc8:	08002d67 	.word	0x08002d67
 8002ccc:	08002d67 	.word	0x08002d67
 8002cd0:	08002d67 	.word	0x08002d67
 8002cd4:	08002d67 	.word	0x08002d67
 8002cd8:	08002d67 	.word	0x08002d67
 8002cdc:	08002d67 	.word	0x08002d67
 8002ce0:	08002d67 	.word	0x08002d67
 8002ce4:	08002d67 	.word	0x08002d67
 8002ce8:	08002d67 	.word	0x08002d67
 8002cec:	08002d67 	.word	0x08002d67
 8002cf0:	08002d67 	.word	0x08002d67
 8002cf4:	08002d67 	.word	0x08002d67
 8002cf8:	08002d67 	.word	0x08002d67
 8002cfc:	08002d15 	.word	0x08002d15
 8002d00:	08002d29 	.word	0x08002d29
 8002d04:	4a7f      	ldr	r2, [pc, #508]	; (8002f04 <HAL_GPIO_Init+0x2cc>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d013      	beq.n	8002d32 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002d0a:	e02c      	b.n	8002d66 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	623b      	str	r3, [r7, #32]
          break;
 8002d12:	e029      	b.n	8002d68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	3304      	adds	r3, #4
 8002d1a:	623b      	str	r3, [r7, #32]
          break;
 8002d1c:	e024      	b.n	8002d68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	68db      	ldr	r3, [r3, #12]
 8002d22:	3308      	adds	r3, #8
 8002d24:	623b      	str	r3, [r7, #32]
          break;
 8002d26:	e01f      	b.n	8002d68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	68db      	ldr	r3, [r3, #12]
 8002d2c:	330c      	adds	r3, #12
 8002d2e:	623b      	str	r3, [r7, #32]
          break;
 8002d30:	e01a      	b.n	8002d68 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d102      	bne.n	8002d40 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002d3a:	2304      	movs	r3, #4
 8002d3c:	623b      	str	r3, [r7, #32]
          break;
 8002d3e:	e013      	b.n	8002d68 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	2b01      	cmp	r3, #1
 8002d46:	d105      	bne.n	8002d54 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d48:	2308      	movs	r3, #8
 8002d4a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	69fa      	ldr	r2, [r7, #28]
 8002d50:	611a      	str	r2, [r3, #16]
          break;
 8002d52:	e009      	b.n	8002d68 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d54:	2308      	movs	r3, #8
 8002d56:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	69fa      	ldr	r2, [r7, #28]
 8002d5c:	615a      	str	r2, [r3, #20]
          break;
 8002d5e:	e003      	b.n	8002d68 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002d60:	2300      	movs	r3, #0
 8002d62:	623b      	str	r3, [r7, #32]
          break;
 8002d64:	e000      	b.n	8002d68 <HAL_GPIO_Init+0x130>
          break;
 8002d66:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002d68:	69bb      	ldr	r3, [r7, #24]
 8002d6a:	2bff      	cmp	r3, #255	; 0xff
 8002d6c:	d801      	bhi.n	8002d72 <HAL_GPIO_Init+0x13a>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	e001      	b.n	8002d76 <HAL_GPIO_Init+0x13e>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	3304      	adds	r3, #4
 8002d76:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002d78:	69bb      	ldr	r3, [r7, #24]
 8002d7a:	2bff      	cmp	r3, #255	; 0xff
 8002d7c:	d802      	bhi.n	8002d84 <HAL_GPIO_Init+0x14c>
 8002d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d80:	009b      	lsls	r3, r3, #2
 8002d82:	e002      	b.n	8002d8a <HAL_GPIO_Init+0x152>
 8002d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d86:	3b08      	subs	r3, #8
 8002d88:	009b      	lsls	r3, r3, #2
 8002d8a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	210f      	movs	r1, #15
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	fa01 f303 	lsl.w	r3, r1, r3
 8002d98:	43db      	mvns	r3, r3
 8002d9a:	401a      	ands	r2, r3
 8002d9c:	6a39      	ldr	r1, [r7, #32]
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	fa01 f303 	lsl.w	r3, r1, r3
 8002da4:	431a      	orrs	r2, r3
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	f000 80c1 	beq.w	8002f3a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002db8:	4b53      	ldr	r3, [pc, #332]	; (8002f08 <HAL_GPIO_Init+0x2d0>)
 8002dba:	699b      	ldr	r3, [r3, #24]
 8002dbc:	4a52      	ldr	r2, [pc, #328]	; (8002f08 <HAL_GPIO_Init+0x2d0>)
 8002dbe:	f043 0301 	orr.w	r3, r3, #1
 8002dc2:	6193      	str	r3, [r2, #24]
 8002dc4:	4b50      	ldr	r3, [pc, #320]	; (8002f08 <HAL_GPIO_Init+0x2d0>)
 8002dc6:	699b      	ldr	r3, [r3, #24]
 8002dc8:	f003 0301 	and.w	r3, r3, #1
 8002dcc:	60bb      	str	r3, [r7, #8]
 8002dce:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002dd0:	4a4e      	ldr	r2, [pc, #312]	; (8002f0c <HAL_GPIO_Init+0x2d4>)
 8002dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd4:	089b      	lsrs	r3, r3, #2
 8002dd6:	3302      	adds	r3, #2
 8002dd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ddc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de0:	f003 0303 	and.w	r3, r3, #3
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	220f      	movs	r2, #15
 8002de8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dec:	43db      	mvns	r3, r3
 8002dee:	68fa      	ldr	r2, [r7, #12]
 8002df0:	4013      	ands	r3, r2
 8002df2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	4a46      	ldr	r2, [pc, #280]	; (8002f10 <HAL_GPIO_Init+0x2d8>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d01f      	beq.n	8002e3c <HAL_GPIO_Init+0x204>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	4a45      	ldr	r2, [pc, #276]	; (8002f14 <HAL_GPIO_Init+0x2dc>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d019      	beq.n	8002e38 <HAL_GPIO_Init+0x200>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	4a44      	ldr	r2, [pc, #272]	; (8002f18 <HAL_GPIO_Init+0x2e0>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d013      	beq.n	8002e34 <HAL_GPIO_Init+0x1fc>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	4a43      	ldr	r2, [pc, #268]	; (8002f1c <HAL_GPIO_Init+0x2e4>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d00d      	beq.n	8002e30 <HAL_GPIO_Init+0x1f8>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	4a42      	ldr	r2, [pc, #264]	; (8002f20 <HAL_GPIO_Init+0x2e8>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d007      	beq.n	8002e2c <HAL_GPIO_Init+0x1f4>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	4a41      	ldr	r2, [pc, #260]	; (8002f24 <HAL_GPIO_Init+0x2ec>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d101      	bne.n	8002e28 <HAL_GPIO_Init+0x1f0>
 8002e24:	2305      	movs	r3, #5
 8002e26:	e00a      	b.n	8002e3e <HAL_GPIO_Init+0x206>
 8002e28:	2306      	movs	r3, #6
 8002e2a:	e008      	b.n	8002e3e <HAL_GPIO_Init+0x206>
 8002e2c:	2304      	movs	r3, #4
 8002e2e:	e006      	b.n	8002e3e <HAL_GPIO_Init+0x206>
 8002e30:	2303      	movs	r3, #3
 8002e32:	e004      	b.n	8002e3e <HAL_GPIO_Init+0x206>
 8002e34:	2302      	movs	r3, #2
 8002e36:	e002      	b.n	8002e3e <HAL_GPIO_Init+0x206>
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e000      	b.n	8002e3e <HAL_GPIO_Init+0x206>
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e40:	f002 0203 	and.w	r2, r2, #3
 8002e44:	0092      	lsls	r2, r2, #2
 8002e46:	4093      	lsls	r3, r2
 8002e48:	68fa      	ldr	r2, [r7, #12]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002e4e:	492f      	ldr	r1, [pc, #188]	; (8002f0c <HAL_GPIO_Init+0x2d4>)
 8002e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e52:	089b      	lsrs	r3, r3, #2
 8002e54:	3302      	adds	r3, #2
 8002e56:	68fa      	ldr	r2, [r7, #12]
 8002e58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d006      	beq.n	8002e76 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002e68:	4b2f      	ldr	r3, [pc, #188]	; (8002f28 <HAL_GPIO_Init+0x2f0>)
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	492e      	ldr	r1, [pc, #184]	; (8002f28 <HAL_GPIO_Init+0x2f0>)
 8002e6e:	69bb      	ldr	r3, [r7, #24]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	600b      	str	r3, [r1, #0]
 8002e74:	e006      	b.n	8002e84 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e76:	4b2c      	ldr	r3, [pc, #176]	; (8002f28 <HAL_GPIO_Init+0x2f0>)
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	69bb      	ldr	r3, [r7, #24]
 8002e7c:	43db      	mvns	r3, r3
 8002e7e:	492a      	ldr	r1, [pc, #168]	; (8002f28 <HAL_GPIO_Init+0x2f0>)
 8002e80:	4013      	ands	r3, r2
 8002e82:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d006      	beq.n	8002e9e <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002e90:	4b25      	ldr	r3, [pc, #148]	; (8002f28 <HAL_GPIO_Init+0x2f0>)
 8002e92:	685a      	ldr	r2, [r3, #4]
 8002e94:	4924      	ldr	r1, [pc, #144]	; (8002f28 <HAL_GPIO_Init+0x2f0>)
 8002e96:	69bb      	ldr	r3, [r7, #24]
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	604b      	str	r3, [r1, #4]
 8002e9c:	e006      	b.n	8002eac <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002e9e:	4b22      	ldr	r3, [pc, #136]	; (8002f28 <HAL_GPIO_Init+0x2f0>)
 8002ea0:	685a      	ldr	r2, [r3, #4]
 8002ea2:	69bb      	ldr	r3, [r7, #24]
 8002ea4:	43db      	mvns	r3, r3
 8002ea6:	4920      	ldr	r1, [pc, #128]	; (8002f28 <HAL_GPIO_Init+0x2f0>)
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d006      	beq.n	8002ec6 <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002eb8:	4b1b      	ldr	r3, [pc, #108]	; (8002f28 <HAL_GPIO_Init+0x2f0>)
 8002eba:	689a      	ldr	r2, [r3, #8]
 8002ebc:	491a      	ldr	r1, [pc, #104]	; (8002f28 <HAL_GPIO_Init+0x2f0>)
 8002ebe:	69bb      	ldr	r3, [r7, #24]
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	608b      	str	r3, [r1, #8]
 8002ec4:	e006      	b.n	8002ed4 <HAL_GPIO_Init+0x29c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002ec6:	4b18      	ldr	r3, [pc, #96]	; (8002f28 <HAL_GPIO_Init+0x2f0>)
 8002ec8:	689a      	ldr	r2, [r3, #8]
 8002eca:	69bb      	ldr	r3, [r7, #24]
 8002ecc:	43db      	mvns	r3, r3
 8002ece:	4916      	ldr	r1, [pc, #88]	; (8002f28 <HAL_GPIO_Init+0x2f0>)
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d025      	beq.n	8002f2c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002ee0:	4b11      	ldr	r3, [pc, #68]	; (8002f28 <HAL_GPIO_Init+0x2f0>)
 8002ee2:	68da      	ldr	r2, [r3, #12]
 8002ee4:	4910      	ldr	r1, [pc, #64]	; (8002f28 <HAL_GPIO_Init+0x2f0>)
 8002ee6:	69bb      	ldr	r3, [r7, #24]
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	60cb      	str	r3, [r1, #12]
 8002eec:	e025      	b.n	8002f3a <HAL_GPIO_Init+0x302>
 8002eee:	bf00      	nop
 8002ef0:	10320000 	.word	0x10320000
 8002ef4:	10310000 	.word	0x10310000
 8002ef8:	10220000 	.word	0x10220000
 8002efc:	10210000 	.word	0x10210000
 8002f00:	10120000 	.word	0x10120000
 8002f04:	10110000 	.word	0x10110000
 8002f08:	40021000 	.word	0x40021000
 8002f0c:	40010000 	.word	0x40010000
 8002f10:	40010800 	.word	0x40010800
 8002f14:	40010c00 	.word	0x40010c00
 8002f18:	40011000 	.word	0x40011000
 8002f1c:	40011400 	.word	0x40011400
 8002f20:	40011800 	.word	0x40011800
 8002f24:	40011c00 	.word	0x40011c00
 8002f28:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002f2c:	4b0b      	ldr	r3, [pc, #44]	; (8002f5c <HAL_GPIO_Init+0x324>)
 8002f2e:	68da      	ldr	r2, [r3, #12]
 8002f30:	69bb      	ldr	r3, [r7, #24]
 8002f32:	43db      	mvns	r3, r3
 8002f34:	4909      	ldr	r1, [pc, #36]	; (8002f5c <HAL_GPIO_Init+0x324>)
 8002f36:	4013      	ands	r3, r2
 8002f38:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f3c:	3301      	adds	r3, #1
 8002f3e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f46:	fa22 f303 	lsr.w	r3, r2, r3
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	f47f ae7e 	bne.w	8002c4c <HAL_GPIO_Init+0x14>
  }
}
 8002f50:	bf00      	nop
 8002f52:	bf00      	nop
 8002f54:	372c      	adds	r7, #44	; 0x2c
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bc80      	pop	{r7}
 8002f5a:	4770      	bx	lr
 8002f5c:	40010400 	.word	0x40010400

08002f60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b085      	sub	sp, #20
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
 8002f68:	460b      	mov	r3, r1
 8002f6a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	689a      	ldr	r2, [r3, #8]
 8002f70:	887b      	ldrh	r3, [r7, #2]
 8002f72:	4013      	ands	r3, r2
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d002      	beq.n	8002f7e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	73fb      	strb	r3, [r7, #15]
 8002f7c:	e001      	b.n	8002f82 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002f82:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3714      	adds	r7, #20
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bc80      	pop	{r7}
 8002f8c:	4770      	bx	lr

08002f8e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f8e:	b480      	push	{r7}
 8002f90:	b083      	sub	sp, #12
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
 8002f96:	460b      	mov	r3, r1
 8002f98:	807b      	strh	r3, [r7, #2]
 8002f9a:	4613      	mov	r3, r2
 8002f9c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002f9e:	787b      	ldrb	r3, [r7, #1]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d003      	beq.n	8002fac <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002fa4:	887a      	ldrh	r2, [r7, #2]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002faa:	e003      	b.n	8002fb4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002fac:	887b      	ldrh	r3, [r7, #2]
 8002fae:	041a      	lsls	r2, r3, #16
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	611a      	str	r2, [r3, #16]
}
 8002fb4:	bf00      	nop
 8002fb6:	370c      	adds	r7, #12
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bc80      	pop	{r7}
 8002fbc:	4770      	bx	lr
	...

08002fc0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d101      	bne.n	8002fd2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e12b      	b.n	800322a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d106      	bne.n	8002fec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f7fe f810 	bl	800100c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2224      	movs	r2, #36	; 0x24
 8002ff0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f022 0201 	bic.w	r2, r2, #1
 8003002:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003012:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003022:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003024:	f001 fcfe 	bl	8004a24 <HAL_RCC_GetPCLK1Freq>
 8003028:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	4a81      	ldr	r2, [pc, #516]	; (8003234 <HAL_I2C_Init+0x274>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d807      	bhi.n	8003044 <HAL_I2C_Init+0x84>
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	4a80      	ldr	r2, [pc, #512]	; (8003238 <HAL_I2C_Init+0x278>)
 8003038:	4293      	cmp	r3, r2
 800303a:	bf94      	ite	ls
 800303c:	2301      	movls	r3, #1
 800303e:	2300      	movhi	r3, #0
 8003040:	b2db      	uxtb	r3, r3
 8003042:	e006      	b.n	8003052 <HAL_I2C_Init+0x92>
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	4a7d      	ldr	r2, [pc, #500]	; (800323c <HAL_I2C_Init+0x27c>)
 8003048:	4293      	cmp	r3, r2
 800304a:	bf94      	ite	ls
 800304c:	2301      	movls	r3, #1
 800304e:	2300      	movhi	r3, #0
 8003050:	b2db      	uxtb	r3, r3
 8003052:	2b00      	cmp	r3, #0
 8003054:	d001      	beq.n	800305a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e0e7      	b.n	800322a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	4a78      	ldr	r2, [pc, #480]	; (8003240 <HAL_I2C_Init+0x280>)
 800305e:	fba2 2303 	umull	r2, r3, r2, r3
 8003062:	0c9b      	lsrs	r3, r3, #18
 8003064:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	68ba      	ldr	r2, [r7, #8]
 8003076:	430a      	orrs	r2, r1
 8003078:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	6a1b      	ldr	r3, [r3, #32]
 8003080:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	4a6a      	ldr	r2, [pc, #424]	; (8003234 <HAL_I2C_Init+0x274>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d802      	bhi.n	8003094 <HAL_I2C_Init+0xd4>
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	3301      	adds	r3, #1
 8003092:	e009      	b.n	80030a8 <HAL_I2C_Init+0xe8>
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800309a:	fb02 f303 	mul.w	r3, r2, r3
 800309e:	4a69      	ldr	r2, [pc, #420]	; (8003244 <HAL_I2C_Init+0x284>)
 80030a0:	fba2 2303 	umull	r2, r3, r2, r3
 80030a4:	099b      	lsrs	r3, r3, #6
 80030a6:	3301      	adds	r3, #1
 80030a8:	687a      	ldr	r2, [r7, #4]
 80030aa:	6812      	ldr	r2, [r2, #0]
 80030ac:	430b      	orrs	r3, r1
 80030ae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	69db      	ldr	r3, [r3, #28]
 80030b6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80030ba:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	495c      	ldr	r1, [pc, #368]	; (8003234 <HAL_I2C_Init+0x274>)
 80030c4:	428b      	cmp	r3, r1
 80030c6:	d819      	bhi.n	80030fc <HAL_I2C_Init+0x13c>
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	1e59      	subs	r1, r3, #1
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	005b      	lsls	r3, r3, #1
 80030d2:	fbb1 f3f3 	udiv	r3, r1, r3
 80030d6:	1c59      	adds	r1, r3, #1
 80030d8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80030dc:	400b      	ands	r3, r1
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d00a      	beq.n	80030f8 <HAL_I2C_Init+0x138>
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	1e59      	subs	r1, r3, #1
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	005b      	lsls	r3, r3, #1
 80030ec:	fbb1 f3f3 	udiv	r3, r1, r3
 80030f0:	3301      	adds	r3, #1
 80030f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030f6:	e051      	b.n	800319c <HAL_I2C_Init+0x1dc>
 80030f8:	2304      	movs	r3, #4
 80030fa:	e04f      	b.n	800319c <HAL_I2C_Init+0x1dc>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d111      	bne.n	8003128 <HAL_I2C_Init+0x168>
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	1e58      	subs	r0, r3, #1
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6859      	ldr	r1, [r3, #4]
 800310c:	460b      	mov	r3, r1
 800310e:	005b      	lsls	r3, r3, #1
 8003110:	440b      	add	r3, r1
 8003112:	fbb0 f3f3 	udiv	r3, r0, r3
 8003116:	3301      	adds	r3, #1
 8003118:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800311c:	2b00      	cmp	r3, #0
 800311e:	bf0c      	ite	eq
 8003120:	2301      	moveq	r3, #1
 8003122:	2300      	movne	r3, #0
 8003124:	b2db      	uxtb	r3, r3
 8003126:	e012      	b.n	800314e <HAL_I2C_Init+0x18e>
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	1e58      	subs	r0, r3, #1
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6859      	ldr	r1, [r3, #4]
 8003130:	460b      	mov	r3, r1
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	440b      	add	r3, r1
 8003136:	0099      	lsls	r1, r3, #2
 8003138:	440b      	add	r3, r1
 800313a:	fbb0 f3f3 	udiv	r3, r0, r3
 800313e:	3301      	adds	r3, #1
 8003140:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003144:	2b00      	cmp	r3, #0
 8003146:	bf0c      	ite	eq
 8003148:	2301      	moveq	r3, #1
 800314a:	2300      	movne	r3, #0
 800314c:	b2db      	uxtb	r3, r3
 800314e:	2b00      	cmp	r3, #0
 8003150:	d001      	beq.n	8003156 <HAL_I2C_Init+0x196>
 8003152:	2301      	movs	r3, #1
 8003154:	e022      	b.n	800319c <HAL_I2C_Init+0x1dc>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d10e      	bne.n	800317c <HAL_I2C_Init+0x1bc>
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	1e58      	subs	r0, r3, #1
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6859      	ldr	r1, [r3, #4]
 8003166:	460b      	mov	r3, r1
 8003168:	005b      	lsls	r3, r3, #1
 800316a:	440b      	add	r3, r1
 800316c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003170:	3301      	adds	r3, #1
 8003172:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003176:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800317a:	e00f      	b.n	800319c <HAL_I2C_Init+0x1dc>
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	1e58      	subs	r0, r3, #1
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6859      	ldr	r1, [r3, #4]
 8003184:	460b      	mov	r3, r1
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	440b      	add	r3, r1
 800318a:	0099      	lsls	r1, r3, #2
 800318c:	440b      	add	r3, r1
 800318e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003192:	3301      	adds	r3, #1
 8003194:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003198:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800319c:	6879      	ldr	r1, [r7, #4]
 800319e:	6809      	ldr	r1, [r1, #0]
 80031a0:	4313      	orrs	r3, r2
 80031a2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	69da      	ldr	r2, [r3, #28]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6a1b      	ldr	r3, [r3, #32]
 80031b6:	431a      	orrs	r2, r3
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	430a      	orrs	r2, r1
 80031be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80031ca:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80031ce:	687a      	ldr	r2, [r7, #4]
 80031d0:	6911      	ldr	r1, [r2, #16]
 80031d2:	687a      	ldr	r2, [r7, #4]
 80031d4:	68d2      	ldr	r2, [r2, #12]
 80031d6:	4311      	orrs	r1, r2
 80031d8:	687a      	ldr	r2, [r7, #4]
 80031da:	6812      	ldr	r2, [r2, #0]
 80031dc:	430b      	orrs	r3, r1
 80031de:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	68db      	ldr	r3, [r3, #12]
 80031e6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	695a      	ldr	r2, [r3, #20]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	699b      	ldr	r3, [r3, #24]
 80031f2:	431a      	orrs	r2, r3
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	430a      	orrs	r2, r1
 80031fa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f042 0201 	orr.w	r2, r2, #1
 800320a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2200      	movs	r2, #0
 8003210:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2220      	movs	r2, #32
 8003216:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2200      	movs	r2, #0
 800321e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2200      	movs	r2, #0
 8003224:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003228:	2300      	movs	r3, #0
}
 800322a:	4618      	mov	r0, r3
 800322c:	3710      	adds	r7, #16
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	000186a0 	.word	0x000186a0
 8003238:	001e847f 	.word	0x001e847f
 800323c:	003d08ff 	.word	0x003d08ff
 8003240:	431bde83 	.word	0x431bde83
 8003244:	10624dd3 	.word	0x10624dd3

08003248 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b088      	sub	sp, #32
 800324c:	af02      	add	r7, sp, #8
 800324e:	60f8      	str	r0, [r7, #12]
 8003250:	607a      	str	r2, [r7, #4]
 8003252:	461a      	mov	r2, r3
 8003254:	460b      	mov	r3, r1
 8003256:	817b      	strh	r3, [r7, #10]
 8003258:	4613      	mov	r3, r2
 800325a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800325c:	f7fe ff68 	bl	8002130 <HAL_GetTick>
 8003260:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003268:	b2db      	uxtb	r3, r3
 800326a:	2b20      	cmp	r3, #32
 800326c:	f040 80e0 	bne.w	8003430 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	9300      	str	r3, [sp, #0]
 8003274:	2319      	movs	r3, #25
 8003276:	2201      	movs	r2, #1
 8003278:	4970      	ldr	r1, [pc, #448]	; (800343c <HAL_I2C_Master_Transmit+0x1f4>)
 800327a:	68f8      	ldr	r0, [r7, #12]
 800327c:	f000 fe22 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 8003280:	4603      	mov	r3, r0
 8003282:	2b00      	cmp	r3, #0
 8003284:	d001      	beq.n	800328a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003286:	2302      	movs	r3, #2
 8003288:	e0d3      	b.n	8003432 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003290:	2b01      	cmp	r3, #1
 8003292:	d101      	bne.n	8003298 <HAL_I2C_Master_Transmit+0x50>
 8003294:	2302      	movs	r3, #2
 8003296:	e0cc      	b.n	8003432 <HAL_I2C_Master_Transmit+0x1ea>
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2201      	movs	r2, #1
 800329c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0301 	and.w	r3, r3, #1
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d007      	beq.n	80032be <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f042 0201 	orr.w	r2, r2, #1
 80032bc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032cc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2221      	movs	r2, #33	; 0x21
 80032d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2210      	movs	r2, #16
 80032da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	2200      	movs	r2, #0
 80032e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	687a      	ldr	r2, [r7, #4]
 80032e8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	893a      	ldrh	r2, [r7, #8]
 80032ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032f4:	b29a      	uxth	r2, r3
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	4a50      	ldr	r2, [pc, #320]	; (8003440 <HAL_I2C_Master_Transmit+0x1f8>)
 80032fe:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003300:	8979      	ldrh	r1, [r7, #10]
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	6a3a      	ldr	r2, [r7, #32]
 8003306:	68f8      	ldr	r0, [r7, #12]
 8003308:	f000 fbf6 	bl	8003af8 <I2C_MasterRequestWrite>
 800330c:	4603      	mov	r3, r0
 800330e:	2b00      	cmp	r3, #0
 8003310:	d001      	beq.n	8003316 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e08d      	b.n	8003432 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003316:	2300      	movs	r3, #0
 8003318:	613b      	str	r3, [r7, #16]
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	695b      	ldr	r3, [r3, #20]
 8003320:	613b      	str	r3, [r7, #16]
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	699b      	ldr	r3, [r3, #24]
 8003328:	613b      	str	r3, [r7, #16]
 800332a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800332c:	e066      	b.n	80033fc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800332e:	697a      	ldr	r2, [r7, #20]
 8003330:	6a39      	ldr	r1, [r7, #32]
 8003332:	68f8      	ldr	r0, [r7, #12]
 8003334:	f000 fe9c 	bl	8004070 <I2C_WaitOnTXEFlagUntilTimeout>
 8003338:	4603      	mov	r3, r0
 800333a:	2b00      	cmp	r3, #0
 800333c:	d00d      	beq.n	800335a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003342:	2b04      	cmp	r3, #4
 8003344:	d107      	bne.n	8003356 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003354:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	e06b      	b.n	8003432 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800335e:	781a      	ldrb	r2, [r3, #0]
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800336a:	1c5a      	adds	r2, r3, #1
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003374:	b29b      	uxth	r3, r3
 8003376:	3b01      	subs	r3, #1
 8003378:	b29a      	uxth	r2, r3
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003382:	3b01      	subs	r3, #1
 8003384:	b29a      	uxth	r2, r3
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	695b      	ldr	r3, [r3, #20]
 8003390:	f003 0304 	and.w	r3, r3, #4
 8003394:	2b04      	cmp	r3, #4
 8003396:	d11b      	bne.n	80033d0 <HAL_I2C_Master_Transmit+0x188>
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800339c:	2b00      	cmp	r3, #0
 800339e:	d017      	beq.n	80033d0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a4:	781a      	ldrb	r2, [r3, #0]
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b0:	1c5a      	adds	r2, r3, #1
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033ba:	b29b      	uxth	r3, r3
 80033bc:	3b01      	subs	r3, #1
 80033be:	b29a      	uxth	r2, r3
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033c8:	3b01      	subs	r3, #1
 80033ca:	b29a      	uxth	r2, r3
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033d0:	697a      	ldr	r2, [r7, #20]
 80033d2:	6a39      	ldr	r1, [r7, #32]
 80033d4:	68f8      	ldr	r0, [r7, #12]
 80033d6:	f000 fe8c 	bl	80040f2 <I2C_WaitOnBTFFlagUntilTimeout>
 80033da:	4603      	mov	r3, r0
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d00d      	beq.n	80033fc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e4:	2b04      	cmp	r3, #4
 80033e6:	d107      	bne.n	80033f8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033f6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e01a      	b.n	8003432 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003400:	2b00      	cmp	r3, #0
 8003402:	d194      	bne.n	800332e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003412:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2220      	movs	r2, #32
 8003418:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2200      	movs	r2, #0
 8003420:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2200      	movs	r2, #0
 8003428:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800342c:	2300      	movs	r3, #0
 800342e:	e000      	b.n	8003432 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003430:	2302      	movs	r3, #2
  }
}
 8003432:	4618      	mov	r0, r3
 8003434:	3718      	adds	r7, #24
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}
 800343a:	bf00      	nop
 800343c:	00100002 	.word	0x00100002
 8003440:	ffff0000 	.word	0xffff0000

08003444 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b08c      	sub	sp, #48	; 0x30
 8003448:	af02      	add	r7, sp, #8
 800344a:	60f8      	str	r0, [r7, #12]
 800344c:	607a      	str	r2, [r7, #4]
 800344e:	461a      	mov	r2, r3
 8003450:	460b      	mov	r3, r1
 8003452:	817b      	strh	r3, [r7, #10]
 8003454:	4613      	mov	r3, r2
 8003456:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003458:	2300      	movs	r3, #0
 800345a:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800345c:	f7fe fe68 	bl	8002130 <HAL_GetTick>
 8003460:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003468:	b2db      	uxtb	r3, r3
 800346a:	2b20      	cmp	r3, #32
 800346c:	f040 823f 	bne.w	80038ee <HAL_I2C_Master_Receive+0x4aa>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003472:	9300      	str	r3, [sp, #0]
 8003474:	2319      	movs	r3, #25
 8003476:	2201      	movs	r2, #1
 8003478:	497f      	ldr	r1, [pc, #508]	; (8003678 <HAL_I2C_Master_Receive+0x234>)
 800347a:	68f8      	ldr	r0, [r7, #12]
 800347c:	f000 fd22 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d001      	beq.n	800348a <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8003486:	2302      	movs	r3, #2
 8003488:	e232      	b.n	80038f0 <HAL_I2C_Master_Receive+0x4ac>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003490:	2b01      	cmp	r3, #1
 8003492:	d101      	bne.n	8003498 <HAL_I2C_Master_Receive+0x54>
 8003494:	2302      	movs	r3, #2
 8003496:	e22b      	b.n	80038f0 <HAL_I2C_Master_Receive+0x4ac>
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2201      	movs	r2, #1
 800349c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 0301 	and.w	r3, r3, #1
 80034aa:	2b01      	cmp	r3, #1
 80034ac:	d007      	beq.n	80034be <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f042 0201 	orr.w	r2, r2, #1
 80034bc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034cc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2222      	movs	r2, #34	; 0x22
 80034d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2210      	movs	r2, #16
 80034da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2200      	movs	r2, #0
 80034e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	893a      	ldrh	r2, [r7, #8]
 80034ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034f4:	b29a      	uxth	r2, r3
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	4a5f      	ldr	r2, [pc, #380]	; (800367c <HAL_I2C_Master_Receive+0x238>)
 80034fe:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003500:	8979      	ldrh	r1, [r7, #10]
 8003502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003504:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003506:	68f8      	ldr	r0, [r7, #12]
 8003508:	f000 fb78 	bl	8003bfc <I2C_MasterRequestRead>
 800350c:	4603      	mov	r3, r0
 800350e:	2b00      	cmp	r3, #0
 8003510:	d001      	beq.n	8003516 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	e1ec      	b.n	80038f0 <HAL_I2C_Master_Receive+0x4ac>
    }

    if (hi2c->XferSize == 0U)
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800351a:	2b00      	cmp	r3, #0
 800351c:	d113      	bne.n	8003546 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800351e:	2300      	movs	r3, #0
 8003520:	61fb      	str	r3, [r7, #28]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	695b      	ldr	r3, [r3, #20]
 8003528:	61fb      	str	r3, [r7, #28]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	699b      	ldr	r3, [r3, #24]
 8003530:	61fb      	str	r3, [r7, #28]
 8003532:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003542:	601a      	str	r2, [r3, #0]
 8003544:	e1c0      	b.n	80038c8 <HAL_I2C_Master_Receive+0x484>
    }
    else if (hi2c->XferSize == 1U)
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800354a:	2b01      	cmp	r3, #1
 800354c:	d11e      	bne.n	800358c <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	681a      	ldr	r2, [r3, #0]
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800355c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800355e:	b672      	cpsid	i
}
 8003560:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003562:	2300      	movs	r3, #0
 8003564:	61bb      	str	r3, [r7, #24]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	695b      	ldr	r3, [r3, #20]
 800356c:	61bb      	str	r3, [r7, #24]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	699b      	ldr	r3, [r3, #24]
 8003574:	61bb      	str	r3, [r7, #24]
 8003576:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003586:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003588:	b662      	cpsie	i
}
 800358a:	e035      	b.n	80035f8 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003590:	2b02      	cmp	r3, #2
 8003592:	d11e      	bne.n	80035d2 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035a2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80035a4:	b672      	cpsid	i
}
 80035a6:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035a8:	2300      	movs	r3, #0
 80035aa:	617b      	str	r3, [r7, #20]
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	695b      	ldr	r3, [r3, #20]
 80035b2:	617b      	str	r3, [r7, #20]
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	699b      	ldr	r3, [r3, #24]
 80035ba:	617b      	str	r3, [r7, #20]
 80035bc:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035cc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80035ce:	b662      	cpsie	i
}
 80035d0:	e012      	b.n	80035f8 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80035e0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035e2:	2300      	movs	r3, #0
 80035e4:	613b      	str	r3, [r7, #16]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	695b      	ldr	r3, [r3, #20]
 80035ec:	613b      	str	r3, [r7, #16]
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	699b      	ldr	r3, [r3, #24]
 80035f4:	613b      	str	r3, [r7, #16]
 80035f6:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80035f8:	e166      	b.n	80038c8 <HAL_I2C_Master_Receive+0x484>
    {
      if (hi2c->XferSize <= 3U)
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035fe:	2b03      	cmp	r3, #3
 8003600:	f200 811f 	bhi.w	8003842 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003608:	2b01      	cmp	r3, #1
 800360a:	d123      	bne.n	8003654 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800360c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800360e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003610:	68f8      	ldr	r0, [r7, #12]
 8003612:	f000 fdaf 	bl	8004174 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003616:	4603      	mov	r3, r0
 8003618:	2b00      	cmp	r3, #0
 800361a:	d001      	beq.n	8003620 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e167      	b.n	80038f0 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	691a      	ldr	r2, [r3, #16]
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800362a:	b2d2      	uxtb	r2, r2
 800362c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003632:	1c5a      	adds	r2, r3, #1
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800363c:	3b01      	subs	r3, #1
 800363e:	b29a      	uxth	r2, r3
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003648:	b29b      	uxth	r3, r3
 800364a:	3b01      	subs	r3, #1
 800364c:	b29a      	uxth	r2, r3
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003652:	e139      	b.n	80038c8 <HAL_I2C_Master_Receive+0x484>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003658:	2b02      	cmp	r3, #2
 800365a:	d152      	bne.n	8003702 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800365c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800365e:	9300      	str	r3, [sp, #0]
 8003660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003662:	2200      	movs	r2, #0
 8003664:	4906      	ldr	r1, [pc, #24]	; (8003680 <HAL_I2C_Master_Receive+0x23c>)
 8003666:	68f8      	ldr	r0, [r7, #12]
 8003668:	f000 fc2c 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d008      	beq.n	8003684 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e13c      	b.n	80038f0 <HAL_I2C_Master_Receive+0x4ac>
 8003676:	bf00      	nop
 8003678:	00100002 	.word	0x00100002
 800367c:	ffff0000 	.word	0xffff0000
 8003680:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003684:	b672      	cpsid	i
}
 8003686:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003696:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	691a      	ldr	r2, [r3, #16]
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a2:	b2d2      	uxtb	r2, r2
 80036a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036aa:	1c5a      	adds	r2, r3, #1
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036b4:	3b01      	subs	r3, #1
 80036b6:	b29a      	uxth	r2, r3
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036c0:	b29b      	uxth	r3, r3
 80036c2:	3b01      	subs	r3, #1
 80036c4:	b29a      	uxth	r2, r3
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80036ca:	b662      	cpsie	i
}
 80036cc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	691a      	ldr	r2, [r3, #16]
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d8:	b2d2      	uxtb	r2, r2
 80036da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e0:	1c5a      	adds	r2, r3, #1
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ea:	3b01      	subs	r3, #1
 80036ec:	b29a      	uxth	r2, r3
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036f6:	b29b      	uxth	r3, r3
 80036f8:	3b01      	subs	r3, #1
 80036fa:	b29a      	uxth	r2, r3
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003700:	e0e2      	b.n	80038c8 <HAL_I2C_Master_Receive+0x484>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003704:	9300      	str	r3, [sp, #0]
 8003706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003708:	2200      	movs	r2, #0
 800370a:	497b      	ldr	r1, [pc, #492]	; (80038f8 <HAL_I2C_Master_Receive+0x4b4>)
 800370c:	68f8      	ldr	r0, [r7, #12]
 800370e:	f000 fbd9 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 8003712:	4603      	mov	r3, r0
 8003714:	2b00      	cmp	r3, #0
 8003716:	d001      	beq.n	800371c <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	e0e9      	b.n	80038f0 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800372a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800372c:	b672      	cpsid	i
}
 800372e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	691a      	ldr	r2, [r3, #16]
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800373a:	b2d2      	uxtb	r2, r2
 800373c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003742:	1c5a      	adds	r2, r3, #1
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800374c:	3b01      	subs	r3, #1
 800374e:	b29a      	uxth	r2, r3
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003758:	b29b      	uxth	r3, r3
 800375a:	3b01      	subs	r3, #1
 800375c:	b29a      	uxth	r2, r3
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003762:	4b66      	ldr	r3, [pc, #408]	; (80038fc <HAL_I2C_Master_Receive+0x4b8>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	08db      	lsrs	r3, r3, #3
 8003768:	4a65      	ldr	r2, [pc, #404]	; (8003900 <HAL_I2C_Master_Receive+0x4bc>)
 800376a:	fba2 2303 	umull	r2, r3, r2, r3
 800376e:	0a1a      	lsrs	r2, r3, #8
 8003770:	4613      	mov	r3, r2
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	4413      	add	r3, r2
 8003776:	00da      	lsls	r2, r3, #3
 8003778:	1ad3      	subs	r3, r2, r3
 800377a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800377c:	6a3b      	ldr	r3, [r7, #32]
 800377e:	3b01      	subs	r3, #1
 8003780:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003782:	6a3b      	ldr	r3, [r7, #32]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d118      	bne.n	80037ba <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2200      	movs	r2, #0
 800378c:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2220      	movs	r2, #32
 8003792:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2200      	movs	r2, #0
 800379a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a2:	f043 0220 	orr.w	r2, r3, #32
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80037aa:	b662      	cpsie	i
}
 80037ac:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2200      	movs	r2, #0
 80037b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	e09a      	b.n	80038f0 <HAL_I2C_Master_Receive+0x4ac>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	695b      	ldr	r3, [r3, #20]
 80037c0:	f003 0304 	and.w	r3, r3, #4
 80037c4:	2b04      	cmp	r3, #4
 80037c6:	d1d9      	bne.n	800377c <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	691a      	ldr	r2, [r3, #16]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e2:	b2d2      	uxtb	r2, r2
 80037e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ea:	1c5a      	adds	r2, r3, #1
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037f4:	3b01      	subs	r3, #1
 80037f6:	b29a      	uxth	r2, r3
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003800:	b29b      	uxth	r3, r3
 8003802:	3b01      	subs	r3, #1
 8003804:	b29a      	uxth	r2, r3
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800380a:	b662      	cpsie	i
}
 800380c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	691a      	ldr	r2, [r3, #16]
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003818:	b2d2      	uxtb	r2, r2
 800381a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003820:	1c5a      	adds	r2, r3, #1
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800382a:	3b01      	subs	r3, #1
 800382c:	b29a      	uxth	r2, r3
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003836:	b29b      	uxth	r3, r3
 8003838:	3b01      	subs	r3, #1
 800383a:	b29a      	uxth	r2, r3
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003840:	e042      	b.n	80038c8 <HAL_I2C_Master_Receive+0x484>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003842:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003844:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003846:	68f8      	ldr	r0, [r7, #12]
 8003848:	f000 fc94 	bl	8004174 <I2C_WaitOnRXNEFlagUntilTimeout>
 800384c:	4603      	mov	r3, r0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d001      	beq.n	8003856 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e04c      	b.n	80038f0 <HAL_I2C_Master_Receive+0x4ac>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	691a      	ldr	r2, [r3, #16]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003860:	b2d2      	uxtb	r2, r2
 8003862:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003868:	1c5a      	adds	r2, r3, #1
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003872:	3b01      	subs	r3, #1
 8003874:	b29a      	uxth	r2, r3
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800387e:	b29b      	uxth	r3, r3
 8003880:	3b01      	subs	r3, #1
 8003882:	b29a      	uxth	r2, r3
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	695b      	ldr	r3, [r3, #20]
 800388e:	f003 0304 	and.w	r3, r3, #4
 8003892:	2b04      	cmp	r3, #4
 8003894:	d118      	bne.n	80038c8 <HAL_I2C_Master_Receive+0x484>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	691a      	ldr	r2, [r3, #16]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a0:	b2d2      	uxtb	r2, r2
 80038a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a8:	1c5a      	adds	r2, r3, #1
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038b2:	3b01      	subs	r3, #1
 80038b4:	b29a      	uxth	r2, r3
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038be:	b29b      	uxth	r3, r3
 80038c0:	3b01      	subs	r3, #1
 80038c2:	b29a      	uxth	r2, r3
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	f47f ae94 	bne.w	80035fa <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2220      	movs	r2, #32
 80038d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2200      	movs	r2, #0
 80038de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2200      	movs	r2, #0
 80038e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80038ea:	2300      	movs	r3, #0
 80038ec:	e000      	b.n	80038f0 <HAL_I2C_Master_Receive+0x4ac>
  }
  else
  {
    return HAL_BUSY;
 80038ee:	2302      	movs	r3, #2
  }
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	3728      	adds	r7, #40	; 0x28
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	00010004 	.word	0x00010004
 80038fc:	20000000 	.word	0x20000000
 8003900:	14f8b589 	.word	0x14f8b589

08003904 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b088      	sub	sp, #32
 8003908:	af02      	add	r7, sp, #8
 800390a:	60f8      	str	r0, [r7, #12]
 800390c:	4608      	mov	r0, r1
 800390e:	4611      	mov	r1, r2
 8003910:	461a      	mov	r2, r3
 8003912:	4603      	mov	r3, r0
 8003914:	817b      	strh	r3, [r7, #10]
 8003916:	460b      	mov	r3, r1
 8003918:	813b      	strh	r3, [r7, #8]
 800391a:	4613      	mov	r3, r2
 800391c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800391e:	f7fe fc07 	bl	8002130 <HAL_GetTick>
 8003922:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800392a:	b2db      	uxtb	r3, r3
 800392c:	2b20      	cmp	r3, #32
 800392e:	f040 80d9 	bne.w	8003ae4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003932:	697b      	ldr	r3, [r7, #20]
 8003934:	9300      	str	r3, [sp, #0]
 8003936:	2319      	movs	r3, #25
 8003938:	2201      	movs	r2, #1
 800393a:	496d      	ldr	r1, [pc, #436]	; (8003af0 <HAL_I2C_Mem_Write+0x1ec>)
 800393c:	68f8      	ldr	r0, [r7, #12]
 800393e:	f000 fac1 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 8003942:	4603      	mov	r3, r0
 8003944:	2b00      	cmp	r3, #0
 8003946:	d001      	beq.n	800394c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003948:	2302      	movs	r3, #2
 800394a:	e0cc      	b.n	8003ae6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003952:	2b01      	cmp	r3, #1
 8003954:	d101      	bne.n	800395a <HAL_I2C_Mem_Write+0x56>
 8003956:	2302      	movs	r3, #2
 8003958:	e0c5      	b.n	8003ae6 <HAL_I2C_Mem_Write+0x1e2>
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2201      	movs	r2, #1
 800395e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 0301 	and.w	r3, r3, #1
 800396c:	2b01      	cmp	r3, #1
 800396e:	d007      	beq.n	8003980 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f042 0201 	orr.w	r2, r2, #1
 800397e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	681a      	ldr	r2, [r3, #0]
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800398e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2221      	movs	r2, #33	; 0x21
 8003994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2240      	movs	r2, #64	; 0x40
 800399c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2200      	movs	r2, #0
 80039a4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	6a3a      	ldr	r2, [r7, #32]
 80039aa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80039b0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039b6:	b29a      	uxth	r2, r3
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	4a4d      	ldr	r2, [pc, #308]	; (8003af4 <HAL_I2C_Mem_Write+0x1f0>)
 80039c0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80039c2:	88f8      	ldrh	r0, [r7, #6]
 80039c4:	893a      	ldrh	r2, [r7, #8]
 80039c6:	8979      	ldrh	r1, [r7, #10]
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	9301      	str	r3, [sp, #4]
 80039cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039ce:	9300      	str	r3, [sp, #0]
 80039d0:	4603      	mov	r3, r0
 80039d2:	68f8      	ldr	r0, [r7, #12]
 80039d4:	f000 f9e0 	bl	8003d98 <I2C_RequestMemoryWrite>
 80039d8:	4603      	mov	r3, r0
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d052      	beq.n	8003a84 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	e081      	b.n	8003ae6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039e2:	697a      	ldr	r2, [r7, #20]
 80039e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80039e6:	68f8      	ldr	r0, [r7, #12]
 80039e8:	f000 fb42 	bl	8004070 <I2C_WaitOnTXEFlagUntilTimeout>
 80039ec:	4603      	mov	r3, r0
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d00d      	beq.n	8003a0e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f6:	2b04      	cmp	r3, #4
 80039f8:	d107      	bne.n	8003a0a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a08:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e06b      	b.n	8003ae6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a12:	781a      	ldrb	r2, [r3, #0]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a1e:	1c5a      	adds	r2, r3, #1
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a28:	3b01      	subs	r3, #1
 8003a2a:	b29a      	uxth	r2, r3
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a34:	b29b      	uxth	r3, r3
 8003a36:	3b01      	subs	r3, #1
 8003a38:	b29a      	uxth	r2, r3
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	695b      	ldr	r3, [r3, #20]
 8003a44:	f003 0304 	and.w	r3, r3, #4
 8003a48:	2b04      	cmp	r3, #4
 8003a4a:	d11b      	bne.n	8003a84 <HAL_I2C_Mem_Write+0x180>
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d017      	beq.n	8003a84 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a58:	781a      	ldrb	r2, [r3, #0]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a64:	1c5a      	adds	r2, r3, #1
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a6e:	3b01      	subs	r3, #1
 8003a70:	b29a      	uxth	r2, r3
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a7a:	b29b      	uxth	r3, r3
 8003a7c:	3b01      	subs	r3, #1
 8003a7e:	b29a      	uxth	r2, r3
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d1aa      	bne.n	80039e2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a8c:	697a      	ldr	r2, [r7, #20]
 8003a8e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003a90:	68f8      	ldr	r0, [r7, #12]
 8003a92:	f000 fb2e 	bl	80040f2 <I2C_WaitOnBTFFlagUntilTimeout>
 8003a96:	4603      	mov	r3, r0
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d00d      	beq.n	8003ab8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa0:	2b04      	cmp	r3, #4
 8003aa2:	d107      	bne.n	8003ab4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ab2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e016      	b.n	8003ae6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ac6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	2220      	movs	r2, #32
 8003acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2200      	movs	r2, #0
 8003adc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	e000      	b.n	8003ae6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003ae4:	2302      	movs	r3, #2
  }
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3718      	adds	r7, #24
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	00100002 	.word	0x00100002
 8003af4:	ffff0000 	.word	0xffff0000

08003af8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b088      	sub	sp, #32
 8003afc:	af02      	add	r7, sp, #8
 8003afe:	60f8      	str	r0, [r7, #12]
 8003b00:	607a      	str	r2, [r7, #4]
 8003b02:	603b      	str	r3, [r7, #0]
 8003b04:	460b      	mov	r3, r1
 8003b06:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b0c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	2b08      	cmp	r3, #8
 8003b12:	d006      	beq.n	8003b22 <I2C_MasterRequestWrite+0x2a>
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d003      	beq.n	8003b22 <I2C_MasterRequestWrite+0x2a>
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003b20:	d108      	bne.n	8003b34 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b30:	601a      	str	r2, [r3, #0]
 8003b32:	e00b      	b.n	8003b4c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b38:	2b12      	cmp	r3, #18
 8003b3a:	d107      	bne.n	8003b4c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b4a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	9300      	str	r3, [sp, #0]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2200      	movs	r2, #0
 8003b54:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003b58:	68f8      	ldr	r0, [r7, #12]
 8003b5a:	f000 f9b3 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d00d      	beq.n	8003b80 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b72:	d103      	bne.n	8003b7c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b7a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003b7c:	2303      	movs	r3, #3
 8003b7e:	e035      	b.n	8003bec <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	691b      	ldr	r3, [r3, #16]
 8003b84:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b88:	d108      	bne.n	8003b9c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b8a:	897b      	ldrh	r3, [r7, #10]
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	461a      	mov	r2, r3
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003b98:	611a      	str	r2, [r3, #16]
 8003b9a:	e01b      	b.n	8003bd4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003b9c:	897b      	ldrh	r3, [r7, #10]
 8003b9e:	11db      	asrs	r3, r3, #7
 8003ba0:	b2db      	uxtb	r3, r3
 8003ba2:	f003 0306 	and.w	r3, r3, #6
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	f063 030f 	orn	r3, r3, #15
 8003bac:	b2da      	uxtb	r2, r3
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	490e      	ldr	r1, [pc, #56]	; (8003bf4 <I2C_MasterRequestWrite+0xfc>)
 8003bba:	68f8      	ldr	r0, [r7, #12]
 8003bbc:	f000 f9d9 	bl	8003f72 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d001      	beq.n	8003bca <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e010      	b.n	8003bec <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003bca:	897b      	ldrh	r3, [r7, #10]
 8003bcc:	b2da      	uxtb	r2, r3
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	687a      	ldr	r2, [r7, #4]
 8003bd8:	4907      	ldr	r1, [pc, #28]	; (8003bf8 <I2C_MasterRequestWrite+0x100>)
 8003bda:	68f8      	ldr	r0, [r7, #12]
 8003bdc:	f000 f9c9 	bl	8003f72 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003be0:	4603      	mov	r3, r0
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d001      	beq.n	8003bea <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	e000      	b.n	8003bec <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003bea:	2300      	movs	r3, #0
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	3718      	adds	r7, #24
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}
 8003bf4:	00010008 	.word	0x00010008
 8003bf8:	00010002 	.word	0x00010002

08003bfc <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b088      	sub	sp, #32
 8003c00:	af02      	add	r7, sp, #8
 8003c02:	60f8      	str	r0, [r7, #12]
 8003c04:	607a      	str	r2, [r7, #4]
 8003c06:	603b      	str	r3, [r7, #0]
 8003c08:	460b      	mov	r3, r1
 8003c0a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c10:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003c20:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	2b08      	cmp	r3, #8
 8003c26:	d006      	beq.n	8003c36 <I2C_MasterRequestRead+0x3a>
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	d003      	beq.n	8003c36 <I2C_MasterRequestRead+0x3a>
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003c34:	d108      	bne.n	8003c48 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c44:	601a      	str	r2, [r3, #0]
 8003c46:	e00b      	b.n	8003c60 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c4c:	2b11      	cmp	r3, #17
 8003c4e:	d107      	bne.n	8003c60 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c5e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	9300      	str	r3, [sp, #0]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2200      	movs	r2, #0
 8003c68:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003c6c:	68f8      	ldr	r0, [r7, #12]
 8003c6e:	f000 f929 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 8003c72:	4603      	mov	r3, r0
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d00d      	beq.n	8003c94 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c86:	d103      	bne.n	8003c90 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c8e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003c90:	2303      	movs	r3, #3
 8003c92:	e079      	b.n	8003d88 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	691b      	ldr	r3, [r3, #16]
 8003c98:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c9c:	d108      	bne.n	8003cb0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003c9e:	897b      	ldrh	r3, [r7, #10]
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	f043 0301 	orr.w	r3, r3, #1
 8003ca6:	b2da      	uxtb	r2, r3
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	611a      	str	r2, [r3, #16]
 8003cae:	e05f      	b.n	8003d70 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003cb0:	897b      	ldrh	r3, [r7, #10]
 8003cb2:	11db      	asrs	r3, r3, #7
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	f003 0306 	and.w	r3, r3, #6
 8003cba:	b2db      	uxtb	r3, r3
 8003cbc:	f063 030f 	orn	r3, r3, #15
 8003cc0:	b2da      	uxtb	r2, r3
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	4930      	ldr	r1, [pc, #192]	; (8003d90 <I2C_MasterRequestRead+0x194>)
 8003cce:	68f8      	ldr	r0, [r7, #12]
 8003cd0:	f000 f94f 	bl	8003f72 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d001      	beq.n	8003cde <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e054      	b.n	8003d88 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003cde:	897b      	ldrh	r3, [r7, #10]
 8003ce0:	b2da      	uxtb	r2, r3
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	687a      	ldr	r2, [r7, #4]
 8003cec:	4929      	ldr	r1, [pc, #164]	; (8003d94 <I2C_MasterRequestRead+0x198>)
 8003cee:	68f8      	ldr	r0, [r7, #12]
 8003cf0:	f000 f93f 	bl	8003f72 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d001      	beq.n	8003cfe <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e044      	b.n	8003d88 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cfe:	2300      	movs	r3, #0
 8003d00:	613b      	str	r3, [r7, #16]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	695b      	ldr	r3, [r3, #20]
 8003d08:	613b      	str	r3, [r7, #16]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	699b      	ldr	r3, [r3, #24]
 8003d10:	613b      	str	r3, [r7, #16]
 8003d12:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681a      	ldr	r2, [r3, #0]
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d22:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	9300      	str	r3, [sp, #0]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003d30:	68f8      	ldr	r0, [r7, #12]
 8003d32:	f000 f8c7 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 8003d36:	4603      	mov	r3, r0
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d00d      	beq.n	8003d58 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d4a:	d103      	bne.n	8003d54 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d52:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8003d54:	2303      	movs	r3, #3
 8003d56:	e017      	b.n	8003d88 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003d58:	897b      	ldrh	r3, [r7, #10]
 8003d5a:	11db      	asrs	r3, r3, #7
 8003d5c:	b2db      	uxtb	r3, r3
 8003d5e:	f003 0306 	and.w	r3, r3, #6
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	f063 030e 	orn	r3, r3, #14
 8003d68:	b2da      	uxtb	r2, r3
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	687a      	ldr	r2, [r7, #4]
 8003d74:	4907      	ldr	r1, [pc, #28]	; (8003d94 <I2C_MasterRequestRead+0x198>)
 8003d76:	68f8      	ldr	r0, [r7, #12]
 8003d78:	f000 f8fb 	bl	8003f72 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d001      	beq.n	8003d86 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e000      	b.n	8003d88 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003d86:	2300      	movs	r3, #0
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3718      	adds	r7, #24
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	00010008 	.word	0x00010008
 8003d94:	00010002 	.word	0x00010002

08003d98 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b088      	sub	sp, #32
 8003d9c:	af02      	add	r7, sp, #8
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	4608      	mov	r0, r1
 8003da2:	4611      	mov	r1, r2
 8003da4:	461a      	mov	r2, r3
 8003da6:	4603      	mov	r3, r0
 8003da8:	817b      	strh	r3, [r7, #10]
 8003daa:	460b      	mov	r3, r1
 8003dac:	813b      	strh	r3, [r7, #8]
 8003dae:	4613      	mov	r3, r2
 8003db0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003dc0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc4:	9300      	str	r3, [sp, #0]
 8003dc6:	6a3b      	ldr	r3, [r7, #32]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003dce:	68f8      	ldr	r0, [r7, #12]
 8003dd0:	f000 f878 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d00d      	beq.n	8003df6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003de4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003de8:	d103      	bne.n	8003df2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003df0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003df2:	2303      	movs	r3, #3
 8003df4:	e05f      	b.n	8003eb6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003df6:	897b      	ldrh	r3, [r7, #10]
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	461a      	mov	r2, r3
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003e04:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e08:	6a3a      	ldr	r2, [r7, #32]
 8003e0a:	492d      	ldr	r1, [pc, #180]	; (8003ec0 <I2C_RequestMemoryWrite+0x128>)
 8003e0c:	68f8      	ldr	r0, [r7, #12]
 8003e0e:	f000 f8b0 	bl	8003f72 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d001      	beq.n	8003e1c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e04c      	b.n	8003eb6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	617b      	str	r3, [r7, #20]
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	695b      	ldr	r3, [r3, #20]
 8003e26:	617b      	str	r3, [r7, #20]
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	699b      	ldr	r3, [r3, #24]
 8003e2e:	617b      	str	r3, [r7, #20]
 8003e30:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e34:	6a39      	ldr	r1, [r7, #32]
 8003e36:	68f8      	ldr	r0, [r7, #12]
 8003e38:	f000 f91a 	bl	8004070 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d00d      	beq.n	8003e5e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e46:	2b04      	cmp	r3, #4
 8003e48:	d107      	bne.n	8003e5a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	681a      	ldr	r2, [r3, #0]
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e58:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e02b      	b.n	8003eb6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003e5e:	88fb      	ldrh	r3, [r7, #6]
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d105      	bne.n	8003e70 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e64:	893b      	ldrh	r3, [r7, #8]
 8003e66:	b2da      	uxtb	r2, r3
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	611a      	str	r2, [r3, #16]
 8003e6e:	e021      	b.n	8003eb4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003e70:	893b      	ldrh	r3, [r7, #8]
 8003e72:	0a1b      	lsrs	r3, r3, #8
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	b2da      	uxtb	r2, r3
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e80:	6a39      	ldr	r1, [r7, #32]
 8003e82:	68f8      	ldr	r0, [r7, #12]
 8003e84:	f000 f8f4 	bl	8004070 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d00d      	beq.n	8003eaa <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e92:	2b04      	cmp	r3, #4
 8003e94:	d107      	bne.n	8003ea6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ea4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e005      	b.n	8003eb6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003eaa:	893b      	ldrh	r3, [r7, #8]
 8003eac:	b2da      	uxtb	r2, r3
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003eb4:	2300      	movs	r3, #0
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	3718      	adds	r7, #24
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	00010002 	.word	0x00010002

08003ec4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b084      	sub	sp, #16
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	60f8      	str	r0, [r7, #12]
 8003ecc:	60b9      	str	r1, [r7, #8]
 8003ece:	603b      	str	r3, [r7, #0]
 8003ed0:	4613      	mov	r3, r2
 8003ed2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ed4:	e025      	b.n	8003f22 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003edc:	d021      	beq.n	8003f22 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ede:	f7fe f927 	bl	8002130 <HAL_GetTick>
 8003ee2:	4602      	mov	r2, r0
 8003ee4:	69bb      	ldr	r3, [r7, #24]
 8003ee6:	1ad3      	subs	r3, r2, r3
 8003ee8:	683a      	ldr	r2, [r7, #0]
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d302      	bcc.n	8003ef4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d116      	bne.n	8003f22 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2220      	movs	r2, #32
 8003efe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	2200      	movs	r2, #0
 8003f06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0e:	f043 0220 	orr.w	r2, r3, #32
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e023      	b.n	8003f6a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	0c1b      	lsrs	r3, r3, #16
 8003f26:	b2db      	uxtb	r3, r3
 8003f28:	2b01      	cmp	r3, #1
 8003f2a:	d10d      	bne.n	8003f48 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	695b      	ldr	r3, [r3, #20]
 8003f32:	43da      	mvns	r2, r3
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	4013      	ands	r3, r2
 8003f38:	b29b      	uxth	r3, r3
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	bf0c      	ite	eq
 8003f3e:	2301      	moveq	r3, #1
 8003f40:	2300      	movne	r3, #0
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	461a      	mov	r2, r3
 8003f46:	e00c      	b.n	8003f62 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	699b      	ldr	r3, [r3, #24]
 8003f4e:	43da      	mvns	r2, r3
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	4013      	ands	r3, r2
 8003f54:	b29b      	uxth	r3, r3
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	bf0c      	ite	eq
 8003f5a:	2301      	moveq	r3, #1
 8003f5c:	2300      	movne	r3, #0
 8003f5e:	b2db      	uxtb	r3, r3
 8003f60:	461a      	mov	r2, r3
 8003f62:	79fb      	ldrb	r3, [r7, #7]
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d0b6      	beq.n	8003ed6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003f68:	2300      	movs	r3, #0
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3710      	adds	r7, #16
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}

08003f72 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003f72:	b580      	push	{r7, lr}
 8003f74:	b084      	sub	sp, #16
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	60f8      	str	r0, [r7, #12]
 8003f7a:	60b9      	str	r1, [r7, #8]
 8003f7c:	607a      	str	r2, [r7, #4]
 8003f7e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f80:	e051      	b.n	8004026 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	695b      	ldr	r3, [r3, #20]
 8003f88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f90:	d123      	bne.n	8003fda <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fa0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003faa:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2220      	movs	r2, #32
 8003fb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc6:	f043 0204 	orr.w	r2, r3, #4
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e046      	b.n	8004068 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fe0:	d021      	beq.n	8004026 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fe2:	f7fe f8a5 	bl	8002130 <HAL_GetTick>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	1ad3      	subs	r3, r2, r3
 8003fec:	687a      	ldr	r2, [r7, #4]
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d302      	bcc.n	8003ff8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d116      	bne.n	8004026 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2220      	movs	r2, #32
 8004002:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	2200      	movs	r2, #0
 800400a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004012:	f043 0220 	orr.w	r2, r3, #32
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2200      	movs	r2, #0
 800401e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	e020      	b.n	8004068 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	0c1b      	lsrs	r3, r3, #16
 800402a:	b2db      	uxtb	r3, r3
 800402c:	2b01      	cmp	r3, #1
 800402e:	d10c      	bne.n	800404a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	695b      	ldr	r3, [r3, #20]
 8004036:	43da      	mvns	r2, r3
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	4013      	ands	r3, r2
 800403c:	b29b      	uxth	r3, r3
 800403e:	2b00      	cmp	r3, #0
 8004040:	bf14      	ite	ne
 8004042:	2301      	movne	r3, #1
 8004044:	2300      	moveq	r3, #0
 8004046:	b2db      	uxtb	r3, r3
 8004048:	e00b      	b.n	8004062 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	699b      	ldr	r3, [r3, #24]
 8004050:	43da      	mvns	r2, r3
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	4013      	ands	r3, r2
 8004056:	b29b      	uxth	r3, r3
 8004058:	2b00      	cmp	r3, #0
 800405a:	bf14      	ite	ne
 800405c:	2301      	movne	r3, #1
 800405e:	2300      	moveq	r3, #0
 8004060:	b2db      	uxtb	r3, r3
 8004062:	2b00      	cmp	r3, #0
 8004064:	d18d      	bne.n	8003f82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004066:	2300      	movs	r3, #0
}
 8004068:	4618      	mov	r0, r3
 800406a:	3710      	adds	r7, #16
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}

08004070 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b084      	sub	sp, #16
 8004074:	af00      	add	r7, sp, #0
 8004076:	60f8      	str	r0, [r7, #12]
 8004078:	60b9      	str	r1, [r7, #8]
 800407a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800407c:	e02d      	b.n	80040da <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800407e:	68f8      	ldr	r0, [r7, #12]
 8004080:	f000 f8ce 	bl	8004220 <I2C_IsAcknowledgeFailed>
 8004084:	4603      	mov	r3, r0
 8004086:	2b00      	cmp	r3, #0
 8004088:	d001      	beq.n	800408e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	e02d      	b.n	80040ea <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004094:	d021      	beq.n	80040da <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004096:	f7fe f84b 	bl	8002130 <HAL_GetTick>
 800409a:	4602      	mov	r2, r0
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	1ad3      	subs	r3, r2, r3
 80040a0:	68ba      	ldr	r2, [r7, #8]
 80040a2:	429a      	cmp	r2, r3
 80040a4:	d302      	bcc.n	80040ac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d116      	bne.n	80040da <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2200      	movs	r2, #0
 80040b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2220      	movs	r2, #32
 80040b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2200      	movs	r2, #0
 80040be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c6:	f043 0220 	orr.w	r2, r3, #32
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2200      	movs	r2, #0
 80040d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e007      	b.n	80040ea <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	695b      	ldr	r3, [r3, #20]
 80040e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040e4:	2b80      	cmp	r3, #128	; 0x80
 80040e6:	d1ca      	bne.n	800407e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80040e8:	2300      	movs	r3, #0
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	3710      	adds	r7, #16
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}

080040f2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040f2:	b580      	push	{r7, lr}
 80040f4:	b084      	sub	sp, #16
 80040f6:	af00      	add	r7, sp, #0
 80040f8:	60f8      	str	r0, [r7, #12]
 80040fa:	60b9      	str	r1, [r7, #8]
 80040fc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80040fe:	e02d      	b.n	800415c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004100:	68f8      	ldr	r0, [r7, #12]
 8004102:	f000 f88d 	bl	8004220 <I2C_IsAcknowledgeFailed>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	d001      	beq.n	8004110 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	e02d      	b.n	800416c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004116:	d021      	beq.n	800415c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004118:	f7fe f80a 	bl	8002130 <HAL_GetTick>
 800411c:	4602      	mov	r2, r0
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	68ba      	ldr	r2, [r7, #8]
 8004124:	429a      	cmp	r2, r3
 8004126:	d302      	bcc.n	800412e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d116      	bne.n	800415c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2200      	movs	r2, #0
 8004132:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2220      	movs	r2, #32
 8004138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2200      	movs	r2, #0
 8004140:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004148:	f043 0220 	orr.w	r2, r3, #32
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2200      	movs	r2, #0
 8004154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e007      	b.n	800416c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	695b      	ldr	r3, [r3, #20]
 8004162:	f003 0304 	and.w	r3, r3, #4
 8004166:	2b04      	cmp	r3, #4
 8004168:	d1ca      	bne.n	8004100 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800416a:	2300      	movs	r3, #0
}
 800416c:	4618      	mov	r0, r3
 800416e:	3710      	adds	r7, #16
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}

08004174 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b084      	sub	sp, #16
 8004178:	af00      	add	r7, sp, #0
 800417a:	60f8      	str	r0, [r7, #12]
 800417c:	60b9      	str	r1, [r7, #8]
 800417e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004180:	e042      	b.n	8004208 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	695b      	ldr	r3, [r3, #20]
 8004188:	f003 0310 	and.w	r3, r3, #16
 800418c:	2b10      	cmp	r3, #16
 800418e:	d119      	bne.n	80041c4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f06f 0210 	mvn.w	r2, #16
 8004198:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2200      	movs	r2, #0
 800419e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2220      	movs	r2, #32
 80041a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2200      	movs	r2, #0
 80041bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	e029      	b.n	8004218 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041c4:	f7fd ffb4 	bl	8002130 <HAL_GetTick>
 80041c8:	4602      	mov	r2, r0
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	1ad3      	subs	r3, r2, r3
 80041ce:	68ba      	ldr	r2, [r7, #8]
 80041d0:	429a      	cmp	r2, r3
 80041d2:	d302      	bcc.n	80041da <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d116      	bne.n	8004208 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2200      	movs	r2, #0
 80041de:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2220      	movs	r2, #32
 80041e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2200      	movs	r2, #0
 80041ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f4:	f043 0220 	orr.w	r2, r3, #32
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2200      	movs	r2, #0
 8004200:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	e007      	b.n	8004218 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	695b      	ldr	r3, [r3, #20]
 800420e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004212:	2b40      	cmp	r3, #64	; 0x40
 8004214:	d1b5      	bne.n	8004182 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004216:	2300      	movs	r3, #0
}
 8004218:	4618      	mov	r0, r3
 800421a:	3710      	adds	r7, #16
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}

08004220 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	695b      	ldr	r3, [r3, #20]
 800422e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004232:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004236:	d11b      	bne.n	8004270 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004240:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2220      	movs	r2, #32
 800424c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2200      	movs	r2, #0
 8004254:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425c:	f043 0204 	orr.w	r2, r3, #4
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2200      	movs	r2, #0
 8004268:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800426c:	2301      	movs	r3, #1
 800426e:	e000      	b.n	8004272 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004270:	2300      	movs	r3, #0
}
 8004272:	4618      	mov	r0, r3
 8004274:	370c      	adds	r7, #12
 8004276:	46bd      	mov	sp, r7
 8004278:	bc80      	pop	{r7}
 800427a:	4770      	bx	lr

0800427c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b086      	sub	sp, #24
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d101      	bne.n	800428e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	e26c      	b.n	8004768 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0301 	and.w	r3, r3, #1
 8004296:	2b00      	cmp	r3, #0
 8004298:	f000 8087 	beq.w	80043aa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800429c:	4b92      	ldr	r3, [pc, #584]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	f003 030c 	and.w	r3, r3, #12
 80042a4:	2b04      	cmp	r3, #4
 80042a6:	d00c      	beq.n	80042c2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80042a8:	4b8f      	ldr	r3, [pc, #572]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	f003 030c 	and.w	r3, r3, #12
 80042b0:	2b08      	cmp	r3, #8
 80042b2:	d112      	bne.n	80042da <HAL_RCC_OscConfig+0x5e>
 80042b4:	4b8c      	ldr	r3, [pc, #560]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042c0:	d10b      	bne.n	80042da <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042c2:	4b89      	ldr	r3, [pc, #548]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d06c      	beq.n	80043a8 <HAL_RCC_OscConfig+0x12c>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d168      	bne.n	80043a8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e246      	b.n	8004768 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042e2:	d106      	bne.n	80042f2 <HAL_RCC_OscConfig+0x76>
 80042e4:	4b80      	ldr	r3, [pc, #512]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a7f      	ldr	r2, [pc, #508]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 80042ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042ee:	6013      	str	r3, [r2, #0]
 80042f0:	e02e      	b.n	8004350 <HAL_RCC_OscConfig+0xd4>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d10c      	bne.n	8004314 <HAL_RCC_OscConfig+0x98>
 80042fa:	4b7b      	ldr	r3, [pc, #492]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a7a      	ldr	r2, [pc, #488]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 8004300:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004304:	6013      	str	r3, [r2, #0]
 8004306:	4b78      	ldr	r3, [pc, #480]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a77      	ldr	r2, [pc, #476]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 800430c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004310:	6013      	str	r3, [r2, #0]
 8004312:	e01d      	b.n	8004350 <HAL_RCC_OscConfig+0xd4>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800431c:	d10c      	bne.n	8004338 <HAL_RCC_OscConfig+0xbc>
 800431e:	4b72      	ldr	r3, [pc, #456]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a71      	ldr	r2, [pc, #452]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 8004324:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004328:	6013      	str	r3, [r2, #0]
 800432a:	4b6f      	ldr	r3, [pc, #444]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a6e      	ldr	r2, [pc, #440]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 8004330:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004334:	6013      	str	r3, [r2, #0]
 8004336:	e00b      	b.n	8004350 <HAL_RCC_OscConfig+0xd4>
 8004338:	4b6b      	ldr	r3, [pc, #428]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a6a      	ldr	r2, [pc, #424]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 800433e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004342:	6013      	str	r3, [r2, #0]
 8004344:	4b68      	ldr	r3, [pc, #416]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a67      	ldr	r2, [pc, #412]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 800434a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800434e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d013      	beq.n	8004380 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004358:	f7fd feea 	bl	8002130 <HAL_GetTick>
 800435c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800435e:	e008      	b.n	8004372 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004360:	f7fd fee6 	bl	8002130 <HAL_GetTick>
 8004364:	4602      	mov	r2, r0
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	1ad3      	subs	r3, r2, r3
 800436a:	2b64      	cmp	r3, #100	; 0x64
 800436c:	d901      	bls.n	8004372 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800436e:	2303      	movs	r3, #3
 8004370:	e1fa      	b.n	8004768 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004372:	4b5d      	ldr	r3, [pc, #372]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800437a:	2b00      	cmp	r3, #0
 800437c:	d0f0      	beq.n	8004360 <HAL_RCC_OscConfig+0xe4>
 800437e:	e014      	b.n	80043aa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004380:	f7fd fed6 	bl	8002130 <HAL_GetTick>
 8004384:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004386:	e008      	b.n	800439a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004388:	f7fd fed2 	bl	8002130 <HAL_GetTick>
 800438c:	4602      	mov	r2, r0
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	1ad3      	subs	r3, r2, r3
 8004392:	2b64      	cmp	r3, #100	; 0x64
 8004394:	d901      	bls.n	800439a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004396:	2303      	movs	r3, #3
 8004398:	e1e6      	b.n	8004768 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800439a:	4b53      	ldr	r3, [pc, #332]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d1f0      	bne.n	8004388 <HAL_RCC_OscConfig+0x10c>
 80043a6:	e000      	b.n	80043aa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f003 0302 	and.w	r3, r3, #2
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d063      	beq.n	800447e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80043b6:	4b4c      	ldr	r3, [pc, #304]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	f003 030c 	and.w	r3, r3, #12
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d00b      	beq.n	80043da <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80043c2:	4b49      	ldr	r3, [pc, #292]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	f003 030c 	and.w	r3, r3, #12
 80043ca:	2b08      	cmp	r3, #8
 80043cc:	d11c      	bne.n	8004408 <HAL_RCC_OscConfig+0x18c>
 80043ce:	4b46      	ldr	r3, [pc, #280]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d116      	bne.n	8004408 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043da:	4b43      	ldr	r3, [pc, #268]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f003 0302 	and.w	r3, r3, #2
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d005      	beq.n	80043f2 <HAL_RCC_OscConfig+0x176>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	691b      	ldr	r3, [r3, #16]
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d001      	beq.n	80043f2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e1ba      	b.n	8004768 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043f2:	4b3d      	ldr	r3, [pc, #244]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	695b      	ldr	r3, [r3, #20]
 80043fe:	00db      	lsls	r3, r3, #3
 8004400:	4939      	ldr	r1, [pc, #228]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 8004402:	4313      	orrs	r3, r2
 8004404:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004406:	e03a      	b.n	800447e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	691b      	ldr	r3, [r3, #16]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d020      	beq.n	8004452 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004410:	4b36      	ldr	r3, [pc, #216]	; (80044ec <HAL_RCC_OscConfig+0x270>)
 8004412:	2201      	movs	r2, #1
 8004414:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004416:	f7fd fe8b 	bl	8002130 <HAL_GetTick>
 800441a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800441c:	e008      	b.n	8004430 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800441e:	f7fd fe87 	bl	8002130 <HAL_GetTick>
 8004422:	4602      	mov	r2, r0
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	1ad3      	subs	r3, r2, r3
 8004428:	2b02      	cmp	r3, #2
 800442a:	d901      	bls.n	8004430 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800442c:	2303      	movs	r3, #3
 800442e:	e19b      	b.n	8004768 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004430:	4b2d      	ldr	r3, [pc, #180]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 0302 	and.w	r3, r3, #2
 8004438:	2b00      	cmp	r3, #0
 800443a:	d0f0      	beq.n	800441e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800443c:	4b2a      	ldr	r3, [pc, #168]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	695b      	ldr	r3, [r3, #20]
 8004448:	00db      	lsls	r3, r3, #3
 800444a:	4927      	ldr	r1, [pc, #156]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 800444c:	4313      	orrs	r3, r2
 800444e:	600b      	str	r3, [r1, #0]
 8004450:	e015      	b.n	800447e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004452:	4b26      	ldr	r3, [pc, #152]	; (80044ec <HAL_RCC_OscConfig+0x270>)
 8004454:	2200      	movs	r2, #0
 8004456:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004458:	f7fd fe6a 	bl	8002130 <HAL_GetTick>
 800445c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800445e:	e008      	b.n	8004472 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004460:	f7fd fe66 	bl	8002130 <HAL_GetTick>
 8004464:	4602      	mov	r2, r0
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	1ad3      	subs	r3, r2, r3
 800446a:	2b02      	cmp	r3, #2
 800446c:	d901      	bls.n	8004472 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800446e:	2303      	movs	r3, #3
 8004470:	e17a      	b.n	8004768 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004472:	4b1d      	ldr	r3, [pc, #116]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f003 0302 	and.w	r3, r3, #2
 800447a:	2b00      	cmp	r3, #0
 800447c:	d1f0      	bne.n	8004460 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 0308 	and.w	r3, r3, #8
 8004486:	2b00      	cmp	r3, #0
 8004488:	d03a      	beq.n	8004500 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	699b      	ldr	r3, [r3, #24]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d019      	beq.n	80044c6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004492:	4b17      	ldr	r3, [pc, #92]	; (80044f0 <HAL_RCC_OscConfig+0x274>)
 8004494:	2201      	movs	r2, #1
 8004496:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004498:	f7fd fe4a 	bl	8002130 <HAL_GetTick>
 800449c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800449e:	e008      	b.n	80044b2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044a0:	f7fd fe46 	bl	8002130 <HAL_GetTick>
 80044a4:	4602      	mov	r2, r0
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	1ad3      	subs	r3, r2, r3
 80044aa:	2b02      	cmp	r3, #2
 80044ac:	d901      	bls.n	80044b2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80044ae:	2303      	movs	r3, #3
 80044b0:	e15a      	b.n	8004768 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044b2:	4b0d      	ldr	r3, [pc, #52]	; (80044e8 <HAL_RCC_OscConfig+0x26c>)
 80044b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044b6:	f003 0302 	and.w	r3, r3, #2
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d0f0      	beq.n	80044a0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80044be:	2001      	movs	r0, #1
 80044c0:	f000 fad8 	bl	8004a74 <RCC_Delay>
 80044c4:	e01c      	b.n	8004500 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044c6:	4b0a      	ldr	r3, [pc, #40]	; (80044f0 <HAL_RCC_OscConfig+0x274>)
 80044c8:	2200      	movs	r2, #0
 80044ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044cc:	f7fd fe30 	bl	8002130 <HAL_GetTick>
 80044d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044d2:	e00f      	b.n	80044f4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044d4:	f7fd fe2c 	bl	8002130 <HAL_GetTick>
 80044d8:	4602      	mov	r2, r0
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	1ad3      	subs	r3, r2, r3
 80044de:	2b02      	cmp	r3, #2
 80044e0:	d908      	bls.n	80044f4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80044e2:	2303      	movs	r3, #3
 80044e4:	e140      	b.n	8004768 <HAL_RCC_OscConfig+0x4ec>
 80044e6:	bf00      	nop
 80044e8:	40021000 	.word	0x40021000
 80044ec:	42420000 	.word	0x42420000
 80044f0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044f4:	4b9e      	ldr	r3, [pc, #632]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 80044f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f8:	f003 0302 	and.w	r3, r3, #2
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d1e9      	bne.n	80044d4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f003 0304 	and.w	r3, r3, #4
 8004508:	2b00      	cmp	r3, #0
 800450a:	f000 80a6 	beq.w	800465a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800450e:	2300      	movs	r3, #0
 8004510:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004512:	4b97      	ldr	r3, [pc, #604]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 8004514:	69db      	ldr	r3, [r3, #28]
 8004516:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800451a:	2b00      	cmp	r3, #0
 800451c:	d10d      	bne.n	800453a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800451e:	4b94      	ldr	r3, [pc, #592]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 8004520:	69db      	ldr	r3, [r3, #28]
 8004522:	4a93      	ldr	r2, [pc, #588]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 8004524:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004528:	61d3      	str	r3, [r2, #28]
 800452a:	4b91      	ldr	r3, [pc, #580]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 800452c:	69db      	ldr	r3, [r3, #28]
 800452e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004532:	60bb      	str	r3, [r7, #8]
 8004534:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004536:	2301      	movs	r3, #1
 8004538:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800453a:	4b8e      	ldr	r3, [pc, #568]	; (8004774 <HAL_RCC_OscConfig+0x4f8>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004542:	2b00      	cmp	r3, #0
 8004544:	d118      	bne.n	8004578 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004546:	4b8b      	ldr	r3, [pc, #556]	; (8004774 <HAL_RCC_OscConfig+0x4f8>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a8a      	ldr	r2, [pc, #552]	; (8004774 <HAL_RCC_OscConfig+0x4f8>)
 800454c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004550:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004552:	f7fd fded 	bl	8002130 <HAL_GetTick>
 8004556:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004558:	e008      	b.n	800456c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800455a:	f7fd fde9 	bl	8002130 <HAL_GetTick>
 800455e:	4602      	mov	r2, r0
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	1ad3      	subs	r3, r2, r3
 8004564:	2b64      	cmp	r3, #100	; 0x64
 8004566:	d901      	bls.n	800456c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004568:	2303      	movs	r3, #3
 800456a:	e0fd      	b.n	8004768 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800456c:	4b81      	ldr	r3, [pc, #516]	; (8004774 <HAL_RCC_OscConfig+0x4f8>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004574:	2b00      	cmp	r3, #0
 8004576:	d0f0      	beq.n	800455a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	68db      	ldr	r3, [r3, #12]
 800457c:	2b01      	cmp	r3, #1
 800457e:	d106      	bne.n	800458e <HAL_RCC_OscConfig+0x312>
 8004580:	4b7b      	ldr	r3, [pc, #492]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 8004582:	6a1b      	ldr	r3, [r3, #32]
 8004584:	4a7a      	ldr	r2, [pc, #488]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 8004586:	f043 0301 	orr.w	r3, r3, #1
 800458a:	6213      	str	r3, [r2, #32]
 800458c:	e02d      	b.n	80045ea <HAL_RCC_OscConfig+0x36e>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	68db      	ldr	r3, [r3, #12]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d10c      	bne.n	80045b0 <HAL_RCC_OscConfig+0x334>
 8004596:	4b76      	ldr	r3, [pc, #472]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 8004598:	6a1b      	ldr	r3, [r3, #32]
 800459a:	4a75      	ldr	r2, [pc, #468]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 800459c:	f023 0301 	bic.w	r3, r3, #1
 80045a0:	6213      	str	r3, [r2, #32]
 80045a2:	4b73      	ldr	r3, [pc, #460]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 80045a4:	6a1b      	ldr	r3, [r3, #32]
 80045a6:	4a72      	ldr	r2, [pc, #456]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 80045a8:	f023 0304 	bic.w	r3, r3, #4
 80045ac:	6213      	str	r3, [r2, #32]
 80045ae:	e01c      	b.n	80045ea <HAL_RCC_OscConfig+0x36e>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	68db      	ldr	r3, [r3, #12]
 80045b4:	2b05      	cmp	r3, #5
 80045b6:	d10c      	bne.n	80045d2 <HAL_RCC_OscConfig+0x356>
 80045b8:	4b6d      	ldr	r3, [pc, #436]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 80045ba:	6a1b      	ldr	r3, [r3, #32]
 80045bc:	4a6c      	ldr	r2, [pc, #432]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 80045be:	f043 0304 	orr.w	r3, r3, #4
 80045c2:	6213      	str	r3, [r2, #32]
 80045c4:	4b6a      	ldr	r3, [pc, #424]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 80045c6:	6a1b      	ldr	r3, [r3, #32]
 80045c8:	4a69      	ldr	r2, [pc, #420]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 80045ca:	f043 0301 	orr.w	r3, r3, #1
 80045ce:	6213      	str	r3, [r2, #32]
 80045d0:	e00b      	b.n	80045ea <HAL_RCC_OscConfig+0x36e>
 80045d2:	4b67      	ldr	r3, [pc, #412]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 80045d4:	6a1b      	ldr	r3, [r3, #32]
 80045d6:	4a66      	ldr	r2, [pc, #408]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 80045d8:	f023 0301 	bic.w	r3, r3, #1
 80045dc:	6213      	str	r3, [r2, #32]
 80045de:	4b64      	ldr	r3, [pc, #400]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 80045e0:	6a1b      	ldr	r3, [r3, #32]
 80045e2:	4a63      	ldr	r2, [pc, #396]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 80045e4:	f023 0304 	bic.w	r3, r3, #4
 80045e8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	68db      	ldr	r3, [r3, #12]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d015      	beq.n	800461e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045f2:	f7fd fd9d 	bl	8002130 <HAL_GetTick>
 80045f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045f8:	e00a      	b.n	8004610 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045fa:	f7fd fd99 	bl	8002130 <HAL_GetTick>
 80045fe:	4602      	mov	r2, r0
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	1ad3      	subs	r3, r2, r3
 8004604:	f241 3288 	movw	r2, #5000	; 0x1388
 8004608:	4293      	cmp	r3, r2
 800460a:	d901      	bls.n	8004610 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800460c:	2303      	movs	r3, #3
 800460e:	e0ab      	b.n	8004768 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004610:	4b57      	ldr	r3, [pc, #348]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 8004612:	6a1b      	ldr	r3, [r3, #32]
 8004614:	f003 0302 	and.w	r3, r3, #2
 8004618:	2b00      	cmp	r3, #0
 800461a:	d0ee      	beq.n	80045fa <HAL_RCC_OscConfig+0x37e>
 800461c:	e014      	b.n	8004648 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800461e:	f7fd fd87 	bl	8002130 <HAL_GetTick>
 8004622:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004624:	e00a      	b.n	800463c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004626:	f7fd fd83 	bl	8002130 <HAL_GetTick>
 800462a:	4602      	mov	r2, r0
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	1ad3      	subs	r3, r2, r3
 8004630:	f241 3288 	movw	r2, #5000	; 0x1388
 8004634:	4293      	cmp	r3, r2
 8004636:	d901      	bls.n	800463c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004638:	2303      	movs	r3, #3
 800463a:	e095      	b.n	8004768 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800463c:	4b4c      	ldr	r3, [pc, #304]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 800463e:	6a1b      	ldr	r3, [r3, #32]
 8004640:	f003 0302 	and.w	r3, r3, #2
 8004644:	2b00      	cmp	r3, #0
 8004646:	d1ee      	bne.n	8004626 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004648:	7dfb      	ldrb	r3, [r7, #23]
 800464a:	2b01      	cmp	r3, #1
 800464c:	d105      	bne.n	800465a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800464e:	4b48      	ldr	r3, [pc, #288]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 8004650:	69db      	ldr	r3, [r3, #28]
 8004652:	4a47      	ldr	r2, [pc, #284]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 8004654:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004658:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	69db      	ldr	r3, [r3, #28]
 800465e:	2b00      	cmp	r3, #0
 8004660:	f000 8081 	beq.w	8004766 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004664:	4b42      	ldr	r3, [pc, #264]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	f003 030c 	and.w	r3, r3, #12
 800466c:	2b08      	cmp	r3, #8
 800466e:	d061      	beq.n	8004734 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	69db      	ldr	r3, [r3, #28]
 8004674:	2b02      	cmp	r3, #2
 8004676:	d146      	bne.n	8004706 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004678:	4b3f      	ldr	r3, [pc, #252]	; (8004778 <HAL_RCC_OscConfig+0x4fc>)
 800467a:	2200      	movs	r2, #0
 800467c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800467e:	f7fd fd57 	bl	8002130 <HAL_GetTick>
 8004682:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004684:	e008      	b.n	8004698 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004686:	f7fd fd53 	bl	8002130 <HAL_GetTick>
 800468a:	4602      	mov	r2, r0
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	1ad3      	subs	r3, r2, r3
 8004690:	2b02      	cmp	r3, #2
 8004692:	d901      	bls.n	8004698 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004694:	2303      	movs	r3, #3
 8004696:	e067      	b.n	8004768 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004698:	4b35      	ldr	r3, [pc, #212]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d1f0      	bne.n	8004686 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6a1b      	ldr	r3, [r3, #32]
 80046a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046ac:	d108      	bne.n	80046c0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80046ae:	4b30      	ldr	r3, [pc, #192]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	492d      	ldr	r1, [pc, #180]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 80046bc:	4313      	orrs	r3, r2
 80046be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80046c0:	4b2b      	ldr	r3, [pc, #172]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6a19      	ldr	r1, [r3, #32]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046d0:	430b      	orrs	r3, r1
 80046d2:	4927      	ldr	r1, [pc, #156]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 80046d4:	4313      	orrs	r3, r2
 80046d6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046d8:	4b27      	ldr	r3, [pc, #156]	; (8004778 <HAL_RCC_OscConfig+0x4fc>)
 80046da:	2201      	movs	r2, #1
 80046dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046de:	f7fd fd27 	bl	8002130 <HAL_GetTick>
 80046e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80046e4:	e008      	b.n	80046f8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046e6:	f7fd fd23 	bl	8002130 <HAL_GetTick>
 80046ea:	4602      	mov	r2, r0
 80046ec:	693b      	ldr	r3, [r7, #16]
 80046ee:	1ad3      	subs	r3, r2, r3
 80046f0:	2b02      	cmp	r3, #2
 80046f2:	d901      	bls.n	80046f8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80046f4:	2303      	movs	r3, #3
 80046f6:	e037      	b.n	8004768 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80046f8:	4b1d      	ldr	r3, [pc, #116]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004700:	2b00      	cmp	r3, #0
 8004702:	d0f0      	beq.n	80046e6 <HAL_RCC_OscConfig+0x46a>
 8004704:	e02f      	b.n	8004766 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004706:	4b1c      	ldr	r3, [pc, #112]	; (8004778 <HAL_RCC_OscConfig+0x4fc>)
 8004708:	2200      	movs	r2, #0
 800470a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800470c:	f7fd fd10 	bl	8002130 <HAL_GetTick>
 8004710:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004712:	e008      	b.n	8004726 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004714:	f7fd fd0c 	bl	8002130 <HAL_GetTick>
 8004718:	4602      	mov	r2, r0
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	1ad3      	subs	r3, r2, r3
 800471e:	2b02      	cmp	r3, #2
 8004720:	d901      	bls.n	8004726 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004722:	2303      	movs	r3, #3
 8004724:	e020      	b.n	8004768 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004726:	4b12      	ldr	r3, [pc, #72]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800472e:	2b00      	cmp	r3, #0
 8004730:	d1f0      	bne.n	8004714 <HAL_RCC_OscConfig+0x498>
 8004732:	e018      	b.n	8004766 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	69db      	ldr	r3, [r3, #28]
 8004738:	2b01      	cmp	r3, #1
 800473a:	d101      	bne.n	8004740 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800473c:	2301      	movs	r3, #1
 800473e:	e013      	b.n	8004768 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004740:	4b0b      	ldr	r3, [pc, #44]	; (8004770 <HAL_RCC_OscConfig+0x4f4>)
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6a1b      	ldr	r3, [r3, #32]
 8004750:	429a      	cmp	r2, r3
 8004752:	d106      	bne.n	8004762 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800475e:	429a      	cmp	r2, r3
 8004760:	d001      	beq.n	8004766 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	e000      	b.n	8004768 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004766:	2300      	movs	r3, #0
}
 8004768:	4618      	mov	r0, r3
 800476a:	3718      	adds	r7, #24
 800476c:	46bd      	mov	sp, r7
 800476e:	bd80      	pop	{r7, pc}
 8004770:	40021000 	.word	0x40021000
 8004774:	40007000 	.word	0x40007000
 8004778:	42420060 	.word	0x42420060

0800477c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b084      	sub	sp, #16
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
 8004784:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d101      	bne.n	8004790 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800478c:	2301      	movs	r3, #1
 800478e:	e0d0      	b.n	8004932 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004790:	4b6a      	ldr	r3, [pc, #424]	; (800493c <HAL_RCC_ClockConfig+0x1c0>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f003 0307 	and.w	r3, r3, #7
 8004798:	683a      	ldr	r2, [r7, #0]
 800479a:	429a      	cmp	r2, r3
 800479c:	d910      	bls.n	80047c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800479e:	4b67      	ldr	r3, [pc, #412]	; (800493c <HAL_RCC_ClockConfig+0x1c0>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f023 0207 	bic.w	r2, r3, #7
 80047a6:	4965      	ldr	r1, [pc, #404]	; (800493c <HAL_RCC_ClockConfig+0x1c0>)
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	4313      	orrs	r3, r2
 80047ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047ae:	4b63      	ldr	r3, [pc, #396]	; (800493c <HAL_RCC_ClockConfig+0x1c0>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f003 0307 	and.w	r3, r3, #7
 80047b6:	683a      	ldr	r2, [r7, #0]
 80047b8:	429a      	cmp	r2, r3
 80047ba:	d001      	beq.n	80047c0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80047bc:	2301      	movs	r3, #1
 80047be:	e0b8      	b.n	8004932 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f003 0302 	and.w	r3, r3, #2
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d020      	beq.n	800480e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 0304 	and.w	r3, r3, #4
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d005      	beq.n	80047e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047d8:	4b59      	ldr	r3, [pc, #356]	; (8004940 <HAL_RCC_ClockConfig+0x1c4>)
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	4a58      	ldr	r2, [pc, #352]	; (8004940 <HAL_RCC_ClockConfig+0x1c4>)
 80047de:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80047e2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f003 0308 	and.w	r3, r3, #8
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d005      	beq.n	80047fc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047f0:	4b53      	ldr	r3, [pc, #332]	; (8004940 <HAL_RCC_ClockConfig+0x1c4>)
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	4a52      	ldr	r2, [pc, #328]	; (8004940 <HAL_RCC_ClockConfig+0x1c4>)
 80047f6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80047fa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047fc:	4b50      	ldr	r3, [pc, #320]	; (8004940 <HAL_RCC_ClockConfig+0x1c4>)
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	494d      	ldr	r1, [pc, #308]	; (8004940 <HAL_RCC_ClockConfig+0x1c4>)
 800480a:	4313      	orrs	r3, r2
 800480c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f003 0301 	and.w	r3, r3, #1
 8004816:	2b00      	cmp	r3, #0
 8004818:	d040      	beq.n	800489c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	2b01      	cmp	r3, #1
 8004820:	d107      	bne.n	8004832 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004822:	4b47      	ldr	r3, [pc, #284]	; (8004940 <HAL_RCC_ClockConfig+0x1c4>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800482a:	2b00      	cmp	r3, #0
 800482c:	d115      	bne.n	800485a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	e07f      	b.n	8004932 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	2b02      	cmp	r3, #2
 8004838:	d107      	bne.n	800484a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800483a:	4b41      	ldr	r3, [pc, #260]	; (8004940 <HAL_RCC_ClockConfig+0x1c4>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004842:	2b00      	cmp	r3, #0
 8004844:	d109      	bne.n	800485a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	e073      	b.n	8004932 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800484a:	4b3d      	ldr	r3, [pc, #244]	; (8004940 <HAL_RCC_ClockConfig+0x1c4>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f003 0302 	and.w	r3, r3, #2
 8004852:	2b00      	cmp	r3, #0
 8004854:	d101      	bne.n	800485a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e06b      	b.n	8004932 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800485a:	4b39      	ldr	r3, [pc, #228]	; (8004940 <HAL_RCC_ClockConfig+0x1c4>)
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	f023 0203 	bic.w	r2, r3, #3
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	4936      	ldr	r1, [pc, #216]	; (8004940 <HAL_RCC_ClockConfig+0x1c4>)
 8004868:	4313      	orrs	r3, r2
 800486a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800486c:	f7fd fc60 	bl	8002130 <HAL_GetTick>
 8004870:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004872:	e00a      	b.n	800488a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004874:	f7fd fc5c 	bl	8002130 <HAL_GetTick>
 8004878:	4602      	mov	r2, r0
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	1ad3      	subs	r3, r2, r3
 800487e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004882:	4293      	cmp	r3, r2
 8004884:	d901      	bls.n	800488a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004886:	2303      	movs	r3, #3
 8004888:	e053      	b.n	8004932 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800488a:	4b2d      	ldr	r3, [pc, #180]	; (8004940 <HAL_RCC_ClockConfig+0x1c4>)
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	f003 020c 	and.w	r2, r3, #12
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	009b      	lsls	r3, r3, #2
 8004898:	429a      	cmp	r2, r3
 800489a:	d1eb      	bne.n	8004874 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800489c:	4b27      	ldr	r3, [pc, #156]	; (800493c <HAL_RCC_ClockConfig+0x1c0>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f003 0307 	and.w	r3, r3, #7
 80048a4:	683a      	ldr	r2, [r7, #0]
 80048a6:	429a      	cmp	r2, r3
 80048a8:	d210      	bcs.n	80048cc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048aa:	4b24      	ldr	r3, [pc, #144]	; (800493c <HAL_RCC_ClockConfig+0x1c0>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f023 0207 	bic.w	r2, r3, #7
 80048b2:	4922      	ldr	r1, [pc, #136]	; (800493c <HAL_RCC_ClockConfig+0x1c0>)
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	4313      	orrs	r3, r2
 80048b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048ba:	4b20      	ldr	r3, [pc, #128]	; (800493c <HAL_RCC_ClockConfig+0x1c0>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f003 0307 	and.w	r3, r3, #7
 80048c2:	683a      	ldr	r2, [r7, #0]
 80048c4:	429a      	cmp	r2, r3
 80048c6:	d001      	beq.n	80048cc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	e032      	b.n	8004932 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f003 0304 	and.w	r3, r3, #4
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d008      	beq.n	80048ea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048d8:	4b19      	ldr	r3, [pc, #100]	; (8004940 <HAL_RCC_ClockConfig+0x1c4>)
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	68db      	ldr	r3, [r3, #12]
 80048e4:	4916      	ldr	r1, [pc, #88]	; (8004940 <HAL_RCC_ClockConfig+0x1c4>)
 80048e6:	4313      	orrs	r3, r2
 80048e8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 0308 	and.w	r3, r3, #8
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d009      	beq.n	800490a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80048f6:	4b12      	ldr	r3, [pc, #72]	; (8004940 <HAL_RCC_ClockConfig+0x1c4>)
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	691b      	ldr	r3, [r3, #16]
 8004902:	00db      	lsls	r3, r3, #3
 8004904:	490e      	ldr	r1, [pc, #56]	; (8004940 <HAL_RCC_ClockConfig+0x1c4>)
 8004906:	4313      	orrs	r3, r2
 8004908:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800490a:	f000 f821 	bl	8004950 <HAL_RCC_GetSysClockFreq>
 800490e:	4602      	mov	r2, r0
 8004910:	4b0b      	ldr	r3, [pc, #44]	; (8004940 <HAL_RCC_ClockConfig+0x1c4>)
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	091b      	lsrs	r3, r3, #4
 8004916:	f003 030f 	and.w	r3, r3, #15
 800491a:	490a      	ldr	r1, [pc, #40]	; (8004944 <HAL_RCC_ClockConfig+0x1c8>)
 800491c:	5ccb      	ldrb	r3, [r1, r3]
 800491e:	fa22 f303 	lsr.w	r3, r2, r3
 8004922:	4a09      	ldr	r2, [pc, #36]	; (8004948 <HAL_RCC_ClockConfig+0x1cc>)
 8004924:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004926:	4b09      	ldr	r3, [pc, #36]	; (800494c <HAL_RCC_ClockConfig+0x1d0>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4618      	mov	r0, r3
 800492c:	f7fd fbbe 	bl	80020ac <HAL_InitTick>

  return HAL_OK;
 8004930:	2300      	movs	r3, #0
}
 8004932:	4618      	mov	r0, r3
 8004934:	3710      	adds	r7, #16
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}
 800493a:	bf00      	nop
 800493c:	40022000 	.word	0x40022000
 8004940:	40021000 	.word	0x40021000
 8004944:	080093cc 	.word	0x080093cc
 8004948:	20000000 	.word	0x20000000
 800494c:	20000034 	.word	0x20000034

08004950 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004950:	b490      	push	{r4, r7}
 8004952:	b08a      	sub	sp, #40	; 0x28
 8004954:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004956:	4b2a      	ldr	r3, [pc, #168]	; (8004a00 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004958:	1d3c      	adds	r4, r7, #4
 800495a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800495c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004960:	f240 2301 	movw	r3, #513	; 0x201
 8004964:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004966:	2300      	movs	r3, #0
 8004968:	61fb      	str	r3, [r7, #28]
 800496a:	2300      	movs	r3, #0
 800496c:	61bb      	str	r3, [r7, #24]
 800496e:	2300      	movs	r3, #0
 8004970:	627b      	str	r3, [r7, #36]	; 0x24
 8004972:	2300      	movs	r3, #0
 8004974:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004976:	2300      	movs	r3, #0
 8004978:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800497a:	4b22      	ldr	r3, [pc, #136]	; (8004a04 <HAL_RCC_GetSysClockFreq+0xb4>)
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004980:	69fb      	ldr	r3, [r7, #28]
 8004982:	f003 030c 	and.w	r3, r3, #12
 8004986:	2b04      	cmp	r3, #4
 8004988:	d002      	beq.n	8004990 <HAL_RCC_GetSysClockFreq+0x40>
 800498a:	2b08      	cmp	r3, #8
 800498c:	d003      	beq.n	8004996 <HAL_RCC_GetSysClockFreq+0x46>
 800498e:	e02d      	b.n	80049ec <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004990:	4b1d      	ldr	r3, [pc, #116]	; (8004a08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004992:	623b      	str	r3, [r7, #32]
      break;
 8004994:	e02d      	b.n	80049f2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004996:	69fb      	ldr	r3, [r7, #28]
 8004998:	0c9b      	lsrs	r3, r3, #18
 800499a:	f003 030f 	and.w	r3, r3, #15
 800499e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80049a2:	4413      	add	r3, r2
 80049a4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80049a8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80049aa:	69fb      	ldr	r3, [r7, #28]
 80049ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d013      	beq.n	80049dc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80049b4:	4b13      	ldr	r3, [pc, #76]	; (8004a04 <HAL_RCC_GetSysClockFreq+0xb4>)
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	0c5b      	lsrs	r3, r3, #17
 80049ba:	f003 0301 	and.w	r3, r3, #1
 80049be:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80049c2:	4413      	add	r3, r2
 80049c4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80049c8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	4a0e      	ldr	r2, [pc, #56]	; (8004a08 <HAL_RCC_GetSysClockFreq+0xb8>)
 80049ce:	fb02 f203 	mul.w	r2, r2, r3
 80049d2:	69bb      	ldr	r3, [r7, #24]
 80049d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80049d8:	627b      	str	r3, [r7, #36]	; 0x24
 80049da:	e004      	b.n	80049e6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	4a0b      	ldr	r2, [pc, #44]	; (8004a0c <HAL_RCC_GetSysClockFreq+0xbc>)
 80049e0:	fb02 f303 	mul.w	r3, r2, r3
 80049e4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80049e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e8:	623b      	str	r3, [r7, #32]
      break;
 80049ea:	e002      	b.n	80049f2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80049ec:	4b06      	ldr	r3, [pc, #24]	; (8004a08 <HAL_RCC_GetSysClockFreq+0xb8>)
 80049ee:	623b      	str	r3, [r7, #32]
      break;
 80049f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049f2:	6a3b      	ldr	r3, [r7, #32]
}
 80049f4:	4618      	mov	r0, r3
 80049f6:	3728      	adds	r7, #40	; 0x28
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bc90      	pop	{r4, r7}
 80049fc:	4770      	bx	lr
 80049fe:	bf00      	nop
 8004a00:	080093bc 	.word	0x080093bc
 8004a04:	40021000 	.word	0x40021000
 8004a08:	007a1200 	.word	0x007a1200
 8004a0c:	003d0900 	.word	0x003d0900

08004a10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a10:	b480      	push	{r7}
 8004a12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a14:	4b02      	ldr	r3, [pc, #8]	; (8004a20 <HAL_RCC_GetHCLKFreq+0x10>)
 8004a16:	681b      	ldr	r3, [r3, #0]
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bc80      	pop	{r7}
 8004a1e:	4770      	bx	lr
 8004a20:	20000000 	.word	0x20000000

08004a24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a28:	f7ff fff2 	bl	8004a10 <HAL_RCC_GetHCLKFreq>
 8004a2c:	4602      	mov	r2, r0
 8004a2e:	4b05      	ldr	r3, [pc, #20]	; (8004a44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	0a1b      	lsrs	r3, r3, #8
 8004a34:	f003 0307 	and.w	r3, r3, #7
 8004a38:	4903      	ldr	r1, [pc, #12]	; (8004a48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a3a:	5ccb      	ldrb	r3, [r1, r3]
 8004a3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	bd80      	pop	{r7, pc}
 8004a44:	40021000 	.word	0x40021000
 8004a48:	080093dc 	.word	0x080093dc

08004a4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004a50:	f7ff ffde 	bl	8004a10 <HAL_RCC_GetHCLKFreq>
 8004a54:	4602      	mov	r2, r0
 8004a56:	4b05      	ldr	r3, [pc, #20]	; (8004a6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	0adb      	lsrs	r3, r3, #11
 8004a5c:	f003 0307 	and.w	r3, r3, #7
 8004a60:	4903      	ldr	r1, [pc, #12]	; (8004a70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a62:	5ccb      	ldrb	r3, [r1, r3]
 8004a64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	bd80      	pop	{r7, pc}
 8004a6c:	40021000 	.word	0x40021000
 8004a70:	080093dc 	.word	0x080093dc

08004a74 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b085      	sub	sp, #20
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004a7c:	4b0a      	ldr	r3, [pc, #40]	; (8004aa8 <RCC_Delay+0x34>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a0a      	ldr	r2, [pc, #40]	; (8004aac <RCC_Delay+0x38>)
 8004a82:	fba2 2303 	umull	r2, r3, r2, r3
 8004a86:	0a5b      	lsrs	r3, r3, #9
 8004a88:	687a      	ldr	r2, [r7, #4]
 8004a8a:	fb02 f303 	mul.w	r3, r2, r3
 8004a8e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004a90:	bf00      	nop
  }
  while (Delay --);
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	1e5a      	subs	r2, r3, #1
 8004a96:	60fa      	str	r2, [r7, #12]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d1f9      	bne.n	8004a90 <RCC_Delay+0x1c>
}
 8004a9c:	bf00      	nop
 8004a9e:	bf00      	nop
 8004aa0:	3714      	adds	r7, #20
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bc80      	pop	{r7}
 8004aa6:	4770      	bx	lr
 8004aa8:	20000000 	.word	0x20000000
 8004aac:	10624dd3 	.word	0x10624dd3

08004ab0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b082      	sub	sp, #8
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d101      	bne.n	8004ac2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	e076      	b.n	8004bb0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d108      	bne.n	8004adc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ad2:	d009      	beq.n	8004ae8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	61da      	str	r2, [r3, #28]
 8004ada:	e005      	b.n	8004ae8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2200      	movs	r2, #0
 8004aec:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d106      	bne.n	8004b08 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2200      	movs	r2, #0
 8004afe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f7fc fef8 	bl	80018f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2202      	movs	r2, #2
 8004b0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b1e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004b30:	431a      	orrs	r2, r3
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	68db      	ldr	r3, [r3, #12]
 8004b36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b3a:	431a      	orrs	r2, r3
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	691b      	ldr	r3, [r3, #16]
 8004b40:	f003 0302 	and.w	r3, r3, #2
 8004b44:	431a      	orrs	r2, r3
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	695b      	ldr	r3, [r3, #20]
 8004b4a:	f003 0301 	and.w	r3, r3, #1
 8004b4e:	431a      	orrs	r2, r3
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	699b      	ldr	r3, [r3, #24]
 8004b54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b58:	431a      	orrs	r2, r3
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	69db      	ldr	r3, [r3, #28]
 8004b5e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004b62:	431a      	orrs	r2, r3
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6a1b      	ldr	r3, [r3, #32]
 8004b68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b6c:	ea42 0103 	orr.w	r1, r2, r3
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b74:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	430a      	orrs	r2, r1
 8004b7e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	699b      	ldr	r3, [r3, #24]
 8004b84:	0c1a      	lsrs	r2, r3, #16
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f002 0204 	and.w	r2, r2, #4
 8004b8e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	69da      	ldr	r2, [r3, #28]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b9e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2201      	movs	r2, #1
 8004baa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004bae:	2300      	movs	r3, #0
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3708      	adds	r7, #8
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}

08004bb8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b08c      	sub	sp, #48	; 0x30
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	60f8      	str	r0, [r7, #12]
 8004bc0:	60b9      	str	r1, [r7, #8]
 8004bc2:	607a      	str	r2, [r7, #4]
 8004bc4:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004bd6:	2b01      	cmp	r3, #1
 8004bd8:	d101      	bne.n	8004bde <HAL_SPI_TransmitReceive+0x26>
 8004bda:	2302      	movs	r3, #2
 8004bdc:	e18a      	b.n	8004ef4 <HAL_SPI_TransmitReceive+0x33c>
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2201      	movs	r2, #1
 8004be2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004be6:	f7fd faa3 	bl	8002130 <HAL_GetTick>
 8004bea:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004bf2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004bfc:	887b      	ldrh	r3, [r7, #2]
 8004bfe:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004c00:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004c04:	2b01      	cmp	r3, #1
 8004c06:	d00f      	beq.n	8004c28 <HAL_SPI_TransmitReceive+0x70>
 8004c08:	69fb      	ldr	r3, [r7, #28]
 8004c0a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c0e:	d107      	bne.n	8004c20 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d103      	bne.n	8004c20 <HAL_SPI_TransmitReceive+0x68>
 8004c18:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004c1c:	2b04      	cmp	r3, #4
 8004c1e:	d003      	beq.n	8004c28 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004c20:	2302      	movs	r3, #2
 8004c22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004c26:	e15b      	b.n	8004ee0 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d005      	beq.n	8004c3a <HAL_SPI_TransmitReceive+0x82>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d002      	beq.n	8004c3a <HAL_SPI_TransmitReceive+0x82>
 8004c34:	887b      	ldrh	r3, [r7, #2]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d103      	bne.n	8004c42 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004c40:	e14e      	b.n	8004ee0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	2b04      	cmp	r3, #4
 8004c4c:	d003      	beq.n	8004c56 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2205      	movs	r2, #5
 8004c52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	687a      	ldr	r2, [r7, #4]
 8004c60:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	887a      	ldrh	r2, [r7, #2]
 8004c66:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	887a      	ldrh	r2, [r7, #2]
 8004c6c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	68ba      	ldr	r2, [r7, #8]
 8004c72:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	887a      	ldrh	r2, [r7, #2]
 8004c78:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	887a      	ldrh	r2, [r7, #2]
 8004c7e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2200      	movs	r2, #0
 8004c84:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c96:	2b40      	cmp	r3, #64	; 0x40
 8004c98:	d007      	beq.n	8004caa <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ca8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	68db      	ldr	r3, [r3, #12]
 8004cae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004cb2:	d178      	bne.n	8004da6 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d002      	beq.n	8004cc2 <HAL_SPI_TransmitReceive+0x10a>
 8004cbc:	8b7b      	ldrh	r3, [r7, #26]
 8004cbe:	2b01      	cmp	r3, #1
 8004cc0:	d166      	bne.n	8004d90 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cc6:	881a      	ldrh	r2, [r3, #0]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cd2:	1c9a      	adds	r2, r3, #2
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	3b01      	subs	r3, #1
 8004ce0:	b29a      	uxth	r2, r3
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ce6:	e053      	b.n	8004d90 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	f003 0302 	and.w	r3, r3, #2
 8004cf2:	2b02      	cmp	r3, #2
 8004cf4:	d11b      	bne.n	8004d2e <HAL_SPI_TransmitReceive+0x176>
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004cfa:	b29b      	uxth	r3, r3
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d016      	beq.n	8004d2e <HAL_SPI_TransmitReceive+0x176>
 8004d00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d02:	2b01      	cmp	r3, #1
 8004d04:	d113      	bne.n	8004d2e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d0a:	881a      	ldrh	r2, [r3, #0]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d16:	1c9a      	adds	r2, r3, #2
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d20:	b29b      	uxth	r3, r3
 8004d22:	3b01      	subs	r3, #1
 8004d24:	b29a      	uxth	r2, r3
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	f003 0301 	and.w	r3, r3, #1
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d119      	bne.n	8004d70 <HAL_SPI_TransmitReceive+0x1b8>
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d40:	b29b      	uxth	r3, r3
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d014      	beq.n	8004d70 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	68da      	ldr	r2, [r3, #12]
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d50:	b292      	uxth	r2, r2
 8004d52:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d58:	1c9a      	adds	r2, r3, #2
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d62:	b29b      	uxth	r3, r3
 8004d64:	3b01      	subs	r3, #1
 8004d66:	b29a      	uxth	r2, r3
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004d70:	f7fd f9de 	bl	8002130 <HAL_GetTick>
 8004d74:	4602      	mov	r2, r0
 8004d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d78:	1ad3      	subs	r3, r2, r3
 8004d7a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d807      	bhi.n	8004d90 <HAL_SPI_TransmitReceive+0x1d8>
 8004d80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d86:	d003      	beq.n	8004d90 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004d88:	2303      	movs	r3, #3
 8004d8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004d8e:	e0a7      	b.n	8004ee0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d94:	b29b      	uxth	r3, r3
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d1a6      	bne.n	8004ce8 <HAL_SPI_TransmitReceive+0x130>
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d9e:	b29b      	uxth	r3, r3
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d1a1      	bne.n	8004ce8 <HAL_SPI_TransmitReceive+0x130>
 8004da4:	e07c      	b.n	8004ea0 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d002      	beq.n	8004db4 <HAL_SPI_TransmitReceive+0x1fc>
 8004dae:	8b7b      	ldrh	r3, [r7, #26]
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d16b      	bne.n	8004e8c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	330c      	adds	r3, #12
 8004dbe:	7812      	ldrb	r2, [r2, #0]
 8004dc0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dc6:	1c5a      	adds	r2, r3, #1
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004dd0:	b29b      	uxth	r3, r3
 8004dd2:	3b01      	subs	r3, #1
 8004dd4:	b29a      	uxth	r2, r3
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004dda:	e057      	b.n	8004e8c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	f003 0302 	and.w	r3, r3, #2
 8004de6:	2b02      	cmp	r3, #2
 8004de8:	d11c      	bne.n	8004e24 <HAL_SPI_TransmitReceive+0x26c>
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004dee:	b29b      	uxth	r3, r3
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d017      	beq.n	8004e24 <HAL_SPI_TransmitReceive+0x26c>
 8004df4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	d114      	bne.n	8004e24 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	330c      	adds	r3, #12
 8004e04:	7812      	ldrb	r2, [r2, #0]
 8004e06:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e0c:	1c5a      	adds	r2, r3, #1
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	3b01      	subs	r3, #1
 8004e1a:	b29a      	uxth	r2, r3
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004e20:	2300      	movs	r3, #0
 8004e22:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	f003 0301 	and.w	r3, r3, #1
 8004e2e:	2b01      	cmp	r3, #1
 8004e30:	d119      	bne.n	8004e66 <HAL_SPI_TransmitReceive+0x2ae>
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e36:	b29b      	uxth	r3, r3
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d014      	beq.n	8004e66 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	68da      	ldr	r2, [r3, #12]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e46:	b2d2      	uxtb	r2, r2
 8004e48:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e4e:	1c5a      	adds	r2, r3, #1
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e58:	b29b      	uxth	r3, r3
 8004e5a:	3b01      	subs	r3, #1
 8004e5c:	b29a      	uxth	r2, r3
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004e62:	2301      	movs	r3, #1
 8004e64:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004e66:	f7fd f963 	bl	8002130 <HAL_GetTick>
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e6e:	1ad3      	subs	r3, r2, r3
 8004e70:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004e72:	429a      	cmp	r2, r3
 8004e74:	d803      	bhi.n	8004e7e <HAL_SPI_TransmitReceive+0x2c6>
 8004e76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e7c:	d102      	bne.n	8004e84 <HAL_SPI_TransmitReceive+0x2cc>
 8004e7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d103      	bne.n	8004e8c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004e84:	2303      	movs	r3, #3
 8004e86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004e8a:	e029      	b.n	8004ee0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d1a2      	bne.n	8004ddc <HAL_SPI_TransmitReceive+0x224>
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e9a:	b29b      	uxth	r3, r3
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d19d      	bne.n	8004ddc <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ea0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ea2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004ea4:	68f8      	ldr	r0, [r7, #12]
 8004ea6:	f000 f8b1 	bl	800500c <SPI_EndRxTxTransaction>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d006      	beq.n	8004ebe <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2220      	movs	r2, #32
 8004eba:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004ebc:	e010      	b.n	8004ee0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d10b      	bne.n	8004ede <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	617b      	str	r3, [r7, #20]
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	68db      	ldr	r3, [r3, #12]
 8004ed0:	617b      	str	r3, [r7, #20]
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	617b      	str	r3, [r7, #20]
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	e000      	b.n	8004ee0 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004ede:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2200      	movs	r2, #0
 8004eec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004ef0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	3730      	adds	r7, #48	; 0x30
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}

08004efc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b088      	sub	sp, #32
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	60f8      	str	r0, [r7, #12]
 8004f04:	60b9      	str	r1, [r7, #8]
 8004f06:	603b      	str	r3, [r7, #0]
 8004f08:	4613      	mov	r3, r2
 8004f0a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004f0c:	f7fd f910 	bl	8002130 <HAL_GetTick>
 8004f10:	4602      	mov	r2, r0
 8004f12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f14:	1a9b      	subs	r3, r3, r2
 8004f16:	683a      	ldr	r2, [r7, #0]
 8004f18:	4413      	add	r3, r2
 8004f1a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004f1c:	f7fd f908 	bl	8002130 <HAL_GetTick>
 8004f20:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004f22:	4b39      	ldr	r3, [pc, #228]	; (8005008 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	015b      	lsls	r3, r3, #5
 8004f28:	0d1b      	lsrs	r3, r3, #20
 8004f2a:	69fa      	ldr	r2, [r7, #28]
 8004f2c:	fb02 f303 	mul.w	r3, r2, r3
 8004f30:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f32:	e054      	b.n	8004fde <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f3a:	d050      	beq.n	8004fde <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004f3c:	f7fd f8f8 	bl	8002130 <HAL_GetTick>
 8004f40:	4602      	mov	r2, r0
 8004f42:	69bb      	ldr	r3, [r7, #24]
 8004f44:	1ad3      	subs	r3, r2, r3
 8004f46:	69fa      	ldr	r2, [r7, #28]
 8004f48:	429a      	cmp	r2, r3
 8004f4a:	d902      	bls.n	8004f52 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004f4c:	69fb      	ldr	r3, [r7, #28]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d13d      	bne.n	8004fce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	685a      	ldr	r2, [r3, #4]
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004f60:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f6a:	d111      	bne.n	8004f90 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f74:	d004      	beq.n	8004f80 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	689b      	ldr	r3, [r3, #8]
 8004f7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f7e:	d107      	bne.n	8004f90 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f8e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f98:	d10f      	bne.n	8004fba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004fa8:	601a      	str	r2, [r3, #0]
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004fb8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004fca:	2303      	movs	r3, #3
 8004fcc:	e017      	b.n	8004ffe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d101      	bne.n	8004fd8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	3b01      	subs	r3, #1
 8004fdc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	689a      	ldr	r2, [r3, #8]
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	4013      	ands	r3, r2
 8004fe8:	68ba      	ldr	r2, [r7, #8]
 8004fea:	429a      	cmp	r2, r3
 8004fec:	bf0c      	ite	eq
 8004fee:	2301      	moveq	r3, #1
 8004ff0:	2300      	movne	r3, #0
 8004ff2:	b2db      	uxtb	r3, r3
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	79fb      	ldrb	r3, [r7, #7]
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d19b      	bne.n	8004f34 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004ffc:	2300      	movs	r3, #0
}
 8004ffe:	4618      	mov	r0, r3
 8005000:	3720      	adds	r7, #32
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}
 8005006:	bf00      	nop
 8005008:	20000000 	.word	0x20000000

0800500c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b086      	sub	sp, #24
 8005010:	af02      	add	r7, sp, #8
 8005012:	60f8      	str	r0, [r7, #12]
 8005014:	60b9      	str	r1, [r7, #8]
 8005016:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	9300      	str	r3, [sp, #0]
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	2200      	movs	r2, #0
 8005020:	2180      	movs	r1, #128	; 0x80
 8005022:	68f8      	ldr	r0, [r7, #12]
 8005024:	f7ff ff6a 	bl	8004efc <SPI_WaitFlagStateUntilTimeout>
 8005028:	4603      	mov	r3, r0
 800502a:	2b00      	cmp	r3, #0
 800502c:	d007      	beq.n	800503e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005032:	f043 0220 	orr.w	r2, r3, #32
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800503a:	2303      	movs	r3, #3
 800503c:	e000      	b.n	8005040 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800503e:	2300      	movs	r3, #0
}
 8005040:	4618      	mov	r0, r3
 8005042:	3710      	adds	r7, #16
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}

08005048 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b082      	sub	sp, #8
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d101      	bne.n	800505a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	e041      	b.n	80050de <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005060:	b2db      	uxtb	r3, r3
 8005062:	2b00      	cmp	r3, #0
 8005064:	d106      	bne.n	8005074 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2200      	movs	r2, #0
 800506a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f7fc fe14 	bl	8001c9c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2202      	movs	r2, #2
 8005078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	3304      	adds	r3, #4
 8005084:	4619      	mov	r1, r3
 8005086:	4610      	mov	r0, r2
 8005088:	f000 fa48 	bl	800551c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2201      	movs	r2, #1
 8005090:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2201      	movs	r2, #1
 8005098:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2201      	movs	r2, #1
 80050a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2201      	movs	r2, #1
 80050a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2201      	movs	r2, #1
 80050b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2201      	movs	r2, #1
 80050b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2201      	movs	r2, #1
 80050c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2201      	movs	r2, #1
 80050c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2201      	movs	r2, #1
 80050d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2201      	movs	r2, #1
 80050d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80050dc:	2300      	movs	r3, #0
}
 80050de:	4618      	mov	r0, r3
 80050e0:	3708      	adds	r7, #8
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd80      	pop	{r7, pc}
	...

080050e8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b084      	sub	sp, #16
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
 80050f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d109      	bne.n	800510c <HAL_TIM_PWM_Start+0x24>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80050fe:	b2db      	uxtb	r3, r3
 8005100:	2b01      	cmp	r3, #1
 8005102:	bf14      	ite	ne
 8005104:	2301      	movne	r3, #1
 8005106:	2300      	moveq	r3, #0
 8005108:	b2db      	uxtb	r3, r3
 800510a:	e022      	b.n	8005152 <HAL_TIM_PWM_Start+0x6a>
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	2b04      	cmp	r3, #4
 8005110:	d109      	bne.n	8005126 <HAL_TIM_PWM_Start+0x3e>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005118:	b2db      	uxtb	r3, r3
 800511a:	2b01      	cmp	r3, #1
 800511c:	bf14      	ite	ne
 800511e:	2301      	movne	r3, #1
 8005120:	2300      	moveq	r3, #0
 8005122:	b2db      	uxtb	r3, r3
 8005124:	e015      	b.n	8005152 <HAL_TIM_PWM_Start+0x6a>
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	2b08      	cmp	r3, #8
 800512a:	d109      	bne.n	8005140 <HAL_TIM_PWM_Start+0x58>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005132:	b2db      	uxtb	r3, r3
 8005134:	2b01      	cmp	r3, #1
 8005136:	bf14      	ite	ne
 8005138:	2301      	movne	r3, #1
 800513a:	2300      	moveq	r3, #0
 800513c:	b2db      	uxtb	r3, r3
 800513e:	e008      	b.n	8005152 <HAL_TIM_PWM_Start+0x6a>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005146:	b2db      	uxtb	r3, r3
 8005148:	2b01      	cmp	r3, #1
 800514a:	bf14      	ite	ne
 800514c:	2301      	movne	r3, #1
 800514e:	2300      	moveq	r3, #0
 8005150:	b2db      	uxtb	r3, r3
 8005152:	2b00      	cmp	r3, #0
 8005154:	d001      	beq.n	800515a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e072      	b.n	8005240 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d104      	bne.n	800516a <HAL_TIM_PWM_Start+0x82>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2202      	movs	r2, #2
 8005164:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005168:	e013      	b.n	8005192 <HAL_TIM_PWM_Start+0xaa>
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	2b04      	cmp	r3, #4
 800516e:	d104      	bne.n	800517a <HAL_TIM_PWM_Start+0x92>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2202      	movs	r2, #2
 8005174:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005178:	e00b      	b.n	8005192 <HAL_TIM_PWM_Start+0xaa>
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	2b08      	cmp	r3, #8
 800517e:	d104      	bne.n	800518a <HAL_TIM_PWM_Start+0xa2>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2202      	movs	r2, #2
 8005184:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005188:	e003      	b.n	8005192 <HAL_TIM_PWM_Start+0xaa>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2202      	movs	r2, #2
 800518e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	2201      	movs	r2, #1
 8005198:	6839      	ldr	r1, [r7, #0]
 800519a:	4618      	mov	r0, r3
 800519c:	f000 fbe4 	bl	8005968 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a28      	ldr	r2, [pc, #160]	; (8005248 <HAL_TIM_PWM_Start+0x160>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d004      	beq.n	80051b4 <HAL_TIM_PWM_Start+0xcc>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4a27      	ldr	r2, [pc, #156]	; (800524c <HAL_TIM_PWM_Start+0x164>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d101      	bne.n	80051b8 <HAL_TIM_PWM_Start+0xd0>
 80051b4:	2301      	movs	r3, #1
 80051b6:	e000      	b.n	80051ba <HAL_TIM_PWM_Start+0xd2>
 80051b8:	2300      	movs	r3, #0
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d007      	beq.n	80051ce <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80051cc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a1d      	ldr	r2, [pc, #116]	; (8005248 <HAL_TIM_PWM_Start+0x160>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d018      	beq.n	800520a <HAL_TIM_PWM_Start+0x122>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a1b      	ldr	r2, [pc, #108]	; (800524c <HAL_TIM_PWM_Start+0x164>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d013      	beq.n	800520a <HAL_TIM_PWM_Start+0x122>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051ea:	d00e      	beq.n	800520a <HAL_TIM_PWM_Start+0x122>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a17      	ldr	r2, [pc, #92]	; (8005250 <HAL_TIM_PWM_Start+0x168>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d009      	beq.n	800520a <HAL_TIM_PWM_Start+0x122>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a16      	ldr	r2, [pc, #88]	; (8005254 <HAL_TIM_PWM_Start+0x16c>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d004      	beq.n	800520a <HAL_TIM_PWM_Start+0x122>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a14      	ldr	r2, [pc, #80]	; (8005258 <HAL_TIM_PWM_Start+0x170>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d111      	bne.n	800522e <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	f003 0307 	and.w	r3, r3, #7
 8005214:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2b06      	cmp	r3, #6
 800521a:	d010      	beq.n	800523e <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	681a      	ldr	r2, [r3, #0]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f042 0201 	orr.w	r2, r2, #1
 800522a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800522c:	e007      	b.n	800523e <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f042 0201 	orr.w	r2, r2, #1
 800523c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800523e:	2300      	movs	r3, #0
}
 8005240:	4618      	mov	r0, r3
 8005242:	3710      	adds	r7, #16
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}
 8005248:	40012c00 	.word	0x40012c00
 800524c:	40013400 	.word	0x40013400
 8005250:	40000400 	.word	0x40000400
 8005254:	40000800 	.word	0x40000800
 8005258:	40000c00 	.word	0x40000c00

0800525c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b086      	sub	sp, #24
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
 8005264:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d101      	bne.n	8005270 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	e093      	b.n	8005398 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005276:	b2db      	uxtb	r3, r3
 8005278:	2b00      	cmp	r3, #0
 800527a:	d106      	bne.n	800528a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2200      	movs	r2, #0
 8005280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005284:	6878      	ldr	r0, [r7, #4]
 8005286:	f7fc fc8d 	bl	8001ba4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2202      	movs	r2, #2
 800528e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	687a      	ldr	r2, [r7, #4]
 800529a:	6812      	ldr	r2, [r2, #0]
 800529c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80052a0:	f023 0307 	bic.w	r3, r3, #7
 80052a4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	3304      	adds	r3, #4
 80052ae:	4619      	mov	r1, r3
 80052b0:	4610      	mov	r0, r2
 80052b2:	f000 f933 	bl	800551c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	689b      	ldr	r3, [r3, #8]
 80052bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	699b      	ldr	r3, [r3, #24]
 80052c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	6a1b      	ldr	r3, [r3, #32]
 80052cc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	697a      	ldr	r2, [r7, #20]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80052d8:	693b      	ldr	r3, [r7, #16]
 80052da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052de:	f023 0303 	bic.w	r3, r3, #3
 80052e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	689a      	ldr	r2, [r3, #8]
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	699b      	ldr	r3, [r3, #24]
 80052ec:	021b      	lsls	r3, r3, #8
 80052ee:	4313      	orrs	r3, r2
 80052f0:	693a      	ldr	r2, [r7, #16]
 80052f2:	4313      	orrs	r3, r2
 80052f4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80052fc:	f023 030c 	bic.w	r3, r3, #12
 8005300:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005308:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800530c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	68da      	ldr	r2, [r3, #12]
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	69db      	ldr	r3, [r3, #28]
 8005316:	021b      	lsls	r3, r3, #8
 8005318:	4313      	orrs	r3, r2
 800531a:	693a      	ldr	r2, [r7, #16]
 800531c:	4313      	orrs	r3, r2
 800531e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	691b      	ldr	r3, [r3, #16]
 8005324:	011a      	lsls	r2, r3, #4
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	6a1b      	ldr	r3, [r3, #32]
 800532a:	031b      	lsls	r3, r3, #12
 800532c:	4313      	orrs	r3, r2
 800532e:	693a      	ldr	r2, [r7, #16]
 8005330:	4313      	orrs	r3, r2
 8005332:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800533a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	685a      	ldr	r2, [r3, #4]
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	695b      	ldr	r3, [r3, #20]
 8005344:	011b      	lsls	r3, r3, #4
 8005346:	4313      	orrs	r3, r2
 8005348:	68fa      	ldr	r2, [r7, #12]
 800534a:	4313      	orrs	r3, r2
 800534c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	697a      	ldr	r2, [r7, #20]
 8005354:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	693a      	ldr	r2, [r7, #16]
 800535c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	68fa      	ldr	r2, [r7, #12]
 8005364:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2201      	movs	r2, #1
 800536a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2201      	movs	r2, #1
 8005372:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2201      	movs	r2, #1
 800537a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2201      	movs	r2, #1
 8005382:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2201      	movs	r2, #1
 800538a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2201      	movs	r2, #1
 8005392:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005396:	2300      	movs	r3, #0
}
 8005398:	4618      	mov	r0, r3
 800539a:	3718      	adds	r7, #24
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}

080053a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b084      	sub	sp, #16
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	60f8      	str	r0, [r7, #12]
 80053a8:	60b9      	str	r1, [r7, #8]
 80053aa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053b2:	2b01      	cmp	r3, #1
 80053b4:	d101      	bne.n	80053ba <HAL_TIM_PWM_ConfigChannel+0x1a>
 80053b6:	2302      	movs	r3, #2
 80053b8:	e0ac      	b.n	8005514 <HAL_TIM_PWM_ConfigChannel+0x174>
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2201      	movs	r2, #1
 80053be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2b0c      	cmp	r3, #12
 80053c6:	f200 809f 	bhi.w	8005508 <HAL_TIM_PWM_ConfigChannel+0x168>
 80053ca:	a201      	add	r2, pc, #4	; (adr r2, 80053d0 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80053cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053d0:	08005405 	.word	0x08005405
 80053d4:	08005509 	.word	0x08005509
 80053d8:	08005509 	.word	0x08005509
 80053dc:	08005509 	.word	0x08005509
 80053e0:	08005445 	.word	0x08005445
 80053e4:	08005509 	.word	0x08005509
 80053e8:	08005509 	.word	0x08005509
 80053ec:	08005509 	.word	0x08005509
 80053f0:	08005487 	.word	0x08005487
 80053f4:	08005509 	.word	0x08005509
 80053f8:	08005509 	.word	0x08005509
 80053fc:	08005509 	.word	0x08005509
 8005400:	080054c7 	.word	0x080054c7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	68b9      	ldr	r1, [r7, #8]
 800540a:	4618      	mov	r0, r3
 800540c:	f000 f900 	bl	8005610 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	699a      	ldr	r2, [r3, #24]
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f042 0208 	orr.w	r2, r2, #8
 800541e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	699a      	ldr	r2, [r3, #24]
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f022 0204 	bic.w	r2, r2, #4
 800542e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	6999      	ldr	r1, [r3, #24]
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	691a      	ldr	r2, [r3, #16]
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	430a      	orrs	r2, r1
 8005440:	619a      	str	r2, [r3, #24]
      break;
 8005442:	e062      	b.n	800550a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	68b9      	ldr	r1, [r7, #8]
 800544a:	4618      	mov	r0, r3
 800544c:	f000 f950 	bl	80056f0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	699a      	ldr	r2, [r3, #24]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800545e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	699a      	ldr	r2, [r3, #24]
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800546e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	6999      	ldr	r1, [r3, #24]
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	691b      	ldr	r3, [r3, #16]
 800547a:	021a      	lsls	r2, r3, #8
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	430a      	orrs	r2, r1
 8005482:	619a      	str	r2, [r3, #24]
      break;
 8005484:	e041      	b.n	800550a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	68b9      	ldr	r1, [r7, #8]
 800548c:	4618      	mov	r0, r3
 800548e:	f000 f9a3 	bl	80057d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	69da      	ldr	r2, [r3, #28]
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f042 0208 	orr.w	r2, r2, #8
 80054a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	69da      	ldr	r2, [r3, #28]
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f022 0204 	bic.w	r2, r2, #4
 80054b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	69d9      	ldr	r1, [r3, #28]
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	691a      	ldr	r2, [r3, #16]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	430a      	orrs	r2, r1
 80054c2:	61da      	str	r2, [r3, #28]
      break;
 80054c4:	e021      	b.n	800550a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	68b9      	ldr	r1, [r7, #8]
 80054cc:	4618      	mov	r0, r3
 80054ce:	f000 f9f7 	bl	80058c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	69da      	ldr	r2, [r3, #28]
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	69da      	ldr	r2, [r3, #28]
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	69d9      	ldr	r1, [r3, #28]
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	691b      	ldr	r3, [r3, #16]
 80054fc:	021a      	lsls	r2, r3, #8
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	430a      	orrs	r2, r1
 8005504:	61da      	str	r2, [r3, #28]
      break;
 8005506:	e000      	b.n	800550a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8005508:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2200      	movs	r2, #0
 800550e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005512:	2300      	movs	r3, #0
}
 8005514:	4618      	mov	r0, r3
 8005516:	3710      	adds	r7, #16
 8005518:	46bd      	mov	sp, r7
 800551a:	bd80      	pop	{r7, pc}

0800551c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800551c:	b480      	push	{r7}
 800551e:	b085      	sub	sp, #20
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
 8005524:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	4a33      	ldr	r2, [pc, #204]	; (80055fc <TIM_Base_SetConfig+0xe0>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d013      	beq.n	800555c <TIM_Base_SetConfig+0x40>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	4a32      	ldr	r2, [pc, #200]	; (8005600 <TIM_Base_SetConfig+0xe4>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d00f      	beq.n	800555c <TIM_Base_SetConfig+0x40>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005542:	d00b      	beq.n	800555c <TIM_Base_SetConfig+0x40>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	4a2f      	ldr	r2, [pc, #188]	; (8005604 <TIM_Base_SetConfig+0xe8>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d007      	beq.n	800555c <TIM_Base_SetConfig+0x40>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	4a2e      	ldr	r2, [pc, #184]	; (8005608 <TIM_Base_SetConfig+0xec>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d003      	beq.n	800555c <TIM_Base_SetConfig+0x40>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	4a2d      	ldr	r2, [pc, #180]	; (800560c <TIM_Base_SetConfig+0xf0>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d108      	bne.n	800556e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005562:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	685b      	ldr	r3, [r3, #4]
 8005568:	68fa      	ldr	r2, [r7, #12]
 800556a:	4313      	orrs	r3, r2
 800556c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	4a22      	ldr	r2, [pc, #136]	; (80055fc <TIM_Base_SetConfig+0xe0>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d013      	beq.n	800559e <TIM_Base_SetConfig+0x82>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4a21      	ldr	r2, [pc, #132]	; (8005600 <TIM_Base_SetConfig+0xe4>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d00f      	beq.n	800559e <TIM_Base_SetConfig+0x82>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005584:	d00b      	beq.n	800559e <TIM_Base_SetConfig+0x82>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	4a1e      	ldr	r2, [pc, #120]	; (8005604 <TIM_Base_SetConfig+0xe8>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d007      	beq.n	800559e <TIM_Base_SetConfig+0x82>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	4a1d      	ldr	r2, [pc, #116]	; (8005608 <TIM_Base_SetConfig+0xec>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d003      	beq.n	800559e <TIM_Base_SetConfig+0x82>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	4a1c      	ldr	r2, [pc, #112]	; (800560c <TIM_Base_SetConfig+0xf0>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d108      	bne.n	80055b0 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	68db      	ldr	r3, [r3, #12]
 80055aa:	68fa      	ldr	r2, [r7, #12]
 80055ac:	4313      	orrs	r3, r2
 80055ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	695b      	ldr	r3, [r3, #20]
 80055ba:	4313      	orrs	r3, r2
 80055bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	68fa      	ldr	r2, [r7, #12]
 80055c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	689a      	ldr	r2, [r3, #8]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	681a      	ldr	r2, [r3, #0]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	4a09      	ldr	r2, [pc, #36]	; (80055fc <TIM_Base_SetConfig+0xe0>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d003      	beq.n	80055e4 <TIM_Base_SetConfig+0xc8>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	4a08      	ldr	r2, [pc, #32]	; (8005600 <TIM_Base_SetConfig+0xe4>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d103      	bne.n	80055ec <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	691a      	ldr	r2, [r3, #16]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2201      	movs	r2, #1
 80055f0:	615a      	str	r2, [r3, #20]
}
 80055f2:	bf00      	nop
 80055f4:	3714      	adds	r7, #20
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bc80      	pop	{r7}
 80055fa:	4770      	bx	lr
 80055fc:	40012c00 	.word	0x40012c00
 8005600:	40013400 	.word	0x40013400
 8005604:	40000400 	.word	0x40000400
 8005608:	40000800 	.word	0x40000800
 800560c:	40000c00 	.word	0x40000c00

08005610 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005610:	b480      	push	{r7}
 8005612:	b087      	sub	sp, #28
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
 8005618:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6a1b      	ldr	r3, [r3, #32]
 800561e:	f023 0201 	bic.w	r2, r3, #1
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6a1b      	ldr	r3, [r3, #32]
 800562a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	699b      	ldr	r3, [r3, #24]
 8005636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800563e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	f023 0303 	bic.w	r3, r3, #3
 8005646:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	68fa      	ldr	r2, [r7, #12]
 800564e:	4313      	orrs	r3, r2
 8005650:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	f023 0302 	bic.w	r3, r3, #2
 8005658:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	697a      	ldr	r2, [r7, #20]
 8005660:	4313      	orrs	r3, r2
 8005662:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	4a20      	ldr	r2, [pc, #128]	; (80056e8 <TIM_OC1_SetConfig+0xd8>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d003      	beq.n	8005674 <TIM_OC1_SetConfig+0x64>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	4a1f      	ldr	r2, [pc, #124]	; (80056ec <TIM_OC1_SetConfig+0xdc>)
 8005670:	4293      	cmp	r3, r2
 8005672:	d10c      	bne.n	800568e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	f023 0308 	bic.w	r3, r3, #8
 800567a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	68db      	ldr	r3, [r3, #12]
 8005680:	697a      	ldr	r2, [r7, #20]
 8005682:	4313      	orrs	r3, r2
 8005684:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	f023 0304 	bic.w	r3, r3, #4
 800568c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	4a15      	ldr	r2, [pc, #84]	; (80056e8 <TIM_OC1_SetConfig+0xd8>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d003      	beq.n	800569e <TIM_OC1_SetConfig+0x8e>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	4a14      	ldr	r2, [pc, #80]	; (80056ec <TIM_OC1_SetConfig+0xdc>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d111      	bne.n	80056c2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80056a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80056ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	695b      	ldr	r3, [r3, #20]
 80056b2:	693a      	ldr	r2, [r7, #16]
 80056b4:	4313      	orrs	r3, r2
 80056b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	699b      	ldr	r3, [r3, #24]
 80056bc:	693a      	ldr	r2, [r7, #16]
 80056be:	4313      	orrs	r3, r2
 80056c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	693a      	ldr	r2, [r7, #16]
 80056c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	68fa      	ldr	r2, [r7, #12]
 80056cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	685a      	ldr	r2, [r3, #4]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	697a      	ldr	r2, [r7, #20]
 80056da:	621a      	str	r2, [r3, #32]
}
 80056dc:	bf00      	nop
 80056de:	371c      	adds	r7, #28
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bc80      	pop	{r7}
 80056e4:	4770      	bx	lr
 80056e6:	bf00      	nop
 80056e8:	40012c00 	.word	0x40012c00
 80056ec:	40013400 	.word	0x40013400

080056f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b087      	sub	sp, #28
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
 80056f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6a1b      	ldr	r3, [r3, #32]
 80056fe:	f023 0210 	bic.w	r2, r3, #16
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6a1b      	ldr	r3, [r3, #32]
 800570a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	699b      	ldr	r3, [r3, #24]
 8005716:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800571e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005726:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	021b      	lsls	r3, r3, #8
 800572e:	68fa      	ldr	r2, [r7, #12]
 8005730:	4313      	orrs	r3, r2
 8005732:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	f023 0320 	bic.w	r3, r3, #32
 800573a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	011b      	lsls	r3, r3, #4
 8005742:	697a      	ldr	r2, [r7, #20]
 8005744:	4313      	orrs	r3, r2
 8005746:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	4a21      	ldr	r2, [pc, #132]	; (80057d0 <TIM_OC2_SetConfig+0xe0>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d003      	beq.n	8005758 <TIM_OC2_SetConfig+0x68>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	4a20      	ldr	r2, [pc, #128]	; (80057d4 <TIM_OC2_SetConfig+0xe4>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d10d      	bne.n	8005774 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800575e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	68db      	ldr	r3, [r3, #12]
 8005764:	011b      	lsls	r3, r3, #4
 8005766:	697a      	ldr	r2, [r7, #20]
 8005768:	4313      	orrs	r3, r2
 800576a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005772:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	4a16      	ldr	r2, [pc, #88]	; (80057d0 <TIM_OC2_SetConfig+0xe0>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d003      	beq.n	8005784 <TIM_OC2_SetConfig+0x94>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	4a15      	ldr	r2, [pc, #84]	; (80057d4 <TIM_OC2_SetConfig+0xe4>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d113      	bne.n	80057ac <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800578a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005792:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	695b      	ldr	r3, [r3, #20]
 8005798:	009b      	lsls	r3, r3, #2
 800579a:	693a      	ldr	r2, [r7, #16]
 800579c:	4313      	orrs	r3, r2
 800579e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	699b      	ldr	r3, [r3, #24]
 80057a4:	009b      	lsls	r3, r3, #2
 80057a6:	693a      	ldr	r2, [r7, #16]
 80057a8:	4313      	orrs	r3, r2
 80057aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	693a      	ldr	r2, [r7, #16]
 80057b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	68fa      	ldr	r2, [r7, #12]
 80057b6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	685a      	ldr	r2, [r3, #4]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	697a      	ldr	r2, [r7, #20]
 80057c4:	621a      	str	r2, [r3, #32]
}
 80057c6:	bf00      	nop
 80057c8:	371c      	adds	r7, #28
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bc80      	pop	{r7}
 80057ce:	4770      	bx	lr
 80057d0:	40012c00 	.word	0x40012c00
 80057d4:	40013400 	.word	0x40013400

080057d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80057d8:	b480      	push	{r7}
 80057da:	b087      	sub	sp, #28
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
 80057e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6a1b      	ldr	r3, [r3, #32]
 80057e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6a1b      	ldr	r3, [r3, #32]
 80057f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	69db      	ldr	r3, [r3, #28]
 80057fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005806:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	f023 0303 	bic.w	r3, r3, #3
 800580e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	68fa      	ldr	r2, [r7, #12]
 8005816:	4313      	orrs	r3, r2
 8005818:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005820:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	689b      	ldr	r3, [r3, #8]
 8005826:	021b      	lsls	r3, r3, #8
 8005828:	697a      	ldr	r2, [r7, #20]
 800582a:	4313      	orrs	r3, r2
 800582c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	4a21      	ldr	r2, [pc, #132]	; (80058b8 <TIM_OC3_SetConfig+0xe0>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d003      	beq.n	800583e <TIM_OC3_SetConfig+0x66>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	4a20      	ldr	r2, [pc, #128]	; (80058bc <TIM_OC3_SetConfig+0xe4>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d10d      	bne.n	800585a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800583e:	697b      	ldr	r3, [r7, #20]
 8005840:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005844:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	68db      	ldr	r3, [r3, #12]
 800584a:	021b      	lsls	r3, r3, #8
 800584c:	697a      	ldr	r2, [r7, #20]
 800584e:	4313      	orrs	r3, r2
 8005850:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005858:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	4a16      	ldr	r2, [pc, #88]	; (80058b8 <TIM_OC3_SetConfig+0xe0>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d003      	beq.n	800586a <TIM_OC3_SetConfig+0x92>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	4a15      	ldr	r2, [pc, #84]	; (80058bc <TIM_OC3_SetConfig+0xe4>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d113      	bne.n	8005892 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005870:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005878:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	695b      	ldr	r3, [r3, #20]
 800587e:	011b      	lsls	r3, r3, #4
 8005880:	693a      	ldr	r2, [r7, #16]
 8005882:	4313      	orrs	r3, r2
 8005884:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	699b      	ldr	r3, [r3, #24]
 800588a:	011b      	lsls	r3, r3, #4
 800588c:	693a      	ldr	r2, [r7, #16]
 800588e:	4313      	orrs	r3, r2
 8005890:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	693a      	ldr	r2, [r7, #16]
 8005896:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	68fa      	ldr	r2, [r7, #12]
 800589c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	685a      	ldr	r2, [r3, #4]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	697a      	ldr	r2, [r7, #20]
 80058aa:	621a      	str	r2, [r3, #32]
}
 80058ac:	bf00      	nop
 80058ae:	371c      	adds	r7, #28
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bc80      	pop	{r7}
 80058b4:	4770      	bx	lr
 80058b6:	bf00      	nop
 80058b8:	40012c00 	.word	0x40012c00
 80058bc:	40013400 	.word	0x40013400

080058c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b087      	sub	sp, #28
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
 80058c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6a1b      	ldr	r3, [r3, #32]
 80058ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6a1b      	ldr	r3, [r3, #32]
 80058da:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	69db      	ldr	r3, [r3, #28]
 80058e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	021b      	lsls	r3, r3, #8
 80058fe:	68fa      	ldr	r2, [r7, #12]
 8005900:	4313      	orrs	r3, r2
 8005902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005904:	693b      	ldr	r3, [r7, #16]
 8005906:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800590a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	031b      	lsls	r3, r3, #12
 8005912:	693a      	ldr	r2, [r7, #16]
 8005914:	4313      	orrs	r3, r2
 8005916:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	4a11      	ldr	r2, [pc, #68]	; (8005960 <TIM_OC4_SetConfig+0xa0>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d003      	beq.n	8005928 <TIM_OC4_SetConfig+0x68>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	4a10      	ldr	r2, [pc, #64]	; (8005964 <TIM_OC4_SetConfig+0xa4>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d109      	bne.n	800593c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800592e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	695b      	ldr	r3, [r3, #20]
 8005934:	019b      	lsls	r3, r3, #6
 8005936:	697a      	ldr	r2, [r7, #20]
 8005938:	4313      	orrs	r3, r2
 800593a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	697a      	ldr	r2, [r7, #20]
 8005940:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	68fa      	ldr	r2, [r7, #12]
 8005946:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	685a      	ldr	r2, [r3, #4]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	693a      	ldr	r2, [r7, #16]
 8005954:	621a      	str	r2, [r3, #32]
}
 8005956:	bf00      	nop
 8005958:	371c      	adds	r7, #28
 800595a:	46bd      	mov	sp, r7
 800595c:	bc80      	pop	{r7}
 800595e:	4770      	bx	lr
 8005960:	40012c00 	.word	0x40012c00
 8005964:	40013400 	.word	0x40013400

08005968 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005968:	b480      	push	{r7}
 800596a:	b087      	sub	sp, #28
 800596c:	af00      	add	r7, sp, #0
 800596e:	60f8      	str	r0, [r7, #12]
 8005970:	60b9      	str	r1, [r7, #8]
 8005972:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	f003 031f 	and.w	r3, r3, #31
 800597a:	2201      	movs	r2, #1
 800597c:	fa02 f303 	lsl.w	r3, r2, r3
 8005980:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	6a1a      	ldr	r2, [r3, #32]
 8005986:	697b      	ldr	r3, [r7, #20]
 8005988:	43db      	mvns	r3, r3
 800598a:	401a      	ands	r2, r3
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	6a1a      	ldr	r2, [r3, #32]
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	f003 031f 	and.w	r3, r3, #31
 800599a:	6879      	ldr	r1, [r7, #4]
 800599c:	fa01 f303 	lsl.w	r3, r1, r3
 80059a0:	431a      	orrs	r2, r3
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	621a      	str	r2, [r3, #32]
}
 80059a6:	bf00      	nop
 80059a8:	371c      	adds	r7, #28
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bc80      	pop	{r7}
 80059ae:	4770      	bx	lr

080059b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80059b0:	b480      	push	{r7}
 80059b2:	b085      	sub	sp, #20
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
 80059b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059c0:	2b01      	cmp	r3, #1
 80059c2:	d101      	bne.n	80059c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80059c4:	2302      	movs	r3, #2
 80059c6:	e050      	b.n	8005a6a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2201      	movs	r2, #1
 80059cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2202      	movs	r2, #2
 80059d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	68fa      	ldr	r2, [r7, #12]
 80059f6:	4313      	orrs	r3, r2
 80059f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	68fa      	ldr	r2, [r7, #12]
 8005a00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4a1b      	ldr	r2, [pc, #108]	; (8005a74 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d018      	beq.n	8005a3e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4a19      	ldr	r2, [pc, #100]	; (8005a78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d013      	beq.n	8005a3e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a1e:	d00e      	beq.n	8005a3e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a15      	ldr	r2, [pc, #84]	; (8005a7c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d009      	beq.n	8005a3e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a14      	ldr	r2, [pc, #80]	; (8005a80 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d004      	beq.n	8005a3e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a12      	ldr	r2, [pc, #72]	; (8005a84 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d10c      	bne.n	8005a58 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	68ba      	ldr	r2, [r7, #8]
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	68ba      	ldr	r2, [r7, #8]
 8005a56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2201      	movs	r2, #1
 8005a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2200      	movs	r2, #0
 8005a64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005a68:	2300      	movs	r3, #0
}
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	3714      	adds	r7, #20
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bc80      	pop	{r7}
 8005a72:	4770      	bx	lr
 8005a74:	40012c00 	.word	0x40012c00
 8005a78:	40013400 	.word	0x40013400
 8005a7c:	40000400 	.word	0x40000400
 8005a80:	40000800 	.word	0x40000800
 8005a84:	40000c00 	.word	0x40000c00

08005a88 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b082      	sub	sp, #8
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d101      	bne.n	8005a9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a96:	2301      	movs	r3, #1
 8005a98:	e03f      	b.n	8005b1a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005aa0:	b2db      	uxtb	r3, r3
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d106      	bne.n	8005ab4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005aae:	6878      	ldr	r0, [r7, #4]
 8005ab0:	f7fc fa4c 	bl	8001f4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2224      	movs	r2, #36	; 0x24
 8005ab8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	68da      	ldr	r2, [r3, #12]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005aca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	f000 fc51 	bl	8006374 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	691a      	ldr	r2, [r3, #16]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005ae0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	695a      	ldr	r2, [r3, #20]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005af0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	68da      	ldr	r2, [r3, #12]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b00:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2200      	movs	r2, #0
 8005b06:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2220      	movs	r2, #32
 8005b0c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2220      	movs	r2, #32
 8005b14:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005b18:	2300      	movs	r3, #0
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3708      	adds	r7, #8
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}

08005b22 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b22:	b580      	push	{r7, lr}
 8005b24:	b08a      	sub	sp, #40	; 0x28
 8005b26:	af02      	add	r7, sp, #8
 8005b28:	60f8      	str	r0, [r7, #12]
 8005b2a:	60b9      	str	r1, [r7, #8]
 8005b2c:	603b      	str	r3, [r7, #0]
 8005b2e:	4613      	mov	r3, r2
 8005b30:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005b32:	2300      	movs	r3, #0
 8005b34:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005b3c:	b2db      	uxtb	r3, r3
 8005b3e:	2b20      	cmp	r3, #32
 8005b40:	d17c      	bne.n	8005c3c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d002      	beq.n	8005b4e <HAL_UART_Transmit+0x2c>
 8005b48:	88fb      	ldrh	r3, [r7, #6]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d101      	bne.n	8005b52 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e075      	b.n	8005c3e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	d101      	bne.n	8005b60 <HAL_UART_Transmit+0x3e>
 8005b5c:	2302      	movs	r3, #2
 8005b5e:	e06e      	b.n	8005c3e <HAL_UART_Transmit+0x11c>
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2201      	movs	r2, #1
 8005b64:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2221      	movs	r2, #33	; 0x21
 8005b72:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005b76:	f7fc fadb 	bl	8002130 <HAL_GetTick>
 8005b7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	88fa      	ldrh	r2, [r7, #6]
 8005b80:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	88fa      	ldrh	r2, [r7, #6]
 8005b86:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	689b      	ldr	r3, [r3, #8]
 8005b8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b90:	d108      	bne.n	8005ba4 <HAL_UART_Transmit+0x82>
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	691b      	ldr	r3, [r3, #16]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d104      	bne.n	8005ba4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005b9e:	68bb      	ldr	r3, [r7, #8]
 8005ba0:	61bb      	str	r3, [r7, #24]
 8005ba2:	e003      	b.n	8005bac <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ba8:	2300      	movs	r3, #0
 8005baa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8005bb4:	e02a      	b.n	8005c0c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	9300      	str	r3, [sp, #0]
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	2180      	movs	r1, #128	; 0x80
 8005bc0:	68f8      	ldr	r0, [r7, #12]
 8005bc2:	f000 fa5f 	bl	8006084 <UART_WaitOnFlagUntilTimeout>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d001      	beq.n	8005bd0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005bcc:	2303      	movs	r3, #3
 8005bce:	e036      	b.n	8005c3e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005bd0:	69fb      	ldr	r3, [r7, #28]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d10b      	bne.n	8005bee <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005bd6:	69bb      	ldr	r3, [r7, #24]
 8005bd8:	881b      	ldrh	r3, [r3, #0]
 8005bda:	461a      	mov	r2, r3
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005be4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005be6:	69bb      	ldr	r3, [r7, #24]
 8005be8:	3302      	adds	r3, #2
 8005bea:	61bb      	str	r3, [r7, #24]
 8005bec:	e007      	b.n	8005bfe <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005bee:	69fb      	ldr	r3, [r7, #28]
 8005bf0:	781a      	ldrb	r2, [r3, #0]
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005bf8:	69fb      	ldr	r3, [r7, #28]
 8005bfa:	3301      	adds	r3, #1
 8005bfc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c02:	b29b      	uxth	r3, r3
 8005c04:	3b01      	subs	r3, #1
 8005c06:	b29a      	uxth	r2, r3
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c10:	b29b      	uxth	r3, r3
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d1cf      	bne.n	8005bb6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	9300      	str	r3, [sp, #0]
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	2140      	movs	r1, #64	; 0x40
 8005c20:	68f8      	ldr	r0, [r7, #12]
 8005c22:	f000 fa2f 	bl	8006084 <UART_WaitOnFlagUntilTimeout>
 8005c26:	4603      	mov	r3, r0
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d001      	beq.n	8005c30 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005c2c:	2303      	movs	r3, #3
 8005c2e:	e006      	b.n	8005c3e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	2220      	movs	r2, #32
 8005c34:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8005c38:	2300      	movs	r3, #0
 8005c3a:	e000      	b.n	8005c3e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005c3c:	2302      	movs	r3, #2
  }
}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	3720      	adds	r7, #32
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bd80      	pop	{r7, pc}
	...

08005c48 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b086      	sub	sp, #24
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	60f8      	str	r0, [r7, #12]
 8005c50:	60b9      	str	r1, [r7, #8]
 8005c52:	4613      	mov	r3, r2
 8005c54:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005c5c:	b2db      	uxtb	r3, r3
 8005c5e:	2b20      	cmp	r3, #32
 8005c60:	d166      	bne.n	8005d30 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d002      	beq.n	8005c6e <HAL_UART_Receive_DMA+0x26>
 8005c68:	88fb      	ldrh	r3, [r7, #6]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d101      	bne.n	8005c72 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	e05f      	b.n	8005d32 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005c78:	2b01      	cmp	r3, #1
 8005c7a:	d101      	bne.n	8005c80 <HAL_UART_Receive_DMA+0x38>
 8005c7c:	2302      	movs	r3, #2
 8005c7e:	e058      	b.n	8005d32 <HAL_UART_Receive_DMA+0xea>
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2201      	movs	r2, #1
 8005c84:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005c88:	68ba      	ldr	r2, [r7, #8]
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	88fa      	ldrh	r2, [r7, #6]
 8005c92:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2200      	movs	r2, #0
 8005c98:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2222      	movs	r2, #34	; 0x22
 8005c9e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ca6:	4a25      	ldr	r2, [pc, #148]	; (8005d3c <HAL_UART_Receive_DMA+0xf4>)
 8005ca8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cae:	4a24      	ldr	r2, [pc, #144]	; (8005d40 <HAL_UART_Receive_DMA+0xf8>)
 8005cb0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cb6:	4a23      	ldr	r2, [pc, #140]	; (8005d44 <HAL_UART_Receive_DMA+0xfc>)
 8005cb8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 8005cc2:	f107 0308 	add.w	r3, r7, #8
 8005cc6:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	3304      	adds	r3, #4
 8005cd2:	4619      	mov	r1, r3
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	681a      	ldr	r2, [r3, #0]
 8005cd8:	88fb      	ldrh	r3, [r7, #6]
 8005cda:	f7fc fbdb 	bl	8002494 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8005cde:	2300      	movs	r3, #0
 8005ce0:	613b      	str	r3, [r7, #16]
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	613b      	str	r3, [r7, #16]
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	613b      	str	r3, [r7, #16]
 8005cf2:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	68da      	ldr	r2, [r3, #12]
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d0a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	695a      	ldr	r2, [r3, #20]
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f042 0201 	orr.w	r2, r2, #1
 8005d1a:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	695a      	ldr	r2, [r3, #20]
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d2a:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	e000      	b.n	8005d32 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8005d30:	2302      	movs	r3, #2
  }
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	3718      	adds	r7, #24
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}
 8005d3a:	bf00      	nop
 8005d3c:	08005f6d 	.word	0x08005f6d
 8005d40:	08005fd5 	.word	0x08005fd5
 8005d44:	08005ff1 	.word	0x08005ff1

08005d48 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b088      	sub	sp, #32
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	68db      	ldr	r3, [r3, #12]
 8005d5e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	695b      	ldr	r3, [r3, #20]
 8005d66:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8005d68:	2300      	movs	r3, #0
 8005d6a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005d70:	69fb      	ldr	r3, [r7, #28]
 8005d72:	f003 030f 	and.w	r3, r3, #15
 8005d76:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8005d78:	693b      	ldr	r3, [r7, #16]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d10d      	bne.n	8005d9a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005d7e:	69fb      	ldr	r3, [r7, #28]
 8005d80:	f003 0320 	and.w	r3, r3, #32
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d008      	beq.n	8005d9a <HAL_UART_IRQHandler+0x52>
 8005d88:	69bb      	ldr	r3, [r7, #24]
 8005d8a:	f003 0320 	and.w	r3, r3, #32
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d003      	beq.n	8005d9a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f000 fa6d 	bl	8006272 <UART_Receive_IT>
      return;
 8005d98:	e0d0      	b.n	8005f3c <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	f000 80b0 	beq.w	8005f02 <HAL_UART_IRQHandler+0x1ba>
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	f003 0301 	and.w	r3, r3, #1
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d105      	bne.n	8005db8 <HAL_UART_IRQHandler+0x70>
 8005dac:	69bb      	ldr	r3, [r7, #24]
 8005dae:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	f000 80a5 	beq.w	8005f02 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005db8:	69fb      	ldr	r3, [r7, #28]
 8005dba:	f003 0301 	and.w	r3, r3, #1
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d00a      	beq.n	8005dd8 <HAL_UART_IRQHandler+0x90>
 8005dc2:	69bb      	ldr	r3, [r7, #24]
 8005dc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d005      	beq.n	8005dd8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dd0:	f043 0201 	orr.w	r2, r3, #1
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005dd8:	69fb      	ldr	r3, [r7, #28]
 8005dda:	f003 0304 	and.w	r3, r3, #4
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d00a      	beq.n	8005df8 <HAL_UART_IRQHandler+0xb0>
 8005de2:	697b      	ldr	r3, [r7, #20]
 8005de4:	f003 0301 	and.w	r3, r3, #1
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d005      	beq.n	8005df8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005df0:	f043 0202 	orr.w	r2, r3, #2
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005df8:	69fb      	ldr	r3, [r7, #28]
 8005dfa:	f003 0302 	and.w	r3, r3, #2
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d00a      	beq.n	8005e18 <HAL_UART_IRQHandler+0xd0>
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	f003 0301 	and.w	r3, r3, #1
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d005      	beq.n	8005e18 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e10:	f043 0204 	orr.w	r2, r3, #4
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005e18:	69fb      	ldr	r3, [r7, #28]
 8005e1a:	f003 0308 	and.w	r3, r3, #8
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d00f      	beq.n	8005e42 <HAL_UART_IRQHandler+0xfa>
 8005e22:	69bb      	ldr	r3, [r7, #24]
 8005e24:	f003 0320 	and.w	r3, r3, #32
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d104      	bne.n	8005e36 <HAL_UART_IRQHandler+0xee>
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	f003 0301 	and.w	r3, r3, #1
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d005      	beq.n	8005e42 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e3a:	f043 0208 	orr.w	r2, r3, #8
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d077      	beq.n	8005f3a <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005e4a:	69fb      	ldr	r3, [r7, #28]
 8005e4c:	f003 0320 	and.w	r3, r3, #32
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d007      	beq.n	8005e64 <HAL_UART_IRQHandler+0x11c>
 8005e54:	69bb      	ldr	r3, [r7, #24]
 8005e56:	f003 0320 	and.w	r3, r3, #32
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d002      	beq.n	8005e64 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8005e5e:	6878      	ldr	r0, [r7, #4]
 8005e60:	f000 fa07 	bl	8006272 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	695b      	ldr	r3, [r3, #20]
 8005e6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	bf14      	ite	ne
 8005e72:	2301      	movne	r3, #1
 8005e74:	2300      	moveq	r3, #0
 8005e76:	b2db      	uxtb	r3, r3
 8005e78:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e7e:	f003 0308 	and.w	r3, r3, #8
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d102      	bne.n	8005e8c <HAL_UART_IRQHandler+0x144>
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d031      	beq.n	8005ef0 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	f000 f958 	bl	8006142 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	695b      	ldr	r3, [r3, #20]
 8005e98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d023      	beq.n	8005ee8 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	695a      	ldr	r2, [r3, #20]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005eae:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d013      	beq.n	8005ee0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ebc:	4a21      	ldr	r2, [pc, #132]	; (8005f44 <HAL_UART_IRQHandler+0x1fc>)
 8005ebe:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	f7fc fb45 	bl	8002554 <HAL_DMA_Abort_IT>
 8005eca:	4603      	mov	r3, r0
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d016      	beq.n	8005efe <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ed4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ed6:	687a      	ldr	r2, [r7, #4]
 8005ed8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005eda:	4610      	mov	r0, r2
 8005edc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ede:	e00e      	b.n	8005efe <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005ee0:	6878      	ldr	r0, [r7, #4]
 8005ee2:	f7fc f821 	bl	8001f28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ee6:	e00a      	b.n	8005efe <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005ee8:	6878      	ldr	r0, [r7, #4]
 8005eea:	f7fc f81d 	bl	8001f28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005eee:	e006      	b.n	8005efe <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005ef0:	6878      	ldr	r0, [r7, #4]
 8005ef2:	f7fc f819 	bl	8001f28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005efc:	e01d      	b.n	8005f3a <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005efe:	bf00      	nop
    return;
 8005f00:	e01b      	b.n	8005f3a <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005f02:	69fb      	ldr	r3, [r7, #28]
 8005f04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d008      	beq.n	8005f1e <HAL_UART_IRQHandler+0x1d6>
 8005f0c:	69bb      	ldr	r3, [r7, #24]
 8005f0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d003      	beq.n	8005f1e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f000 f944 	bl	80061a4 <UART_Transmit_IT>
    return;
 8005f1c:	e00e      	b.n	8005f3c <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005f1e:	69fb      	ldr	r3, [r7, #28]
 8005f20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d009      	beq.n	8005f3c <HAL_UART_IRQHandler+0x1f4>
 8005f28:	69bb      	ldr	r3, [r7, #24]
 8005f2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d004      	beq.n	8005f3c <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f000 f985 	bl	8006242 <UART_EndTransmit_IT>
    return;
 8005f38:	e000      	b.n	8005f3c <HAL_UART_IRQHandler+0x1f4>
    return;
 8005f3a:	bf00      	nop
  }
}
 8005f3c:	3720      	adds	r7, #32
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bd80      	pop	{r7, pc}
 8005f42:	bf00      	nop
 8005f44:	0800617d 	.word	0x0800617d

08005f48 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b083      	sub	sp, #12
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005f50:	bf00      	nop
 8005f52:	370c      	adds	r7, #12
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bc80      	pop	{r7}
 8005f58:	4770      	bx	lr

08005f5a <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005f5a:	b480      	push	{r7}
 8005f5c:	b083      	sub	sp, #12
 8005f5e:	af00      	add	r7, sp, #0
 8005f60:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005f62:	bf00      	nop
 8005f64:	370c      	adds	r7, #12
 8005f66:	46bd      	mov	sp, r7
 8005f68:	bc80      	pop	{r7}
 8005f6a:	4770      	bx	lr

08005f6c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b084      	sub	sp, #16
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f78:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f003 0320 	and.w	r3, r3, #32
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d11e      	bne.n	8005fc6 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	68da      	ldr	r2, [r3, #12]
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005f9c:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	695a      	ldr	r2, [r3, #20]
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f022 0201 	bic.w	r2, r2, #1
 8005fac:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	695a      	ldr	r2, [r3, #20]
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005fbc:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2220      	movs	r2, #32
 8005fc2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8005fc6:	68f8      	ldr	r0, [r7, #12]
 8005fc8:	f7fb ffb7 	bl	8001f3a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005fcc:	bf00      	nop
 8005fce:	3710      	adds	r7, #16
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bd80      	pop	{r7, pc}

08005fd4 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b084      	sub	sp, #16
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fe0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8005fe2:	68f8      	ldr	r0, [r7, #12]
 8005fe4:	f7ff ffb9 	bl	8005f5a <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005fe8:	bf00      	nop
 8005fea:	3710      	adds	r7, #16
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bd80      	pop	{r7, pc}

08005ff0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b084      	sub	sp, #16
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006000:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	695b      	ldr	r3, [r3, #20]
 8006008:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800600c:	2b00      	cmp	r3, #0
 800600e:	bf14      	ite	ne
 8006010:	2301      	movne	r3, #1
 8006012:	2300      	moveq	r3, #0
 8006014:	b2db      	uxtb	r3, r3
 8006016:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800601e:	b2db      	uxtb	r3, r3
 8006020:	2b21      	cmp	r3, #33	; 0x21
 8006022:	d108      	bne.n	8006036 <UART_DMAError+0x46>
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d005      	beq.n	8006036 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800602a:	68bb      	ldr	r3, [r7, #8]
 800602c:	2200      	movs	r2, #0
 800602e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006030:	68b8      	ldr	r0, [r7, #8]
 8006032:	f000 f871 	bl	8006118 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	695b      	ldr	r3, [r3, #20]
 800603c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006040:	2b00      	cmp	r3, #0
 8006042:	bf14      	ite	ne
 8006044:	2301      	movne	r3, #1
 8006046:	2300      	moveq	r3, #0
 8006048:	b2db      	uxtb	r3, r3
 800604a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006052:	b2db      	uxtb	r3, r3
 8006054:	2b22      	cmp	r3, #34	; 0x22
 8006056:	d108      	bne.n	800606a <UART_DMAError+0x7a>
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d005      	beq.n	800606a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	2200      	movs	r2, #0
 8006062:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006064:	68b8      	ldr	r0, [r7, #8]
 8006066:	f000 f86c 	bl	8006142 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800606e:	f043 0210 	orr.w	r2, r3, #16
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006076:	68b8      	ldr	r0, [r7, #8]
 8006078:	f7fb ff56 	bl	8001f28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800607c:	bf00      	nop
 800607e:	3710      	adds	r7, #16
 8006080:	46bd      	mov	sp, r7
 8006082:	bd80      	pop	{r7, pc}

08006084 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b084      	sub	sp, #16
 8006088:	af00      	add	r7, sp, #0
 800608a:	60f8      	str	r0, [r7, #12]
 800608c:	60b9      	str	r1, [r7, #8]
 800608e:	603b      	str	r3, [r7, #0]
 8006090:	4613      	mov	r3, r2
 8006092:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006094:	e02c      	b.n	80060f0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006096:	69bb      	ldr	r3, [r7, #24]
 8006098:	f1b3 3fff 	cmp.w	r3, #4294967295
 800609c:	d028      	beq.n	80060f0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800609e:	69bb      	ldr	r3, [r7, #24]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d007      	beq.n	80060b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80060a4:	f7fc f844 	bl	8002130 <HAL_GetTick>
 80060a8:	4602      	mov	r2, r0
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	1ad3      	subs	r3, r2, r3
 80060ae:	69ba      	ldr	r2, [r7, #24]
 80060b0:	429a      	cmp	r2, r3
 80060b2:	d21d      	bcs.n	80060f0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	68da      	ldr	r2, [r3, #12]
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80060c2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	695a      	ldr	r2, [r3, #20]
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f022 0201 	bic.w	r2, r2, #1
 80060d2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2220      	movs	r2, #32
 80060d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2220      	movs	r2, #32
 80060e0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	2200      	movs	r2, #0
 80060e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80060ec:	2303      	movs	r3, #3
 80060ee:	e00f      	b.n	8006110 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	681a      	ldr	r2, [r3, #0]
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	4013      	ands	r3, r2
 80060fa:	68ba      	ldr	r2, [r7, #8]
 80060fc:	429a      	cmp	r2, r3
 80060fe:	bf0c      	ite	eq
 8006100:	2301      	moveq	r3, #1
 8006102:	2300      	movne	r3, #0
 8006104:	b2db      	uxtb	r3, r3
 8006106:	461a      	mov	r2, r3
 8006108:	79fb      	ldrb	r3, [r7, #7]
 800610a:	429a      	cmp	r2, r3
 800610c:	d0c3      	beq.n	8006096 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800610e:	2300      	movs	r3, #0
}
 8006110:	4618      	mov	r0, r3
 8006112:	3710      	adds	r7, #16
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}

08006118 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006118:	b480      	push	{r7}
 800611a:	b083      	sub	sp, #12
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	68da      	ldr	r2, [r3, #12]
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800612e:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2220      	movs	r2, #32
 8006134:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8006138:	bf00      	nop
 800613a:	370c      	adds	r7, #12
 800613c:	46bd      	mov	sp, r7
 800613e:	bc80      	pop	{r7}
 8006140:	4770      	bx	lr

08006142 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006142:	b480      	push	{r7}
 8006144:	b083      	sub	sp, #12
 8006146:	af00      	add	r7, sp, #0
 8006148:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	68da      	ldr	r2, [r3, #12]
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006158:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	695a      	ldr	r2, [r3, #20]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f022 0201 	bic.w	r2, r2, #1
 8006168:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2220      	movs	r2, #32
 800616e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006172:	bf00      	nop
 8006174:	370c      	adds	r7, #12
 8006176:	46bd      	mov	sp, r7
 8006178:	bc80      	pop	{r7}
 800617a:	4770      	bx	lr

0800617c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b084      	sub	sp, #16
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006188:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2200      	movs	r2, #0
 800618e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	2200      	movs	r2, #0
 8006194:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006196:	68f8      	ldr	r0, [r7, #12]
 8006198:	f7fb fec6 	bl	8001f28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800619c:	bf00      	nop
 800619e:	3710      	adds	r7, #16
 80061a0:	46bd      	mov	sp, r7
 80061a2:	bd80      	pop	{r7, pc}

080061a4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b085      	sub	sp, #20
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80061b2:	b2db      	uxtb	r3, r3
 80061b4:	2b21      	cmp	r3, #33	; 0x21
 80061b6:	d13e      	bne.n	8006236 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061c0:	d114      	bne.n	80061ec <UART_Transmit_IT+0x48>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	691b      	ldr	r3, [r3, #16]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d110      	bne.n	80061ec <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6a1b      	ldr	r3, [r3, #32]
 80061ce:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	881b      	ldrh	r3, [r3, #0]
 80061d4:	461a      	mov	r2, r3
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80061de:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6a1b      	ldr	r3, [r3, #32]
 80061e4:	1c9a      	adds	r2, r3, #2
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	621a      	str	r2, [r3, #32]
 80061ea:	e008      	b.n	80061fe <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6a1b      	ldr	r3, [r3, #32]
 80061f0:	1c59      	adds	r1, r3, #1
 80061f2:	687a      	ldr	r2, [r7, #4]
 80061f4:	6211      	str	r1, [r2, #32]
 80061f6:	781a      	ldrb	r2, [r3, #0]
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006202:	b29b      	uxth	r3, r3
 8006204:	3b01      	subs	r3, #1
 8006206:	b29b      	uxth	r3, r3
 8006208:	687a      	ldr	r2, [r7, #4]
 800620a:	4619      	mov	r1, r3
 800620c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800620e:	2b00      	cmp	r3, #0
 8006210:	d10f      	bne.n	8006232 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	68da      	ldr	r2, [r3, #12]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006220:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	68da      	ldr	r2, [r3, #12]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006230:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006232:	2300      	movs	r3, #0
 8006234:	e000      	b.n	8006238 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006236:	2302      	movs	r3, #2
  }
}
 8006238:	4618      	mov	r0, r3
 800623a:	3714      	adds	r7, #20
 800623c:	46bd      	mov	sp, r7
 800623e:	bc80      	pop	{r7}
 8006240:	4770      	bx	lr

08006242 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006242:	b580      	push	{r7, lr}
 8006244:	b082      	sub	sp, #8
 8006246:	af00      	add	r7, sp, #0
 8006248:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	68da      	ldr	r2, [r3, #12]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006258:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2220      	movs	r2, #32
 800625e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	f7ff fe70 	bl	8005f48 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006268:	2300      	movs	r3, #0
}
 800626a:	4618      	mov	r0, r3
 800626c:	3708      	adds	r7, #8
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}

08006272 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006272:	b580      	push	{r7, lr}
 8006274:	b084      	sub	sp, #16
 8006276:	af00      	add	r7, sp, #0
 8006278:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006280:	b2db      	uxtb	r3, r3
 8006282:	2b22      	cmp	r3, #34	; 0x22
 8006284:	d170      	bne.n	8006368 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	689b      	ldr	r3, [r3, #8]
 800628a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800628e:	d117      	bne.n	80062c0 <UART_Receive_IT+0x4e>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	691b      	ldr	r3, [r3, #16]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d113      	bne.n	80062c0 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 8006298:	2300      	movs	r3, #0
 800629a:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062a0:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	b29b      	uxth	r3, r3
 80062aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062ae:	b29a      	uxth	r2, r3
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062b8:	1c9a      	adds	r2, r3, #2
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	629a      	str	r2, [r3, #40]	; 0x28
 80062be:	e026      	b.n	800630e <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062c4:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 80062c6:	2300      	movs	r3, #0
 80062c8:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	689b      	ldr	r3, [r3, #8]
 80062ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062d2:	d007      	beq.n	80062e4 <UART_Receive_IT+0x72>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d10a      	bne.n	80062f2 <UART_Receive_IT+0x80>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	691b      	ldr	r3, [r3, #16]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d106      	bne.n	80062f2 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	685b      	ldr	r3, [r3, #4]
 80062ea:	b2da      	uxtb	r2, r3
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	701a      	strb	r2, [r3, #0]
 80062f0:	e008      	b.n	8006304 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	b2db      	uxtb	r3, r3
 80062fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80062fe:	b2da      	uxtb	r2, r3
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006308:	1c5a      	adds	r2, r3, #1
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006312:	b29b      	uxth	r3, r3
 8006314:	3b01      	subs	r3, #1
 8006316:	b29b      	uxth	r3, r3
 8006318:	687a      	ldr	r2, [r7, #4]
 800631a:	4619      	mov	r1, r3
 800631c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800631e:	2b00      	cmp	r3, #0
 8006320:	d120      	bne.n	8006364 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	68da      	ldr	r2, [r3, #12]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f022 0220 	bic.w	r2, r2, #32
 8006330:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	68da      	ldr	r2, [r3, #12]
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006340:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	695a      	ldr	r2, [r3, #20]
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f022 0201 	bic.w	r2, r2, #1
 8006350:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2220      	movs	r2, #32
 8006356:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800635a:	6878      	ldr	r0, [r7, #4]
 800635c:	f7fb fded 	bl	8001f3a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8006360:	2300      	movs	r3, #0
 8006362:	e002      	b.n	800636a <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 8006364:	2300      	movs	r3, #0
 8006366:	e000      	b.n	800636a <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 8006368:	2302      	movs	r3, #2
  }
}
 800636a:	4618      	mov	r0, r3
 800636c:	3710      	adds	r7, #16
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}
	...

08006374 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b084      	sub	sp, #16
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	691b      	ldr	r3, [r3, #16]
 8006382:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	68da      	ldr	r2, [r3, #12]
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	430a      	orrs	r2, r1
 8006390:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	689a      	ldr	r2, [r3, #8]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	691b      	ldr	r3, [r3, #16]
 800639a:	431a      	orrs	r2, r3
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	695b      	ldr	r3, [r3, #20]
 80063a0:	4313      	orrs	r3, r2
 80063a2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	68db      	ldr	r3, [r3, #12]
 80063aa:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80063ae:	f023 030c 	bic.w	r3, r3, #12
 80063b2:	687a      	ldr	r2, [r7, #4]
 80063b4:	6812      	ldr	r2, [r2, #0]
 80063b6:	68b9      	ldr	r1, [r7, #8]
 80063b8:	430b      	orrs	r3, r1
 80063ba:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	695b      	ldr	r3, [r3, #20]
 80063c2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	699a      	ldr	r2, [r3, #24]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	430a      	orrs	r2, r1
 80063d0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a2c      	ldr	r2, [pc, #176]	; (8006488 <UART_SetConfig+0x114>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d103      	bne.n	80063e4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80063dc:	f7fe fb36 	bl	8004a4c <HAL_RCC_GetPCLK2Freq>
 80063e0:	60f8      	str	r0, [r7, #12]
 80063e2:	e002      	b.n	80063ea <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80063e4:	f7fe fb1e 	bl	8004a24 <HAL_RCC_GetPCLK1Freq>
 80063e8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80063ea:	68fa      	ldr	r2, [r7, #12]
 80063ec:	4613      	mov	r3, r2
 80063ee:	009b      	lsls	r3, r3, #2
 80063f0:	4413      	add	r3, r2
 80063f2:	009a      	lsls	r2, r3, #2
 80063f4:	441a      	add	r2, r3
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	009b      	lsls	r3, r3, #2
 80063fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006400:	4a22      	ldr	r2, [pc, #136]	; (800648c <UART_SetConfig+0x118>)
 8006402:	fba2 2303 	umull	r2, r3, r2, r3
 8006406:	095b      	lsrs	r3, r3, #5
 8006408:	0119      	lsls	r1, r3, #4
 800640a:	68fa      	ldr	r2, [r7, #12]
 800640c:	4613      	mov	r3, r2
 800640e:	009b      	lsls	r3, r3, #2
 8006410:	4413      	add	r3, r2
 8006412:	009a      	lsls	r2, r3, #2
 8006414:	441a      	add	r2, r3
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	009b      	lsls	r3, r3, #2
 800641c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006420:	4b1a      	ldr	r3, [pc, #104]	; (800648c <UART_SetConfig+0x118>)
 8006422:	fba3 0302 	umull	r0, r3, r3, r2
 8006426:	095b      	lsrs	r3, r3, #5
 8006428:	2064      	movs	r0, #100	; 0x64
 800642a:	fb00 f303 	mul.w	r3, r0, r3
 800642e:	1ad3      	subs	r3, r2, r3
 8006430:	011b      	lsls	r3, r3, #4
 8006432:	3332      	adds	r3, #50	; 0x32
 8006434:	4a15      	ldr	r2, [pc, #84]	; (800648c <UART_SetConfig+0x118>)
 8006436:	fba2 2303 	umull	r2, r3, r2, r3
 800643a:	095b      	lsrs	r3, r3, #5
 800643c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006440:	4419      	add	r1, r3
 8006442:	68fa      	ldr	r2, [r7, #12]
 8006444:	4613      	mov	r3, r2
 8006446:	009b      	lsls	r3, r3, #2
 8006448:	4413      	add	r3, r2
 800644a:	009a      	lsls	r2, r3, #2
 800644c:	441a      	add	r2, r3
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	009b      	lsls	r3, r3, #2
 8006454:	fbb2 f2f3 	udiv	r2, r2, r3
 8006458:	4b0c      	ldr	r3, [pc, #48]	; (800648c <UART_SetConfig+0x118>)
 800645a:	fba3 0302 	umull	r0, r3, r3, r2
 800645e:	095b      	lsrs	r3, r3, #5
 8006460:	2064      	movs	r0, #100	; 0x64
 8006462:	fb00 f303 	mul.w	r3, r0, r3
 8006466:	1ad3      	subs	r3, r2, r3
 8006468:	011b      	lsls	r3, r3, #4
 800646a:	3332      	adds	r3, #50	; 0x32
 800646c:	4a07      	ldr	r2, [pc, #28]	; (800648c <UART_SetConfig+0x118>)
 800646e:	fba2 2303 	umull	r2, r3, r2, r3
 8006472:	095b      	lsrs	r3, r3, #5
 8006474:	f003 020f 	and.w	r2, r3, #15
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	440a      	add	r2, r1
 800647e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006480:	bf00      	nop
 8006482:	3710      	adds	r7, #16
 8006484:	46bd      	mov	sp, r7
 8006486:	bd80      	pop	{r7, pc}
 8006488:	40013800 	.word	0x40013800
 800648c:	51eb851f 	.word	0x51eb851f

08006490 <main>:
#include "main.h"



int main(void)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	af00      	add	r7, sp, #0
	hwInit();
 8006494:	f7fb fdd8 	bl	8002048 <hwInit>
	apInit();
 8006498:	f7fa fb62 	bl	8000b60 <apInit>

	apMain();
 800649c:	f7fa fb86 	bl	8000bac <apMain>

	return 0;
 80064a0:	2300      	movs	r3, #0
}
 80064a2:	4618      	mov	r0, r3
 80064a4:	bd80      	pop	{r7, pc}
	...

080064a8 <__errno>:
 80064a8:	4b01      	ldr	r3, [pc, #4]	; (80064b0 <__errno+0x8>)
 80064aa:	6818      	ldr	r0, [r3, #0]
 80064ac:	4770      	bx	lr
 80064ae:	bf00      	nop
 80064b0:	2000003c 	.word	0x2000003c

080064b4 <__libc_init_array>:
 80064b4:	b570      	push	{r4, r5, r6, lr}
 80064b6:	2600      	movs	r6, #0
 80064b8:	4d0c      	ldr	r5, [pc, #48]	; (80064ec <__libc_init_array+0x38>)
 80064ba:	4c0d      	ldr	r4, [pc, #52]	; (80064f0 <__libc_init_array+0x3c>)
 80064bc:	1b64      	subs	r4, r4, r5
 80064be:	10a4      	asrs	r4, r4, #2
 80064c0:	42a6      	cmp	r6, r4
 80064c2:	d109      	bne.n	80064d8 <__libc_init_array+0x24>
 80064c4:	f002 fed6 	bl	8009274 <_init>
 80064c8:	2600      	movs	r6, #0
 80064ca:	4d0a      	ldr	r5, [pc, #40]	; (80064f4 <__libc_init_array+0x40>)
 80064cc:	4c0a      	ldr	r4, [pc, #40]	; (80064f8 <__libc_init_array+0x44>)
 80064ce:	1b64      	subs	r4, r4, r5
 80064d0:	10a4      	asrs	r4, r4, #2
 80064d2:	42a6      	cmp	r6, r4
 80064d4:	d105      	bne.n	80064e2 <__libc_init_array+0x2e>
 80064d6:	bd70      	pop	{r4, r5, r6, pc}
 80064d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80064dc:	4798      	blx	r3
 80064de:	3601      	adds	r6, #1
 80064e0:	e7ee      	b.n	80064c0 <__libc_init_array+0xc>
 80064e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80064e6:	4798      	blx	r3
 80064e8:	3601      	adds	r6, #1
 80064ea:	e7f2      	b.n	80064d2 <__libc_init_array+0x1e>
 80064ec:	080097d4 	.word	0x080097d4
 80064f0:	080097d4 	.word	0x080097d4
 80064f4:	080097d4 	.word	0x080097d4
 80064f8:	080097d8 	.word	0x080097d8

080064fc <memset>:
 80064fc:	4603      	mov	r3, r0
 80064fe:	4402      	add	r2, r0
 8006500:	4293      	cmp	r3, r2
 8006502:	d100      	bne.n	8006506 <memset+0xa>
 8006504:	4770      	bx	lr
 8006506:	f803 1b01 	strb.w	r1, [r3], #1
 800650a:	e7f9      	b.n	8006500 <memset+0x4>

0800650c <__cvt>:
 800650c:	2b00      	cmp	r3, #0
 800650e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006512:	461f      	mov	r7, r3
 8006514:	bfbb      	ittet	lt
 8006516:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800651a:	461f      	movlt	r7, r3
 800651c:	2300      	movge	r3, #0
 800651e:	232d      	movlt	r3, #45	; 0x2d
 8006520:	b088      	sub	sp, #32
 8006522:	4614      	mov	r4, r2
 8006524:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006526:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006528:	7013      	strb	r3, [r2, #0]
 800652a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800652c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006530:	f023 0820 	bic.w	r8, r3, #32
 8006534:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006538:	d005      	beq.n	8006546 <__cvt+0x3a>
 800653a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800653e:	d100      	bne.n	8006542 <__cvt+0x36>
 8006540:	3501      	adds	r5, #1
 8006542:	2302      	movs	r3, #2
 8006544:	e000      	b.n	8006548 <__cvt+0x3c>
 8006546:	2303      	movs	r3, #3
 8006548:	aa07      	add	r2, sp, #28
 800654a:	9204      	str	r2, [sp, #16]
 800654c:	aa06      	add	r2, sp, #24
 800654e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006552:	e9cd 3500 	strd	r3, r5, [sp]
 8006556:	4622      	mov	r2, r4
 8006558:	463b      	mov	r3, r7
 800655a:	f000 fd01 	bl	8006f60 <_dtoa_r>
 800655e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006562:	4606      	mov	r6, r0
 8006564:	d102      	bne.n	800656c <__cvt+0x60>
 8006566:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006568:	07db      	lsls	r3, r3, #31
 800656a:	d522      	bpl.n	80065b2 <__cvt+0xa6>
 800656c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006570:	eb06 0905 	add.w	r9, r6, r5
 8006574:	d110      	bne.n	8006598 <__cvt+0x8c>
 8006576:	7833      	ldrb	r3, [r6, #0]
 8006578:	2b30      	cmp	r3, #48	; 0x30
 800657a:	d10a      	bne.n	8006592 <__cvt+0x86>
 800657c:	2200      	movs	r2, #0
 800657e:	2300      	movs	r3, #0
 8006580:	4620      	mov	r0, r4
 8006582:	4639      	mov	r1, r7
 8006584:	f7fa fa7c 	bl	8000a80 <__aeabi_dcmpeq>
 8006588:	b918      	cbnz	r0, 8006592 <__cvt+0x86>
 800658a:	f1c5 0501 	rsb	r5, r5, #1
 800658e:	f8ca 5000 	str.w	r5, [sl]
 8006592:	f8da 3000 	ldr.w	r3, [sl]
 8006596:	4499      	add	r9, r3
 8006598:	2200      	movs	r2, #0
 800659a:	2300      	movs	r3, #0
 800659c:	4620      	mov	r0, r4
 800659e:	4639      	mov	r1, r7
 80065a0:	f7fa fa6e 	bl	8000a80 <__aeabi_dcmpeq>
 80065a4:	b108      	cbz	r0, 80065aa <__cvt+0x9e>
 80065a6:	f8cd 901c 	str.w	r9, [sp, #28]
 80065aa:	2230      	movs	r2, #48	; 0x30
 80065ac:	9b07      	ldr	r3, [sp, #28]
 80065ae:	454b      	cmp	r3, r9
 80065b0:	d307      	bcc.n	80065c2 <__cvt+0xb6>
 80065b2:	4630      	mov	r0, r6
 80065b4:	9b07      	ldr	r3, [sp, #28]
 80065b6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80065b8:	1b9b      	subs	r3, r3, r6
 80065ba:	6013      	str	r3, [r2, #0]
 80065bc:	b008      	add	sp, #32
 80065be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065c2:	1c59      	adds	r1, r3, #1
 80065c4:	9107      	str	r1, [sp, #28]
 80065c6:	701a      	strb	r2, [r3, #0]
 80065c8:	e7f0      	b.n	80065ac <__cvt+0xa0>

080065ca <__exponent>:
 80065ca:	4603      	mov	r3, r0
 80065cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80065ce:	2900      	cmp	r1, #0
 80065d0:	f803 2b02 	strb.w	r2, [r3], #2
 80065d4:	bfb6      	itet	lt
 80065d6:	222d      	movlt	r2, #45	; 0x2d
 80065d8:	222b      	movge	r2, #43	; 0x2b
 80065da:	4249      	neglt	r1, r1
 80065dc:	2909      	cmp	r1, #9
 80065de:	7042      	strb	r2, [r0, #1]
 80065e0:	dd2b      	ble.n	800663a <__exponent+0x70>
 80065e2:	f10d 0407 	add.w	r4, sp, #7
 80065e6:	46a4      	mov	ip, r4
 80065e8:	270a      	movs	r7, #10
 80065ea:	fb91 f6f7 	sdiv	r6, r1, r7
 80065ee:	460a      	mov	r2, r1
 80065f0:	46a6      	mov	lr, r4
 80065f2:	fb07 1516 	mls	r5, r7, r6, r1
 80065f6:	2a63      	cmp	r2, #99	; 0x63
 80065f8:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80065fc:	4631      	mov	r1, r6
 80065fe:	f104 34ff 	add.w	r4, r4, #4294967295
 8006602:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006606:	dcf0      	bgt.n	80065ea <__exponent+0x20>
 8006608:	3130      	adds	r1, #48	; 0x30
 800660a:	f1ae 0502 	sub.w	r5, lr, #2
 800660e:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006612:	4629      	mov	r1, r5
 8006614:	1c44      	adds	r4, r0, #1
 8006616:	4561      	cmp	r1, ip
 8006618:	d30a      	bcc.n	8006630 <__exponent+0x66>
 800661a:	f10d 0209 	add.w	r2, sp, #9
 800661e:	eba2 020e 	sub.w	r2, r2, lr
 8006622:	4565      	cmp	r5, ip
 8006624:	bf88      	it	hi
 8006626:	2200      	movhi	r2, #0
 8006628:	4413      	add	r3, r2
 800662a:	1a18      	subs	r0, r3, r0
 800662c:	b003      	add	sp, #12
 800662e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006630:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006634:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006638:	e7ed      	b.n	8006616 <__exponent+0x4c>
 800663a:	2330      	movs	r3, #48	; 0x30
 800663c:	3130      	adds	r1, #48	; 0x30
 800663e:	7083      	strb	r3, [r0, #2]
 8006640:	70c1      	strb	r1, [r0, #3]
 8006642:	1d03      	adds	r3, r0, #4
 8006644:	e7f1      	b.n	800662a <__exponent+0x60>
	...

08006648 <_printf_float>:
 8006648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800664c:	b091      	sub	sp, #68	; 0x44
 800664e:	460c      	mov	r4, r1
 8006650:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8006654:	4616      	mov	r6, r2
 8006656:	461f      	mov	r7, r3
 8006658:	4605      	mov	r5, r0
 800665a:	f001 fa6f 	bl	8007b3c <_localeconv_r>
 800665e:	6803      	ldr	r3, [r0, #0]
 8006660:	4618      	mov	r0, r3
 8006662:	9309      	str	r3, [sp, #36]	; 0x24
 8006664:	f7f9 fde0 	bl	8000228 <strlen>
 8006668:	2300      	movs	r3, #0
 800666a:	930e      	str	r3, [sp, #56]	; 0x38
 800666c:	f8d8 3000 	ldr.w	r3, [r8]
 8006670:	900a      	str	r0, [sp, #40]	; 0x28
 8006672:	3307      	adds	r3, #7
 8006674:	f023 0307 	bic.w	r3, r3, #7
 8006678:	f103 0208 	add.w	r2, r3, #8
 800667c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006680:	f8d4 b000 	ldr.w	fp, [r4]
 8006684:	f8c8 2000 	str.w	r2, [r8]
 8006688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800668c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006690:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8006694:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8006698:	930b      	str	r3, [sp, #44]	; 0x2c
 800669a:	f04f 32ff 	mov.w	r2, #4294967295
 800669e:	4640      	mov	r0, r8
 80066a0:	4b9c      	ldr	r3, [pc, #624]	; (8006914 <_printf_float+0x2cc>)
 80066a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80066a4:	f7fa fa1e 	bl	8000ae4 <__aeabi_dcmpun>
 80066a8:	bb70      	cbnz	r0, 8006708 <_printf_float+0xc0>
 80066aa:	f04f 32ff 	mov.w	r2, #4294967295
 80066ae:	4640      	mov	r0, r8
 80066b0:	4b98      	ldr	r3, [pc, #608]	; (8006914 <_printf_float+0x2cc>)
 80066b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80066b4:	f7fa f9f8 	bl	8000aa8 <__aeabi_dcmple>
 80066b8:	bb30      	cbnz	r0, 8006708 <_printf_float+0xc0>
 80066ba:	2200      	movs	r2, #0
 80066bc:	2300      	movs	r3, #0
 80066be:	4640      	mov	r0, r8
 80066c0:	4651      	mov	r1, sl
 80066c2:	f7fa f9e7 	bl	8000a94 <__aeabi_dcmplt>
 80066c6:	b110      	cbz	r0, 80066ce <_printf_float+0x86>
 80066c8:	232d      	movs	r3, #45	; 0x2d
 80066ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066ce:	4b92      	ldr	r3, [pc, #584]	; (8006918 <_printf_float+0x2d0>)
 80066d0:	4892      	ldr	r0, [pc, #584]	; (800691c <_printf_float+0x2d4>)
 80066d2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80066d6:	bf94      	ite	ls
 80066d8:	4698      	movls	r8, r3
 80066da:	4680      	movhi	r8, r0
 80066dc:	2303      	movs	r3, #3
 80066de:	f04f 0a00 	mov.w	sl, #0
 80066e2:	6123      	str	r3, [r4, #16]
 80066e4:	f02b 0304 	bic.w	r3, fp, #4
 80066e8:	6023      	str	r3, [r4, #0]
 80066ea:	4633      	mov	r3, r6
 80066ec:	4621      	mov	r1, r4
 80066ee:	4628      	mov	r0, r5
 80066f0:	9700      	str	r7, [sp, #0]
 80066f2:	aa0f      	add	r2, sp, #60	; 0x3c
 80066f4:	f000 f9d4 	bl	8006aa0 <_printf_common>
 80066f8:	3001      	adds	r0, #1
 80066fa:	f040 8090 	bne.w	800681e <_printf_float+0x1d6>
 80066fe:	f04f 30ff 	mov.w	r0, #4294967295
 8006702:	b011      	add	sp, #68	; 0x44
 8006704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006708:	4642      	mov	r2, r8
 800670a:	4653      	mov	r3, sl
 800670c:	4640      	mov	r0, r8
 800670e:	4651      	mov	r1, sl
 8006710:	f7fa f9e8 	bl	8000ae4 <__aeabi_dcmpun>
 8006714:	b148      	cbz	r0, 800672a <_printf_float+0xe2>
 8006716:	f1ba 0f00 	cmp.w	sl, #0
 800671a:	bfb8      	it	lt
 800671c:	232d      	movlt	r3, #45	; 0x2d
 800671e:	4880      	ldr	r0, [pc, #512]	; (8006920 <_printf_float+0x2d8>)
 8006720:	bfb8      	it	lt
 8006722:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006726:	4b7f      	ldr	r3, [pc, #508]	; (8006924 <_printf_float+0x2dc>)
 8006728:	e7d3      	b.n	80066d2 <_printf_float+0x8a>
 800672a:	6863      	ldr	r3, [r4, #4]
 800672c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006730:	1c5a      	adds	r2, r3, #1
 8006732:	d142      	bne.n	80067ba <_printf_float+0x172>
 8006734:	2306      	movs	r3, #6
 8006736:	6063      	str	r3, [r4, #4]
 8006738:	2200      	movs	r2, #0
 800673a:	9206      	str	r2, [sp, #24]
 800673c:	aa0e      	add	r2, sp, #56	; 0x38
 800673e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8006742:	aa0d      	add	r2, sp, #52	; 0x34
 8006744:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006748:	9203      	str	r2, [sp, #12]
 800674a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800674e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006752:	6023      	str	r3, [r4, #0]
 8006754:	6863      	ldr	r3, [r4, #4]
 8006756:	4642      	mov	r2, r8
 8006758:	9300      	str	r3, [sp, #0]
 800675a:	4628      	mov	r0, r5
 800675c:	4653      	mov	r3, sl
 800675e:	910b      	str	r1, [sp, #44]	; 0x2c
 8006760:	f7ff fed4 	bl	800650c <__cvt>
 8006764:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006766:	4680      	mov	r8, r0
 8006768:	2947      	cmp	r1, #71	; 0x47
 800676a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800676c:	d108      	bne.n	8006780 <_printf_float+0x138>
 800676e:	1cc8      	adds	r0, r1, #3
 8006770:	db02      	blt.n	8006778 <_printf_float+0x130>
 8006772:	6863      	ldr	r3, [r4, #4]
 8006774:	4299      	cmp	r1, r3
 8006776:	dd40      	ble.n	80067fa <_printf_float+0x1b2>
 8006778:	f1a9 0902 	sub.w	r9, r9, #2
 800677c:	fa5f f989 	uxtb.w	r9, r9
 8006780:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006784:	d81f      	bhi.n	80067c6 <_printf_float+0x17e>
 8006786:	464a      	mov	r2, r9
 8006788:	3901      	subs	r1, #1
 800678a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800678e:	910d      	str	r1, [sp, #52]	; 0x34
 8006790:	f7ff ff1b 	bl	80065ca <__exponent>
 8006794:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006796:	4682      	mov	sl, r0
 8006798:	1813      	adds	r3, r2, r0
 800679a:	2a01      	cmp	r2, #1
 800679c:	6123      	str	r3, [r4, #16]
 800679e:	dc02      	bgt.n	80067a6 <_printf_float+0x15e>
 80067a0:	6822      	ldr	r2, [r4, #0]
 80067a2:	07d2      	lsls	r2, r2, #31
 80067a4:	d501      	bpl.n	80067aa <_printf_float+0x162>
 80067a6:	3301      	adds	r3, #1
 80067a8:	6123      	str	r3, [r4, #16]
 80067aa:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d09b      	beq.n	80066ea <_printf_float+0xa2>
 80067b2:	232d      	movs	r3, #45	; 0x2d
 80067b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067b8:	e797      	b.n	80066ea <_printf_float+0xa2>
 80067ba:	2947      	cmp	r1, #71	; 0x47
 80067bc:	d1bc      	bne.n	8006738 <_printf_float+0xf0>
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d1ba      	bne.n	8006738 <_printf_float+0xf0>
 80067c2:	2301      	movs	r3, #1
 80067c4:	e7b7      	b.n	8006736 <_printf_float+0xee>
 80067c6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80067ca:	d118      	bne.n	80067fe <_printf_float+0x1b6>
 80067cc:	2900      	cmp	r1, #0
 80067ce:	6863      	ldr	r3, [r4, #4]
 80067d0:	dd0b      	ble.n	80067ea <_printf_float+0x1a2>
 80067d2:	6121      	str	r1, [r4, #16]
 80067d4:	b913      	cbnz	r3, 80067dc <_printf_float+0x194>
 80067d6:	6822      	ldr	r2, [r4, #0]
 80067d8:	07d0      	lsls	r0, r2, #31
 80067da:	d502      	bpl.n	80067e2 <_printf_float+0x19a>
 80067dc:	3301      	adds	r3, #1
 80067de:	440b      	add	r3, r1
 80067e0:	6123      	str	r3, [r4, #16]
 80067e2:	f04f 0a00 	mov.w	sl, #0
 80067e6:	65a1      	str	r1, [r4, #88]	; 0x58
 80067e8:	e7df      	b.n	80067aa <_printf_float+0x162>
 80067ea:	b913      	cbnz	r3, 80067f2 <_printf_float+0x1aa>
 80067ec:	6822      	ldr	r2, [r4, #0]
 80067ee:	07d2      	lsls	r2, r2, #31
 80067f0:	d501      	bpl.n	80067f6 <_printf_float+0x1ae>
 80067f2:	3302      	adds	r3, #2
 80067f4:	e7f4      	b.n	80067e0 <_printf_float+0x198>
 80067f6:	2301      	movs	r3, #1
 80067f8:	e7f2      	b.n	80067e0 <_printf_float+0x198>
 80067fa:	f04f 0967 	mov.w	r9, #103	; 0x67
 80067fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006800:	4299      	cmp	r1, r3
 8006802:	db05      	blt.n	8006810 <_printf_float+0x1c8>
 8006804:	6823      	ldr	r3, [r4, #0]
 8006806:	6121      	str	r1, [r4, #16]
 8006808:	07d8      	lsls	r0, r3, #31
 800680a:	d5ea      	bpl.n	80067e2 <_printf_float+0x19a>
 800680c:	1c4b      	adds	r3, r1, #1
 800680e:	e7e7      	b.n	80067e0 <_printf_float+0x198>
 8006810:	2900      	cmp	r1, #0
 8006812:	bfcc      	ite	gt
 8006814:	2201      	movgt	r2, #1
 8006816:	f1c1 0202 	rsble	r2, r1, #2
 800681a:	4413      	add	r3, r2
 800681c:	e7e0      	b.n	80067e0 <_printf_float+0x198>
 800681e:	6823      	ldr	r3, [r4, #0]
 8006820:	055a      	lsls	r2, r3, #21
 8006822:	d407      	bmi.n	8006834 <_printf_float+0x1ec>
 8006824:	6923      	ldr	r3, [r4, #16]
 8006826:	4642      	mov	r2, r8
 8006828:	4631      	mov	r1, r6
 800682a:	4628      	mov	r0, r5
 800682c:	47b8      	blx	r7
 800682e:	3001      	adds	r0, #1
 8006830:	d12b      	bne.n	800688a <_printf_float+0x242>
 8006832:	e764      	b.n	80066fe <_printf_float+0xb6>
 8006834:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006838:	f240 80dd 	bls.w	80069f6 <_printf_float+0x3ae>
 800683c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006840:	2200      	movs	r2, #0
 8006842:	2300      	movs	r3, #0
 8006844:	f7fa f91c 	bl	8000a80 <__aeabi_dcmpeq>
 8006848:	2800      	cmp	r0, #0
 800684a:	d033      	beq.n	80068b4 <_printf_float+0x26c>
 800684c:	2301      	movs	r3, #1
 800684e:	4631      	mov	r1, r6
 8006850:	4628      	mov	r0, r5
 8006852:	4a35      	ldr	r2, [pc, #212]	; (8006928 <_printf_float+0x2e0>)
 8006854:	47b8      	blx	r7
 8006856:	3001      	adds	r0, #1
 8006858:	f43f af51 	beq.w	80066fe <_printf_float+0xb6>
 800685c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006860:	429a      	cmp	r2, r3
 8006862:	db02      	blt.n	800686a <_printf_float+0x222>
 8006864:	6823      	ldr	r3, [r4, #0]
 8006866:	07d8      	lsls	r0, r3, #31
 8006868:	d50f      	bpl.n	800688a <_printf_float+0x242>
 800686a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800686e:	4631      	mov	r1, r6
 8006870:	4628      	mov	r0, r5
 8006872:	47b8      	blx	r7
 8006874:	3001      	adds	r0, #1
 8006876:	f43f af42 	beq.w	80066fe <_printf_float+0xb6>
 800687a:	f04f 0800 	mov.w	r8, #0
 800687e:	f104 091a 	add.w	r9, r4, #26
 8006882:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006884:	3b01      	subs	r3, #1
 8006886:	4543      	cmp	r3, r8
 8006888:	dc09      	bgt.n	800689e <_printf_float+0x256>
 800688a:	6823      	ldr	r3, [r4, #0]
 800688c:	079b      	lsls	r3, r3, #30
 800688e:	f100 8102 	bmi.w	8006a96 <_printf_float+0x44e>
 8006892:	68e0      	ldr	r0, [r4, #12]
 8006894:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006896:	4298      	cmp	r0, r3
 8006898:	bfb8      	it	lt
 800689a:	4618      	movlt	r0, r3
 800689c:	e731      	b.n	8006702 <_printf_float+0xba>
 800689e:	2301      	movs	r3, #1
 80068a0:	464a      	mov	r2, r9
 80068a2:	4631      	mov	r1, r6
 80068a4:	4628      	mov	r0, r5
 80068a6:	47b8      	blx	r7
 80068a8:	3001      	adds	r0, #1
 80068aa:	f43f af28 	beq.w	80066fe <_printf_float+0xb6>
 80068ae:	f108 0801 	add.w	r8, r8, #1
 80068b2:	e7e6      	b.n	8006882 <_printf_float+0x23a>
 80068b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	dc38      	bgt.n	800692c <_printf_float+0x2e4>
 80068ba:	2301      	movs	r3, #1
 80068bc:	4631      	mov	r1, r6
 80068be:	4628      	mov	r0, r5
 80068c0:	4a19      	ldr	r2, [pc, #100]	; (8006928 <_printf_float+0x2e0>)
 80068c2:	47b8      	blx	r7
 80068c4:	3001      	adds	r0, #1
 80068c6:	f43f af1a 	beq.w	80066fe <_printf_float+0xb6>
 80068ca:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80068ce:	4313      	orrs	r3, r2
 80068d0:	d102      	bne.n	80068d8 <_printf_float+0x290>
 80068d2:	6823      	ldr	r3, [r4, #0]
 80068d4:	07d9      	lsls	r1, r3, #31
 80068d6:	d5d8      	bpl.n	800688a <_printf_float+0x242>
 80068d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80068dc:	4631      	mov	r1, r6
 80068de:	4628      	mov	r0, r5
 80068e0:	47b8      	blx	r7
 80068e2:	3001      	adds	r0, #1
 80068e4:	f43f af0b 	beq.w	80066fe <_printf_float+0xb6>
 80068e8:	f04f 0900 	mov.w	r9, #0
 80068ec:	f104 0a1a 	add.w	sl, r4, #26
 80068f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80068f2:	425b      	negs	r3, r3
 80068f4:	454b      	cmp	r3, r9
 80068f6:	dc01      	bgt.n	80068fc <_printf_float+0x2b4>
 80068f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80068fa:	e794      	b.n	8006826 <_printf_float+0x1de>
 80068fc:	2301      	movs	r3, #1
 80068fe:	4652      	mov	r2, sl
 8006900:	4631      	mov	r1, r6
 8006902:	4628      	mov	r0, r5
 8006904:	47b8      	blx	r7
 8006906:	3001      	adds	r0, #1
 8006908:	f43f aef9 	beq.w	80066fe <_printf_float+0xb6>
 800690c:	f109 0901 	add.w	r9, r9, #1
 8006910:	e7ee      	b.n	80068f0 <_printf_float+0x2a8>
 8006912:	bf00      	nop
 8006914:	7fefffff 	.word	0x7fefffff
 8006918:	080093f8 	.word	0x080093f8
 800691c:	080093fc 	.word	0x080093fc
 8006920:	08009404 	.word	0x08009404
 8006924:	08009400 	.word	0x08009400
 8006928:	08009408 	.word	0x08009408
 800692c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800692e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006930:	429a      	cmp	r2, r3
 8006932:	bfa8      	it	ge
 8006934:	461a      	movge	r2, r3
 8006936:	2a00      	cmp	r2, #0
 8006938:	4691      	mov	r9, r2
 800693a:	dc37      	bgt.n	80069ac <_printf_float+0x364>
 800693c:	f04f 0b00 	mov.w	fp, #0
 8006940:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006944:	f104 021a 	add.w	r2, r4, #26
 8006948:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800694c:	ebaa 0309 	sub.w	r3, sl, r9
 8006950:	455b      	cmp	r3, fp
 8006952:	dc33      	bgt.n	80069bc <_printf_float+0x374>
 8006954:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006958:	429a      	cmp	r2, r3
 800695a:	db3b      	blt.n	80069d4 <_printf_float+0x38c>
 800695c:	6823      	ldr	r3, [r4, #0]
 800695e:	07da      	lsls	r2, r3, #31
 8006960:	d438      	bmi.n	80069d4 <_printf_float+0x38c>
 8006962:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006964:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006966:	eba2 030a 	sub.w	r3, r2, sl
 800696a:	eba2 0901 	sub.w	r9, r2, r1
 800696e:	4599      	cmp	r9, r3
 8006970:	bfa8      	it	ge
 8006972:	4699      	movge	r9, r3
 8006974:	f1b9 0f00 	cmp.w	r9, #0
 8006978:	dc34      	bgt.n	80069e4 <_printf_float+0x39c>
 800697a:	f04f 0800 	mov.w	r8, #0
 800697e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006982:	f104 0a1a 	add.w	sl, r4, #26
 8006986:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800698a:	1a9b      	subs	r3, r3, r2
 800698c:	eba3 0309 	sub.w	r3, r3, r9
 8006990:	4543      	cmp	r3, r8
 8006992:	f77f af7a 	ble.w	800688a <_printf_float+0x242>
 8006996:	2301      	movs	r3, #1
 8006998:	4652      	mov	r2, sl
 800699a:	4631      	mov	r1, r6
 800699c:	4628      	mov	r0, r5
 800699e:	47b8      	blx	r7
 80069a0:	3001      	adds	r0, #1
 80069a2:	f43f aeac 	beq.w	80066fe <_printf_float+0xb6>
 80069a6:	f108 0801 	add.w	r8, r8, #1
 80069aa:	e7ec      	b.n	8006986 <_printf_float+0x33e>
 80069ac:	4613      	mov	r3, r2
 80069ae:	4631      	mov	r1, r6
 80069b0:	4642      	mov	r2, r8
 80069b2:	4628      	mov	r0, r5
 80069b4:	47b8      	blx	r7
 80069b6:	3001      	adds	r0, #1
 80069b8:	d1c0      	bne.n	800693c <_printf_float+0x2f4>
 80069ba:	e6a0      	b.n	80066fe <_printf_float+0xb6>
 80069bc:	2301      	movs	r3, #1
 80069be:	4631      	mov	r1, r6
 80069c0:	4628      	mov	r0, r5
 80069c2:	920b      	str	r2, [sp, #44]	; 0x2c
 80069c4:	47b8      	blx	r7
 80069c6:	3001      	adds	r0, #1
 80069c8:	f43f ae99 	beq.w	80066fe <_printf_float+0xb6>
 80069cc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80069ce:	f10b 0b01 	add.w	fp, fp, #1
 80069d2:	e7b9      	b.n	8006948 <_printf_float+0x300>
 80069d4:	4631      	mov	r1, r6
 80069d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80069da:	4628      	mov	r0, r5
 80069dc:	47b8      	blx	r7
 80069de:	3001      	adds	r0, #1
 80069e0:	d1bf      	bne.n	8006962 <_printf_float+0x31a>
 80069e2:	e68c      	b.n	80066fe <_printf_float+0xb6>
 80069e4:	464b      	mov	r3, r9
 80069e6:	4631      	mov	r1, r6
 80069e8:	4628      	mov	r0, r5
 80069ea:	eb08 020a 	add.w	r2, r8, sl
 80069ee:	47b8      	blx	r7
 80069f0:	3001      	adds	r0, #1
 80069f2:	d1c2      	bne.n	800697a <_printf_float+0x332>
 80069f4:	e683      	b.n	80066fe <_printf_float+0xb6>
 80069f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80069f8:	2a01      	cmp	r2, #1
 80069fa:	dc01      	bgt.n	8006a00 <_printf_float+0x3b8>
 80069fc:	07db      	lsls	r3, r3, #31
 80069fe:	d537      	bpl.n	8006a70 <_printf_float+0x428>
 8006a00:	2301      	movs	r3, #1
 8006a02:	4642      	mov	r2, r8
 8006a04:	4631      	mov	r1, r6
 8006a06:	4628      	mov	r0, r5
 8006a08:	47b8      	blx	r7
 8006a0a:	3001      	adds	r0, #1
 8006a0c:	f43f ae77 	beq.w	80066fe <_printf_float+0xb6>
 8006a10:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006a14:	4631      	mov	r1, r6
 8006a16:	4628      	mov	r0, r5
 8006a18:	47b8      	blx	r7
 8006a1a:	3001      	adds	r0, #1
 8006a1c:	f43f ae6f 	beq.w	80066fe <_printf_float+0xb6>
 8006a20:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006a24:	2200      	movs	r2, #0
 8006a26:	2300      	movs	r3, #0
 8006a28:	f7fa f82a 	bl	8000a80 <__aeabi_dcmpeq>
 8006a2c:	b9d8      	cbnz	r0, 8006a66 <_printf_float+0x41e>
 8006a2e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a30:	f108 0201 	add.w	r2, r8, #1
 8006a34:	3b01      	subs	r3, #1
 8006a36:	4631      	mov	r1, r6
 8006a38:	4628      	mov	r0, r5
 8006a3a:	47b8      	blx	r7
 8006a3c:	3001      	adds	r0, #1
 8006a3e:	d10e      	bne.n	8006a5e <_printf_float+0x416>
 8006a40:	e65d      	b.n	80066fe <_printf_float+0xb6>
 8006a42:	2301      	movs	r3, #1
 8006a44:	464a      	mov	r2, r9
 8006a46:	4631      	mov	r1, r6
 8006a48:	4628      	mov	r0, r5
 8006a4a:	47b8      	blx	r7
 8006a4c:	3001      	adds	r0, #1
 8006a4e:	f43f ae56 	beq.w	80066fe <_printf_float+0xb6>
 8006a52:	f108 0801 	add.w	r8, r8, #1
 8006a56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a58:	3b01      	subs	r3, #1
 8006a5a:	4543      	cmp	r3, r8
 8006a5c:	dcf1      	bgt.n	8006a42 <_printf_float+0x3fa>
 8006a5e:	4653      	mov	r3, sl
 8006a60:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006a64:	e6e0      	b.n	8006828 <_printf_float+0x1e0>
 8006a66:	f04f 0800 	mov.w	r8, #0
 8006a6a:	f104 091a 	add.w	r9, r4, #26
 8006a6e:	e7f2      	b.n	8006a56 <_printf_float+0x40e>
 8006a70:	2301      	movs	r3, #1
 8006a72:	4642      	mov	r2, r8
 8006a74:	e7df      	b.n	8006a36 <_printf_float+0x3ee>
 8006a76:	2301      	movs	r3, #1
 8006a78:	464a      	mov	r2, r9
 8006a7a:	4631      	mov	r1, r6
 8006a7c:	4628      	mov	r0, r5
 8006a7e:	47b8      	blx	r7
 8006a80:	3001      	adds	r0, #1
 8006a82:	f43f ae3c 	beq.w	80066fe <_printf_float+0xb6>
 8006a86:	f108 0801 	add.w	r8, r8, #1
 8006a8a:	68e3      	ldr	r3, [r4, #12]
 8006a8c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006a8e:	1a5b      	subs	r3, r3, r1
 8006a90:	4543      	cmp	r3, r8
 8006a92:	dcf0      	bgt.n	8006a76 <_printf_float+0x42e>
 8006a94:	e6fd      	b.n	8006892 <_printf_float+0x24a>
 8006a96:	f04f 0800 	mov.w	r8, #0
 8006a9a:	f104 0919 	add.w	r9, r4, #25
 8006a9e:	e7f4      	b.n	8006a8a <_printf_float+0x442>

08006aa0 <_printf_common>:
 8006aa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006aa4:	4616      	mov	r6, r2
 8006aa6:	4699      	mov	r9, r3
 8006aa8:	688a      	ldr	r2, [r1, #8]
 8006aaa:	690b      	ldr	r3, [r1, #16]
 8006aac:	4607      	mov	r7, r0
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	bfb8      	it	lt
 8006ab2:	4613      	movlt	r3, r2
 8006ab4:	6033      	str	r3, [r6, #0]
 8006ab6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006aba:	460c      	mov	r4, r1
 8006abc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006ac0:	b10a      	cbz	r2, 8006ac6 <_printf_common+0x26>
 8006ac2:	3301      	adds	r3, #1
 8006ac4:	6033      	str	r3, [r6, #0]
 8006ac6:	6823      	ldr	r3, [r4, #0]
 8006ac8:	0699      	lsls	r1, r3, #26
 8006aca:	bf42      	ittt	mi
 8006acc:	6833      	ldrmi	r3, [r6, #0]
 8006ace:	3302      	addmi	r3, #2
 8006ad0:	6033      	strmi	r3, [r6, #0]
 8006ad2:	6825      	ldr	r5, [r4, #0]
 8006ad4:	f015 0506 	ands.w	r5, r5, #6
 8006ad8:	d106      	bne.n	8006ae8 <_printf_common+0x48>
 8006ada:	f104 0a19 	add.w	sl, r4, #25
 8006ade:	68e3      	ldr	r3, [r4, #12]
 8006ae0:	6832      	ldr	r2, [r6, #0]
 8006ae2:	1a9b      	subs	r3, r3, r2
 8006ae4:	42ab      	cmp	r3, r5
 8006ae6:	dc28      	bgt.n	8006b3a <_printf_common+0x9a>
 8006ae8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006aec:	1e13      	subs	r3, r2, #0
 8006aee:	6822      	ldr	r2, [r4, #0]
 8006af0:	bf18      	it	ne
 8006af2:	2301      	movne	r3, #1
 8006af4:	0692      	lsls	r2, r2, #26
 8006af6:	d42d      	bmi.n	8006b54 <_printf_common+0xb4>
 8006af8:	4649      	mov	r1, r9
 8006afa:	4638      	mov	r0, r7
 8006afc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006b00:	47c0      	blx	r8
 8006b02:	3001      	adds	r0, #1
 8006b04:	d020      	beq.n	8006b48 <_printf_common+0xa8>
 8006b06:	6823      	ldr	r3, [r4, #0]
 8006b08:	68e5      	ldr	r5, [r4, #12]
 8006b0a:	f003 0306 	and.w	r3, r3, #6
 8006b0e:	2b04      	cmp	r3, #4
 8006b10:	bf18      	it	ne
 8006b12:	2500      	movne	r5, #0
 8006b14:	6832      	ldr	r2, [r6, #0]
 8006b16:	f04f 0600 	mov.w	r6, #0
 8006b1a:	68a3      	ldr	r3, [r4, #8]
 8006b1c:	bf08      	it	eq
 8006b1e:	1aad      	subeq	r5, r5, r2
 8006b20:	6922      	ldr	r2, [r4, #16]
 8006b22:	bf08      	it	eq
 8006b24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b28:	4293      	cmp	r3, r2
 8006b2a:	bfc4      	itt	gt
 8006b2c:	1a9b      	subgt	r3, r3, r2
 8006b2e:	18ed      	addgt	r5, r5, r3
 8006b30:	341a      	adds	r4, #26
 8006b32:	42b5      	cmp	r5, r6
 8006b34:	d11a      	bne.n	8006b6c <_printf_common+0xcc>
 8006b36:	2000      	movs	r0, #0
 8006b38:	e008      	b.n	8006b4c <_printf_common+0xac>
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	4652      	mov	r2, sl
 8006b3e:	4649      	mov	r1, r9
 8006b40:	4638      	mov	r0, r7
 8006b42:	47c0      	blx	r8
 8006b44:	3001      	adds	r0, #1
 8006b46:	d103      	bne.n	8006b50 <_printf_common+0xb0>
 8006b48:	f04f 30ff 	mov.w	r0, #4294967295
 8006b4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b50:	3501      	adds	r5, #1
 8006b52:	e7c4      	b.n	8006ade <_printf_common+0x3e>
 8006b54:	2030      	movs	r0, #48	; 0x30
 8006b56:	18e1      	adds	r1, r4, r3
 8006b58:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006b5c:	1c5a      	adds	r2, r3, #1
 8006b5e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006b62:	4422      	add	r2, r4
 8006b64:	3302      	adds	r3, #2
 8006b66:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006b6a:	e7c5      	b.n	8006af8 <_printf_common+0x58>
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	4622      	mov	r2, r4
 8006b70:	4649      	mov	r1, r9
 8006b72:	4638      	mov	r0, r7
 8006b74:	47c0      	blx	r8
 8006b76:	3001      	adds	r0, #1
 8006b78:	d0e6      	beq.n	8006b48 <_printf_common+0xa8>
 8006b7a:	3601      	adds	r6, #1
 8006b7c:	e7d9      	b.n	8006b32 <_printf_common+0x92>
	...

08006b80 <_printf_i>:
 8006b80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b84:	460c      	mov	r4, r1
 8006b86:	7e27      	ldrb	r7, [r4, #24]
 8006b88:	4691      	mov	r9, r2
 8006b8a:	2f78      	cmp	r7, #120	; 0x78
 8006b8c:	4680      	mov	r8, r0
 8006b8e:	469a      	mov	sl, r3
 8006b90:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006b92:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006b96:	d807      	bhi.n	8006ba8 <_printf_i+0x28>
 8006b98:	2f62      	cmp	r7, #98	; 0x62
 8006b9a:	d80a      	bhi.n	8006bb2 <_printf_i+0x32>
 8006b9c:	2f00      	cmp	r7, #0
 8006b9e:	f000 80d9 	beq.w	8006d54 <_printf_i+0x1d4>
 8006ba2:	2f58      	cmp	r7, #88	; 0x58
 8006ba4:	f000 80a4 	beq.w	8006cf0 <_printf_i+0x170>
 8006ba8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006bac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006bb0:	e03a      	b.n	8006c28 <_printf_i+0xa8>
 8006bb2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006bb6:	2b15      	cmp	r3, #21
 8006bb8:	d8f6      	bhi.n	8006ba8 <_printf_i+0x28>
 8006bba:	a001      	add	r0, pc, #4	; (adr r0, 8006bc0 <_printf_i+0x40>)
 8006bbc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006bc0:	08006c19 	.word	0x08006c19
 8006bc4:	08006c2d 	.word	0x08006c2d
 8006bc8:	08006ba9 	.word	0x08006ba9
 8006bcc:	08006ba9 	.word	0x08006ba9
 8006bd0:	08006ba9 	.word	0x08006ba9
 8006bd4:	08006ba9 	.word	0x08006ba9
 8006bd8:	08006c2d 	.word	0x08006c2d
 8006bdc:	08006ba9 	.word	0x08006ba9
 8006be0:	08006ba9 	.word	0x08006ba9
 8006be4:	08006ba9 	.word	0x08006ba9
 8006be8:	08006ba9 	.word	0x08006ba9
 8006bec:	08006d3b 	.word	0x08006d3b
 8006bf0:	08006c5d 	.word	0x08006c5d
 8006bf4:	08006d1d 	.word	0x08006d1d
 8006bf8:	08006ba9 	.word	0x08006ba9
 8006bfc:	08006ba9 	.word	0x08006ba9
 8006c00:	08006d5d 	.word	0x08006d5d
 8006c04:	08006ba9 	.word	0x08006ba9
 8006c08:	08006c5d 	.word	0x08006c5d
 8006c0c:	08006ba9 	.word	0x08006ba9
 8006c10:	08006ba9 	.word	0x08006ba9
 8006c14:	08006d25 	.word	0x08006d25
 8006c18:	680b      	ldr	r3, [r1, #0]
 8006c1a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006c1e:	1d1a      	adds	r2, r3, #4
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	600a      	str	r2, [r1, #0]
 8006c24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006c28:	2301      	movs	r3, #1
 8006c2a:	e0a4      	b.n	8006d76 <_printf_i+0x1f6>
 8006c2c:	6825      	ldr	r5, [r4, #0]
 8006c2e:	6808      	ldr	r0, [r1, #0]
 8006c30:	062e      	lsls	r6, r5, #24
 8006c32:	f100 0304 	add.w	r3, r0, #4
 8006c36:	d50a      	bpl.n	8006c4e <_printf_i+0xce>
 8006c38:	6805      	ldr	r5, [r0, #0]
 8006c3a:	600b      	str	r3, [r1, #0]
 8006c3c:	2d00      	cmp	r5, #0
 8006c3e:	da03      	bge.n	8006c48 <_printf_i+0xc8>
 8006c40:	232d      	movs	r3, #45	; 0x2d
 8006c42:	426d      	negs	r5, r5
 8006c44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c48:	230a      	movs	r3, #10
 8006c4a:	485e      	ldr	r0, [pc, #376]	; (8006dc4 <_printf_i+0x244>)
 8006c4c:	e019      	b.n	8006c82 <_printf_i+0x102>
 8006c4e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006c52:	6805      	ldr	r5, [r0, #0]
 8006c54:	600b      	str	r3, [r1, #0]
 8006c56:	bf18      	it	ne
 8006c58:	b22d      	sxthne	r5, r5
 8006c5a:	e7ef      	b.n	8006c3c <_printf_i+0xbc>
 8006c5c:	680b      	ldr	r3, [r1, #0]
 8006c5e:	6825      	ldr	r5, [r4, #0]
 8006c60:	1d18      	adds	r0, r3, #4
 8006c62:	6008      	str	r0, [r1, #0]
 8006c64:	0628      	lsls	r0, r5, #24
 8006c66:	d501      	bpl.n	8006c6c <_printf_i+0xec>
 8006c68:	681d      	ldr	r5, [r3, #0]
 8006c6a:	e002      	b.n	8006c72 <_printf_i+0xf2>
 8006c6c:	0669      	lsls	r1, r5, #25
 8006c6e:	d5fb      	bpl.n	8006c68 <_printf_i+0xe8>
 8006c70:	881d      	ldrh	r5, [r3, #0]
 8006c72:	2f6f      	cmp	r7, #111	; 0x6f
 8006c74:	bf0c      	ite	eq
 8006c76:	2308      	moveq	r3, #8
 8006c78:	230a      	movne	r3, #10
 8006c7a:	4852      	ldr	r0, [pc, #328]	; (8006dc4 <_printf_i+0x244>)
 8006c7c:	2100      	movs	r1, #0
 8006c7e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006c82:	6866      	ldr	r6, [r4, #4]
 8006c84:	2e00      	cmp	r6, #0
 8006c86:	bfa8      	it	ge
 8006c88:	6821      	ldrge	r1, [r4, #0]
 8006c8a:	60a6      	str	r6, [r4, #8]
 8006c8c:	bfa4      	itt	ge
 8006c8e:	f021 0104 	bicge.w	r1, r1, #4
 8006c92:	6021      	strge	r1, [r4, #0]
 8006c94:	b90d      	cbnz	r5, 8006c9a <_printf_i+0x11a>
 8006c96:	2e00      	cmp	r6, #0
 8006c98:	d04d      	beq.n	8006d36 <_printf_i+0x1b6>
 8006c9a:	4616      	mov	r6, r2
 8006c9c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006ca0:	fb03 5711 	mls	r7, r3, r1, r5
 8006ca4:	5dc7      	ldrb	r7, [r0, r7]
 8006ca6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006caa:	462f      	mov	r7, r5
 8006cac:	42bb      	cmp	r3, r7
 8006cae:	460d      	mov	r5, r1
 8006cb0:	d9f4      	bls.n	8006c9c <_printf_i+0x11c>
 8006cb2:	2b08      	cmp	r3, #8
 8006cb4:	d10b      	bne.n	8006cce <_printf_i+0x14e>
 8006cb6:	6823      	ldr	r3, [r4, #0]
 8006cb8:	07df      	lsls	r7, r3, #31
 8006cba:	d508      	bpl.n	8006cce <_printf_i+0x14e>
 8006cbc:	6923      	ldr	r3, [r4, #16]
 8006cbe:	6861      	ldr	r1, [r4, #4]
 8006cc0:	4299      	cmp	r1, r3
 8006cc2:	bfde      	ittt	le
 8006cc4:	2330      	movle	r3, #48	; 0x30
 8006cc6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006cca:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006cce:	1b92      	subs	r2, r2, r6
 8006cd0:	6122      	str	r2, [r4, #16]
 8006cd2:	464b      	mov	r3, r9
 8006cd4:	4621      	mov	r1, r4
 8006cd6:	4640      	mov	r0, r8
 8006cd8:	f8cd a000 	str.w	sl, [sp]
 8006cdc:	aa03      	add	r2, sp, #12
 8006cde:	f7ff fedf 	bl	8006aa0 <_printf_common>
 8006ce2:	3001      	adds	r0, #1
 8006ce4:	d14c      	bne.n	8006d80 <_printf_i+0x200>
 8006ce6:	f04f 30ff 	mov.w	r0, #4294967295
 8006cea:	b004      	add	sp, #16
 8006cec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cf0:	4834      	ldr	r0, [pc, #208]	; (8006dc4 <_printf_i+0x244>)
 8006cf2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006cf6:	680e      	ldr	r6, [r1, #0]
 8006cf8:	6823      	ldr	r3, [r4, #0]
 8006cfa:	f856 5b04 	ldr.w	r5, [r6], #4
 8006cfe:	061f      	lsls	r7, r3, #24
 8006d00:	600e      	str	r6, [r1, #0]
 8006d02:	d514      	bpl.n	8006d2e <_printf_i+0x1ae>
 8006d04:	07d9      	lsls	r1, r3, #31
 8006d06:	bf44      	itt	mi
 8006d08:	f043 0320 	orrmi.w	r3, r3, #32
 8006d0c:	6023      	strmi	r3, [r4, #0]
 8006d0e:	b91d      	cbnz	r5, 8006d18 <_printf_i+0x198>
 8006d10:	6823      	ldr	r3, [r4, #0]
 8006d12:	f023 0320 	bic.w	r3, r3, #32
 8006d16:	6023      	str	r3, [r4, #0]
 8006d18:	2310      	movs	r3, #16
 8006d1a:	e7af      	b.n	8006c7c <_printf_i+0xfc>
 8006d1c:	6823      	ldr	r3, [r4, #0]
 8006d1e:	f043 0320 	orr.w	r3, r3, #32
 8006d22:	6023      	str	r3, [r4, #0]
 8006d24:	2378      	movs	r3, #120	; 0x78
 8006d26:	4828      	ldr	r0, [pc, #160]	; (8006dc8 <_printf_i+0x248>)
 8006d28:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006d2c:	e7e3      	b.n	8006cf6 <_printf_i+0x176>
 8006d2e:	065e      	lsls	r6, r3, #25
 8006d30:	bf48      	it	mi
 8006d32:	b2ad      	uxthmi	r5, r5
 8006d34:	e7e6      	b.n	8006d04 <_printf_i+0x184>
 8006d36:	4616      	mov	r6, r2
 8006d38:	e7bb      	b.n	8006cb2 <_printf_i+0x132>
 8006d3a:	680b      	ldr	r3, [r1, #0]
 8006d3c:	6826      	ldr	r6, [r4, #0]
 8006d3e:	1d1d      	adds	r5, r3, #4
 8006d40:	6960      	ldr	r0, [r4, #20]
 8006d42:	600d      	str	r5, [r1, #0]
 8006d44:	0635      	lsls	r5, r6, #24
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	d501      	bpl.n	8006d4e <_printf_i+0x1ce>
 8006d4a:	6018      	str	r0, [r3, #0]
 8006d4c:	e002      	b.n	8006d54 <_printf_i+0x1d4>
 8006d4e:	0671      	lsls	r1, r6, #25
 8006d50:	d5fb      	bpl.n	8006d4a <_printf_i+0x1ca>
 8006d52:	8018      	strh	r0, [r3, #0]
 8006d54:	2300      	movs	r3, #0
 8006d56:	4616      	mov	r6, r2
 8006d58:	6123      	str	r3, [r4, #16]
 8006d5a:	e7ba      	b.n	8006cd2 <_printf_i+0x152>
 8006d5c:	680b      	ldr	r3, [r1, #0]
 8006d5e:	1d1a      	adds	r2, r3, #4
 8006d60:	600a      	str	r2, [r1, #0]
 8006d62:	681e      	ldr	r6, [r3, #0]
 8006d64:	2100      	movs	r1, #0
 8006d66:	4630      	mov	r0, r6
 8006d68:	6862      	ldr	r2, [r4, #4]
 8006d6a:	f000 fef3 	bl	8007b54 <memchr>
 8006d6e:	b108      	cbz	r0, 8006d74 <_printf_i+0x1f4>
 8006d70:	1b80      	subs	r0, r0, r6
 8006d72:	6060      	str	r0, [r4, #4]
 8006d74:	6863      	ldr	r3, [r4, #4]
 8006d76:	6123      	str	r3, [r4, #16]
 8006d78:	2300      	movs	r3, #0
 8006d7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d7e:	e7a8      	b.n	8006cd2 <_printf_i+0x152>
 8006d80:	4632      	mov	r2, r6
 8006d82:	4649      	mov	r1, r9
 8006d84:	4640      	mov	r0, r8
 8006d86:	6923      	ldr	r3, [r4, #16]
 8006d88:	47d0      	blx	sl
 8006d8a:	3001      	adds	r0, #1
 8006d8c:	d0ab      	beq.n	8006ce6 <_printf_i+0x166>
 8006d8e:	6823      	ldr	r3, [r4, #0]
 8006d90:	079b      	lsls	r3, r3, #30
 8006d92:	d413      	bmi.n	8006dbc <_printf_i+0x23c>
 8006d94:	68e0      	ldr	r0, [r4, #12]
 8006d96:	9b03      	ldr	r3, [sp, #12]
 8006d98:	4298      	cmp	r0, r3
 8006d9a:	bfb8      	it	lt
 8006d9c:	4618      	movlt	r0, r3
 8006d9e:	e7a4      	b.n	8006cea <_printf_i+0x16a>
 8006da0:	2301      	movs	r3, #1
 8006da2:	4632      	mov	r2, r6
 8006da4:	4649      	mov	r1, r9
 8006da6:	4640      	mov	r0, r8
 8006da8:	47d0      	blx	sl
 8006daa:	3001      	adds	r0, #1
 8006dac:	d09b      	beq.n	8006ce6 <_printf_i+0x166>
 8006dae:	3501      	adds	r5, #1
 8006db0:	68e3      	ldr	r3, [r4, #12]
 8006db2:	9903      	ldr	r1, [sp, #12]
 8006db4:	1a5b      	subs	r3, r3, r1
 8006db6:	42ab      	cmp	r3, r5
 8006db8:	dcf2      	bgt.n	8006da0 <_printf_i+0x220>
 8006dba:	e7eb      	b.n	8006d94 <_printf_i+0x214>
 8006dbc:	2500      	movs	r5, #0
 8006dbe:	f104 0619 	add.w	r6, r4, #25
 8006dc2:	e7f5      	b.n	8006db0 <_printf_i+0x230>
 8006dc4:	0800940a 	.word	0x0800940a
 8006dc8:	0800941b 	.word	0x0800941b

08006dcc <_vsniprintf_r>:
 8006dcc:	b530      	push	{r4, r5, lr}
 8006dce:	1e14      	subs	r4, r2, #0
 8006dd0:	4605      	mov	r5, r0
 8006dd2:	b09b      	sub	sp, #108	; 0x6c
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	da05      	bge.n	8006de4 <_vsniprintf_r+0x18>
 8006dd8:	238b      	movs	r3, #139	; 0x8b
 8006dda:	f04f 30ff 	mov.w	r0, #4294967295
 8006dde:	602b      	str	r3, [r5, #0]
 8006de0:	b01b      	add	sp, #108	; 0x6c
 8006de2:	bd30      	pop	{r4, r5, pc}
 8006de4:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006de8:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006dec:	bf0c      	ite	eq
 8006dee:	4623      	moveq	r3, r4
 8006df0:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006df4:	9302      	str	r3, [sp, #8]
 8006df6:	9305      	str	r3, [sp, #20]
 8006df8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006dfc:	4602      	mov	r2, r0
 8006dfe:	9100      	str	r1, [sp, #0]
 8006e00:	9104      	str	r1, [sp, #16]
 8006e02:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006e06:	4669      	mov	r1, sp
 8006e08:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006e0a:	4628      	mov	r0, r5
 8006e0c:	f001 fb50 	bl	80084b0 <_svfiprintf_r>
 8006e10:	1c43      	adds	r3, r0, #1
 8006e12:	bfbc      	itt	lt
 8006e14:	238b      	movlt	r3, #139	; 0x8b
 8006e16:	602b      	strlt	r3, [r5, #0]
 8006e18:	2c00      	cmp	r4, #0
 8006e1a:	d0e1      	beq.n	8006de0 <_vsniprintf_r+0x14>
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	9b00      	ldr	r3, [sp, #0]
 8006e20:	701a      	strb	r2, [r3, #0]
 8006e22:	e7dd      	b.n	8006de0 <_vsniprintf_r+0x14>

08006e24 <vsniprintf>:
 8006e24:	b507      	push	{r0, r1, r2, lr}
 8006e26:	9300      	str	r3, [sp, #0]
 8006e28:	4613      	mov	r3, r2
 8006e2a:	460a      	mov	r2, r1
 8006e2c:	4601      	mov	r1, r0
 8006e2e:	4803      	ldr	r0, [pc, #12]	; (8006e3c <vsniprintf+0x18>)
 8006e30:	6800      	ldr	r0, [r0, #0]
 8006e32:	f7ff ffcb 	bl	8006dcc <_vsniprintf_r>
 8006e36:	b003      	add	sp, #12
 8006e38:	f85d fb04 	ldr.w	pc, [sp], #4
 8006e3c:	2000003c 	.word	0x2000003c

08006e40 <quorem>:
 8006e40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e44:	6903      	ldr	r3, [r0, #16]
 8006e46:	690c      	ldr	r4, [r1, #16]
 8006e48:	4607      	mov	r7, r0
 8006e4a:	42a3      	cmp	r3, r4
 8006e4c:	f2c0 8083 	blt.w	8006f56 <quorem+0x116>
 8006e50:	3c01      	subs	r4, #1
 8006e52:	f100 0514 	add.w	r5, r0, #20
 8006e56:	f101 0814 	add.w	r8, r1, #20
 8006e5a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006e5e:	9301      	str	r3, [sp, #4]
 8006e60:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006e64:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006e68:	3301      	adds	r3, #1
 8006e6a:	429a      	cmp	r2, r3
 8006e6c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006e70:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006e74:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006e78:	d332      	bcc.n	8006ee0 <quorem+0xa0>
 8006e7a:	f04f 0e00 	mov.w	lr, #0
 8006e7e:	4640      	mov	r0, r8
 8006e80:	46ac      	mov	ip, r5
 8006e82:	46f2      	mov	sl, lr
 8006e84:	f850 2b04 	ldr.w	r2, [r0], #4
 8006e88:	b293      	uxth	r3, r2
 8006e8a:	fb06 e303 	mla	r3, r6, r3, lr
 8006e8e:	0c12      	lsrs	r2, r2, #16
 8006e90:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006e94:	fb06 e202 	mla	r2, r6, r2, lr
 8006e98:	b29b      	uxth	r3, r3
 8006e9a:	ebaa 0303 	sub.w	r3, sl, r3
 8006e9e:	f8dc a000 	ldr.w	sl, [ip]
 8006ea2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006ea6:	fa1f fa8a 	uxth.w	sl, sl
 8006eaa:	4453      	add	r3, sl
 8006eac:	fa1f fa82 	uxth.w	sl, r2
 8006eb0:	f8dc 2000 	ldr.w	r2, [ip]
 8006eb4:	4581      	cmp	r9, r0
 8006eb6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8006eba:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006ebe:	b29b      	uxth	r3, r3
 8006ec0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ec4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006ec8:	f84c 3b04 	str.w	r3, [ip], #4
 8006ecc:	d2da      	bcs.n	8006e84 <quorem+0x44>
 8006ece:	f855 300b 	ldr.w	r3, [r5, fp]
 8006ed2:	b92b      	cbnz	r3, 8006ee0 <quorem+0xa0>
 8006ed4:	9b01      	ldr	r3, [sp, #4]
 8006ed6:	3b04      	subs	r3, #4
 8006ed8:	429d      	cmp	r5, r3
 8006eda:	461a      	mov	r2, r3
 8006edc:	d32f      	bcc.n	8006f3e <quorem+0xfe>
 8006ede:	613c      	str	r4, [r7, #16]
 8006ee0:	4638      	mov	r0, r7
 8006ee2:	f001 f8cd 	bl	8008080 <__mcmp>
 8006ee6:	2800      	cmp	r0, #0
 8006ee8:	db25      	blt.n	8006f36 <quorem+0xf6>
 8006eea:	4628      	mov	r0, r5
 8006eec:	f04f 0c00 	mov.w	ip, #0
 8006ef0:	3601      	adds	r6, #1
 8006ef2:	f858 1b04 	ldr.w	r1, [r8], #4
 8006ef6:	f8d0 e000 	ldr.w	lr, [r0]
 8006efa:	b28b      	uxth	r3, r1
 8006efc:	ebac 0303 	sub.w	r3, ip, r3
 8006f00:	fa1f f28e 	uxth.w	r2, lr
 8006f04:	4413      	add	r3, r2
 8006f06:	0c0a      	lsrs	r2, r1, #16
 8006f08:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006f0c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006f10:	b29b      	uxth	r3, r3
 8006f12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f16:	45c1      	cmp	r9, r8
 8006f18:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006f1c:	f840 3b04 	str.w	r3, [r0], #4
 8006f20:	d2e7      	bcs.n	8006ef2 <quorem+0xb2>
 8006f22:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006f26:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006f2a:	b922      	cbnz	r2, 8006f36 <quorem+0xf6>
 8006f2c:	3b04      	subs	r3, #4
 8006f2e:	429d      	cmp	r5, r3
 8006f30:	461a      	mov	r2, r3
 8006f32:	d30a      	bcc.n	8006f4a <quorem+0x10a>
 8006f34:	613c      	str	r4, [r7, #16]
 8006f36:	4630      	mov	r0, r6
 8006f38:	b003      	add	sp, #12
 8006f3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f3e:	6812      	ldr	r2, [r2, #0]
 8006f40:	3b04      	subs	r3, #4
 8006f42:	2a00      	cmp	r2, #0
 8006f44:	d1cb      	bne.n	8006ede <quorem+0x9e>
 8006f46:	3c01      	subs	r4, #1
 8006f48:	e7c6      	b.n	8006ed8 <quorem+0x98>
 8006f4a:	6812      	ldr	r2, [r2, #0]
 8006f4c:	3b04      	subs	r3, #4
 8006f4e:	2a00      	cmp	r2, #0
 8006f50:	d1f0      	bne.n	8006f34 <quorem+0xf4>
 8006f52:	3c01      	subs	r4, #1
 8006f54:	e7eb      	b.n	8006f2e <quorem+0xee>
 8006f56:	2000      	movs	r0, #0
 8006f58:	e7ee      	b.n	8006f38 <quorem+0xf8>
 8006f5a:	0000      	movs	r0, r0
 8006f5c:	0000      	movs	r0, r0
	...

08006f60 <_dtoa_r>:
 8006f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f64:	4616      	mov	r6, r2
 8006f66:	461f      	mov	r7, r3
 8006f68:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006f6a:	b099      	sub	sp, #100	; 0x64
 8006f6c:	4605      	mov	r5, r0
 8006f6e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006f72:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006f76:	b974      	cbnz	r4, 8006f96 <_dtoa_r+0x36>
 8006f78:	2010      	movs	r0, #16
 8006f7a:	f000 fde3 	bl	8007b44 <malloc>
 8006f7e:	4602      	mov	r2, r0
 8006f80:	6268      	str	r0, [r5, #36]	; 0x24
 8006f82:	b920      	cbnz	r0, 8006f8e <_dtoa_r+0x2e>
 8006f84:	21ea      	movs	r1, #234	; 0xea
 8006f86:	4bae      	ldr	r3, [pc, #696]	; (8007240 <_dtoa_r+0x2e0>)
 8006f88:	48ae      	ldr	r0, [pc, #696]	; (8007244 <_dtoa_r+0x2e4>)
 8006f8a:	f001 fba1 	bl	80086d0 <__assert_func>
 8006f8e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006f92:	6004      	str	r4, [r0, #0]
 8006f94:	60c4      	str	r4, [r0, #12]
 8006f96:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006f98:	6819      	ldr	r1, [r3, #0]
 8006f9a:	b151      	cbz	r1, 8006fb2 <_dtoa_r+0x52>
 8006f9c:	685a      	ldr	r2, [r3, #4]
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	4093      	lsls	r3, r2
 8006fa2:	604a      	str	r2, [r1, #4]
 8006fa4:	608b      	str	r3, [r1, #8]
 8006fa6:	4628      	mov	r0, r5
 8006fa8:	f000 fe30 	bl	8007c0c <_Bfree>
 8006fac:	2200      	movs	r2, #0
 8006fae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006fb0:	601a      	str	r2, [r3, #0]
 8006fb2:	1e3b      	subs	r3, r7, #0
 8006fb4:	bfaf      	iteee	ge
 8006fb6:	2300      	movge	r3, #0
 8006fb8:	2201      	movlt	r2, #1
 8006fba:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006fbe:	9305      	strlt	r3, [sp, #20]
 8006fc0:	bfa8      	it	ge
 8006fc2:	f8c8 3000 	strge.w	r3, [r8]
 8006fc6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006fca:	4b9f      	ldr	r3, [pc, #636]	; (8007248 <_dtoa_r+0x2e8>)
 8006fcc:	bfb8      	it	lt
 8006fce:	f8c8 2000 	strlt.w	r2, [r8]
 8006fd2:	ea33 0309 	bics.w	r3, r3, r9
 8006fd6:	d119      	bne.n	800700c <_dtoa_r+0xac>
 8006fd8:	f242 730f 	movw	r3, #9999	; 0x270f
 8006fdc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006fde:	6013      	str	r3, [r2, #0]
 8006fe0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006fe4:	4333      	orrs	r3, r6
 8006fe6:	f000 8580 	beq.w	8007aea <_dtoa_r+0xb8a>
 8006fea:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006fec:	b953      	cbnz	r3, 8007004 <_dtoa_r+0xa4>
 8006fee:	4b97      	ldr	r3, [pc, #604]	; (800724c <_dtoa_r+0x2ec>)
 8006ff0:	e022      	b.n	8007038 <_dtoa_r+0xd8>
 8006ff2:	4b97      	ldr	r3, [pc, #604]	; (8007250 <_dtoa_r+0x2f0>)
 8006ff4:	9308      	str	r3, [sp, #32]
 8006ff6:	3308      	adds	r3, #8
 8006ff8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006ffa:	6013      	str	r3, [r2, #0]
 8006ffc:	9808      	ldr	r0, [sp, #32]
 8006ffe:	b019      	add	sp, #100	; 0x64
 8007000:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007004:	4b91      	ldr	r3, [pc, #580]	; (800724c <_dtoa_r+0x2ec>)
 8007006:	9308      	str	r3, [sp, #32]
 8007008:	3303      	adds	r3, #3
 800700a:	e7f5      	b.n	8006ff8 <_dtoa_r+0x98>
 800700c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007010:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8007014:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007018:	2200      	movs	r2, #0
 800701a:	2300      	movs	r3, #0
 800701c:	f7f9 fd30 	bl	8000a80 <__aeabi_dcmpeq>
 8007020:	4680      	mov	r8, r0
 8007022:	b158      	cbz	r0, 800703c <_dtoa_r+0xdc>
 8007024:	2301      	movs	r3, #1
 8007026:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007028:	6013      	str	r3, [r2, #0]
 800702a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800702c:	2b00      	cmp	r3, #0
 800702e:	f000 8559 	beq.w	8007ae4 <_dtoa_r+0xb84>
 8007032:	4888      	ldr	r0, [pc, #544]	; (8007254 <_dtoa_r+0x2f4>)
 8007034:	6018      	str	r0, [r3, #0]
 8007036:	1e43      	subs	r3, r0, #1
 8007038:	9308      	str	r3, [sp, #32]
 800703a:	e7df      	b.n	8006ffc <_dtoa_r+0x9c>
 800703c:	ab16      	add	r3, sp, #88	; 0x58
 800703e:	9301      	str	r3, [sp, #4]
 8007040:	ab17      	add	r3, sp, #92	; 0x5c
 8007042:	9300      	str	r3, [sp, #0]
 8007044:	4628      	mov	r0, r5
 8007046:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800704a:	f001 f8c5 	bl	80081d8 <__d2b>
 800704e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007052:	4682      	mov	sl, r0
 8007054:	2c00      	cmp	r4, #0
 8007056:	d07e      	beq.n	8007156 <_dtoa_r+0x1f6>
 8007058:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800705c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800705e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8007062:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007066:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800706a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800706e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8007072:	2200      	movs	r2, #0
 8007074:	4b78      	ldr	r3, [pc, #480]	; (8007258 <_dtoa_r+0x2f8>)
 8007076:	f7f9 f8e3 	bl	8000240 <__aeabi_dsub>
 800707a:	a36b      	add	r3, pc, #428	; (adr r3, 8007228 <_dtoa_r+0x2c8>)
 800707c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007080:	f7f9 fa96 	bl	80005b0 <__aeabi_dmul>
 8007084:	a36a      	add	r3, pc, #424	; (adr r3, 8007230 <_dtoa_r+0x2d0>)
 8007086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800708a:	f7f9 f8db 	bl	8000244 <__adddf3>
 800708e:	4606      	mov	r6, r0
 8007090:	4620      	mov	r0, r4
 8007092:	460f      	mov	r7, r1
 8007094:	f7f9 fa22 	bl	80004dc <__aeabi_i2d>
 8007098:	a367      	add	r3, pc, #412	; (adr r3, 8007238 <_dtoa_r+0x2d8>)
 800709a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800709e:	f7f9 fa87 	bl	80005b0 <__aeabi_dmul>
 80070a2:	4602      	mov	r2, r0
 80070a4:	460b      	mov	r3, r1
 80070a6:	4630      	mov	r0, r6
 80070a8:	4639      	mov	r1, r7
 80070aa:	f7f9 f8cb 	bl	8000244 <__adddf3>
 80070ae:	4606      	mov	r6, r0
 80070b0:	460f      	mov	r7, r1
 80070b2:	f7f9 fd2d 	bl	8000b10 <__aeabi_d2iz>
 80070b6:	2200      	movs	r2, #0
 80070b8:	4681      	mov	r9, r0
 80070ba:	2300      	movs	r3, #0
 80070bc:	4630      	mov	r0, r6
 80070be:	4639      	mov	r1, r7
 80070c0:	f7f9 fce8 	bl	8000a94 <__aeabi_dcmplt>
 80070c4:	b148      	cbz	r0, 80070da <_dtoa_r+0x17a>
 80070c6:	4648      	mov	r0, r9
 80070c8:	f7f9 fa08 	bl	80004dc <__aeabi_i2d>
 80070cc:	4632      	mov	r2, r6
 80070ce:	463b      	mov	r3, r7
 80070d0:	f7f9 fcd6 	bl	8000a80 <__aeabi_dcmpeq>
 80070d4:	b908      	cbnz	r0, 80070da <_dtoa_r+0x17a>
 80070d6:	f109 39ff 	add.w	r9, r9, #4294967295
 80070da:	f1b9 0f16 	cmp.w	r9, #22
 80070de:	d857      	bhi.n	8007190 <_dtoa_r+0x230>
 80070e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80070e4:	4b5d      	ldr	r3, [pc, #372]	; (800725c <_dtoa_r+0x2fc>)
 80070e6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80070ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ee:	f7f9 fcd1 	bl	8000a94 <__aeabi_dcmplt>
 80070f2:	2800      	cmp	r0, #0
 80070f4:	d04e      	beq.n	8007194 <_dtoa_r+0x234>
 80070f6:	2300      	movs	r3, #0
 80070f8:	f109 39ff 	add.w	r9, r9, #4294967295
 80070fc:	930f      	str	r3, [sp, #60]	; 0x3c
 80070fe:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007100:	1b1c      	subs	r4, r3, r4
 8007102:	1e63      	subs	r3, r4, #1
 8007104:	9309      	str	r3, [sp, #36]	; 0x24
 8007106:	bf49      	itett	mi
 8007108:	f1c4 0301 	rsbmi	r3, r4, #1
 800710c:	2300      	movpl	r3, #0
 800710e:	9306      	strmi	r3, [sp, #24]
 8007110:	2300      	movmi	r3, #0
 8007112:	bf54      	ite	pl
 8007114:	9306      	strpl	r3, [sp, #24]
 8007116:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007118:	f1b9 0f00 	cmp.w	r9, #0
 800711c:	db3c      	blt.n	8007198 <_dtoa_r+0x238>
 800711e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007120:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007124:	444b      	add	r3, r9
 8007126:	9309      	str	r3, [sp, #36]	; 0x24
 8007128:	2300      	movs	r3, #0
 800712a:	930a      	str	r3, [sp, #40]	; 0x28
 800712c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800712e:	2b09      	cmp	r3, #9
 8007130:	d86c      	bhi.n	800720c <_dtoa_r+0x2ac>
 8007132:	2b05      	cmp	r3, #5
 8007134:	bfc4      	itt	gt
 8007136:	3b04      	subgt	r3, #4
 8007138:	9322      	strgt	r3, [sp, #136]	; 0x88
 800713a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800713c:	bfc8      	it	gt
 800713e:	2400      	movgt	r4, #0
 8007140:	f1a3 0302 	sub.w	r3, r3, #2
 8007144:	bfd8      	it	le
 8007146:	2401      	movle	r4, #1
 8007148:	2b03      	cmp	r3, #3
 800714a:	f200 808b 	bhi.w	8007264 <_dtoa_r+0x304>
 800714e:	e8df f003 	tbb	[pc, r3]
 8007152:	4f2d      	.short	0x4f2d
 8007154:	5b4d      	.short	0x5b4d
 8007156:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800715a:	441c      	add	r4, r3
 800715c:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8007160:	2b20      	cmp	r3, #32
 8007162:	bfc3      	ittte	gt
 8007164:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007168:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800716c:	fa09 f303 	lslgt.w	r3, r9, r3
 8007170:	f1c3 0320 	rsble	r3, r3, #32
 8007174:	bfc6      	itte	gt
 8007176:	fa26 f000 	lsrgt.w	r0, r6, r0
 800717a:	4318      	orrgt	r0, r3
 800717c:	fa06 f003 	lslle.w	r0, r6, r3
 8007180:	f7f9 f99c 	bl	80004bc <__aeabi_ui2d>
 8007184:	2301      	movs	r3, #1
 8007186:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800718a:	3c01      	subs	r4, #1
 800718c:	9313      	str	r3, [sp, #76]	; 0x4c
 800718e:	e770      	b.n	8007072 <_dtoa_r+0x112>
 8007190:	2301      	movs	r3, #1
 8007192:	e7b3      	b.n	80070fc <_dtoa_r+0x19c>
 8007194:	900f      	str	r0, [sp, #60]	; 0x3c
 8007196:	e7b2      	b.n	80070fe <_dtoa_r+0x19e>
 8007198:	9b06      	ldr	r3, [sp, #24]
 800719a:	eba3 0309 	sub.w	r3, r3, r9
 800719e:	9306      	str	r3, [sp, #24]
 80071a0:	f1c9 0300 	rsb	r3, r9, #0
 80071a4:	930a      	str	r3, [sp, #40]	; 0x28
 80071a6:	2300      	movs	r3, #0
 80071a8:	930e      	str	r3, [sp, #56]	; 0x38
 80071aa:	e7bf      	b.n	800712c <_dtoa_r+0x1cc>
 80071ac:	2300      	movs	r3, #0
 80071ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80071b0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	dc59      	bgt.n	800726a <_dtoa_r+0x30a>
 80071b6:	f04f 0b01 	mov.w	fp, #1
 80071ba:	465b      	mov	r3, fp
 80071bc:	f8cd b008 	str.w	fp, [sp, #8]
 80071c0:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 80071c4:	2200      	movs	r2, #0
 80071c6:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80071c8:	6042      	str	r2, [r0, #4]
 80071ca:	2204      	movs	r2, #4
 80071cc:	f102 0614 	add.w	r6, r2, #20
 80071d0:	429e      	cmp	r6, r3
 80071d2:	6841      	ldr	r1, [r0, #4]
 80071d4:	d94f      	bls.n	8007276 <_dtoa_r+0x316>
 80071d6:	4628      	mov	r0, r5
 80071d8:	f000 fcd8 	bl	8007b8c <_Balloc>
 80071dc:	9008      	str	r0, [sp, #32]
 80071de:	2800      	cmp	r0, #0
 80071e0:	d14d      	bne.n	800727e <_dtoa_r+0x31e>
 80071e2:	4602      	mov	r2, r0
 80071e4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80071e8:	4b1d      	ldr	r3, [pc, #116]	; (8007260 <_dtoa_r+0x300>)
 80071ea:	e6cd      	b.n	8006f88 <_dtoa_r+0x28>
 80071ec:	2301      	movs	r3, #1
 80071ee:	e7de      	b.n	80071ae <_dtoa_r+0x24e>
 80071f0:	2300      	movs	r3, #0
 80071f2:	930b      	str	r3, [sp, #44]	; 0x2c
 80071f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80071f6:	eb09 0b03 	add.w	fp, r9, r3
 80071fa:	f10b 0301 	add.w	r3, fp, #1
 80071fe:	2b01      	cmp	r3, #1
 8007200:	9302      	str	r3, [sp, #8]
 8007202:	bfb8      	it	lt
 8007204:	2301      	movlt	r3, #1
 8007206:	e7dd      	b.n	80071c4 <_dtoa_r+0x264>
 8007208:	2301      	movs	r3, #1
 800720a:	e7f2      	b.n	80071f2 <_dtoa_r+0x292>
 800720c:	2401      	movs	r4, #1
 800720e:	2300      	movs	r3, #0
 8007210:	940b      	str	r4, [sp, #44]	; 0x2c
 8007212:	9322      	str	r3, [sp, #136]	; 0x88
 8007214:	f04f 3bff 	mov.w	fp, #4294967295
 8007218:	2200      	movs	r2, #0
 800721a:	2312      	movs	r3, #18
 800721c:	f8cd b008 	str.w	fp, [sp, #8]
 8007220:	9223      	str	r2, [sp, #140]	; 0x8c
 8007222:	e7cf      	b.n	80071c4 <_dtoa_r+0x264>
 8007224:	f3af 8000 	nop.w
 8007228:	636f4361 	.word	0x636f4361
 800722c:	3fd287a7 	.word	0x3fd287a7
 8007230:	8b60c8b3 	.word	0x8b60c8b3
 8007234:	3fc68a28 	.word	0x3fc68a28
 8007238:	509f79fb 	.word	0x509f79fb
 800723c:	3fd34413 	.word	0x3fd34413
 8007240:	08009439 	.word	0x08009439
 8007244:	08009450 	.word	0x08009450
 8007248:	7ff00000 	.word	0x7ff00000
 800724c:	08009435 	.word	0x08009435
 8007250:	0800942c 	.word	0x0800942c
 8007254:	08009409 	.word	0x08009409
 8007258:	3ff80000 	.word	0x3ff80000
 800725c:	08009548 	.word	0x08009548
 8007260:	080094af 	.word	0x080094af
 8007264:	2301      	movs	r3, #1
 8007266:	930b      	str	r3, [sp, #44]	; 0x2c
 8007268:	e7d4      	b.n	8007214 <_dtoa_r+0x2b4>
 800726a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800726e:	465b      	mov	r3, fp
 8007270:	f8cd b008 	str.w	fp, [sp, #8]
 8007274:	e7a6      	b.n	80071c4 <_dtoa_r+0x264>
 8007276:	3101      	adds	r1, #1
 8007278:	6041      	str	r1, [r0, #4]
 800727a:	0052      	lsls	r2, r2, #1
 800727c:	e7a6      	b.n	80071cc <_dtoa_r+0x26c>
 800727e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007280:	9a08      	ldr	r2, [sp, #32]
 8007282:	601a      	str	r2, [r3, #0]
 8007284:	9b02      	ldr	r3, [sp, #8]
 8007286:	2b0e      	cmp	r3, #14
 8007288:	f200 80a8 	bhi.w	80073dc <_dtoa_r+0x47c>
 800728c:	2c00      	cmp	r4, #0
 800728e:	f000 80a5 	beq.w	80073dc <_dtoa_r+0x47c>
 8007292:	f1b9 0f00 	cmp.w	r9, #0
 8007296:	dd34      	ble.n	8007302 <_dtoa_r+0x3a2>
 8007298:	4a9a      	ldr	r2, [pc, #616]	; (8007504 <_dtoa_r+0x5a4>)
 800729a:	f009 030f 	and.w	r3, r9, #15
 800729e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80072a2:	f419 7f80 	tst.w	r9, #256	; 0x100
 80072a6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80072aa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80072ae:	ea4f 1429 	mov.w	r4, r9, asr #4
 80072b2:	d016      	beq.n	80072e2 <_dtoa_r+0x382>
 80072b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80072b8:	4b93      	ldr	r3, [pc, #588]	; (8007508 <_dtoa_r+0x5a8>)
 80072ba:	2703      	movs	r7, #3
 80072bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80072c0:	f7f9 faa0 	bl	8000804 <__aeabi_ddiv>
 80072c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80072c8:	f004 040f 	and.w	r4, r4, #15
 80072cc:	4e8e      	ldr	r6, [pc, #568]	; (8007508 <_dtoa_r+0x5a8>)
 80072ce:	b954      	cbnz	r4, 80072e6 <_dtoa_r+0x386>
 80072d0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80072d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80072d8:	f7f9 fa94 	bl	8000804 <__aeabi_ddiv>
 80072dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80072e0:	e029      	b.n	8007336 <_dtoa_r+0x3d6>
 80072e2:	2702      	movs	r7, #2
 80072e4:	e7f2      	b.n	80072cc <_dtoa_r+0x36c>
 80072e6:	07e1      	lsls	r1, r4, #31
 80072e8:	d508      	bpl.n	80072fc <_dtoa_r+0x39c>
 80072ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80072ee:	e9d6 2300 	ldrd	r2, r3, [r6]
 80072f2:	f7f9 f95d 	bl	80005b0 <__aeabi_dmul>
 80072f6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80072fa:	3701      	adds	r7, #1
 80072fc:	1064      	asrs	r4, r4, #1
 80072fe:	3608      	adds	r6, #8
 8007300:	e7e5      	b.n	80072ce <_dtoa_r+0x36e>
 8007302:	f000 80a5 	beq.w	8007450 <_dtoa_r+0x4f0>
 8007306:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800730a:	f1c9 0400 	rsb	r4, r9, #0
 800730e:	4b7d      	ldr	r3, [pc, #500]	; (8007504 <_dtoa_r+0x5a4>)
 8007310:	f004 020f 	and.w	r2, r4, #15
 8007314:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800731c:	f7f9 f948 	bl	80005b0 <__aeabi_dmul>
 8007320:	2702      	movs	r7, #2
 8007322:	2300      	movs	r3, #0
 8007324:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007328:	4e77      	ldr	r6, [pc, #476]	; (8007508 <_dtoa_r+0x5a8>)
 800732a:	1124      	asrs	r4, r4, #4
 800732c:	2c00      	cmp	r4, #0
 800732e:	f040 8084 	bne.w	800743a <_dtoa_r+0x4da>
 8007332:	2b00      	cmp	r3, #0
 8007334:	d1d2      	bne.n	80072dc <_dtoa_r+0x37c>
 8007336:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007338:	2b00      	cmp	r3, #0
 800733a:	f000 808b 	beq.w	8007454 <_dtoa_r+0x4f4>
 800733e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007342:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007346:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800734a:	2200      	movs	r2, #0
 800734c:	4b6f      	ldr	r3, [pc, #444]	; (800750c <_dtoa_r+0x5ac>)
 800734e:	f7f9 fba1 	bl	8000a94 <__aeabi_dcmplt>
 8007352:	2800      	cmp	r0, #0
 8007354:	d07e      	beq.n	8007454 <_dtoa_r+0x4f4>
 8007356:	9b02      	ldr	r3, [sp, #8]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d07b      	beq.n	8007454 <_dtoa_r+0x4f4>
 800735c:	f1bb 0f00 	cmp.w	fp, #0
 8007360:	dd38      	ble.n	80073d4 <_dtoa_r+0x474>
 8007362:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007366:	2200      	movs	r2, #0
 8007368:	4b69      	ldr	r3, [pc, #420]	; (8007510 <_dtoa_r+0x5b0>)
 800736a:	f7f9 f921 	bl	80005b0 <__aeabi_dmul>
 800736e:	465c      	mov	r4, fp
 8007370:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007374:	f109 38ff 	add.w	r8, r9, #4294967295
 8007378:	3701      	adds	r7, #1
 800737a:	4638      	mov	r0, r7
 800737c:	f7f9 f8ae 	bl	80004dc <__aeabi_i2d>
 8007380:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007384:	f7f9 f914 	bl	80005b0 <__aeabi_dmul>
 8007388:	2200      	movs	r2, #0
 800738a:	4b62      	ldr	r3, [pc, #392]	; (8007514 <_dtoa_r+0x5b4>)
 800738c:	f7f8 ff5a 	bl	8000244 <__adddf3>
 8007390:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007394:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007398:	9611      	str	r6, [sp, #68]	; 0x44
 800739a:	2c00      	cmp	r4, #0
 800739c:	d15d      	bne.n	800745a <_dtoa_r+0x4fa>
 800739e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80073a2:	2200      	movs	r2, #0
 80073a4:	4b5c      	ldr	r3, [pc, #368]	; (8007518 <_dtoa_r+0x5b8>)
 80073a6:	f7f8 ff4b 	bl	8000240 <__aeabi_dsub>
 80073aa:	4602      	mov	r2, r0
 80073ac:	460b      	mov	r3, r1
 80073ae:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80073b2:	4633      	mov	r3, r6
 80073b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80073b6:	f7f9 fb8b 	bl	8000ad0 <__aeabi_dcmpgt>
 80073ba:	2800      	cmp	r0, #0
 80073bc:	f040 829e 	bne.w	80078fc <_dtoa_r+0x99c>
 80073c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80073c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80073c6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80073ca:	f7f9 fb63 	bl	8000a94 <__aeabi_dcmplt>
 80073ce:	2800      	cmp	r0, #0
 80073d0:	f040 8292 	bne.w	80078f8 <_dtoa_r+0x998>
 80073d4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80073d8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80073dc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80073de:	2b00      	cmp	r3, #0
 80073e0:	f2c0 8153 	blt.w	800768a <_dtoa_r+0x72a>
 80073e4:	f1b9 0f0e 	cmp.w	r9, #14
 80073e8:	f300 814f 	bgt.w	800768a <_dtoa_r+0x72a>
 80073ec:	4b45      	ldr	r3, [pc, #276]	; (8007504 <_dtoa_r+0x5a4>)
 80073ee:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80073f2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80073f6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80073fa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	f280 80db 	bge.w	80075b8 <_dtoa_r+0x658>
 8007402:	9b02      	ldr	r3, [sp, #8]
 8007404:	2b00      	cmp	r3, #0
 8007406:	f300 80d7 	bgt.w	80075b8 <_dtoa_r+0x658>
 800740a:	f040 8274 	bne.w	80078f6 <_dtoa_r+0x996>
 800740e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007412:	2200      	movs	r2, #0
 8007414:	4b40      	ldr	r3, [pc, #256]	; (8007518 <_dtoa_r+0x5b8>)
 8007416:	f7f9 f8cb 	bl	80005b0 <__aeabi_dmul>
 800741a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800741e:	f7f9 fb4d 	bl	8000abc <__aeabi_dcmpge>
 8007422:	9c02      	ldr	r4, [sp, #8]
 8007424:	4626      	mov	r6, r4
 8007426:	2800      	cmp	r0, #0
 8007428:	f040 824a 	bne.w	80078c0 <_dtoa_r+0x960>
 800742c:	2331      	movs	r3, #49	; 0x31
 800742e:	9f08      	ldr	r7, [sp, #32]
 8007430:	f109 0901 	add.w	r9, r9, #1
 8007434:	f807 3b01 	strb.w	r3, [r7], #1
 8007438:	e246      	b.n	80078c8 <_dtoa_r+0x968>
 800743a:	07e2      	lsls	r2, r4, #31
 800743c:	d505      	bpl.n	800744a <_dtoa_r+0x4ea>
 800743e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007442:	f7f9 f8b5 	bl	80005b0 <__aeabi_dmul>
 8007446:	2301      	movs	r3, #1
 8007448:	3701      	adds	r7, #1
 800744a:	1064      	asrs	r4, r4, #1
 800744c:	3608      	adds	r6, #8
 800744e:	e76d      	b.n	800732c <_dtoa_r+0x3cc>
 8007450:	2702      	movs	r7, #2
 8007452:	e770      	b.n	8007336 <_dtoa_r+0x3d6>
 8007454:	46c8      	mov	r8, r9
 8007456:	9c02      	ldr	r4, [sp, #8]
 8007458:	e78f      	b.n	800737a <_dtoa_r+0x41a>
 800745a:	9908      	ldr	r1, [sp, #32]
 800745c:	4b29      	ldr	r3, [pc, #164]	; (8007504 <_dtoa_r+0x5a4>)
 800745e:	4421      	add	r1, r4
 8007460:	9112      	str	r1, [sp, #72]	; 0x48
 8007462:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007464:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007468:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800746c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007470:	2900      	cmp	r1, #0
 8007472:	d055      	beq.n	8007520 <_dtoa_r+0x5c0>
 8007474:	2000      	movs	r0, #0
 8007476:	4929      	ldr	r1, [pc, #164]	; (800751c <_dtoa_r+0x5bc>)
 8007478:	f7f9 f9c4 	bl	8000804 <__aeabi_ddiv>
 800747c:	463b      	mov	r3, r7
 800747e:	4632      	mov	r2, r6
 8007480:	f7f8 fede 	bl	8000240 <__aeabi_dsub>
 8007484:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007488:	9f08      	ldr	r7, [sp, #32]
 800748a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800748e:	f7f9 fb3f 	bl	8000b10 <__aeabi_d2iz>
 8007492:	4604      	mov	r4, r0
 8007494:	f7f9 f822 	bl	80004dc <__aeabi_i2d>
 8007498:	4602      	mov	r2, r0
 800749a:	460b      	mov	r3, r1
 800749c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074a0:	f7f8 fece 	bl	8000240 <__aeabi_dsub>
 80074a4:	4602      	mov	r2, r0
 80074a6:	460b      	mov	r3, r1
 80074a8:	3430      	adds	r4, #48	; 0x30
 80074aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80074ae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80074b2:	f807 4b01 	strb.w	r4, [r7], #1
 80074b6:	f7f9 faed 	bl	8000a94 <__aeabi_dcmplt>
 80074ba:	2800      	cmp	r0, #0
 80074bc:	d174      	bne.n	80075a8 <_dtoa_r+0x648>
 80074be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80074c2:	2000      	movs	r0, #0
 80074c4:	4911      	ldr	r1, [pc, #68]	; (800750c <_dtoa_r+0x5ac>)
 80074c6:	f7f8 febb 	bl	8000240 <__aeabi_dsub>
 80074ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80074ce:	f7f9 fae1 	bl	8000a94 <__aeabi_dcmplt>
 80074d2:	2800      	cmp	r0, #0
 80074d4:	f040 80b6 	bne.w	8007644 <_dtoa_r+0x6e4>
 80074d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80074da:	429f      	cmp	r7, r3
 80074dc:	f43f af7a 	beq.w	80073d4 <_dtoa_r+0x474>
 80074e0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80074e4:	2200      	movs	r2, #0
 80074e6:	4b0a      	ldr	r3, [pc, #40]	; (8007510 <_dtoa_r+0x5b0>)
 80074e8:	f7f9 f862 	bl	80005b0 <__aeabi_dmul>
 80074ec:	2200      	movs	r2, #0
 80074ee:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80074f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074f6:	4b06      	ldr	r3, [pc, #24]	; (8007510 <_dtoa_r+0x5b0>)
 80074f8:	f7f9 f85a 	bl	80005b0 <__aeabi_dmul>
 80074fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007500:	e7c3      	b.n	800748a <_dtoa_r+0x52a>
 8007502:	bf00      	nop
 8007504:	08009548 	.word	0x08009548
 8007508:	08009520 	.word	0x08009520
 800750c:	3ff00000 	.word	0x3ff00000
 8007510:	40240000 	.word	0x40240000
 8007514:	401c0000 	.word	0x401c0000
 8007518:	40140000 	.word	0x40140000
 800751c:	3fe00000 	.word	0x3fe00000
 8007520:	4630      	mov	r0, r6
 8007522:	4639      	mov	r1, r7
 8007524:	f7f9 f844 	bl	80005b0 <__aeabi_dmul>
 8007528:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800752a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800752e:	9c08      	ldr	r4, [sp, #32]
 8007530:	9314      	str	r3, [sp, #80]	; 0x50
 8007532:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007536:	f7f9 faeb 	bl	8000b10 <__aeabi_d2iz>
 800753a:	9015      	str	r0, [sp, #84]	; 0x54
 800753c:	f7f8 ffce 	bl	80004dc <__aeabi_i2d>
 8007540:	4602      	mov	r2, r0
 8007542:	460b      	mov	r3, r1
 8007544:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007548:	f7f8 fe7a 	bl	8000240 <__aeabi_dsub>
 800754c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800754e:	4606      	mov	r6, r0
 8007550:	3330      	adds	r3, #48	; 0x30
 8007552:	f804 3b01 	strb.w	r3, [r4], #1
 8007556:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007558:	460f      	mov	r7, r1
 800755a:	429c      	cmp	r4, r3
 800755c:	f04f 0200 	mov.w	r2, #0
 8007560:	d124      	bne.n	80075ac <_dtoa_r+0x64c>
 8007562:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007566:	4bb3      	ldr	r3, [pc, #716]	; (8007834 <_dtoa_r+0x8d4>)
 8007568:	f7f8 fe6c 	bl	8000244 <__adddf3>
 800756c:	4602      	mov	r2, r0
 800756e:	460b      	mov	r3, r1
 8007570:	4630      	mov	r0, r6
 8007572:	4639      	mov	r1, r7
 8007574:	f7f9 faac 	bl	8000ad0 <__aeabi_dcmpgt>
 8007578:	2800      	cmp	r0, #0
 800757a:	d162      	bne.n	8007642 <_dtoa_r+0x6e2>
 800757c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007580:	2000      	movs	r0, #0
 8007582:	49ac      	ldr	r1, [pc, #688]	; (8007834 <_dtoa_r+0x8d4>)
 8007584:	f7f8 fe5c 	bl	8000240 <__aeabi_dsub>
 8007588:	4602      	mov	r2, r0
 800758a:	460b      	mov	r3, r1
 800758c:	4630      	mov	r0, r6
 800758e:	4639      	mov	r1, r7
 8007590:	f7f9 fa80 	bl	8000a94 <__aeabi_dcmplt>
 8007594:	2800      	cmp	r0, #0
 8007596:	f43f af1d 	beq.w	80073d4 <_dtoa_r+0x474>
 800759a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800759c:	1e7b      	subs	r3, r7, #1
 800759e:	9314      	str	r3, [sp, #80]	; 0x50
 80075a0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80075a4:	2b30      	cmp	r3, #48	; 0x30
 80075a6:	d0f8      	beq.n	800759a <_dtoa_r+0x63a>
 80075a8:	46c1      	mov	r9, r8
 80075aa:	e03a      	b.n	8007622 <_dtoa_r+0x6c2>
 80075ac:	4ba2      	ldr	r3, [pc, #648]	; (8007838 <_dtoa_r+0x8d8>)
 80075ae:	f7f8 ffff 	bl	80005b0 <__aeabi_dmul>
 80075b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80075b6:	e7bc      	b.n	8007532 <_dtoa_r+0x5d2>
 80075b8:	9f08      	ldr	r7, [sp, #32]
 80075ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80075be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80075c2:	f7f9 f91f 	bl	8000804 <__aeabi_ddiv>
 80075c6:	f7f9 faa3 	bl	8000b10 <__aeabi_d2iz>
 80075ca:	4604      	mov	r4, r0
 80075cc:	f7f8 ff86 	bl	80004dc <__aeabi_i2d>
 80075d0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80075d4:	f7f8 ffec 	bl	80005b0 <__aeabi_dmul>
 80075d8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80075dc:	460b      	mov	r3, r1
 80075de:	4602      	mov	r2, r0
 80075e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80075e4:	f7f8 fe2c 	bl	8000240 <__aeabi_dsub>
 80075e8:	f807 6b01 	strb.w	r6, [r7], #1
 80075ec:	9e08      	ldr	r6, [sp, #32]
 80075ee:	9b02      	ldr	r3, [sp, #8]
 80075f0:	1bbe      	subs	r6, r7, r6
 80075f2:	42b3      	cmp	r3, r6
 80075f4:	d13a      	bne.n	800766c <_dtoa_r+0x70c>
 80075f6:	4602      	mov	r2, r0
 80075f8:	460b      	mov	r3, r1
 80075fa:	f7f8 fe23 	bl	8000244 <__adddf3>
 80075fe:	4602      	mov	r2, r0
 8007600:	460b      	mov	r3, r1
 8007602:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007606:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800760a:	f7f9 fa61 	bl	8000ad0 <__aeabi_dcmpgt>
 800760e:	bb58      	cbnz	r0, 8007668 <_dtoa_r+0x708>
 8007610:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007614:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007618:	f7f9 fa32 	bl	8000a80 <__aeabi_dcmpeq>
 800761c:	b108      	cbz	r0, 8007622 <_dtoa_r+0x6c2>
 800761e:	07e1      	lsls	r1, r4, #31
 8007620:	d422      	bmi.n	8007668 <_dtoa_r+0x708>
 8007622:	4628      	mov	r0, r5
 8007624:	4651      	mov	r1, sl
 8007626:	f000 faf1 	bl	8007c0c <_Bfree>
 800762a:	2300      	movs	r3, #0
 800762c:	703b      	strb	r3, [r7, #0]
 800762e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007630:	f109 0001 	add.w	r0, r9, #1
 8007634:	6018      	str	r0, [r3, #0]
 8007636:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007638:	2b00      	cmp	r3, #0
 800763a:	f43f acdf 	beq.w	8006ffc <_dtoa_r+0x9c>
 800763e:	601f      	str	r7, [r3, #0]
 8007640:	e4dc      	b.n	8006ffc <_dtoa_r+0x9c>
 8007642:	4627      	mov	r7, r4
 8007644:	463b      	mov	r3, r7
 8007646:	461f      	mov	r7, r3
 8007648:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800764c:	2a39      	cmp	r2, #57	; 0x39
 800764e:	d107      	bne.n	8007660 <_dtoa_r+0x700>
 8007650:	9a08      	ldr	r2, [sp, #32]
 8007652:	429a      	cmp	r2, r3
 8007654:	d1f7      	bne.n	8007646 <_dtoa_r+0x6e6>
 8007656:	2230      	movs	r2, #48	; 0x30
 8007658:	9908      	ldr	r1, [sp, #32]
 800765a:	f108 0801 	add.w	r8, r8, #1
 800765e:	700a      	strb	r2, [r1, #0]
 8007660:	781a      	ldrb	r2, [r3, #0]
 8007662:	3201      	adds	r2, #1
 8007664:	701a      	strb	r2, [r3, #0]
 8007666:	e79f      	b.n	80075a8 <_dtoa_r+0x648>
 8007668:	46c8      	mov	r8, r9
 800766a:	e7eb      	b.n	8007644 <_dtoa_r+0x6e4>
 800766c:	2200      	movs	r2, #0
 800766e:	4b72      	ldr	r3, [pc, #456]	; (8007838 <_dtoa_r+0x8d8>)
 8007670:	f7f8 ff9e 	bl	80005b0 <__aeabi_dmul>
 8007674:	4602      	mov	r2, r0
 8007676:	460b      	mov	r3, r1
 8007678:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800767c:	2200      	movs	r2, #0
 800767e:	2300      	movs	r3, #0
 8007680:	f7f9 f9fe 	bl	8000a80 <__aeabi_dcmpeq>
 8007684:	2800      	cmp	r0, #0
 8007686:	d098      	beq.n	80075ba <_dtoa_r+0x65a>
 8007688:	e7cb      	b.n	8007622 <_dtoa_r+0x6c2>
 800768a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800768c:	2a00      	cmp	r2, #0
 800768e:	f000 80cd 	beq.w	800782c <_dtoa_r+0x8cc>
 8007692:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007694:	2a01      	cmp	r2, #1
 8007696:	f300 80af 	bgt.w	80077f8 <_dtoa_r+0x898>
 800769a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800769c:	2a00      	cmp	r2, #0
 800769e:	f000 80a7 	beq.w	80077f0 <_dtoa_r+0x890>
 80076a2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80076a6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80076a8:	9f06      	ldr	r7, [sp, #24]
 80076aa:	9a06      	ldr	r2, [sp, #24]
 80076ac:	2101      	movs	r1, #1
 80076ae:	441a      	add	r2, r3
 80076b0:	9206      	str	r2, [sp, #24]
 80076b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076b4:	4628      	mov	r0, r5
 80076b6:	441a      	add	r2, r3
 80076b8:	9209      	str	r2, [sp, #36]	; 0x24
 80076ba:	f000 fb61 	bl	8007d80 <__i2b>
 80076be:	4606      	mov	r6, r0
 80076c0:	2f00      	cmp	r7, #0
 80076c2:	dd0c      	ble.n	80076de <_dtoa_r+0x77e>
 80076c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	dd09      	ble.n	80076de <_dtoa_r+0x77e>
 80076ca:	42bb      	cmp	r3, r7
 80076cc:	bfa8      	it	ge
 80076ce:	463b      	movge	r3, r7
 80076d0:	9a06      	ldr	r2, [sp, #24]
 80076d2:	1aff      	subs	r7, r7, r3
 80076d4:	1ad2      	subs	r2, r2, r3
 80076d6:	9206      	str	r2, [sp, #24]
 80076d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076da:	1ad3      	subs	r3, r2, r3
 80076dc:	9309      	str	r3, [sp, #36]	; 0x24
 80076de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076e0:	b1f3      	cbz	r3, 8007720 <_dtoa_r+0x7c0>
 80076e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	f000 80a9 	beq.w	800783c <_dtoa_r+0x8dc>
 80076ea:	2c00      	cmp	r4, #0
 80076ec:	dd10      	ble.n	8007710 <_dtoa_r+0x7b0>
 80076ee:	4631      	mov	r1, r6
 80076f0:	4622      	mov	r2, r4
 80076f2:	4628      	mov	r0, r5
 80076f4:	f000 fbfe 	bl	8007ef4 <__pow5mult>
 80076f8:	4652      	mov	r2, sl
 80076fa:	4601      	mov	r1, r0
 80076fc:	4606      	mov	r6, r0
 80076fe:	4628      	mov	r0, r5
 8007700:	f000 fb54 	bl	8007dac <__multiply>
 8007704:	4680      	mov	r8, r0
 8007706:	4651      	mov	r1, sl
 8007708:	4628      	mov	r0, r5
 800770a:	f000 fa7f 	bl	8007c0c <_Bfree>
 800770e:	46c2      	mov	sl, r8
 8007710:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007712:	1b1a      	subs	r2, r3, r4
 8007714:	d004      	beq.n	8007720 <_dtoa_r+0x7c0>
 8007716:	4651      	mov	r1, sl
 8007718:	4628      	mov	r0, r5
 800771a:	f000 fbeb 	bl	8007ef4 <__pow5mult>
 800771e:	4682      	mov	sl, r0
 8007720:	2101      	movs	r1, #1
 8007722:	4628      	mov	r0, r5
 8007724:	f000 fb2c 	bl	8007d80 <__i2b>
 8007728:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800772a:	4604      	mov	r4, r0
 800772c:	2b00      	cmp	r3, #0
 800772e:	f340 8087 	ble.w	8007840 <_dtoa_r+0x8e0>
 8007732:	461a      	mov	r2, r3
 8007734:	4601      	mov	r1, r0
 8007736:	4628      	mov	r0, r5
 8007738:	f000 fbdc 	bl	8007ef4 <__pow5mult>
 800773c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800773e:	4604      	mov	r4, r0
 8007740:	2b01      	cmp	r3, #1
 8007742:	f340 8080 	ble.w	8007846 <_dtoa_r+0x8e6>
 8007746:	f04f 0800 	mov.w	r8, #0
 800774a:	6923      	ldr	r3, [r4, #16]
 800774c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007750:	6918      	ldr	r0, [r3, #16]
 8007752:	f000 fac7 	bl	8007ce4 <__hi0bits>
 8007756:	f1c0 0020 	rsb	r0, r0, #32
 800775a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800775c:	4418      	add	r0, r3
 800775e:	f010 001f 	ands.w	r0, r0, #31
 8007762:	f000 8092 	beq.w	800788a <_dtoa_r+0x92a>
 8007766:	f1c0 0320 	rsb	r3, r0, #32
 800776a:	2b04      	cmp	r3, #4
 800776c:	f340 808a 	ble.w	8007884 <_dtoa_r+0x924>
 8007770:	f1c0 001c 	rsb	r0, r0, #28
 8007774:	9b06      	ldr	r3, [sp, #24]
 8007776:	4407      	add	r7, r0
 8007778:	4403      	add	r3, r0
 800777a:	9306      	str	r3, [sp, #24]
 800777c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800777e:	4403      	add	r3, r0
 8007780:	9309      	str	r3, [sp, #36]	; 0x24
 8007782:	9b06      	ldr	r3, [sp, #24]
 8007784:	2b00      	cmp	r3, #0
 8007786:	dd05      	ble.n	8007794 <_dtoa_r+0x834>
 8007788:	4651      	mov	r1, sl
 800778a:	461a      	mov	r2, r3
 800778c:	4628      	mov	r0, r5
 800778e:	f000 fc0b 	bl	8007fa8 <__lshift>
 8007792:	4682      	mov	sl, r0
 8007794:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007796:	2b00      	cmp	r3, #0
 8007798:	dd05      	ble.n	80077a6 <_dtoa_r+0x846>
 800779a:	4621      	mov	r1, r4
 800779c:	461a      	mov	r2, r3
 800779e:	4628      	mov	r0, r5
 80077a0:	f000 fc02 	bl	8007fa8 <__lshift>
 80077a4:	4604      	mov	r4, r0
 80077a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d070      	beq.n	800788e <_dtoa_r+0x92e>
 80077ac:	4621      	mov	r1, r4
 80077ae:	4650      	mov	r0, sl
 80077b0:	f000 fc66 	bl	8008080 <__mcmp>
 80077b4:	2800      	cmp	r0, #0
 80077b6:	da6a      	bge.n	800788e <_dtoa_r+0x92e>
 80077b8:	2300      	movs	r3, #0
 80077ba:	4651      	mov	r1, sl
 80077bc:	220a      	movs	r2, #10
 80077be:	4628      	mov	r0, r5
 80077c0:	f000 fa46 	bl	8007c50 <__multadd>
 80077c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077c6:	4682      	mov	sl, r0
 80077c8:	f109 39ff 	add.w	r9, r9, #4294967295
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	f000 8193 	beq.w	8007af8 <_dtoa_r+0xb98>
 80077d2:	4631      	mov	r1, r6
 80077d4:	2300      	movs	r3, #0
 80077d6:	220a      	movs	r2, #10
 80077d8:	4628      	mov	r0, r5
 80077da:	f000 fa39 	bl	8007c50 <__multadd>
 80077de:	f1bb 0f00 	cmp.w	fp, #0
 80077e2:	4606      	mov	r6, r0
 80077e4:	f300 8093 	bgt.w	800790e <_dtoa_r+0x9ae>
 80077e8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80077ea:	2b02      	cmp	r3, #2
 80077ec:	dc57      	bgt.n	800789e <_dtoa_r+0x93e>
 80077ee:	e08e      	b.n	800790e <_dtoa_r+0x9ae>
 80077f0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80077f2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80077f6:	e756      	b.n	80076a6 <_dtoa_r+0x746>
 80077f8:	9b02      	ldr	r3, [sp, #8]
 80077fa:	1e5c      	subs	r4, r3, #1
 80077fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077fe:	42a3      	cmp	r3, r4
 8007800:	bfb7      	itett	lt
 8007802:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007804:	1b1c      	subge	r4, r3, r4
 8007806:	1ae2      	sublt	r2, r4, r3
 8007808:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800780a:	bfbe      	ittt	lt
 800780c:	940a      	strlt	r4, [sp, #40]	; 0x28
 800780e:	189b      	addlt	r3, r3, r2
 8007810:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007812:	9b02      	ldr	r3, [sp, #8]
 8007814:	bfb8      	it	lt
 8007816:	2400      	movlt	r4, #0
 8007818:	2b00      	cmp	r3, #0
 800781a:	bfbb      	ittet	lt
 800781c:	9b06      	ldrlt	r3, [sp, #24]
 800781e:	9a02      	ldrlt	r2, [sp, #8]
 8007820:	9f06      	ldrge	r7, [sp, #24]
 8007822:	1a9f      	sublt	r7, r3, r2
 8007824:	bfac      	ite	ge
 8007826:	9b02      	ldrge	r3, [sp, #8]
 8007828:	2300      	movlt	r3, #0
 800782a:	e73e      	b.n	80076aa <_dtoa_r+0x74a>
 800782c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800782e:	9f06      	ldr	r7, [sp, #24]
 8007830:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007832:	e745      	b.n	80076c0 <_dtoa_r+0x760>
 8007834:	3fe00000 	.word	0x3fe00000
 8007838:	40240000 	.word	0x40240000
 800783c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800783e:	e76a      	b.n	8007716 <_dtoa_r+0x7b6>
 8007840:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007842:	2b01      	cmp	r3, #1
 8007844:	dc19      	bgt.n	800787a <_dtoa_r+0x91a>
 8007846:	9b04      	ldr	r3, [sp, #16]
 8007848:	b9bb      	cbnz	r3, 800787a <_dtoa_r+0x91a>
 800784a:	9b05      	ldr	r3, [sp, #20]
 800784c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007850:	b99b      	cbnz	r3, 800787a <_dtoa_r+0x91a>
 8007852:	9b05      	ldr	r3, [sp, #20]
 8007854:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007858:	0d1b      	lsrs	r3, r3, #20
 800785a:	051b      	lsls	r3, r3, #20
 800785c:	b183      	cbz	r3, 8007880 <_dtoa_r+0x920>
 800785e:	f04f 0801 	mov.w	r8, #1
 8007862:	9b06      	ldr	r3, [sp, #24]
 8007864:	3301      	adds	r3, #1
 8007866:	9306      	str	r3, [sp, #24]
 8007868:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800786a:	3301      	adds	r3, #1
 800786c:	9309      	str	r3, [sp, #36]	; 0x24
 800786e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007870:	2b00      	cmp	r3, #0
 8007872:	f47f af6a 	bne.w	800774a <_dtoa_r+0x7ea>
 8007876:	2001      	movs	r0, #1
 8007878:	e76f      	b.n	800775a <_dtoa_r+0x7fa>
 800787a:	f04f 0800 	mov.w	r8, #0
 800787e:	e7f6      	b.n	800786e <_dtoa_r+0x90e>
 8007880:	4698      	mov	r8, r3
 8007882:	e7f4      	b.n	800786e <_dtoa_r+0x90e>
 8007884:	f43f af7d 	beq.w	8007782 <_dtoa_r+0x822>
 8007888:	4618      	mov	r0, r3
 800788a:	301c      	adds	r0, #28
 800788c:	e772      	b.n	8007774 <_dtoa_r+0x814>
 800788e:	9b02      	ldr	r3, [sp, #8]
 8007890:	2b00      	cmp	r3, #0
 8007892:	dc36      	bgt.n	8007902 <_dtoa_r+0x9a2>
 8007894:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007896:	2b02      	cmp	r3, #2
 8007898:	dd33      	ble.n	8007902 <_dtoa_r+0x9a2>
 800789a:	f8dd b008 	ldr.w	fp, [sp, #8]
 800789e:	f1bb 0f00 	cmp.w	fp, #0
 80078a2:	d10d      	bne.n	80078c0 <_dtoa_r+0x960>
 80078a4:	4621      	mov	r1, r4
 80078a6:	465b      	mov	r3, fp
 80078a8:	2205      	movs	r2, #5
 80078aa:	4628      	mov	r0, r5
 80078ac:	f000 f9d0 	bl	8007c50 <__multadd>
 80078b0:	4601      	mov	r1, r0
 80078b2:	4604      	mov	r4, r0
 80078b4:	4650      	mov	r0, sl
 80078b6:	f000 fbe3 	bl	8008080 <__mcmp>
 80078ba:	2800      	cmp	r0, #0
 80078bc:	f73f adb6 	bgt.w	800742c <_dtoa_r+0x4cc>
 80078c0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80078c2:	9f08      	ldr	r7, [sp, #32]
 80078c4:	ea6f 0903 	mvn.w	r9, r3
 80078c8:	f04f 0800 	mov.w	r8, #0
 80078cc:	4621      	mov	r1, r4
 80078ce:	4628      	mov	r0, r5
 80078d0:	f000 f99c 	bl	8007c0c <_Bfree>
 80078d4:	2e00      	cmp	r6, #0
 80078d6:	f43f aea4 	beq.w	8007622 <_dtoa_r+0x6c2>
 80078da:	f1b8 0f00 	cmp.w	r8, #0
 80078de:	d005      	beq.n	80078ec <_dtoa_r+0x98c>
 80078e0:	45b0      	cmp	r8, r6
 80078e2:	d003      	beq.n	80078ec <_dtoa_r+0x98c>
 80078e4:	4641      	mov	r1, r8
 80078e6:	4628      	mov	r0, r5
 80078e8:	f000 f990 	bl	8007c0c <_Bfree>
 80078ec:	4631      	mov	r1, r6
 80078ee:	4628      	mov	r0, r5
 80078f0:	f000 f98c 	bl	8007c0c <_Bfree>
 80078f4:	e695      	b.n	8007622 <_dtoa_r+0x6c2>
 80078f6:	2400      	movs	r4, #0
 80078f8:	4626      	mov	r6, r4
 80078fa:	e7e1      	b.n	80078c0 <_dtoa_r+0x960>
 80078fc:	46c1      	mov	r9, r8
 80078fe:	4626      	mov	r6, r4
 8007900:	e594      	b.n	800742c <_dtoa_r+0x4cc>
 8007902:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007904:	f8dd b008 	ldr.w	fp, [sp, #8]
 8007908:	2b00      	cmp	r3, #0
 800790a:	f000 80fc 	beq.w	8007b06 <_dtoa_r+0xba6>
 800790e:	2f00      	cmp	r7, #0
 8007910:	dd05      	ble.n	800791e <_dtoa_r+0x9be>
 8007912:	4631      	mov	r1, r6
 8007914:	463a      	mov	r2, r7
 8007916:	4628      	mov	r0, r5
 8007918:	f000 fb46 	bl	8007fa8 <__lshift>
 800791c:	4606      	mov	r6, r0
 800791e:	f1b8 0f00 	cmp.w	r8, #0
 8007922:	d05c      	beq.n	80079de <_dtoa_r+0xa7e>
 8007924:	4628      	mov	r0, r5
 8007926:	6871      	ldr	r1, [r6, #4]
 8007928:	f000 f930 	bl	8007b8c <_Balloc>
 800792c:	4607      	mov	r7, r0
 800792e:	b928      	cbnz	r0, 800793c <_dtoa_r+0x9dc>
 8007930:	4602      	mov	r2, r0
 8007932:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007936:	4b7e      	ldr	r3, [pc, #504]	; (8007b30 <_dtoa_r+0xbd0>)
 8007938:	f7ff bb26 	b.w	8006f88 <_dtoa_r+0x28>
 800793c:	6932      	ldr	r2, [r6, #16]
 800793e:	f106 010c 	add.w	r1, r6, #12
 8007942:	3202      	adds	r2, #2
 8007944:	0092      	lsls	r2, r2, #2
 8007946:	300c      	adds	r0, #12
 8007948:	f000 f912 	bl	8007b70 <memcpy>
 800794c:	2201      	movs	r2, #1
 800794e:	4639      	mov	r1, r7
 8007950:	4628      	mov	r0, r5
 8007952:	f000 fb29 	bl	8007fa8 <__lshift>
 8007956:	46b0      	mov	r8, r6
 8007958:	4606      	mov	r6, r0
 800795a:	9b08      	ldr	r3, [sp, #32]
 800795c:	3301      	adds	r3, #1
 800795e:	9302      	str	r3, [sp, #8]
 8007960:	9b08      	ldr	r3, [sp, #32]
 8007962:	445b      	add	r3, fp
 8007964:	930a      	str	r3, [sp, #40]	; 0x28
 8007966:	9b04      	ldr	r3, [sp, #16]
 8007968:	f003 0301 	and.w	r3, r3, #1
 800796c:	9309      	str	r3, [sp, #36]	; 0x24
 800796e:	9b02      	ldr	r3, [sp, #8]
 8007970:	4621      	mov	r1, r4
 8007972:	4650      	mov	r0, sl
 8007974:	f103 3bff 	add.w	fp, r3, #4294967295
 8007978:	f7ff fa62 	bl	8006e40 <quorem>
 800797c:	4603      	mov	r3, r0
 800797e:	4641      	mov	r1, r8
 8007980:	3330      	adds	r3, #48	; 0x30
 8007982:	9004      	str	r0, [sp, #16]
 8007984:	4650      	mov	r0, sl
 8007986:	930b      	str	r3, [sp, #44]	; 0x2c
 8007988:	f000 fb7a 	bl	8008080 <__mcmp>
 800798c:	4632      	mov	r2, r6
 800798e:	9006      	str	r0, [sp, #24]
 8007990:	4621      	mov	r1, r4
 8007992:	4628      	mov	r0, r5
 8007994:	f000 fb90 	bl	80080b8 <__mdiff>
 8007998:	68c2      	ldr	r2, [r0, #12]
 800799a:	4607      	mov	r7, r0
 800799c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800799e:	bb02      	cbnz	r2, 80079e2 <_dtoa_r+0xa82>
 80079a0:	4601      	mov	r1, r0
 80079a2:	4650      	mov	r0, sl
 80079a4:	f000 fb6c 	bl	8008080 <__mcmp>
 80079a8:	4602      	mov	r2, r0
 80079aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079ac:	4639      	mov	r1, r7
 80079ae:	4628      	mov	r0, r5
 80079b0:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80079b4:	f000 f92a 	bl	8007c0c <_Bfree>
 80079b8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80079ba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80079bc:	9f02      	ldr	r7, [sp, #8]
 80079be:	ea43 0102 	orr.w	r1, r3, r2
 80079c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079c4:	430b      	orrs	r3, r1
 80079c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079c8:	d10d      	bne.n	80079e6 <_dtoa_r+0xa86>
 80079ca:	2b39      	cmp	r3, #57	; 0x39
 80079cc:	d027      	beq.n	8007a1e <_dtoa_r+0xabe>
 80079ce:	9a06      	ldr	r2, [sp, #24]
 80079d0:	2a00      	cmp	r2, #0
 80079d2:	dd01      	ble.n	80079d8 <_dtoa_r+0xa78>
 80079d4:	9b04      	ldr	r3, [sp, #16]
 80079d6:	3331      	adds	r3, #49	; 0x31
 80079d8:	f88b 3000 	strb.w	r3, [fp]
 80079dc:	e776      	b.n	80078cc <_dtoa_r+0x96c>
 80079de:	4630      	mov	r0, r6
 80079e0:	e7b9      	b.n	8007956 <_dtoa_r+0x9f6>
 80079e2:	2201      	movs	r2, #1
 80079e4:	e7e2      	b.n	80079ac <_dtoa_r+0xa4c>
 80079e6:	9906      	ldr	r1, [sp, #24]
 80079e8:	2900      	cmp	r1, #0
 80079ea:	db04      	blt.n	80079f6 <_dtoa_r+0xa96>
 80079ec:	9822      	ldr	r0, [sp, #136]	; 0x88
 80079ee:	4301      	orrs	r1, r0
 80079f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80079f2:	4301      	orrs	r1, r0
 80079f4:	d120      	bne.n	8007a38 <_dtoa_r+0xad8>
 80079f6:	2a00      	cmp	r2, #0
 80079f8:	ddee      	ble.n	80079d8 <_dtoa_r+0xa78>
 80079fa:	4651      	mov	r1, sl
 80079fc:	2201      	movs	r2, #1
 80079fe:	4628      	mov	r0, r5
 8007a00:	9302      	str	r3, [sp, #8]
 8007a02:	f000 fad1 	bl	8007fa8 <__lshift>
 8007a06:	4621      	mov	r1, r4
 8007a08:	4682      	mov	sl, r0
 8007a0a:	f000 fb39 	bl	8008080 <__mcmp>
 8007a0e:	2800      	cmp	r0, #0
 8007a10:	9b02      	ldr	r3, [sp, #8]
 8007a12:	dc02      	bgt.n	8007a1a <_dtoa_r+0xaba>
 8007a14:	d1e0      	bne.n	80079d8 <_dtoa_r+0xa78>
 8007a16:	07da      	lsls	r2, r3, #31
 8007a18:	d5de      	bpl.n	80079d8 <_dtoa_r+0xa78>
 8007a1a:	2b39      	cmp	r3, #57	; 0x39
 8007a1c:	d1da      	bne.n	80079d4 <_dtoa_r+0xa74>
 8007a1e:	2339      	movs	r3, #57	; 0x39
 8007a20:	f88b 3000 	strb.w	r3, [fp]
 8007a24:	463b      	mov	r3, r7
 8007a26:	461f      	mov	r7, r3
 8007a28:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8007a2c:	3b01      	subs	r3, #1
 8007a2e:	2a39      	cmp	r2, #57	; 0x39
 8007a30:	d050      	beq.n	8007ad4 <_dtoa_r+0xb74>
 8007a32:	3201      	adds	r2, #1
 8007a34:	701a      	strb	r2, [r3, #0]
 8007a36:	e749      	b.n	80078cc <_dtoa_r+0x96c>
 8007a38:	2a00      	cmp	r2, #0
 8007a3a:	dd03      	ble.n	8007a44 <_dtoa_r+0xae4>
 8007a3c:	2b39      	cmp	r3, #57	; 0x39
 8007a3e:	d0ee      	beq.n	8007a1e <_dtoa_r+0xabe>
 8007a40:	3301      	adds	r3, #1
 8007a42:	e7c9      	b.n	80079d8 <_dtoa_r+0xa78>
 8007a44:	9a02      	ldr	r2, [sp, #8]
 8007a46:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007a48:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007a4c:	428a      	cmp	r2, r1
 8007a4e:	d02a      	beq.n	8007aa6 <_dtoa_r+0xb46>
 8007a50:	4651      	mov	r1, sl
 8007a52:	2300      	movs	r3, #0
 8007a54:	220a      	movs	r2, #10
 8007a56:	4628      	mov	r0, r5
 8007a58:	f000 f8fa 	bl	8007c50 <__multadd>
 8007a5c:	45b0      	cmp	r8, r6
 8007a5e:	4682      	mov	sl, r0
 8007a60:	f04f 0300 	mov.w	r3, #0
 8007a64:	f04f 020a 	mov.w	r2, #10
 8007a68:	4641      	mov	r1, r8
 8007a6a:	4628      	mov	r0, r5
 8007a6c:	d107      	bne.n	8007a7e <_dtoa_r+0xb1e>
 8007a6e:	f000 f8ef 	bl	8007c50 <__multadd>
 8007a72:	4680      	mov	r8, r0
 8007a74:	4606      	mov	r6, r0
 8007a76:	9b02      	ldr	r3, [sp, #8]
 8007a78:	3301      	adds	r3, #1
 8007a7a:	9302      	str	r3, [sp, #8]
 8007a7c:	e777      	b.n	800796e <_dtoa_r+0xa0e>
 8007a7e:	f000 f8e7 	bl	8007c50 <__multadd>
 8007a82:	4631      	mov	r1, r6
 8007a84:	4680      	mov	r8, r0
 8007a86:	2300      	movs	r3, #0
 8007a88:	220a      	movs	r2, #10
 8007a8a:	4628      	mov	r0, r5
 8007a8c:	f000 f8e0 	bl	8007c50 <__multadd>
 8007a90:	4606      	mov	r6, r0
 8007a92:	e7f0      	b.n	8007a76 <_dtoa_r+0xb16>
 8007a94:	f1bb 0f00 	cmp.w	fp, #0
 8007a98:	bfcc      	ite	gt
 8007a9a:	465f      	movgt	r7, fp
 8007a9c:	2701      	movle	r7, #1
 8007a9e:	f04f 0800 	mov.w	r8, #0
 8007aa2:	9a08      	ldr	r2, [sp, #32]
 8007aa4:	4417      	add	r7, r2
 8007aa6:	4651      	mov	r1, sl
 8007aa8:	2201      	movs	r2, #1
 8007aaa:	4628      	mov	r0, r5
 8007aac:	9302      	str	r3, [sp, #8]
 8007aae:	f000 fa7b 	bl	8007fa8 <__lshift>
 8007ab2:	4621      	mov	r1, r4
 8007ab4:	4682      	mov	sl, r0
 8007ab6:	f000 fae3 	bl	8008080 <__mcmp>
 8007aba:	2800      	cmp	r0, #0
 8007abc:	dcb2      	bgt.n	8007a24 <_dtoa_r+0xac4>
 8007abe:	d102      	bne.n	8007ac6 <_dtoa_r+0xb66>
 8007ac0:	9b02      	ldr	r3, [sp, #8]
 8007ac2:	07db      	lsls	r3, r3, #31
 8007ac4:	d4ae      	bmi.n	8007a24 <_dtoa_r+0xac4>
 8007ac6:	463b      	mov	r3, r7
 8007ac8:	461f      	mov	r7, r3
 8007aca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ace:	2a30      	cmp	r2, #48	; 0x30
 8007ad0:	d0fa      	beq.n	8007ac8 <_dtoa_r+0xb68>
 8007ad2:	e6fb      	b.n	80078cc <_dtoa_r+0x96c>
 8007ad4:	9a08      	ldr	r2, [sp, #32]
 8007ad6:	429a      	cmp	r2, r3
 8007ad8:	d1a5      	bne.n	8007a26 <_dtoa_r+0xac6>
 8007ada:	2331      	movs	r3, #49	; 0x31
 8007adc:	f109 0901 	add.w	r9, r9, #1
 8007ae0:	7013      	strb	r3, [r2, #0]
 8007ae2:	e6f3      	b.n	80078cc <_dtoa_r+0x96c>
 8007ae4:	4b13      	ldr	r3, [pc, #76]	; (8007b34 <_dtoa_r+0xbd4>)
 8007ae6:	f7ff baa7 	b.w	8007038 <_dtoa_r+0xd8>
 8007aea:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	f47f aa80 	bne.w	8006ff2 <_dtoa_r+0x92>
 8007af2:	4b11      	ldr	r3, [pc, #68]	; (8007b38 <_dtoa_r+0xbd8>)
 8007af4:	f7ff baa0 	b.w	8007038 <_dtoa_r+0xd8>
 8007af8:	f1bb 0f00 	cmp.w	fp, #0
 8007afc:	dc03      	bgt.n	8007b06 <_dtoa_r+0xba6>
 8007afe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007b00:	2b02      	cmp	r3, #2
 8007b02:	f73f aecc 	bgt.w	800789e <_dtoa_r+0x93e>
 8007b06:	9f08      	ldr	r7, [sp, #32]
 8007b08:	4621      	mov	r1, r4
 8007b0a:	4650      	mov	r0, sl
 8007b0c:	f7ff f998 	bl	8006e40 <quorem>
 8007b10:	9a08      	ldr	r2, [sp, #32]
 8007b12:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007b16:	f807 3b01 	strb.w	r3, [r7], #1
 8007b1a:	1aba      	subs	r2, r7, r2
 8007b1c:	4593      	cmp	fp, r2
 8007b1e:	ddb9      	ble.n	8007a94 <_dtoa_r+0xb34>
 8007b20:	4651      	mov	r1, sl
 8007b22:	2300      	movs	r3, #0
 8007b24:	220a      	movs	r2, #10
 8007b26:	4628      	mov	r0, r5
 8007b28:	f000 f892 	bl	8007c50 <__multadd>
 8007b2c:	4682      	mov	sl, r0
 8007b2e:	e7eb      	b.n	8007b08 <_dtoa_r+0xba8>
 8007b30:	080094af 	.word	0x080094af
 8007b34:	08009408 	.word	0x08009408
 8007b38:	0800942c 	.word	0x0800942c

08007b3c <_localeconv_r>:
 8007b3c:	4800      	ldr	r0, [pc, #0]	; (8007b40 <_localeconv_r+0x4>)
 8007b3e:	4770      	bx	lr
 8007b40:	20000190 	.word	0x20000190

08007b44 <malloc>:
 8007b44:	4b02      	ldr	r3, [pc, #8]	; (8007b50 <malloc+0xc>)
 8007b46:	4601      	mov	r1, r0
 8007b48:	6818      	ldr	r0, [r3, #0]
 8007b4a:	f000 bbfb 	b.w	8008344 <_malloc_r>
 8007b4e:	bf00      	nop
 8007b50:	2000003c 	.word	0x2000003c

08007b54 <memchr>:
 8007b54:	4603      	mov	r3, r0
 8007b56:	b510      	push	{r4, lr}
 8007b58:	b2c9      	uxtb	r1, r1
 8007b5a:	4402      	add	r2, r0
 8007b5c:	4293      	cmp	r3, r2
 8007b5e:	4618      	mov	r0, r3
 8007b60:	d101      	bne.n	8007b66 <memchr+0x12>
 8007b62:	2000      	movs	r0, #0
 8007b64:	e003      	b.n	8007b6e <memchr+0x1a>
 8007b66:	7804      	ldrb	r4, [r0, #0]
 8007b68:	3301      	adds	r3, #1
 8007b6a:	428c      	cmp	r4, r1
 8007b6c:	d1f6      	bne.n	8007b5c <memchr+0x8>
 8007b6e:	bd10      	pop	{r4, pc}

08007b70 <memcpy>:
 8007b70:	440a      	add	r2, r1
 8007b72:	4291      	cmp	r1, r2
 8007b74:	f100 33ff 	add.w	r3, r0, #4294967295
 8007b78:	d100      	bne.n	8007b7c <memcpy+0xc>
 8007b7a:	4770      	bx	lr
 8007b7c:	b510      	push	{r4, lr}
 8007b7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b82:	4291      	cmp	r1, r2
 8007b84:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b88:	d1f9      	bne.n	8007b7e <memcpy+0xe>
 8007b8a:	bd10      	pop	{r4, pc}

08007b8c <_Balloc>:
 8007b8c:	b570      	push	{r4, r5, r6, lr}
 8007b8e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007b90:	4604      	mov	r4, r0
 8007b92:	460d      	mov	r5, r1
 8007b94:	b976      	cbnz	r6, 8007bb4 <_Balloc+0x28>
 8007b96:	2010      	movs	r0, #16
 8007b98:	f7ff ffd4 	bl	8007b44 <malloc>
 8007b9c:	4602      	mov	r2, r0
 8007b9e:	6260      	str	r0, [r4, #36]	; 0x24
 8007ba0:	b920      	cbnz	r0, 8007bac <_Balloc+0x20>
 8007ba2:	2166      	movs	r1, #102	; 0x66
 8007ba4:	4b17      	ldr	r3, [pc, #92]	; (8007c04 <_Balloc+0x78>)
 8007ba6:	4818      	ldr	r0, [pc, #96]	; (8007c08 <_Balloc+0x7c>)
 8007ba8:	f000 fd92 	bl	80086d0 <__assert_func>
 8007bac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007bb0:	6006      	str	r6, [r0, #0]
 8007bb2:	60c6      	str	r6, [r0, #12]
 8007bb4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007bb6:	68f3      	ldr	r3, [r6, #12]
 8007bb8:	b183      	cbz	r3, 8007bdc <_Balloc+0x50>
 8007bba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007bbc:	68db      	ldr	r3, [r3, #12]
 8007bbe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007bc2:	b9b8      	cbnz	r0, 8007bf4 <_Balloc+0x68>
 8007bc4:	2101      	movs	r1, #1
 8007bc6:	fa01 f605 	lsl.w	r6, r1, r5
 8007bca:	1d72      	adds	r2, r6, #5
 8007bcc:	4620      	mov	r0, r4
 8007bce:	0092      	lsls	r2, r2, #2
 8007bd0:	f000 fb5e 	bl	8008290 <_calloc_r>
 8007bd4:	b160      	cbz	r0, 8007bf0 <_Balloc+0x64>
 8007bd6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007bda:	e00e      	b.n	8007bfa <_Balloc+0x6e>
 8007bdc:	2221      	movs	r2, #33	; 0x21
 8007bde:	2104      	movs	r1, #4
 8007be0:	4620      	mov	r0, r4
 8007be2:	f000 fb55 	bl	8008290 <_calloc_r>
 8007be6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007be8:	60f0      	str	r0, [r6, #12]
 8007bea:	68db      	ldr	r3, [r3, #12]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d1e4      	bne.n	8007bba <_Balloc+0x2e>
 8007bf0:	2000      	movs	r0, #0
 8007bf2:	bd70      	pop	{r4, r5, r6, pc}
 8007bf4:	6802      	ldr	r2, [r0, #0]
 8007bf6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007c00:	e7f7      	b.n	8007bf2 <_Balloc+0x66>
 8007c02:	bf00      	nop
 8007c04:	08009439 	.word	0x08009439
 8007c08:	080094c0 	.word	0x080094c0

08007c0c <_Bfree>:
 8007c0c:	b570      	push	{r4, r5, r6, lr}
 8007c0e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007c10:	4605      	mov	r5, r0
 8007c12:	460c      	mov	r4, r1
 8007c14:	b976      	cbnz	r6, 8007c34 <_Bfree+0x28>
 8007c16:	2010      	movs	r0, #16
 8007c18:	f7ff ff94 	bl	8007b44 <malloc>
 8007c1c:	4602      	mov	r2, r0
 8007c1e:	6268      	str	r0, [r5, #36]	; 0x24
 8007c20:	b920      	cbnz	r0, 8007c2c <_Bfree+0x20>
 8007c22:	218a      	movs	r1, #138	; 0x8a
 8007c24:	4b08      	ldr	r3, [pc, #32]	; (8007c48 <_Bfree+0x3c>)
 8007c26:	4809      	ldr	r0, [pc, #36]	; (8007c4c <_Bfree+0x40>)
 8007c28:	f000 fd52 	bl	80086d0 <__assert_func>
 8007c2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007c30:	6006      	str	r6, [r0, #0]
 8007c32:	60c6      	str	r6, [r0, #12]
 8007c34:	b13c      	cbz	r4, 8007c46 <_Bfree+0x3a>
 8007c36:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007c38:	6862      	ldr	r2, [r4, #4]
 8007c3a:	68db      	ldr	r3, [r3, #12]
 8007c3c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007c40:	6021      	str	r1, [r4, #0]
 8007c42:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007c46:	bd70      	pop	{r4, r5, r6, pc}
 8007c48:	08009439 	.word	0x08009439
 8007c4c:	080094c0 	.word	0x080094c0

08007c50 <__multadd>:
 8007c50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c54:	4698      	mov	r8, r3
 8007c56:	460c      	mov	r4, r1
 8007c58:	2300      	movs	r3, #0
 8007c5a:	690e      	ldr	r6, [r1, #16]
 8007c5c:	4607      	mov	r7, r0
 8007c5e:	f101 0014 	add.w	r0, r1, #20
 8007c62:	6805      	ldr	r5, [r0, #0]
 8007c64:	3301      	adds	r3, #1
 8007c66:	b2a9      	uxth	r1, r5
 8007c68:	fb02 8101 	mla	r1, r2, r1, r8
 8007c6c:	0c2d      	lsrs	r5, r5, #16
 8007c6e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007c72:	fb02 c505 	mla	r5, r2, r5, ip
 8007c76:	b289      	uxth	r1, r1
 8007c78:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007c7c:	429e      	cmp	r6, r3
 8007c7e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007c82:	f840 1b04 	str.w	r1, [r0], #4
 8007c86:	dcec      	bgt.n	8007c62 <__multadd+0x12>
 8007c88:	f1b8 0f00 	cmp.w	r8, #0
 8007c8c:	d022      	beq.n	8007cd4 <__multadd+0x84>
 8007c8e:	68a3      	ldr	r3, [r4, #8]
 8007c90:	42b3      	cmp	r3, r6
 8007c92:	dc19      	bgt.n	8007cc8 <__multadd+0x78>
 8007c94:	6861      	ldr	r1, [r4, #4]
 8007c96:	4638      	mov	r0, r7
 8007c98:	3101      	adds	r1, #1
 8007c9a:	f7ff ff77 	bl	8007b8c <_Balloc>
 8007c9e:	4605      	mov	r5, r0
 8007ca0:	b928      	cbnz	r0, 8007cae <__multadd+0x5e>
 8007ca2:	4602      	mov	r2, r0
 8007ca4:	21b5      	movs	r1, #181	; 0xb5
 8007ca6:	4b0d      	ldr	r3, [pc, #52]	; (8007cdc <__multadd+0x8c>)
 8007ca8:	480d      	ldr	r0, [pc, #52]	; (8007ce0 <__multadd+0x90>)
 8007caa:	f000 fd11 	bl	80086d0 <__assert_func>
 8007cae:	6922      	ldr	r2, [r4, #16]
 8007cb0:	f104 010c 	add.w	r1, r4, #12
 8007cb4:	3202      	adds	r2, #2
 8007cb6:	0092      	lsls	r2, r2, #2
 8007cb8:	300c      	adds	r0, #12
 8007cba:	f7ff ff59 	bl	8007b70 <memcpy>
 8007cbe:	4621      	mov	r1, r4
 8007cc0:	4638      	mov	r0, r7
 8007cc2:	f7ff ffa3 	bl	8007c0c <_Bfree>
 8007cc6:	462c      	mov	r4, r5
 8007cc8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007ccc:	3601      	adds	r6, #1
 8007cce:	f8c3 8014 	str.w	r8, [r3, #20]
 8007cd2:	6126      	str	r6, [r4, #16]
 8007cd4:	4620      	mov	r0, r4
 8007cd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cda:	bf00      	nop
 8007cdc:	080094af 	.word	0x080094af
 8007ce0:	080094c0 	.word	0x080094c0

08007ce4 <__hi0bits>:
 8007ce4:	0c02      	lsrs	r2, r0, #16
 8007ce6:	0412      	lsls	r2, r2, #16
 8007ce8:	4603      	mov	r3, r0
 8007cea:	b9ca      	cbnz	r2, 8007d20 <__hi0bits+0x3c>
 8007cec:	0403      	lsls	r3, r0, #16
 8007cee:	2010      	movs	r0, #16
 8007cf0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007cf4:	bf04      	itt	eq
 8007cf6:	021b      	lsleq	r3, r3, #8
 8007cf8:	3008      	addeq	r0, #8
 8007cfa:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007cfe:	bf04      	itt	eq
 8007d00:	011b      	lsleq	r3, r3, #4
 8007d02:	3004      	addeq	r0, #4
 8007d04:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007d08:	bf04      	itt	eq
 8007d0a:	009b      	lsleq	r3, r3, #2
 8007d0c:	3002      	addeq	r0, #2
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	db05      	blt.n	8007d1e <__hi0bits+0x3a>
 8007d12:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007d16:	f100 0001 	add.w	r0, r0, #1
 8007d1a:	bf08      	it	eq
 8007d1c:	2020      	moveq	r0, #32
 8007d1e:	4770      	bx	lr
 8007d20:	2000      	movs	r0, #0
 8007d22:	e7e5      	b.n	8007cf0 <__hi0bits+0xc>

08007d24 <__lo0bits>:
 8007d24:	6803      	ldr	r3, [r0, #0]
 8007d26:	4602      	mov	r2, r0
 8007d28:	f013 0007 	ands.w	r0, r3, #7
 8007d2c:	d00b      	beq.n	8007d46 <__lo0bits+0x22>
 8007d2e:	07d9      	lsls	r1, r3, #31
 8007d30:	d422      	bmi.n	8007d78 <__lo0bits+0x54>
 8007d32:	0798      	lsls	r0, r3, #30
 8007d34:	bf49      	itett	mi
 8007d36:	085b      	lsrmi	r3, r3, #1
 8007d38:	089b      	lsrpl	r3, r3, #2
 8007d3a:	2001      	movmi	r0, #1
 8007d3c:	6013      	strmi	r3, [r2, #0]
 8007d3e:	bf5c      	itt	pl
 8007d40:	2002      	movpl	r0, #2
 8007d42:	6013      	strpl	r3, [r2, #0]
 8007d44:	4770      	bx	lr
 8007d46:	b299      	uxth	r1, r3
 8007d48:	b909      	cbnz	r1, 8007d4e <__lo0bits+0x2a>
 8007d4a:	2010      	movs	r0, #16
 8007d4c:	0c1b      	lsrs	r3, r3, #16
 8007d4e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007d52:	bf04      	itt	eq
 8007d54:	0a1b      	lsreq	r3, r3, #8
 8007d56:	3008      	addeq	r0, #8
 8007d58:	0719      	lsls	r1, r3, #28
 8007d5a:	bf04      	itt	eq
 8007d5c:	091b      	lsreq	r3, r3, #4
 8007d5e:	3004      	addeq	r0, #4
 8007d60:	0799      	lsls	r1, r3, #30
 8007d62:	bf04      	itt	eq
 8007d64:	089b      	lsreq	r3, r3, #2
 8007d66:	3002      	addeq	r0, #2
 8007d68:	07d9      	lsls	r1, r3, #31
 8007d6a:	d403      	bmi.n	8007d74 <__lo0bits+0x50>
 8007d6c:	085b      	lsrs	r3, r3, #1
 8007d6e:	f100 0001 	add.w	r0, r0, #1
 8007d72:	d003      	beq.n	8007d7c <__lo0bits+0x58>
 8007d74:	6013      	str	r3, [r2, #0]
 8007d76:	4770      	bx	lr
 8007d78:	2000      	movs	r0, #0
 8007d7a:	4770      	bx	lr
 8007d7c:	2020      	movs	r0, #32
 8007d7e:	4770      	bx	lr

08007d80 <__i2b>:
 8007d80:	b510      	push	{r4, lr}
 8007d82:	460c      	mov	r4, r1
 8007d84:	2101      	movs	r1, #1
 8007d86:	f7ff ff01 	bl	8007b8c <_Balloc>
 8007d8a:	4602      	mov	r2, r0
 8007d8c:	b928      	cbnz	r0, 8007d9a <__i2b+0x1a>
 8007d8e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007d92:	4b04      	ldr	r3, [pc, #16]	; (8007da4 <__i2b+0x24>)
 8007d94:	4804      	ldr	r0, [pc, #16]	; (8007da8 <__i2b+0x28>)
 8007d96:	f000 fc9b 	bl	80086d0 <__assert_func>
 8007d9a:	2301      	movs	r3, #1
 8007d9c:	6144      	str	r4, [r0, #20]
 8007d9e:	6103      	str	r3, [r0, #16]
 8007da0:	bd10      	pop	{r4, pc}
 8007da2:	bf00      	nop
 8007da4:	080094af 	.word	0x080094af
 8007da8:	080094c0 	.word	0x080094c0

08007dac <__multiply>:
 8007dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007db0:	4614      	mov	r4, r2
 8007db2:	690a      	ldr	r2, [r1, #16]
 8007db4:	6923      	ldr	r3, [r4, #16]
 8007db6:	460d      	mov	r5, r1
 8007db8:	429a      	cmp	r2, r3
 8007dba:	bfbe      	ittt	lt
 8007dbc:	460b      	movlt	r3, r1
 8007dbe:	4625      	movlt	r5, r4
 8007dc0:	461c      	movlt	r4, r3
 8007dc2:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007dc6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007dca:	68ab      	ldr	r3, [r5, #8]
 8007dcc:	6869      	ldr	r1, [r5, #4]
 8007dce:	eb0a 0709 	add.w	r7, sl, r9
 8007dd2:	42bb      	cmp	r3, r7
 8007dd4:	b085      	sub	sp, #20
 8007dd6:	bfb8      	it	lt
 8007dd8:	3101      	addlt	r1, #1
 8007dda:	f7ff fed7 	bl	8007b8c <_Balloc>
 8007dde:	b930      	cbnz	r0, 8007dee <__multiply+0x42>
 8007de0:	4602      	mov	r2, r0
 8007de2:	f240 115d 	movw	r1, #349	; 0x15d
 8007de6:	4b41      	ldr	r3, [pc, #260]	; (8007eec <__multiply+0x140>)
 8007de8:	4841      	ldr	r0, [pc, #260]	; (8007ef0 <__multiply+0x144>)
 8007dea:	f000 fc71 	bl	80086d0 <__assert_func>
 8007dee:	f100 0614 	add.w	r6, r0, #20
 8007df2:	4633      	mov	r3, r6
 8007df4:	2200      	movs	r2, #0
 8007df6:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8007dfa:	4543      	cmp	r3, r8
 8007dfc:	d31e      	bcc.n	8007e3c <__multiply+0x90>
 8007dfe:	f105 0c14 	add.w	ip, r5, #20
 8007e02:	f104 0314 	add.w	r3, r4, #20
 8007e06:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007e0a:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8007e0e:	9202      	str	r2, [sp, #8]
 8007e10:	ebac 0205 	sub.w	r2, ip, r5
 8007e14:	3a15      	subs	r2, #21
 8007e16:	f022 0203 	bic.w	r2, r2, #3
 8007e1a:	3204      	adds	r2, #4
 8007e1c:	f105 0115 	add.w	r1, r5, #21
 8007e20:	458c      	cmp	ip, r1
 8007e22:	bf38      	it	cc
 8007e24:	2204      	movcc	r2, #4
 8007e26:	9201      	str	r2, [sp, #4]
 8007e28:	9a02      	ldr	r2, [sp, #8]
 8007e2a:	9303      	str	r3, [sp, #12]
 8007e2c:	429a      	cmp	r2, r3
 8007e2e:	d808      	bhi.n	8007e42 <__multiply+0x96>
 8007e30:	2f00      	cmp	r7, #0
 8007e32:	dc55      	bgt.n	8007ee0 <__multiply+0x134>
 8007e34:	6107      	str	r7, [r0, #16]
 8007e36:	b005      	add	sp, #20
 8007e38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e3c:	f843 2b04 	str.w	r2, [r3], #4
 8007e40:	e7db      	b.n	8007dfa <__multiply+0x4e>
 8007e42:	f8b3 a000 	ldrh.w	sl, [r3]
 8007e46:	f1ba 0f00 	cmp.w	sl, #0
 8007e4a:	d020      	beq.n	8007e8e <__multiply+0xe2>
 8007e4c:	46b1      	mov	r9, r6
 8007e4e:	2200      	movs	r2, #0
 8007e50:	f105 0e14 	add.w	lr, r5, #20
 8007e54:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007e58:	f8d9 b000 	ldr.w	fp, [r9]
 8007e5c:	b2a1      	uxth	r1, r4
 8007e5e:	fa1f fb8b 	uxth.w	fp, fp
 8007e62:	fb0a b101 	mla	r1, sl, r1, fp
 8007e66:	4411      	add	r1, r2
 8007e68:	f8d9 2000 	ldr.w	r2, [r9]
 8007e6c:	0c24      	lsrs	r4, r4, #16
 8007e6e:	0c12      	lsrs	r2, r2, #16
 8007e70:	fb0a 2404 	mla	r4, sl, r4, r2
 8007e74:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007e78:	b289      	uxth	r1, r1
 8007e7a:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007e7e:	45f4      	cmp	ip, lr
 8007e80:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007e84:	f849 1b04 	str.w	r1, [r9], #4
 8007e88:	d8e4      	bhi.n	8007e54 <__multiply+0xa8>
 8007e8a:	9901      	ldr	r1, [sp, #4]
 8007e8c:	5072      	str	r2, [r6, r1]
 8007e8e:	9a03      	ldr	r2, [sp, #12]
 8007e90:	3304      	adds	r3, #4
 8007e92:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007e96:	f1b9 0f00 	cmp.w	r9, #0
 8007e9a:	d01f      	beq.n	8007edc <__multiply+0x130>
 8007e9c:	46b6      	mov	lr, r6
 8007e9e:	f04f 0a00 	mov.w	sl, #0
 8007ea2:	6834      	ldr	r4, [r6, #0]
 8007ea4:	f105 0114 	add.w	r1, r5, #20
 8007ea8:	880a      	ldrh	r2, [r1, #0]
 8007eaa:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007eae:	b2a4      	uxth	r4, r4
 8007eb0:	fb09 b202 	mla	r2, r9, r2, fp
 8007eb4:	4492      	add	sl, r2
 8007eb6:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007eba:	f84e 4b04 	str.w	r4, [lr], #4
 8007ebe:	f851 4b04 	ldr.w	r4, [r1], #4
 8007ec2:	f8be 2000 	ldrh.w	r2, [lr]
 8007ec6:	0c24      	lsrs	r4, r4, #16
 8007ec8:	fb09 2404 	mla	r4, r9, r4, r2
 8007ecc:	458c      	cmp	ip, r1
 8007ece:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007ed2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007ed6:	d8e7      	bhi.n	8007ea8 <__multiply+0xfc>
 8007ed8:	9a01      	ldr	r2, [sp, #4]
 8007eda:	50b4      	str	r4, [r6, r2]
 8007edc:	3604      	adds	r6, #4
 8007ede:	e7a3      	b.n	8007e28 <__multiply+0x7c>
 8007ee0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d1a5      	bne.n	8007e34 <__multiply+0x88>
 8007ee8:	3f01      	subs	r7, #1
 8007eea:	e7a1      	b.n	8007e30 <__multiply+0x84>
 8007eec:	080094af 	.word	0x080094af
 8007ef0:	080094c0 	.word	0x080094c0

08007ef4 <__pow5mult>:
 8007ef4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ef8:	4615      	mov	r5, r2
 8007efa:	f012 0203 	ands.w	r2, r2, #3
 8007efe:	4606      	mov	r6, r0
 8007f00:	460f      	mov	r7, r1
 8007f02:	d007      	beq.n	8007f14 <__pow5mult+0x20>
 8007f04:	4c25      	ldr	r4, [pc, #148]	; (8007f9c <__pow5mult+0xa8>)
 8007f06:	3a01      	subs	r2, #1
 8007f08:	2300      	movs	r3, #0
 8007f0a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007f0e:	f7ff fe9f 	bl	8007c50 <__multadd>
 8007f12:	4607      	mov	r7, r0
 8007f14:	10ad      	asrs	r5, r5, #2
 8007f16:	d03d      	beq.n	8007f94 <__pow5mult+0xa0>
 8007f18:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007f1a:	b97c      	cbnz	r4, 8007f3c <__pow5mult+0x48>
 8007f1c:	2010      	movs	r0, #16
 8007f1e:	f7ff fe11 	bl	8007b44 <malloc>
 8007f22:	4602      	mov	r2, r0
 8007f24:	6270      	str	r0, [r6, #36]	; 0x24
 8007f26:	b928      	cbnz	r0, 8007f34 <__pow5mult+0x40>
 8007f28:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007f2c:	4b1c      	ldr	r3, [pc, #112]	; (8007fa0 <__pow5mult+0xac>)
 8007f2e:	481d      	ldr	r0, [pc, #116]	; (8007fa4 <__pow5mult+0xb0>)
 8007f30:	f000 fbce 	bl	80086d0 <__assert_func>
 8007f34:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007f38:	6004      	str	r4, [r0, #0]
 8007f3a:	60c4      	str	r4, [r0, #12]
 8007f3c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007f40:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007f44:	b94c      	cbnz	r4, 8007f5a <__pow5mult+0x66>
 8007f46:	f240 2171 	movw	r1, #625	; 0x271
 8007f4a:	4630      	mov	r0, r6
 8007f4c:	f7ff ff18 	bl	8007d80 <__i2b>
 8007f50:	2300      	movs	r3, #0
 8007f52:	4604      	mov	r4, r0
 8007f54:	f8c8 0008 	str.w	r0, [r8, #8]
 8007f58:	6003      	str	r3, [r0, #0]
 8007f5a:	f04f 0900 	mov.w	r9, #0
 8007f5e:	07eb      	lsls	r3, r5, #31
 8007f60:	d50a      	bpl.n	8007f78 <__pow5mult+0x84>
 8007f62:	4639      	mov	r1, r7
 8007f64:	4622      	mov	r2, r4
 8007f66:	4630      	mov	r0, r6
 8007f68:	f7ff ff20 	bl	8007dac <__multiply>
 8007f6c:	4680      	mov	r8, r0
 8007f6e:	4639      	mov	r1, r7
 8007f70:	4630      	mov	r0, r6
 8007f72:	f7ff fe4b 	bl	8007c0c <_Bfree>
 8007f76:	4647      	mov	r7, r8
 8007f78:	106d      	asrs	r5, r5, #1
 8007f7a:	d00b      	beq.n	8007f94 <__pow5mult+0xa0>
 8007f7c:	6820      	ldr	r0, [r4, #0]
 8007f7e:	b938      	cbnz	r0, 8007f90 <__pow5mult+0x9c>
 8007f80:	4622      	mov	r2, r4
 8007f82:	4621      	mov	r1, r4
 8007f84:	4630      	mov	r0, r6
 8007f86:	f7ff ff11 	bl	8007dac <__multiply>
 8007f8a:	6020      	str	r0, [r4, #0]
 8007f8c:	f8c0 9000 	str.w	r9, [r0]
 8007f90:	4604      	mov	r4, r0
 8007f92:	e7e4      	b.n	8007f5e <__pow5mult+0x6a>
 8007f94:	4638      	mov	r0, r7
 8007f96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f9a:	bf00      	nop
 8007f9c:	08009610 	.word	0x08009610
 8007fa0:	08009439 	.word	0x08009439
 8007fa4:	080094c0 	.word	0x080094c0

08007fa8 <__lshift>:
 8007fa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007fac:	460c      	mov	r4, r1
 8007fae:	4607      	mov	r7, r0
 8007fb0:	4691      	mov	r9, r2
 8007fb2:	6923      	ldr	r3, [r4, #16]
 8007fb4:	6849      	ldr	r1, [r1, #4]
 8007fb6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007fba:	68a3      	ldr	r3, [r4, #8]
 8007fbc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007fc0:	f108 0601 	add.w	r6, r8, #1
 8007fc4:	42b3      	cmp	r3, r6
 8007fc6:	db0b      	blt.n	8007fe0 <__lshift+0x38>
 8007fc8:	4638      	mov	r0, r7
 8007fca:	f7ff fddf 	bl	8007b8c <_Balloc>
 8007fce:	4605      	mov	r5, r0
 8007fd0:	b948      	cbnz	r0, 8007fe6 <__lshift+0x3e>
 8007fd2:	4602      	mov	r2, r0
 8007fd4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007fd8:	4b27      	ldr	r3, [pc, #156]	; (8008078 <__lshift+0xd0>)
 8007fda:	4828      	ldr	r0, [pc, #160]	; (800807c <__lshift+0xd4>)
 8007fdc:	f000 fb78 	bl	80086d0 <__assert_func>
 8007fe0:	3101      	adds	r1, #1
 8007fe2:	005b      	lsls	r3, r3, #1
 8007fe4:	e7ee      	b.n	8007fc4 <__lshift+0x1c>
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	f100 0114 	add.w	r1, r0, #20
 8007fec:	f100 0210 	add.w	r2, r0, #16
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	4553      	cmp	r3, sl
 8007ff4:	db33      	blt.n	800805e <__lshift+0xb6>
 8007ff6:	6920      	ldr	r0, [r4, #16]
 8007ff8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007ffc:	f104 0314 	add.w	r3, r4, #20
 8008000:	f019 091f 	ands.w	r9, r9, #31
 8008004:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008008:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800800c:	d02b      	beq.n	8008066 <__lshift+0xbe>
 800800e:	468a      	mov	sl, r1
 8008010:	2200      	movs	r2, #0
 8008012:	f1c9 0e20 	rsb	lr, r9, #32
 8008016:	6818      	ldr	r0, [r3, #0]
 8008018:	fa00 f009 	lsl.w	r0, r0, r9
 800801c:	4302      	orrs	r2, r0
 800801e:	f84a 2b04 	str.w	r2, [sl], #4
 8008022:	f853 2b04 	ldr.w	r2, [r3], #4
 8008026:	459c      	cmp	ip, r3
 8008028:	fa22 f20e 	lsr.w	r2, r2, lr
 800802c:	d8f3      	bhi.n	8008016 <__lshift+0x6e>
 800802e:	ebac 0304 	sub.w	r3, ip, r4
 8008032:	3b15      	subs	r3, #21
 8008034:	f023 0303 	bic.w	r3, r3, #3
 8008038:	3304      	adds	r3, #4
 800803a:	f104 0015 	add.w	r0, r4, #21
 800803e:	4584      	cmp	ip, r0
 8008040:	bf38      	it	cc
 8008042:	2304      	movcc	r3, #4
 8008044:	50ca      	str	r2, [r1, r3]
 8008046:	b10a      	cbz	r2, 800804c <__lshift+0xa4>
 8008048:	f108 0602 	add.w	r6, r8, #2
 800804c:	3e01      	subs	r6, #1
 800804e:	4638      	mov	r0, r7
 8008050:	4621      	mov	r1, r4
 8008052:	612e      	str	r6, [r5, #16]
 8008054:	f7ff fdda 	bl	8007c0c <_Bfree>
 8008058:	4628      	mov	r0, r5
 800805a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800805e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008062:	3301      	adds	r3, #1
 8008064:	e7c5      	b.n	8007ff2 <__lshift+0x4a>
 8008066:	3904      	subs	r1, #4
 8008068:	f853 2b04 	ldr.w	r2, [r3], #4
 800806c:	459c      	cmp	ip, r3
 800806e:	f841 2f04 	str.w	r2, [r1, #4]!
 8008072:	d8f9      	bhi.n	8008068 <__lshift+0xc0>
 8008074:	e7ea      	b.n	800804c <__lshift+0xa4>
 8008076:	bf00      	nop
 8008078:	080094af 	.word	0x080094af
 800807c:	080094c0 	.word	0x080094c0

08008080 <__mcmp>:
 8008080:	4603      	mov	r3, r0
 8008082:	690a      	ldr	r2, [r1, #16]
 8008084:	6900      	ldr	r0, [r0, #16]
 8008086:	b530      	push	{r4, r5, lr}
 8008088:	1a80      	subs	r0, r0, r2
 800808a:	d10d      	bne.n	80080a8 <__mcmp+0x28>
 800808c:	3314      	adds	r3, #20
 800808e:	3114      	adds	r1, #20
 8008090:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008094:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008098:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800809c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80080a0:	4295      	cmp	r5, r2
 80080a2:	d002      	beq.n	80080aa <__mcmp+0x2a>
 80080a4:	d304      	bcc.n	80080b0 <__mcmp+0x30>
 80080a6:	2001      	movs	r0, #1
 80080a8:	bd30      	pop	{r4, r5, pc}
 80080aa:	42a3      	cmp	r3, r4
 80080ac:	d3f4      	bcc.n	8008098 <__mcmp+0x18>
 80080ae:	e7fb      	b.n	80080a8 <__mcmp+0x28>
 80080b0:	f04f 30ff 	mov.w	r0, #4294967295
 80080b4:	e7f8      	b.n	80080a8 <__mcmp+0x28>
	...

080080b8 <__mdiff>:
 80080b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080bc:	460c      	mov	r4, r1
 80080be:	4606      	mov	r6, r0
 80080c0:	4611      	mov	r1, r2
 80080c2:	4620      	mov	r0, r4
 80080c4:	4692      	mov	sl, r2
 80080c6:	f7ff ffdb 	bl	8008080 <__mcmp>
 80080ca:	1e05      	subs	r5, r0, #0
 80080cc:	d111      	bne.n	80080f2 <__mdiff+0x3a>
 80080ce:	4629      	mov	r1, r5
 80080d0:	4630      	mov	r0, r6
 80080d2:	f7ff fd5b 	bl	8007b8c <_Balloc>
 80080d6:	4602      	mov	r2, r0
 80080d8:	b928      	cbnz	r0, 80080e6 <__mdiff+0x2e>
 80080da:	f240 2132 	movw	r1, #562	; 0x232
 80080de:	4b3c      	ldr	r3, [pc, #240]	; (80081d0 <__mdiff+0x118>)
 80080e0:	483c      	ldr	r0, [pc, #240]	; (80081d4 <__mdiff+0x11c>)
 80080e2:	f000 faf5 	bl	80086d0 <__assert_func>
 80080e6:	2301      	movs	r3, #1
 80080e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80080ec:	4610      	mov	r0, r2
 80080ee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080f2:	bfa4      	itt	ge
 80080f4:	4653      	movge	r3, sl
 80080f6:	46a2      	movge	sl, r4
 80080f8:	4630      	mov	r0, r6
 80080fa:	f8da 1004 	ldr.w	r1, [sl, #4]
 80080fe:	bfa6      	itte	ge
 8008100:	461c      	movge	r4, r3
 8008102:	2500      	movge	r5, #0
 8008104:	2501      	movlt	r5, #1
 8008106:	f7ff fd41 	bl	8007b8c <_Balloc>
 800810a:	4602      	mov	r2, r0
 800810c:	b918      	cbnz	r0, 8008116 <__mdiff+0x5e>
 800810e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008112:	4b2f      	ldr	r3, [pc, #188]	; (80081d0 <__mdiff+0x118>)
 8008114:	e7e4      	b.n	80080e0 <__mdiff+0x28>
 8008116:	f100 0814 	add.w	r8, r0, #20
 800811a:	f8da 7010 	ldr.w	r7, [sl, #16]
 800811e:	60c5      	str	r5, [r0, #12]
 8008120:	f04f 0c00 	mov.w	ip, #0
 8008124:	f10a 0514 	add.w	r5, sl, #20
 8008128:	f10a 0010 	add.w	r0, sl, #16
 800812c:	46c2      	mov	sl, r8
 800812e:	6926      	ldr	r6, [r4, #16]
 8008130:	f104 0914 	add.w	r9, r4, #20
 8008134:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8008138:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800813c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8008140:	f859 3b04 	ldr.w	r3, [r9], #4
 8008144:	fa1f f18b 	uxth.w	r1, fp
 8008148:	4461      	add	r1, ip
 800814a:	fa1f fc83 	uxth.w	ip, r3
 800814e:	0c1b      	lsrs	r3, r3, #16
 8008150:	eba1 010c 	sub.w	r1, r1, ip
 8008154:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008158:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800815c:	b289      	uxth	r1, r1
 800815e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008162:	454e      	cmp	r6, r9
 8008164:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008168:	f84a 3b04 	str.w	r3, [sl], #4
 800816c:	d8e6      	bhi.n	800813c <__mdiff+0x84>
 800816e:	1b33      	subs	r3, r6, r4
 8008170:	3b15      	subs	r3, #21
 8008172:	f023 0303 	bic.w	r3, r3, #3
 8008176:	3415      	adds	r4, #21
 8008178:	3304      	adds	r3, #4
 800817a:	42a6      	cmp	r6, r4
 800817c:	bf38      	it	cc
 800817e:	2304      	movcc	r3, #4
 8008180:	441d      	add	r5, r3
 8008182:	4443      	add	r3, r8
 8008184:	461e      	mov	r6, r3
 8008186:	462c      	mov	r4, r5
 8008188:	4574      	cmp	r4, lr
 800818a:	d30e      	bcc.n	80081aa <__mdiff+0xf2>
 800818c:	f10e 0103 	add.w	r1, lr, #3
 8008190:	1b49      	subs	r1, r1, r5
 8008192:	f021 0103 	bic.w	r1, r1, #3
 8008196:	3d03      	subs	r5, #3
 8008198:	45ae      	cmp	lr, r5
 800819a:	bf38      	it	cc
 800819c:	2100      	movcc	r1, #0
 800819e:	4419      	add	r1, r3
 80081a0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80081a4:	b18b      	cbz	r3, 80081ca <__mdiff+0x112>
 80081a6:	6117      	str	r7, [r2, #16]
 80081a8:	e7a0      	b.n	80080ec <__mdiff+0x34>
 80081aa:	f854 8b04 	ldr.w	r8, [r4], #4
 80081ae:	fa1f f188 	uxth.w	r1, r8
 80081b2:	4461      	add	r1, ip
 80081b4:	1408      	asrs	r0, r1, #16
 80081b6:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 80081ba:	b289      	uxth	r1, r1
 80081bc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80081c0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80081c4:	f846 1b04 	str.w	r1, [r6], #4
 80081c8:	e7de      	b.n	8008188 <__mdiff+0xd0>
 80081ca:	3f01      	subs	r7, #1
 80081cc:	e7e8      	b.n	80081a0 <__mdiff+0xe8>
 80081ce:	bf00      	nop
 80081d0:	080094af 	.word	0x080094af
 80081d4:	080094c0 	.word	0x080094c0

080081d8 <__d2b>:
 80081d8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80081dc:	2101      	movs	r1, #1
 80081de:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80081e2:	4690      	mov	r8, r2
 80081e4:	461d      	mov	r5, r3
 80081e6:	f7ff fcd1 	bl	8007b8c <_Balloc>
 80081ea:	4604      	mov	r4, r0
 80081ec:	b930      	cbnz	r0, 80081fc <__d2b+0x24>
 80081ee:	4602      	mov	r2, r0
 80081f0:	f240 310a 	movw	r1, #778	; 0x30a
 80081f4:	4b24      	ldr	r3, [pc, #144]	; (8008288 <__d2b+0xb0>)
 80081f6:	4825      	ldr	r0, [pc, #148]	; (800828c <__d2b+0xb4>)
 80081f8:	f000 fa6a 	bl	80086d0 <__assert_func>
 80081fc:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8008200:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8008204:	bb2d      	cbnz	r5, 8008252 <__d2b+0x7a>
 8008206:	9301      	str	r3, [sp, #4]
 8008208:	f1b8 0300 	subs.w	r3, r8, #0
 800820c:	d026      	beq.n	800825c <__d2b+0x84>
 800820e:	4668      	mov	r0, sp
 8008210:	9300      	str	r3, [sp, #0]
 8008212:	f7ff fd87 	bl	8007d24 <__lo0bits>
 8008216:	9900      	ldr	r1, [sp, #0]
 8008218:	b1f0      	cbz	r0, 8008258 <__d2b+0x80>
 800821a:	9a01      	ldr	r2, [sp, #4]
 800821c:	f1c0 0320 	rsb	r3, r0, #32
 8008220:	fa02 f303 	lsl.w	r3, r2, r3
 8008224:	430b      	orrs	r3, r1
 8008226:	40c2      	lsrs	r2, r0
 8008228:	6163      	str	r3, [r4, #20]
 800822a:	9201      	str	r2, [sp, #4]
 800822c:	9b01      	ldr	r3, [sp, #4]
 800822e:	2b00      	cmp	r3, #0
 8008230:	bf14      	ite	ne
 8008232:	2102      	movne	r1, #2
 8008234:	2101      	moveq	r1, #1
 8008236:	61a3      	str	r3, [r4, #24]
 8008238:	6121      	str	r1, [r4, #16]
 800823a:	b1c5      	cbz	r5, 800826e <__d2b+0x96>
 800823c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008240:	4405      	add	r5, r0
 8008242:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008246:	603d      	str	r5, [r7, #0]
 8008248:	6030      	str	r0, [r6, #0]
 800824a:	4620      	mov	r0, r4
 800824c:	b002      	add	sp, #8
 800824e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008252:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008256:	e7d6      	b.n	8008206 <__d2b+0x2e>
 8008258:	6161      	str	r1, [r4, #20]
 800825a:	e7e7      	b.n	800822c <__d2b+0x54>
 800825c:	a801      	add	r0, sp, #4
 800825e:	f7ff fd61 	bl	8007d24 <__lo0bits>
 8008262:	2101      	movs	r1, #1
 8008264:	9b01      	ldr	r3, [sp, #4]
 8008266:	6121      	str	r1, [r4, #16]
 8008268:	6163      	str	r3, [r4, #20]
 800826a:	3020      	adds	r0, #32
 800826c:	e7e5      	b.n	800823a <__d2b+0x62>
 800826e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8008272:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008276:	6038      	str	r0, [r7, #0]
 8008278:	6918      	ldr	r0, [r3, #16]
 800827a:	f7ff fd33 	bl	8007ce4 <__hi0bits>
 800827e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8008282:	6031      	str	r1, [r6, #0]
 8008284:	e7e1      	b.n	800824a <__d2b+0x72>
 8008286:	bf00      	nop
 8008288:	080094af 	.word	0x080094af
 800828c:	080094c0 	.word	0x080094c0

08008290 <_calloc_r>:
 8008290:	b538      	push	{r3, r4, r5, lr}
 8008292:	fb02 f501 	mul.w	r5, r2, r1
 8008296:	4629      	mov	r1, r5
 8008298:	f000 f854 	bl	8008344 <_malloc_r>
 800829c:	4604      	mov	r4, r0
 800829e:	b118      	cbz	r0, 80082a8 <_calloc_r+0x18>
 80082a0:	462a      	mov	r2, r5
 80082a2:	2100      	movs	r1, #0
 80082a4:	f7fe f92a 	bl	80064fc <memset>
 80082a8:	4620      	mov	r0, r4
 80082aa:	bd38      	pop	{r3, r4, r5, pc}

080082ac <_free_r>:
 80082ac:	b538      	push	{r3, r4, r5, lr}
 80082ae:	4605      	mov	r5, r0
 80082b0:	2900      	cmp	r1, #0
 80082b2:	d043      	beq.n	800833c <_free_r+0x90>
 80082b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082b8:	1f0c      	subs	r4, r1, #4
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	bfb8      	it	lt
 80082be:	18e4      	addlt	r4, r4, r3
 80082c0:	f000 fa62 	bl	8008788 <__malloc_lock>
 80082c4:	4a1e      	ldr	r2, [pc, #120]	; (8008340 <_free_r+0x94>)
 80082c6:	6813      	ldr	r3, [r2, #0]
 80082c8:	4610      	mov	r0, r2
 80082ca:	b933      	cbnz	r3, 80082da <_free_r+0x2e>
 80082cc:	6063      	str	r3, [r4, #4]
 80082ce:	6014      	str	r4, [r2, #0]
 80082d0:	4628      	mov	r0, r5
 80082d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082d6:	f000 ba5d 	b.w	8008794 <__malloc_unlock>
 80082da:	42a3      	cmp	r3, r4
 80082dc:	d90a      	bls.n	80082f4 <_free_r+0x48>
 80082de:	6821      	ldr	r1, [r4, #0]
 80082e0:	1862      	adds	r2, r4, r1
 80082e2:	4293      	cmp	r3, r2
 80082e4:	bf01      	itttt	eq
 80082e6:	681a      	ldreq	r2, [r3, #0]
 80082e8:	685b      	ldreq	r3, [r3, #4]
 80082ea:	1852      	addeq	r2, r2, r1
 80082ec:	6022      	streq	r2, [r4, #0]
 80082ee:	6063      	str	r3, [r4, #4]
 80082f0:	6004      	str	r4, [r0, #0]
 80082f2:	e7ed      	b.n	80082d0 <_free_r+0x24>
 80082f4:	461a      	mov	r2, r3
 80082f6:	685b      	ldr	r3, [r3, #4]
 80082f8:	b10b      	cbz	r3, 80082fe <_free_r+0x52>
 80082fa:	42a3      	cmp	r3, r4
 80082fc:	d9fa      	bls.n	80082f4 <_free_r+0x48>
 80082fe:	6811      	ldr	r1, [r2, #0]
 8008300:	1850      	adds	r0, r2, r1
 8008302:	42a0      	cmp	r0, r4
 8008304:	d10b      	bne.n	800831e <_free_r+0x72>
 8008306:	6820      	ldr	r0, [r4, #0]
 8008308:	4401      	add	r1, r0
 800830a:	1850      	adds	r0, r2, r1
 800830c:	4283      	cmp	r3, r0
 800830e:	6011      	str	r1, [r2, #0]
 8008310:	d1de      	bne.n	80082d0 <_free_r+0x24>
 8008312:	6818      	ldr	r0, [r3, #0]
 8008314:	685b      	ldr	r3, [r3, #4]
 8008316:	4401      	add	r1, r0
 8008318:	6011      	str	r1, [r2, #0]
 800831a:	6053      	str	r3, [r2, #4]
 800831c:	e7d8      	b.n	80082d0 <_free_r+0x24>
 800831e:	d902      	bls.n	8008326 <_free_r+0x7a>
 8008320:	230c      	movs	r3, #12
 8008322:	602b      	str	r3, [r5, #0]
 8008324:	e7d4      	b.n	80082d0 <_free_r+0x24>
 8008326:	6820      	ldr	r0, [r4, #0]
 8008328:	1821      	adds	r1, r4, r0
 800832a:	428b      	cmp	r3, r1
 800832c:	bf01      	itttt	eq
 800832e:	6819      	ldreq	r1, [r3, #0]
 8008330:	685b      	ldreq	r3, [r3, #4]
 8008332:	1809      	addeq	r1, r1, r0
 8008334:	6021      	streq	r1, [r4, #0]
 8008336:	6063      	str	r3, [r4, #4]
 8008338:	6054      	str	r4, [r2, #4]
 800833a:	e7c9      	b.n	80082d0 <_free_r+0x24>
 800833c:	bd38      	pop	{r3, r4, r5, pc}
 800833e:	bf00      	nop
 8008340:	2000035c 	.word	0x2000035c

08008344 <_malloc_r>:
 8008344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008346:	1ccd      	adds	r5, r1, #3
 8008348:	f025 0503 	bic.w	r5, r5, #3
 800834c:	3508      	adds	r5, #8
 800834e:	2d0c      	cmp	r5, #12
 8008350:	bf38      	it	cc
 8008352:	250c      	movcc	r5, #12
 8008354:	2d00      	cmp	r5, #0
 8008356:	4606      	mov	r6, r0
 8008358:	db01      	blt.n	800835e <_malloc_r+0x1a>
 800835a:	42a9      	cmp	r1, r5
 800835c:	d903      	bls.n	8008366 <_malloc_r+0x22>
 800835e:	230c      	movs	r3, #12
 8008360:	6033      	str	r3, [r6, #0]
 8008362:	2000      	movs	r0, #0
 8008364:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008366:	f000 fa0f 	bl	8008788 <__malloc_lock>
 800836a:	4921      	ldr	r1, [pc, #132]	; (80083f0 <_malloc_r+0xac>)
 800836c:	680a      	ldr	r2, [r1, #0]
 800836e:	4614      	mov	r4, r2
 8008370:	b99c      	cbnz	r4, 800839a <_malloc_r+0x56>
 8008372:	4f20      	ldr	r7, [pc, #128]	; (80083f4 <_malloc_r+0xb0>)
 8008374:	683b      	ldr	r3, [r7, #0]
 8008376:	b923      	cbnz	r3, 8008382 <_malloc_r+0x3e>
 8008378:	4621      	mov	r1, r4
 800837a:	4630      	mov	r0, r6
 800837c:	f000 f998 	bl	80086b0 <_sbrk_r>
 8008380:	6038      	str	r0, [r7, #0]
 8008382:	4629      	mov	r1, r5
 8008384:	4630      	mov	r0, r6
 8008386:	f000 f993 	bl	80086b0 <_sbrk_r>
 800838a:	1c43      	adds	r3, r0, #1
 800838c:	d123      	bne.n	80083d6 <_malloc_r+0x92>
 800838e:	230c      	movs	r3, #12
 8008390:	4630      	mov	r0, r6
 8008392:	6033      	str	r3, [r6, #0]
 8008394:	f000 f9fe 	bl	8008794 <__malloc_unlock>
 8008398:	e7e3      	b.n	8008362 <_malloc_r+0x1e>
 800839a:	6823      	ldr	r3, [r4, #0]
 800839c:	1b5b      	subs	r3, r3, r5
 800839e:	d417      	bmi.n	80083d0 <_malloc_r+0x8c>
 80083a0:	2b0b      	cmp	r3, #11
 80083a2:	d903      	bls.n	80083ac <_malloc_r+0x68>
 80083a4:	6023      	str	r3, [r4, #0]
 80083a6:	441c      	add	r4, r3
 80083a8:	6025      	str	r5, [r4, #0]
 80083aa:	e004      	b.n	80083b6 <_malloc_r+0x72>
 80083ac:	6863      	ldr	r3, [r4, #4]
 80083ae:	42a2      	cmp	r2, r4
 80083b0:	bf0c      	ite	eq
 80083b2:	600b      	streq	r3, [r1, #0]
 80083b4:	6053      	strne	r3, [r2, #4]
 80083b6:	4630      	mov	r0, r6
 80083b8:	f000 f9ec 	bl	8008794 <__malloc_unlock>
 80083bc:	f104 000b 	add.w	r0, r4, #11
 80083c0:	1d23      	adds	r3, r4, #4
 80083c2:	f020 0007 	bic.w	r0, r0, #7
 80083c6:	1ac2      	subs	r2, r0, r3
 80083c8:	d0cc      	beq.n	8008364 <_malloc_r+0x20>
 80083ca:	1a1b      	subs	r3, r3, r0
 80083cc:	50a3      	str	r3, [r4, r2]
 80083ce:	e7c9      	b.n	8008364 <_malloc_r+0x20>
 80083d0:	4622      	mov	r2, r4
 80083d2:	6864      	ldr	r4, [r4, #4]
 80083d4:	e7cc      	b.n	8008370 <_malloc_r+0x2c>
 80083d6:	1cc4      	adds	r4, r0, #3
 80083d8:	f024 0403 	bic.w	r4, r4, #3
 80083dc:	42a0      	cmp	r0, r4
 80083de:	d0e3      	beq.n	80083a8 <_malloc_r+0x64>
 80083e0:	1a21      	subs	r1, r4, r0
 80083e2:	4630      	mov	r0, r6
 80083e4:	f000 f964 	bl	80086b0 <_sbrk_r>
 80083e8:	3001      	adds	r0, #1
 80083ea:	d1dd      	bne.n	80083a8 <_malloc_r+0x64>
 80083ec:	e7cf      	b.n	800838e <_malloc_r+0x4a>
 80083ee:	bf00      	nop
 80083f0:	2000035c 	.word	0x2000035c
 80083f4:	20000360 	.word	0x20000360

080083f8 <__ssputs_r>:
 80083f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083fc:	688e      	ldr	r6, [r1, #8]
 80083fe:	4682      	mov	sl, r0
 8008400:	429e      	cmp	r6, r3
 8008402:	460c      	mov	r4, r1
 8008404:	4690      	mov	r8, r2
 8008406:	461f      	mov	r7, r3
 8008408:	d838      	bhi.n	800847c <__ssputs_r+0x84>
 800840a:	898a      	ldrh	r2, [r1, #12]
 800840c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008410:	d032      	beq.n	8008478 <__ssputs_r+0x80>
 8008412:	6825      	ldr	r5, [r4, #0]
 8008414:	6909      	ldr	r1, [r1, #16]
 8008416:	3301      	adds	r3, #1
 8008418:	eba5 0901 	sub.w	r9, r5, r1
 800841c:	6965      	ldr	r5, [r4, #20]
 800841e:	444b      	add	r3, r9
 8008420:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008424:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008428:	106d      	asrs	r5, r5, #1
 800842a:	429d      	cmp	r5, r3
 800842c:	bf38      	it	cc
 800842e:	461d      	movcc	r5, r3
 8008430:	0553      	lsls	r3, r2, #21
 8008432:	d531      	bpl.n	8008498 <__ssputs_r+0xa0>
 8008434:	4629      	mov	r1, r5
 8008436:	f7ff ff85 	bl	8008344 <_malloc_r>
 800843a:	4606      	mov	r6, r0
 800843c:	b950      	cbnz	r0, 8008454 <__ssputs_r+0x5c>
 800843e:	230c      	movs	r3, #12
 8008440:	f04f 30ff 	mov.w	r0, #4294967295
 8008444:	f8ca 3000 	str.w	r3, [sl]
 8008448:	89a3      	ldrh	r3, [r4, #12]
 800844a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800844e:	81a3      	strh	r3, [r4, #12]
 8008450:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008454:	464a      	mov	r2, r9
 8008456:	6921      	ldr	r1, [r4, #16]
 8008458:	f7ff fb8a 	bl	8007b70 <memcpy>
 800845c:	89a3      	ldrh	r3, [r4, #12]
 800845e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008462:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008466:	81a3      	strh	r3, [r4, #12]
 8008468:	6126      	str	r6, [r4, #16]
 800846a:	444e      	add	r6, r9
 800846c:	6026      	str	r6, [r4, #0]
 800846e:	463e      	mov	r6, r7
 8008470:	6165      	str	r5, [r4, #20]
 8008472:	eba5 0509 	sub.w	r5, r5, r9
 8008476:	60a5      	str	r5, [r4, #8]
 8008478:	42be      	cmp	r6, r7
 800847a:	d900      	bls.n	800847e <__ssputs_r+0x86>
 800847c:	463e      	mov	r6, r7
 800847e:	4632      	mov	r2, r6
 8008480:	4641      	mov	r1, r8
 8008482:	6820      	ldr	r0, [r4, #0]
 8008484:	f000 f966 	bl	8008754 <memmove>
 8008488:	68a3      	ldr	r3, [r4, #8]
 800848a:	6822      	ldr	r2, [r4, #0]
 800848c:	1b9b      	subs	r3, r3, r6
 800848e:	4432      	add	r2, r6
 8008490:	2000      	movs	r0, #0
 8008492:	60a3      	str	r3, [r4, #8]
 8008494:	6022      	str	r2, [r4, #0]
 8008496:	e7db      	b.n	8008450 <__ssputs_r+0x58>
 8008498:	462a      	mov	r2, r5
 800849a:	f000 f981 	bl	80087a0 <_realloc_r>
 800849e:	4606      	mov	r6, r0
 80084a0:	2800      	cmp	r0, #0
 80084a2:	d1e1      	bne.n	8008468 <__ssputs_r+0x70>
 80084a4:	4650      	mov	r0, sl
 80084a6:	6921      	ldr	r1, [r4, #16]
 80084a8:	f7ff ff00 	bl	80082ac <_free_r>
 80084ac:	e7c7      	b.n	800843e <__ssputs_r+0x46>
	...

080084b0 <_svfiprintf_r>:
 80084b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084b4:	4698      	mov	r8, r3
 80084b6:	898b      	ldrh	r3, [r1, #12]
 80084b8:	4607      	mov	r7, r0
 80084ba:	061b      	lsls	r3, r3, #24
 80084bc:	460d      	mov	r5, r1
 80084be:	4614      	mov	r4, r2
 80084c0:	b09d      	sub	sp, #116	; 0x74
 80084c2:	d50e      	bpl.n	80084e2 <_svfiprintf_r+0x32>
 80084c4:	690b      	ldr	r3, [r1, #16]
 80084c6:	b963      	cbnz	r3, 80084e2 <_svfiprintf_r+0x32>
 80084c8:	2140      	movs	r1, #64	; 0x40
 80084ca:	f7ff ff3b 	bl	8008344 <_malloc_r>
 80084ce:	6028      	str	r0, [r5, #0]
 80084d0:	6128      	str	r0, [r5, #16]
 80084d2:	b920      	cbnz	r0, 80084de <_svfiprintf_r+0x2e>
 80084d4:	230c      	movs	r3, #12
 80084d6:	603b      	str	r3, [r7, #0]
 80084d8:	f04f 30ff 	mov.w	r0, #4294967295
 80084dc:	e0d1      	b.n	8008682 <_svfiprintf_r+0x1d2>
 80084de:	2340      	movs	r3, #64	; 0x40
 80084e0:	616b      	str	r3, [r5, #20]
 80084e2:	2300      	movs	r3, #0
 80084e4:	9309      	str	r3, [sp, #36]	; 0x24
 80084e6:	2320      	movs	r3, #32
 80084e8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80084ec:	2330      	movs	r3, #48	; 0x30
 80084ee:	f04f 0901 	mov.w	r9, #1
 80084f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80084f6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800869c <_svfiprintf_r+0x1ec>
 80084fa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80084fe:	4623      	mov	r3, r4
 8008500:	469a      	mov	sl, r3
 8008502:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008506:	b10a      	cbz	r2, 800850c <_svfiprintf_r+0x5c>
 8008508:	2a25      	cmp	r2, #37	; 0x25
 800850a:	d1f9      	bne.n	8008500 <_svfiprintf_r+0x50>
 800850c:	ebba 0b04 	subs.w	fp, sl, r4
 8008510:	d00b      	beq.n	800852a <_svfiprintf_r+0x7a>
 8008512:	465b      	mov	r3, fp
 8008514:	4622      	mov	r2, r4
 8008516:	4629      	mov	r1, r5
 8008518:	4638      	mov	r0, r7
 800851a:	f7ff ff6d 	bl	80083f8 <__ssputs_r>
 800851e:	3001      	adds	r0, #1
 8008520:	f000 80aa 	beq.w	8008678 <_svfiprintf_r+0x1c8>
 8008524:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008526:	445a      	add	r2, fp
 8008528:	9209      	str	r2, [sp, #36]	; 0x24
 800852a:	f89a 3000 	ldrb.w	r3, [sl]
 800852e:	2b00      	cmp	r3, #0
 8008530:	f000 80a2 	beq.w	8008678 <_svfiprintf_r+0x1c8>
 8008534:	2300      	movs	r3, #0
 8008536:	f04f 32ff 	mov.w	r2, #4294967295
 800853a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800853e:	f10a 0a01 	add.w	sl, sl, #1
 8008542:	9304      	str	r3, [sp, #16]
 8008544:	9307      	str	r3, [sp, #28]
 8008546:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800854a:	931a      	str	r3, [sp, #104]	; 0x68
 800854c:	4654      	mov	r4, sl
 800854e:	2205      	movs	r2, #5
 8008550:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008554:	4851      	ldr	r0, [pc, #324]	; (800869c <_svfiprintf_r+0x1ec>)
 8008556:	f7ff fafd 	bl	8007b54 <memchr>
 800855a:	9a04      	ldr	r2, [sp, #16]
 800855c:	b9d8      	cbnz	r0, 8008596 <_svfiprintf_r+0xe6>
 800855e:	06d0      	lsls	r0, r2, #27
 8008560:	bf44      	itt	mi
 8008562:	2320      	movmi	r3, #32
 8008564:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008568:	0711      	lsls	r1, r2, #28
 800856a:	bf44      	itt	mi
 800856c:	232b      	movmi	r3, #43	; 0x2b
 800856e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008572:	f89a 3000 	ldrb.w	r3, [sl]
 8008576:	2b2a      	cmp	r3, #42	; 0x2a
 8008578:	d015      	beq.n	80085a6 <_svfiprintf_r+0xf6>
 800857a:	4654      	mov	r4, sl
 800857c:	2000      	movs	r0, #0
 800857e:	f04f 0c0a 	mov.w	ip, #10
 8008582:	9a07      	ldr	r2, [sp, #28]
 8008584:	4621      	mov	r1, r4
 8008586:	f811 3b01 	ldrb.w	r3, [r1], #1
 800858a:	3b30      	subs	r3, #48	; 0x30
 800858c:	2b09      	cmp	r3, #9
 800858e:	d94e      	bls.n	800862e <_svfiprintf_r+0x17e>
 8008590:	b1b0      	cbz	r0, 80085c0 <_svfiprintf_r+0x110>
 8008592:	9207      	str	r2, [sp, #28]
 8008594:	e014      	b.n	80085c0 <_svfiprintf_r+0x110>
 8008596:	eba0 0308 	sub.w	r3, r0, r8
 800859a:	fa09 f303 	lsl.w	r3, r9, r3
 800859e:	4313      	orrs	r3, r2
 80085a0:	46a2      	mov	sl, r4
 80085a2:	9304      	str	r3, [sp, #16]
 80085a4:	e7d2      	b.n	800854c <_svfiprintf_r+0x9c>
 80085a6:	9b03      	ldr	r3, [sp, #12]
 80085a8:	1d19      	adds	r1, r3, #4
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	9103      	str	r1, [sp, #12]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	bfbb      	ittet	lt
 80085b2:	425b      	neglt	r3, r3
 80085b4:	f042 0202 	orrlt.w	r2, r2, #2
 80085b8:	9307      	strge	r3, [sp, #28]
 80085ba:	9307      	strlt	r3, [sp, #28]
 80085bc:	bfb8      	it	lt
 80085be:	9204      	strlt	r2, [sp, #16]
 80085c0:	7823      	ldrb	r3, [r4, #0]
 80085c2:	2b2e      	cmp	r3, #46	; 0x2e
 80085c4:	d10c      	bne.n	80085e0 <_svfiprintf_r+0x130>
 80085c6:	7863      	ldrb	r3, [r4, #1]
 80085c8:	2b2a      	cmp	r3, #42	; 0x2a
 80085ca:	d135      	bne.n	8008638 <_svfiprintf_r+0x188>
 80085cc:	9b03      	ldr	r3, [sp, #12]
 80085ce:	3402      	adds	r4, #2
 80085d0:	1d1a      	adds	r2, r3, #4
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	9203      	str	r2, [sp, #12]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	bfb8      	it	lt
 80085da:	f04f 33ff 	movlt.w	r3, #4294967295
 80085de:	9305      	str	r3, [sp, #20]
 80085e0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80086ac <_svfiprintf_r+0x1fc>
 80085e4:	2203      	movs	r2, #3
 80085e6:	4650      	mov	r0, sl
 80085e8:	7821      	ldrb	r1, [r4, #0]
 80085ea:	f7ff fab3 	bl	8007b54 <memchr>
 80085ee:	b140      	cbz	r0, 8008602 <_svfiprintf_r+0x152>
 80085f0:	2340      	movs	r3, #64	; 0x40
 80085f2:	eba0 000a 	sub.w	r0, r0, sl
 80085f6:	fa03 f000 	lsl.w	r0, r3, r0
 80085fa:	9b04      	ldr	r3, [sp, #16]
 80085fc:	3401      	adds	r4, #1
 80085fe:	4303      	orrs	r3, r0
 8008600:	9304      	str	r3, [sp, #16]
 8008602:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008606:	2206      	movs	r2, #6
 8008608:	4825      	ldr	r0, [pc, #148]	; (80086a0 <_svfiprintf_r+0x1f0>)
 800860a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800860e:	f7ff faa1 	bl	8007b54 <memchr>
 8008612:	2800      	cmp	r0, #0
 8008614:	d038      	beq.n	8008688 <_svfiprintf_r+0x1d8>
 8008616:	4b23      	ldr	r3, [pc, #140]	; (80086a4 <_svfiprintf_r+0x1f4>)
 8008618:	bb1b      	cbnz	r3, 8008662 <_svfiprintf_r+0x1b2>
 800861a:	9b03      	ldr	r3, [sp, #12]
 800861c:	3307      	adds	r3, #7
 800861e:	f023 0307 	bic.w	r3, r3, #7
 8008622:	3308      	adds	r3, #8
 8008624:	9303      	str	r3, [sp, #12]
 8008626:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008628:	4433      	add	r3, r6
 800862a:	9309      	str	r3, [sp, #36]	; 0x24
 800862c:	e767      	b.n	80084fe <_svfiprintf_r+0x4e>
 800862e:	460c      	mov	r4, r1
 8008630:	2001      	movs	r0, #1
 8008632:	fb0c 3202 	mla	r2, ip, r2, r3
 8008636:	e7a5      	b.n	8008584 <_svfiprintf_r+0xd4>
 8008638:	2300      	movs	r3, #0
 800863a:	f04f 0c0a 	mov.w	ip, #10
 800863e:	4619      	mov	r1, r3
 8008640:	3401      	adds	r4, #1
 8008642:	9305      	str	r3, [sp, #20]
 8008644:	4620      	mov	r0, r4
 8008646:	f810 2b01 	ldrb.w	r2, [r0], #1
 800864a:	3a30      	subs	r2, #48	; 0x30
 800864c:	2a09      	cmp	r2, #9
 800864e:	d903      	bls.n	8008658 <_svfiprintf_r+0x1a8>
 8008650:	2b00      	cmp	r3, #0
 8008652:	d0c5      	beq.n	80085e0 <_svfiprintf_r+0x130>
 8008654:	9105      	str	r1, [sp, #20]
 8008656:	e7c3      	b.n	80085e0 <_svfiprintf_r+0x130>
 8008658:	4604      	mov	r4, r0
 800865a:	2301      	movs	r3, #1
 800865c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008660:	e7f0      	b.n	8008644 <_svfiprintf_r+0x194>
 8008662:	ab03      	add	r3, sp, #12
 8008664:	9300      	str	r3, [sp, #0]
 8008666:	462a      	mov	r2, r5
 8008668:	4638      	mov	r0, r7
 800866a:	4b0f      	ldr	r3, [pc, #60]	; (80086a8 <_svfiprintf_r+0x1f8>)
 800866c:	a904      	add	r1, sp, #16
 800866e:	f7fd ffeb 	bl	8006648 <_printf_float>
 8008672:	1c42      	adds	r2, r0, #1
 8008674:	4606      	mov	r6, r0
 8008676:	d1d6      	bne.n	8008626 <_svfiprintf_r+0x176>
 8008678:	89ab      	ldrh	r3, [r5, #12]
 800867a:	065b      	lsls	r3, r3, #25
 800867c:	f53f af2c 	bmi.w	80084d8 <_svfiprintf_r+0x28>
 8008680:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008682:	b01d      	add	sp, #116	; 0x74
 8008684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008688:	ab03      	add	r3, sp, #12
 800868a:	9300      	str	r3, [sp, #0]
 800868c:	462a      	mov	r2, r5
 800868e:	4638      	mov	r0, r7
 8008690:	4b05      	ldr	r3, [pc, #20]	; (80086a8 <_svfiprintf_r+0x1f8>)
 8008692:	a904      	add	r1, sp, #16
 8008694:	f7fe fa74 	bl	8006b80 <_printf_i>
 8008698:	e7eb      	b.n	8008672 <_svfiprintf_r+0x1c2>
 800869a:	bf00      	nop
 800869c:	0800961c 	.word	0x0800961c
 80086a0:	08009626 	.word	0x08009626
 80086a4:	08006649 	.word	0x08006649
 80086a8:	080083f9 	.word	0x080083f9
 80086ac:	08009622 	.word	0x08009622

080086b0 <_sbrk_r>:
 80086b0:	b538      	push	{r3, r4, r5, lr}
 80086b2:	2300      	movs	r3, #0
 80086b4:	4d05      	ldr	r5, [pc, #20]	; (80086cc <_sbrk_r+0x1c>)
 80086b6:	4604      	mov	r4, r0
 80086b8:	4608      	mov	r0, r1
 80086ba:	602b      	str	r3, [r5, #0]
 80086bc:	f7f8 fbfc 	bl	8000eb8 <_sbrk>
 80086c0:	1c43      	adds	r3, r0, #1
 80086c2:	d102      	bne.n	80086ca <_sbrk_r+0x1a>
 80086c4:	682b      	ldr	r3, [r5, #0]
 80086c6:	b103      	cbz	r3, 80086ca <_sbrk_r+0x1a>
 80086c8:	6023      	str	r3, [r4, #0]
 80086ca:	bd38      	pop	{r3, r4, r5, pc}
 80086cc:	20000570 	.word	0x20000570

080086d0 <__assert_func>:
 80086d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80086d2:	4614      	mov	r4, r2
 80086d4:	461a      	mov	r2, r3
 80086d6:	4b09      	ldr	r3, [pc, #36]	; (80086fc <__assert_func+0x2c>)
 80086d8:	4605      	mov	r5, r0
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	68d8      	ldr	r0, [r3, #12]
 80086de:	b14c      	cbz	r4, 80086f4 <__assert_func+0x24>
 80086e0:	4b07      	ldr	r3, [pc, #28]	; (8008700 <__assert_func+0x30>)
 80086e2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80086e6:	9100      	str	r1, [sp, #0]
 80086e8:	462b      	mov	r3, r5
 80086ea:	4906      	ldr	r1, [pc, #24]	; (8008704 <__assert_func+0x34>)
 80086ec:	f000 f80e 	bl	800870c <fiprintf>
 80086f0:	f000 faa2 	bl	8008c38 <abort>
 80086f4:	4b04      	ldr	r3, [pc, #16]	; (8008708 <__assert_func+0x38>)
 80086f6:	461c      	mov	r4, r3
 80086f8:	e7f3      	b.n	80086e2 <__assert_func+0x12>
 80086fa:	bf00      	nop
 80086fc:	2000003c 	.word	0x2000003c
 8008700:	0800962d 	.word	0x0800962d
 8008704:	0800963a 	.word	0x0800963a
 8008708:	08009668 	.word	0x08009668

0800870c <fiprintf>:
 800870c:	b40e      	push	{r1, r2, r3}
 800870e:	b503      	push	{r0, r1, lr}
 8008710:	4601      	mov	r1, r0
 8008712:	ab03      	add	r3, sp, #12
 8008714:	4805      	ldr	r0, [pc, #20]	; (800872c <fiprintf+0x20>)
 8008716:	f853 2b04 	ldr.w	r2, [r3], #4
 800871a:	6800      	ldr	r0, [r0, #0]
 800871c:	9301      	str	r3, [sp, #4]
 800871e:	f000 f88d 	bl	800883c <_vfiprintf_r>
 8008722:	b002      	add	sp, #8
 8008724:	f85d eb04 	ldr.w	lr, [sp], #4
 8008728:	b003      	add	sp, #12
 800872a:	4770      	bx	lr
 800872c:	2000003c 	.word	0x2000003c

08008730 <__ascii_mbtowc>:
 8008730:	b082      	sub	sp, #8
 8008732:	b901      	cbnz	r1, 8008736 <__ascii_mbtowc+0x6>
 8008734:	a901      	add	r1, sp, #4
 8008736:	b142      	cbz	r2, 800874a <__ascii_mbtowc+0x1a>
 8008738:	b14b      	cbz	r3, 800874e <__ascii_mbtowc+0x1e>
 800873a:	7813      	ldrb	r3, [r2, #0]
 800873c:	600b      	str	r3, [r1, #0]
 800873e:	7812      	ldrb	r2, [r2, #0]
 8008740:	1e10      	subs	r0, r2, #0
 8008742:	bf18      	it	ne
 8008744:	2001      	movne	r0, #1
 8008746:	b002      	add	sp, #8
 8008748:	4770      	bx	lr
 800874a:	4610      	mov	r0, r2
 800874c:	e7fb      	b.n	8008746 <__ascii_mbtowc+0x16>
 800874e:	f06f 0001 	mvn.w	r0, #1
 8008752:	e7f8      	b.n	8008746 <__ascii_mbtowc+0x16>

08008754 <memmove>:
 8008754:	4288      	cmp	r0, r1
 8008756:	b510      	push	{r4, lr}
 8008758:	eb01 0402 	add.w	r4, r1, r2
 800875c:	d902      	bls.n	8008764 <memmove+0x10>
 800875e:	4284      	cmp	r4, r0
 8008760:	4623      	mov	r3, r4
 8008762:	d807      	bhi.n	8008774 <memmove+0x20>
 8008764:	1e43      	subs	r3, r0, #1
 8008766:	42a1      	cmp	r1, r4
 8008768:	d008      	beq.n	800877c <memmove+0x28>
 800876a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800876e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008772:	e7f8      	b.n	8008766 <memmove+0x12>
 8008774:	4601      	mov	r1, r0
 8008776:	4402      	add	r2, r0
 8008778:	428a      	cmp	r2, r1
 800877a:	d100      	bne.n	800877e <memmove+0x2a>
 800877c:	bd10      	pop	{r4, pc}
 800877e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008782:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008786:	e7f7      	b.n	8008778 <memmove+0x24>

08008788 <__malloc_lock>:
 8008788:	4801      	ldr	r0, [pc, #4]	; (8008790 <__malloc_lock+0x8>)
 800878a:	f000 bc15 	b.w	8008fb8 <__retarget_lock_acquire_recursive>
 800878e:	bf00      	nop
 8008790:	20000578 	.word	0x20000578

08008794 <__malloc_unlock>:
 8008794:	4801      	ldr	r0, [pc, #4]	; (800879c <__malloc_unlock+0x8>)
 8008796:	f000 bc10 	b.w	8008fba <__retarget_lock_release_recursive>
 800879a:	bf00      	nop
 800879c:	20000578 	.word	0x20000578

080087a0 <_realloc_r>:
 80087a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087a2:	4607      	mov	r7, r0
 80087a4:	4614      	mov	r4, r2
 80087a6:	460e      	mov	r6, r1
 80087a8:	b921      	cbnz	r1, 80087b4 <_realloc_r+0x14>
 80087aa:	4611      	mov	r1, r2
 80087ac:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80087b0:	f7ff bdc8 	b.w	8008344 <_malloc_r>
 80087b4:	b922      	cbnz	r2, 80087c0 <_realloc_r+0x20>
 80087b6:	f7ff fd79 	bl	80082ac <_free_r>
 80087ba:	4625      	mov	r5, r4
 80087bc:	4628      	mov	r0, r5
 80087be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087c0:	f000 fc60 	bl	8009084 <_malloc_usable_size_r>
 80087c4:	42a0      	cmp	r0, r4
 80087c6:	d20f      	bcs.n	80087e8 <_realloc_r+0x48>
 80087c8:	4621      	mov	r1, r4
 80087ca:	4638      	mov	r0, r7
 80087cc:	f7ff fdba 	bl	8008344 <_malloc_r>
 80087d0:	4605      	mov	r5, r0
 80087d2:	2800      	cmp	r0, #0
 80087d4:	d0f2      	beq.n	80087bc <_realloc_r+0x1c>
 80087d6:	4631      	mov	r1, r6
 80087d8:	4622      	mov	r2, r4
 80087da:	f7ff f9c9 	bl	8007b70 <memcpy>
 80087de:	4631      	mov	r1, r6
 80087e0:	4638      	mov	r0, r7
 80087e2:	f7ff fd63 	bl	80082ac <_free_r>
 80087e6:	e7e9      	b.n	80087bc <_realloc_r+0x1c>
 80087e8:	4635      	mov	r5, r6
 80087ea:	e7e7      	b.n	80087bc <_realloc_r+0x1c>

080087ec <__sfputc_r>:
 80087ec:	6893      	ldr	r3, [r2, #8]
 80087ee:	b410      	push	{r4}
 80087f0:	3b01      	subs	r3, #1
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	6093      	str	r3, [r2, #8]
 80087f6:	da07      	bge.n	8008808 <__sfputc_r+0x1c>
 80087f8:	6994      	ldr	r4, [r2, #24]
 80087fa:	42a3      	cmp	r3, r4
 80087fc:	db01      	blt.n	8008802 <__sfputc_r+0x16>
 80087fe:	290a      	cmp	r1, #10
 8008800:	d102      	bne.n	8008808 <__sfputc_r+0x1c>
 8008802:	bc10      	pop	{r4}
 8008804:	f000 b94a 	b.w	8008a9c <__swbuf_r>
 8008808:	6813      	ldr	r3, [r2, #0]
 800880a:	1c58      	adds	r0, r3, #1
 800880c:	6010      	str	r0, [r2, #0]
 800880e:	7019      	strb	r1, [r3, #0]
 8008810:	4608      	mov	r0, r1
 8008812:	bc10      	pop	{r4}
 8008814:	4770      	bx	lr

08008816 <__sfputs_r>:
 8008816:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008818:	4606      	mov	r6, r0
 800881a:	460f      	mov	r7, r1
 800881c:	4614      	mov	r4, r2
 800881e:	18d5      	adds	r5, r2, r3
 8008820:	42ac      	cmp	r4, r5
 8008822:	d101      	bne.n	8008828 <__sfputs_r+0x12>
 8008824:	2000      	movs	r0, #0
 8008826:	e007      	b.n	8008838 <__sfputs_r+0x22>
 8008828:	463a      	mov	r2, r7
 800882a:	4630      	mov	r0, r6
 800882c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008830:	f7ff ffdc 	bl	80087ec <__sfputc_r>
 8008834:	1c43      	adds	r3, r0, #1
 8008836:	d1f3      	bne.n	8008820 <__sfputs_r+0xa>
 8008838:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800883c <_vfiprintf_r>:
 800883c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008840:	460d      	mov	r5, r1
 8008842:	4614      	mov	r4, r2
 8008844:	4698      	mov	r8, r3
 8008846:	4606      	mov	r6, r0
 8008848:	b09d      	sub	sp, #116	; 0x74
 800884a:	b118      	cbz	r0, 8008854 <_vfiprintf_r+0x18>
 800884c:	6983      	ldr	r3, [r0, #24]
 800884e:	b90b      	cbnz	r3, 8008854 <_vfiprintf_r+0x18>
 8008850:	f000 fb14 	bl	8008e7c <__sinit>
 8008854:	4b89      	ldr	r3, [pc, #548]	; (8008a7c <_vfiprintf_r+0x240>)
 8008856:	429d      	cmp	r5, r3
 8008858:	d11b      	bne.n	8008892 <_vfiprintf_r+0x56>
 800885a:	6875      	ldr	r5, [r6, #4]
 800885c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800885e:	07d9      	lsls	r1, r3, #31
 8008860:	d405      	bmi.n	800886e <_vfiprintf_r+0x32>
 8008862:	89ab      	ldrh	r3, [r5, #12]
 8008864:	059a      	lsls	r2, r3, #22
 8008866:	d402      	bmi.n	800886e <_vfiprintf_r+0x32>
 8008868:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800886a:	f000 fba5 	bl	8008fb8 <__retarget_lock_acquire_recursive>
 800886e:	89ab      	ldrh	r3, [r5, #12]
 8008870:	071b      	lsls	r3, r3, #28
 8008872:	d501      	bpl.n	8008878 <_vfiprintf_r+0x3c>
 8008874:	692b      	ldr	r3, [r5, #16]
 8008876:	b9eb      	cbnz	r3, 80088b4 <_vfiprintf_r+0x78>
 8008878:	4629      	mov	r1, r5
 800887a:	4630      	mov	r0, r6
 800887c:	f000 f96e 	bl	8008b5c <__swsetup_r>
 8008880:	b1c0      	cbz	r0, 80088b4 <_vfiprintf_r+0x78>
 8008882:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008884:	07dc      	lsls	r4, r3, #31
 8008886:	d50e      	bpl.n	80088a6 <_vfiprintf_r+0x6a>
 8008888:	f04f 30ff 	mov.w	r0, #4294967295
 800888c:	b01d      	add	sp, #116	; 0x74
 800888e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008892:	4b7b      	ldr	r3, [pc, #492]	; (8008a80 <_vfiprintf_r+0x244>)
 8008894:	429d      	cmp	r5, r3
 8008896:	d101      	bne.n	800889c <_vfiprintf_r+0x60>
 8008898:	68b5      	ldr	r5, [r6, #8]
 800889a:	e7df      	b.n	800885c <_vfiprintf_r+0x20>
 800889c:	4b79      	ldr	r3, [pc, #484]	; (8008a84 <_vfiprintf_r+0x248>)
 800889e:	429d      	cmp	r5, r3
 80088a0:	bf08      	it	eq
 80088a2:	68f5      	ldreq	r5, [r6, #12]
 80088a4:	e7da      	b.n	800885c <_vfiprintf_r+0x20>
 80088a6:	89ab      	ldrh	r3, [r5, #12]
 80088a8:	0598      	lsls	r0, r3, #22
 80088aa:	d4ed      	bmi.n	8008888 <_vfiprintf_r+0x4c>
 80088ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80088ae:	f000 fb84 	bl	8008fba <__retarget_lock_release_recursive>
 80088b2:	e7e9      	b.n	8008888 <_vfiprintf_r+0x4c>
 80088b4:	2300      	movs	r3, #0
 80088b6:	9309      	str	r3, [sp, #36]	; 0x24
 80088b8:	2320      	movs	r3, #32
 80088ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80088be:	2330      	movs	r3, #48	; 0x30
 80088c0:	f04f 0901 	mov.w	r9, #1
 80088c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80088c8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8008a88 <_vfiprintf_r+0x24c>
 80088cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80088d0:	4623      	mov	r3, r4
 80088d2:	469a      	mov	sl, r3
 80088d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80088d8:	b10a      	cbz	r2, 80088de <_vfiprintf_r+0xa2>
 80088da:	2a25      	cmp	r2, #37	; 0x25
 80088dc:	d1f9      	bne.n	80088d2 <_vfiprintf_r+0x96>
 80088de:	ebba 0b04 	subs.w	fp, sl, r4
 80088e2:	d00b      	beq.n	80088fc <_vfiprintf_r+0xc0>
 80088e4:	465b      	mov	r3, fp
 80088e6:	4622      	mov	r2, r4
 80088e8:	4629      	mov	r1, r5
 80088ea:	4630      	mov	r0, r6
 80088ec:	f7ff ff93 	bl	8008816 <__sfputs_r>
 80088f0:	3001      	adds	r0, #1
 80088f2:	f000 80aa 	beq.w	8008a4a <_vfiprintf_r+0x20e>
 80088f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80088f8:	445a      	add	r2, fp
 80088fa:	9209      	str	r2, [sp, #36]	; 0x24
 80088fc:	f89a 3000 	ldrb.w	r3, [sl]
 8008900:	2b00      	cmp	r3, #0
 8008902:	f000 80a2 	beq.w	8008a4a <_vfiprintf_r+0x20e>
 8008906:	2300      	movs	r3, #0
 8008908:	f04f 32ff 	mov.w	r2, #4294967295
 800890c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008910:	f10a 0a01 	add.w	sl, sl, #1
 8008914:	9304      	str	r3, [sp, #16]
 8008916:	9307      	str	r3, [sp, #28]
 8008918:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800891c:	931a      	str	r3, [sp, #104]	; 0x68
 800891e:	4654      	mov	r4, sl
 8008920:	2205      	movs	r2, #5
 8008922:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008926:	4858      	ldr	r0, [pc, #352]	; (8008a88 <_vfiprintf_r+0x24c>)
 8008928:	f7ff f914 	bl	8007b54 <memchr>
 800892c:	9a04      	ldr	r2, [sp, #16]
 800892e:	b9d8      	cbnz	r0, 8008968 <_vfiprintf_r+0x12c>
 8008930:	06d1      	lsls	r1, r2, #27
 8008932:	bf44      	itt	mi
 8008934:	2320      	movmi	r3, #32
 8008936:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800893a:	0713      	lsls	r3, r2, #28
 800893c:	bf44      	itt	mi
 800893e:	232b      	movmi	r3, #43	; 0x2b
 8008940:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008944:	f89a 3000 	ldrb.w	r3, [sl]
 8008948:	2b2a      	cmp	r3, #42	; 0x2a
 800894a:	d015      	beq.n	8008978 <_vfiprintf_r+0x13c>
 800894c:	4654      	mov	r4, sl
 800894e:	2000      	movs	r0, #0
 8008950:	f04f 0c0a 	mov.w	ip, #10
 8008954:	9a07      	ldr	r2, [sp, #28]
 8008956:	4621      	mov	r1, r4
 8008958:	f811 3b01 	ldrb.w	r3, [r1], #1
 800895c:	3b30      	subs	r3, #48	; 0x30
 800895e:	2b09      	cmp	r3, #9
 8008960:	d94e      	bls.n	8008a00 <_vfiprintf_r+0x1c4>
 8008962:	b1b0      	cbz	r0, 8008992 <_vfiprintf_r+0x156>
 8008964:	9207      	str	r2, [sp, #28]
 8008966:	e014      	b.n	8008992 <_vfiprintf_r+0x156>
 8008968:	eba0 0308 	sub.w	r3, r0, r8
 800896c:	fa09 f303 	lsl.w	r3, r9, r3
 8008970:	4313      	orrs	r3, r2
 8008972:	46a2      	mov	sl, r4
 8008974:	9304      	str	r3, [sp, #16]
 8008976:	e7d2      	b.n	800891e <_vfiprintf_r+0xe2>
 8008978:	9b03      	ldr	r3, [sp, #12]
 800897a:	1d19      	adds	r1, r3, #4
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	9103      	str	r1, [sp, #12]
 8008980:	2b00      	cmp	r3, #0
 8008982:	bfbb      	ittet	lt
 8008984:	425b      	neglt	r3, r3
 8008986:	f042 0202 	orrlt.w	r2, r2, #2
 800898a:	9307      	strge	r3, [sp, #28]
 800898c:	9307      	strlt	r3, [sp, #28]
 800898e:	bfb8      	it	lt
 8008990:	9204      	strlt	r2, [sp, #16]
 8008992:	7823      	ldrb	r3, [r4, #0]
 8008994:	2b2e      	cmp	r3, #46	; 0x2e
 8008996:	d10c      	bne.n	80089b2 <_vfiprintf_r+0x176>
 8008998:	7863      	ldrb	r3, [r4, #1]
 800899a:	2b2a      	cmp	r3, #42	; 0x2a
 800899c:	d135      	bne.n	8008a0a <_vfiprintf_r+0x1ce>
 800899e:	9b03      	ldr	r3, [sp, #12]
 80089a0:	3402      	adds	r4, #2
 80089a2:	1d1a      	adds	r2, r3, #4
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	9203      	str	r2, [sp, #12]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	bfb8      	it	lt
 80089ac:	f04f 33ff 	movlt.w	r3, #4294967295
 80089b0:	9305      	str	r3, [sp, #20]
 80089b2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008a98 <_vfiprintf_r+0x25c>
 80089b6:	2203      	movs	r2, #3
 80089b8:	4650      	mov	r0, sl
 80089ba:	7821      	ldrb	r1, [r4, #0]
 80089bc:	f7ff f8ca 	bl	8007b54 <memchr>
 80089c0:	b140      	cbz	r0, 80089d4 <_vfiprintf_r+0x198>
 80089c2:	2340      	movs	r3, #64	; 0x40
 80089c4:	eba0 000a 	sub.w	r0, r0, sl
 80089c8:	fa03 f000 	lsl.w	r0, r3, r0
 80089cc:	9b04      	ldr	r3, [sp, #16]
 80089ce:	3401      	adds	r4, #1
 80089d0:	4303      	orrs	r3, r0
 80089d2:	9304      	str	r3, [sp, #16]
 80089d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089d8:	2206      	movs	r2, #6
 80089da:	482c      	ldr	r0, [pc, #176]	; (8008a8c <_vfiprintf_r+0x250>)
 80089dc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80089e0:	f7ff f8b8 	bl	8007b54 <memchr>
 80089e4:	2800      	cmp	r0, #0
 80089e6:	d03f      	beq.n	8008a68 <_vfiprintf_r+0x22c>
 80089e8:	4b29      	ldr	r3, [pc, #164]	; (8008a90 <_vfiprintf_r+0x254>)
 80089ea:	bb1b      	cbnz	r3, 8008a34 <_vfiprintf_r+0x1f8>
 80089ec:	9b03      	ldr	r3, [sp, #12]
 80089ee:	3307      	adds	r3, #7
 80089f0:	f023 0307 	bic.w	r3, r3, #7
 80089f4:	3308      	adds	r3, #8
 80089f6:	9303      	str	r3, [sp, #12]
 80089f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089fa:	443b      	add	r3, r7
 80089fc:	9309      	str	r3, [sp, #36]	; 0x24
 80089fe:	e767      	b.n	80088d0 <_vfiprintf_r+0x94>
 8008a00:	460c      	mov	r4, r1
 8008a02:	2001      	movs	r0, #1
 8008a04:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a08:	e7a5      	b.n	8008956 <_vfiprintf_r+0x11a>
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	f04f 0c0a 	mov.w	ip, #10
 8008a10:	4619      	mov	r1, r3
 8008a12:	3401      	adds	r4, #1
 8008a14:	9305      	str	r3, [sp, #20]
 8008a16:	4620      	mov	r0, r4
 8008a18:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a1c:	3a30      	subs	r2, #48	; 0x30
 8008a1e:	2a09      	cmp	r2, #9
 8008a20:	d903      	bls.n	8008a2a <_vfiprintf_r+0x1ee>
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d0c5      	beq.n	80089b2 <_vfiprintf_r+0x176>
 8008a26:	9105      	str	r1, [sp, #20]
 8008a28:	e7c3      	b.n	80089b2 <_vfiprintf_r+0x176>
 8008a2a:	4604      	mov	r4, r0
 8008a2c:	2301      	movs	r3, #1
 8008a2e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a32:	e7f0      	b.n	8008a16 <_vfiprintf_r+0x1da>
 8008a34:	ab03      	add	r3, sp, #12
 8008a36:	9300      	str	r3, [sp, #0]
 8008a38:	462a      	mov	r2, r5
 8008a3a:	4630      	mov	r0, r6
 8008a3c:	4b15      	ldr	r3, [pc, #84]	; (8008a94 <_vfiprintf_r+0x258>)
 8008a3e:	a904      	add	r1, sp, #16
 8008a40:	f7fd fe02 	bl	8006648 <_printf_float>
 8008a44:	4607      	mov	r7, r0
 8008a46:	1c78      	adds	r0, r7, #1
 8008a48:	d1d6      	bne.n	80089f8 <_vfiprintf_r+0x1bc>
 8008a4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008a4c:	07d9      	lsls	r1, r3, #31
 8008a4e:	d405      	bmi.n	8008a5c <_vfiprintf_r+0x220>
 8008a50:	89ab      	ldrh	r3, [r5, #12]
 8008a52:	059a      	lsls	r2, r3, #22
 8008a54:	d402      	bmi.n	8008a5c <_vfiprintf_r+0x220>
 8008a56:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008a58:	f000 faaf 	bl	8008fba <__retarget_lock_release_recursive>
 8008a5c:	89ab      	ldrh	r3, [r5, #12]
 8008a5e:	065b      	lsls	r3, r3, #25
 8008a60:	f53f af12 	bmi.w	8008888 <_vfiprintf_r+0x4c>
 8008a64:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a66:	e711      	b.n	800888c <_vfiprintf_r+0x50>
 8008a68:	ab03      	add	r3, sp, #12
 8008a6a:	9300      	str	r3, [sp, #0]
 8008a6c:	462a      	mov	r2, r5
 8008a6e:	4630      	mov	r0, r6
 8008a70:	4b08      	ldr	r3, [pc, #32]	; (8008a94 <_vfiprintf_r+0x258>)
 8008a72:	a904      	add	r1, sp, #16
 8008a74:	f7fe f884 	bl	8006b80 <_printf_i>
 8008a78:	e7e4      	b.n	8008a44 <_vfiprintf_r+0x208>
 8008a7a:	bf00      	nop
 8008a7c:	08009794 	.word	0x08009794
 8008a80:	080097b4 	.word	0x080097b4
 8008a84:	08009774 	.word	0x08009774
 8008a88:	0800961c 	.word	0x0800961c
 8008a8c:	08009626 	.word	0x08009626
 8008a90:	08006649 	.word	0x08006649
 8008a94:	08008817 	.word	0x08008817
 8008a98:	08009622 	.word	0x08009622

08008a9c <__swbuf_r>:
 8008a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a9e:	460e      	mov	r6, r1
 8008aa0:	4614      	mov	r4, r2
 8008aa2:	4605      	mov	r5, r0
 8008aa4:	b118      	cbz	r0, 8008aae <__swbuf_r+0x12>
 8008aa6:	6983      	ldr	r3, [r0, #24]
 8008aa8:	b90b      	cbnz	r3, 8008aae <__swbuf_r+0x12>
 8008aaa:	f000 f9e7 	bl	8008e7c <__sinit>
 8008aae:	4b21      	ldr	r3, [pc, #132]	; (8008b34 <__swbuf_r+0x98>)
 8008ab0:	429c      	cmp	r4, r3
 8008ab2:	d12b      	bne.n	8008b0c <__swbuf_r+0x70>
 8008ab4:	686c      	ldr	r4, [r5, #4]
 8008ab6:	69a3      	ldr	r3, [r4, #24]
 8008ab8:	60a3      	str	r3, [r4, #8]
 8008aba:	89a3      	ldrh	r3, [r4, #12]
 8008abc:	071a      	lsls	r2, r3, #28
 8008abe:	d52f      	bpl.n	8008b20 <__swbuf_r+0x84>
 8008ac0:	6923      	ldr	r3, [r4, #16]
 8008ac2:	b36b      	cbz	r3, 8008b20 <__swbuf_r+0x84>
 8008ac4:	6923      	ldr	r3, [r4, #16]
 8008ac6:	6820      	ldr	r0, [r4, #0]
 8008ac8:	b2f6      	uxtb	r6, r6
 8008aca:	1ac0      	subs	r0, r0, r3
 8008acc:	6963      	ldr	r3, [r4, #20]
 8008ace:	4637      	mov	r7, r6
 8008ad0:	4283      	cmp	r3, r0
 8008ad2:	dc04      	bgt.n	8008ade <__swbuf_r+0x42>
 8008ad4:	4621      	mov	r1, r4
 8008ad6:	4628      	mov	r0, r5
 8008ad8:	f000 f93c 	bl	8008d54 <_fflush_r>
 8008adc:	bb30      	cbnz	r0, 8008b2c <__swbuf_r+0x90>
 8008ade:	68a3      	ldr	r3, [r4, #8]
 8008ae0:	3001      	adds	r0, #1
 8008ae2:	3b01      	subs	r3, #1
 8008ae4:	60a3      	str	r3, [r4, #8]
 8008ae6:	6823      	ldr	r3, [r4, #0]
 8008ae8:	1c5a      	adds	r2, r3, #1
 8008aea:	6022      	str	r2, [r4, #0]
 8008aec:	701e      	strb	r6, [r3, #0]
 8008aee:	6963      	ldr	r3, [r4, #20]
 8008af0:	4283      	cmp	r3, r0
 8008af2:	d004      	beq.n	8008afe <__swbuf_r+0x62>
 8008af4:	89a3      	ldrh	r3, [r4, #12]
 8008af6:	07db      	lsls	r3, r3, #31
 8008af8:	d506      	bpl.n	8008b08 <__swbuf_r+0x6c>
 8008afa:	2e0a      	cmp	r6, #10
 8008afc:	d104      	bne.n	8008b08 <__swbuf_r+0x6c>
 8008afe:	4621      	mov	r1, r4
 8008b00:	4628      	mov	r0, r5
 8008b02:	f000 f927 	bl	8008d54 <_fflush_r>
 8008b06:	b988      	cbnz	r0, 8008b2c <__swbuf_r+0x90>
 8008b08:	4638      	mov	r0, r7
 8008b0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b0c:	4b0a      	ldr	r3, [pc, #40]	; (8008b38 <__swbuf_r+0x9c>)
 8008b0e:	429c      	cmp	r4, r3
 8008b10:	d101      	bne.n	8008b16 <__swbuf_r+0x7a>
 8008b12:	68ac      	ldr	r4, [r5, #8]
 8008b14:	e7cf      	b.n	8008ab6 <__swbuf_r+0x1a>
 8008b16:	4b09      	ldr	r3, [pc, #36]	; (8008b3c <__swbuf_r+0xa0>)
 8008b18:	429c      	cmp	r4, r3
 8008b1a:	bf08      	it	eq
 8008b1c:	68ec      	ldreq	r4, [r5, #12]
 8008b1e:	e7ca      	b.n	8008ab6 <__swbuf_r+0x1a>
 8008b20:	4621      	mov	r1, r4
 8008b22:	4628      	mov	r0, r5
 8008b24:	f000 f81a 	bl	8008b5c <__swsetup_r>
 8008b28:	2800      	cmp	r0, #0
 8008b2a:	d0cb      	beq.n	8008ac4 <__swbuf_r+0x28>
 8008b2c:	f04f 37ff 	mov.w	r7, #4294967295
 8008b30:	e7ea      	b.n	8008b08 <__swbuf_r+0x6c>
 8008b32:	bf00      	nop
 8008b34:	08009794 	.word	0x08009794
 8008b38:	080097b4 	.word	0x080097b4
 8008b3c:	08009774 	.word	0x08009774

08008b40 <__ascii_wctomb>:
 8008b40:	4603      	mov	r3, r0
 8008b42:	4608      	mov	r0, r1
 8008b44:	b141      	cbz	r1, 8008b58 <__ascii_wctomb+0x18>
 8008b46:	2aff      	cmp	r2, #255	; 0xff
 8008b48:	d904      	bls.n	8008b54 <__ascii_wctomb+0x14>
 8008b4a:	228a      	movs	r2, #138	; 0x8a
 8008b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008b50:	601a      	str	r2, [r3, #0]
 8008b52:	4770      	bx	lr
 8008b54:	2001      	movs	r0, #1
 8008b56:	700a      	strb	r2, [r1, #0]
 8008b58:	4770      	bx	lr
	...

08008b5c <__swsetup_r>:
 8008b5c:	4b32      	ldr	r3, [pc, #200]	; (8008c28 <__swsetup_r+0xcc>)
 8008b5e:	b570      	push	{r4, r5, r6, lr}
 8008b60:	681d      	ldr	r5, [r3, #0]
 8008b62:	4606      	mov	r6, r0
 8008b64:	460c      	mov	r4, r1
 8008b66:	b125      	cbz	r5, 8008b72 <__swsetup_r+0x16>
 8008b68:	69ab      	ldr	r3, [r5, #24]
 8008b6a:	b913      	cbnz	r3, 8008b72 <__swsetup_r+0x16>
 8008b6c:	4628      	mov	r0, r5
 8008b6e:	f000 f985 	bl	8008e7c <__sinit>
 8008b72:	4b2e      	ldr	r3, [pc, #184]	; (8008c2c <__swsetup_r+0xd0>)
 8008b74:	429c      	cmp	r4, r3
 8008b76:	d10f      	bne.n	8008b98 <__swsetup_r+0x3c>
 8008b78:	686c      	ldr	r4, [r5, #4]
 8008b7a:	89a3      	ldrh	r3, [r4, #12]
 8008b7c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008b80:	0719      	lsls	r1, r3, #28
 8008b82:	d42c      	bmi.n	8008bde <__swsetup_r+0x82>
 8008b84:	06dd      	lsls	r5, r3, #27
 8008b86:	d411      	bmi.n	8008bac <__swsetup_r+0x50>
 8008b88:	2309      	movs	r3, #9
 8008b8a:	6033      	str	r3, [r6, #0]
 8008b8c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008b90:	f04f 30ff 	mov.w	r0, #4294967295
 8008b94:	81a3      	strh	r3, [r4, #12]
 8008b96:	e03e      	b.n	8008c16 <__swsetup_r+0xba>
 8008b98:	4b25      	ldr	r3, [pc, #148]	; (8008c30 <__swsetup_r+0xd4>)
 8008b9a:	429c      	cmp	r4, r3
 8008b9c:	d101      	bne.n	8008ba2 <__swsetup_r+0x46>
 8008b9e:	68ac      	ldr	r4, [r5, #8]
 8008ba0:	e7eb      	b.n	8008b7a <__swsetup_r+0x1e>
 8008ba2:	4b24      	ldr	r3, [pc, #144]	; (8008c34 <__swsetup_r+0xd8>)
 8008ba4:	429c      	cmp	r4, r3
 8008ba6:	bf08      	it	eq
 8008ba8:	68ec      	ldreq	r4, [r5, #12]
 8008baa:	e7e6      	b.n	8008b7a <__swsetup_r+0x1e>
 8008bac:	0758      	lsls	r0, r3, #29
 8008bae:	d512      	bpl.n	8008bd6 <__swsetup_r+0x7a>
 8008bb0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008bb2:	b141      	cbz	r1, 8008bc6 <__swsetup_r+0x6a>
 8008bb4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008bb8:	4299      	cmp	r1, r3
 8008bba:	d002      	beq.n	8008bc2 <__swsetup_r+0x66>
 8008bbc:	4630      	mov	r0, r6
 8008bbe:	f7ff fb75 	bl	80082ac <_free_r>
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	6363      	str	r3, [r4, #52]	; 0x34
 8008bc6:	89a3      	ldrh	r3, [r4, #12]
 8008bc8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008bcc:	81a3      	strh	r3, [r4, #12]
 8008bce:	2300      	movs	r3, #0
 8008bd0:	6063      	str	r3, [r4, #4]
 8008bd2:	6923      	ldr	r3, [r4, #16]
 8008bd4:	6023      	str	r3, [r4, #0]
 8008bd6:	89a3      	ldrh	r3, [r4, #12]
 8008bd8:	f043 0308 	orr.w	r3, r3, #8
 8008bdc:	81a3      	strh	r3, [r4, #12]
 8008bde:	6923      	ldr	r3, [r4, #16]
 8008be0:	b94b      	cbnz	r3, 8008bf6 <__swsetup_r+0x9a>
 8008be2:	89a3      	ldrh	r3, [r4, #12]
 8008be4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008be8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008bec:	d003      	beq.n	8008bf6 <__swsetup_r+0x9a>
 8008bee:	4621      	mov	r1, r4
 8008bf0:	4630      	mov	r0, r6
 8008bf2:	f000 fa07 	bl	8009004 <__smakebuf_r>
 8008bf6:	89a0      	ldrh	r0, [r4, #12]
 8008bf8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008bfc:	f010 0301 	ands.w	r3, r0, #1
 8008c00:	d00a      	beq.n	8008c18 <__swsetup_r+0xbc>
 8008c02:	2300      	movs	r3, #0
 8008c04:	60a3      	str	r3, [r4, #8]
 8008c06:	6963      	ldr	r3, [r4, #20]
 8008c08:	425b      	negs	r3, r3
 8008c0a:	61a3      	str	r3, [r4, #24]
 8008c0c:	6923      	ldr	r3, [r4, #16]
 8008c0e:	b943      	cbnz	r3, 8008c22 <__swsetup_r+0xc6>
 8008c10:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008c14:	d1ba      	bne.n	8008b8c <__swsetup_r+0x30>
 8008c16:	bd70      	pop	{r4, r5, r6, pc}
 8008c18:	0781      	lsls	r1, r0, #30
 8008c1a:	bf58      	it	pl
 8008c1c:	6963      	ldrpl	r3, [r4, #20]
 8008c1e:	60a3      	str	r3, [r4, #8]
 8008c20:	e7f4      	b.n	8008c0c <__swsetup_r+0xb0>
 8008c22:	2000      	movs	r0, #0
 8008c24:	e7f7      	b.n	8008c16 <__swsetup_r+0xba>
 8008c26:	bf00      	nop
 8008c28:	2000003c 	.word	0x2000003c
 8008c2c:	08009794 	.word	0x08009794
 8008c30:	080097b4 	.word	0x080097b4
 8008c34:	08009774 	.word	0x08009774

08008c38 <abort>:
 8008c38:	2006      	movs	r0, #6
 8008c3a:	b508      	push	{r3, lr}
 8008c3c:	f000 fa52 	bl	80090e4 <raise>
 8008c40:	2001      	movs	r0, #1
 8008c42:	f7f8 f8c6 	bl	8000dd2 <_exit>
	...

08008c48 <__sflush_r>:
 8008c48:	898a      	ldrh	r2, [r1, #12]
 8008c4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c4e:	4605      	mov	r5, r0
 8008c50:	0710      	lsls	r0, r2, #28
 8008c52:	460c      	mov	r4, r1
 8008c54:	d458      	bmi.n	8008d08 <__sflush_r+0xc0>
 8008c56:	684b      	ldr	r3, [r1, #4]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	dc05      	bgt.n	8008c68 <__sflush_r+0x20>
 8008c5c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	dc02      	bgt.n	8008c68 <__sflush_r+0x20>
 8008c62:	2000      	movs	r0, #0
 8008c64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008c6a:	2e00      	cmp	r6, #0
 8008c6c:	d0f9      	beq.n	8008c62 <__sflush_r+0x1a>
 8008c6e:	2300      	movs	r3, #0
 8008c70:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008c74:	682f      	ldr	r7, [r5, #0]
 8008c76:	602b      	str	r3, [r5, #0]
 8008c78:	d032      	beq.n	8008ce0 <__sflush_r+0x98>
 8008c7a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008c7c:	89a3      	ldrh	r3, [r4, #12]
 8008c7e:	075a      	lsls	r2, r3, #29
 8008c80:	d505      	bpl.n	8008c8e <__sflush_r+0x46>
 8008c82:	6863      	ldr	r3, [r4, #4]
 8008c84:	1ac0      	subs	r0, r0, r3
 8008c86:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008c88:	b10b      	cbz	r3, 8008c8e <__sflush_r+0x46>
 8008c8a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008c8c:	1ac0      	subs	r0, r0, r3
 8008c8e:	2300      	movs	r3, #0
 8008c90:	4602      	mov	r2, r0
 8008c92:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008c94:	4628      	mov	r0, r5
 8008c96:	6a21      	ldr	r1, [r4, #32]
 8008c98:	47b0      	blx	r6
 8008c9a:	1c43      	adds	r3, r0, #1
 8008c9c:	89a3      	ldrh	r3, [r4, #12]
 8008c9e:	d106      	bne.n	8008cae <__sflush_r+0x66>
 8008ca0:	6829      	ldr	r1, [r5, #0]
 8008ca2:	291d      	cmp	r1, #29
 8008ca4:	d82c      	bhi.n	8008d00 <__sflush_r+0xb8>
 8008ca6:	4a2a      	ldr	r2, [pc, #168]	; (8008d50 <__sflush_r+0x108>)
 8008ca8:	40ca      	lsrs	r2, r1
 8008caa:	07d6      	lsls	r6, r2, #31
 8008cac:	d528      	bpl.n	8008d00 <__sflush_r+0xb8>
 8008cae:	2200      	movs	r2, #0
 8008cb0:	6062      	str	r2, [r4, #4]
 8008cb2:	6922      	ldr	r2, [r4, #16]
 8008cb4:	04d9      	lsls	r1, r3, #19
 8008cb6:	6022      	str	r2, [r4, #0]
 8008cb8:	d504      	bpl.n	8008cc4 <__sflush_r+0x7c>
 8008cba:	1c42      	adds	r2, r0, #1
 8008cbc:	d101      	bne.n	8008cc2 <__sflush_r+0x7a>
 8008cbe:	682b      	ldr	r3, [r5, #0]
 8008cc0:	b903      	cbnz	r3, 8008cc4 <__sflush_r+0x7c>
 8008cc2:	6560      	str	r0, [r4, #84]	; 0x54
 8008cc4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008cc6:	602f      	str	r7, [r5, #0]
 8008cc8:	2900      	cmp	r1, #0
 8008cca:	d0ca      	beq.n	8008c62 <__sflush_r+0x1a>
 8008ccc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008cd0:	4299      	cmp	r1, r3
 8008cd2:	d002      	beq.n	8008cda <__sflush_r+0x92>
 8008cd4:	4628      	mov	r0, r5
 8008cd6:	f7ff fae9 	bl	80082ac <_free_r>
 8008cda:	2000      	movs	r0, #0
 8008cdc:	6360      	str	r0, [r4, #52]	; 0x34
 8008cde:	e7c1      	b.n	8008c64 <__sflush_r+0x1c>
 8008ce0:	6a21      	ldr	r1, [r4, #32]
 8008ce2:	2301      	movs	r3, #1
 8008ce4:	4628      	mov	r0, r5
 8008ce6:	47b0      	blx	r6
 8008ce8:	1c41      	adds	r1, r0, #1
 8008cea:	d1c7      	bne.n	8008c7c <__sflush_r+0x34>
 8008cec:	682b      	ldr	r3, [r5, #0]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d0c4      	beq.n	8008c7c <__sflush_r+0x34>
 8008cf2:	2b1d      	cmp	r3, #29
 8008cf4:	d001      	beq.n	8008cfa <__sflush_r+0xb2>
 8008cf6:	2b16      	cmp	r3, #22
 8008cf8:	d101      	bne.n	8008cfe <__sflush_r+0xb6>
 8008cfa:	602f      	str	r7, [r5, #0]
 8008cfc:	e7b1      	b.n	8008c62 <__sflush_r+0x1a>
 8008cfe:	89a3      	ldrh	r3, [r4, #12]
 8008d00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d04:	81a3      	strh	r3, [r4, #12]
 8008d06:	e7ad      	b.n	8008c64 <__sflush_r+0x1c>
 8008d08:	690f      	ldr	r7, [r1, #16]
 8008d0a:	2f00      	cmp	r7, #0
 8008d0c:	d0a9      	beq.n	8008c62 <__sflush_r+0x1a>
 8008d0e:	0793      	lsls	r3, r2, #30
 8008d10:	bf18      	it	ne
 8008d12:	2300      	movne	r3, #0
 8008d14:	680e      	ldr	r6, [r1, #0]
 8008d16:	bf08      	it	eq
 8008d18:	694b      	ldreq	r3, [r1, #20]
 8008d1a:	eba6 0807 	sub.w	r8, r6, r7
 8008d1e:	600f      	str	r7, [r1, #0]
 8008d20:	608b      	str	r3, [r1, #8]
 8008d22:	f1b8 0f00 	cmp.w	r8, #0
 8008d26:	dd9c      	ble.n	8008c62 <__sflush_r+0x1a>
 8008d28:	4643      	mov	r3, r8
 8008d2a:	463a      	mov	r2, r7
 8008d2c:	4628      	mov	r0, r5
 8008d2e:	6a21      	ldr	r1, [r4, #32]
 8008d30:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008d32:	47b0      	blx	r6
 8008d34:	2800      	cmp	r0, #0
 8008d36:	dc06      	bgt.n	8008d46 <__sflush_r+0xfe>
 8008d38:	89a3      	ldrh	r3, [r4, #12]
 8008d3a:	f04f 30ff 	mov.w	r0, #4294967295
 8008d3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d42:	81a3      	strh	r3, [r4, #12]
 8008d44:	e78e      	b.n	8008c64 <__sflush_r+0x1c>
 8008d46:	4407      	add	r7, r0
 8008d48:	eba8 0800 	sub.w	r8, r8, r0
 8008d4c:	e7e9      	b.n	8008d22 <__sflush_r+0xda>
 8008d4e:	bf00      	nop
 8008d50:	20400001 	.word	0x20400001

08008d54 <_fflush_r>:
 8008d54:	b538      	push	{r3, r4, r5, lr}
 8008d56:	690b      	ldr	r3, [r1, #16]
 8008d58:	4605      	mov	r5, r0
 8008d5a:	460c      	mov	r4, r1
 8008d5c:	b913      	cbnz	r3, 8008d64 <_fflush_r+0x10>
 8008d5e:	2500      	movs	r5, #0
 8008d60:	4628      	mov	r0, r5
 8008d62:	bd38      	pop	{r3, r4, r5, pc}
 8008d64:	b118      	cbz	r0, 8008d6e <_fflush_r+0x1a>
 8008d66:	6983      	ldr	r3, [r0, #24]
 8008d68:	b90b      	cbnz	r3, 8008d6e <_fflush_r+0x1a>
 8008d6a:	f000 f887 	bl	8008e7c <__sinit>
 8008d6e:	4b14      	ldr	r3, [pc, #80]	; (8008dc0 <_fflush_r+0x6c>)
 8008d70:	429c      	cmp	r4, r3
 8008d72:	d11b      	bne.n	8008dac <_fflush_r+0x58>
 8008d74:	686c      	ldr	r4, [r5, #4]
 8008d76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d0ef      	beq.n	8008d5e <_fflush_r+0xa>
 8008d7e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008d80:	07d0      	lsls	r0, r2, #31
 8008d82:	d404      	bmi.n	8008d8e <_fflush_r+0x3a>
 8008d84:	0599      	lsls	r1, r3, #22
 8008d86:	d402      	bmi.n	8008d8e <_fflush_r+0x3a>
 8008d88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d8a:	f000 f915 	bl	8008fb8 <__retarget_lock_acquire_recursive>
 8008d8e:	4628      	mov	r0, r5
 8008d90:	4621      	mov	r1, r4
 8008d92:	f7ff ff59 	bl	8008c48 <__sflush_r>
 8008d96:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008d98:	4605      	mov	r5, r0
 8008d9a:	07da      	lsls	r2, r3, #31
 8008d9c:	d4e0      	bmi.n	8008d60 <_fflush_r+0xc>
 8008d9e:	89a3      	ldrh	r3, [r4, #12]
 8008da0:	059b      	lsls	r3, r3, #22
 8008da2:	d4dd      	bmi.n	8008d60 <_fflush_r+0xc>
 8008da4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008da6:	f000 f908 	bl	8008fba <__retarget_lock_release_recursive>
 8008daa:	e7d9      	b.n	8008d60 <_fflush_r+0xc>
 8008dac:	4b05      	ldr	r3, [pc, #20]	; (8008dc4 <_fflush_r+0x70>)
 8008dae:	429c      	cmp	r4, r3
 8008db0:	d101      	bne.n	8008db6 <_fflush_r+0x62>
 8008db2:	68ac      	ldr	r4, [r5, #8]
 8008db4:	e7df      	b.n	8008d76 <_fflush_r+0x22>
 8008db6:	4b04      	ldr	r3, [pc, #16]	; (8008dc8 <_fflush_r+0x74>)
 8008db8:	429c      	cmp	r4, r3
 8008dba:	bf08      	it	eq
 8008dbc:	68ec      	ldreq	r4, [r5, #12]
 8008dbe:	e7da      	b.n	8008d76 <_fflush_r+0x22>
 8008dc0:	08009794 	.word	0x08009794
 8008dc4:	080097b4 	.word	0x080097b4
 8008dc8:	08009774 	.word	0x08009774

08008dcc <std>:
 8008dcc:	2300      	movs	r3, #0
 8008dce:	b510      	push	{r4, lr}
 8008dd0:	4604      	mov	r4, r0
 8008dd2:	e9c0 3300 	strd	r3, r3, [r0]
 8008dd6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008dda:	6083      	str	r3, [r0, #8]
 8008ddc:	8181      	strh	r1, [r0, #12]
 8008dde:	6643      	str	r3, [r0, #100]	; 0x64
 8008de0:	81c2      	strh	r2, [r0, #14]
 8008de2:	6183      	str	r3, [r0, #24]
 8008de4:	4619      	mov	r1, r3
 8008de6:	2208      	movs	r2, #8
 8008de8:	305c      	adds	r0, #92	; 0x5c
 8008dea:	f7fd fb87 	bl	80064fc <memset>
 8008dee:	4b05      	ldr	r3, [pc, #20]	; (8008e04 <std+0x38>)
 8008df0:	6224      	str	r4, [r4, #32]
 8008df2:	6263      	str	r3, [r4, #36]	; 0x24
 8008df4:	4b04      	ldr	r3, [pc, #16]	; (8008e08 <std+0x3c>)
 8008df6:	62a3      	str	r3, [r4, #40]	; 0x28
 8008df8:	4b04      	ldr	r3, [pc, #16]	; (8008e0c <std+0x40>)
 8008dfa:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008dfc:	4b04      	ldr	r3, [pc, #16]	; (8008e10 <std+0x44>)
 8008dfe:	6323      	str	r3, [r4, #48]	; 0x30
 8008e00:	bd10      	pop	{r4, pc}
 8008e02:	bf00      	nop
 8008e04:	0800911d 	.word	0x0800911d
 8008e08:	0800913f 	.word	0x0800913f
 8008e0c:	08009177 	.word	0x08009177
 8008e10:	0800919b 	.word	0x0800919b

08008e14 <_cleanup_r>:
 8008e14:	4901      	ldr	r1, [pc, #4]	; (8008e1c <_cleanup_r+0x8>)
 8008e16:	f000 b8af 	b.w	8008f78 <_fwalk_reent>
 8008e1a:	bf00      	nop
 8008e1c:	08008d55 	.word	0x08008d55

08008e20 <__sfmoreglue>:
 8008e20:	b570      	push	{r4, r5, r6, lr}
 8008e22:	2568      	movs	r5, #104	; 0x68
 8008e24:	1e4a      	subs	r2, r1, #1
 8008e26:	4355      	muls	r5, r2
 8008e28:	460e      	mov	r6, r1
 8008e2a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008e2e:	f7ff fa89 	bl	8008344 <_malloc_r>
 8008e32:	4604      	mov	r4, r0
 8008e34:	b140      	cbz	r0, 8008e48 <__sfmoreglue+0x28>
 8008e36:	2100      	movs	r1, #0
 8008e38:	e9c0 1600 	strd	r1, r6, [r0]
 8008e3c:	300c      	adds	r0, #12
 8008e3e:	60a0      	str	r0, [r4, #8]
 8008e40:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008e44:	f7fd fb5a 	bl	80064fc <memset>
 8008e48:	4620      	mov	r0, r4
 8008e4a:	bd70      	pop	{r4, r5, r6, pc}

08008e4c <__sfp_lock_acquire>:
 8008e4c:	4801      	ldr	r0, [pc, #4]	; (8008e54 <__sfp_lock_acquire+0x8>)
 8008e4e:	f000 b8b3 	b.w	8008fb8 <__retarget_lock_acquire_recursive>
 8008e52:	bf00      	nop
 8008e54:	2000057c 	.word	0x2000057c

08008e58 <__sfp_lock_release>:
 8008e58:	4801      	ldr	r0, [pc, #4]	; (8008e60 <__sfp_lock_release+0x8>)
 8008e5a:	f000 b8ae 	b.w	8008fba <__retarget_lock_release_recursive>
 8008e5e:	bf00      	nop
 8008e60:	2000057c 	.word	0x2000057c

08008e64 <__sinit_lock_acquire>:
 8008e64:	4801      	ldr	r0, [pc, #4]	; (8008e6c <__sinit_lock_acquire+0x8>)
 8008e66:	f000 b8a7 	b.w	8008fb8 <__retarget_lock_acquire_recursive>
 8008e6a:	bf00      	nop
 8008e6c:	20000577 	.word	0x20000577

08008e70 <__sinit_lock_release>:
 8008e70:	4801      	ldr	r0, [pc, #4]	; (8008e78 <__sinit_lock_release+0x8>)
 8008e72:	f000 b8a2 	b.w	8008fba <__retarget_lock_release_recursive>
 8008e76:	bf00      	nop
 8008e78:	20000577 	.word	0x20000577

08008e7c <__sinit>:
 8008e7c:	b510      	push	{r4, lr}
 8008e7e:	4604      	mov	r4, r0
 8008e80:	f7ff fff0 	bl	8008e64 <__sinit_lock_acquire>
 8008e84:	69a3      	ldr	r3, [r4, #24]
 8008e86:	b11b      	cbz	r3, 8008e90 <__sinit+0x14>
 8008e88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e8c:	f7ff bff0 	b.w	8008e70 <__sinit_lock_release>
 8008e90:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008e94:	6523      	str	r3, [r4, #80]	; 0x50
 8008e96:	4b13      	ldr	r3, [pc, #76]	; (8008ee4 <__sinit+0x68>)
 8008e98:	4a13      	ldr	r2, [pc, #76]	; (8008ee8 <__sinit+0x6c>)
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	62a2      	str	r2, [r4, #40]	; 0x28
 8008e9e:	42a3      	cmp	r3, r4
 8008ea0:	bf08      	it	eq
 8008ea2:	2301      	moveq	r3, #1
 8008ea4:	4620      	mov	r0, r4
 8008ea6:	bf08      	it	eq
 8008ea8:	61a3      	streq	r3, [r4, #24]
 8008eaa:	f000 f81f 	bl	8008eec <__sfp>
 8008eae:	6060      	str	r0, [r4, #4]
 8008eb0:	4620      	mov	r0, r4
 8008eb2:	f000 f81b 	bl	8008eec <__sfp>
 8008eb6:	60a0      	str	r0, [r4, #8]
 8008eb8:	4620      	mov	r0, r4
 8008eba:	f000 f817 	bl	8008eec <__sfp>
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	2104      	movs	r1, #4
 8008ec2:	60e0      	str	r0, [r4, #12]
 8008ec4:	6860      	ldr	r0, [r4, #4]
 8008ec6:	f7ff ff81 	bl	8008dcc <std>
 8008eca:	2201      	movs	r2, #1
 8008ecc:	2109      	movs	r1, #9
 8008ece:	68a0      	ldr	r0, [r4, #8]
 8008ed0:	f7ff ff7c 	bl	8008dcc <std>
 8008ed4:	2202      	movs	r2, #2
 8008ed6:	2112      	movs	r1, #18
 8008ed8:	68e0      	ldr	r0, [r4, #12]
 8008eda:	f7ff ff77 	bl	8008dcc <std>
 8008ede:	2301      	movs	r3, #1
 8008ee0:	61a3      	str	r3, [r4, #24]
 8008ee2:	e7d1      	b.n	8008e88 <__sinit+0xc>
 8008ee4:	080093f4 	.word	0x080093f4
 8008ee8:	08008e15 	.word	0x08008e15

08008eec <__sfp>:
 8008eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eee:	4607      	mov	r7, r0
 8008ef0:	f7ff ffac 	bl	8008e4c <__sfp_lock_acquire>
 8008ef4:	4b1e      	ldr	r3, [pc, #120]	; (8008f70 <__sfp+0x84>)
 8008ef6:	681e      	ldr	r6, [r3, #0]
 8008ef8:	69b3      	ldr	r3, [r6, #24]
 8008efa:	b913      	cbnz	r3, 8008f02 <__sfp+0x16>
 8008efc:	4630      	mov	r0, r6
 8008efe:	f7ff ffbd 	bl	8008e7c <__sinit>
 8008f02:	3648      	adds	r6, #72	; 0x48
 8008f04:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008f08:	3b01      	subs	r3, #1
 8008f0a:	d503      	bpl.n	8008f14 <__sfp+0x28>
 8008f0c:	6833      	ldr	r3, [r6, #0]
 8008f0e:	b30b      	cbz	r3, 8008f54 <__sfp+0x68>
 8008f10:	6836      	ldr	r6, [r6, #0]
 8008f12:	e7f7      	b.n	8008f04 <__sfp+0x18>
 8008f14:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008f18:	b9d5      	cbnz	r5, 8008f50 <__sfp+0x64>
 8008f1a:	4b16      	ldr	r3, [pc, #88]	; (8008f74 <__sfp+0x88>)
 8008f1c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008f20:	60e3      	str	r3, [r4, #12]
 8008f22:	6665      	str	r5, [r4, #100]	; 0x64
 8008f24:	f000 f847 	bl	8008fb6 <__retarget_lock_init_recursive>
 8008f28:	f7ff ff96 	bl	8008e58 <__sfp_lock_release>
 8008f2c:	2208      	movs	r2, #8
 8008f2e:	4629      	mov	r1, r5
 8008f30:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008f34:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008f38:	6025      	str	r5, [r4, #0]
 8008f3a:	61a5      	str	r5, [r4, #24]
 8008f3c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008f40:	f7fd fadc 	bl	80064fc <memset>
 8008f44:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008f48:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008f4c:	4620      	mov	r0, r4
 8008f4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f50:	3468      	adds	r4, #104	; 0x68
 8008f52:	e7d9      	b.n	8008f08 <__sfp+0x1c>
 8008f54:	2104      	movs	r1, #4
 8008f56:	4638      	mov	r0, r7
 8008f58:	f7ff ff62 	bl	8008e20 <__sfmoreglue>
 8008f5c:	4604      	mov	r4, r0
 8008f5e:	6030      	str	r0, [r6, #0]
 8008f60:	2800      	cmp	r0, #0
 8008f62:	d1d5      	bne.n	8008f10 <__sfp+0x24>
 8008f64:	f7ff ff78 	bl	8008e58 <__sfp_lock_release>
 8008f68:	230c      	movs	r3, #12
 8008f6a:	603b      	str	r3, [r7, #0]
 8008f6c:	e7ee      	b.n	8008f4c <__sfp+0x60>
 8008f6e:	bf00      	nop
 8008f70:	080093f4 	.word	0x080093f4
 8008f74:	ffff0001 	.word	0xffff0001

08008f78 <_fwalk_reent>:
 8008f78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f7c:	4606      	mov	r6, r0
 8008f7e:	4688      	mov	r8, r1
 8008f80:	2700      	movs	r7, #0
 8008f82:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008f86:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008f8a:	f1b9 0901 	subs.w	r9, r9, #1
 8008f8e:	d505      	bpl.n	8008f9c <_fwalk_reent+0x24>
 8008f90:	6824      	ldr	r4, [r4, #0]
 8008f92:	2c00      	cmp	r4, #0
 8008f94:	d1f7      	bne.n	8008f86 <_fwalk_reent+0xe>
 8008f96:	4638      	mov	r0, r7
 8008f98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f9c:	89ab      	ldrh	r3, [r5, #12]
 8008f9e:	2b01      	cmp	r3, #1
 8008fa0:	d907      	bls.n	8008fb2 <_fwalk_reent+0x3a>
 8008fa2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008fa6:	3301      	adds	r3, #1
 8008fa8:	d003      	beq.n	8008fb2 <_fwalk_reent+0x3a>
 8008faa:	4629      	mov	r1, r5
 8008fac:	4630      	mov	r0, r6
 8008fae:	47c0      	blx	r8
 8008fb0:	4307      	orrs	r7, r0
 8008fb2:	3568      	adds	r5, #104	; 0x68
 8008fb4:	e7e9      	b.n	8008f8a <_fwalk_reent+0x12>

08008fb6 <__retarget_lock_init_recursive>:
 8008fb6:	4770      	bx	lr

08008fb8 <__retarget_lock_acquire_recursive>:
 8008fb8:	4770      	bx	lr

08008fba <__retarget_lock_release_recursive>:
 8008fba:	4770      	bx	lr

08008fbc <__swhatbuf_r>:
 8008fbc:	b570      	push	{r4, r5, r6, lr}
 8008fbe:	460e      	mov	r6, r1
 8008fc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fc4:	4614      	mov	r4, r2
 8008fc6:	2900      	cmp	r1, #0
 8008fc8:	461d      	mov	r5, r3
 8008fca:	b096      	sub	sp, #88	; 0x58
 8008fcc:	da07      	bge.n	8008fde <__swhatbuf_r+0x22>
 8008fce:	2300      	movs	r3, #0
 8008fd0:	602b      	str	r3, [r5, #0]
 8008fd2:	89b3      	ldrh	r3, [r6, #12]
 8008fd4:	061a      	lsls	r2, r3, #24
 8008fd6:	d410      	bmi.n	8008ffa <__swhatbuf_r+0x3e>
 8008fd8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008fdc:	e00e      	b.n	8008ffc <__swhatbuf_r+0x40>
 8008fde:	466a      	mov	r2, sp
 8008fe0:	f000 f902 	bl	80091e8 <_fstat_r>
 8008fe4:	2800      	cmp	r0, #0
 8008fe6:	dbf2      	blt.n	8008fce <__swhatbuf_r+0x12>
 8008fe8:	9a01      	ldr	r2, [sp, #4]
 8008fea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008fee:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008ff2:	425a      	negs	r2, r3
 8008ff4:	415a      	adcs	r2, r3
 8008ff6:	602a      	str	r2, [r5, #0]
 8008ff8:	e7ee      	b.n	8008fd8 <__swhatbuf_r+0x1c>
 8008ffa:	2340      	movs	r3, #64	; 0x40
 8008ffc:	2000      	movs	r0, #0
 8008ffe:	6023      	str	r3, [r4, #0]
 8009000:	b016      	add	sp, #88	; 0x58
 8009002:	bd70      	pop	{r4, r5, r6, pc}

08009004 <__smakebuf_r>:
 8009004:	898b      	ldrh	r3, [r1, #12]
 8009006:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009008:	079d      	lsls	r5, r3, #30
 800900a:	4606      	mov	r6, r0
 800900c:	460c      	mov	r4, r1
 800900e:	d507      	bpl.n	8009020 <__smakebuf_r+0x1c>
 8009010:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009014:	6023      	str	r3, [r4, #0]
 8009016:	6123      	str	r3, [r4, #16]
 8009018:	2301      	movs	r3, #1
 800901a:	6163      	str	r3, [r4, #20]
 800901c:	b002      	add	sp, #8
 800901e:	bd70      	pop	{r4, r5, r6, pc}
 8009020:	466a      	mov	r2, sp
 8009022:	ab01      	add	r3, sp, #4
 8009024:	f7ff ffca 	bl	8008fbc <__swhatbuf_r>
 8009028:	9900      	ldr	r1, [sp, #0]
 800902a:	4605      	mov	r5, r0
 800902c:	4630      	mov	r0, r6
 800902e:	f7ff f989 	bl	8008344 <_malloc_r>
 8009032:	b948      	cbnz	r0, 8009048 <__smakebuf_r+0x44>
 8009034:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009038:	059a      	lsls	r2, r3, #22
 800903a:	d4ef      	bmi.n	800901c <__smakebuf_r+0x18>
 800903c:	f023 0303 	bic.w	r3, r3, #3
 8009040:	f043 0302 	orr.w	r3, r3, #2
 8009044:	81a3      	strh	r3, [r4, #12]
 8009046:	e7e3      	b.n	8009010 <__smakebuf_r+0xc>
 8009048:	4b0d      	ldr	r3, [pc, #52]	; (8009080 <__smakebuf_r+0x7c>)
 800904a:	62b3      	str	r3, [r6, #40]	; 0x28
 800904c:	89a3      	ldrh	r3, [r4, #12]
 800904e:	6020      	str	r0, [r4, #0]
 8009050:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009054:	81a3      	strh	r3, [r4, #12]
 8009056:	9b00      	ldr	r3, [sp, #0]
 8009058:	6120      	str	r0, [r4, #16]
 800905a:	6163      	str	r3, [r4, #20]
 800905c:	9b01      	ldr	r3, [sp, #4]
 800905e:	b15b      	cbz	r3, 8009078 <__smakebuf_r+0x74>
 8009060:	4630      	mov	r0, r6
 8009062:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009066:	f000 f8d1 	bl	800920c <_isatty_r>
 800906a:	b128      	cbz	r0, 8009078 <__smakebuf_r+0x74>
 800906c:	89a3      	ldrh	r3, [r4, #12]
 800906e:	f023 0303 	bic.w	r3, r3, #3
 8009072:	f043 0301 	orr.w	r3, r3, #1
 8009076:	81a3      	strh	r3, [r4, #12]
 8009078:	89a0      	ldrh	r0, [r4, #12]
 800907a:	4305      	orrs	r5, r0
 800907c:	81a5      	strh	r5, [r4, #12]
 800907e:	e7cd      	b.n	800901c <__smakebuf_r+0x18>
 8009080:	08008e15 	.word	0x08008e15

08009084 <_malloc_usable_size_r>:
 8009084:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009088:	1f18      	subs	r0, r3, #4
 800908a:	2b00      	cmp	r3, #0
 800908c:	bfbc      	itt	lt
 800908e:	580b      	ldrlt	r3, [r1, r0]
 8009090:	18c0      	addlt	r0, r0, r3
 8009092:	4770      	bx	lr

08009094 <_raise_r>:
 8009094:	291f      	cmp	r1, #31
 8009096:	b538      	push	{r3, r4, r5, lr}
 8009098:	4604      	mov	r4, r0
 800909a:	460d      	mov	r5, r1
 800909c:	d904      	bls.n	80090a8 <_raise_r+0x14>
 800909e:	2316      	movs	r3, #22
 80090a0:	6003      	str	r3, [r0, #0]
 80090a2:	f04f 30ff 	mov.w	r0, #4294967295
 80090a6:	bd38      	pop	{r3, r4, r5, pc}
 80090a8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80090aa:	b112      	cbz	r2, 80090b2 <_raise_r+0x1e>
 80090ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80090b0:	b94b      	cbnz	r3, 80090c6 <_raise_r+0x32>
 80090b2:	4620      	mov	r0, r4
 80090b4:	f000 f830 	bl	8009118 <_getpid_r>
 80090b8:	462a      	mov	r2, r5
 80090ba:	4601      	mov	r1, r0
 80090bc:	4620      	mov	r0, r4
 80090be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80090c2:	f000 b817 	b.w	80090f4 <_kill_r>
 80090c6:	2b01      	cmp	r3, #1
 80090c8:	d00a      	beq.n	80090e0 <_raise_r+0x4c>
 80090ca:	1c59      	adds	r1, r3, #1
 80090cc:	d103      	bne.n	80090d6 <_raise_r+0x42>
 80090ce:	2316      	movs	r3, #22
 80090d0:	6003      	str	r3, [r0, #0]
 80090d2:	2001      	movs	r0, #1
 80090d4:	e7e7      	b.n	80090a6 <_raise_r+0x12>
 80090d6:	2400      	movs	r4, #0
 80090d8:	4628      	mov	r0, r5
 80090da:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80090de:	4798      	blx	r3
 80090e0:	2000      	movs	r0, #0
 80090e2:	e7e0      	b.n	80090a6 <_raise_r+0x12>

080090e4 <raise>:
 80090e4:	4b02      	ldr	r3, [pc, #8]	; (80090f0 <raise+0xc>)
 80090e6:	4601      	mov	r1, r0
 80090e8:	6818      	ldr	r0, [r3, #0]
 80090ea:	f7ff bfd3 	b.w	8009094 <_raise_r>
 80090ee:	bf00      	nop
 80090f0:	2000003c 	.word	0x2000003c

080090f4 <_kill_r>:
 80090f4:	b538      	push	{r3, r4, r5, lr}
 80090f6:	2300      	movs	r3, #0
 80090f8:	4d06      	ldr	r5, [pc, #24]	; (8009114 <_kill_r+0x20>)
 80090fa:	4604      	mov	r4, r0
 80090fc:	4608      	mov	r0, r1
 80090fe:	4611      	mov	r1, r2
 8009100:	602b      	str	r3, [r5, #0]
 8009102:	f7f7 fe56 	bl	8000db2 <_kill>
 8009106:	1c43      	adds	r3, r0, #1
 8009108:	d102      	bne.n	8009110 <_kill_r+0x1c>
 800910a:	682b      	ldr	r3, [r5, #0]
 800910c:	b103      	cbz	r3, 8009110 <_kill_r+0x1c>
 800910e:	6023      	str	r3, [r4, #0]
 8009110:	bd38      	pop	{r3, r4, r5, pc}
 8009112:	bf00      	nop
 8009114:	20000570 	.word	0x20000570

08009118 <_getpid_r>:
 8009118:	f7f7 be44 	b.w	8000da4 <_getpid>

0800911c <__sread>:
 800911c:	b510      	push	{r4, lr}
 800911e:	460c      	mov	r4, r1
 8009120:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009124:	f000 f894 	bl	8009250 <_read_r>
 8009128:	2800      	cmp	r0, #0
 800912a:	bfab      	itete	ge
 800912c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800912e:	89a3      	ldrhlt	r3, [r4, #12]
 8009130:	181b      	addge	r3, r3, r0
 8009132:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009136:	bfac      	ite	ge
 8009138:	6563      	strge	r3, [r4, #84]	; 0x54
 800913a:	81a3      	strhlt	r3, [r4, #12]
 800913c:	bd10      	pop	{r4, pc}

0800913e <__swrite>:
 800913e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009142:	461f      	mov	r7, r3
 8009144:	898b      	ldrh	r3, [r1, #12]
 8009146:	4605      	mov	r5, r0
 8009148:	05db      	lsls	r3, r3, #23
 800914a:	460c      	mov	r4, r1
 800914c:	4616      	mov	r6, r2
 800914e:	d505      	bpl.n	800915c <__swrite+0x1e>
 8009150:	2302      	movs	r3, #2
 8009152:	2200      	movs	r2, #0
 8009154:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009158:	f000 f868 	bl	800922c <_lseek_r>
 800915c:	89a3      	ldrh	r3, [r4, #12]
 800915e:	4632      	mov	r2, r6
 8009160:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009164:	81a3      	strh	r3, [r4, #12]
 8009166:	4628      	mov	r0, r5
 8009168:	463b      	mov	r3, r7
 800916a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800916e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009172:	f000 b817 	b.w	80091a4 <_write_r>

08009176 <__sseek>:
 8009176:	b510      	push	{r4, lr}
 8009178:	460c      	mov	r4, r1
 800917a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800917e:	f000 f855 	bl	800922c <_lseek_r>
 8009182:	1c43      	adds	r3, r0, #1
 8009184:	89a3      	ldrh	r3, [r4, #12]
 8009186:	bf15      	itete	ne
 8009188:	6560      	strne	r0, [r4, #84]	; 0x54
 800918a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800918e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009192:	81a3      	strheq	r3, [r4, #12]
 8009194:	bf18      	it	ne
 8009196:	81a3      	strhne	r3, [r4, #12]
 8009198:	bd10      	pop	{r4, pc}

0800919a <__sclose>:
 800919a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800919e:	f000 b813 	b.w	80091c8 <_close_r>
	...

080091a4 <_write_r>:
 80091a4:	b538      	push	{r3, r4, r5, lr}
 80091a6:	4604      	mov	r4, r0
 80091a8:	4608      	mov	r0, r1
 80091aa:	4611      	mov	r1, r2
 80091ac:	2200      	movs	r2, #0
 80091ae:	4d05      	ldr	r5, [pc, #20]	; (80091c4 <_write_r+0x20>)
 80091b0:	602a      	str	r2, [r5, #0]
 80091b2:	461a      	mov	r2, r3
 80091b4:	f7f7 fe34 	bl	8000e20 <_write>
 80091b8:	1c43      	adds	r3, r0, #1
 80091ba:	d102      	bne.n	80091c2 <_write_r+0x1e>
 80091bc:	682b      	ldr	r3, [r5, #0]
 80091be:	b103      	cbz	r3, 80091c2 <_write_r+0x1e>
 80091c0:	6023      	str	r3, [r4, #0]
 80091c2:	bd38      	pop	{r3, r4, r5, pc}
 80091c4:	20000570 	.word	0x20000570

080091c8 <_close_r>:
 80091c8:	b538      	push	{r3, r4, r5, lr}
 80091ca:	2300      	movs	r3, #0
 80091cc:	4d05      	ldr	r5, [pc, #20]	; (80091e4 <_close_r+0x1c>)
 80091ce:	4604      	mov	r4, r0
 80091d0:	4608      	mov	r0, r1
 80091d2:	602b      	str	r3, [r5, #0]
 80091d4:	f7f7 fe40 	bl	8000e58 <_close>
 80091d8:	1c43      	adds	r3, r0, #1
 80091da:	d102      	bne.n	80091e2 <_close_r+0x1a>
 80091dc:	682b      	ldr	r3, [r5, #0]
 80091de:	b103      	cbz	r3, 80091e2 <_close_r+0x1a>
 80091e0:	6023      	str	r3, [r4, #0]
 80091e2:	bd38      	pop	{r3, r4, r5, pc}
 80091e4:	20000570 	.word	0x20000570

080091e8 <_fstat_r>:
 80091e8:	b538      	push	{r3, r4, r5, lr}
 80091ea:	2300      	movs	r3, #0
 80091ec:	4d06      	ldr	r5, [pc, #24]	; (8009208 <_fstat_r+0x20>)
 80091ee:	4604      	mov	r4, r0
 80091f0:	4608      	mov	r0, r1
 80091f2:	4611      	mov	r1, r2
 80091f4:	602b      	str	r3, [r5, #0]
 80091f6:	f7f7 fe3a 	bl	8000e6e <_fstat>
 80091fa:	1c43      	adds	r3, r0, #1
 80091fc:	d102      	bne.n	8009204 <_fstat_r+0x1c>
 80091fe:	682b      	ldr	r3, [r5, #0]
 8009200:	b103      	cbz	r3, 8009204 <_fstat_r+0x1c>
 8009202:	6023      	str	r3, [r4, #0]
 8009204:	bd38      	pop	{r3, r4, r5, pc}
 8009206:	bf00      	nop
 8009208:	20000570 	.word	0x20000570

0800920c <_isatty_r>:
 800920c:	b538      	push	{r3, r4, r5, lr}
 800920e:	2300      	movs	r3, #0
 8009210:	4d05      	ldr	r5, [pc, #20]	; (8009228 <_isatty_r+0x1c>)
 8009212:	4604      	mov	r4, r0
 8009214:	4608      	mov	r0, r1
 8009216:	602b      	str	r3, [r5, #0]
 8009218:	f7f7 fe38 	bl	8000e8c <_isatty>
 800921c:	1c43      	adds	r3, r0, #1
 800921e:	d102      	bne.n	8009226 <_isatty_r+0x1a>
 8009220:	682b      	ldr	r3, [r5, #0]
 8009222:	b103      	cbz	r3, 8009226 <_isatty_r+0x1a>
 8009224:	6023      	str	r3, [r4, #0]
 8009226:	bd38      	pop	{r3, r4, r5, pc}
 8009228:	20000570 	.word	0x20000570

0800922c <_lseek_r>:
 800922c:	b538      	push	{r3, r4, r5, lr}
 800922e:	4604      	mov	r4, r0
 8009230:	4608      	mov	r0, r1
 8009232:	4611      	mov	r1, r2
 8009234:	2200      	movs	r2, #0
 8009236:	4d05      	ldr	r5, [pc, #20]	; (800924c <_lseek_r+0x20>)
 8009238:	602a      	str	r2, [r5, #0]
 800923a:	461a      	mov	r2, r3
 800923c:	f7f7 fe30 	bl	8000ea0 <_lseek>
 8009240:	1c43      	adds	r3, r0, #1
 8009242:	d102      	bne.n	800924a <_lseek_r+0x1e>
 8009244:	682b      	ldr	r3, [r5, #0]
 8009246:	b103      	cbz	r3, 800924a <_lseek_r+0x1e>
 8009248:	6023      	str	r3, [r4, #0]
 800924a:	bd38      	pop	{r3, r4, r5, pc}
 800924c:	20000570 	.word	0x20000570

08009250 <_read_r>:
 8009250:	b538      	push	{r3, r4, r5, lr}
 8009252:	4604      	mov	r4, r0
 8009254:	4608      	mov	r0, r1
 8009256:	4611      	mov	r1, r2
 8009258:	2200      	movs	r2, #0
 800925a:	4d05      	ldr	r5, [pc, #20]	; (8009270 <_read_r+0x20>)
 800925c:	602a      	str	r2, [r5, #0]
 800925e:	461a      	mov	r2, r3
 8009260:	f7f7 fdc1 	bl	8000de6 <_read>
 8009264:	1c43      	adds	r3, r0, #1
 8009266:	d102      	bne.n	800926e <_read_r+0x1e>
 8009268:	682b      	ldr	r3, [r5, #0]
 800926a:	b103      	cbz	r3, 800926e <_read_r+0x1e>
 800926c:	6023      	str	r3, [r4, #0]
 800926e:	bd38      	pop	{r3, r4, r5, pc}
 8009270:	20000570 	.word	0x20000570

08009274 <_init>:
 8009274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009276:	bf00      	nop
 8009278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800927a:	bc08      	pop	{r3}
 800927c:	469e      	mov	lr, r3
 800927e:	4770      	bx	lr

08009280 <_fini>:
 8009280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009282:	bf00      	nop
 8009284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009286:	bc08      	pop	{r3}
 8009288:	469e      	mov	lr, r3
 800928a:	4770      	bx	lr
