
*** Running vivado
    with args -log mb_usb_hdmi_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mb_usb_hdmi_top.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mb_usb_hdmi_top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 373.398 ; gain = 63.660
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/steff/Downloads/ece385git/ip_repo/hdmi_text_controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/steff/Downloads/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_1/mb_block_axi_uartlite_0_1.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_2/mb_block_clk_wiz_1_2.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/mb_block_hdmi_text_controller_0_1.dcp' for cell 'mb_block_i/hdmi_text_controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_2/mb_block_mdm_1_2.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_2/mb_block_microblaze_0_2.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_1/mb_block_microblaze_0_axi_intc_1.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_2/mb_block_rst_clk_wiz_1_100M_2.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_xbar_1/mb_block_xbar_1.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_2/mb_block_dlmb_bram_if_cntlr_2.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_2/mb_block_dlmb_v10_2.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_2/mb_block_ilmb_bram_if_cntlr_2.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_2/mb_block_ilmb_v10_2.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_2/mb_block_lmb_bram_2.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 905.621 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8122 Unisim elements for replacement
=======
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.301 . Memory (MB): peak = 870.113 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 388 Unisim elements for replacement
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/hdmi_text_controller_0/axi_aclk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_2/mb_block_microblaze_0_2.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_2/mb_block_microblaze_0_2.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_1/mb_block_microblaze_0_axi_intc_1.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_1/mb_block_microblaze_0_axi_intc_1.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_2/mb_block_clk_wiz_1_2_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_2/mb_block_clk_wiz_1_2_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_2/mb_block_clk_wiz_1_2.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_2/mb_block_clk_wiz_1_2.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_2/mb_block_clk_wiz_1_2.xdc:57]
<<<<<<< HEAD
get_clocks: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1536.773 ; gain = 488.430
=======
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1453.902 ; gain = 449.180
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f
Finished Parsing XDC File [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_2/mb_block_clk_wiz_1_2.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_2/mb_block_rst_clk_wiz_1_100M_2_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_2/mb_block_rst_clk_wiz_1_100M_2_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_2/mb_block_rst_clk_wiz_1_100M_2.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_2/mb_block_rst_clk_wiz_1_100M_2.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_1/mb_block_axi_uartlite_0_1_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_1/mb_block_axi_uartlite_0_1_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_1/mb_block_axi_uartlite_0_1.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_1/mb_block_axi_uartlite_0_1.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/clk_wiz_0_1/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Parsing XDC File [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'clk_100' completely overrides clock 'Clk', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_2/mb_block_clk_wiz_1_2.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_int_tri_i[0]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_miso'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_mosi'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_sclk'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_int_tri_i[0]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_sclk'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_mosi'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_miso'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_rst_tri_o'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_rst_tri_o'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_ss'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_ss'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[3]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[2]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[1]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[0]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[3]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[2]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[1]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[0]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[7]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[6]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[5]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[4]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[3]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[2]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[1]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[0]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[7]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[6]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[5]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[4]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[3]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[2]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[1]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[0]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[0]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[1]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[2]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[3]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[0]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[1]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[2]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[3]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[4]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[5]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[6]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[7]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[0]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[1]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[2]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[3]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[4]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[5]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[6]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[7]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[0]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[1]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[2]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[3]'. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/steff/Downloads/ece385git/lab71/lab71.srcs/constrs_1/imports/lab7_1_provided_fa24/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_1/mb_block_microblaze_0_axi_intc_1_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_1/mb_block_microblaze_0_axi_intc_1_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_2/mb_block_mdm_1_2.xdc] for cell 'mb_block_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_2/mb_block_mdm_1_2.xdc:50]
Finished Parsing XDC File [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_2/mb_block_mdm_1_2.xdc] for cell 'mb_block_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_2/data/mb_bootloop_le.elf 
<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1536.773 ; gain = 0.000
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1453.902 ; gain = 0.000
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 241 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

29 Infos, 62 Warnings, 61 Critical Warnings and 0 Errors encountered.
link_design completed successfully
<<<<<<< HEAD
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1536.773 ; gain = 1104.406
=======
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1453.902 ; gain = 1023.129
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

<<<<<<< HEAD
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.832 . Memory (MB): peak = 1536.773 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a0b77207

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.823 . Memory (MB): peak = 1557.551 ; gain = 20.777
=======
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1453.902 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 135ac97c6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.350 . Memory (MB): peak = 1472.938 ; gain = 19.035
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
<<<<<<< HEAD
Phase 1 Retarget | Checksum: 21f8e33a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1894.621 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 203 cells and removed 285 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 9 inverter(s) to 15 load pin(s).
Phase 2 Constant propagation | Checksum: 1c6e4e570

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1894.621 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 127 cells and removed 285 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17599d459

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1894.621 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells
=======
Phase 1 Retarget | Checksum: c58143fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.419 . Memory (MB): peak = 1799.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 169 cells and removed 251 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 13 load pin(s).
Phase 2 Constant propagation | Checksum: bcacc8b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.550 . Memory (MB): peak = 1799.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 126 cells and removed 286 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 157b00be0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.758 . Memory (MB): peak = 1799.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 78 cells
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
<<<<<<< HEAD
Phase 4 BUFG optimization | Checksum: 1bc843898

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1894.621 ; gain = 0.000
=======
Phase 4 BUFG optimization | Checksum: 1929db00b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.871 . Memory (MB): peak = 1799.754 ; gain = 0.000
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
<<<<<<< HEAD
Phase 5 Shift Register Optimization | Checksum: 1bc843898

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1894.621 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 159722aea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1894.621 ; gain = 0.000
=======
Phase 5 Shift Register Optimization | Checksum: 1929db00b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.891 . Memory (MB): peak = 1799.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 177ca811f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.924 . Memory (MB): peak = 1799.754 ; gain = 0.000
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
<<<<<<< HEAD
|  Retarget                     |             203  |             285  |                                              4  |
|  Constant propagation         |             127  |             285  |                                              1  |
|  Sweep                        |               0  |              82  |                                              1  |
=======
|  Retarget                     |             169  |             251  |                                              4  |
|  Constant propagation         |             126  |             286  |                                              1  |
|  Sweep                        |               0  |              78  |                                              1  |
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

<<<<<<< HEAD
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1894.621 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1097e3e25

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1894.621 ; gain = 0.000
=======
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1799.754 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 160cac14c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1799.754 ; gain = 0.000
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
<<<<<<< HEAD
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
=======
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 34 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
<<<<<<< HEAD
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 1097e3e25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 2066.637 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1097e3e25

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2066.637 ; gain = 172.016

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1097e3e25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2066.637 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2066.637 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1097e3e25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2066.637 ; gain = 0.000
=======
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 68
Ending PowerOpt Patch Enables Task | Checksum: 121eab98b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.179 . Memory (MB): peak = 1902.988 ; gain = 0.000
Ending Power Optimization Task | Checksum: 121eab98b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1902.988 ; gain = 103.234

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1c7c9a9da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.618 . Memory (MB): peak = 1902.988 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1c7c9a9da

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1902.988 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1902.988 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1c7c9a9da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1902.988 ; gain = 0.000
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 62 Warnings, 61 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
<<<<<<< HEAD
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2066.637 ; gain = 529.863
=======
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1902.988 ; gain = 449.086
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2066.637 ; gain = 0.000
=======
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1902.988 ; gain = 0.000
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f
INFO: [Common 17-1381] The checkpoint 'C:/Users/steff/Downloads/ece385git/lab71/lab71.runs/impl_1/mb_usb_hdmi_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/steff/Downloads/ece385git/lab71/lab71.runs/impl_1/mb_usb_hdmi_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2066.637 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e67906ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2066.637 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2066.637 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 130617f05

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2066.637 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 145d95130

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2066.637 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 145d95130

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2066.637 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 145d95130

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2066.637 ; gain = 0.000
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1902.988 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13d6eee71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1902.988 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1902.988 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9c4adc5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.547 . Memory (MB): peak = 1902.988 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11d0b9922

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1902.988 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11d0b9922

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1902.988 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 11d0b9922

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1902.988 ; gain = 0.000
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f

Phase 2 Global Placement

Phase 2.1 Floorplanning
<<<<<<< HEAD
Phase 2.1 Floorplanning | Checksum: 13e3692dc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2066.637 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17ba3a0bf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2066.637 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 17ba3a0bf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2066.637 ; gain = 0.000
=======
Phase 2.1 Floorplanning | Checksum: 10f400d60

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1902.988 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 114f63dd7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1902.988 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 114f63dd7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1902.988 ; gain = 0.000
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
<<<<<<< HEAD
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1a4cbbf1c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2066.637 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 7 LUTNM shape to break, 1937 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 7, total 7, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 955 nets or LUTs. Breaked 7 LUTs, combined 948 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_0_in[3]. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 7 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 2066.637 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2066.637 ; gain = 0.000
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
=======
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 128b3a5fd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1902.988 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 192 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 83 nets or LUTs. Breaked 0 LUT, combined 83 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2066.637 ; gain = 0.000
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1902.988 ; gain = 0.000
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
<<<<<<< HEAD
|  LUT Combining                                    |            7  |            948  |                   955  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            7  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           10  |              0  |                    10  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           24  |            948  |                   966  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 17e990be2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2066.637 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1f19b7347

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2066.637 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1f19b7347

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2066.637 ; gain = 0.000
=======
|  LUT Combining                                    |            0  |             83  |                    83  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             83  |                    83  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 3e1902d0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1902.988 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 4df55a25

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1902.988 ; gain = 0.000
Phase 2 Global Placement | Checksum: 4df55a25

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1902.988 ; gain = 0.000
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
<<<<<<< HEAD
Phase 3.1 Commit Multi Column Macros | Checksum: 1a3968351

Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2066.637 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24b201695

Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2066.637 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 285c3a52d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2066.637 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19aa32024

Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2066.637 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1acca3ac1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 2066.637 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 19fdc3791

Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 2066.637 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2485a0e08

Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 2066.637 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2a9f2bd97

Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 2066.637 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1de8a2564

Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 2066.637 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1de8a2564

Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 2066.637 ; gain = 0.000
=======
Phase 3.1 Commit Multi Column Macros | Checksum: 11af4531c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1902.988 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 91a32879

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1902.988 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: af84fbf4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1902.988 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: bc875ed0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1902.988 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 11030abdf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1902.988 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18c12f4ea

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1902.988 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 109e9a60c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1902.988 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 109e9a60c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1902.988 ; gain = 0.000
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
<<<<<<< HEAD
Post Placement Optimization Initialization | Checksum: 1cd048350
=======
Post Placement Optimization Initialization | Checksum: ece71d7e
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
<<<<<<< HEAD
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.057 | TNS=-13.235 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c2caae00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2073.863 ; gain = 0.000
INFO: [Place 46-33] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1ed017808

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.863 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1cd048350

Time (s): cpu = 00:00:46 ; elapsed = 00:01:10 . Memory (MB): peak = 2073.863 ; gain = 7.227

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.205. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1de47375b

Time (s): cpu = 00:01:04 ; elapsed = 00:01:42 . Memory (MB): peak = 2073.863 ; gain = 7.227

Time (s): cpu = 00:01:04 ; elapsed = 00:01:42 . Memory (MB): peak = 2073.863 ; gain = 7.227
Phase 4.1 Post Commit Optimization | Checksum: 1de47375b

Time (s): cpu = 00:01:04 ; elapsed = 00:01:42 . Memory (MB): peak = 2073.863 ; gain = 7.227

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1de47375b

Time (s): cpu = 00:01:04 ; elapsed = 00:01:42 . Memory (MB): peak = 2073.863 ; gain = 7.227
=======
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.023 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: d8c7a9f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.264 . Memory (MB): peak = 1902.988 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 12cc1c61a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.302 . Memory (MB): peak = 1902.988 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: ece71d7e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1902.988 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.211. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: addaee37

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1902.988 ; gain = 0.000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1902.988 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: addaee37

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1902.988 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: addaee37

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1902.988 ; gain = 0.000
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
<<<<<<< HEAD
|      North|                2x2|                8x8|
=======
|      North|                1x1|                1x1|
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

<<<<<<< HEAD
Phase 4.3.1 Print Estimated Congestion | Checksum: 1de47375b

Time (s): cpu = 00:01:04 ; elapsed = 00:01:42 . Memory (MB): peak = 2073.863 ; gain = 7.227
Phase 4.3 Placer Reporting | Checksum: 1de47375b

Time (s): cpu = 00:01:05 ; elapsed = 00:01:42 . Memory (MB): peak = 2073.863 ; gain = 7.227

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2073.863 ; gain = 0.000

Time (s): cpu = 00:01:05 ; elapsed = 00:01:42 . Memory (MB): peak = 2073.863 ; gain = 7.227
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 132a08193

Time (s): cpu = 00:01:05 ; elapsed = 00:01:43 . Memory (MB): peak = 2073.863 ; gain = 7.227
Ending Placer Task | Checksum: 901c5c00

Time (s): cpu = 00:01:05 ; elapsed = 00:01:43 . Memory (MB): peak = 2073.863 ; gain = 7.227
=======
Phase 4.3.1 Print Estimated Congestion | Checksum: addaee37

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1902.988 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: addaee37

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1902.988 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1902.988 ; gain = 0.000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1902.988 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ddeb1eec

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1902.988 ; gain = 0.000
Ending Placer Task | Checksum: ad27144a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1902.988 ; gain = 0.000
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 62 Warnings, 61 Critical Warnings and 0 Errors encountered.
place_design completed successfully
<<<<<<< HEAD
place_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:44 . Memory (MB): peak = 2073.863 ; gain = 7.227
=======
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1902.988 ; gain = 0.000
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2073.863 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/steff/Downloads/ece385git/lab71/lab71.runs/impl_1/mb_usb_hdmi_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2073.863 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file mb_usb_hdmi_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2073.863 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_placed.rpt -pb mb_usb_hdmi_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_usb_hdmi_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 2073.863 ; gain = 0.000
=======
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.701 . Memory (MB): peak = 1902.988 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/steff/Downloads/ece385git/lab71/lab71.runs/impl_1/mb_usb_hdmi_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mb_usb_hdmi_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1902.988 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_placed.rpt -pb mb_usb_hdmi_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_usb_hdmi_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1902.988 ; gain = 0.000
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

<<<<<<< HEAD
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2083.500 ; gain = 9.637
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 4.00s |  WALL: 4.52s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2083.500 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.205 | TNS=-0.780 |
Phase 1 Physical Synthesis Initialization | Checksum: 18ee42587

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2094.199 ; gain = 10.699
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.205 | TNS=-0.780 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 18ee42587

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2094.199 ; gain = 10.699

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.205 | TNS=-0.780 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srlopt_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[1]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.137 | TNS=-0.575 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/g31_b1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/hc_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram_pixel_out__0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.131 | TNS=-0.537 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srlopt_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_90_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/g30_b2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.118 | TNS=-0.492 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/g30_b3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/sel[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram_pixel_out__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_208_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.116 | TNS=-0.474 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/g27_b2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/hc_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram_pixel_out__0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.114 | TNS=-0.402 |
INFO: [Physopt 32-663] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg_n_0_[509][16].  Re-placed instance mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[509][16]
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg_n_0_[509][16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.109 | TNS=-0.289 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram_pixel_out[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_124_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_309_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_780_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/green[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.096 | TNS=-0.276 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/g11_b2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/green[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg_n_0_[539][16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srlopt_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/g11_b2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/hc_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram_pixel_out[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_124_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_309_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_780_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/green[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg_n_0_[539][16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.096 | TNS=-0.276 |
Phase 3 Critical Path Optimization | Checksum: 18ee42587

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2099.887 ; gain = 16.387

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.096 | TNS=-0.276 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srlopt_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/g11_b2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/hc_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram_pixel_out[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_124_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_309_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_780_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/green[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg_n_0_[539][16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srlopt_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/g11_b2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/hc_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram_pixel_out[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_124_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_309_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_780_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/green[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg_n_0_[539][16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.096 | TNS=-0.276 |
Phase 4 Critical Path Optimization | Checksum: 18ee42587

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2099.895 ; gain = 16.395
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2099.895 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.096 | TNS=-0.276 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.109  |          0.505  |            0  |              0  |                     7  |           0  |           2  |  00:00:06  |
|  Total          |          0.109  |          0.505  |            0  |              0  |                     7  |           0  |           3  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2099.895 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 18a38a62e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2099.895 ; gain = 16.395
INFO: [Common 17-83] Releasing license: Implementation
223 Infos, 63 Warnings, 61 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2099.895 ; gain = 26.031
=======
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.852 . Memory (MB): peak = 1902.988 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 62 Warnings, 61 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2110.824 ; gain = 10.930
INFO: [Common 17-1381] The checkpoint 'C:/Users/steff/Downloads/ece385git/lab71/lab71.runs/impl_1/mb_usb_hdmi_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2110.824 ; gain = 10.930
=======
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.738 . Memory (MB): peak = 1902.988 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/steff/Downloads/ece385git/lab71/lab71.runs/impl_1/mb_usb_hdmi_top_physopt.dcp' has been generated.
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
<<<<<<< HEAD
Checksum: PlaceDB: 4cbf3a98 ConstDB: 0 ShapeSum: c3abfaf8 RouteDB: 0
Post Restoration Checksum: NetGraph: 4f0b785f NumContArr: ac7d7aab Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: fb88f30a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2161.578 ; gain = 50.754
=======
Checksum: PlaceDB: 792a07d4 ConstDB: 0 ShapeSum: 33fd0c76 RouteDB: 0
Post Restoration Checksum: NetGraph: 13c470a1 NumContArr: 1838c02f Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 2bfd30d0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1938.281 ; gain = 35.293
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
<<<<<<< HEAD
Phase 2.1 Fix Topology Constraints | Checksum: fb88f30a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2162.625 ; gain = 51.801

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: fb88f30a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2162.625 ; gain = 51.801
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1a34789b1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2200.188 ; gain = 89.363
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-1.217 | THS=-69.473|
=======
Phase 2.1 Fix Topology Constraints | Checksum: 2bfd30d0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1945.465 ; gain = 42.477

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2bfd30d0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1945.465 ; gain = 42.477
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1fcabcc44

Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1955.309 ; gain = 52.320
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.240  | TNS=0.000  | WHS=-0.819 | THS=-94.439|
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00677669 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
<<<<<<< HEAD
  Number of Failed Nets               = 29882
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 29882
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1496b1f0a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2248.637 ; gain = 137.812
=======
  Number of Failed Nets               = 4150
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4150
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1bf7a0ce2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1961.391 ; gain = 58.402
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f

Phase 3 Initial Routing

Phase 3.1 Global Routing
<<<<<<< HEAD
Phase 3.1 Global Routing | Checksum: 1496b1f0a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2248.637 ; gain = 137.812
Phase 3 Initial Routing | Checksum: 1849bba04

Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 2319.598 ; gain = 208.773
INFO: [Route 35-580] Design has 12 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=================================+=================================+===========================================================================================+
| Launch Setup Clock              | Launch Hold Clock               | Pin                                                                                       |
+=================================+=================================+===========================================================================================+
| clk_out1_mb_block_clk_wiz_1_2_1 | clk_out1_mb_block_clk_wiz_1_2_1 | mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/D |
| clk_out1_mb_block_clk_wiz_1_2_1 | clk_out1_mb_block_clk_wiz_1_2_1 | mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i_srlopt/D |
| clk_out1_mb_block_clk_wiz_1_2_1 | clk_out1_mb_block_clk_wiz_1_2_1 | mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D        |
| clk_out1_mb_block_clk_wiz_1_2_1 | clk_out1_mb_block_clk_wiz_1_2_1 | mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i_srlopt/D |
| clk_out1_mb_block_clk_wiz_1_2_1 | clk_out1_mb_block_clk_wiz_1_2_1 | mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i_srlopt/D |
+---------------------------------+---------------------------------+-------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt
=======
Phase 3.1 Global Routing | Checksum: 1bf7a0ce2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1961.391 ; gain = 58.402
Phase 3 Initial Routing | Checksum: 190f4d961
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2003.496 ; gain = 100.508

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
<<<<<<< HEAD
 Number of Nodes with overlaps = 12322
 Number of Nodes with overlaps = 2737
 Number of Nodes with overlaps = 854
 Number of Nodes with overlaps = 248
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.961 | TNS=-17.455| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a23fedb0

Time (s): cpu = 00:01:48 ; elapsed = 00:02:11 . Memory (MB): peak = 2319.598 ; gain = 208.773

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6252
 Number of Nodes with overlaps = 3657
 Number of Nodes with overlaps = 926
 Number of Nodes with overlaps = 487
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.878 | TNS=-32.789| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: d07ab327

Time (s): cpu = 00:03:02 ; elapsed = 00:03:28 . Memory (MB): peak = 2319.598 ; gain = 208.773
Phase 4 Rip-up And Reroute | Checksum: d07ab327

Time (s): cpu = 00:03:02 ; elapsed = 00:03:28 . Memory (MB): peak = 2319.598 ; gain = 208.773
=======
 Number of Nodes with overlaps = 692
 Number of Nodes with overlaps = 121
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.662  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1402330dc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 2003.496 ; gain = 100.508
Phase 4 Rip-up And Reroute | Checksum: 1402330dc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 2003.496 ; gain = 100.508
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
<<<<<<< HEAD
Phase 5.1.1 Update Timing | Checksum: 1138c27ab

Time (s): cpu = 00:03:05 ; elapsed = 00:03:31 . Memory (MB): peak = 2319.598 ; gain = 208.773
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.961 | TNS=-17.455| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 159381d54

Time (s): cpu = 00:03:05 ; elapsed = 00:03:31 . Memory (MB): peak = 2319.598 ; gain = 208.773

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 159381d54

Time (s): cpu = 00:03:05 ; elapsed = 00:03:31 . Memory (MB): peak = 2319.598 ; gain = 208.773
Phase 5 Delay and Skew Optimization | Checksum: 159381d54

Time (s): cpu = 00:03:05 ; elapsed = 00:03:31 . Memory (MB): peak = 2319.598 ; gain = 208.773
=======
Phase 5.1.1 Update Timing | Checksum: 1e711e34b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 2003.496 ; gain = 100.508
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.662  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1e711e34b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 2003.496 ; gain = 100.508

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e711e34b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 2003.496 ; gain = 100.508
Phase 5 Delay and Skew Optimization | Checksum: 1e711e34b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 2003.496 ; gain = 100.508
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
<<<<<<< HEAD
Phase 6.1.1 Update Timing | Checksum: dba32f1f

Time (s): cpu = 00:03:07 ; elapsed = 00:03:34 . Memory (MB): peak = 2319.598 ; gain = 208.773
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.961 | TNS=-17.455| WHS=0.098  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: dba32f1f

Time (s): cpu = 00:03:07 ; elapsed = 00:03:34 . Memory (MB): peak = 2319.598 ; gain = 208.773
Phase 6 Post Hold Fix | Checksum: dba32f1f

Time (s): cpu = 00:03:07 ; elapsed = 00:03:34 . Memory (MB): peak = 2319.598 ; gain = 208.773
=======
Phase 6.1.1 Update Timing | Checksum: 1e98f711f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2003.496 ; gain = 100.508
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.662  | TNS=0.000  | WHS=0.049  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18180712b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2003.496 ; gain = 100.508
Phase 6 Post Hold Fix | Checksum: 18180712b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2003.496 ; gain = 100.508
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f

Phase 7 Route finalize

Router Utilization Summary
<<<<<<< HEAD
  Global Vertical Routing Utilization    = 31.0713 %
  Global Horizontal Routing Utilization  = 26.8449 %
=======
  Global Vertical Routing Utilization    = 1.8364 %
  Global Horizontal Routing Utilization  = 2.31078 %
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

<<<<<<< HEAD
Congestion Report
North Dir 1x1 Area, Max Cong = 90.991%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X19Y101 -> INT_R_X19Y101
   INT_L_X22Y87 -> INT_L_X22Y87
   INT_R_X27Y53 -> INT_R_X27Y53
   INT_L_X28Y52 -> INT_L_X28Y52
South Dir 1x1 Area, Max Cong = 99.0991%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X27Y125 -> INT_R_X27Y125
   INT_R_X31Y125 -> INT_R_X31Y125
   INT_R_X25Y124 -> INT_R_X25Y124
   INT_L_X26Y123 -> INT_L_X26Y123
   INT_R_X31Y123 -> INT_R_X31Y123
East Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X20Y106 -> INT_L_X20Y106
West Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X15Y110 -> INT_R_X15Y110
   INT_R_X15Y108 -> INT_R_X15Y108
   INT_R_X23Y62 -> INT_R_X23Y62
   INT_L_X26Y53 -> INT_L_X26Y53

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: f371533c

Time (s): cpu = 00:03:07 ; elapsed = 00:03:34 . Memory (MB): peak = 2319.598 ; gain = 208.773
=======
Phase 7 Route finalize | Checksum: 1cdf559a2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2003.496 ; gain = 100.508
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f

Phase 8 Verifying routed nets

 Verification completed successfully
<<<<<<< HEAD
Phase 8 Verifying routed nets | Checksum: f371533c

Time (s): cpu = 00:03:07 ; elapsed = 00:03:34 . Memory (MB): peak = 2319.598 ; gain = 208.773

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16bad09da

Time (s): cpu = 00:03:09 ; elapsed = 00:03:37 . Memory (MB): peak = 2319.598 ; gain = 208.773

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.961 | TNS=-17.455| WHS=0.098  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 16bad09da

Time (s): cpu = 00:03:10 ; elapsed = 00:03:39 . Memory (MB): peak = 2319.598 ; gain = 208.773
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:10 ; elapsed = 00:03:39 . Memory (MB): peak = 2319.598 ; gain = 208.773

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
239 Infos, 64 Warnings, 61 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:12 ; elapsed = 00:03:40 . Memory (MB): peak = 2319.598 ; gain = 208.773
=======
Phase 8 Verifying routed nets | Checksum: 1cdf559a2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2003.496 ; gain = 100.508

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14d919513

Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 2003.496 ; gain = 100.508

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.662  | TNS=0.000  | WHS=0.049  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14d919513

Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 2003.496 ; gain = 100.508
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 2003.496 ; gain = 100.508

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 62 Warnings, 61 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 2003.496 ; gain = 100.508
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2319.598 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/steff/Downloads/ece385git/lab71/lab71.runs/impl_1/mb_usb_hdmi_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2319.598 ; gain = 0.000
=======
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.845 . Memory (MB): peak = 2003.496 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/steff/Downloads/ece385git/lab71/lab71.runs/impl_1/mb_usb_hdmi_top_routed.dcp' has been generated.
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/steff/Downloads/ece385git/lab71/lab71.runs/impl_1/mb_usb_hdmi_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
Command: report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/steff/Downloads/ece385git/lab71/lab71.runs/impl_1/mb_usb_hdmi_top_methodology_drc_routed.rpt.
report_methodology completed successfully
<<<<<<< HEAD
report_methodology: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2319.598 ; gain = 0.000
=======
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f
INFO: [runtcl-4] Executing : report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
Command: report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
<<<<<<< HEAD
251 Infos, 65 Warnings, 61 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2326.582 ; gain = 6.984
=======
130 Infos, 63 Warnings, 61 Critical Warnings and 0 Errors encountered.
report_power completed successfully
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f
INFO: [runtcl-4] Executing : report_route_status -file mb_usb_hdmi_top_route_status.rpt -pb mb_usb_hdmi_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mb_usb_hdmi_top_timing_summary_routed.rpt -pb mb_usb_hdmi_top_timing_summary_routed.pb -rpx mb_usb_hdmi_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file mb_usb_hdmi_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mb_usb_hdmi_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mb_usb_hdmi_top_bus_skew_routed.rpt -pb mb_usb_hdmi_top_bus_skew_routed.pb -rpx mb_usb_hdmi_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
<<<<<<< HEAD
INFO: [Common 17-206] Exiting Vivado at Sat Nov 16 10:54:04 2024...
=======
Command: write_bitstream -force mb_usb_hdmi_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: mb_block_i/hdmi_text_controller_0/inst/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mb_usb_hdmi_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2437.098 ; gain = 433.602
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 13:48:24 2024...
>>>>>>> ad782094b236f6bfef5a3a34b88054f297786a9f
