// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _comp_disps_HH_
#define _comp_disps_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct comp_disps : public sc_module {
    // Port declarations 96
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > m_axi_cost_in_m_img_AWVALID;
    sc_in< sc_logic > m_axi_cost_in_m_img_AWREADY;
    sc_out< sc_lv<32> > m_axi_cost_in_m_img_AWADDR;
    sc_out< sc_lv<1> > m_axi_cost_in_m_img_AWID;
    sc_out< sc_lv<32> > m_axi_cost_in_m_img_AWLEN;
    sc_out< sc_lv<3> > m_axi_cost_in_m_img_AWSIZE;
    sc_out< sc_lv<2> > m_axi_cost_in_m_img_AWBURST;
    sc_out< sc_lv<2> > m_axi_cost_in_m_img_AWLOCK;
    sc_out< sc_lv<4> > m_axi_cost_in_m_img_AWCACHE;
    sc_out< sc_lv<3> > m_axi_cost_in_m_img_AWPROT;
    sc_out< sc_lv<4> > m_axi_cost_in_m_img_AWQOS;
    sc_out< sc_lv<4> > m_axi_cost_in_m_img_AWREGION;
    sc_out< sc_lv<1> > m_axi_cost_in_m_img_AWUSER;
    sc_out< sc_logic > m_axi_cost_in_m_img_WVALID;
    sc_in< sc_logic > m_axi_cost_in_m_img_WREADY;
    sc_out< sc_lv<32> > m_axi_cost_in_m_img_WDATA;
    sc_out< sc_lv<4> > m_axi_cost_in_m_img_WSTRB;
    sc_out< sc_logic > m_axi_cost_in_m_img_WLAST;
    sc_out< sc_lv<1> > m_axi_cost_in_m_img_WID;
    sc_out< sc_lv<1> > m_axi_cost_in_m_img_WUSER;
    sc_out< sc_logic > m_axi_cost_in_m_img_ARVALID;
    sc_in< sc_logic > m_axi_cost_in_m_img_ARREADY;
    sc_out< sc_lv<32> > m_axi_cost_in_m_img_ARADDR;
    sc_out< sc_lv<1> > m_axi_cost_in_m_img_ARID;
    sc_out< sc_lv<32> > m_axi_cost_in_m_img_ARLEN;
    sc_out< sc_lv<3> > m_axi_cost_in_m_img_ARSIZE;
    sc_out< sc_lv<2> > m_axi_cost_in_m_img_ARBURST;
    sc_out< sc_lv<2> > m_axi_cost_in_m_img_ARLOCK;
    sc_out< sc_lv<4> > m_axi_cost_in_m_img_ARCACHE;
    sc_out< sc_lv<3> > m_axi_cost_in_m_img_ARPROT;
    sc_out< sc_lv<4> > m_axi_cost_in_m_img_ARQOS;
    sc_out< sc_lv<4> > m_axi_cost_in_m_img_ARREGION;
    sc_out< sc_lv<1> > m_axi_cost_in_m_img_ARUSER;
    sc_in< sc_logic > m_axi_cost_in_m_img_RVALID;
    sc_out< sc_logic > m_axi_cost_in_m_img_RREADY;
    sc_in< sc_lv<32> > m_axi_cost_in_m_img_RDATA;
    sc_in< sc_logic > m_axi_cost_in_m_img_RLAST;
    sc_in< sc_lv<1> > m_axi_cost_in_m_img_RID;
    sc_in< sc_lv<1> > m_axi_cost_in_m_img_RUSER;
    sc_in< sc_lv<2> > m_axi_cost_in_m_img_RRESP;
    sc_in< sc_logic > m_axi_cost_in_m_img_BVALID;
    sc_out< sc_logic > m_axi_cost_in_m_img_BREADY;
    sc_in< sc_lv<2> > m_axi_cost_in_m_img_BRESP;
    sc_in< sc_lv<1> > m_axi_cost_in_m_img_BID;
    sc_in< sc_lv<1> > m_axi_cost_in_m_img_BUSER;
    sc_out< sc_logic > m_axi_disp_out_m_img_AWVALID;
    sc_in< sc_logic > m_axi_disp_out_m_img_AWREADY;
    sc_out< sc_lv<32> > m_axi_disp_out_m_img_AWADDR;
    sc_out< sc_lv<1> > m_axi_disp_out_m_img_AWID;
    sc_out< sc_lv<32> > m_axi_disp_out_m_img_AWLEN;
    sc_out< sc_lv<3> > m_axi_disp_out_m_img_AWSIZE;
    sc_out< sc_lv<2> > m_axi_disp_out_m_img_AWBURST;
    sc_out< sc_lv<2> > m_axi_disp_out_m_img_AWLOCK;
    sc_out< sc_lv<4> > m_axi_disp_out_m_img_AWCACHE;
    sc_out< sc_lv<3> > m_axi_disp_out_m_img_AWPROT;
    sc_out< sc_lv<4> > m_axi_disp_out_m_img_AWQOS;
    sc_out< sc_lv<4> > m_axi_disp_out_m_img_AWREGION;
    sc_out< sc_lv<1> > m_axi_disp_out_m_img_AWUSER;
    sc_out< sc_logic > m_axi_disp_out_m_img_WVALID;
    sc_in< sc_logic > m_axi_disp_out_m_img_WREADY;
    sc_out< sc_lv<8> > m_axi_disp_out_m_img_WDATA;
    sc_out< sc_lv<1> > m_axi_disp_out_m_img_WSTRB;
    sc_out< sc_logic > m_axi_disp_out_m_img_WLAST;
    sc_out< sc_lv<1> > m_axi_disp_out_m_img_WID;
    sc_out< sc_lv<1> > m_axi_disp_out_m_img_WUSER;
    sc_out< sc_logic > m_axi_disp_out_m_img_ARVALID;
    sc_in< sc_logic > m_axi_disp_out_m_img_ARREADY;
    sc_out< sc_lv<32> > m_axi_disp_out_m_img_ARADDR;
    sc_out< sc_lv<1> > m_axi_disp_out_m_img_ARID;
    sc_out< sc_lv<32> > m_axi_disp_out_m_img_ARLEN;
    sc_out< sc_lv<3> > m_axi_disp_out_m_img_ARSIZE;
    sc_out< sc_lv<2> > m_axi_disp_out_m_img_ARBURST;
    sc_out< sc_lv<2> > m_axi_disp_out_m_img_ARLOCK;
    sc_out< sc_lv<4> > m_axi_disp_out_m_img_ARCACHE;
    sc_out< sc_lv<3> > m_axi_disp_out_m_img_ARPROT;
    sc_out< sc_lv<4> > m_axi_disp_out_m_img_ARQOS;
    sc_out< sc_lv<4> > m_axi_disp_out_m_img_ARREGION;
    sc_out< sc_lv<1> > m_axi_disp_out_m_img_ARUSER;
    sc_in< sc_logic > m_axi_disp_out_m_img_RVALID;
    sc_out< sc_logic > m_axi_disp_out_m_img_RREADY;
    sc_in< sc_lv<8> > m_axi_disp_out_m_img_RDATA;
    sc_in< sc_logic > m_axi_disp_out_m_img_RLAST;
    sc_in< sc_lv<1> > m_axi_disp_out_m_img_RID;
    sc_in< sc_lv<1> > m_axi_disp_out_m_img_RUSER;
    sc_in< sc_lv<2> > m_axi_disp_out_m_img_RRESP;
    sc_in< sc_logic > m_axi_disp_out_m_img_BVALID;
    sc_out< sc_logic > m_axi_disp_out_m_img_BREADY;
    sc_in< sc_lv<2> > m_axi_disp_out_m_img_BRESP;
    sc_in< sc_lv<1> > m_axi_disp_out_m_img_BID;
    sc_in< sc_lv<1> > m_axi_disp_out_m_img_BUSER;


    // Module declarations
    comp_disps(sc_module_name name);
    SC_HAS_PROCESS(comp_disps);

    ~comp_disps();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<16> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > cost_in_m_img_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > cost_in_m_img_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<1> > exitcond_fu_272_p2;
    sc_signal< sc_logic > disp_out_m_img_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > exitcond3_fu_179_p2;
    sc_signal< sc_logic > disp_out_m_img_blk_n_W;
    sc_signal< sc_logic > disp_out_m_img_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<16> > next_mul_fu_173_p2;
    sc_signal< sc_lv<16> > next_mul_reg_308;
    sc_signal< sc_logic > ap_sig_ioackin_m_axi_disp_out_m_img_AWREADY;
    sc_signal< bool > ap_block_state2_io;
    sc_signal< sc_lv<8> > i_fu_185_p2;
    sc_signal< sc_lv<8> > i_reg_316;
    sc_signal< sc_lv<8> > j_fu_212_p2;
    sc_signal< sc_lv<8> > j_reg_330;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<22> > tmp_9_fu_248_p2;
    sc_signal< sc_lv<22> > tmp_9_reg_335;
    sc_signal< sc_lv<1> > exitcond2_fu_206_p2;
    sc_signal< sc_logic > ap_sig_ioackin_m_axi_cost_in_m_img_ARREADY;
    sc_signal< sc_lv<32> > min_d_cast1_fu_268_p1;
    sc_signal< sc_lv<32> > min_d_cast1_reg_346;
    sc_signal< bool > ap_block_state11;
    sc_signal< sc_logic > ap_sig_ioackin_m_axi_disp_out_m_img_WREADY;
    sc_signal< bool > ap_block_state11_io;
    sc_signal< sc_lv<5> > d_fu_278_p2;
    sc_signal< sc_lv<5> > d_reg_354;
    sc_signal< sc_lv<32> > min_c_1_reg_359;
    sc_signal< sc_lv<32> > j_assign_min_d1_fu_294_p3;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<32> > min_c_2_min_c_fu_301_p3;
    sc_signal< sc_lv<8> > i_assign_1_reg_104;
    sc_signal< sc_lv<16> > phi_mul_reg_115;
    sc_signal< sc_lv<8> > j_assign_2_reg_127;
    sc_signal< sc_lv<32> > min_d1_reg_138;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<32> > min_c_reg_150;
    sc_signal< sc_lv<5> > min_d_reg_162;
    sc_signal< sc_lv<64> > tmp_fu_191_p1;
    sc_signal< sc_lv<64> > tmp_2_fu_257_p1;
    sc_signal< sc_logic > ap_reg_ioackin_m_axi_disp_out_m_img_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_m_axi_cost_in_m_img_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_m_axi_disp_out_m_img_WREADY;
    sc_signal< sc_lv<16> > j_assign_2_cast5_fu_202_p1;
    sc_signal< sc_lv<16> > p_fu_218_p2;
    sc_signal< sc_lv<21> > p_shl_fu_224_p3;
    sc_signal< sc_lv<17> > p_shl1_fu_236_p3;
    sc_signal< sc_lv<22> > p_shl_cast_fu_232_p1;
    sc_signal< sc_lv<22> > p_shl1_cast_fu_244_p1;
    sc_signal< sc_lv<32> > tmp_1_fu_254_p1;
    sc_signal< sc_lv<1> > tmp_5_fu_289_p2;
    sc_signal< sc_lv<16> > ap_NS_fsm;
    sc_signal< bool > ap_condition_432;
    sc_signal< bool > ap_condition_220;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<16> ap_ST_fsm_state1;
    static const sc_lv<16> ap_ST_fsm_state2;
    static const sc_lv<16> ap_ST_fsm_state3;
    static const sc_lv<16> ap_ST_fsm_state4;
    static const sc_lv<16> ap_ST_fsm_state5;
    static const sc_lv<16> ap_ST_fsm_state6;
    static const sc_lv<16> ap_ST_fsm_state7;
    static const sc_lv<16> ap_ST_fsm_state8;
    static const sc_lv<16> ap_ST_fsm_state9;
    static const sc_lv<16> ap_ST_fsm_state10;
    static const sc_lv<16> ap_ST_fsm_state11;
    static const sc_lv<16> ap_ST_fsm_state12;
    static const sc_lv<16> ap_ST_fsm_state13;
    static const sc_lv<16> ap_ST_fsm_state14;
    static const sc_lv<16> ap_ST_fsm_state15;
    static const sc_lv<16> ap_ST_fsm_state16;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_F;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_FF;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_E1;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<16> ap_const_lv16_E1;
    static const sc_lv<8> ap_const_lv8_BC;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_E1;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<5> ap_const_lv5_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_state11();
    void thread_ap_block_state11_io();
    void thread_ap_block_state2_io();
    void thread_ap_condition_220();
    void thread_ap_condition_432();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_ioackin_m_axi_cost_in_m_img_ARREADY();
    void thread_ap_sig_ioackin_m_axi_disp_out_m_img_AWREADY();
    void thread_ap_sig_ioackin_m_axi_disp_out_m_img_WREADY();
    void thread_cost_in_m_img_blk_n_AR();
    void thread_cost_in_m_img_blk_n_R();
    void thread_d_fu_278_p2();
    void thread_disp_out_m_img_blk_n_AW();
    void thread_disp_out_m_img_blk_n_B();
    void thread_disp_out_m_img_blk_n_W();
    void thread_exitcond2_fu_206_p2();
    void thread_exitcond3_fu_179_p2();
    void thread_exitcond_fu_272_p2();
    void thread_i_fu_185_p2();
    void thread_j_assign_2_cast5_fu_202_p1();
    void thread_j_assign_min_d1_fu_294_p3();
    void thread_j_fu_212_p2();
    void thread_m_axi_cost_in_m_img_ARADDR();
    void thread_m_axi_cost_in_m_img_ARBURST();
    void thread_m_axi_cost_in_m_img_ARCACHE();
    void thread_m_axi_cost_in_m_img_ARID();
    void thread_m_axi_cost_in_m_img_ARLEN();
    void thread_m_axi_cost_in_m_img_ARLOCK();
    void thread_m_axi_cost_in_m_img_ARPROT();
    void thread_m_axi_cost_in_m_img_ARQOS();
    void thread_m_axi_cost_in_m_img_ARREGION();
    void thread_m_axi_cost_in_m_img_ARSIZE();
    void thread_m_axi_cost_in_m_img_ARUSER();
    void thread_m_axi_cost_in_m_img_ARVALID();
    void thread_m_axi_cost_in_m_img_AWADDR();
    void thread_m_axi_cost_in_m_img_AWBURST();
    void thread_m_axi_cost_in_m_img_AWCACHE();
    void thread_m_axi_cost_in_m_img_AWID();
    void thread_m_axi_cost_in_m_img_AWLEN();
    void thread_m_axi_cost_in_m_img_AWLOCK();
    void thread_m_axi_cost_in_m_img_AWPROT();
    void thread_m_axi_cost_in_m_img_AWQOS();
    void thread_m_axi_cost_in_m_img_AWREGION();
    void thread_m_axi_cost_in_m_img_AWSIZE();
    void thread_m_axi_cost_in_m_img_AWUSER();
    void thread_m_axi_cost_in_m_img_AWVALID();
    void thread_m_axi_cost_in_m_img_BREADY();
    void thread_m_axi_cost_in_m_img_RREADY();
    void thread_m_axi_cost_in_m_img_WDATA();
    void thread_m_axi_cost_in_m_img_WID();
    void thread_m_axi_cost_in_m_img_WLAST();
    void thread_m_axi_cost_in_m_img_WSTRB();
    void thread_m_axi_cost_in_m_img_WUSER();
    void thread_m_axi_cost_in_m_img_WVALID();
    void thread_m_axi_disp_out_m_img_ARADDR();
    void thread_m_axi_disp_out_m_img_ARBURST();
    void thread_m_axi_disp_out_m_img_ARCACHE();
    void thread_m_axi_disp_out_m_img_ARID();
    void thread_m_axi_disp_out_m_img_ARLEN();
    void thread_m_axi_disp_out_m_img_ARLOCK();
    void thread_m_axi_disp_out_m_img_ARPROT();
    void thread_m_axi_disp_out_m_img_ARQOS();
    void thread_m_axi_disp_out_m_img_ARREGION();
    void thread_m_axi_disp_out_m_img_ARSIZE();
    void thread_m_axi_disp_out_m_img_ARUSER();
    void thread_m_axi_disp_out_m_img_ARVALID();
    void thread_m_axi_disp_out_m_img_AWADDR();
    void thread_m_axi_disp_out_m_img_AWBURST();
    void thread_m_axi_disp_out_m_img_AWCACHE();
    void thread_m_axi_disp_out_m_img_AWID();
    void thread_m_axi_disp_out_m_img_AWLEN();
    void thread_m_axi_disp_out_m_img_AWLOCK();
    void thread_m_axi_disp_out_m_img_AWPROT();
    void thread_m_axi_disp_out_m_img_AWQOS();
    void thread_m_axi_disp_out_m_img_AWREGION();
    void thread_m_axi_disp_out_m_img_AWSIZE();
    void thread_m_axi_disp_out_m_img_AWUSER();
    void thread_m_axi_disp_out_m_img_AWVALID();
    void thread_m_axi_disp_out_m_img_BREADY();
    void thread_m_axi_disp_out_m_img_RREADY();
    void thread_m_axi_disp_out_m_img_WDATA();
    void thread_m_axi_disp_out_m_img_WID();
    void thread_m_axi_disp_out_m_img_WLAST();
    void thread_m_axi_disp_out_m_img_WSTRB();
    void thread_m_axi_disp_out_m_img_WUSER();
    void thread_m_axi_disp_out_m_img_WVALID();
    void thread_min_c_2_min_c_fu_301_p3();
    void thread_min_d_cast1_fu_268_p1();
    void thread_next_mul_fu_173_p2();
    void thread_p_fu_218_p2();
    void thread_p_shl1_cast_fu_244_p1();
    void thread_p_shl1_fu_236_p3();
    void thread_p_shl_cast_fu_232_p1();
    void thread_p_shl_fu_224_p3();
    void thread_tmp_1_fu_254_p1();
    void thread_tmp_2_fu_257_p1();
    void thread_tmp_5_fu_289_p2();
    void thread_tmp_9_fu_248_p2();
    void thread_tmp_fu_191_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
