Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jan  8 11:02:26 2025
| Host         : LAPTOP-SJ9UM0I3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_top_timing_summary_routed.rpt -pb pong_top_timing_summary_routed.pb -rpx pong_top_timing_summary_routed.rpx -warn_on_violation
| Design       : pong_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 20          
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  1           
TIMING-18  Warning           Missing input or output delay               17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.797        0.000                      0                  135        0.188        0.000                      0                  135        4.500        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.797        0.000                      0                  135        0.188        0.000                      0                  135        4.500        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.797ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.070ns  (logic 2.421ns (34.241%)  route 4.649ns (65.759%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.624     5.169    graph_unit/CLK
    SLICE_X4Y18          FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419     5.588 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          1.011     6.599    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I1_O)        0.324     6.923 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.457     7.379    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I3_O)        0.326     7.705 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.328     8.034    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124     8.158 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.479     8.637    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.016 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.448     9.464    graph_unit/sq_ball_on0
    SLICE_X7Y17          LUT5 (Prop_lut5_I3_O)        0.373     9.837 r  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    10.471    vga_unit/rgb_reg_reg[11]
    SLICE_X7Y18          LUT4 (Prop_lut4_I3_O)        0.150    10.621 f  vga_unit/rgb_reg[7]_i_4/O
                         net (fo=1, routed)           0.436    11.057    vga_unit/rgb_reg[7]_i_4_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I5_O)        0.326    11.383 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.856    12.239    rgb_next[7]
    SLICE_X0Y22          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505    14.871    clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.259    15.130    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y22          FDCE (Setup_fdce_C_D)       -0.058    15.036    rgb_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -12.239    
  -------------------------------------------------------------------
                         slack                                  2.797    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.948ns  (logic 2.421ns (34.847%)  route 4.527ns (65.153%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.624     5.169    graph_unit/CLK
    SLICE_X4Y18          FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419     5.588 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          1.011     6.599    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I1_O)        0.324     6.923 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.457     7.379    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I3_O)        0.326     7.705 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.328     8.034    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124     8.158 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.479     8.637    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.016 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.448     9.464    graph_unit/sq_ball_on0
    SLICE_X7Y17          LUT5 (Prop_lut5_I3_O)        0.373     9.837 r  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    10.471    vga_unit/rgb_reg_reg[11]
    SLICE_X7Y18          LUT4 (Prop_lut4_I3_O)        0.150    10.621 f  vga_unit/rgb_reg[7]_i_4/O
                         net (fo=1, routed)           0.436    11.057    vga_unit/rgb_reg[7]_i_4_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I5_O)        0.326    11.383 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.733    12.116    rgb_next[7]
    SLICE_X0Y22          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505    14.871    clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.259    15.130    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y22          FDCE (Setup_fdce_C_D)       -0.061    15.033    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -12.116    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.907ns  (logic 2.421ns (35.051%)  route 4.486ns (64.949%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.624     5.169    graph_unit/CLK
    SLICE_X4Y18          FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419     5.588 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          1.011     6.599    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I1_O)        0.324     6.923 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.457     7.379    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I3_O)        0.326     7.705 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.328     8.034    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124     8.158 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.479     8.637    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.016 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.448     9.464    graph_unit/sq_ball_on0
    SLICE_X7Y17          LUT5 (Prop_lut5_I3_O)        0.373     9.837 r  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    10.471    vga_unit/rgb_reg_reg[11]
    SLICE_X7Y18          LUT4 (Prop_lut4_I3_O)        0.150    10.621 f  vga_unit/rgb_reg[7]_i_4/O
                         net (fo=1, routed)           0.436    11.057    vga_unit/rgb_reg[7]_i_4_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I5_O)        0.326    11.383 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.692    12.076    rgb_next[7]
    SLICE_X0Y22          FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505    14.871    clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.259    15.130    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y22          FDCE (Setup_fdce_C_D)       -0.067    15.027    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 2.193ns (31.949%)  route 4.671ns (68.051%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.624     5.169    graph_unit/CLK
    SLICE_X4Y18          FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419     5.588 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          1.011     6.599    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I1_O)        0.324     6.923 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.457     7.379    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I3_O)        0.326     7.705 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.328     8.034    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124     8.158 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.479     8.637    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.016 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.448     9.464    graph_unit/sq_ball_on0
    SLICE_X7Y17          LUT5 (Prop_lut5_I3_O)        0.373     9.837 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.538    10.375    vga_unit/rgb_reg_reg[11]
    SLICE_X8Y18          LUT4 (Prop_lut4_I3_O)        0.124    10.499 r  vga_unit/rgb_reg[11]_i_4/O
                         net (fo=2, routed)           0.676    11.175    vga_unit/rgb_reg[11]_i_4_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.124    11.299 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.734    12.033    rgb_next[3]
    SLICE_X1Y22          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505    14.871    clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.259    15.130    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y22          FDCE (Setup_fdce_C_D)       -0.081    15.013    rgb_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                  2.981    

Slack (MET) :             3.001ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 2.193ns (31.949%)  route 4.671ns (68.051%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.624     5.169    graph_unit/CLK
    SLICE_X4Y18          FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419     5.588 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          1.011     6.599    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I1_O)        0.324     6.923 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.457     7.379    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I3_O)        0.326     7.705 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.328     8.034    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124     8.158 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.479     8.637    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.016 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.448     9.464    graph_unit/sq_ball_on0
    SLICE_X7Y17          LUT5 (Prop_lut5_I3_O)        0.373     9.837 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.538    10.375    vga_unit/rgb_reg_reg[11]
    SLICE_X8Y18          LUT4 (Prop_lut4_I3_O)        0.124    10.499 r  vga_unit/rgb_reg[11]_i_4/O
                         net (fo=2, routed)           0.676    11.175    vga_unit/rgb_reg[11]_i_4_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.124    11.299 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.734    12.033    rgb_next[3]
    SLICE_X1Y22          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505    14.871    clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.259    15.130    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y22          FDCE (Setup_fdce_C_D)       -0.061    15.033    rgb_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                  3.001    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 2.193ns (32.207%)  route 4.616ns (67.793%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.624     5.169    graph_unit/CLK
    SLICE_X4Y18          FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419     5.588 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          1.011     6.599    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I1_O)        0.324     6.923 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.457     7.379    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I3_O)        0.326     7.705 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.328     8.034    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124     8.158 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.479     8.637    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.016 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.448     9.464    graph_unit/sq_ball_on0
    SLICE_X7Y17          LUT5 (Prop_lut5_I3_O)        0.373     9.837 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.538    10.375    vga_unit/rgb_reg_reg[11]
    SLICE_X8Y18          LUT4 (Prop_lut4_I3_O)        0.124    10.499 r  vga_unit/rgb_reg[11]_i_4/O
                         net (fo=2, routed)           0.676    11.175    vga_unit/rgb_reg[11]_i_4_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.124    11.299 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.679    11.978    rgb_next[3]
    SLICE_X0Y15          FDCE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.513    14.879    clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.259    15.138    
                         clock uncertainty           -0.035    15.102    
    SLICE_X0Y15          FDCE (Setup_fdce_C_D)       -0.067    15.035    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -11.978    
  -------------------------------------------------------------------
                         slack                                  3.058    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.758ns  (logic 2.421ns (35.823%)  route 4.337ns (64.177%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.624     5.169    graph_unit/CLK
    SLICE_X4Y18          FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419     5.588 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          1.011     6.599    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I1_O)        0.324     6.923 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.457     7.379    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I3_O)        0.326     7.705 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.328     8.034    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124     8.158 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.479     8.637    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.016 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.448     9.464    graph_unit/sq_ball_on0
    SLICE_X7Y17          LUT5 (Prop_lut5_I3_O)        0.373     9.837 r  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    10.471    vga_unit/rgb_reg_reg[11]
    SLICE_X7Y18          LUT4 (Prop_lut4_I3_O)        0.150    10.621 f  vga_unit/rgb_reg[7]_i_4/O
                         net (fo=1, routed)           0.436    11.057    vga_unit/rgb_reg[7]_i_4_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I5_O)        0.326    11.383 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.544    11.927    rgb_next[7]
    SLICE_X0Y22          FDCE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505    14.871    clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.259    15.130    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y22          FDCE (Setup_fdce_C_D)       -0.081    15.013    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -11.927    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 2.193ns (32.855%)  route 4.482ns (67.145%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.624     5.169    graph_unit/CLK
    SLICE_X4Y18          FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419     5.588 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          1.011     6.599    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I1_O)        0.324     6.923 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.457     7.379    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I3_O)        0.326     7.705 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.328     8.034    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124     8.158 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.479     8.637    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.016 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.448     9.464    graph_unit/sq_ball_on0
    SLICE_X7Y17          LUT5 (Prop_lut5_I3_O)        0.373     9.837 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.538    10.375    vga_unit/rgb_reg_reg[11]
    SLICE_X8Y18          LUT4 (Prop_lut4_I3_O)        0.124    10.499 r  vga_unit/rgb_reg[11]_i_4/O
                         net (fo=2, routed)           0.676    11.175    vga_unit/rgb_reg[11]_i_4_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.124    11.299 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.545    11.844    rgb_next[3]
    SLICE_X1Y22          FDCE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505    14.871    clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  rgb_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.259    15.130    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y22          FDCE (Setup_fdce_C_D)       -0.067    15.027    rgb_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -11.844    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.336ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.193ns (33.450%)  route 4.363ns (66.550%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.624     5.169    graph_unit/CLK
    SLICE_X4Y18          FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419     5.588 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          1.011     6.599    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I1_O)        0.324     6.923 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.457     7.379    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I3_O)        0.326     7.705 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.328     8.034    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124     8.158 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.479     8.637    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.016 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.448     9.464    graph_unit/sq_ball_on0
    SLICE_X7Y17          LUT5 (Prop_lut5_I3_O)        0.373     9.837 r  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.538    10.375    vga_unit/rgb_reg_reg[11]
    SLICE_X8Y18          LUT4 (Prop_lut4_I3_O)        0.124    10.499 f  vga_unit/rgb_reg[11]_i_4/O
                         net (fo=2, routed)           0.397    10.896    vga_unit/rgb_reg[11]_i_4_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.124    11.020 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.705    11.725    rgb_next[11]
    SLICE_X2Y11          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.516    14.882    clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X2Y11          FDCE (Setup_fdce_C_D)       -0.045    15.060    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -11.725    
  -------------------------------------------------------------------
                         slack                                  3.336    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.565ns  (logic 2.193ns (33.404%)  route 4.372ns (66.596%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.624     5.169    graph_unit/CLK
    SLICE_X4Y18          FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419     5.588 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          1.011     6.599    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I1_O)        0.324     6.923 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.457     7.379    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I3_O)        0.326     7.705 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.328     8.034    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124     8.158 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.479     8.637    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.016 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.448     9.464    graph_unit/sq_ball_on0
    SLICE_X7Y17          LUT5 (Prop_lut5_I3_O)        0.373     9.837 r  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.538    10.375    vga_unit/rgb_reg_reg[11]
    SLICE_X8Y18          LUT4 (Prop_lut4_I3_O)        0.124    10.499 f  vga_unit/rgb_reg[11]_i_4/O
                         net (fo=2, routed)           0.397    10.896    vga_unit/rgb_reg[11]_i_4_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.124    11.020 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.714    11.734    rgb_next[11]
    SLICE_X2Y11          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.516    14.882    clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X2Y11          FDCE (Setup_fdce_C_D)       -0.028    15.077    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -11.734    
  -------------------------------------------------------------------
                         slack                                  3.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.991%)  route 0.135ns (42.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.587     1.491    clk_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.632 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=58, routed)          0.135     1.767    graph_unit/state_reg[0]
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.045     1.812 r  graph_unit/ball_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.812    graph_unit_n_16
    SLICE_X2Y19          FDCE                                         r  ball_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.856     2.006    clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  ball_reg_reg[0]/C
                         clock pessimism             -0.501     1.504    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.120     1.624    ball_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 counter_unit/r_dig0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.561     1.465    counter_unit/CLK
    SLICE_X10Y16         FDCE                                         r  counter_unit/r_dig0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.148     1.613 r  counter_unit/r_dig0_reg[2]/Q
                         net (fo=5, routed)           0.088     1.702    counter_unit/Q[2]
    SLICE_X10Y16         LUT6 (Prop_lut6_I2_O)        0.098     1.800 r  counter_unit/r_dig0[3]_i_2/O
                         net (fo=1, routed)           0.000     1.800    counter_unit/dig0_next[3]
    SLICE_X10Y16         FDCE                                         r  counter_unit/r_dig0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.829     1.979    counter_unit/CLK
    SLICE_X10Y16         FDCE                                         r  counter_unit/r_dig0_reg[3]/C
                         clock pessimism             -0.513     1.465    
    SLICE_X10Y16         FDCE (Hold_fdce_C_D)         0.121     1.586    counter_unit/r_dig0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.944%)  route 0.118ns (36.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.587     1.491    clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.655 r  ball_reg_reg[0]/Q
                         net (fo=4, routed)           0.118     1.773    graph_unit/data2[0]
    SLICE_X3Y19          LUT6 (Prop_lut6_I1_O)        0.045     1.818 r  graph_unit/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    graph_unit_n_14
    SLICE_X3Y19          FDCE                                         r  FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.856     2.006    clk_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.501     1.504    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.091     1.595    FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 counter_unit/r_dig0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.215%)  route 0.144ns (40.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.561     1.465    counter_unit/CLK
    SLICE_X10Y16         FDCE                                         r  counter_unit/r_dig0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.164     1.629 f  counter_unit/r_dig0_reg[3]/Q
                         net (fo=4, routed)           0.144     1.773    counter_unit/Q[3]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.045     1.818 r  counter_unit/r_dig0[1]_i_1/O
                         net (fo=1, routed)           0.000     1.818    counter_unit/dig0_next[1]
    SLICE_X9Y16          FDCE                                         r  counter_unit/r_dig0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.829     1.979    counter_unit/CLK
    SLICE_X9Y16          FDCE                                         r  counter_unit/r_dig0_reg[1]/C
                         clock pessimism             -0.479     1.499    
    SLICE_X9Y16          FDCE (Hold_fdce_C_D)         0.091     1.590    counter_unit/r_dig0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 graph_unit/y_delta_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_ball_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.252ns (64.856%)  route 0.137ns (35.144%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.589     1.493    graph_unit/CLK
    SLICE_X7Y14          FDCE                                         r  graph_unit/y_delta_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.141     1.634 r  graph_unit/y_delta_reg_reg[8]/Q
                         net (fo=16, routed)          0.137     1.771    graph_unit/y_delta_reg[8]
    SLICE_X6Y14          LUT4 (Prop_lut4_I0_O)        0.045     1.816 r  graph_unit/y_ball_next_carry_i_7/O
                         net (fo=1, routed)           0.000     1.816    graph_unit/y_ball_next_carry_i_7_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.882 r  graph_unit/y_ball_next_carry/O[1]
                         net (fo=1, routed)           0.000     1.882    graph_unit/y_ball_next_carry_n_6
    SLICE_X6Y14          FDCE                                         r  graph_unit/y_ball_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.859     2.009    graph_unit/CLK
    SLICE_X6Y14          FDCE                                         r  graph_unit/y_ball_reg_reg[2]/C
                         clock pessimism             -0.502     1.506    
    SLICE_X6Y14          FDCE (Hold_fdce_C_D)         0.134     1.640    graph_unit/y_ball_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 counter_unit/r_dig0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.187ns (43.483%)  route 0.243ns (56.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.561     1.465    counter_unit/CLK
    SLICE_X9Y16          FDCE                                         r  counter_unit/r_dig0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  counter_unit/r_dig0_reg[1]/Q
                         net (fo=5, routed)           0.243     1.849    counter_unit/Q[1]
    SLICE_X10Y16         LUT5 (Prop_lut5_I1_O)        0.046     1.895 r  counter_unit/r_dig0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.895    counter_unit/dig0_next[2]
    SLICE_X10Y16         FDCE                                         r  counter_unit/r_dig0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.829     1.979    counter_unit/CLK
    SLICE_X10Y16         FDCE                                         r  counter_unit/r_dig0_reg[2]/C
                         clock pessimism             -0.479     1.499    
    SLICE_X10Y16         FDCE (Hold_fdce_C_D)         0.131     1.630    counter_unit/r_dig0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.467%)  route 0.190ns (50.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.588     1.492    vga_unit/CLK
    SLICE_X7Y16          FDCE                                         r  vga_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.633 r  vga_unit/v_count_reg_reg[9]/Q
                         net (fo=21, routed)          0.190     1.823    vga_unit/Q[9]
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.045     1.868 r  vga_unit/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.868    vga_unit/v_sync_next
    SLICE_X5Y13          FDCE                                         r  vga_unit/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.859     2.009    vga_unit/CLK
    SLICE_X5Y13          FDCE                                         r  vga_unit/v_sync_reg_reg/C
                         clock pessimism             -0.500     1.508    
    SLICE_X5Y13          FDCE (Hold_fdce_C_D)         0.091     1.599    vga_unit/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.586     1.490    clk_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  FSM_sequential_state_reg_reg[1]/Q
                         net (fo=58, routed)          0.179     1.811    graph_unit/state_reg[1]
    SLICE_X3Y20          LUT6 (Prop_lut6_I5_O)        0.045     1.856 r  graph_unit/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.856    graph_unit_n_12
    SLICE_X3Y20          FDCE                                         r  FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.855     2.005    clk_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.514     1.490    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.091     1.581    FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 counter_unit/r_dig1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.562     1.466    counter_unit/CLK
    SLICE_X10Y15         FDCE                                         r  counter_unit/r_dig1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  counter_unit/r_dig1_reg[0]/Q
                         net (fo=5, routed)           0.198     1.829    counter_unit/r_dig1_reg[3]_0[0]
    SLICE_X10Y15         LUT5 (Prop_lut5_I0_O)        0.043     1.872 r  counter_unit/r_dig1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.872    counter_unit/dig1_next[2]
    SLICE_X10Y15         FDCE                                         r  counter_unit/r_dig1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.830     1.980    counter_unit/CLK
    SLICE_X10Y15         FDCE                                         r  counter_unit/r_dig1_reg[2]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.131     1.597    counter_unit/r_dig1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.584     1.488    timer_unit/CLK
    SLICE_X4Y20          FDPE                                         r  timer_unit/timer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDPE (Prop_fdpe_C_Q)         0.141     1.629 r  timer_unit/timer_reg_reg[1]/Q
                         net (fo=6, routed)           0.185     1.814    timer_unit/timer_reg[1]
    SLICE_X4Y20          LUT3 (Prop_lut3_I1_O)        0.045     1.859 r  timer_unit/timer_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.859    timer_unit/timer_next[1]
    SLICE_X4Y20          FDPE                                         r  timer_unit/timer_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.853     2.003    timer_unit/CLK
    SLICE_X4Y20          FDPE                                         r  timer_unit/timer_reg_reg[1]/C
                         clock pessimism             -0.514     1.488    
    SLICE_X4Y20          FDPE (Hold_fdpe_C_D)         0.091     1.579    timer_unit/timer_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6    text_unit/ascii_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y19    FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y20    FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y19    ball_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y19    ball_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y11    rgb_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y11    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y11    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y11    rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y19    FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y19    FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y20    FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y20    FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y19    ball_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y19    ball_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y19    ball_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y19    ball_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y11    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y11    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y19    FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y19    FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y20    FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y20    FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y19    ball_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y19    ball_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y19    ball_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y19    ball_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y11    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y11    rgb_reg_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.690ns  (logic 1.493ns (31.833%)  route 3.197ns (68.167%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         1.493     1.493 f  reset_IBUF_inst/O
                         net (fo=107, routed)         3.197     4.690    vga_unit/AR[0]
    SLICE_X10Y18         FDCE                                         f  vga_unit/h_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.596ns  (logic 1.493ns (32.484%)  route 3.103ns (67.516%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         1.493     1.493 f  reset_IBUF_inst/O
                         net (fo=107, routed)         3.103     4.596    vga_unit/AR[0]
    SLICE_X10Y17         FDCE                                         f  vga_unit/h_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.855ns  (logic 1.493ns (38.730%)  route 2.362ns (61.270%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         1.493     1.493 f  reset_IBUF_inst/O
                         net (fo=107, routed)         2.362     3.855    vga_unit/AR[0]
    SLICE_X8Y20          FDCE                                         f  vga_unit/h_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.855ns  (logic 1.493ns (38.730%)  route 2.362ns (61.270%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         1.493     1.493 f  reset_IBUF_inst/O
                         net (fo=107, routed)         2.362     3.855    vga_unit/AR[0]
    SLICE_X8Y20          FDCE                                         f  vga_unit/h_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.709ns  (logic 1.493ns (40.253%)  route 2.216ns (59.747%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         1.493     1.493 f  reset_IBUF_inst/O
                         net (fo=107, routed)         2.216     3.709    vga_unit/AR[0]
    SLICE_X8Y19          FDCE                                         f  vga_unit/h_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.709ns  (logic 1.493ns (40.253%)  route 2.216ns (59.747%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         1.493     1.493 f  reset_IBUF_inst/O
                         net (fo=107, routed)         2.216     3.709    vga_unit/AR[0]
    SLICE_X8Y19          FDCE                                         f  vga_unit/h_count_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.709ns  (logic 1.493ns (40.253%)  route 2.216ns (59.747%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         1.493     1.493 f  reset_IBUF_inst/O
                         net (fo=107, routed)         2.216     3.709    vga_unit/AR[0]
    SLICE_X8Y19          FDCE                                         f  vga_unit/h_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.709ns  (logic 1.493ns (40.253%)  route 2.216ns (59.747%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         1.493     1.493 f  reset_IBUF_inst/O
                         net (fo=107, routed)         2.216     3.709    vga_unit/AR[0]
    SLICE_X8Y19          FDCE                                         f  vga_unit/h_count_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.554ns  (logic 1.493ns (42.007%)  route 2.061ns (57.993%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         1.493     1.493 f  reset_IBUF_inst/O
                         net (fo=107, routed)         2.061     3.554    vga_unit/AR[0]
    SLICE_X4Y16          FDCE                                         f  vga_unit/v_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.554ns  (logic 1.493ns (42.007%)  route 2.061ns (57.993%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         1.493     1.493 f  reset_IBUF_inst/O
                         net (fo=107, routed)         2.061     3.554    vga_unit/AR[0]
    SLICE_X4Y16          FDCE                                         f  vga_unit/v_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.988ns  (logic 0.261ns (26.371%)  route 0.728ns (73.629%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         0.261     0.261 f  reset_IBUF_inst/O
                         net (fo=107, routed)         0.728     0.988    vga_unit/AR[0]
    SLICE_X5Y14          FDCE                                         f  vga_unit/v_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.988ns  (logic 0.261ns (26.371%)  route 0.728ns (73.629%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         0.261     0.261 f  reset_IBUF_inst/O
                         net (fo=107, routed)         0.728     0.988    vga_unit/AR[0]
    SLICE_X5Y14          FDCE                                         f  vga_unit/v_count_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.988ns  (logic 0.261ns (26.371%)  route 0.728ns (73.629%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         0.261     0.261 f  reset_IBUF_inst/O
                         net (fo=107, routed)         0.728     0.988    vga_unit/AR[0]
    SLICE_X5Y14          FDCE                                         f  vga_unit/v_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.988ns  (logic 0.261ns (26.371%)  route 0.728ns (73.629%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         0.261     0.261 f  reset_IBUF_inst/O
                         net (fo=107, routed)         0.728     0.988    vga_unit/AR[0]
    SLICE_X5Y14          FDCE                                         f  vga_unit/v_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.013ns  (logic 0.261ns (25.728%)  route 0.752ns (74.272%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         0.261     0.261 f  reset_IBUF_inst/O
                         net (fo=107, routed)         0.752     1.013    vga_unit/AR[0]
    SLICE_X7Y19          FDCE                                         f  vga_unit/h_count_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.013ns  (logic 0.261ns (25.728%)  route 0.752ns (74.272%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         0.261     0.261 f  reset_IBUF_inst/O
                         net (fo=107, routed)         0.752     1.013    vga_unit/AR[0]
    SLICE_X7Y19          FDCE                                         f  vga_unit/h_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.052ns  (logic 0.261ns (24.780%)  route 0.791ns (75.220%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         0.261     0.261 f  reset_IBUF_inst/O
                         net (fo=107, routed)         0.791     1.052    vga_unit/AR[0]
    SLICE_X7Y15          FDCE                                         f  vga_unit/v_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.052ns  (logic 0.261ns (24.780%)  route 0.791ns (75.220%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         0.261     0.261 f  reset_IBUF_inst/O
                         net (fo=107, routed)         0.791     1.052    vga_unit/AR[0]
    SLICE_X7Y15          FDCE                                         f  vga_unit/v_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.052ns  (logic 0.261ns (24.780%)  route 0.791ns (75.220%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         0.261     0.261 f  reset_IBUF_inst/O
                         net (fo=107, routed)         0.791     1.052    vga_unit/AR[0]
    SLICE_X7Y15          FDCE                                         f  vga_unit/v_count_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.052ns  (logic 0.261ns (24.780%)  route 0.791ns (75.220%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         0.261     0.261 f  reset_IBUF_inst/O
                         net (fo=107, routed)         0.791     1.052    vga_unit/AR[0]
    SLICE_X7Y15          FDCE                                         f  vga_unit/v_count_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.131ns  (logic 4.006ns (56.180%)  route 3.125ns (43.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.621     5.166    clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.456     5.622 r  rgb_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           3.125     8.746    rgb_reg_reg[7]_lopt_replica_1
    D17                  OBUF (Prop_obuf_I_O)         3.550    12.297 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.297    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.087ns  (logic 3.980ns (56.161%)  route 3.107ns (43.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.621     5.166    clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.456     5.622 r  rgb_reg_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           3.107     8.729    rgb_reg_reg[7]_lopt_replica_3_1
    H17                  OBUF (Prop_obuf_I_O)         3.524    12.253 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.253    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.946ns  (logic 3.985ns (57.368%)  route 2.961ns (42.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.621     5.166    clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.456     5.622 r  rgb_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           2.961     8.583    rgb_reg_reg[7]_lopt_replica_2_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.112 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.112    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.592ns  (logic 4.003ns (60.716%)  route 2.590ns (39.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.621     5.166    clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.456     5.622 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.590     8.211    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.547    11.758 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.758    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.584ns  (logic 4.011ns (60.921%)  route 2.573ns (39.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.621     5.166    clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  rgb_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.456     5.622 r  rgb_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.573     8.195    rgb_reg_reg[3]_lopt_replica_1
    J18                  OBUF (Prop_obuf_I_O)         3.555    11.750 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.750    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.490ns  (logic 3.998ns (61.606%)  route 2.492ns (38.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.621     5.166    clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.456     5.622 r  rgb_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.492     8.113    rgb_reg_reg[3]_lopt_replica_2_1
    K18                  OBUF (Prop_obuf_I_O)         3.542    11.656 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.656    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.436ns  (logic 3.994ns (62.067%)  route 2.441ns (37.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.621     5.166    clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.456     5.622 r  rgb_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           2.441     8.063    rgb_reg_reg[3]_lopt_replica_3_1
    L18                  OBUF (Prop_obuf_I_O)         3.538    11.601 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.601    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.116ns  (logic 3.992ns (65.262%)  route 2.125ns (34.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.631     5.176    clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     5.632 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           2.125     7.756    rgb_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.536    11.292 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.292    rgb[3]
    R10                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.110ns  (logic 4.057ns (66.402%)  route 2.053ns (33.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.635     5.180    clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.518     5.698 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           2.053     7.751    rgb_reg_reg[11]_lopt_replica_3_1
    T10                  OBUF (Prop_obuf_I_O)         3.539    11.290 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.290    rgb[8]
    T10                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.073ns  (logic 4.054ns (66.752%)  route 2.019ns (33.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.635     5.180    clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.518     5.698 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           2.019     7.717    rgb_reg_reg[11]_lopt_replica_2_1
    T13                  OBUF (Prop_obuf_I_O)         3.536    11.253 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.253    rgb[11]
    T13                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.557     1.461    vga_unit/CLK
    SLICE_X9Y20          FDCE                                         r  vga_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141     1.602 f  vga_unit/h_count_reg_reg[0]/Q
                         net (fo=15, routed)          0.099     1.702    vga_unit/h_count_reg_reg[9]_0[0]
    SLICE_X8Y20          LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  vga_unit/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.747    vga_unit/h_count_next_0[0]
    SLICE_X8Y20          FDCE                                         r  vga_unit/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.186ns (64.728%)  route 0.101ns (35.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.589     1.493    vga_unit/CLK
    SLICE_X4Y14          FDCE                                         r  vga_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.141     1.634 r  vga_unit/v_count_reg_reg[6]/Q
                         net (fo=20, routed)          0.101     1.736    vga_unit/Q[6]
    SLICE_X5Y14          LUT3 (Prop_lut3_I0_O)        0.045     1.781 r  vga_unit/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.781    vga_unit/v_count_next[6]_i_1_n_0
    SLICE_X5Y14          FDCE                                         r  vga_unit/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.051%)  route 0.146ns (43.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.558     1.462    vga_unit/CLK
    SLICE_X9Y19          FDCE                                         r  vga_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDCE (Prop_fdce_C_Q)         0.141     1.603 r  vga_unit/h_count_reg_reg[2]/Q
                         net (fo=15, routed)          0.146     1.749    vga_unit/h_count_reg_reg[9]_0[2]
    SLICE_X8Y19          LUT6 (Prop_lut6_I4_O)        0.045     1.794 r  vga_unit/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.794    vga_unit/h_count_next_0[6]
    SLICE_X8Y19          FDCE                                         r  vga_unit/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.209ns (61.332%)  route 0.132ns (38.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.489    vga_unit/CLK
    SLICE_X6Y19          FDCE                                         r  vga_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.164     1.653 r  vga_unit/h_count_reg_reg[3]/Q
                         net (fo=21, routed)          0.132     1.785    vga_unit/h_count_reg_reg[9]_0[3]
    SLICE_X7Y19          LUT4 (Prop_lut4_I0_O)        0.045     1.830 r  vga_unit/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.830    vga_unit/h_count_next_0[3]
    SLICE_X7Y19          FDCE                                         r  vga_unit/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.213ns (61.780%)  route 0.132ns (38.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.489    vga_unit/CLK
    SLICE_X6Y19          FDCE                                         r  vga_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.164     1.653 r  vga_unit/h_count_reg_reg[3]/Q
                         net (fo=21, routed)          0.132     1.785    vga_unit/h_count_reg_reg[9]_0[3]
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.049     1.834 r  vga_unit/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.834    vga_unit/h_count_next_0[4]
    SLICE_X7Y19          FDCE                                         r  vga_unit/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.166%)  route 0.178ns (48.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.588     1.492    vga_unit/CLK
    SLICE_X7Y16          FDCE                                         r  vga_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.633 f  vga_unit/v_count_reg_reg[9]/Q
                         net (fo=21, routed)          0.178     1.811    vga_unit/Q[9]
    SLICE_X7Y15          LUT6 (Prop_lut6_I2_O)        0.045     1.856 r  vga_unit/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.856    vga_unit/v_count_next[0]_i_1_n_0
    SLICE_X7Y15          FDCE                                         r  vga_unit/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.186ns (48.033%)  route 0.201ns (51.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.588     1.492    vga_unit/CLK
    SLICE_X5Y16          FDCE                                         r  vga_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     1.633 r  vga_unit/v_count_reg_reg[1]/Q
                         net (fo=23, routed)          0.201     1.835    vga_unit/Q[1]
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.045     1.880 r  vga_unit/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.880    vga_unit/v_count_next[5]_i_1_n_0
    SLICE_X5Y14          FDCE                                         r  vga_unit/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.192ns (46.372%)  route 0.222ns (53.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.589     1.493    vga_unit/CLK
    SLICE_X5Y13          FDCE                                         r  vga_unit/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.141     1.634 r  vga_unit/v_count_reg_reg[8]/Q
                         net (fo=21, routed)          0.222     1.856    vga_unit/Q[8]
    SLICE_X5Y14          LUT5 (Prop_lut5_I0_O)        0.051     1.907 r  vga_unit/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.907    vga_unit/v_count_next[8]_i_1_n_0
    SLICE_X5Y14          FDCE                                         r  vga_unit/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.186ns (40.543%)  route 0.273ns (59.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.558     1.462    vga_unit/CLK
    SLICE_X9Y19          FDCE                                         r  vga_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDCE (Prop_fdce_C_Q)         0.141     1.603 r  vga_unit/h_count_reg_reg[9]/Q
                         net (fo=16, routed)          0.273     1.876    vga_unit/h_count_reg_reg[9]_0[9]
    SLICE_X8Y19          LUT6 (Prop_lut6_I4_O)        0.045     1.921 r  vga_unit/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.921    vga_unit/h_count_next_0[9]
    SLICE_X8Y19          FDCE                                         r  vga_unit/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.187ns (43.327%)  route 0.245ns (56.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.588     1.492    vga_unit/CLK
    SLICE_X7Y16          FDCE                                         r  vga_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.633 r  vga_unit/v_count_reg_reg[3]/Q
                         net (fo=21, routed)          0.245     1.878    vga_unit/Q[3]
    SLICE_X7Y15          LUT5 (Prop_lut5_I3_O)        0.046     1.924 r  vga_unit/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.924    vga_unit/v_count_next[3]_i_1_n_0
    SLICE_X7Y15          FDCE                                         r  vga_unit/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.194ns  (logic 2.602ns (50.097%)  route 2.592ns (49.903%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    U17                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           1.609     3.094    graph_unit/btn_IBUF[1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.124     3.218 r  graph_unit/y_pad_next0_carry_i_1/O
                         net (fo=5, routed)           0.983     4.201    graph_unit/y_pad_next18_out
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.124     4.325 r  graph_unit/y_pad_next0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.325    graph_unit/y_pad_next0_carry_i_5_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.857 r  graph_unit/y_pad_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.857    graph_unit/y_pad_next0_carry_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.971 r  graph_unit/y_pad_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.971    graph_unit/y_pad_next0_carry__0_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.194 r  graph_unit/y_pad_next0_carry__1/O[0]
                         net (fo=1, routed)           0.000     5.194    graph_unit/y_pad_next0_carry__1_n_7
    SLICE_X1Y17          FDCE                                         r  graph_unit/y_pad_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.511     4.877    graph_unit/CLK
    SLICE_X1Y17          FDCE                                         r  graph_unit/y_pad_reg_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.191ns  (logic 2.599ns (50.068%)  route 2.592ns (49.932%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    U17                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           1.609     3.094    graph_unit/btn_IBUF[1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.124     3.218 r  graph_unit/y_pad_next0_carry_i_1/O
                         net (fo=5, routed)           0.983     4.201    graph_unit/y_pad_next18_out
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.124     4.325 r  graph_unit/y_pad_next0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.325    graph_unit/y_pad_next0_carry_i_5_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.857 r  graph_unit/y_pad_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.857    graph_unit/y_pad_next0_carry_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.191 r  graph_unit/y_pad_next0_carry__0/O[1]
                         net (fo=1, routed)           0.000     5.191    graph_unit/y_pad_next0_carry__0_n_6
    SLICE_X1Y16          FDPE                                         r  graph_unit/y_pad_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.512     4.878    graph_unit/CLK
    SLICE_X1Y16          FDPE                                         r  graph_unit/y_pad_reg_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.170ns  (logic 2.578ns (49.866%)  route 2.592ns (50.134%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    U17                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           1.609     3.094    graph_unit/btn_IBUF[1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.124     3.218 r  graph_unit/y_pad_next0_carry_i_1/O
                         net (fo=5, routed)           0.983     4.201    graph_unit/y_pad_next18_out
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.124     4.325 r  graph_unit/y_pad_next0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.325    graph_unit/y_pad_next0_carry_i_5_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.857 r  graph_unit/y_pad_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.857    graph_unit/y_pad_next0_carry_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.170 r  graph_unit/y_pad_next0_carry__0/O[3]
                         net (fo=1, routed)           0.000     5.170    graph_unit/y_pad_next0_carry__0_n_4
    SLICE_X1Y16          FDCE                                         r  graph_unit/y_pad_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.512     4.878    graph_unit/CLK
    SLICE_X1Y16          FDCE                                         r  graph_unit/y_pad_reg_reg[8]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.161ns  (logic 1.761ns (34.121%)  route 3.400ns (65.879%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    U17                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           1.609     3.094    graph_unit/btn_IBUF[1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.124     3.218 r  graph_unit/y_pad_next0_carry_i_1/O
                         net (fo=5, routed)           1.134     4.352    graph_unit/y_pad_next18_out
    SLICE_X4Y15          LUT3 (Prop_lut3_I2_O)        0.152     4.504 r  graph_unit/y_pad_reg[9]_i_1/O
                         net (fo=10, routed)          0.657     5.161    graph_unit/y_pad_next
    SLICE_X0Y17          FDCE                                         r  graph_unit/y_pad_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.511     4.877    graph_unit/CLK
    SLICE_X0Y17          FDCE                                         r  graph_unit/y_pad_reg_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.161ns  (logic 1.761ns (34.121%)  route 3.400ns (65.879%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    U17                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           1.609     3.094    graph_unit/btn_IBUF[1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.124     3.218 r  graph_unit/y_pad_next0_carry_i_1/O
                         net (fo=5, routed)           1.134     4.352    graph_unit/y_pad_next18_out
    SLICE_X4Y15          LUT3 (Prop_lut3_I2_O)        0.152     4.504 r  graph_unit/y_pad_reg[9]_i_1/O
                         net (fo=10, routed)          0.657     5.161    graph_unit/y_pad_next
    SLICE_X1Y17          FDCE                                         r  graph_unit/y_pad_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.511     4.877    graph_unit/CLK
    SLICE_X1Y17          FDCE                                         r  graph_unit/y_pad_reg_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 1.761ns (34.179%)  route 3.391ns (65.821%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    U17                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           1.609     3.094    graph_unit/btn_IBUF[1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.124     3.218 r  graph_unit/y_pad_next0_carry_i_1/O
                         net (fo=5, routed)           1.134     4.352    graph_unit/y_pad_next18_out
    SLICE_X4Y15          LUT3 (Prop_lut3_I2_O)        0.152     4.504 r  graph_unit/y_pad_reg[9]_i_1/O
                         net (fo=10, routed)          0.648     5.152    graph_unit/y_pad_next
    SLICE_X1Y15          FDCE                                         r  graph_unit/y_pad_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.513     4.879    graph_unit/CLK
    SLICE_X1Y15          FDCE                                         r  graph_unit/y_pad_reg_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 1.761ns (34.179%)  route 3.391ns (65.821%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    U17                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           1.609     3.094    graph_unit/btn_IBUF[1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.124     3.218 r  graph_unit/y_pad_next0_carry_i_1/O
                         net (fo=5, routed)           1.134     4.352    graph_unit/y_pad_next18_out
    SLICE_X4Y15          LUT3 (Prop_lut3_I2_O)        0.152     4.504 r  graph_unit/y_pad_reg[9]_i_1/O
                         net (fo=10, routed)          0.648     5.152    graph_unit/y_pad_next
    SLICE_X1Y15          FDPE                                         r  graph_unit/y_pad_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.513     4.879    graph_unit/CLK
    SLICE_X1Y15          FDPE                                         r  graph_unit/y_pad_reg_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 1.761ns (34.179%)  route 3.391ns (65.821%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    U17                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           1.609     3.094    graph_unit/btn_IBUF[1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.124     3.218 r  graph_unit/y_pad_next0_carry_i_1/O
                         net (fo=5, routed)           1.134     4.352    graph_unit/y_pad_next18_out
    SLICE_X4Y15          LUT3 (Prop_lut3_I2_O)        0.152     4.504 r  graph_unit/y_pad_reg[9]_i_1/O
                         net (fo=10, routed)          0.648     5.152    graph_unit/y_pad_next
    SLICE_X1Y15          FDPE                                         r  graph_unit/y_pad_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.513     4.879    graph_unit/CLK
    SLICE_X1Y15          FDPE                                         r  graph_unit/y_pad_reg_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 1.761ns (34.179%)  route 3.391ns (65.821%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    U17                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           1.609     3.094    graph_unit/btn_IBUF[1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.124     3.218 r  graph_unit/y_pad_next0_carry_i_1/O
                         net (fo=5, routed)           1.134     4.352    graph_unit/y_pad_next18_out
    SLICE_X4Y15          LUT3 (Prop_lut3_I2_O)        0.152     4.504 r  graph_unit/y_pad_reg[9]_i_1/O
                         net (fo=10, routed)          0.648     5.152    graph_unit/y_pad_next
    SLICE_X1Y15          FDCE                                         r  graph_unit/y_pad_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.513     4.879    graph_unit/CLK
    SLICE_X1Y15          FDCE                                         r  graph_unit/y_pad_reg_reg[4]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.096ns  (logic 2.504ns (49.137%)  route 2.592ns (50.863%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    U17                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           1.609     3.094    graph_unit/btn_IBUF[1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.124     3.218 r  graph_unit/y_pad_next0_carry_i_1/O
                         net (fo=5, routed)           0.983     4.201    graph_unit/y_pad_next18_out
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.124     4.325 r  graph_unit/y_pad_next0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.325    graph_unit/y_pad_next0_carry_i_5_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.857 r  graph_unit/y_pad_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.857    graph_unit/y_pad_next0_carry_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.096 r  graph_unit/y_pad_next0_carry__0/O[2]
                         net (fo=1, routed)           0.000     5.096    graph_unit/y_pad_next0_carry__0_n_5
    SLICE_X1Y16          FDPE                                         r  graph_unit/y_pad_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.512     4.878    graph_unit/CLK
    SLICE_X1Y16          FDPE                                         r  graph_unit/y_pad_reg_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[8]/C
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_unit/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.115     0.243    vga_unit/v_count_next[8]
    SLICE_X5Y13          FDCE                                         r  vga_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.859     2.009    vga_unit/CLK
    SLICE_X5Y13          FDCE                                         r  vga_unit/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[2]/C
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.112     0.253    vga_unit/v_count_next[2]
    SLICE_X7Y16          FDCE                                         r  vga_unit/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.857     2.007    vga_unit/CLK
    SLICE_X7Y16          FDCE                                         r  vga_unit/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[6]/C
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.112     0.253    vga_unit/v_count_next[6]
    SLICE_X4Y14          FDCE                                         r  vga_unit/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.859     2.009    vga_unit/CLK
    SLICE_X4Y14          FDCE                                         r  vga_unit/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[9]/C
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.112     0.253    vga_unit/v_count_next[9]
    SLICE_X7Y16          FDCE                                         r  vga_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.857     2.007    vga_unit/CLK
    SLICE_X7Y16          FDCE                                         r  vga_unit/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[3]/C
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.116     0.257    vga_unit/h_count_next[3]
    SLICE_X6Y19          FDCE                                         r  vga_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.854     2.004    vga_unit/CLK
    SLICE_X6Y19          FDCE                                         r  vga_unit/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[2]/C
    SLICE_X8Y19          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga_unit/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.119     0.267    vga_unit/h_count_next[2]
    SLICE_X9Y19          FDCE                                         r  vga_unit/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.826     1.976    vga_unit/CLK
    SLICE_X9Y19          FDCE                                         r  vga_unit/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[9]/C
    SLICE_X8Y19          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.110     0.274    vga_unit/h_count_next[9]
    SLICE_X9Y19          FDCE                                         r  vga_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.826     1.976    vga_unit/CLK
    SLICE_X9Y19          FDCE                                         r  vga_unit/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.732%)  route 0.137ns (49.268%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[4]/C
    SLICE_X4Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.137     0.278    vga_unit/v_count_next[4]
    SLICE_X5Y16          FDCE                                         r  vga_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.857     2.007    vga_unit/CLK
    SLICE_X5Y16          FDCE                                         r  vga_unit/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[5]/C
    SLICE_X10Y18         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.116     0.280    vga_unit/h_count_next[5]
    SLICE_X9Y18          FDCE                                         r  vga_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.827     1.977    vga_unit/CLK
    SLICE_X9Y18          FDCE                                         r  vga_unit/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.647%)  route 0.161ns (53.353%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[0]/C
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.161     0.302    vga_unit/v_count_next[0]
    SLICE_X5Y15          FDCE                                         r  vga_unit/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     2.008    vga_unit/CLK
    SLICE_X5Y15          FDCE                                         r  vga_unit/v_count_reg_reg[0]/C





