{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1603123935339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603123935339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 19 23:12:15 2020 " "Processing started: Mon Oct 19 23:12:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603123935339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1603123935339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegisterFile -c RegisterFile " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegisterFile -c RegisterFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1603123935340 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1603123935864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_ff " "Found entity 1: D_ff" {  } { { "D_ff.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/D_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603123935935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603123935935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5to32.v 3 3 " "Found 3 design units, including 3 entities, in source file decoder5to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Found entity 1: decoder2to4" {  } { { "decoder5to32.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/decoder5to32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603123935938 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder3to8 " "Found entity 2: decoder3to8" {  } { { "decoder5to32.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/decoder5to32.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603123935938 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder5to32 " "Found entity 3: decoder5to32" {  } { { "decoder5to32.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/decoder5to32.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603123935938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603123935938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603123935944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603123935944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfilecell.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfilecell.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFileCell " "Found entity 1: RegisterFileCell" {  } { { "RegisterFileCell.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFileCell.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603123935947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603123935947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "word.v 1 1 " "Found 1 design units, including 1 entities, in source file word.v" { { "Info" "ISGN_ENTITY_NAME" "1 word " "Found entity 1: word" {  } { { "word.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/word.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603123935951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603123935951 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegisterFile " "Elaborating entity \"RegisterFile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1603123935998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5to32 decoder5to32:decoder5to32_inst_write " "Elaborating entity \"decoder5to32\" for hierarchy \"decoder5to32:decoder5to32_inst_write\"" {  } { { "RegisterFile.v" "decoder5to32_inst_write" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603123936065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 decoder5to32:decoder5to32_inst_write\|decoder2to4:decoder2to4_inst " "Elaborating entity \"decoder2to4\" for hierarchy \"decoder5to32:decoder5to32_inst_write\|decoder2to4:decoder2to4_inst\"" {  } { { "decoder5to32.v" "decoder2to4_inst" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/decoder5to32.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603123936068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3to8 decoder5to32:decoder5to32_inst_write\|decoder3to8:decoder3to8_inst\[0\] " "Elaborating entity \"decoder3to8\" for hierarchy \"decoder5to32:decoder5to32_inst_write\|decoder3to8:decoder3to8_inst\[0\]\"" {  } { { "decoder5to32.v" "decoder3to8_inst\[0\]" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/decoder5to32.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603123936071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "word word:word_inst\[0\] " "Elaborating entity \"word\" for hierarchy \"word:word_inst\[0\]\"" {  } { { "RegisterFile.v" "word_inst\[0\]" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFile.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603123936109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFileCell word:word_inst\[0\]\|RegisterFileCell:RegisterFileCell_inst\[0\] " "Elaborating entity \"RegisterFileCell\" for hierarchy \"word:word_inst\[0\]\|RegisterFileCell:RegisterFileCell_inst\[0\]\"" {  } { { "word.v" "RegisterFileCell_inst\[0\]" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/word.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603123936115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_ff word:word_inst\[0\]\|RegisterFileCell:RegisterFileCell_inst\[0\]\|D_ff:D_ff_inst " "Elaborating entity \"D_ff\" for hierarchy \"word:word_inst\[0\]\|RegisterFileCell:RegisterFileCell_inst\[0\]\|D_ff:D_ff_inst\"" {  } { { "RegisterFileCell.v" "D_ff_inst" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/RegisterFile/RegisterFileCell.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603123936120 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1603123950881 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603123950881 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2699 " "Implemented 2699 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1603123951381 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1603123951381 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2584 " "Implemented 2584 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1603123951381 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1603123951381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603123951590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 19 23:12:31 2020 " "Processing ended: Mon Oct 19 23:12:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603123951590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603123951590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603123951590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1603123951590 ""}
