
out/main.elf:     file format elf32-littlearm


Disassembly of section .vectortable:

00000000 <__vector_table>:
   0:	20000000 	andcs	r0, r0, r0
   4:	00000a51 	andeq	r0, r0, r1, asr sl
	...
  40:	00000a49 	andeq	r0, r0, r9, asr #20
  44:	00000a49 	andeq	r0, r0, r9, asr #20
  48:	00000a49 	andeq	r0, r0, r9, asr #20
  4c:	00000a49 	andeq	r0, r0, r9, asr #20
  50:	00000a49 	andeq	r0, r0, r9, asr #20
  54:	00000a49 	andeq	r0, r0, r9, asr #20
  58:	00000a49 	andeq	r0, r0, r9, asr #20
  5c:	00000a49 	andeq	r0, r0, r9, asr #20
  60:	00000a49 	andeq	r0, r0, r9, asr #20
  64:	00000a49 	andeq	r0, r0, r9, asr #20
  68:	00000a49 	andeq	r0, r0, r9, asr #20
  6c:	00000a49 	andeq	r0, r0, r9, asr #20
  70:	00000a49 	andeq	r0, r0, r9, asr #20
  74:	00000a49 	andeq	r0, r0, r9, asr #20
  78:	00000a49 	andeq	r0, r0, r9, asr #20
  7c:	00000a49 	andeq	r0, r0, r9, asr #20
  80:	00000a49 	andeq	r0, r0, r9, asr #20
  84:	00000a49 	andeq	r0, r0, r9, asr #20
  88:	00000a49 	andeq	r0, r0, r9, asr #20
  8c:	00000a49 	andeq	r0, r0, r9, asr #20
  90:	00000a49 	andeq	r0, r0, r9, asr #20
  94:	00000a49 	andeq	r0, r0, r9, asr #20
  98:	00000a49 	andeq	r0, r0, r9, asr #20
  9c:	00000a49 	andeq	r0, r0, r9, asr #20
  a0:	00000a49 	andeq	r0, r0, r9, asr #20
  a4:	00000a49 	andeq	r0, r0, r9, asr #20
  a8:	00000a49 	andeq	r0, r0, r9, asr #20
  ac:	00000a49 	andeq	r0, r0, r9, asr #20
  b0:	00000a49 	andeq	r0, r0, r9, asr #20
  b4:	00000a49 	andeq	r0, r0, r9, asr #20
  b8:	00000a49 	andeq	r0, r0, r9, asr #20
  bc:	00000a49 	andeq	r0, r0, r9, asr #20
  c0:	00000a49 	andeq	r0, r0, r9, asr #20
  c4:	00000a49 	andeq	r0, r0, r9, asr #20
  c8:	00000a49 	andeq	r0, r0, r9, asr #20
  cc:	00000a49 	andeq	r0, r0, r9, asr #20
  d0:	00000a49 	andeq	r0, r0, r9, asr #20
  d4:	00000a49 	andeq	r0, r0, r9, asr #20
  d8:	00000a49 	andeq	r0, r0, r9, asr #20
  dc:	00000a49 	andeq	r0, r0, r9, asr #20
  e0:	00000a49 	andeq	r0, r0, r9, asr #20
  e4:	00000a49 	andeq	r0, r0, r9, asr #20
  e8:	00000a49 	andeq	r0, r0, r9, asr #20
  ec:	00000a49 	andeq	r0, r0, r9, asr #20
  f0:	00000a49 	andeq	r0, r0, r9, asr #20
  f4:	00000a49 	andeq	r0, r0, r9, asr #20
  f8:	00000a49 	andeq	r0, r0, r9, asr #20
  fc:	00000a49 	andeq	r0, r0, r9, asr #20
 100:	00000a49 	andeq	r0, r0, r9, asr #20
 104:	00000a49 	andeq	r0, r0, r9, asr #20
 108:	00000a49 	andeq	r0, r0, r9, asr #20
 10c:	00000a49 	andeq	r0, r0, r9, asr #20
 110:	00000a49 	andeq	r0, r0, r9, asr #20
 114:	00000a49 	andeq	r0, r0, r9, asr #20
 118:	00000a49 	andeq	r0, r0, r9, asr #20
 11c:	00000a49 	andeq	r0, r0, r9, asr #20
 120:	00000a49 	andeq	r0, r0, r9, asr #20
 124:	000017b9 			; <UNDEFINED> instruction: 0x000017b9
 128:	000017cd 	andeq	r1, r0, sp, asr #15
 12c:	00000a49 	andeq	r0, r0, r9, asr #20
 130:	00000a49 	andeq	r0, r0, r9, asr #20
 134:	00000a49 	andeq	r0, r0, r9, asr #20
 138:	00000a49 	andeq	r0, r0, r9, asr #20
 13c:	00000a49 	andeq	r0, r0, r9, asr #20
 140:	00000a49 	andeq	r0, r0, r9, asr #20
 144:	00000a49 	andeq	r0, r0, r9, asr #20
 148:	00000a49 	andeq	r0, r0, r9, asr #20
 14c:	00000a49 	andeq	r0, r0, r9, asr #20
 150:	00000a49 	andeq	r0, r0, r9, asr #20
 154:	00000a49 	andeq	r0, r0, r9, asr #20
 158:	00000a49 	andeq	r0, r0, r9, asr #20
 15c:	00000a49 	andeq	r0, r0, r9, asr #20
 160:	00000a49 	andeq	r0, r0, r9, asr #20
 164:	00000a49 	andeq	r0, r0, r9, asr #20
 168:	00000a49 	andeq	r0, r0, r9, asr #20
 16c:	00000a49 	andeq	r0, r0, r9, asr #20
 170:	00000a49 	andeq	r0, r0, r9, asr #20
 174:	00000a49 	andeq	r0, r0, r9, asr #20
 178:	00000a49 	andeq	r0, r0, r9, asr #20
 17c:	00000a49 	andeq	r0, r0, r9, asr #20
 180:	00000a49 	andeq	r0, r0, r9, asr #20
 184:	00000a49 	andeq	r0, r0, r9, asr #20
 188:	00000a49 	andeq	r0, r0, r9, asr #20
 18c:	00000a49 	andeq	r0, r0, r9, asr #20
 190:	00000a49 	andeq	r0, r0, r9, asr #20
 194:	00000a49 	andeq	r0, r0, r9, asr #20
 198:	00000a49 	andeq	r0, r0, r9, asr #20
 19c:	00001b75 	andeq	r1, r0, r5, ror fp
 1a0:	00001b99 	muleq	r0, r9, fp
 1a4:	00001bbd 			; <UNDEFINED> instruction: 0x00001bbd
 1a8:	00001be1 	andeq	r1, r0, r1, ror #23
 1ac:	00001c05 	andeq	r1, r0, r5, lsl #24
 1b0:	00000a49 	andeq	r0, r0, r9, asr #20
 1b4:	00000a49 	andeq	r0, r0, r9, asr #20
 1b8:	00000a49 	andeq	r0, r0, r9, asr #20
 1bc:	00000a49 	andeq	r0, r0, r9, asr #20
 1c0:	00000a49 	andeq	r0, r0, r9, asr #20
 1c4:	00000a49 	andeq	r0, r0, r9, asr #20
 1c8:	00000a49 	andeq	r0, r0, r9, asr #20
 1cc:	00000a49 	andeq	r0, r0, r9, asr #20
 1d0:	00000a49 	andeq	r0, r0, r9, asr #20
 1d4:	00000a49 	andeq	r0, r0, r9, asr #20
 1d8:	00000a49 	andeq	r0, r0, r9, asr #20
 1dc:	00000a49 	andeq	r0, r0, r9, asr #20
 1e0:	00000a49 	andeq	r0, r0, r9, asr #20
 1e4:	00000a49 	andeq	r0, r0, r9, asr #20
 1e8:	00000a49 	andeq	r0, r0, r9, asr #20
 1ec:	00000a49 	andeq	r0, r0, r9, asr #20
 1f0:	00000a49 	andeq	r0, r0, r9, asr #20
 1f4:	00000a49 	andeq	r0, r0, r9, asr #20
 1f8:	00000a49 	andeq	r0, r0, r9, asr #20
 1fc:	00000a49 	andeq	r0, r0, r9, asr #20
 200:	00000a49 	andeq	r0, r0, r9, asr #20
 204:	00000a49 	andeq	r0, r0, r9, asr #20
 208:	00000a49 	andeq	r0, r0, r9, asr #20
 20c:	00000a49 	andeq	r0, r0, r9, asr #20
 210:	00000a49 	andeq	r0, r0, r9, asr #20
 214:	00000a49 	andeq	r0, r0, r9, asr #20
 218:	00000a49 	andeq	r0, r0, r9, asr #20
 21c:	00000a49 	andeq	r0, r0, r9, asr #20
 220:	00000a49 	andeq	r0, r0, r9, asr #20
 224:	00000a49 	andeq	r0, r0, r9, asr #20
 228:	00000a49 	andeq	r0, r0, r9, asr #20
 22c:	00000a49 	andeq	r0, r0, r9, asr #20
 230:	00000a49 	andeq	r0, r0, r9, asr #20
 234:	00000a49 	andeq	r0, r0, r9, asr #20
 238:	00000a49 	andeq	r0, r0, r9, asr #20
 23c:	00000a49 	andeq	r0, r0, r9, asr #20
 240:	00000a49 	andeq	r0, r0, r9, asr #20
 244:	00000a49 	andeq	r0, r0, r9, asr #20
 248:	00000a49 	andeq	r0, r0, r9, asr #20
 24c:	00000a49 	andeq	r0, r0, r9, asr #20
 250:	00000a49 	andeq	r0, r0, r9, asr #20
 254:	00000a49 	andeq	r0, r0, r9, asr #20
 258:	00000a49 	andeq	r0, r0, r9, asr #20
 25c:	00000a49 	andeq	r0, r0, r9, asr #20
 260:	00000a49 	andeq	r0, r0, r9, asr #20
 264:	00000a49 	andeq	r0, r0, r9, asr #20
 268:	00000a49 	andeq	r0, r0, r9, asr #20
 26c:	00000a49 	andeq	r0, r0, r9, asr #20
 270:	00000a49 	andeq	r0, r0, r9, asr #20
 274:	00000a49 	andeq	r0, r0, r9, asr #20
 278:	00000a49 	andeq	r0, r0, r9, asr #20
 27c:	00000a49 	andeq	r0, r0, r9, asr #20
 280:	00000a49 	andeq	r0, r0, r9, asr #20
 284:	00000a49 	andeq	r0, r0, r9, asr #20
 288:	00000a49 	andeq	r0, r0, r9, asr #20
 28c:	00000a49 	andeq	r0, r0, r9, asr #20
 290:	00000a49 	andeq	r0, r0, r9, asr #20
 294:	00000a49 	andeq	r0, r0, r9, asr #20
 298:	00000a49 	andeq	r0, r0, r9, asr #20
 29c:	00000a49 	andeq	r0, r0, r9, asr #20
 2a0:	00000a49 	andeq	r0, r0, r9, asr #20
 2a4:	00000a49 	andeq	r0, r0, r9, asr #20
 2a8:	00000a49 	andeq	r0, r0, r9, asr #20
 2ac:	00000a49 	andeq	r0, r0, r9, asr #20
 2b0:	00000a49 	andeq	r0, r0, r9, asr #20
 2b4:	00000a49 	andeq	r0, r0, r9, asr #20
 2b8:	00000a49 	andeq	r0, r0, r9, asr #20
 2bc:	00000a49 	andeq	r0, r0, r9, asr #20
 2c0:	00000a49 	andeq	r0, r0, r9, asr #20
 2c4:	00000a49 	andeq	r0, r0, r9, asr #20
 2c8:	00000a49 	andeq	r0, r0, r9, asr #20
 2cc:	00000a49 	andeq	r0, r0, r9, asr #20
 2d0:	00000a49 	andeq	r0, r0, r9, asr #20
 2d4:	00000a49 	andeq	r0, r0, r9, asr #20
 2d8:	00000a49 	andeq	r0, r0, r9, asr #20
 2dc:	00000a49 	andeq	r0, r0, r9, asr #20
 2e0:	00000a49 	andeq	r0, r0, r9, asr #20
 2e4:	00000a49 	andeq	r0, r0, r9, asr #20
 2e8:	00000a49 	andeq	r0, r0, r9, asr #20
 2ec:	00000a49 	andeq	r0, r0, r9, asr #20
 2f0:	00000a49 	andeq	r0, r0, r9, asr #20
 2f4:	00000a49 	andeq	r0, r0, r9, asr #20
 2f8:	00000a49 	andeq	r0, r0, r9, asr #20
 2fc:	00000a49 	andeq	r0, r0, r9, asr #20
 300:	00000a49 	andeq	r0, r0, r9, asr #20
 304:	00000a49 	andeq	r0, r0, r9, asr #20
 308:	00000a49 	andeq	r0, r0, r9, asr #20
 30c:	00000a49 	andeq	r0, r0, r9, asr #20
 310:	00000a49 	andeq	r0, r0, r9, asr #20
 314:	00000a49 	andeq	r0, r0, r9, asr #20
 318:	00000a49 	andeq	r0, r0, r9, asr #20
 31c:	00000a49 	andeq	r0, r0, r9, asr #20
 320:	00000a49 	andeq	r0, r0, r9, asr #20
 324:	00000a49 	andeq	r0, r0, r9, asr #20
 328:	00000a49 	andeq	r0, r0, r9, asr #20
 32c:	00000a49 	andeq	r0, r0, r9, asr #20
 330:	00000a49 	andeq	r0, r0, r9, asr #20
 334:	00000a49 	andeq	r0, r0, r9, asr #20
 338:	00000a49 	andeq	r0, r0, r9, asr #20
 33c:	00000a49 	andeq	r0, r0, r9, asr #20
 340:	00000a49 	andeq	r0, r0, r9, asr #20
 344:	00000a49 	andeq	r0, r0, r9, asr #20
 348:	00000a49 	andeq	r0, r0, r9, asr #20
 34c:	00000a49 	andeq	r0, r0, r9, asr #20
 350:	00000a49 	andeq	r0, r0, r9, asr #20
 354:	00000a49 	andeq	r0, r0, r9, asr #20
 358:	00000a49 	andeq	r0, r0, r9, asr #20
 35c:	00000a49 	andeq	r0, r0, r9, asr #20
 360:	00000a49 	andeq	r0, r0, r9, asr #20
 364:	00000a49 	andeq	r0, r0, r9, asr #20
 368:	00000a49 	andeq	r0, r0, r9, asr #20
 36c:	00000a49 	andeq	r0, r0, r9, asr #20
 370:	00000a49 	andeq	r0, r0, r9, asr #20
 374:	00000a49 	andeq	r0, r0, r9, asr #20
 378:	00000a49 	andeq	r0, r0, r9, asr #20
 37c:	00000a49 	andeq	r0, r0, r9, asr #20
 380:	00000a49 	andeq	r0, r0, r9, asr #20
 384:	00000a49 	andeq	r0, r0, r9, asr #20
 388:	00000a49 	andeq	r0, r0, r9, asr #20
 38c:	00000a49 	andeq	r0, r0, r9, asr #20
 390:	00000a49 	andeq	r0, r0, r9, asr #20
 394:	00000a49 	andeq	r0, r0, r9, asr #20
 398:	00000a49 	andeq	r0, r0, r9, asr #20
 39c:	00000a49 	andeq	r0, r0, r9, asr #20
 3a0:	00000a49 	andeq	r0, r0, r9, asr #20
 3a4:	00000a49 	andeq	r0, r0, r9, asr #20
 3a8:	00000a49 	andeq	r0, r0, r9, asr #20
 3ac:	00000a49 	andeq	r0, r0, r9, asr #20
 3b0:	00000a49 	andeq	r0, r0, r9, asr #20
 3b4:	00000a49 	andeq	r0, r0, r9, asr #20
 3b8:	00000a49 	andeq	r0, r0, r9, asr #20
 3bc:	00000a49 	andeq	r0, r0, r9, asr #20
 3c0:	00000a49 	andeq	r0, r0, r9, asr #20
 3c4:	00000a49 	andeq	r0, r0, r9, asr #20
 3c8:	00000a49 	andeq	r0, r0, r9, asr #20
 3cc:	00000a49 	andeq	r0, r0, r9, asr #20
 3d0:	00000a49 	andeq	r0, r0, r9, asr #20
 3d4:	00000a49 	andeq	r0, r0, r9, asr #20
 3d8:	00000a49 	andeq	r0, r0, r9, asr #20
 3dc:	00000a49 	andeq	r0, r0, r9, asr #20
 3e0:	00000a49 	andeq	r0, r0, r9, asr #20
 3e4:	00000a49 	andeq	r0, r0, r9, asr #20
 3e8:	00000a49 	andeq	r0, r0, r9, asr #20
 3ec:	00000a49 	andeq	r0, r0, r9, asr #20
 3f0:	00000a49 	andeq	r0, r0, r9, asr #20
 3f4:	00000a49 	andeq	r0, r0, r9, asr #20
 3f8:	00000a49 	andeq	r0, r0, r9, asr #20
 3fc:	00000a49 	andeq	r0, r0, r9, asr #20
 400:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 404:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 408:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 40c:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe

Disassembly of section .text:

00000800 <main>:
#define STATIC_ADC_RESULT 3043 

ADC_InitTypeDef adc_init_struct;

int main (void)
{
     800:	b580      	push	{r7, lr}
     802:	b082      	sub	sp, #8
     804:	af00      	add	r7, sp, #0
    uint16 result;
    adc_init();
     806:	f000 f83d 	bl	884 <adc_init>
    while (1)
    {
        result = adc_get_ave();
     80a:	f000 f89f 	bl	94c <adc_get_ave>
     80e:	4603      	mov	r3, r0
     810:	80fb      	strh	r3, [r7, #6]
        printf ("the adc get_ave = %d\n", result);
     812:	88fb      	ldrh	r3, [r7, #6]
     814:	f244 0024 	movw	r0, #16420	; 0x4024
     818:	f2c0 0000 	movt	r0, #0
     81c:	4619      	mov	r1, r3
     81e:	f002 fceb 	bl	31f8 <printf>
        printf ("= %ddeg/s\n", adc_result_to_velocity(result - STATIC_ADC_RESULT));
     822:	88fb      	ldrh	r3, [r7, #6]
     824:	f6a3 33e3 	subw	r3, r3, #3043	; 0xbe3
     828:	b29b      	uxth	r3, r3
     82a:	b29b      	uxth	r3, r3
     82c:	b21b      	sxth	r3, r3
     82e:	4618      	mov	r0, r3
     830:	f000 f8b6 	bl	9a0 <adc_result_to_velocity>
     834:	4603      	mov	r3, r0
     836:	f244 003c 	movw	r0, #16444	; 0x403c
     83a:	f2c0 0000 	movt	r0, #0
     83e:	4619      	mov	r1, r3
     840:	f002 fcda 	bl	31f8 <printf>
    }
     844:	e7e1      	b.n	80a <main+0xa>
     846:	bf00      	nop

00000848 <delay>:
    return 0;
}

void delay(void)
{
     848:	b480      	push	{r7}
     84a:	b083      	sub	sp, #12
     84c:	af00      	add	r7, sp, #0
    int i,j;
    for (i = 0xff; i > 0; i --)
     84e:	f04f 03ff 	mov.w	r3, #255	; 0xff
     852:	607b      	str	r3, [r7, #4]
     854:	e00e      	b.n	874 <delay+0x2c>
        for (j = 0xfff; j > 0; j --);
     856:	f640 73ff 	movw	r3, #4095	; 0xfff
     85a:	603b      	str	r3, [r7, #0]
     85c:	e003      	b.n	866 <delay+0x1e>
     85e:	683b      	ldr	r3, [r7, #0]
     860:	f103 33ff 	add.w	r3, r3, #4294967295
     864:	603b      	str	r3, [r7, #0]
     866:	683b      	ldr	r3, [r7, #0]
     868:	2b00      	cmp	r3, #0
     86a:	dcf8      	bgt.n	85e <delay+0x16>
}

void delay(void)
{
    int i,j;
    for (i = 0xff; i > 0; i --)
     86c:	687b      	ldr	r3, [r7, #4]
     86e:	f103 33ff 	add.w	r3, r3, #4294967295
     872:	607b      	str	r3, [r7, #4]
     874:	687b      	ldr	r3, [r7, #4]
     876:	2b00      	cmp	r3, #0
     878:	dced      	bgt.n	856 <delay+0xe>
        for (j = 0xfff; j > 0; j --);
}
     87a:	f107 070c 	add.w	r7, r7, #12
     87e:	46bd      	mov	sp, r7
     880:	bc80      	pop	{r7}
     882:	4770      	bx	lr

00000884 <adc_init>:

void adc_init (void)
{
     884:	b580      	push	{r7, lr}
     886:	b082      	sub	sp, #8
     888:	af02      	add	r7, sp, #8
    adc_init_struct.ADC_Adcx = ADC0;
     88a:	f240 0314 	movw	r3, #20
     88e:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     892:	f44f 4230 	mov.w	r2, #45056	; 0xb000
     896:	f2c4 0203 	movt	r2, #16387	; 0x4003
     89a:	601a      	str	r2, [r3, #0]
    adc_init_struct.ADC_DiffMode = ADC_SE;
     89c:	f240 0314 	movw	r3, #20
     8a0:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     8a4:	f04f 0200 	mov.w	r2, #0
     8a8:	711a      	strb	r2, [r3, #4]
    adc_init_struct.ADC_BitMode = SE_12BIT;
     8aa:	f240 0314 	movw	r3, #20
     8ae:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     8b2:	f04f 0201 	mov.w	r2, #1
     8b6:	715a      	strb	r2, [r3, #5]
    adc_init_struct.ADC_SampleTimeCfg = SAMTIME_SHORT;
     8b8:	f240 0314 	movw	r3, #20
     8bc:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     8c0:	f04f 0200 	mov.w	r2, #0
     8c4:	719a      	strb	r2, [r3, #6]
    adc_init_struct.ADC_HwAvgSel = HW_4AVG;
     8c6:	f240 0314 	movw	r3, #20
     8ca:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     8ce:	f04f 0204 	mov.w	r2, #4
     8d2:	721a      	strb	r2, [r3, #8]
    adc_init_struct.ADC_CalEnable = TRUE;
     8d4:	f240 0314 	movw	r3, #20
     8d8:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     8dc:	f04f 0201 	mov.w	r2, #1
     8e0:	72da      	strb	r2, [r3, #11]

    LPLD_ADC_Init (adc_init_struct);
     8e2:	f240 0314 	movw	r3, #20
     8e6:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     8ea:	691a      	ldr	r2, [r3, #16]
     8ec:	9200      	str	r2, [sp, #0]
     8ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
     8f0:	f000 fb06 	bl	f00 <LPLD_ADC_Init>
    LPLD_ADC_Chn_Enable (ADC0, AD8);
     8f4:	f44f 4030 	mov.w	r0, #45056	; 0xb000
     8f8:	f2c4 0003 	movt	r0, #16387	; 0x4003
     8fc:	f04f 0108 	mov.w	r1, #8
     900:	f000 fd28 	bl	1354 <LPLD_ADC_Chn_Enable>

}
     904:	46bd      	mov	sp, r7
     906:	bd80      	pop	{r7, pc}

00000908 <convert>:

int16 convert (int16 result)
{
     908:	b580      	push	{r7, lr}
     90a:	b084      	sub	sp, #16
     90c:	af00      	add	r7, sp, #0
     90e:	4603      	mov	r3, r0
     910:	80fb      	strh	r3, [r7, #6]
    int16 data;
    data = (result - 1) * (float)((float)330 /4094);
     912:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
     916:	f103 33ff 	add.w	r3, r3, #4294967295
     91a:	4618      	mov	r0, r3
     91c:	f003 f988 	bl	3c30 <__aeabi_i2f>
     920:	4603      	mov	r3, r0
     922:	4618      	mov	r0, r3
     924:	f241 41a3 	movw	r1, #5283	; 0x14a3
     928:	f6c3 51a5 	movt	r1, #15781	; 0x3da5
     92c:	f003 f9d4 	bl	3cd8 <__aeabi_fmul>
     930:	4603      	mov	r3, r0
     932:	4618      	mov	r0, r3
     934:	f003 fb20 	bl	3f78 <__aeabi_f2iz>
     938:	4603      	mov	r3, r0
     93a:	81fb      	strh	r3, [r7, #14]
    return data;
     93c:	89fb      	ldrh	r3, [r7, #14]
     93e:	b21b      	sxth	r3, r3
}
     940:	4618      	mov	r0, r3
     942:	f107 0710 	add.w	r7, r7, #16
     946:	46bd      	mov	sp, r7
     948:	bd80      	pop	{r7, pc}
     94a:	bf00      	nop

0000094c <adc_get_ave>:

int16 adc_get_ave(void)
{
     94c:	b580      	push	{r7, lr}
     94e:	b084      	sub	sp, #16
     950:	af00      	add	r7, sp, #0
    //取样的次数
    const char cnt = 10;
     952:	f04f 030a 	mov.w	r3, #10
     956:	71fb      	strb	r3, [r7, #7]
    int32 temp;
    uint i;
    for (i = cnt; i > 0; i--)
     958:	79fb      	ldrb	r3, [r7, #7]
     95a:	60bb      	str	r3, [r7, #8]
     95c:	e00f      	b.n	97e <adc_get_ave+0x32>
    {
        temp += LPLD_ADC_Get(ADC0, AD8);
     95e:	f44f 4030 	mov.w	r0, #45056	; 0xb000
     962:	f2c4 0003 	movt	r0, #16387	; 0x4003
     966:	f04f 0108 	mov.w	r1, #8
     96a:	f000 fc07 	bl	117c <LPLD_ADC_Get>
     96e:	4603      	mov	r3, r0
     970:	68fa      	ldr	r2, [r7, #12]
     972:	18d3      	adds	r3, r2, r3
     974:	60fb      	str	r3, [r7, #12]
{
    //取样的次数
    const char cnt = 10;
    int32 temp;
    uint i;
    for (i = cnt; i > 0; i--)
     976:	68bb      	ldr	r3, [r7, #8]
     978:	f103 33ff 	add.w	r3, r3, #4294967295
     97c:	60bb      	str	r3, [r7, #8]
     97e:	68bb      	ldr	r3, [r7, #8]
     980:	2b00      	cmp	r3, #0
     982:	d1ec      	bne.n	95e <adc_get_ave+0x12>
    {
        temp += LPLD_ADC_Get(ADC0, AD8);
    }
    temp /= cnt;
     984:	79fb      	ldrb	r3, [r7, #7]
     986:	68fa      	ldr	r2, [r7, #12]
     988:	fb92 f3f3 	sdiv	r3, r2, r3
     98c:	60fb      	str	r3, [r7, #12]
    return (int16)temp;
     98e:	68fb      	ldr	r3, [r7, #12]
     990:	b29b      	uxth	r3, r3
     992:	b21b      	sxth	r3, r3
}
     994:	4618      	mov	r0, r3
     996:	f107 0710 	add.w	r7, r7, #16
     99a:	46bd      	mov	sp, r7
     99c:	bd80      	pop	{r7, pc}
     99e:	bf00      	nop

000009a0 <adc_result_to_velocity>:

int16 adc_result_to_velocity (int16 ar)
{
     9a0:	b580      	push	{r7, lr}
     9a2:	b084      	sub	sp, #16
     9a4:	af00      	add	r7, sp, #0
     9a6:	4603      	mov	r3, r0
     9a8:	80fb      	strh	r3, [r7, #6]
    float vr;
    vr = (float)ar * 3300.0 / 4096.0;
     9aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
     9ae:	4618      	mov	r0, r3
     9b0:	f003 f93e 	bl	3c30 <__aeabi_i2f>
     9b4:	4603      	mov	r3, r0
     9b6:	4618      	mov	r0, r3
     9b8:	f002 fdca 	bl	3550 <__aeabi_f2d>
     9bc:	4602      	mov	r2, r0
     9be:	460b      	mov	r3, r1
     9c0:	4610      	mov	r0, r2
     9c2:	4619      	mov	r1, r3
     9c4:	a31c      	add	r3, pc, #112	; (adr r3, a38 <adc_result_to_velocity+0x98>)
     9c6:	e9d3 2300 	ldrd	r2, r3, [r3]
     9ca:	f002 fe15 	bl	35f8 <__aeabi_dmul>
     9ce:	4602      	mov	r2, r0
     9d0:	460b      	mov	r3, r1
     9d2:	4610      	mov	r0, r2
     9d4:	4619      	mov	r1, r3
     9d6:	f04f 0200 	mov.w	r2, #0
     9da:	f04f 0300 	mov.w	r3, #0
     9de:	f2c4 03b0 	movt	r3, #16560	; 0x40b0
     9e2:	f002 ff33 	bl	384c <__aeabi_ddiv>
     9e6:	4602      	mov	r2, r0
     9e8:	460b      	mov	r3, r1
     9ea:	4610      	mov	r0, r2
     9ec:	4619      	mov	r1, r3
     9ee:	f003 f815 	bl	3a1c <__aeabi_d2f>
     9f2:	4603      	mov	r3, r0
     9f4:	60fb      	str	r3, [r7, #12]
    vr = vr / (0.67 * 9);
     9f6:	68f8      	ldr	r0, [r7, #12]
     9f8:	f002 fdaa 	bl	3550 <__aeabi_f2d>
     9fc:	4602      	mov	r2, r0
     9fe:	460b      	mov	r3, r1
     a00:	4610      	mov	r0, r2
     a02:	4619      	mov	r1, r3
     a04:	a30e      	add	r3, pc, #56	; (adr r3, a40 <adc_result_to_velocity+0xa0>)
     a06:	e9d3 2300 	ldrd	r2, r3, [r3]
     a0a:	f002 ff1f 	bl	384c <__aeabi_ddiv>
     a0e:	4602      	mov	r2, r0
     a10:	460b      	mov	r3, r1
     a12:	4610      	mov	r0, r2
     a14:	4619      	mov	r1, r3
     a16:	f003 f801 	bl	3a1c <__aeabi_d2f>
     a1a:	4603      	mov	r3, r0
     a1c:	60fb      	str	r3, [r7, #12]
    return (int16)vr;
     a1e:	68f8      	ldr	r0, [r7, #12]
     a20:	f003 faaa 	bl	3f78 <__aeabi_f2iz>
     a24:	4603      	mov	r3, r0
     a26:	b29b      	uxth	r3, r3
     a28:	b21b      	sxth	r3, r3
}
     a2a:	4618      	mov	r0, r3
     a2c:	f107 0710 	add.w	r7, r7, #16
     a30:	46bd      	mov	sp, r7
     a32:	bd80      	pop	{r7, pc}
     a34:	f3af 8000 	nop.w
     a38:	00000000 	andeq	r0, r0, r0
     a3c:	40a9c800 	adcmi	ip, r9, r0, lsl #16
     a40:	51eb851f 	mvnpl	r8, pc, lsl r5
     a44:	40181eb8 			; <UNDEFINED> instruction: 0x40181eb8

00000a48 <CAN0_Bus_Off_IRQHandler>:
 * \param  void
 *
 * \return void
 */
void Default_Handler(void)
{
     a48:	b480      	push	{r7}
     a4a:	af00      	add	r7, sp, #0
  while (1);
     a4c:	e7fe      	b.n	a4c <CAN0_Bus_Off_IRQHandler+0x4>
     a4e:	bf00      	nop

00000a50 <Reset_Handler>:
 * \param  void
 *
 * \return void
 */
void Reset_Handler(void)
{
     a50:	b580      	push	{r7, lr}
     a52:	b082      	sub	sp, #8
     a54:	af00      	add	r7, sp, #0
  unsigned char *source;
  unsigned char *destination;

  /* watchdog disable */
  *((volatile unsigned short *)0x4005200E) = 0xC520;
     a56:	f242 030e 	movw	r3, #8206	; 0x200e
     a5a:	f2c4 0305 	movt	r3, #16389	; 0x4005
     a5e:	f24c 5220 	movw	r2, #50464	; 0xc520
     a62:	801a      	strh	r2, [r3, #0]
  *((volatile unsigned short *)0x4005200E) = 0xD928;
     a64:	f242 030e 	movw	r3, #8206	; 0x200e
     a68:	f2c4 0305 	movt	r3, #16389	; 0x4005
     a6c:	f64d 1228 	movw	r2, #55592	; 0xd928
     a70:	801a      	strh	r2, [r3, #0]
  *((volatile unsigned short *)0x40052000) = 0x01D2;
     a72:	f44f 5300 	mov.w	r3, #8192	; 0x2000
     a76:	f2c4 0305 	movt	r3, #16389	; 0x4005
     a7a:	f44f 72e9 	mov.w	r2, #466	; 0x1d2
     a7e:	801a      	strh	r2, [r3, #0]

  /* copy data values from ROM to RAM */
  source = (unsigned char *)&_etext;
     a80:	f244 0348 	movw	r3, #16456	; 0x4048
     a84:	f2c0 0300 	movt	r3, #0
     a88:	607b      	str	r3, [r7, #4]
  destination = (unsigned char *)&_sdata;
     a8a:	f240 0300 	movw	r3, #0
     a8e:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     a92:	603b      	str	r3, [r7, #0]
  while (destination < (unsigned char*)&_edata) {
     a94:	e00b      	b.n	aae <Reset_Handler+0x5e>
    *(destination++) = *(source++);
     a96:	687b      	ldr	r3, [r7, #4]
     a98:	781a      	ldrb	r2, [r3, #0]
     a9a:	683b      	ldr	r3, [r7, #0]
     a9c:	701a      	strb	r2, [r3, #0]
     a9e:	683b      	ldr	r3, [r7, #0]
     aa0:	f103 0301 	add.w	r3, r3, #1
     aa4:	603b      	str	r3, [r7, #0]
     aa6:	687b      	ldr	r3, [r7, #4]
     aa8:	f103 0301 	add.w	r3, r3, #1
     aac:	607b      	str	r3, [r7, #4]
  *((volatile unsigned short *)0x40052000) = 0x01D2;

  /* copy data values from ROM to RAM */
  source = (unsigned char *)&_etext;
  destination = (unsigned char *)&_sdata;
  while (destination < (unsigned char*)&_edata) {
     aae:	683a      	ldr	r2, [r7, #0]
     ab0:	f240 0314 	movw	r3, #20
     ab4:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     ab8:	429a      	cmp	r2, r3
     aba:	d3ec      	bcc.n	a96 <Reset_Handler+0x46>
    *(destination++) = *(source++);
  }

  /* clear bss section */
  source = (unsigned char *)&_sbss;
     abc:	f240 0314 	movw	r3, #20
     ac0:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     ac4:	607b      	str	r3, [r7, #4]
  destination = (unsigned char *)&_ebss;
     ac6:	f240 0374 	movw	r3, #116	; 0x74
     aca:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     ace:	603b      	str	r3, [r7, #0]
  while (source < destination ) {
     ad0:	e007      	b.n	ae2 <Reset_Handler+0x92>
    *source++ = 0;
     ad2:	687b      	ldr	r3, [r7, #4]
     ad4:	f04f 0200 	mov.w	r2, #0
     ad8:	701a      	strb	r2, [r3, #0]
     ada:	687b      	ldr	r3, [r7, #4]
     adc:	f103 0301 	add.w	r3, r3, #1
     ae0:	607b      	str	r3, [r7, #4]
  }

  /* clear bss section */
  source = (unsigned char *)&_sbss;
  destination = (unsigned char *)&_ebss;
  while (source < destination ) {
     ae2:	687a      	ldr	r2, [r7, #4]
     ae4:	683b      	ldr	r3, [r7, #0]
     ae6:	429a      	cmp	r2, r3
     ae8:	d3f3      	bcc.n	ad2 <Reset_Handler+0x82>
    *source++ = 0;
  }
 //进入系统初始化函数
  SystemInit();
     aea:	f000 f803 	bl	af4 <SystemInit>
 //进入用户函数
  main();
     aee:	f7ff fe87 	bl	800 <main>

  while(1);
     af2:	e7fe      	b.n	af2 <Reset_Handler+0xa2>

00000af4 <SystemInit>:
 * \param  void
 *
 * \return void
 */
void SystemInit(void)
{
     af4:	b580      	push	{r7, lr}
     af6:	af00      	add	r7, sp, #0
  //使能所有IO口时钟
  SIM_SCGC5 |= (SIM_SCGC5_PORTA_MASK | SIM_SCGC5_PORTB_MASK
     af8:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
     afc:	f2c4 0304 	movt	r3, #16388	; 0x4004
     b00:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
     b04:	f2c4 0204 	movt	r2, #16388	; 0x4004
     b08:	f502 5281 	add.w	r2, r2, #4128	; 0x1020
     b0c:	f102 0218 	add.w	r2, r2, #24
     b10:	6812      	ldr	r2, [r2, #0]
     b12:	f442 5278 	orr.w	r2, r2, #15872	; 0x3e00
     b16:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
     b1a:	f103 0318 	add.w	r3, r3, #24
     b1e:	601a      	str	r2, [r3, #0]
              | SIM_SCGC5_PORTC_MASK | SIM_SCGC5_PORTD_MASK
              | SIM_SCGC5_PORTE_MASK);
  //初始化各部分时钟：系统内核主频、总线时钟、FlexBus时钟、Flash时钟
  LPLD_PLL_Setup(CORE_CLK_MHZ);
     b20:	f04f 0064 	mov.w	r0, #100	; 0x64
     b24:	f001 f880 	bl	1c28 <LPLD_PLL_Setup>
  
  //更新内核主频
  SystemCoreClockUpdate();
     b28:	f000 f85e 	bl	be8 <SystemCoreClockUpdate>
  
  //获取各部分时钟
  g_core_clock = SystemCoreClock;
     b2c:	f240 0300 	movw	r3, #0
     b30:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     b34:	681a      	ldr	r2, [r3, #0]
     b36:	f240 0304 	movw	r3, #4
     b3a:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     b3e:	601a      	str	r2, [r3, #0]
  g_bus_clock = g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV2_MASK) >> SIM_CLKDIV1_OUTDIV2_SHIFT)+ 1u);
     b40:	f240 0304 	movw	r3, #4
     b44:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     b48:	681a      	ldr	r2, [r3, #0]
     b4a:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
     b4e:	f2c4 0304 	movt	r3, #16388	; 0x4004
     b52:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
     b56:	f103 0304 	add.w	r3, r3, #4
     b5a:	681b      	ldr	r3, [r3, #0]
     b5c:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
     b60:	ea4f 6313 	mov.w	r3, r3, lsr #24
     b64:	f103 0301 	add.w	r3, r3, #1
     b68:	fbb2 f2f3 	udiv	r2, r2, r3
     b6c:	f240 0308 	movw	r3, #8
     b70:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     b74:	601a      	str	r2, [r3, #0]
  g_flexbus_clock =  g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV3_MASK) >> SIM_CLKDIV1_OUTDIV3_SHIFT)+ 1u);
     b76:	f240 0304 	movw	r3, #4
     b7a:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     b7e:	681a      	ldr	r2, [r3, #0]
     b80:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
     b84:	f2c4 0304 	movt	r3, #16388	; 0x4004
     b88:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
     b8c:	f103 0304 	add.w	r3, r3, #4
     b90:	681b      	ldr	r3, [r3, #0]
     b92:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     b96:	ea4f 5313 	mov.w	r3, r3, lsr #20
     b9a:	f103 0301 	add.w	r3, r3, #1
     b9e:	fbb2 f2f3 	udiv	r2, r2, r3
     ba2:	f240 0310 	movw	r3, #16
     ba6:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     baa:	601a      	str	r2, [r3, #0]
  g_flash_clock =  g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV4_MASK) >> SIM_CLKDIV1_OUTDIV4_SHIFT)+ 1u);
     bac:	f240 0304 	movw	r3, #4
     bb0:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     bb4:	681a      	ldr	r2, [r3, #0]
     bb6:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
     bba:	f2c4 0304 	movt	r3, #16388	; 0x4004
     bbe:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
     bc2:	f103 0304 	add.w	r3, r3, #4
     bc6:	681b      	ldr	r3, [r3, #0]
     bc8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
     bcc:	ea4f 4313 	mov.w	r3, r3, lsr #16
     bd0:	f103 0301 	add.w	r3, r3, #1
     bd4:	fbb2 f2f3 	udiv	r2, r2, r3
     bd8:	f240 030c 	movw	r3, #12
     bdc:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     be0:	601a      	str	r2, [r3, #0]
 
    //初始化系统终端
  systemTerm ();
     be2:	f000 f971 	bl	ec8 <systemTerm>
}
     be6:	bd80      	pop	{r7, pc}

00000be8 <SystemCoreClockUpdate>:
 *
 * @brief  更新全局变量SystemCoreClock的值，以便获取最新的系统内核频率。
 *         
 */
void SystemCoreClockUpdate (void) 
{
     be8:	b480      	push	{r7}
     bea:	b083      	sub	sp, #12
     bec:	af00      	add	r7, sp, #0
    uint32_t temp;
    temp =  CPU_XTAL_CLK_HZ *((uint32_t)(MCG_C6 & MCG_C6_VDIV_MASK) + 16u );
     bee:	f44f 4380 	mov.w	r3, #16384	; 0x4000
     bf2:	f2c4 0306 	movt	r3, #16390	; 0x4006
     bf6:	795b      	ldrb	r3, [r3, #5]
     bf8:	b2db      	uxtb	r3, r3
     bfa:	f003 021f 	and.w	r2, r3, #31
     bfe:	f24f 0380 	movw	r3, #61568	; 0xf080
     c02:	f2c0 23fa 	movt	r3, #762	; 0x2fa
     c06:	fb03 f202 	mul.w	r2, r3, r2
     c0a:	f44f 6300 	mov.w	r3, #2048	; 0x800
     c0e:	f6c2 73af 	movt	r3, #12207	; 0x2faf
     c12:	18d3      	adds	r3, r2, r3
     c14:	607b      	str	r3, [r7, #4]
    temp = (uint32_t)(temp/((uint32_t)(MCG_C5 & MCG_C5_PRDIV_MASK) +1u ))/2;
     c16:	f44f 4380 	mov.w	r3, #16384	; 0x4000
     c1a:	f2c4 0306 	movt	r3, #16390	; 0x4006
     c1e:	791b      	ldrb	r3, [r3, #4]
     c20:	b2db      	uxtb	r3, r3
     c22:	f003 0307 	and.w	r3, r3, #7
     c26:	f103 0301 	add.w	r3, r3, #1
     c2a:	687a      	ldr	r2, [r7, #4]
     c2c:	fbb2 f3f3 	udiv	r3, r2, r3
     c30:	ea4f 0353 	mov.w	r3, r3, lsr #1
     c34:	607b      	str	r3, [r7, #4]
    SystemCoreClock = temp;
     c36:	f240 0300 	movw	r3, #0
     c3a:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     c3e:	687a      	ldr	r2, [r7, #4]
     c40:	601a      	str	r2, [r3, #0]
}
     c42:	f107 070c 	add.w	r7, r7, #12
     c46:	46bd      	mov	sp, r7
     c48:	bc80      	pop	{r7}
     c4a:	4770      	bx	lr

00000c4c <enable_irq>:
/*
 * 使能中断
 */

void enable_irq (int irq)
{
     c4c:	b480      	push	{r7}
     c4e:	b085      	sub	sp, #20
     c50:	af00      	add	r7, sp, #0
     c52:	6078      	str	r0, [r7, #4]
    int div;
    if (irq > 105)
     c54:	687b      	ldr	r3, [r7, #4]
     c56:	2b69      	cmp	r3, #105	; 0x69
     c58:	dd02      	ble.n	c60 <enable_irq+0x14>
        irq = 105;
     c5a:	f04f 0369 	mov.w	r3, #105	; 0x69
     c5e:	607b      	str	r3, [r7, #4]
    div = irq / 32;
     c60:	687b      	ldr	r3, [r7, #4]
     c62:	2b00      	cmp	r3, #0
     c64:	da01      	bge.n	c6a <enable_irq+0x1e>
     c66:	f103 031f 	add.w	r3, r3, #31
     c6a:	ea4f 1363 	mov.w	r3, r3, asr #5
     c6e:	60fb      	str	r3, [r7, #12]
    switch (div)
     c70:	68fb      	ldr	r3, [r7, #12]
     c72:	2b03      	cmp	r3, #3
     c74:	f200 80a8 	bhi.w	dc8 <enable_irq+0x17c>
     c78:	a201      	add	r2, pc, #4	; (adr r2, c80 <enable_irq+0x34>)
     c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     c7e:	bf00      	nop
     c80:	00000c91 	muleq	r0, r1, ip
     c84:	00000cdf 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     c88:	00000d2d 	andeq	r0, r0, sp, lsr #26
     c8c:	00000d7b 	andeq	r0, r0, fp, ror sp
    {
        case 0x0:
            NVICICPR0 |= 1 << (irq & 0x1F);
     c90:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     c94:	f2ce 0300 	movt	r3, #57344	; 0xe000
     c98:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     c9c:	f2ce 0200 	movt	r2, #57344	; 0xe000
     ca0:	f8d2 1180 	ldr.w	r1, [r2, #384]	; 0x180
     ca4:	687a      	ldr	r2, [r7, #4]
     ca6:	f002 021f 	and.w	r2, r2, #31
     caa:	f04f 0001 	mov.w	r0, #1
     cae:	fa00 f202 	lsl.w	r2, r0, r2
     cb2:	430a      	orrs	r2, r1
     cb4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
            NVICISER0 |= 1 << (irq & 0x1F);
     cb8:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     cbc:	f2ce 0300 	movt	r3, #57344	; 0xe000
     cc0:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     cc4:	f2ce 0200 	movt	r2, #57344	; 0xe000
     cc8:	6811      	ldr	r1, [r2, #0]
     cca:	687a      	ldr	r2, [r7, #4]
     ccc:	f002 021f 	and.w	r2, r2, #31
     cd0:	f04f 0001 	mov.w	r0, #1
     cd4:	fa00 f202 	lsl.w	r2, r0, r2
     cd8:	430a      	orrs	r2, r1
     cda:	601a      	str	r2, [r3, #0]
            break;
     cdc:	e074      	b.n	dc8 <enable_irq+0x17c>
        case 0x1:
            NVICICPR1 |= 1 << (irq & 0x1F);
     cde:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     ce2:	f2ce 0300 	movt	r3, #57344	; 0xe000
     ce6:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     cea:	f2ce 0200 	movt	r2, #57344	; 0xe000
     cee:	f8d2 1184 	ldr.w	r1, [r2, #388]	; 0x184
     cf2:	687a      	ldr	r2, [r7, #4]
     cf4:	f002 021f 	and.w	r2, r2, #31
     cf8:	f04f 0001 	mov.w	r0, #1
     cfc:	fa00 f202 	lsl.w	r2, r0, r2
     d00:	430a      	orrs	r2, r1
     d02:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
            NVICISER1 |= 1 << (irq & 0x1F);
     d06:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     d0a:	f2ce 0300 	movt	r3, #57344	; 0xe000
     d0e:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     d12:	f2ce 0200 	movt	r2, #57344	; 0xe000
     d16:	6851      	ldr	r1, [r2, #4]
     d18:	687a      	ldr	r2, [r7, #4]
     d1a:	f002 021f 	and.w	r2, r2, #31
     d1e:	f04f 0001 	mov.w	r0, #1
     d22:	fa00 f202 	lsl.w	r2, r0, r2
     d26:	430a      	orrs	r2, r1
     d28:	605a      	str	r2, [r3, #4]
            break;
     d2a:	e04d      	b.n	dc8 <enable_irq+0x17c>
        case 0x2:
            NVICICPR2 |= 1 << (irq & 0x1F);
     d2c:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     d30:	f2ce 0300 	movt	r3, #57344	; 0xe000
     d34:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     d38:	f2ce 0200 	movt	r2, #57344	; 0xe000
     d3c:	f8d2 1188 	ldr.w	r1, [r2, #392]	; 0x188
     d40:	687a      	ldr	r2, [r7, #4]
     d42:	f002 021f 	and.w	r2, r2, #31
     d46:	f04f 0001 	mov.w	r0, #1
     d4a:	fa00 f202 	lsl.w	r2, r0, r2
     d4e:	430a      	orrs	r2, r1
     d50:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
            NVICISER2 |= 1 << (irq & 0x1F);
     d54:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     d58:	f2ce 0300 	movt	r3, #57344	; 0xe000
     d5c:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     d60:	f2ce 0200 	movt	r2, #57344	; 0xe000
     d64:	6891      	ldr	r1, [r2, #8]
     d66:	687a      	ldr	r2, [r7, #4]
     d68:	f002 021f 	and.w	r2, r2, #31
     d6c:	f04f 0001 	mov.w	r0, #1
     d70:	fa00 f202 	lsl.w	r2, r0, r2
     d74:	430a      	orrs	r2, r1
     d76:	609a      	str	r2, [r3, #8]
            break;
     d78:	e026      	b.n	dc8 <enable_irq+0x17c>
        case 0x3:
            NVICICPR3 |= 1 << (irq & 0x1F);
     d7a:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     d7e:	f2ce 0300 	movt	r3, #57344	; 0xe000
     d82:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     d86:	f2ce 0200 	movt	r2, #57344	; 0xe000
     d8a:	f8d2 118c 	ldr.w	r1, [r2, #396]	; 0x18c
     d8e:	687a      	ldr	r2, [r7, #4]
     d90:	f002 021f 	and.w	r2, r2, #31
     d94:	f04f 0001 	mov.w	r0, #1
     d98:	fa00 f202 	lsl.w	r2, r0, r2
     d9c:	430a      	orrs	r2, r1
     d9e:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
            NVICISER3 |= 1 << (irq & 0x1F);
     da2:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     da6:	f2ce 0300 	movt	r3, #57344	; 0xe000
     daa:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     dae:	f2ce 0200 	movt	r2, #57344	; 0xe000
     db2:	68d1      	ldr	r1, [r2, #12]
     db4:	687a      	ldr	r2, [r7, #4]
     db6:	f002 021f 	and.w	r2, r2, #31
     dba:	f04f 0001 	mov.w	r0, #1
     dbe:	fa00 f202 	lsl.w	r2, r0, r2
     dc2:	430a      	orrs	r2, r1
     dc4:	60da      	str	r2, [r3, #12]
            break;
     dc6:	bf00      	nop
    }
}
     dc8:	f107 0714 	add.w	r7, r7, #20
     dcc:	46bd      	mov	sp, r7
     dce:	bc80      	pop	{r7}
     dd0:	4770      	bx	lr
     dd2:	bf00      	nop

00000dd4 <disable_irq>:
/*
 * 关闭中断
 */

void disable_irq (int irq)
{
     dd4:	b480      	push	{r7}
     dd6:	b085      	sub	sp, #20
     dd8:	af00      	add	r7, sp, #0
     dda:	6078      	str	r0, [r7, #4]
    int div;
    if (irq > 105)
     ddc:	687b      	ldr	r3, [r7, #4]
     dde:	2b69      	cmp	r3, #105	; 0x69
     de0:	dd02      	ble.n	de8 <disable_irq+0x14>
        irq = 105;
     de2:	f04f 0369 	mov.w	r3, #105	; 0x69
     de6:	607b      	str	r3, [r7, #4]
    div = irq / 32;
     de8:	687b      	ldr	r3, [r7, #4]
     dea:	2b00      	cmp	r3, #0
     dec:	da01      	bge.n	df2 <disable_irq+0x1e>
     dee:	f103 031f 	add.w	r3, r3, #31
     df2:	ea4f 1363 	mov.w	r3, r3, asr #5
     df6:	60fb      	str	r3, [r7, #12]
    switch (div)
     df8:	68fb      	ldr	r3, [r7, #12]
     dfa:	2b03      	cmp	r3, #3
     dfc:	d85e      	bhi.n	ebc <disable_irq+0xe8>
     dfe:	a201      	add	r2, pc, #4	; (adr r2, e04 <disable_irq+0x30>)
     e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     e04:	00000e15 	andeq	r0, r0, r5, lsl lr
     e08:	00000e3f 	andeq	r0, r0, pc, lsr lr
     e0c:	00000e69 	andeq	r0, r0, r9, ror #28
     e10:	00000e93 	muleq	r0, r3, lr
    {
        case 0x0:
            NVICICPR0 |= 1 << (irq & 0x1F);
     e14:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     e18:	f2ce 0300 	movt	r3, #57344	; 0xe000
     e1c:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     e20:	f2ce 0200 	movt	r2, #57344	; 0xe000
     e24:	f8d2 1180 	ldr.w	r1, [r2, #384]	; 0x180
     e28:	687a      	ldr	r2, [r7, #4]
     e2a:	f002 021f 	and.w	r2, r2, #31
     e2e:	f04f 0001 	mov.w	r0, #1
     e32:	fa00 f202 	lsl.w	r2, r0, r2
     e36:	430a      	orrs	r2, r1
     e38:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
            break;
     e3c:	e03e      	b.n	ebc <disable_irq+0xe8>
        case 0x1:
            NVICICPR1 |= 1 << (irq & 0x1F);
     e3e:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     e42:	f2ce 0300 	movt	r3, #57344	; 0xe000
     e46:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     e4a:	f2ce 0200 	movt	r2, #57344	; 0xe000
     e4e:	f8d2 1184 	ldr.w	r1, [r2, #388]	; 0x184
     e52:	687a      	ldr	r2, [r7, #4]
     e54:	f002 021f 	and.w	r2, r2, #31
     e58:	f04f 0001 	mov.w	r0, #1
     e5c:	fa00 f202 	lsl.w	r2, r0, r2
     e60:	430a      	orrs	r2, r1
     e62:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
            break;
     e66:	e029      	b.n	ebc <disable_irq+0xe8>
        case 0x2:
            NVICICPR2 |= 1 << (irq & 0x1F);
     e68:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     e6c:	f2ce 0300 	movt	r3, #57344	; 0xe000
     e70:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     e74:	f2ce 0200 	movt	r2, #57344	; 0xe000
     e78:	f8d2 1188 	ldr.w	r1, [r2, #392]	; 0x188
     e7c:	687a      	ldr	r2, [r7, #4]
     e7e:	f002 021f 	and.w	r2, r2, #31
     e82:	f04f 0001 	mov.w	r0, #1
     e86:	fa00 f202 	lsl.w	r2, r0, r2
     e8a:	430a      	orrs	r2, r1
     e8c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
            break;
     e90:	e014      	b.n	ebc <disable_irq+0xe8>
        case 0x3:
            NVICICPR3 |= 1 << (irq & 0x1F);
     e92:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     e96:	f2ce 0300 	movt	r3, #57344	; 0xe000
     e9a:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     e9e:	f2ce 0200 	movt	r2, #57344	; 0xe000
     ea2:	f8d2 118c 	ldr.w	r1, [r2, #396]	; 0x18c
     ea6:	687a      	ldr	r2, [r7, #4]
     ea8:	f002 021f 	and.w	r2, r2, #31
     eac:	f04f 0001 	mov.w	r0, #1
     eb0:	fa00 f202 	lsl.w	r2, r0, r2
     eb4:	430a      	orrs	r2, r1
     eb6:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
            break;
     eba:	bf00      	nop
    }
}
     ebc:	f107 0714 	add.w	r7, r7, #20
     ec0:	46bd      	mov	sp, r7
     ec2:	bc80      	pop	{r7}
     ec4:	4770      	bx	lr
     ec6:	bf00      	nop

00000ec8 <systemTerm>:
/*
 * 系统终端初始化函数
 */

 void systemTerm (void)
 {
     ec8:	b580      	push	{r7, lr}
     eca:	b088      	sub	sp, #32
     ecc:	af02      	add	r7, sp, #8
     UART_InitTypeDef uart_init_struct;
     uart_init_struct.UART_Uartx = UART0;
     ece:	f44f 4320 	mov.w	r3, #40960	; 0xa000
     ed2:	f2c4 0306 	movt	r3, #16390	; 0x4006
     ed6:	607b      	str	r3, [r7, #4]
     uart_init_struct.UART_BaudRate = 9600;
     ed8:	f44f 5316 	mov.w	r3, #9600	; 0x2580
     edc:	60bb      	str	r3, [r7, #8]
     uart_init_struct.UART_RxPin = PTB16;
     ede:	f04f 0330 	mov.w	r3, #48	; 0x30
     ee2:	737b      	strb	r3, [r7, #13]
     uart_init_struct.UART_TxPin = PTB17;
     ee4:	f04f 0331 	mov.w	r3, #49	; 0x31
     ee8:	733b      	strb	r3, [r7, #12]

     LPLD_UART_Init (uart_init_struct);
     eea:	697b      	ldr	r3, [r7, #20]
     eec:	9300      	str	r3, [sp, #0]
     eee:	f107 0304 	add.w	r3, r7, #4
     ef2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
     ef4:	f001 f82c 	bl	1f50 <LPLD_UART_Init>

 }
     ef8:	f107 0718 	add.w	r7, r7, #24
     efc:	46bd      	mov	sp, r7
     efe:	bd80      	pop	{r7, pc}

00000f00 <LPLD_ADC_Init>:
 * 输出:
 *    0--配置错误
 *    1--配置成功
 */
uint8 LPLD_ADC_Init(ADC_InitTypeDef adc_init_structure)
{
     f00:	b084      	sub	sp, #16
     f02:	b580      	push	{r7, lr}
     f04:	b086      	sub	sp, #24
     f06:	af00      	add	r7, sp, #0
     f08:	f107 0c20 	add.w	ip, r7, #32
     f0c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  uint8 i;
  ADC_MemMapPtr adcx = adc_init_structure.ADC_Adcx;
     f10:	6a3b      	ldr	r3, [r7, #32]
     f12:	613b      	str	r3, [r7, #16]
  uint8 diff = adc_init_structure.ADC_DiffMode;
     f14:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
     f18:	73fb      	strb	r3, [r7, #15]
  uint8 mode = adc_init_structure.ADC_BitMode;
     f1a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
     f1e:	73bb      	strb	r3, [r7, #14]
  uint8 time = adc_init_structure.ADC_SampleTimeCfg;
     f20:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
     f24:	737b      	strb	r3, [r7, #13]
  uint8 ltime = adc_init_structure.ADC_LongSampleTimeSel;
     f26:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
     f2a:	733b      	strb	r3, [r7, #12]
  uint8 avg = adc_init_structure.ADC_HwAvgSel;
     f2c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
     f30:	72fb      	strb	r3, [r7, #11]
  uint8 muxab = adc_init_structure.ADC_MuxSel;
     f32:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
     f36:	72bb      	strb	r3, [r7, #10]
  uint8 pga = adc_init_structure.ADC_PgaGain;
     f38:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
     f3c:	727b      	strb	r3, [r7, #9]
  uint8 hwtrg = adc_init_structure.ADC_HwTrgCfg;
     f3e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
     f42:	723b      	strb	r3, [r7, #8]
  ADC_ISR_CALLBACK isr_func = adc_init_structure.ADC_Isr;
     f44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     f46:	607b      	str	r3, [r7, #4]
 
  //配置ADC时钟 //这里貌似只配置了两个还要另行配置其他的几个
  if(adcx == ADC0)
     f48:	693a      	ldr	r2, [r7, #16]
     f4a:	f44f 4330 	mov.w	r3, #45056	; 0xb000
     f4e:	f2c4 0303 	movt	r3, #16387	; 0x4003
     f52:	429a      	cmp	r2, r3
     f54:	d117      	bne.n	f86 <LPLD_ADC_Init+0x86>
  {
    i=0;
     f56:	f04f 0300 	mov.w	r3, #0
     f5a:	75fb      	strb	r3, [r7, #23]
    SIM_SCGC6 |= SIM_SCGC6_ADC0_MASK;   // 开启ADC0时钟
     f5c:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
     f60:	f2c4 0304 	movt	r3, #16388	; 0x4004
     f64:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
     f68:	f2c4 0204 	movt	r2, #16388	; 0x4004
     f6c:	f502 5281 	add.w	r2, r2, #4128	; 0x1020
     f70:	f102 021c 	add.w	r2, r2, #28
     f74:	6812      	ldr	r2, [r2, #0]
     f76:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
     f7a:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
     f7e:	f103 031c 	add.w	r3, r3, #28
     f82:	601a      	str	r2, [r3, #0]
     f84:	e021      	b.n	fca <LPLD_ADC_Init+0xca>
  }
  else if(adcx == ADC1)
     f86:	693a      	ldr	r2, [r7, #16]
     f88:	f44f 4330 	mov.w	r3, #45056	; 0xb000
     f8c:	f2c4 030b 	movt	r3, #16395	; 0x400b
     f90:	429a      	cmp	r2, r3
     f92:	d117      	bne.n	fc4 <LPLD_ADC_Init+0xc4>
  {
    i=1;
     f94:	f04f 0301 	mov.w	r3, #1
     f98:	75fb      	strb	r3, [r7, #23]
    SIM_SCGC3 |= SIM_SCGC3_ADC1_MASK;   // 开启ADC1时钟
     f9a:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
     f9e:	f2c4 0304 	movt	r3, #16388	; 0x4004
     fa2:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
     fa6:	f2c4 0204 	movt	r2, #16388	; 0x4004
     faa:	f502 5281 	add.w	r2, r2, #4128	; 0x1020
     fae:	f102 0210 	add.w	r2, r2, #16
     fb2:	6812      	ldr	r2, [r2, #0]
     fb4:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
     fb8:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
     fbc:	f103 0310 	add.w	r3, r3, #16
     fc0:	601a      	str	r2, [r3, #0]
     fc2:	e002      	b.n	fca <LPLD_ADC_Init+0xca>
  }
  else 
  {
    return 0;
     fc4:	f04f 0300 	mov.w	r3, #0
     fc8:	e078      	b.n	10bc <LPLD_ADC_Init+0x1bc>
  }

  if(adc_init_structure.ADC_CalEnable == TRUE)
     fca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
     fce:	2b01      	cmp	r3, #1
     fd0:	d102      	bne.n	fd8 <LPLD_ADC_Init+0xd8>
    LPLD_ADC_Cal(adcx);  //进行ADC校准
     fd2:	6938      	ldr	r0, [r7, #16]
     fd4:	f000 fb36 	bl	1644 <LPLD_ADC_Cal>
  
  //设置ADCCFG1寄存器
  adcx->CFG1  &=   (~ADC_CFG1_ADLPC_MASK);         // 重新为正常使用进行配置
     fd8:	693b      	ldr	r3, [r7, #16]
     fda:	689b      	ldr	r3, [r3, #8]
     fdc:	f023 0280 	bic.w	r2, r3, #128	; 0x80
     fe0:	693b      	ldr	r3, [r7, #16]
     fe2:	609a      	str	r2, [r3, #8]
  adcx->CFG1  |=    ADC_CFG1_ADIV(ADIV_1)          // ADC输入时钟分频为 1
     fe4:	693b      	ldr	r3, [r7, #16]
     fe6:	689a      	ldr	r2, [r3, #8]
                  | (time)                           // 设置长短时间采样模式
                  | ADC_CFG1_ADICLK(ADICLK_BUS_2)  // ADC输入时钟源为 BusClk
     fe8:	7b7b      	ldrb	r3, [r7, #13]
     fea:	f043 0301 	orr.w	r3, r3, #1
     fee:	b2db      	uxtb	r3, r3
     ff0:	4619      	mov	r1, r3
                  | ADC_CFG1_MODE(mode);           //设置ADC转换精度
     ff2:	7bbb      	ldrb	r3, [r7, #14]
     ff4:	ea4f 0383 	mov.w	r3, r3, lsl #2
     ff8:	f003 030c 	and.w	r3, r3, #12
     ffc:	430b      	orrs	r3, r1
  if(adc_init_structure.ADC_CalEnable == TRUE)
    LPLD_ADC_Cal(adcx);  //进行ADC校准
  
  //设置ADCCFG1寄存器
  adcx->CFG1  &=   (~ADC_CFG1_ADLPC_MASK);         // 重新为正常使用进行配置
  adcx->CFG1  |=    ADC_CFG1_ADIV(ADIV_1)          // ADC输入时钟分频为 1
     ffe:	431a      	orrs	r2, r3
    1000:	693b      	ldr	r3, [r7, #16]
    1002:	609a      	str	r2, [r3, #8]
                  | (time)                           // 设置长短时间采样模式
                  | ADC_CFG1_ADICLK(ADICLK_BUS_2)  // ADC输入时钟源为 BusClk
                  | ADC_CFG1_MODE(mode);           //设置ADC转换精度

  //设置ADCCFG2寄存器
  adcx->CFG2 &=  (~ADC_CFG2_ADACKEN_MASK);   //禁用异步时钟输出
    1004:	693b      	ldr	r3, [r7, #16]
    1006:	68db      	ldr	r3, [r3, #12]
    1008:	f023 0208 	bic.w	r2, r3, #8
    100c:	693b      	ldr	r3, [r7, #16]
    100e:	60da      	str	r2, [r3, #12]
  adcx->CFG2 |=    (muxab)                      // ADC复用选择
    1010:	693b      	ldr	r3, [r7, #16]
    1012:	68da      	ldr	r2, [r3, #12]
                 | (ADC_CFG2_ADHSC_MASK)        // 高速转换
                 | ADC_CFG2_ADLSTS(ltime);    // 长采样时间时钟周期选择
    1014:	7abb      	ldrb	r3, [r7, #10]
    1016:	f043 0304 	orr.w	r3, r3, #4
    101a:	b2db      	uxtb	r3, r3
    101c:	4619      	mov	r1, r3
    101e:	7b3b      	ldrb	r3, [r7, #12]
    1020:	f003 0303 	and.w	r3, r3, #3
    1024:	430b      	orrs	r3, r1
                  | ADC_CFG1_ADICLK(ADICLK_BUS_2)  // ADC输入时钟源为 BusClk
                  | ADC_CFG1_MODE(mode);           //设置ADC转换精度

  //设置ADCCFG2寄存器
  adcx->CFG2 &=  (~ADC_CFG2_ADACKEN_MASK);   //禁用异步时钟输出
  adcx->CFG2 |=    (muxab)                      // ADC复用选择
    1026:	431a      	orrs	r2, r3
    1028:	693b      	ldr	r3, [r7, #16]
    102a:	60da      	str	r2, [r3, #12]
                 | (ADC_CFG2_ADHSC_MASK)        // 高速转换
                 | ADC_CFG2_ADLSTS(ltime);    // 长采样时间时钟周期选择
                                              // 总采样周期见K60技术文档 page:840
  //用于设定阈值
  adcx->CV1  = 0x1234u ; 
    102c:	693b      	ldr	r3, [r7, #16]
    102e:	f241 2234 	movw	r2, #4660	; 0x1234
    1032:	619a      	str	r2, [r3, #24]
  adcx->CV2  = 0x5678u ;
    1034:	693b      	ldr	r3, [r7, #16]
    1036:	f245 6278 	movw	r2, #22136	; 0x5678
    103a:	61da      	str	r2, [r3, #28]
 
  adcx->SC2  &= ((~ADC_SC2_ACFE_MASK)     //关闭比较功能 
    103c:	693b      	ldr	r3, [r7, #16]
    103e:	6a1b      	ldr	r3, [r3, #32]
    1040:	f023 0224 	bic.w	r2, r3, #36	; 0x24
    1044:	693b      	ldr	r3, [r7, #16]
    1046:	621a      	str	r2, [r3, #32]
                 & (~ADC_SC2_DMAEN_MASK)); //关闭DMA
  adcx->SC2  |=  (hwtrg & ADC_SC2_ADTRG_MASK) //设置触发方式
    1048:	693b      	ldr	r3, [r7, #16]
    104a:	6a1a      	ldr	r2, [r3, #32]
    104c:	7a3b      	ldrb	r3, [r7, #8]
    104e:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1052:	4313      	orrs	r3, r2
    1054:	f043 0218 	orr.w	r2, r3, #24
    1058:	693b      	ldr	r3, [r7, #16]
    105a:	621a      	str	r2, [r3, #32]
                 |  ADC_SC2_ACREN_MASK          //使能范围比较
                 |  ADC_SC2_ACFGT_MASK          //使能大于比较功能
                 |  ADC_SC2_REFSEL(REFSEL_EXT); //选择外部参考源VREFH和VREFL
  
  if(adc_init_structure.ADC_DmaEnable == TRUE) 
    105c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
    1060:	2b01      	cmp	r3, #1
    1062:	d105      	bne.n	1070 <LPLD_ADC_Init+0x170>
    adcx->SC2  |= ADC_SC2_DMAEN_MASK;           //使能DMA
    1064:	693b      	ldr	r3, [r7, #16]
    1066:	6a1b      	ldr	r3, [r3, #32]
    1068:	f043 0204 	orr.w	r2, r3, #4
    106c:	693b      	ldr	r3, [r7, #16]
    106e:	621a      	str	r2, [r3, #32]

  adcx->SC3  &=  (~ADC_SC3_CAL_MASK)          //关闭校准
    1070:	693b      	ldr	r3, [r7, #16]
    1072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1074:	f023 0288 	bic.w	r2, r3, #136	; 0x88
    1078:	693b      	ldr	r3, [r7, #16]
    107a:	625a      	str	r2, [r3, #36]	; 0x24
                 & (~ADC_SC3_ADCO_MASK);         //选择一次转换
  adcx->SC3  |=  avg;                        //硬件平均
    107c:	693b      	ldr	r3, [r7, #16]
    107e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    1080:	7afb      	ldrb	r3, [r7, #11]
    1082:	431a      	orrs	r2, r3
    1084:	693b      	ldr	r3, [r7, #16]
    1086:	625a      	str	r2, [r3, #36]	; 0x24
  
  adcx->PGA  = pga<<ADC_PGA_PGAG_SHIFT; 
    1088:	7a7b      	ldrb	r3, [r7, #9]
    108a:	ea4f 4303 	mov.w	r3, r3, lsl #16
    108e:	461a      	mov	r2, r3
    1090:	693b      	ldr	r3, [r7, #16]
    1092:	651a      	str	r2, [r3, #80]	; 0x50
  
  //校准完毕后再重新初始化ADC寄存器
  //adcx->SC1[0] = ADC_SC1_ADCH(AD31);    //复位SC1
  adcx->SC1[hwtrg & 0x01] = diff;         //设置单端、差分输入
    1094:	7a3b      	ldrb	r3, [r7, #8]
    1096:	f003 0201 	and.w	r2, r3, #1
    109a:	7bf9      	ldrb	r1, [r7, #15]
    109c:	693b      	ldr	r3, [r7, #16]
    109e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  if(isr_func!= NULL)
    10a2:	687b      	ldr	r3, [r7, #4]
    10a4:	2b00      	cmp	r3, #0
    10a6:	d007      	beq.n	10b8 <LPLD_ADC_Init+0x1b8>
  {
    ADC_ISR[i] = isr_func;
    10a8:	7dfa      	ldrb	r2, [r7, #23]
    10aa:	f240 0328 	movw	r3, #40	; 0x28
    10ae:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    10b2:	6879      	ldr	r1, [r7, #4]
    10b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  
  return 1;
    10b8:	f04f 0301 	mov.w	r3, #1
}
    10bc:	4618      	mov	r0, r3
    10be:	f107 0718 	add.w	r7, r7, #24
    10c2:	46bd      	mov	sp, r7
    10c4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    10c8:	b004      	add	sp, #16
    10ca:	4770      	bx	lr

000010cc <LPLD_ADC_Deinit>:
 * 输出:
 *    0--配置错误
 *    1--配置成功
 */
uint8 LPLD_ADC_Deinit(ADC_InitTypeDef adc_init_structure)
{
    10cc:	b084      	sub	sp, #16
    10ce:	b480      	push	{r7}
    10d0:	b083      	sub	sp, #12
    10d2:	af00      	add	r7, sp, #0
    10d4:	f107 0c10 	add.w	ip, r7, #16
    10d8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  ADC_MemMapPtr adcx = adc_init_structure.ADC_Adcx;
    10dc:	693b      	ldr	r3, [r7, #16]
    10de:	607b      	str	r3, [r7, #4]
  uint8 hwtrg = adc_init_structure.ADC_HwTrgCfg;
    10e0:	7f3b      	ldrb	r3, [r7, #28]
    10e2:	70fb      	strb	r3, [r7, #3]
  
  adcx->SC1[hwtrg & 0x01] = ADC_SC1_ADCH(AD31);    //复位SC1
    10e4:	78fb      	ldrb	r3, [r7, #3]
    10e6:	f003 0201 	and.w	r2, r3, #1
    10ea:	687b      	ldr	r3, [r7, #4]
    10ec:	f04f 011f 	mov.w	r1, #31
    10f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  //配置ADC时钟
  if(adcx == ADC0)
    10f4:	687a      	ldr	r2, [r7, #4]
    10f6:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    10fa:	f2c4 0303 	movt	r3, #16387	; 0x4003
    10fe:	429a      	cmp	r2, r3
    1100:	d114      	bne.n	112c <LPLD_ADC_Deinit+0x60>
  {
    SIM_SCGC6 &= ~(SIM_SCGC6_ADC0_MASK);   // 关闭ADC0时钟
    1102:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
    1106:	f2c4 0304 	movt	r3, #16388	; 0x4004
    110a:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
    110e:	f2c4 0204 	movt	r2, #16388	; 0x4004
    1112:	f502 5281 	add.w	r2, r2, #4128	; 0x1020
    1116:	f102 021c 	add.w	r2, r2, #28
    111a:	6812      	ldr	r2, [r2, #0]
    111c:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
    1120:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
    1124:	f103 031c 	add.w	r3, r3, #28
    1128:	601a      	str	r2, [r3, #0]
    112a:	e01e      	b.n	116a <LPLD_ADC_Deinit+0x9e>
  }
  else if(adcx == ADC1)
    112c:	687a      	ldr	r2, [r7, #4]
    112e:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    1132:	f2c4 030b 	movt	r3, #16395	; 0x400b
    1136:	429a      	cmp	r2, r3
    1138:	d114      	bne.n	1164 <LPLD_ADC_Deinit+0x98>
  {
    SIM_SCGC3 &= ~(SIM_SCGC3_ADC1_MASK);   // 关闭ADC1时钟
    113a:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
    113e:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1142:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
    1146:	f2c4 0204 	movt	r2, #16388	; 0x4004
    114a:	f502 5281 	add.w	r2, r2, #4128	; 0x1020
    114e:	f102 0210 	add.w	r2, r2, #16
    1152:	6812      	ldr	r2, [r2, #0]
    1154:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
    1158:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
    115c:	f103 0310 	add.w	r3, r3, #16
    1160:	601a      	str	r2, [r3, #0]
    1162:	e002      	b.n	116a <LPLD_ADC_Deinit+0x9e>
  }
  else 
  {
    return 0;
    1164:	f04f 0300 	mov.w	r3, #0
    1168:	e001      	b.n	116e <LPLD_ADC_Deinit+0xa2>
  }
  
  return 1;
    116a:	f04f 0301 	mov.w	r3, #1
}
    116e:	4618      	mov	r0, r3
    1170:	f107 070c 	add.w	r7, r7, #12
    1174:	46bd      	mov	sp, r7
    1176:	bc80      	pop	{r7}
    1178:	b004      	add	sp, #16
    117a:	4770      	bx	lr

0000117c <LPLD_ADC_Get>:
 * 输出:
 *    AD通道转换值(右对齐)，若为差分转换结果，则为二进制补码格式(需强制转换为int16)
 *
 */
uint16 LPLD_ADC_Get(ADC_MemMapPtr adcx, AdcChnEnum_Type chn)
{
    117c:	b480      	push	{r7}
    117e:	b083      	sub	sp, #12
    1180:	af00      	add	r7, sp, #0
    1182:	6078      	str	r0, [r7, #4]
    1184:	460b      	mov	r3, r1
    1186:	70fb      	strb	r3, [r7, #3]
  adcx->SC1[0] &= ~(ADC_SC1_AIEN_MASK);
    1188:	687b      	ldr	r3, [r7, #4]
    118a:	681b      	ldr	r3, [r3, #0]
    118c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
    1190:	687b      	ldr	r3, [r7, #4]
    1192:	601a      	str	r2, [r3, #0]
  adcx->SC1[0] &= ~(ADC_SC1_ADCH_MASK);
    1194:	687b      	ldr	r3, [r7, #4]
    1196:	681b      	ldr	r3, [r3, #0]
    1198:	f023 021f 	bic.w	r2, r3, #31
    119c:	687b      	ldr	r3, [r7, #4]
    119e:	601a      	str	r2, [r3, #0]
  adcx->SC1[0] |= ADC_SC1_ADCH(chn);
    11a0:	687b      	ldr	r3, [r7, #4]
    11a2:	681a      	ldr	r2, [r3, #0]
    11a4:	78fb      	ldrb	r3, [r7, #3]
    11a6:	f003 031f 	and.w	r3, r3, #31
    11aa:	431a      	orrs	r2, r3
    11ac:	687b      	ldr	r3, [r7, #4]
    11ae:	601a      	str	r2, [r3, #0]
  while((adcx->SC1[0]&ADC_SC1_COCO_MASK) == 0); //等待转换完成  
    11b0:	bf00      	nop
    11b2:	687b      	ldr	r3, [r7, #4]
    11b4:	681b      	ldr	r3, [r3, #0]
    11b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
    11ba:	2b00      	cmp	r3, #0
    11bc:	d0f9      	beq.n	11b2 <LPLD_ADC_Get+0x36>
  return adcx->R[0];
    11be:	687b      	ldr	r3, [r7, #4]
    11c0:	691b      	ldr	r3, [r3, #16]
    11c2:	b29b      	uxth	r3, r3
}
    11c4:	4618      	mov	r0, r3
    11c6:	f107 070c 	add.w	r7, r7, #12
    11ca:	46bd      	mov	sp, r7
    11cc:	bc80      	pop	{r7}
    11ce:	4770      	bx	lr

000011d0 <LPLD_ADC_EnableConversion>:
 * 输出:
 *    无
 *
 */
void LPLD_ADC_EnableConversion(ADC_MemMapPtr adcx, AdcChnEnum_Type chn, uint8 ab, boolean irq)
{
    11d0:	b480      	push	{r7}
    11d2:	b083      	sub	sp, #12
    11d4:	af00      	add	r7, sp, #0
    11d6:	6078      	str	r0, [r7, #4]
    11d8:	70f9      	strb	r1, [r7, #3]
    11da:	70ba      	strb	r2, [r7, #2]
    11dc:	707b      	strb	r3, [r7, #1]
  if(irq == TRUE)
    11de:	787b      	ldrb	r3, [r7, #1]
    11e0:	2b01      	cmp	r3, #1
    11e2:	d109      	bne.n	11f8 <LPLD_ADC_EnableConversion+0x28>
  {
    adcx->SC1[ab] |= (ADC_SC1_AIEN_MASK);
    11e4:	78ba      	ldrb	r2, [r7, #2]
    11e6:	78b9      	ldrb	r1, [r7, #2]
    11e8:	687b      	ldr	r3, [r7, #4]
    11ea:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    11ee:	f043 0140 	orr.w	r1, r3, #64	; 0x40
    11f2:	687b      	ldr	r3, [r7, #4]
    11f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  adcx->SC1[ab] &= ~(ADC_SC1_ADCH_MASK);
    11f8:	78ba      	ldrb	r2, [r7, #2]
    11fa:	78b9      	ldrb	r1, [r7, #2]
    11fc:	687b      	ldr	r3, [r7, #4]
    11fe:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    1202:	f023 011f 	bic.w	r1, r3, #31
    1206:	687b      	ldr	r3, [r7, #4]
    1208:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  adcx->SC1[ab] |= ADC_SC1_ADCH(chn);
    120c:	78ba      	ldrb	r2, [r7, #2]
    120e:	78b9      	ldrb	r1, [r7, #2]
    1210:	687b      	ldr	r3, [r7, #4]
    1212:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
    1216:	78fb      	ldrb	r3, [r7, #3]
    1218:	f003 031f 	and.w	r3, r3, #31
    121c:	4319      	orrs	r1, r3
    121e:	687b      	ldr	r3, [r7, #4]
    1220:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1224:	f107 070c 	add.w	r7, r7, #12
    1228:	46bd      	mov	sp, r7
    122a:	bc80      	pop	{r7}
    122c:	4770      	bx	lr
    122e:	bf00      	nop

00001230 <LPLD_ADC_GetResult>:
 * 输出:
 *    AD通道转换值(右对齐)，若为差分转换结果，则为二进制补码格式(需强制转换为int16)
 *
 */
uint16 LPLD_ADC_GetResult(ADC_MemMapPtr adcx, uint8 ab)
{
    1230:	b480      	push	{r7}
    1232:	b083      	sub	sp, #12
    1234:	af00      	add	r7, sp, #0
    1236:	6078      	str	r0, [r7, #4]
    1238:	460b      	mov	r3, r1
    123a:	70fb      	strb	r3, [r7, #3]
  //参数检查
  return adcx->R[ab];
    123c:	78fa      	ldrb	r2, [r7, #3]
    123e:	687b      	ldr	r3, [r7, #4]
    1240:	f102 0204 	add.w	r2, r2, #4
    1244:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    1248:	b29b      	uxth	r3, r3
}
    124a:	4618      	mov	r0, r3
    124c:	f107 070c 	add.w	r7, r7, #12
    1250:	46bd      	mov	sp, r7
    1252:	bc80      	pop	{r7}
    1254:	4770      	bx	lr
    1256:	bf00      	nop

00001258 <LPLD_ADC_GetSC1nCOCO>:
*    0--SC1A寄存器COCO位置1
*    1--SC1B寄存器COCO位置1
 *
 */
uint8 LPLD_ADC_GetSC1nCOCO(ADC_MemMapPtr adcx)
{
    1258:	b480      	push	{r7}
    125a:	b083      	sub	sp, #12
    125c:	af00      	add	r7, sp, #0
    125e:	6078      	str	r0, [r7, #4]
  if(adcx->SC1[0] & ADC_SC1_COCO_MASK)
    1260:	687b      	ldr	r3, [r7, #4]
    1262:	681b      	ldr	r3, [r3, #0]
    1264:	f003 0380 	and.w	r3, r3, #128	; 0x80
    1268:	2b00      	cmp	r3, #0
    126a:	d002      	beq.n	1272 <LPLD_ADC_GetSC1nCOCO+0x1a>
    return 0;
    126c:	f04f 0300 	mov.w	r3, #0
    1270:	e00a      	b.n	1288 <LPLD_ADC_GetSC1nCOCO+0x30>
  if(adcx->SC1[1] & ADC_SC1_COCO_MASK)
    1272:	687b      	ldr	r3, [r7, #4]
    1274:	685b      	ldr	r3, [r3, #4]
    1276:	f003 0380 	and.w	r3, r3, #128	; 0x80
    127a:	2b00      	cmp	r3, #0
    127c:	d002      	beq.n	1284 <LPLD_ADC_GetSC1nCOCO+0x2c>
    return 1;
    127e:	f04f 0301 	mov.w	r3, #1
    1282:	e001      	b.n	1288 <LPLD_ADC_GetSC1nCOCO+0x30>
  return -1;
    1284:	f04f 03ff 	mov.w	r3, #255	; 0xff
}
    1288:	4618      	mov	r0, r3
    128a:	f107 070c 	add.w	r7, r7, #12
    128e:	46bd      	mov	sp, r7
    1290:	bc80      	pop	{r7}
    1292:	4770      	bx	lr

00001294 <LPLD_ADC_EnableIrq>:
 *    0--配置错误
 *    1--配置成功
 *
 */
uint8 LPLD_ADC_EnableIrq(ADC_InitTypeDef adc_init_structure)
{
    1294:	b084      	sub	sp, #16
    1296:	b580      	push	{r7, lr}
    1298:	b082      	sub	sp, #8
    129a:	af00      	add	r7, sp, #0
    129c:	f107 0c10 	add.w	ip, r7, #16
    12a0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  ADC_MemMapPtr adcx = adc_init_structure.ADC_Adcx;
    12a4:	693b      	ldr	r3, [r7, #16]
    12a6:	607b      	str	r3, [r7, #4]
  
  if(adcx == ADC0)
    12a8:	687a      	ldr	r2, [r7, #4]
    12aa:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    12ae:	f2c4 0303 	movt	r3, #16387	; 0x4003
    12b2:	429a      	cmp	r2, r3
    12b4:	d104      	bne.n	12c0 <LPLD_ADC_EnableIrq+0x2c>
    enable_irq(INT_ADC0 - 16);
    12b6:	f04f 0039 	mov.w	r0, #57	; 0x39
    12ba:	f7ff fcc7 	bl	c4c <enable_irq>
    12be:	e00e      	b.n	12de <LPLD_ADC_EnableIrq+0x4a>
  else if(adcx == ADC1)
    12c0:	687a      	ldr	r2, [r7, #4]
    12c2:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    12c6:	f2c4 030b 	movt	r3, #16395	; 0x400b
    12ca:	429a      	cmp	r2, r3
    12cc:	d104      	bne.n	12d8 <LPLD_ADC_EnableIrq+0x44>
    enable_irq (INT_ADC1 - 16);
    12ce:	f04f 003a 	mov.w	r0, #58	; 0x3a
    12d2:	f7ff fcbb 	bl	c4c <enable_irq>
    12d6:	e002      	b.n	12de <LPLD_ADC_EnableIrq+0x4a>
  else
    return 0;
    12d8:	f04f 0300 	mov.w	r3, #0
    12dc:	e001      	b.n	12e2 <LPLD_ADC_EnableIrq+0x4e>
  return 1;
    12de:	f04f 0301 	mov.w	r3, #1
}
    12e2:	4618      	mov	r0, r3
    12e4:	f107 0708 	add.w	r7, r7, #8
    12e8:	46bd      	mov	sp, r7
    12ea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    12ee:	b004      	add	sp, #16
    12f0:	4770      	bx	lr
    12f2:	bf00      	nop

000012f4 <LPLD_ADC_DisableIrq>:
 *    0--配置错误
 *    1--配置成功
 *
 */
uint8 LPLD_ADC_DisableIrq(ADC_InitTypeDef adc_init_structure)
{
    12f4:	b084      	sub	sp, #16
    12f6:	b580      	push	{r7, lr}
    12f8:	b082      	sub	sp, #8
    12fa:	af00      	add	r7, sp, #0
    12fc:	f107 0c10 	add.w	ip, r7, #16
    1300:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  ADC_MemMapPtr adcx = adc_init_structure.ADC_Adcx;
    1304:	693b      	ldr	r3, [r7, #16]
    1306:	607b      	str	r3, [r7, #4]
  
  if(adcx == ADC0)
    1308:	687a      	ldr	r2, [r7, #4]
    130a:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    130e:	f2c4 0303 	movt	r3, #16387	; 0x4003
    1312:	429a      	cmp	r2, r3
    1314:	d104      	bne.n	1320 <LPLD_ADC_DisableIrq+0x2c>
      disable_irq(INT_ADC0 - 16);
    1316:	f04f 0039 	mov.w	r0, #57	; 0x39
    131a:	f7ff fd5b 	bl	dd4 <disable_irq>
    131e:	e00e      	b.n	133e <LPLD_ADC_DisableIrq+0x4a>
  else if(adcx == ADC1)
    1320:	687a      	ldr	r2, [r7, #4]
    1322:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    1326:	f2c4 030b 	movt	r3, #16395	; 0x400b
    132a:	429a      	cmp	r2, r3
    132c:	d104      	bne.n	1338 <LPLD_ADC_DisableIrq+0x44>
      disable_irq(INT_ADC1 - 16);
    132e:	f04f 003a 	mov.w	r0, #58	; 0x3a
    1332:	f7ff fd4f 	bl	dd4 <disable_irq>
    1336:	e002      	b.n	133e <LPLD_ADC_DisableIrq+0x4a>
  else
    return 0;
    1338:	f04f 0300 	mov.w	r3, #0
    133c:	e001      	b.n	1342 <LPLD_ADC_DisableIrq+0x4e>

  return 1;
    133e:	f04f 0301 	mov.w	r3, #1
}
    1342:	4618      	mov	r0, r3
    1344:	f107 0708 	add.w	r7, r7, #8
    1348:	46bd      	mov	sp, r7
    134a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    134e:	b004      	add	sp, #16
    1350:	4770      	bx	lr
    1352:	bf00      	nop

00001354 <LPLD_ADC_Chn_Enable>:
 *    0--配置错误
 *    1--配置成功
 *
 */
uint8 LPLD_ADC_Chn_Enable(ADC_MemMapPtr adcx, AdcChnEnum_Type chn)
{
    1354:	b480      	push	{r7}
    1356:	b085      	sub	sp, #20
    1358:	af00      	add	r7, sp, #0
    135a:	6078      	str	r0, [r7, #4]
    135c:	460b      	mov	r3, r1
    135e:	70fb      	strb	r3, [r7, #3]
  //判断复用引脚是a或b
  uint8 mux = (adcx->CFG2 & ADC_CFG2_MUXSEL_MASK)>>ADC_CFG2_MUXSEL_SHIFT;
    1360:	687b      	ldr	r3, [r7, #4]
    1362:	68db      	ldr	r3, [r3, #12]
    1364:	f003 0310 	and.w	r3, r3, #16
    1368:	ea4f 1313 	mov.w	r3, r3, lsr #4
    136c:	73fb      	strb	r3, [r7, #15]
    
  if(chn > AD30)
    136e:	78fb      	ldrb	r3, [r7, #3]
    1370:	2b1e      	cmp	r3, #30
    1372:	d902      	bls.n	137a <LPLD_ADC_Chn_Enable+0x26>
    return 0;
    1374:	f04f 0300 	mov.w	r3, #0
    1378:	e15d      	b.n	1636 <LPLD_ADC_Chn_Enable+0x2e2>
  
  //不同的通道对应不同的引脚，因此需要判断并配置
  if(adcx == ADC0)
    137a:	687a      	ldr	r2, [r7, #4]
    137c:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    1380:	f2c4 0303 	movt	r3, #16387	; 0x4003
    1384:	429a      	cmp	r2, r3
    1386:	f040 80ad 	bne.w	14e4 <LPLD_ADC_Chn_Enable+0x190>
  {
    switch(chn)
    138a:	78fb      	ldrb	r3, [r7, #3]
    138c:	2b1e      	cmp	r3, #30
    138e:	f200 80a6 	bhi.w	14de <LPLD_ADC_Chn_Enable+0x18a>
    1392:	a201      	add	r2, pc, #4	; (adr r2, 1398 <LPLD_ADC_Chn_Enable+0x44>)
    1394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    1398:	00001621 	andeq	r1, r0, r1, lsr #12
    139c:	00001621 	andeq	r1, r0, r1, lsr #12
    13a0:	00001621 	andeq	r1, r0, r1, lsr #12
    13a4:	00001621 	andeq	r1, r0, r1, lsr #12
    13a8:	00001415 	andeq	r1, r0, r5, lsl r4
    13ac:	0000142d 	andeq	r1, r0, sp, lsr #8
    13b0:	00001445 	andeq	r1, r0, r5, asr #8
    13b4:	00001445 	andeq	r1, r0, r5, asr #8
    13b8:	00001465 	andeq	r1, r0, r5, ror #8
    13bc:	00001465 	andeq	r1, r0, r5, ror #8
    13c0:	0000147d 	andeq	r1, r0, sp, ror r4
    13c4:	0000147d 	andeq	r1, r0, sp, ror r4
    13c8:	00001495 	muleq	r0, r5, r4
    13cc:	00001495 	muleq	r0, r5, r4
    13d0:	000014ad 	andeq	r1, r0, sp, lsr #9
    13d4:	000014ad 	andeq	r1, r0, sp, lsr #9
    13d8:	00001621 	andeq	r1, r0, r1, lsr #12
    13dc:	000014c5 	andeq	r1, r0, r5, asr #9
    13e0:	000014c5 	andeq	r1, r0, r5, asr #9
    13e4:	00001621 	andeq	r1, r0, r1, lsr #12
    13e8:	00001621 	andeq	r1, r0, r1, lsr #12
    13ec:	000014df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    13f0:	000014df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    13f4:	00001621 	andeq	r1, r0, r1, lsr #12
    13f8:	000014df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    13fc:	000014df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    1400:	00001621 	andeq	r1, r0, r1, lsr #12
    1404:	00001621 	andeq	r1, r0, r1, lsr #12
    1408:	000014df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    140c:	00001621 	andeq	r1, r0, r1, lsr #12
    1410:	00001621 	andeq	r1, r0, r1, lsr #12
      case DAD1:   //ADC0_DP1 -- PGA2_DP
      case DAD2:   //PGA0_DP
      case DAD3:   //ADC0_DP3 -- PGA1_DP
        break;
      case AD4:   //ADC0_SE4b -- PTC2     
        if(mux == 1)    //b
    1414:	7bfb      	ldrb	r3, [r7, #15]
    1416:	2b01      	cmp	r3, #1
    1418:	f040 8104 	bne.w	1624 <LPLD_ADC_Chn_Enable+0x2d0>
          PORTC->PCR[2] =  PORT_PCR_MUX(0);
    141c:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    1420:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1424:	f04f 0200 	mov.w	r2, #0
    1428:	609a      	str	r2, [r3, #8]
        break;
    142a:	e0fb      	b.n	1624 <LPLD_ADC_Chn_Enable+0x2d0>
      case AD5:   //ADC0_SE5b -- PTD1     
        if(mux == 1)    //b
    142c:	7bfb      	ldrb	r3, [r7, #15]
    142e:	2b01      	cmp	r3, #1
    1430:	f040 80fa 	bne.w	1628 <LPLD_ADC_Chn_Enable+0x2d4>
          PORTD->PCR[1] =  PORT_PCR_MUX(0);
    1434:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    1438:	f2c4 0304 	movt	r3, #16388	; 0x4004
    143c:	f04f 0200 	mov.w	r2, #0
    1440:	605a      	str	r2, [r3, #4]
        break;
    1442:	e0f1      	b.n	1628 <LPLD_ADC_Chn_Enable+0x2d4>
      case AD6:   //ADC0_SE6b -- PTD5
      case AD7:   //ADC0_SE7b -- PTD6     
        if(mux == 1)    //b
    1444:	7bfb      	ldrb	r3, [r7, #15]
    1446:	2b01      	cmp	r3, #1
    1448:	f040 80f0 	bne.w	162c <LPLD_ADC_Chn_Enable+0x2d8>
          PORTD->PCR[chn-1] =  PORT_PCR_MUX(0);
    144c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    1450:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1454:	78fa      	ldrb	r2, [r7, #3]
    1456:	f102 32ff 	add.w	r2, r2, #4294967295
    145a:	f04f 0100 	mov.w	r1, #0
    145e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        break;
    1462:	e0e3      	b.n	162c <LPLD_ADC_Chn_Enable+0x2d8>
      case AD8:  //ADC0_SE8 -- PTB0
      case AD9:  //ADC0_SE9 -- PTB1
        PORTB->PCR[chn-8] =  PORT_PCR_MUX(0);
    1464:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    1468:	f2c4 0304 	movt	r3, #16388	; 0x4004
    146c:	78fa      	ldrb	r2, [r7, #3]
    146e:	f1a2 0208 	sub.w	r2, r2, #8
    1472:	f04f 0100 	mov.w	r1, #0
    1476:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        break;
    147a:	e0da      	b.n	1632 <LPLD_ADC_Chn_Enable+0x2de>
      case AD10:  //ADC0_SE10 -- PTA7
      case AD11:  //ADC0_SE11 -- PTA8
        PORTA->PCR[chn-3] =  PORT_PCR_MUX(0);
    147c:	f44f 4310 	mov.w	r3, #36864	; 0x9000
    1480:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1484:	78fa      	ldrb	r2, [r7, #3]
    1486:	f1a2 0203 	sub.w	r2, r2, #3
    148a:	f04f 0100 	mov.w	r1, #0
    148e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        break;
    1492:	e0ce      	b.n	1632 <LPLD_ADC_Chn_Enable+0x2de>
      case AD12:  //ADC0_SE12 -- PTB2
      case AD13:  //ADC0_SE13 -- PTB3
        PORTB->PCR[chn-10] =  PORT_PCR_MUX(0);
    1494:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    1498:	f2c4 0304 	movt	r3, #16388	; 0x4004
    149c:	78fa      	ldrb	r2, [r7, #3]
    149e:	f1a2 020a 	sub.w	r2, r2, #10
    14a2:	f04f 0100 	mov.w	r1, #0
    14a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        break;
    14aa:	e0c2      	b.n	1632 <LPLD_ADC_Chn_Enable+0x2de>
      case AD14:  //ADC0_SE14 -- PTC0
      case AD15:  //ADC0_SE15 -- PTC1
        PORTC->PCR[chn-14] =  PORT_PCR_MUX(0);
    14ac:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    14b0:	f2c4 0304 	movt	r3, #16388	; 0x4004
    14b4:	78fa      	ldrb	r2, [r7, #3]
    14b6:	f1a2 020e 	sub.w	r2, r2, #14
    14ba:	f04f 0100 	mov.w	r1, #0
    14be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        break;
    14c2:	e0b6      	b.n	1632 <LPLD_ADC_Chn_Enable+0x2de>
      case AD16:   //ADC0_SE16
        break;
      case AD17:   //ADC0_SE17 -- PTE24
      case AD18:   //ADC0_SE18 -- PTE25
        PORTE->PCR[chn+7] =  PORT_PCR_MUX(0);
    14c4:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    14c8:	f2c4 0304 	movt	r3, #16388	; 0x4004
    14cc:	78fa      	ldrb	r2, [r7, #3]
    14ce:	f102 0207 	add.w	r2, r2, #7
    14d2:	f04f 0100 	mov.w	r1, #0
    14d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        break;
    14da:	bf00      	nop
    14dc:	e0a9      	b.n	1632 <LPLD_ADC_Chn_Enable+0x2de>
      case AD27:   //Bandgap (S.E)
      case AD29:   //VREFH (S.E)
      case AD30:   //VREFL
        break;
      default:
        return 0;  
    14de:	f04f 0300 	mov.w	r3, #0
    14e2:	e0a8      	b.n	1636 <LPLD_ADC_Chn_Enable+0x2e2>
    }
  }
  else if(adcx == ADC1)
    14e4:	687a      	ldr	r2, [r7, #4]
    14e6:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    14ea:	f2c4 030b 	movt	r3, #16395	; 0x400b
    14ee:	429a      	cmp	r2, r3
    14f0:	f040 8093 	bne.w	161a <LPLD_ADC_Chn_Enable+0x2c6>
  {
    switch(chn)
    14f4:	78fb      	ldrb	r3, [r7, #3]
    14f6:	2b1e      	cmp	r3, #30
    14f8:	f200 808c 	bhi.w	1614 <LPLD_ADC_Chn_Enable+0x2c0>
    14fc:	a201      	add	r2, pc, #4	; (adr r2, 1504 <LPLD_ADC_Chn_Enable+0x1b0>)
    14fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    1502:	bf00      	nop
    1504:	00001631 	andeq	r1, r0, r1, lsr r6
    1508:	00001631 	andeq	r1, r0, r1, lsr r6
    150c:	00001631 	andeq	r1, r0, r1, lsr r6
    1510:	00001631 	andeq	r1, r0, r1, lsr r6
    1514:	00001581 	andeq	r1, r0, r1, lsl #11
    1518:	00001581 	andeq	r1, r0, r1, lsl #11
    151c:	00001581 	andeq	r1, r0, r1, lsl #11
    1520:	00001581 	andeq	r1, r0, r1, lsl #11
    1524:	000015b7 			; <UNDEFINED> instruction: 0x000015b7
    1528:	000015b7 			; <UNDEFINED> instruction: 0x000015b7
    152c:	000015cf 	andeq	r1, r0, pc, asr #11
    1530:	000015cf 	andeq	r1, r0, pc, asr #11
    1534:	000015cf 	andeq	r1, r0, pc, asr #11
    1538:	000015cf 	andeq	r1, r0, pc, asr #11
    153c:	000015e7 	andeq	r1, r0, r7, ror #11
    1540:	000015e7 	andeq	r1, r0, r7, ror #11
    1544:	00001631 	andeq	r1, r0, r1, lsr r6
    1548:	000015ff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    154c:	00001631 	andeq	r1, r0, r1, lsr r6
    1550:	00001631 	andeq	r1, r0, r1, lsr r6
    1554:	00001631 	andeq	r1, r0, r1, lsr r6
    1558:	00001615 	andeq	r1, r0, r5, lsl r6
    155c:	00001615 	andeq	r1, r0, r5, lsl r6
    1560:	00001631 	andeq	r1, r0, r1, lsr r6
    1564:	00001615 	andeq	r1, r0, r5, lsl r6
    1568:	00001615 	andeq	r1, r0, r5, lsl r6
    156c:	00001631 	andeq	r1, r0, r1, lsr r6
    1570:	00001631 	andeq	r1, r0, r1, lsr r6
    1574:	00001615 	andeq	r1, r0, r5, lsl r6
    1578:	00001631 	andeq	r1, r0, r1, lsr r6
    157c:	00001631 	andeq	r1, r0, r1, lsr r6
        break;
      case AD4:   //ADC1_SE4a -- PTE0     //ADC1_SE4b -- PTC8
      case AD5:   //ADC1_SE5a -- PTE1     //ADC1_SE5b -- PTC9
      case AD6:   //ADC1_SE6a -- PTE2     //ADC1_SE6b -- PTC10
      case AD7:   //ADC1_SE7a -- PTE3     //ADC1_SE7b -- PTC11
        if(mux == 0)    //a
    1580:	7bfb      	ldrb	r3, [r7, #15]
    1582:	2b00      	cmp	r3, #0
    1584:	d10b      	bne.n	159e <LPLD_ADC_Chn_Enable+0x24a>
          PORTE->PCR[chn-4] =  PORT_PCR_MUX(0);
    1586:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    158a:	f2c4 0304 	movt	r3, #16388	; 0x4004
    158e:	78fa      	ldrb	r2, [r7, #3]
    1590:	f1a2 0204 	sub.w	r2, r2, #4
    1594:	f04f 0100 	mov.w	r1, #0
    1598:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        else            //b
          PORTC->PCR[chn+4] =  PORT_PCR_MUX(0);
        break;
    159c:	e049      	b.n	1632 <LPLD_ADC_Chn_Enable+0x2de>
      case AD6:   //ADC1_SE6a -- PTE2     //ADC1_SE6b -- PTC10
      case AD7:   //ADC1_SE7a -- PTE3     //ADC1_SE7b -- PTC11
        if(mux == 0)    //a
          PORTE->PCR[chn-4] =  PORT_PCR_MUX(0);
        else            //b
          PORTC->PCR[chn+4] =  PORT_PCR_MUX(0);
    159e:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    15a2:	f2c4 0304 	movt	r3, #16388	; 0x4004
    15a6:	78fa      	ldrb	r2, [r7, #3]
    15a8:	f102 0204 	add.w	r2, r2, #4
    15ac:	f04f 0100 	mov.w	r1, #0
    15b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        break;
    15b4:	e03d      	b.n	1632 <LPLD_ADC_Chn_Enable+0x2de>
      case AD8:  //ADC1_SE8 -- PTB0
      case AD9:  //ADC1_SE9 -- PTB1
        PORTB->PCR[chn-8] =  PORT_PCR_MUX(0);
    15b6:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    15ba:	f2c4 0304 	movt	r3, #16388	; 0x4004
    15be:	78fa      	ldrb	r2, [r7, #3]
    15c0:	f1a2 0208 	sub.w	r2, r2, #8
    15c4:	f04f 0100 	mov.w	r1, #0
    15c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        break;
    15cc:	e031      	b.n	1632 <LPLD_ADC_Chn_Enable+0x2de>
      case AD10:  //ADC1_SE10 -- PTB4
      case AD11:  //ADC1_SE11 -- PTB5
      case AD12:  //ADC1_SE12 -- PTB6
      case AD13:  //ADC1_SE13 -- PTB7
        PORTB->PCR[chn-6] =  PORT_PCR_MUX(0);
    15ce:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    15d2:	f2c4 0304 	movt	r3, #16388	; 0x4004
    15d6:	78fa      	ldrb	r2, [r7, #3]
    15d8:	f1a2 0206 	sub.w	r2, r2, #6
    15dc:	f04f 0100 	mov.w	r1, #0
    15e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        break;
    15e4:	e025      	b.n	1632 <LPLD_ADC_Chn_Enable+0x2de>
      case AD14:  //ADC1_SE14 -- PTB10
      case AD15:  //ADC1_SE15 -- PTB11
        PORTB->PCR[chn-4] =  PORT_PCR_MUX(0);
    15e6:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    15ea:	f2c4 0304 	movt	r3, #16388	; 0x4004
    15ee:	78fa      	ldrb	r2, [r7, #3]
    15f0:	f1a2 0204 	sub.w	r2, r2, #4
    15f4:	f04f 0100 	mov.w	r1, #0
    15f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        break;
    15fc:	e019      	b.n	1632 <LPLD_ADC_Chn_Enable+0x2de>
      case AD16:   //ADC1_SE16
        break;
      case AD17:  //ADC1_SE17 -- PTA17
        PORTA->PCR[chn] =  PORT_PCR_MUX(0);
    15fe:	f44f 4310 	mov.w	r3, #36864	; 0x9000
    1602:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1606:	78fa      	ldrb	r2, [r7, #3]
    1608:	f04f 0100 	mov.w	r1, #0
    160c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        break;
    1610:	bf00      	nop
    1612:	e00e      	b.n	1632 <LPLD_ADC_Chn_Enable+0x2de>
      case AD27:   //Bandgap (S.E)
      case AD29:   //VREFH (S.E)
      case AD30:   //VREFL
        break;
      default:
        return 0;  
    1614:	f04f 0300 	mov.w	r3, #0
    1618:	e00d      	b.n	1636 <LPLD_ADC_Chn_Enable+0x2e2>
    }
  }
  else
  {
    return 0;
    161a:	f04f 0300 	mov.w	r3, #0
    161e:	e00a      	b.n	1636 <LPLD_ADC_Chn_Enable+0x2e2>
    {
      case DAD0:   //ADC0_DP0 -- PGA0_DP
      case DAD1:   //ADC0_DP1 -- PGA2_DP
      case DAD2:   //PGA0_DP
      case DAD3:   //ADC0_DP3 -- PGA1_DP
        break;
    1620:	bf00      	nop
    1622:	e006      	b.n	1632 <LPLD_ADC_Chn_Enable+0x2de>
      case AD4:   //ADC0_SE4b -- PTC2     
        if(mux == 1)    //b
          PORTC->PCR[2] =  PORT_PCR_MUX(0);
        break;
    1624:	bf00      	nop
    1626:	e004      	b.n	1632 <LPLD_ADC_Chn_Enable+0x2de>
      case AD5:   //ADC0_SE5b -- PTD1     
        if(mux == 1)    //b
          PORTD->PCR[1] =  PORT_PCR_MUX(0);
        break;
    1628:	bf00      	nop
    162a:	e002      	b.n	1632 <LPLD_ADC_Chn_Enable+0x2de>
      case AD6:   //ADC0_SE6b -- PTD5
      case AD7:   //ADC0_SE7b -- PTD6     
        if(mux == 1)    //b
          PORTD->PCR[chn-1] =  PORT_PCR_MUX(0);
        break;
    162c:	bf00      	nop
    162e:	e000      	b.n	1632 <LPLD_ADC_Chn_Enable+0x2de>
    {
      case DAD0:   //ADC1_DP0 -- PGA1_DP
      case DAD1:   //ADC1_DP1 -- PGA3_DP
      case DAD2:   //PGA1_DP 
      case DAD3:   //ADC1_DP3 -- PGA0_DP
        break;
    1630:	bf00      	nop
  else
  {
    return 0;
  }
  
  return 1;
    1632:	f04f 0301 	mov.w	r3, #1
}
    1636:	4618      	mov	r0, r3
    1638:	f107 0714 	add.w	r7, r7, #20
    163c:	46bd      	mov	sp, r7
    163e:	bc80      	pop	{r7}
    1640:	4770      	bx	lr
    1642:	bf00      	nop

00001644 <LPLD_ADC_Cal>:
 * 输出:
 *    0--配置错误
 *    1--配置成功
 */
static uint8 LPLD_ADC_Cal(ADC_MemMapPtr adcx)
{
    1644:	b480      	push	{r7}
    1646:	b085      	sub	sp, #20
    1648:	af00      	add	r7, sp, #0
    164a:	6078      	str	r0, [r7, #4]
  //32次硬件平均、ADCK不超过4MHz
  //参考高=Vdda、正常功耗模式
  //可忽略的配置：
  //输入通道、转换模式连续功能、比较功能、精度、差分单端
  //设置ADCCFG1寄存器
  adcx->CFG1  &= (~ADC_CFG1_ADLPC_MASK);          // 正常功耗配置
    164c:	687b      	ldr	r3, [r7, #4]
    164e:	689b      	ldr	r3, [r3, #8]
    1650:	f023 0280 	bic.w	r2, r3, #128	; 0x80
    1654:	687b      	ldr	r3, [r7, #4]
    1656:	609a      	str	r2, [r3, #8]
  adcx->CFG1  |=  ADC_CFG1_ADIV(ADIV_8)          // ADC输入时钟分频为8
    1658:	687b      	ldr	r3, [r7, #4]
    165a:	689b      	ldr	r3, [r3, #8]
    165c:	f043 0271 	orr.w	r2, r3, #113	; 0x71
    1660:	687b      	ldr	r3, [r7, #4]
    1662:	609a      	str	r2, [r3, #8]
                  | ADC_CFG1_ADLSMP_MASK           // 设置长时间采样模式
                  | ADC_CFG1_ADICLK(ADICLK_BUS_2); // ADC输入时钟源为 BusClk/2

  adcx->CFG2  &= (~ADC_CFG2_ADACKEN_MASK);
    1664:	687b      	ldr	r3, [r7, #4]
    1666:	68db      	ldr	r3, [r3, #12]
    1668:	f023 0208 	bic.w	r2, r3, #8
    166c:	687b      	ldr	r3, [r7, #4]
    166e:	60da      	str	r2, [r3, #12]
  adcx->CFG1  |=  ADC_CFG2_ADHSC_MASK         // 高速转换
    1670:	687b      	ldr	r3, [r7, #4]
    1672:	689b      	ldr	r3, [r3, #8]
    1674:	f043 0204 	orr.w	r2, r3, #4
    1678:	687b      	ldr	r3, [r7, #4]
    167a:	609a      	str	r2, [r3, #8]
                 | ADC_CFG2_ADLSTS(LSAMTIME_20EX); // 长采样时间时钟周期选择 额外20个时钟周期，共24个ADCK周期
                                               // 总采样周期见K60技术文档 page:840
  //用于设定阈值
  adcx->CV1  = 0x1234u ; 
    167c:	687b      	ldr	r3, [r7, #4]
    167e:	f241 2234 	movw	r2, #4660	; 0x1234
    1682:	619a      	str	r2, [r3, #24]
  adcx->CV2  = 0x5678u ;
    1684:	687b      	ldr	r3, [r7, #4]
    1686:	f245 6278 	movw	r2, #22136	; 0x5678
    168a:	61da      	str	r2, [r3, #28]
  
  adcx->SC2 = 0 & (~ADC_SC2_ADTRG_MASK)        //使能软件触发作为校准
    168c:	687b      	ldr	r3, [r7, #4]
    168e:	f04f 0200 	mov.w	r2, #0
    1692:	621a      	str	r2, [r3, #32]
                | ADC_SC2_REFSEL(REFSEL_EXT);  //选择外部参考源VREFH和VREFL
    
  adcx->SC3 &= ( ~ADC_SC3_ADCO_MASK & ~ADC_SC3_AVGS_MASK );  //设置单次转换，清除平均标志
    1694:	687b      	ldr	r3, [r7, #4]
    1696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1698:	f023 020b 	bic.w	r2, r3, #11
    169c:	687b      	ldr	r3, [r7, #4]
    169e:	625a      	str	r2, [r3, #36]	; 0x24
  adcx->SC3 |= ( ADC_SC3_AVGE_MASK | ADC_SC3_AVGS(HW_32AVG) );//打开平均标志，设置到最大采样平准
    16a0:	687b      	ldr	r3, [r7, #4]
    16a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    16a4:	f043 0207 	orr.w	r2, r3, #7
    16a8:	687b      	ldr	r3, [r7, #4]
    16aa:	625a      	str	r2, [r3, #36]	; 0x24
  
  adcx->SC3 |= ADC_SC3_CAL_MASK ;                            //开始校准
    16ac:	687b      	ldr	r3, [r7, #4]
    16ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    16b0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
    16b4:	687b      	ldr	r3, [r7, #4]
    16b6:	625a      	str	r2, [r3, #36]	; 0x24
  
  while((adcx->SC1[0] & ADC_SC1_COCO_MASK)== 0x00 );         //等待校准完成
    16b8:	bf00      	nop
    16ba:	687b      	ldr	r3, [r7, #4]
    16bc:	681b      	ldr	r3, [r3, #0]
    16be:	f003 0380 	and.w	r3, r3, #128	; 0x80
    16c2:	2b00      	cmp	r3, #0
    16c4:	d0f9      	beq.n	16ba <LPLD_ADC_Cal+0x76>
  	
  if ((adcx->SC3& ADC_SC3_CALF_MASK) == ADC_SC3_CALF_MASK )
    16c6:	687b      	ldr	r3, [r7, #4]
    16c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    16ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
    16ce:	2b00      	cmp	r3, #0
    16d0:	d002      	beq.n	16d8 <LPLD_ADC_Cal+0x94>
  {  
   return 0;    //检查到校准错误，返回错误
    16d2:	f04f 0300 	mov.w	r3, #0
    16d6:	e069      	b.n	17ac <LPLD_ADC_Cal+0x168>
  }
  // Calculate plus-side calibration
  cal_var  = 0x00;
    16d8:	f04f 0300 	mov.w	r3, #0
    16dc:	81fb      	strh	r3, [r7, #14]
  cal_var  = adcx->CLP0;       
    16de:	687b      	ldr	r3, [r7, #4]
    16e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    16e2:	81fb      	strh	r3, [r7, #14]
  cal_var += adcx->CLP1;      
    16e4:	687b      	ldr	r3, [r7, #4]
    16e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    16e8:	b29a      	uxth	r2, r3
    16ea:	89fb      	ldrh	r3, [r7, #14]
    16ec:	18d3      	adds	r3, r2, r3
    16ee:	81fb      	strh	r3, [r7, #14]
  cal_var += adcx->CLP2;      
    16f0:	687b      	ldr	r3, [r7, #4]
    16f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    16f4:	b29a      	uxth	r2, r3
    16f6:	89fb      	ldrh	r3, [r7, #14]
    16f8:	18d3      	adds	r3, r2, r3
    16fa:	81fb      	strh	r3, [r7, #14]
  cal_var += adcx->CLP3;      
    16fc:	687b      	ldr	r3, [r7, #4]
    16fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    1700:	b29a      	uxth	r2, r3
    1702:	89fb      	ldrh	r3, [r7, #14]
    1704:	18d3      	adds	r3, r2, r3
    1706:	81fb      	strh	r3, [r7, #14]
  cal_var += adcx->CLP4;      
    1708:	687b      	ldr	r3, [r7, #4]
    170a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    170c:	b29a      	uxth	r2, r3
    170e:	89fb      	ldrh	r3, [r7, #14]
    1710:	18d3      	adds	r3, r2, r3
    1712:	81fb      	strh	r3, [r7, #14]
  cal_var += adcx->CLPS;      
    1714:	687b      	ldr	r3, [r7, #4]
    1716:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    1718:	b29a      	uxth	r2, r3
    171a:	89fb      	ldrh	r3, [r7, #14]
    171c:	18d3      	adds	r3, r2, r3
    171e:	81fb      	strh	r3, [r7, #14]
  cal_var  = cal_var/2;
    1720:	89fb      	ldrh	r3, [r7, #14]
    1722:	ea4f 0353 	mov.w	r3, r3, lsr #1
    1726:	81fb      	strh	r3, [r7, #14]
  cal_var |= 0x8000; // Set MSB
    1728:	89fb      	ldrh	r3, [r7, #14]
    172a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
    172e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
    1732:	81fb      	strh	r3, [r7, #14]
  
  adcx->PG = ADC_PG_PG(cal_var);
    1734:	89fa      	ldrh	r2, [r7, #14]
    1736:	687b      	ldr	r3, [r7, #4]
    1738:	62da      	str	r2, [r3, #44]	; 0x2c

  // Calculate minus-side calibration
  cal_var = 0x00;
    173a:	f04f 0300 	mov.w	r3, #0
    173e:	81fb      	strh	r3, [r7, #14]
  cal_var =  adcx->CLM0; 
    1740:	687b      	ldr	r3, [r7, #4]
    1742:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    1744:	81fb      	strh	r3, [r7, #14]
  cal_var += adcx->CLM1;
    1746:	687b      	ldr	r3, [r7, #4]
    1748:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    174a:	b29a      	uxth	r2, r3
    174c:	89fb      	ldrh	r3, [r7, #14]
    174e:	18d3      	adds	r3, r2, r3
    1750:	81fb      	strh	r3, [r7, #14]
  cal_var += adcx->CLM2;
    1752:	687b      	ldr	r3, [r7, #4]
    1754:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    1756:	b29a      	uxth	r2, r3
    1758:	89fb      	ldrh	r3, [r7, #14]
    175a:	18d3      	adds	r3, r2, r3
    175c:	81fb      	strh	r3, [r7, #14]
  cal_var += adcx->CLM3;
    175e:	687b      	ldr	r3, [r7, #4]
    1760:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    1762:	b29a      	uxth	r2, r3
    1764:	89fb      	ldrh	r3, [r7, #14]
    1766:	18d3      	adds	r3, r2, r3
    1768:	81fb      	strh	r3, [r7, #14]
  cal_var += adcx->CLM4;
    176a:	687b      	ldr	r3, [r7, #4]
    176c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    176e:	b29a      	uxth	r2, r3
    1770:	89fb      	ldrh	r3, [r7, #14]
    1772:	18d3      	adds	r3, r2, r3
    1774:	81fb      	strh	r3, [r7, #14]
  cal_var += adcx->CLMS;
    1776:	687b      	ldr	r3, [r7, #4]
    1778:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    177a:	b29a      	uxth	r2, r3
    177c:	89fb      	ldrh	r3, [r7, #14]
    177e:	18d3      	adds	r3, r2, r3
    1780:	81fb      	strh	r3, [r7, #14]
  cal_var = cal_var/2;
    1782:	89fb      	ldrh	r3, [r7, #14]
    1784:	ea4f 0353 	mov.w	r3, r3, lsr #1
    1788:	81fb      	strh	r3, [r7, #14]
  cal_var |= 0x8000; // Set MSB
    178a:	89fb      	ldrh	r3, [r7, #14]
    178c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
    1790:	ea6f 4353 	mvn.w	r3, r3, lsr #17
    1794:	81fb      	strh	r3, [r7, #14]

  adcx->MG   = ADC_MG_MG(cal_var); 
    1796:	89fa      	ldrh	r2, [r7, #14]
    1798:	687b      	ldr	r3, [r7, #4]
    179a:	631a      	str	r2, [r3, #48]	; 0x30
  adcx->SC3 &= ~ADC_SC3_CAL_MASK ; //清除校验标志
    179c:	687b      	ldr	r3, [r7, #4]
    179e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    17a0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
    17a4:	687b      	ldr	r3, [r7, #4]
    17a6:	625a      	str	r2, [r3, #36]	; 0x24
  
  return 1;
    17a8:	f04f 0301 	mov.w	r3, #1
}
    17ac:	4618      	mov	r0, r3
    17ae:	f107 0714 	add.w	r7, r7, #20
    17b2:	46bd      	mov	sp, r7
    17b4:	bc80      	pop	{r7}
    17b6:	4770      	bx	lr

000017b8 <ADC0_IRQHandler>:
 * 与启动文件startup_K60.s中的中断向量表关联
 * 用户无需修改，程序自动进入对应通道中断函数
 */

void ADC0_IRQHandler(void)
{
    17b8:	b580      	push	{r7, lr}
    17ba:	af00      	add	r7, sp, #0
    ADC_ISR[0]();
    17bc:	f240 0328 	movw	r3, #40	; 0x28
    17c0:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    17c4:	681b      	ldr	r3, [r3, #0]
    17c6:	4798      	blx	r3
}
    17c8:	bd80      	pop	{r7, pc}
    17ca:	bf00      	nop

000017cc <ADC1_IRQHandler>:

void ADC1_IRQHandler(void)
{
    17cc:	b580      	push	{r7, lr}
    17ce:	af00      	add	r7, sp, #0
    ADC_ISR[1]();
    17d0:	f240 0328 	movw	r3, #40	; 0x28
    17d4:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    17d8:	685b      	ldr	r3, [r3, #4]
    17da:	4798      	blx	r3
}
    17dc:	bd80      	pop	{r7, pc}
    17de:	bf00      	nop

000017e0 <MOS_GPIO_Init>:
 * \param gpio_init_structure
 * \return 0--配置失败
 *         1--配置成功
 */
int8 MOS_GPIO_Init(GPIO_InitTypeDef gpio_init_structure)
{
    17e0:	b084      	sub	sp, #16
    17e2:	b480      	push	{r7}
    17e4:	b087      	sub	sp, #28
    17e6:	af00      	add	r7, sp, #0
    17e8:	f107 0c20 	add.w	ip, r7, #32
    17ec:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    uint8 i;

    PORT_MemMapPtr portx;
    uint32 pcr = PORT_PCR_MUX(1)
                |gpio_init_structure.GPIO_PinControl;
    17f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
int8 MOS_GPIO_Init(GPIO_InitTypeDef gpio_init_structure)
{
    uint8 i;

    PORT_MemMapPtr portx;
    uint32 pcr = PORT_PCR_MUX(1)
    17f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    17f6:	60fb      	str	r3, [r7, #12]
                |gpio_init_structure.GPIO_PinControl;
    GPIO_MemMapPtr ptx = gpio_init_structure.GPIO_PTx;
    17f8:	6a3b      	ldr	r3, [r7, #32]
    17fa:	60bb      	str	r3, [r7, #8]
    uint32 pins = gpio_init_structure.GPIO_Pins;
    17fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    17fe:	607b      	str	r3, [r7, #4]
    uint8 dir = gpio_init_structure.GPIO_Dir;
    1800:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
    1804:	70fb      	strb	r3, [r7, #3]
    uint8 output = gpio_init_structure.GPIO_Output;
    1806:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
    180a:	70bb      	strb	r3, [r7, #2]
    //GPIO_ISR_CALLBACK isr_func = gpio_init_structure.GPIO_Isr;
    

    if  (ptx == PTA)
    180c:	68ba      	ldr	r2, [r7, #8]
    180e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
    1812:	f2c4 030f 	movt	r3, #16399	; 0x400f
    1816:	429a      	cmp	r2, r3
    1818:	d105      	bne.n	1826 <MOS_GPIO_Init+0x46>
        portx = PORTA_BASE_PTR;
    181a:	f44f 4310 	mov.w	r3, #36864	; 0x9000
    181e:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1822:	613b      	str	r3, [r7, #16]
    1824:	e043      	b.n	18ae <MOS_GPIO_Init+0xce>
    else if (ptx == PTB)
    1826:	68ba      	ldr	r2, [r7, #8]
    1828:	f24f 0340 	movw	r3, #61504	; 0xf040
    182c:	f2c4 030f 	movt	r3, #16399	; 0x400f
    1830:	429a      	cmp	r2, r3
    1832:	d105      	bne.n	1840 <MOS_GPIO_Init+0x60>
        portx = PORTB_BASE_PTR;
    1834:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    1838:	f2c4 0304 	movt	r3, #16388	; 0x4004
    183c:	613b      	str	r3, [r7, #16]
    183e:	e036      	b.n	18ae <MOS_GPIO_Init+0xce>
    else if (ptx == PTC)
    1840:	68ba      	ldr	r2, [r7, #8]
    1842:	f24f 0380 	movw	r3, #61568	; 0xf080
    1846:	f2c4 030f 	movt	r3, #16399	; 0x400f
    184a:	429a      	cmp	r2, r3
    184c:	d105      	bne.n	185a <MOS_GPIO_Init+0x7a>
        portx = PORTC_BASE_PTR;
    184e:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    1852:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1856:	613b      	str	r3, [r7, #16]
    1858:	e029      	b.n	18ae <MOS_GPIO_Init+0xce>
    else if (ptx == PTD)
    185a:	68ba      	ldr	r2, [r7, #8]
    185c:	f24f 03c0 	movw	r3, #61632	; 0xf0c0
    1860:	f2c4 030f 	movt	r3, #16399	; 0x400f
    1864:	429a      	cmp	r2, r3
    1866:	d105      	bne.n	1874 <MOS_GPIO_Init+0x94>
        portx = PORTD_BASE_PTR;
    1868:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    186c:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1870:	613b      	str	r3, [r7, #16]
    1872:	e01c      	b.n	18ae <MOS_GPIO_Init+0xce>
    else if (ptx == PTE)
    1874:	68ba      	ldr	r2, [r7, #8]
    1876:	f44f 4371 	mov.w	r3, #61696	; 0xf100
    187a:	f2c4 030f 	movt	r3, #16399	; 0x400f
    187e:	429a      	cmp	r2, r3
    1880:	d105      	bne.n	188e <MOS_GPIO_Init+0xae>
        portx = PORTE_BASE_PTR;
    1882:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    1886:	f2c4 0304 	movt	r3, #16388	; 0x4004
    188a:	613b      	str	r3, [r7, #16]
    188c:	e00f      	b.n	18ae <MOS_GPIO_Init+0xce>
    else if (ptx == PTF)
    188e:	68ba      	ldr	r2, [r7, #8]
    1890:	f24f 1340 	movw	r3, #61760	; 0xf140
    1894:	f2c4 030f 	movt	r3, #16399	; 0x400f
    1898:	429a      	cmp	r2, r3
    189a:	d105      	bne.n	18a8 <MOS_GPIO_Init+0xc8>
        portx = PORTF_BASE_PTR;
    189c:	f44f 4360 	mov.w	r3, #57344	; 0xe000
    18a0:	f2c4 0304 	movt	r3, #16388	; 0x4004
    18a4:	613b      	str	r3, [r7, #16]
    18a6:	e002      	b.n	18ae <MOS_GPIO_Init+0xce>
    else
        return 0;
    18a8:	f04f 0300 	mov.w	r3, #0
    18ac:	e032      	b.n	1914 <MOS_GPIO_Init+0x134>
    
    if (dir == DIR_OUTPUT)
    18ae:	78fb      	ldrb	r3, [r7, #3]
    18b0:	2b01      	cmp	r3, #1
    18b2:	d10d      	bne.n	18d0 <MOS_GPIO_Init+0xf0>
    {
        ptx->PDDR = pins;
    18b4:	68bb      	ldr	r3, [r7, #8]
    18b6:	687a      	ldr	r2, [r7, #4]
    18b8:	615a      	str	r2, [r3, #20]
        if (output == OUTPUT_H)
    18ba:	78bb      	ldrb	r3, [r7, #2]
    18bc:	2b01      	cmp	r3, #1
    18be:	d103      	bne.n	18c8 <MOS_GPIO_Init+0xe8>
            ptx->PSOR = pins;
    18c0:	68bb      	ldr	r3, [r7, #8]
    18c2:	687a      	ldr	r2, [r7, #4]
    18c4:	605a      	str	r2, [r3, #4]
    18c6:	e00b      	b.n	18e0 <MOS_GPIO_Init+0x100>
        else
            ptx->PCOR = pins;
    18c8:	68bb      	ldr	r3, [r7, #8]
    18ca:	687a      	ldr	r2, [r7, #4]
    18cc:	609a      	str	r2, [r3, #8]
    18ce:	e007      	b.n	18e0 <MOS_GPIO_Init+0x100>
    }
    else
    {
        ptx->PDDR &= ~(pins);
    18d0:	68bb      	ldr	r3, [r7, #8]
    18d2:	695a      	ldr	r2, [r3, #20]
    18d4:	687b      	ldr	r3, [r7, #4]
    18d6:	ea6f 0303 	mvn.w	r3, r3
    18da:	401a      	ands	r2, r3
    18dc:	68bb      	ldr	r3, [r7, #8]
    18de:	615a      	str	r2, [r3, #20]
    }
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
    18e0:	f04f 0300 	mov.w	r3, #0
    18e4:	75fb      	strb	r3, [r7, #23]
    18e6:	e010      	b.n	190a <MOS_GPIO_Init+0x12a>
    {
        if (pins&(1ul<<i))
    18e8:	7dfb      	ldrb	r3, [r7, #23]
    18ea:	687a      	ldr	r2, [r7, #4]
    18ec:	fa22 f303 	lsr.w	r3, r2, r3
    18f0:	f003 0301 	and.w	r3, r3, #1
    18f4:	2b00      	cmp	r3, #0
    18f6:	d004      	beq.n	1902 <MOS_GPIO_Init+0x122>
            portx->PCR[i] = pcr;
    18f8:	7dfa      	ldrb	r2, [r7, #23]
    18fa:	693b      	ldr	r3, [r7, #16]
    18fc:	68f9      	ldr	r1, [r7, #12]
    18fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    else
    {
        ptx->PDDR &= ~(pins);
    }
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
    1902:	7dfb      	ldrb	r3, [r7, #23]
    1904:	f103 0301 	add.w	r3, r3, #1
    1908:	75fb      	strb	r3, [r7, #23]
    190a:	7dfb      	ldrb	r3, [r7, #23]
    190c:	2b1f      	cmp	r3, #31
    190e:	d9eb      	bls.n	18e8 <MOS_GPIO_Init+0x108>
    {
        if (pins&(1ul<<i))
            portx->PCR[i] = pcr;
    }

    return 1;
    1910:	f04f 0301 	mov.w	r3, #1
    1914:	b25b      	sxtb	r3, r3

}
    1916:	4618      	mov	r0, r3
    1918:	f107 071c 	add.w	r7, r7, #28
    191c:	46bd      	mov	sp, r7
    191e:	bc80      	pop	{r7}
    1920:	b004      	add	sp, #16
    1922:	4770      	bx	lr

00001924 <MOS_GPIO_EnableIrq>:
 *    0--配置错误
 *    1--配置成功
 *
 */
uint8 MOS_GPIO_EnableIrq(GPIO_InitTypeDef gpio_init_structure)
{
    1924:	b084      	sub	sp, #16
    1926:	b580      	push	{r7, lr}
    1928:	b082      	sub	sp, #8
    192a:	af00      	add	r7, sp, #0
    192c:	f107 0c10 	add.w	ip, r7, #16
    1930:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    GPIO_MemMapPtr ptx = gpio_init_structure.GPIO_PTx;
    1934:	693b      	ldr	r3, [r7, #16]
    1936:	607b      	str	r3, [r7, #4]
    GPIO_ISR_CALLBACK isr_func = gpio_init_structure.GPIO_Isr;
    1938:	6a3b      	ldr	r3, [r7, #32]
    193a:	603b      	str	r3, [r7, #0]
    
    if (isr_func == NULL)
    193c:	683b      	ldr	r3, [r7, #0]
    193e:	2b00      	cmp	r3, #0
    1940:	d102      	bne.n	1948 <MOS_GPIO_EnableIrq+0x24>
        return 0;
    1942:	f04f 0300 	mov.w	r3, #0
    1946:	e05e      	b.n	1a06 <MOS_GPIO_EnableIrq+0xe2>
    if (ptx == PTA)
    1948:	687a      	ldr	r2, [r7, #4]
    194a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
    194e:	f2c4 030f 	movt	r3, #16399	; 0x400f
    1952:	429a      	cmp	r2, r3
    1954:	d10a      	bne.n	196c <MOS_GPIO_EnableIrq+0x48>
    {
        enable_irq(87);
    1956:	f04f 0057 	mov.w	r0, #87	; 0x57
    195a:	f7ff f977 	bl	c4c <enable_irq>
        GPIO_ISR[0] = isr_func;
    195e:	f240 0330 	movw	r3, #48	; 0x30
    1962:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    1966:	683a      	ldr	r2, [r7, #0]
    1968:	601a      	str	r2, [r3, #0]
    196a:	e04a      	b.n	1a02 <MOS_GPIO_EnableIrq+0xde>
    }
    else if (ptx == PTB)
    196c:	687a      	ldr	r2, [r7, #4]
    196e:	f24f 0340 	movw	r3, #61504	; 0xf040
    1972:	f2c4 030f 	movt	r3, #16399	; 0x400f
    1976:	429a      	cmp	r2, r3
    1978:	d10a      	bne.n	1990 <MOS_GPIO_EnableIrq+0x6c>
    {
        enable_irq(88);
    197a:	f04f 0058 	mov.w	r0, #88	; 0x58
    197e:	f7ff f965 	bl	c4c <enable_irq>
        GPIO_ISR[1] = isr_func;
    1982:	f240 0330 	movw	r3, #48	; 0x30
    1986:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    198a:	683a      	ldr	r2, [r7, #0]
    198c:	605a      	str	r2, [r3, #4]
    198e:	e038      	b.n	1a02 <MOS_GPIO_EnableIrq+0xde>
    }
    else if (ptx == PTC)
    1990:	687a      	ldr	r2, [r7, #4]
    1992:	f24f 0380 	movw	r3, #61568	; 0xf080
    1996:	f2c4 030f 	movt	r3, #16399	; 0x400f
    199a:	429a      	cmp	r2, r3
    199c:	d10a      	bne.n	19b4 <MOS_GPIO_EnableIrq+0x90>
    {
        enable_irq(89);
    199e:	f04f 0059 	mov.w	r0, #89	; 0x59
    19a2:	f7ff f953 	bl	c4c <enable_irq>
        GPIO_ISR[2] = isr_func;
    19a6:	f240 0330 	movw	r3, #48	; 0x30
    19aa:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    19ae:	683a      	ldr	r2, [r7, #0]
    19b0:	609a      	str	r2, [r3, #8]
    19b2:	e026      	b.n	1a02 <MOS_GPIO_EnableIrq+0xde>
    }
    else if (ptx == PTD)
    19b4:	687a      	ldr	r2, [r7, #4]
    19b6:	f24f 03c0 	movw	r3, #61632	; 0xf0c0
    19ba:	f2c4 030f 	movt	r3, #16399	; 0x400f
    19be:	429a      	cmp	r2, r3
    19c0:	d10a      	bne.n	19d8 <MOS_GPIO_EnableIrq+0xb4>
    {
        enable_irq(90);
    19c2:	f04f 005a 	mov.w	r0, #90	; 0x5a
    19c6:	f7ff f941 	bl	c4c <enable_irq>
        GPIO_ISR[3] = isr_func;
    19ca:	f240 0330 	movw	r3, #48	; 0x30
    19ce:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    19d2:	683a      	ldr	r2, [r7, #0]
    19d4:	60da      	str	r2, [r3, #12]
    19d6:	e014      	b.n	1a02 <MOS_GPIO_EnableIrq+0xde>
    }
    else if (ptx == PTE)
    19d8:	687a      	ldr	r2, [r7, #4]
    19da:	f44f 4371 	mov.w	r3, #61696	; 0xf100
    19de:	f2c4 030f 	movt	r3, #16399	; 0x400f
    19e2:	429a      	cmp	r2, r3
    19e4:	d10a      	bne.n	19fc <MOS_GPIO_EnableIrq+0xd8>
    {
        enable_irq(91);
    19e6:	f04f 005b 	mov.w	r0, #91	; 0x5b
    19ea:	f7ff f92f 	bl	c4c <enable_irq>
        GPIO_ISR[4] = isr_func;
    19ee:	f240 0330 	movw	r3, #48	; 0x30
    19f2:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    19f6:	683a      	ldr	r2, [r7, #0]
    19f8:	611a      	str	r2, [r3, #16]
    19fa:	e002      	b.n	1a02 <MOS_GPIO_EnableIrq+0xde>
    }
    else
        return 0;
    19fc:	f04f 0300 	mov.w	r3, #0
    1a00:	e001      	b.n	1a06 <MOS_GPIO_EnableIrq+0xe2>
    return 1;
    1a02:	f04f 0301 	mov.w	r3, #1
}
    1a06:	4618      	mov	r0, r3
    1a08:	f107 0708 	add.w	r7, r7, #8
    1a0c:	46bd      	mov	sp, r7
    1a0e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    1a12:	b004      	add	sp, #16
    1a14:	4770      	bx	lr
    1a16:	bf00      	nop

00001a18 <MOS_GPIO_DisableIrq>:
 *    0--配置错误
 *    1--配置成功
 *
 */
uint8 MOS_GPIO_DisableIrq(GPIO_InitTypeDef gpio_init_structure)
{
    1a18:	b084      	sub	sp, #16
    1a1a:	b480      	push	{r7}
    1a1c:	b085      	sub	sp, #20
    1a1e:	af00      	add	r7, sp, #0
    1a20:	f107 0c18 	add.w	ip, r7, #24
    1a24:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    uint8 i;
    GPIO_MemMapPtr ptx = gpio_init_structure.GPIO_PTx;
    1a28:	69bb      	ldr	r3, [r7, #24]
    1a2a:	607b      	str	r3, [r7, #4]
    PORT_MemMapPtr portx;
    uint32 pins = gpio_init_structure.GPIO_Pins;
    1a2c:	69fb      	ldr	r3, [r7, #28]
    1a2e:	603b      	str	r3, [r7, #0]
 
    if  (ptx == PTA)
    1a30:	687a      	ldr	r2, [r7, #4]
    1a32:	f44f 4370 	mov.w	r3, #61440	; 0xf000
    1a36:	f2c4 030f 	movt	r3, #16399	; 0x400f
    1a3a:	429a      	cmp	r2, r3
    1a3c:	d105      	bne.n	1a4a <MOS_GPIO_DisableIrq+0x32>
        portx = PORTA_BASE_PTR;
    1a3e:	f44f 4310 	mov.w	r3, #36864	; 0x9000
    1a42:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1a46:	60bb      	str	r3, [r7, #8]
    1a48:	e043      	b.n	1ad2 <MOS_GPIO_DisableIrq+0xba>
    else if (ptx == PTB)
    1a4a:	687a      	ldr	r2, [r7, #4]
    1a4c:	f24f 0340 	movw	r3, #61504	; 0xf040
    1a50:	f2c4 030f 	movt	r3, #16399	; 0x400f
    1a54:	429a      	cmp	r2, r3
    1a56:	d105      	bne.n	1a64 <MOS_GPIO_DisableIrq+0x4c>
        portx = PORTB_BASE_PTR;
    1a58:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    1a5c:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1a60:	60bb      	str	r3, [r7, #8]
    1a62:	e036      	b.n	1ad2 <MOS_GPIO_DisableIrq+0xba>
    else if (ptx == PTC)
    1a64:	687a      	ldr	r2, [r7, #4]
    1a66:	f24f 0380 	movw	r3, #61568	; 0xf080
    1a6a:	f2c4 030f 	movt	r3, #16399	; 0x400f
    1a6e:	429a      	cmp	r2, r3
    1a70:	d105      	bne.n	1a7e <MOS_GPIO_DisableIrq+0x66>
        portx = PORTC_BASE_PTR;
    1a72:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    1a76:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1a7a:	60bb      	str	r3, [r7, #8]
    1a7c:	e029      	b.n	1ad2 <MOS_GPIO_DisableIrq+0xba>
    else if (ptx == PTD)
    1a7e:	687a      	ldr	r2, [r7, #4]
    1a80:	f24f 03c0 	movw	r3, #61632	; 0xf0c0
    1a84:	f2c4 030f 	movt	r3, #16399	; 0x400f
    1a88:	429a      	cmp	r2, r3
    1a8a:	d105      	bne.n	1a98 <MOS_GPIO_DisableIrq+0x80>
        portx = PORTD_BASE_PTR;
    1a8c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    1a90:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1a94:	60bb      	str	r3, [r7, #8]
    1a96:	e01c      	b.n	1ad2 <MOS_GPIO_DisableIrq+0xba>
    else if (ptx == PTE)
    1a98:	687a      	ldr	r2, [r7, #4]
    1a9a:	f44f 4371 	mov.w	r3, #61696	; 0xf100
    1a9e:	f2c4 030f 	movt	r3, #16399	; 0x400f
    1aa2:	429a      	cmp	r2, r3
    1aa4:	d105      	bne.n	1ab2 <MOS_GPIO_DisableIrq+0x9a>
        portx = PORTE_BASE_PTR;
    1aa6:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    1aaa:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1aae:	60bb      	str	r3, [r7, #8]
    1ab0:	e00f      	b.n	1ad2 <MOS_GPIO_DisableIrq+0xba>
    else if (ptx == PTF)
    1ab2:	687a      	ldr	r2, [r7, #4]
    1ab4:	f24f 1340 	movw	r3, #61760	; 0xf140
    1ab8:	f2c4 030f 	movt	r3, #16399	; 0x400f
    1abc:	429a      	cmp	r2, r3
    1abe:	d105      	bne.n	1acc <MOS_GPIO_DisableIrq+0xb4>
        portx = PORTF_BASE_PTR;
    1ac0:	f44f 4360 	mov.w	r3, #57344	; 0xe000
    1ac4:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1ac8:	60bb      	str	r3, [r7, #8]
    1aca:	e002      	b.n	1ad2 <MOS_GPIO_DisableIrq+0xba>
    else
        return 0;
    1acc:	f04f 0300 	mov.w	r3, #0
    1ad0:	e01e      	b.n	1b10 <MOS_GPIO_DisableIrq+0xf8>
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
    1ad2:	f04f 0300 	mov.w	r3, #0
    1ad6:	73fb      	strb	r3, [r7, #15]
    1ad8:	e015      	b.n	1b06 <MOS_GPIO_DisableIrq+0xee>
    {
        if (pins&(1ul<<i))
    1ada:	7bfb      	ldrb	r3, [r7, #15]
    1adc:	683a      	ldr	r2, [r7, #0]
    1ade:	fa22 f303 	lsr.w	r3, r2, r3
    1ae2:	f003 0301 	and.w	r3, r3, #1
    1ae6:	2b00      	cmp	r3, #0
    1ae8:	d009      	beq.n	1afe <MOS_GPIO_DisableIrq+0xe6>
            portx->PCR[i] &= ~(PORT_PCR_IRQC_MASK);
    1aea:	7bfa      	ldrb	r2, [r7, #15]
    1aec:	7bf9      	ldrb	r1, [r7, #15]
    1aee:	68bb      	ldr	r3, [r7, #8]
    1af0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    1af4:	f423 2170 	bic.w	r1, r3, #983040	; 0xf0000
    1af8:	68bb      	ldr	r3, [r7, #8]
    1afa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    else if (ptx == PTF)
        portx = PORTF_BASE_PTR;
    else
        return 0;
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
    1afe:	7bfb      	ldrb	r3, [r7, #15]
    1b00:	f103 0301 	add.w	r3, r3, #1
    1b04:	73fb      	strb	r3, [r7, #15]
    1b06:	7bfb      	ldrb	r3, [r7, #15]
    1b08:	2b1f      	cmp	r3, #31
    1b0a:	d9e6      	bls.n	1ada <MOS_GPIO_DisableIrq+0xc2>
    {
        if (pins&(1ul<<i))
            portx->PCR[i] &= ~(PORT_PCR_IRQC_MASK);
    }
    return 1;
    1b0c:	f04f 0301 	mov.w	r3, #1
}
    1b10:	4618      	mov	r0, r3
    1b12:	f107 0714 	add.w	r7, r7, #20
    1b16:	46bd      	mov	sp, r7
    1b18:	bc80      	pop	{r7}
    1b1a:	b004      	add	sp, #16
    1b1c:	4770      	bx	lr
    1b1e:	bf00      	nop

00001b20 <MOS_GPIO_Output>:
 * /param ptx   --
 *        data32 --
 * /return 无
 */
void MOS_GPIO_Output(GPIO_MemMapPtr ptx, uint32 data32)
{
    1b20:	b480      	push	{r7}
    1b22:	b083      	sub	sp, #12
    1b24:	af00      	add	r7, sp, #0
    1b26:	6078      	str	r0, [r7, #4]
    1b28:	6039      	str	r1, [r7, #0]
    ptx->PDOR = data32;
    1b2a:	687b      	ldr	r3, [r7, #4]
    1b2c:	683a      	ldr	r2, [r7, #0]
    1b2e:	601a      	str	r2, [r3, #0]
}
    1b30:	f107 070c 	add.w	r7, r7, #12
    1b34:	46bd      	mov	sp, r7
    1b36:	bc80      	pop	{r7}
    1b38:	4770      	bx	lr
    1b3a:	bf00      	nop

00001b3c <MOS_GPIO_Toggle>:
 * /param ptx --
 *        data32 --
 * /return 无
 */
void MOS_GPIO_Toggle(GPIO_MemMapPtr ptx, uint32 data32)
{
    1b3c:	b480      	push	{r7}
    1b3e:	b083      	sub	sp, #12
    1b40:	af00      	add	r7, sp, #0
    1b42:	6078      	str	r0, [r7, #4]
    1b44:	6039      	str	r1, [r7, #0]
    ptx->PTOR = data32;
    1b46:	687b      	ldr	r3, [r7, #4]
    1b48:	683a      	ldr	r2, [r7, #0]
    1b4a:	60da      	str	r2, [r3, #12]
}
    1b4c:	f107 070c 	add.w	r7, r7, #12
    1b50:	46bd      	mov	sp, r7
    1b52:	bc80      	pop	{r7}
    1b54:	4770      	bx	lr
    1b56:	bf00      	nop

00001b58 <MOS_GPIO_Input>:
 * /brief 读取GPIO端口0~31的数据
 * /param ptx --
 * /return 取得的32为数据
 */
uint32 MOS_GPIO_Input(GPIO_MemMapPtr ptx)
{
    1b58:	b480      	push	{r7}
    1b5a:	b085      	sub	sp, #20
    1b5c:	af00      	add	r7, sp, #0
    1b5e:	6078      	str	r0, [r7, #4]
    uint32 tmp;
    tmp = ptx->PDIR;
    1b60:	687b      	ldr	r3, [r7, #4]
    1b62:	691b      	ldr	r3, [r3, #16]
    1b64:	60fb      	str	r3, [r7, #12]
    return (tmp);
    1b66:	68fb      	ldr	r3, [r7, #12]
}
    1b68:	4618      	mov	r0, r3
    1b6a:	f107 0714 	add.w	r7, r7, #20
    1b6e:	46bd      	mov	sp, r7
    1b70:	bc80      	pop	{r7}
    1b72:	4770      	bx	lr

00001b74 <PORTA_IRQHandler>:

/*
 * PORTA-PORTE中断处理函数
 */
void PORTA_IRQHandler (void)
{
    1b74:	b580      	push	{r7, lr}
    1b76:	af00      	add	r7, sp, #0
    GPIO_ISR[0]();
    1b78:	f240 0330 	movw	r3, #48	; 0x30
    1b7c:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    1b80:	681b      	ldr	r3, [r3, #0]
    1b82:	4798      	blx	r3
    PORTA_ISFR = 0xFFFFFFFF;
    1b84:	f44f 4310 	mov.w	r3, #36864	; 0x9000
    1b88:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1b8c:	f04f 32ff 	mov.w	r2, #4294967295
    1b90:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
    1b94:	bd80      	pop	{r7, pc}
    1b96:	bf00      	nop

00001b98 <PORTB_IRQHandler>:
void PORTB_IRQHandler (void)
{
    1b98:	b580      	push	{r7, lr}
    1b9a:	af00      	add	r7, sp, #0
    GPIO_ISR[1]();
    1b9c:	f240 0330 	movw	r3, #48	; 0x30
    1ba0:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    1ba4:	685b      	ldr	r3, [r3, #4]
    1ba6:	4798      	blx	r3
    PORTB_ISFR = 0xFFFFFFFF;
    1ba8:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    1bac:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1bb0:	f04f 32ff 	mov.w	r2, #4294967295
    1bb4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
    1bb8:	bd80      	pop	{r7, pc}
    1bba:	bf00      	nop

00001bbc <PORTC_IRQHandler>:
void PORTC_IRQHandler (void)
{
    1bbc:	b580      	push	{r7, lr}
    1bbe:	af00      	add	r7, sp, #0
    GPIO_ISR[2]();
    1bc0:	f240 0330 	movw	r3, #48	; 0x30
    1bc4:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    1bc8:	689b      	ldr	r3, [r3, #8]
    1bca:	4798      	blx	r3
    PORTC_ISFR = 0xFFFFFFFF;
    1bcc:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    1bd0:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1bd4:	f04f 32ff 	mov.w	r2, #4294967295
    1bd8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
    1bdc:	bd80      	pop	{r7, pc}
    1bde:	bf00      	nop

00001be0 <PORTD_IRQHandler>:

void PORTD_IRQHandler (void)
{
    1be0:	b580      	push	{r7, lr}
    1be2:	af00      	add	r7, sp, #0
    GPIO_ISR[3]();
    1be4:	f240 0330 	movw	r3, #48	; 0x30
    1be8:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    1bec:	68db      	ldr	r3, [r3, #12]
    1bee:	4798      	blx	r3
    PORTD_ISFR = 0xFFFFFFFF;
    1bf0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    1bf4:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1bf8:	f04f 32ff 	mov.w	r2, #4294967295
    1bfc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
    1c00:	bd80      	pop	{r7, pc}
    1c02:	bf00      	nop

00001c04 <PORTE_IRQHandler>:

void PORTE_IRQHandler (void)
{
    1c04:	b580      	push	{r7, lr}
    1c06:	af00      	add	r7, sp, #0
    GPIO_ISR[4]();
    1c08:	f240 0330 	movw	r3, #48	; 0x30
    1c0c:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    1c10:	691b      	ldr	r3, [r3, #16]
    1c12:	4798      	blx	r3
    PORTE_ISFR = 0xFFFFFFFF;
    1c14:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    1c18:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1c1c:	f04f 32ff 	mov.w	r2, #4294967295
    1c20:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
    1c24:	bd80      	pop	{r7, pc}
    1c26:	bf00      	nop

00001c28 <LPLD_PLL_Setup>:
 *
 * 输出:
 *    内核频率，单位MHz
 */
uint8 LPLD_PLL_Setup(PllOptionEnum_Type core_clk_mhz)
{
    1c28:	b580      	push	{r7, lr}
    1c2a:	b084      	sub	sp, #16
    1c2c:	af00      	add	r7, sp, #0
    1c2e:	4603      	mov	r3, r0
    1c30:	71fb      	strb	r3, [r7, #7]
  PLL参考时钟范围: 2MHz~4MHz
  PLL参考时钟 = 外部参考时钟(CPU_XTAL_CLK_HZ)/prdiv
  CoreClk = PLL参考时钟 x PLL倍频系数 /OUTDIV1
 *************************************************
 */
  core_clk_mhz = (PllOptionEnum_Type)(core_clk_mhz>200u?200u:core_clk_mhz);
    1c32:	79fb      	ldrb	r3, [r7, #7]
    1c34:	2bc8      	cmp	r3, #200	; 0xc8
    1c36:	bf28      	it	cs
    1c38:	23c8      	movcs	r3, #200	; 0xc8
    1c3a:	71fb      	strb	r3, [r7, #7]
   switch(core_clk_mhz)
    1c3c:	79fb      	ldrb	r3, [r7, #7]
    1c3e:	2b78      	cmp	r3, #120	; 0x78
    1c40:	d01b      	beq.n	1c7a <LPLD_PLL_Setup+0x52>
    1c42:	2b78      	cmp	r3, #120	; 0x78
    1c44:	dc04      	bgt.n	1c50 <LPLD_PLL_Setup+0x28>
    1c46:	2b32      	cmp	r3, #50	; 0x32
    1c48:	d009      	beq.n	1c5e <LPLD_PLL_Setup+0x36>
    1c4a:	2b64      	cmp	r3, #100	; 0x64
    1c4c:	d00e      	beq.n	1c6c <LPLD_PLL_Setup+0x44>
    1c4e:	e030      	b.n	1cb2 <LPLD_PLL_Setup+0x8a>
    1c50:	2bb4      	cmp	r3, #180	; 0xb4
    1c52:	d020      	beq.n	1c96 <LPLD_PLL_Setup+0x6e>
    1c54:	2bc8      	cmp	r3, #200	; 0xc8
    1c56:	d025      	beq.n	1ca4 <LPLD_PLL_Setup+0x7c>
    1c58:	2b96      	cmp	r3, #150	; 0x96
    1c5a:	d015      	beq.n	1c88 <LPLD_PLL_Setup+0x60>
    1c5c:	e029      	b.n	1cb2 <LPLD_PLL_Setup+0x8a>
  {
  case PLL_50:
    prdiv = 7u;
    1c5e:	f04f 0307 	mov.w	r3, #7
    1c62:	73fb      	strb	r3, [r7, #15]
    vdiv = 1u;
    1c64:	f04f 0301 	mov.w	r3, #1
    1c68:	73bb      	strb	r3, [r7, #14]
    break;
    1c6a:	e028      	b.n	1cbe <LPLD_PLL_Setup+0x96>
  case PLL_100:
    prdiv = 7u;
    1c6c:	f04f 0307 	mov.w	r3, #7
    1c70:	73fb      	strb	r3, [r7, #15]
    vdiv = 16u;
    1c72:	f04f 0310 	mov.w	r3, #16
    1c76:	73bb      	strb	r3, [r7, #14]
    break;
    1c78:	e021      	b.n	1cbe <LPLD_PLL_Setup+0x96>
  case PLL_120:
    prdiv = 4u;
    1c7a:	f04f 0304 	mov.w	r3, #4
    1c7e:	73fb      	strb	r3, [r7, #15]
    vdiv = 8u;
    1c80:	f04f 0308 	mov.w	r3, #8
    1c84:	73bb      	strb	r3, [r7, #14]
    break;
    1c86:	e01a      	b.n	1cbe <LPLD_PLL_Setup+0x96>
  case PLL_150:
    prdiv = 4u;
    1c88:	f04f 0304 	mov.w	r3, #4
    1c8c:	73fb      	strb	r3, [r7, #15]
    vdiv = 14u;
    1c8e:	f04f 030e 	mov.w	r3, #14
    1c92:	73bb      	strb	r3, [r7, #14]
    break;
    1c94:	e013      	b.n	1cbe <LPLD_PLL_Setup+0x96>
  case PLL_180:
    prdiv = 4u;
    1c96:	f04f 0304 	mov.w	r3, #4
    1c9a:	73fb      	strb	r3, [r7, #15]
    vdiv = 20u;
    1c9c:	f04f 0314 	mov.w	r3, #20
    1ca0:	73bb      	strb	r3, [r7, #14]
    break;
    1ca2:	e00c      	b.n	1cbe <LPLD_PLL_Setup+0x96>
  case PLL_200:
    prdiv = 4u;
    1ca4:	f04f 0304 	mov.w	r3, #4
    1ca8:	73fb      	strb	r3, [r7, #15]
    vdiv = 24u;
    1caa:	f04f 0318 	mov.w	r3, #24
    1cae:	73bb      	strb	r3, [r7, #14]
    break;
    1cb0:	e005      	b.n	1cbe <LPLD_PLL_Setup+0x96>
  default:
    return LPLD_PLL_Setup(PLL_120);
    1cb2:	f04f 0078 	mov.w	r0, #120	; 0x78
    1cb6:	f7ff ffb7 	bl	1c28 <LPLD_PLL_Setup>
    1cba:	4603      	mov	r3, r0
    1cbc:	e0f2      	b.n	1ea4 <LPLD_PLL_Setup+0x27c>
  }
  pll_freq = core_clk_mhz * 1;
    1cbe:	79fb      	ldrb	r3, [r7, #7]
    1cc0:	72bb      	strb	r3, [r7, #10]
  core_div = 0;
    1cc2:	f04f 0300 	mov.w	r3, #0
    1cc6:	727b      	strb	r3, [r7, #9]
  if((bus_div = (uint8)(core_clk_mhz/BUS_CLK_MHZ - 1u)) == (uint8)-1)
    1cc8:	79fa      	ldrb	r2, [r7, #7]
    1cca:	f248 531f 	movw	r3, #34079	; 0x851f
    1cce:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    1cd2:	fba3 1302 	umull	r1, r3, r3, r2
    1cd6:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1cda:	b2db      	uxtb	r3, r3
    1cdc:	f103 33ff 	add.w	r3, r3, #4294967295
    1ce0:	737b      	strb	r3, [r7, #13]
    1ce2:	7b7b      	ldrb	r3, [r7, #13]
    1ce4:	2bff      	cmp	r3, #255	; 0xff
    1ce6:	d103      	bne.n	1cf0 <LPLD_PLL_Setup+0xc8>
  {
    bus_div = 0;
    1ce8:	f04f 0300 	mov.w	r3, #0
    1cec:	737b      	strb	r3, [r7, #13]
    1cee:	e00b      	b.n	1d08 <LPLD_PLL_Setup+0xe0>
  }
  else if(core_clk_mhz/(bus_div+1) > BUS_CLK_MHZ)
    1cf0:	79fa      	ldrb	r2, [r7, #7]
    1cf2:	7b7b      	ldrb	r3, [r7, #13]
    1cf4:	f103 0301 	add.w	r3, r3, #1
    1cf8:	fb92 f3f3 	sdiv	r3, r2, r3
    1cfc:	2b32      	cmp	r3, #50	; 0x32
    1cfe:	d903      	bls.n	1d08 <LPLD_PLL_Setup+0xe0>
  {
    bus_div += 1;
    1d00:	7b7b      	ldrb	r3, [r7, #13]
    1d02:	f103 0301 	add.w	r3, r3, #1
    1d06:	737b      	strb	r3, [r7, #13]
  }
  if((flexbus_div = (core_clk_mhz/FLEXBUS_CLK_MHZ - 1u)) == (uint8)-1)
    1d08:	79fa      	ldrb	r2, [r7, #7]
    1d0a:	f248 531f 	movw	r3, #34079	; 0x851f
    1d0e:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    1d12:	fba3 1302 	umull	r1, r3, r3, r2
    1d16:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1d1a:	b2db      	uxtb	r3, r3
    1d1c:	f103 33ff 	add.w	r3, r3, #4294967295
    1d20:	733b      	strb	r3, [r7, #12]
    1d22:	7b3b      	ldrb	r3, [r7, #12]
    1d24:	2bff      	cmp	r3, #255	; 0xff
    1d26:	d103      	bne.n	1d30 <LPLD_PLL_Setup+0x108>
  {
    flexbus_div = 0;
    1d28:	f04f 0300 	mov.w	r3, #0
    1d2c:	733b      	strb	r3, [r7, #12]
    1d2e:	e00b      	b.n	1d48 <LPLD_PLL_Setup+0x120>
  }
  else if(core_clk_mhz/(flexbus_div+1) > FLEXBUS_CLK_MHZ)
    1d30:	79fa      	ldrb	r2, [r7, #7]
    1d32:	7b3b      	ldrb	r3, [r7, #12]
    1d34:	f103 0301 	add.w	r3, r3, #1
    1d38:	fb92 f3f3 	sdiv	r3, r2, r3
    1d3c:	2b32      	cmp	r3, #50	; 0x32
    1d3e:	d903      	bls.n	1d48 <LPLD_PLL_Setup+0x120>
  {
    flexbus_div += 1;
    1d40:	7b3b      	ldrb	r3, [r7, #12]
    1d42:	f103 0301 	add.w	r3, r3, #1
    1d46:	733b      	strb	r3, [r7, #12]
  }
  if((flash_div = (core_clk_mhz/FLASH_CLK_MHZ - 1u)) == (uint8)-1)
    1d48:	79fa      	ldrb	r2, [r7, #7]
    1d4a:	f248 531f 	movw	r3, #34079	; 0x851f
    1d4e:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    1d52:	fba3 1302 	umull	r1, r3, r3, r2
    1d56:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    1d5a:	b2db      	uxtb	r3, r3
    1d5c:	f103 33ff 	add.w	r3, r3, #4294967295
    1d60:	72fb      	strb	r3, [r7, #11]
    1d62:	7afb      	ldrb	r3, [r7, #11]
    1d64:	2bff      	cmp	r3, #255	; 0xff
    1d66:	d103      	bne.n	1d70 <LPLD_PLL_Setup+0x148>
  {
    flash_div = 0;
    1d68:	f04f 0300 	mov.w	r3, #0
    1d6c:	72fb      	strb	r3, [r7, #11]
    1d6e:	e00b      	b.n	1d88 <LPLD_PLL_Setup+0x160>
  }
  else if(core_clk_mhz/(flash_div+1) > FLASH_CLK_MHZ)
    1d70:	79fa      	ldrb	r2, [r7, #7]
    1d72:	7afb      	ldrb	r3, [r7, #11]
    1d74:	f103 0301 	add.w	r3, r3, #1
    1d78:	fb92 f3f3 	sdiv	r3, r2, r3
    1d7c:	2b19      	cmp	r3, #25
    1d7e:	d903      	bls.n	1d88 <LPLD_PLL_Setup+0x160>
  {
    flash_div += 1;
    1d80:	7afb      	ldrb	r3, [r7, #11]
    1d82:	f103 0301 	add.w	r3, r3, #1
    1d86:	72fb      	strb	r3, [r7, #11]
  }
 
  // 这里假设复位后 MCG 模块默认为 FEI 模式 
  
  // 首先移动到 FBE 模式
  MCG_C2 = 0;
    1d88:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    1d8c:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1d90:	f04f 0200 	mov.w	r2, #0
    1d94:	705a      	strb	r2, [r3, #1]
  
  // 振荡器初始化完成后,释放锁存状态下的 oscillator 和 GPIO 
  SIM_SCGC4 |= SIM_SCGC4_LLWU_MASK;
    1d96:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
    1d9a:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1d9e:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
    1da2:	f2c4 0204 	movt	r2, #16388	; 0x4004
    1da6:	f502 5281 	add.w	r2, r2, #4128	; 0x1020
    1daa:	f102 0214 	add.w	r2, r2, #20
    1dae:	6812      	ldr	r2, [r2, #0]
    1db0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    1db4:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
    1db8:	f103 0314 	add.w	r3, r3, #20
    1dbc:	601a      	str	r2, [r3, #0]
//  LLWU->CS |= LLWU_CS_ACKISO_MASK;
  
  // 选择外部 oscilator 、参考分频器 and 清零 IREFS 启动外部osc
  // CLKS=2, FRDIV=3, IREFS=0, IRCLKEN=0, IREFSTEN=0
  MCG_C1 = MCG_C1_CLKS(2) | MCG_C1_FRDIV(3);  
    1dbe:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    1dc2:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1dc6:	f04f 0298 	mov.w	r2, #152	; 0x98
    1dca:	701a      	strb	r2, [r3, #0]
  
  while (MCG_S & MCG_S_IREFST_MASK){}; // 等待参考时钟清零
    1dcc:	bf00      	nop
    1dce:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    1dd2:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1dd6:	799b      	ldrb	r3, [r3, #6]
    1dd8:	b2db      	uxtb	r3, r3
    1dda:	f003 0310 	and.w	r3, r3, #16
    1dde:	2b00      	cmp	r3, #0
    1de0:	d1f5      	bne.n	1dce <LPLD_PLL_Setup+0x1a6>
  
  while (((MCG_S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x2){}; // 等待时钟状态显示为外部参考时钟(ext ref clk)
    1de2:	bf00      	nop
    1de4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    1de8:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1dec:	799b      	ldrb	r3, [r3, #6]
    1dee:	b2db      	uxtb	r3, r3
    1df0:	f003 030c 	and.w	r3, r3, #12
    1df4:	ea4f 0393 	mov.w	r3, r3, lsr #2
    1df8:	2b02      	cmp	r3, #2
    1dfa:	d1f3      	bne.n	1de4 <LPLD_PLL_Setup+0x1bc>
  
  // 进入FBE模式
  // 配置 PLL 参考分频器, PLLCLKEN=0, PLLSTEN=0, PRDIV=5
  // 用晶振频率来选择 PRDIV 值. 仅在有频率晶振的时候支持
  // 产生 2MHz 的参考时钟给 PLL.
  MCG_C5 = MCG_C5_PRDIV(prdiv); // 设置 PLL 匹配晶振的参考分频数 
    1dfc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    1e00:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1e04:	7bfa      	ldrb	r2, [r7, #15]
    1e06:	f002 0207 	and.w	r2, r2, #7
    1e0a:	b2d2      	uxtb	r2, r2
    1e0c:	711a      	strb	r2, [r3, #4]
  
  // 确保MCG_C6处于复位状态,禁止LOLIE、PLL、和时钟控制器,清PLL VCO分频器
  MCG_C6 = 0x0;
    1e0e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    1e12:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1e16:	f04f 0200 	mov.w	r2, #0
    1e1a:	715a      	strb	r2, [r3, #5]
  
  //设置系统时钟分频系数
  LPLD_Set_SYS_DIV(core_div, bus_div, flexbus_div, flash_div);  
    1e1c:	7a78      	ldrb	r0, [r7, #9]
    1e1e:	7b79      	ldrb	r1, [r7, #13]
    1e20:	7b3a      	ldrb	r2, [r7, #12]
    1e22:	7afb      	ldrb	r3, [r7, #11]
    1e24:	f000 f844 	bl	1eb0 <LPLD_Set_SYS_DIV>
 // LPLD_Set_SYS_DIV(0, 1, 4, 4);  
  
  //设置倍频系数
  MCG_C6 = MCG_C6_PLLS_MASK | MCG_C6_VDIV(vdiv); 
    1e28:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    1e2c:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1e30:	7bba      	ldrb	r2, [r7, #14]
    1e32:	f002 021f 	and.w	r2, r2, #31
    1e36:	b2d2      	uxtb	r2, r2
    1e38:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    1e3c:	b2d2      	uxtb	r2, r2
    1e3e:	715a      	strb	r2, [r3, #5]
  
  while (!(MCG_S & MCG_S_PLLST_MASK)){}; // wait for PLL status bit to set
    1e40:	bf00      	nop
    1e42:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    1e46:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1e4a:	799b      	ldrb	r3, [r3, #6]
    1e4c:	b2db      	uxtb	r3, r3
    1e4e:	f003 0320 	and.w	r3, r3, #32
    1e52:	2b00      	cmp	r3, #0
    1e54:	d0f5      	beq.n	1e42 <LPLD_PLL_Setup+0x21a>
  
  while (!(MCG_S & MCG_S_LOCK_MASK)){}; // Wait for LOCK bit to set
    1e56:	bf00      	nop
    1e58:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    1e5c:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1e60:	799b      	ldrb	r3, [r3, #6]
    1e62:	b2db      	uxtb	r3, r3
    1e64:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1e68:	2b00      	cmp	r3, #0
    1e6a:	d0f5      	beq.n	1e58 <LPLD_PLL_Setup+0x230>
  
  // 已经进入PBE模式
  
  // Transition into PEE by setting CLKS to 0
  // CLKS=0, FRDIV=3, IREFS=0, IRCLKEN=0, IREFSTEN=0
  MCG_C1 &= ~MCG_C1_CLKS_MASK;
    1e6c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    1e70:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1e74:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    1e78:	f2c4 0206 	movt	r2, #16390	; 0x4006
    1e7c:	7812      	ldrb	r2, [r2, #0]
    1e7e:	b2d2      	uxtb	r2, r2
    1e80:	f002 023f 	and.w	r2, r2, #63	; 0x3f
    1e84:	b2d2      	uxtb	r2, r2
    1e86:	701a      	strb	r2, [r3, #0]
  
  // Wait for clock status bits to update
  while (((MCG_S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x3){};
    1e88:	bf00      	nop
    1e8a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    1e8e:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1e92:	799b      	ldrb	r3, [r3, #6]
    1e94:	b2db      	uxtb	r3, r3
    1e96:	f003 030c 	and.w	r3, r3, #12
    1e9a:	ea4f 0393 	mov.w	r3, r3, lsr #2
    1e9e:	2b03      	cmp	r3, #3
    1ea0:	d1f3      	bne.n	1e8a <LPLD_PLL_Setup+0x262>
  
  // 已经进入PEE模式
  
  return pll_freq;
    1ea2:	7abb      	ldrb	r3, [r7, #10]
} 
    1ea4:	4618      	mov	r0, r3
    1ea6:	f107 0710 	add.w	r7, r7, #16
    1eaa:	46bd      	mov	sp, r7
    1eac:	bd80      	pop	{r7, pc}
    1eae:	bf00      	nop

00001eb0 <LPLD_Set_SYS_DIV>:
 *
 * 参数:
 *    outdiv1~outdiv4--分别为core, bus, FlexBus, Flash时钟分频系数
 */
void LPLD_Set_SYS_DIV(uint32 outdiv1, uint32 outdiv2, uint32 outdiv3, uint32 outdiv4)
{
    1eb0:	b480      	push	{r7}
    1eb2:	b087      	sub	sp, #28
    1eb4:	af00      	add	r7, sp, #0
    1eb6:	60f8      	str	r0, [r7, #12]
    1eb8:	60b9      	str	r1, [r7, #8]
    1eba:	607a      	str	r2, [r7, #4]
    1ebc:	603b      	str	r3, [r7, #0]
  uint32 temp_reg;
  uint8 i;
  
  temp_reg = FMC_PFAPR; // 备份 FMC_PFAPR 寄存器
    1ebe:	f44f 4370 	mov.w	r3, #61440	; 0xf000
    1ec2:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1ec6:	681b      	ldr	r3, [r3, #0]
    1ec8:	613b      	str	r3, [r7, #16]
  
  // 设置 M0PFD 到 M7PFD 为 1 禁用预先读取
  FMC_PFAPR |= FMC_PFAPR_M7PFD_MASK | FMC_PFAPR_M6PFD_MASK | FMC_PFAPR_M5PFD_MASK
    1eca:	f44f 4370 	mov.w	r3, #61440	; 0xf000
    1ece:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1ed2:	f44f 4270 	mov.w	r2, #61440	; 0xf000
    1ed6:	f2c4 0201 	movt	r2, #16385	; 0x4001
    1eda:	6812      	ldr	r2, [r2, #0]
    1edc:	f442 027f 	orr.w	r2, r2, #16711680	; 0xff0000
    1ee0:	601a      	str	r2, [r3, #0]
             | FMC_PFAPR_M4PFD_MASK | FMC_PFAPR_M3PFD_MASK | FMC_PFAPR_M2PFD_MASK
             | FMC_PFAPR_M1PFD_MASK | FMC_PFAPR_M0PFD_MASK;
  
  // 设置时钟分频为期望值  
  SIM_CLKDIV1 = SIM_CLKDIV1_OUTDIV1(outdiv1) | SIM_CLKDIV1_OUTDIV2(outdiv2) 
    1ee2:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
    1ee6:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1eea:	68fa      	ldr	r2, [r7, #12]
    1eec:	ea4f 7102 	mov.w	r1, r2, lsl #28
    1ef0:	68ba      	ldr	r2, [r7, #8]
    1ef2:	ea4f 6202 	mov.w	r2, r2, lsl #24
    1ef6:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
    1efa:	4311      	orrs	r1, r2
              | SIM_CLKDIV1_OUTDIV3(outdiv3) | SIM_CLKDIV1_OUTDIV4(outdiv4);
    1efc:	687a      	ldr	r2, [r7, #4]
    1efe:	ea4f 5202 	mov.w	r2, r2, lsl #20
    1f02:	f402 0270 	and.w	r2, r2, #15728640	; 0xf00000
    1f06:	4311      	orrs	r1, r2
    1f08:	683a      	ldr	r2, [r7, #0]
    1f0a:	ea4f 4202 	mov.w	r2, r2, lsl #16
    1f0e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
    1f12:	430a      	orrs	r2, r1
  FMC_PFAPR |= FMC_PFAPR_M7PFD_MASK | FMC_PFAPR_M6PFD_MASK | FMC_PFAPR_M5PFD_MASK
             | FMC_PFAPR_M4PFD_MASK | FMC_PFAPR_M3PFD_MASK | FMC_PFAPR_M2PFD_MASK
             | FMC_PFAPR_M1PFD_MASK | FMC_PFAPR_M0PFD_MASK;
  
  // 设置时钟分频为期望值  
  SIM_CLKDIV1 = SIM_CLKDIV1_OUTDIV1(outdiv1) | SIM_CLKDIV1_OUTDIV2(outdiv2) 
    1f14:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
    1f18:	f103 0304 	add.w	r3, r3, #4
    1f1c:	601a      	str	r2, [r3, #0]
              | SIM_CLKDIV1_OUTDIV3(outdiv3) | SIM_CLKDIV1_OUTDIV4(outdiv4);

  // 延时一小段时间等待改变
  for (i = 0 ; i < outdiv4 ; i++)
    1f1e:	f04f 0300 	mov.w	r3, #0
    1f22:	75fb      	strb	r3, [r7, #23]
    1f24:	e003      	b.n	1f2e <LPLD_Set_SYS_DIV+0x7e>
    1f26:	7dfb      	ldrb	r3, [r7, #23]
    1f28:	f103 0301 	add.w	r3, r3, #1
    1f2c:	75fb      	strb	r3, [r7, #23]
    1f2e:	7dfa      	ldrb	r2, [r7, #23]
    1f30:	683b      	ldr	r3, [r7, #0]
    1f32:	429a      	cmp	r2, r3
    1f34:	d3f7      	bcc.n	1f26 <LPLD_Set_SYS_DIV+0x76>
  {}
  
  FMC_PFAPR = temp_reg; // 回复原先的 FMC_PFAPR 寄存器值
    1f36:	f44f 4370 	mov.w	r3, #61440	; 0xf000
    1f3a:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1f3e:	693a      	ldr	r2, [r7, #16]
    1f40:	601a      	str	r2, [r3, #0]
  
  return;
    1f42:	bf00      	nop
} // set_sys_dividers
    1f44:	f107 071c 	add.w	r7, r7, #28
    1f48:	46bd      	mov	sp, r7
    1f4a:	bc80      	pop	{r7}
    1f4c:	4770      	bx	lr
    1f4e:	bf00      	nop

00001f50 <LPLD_UART_Init>:
 * 输出:
 *    无
 *
 */
void LPLD_UART_Init(UART_InitTypeDef uart_init_structure)
{
    1f50:	b084      	sub	sp, #16
    1f52:	b490      	push	{r4, r7}
    1f54:	b088      	sub	sp, #32
    1f56:	af00      	add	r7, sp, #0
    1f58:	f107 0c28 	add.w	ip, r7, #40	; 0x28
    1f5c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  register uint16 sbr, brfa;
  uint32 sysclk;
  uint8 temp, x;
  UART_MemMapPtr uartx = uart_init_structure.UART_Uartx;
    1f60:	6abb      	ldr	r3, [r7, #40]	; 0x28
    1f62:	617b      	str	r3, [r7, #20]
  uint32 baud = uart_init_structure.UART_BaudRate;
    1f64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1f66:	613b      	str	r3, [r7, #16]
  PortPinsEnum_Type tx_pin = uart_init_structure.UART_TxPin;
    1f68:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
    1f6c:	73fb      	strb	r3, [r7, #15]
  PortPinsEnum_Type rx_pin = uart_init_structure.UART_RxPin;
    1f6e:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
    1f72:	73bb      	strb	r3, [r7, #14]
  UART_ISR_CALLBACK rx_isr = uart_init_structure.UART_RxIsr;
    1f74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1f76:	60bb      	str	r3, [r7, #8]
  UART_ISR_CALLBACK tx_isr = uart_init_structure.UART_TxIsr;
    1f78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1f7a:	607b      	str	r3, [r7, #4]
  
  if(baud == NULL)
    1f7c:	693b      	ldr	r3, [r7, #16]
    1f7e:	2b00      	cmp	r3, #0
    1f80:	d102      	bne.n	1f88 <LPLD_UART_Init+0x38>
  {
    baud = 9600;
    1f82:	f44f 5316 	mov.w	r3, #9600	; 0x2580
    1f86:	613b      	str	r3, [r7, #16]
  }
  
  //使能选中的UART串口通道时钟，相应GPIO的UART复用功能   
  if(uartx == UART0_BASE_PTR)
    1f88:	697a      	ldr	r2, [r7, #20]
    1f8a:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    1f8e:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1f92:	429a      	cmp	r2, r3
    1f94:	d157      	bne.n	2046 <LPLD_UART_Init+0xf6>
  {
    x = 0;
    1f96:	f04f 0300 	mov.w	r3, #0
    1f9a:	76fb      	strb	r3, [r7, #27]
    sysclk = g_core_clock;
    1f9c:	f240 0304 	movw	r3, #4
    1fa0:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    1fa4:	681b      	ldr	r3, [r3, #0]
    1fa6:	61fb      	str	r3, [r7, #28]
    SIM_SCGC4 |= SIM_SCGC4_UART0_MASK;
    1fa8:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
    1fac:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1fb0:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
    1fb4:	f2c4 0204 	movt	r2, #16388	; 0x4004
    1fb8:	f502 5281 	add.w	r2, r2, #4128	; 0x1020
    1fbc:	f102 0214 	add.w	r2, r2, #20
    1fc0:	6812      	ldr	r2, [r2, #0]
    1fc2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    1fc6:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
    1fca:	f103 0314 	add.w	r3, r3, #20
    1fce:	601a      	str	r2, [r3, #0]
    //设置Tx引脚
    if(tx_pin == PTA2)
    1fd0:	7bfb      	ldrb	r3, [r7, #15]
    1fd2:	2b02      	cmp	r3, #2
    1fd4:	d107      	bne.n	1fe6 <LPLD_UART_Init+0x96>
      PORTA_BASE_PTR->PCR[2] = PORT_PCR_MUX(2); 
    1fd6:	f44f 4310 	mov.w	r3, #36864	; 0x9000
    1fda:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1fde:	f44f 7200 	mov.w	r2, #512	; 0x200
    1fe2:	609a      	str	r2, [r3, #8]
    1fe4:	e011      	b.n	200a <LPLD_UART_Init+0xba>
    else if(tx_pin == PTA14)
    1fe6:	7bfb      	ldrb	r3, [r7, #15]
    1fe8:	2b0e      	cmp	r3, #14
    1fea:	d107      	bne.n	1ffc <LPLD_UART_Init+0xac>
      PORTA_BASE_PTR->PCR[14] = PORT_PCR_MUX(3); 
    1fec:	f44f 4310 	mov.w	r3, #36864	; 0x9000
    1ff0:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1ff4:	f44f 7240 	mov.w	r2, #768	; 0x300
    1ff8:	639a      	str	r2, [r3, #56]	; 0x38
    1ffa:	e006      	b.n	200a <LPLD_UART_Init+0xba>
    else
      PORTB_BASE_PTR->PCR[17] = PORT_PCR_MUX(3); 
    1ffc:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    2000:	f2c4 0304 	movt	r3, #16388	; 0x4004
    2004:	f44f 7240 	mov.w	r2, #768	; 0x300
    2008:	645a      	str	r2, [r3, #68]	; 0x44
    //设置Rx引脚
    if(rx_pin == PTA1)
    200a:	7bbb      	ldrb	r3, [r7, #14]
    200c:	2b01      	cmp	r3, #1
    200e:	d107      	bne.n	2020 <LPLD_UART_Init+0xd0>
      PORTA_BASE_PTR->PCR[1] = PORT_PCR_MUX(2); 
    2010:	f44f 4310 	mov.w	r3, #36864	; 0x9000
    2014:	f2c4 0304 	movt	r3, #16388	; 0x4004
    2018:	f44f 7200 	mov.w	r2, #512	; 0x200
    201c:	605a      	str	r2, [r3, #4]
    201e:	e16a      	b.n	22f6 <LPLD_UART_Init+0x3a6>
    else if(rx_pin == PTA15)
    2020:	7bbb      	ldrb	r3, [r7, #14]
    2022:	2b0f      	cmp	r3, #15
    2024:	d107      	bne.n	2036 <LPLD_UART_Init+0xe6>
      PORTA_BASE_PTR->PCR[15] = PORT_PCR_MUX(3); 
    2026:	f44f 4310 	mov.w	r3, #36864	; 0x9000
    202a:	f2c4 0304 	movt	r3, #16388	; 0x4004
    202e:	f44f 7240 	mov.w	r2, #768	; 0x300
    2032:	63da      	str	r2, [r3, #60]	; 0x3c
    2034:	e15f      	b.n	22f6 <LPLD_UART_Init+0x3a6>
    else
      PORTB_BASE_PTR->PCR[16] = PORT_PCR_MUX(3); 
    2036:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    203a:	f2c4 0304 	movt	r3, #16388	; 0x4004
    203e:	f44f 7240 	mov.w	r2, #768	; 0x300
    2042:	641a      	str	r2, [r3, #64]	; 0x40
    2044:	e157      	b.n	22f6 <LPLD_UART_Init+0x3a6>
  }
  else
  {
    if (uartx == UART1_BASE_PTR)
    2046:	697a      	ldr	r2, [r7, #20]
    2048:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    204c:	f2c4 0306 	movt	r3, #16390	; 0x4006
    2050:	429a      	cmp	r2, r3
    2052:	d141      	bne.n	20d8 <LPLD_UART_Init+0x188>
    {
      x = 1;
    2054:	f04f 0301 	mov.w	r3, #1
    2058:	76fb      	strb	r3, [r7, #27]
      sysclk = g_core_clock;
    205a:	f240 0304 	movw	r3, #4
    205e:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    2062:	681b      	ldr	r3, [r3, #0]
    2064:	61fb      	str	r3, [r7, #28]
      SIM_SCGC4 |= SIM_SCGC4_UART1_MASK;
    2066:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
    206a:	f2c4 0304 	movt	r3, #16388	; 0x4004
    206e:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
    2072:	f2c4 0204 	movt	r2, #16388	; 0x4004
    2076:	f502 5281 	add.w	r2, r2, #4128	; 0x1020
    207a:	f102 0214 	add.w	r2, r2, #20
    207e:	6812      	ldr	r2, [r2, #0]
    2080:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    2084:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
    2088:	f103 0314 	add.w	r3, r3, #20
    208c:	601a      	str	r2, [r3, #0]
      
      if(tx_pin == PTE0)   
    208e:	7bfb      	ldrb	r3, [r7, #15]
    2090:	2b7c      	cmp	r3, #124	; 0x7c
    2092:	d107      	bne.n	20a4 <LPLD_UART_Init+0x154>
        PORTE_BASE_PTR->PCR[0] = PORT_PCR_MUX(3); 
    2094:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    2098:	f2c4 0304 	movt	r3, #16388	; 0x4004
    209c:	f44f 7240 	mov.w	r2, #768	; 0x300
    20a0:	601a      	str	r2, [r3, #0]
    20a2:	e006      	b.n	20b2 <LPLD_UART_Init+0x162>
      else
        PORTC_BASE_PTR->PCR[4] = PORT_PCR_MUX(3); 
    20a4:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    20a8:	f2c4 0304 	movt	r3, #16388	; 0x4004
    20ac:	f44f 7240 	mov.w	r2, #768	; 0x300
    20b0:	611a      	str	r2, [r3, #16]
      
      if(rx_pin == PTE1)
    20b2:	7bbb      	ldrb	r3, [r7, #14]
    20b4:	2b7d      	cmp	r3, #125	; 0x7d
    20b6:	d107      	bne.n	20c8 <LPLD_UART_Init+0x178>
        PORTE_BASE_PTR->PCR[1] = PORT_PCR_MUX(3); 
    20b8:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    20bc:	f2c4 0304 	movt	r3, #16388	; 0x4004
    20c0:	f44f 7240 	mov.w	r2, #768	; 0x300
    20c4:	605a      	str	r2, [r3, #4]
    20c6:	e116      	b.n	22f6 <LPLD_UART_Init+0x3a6>
      else
        PORTC_BASE_PTR->PCR[3] = PORT_PCR_MUX(3); 
    20c8:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    20cc:	f2c4 0304 	movt	r3, #16388	; 0x4004
    20d0:	f44f 7240 	mov.w	r2, #768	; 0x300
    20d4:	60da      	str	r2, [r3, #12]
    20d6:	e10e      	b.n	22f6 <LPLD_UART_Init+0x3a6>
    }
    else
    {
      sysclk = g_bus_clock;
    20d8:	f240 0308 	movw	r3, #8
    20dc:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    20e0:	681b      	ldr	r3, [r3, #0]
    20e2:	61fb      	str	r3, [r7, #28]
      if (uartx == UART2_BASE_PTR)
    20e4:	697a      	ldr	r2, [r7, #20]
    20e6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    20ea:	f2c4 0306 	movt	r3, #16390	; 0x4006
    20ee:	429a      	cmp	r2, r3
    20f0:	d125      	bne.n	213e <LPLD_UART_Init+0x1ee>
      {
        x = 2;
    20f2:	f04f 0302 	mov.w	r3, #2
    20f6:	76fb      	strb	r3, [r7, #27]
        SIM_SCGC4 |= SIM_SCGC4_UART2_MASK;
    20f8:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
    20fc:	f2c4 0304 	movt	r3, #16388	; 0x4004
    2100:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
    2104:	f2c4 0204 	movt	r2, #16388	; 0x4004
    2108:	f502 5281 	add.w	r2, r2, #4128	; 0x1020
    210c:	f102 0214 	add.w	r2, r2, #20
    2110:	6812      	ldr	r2, [r2, #0]
    2112:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    2116:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
    211a:	f103 0314 	add.w	r3, r3, #20
    211e:	601a      	str	r2, [r3, #0]
        
        PORTD_BASE_PTR->PCR[3] = PORT_PCR_MUX(3); 
    2120:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    2124:	f2c4 0304 	movt	r3, #16388	; 0x4004
    2128:	f44f 7240 	mov.w	r2, #768	; 0x300
    212c:	60da      	str	r2, [r3, #12]
        PORTD_BASE_PTR->PCR[2] = PORT_PCR_MUX(3);
    212e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    2132:	f2c4 0304 	movt	r3, #16388	; 0x4004
    2136:	f44f 7240 	mov.w	r2, #768	; 0x300
    213a:	609a      	str	r2, [r3, #8]
    213c:	e0db      	b.n	22f6 <LPLD_UART_Init+0x3a6>
      }
      else
      {
        if(uartx == UART3_BASE_PTR)
    213e:	697a      	ldr	r2, [r7, #20]
    2140:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    2144:	f2c4 0306 	movt	r3, #16390	; 0x4006
    2148:	429a      	cmp	r2, r3
    214a:	d151      	bne.n	21f0 <LPLD_UART_Init+0x2a0>
        {
          x = 3;
    214c:	f04f 0303 	mov.w	r3, #3
    2150:	76fb      	strb	r3, [r7, #27]
          SIM_SCGC4 |= SIM_SCGC4_UART3_MASK;
    2152:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
    2156:	f2c4 0304 	movt	r3, #16388	; 0x4004
    215a:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
    215e:	f2c4 0204 	movt	r2, #16388	; 0x4004
    2162:	f502 5281 	add.w	r2, r2, #4128	; 0x1020
    2166:	f102 0214 	add.w	r2, r2, #20
    216a:	6812      	ldr	r2, [r2, #0]
    216c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
    2170:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
    2174:	f103 0314 	add.w	r3, r3, #20
    2178:	601a      	str	r2, [r3, #0]
          
          if(tx_pin == PTE4)
    217a:	7bfb      	ldrb	r3, [r7, #15]
    217c:	2b80      	cmp	r3, #128	; 0x80
    217e:	d107      	bne.n	2190 <LPLD_UART_Init+0x240>
            PORTE_BASE_PTR->PCR[4] = PORT_PCR_MUX(3); 
    2180:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    2184:	f2c4 0304 	movt	r3, #16388	; 0x4004
    2188:	f44f 7240 	mov.w	r2, #768	; 0x300
    218c:	611a      	str	r2, [r3, #16]
    218e:	e011      	b.n	21b4 <LPLD_UART_Init+0x264>
          else if(tx_pin == PTB11)
    2190:	7bfb      	ldrb	r3, [r7, #15]
    2192:	2b2b      	cmp	r3, #43	; 0x2b
    2194:	d107      	bne.n	21a6 <LPLD_UART_Init+0x256>
            PORTB_BASE_PTR->PCR[11] = PORT_PCR_MUX(3); 
    2196:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    219a:	f2c4 0304 	movt	r3, #16388	; 0x4004
    219e:	f44f 7240 	mov.w	r2, #768	; 0x300
    21a2:	62da      	str	r2, [r3, #44]	; 0x2c
    21a4:	e006      	b.n	21b4 <LPLD_UART_Init+0x264>
          else 
            PORTC_BASE_PTR->PCR[17] = PORT_PCR_MUX(3); 
    21a6:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    21aa:	f2c4 0304 	movt	r3, #16388	; 0x4004
    21ae:	f44f 7240 	mov.w	r2, #768	; 0x300
    21b2:	645a      	str	r2, [r3, #68]	; 0x44
          
          if(rx_pin == PTE5)
    21b4:	7bbb      	ldrb	r3, [r7, #14]
    21b6:	2b81      	cmp	r3, #129	; 0x81
    21b8:	d107      	bne.n	21ca <LPLD_UART_Init+0x27a>
            PORTE_BASE_PTR->PCR[5] = PORT_PCR_MUX(3); 
    21ba:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    21be:	f2c4 0304 	movt	r3, #16388	; 0x4004
    21c2:	f44f 7240 	mov.w	r2, #768	; 0x300
    21c6:	615a      	str	r2, [r3, #20]
    21c8:	e095      	b.n	22f6 <LPLD_UART_Init+0x3a6>
          else if(rx_pin == PTB10)
    21ca:	7bbb      	ldrb	r3, [r7, #14]
    21cc:	2b2a      	cmp	r3, #42	; 0x2a
    21ce:	d107      	bne.n	21e0 <LPLD_UART_Init+0x290>
            PORTB_BASE_PTR->PCR[10] = PORT_PCR_MUX(3); 
    21d0:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    21d4:	f2c4 0304 	movt	r3, #16388	; 0x4004
    21d8:	f44f 7240 	mov.w	r2, #768	; 0x300
    21dc:	629a      	str	r2, [r3, #40]	; 0x28
    21de:	e08a      	b.n	22f6 <LPLD_UART_Init+0x3a6>
          else
            PORTC_BASE_PTR->PCR[16] = PORT_PCR_MUX(3);
    21e0:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    21e4:	f2c4 0304 	movt	r3, #16388	; 0x4004
    21e8:	f44f 7240 	mov.w	r2, #768	; 0x300
    21ec:	641a      	str	r2, [r3, #64]	; 0x40
    21ee:	e082      	b.n	22f6 <LPLD_UART_Init+0x3a6>
        }
        else
        {
          if(uartx == UART4_BASE_PTR)
    21f0:	697a      	ldr	r2, [r7, #20]
    21f2:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    21f6:	f2c4 030e 	movt	r3, #16398	; 0x400e
    21fa:	429a      	cmp	r2, r3
    21fc:	d13b      	bne.n	2276 <LPLD_UART_Init+0x326>
          {
            x = 4;
    21fe:	f04f 0304 	mov.w	r3, #4
    2202:	76fb      	strb	r3, [r7, #27]
            SIM_SCGC1 |= SIM_SCGC1_UART4_MASK;
    2204:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
    2208:	f2c4 0304 	movt	r3, #16388	; 0x4004
    220c:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
    2210:	f2c4 0204 	movt	r2, #16388	; 0x4004
    2214:	f502 5281 	add.w	r2, r2, #4128	; 0x1020
    2218:	f102 0208 	add.w	r2, r2, #8
    221c:	6812      	ldr	r2, [r2, #0]
    221e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    2222:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
    2226:	f103 0308 	add.w	r3, r3, #8
    222a:	601a      	str	r2, [r3, #0]
            
            if(tx_pin == PTE24)
    222c:	7bfb      	ldrb	r3, [r7, #15]
    222e:	2b94      	cmp	r3, #148	; 0x94
    2230:	d107      	bne.n	2242 <LPLD_UART_Init+0x2f2>
              PORTE_BASE_PTR->PCR[24] = PORT_PCR_MUX(3); 
    2232:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    2236:	f2c4 0304 	movt	r3, #16388	; 0x4004
    223a:	f44f 7240 	mov.w	r2, #768	; 0x300
    223e:	661a      	str	r2, [r3, #96]	; 0x60
    2240:	e006      	b.n	2250 <LPLD_UART_Init+0x300>
            else
              PORTC_BASE_PTR->PCR[15] = PORT_PCR_MUX(3); 
    2242:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    2246:	f2c4 0304 	movt	r3, #16388	; 0x4004
    224a:	f44f 7240 	mov.w	r2, #768	; 0x300
    224e:	63da      	str	r2, [r3, #60]	; 0x3c
            
            if(rx_pin == PTE25)
    2250:	7bbb      	ldrb	r3, [r7, #14]
    2252:	2b95      	cmp	r3, #149	; 0x95
    2254:	d107      	bne.n	2266 <LPLD_UART_Init+0x316>
              PORTE_BASE_PTR->PCR[25] = PORT_PCR_MUX(3); 
    2256:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    225a:	f2c4 0304 	movt	r3, #16388	; 0x4004
    225e:	f44f 7240 	mov.w	r2, #768	; 0x300
    2262:	665a      	str	r2, [r3, #100]	; 0x64
    2264:	e047      	b.n	22f6 <LPLD_UART_Init+0x3a6>
            else
              PORTC_BASE_PTR->PCR[14] = PORT_PCR_MUX(3);
    2266:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    226a:	f2c4 0304 	movt	r3, #16388	; 0x4004
    226e:	f44f 7240 	mov.w	r2, #768	; 0x300
    2272:	639a      	str	r2, [r3, #56]	; 0x38
    2274:	e03f      	b.n	22f6 <LPLD_UART_Init+0x3a6>
          }
          else
          {
            x = 5;
    2276:	f04f 0305 	mov.w	r3, #5
    227a:	76fb      	strb	r3, [r7, #27]
            uartx = UART5_BASE_PTR;
    227c:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    2280:	f2c4 030e 	movt	r3, #16398	; 0x400e
    2284:	617b      	str	r3, [r7, #20]
            SIM_SCGC1 |= SIM_SCGC1_UART5_MASK;
    2286:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
    228a:	f2c4 0304 	movt	r3, #16388	; 0x4004
    228e:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
    2292:	f2c4 0204 	movt	r2, #16388	; 0x4004
    2296:	f502 5281 	add.w	r2, r2, #4128	; 0x1020
    229a:	f102 0208 	add.w	r2, r2, #8
    229e:	6812      	ldr	r2, [r2, #0]
    22a0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    22a4:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
    22a8:	f103 0308 	add.w	r3, r3, #8
    22ac:	601a      	str	r2, [r3, #0]
            
            if(tx_pin == PTD9)
    22ae:	7bfb      	ldrb	r3, [r7, #15]
    22b0:	2b65      	cmp	r3, #101	; 0x65
    22b2:	d107      	bne.n	22c4 <LPLD_UART_Init+0x374>
              PORTD_BASE_PTR->PCR[9] = PORT_PCR_MUX(3); 
    22b4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    22b8:	f2c4 0304 	movt	r3, #16388	; 0x4004
    22bc:	f44f 7240 	mov.w	r2, #768	; 0x300
    22c0:	625a      	str	r2, [r3, #36]	; 0x24
    22c2:	e006      	b.n	22d2 <LPLD_UART_Init+0x382>
            else
              PORTE_BASE_PTR->PCR[8] = PORT_PCR_MUX(3); 
    22c4:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    22c8:	f2c4 0304 	movt	r3, #16388	; 0x4004
    22cc:	f44f 7240 	mov.w	r2, #768	; 0x300
    22d0:	621a      	str	r2, [r3, #32]
            
            if(rx_pin == PTD8)
    22d2:	7bbb      	ldrb	r3, [r7, #14]
    22d4:	2b64      	cmp	r3, #100	; 0x64
    22d6:	d107      	bne.n	22e8 <LPLD_UART_Init+0x398>
              PORTD_BASE_PTR->PCR[8] = PORT_PCR_MUX(3); 
    22d8:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    22dc:	f2c4 0304 	movt	r3, #16388	; 0x4004
    22e0:	f44f 7240 	mov.w	r2, #768	; 0x300
    22e4:	621a      	str	r2, [r3, #32]
    22e6:	e006      	b.n	22f6 <LPLD_UART_Init+0x3a6>
            else
              PORTE_BASE_PTR->PCR[9] = PORT_PCR_MUX(3); 
    22e8:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    22ec:	f2c4 0304 	movt	r3, #16388	; 0x4004
    22f0:	f44f 7240 	mov.w	r2, #768	; 0x300
    22f4:	625a      	str	r2, [r3, #36]	; 0x24
      }
    }
  }
  
  //在配置好其他寄存器前，先关闭发送器和接收器
  uartx->C2 &= ~(UART_C2_TE_MASK | UART_C2_RE_MASK );
    22f6:	697b      	ldr	r3, [r7, #20]
    22f8:	78db      	ldrb	r3, [r3, #3]
    22fa:	b2db      	uxtb	r3, r3
    22fc:	f023 030c 	bic.w	r3, r3, #12
    2300:	b2da      	uxtb	r2, r3
    2302:	697b      	ldr	r3, [r7, #20]
    2304:	70da      	strb	r2, [r3, #3]
  
  //配置UART为 8位, 无奇偶校验 */
  uartx->C1 = 0;	
    2306:	697b      	ldr	r3, [r7, #20]
    2308:	f04f 0200 	mov.w	r2, #0
    230c:	709a      	strb	r2, [r3, #2]
  
  //计算波特率
  sbr = (uint16)((sysclk)/(baud * 16));
    230e:	693b      	ldr	r3, [r7, #16]
    2310:	ea4f 1303 	mov.w	r3, r3, lsl #4
    2314:	69fa      	ldr	r2, [r7, #28]
    2316:	fbb2 f3f3 	udiv	r3, r2, r3
    231a:	b29c      	uxth	r4, r3
  
  //保存UARTx_BDH寄存器中除了SBR的值
  temp = uartx->BDH & ~(UART_BDH_SBR(0x1F));
    231c:	697b      	ldr	r3, [r7, #20]
    231e:	781b      	ldrb	r3, [r3, #0]
    2320:	b2db      	uxtb	r3, r3
    2322:	f023 031f 	bic.w	r3, r3, #31
    2326:	70fb      	strb	r3, [r7, #3]
  
  uartx->BDH = temp |  UART_BDH_SBR(((sbr & 0x1F00) >> 8));
    2328:	4623      	mov	r3, r4
    232a:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
    232e:	ea4f 2323 	mov.w	r3, r3, asr #8
    2332:	b2db      	uxtb	r3, r3
    2334:	f003 031f 	and.w	r3, r3, #31
    2338:	b2da      	uxtb	r2, r3
    233a:	78fb      	ldrb	r3, [r7, #3]
    233c:	4313      	orrs	r3, r2
    233e:	b2da      	uxtb	r2, r3
    2340:	697b      	ldr	r3, [r7, #20]
    2342:	701a      	strb	r2, [r3, #0]
  uartx->BDL = (uint8)(sbr & UART_BDL_SBR_MASK);
    2344:	b2e2      	uxtb	r2, r4
    2346:	697b      	ldr	r3, [r7, #20]
    2348:	705a      	strb	r2, [r3, #1]
  
  //配置波特率的微调分数
  brfa = (((sysclk*32)/(baud * 16)) - (sbr * 32));
    234a:	69fb      	ldr	r3, [r7, #28]
    234c:	ea4f 1243 	mov.w	r2, r3, lsl #5
    2350:	693b      	ldr	r3, [r7, #16]
    2352:	ea4f 1303 	mov.w	r3, r3, lsl #4
    2356:	fbb2 f3f3 	udiv	r3, r2, r3
    235a:	b29a      	uxth	r2, r3
    235c:	4623      	mov	r3, r4
    235e:	4619      	mov	r1, r3
    2360:	ea4f 21c1 	mov.w	r1, r1, lsl #11
    2364:	1acb      	subs	r3, r1, r3
    2366:	ea4f 1343 	mov.w	r3, r3, lsl #5
    236a:	b29b      	uxth	r3, r3
    236c:	18d3      	adds	r3, r2, r3
    236e:	b29c      	uxth	r4, r3
  
  //保存UARTx_C4寄存器中除了BRFA的值
  temp = uartx->C4 & ~(UART_C4_BRFA(0x1F));
    2370:	697b      	ldr	r3, [r7, #20]
    2372:	7a9b      	ldrb	r3, [r3, #10]
    2374:	b2db      	uxtb	r3, r3
    2376:	f023 031f 	bic.w	r3, r3, #31
    237a:	70fb      	strb	r3, [r7, #3]
  
  uartx->C4 = temp |  UART_C4_BRFA(brfa);    
    237c:	b2e3      	uxtb	r3, r4
    237e:	f003 031f 	and.w	r3, r3, #31
    2382:	b2da      	uxtb	r2, r3
    2384:	78fb      	ldrb	r3, [r7, #3]
    2386:	4313      	orrs	r3, r2
    2388:	b2da      	uxtb	r2, r3
    238a:	697b      	ldr	r3, [r7, #20]
    238c:	729a      	strb	r2, [r3, #10]
  
  //配置接收中断
  if(uart_init_structure.UART_RxIntEnable == TRUE && rx_isr != NULL)
    238e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
    2392:	2b01      	cmp	r3, #1
    2394:	d113      	bne.n	23be <LPLD_UART_Init+0x46e>
    2396:	68bb      	ldr	r3, [r7, #8]
    2398:	2b00      	cmp	r3, #0
    239a:	d010      	beq.n	23be <LPLD_UART_Init+0x46e>
  {
    uartx->C2 |= UART_C2_RIE_MASK; 
    239c:	697b      	ldr	r3, [r7, #20]
    239e:	78db      	ldrb	r3, [r3, #3]
    23a0:	b2db      	uxtb	r3, r3
    23a2:	f043 0320 	orr.w	r3, r3, #32
    23a6:	b2da      	uxtb	r2, r3
    23a8:	697b      	ldr	r3, [r7, #20]
    23aa:	70da      	strb	r2, [r3, #3]
    UART_R_ISR[x] = rx_isr;
    23ac:	7efa      	ldrb	r2, [r7, #27]
    23ae:	f240 035c 	movw	r3, #92	; 0x5c
    23b2:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    23b6:	68b9      	ldr	r1, [r7, #8]
    23b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    23bc:	e007      	b.n	23ce <LPLD_UART_Init+0x47e>
  } 
  else
  {
    uartx->C2 &= ~(UART_C2_RIE_MASK); 
    23be:	697b      	ldr	r3, [r7, #20]
    23c0:	78db      	ldrb	r3, [r3, #3]
    23c2:	b2db      	uxtb	r3, r3
    23c4:	f023 0320 	bic.w	r3, r3, #32
    23c8:	b2da      	uxtb	r2, r3
    23ca:	697b      	ldr	r3, [r7, #20]
    23cc:	70da      	strb	r2, [r3, #3]
  }
  //配置发送中断
  if(uart_init_structure.UART_TxIntEnable == TRUE && tx_isr != NULL)
    23ce:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
    23d2:	2b01      	cmp	r3, #1
    23d4:	d113      	bne.n	23fe <LPLD_UART_Init+0x4ae>
    23d6:	687b      	ldr	r3, [r7, #4]
    23d8:	2b00      	cmp	r3, #0
    23da:	d010      	beq.n	23fe <LPLD_UART_Init+0x4ae>
  {
    uartx->C2 |= UART_C2_TIE_MASK; 
    23dc:	697b      	ldr	r3, [r7, #20]
    23de:	78db      	ldrb	r3, [r3, #3]
    23e0:	b2db      	uxtb	r3, r3
    23e2:	f063 037f 	orn	r3, r3, #127	; 0x7f
    23e6:	b2da      	uxtb	r2, r3
    23e8:	697b      	ldr	r3, [r7, #20]
    23ea:	70da      	strb	r2, [r3, #3]
    UART_T_ISR[x] = tx_isr;
    23ec:	7efa      	ldrb	r2, [r7, #27]
    23ee:	f240 0344 	movw	r3, #68	; 0x44
    23f2:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    23f6:	6879      	ldr	r1, [r7, #4]
    23f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    23fc:	e007      	b.n	240e <LPLD_UART_Init+0x4be>
  } 
  else
  {
    uartx->C2 &= ~(UART_C2_TIE_MASK); 
    23fe:	697b      	ldr	r3, [r7, #20]
    2400:	78db      	ldrb	r3, [r3, #3]
    2402:	b2db      	uxtb	r3, r3
    2404:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    2408:	b2da      	uxtb	r2, r3
    240a:	697b      	ldr	r3, [r7, #20]
    240c:	70da      	strb	r2, [r3, #3]
  }
  
  //使能发送器和接收器
  uartx->C2 |= (UART_C2_TE_MASK | UART_C2_RE_MASK );    
    240e:	697b      	ldr	r3, [r7, #20]
    2410:	78db      	ldrb	r3, [r3, #3]
    2412:	b2db      	uxtb	r3, r3
    2414:	f043 030c 	orr.w	r3, r3, #12
    2418:	b2da      	uxtb	r2, r3
    241a:	697b      	ldr	r3, [r7, #20]
    241c:	70da      	strb	r2, [r3, #3]
}
    241e:	f107 0720 	add.w	r7, r7, #32
    2422:	46bd      	mov	sp, r7
    2424:	bc90      	pop	{r4, r7}
    2426:	b004      	add	sp, #16
    2428:	4770      	bx	lr
    242a:	bf00      	nop

0000242c <LPLD_UART_GetChar>:
 * 输出:
 *    串口接收的1个字节
 *
 */
int8 LPLD_UART_GetChar(UART_MemMapPtr uartx)
{
    242c:	b480      	push	{r7}
    242e:	b083      	sub	sp, #12
    2430:	af00      	add	r7, sp, #0
    2432:	6078      	str	r0, [r7, #4]
  //等待数据接收
  while (!(uartx->S1 & UART_S1_RDRF_MASK));
    2434:	bf00      	nop
    2436:	687b      	ldr	r3, [r7, #4]
    2438:	791b      	ldrb	r3, [r3, #4]
    243a:	b2db      	uxtb	r3, r3
    243c:	f003 0320 	and.w	r3, r3, #32
    2440:	2b00      	cmp	r3, #0
    2442:	d0f8      	beq.n	2436 <LPLD_UART_GetChar+0xa>
  
  //返回接收的1个字节数据
  return uartx->D;
    2444:	687b      	ldr	r3, [r7, #4]
    2446:	79db      	ldrb	r3, [r3, #7]
    2448:	b2db      	uxtb	r3, r3
    244a:	b2db      	uxtb	r3, r3
    244c:	b25b      	sxtb	r3, r3
}
    244e:	4618      	mov	r0, r3
    2450:	f107 070c 	add.w	r7, r7, #12
    2454:	46bd      	mov	sp, r7
    2456:	bc80      	pop	{r7}
    2458:	4770      	bx	lr
    245a:	bf00      	nop

0000245c <LPLD_UART_GetChar_Present>:
 * 输出:
 *  0       没有接收到字符
 *  1       已经接收到字符
 */
int32 LPLD_UART_GetChar_Present(UART_MemMapPtr uartx)
{
    245c:	b480      	push	{r7}
    245e:	b083      	sub	sp, #12
    2460:	af00      	add	r7, sp, #0
    2462:	6078      	str	r0, [r7, #4]
    return (uartx->S1 & UART_S1_RDRF_MASK);
    2464:	687b      	ldr	r3, [r7, #4]
    2466:	791b      	ldrb	r3, [r3, #4]
    2468:	b2db      	uxtb	r3, r3
    246a:	f003 0320 	and.w	r3, r3, #32
}
    246e:	4618      	mov	r0, r3
    2470:	f107 070c 	add.w	r7, r7, #12
    2474:	46bd      	mov	sp, r7
    2476:	bc80      	pop	{r7}
    2478:	4770      	bx	lr
    247a:	bf00      	nop

0000247c <LPLD_UART_PutChar>:
 * 输出:
 *    无
 *
 */
void LPLD_UART_PutChar(UART_MemMapPtr uartx, int8 ch)
{
    247c:	b480      	push	{r7}
    247e:	b083      	sub	sp, #12
    2480:	af00      	add	r7, sp, #0
    2482:	6078      	str	r0, [r7, #4]
    2484:	460b      	mov	r3, r1
    2486:	70fb      	strb	r3, [r7, #3]
  //等待FIFO准备就绪
  while(!(uartx->S1 & UART_S1_TDRE_MASK));
    2488:	bf00      	nop
    248a:	687b      	ldr	r3, [r7, #4]
    248c:	791b      	ldrb	r3, [r3, #4]
    248e:	b2db      	uxtb	r3, r3
    2490:	b2db      	uxtb	r3, r3
    2492:	b25b      	sxtb	r3, r3
    2494:	2b00      	cmp	r3, #0
    2496:	daf8      	bge.n	248a <LPLD_UART_PutChar+0xe>
  
  //将要发送的1个字节发给UART数据寄存器
  uartx->D = (uint8)ch;
    2498:	78fa      	ldrb	r2, [r7, #3]
    249a:	687b      	ldr	r3, [r7, #4]
    249c:	71da      	strb	r2, [r3, #7]
}
    249e:	f107 070c 	add.w	r7, r7, #12
    24a2:	46bd      	mov	sp, r7
    24a4:	bc80      	pop	{r7}
    24a6:	4770      	bx	lr

000024a8 <LPLD_UART_PutCharArr>:
 * 输出:
 *    无
 *
 */
void LPLD_UART_PutCharArr(UART_MemMapPtr uartx, char *ch, int32 len)
{
    24a8:	b580      	push	{r7, lr}
    24aa:	b084      	sub	sp, #16
    24ac:	af00      	add	r7, sp, #0
    24ae:	60f8      	str	r0, [r7, #12]
    24b0:	60b9      	str	r1, [r7, #8]
    24b2:	607a      	str	r2, [r7, #4]
  while(len--)
    24b4:	e00b      	b.n	24ce <LPLD_UART_PutCharArr+0x26>
  {
    LPLD_UART_PutChar(uartx, *(ch++));
    24b6:	68bb      	ldr	r3, [r7, #8]
    24b8:	781b      	ldrb	r3, [r3, #0]
    24ba:	b2db      	uxtb	r3, r3
    24bc:	68ba      	ldr	r2, [r7, #8]
    24be:	f102 0201 	add.w	r2, r2, #1
    24c2:	60ba      	str	r2, [r7, #8]
    24c4:	b25b      	sxtb	r3, r3
    24c6:	68f8      	ldr	r0, [r7, #12]
    24c8:	4619      	mov	r1, r3
    24ca:	f7ff ffd7 	bl	247c <LPLD_UART_PutChar>
 *    无
 *
 */
void LPLD_UART_PutCharArr(UART_MemMapPtr uartx, char *ch, int32 len)
{
  while(len--)
    24ce:	687b      	ldr	r3, [r7, #4]
    24d0:	2b00      	cmp	r3, #0
    24d2:	bf0c      	ite	eq
    24d4:	2300      	moveq	r3, #0
    24d6:	2301      	movne	r3, #1
    24d8:	b2db      	uxtb	r3, r3
    24da:	687a      	ldr	r2, [r7, #4]
    24dc:	f102 32ff 	add.w	r2, r2, #4294967295
    24e0:	607a      	str	r2, [r7, #4]
    24e2:	2b00      	cmp	r3, #0
    24e4:	d1e7      	bne.n	24b6 <LPLD_UART_PutCharArr+0xe>
  {
    LPLD_UART_PutChar(uartx, *(ch++));
  }
}
    24e6:	f107 0710 	add.w	r7, r7, #16
    24ea:	46bd      	mov	sp, r7
    24ec:	bd80      	pop	{r7, pc}
    24ee:	bf00      	nop

000024f0 <LPLD_UART_EnableIrq>:
 * 输出:
 *    无
 *
 */
void LPLD_UART_EnableIrq(UART_InitTypeDef uart_init_structure)
{
    24f0:	b084      	sub	sp, #16
    24f2:	b580      	push	{r7, lr}
    24f4:	af00      	add	r7, sp, #0
    24f6:	f107 0c08 	add.w	ip, r7, #8
    24fa:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  if(uart_init_structure.UART_Uartx == UART0_BASE_PTR)
    24fe:	68ba      	ldr	r2, [r7, #8]
    2500:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    2504:	f2c4 0306 	movt	r3, #16390	; 0x4006
    2508:	429a      	cmp	r2, r3
    250a:	d104      	bne.n	2516 <LPLD_UART_EnableIrq+0x26>
  {
    enable_irq(INT_UART0_RX_TX - 16);
    250c:	f04f 002d 	mov.w	r0, #45	; 0x2d
    2510:	f7fe fb9c 	bl	c4c <enable_irq>
    2514:	e03a      	b.n	258c <LPLD_UART_EnableIrq+0x9c>
  }
  else if(uart_init_structure.UART_Uartx == UART1_BASE_PTR)
    2516:	68ba      	ldr	r2, [r7, #8]
    2518:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    251c:	f2c4 0306 	movt	r3, #16390	; 0x4006
    2520:	429a      	cmp	r2, r3
    2522:	d104      	bne.n	252e <LPLD_UART_EnableIrq+0x3e>
  {
    enable_irq(INT_UART1_RX_TX - 16);
    2524:	f04f 002f 	mov.w	r0, #47	; 0x2f
    2528:	f7fe fb90 	bl	c4c <enable_irq>
    252c:	e02e      	b.n	258c <LPLD_UART_EnableIrq+0x9c>
  }
  else if(uart_init_structure.UART_Uartx == UART2_BASE_PTR)
    252e:	68ba      	ldr	r2, [r7, #8]
    2530:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    2534:	f2c4 0306 	movt	r3, #16390	; 0x4006
    2538:	429a      	cmp	r2, r3
    253a:	d104      	bne.n	2546 <LPLD_UART_EnableIrq+0x56>
  {
    enable_irq(INT_UART3_RX_TX - 16);
    253c:	f04f 0033 	mov.w	r0, #51	; 0x33
    2540:	f7fe fb84 	bl	c4c <enable_irq>
    2544:	e022      	b.n	258c <LPLD_UART_EnableIrq+0x9c>
  }
  else if(uart_init_structure.UART_Uartx == UART3_BASE_PTR)
    2546:	68ba      	ldr	r2, [r7, #8]
    2548:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    254c:	f2c4 0306 	movt	r3, #16390	; 0x4006
    2550:	429a      	cmp	r2, r3
    2552:	d104      	bne.n	255e <LPLD_UART_EnableIrq+0x6e>
  {
    enable_irq(INT_UART3_RX_TX - 16);
    2554:	f04f 0033 	mov.w	r0, #51	; 0x33
    2558:	f7fe fb78 	bl	c4c <enable_irq>
    255c:	e016      	b.n	258c <LPLD_UART_EnableIrq+0x9c>
  }
  else if(uart_init_structure.UART_Uartx == UART4_BASE_PTR)
    255e:	68ba      	ldr	r2, [r7, #8]
    2560:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    2564:	f2c4 030e 	movt	r3, #16398	; 0x400e
    2568:	429a      	cmp	r2, r3
    256a:	d104      	bne.n	2576 <LPLD_UART_EnableIrq+0x86>
  {
    enable_irq(INT_UART4_RX_TX - 16);
    256c:	f04f 0035 	mov.w	r0, #53	; 0x35
    2570:	f7fe fb6c 	bl	c4c <enable_irq>
    2574:	e00a      	b.n	258c <LPLD_UART_EnableIrq+0x9c>
  }
  else if(uart_init_structure.UART_Uartx == UART5_BASE_PTR)
    2576:	68ba      	ldr	r2, [r7, #8]
    2578:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    257c:	f2c4 030e 	movt	r3, #16398	; 0x400e
    2580:	429a      	cmp	r2, r3
    2582:	d103      	bne.n	258c <LPLD_UART_EnableIrq+0x9c>
  {
    enable_irq(INT_UART5_RX_TX - 16);
    2584:	f04f 0037 	mov.w	r0, #55	; 0x37
    2588:	f7fe fb60 	bl	c4c <enable_irq>
  }
}
    258c:	46bd      	mov	sp, r7
    258e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    2592:	b004      	add	sp, #16
    2594:	4770      	bx	lr
    2596:	bf00      	nop

00002598 <LPLD_UART_DisableIrq>:
 * 输出:
 *    无
 *
 */
void LPLD_UART_DisableIrq(UART_InitTypeDef uart_init_structure)
{
    2598:	b084      	sub	sp, #16
    259a:	b580      	push	{r7, lr}
    259c:	af00      	add	r7, sp, #0
    259e:	f107 0c08 	add.w	ip, r7, #8
    25a2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  //根据中断请求号使能相应中断
  if(uart_init_structure.UART_Uartx == UART0_BASE_PTR)
    25a6:	68ba      	ldr	r2, [r7, #8]
    25a8:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    25ac:	f2c4 0306 	movt	r3, #16390	; 0x4006
    25b0:	429a      	cmp	r2, r3
    25b2:	d104      	bne.n	25be <LPLD_UART_DisableIrq+0x26>
    disable_irq(INT_UART0_RX_TX - 16);
    25b4:	f04f 002d 	mov.w	r0, #45	; 0x2d
    25b8:	f7fe fc0c 	bl	dd4 <disable_irq>
    25bc:	e03a      	b.n	2634 <LPLD_UART_DisableIrq+0x9c>
  else if(uart_init_structure.UART_Uartx == UART1_BASE_PTR)
    25be:	68ba      	ldr	r2, [r7, #8]
    25c0:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    25c4:	f2c4 0306 	movt	r3, #16390	; 0x4006
    25c8:	429a      	cmp	r2, r3
    25ca:	d104      	bne.n	25d6 <LPLD_UART_DisableIrq+0x3e>
    disable_irq(INT_UART1_RX_TX - 16);
    25cc:	f04f 002f 	mov.w	r0, #47	; 0x2f
    25d0:	f7fe fc00 	bl	dd4 <disable_irq>
    25d4:	e02e      	b.n	2634 <LPLD_UART_DisableIrq+0x9c>
  else if(uart_init_structure.UART_Uartx == UART2_BASE_PTR)
    25d6:	68ba      	ldr	r2, [r7, #8]
    25d8:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    25dc:	f2c4 0306 	movt	r3, #16390	; 0x4006
    25e0:	429a      	cmp	r2, r3
    25e2:	d104      	bne.n	25ee <LPLD_UART_DisableIrq+0x56>
    disable_irq(INT_UART2_RX_TX - 16);
    25e4:	f04f 0031 	mov.w	r0, #49	; 0x31
    25e8:	f7fe fbf4 	bl	dd4 <disable_irq>
    25ec:	e022      	b.n	2634 <LPLD_UART_DisableIrq+0x9c>
  else if(uart_init_structure.UART_Uartx == UART3_BASE_PTR)
    25ee:	68ba      	ldr	r2, [r7, #8]
    25f0:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    25f4:	f2c4 0306 	movt	r3, #16390	; 0x4006
    25f8:	429a      	cmp	r2, r3
    25fa:	d104      	bne.n	2606 <LPLD_UART_DisableIrq+0x6e>
    disable_irq(INT_UART3_RX_TX - 16);
    25fc:	f04f 0033 	mov.w	r0, #51	; 0x33
    2600:	f7fe fbe8 	bl	dd4 <disable_irq>
    2604:	e016      	b.n	2634 <LPLD_UART_DisableIrq+0x9c>
  else if(uart_init_structure.UART_Uartx == UART4_BASE_PTR)
    2606:	68ba      	ldr	r2, [r7, #8]
    2608:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    260c:	f2c4 030e 	movt	r3, #16398	; 0x400e
    2610:	429a      	cmp	r2, r3
    2612:	d104      	bne.n	261e <LPLD_UART_DisableIrq+0x86>
    disable_irq(INT_UART4_RX_TX - 16);
    2614:	f04f 0035 	mov.w	r0, #53	; 0x35
    2618:	f7fe fbdc 	bl	dd4 <disable_irq>
    261c:	e00a      	b.n	2634 <LPLD_UART_DisableIrq+0x9c>
  else if(uart_init_structure.UART_Uartx == UART5_BASE_PTR)
    261e:	68ba      	ldr	r2, [r7, #8]
    2620:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    2624:	f2c4 030e 	movt	r3, #16398	; 0x400e
    2628:	429a      	cmp	r2, r3
    262a:	d103      	bne.n	2634 <LPLD_UART_DisableIrq+0x9c>
    disable_irq(INT_UART5_RX_TX - 16);
    262c:	f04f 0037 	mov.w	r0, #55	; 0x37
    2630:	f7fe fbd0 	bl	dd4 <disable_irq>
}
    2634:	46bd      	mov	sp, r7
    2636:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    263a:	b004      	add	sp, #16
    263c:	4770      	bx	lr
    263e:	bf00      	nop

00002640 <UART0_IRQHandler>:

//HW层中断函数，用户无需调用
//UART0
void UART0_IRQHandler(void)
{
    2640:	b580      	push	{r7, lr}
    2642:	af00      	add	r7, sp, #0
  
  //进入接收中断函数
  if((UART0_S1 & UART_S1_RDRF_MASK) && (UART0_C2 & UART_C2_RIE_MASK))
    2644:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    2648:	f2c4 0306 	movt	r3, #16390	; 0x4006
    264c:	791b      	ldrb	r3, [r3, #4]
    264e:	b2db      	uxtb	r3, r3
    2650:	f003 0320 	and.w	r3, r3, #32
    2654:	2b00      	cmp	r3, #0
    2656:	d00f      	beq.n	2678 <UART0_IRQHandler+0x38>
    2658:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    265c:	f2c4 0306 	movt	r3, #16390	; 0x4006
    2660:	78db      	ldrb	r3, [r3, #3]
    2662:	b2db      	uxtb	r3, r3
    2664:	f003 0320 	and.w	r3, r3, #32
    2668:	2b00      	cmp	r3, #0
    266a:	d005      	beq.n	2678 <UART0_IRQHandler+0x38>
  {
    UART_R_ISR[0]();
    266c:	f240 035c 	movw	r3, #92	; 0x5c
    2670:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    2674:	681b      	ldr	r3, [r3, #0]
    2676:	4798      	blx	r3
  }
  //进入发送中断函数
  if((UART0_S1 & UART_S1_TDRE_MASK) && (UART0_C2 & UART_C2_TIE_MASK))
    2678:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    267c:	f2c4 0306 	movt	r3, #16390	; 0x4006
    2680:	791b      	ldrb	r3, [r3, #4]
    2682:	b2db      	uxtb	r3, r3
    2684:	b2db      	uxtb	r3, r3
    2686:	b25b      	sxtb	r3, r3
    2688:	2b00      	cmp	r3, #0
    268a:	da0f      	bge.n	26ac <UART0_IRQHandler+0x6c>
    268c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    2690:	f2c4 0306 	movt	r3, #16390	; 0x4006
    2694:	78db      	ldrb	r3, [r3, #3]
    2696:	b2db      	uxtb	r3, r3
    2698:	b2db      	uxtb	r3, r3
    269a:	b25b      	sxtb	r3, r3
    269c:	2b00      	cmp	r3, #0
    269e:	da05      	bge.n	26ac <UART0_IRQHandler+0x6c>
  {
    UART_T_ISR[0]();
    26a0:	f240 0344 	movw	r3, #68	; 0x44
    26a4:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    26a8:	681b      	ldr	r3, [r3, #0]
    26aa:	4798      	blx	r3
  }
}
    26ac:	bd80      	pop	{r7, pc}
    26ae:	bf00      	nop

000026b0 <UART1_IRQHandler>:

//UART1
void UART1_IRQHandler(void)
{
    26b0:	b580      	push	{r7, lr}
    26b2:	af00      	add	r7, sp, #0
  
  //进入接收中断函数
  if((UART1_S1 & UART_S1_RDRF_MASK) && (UART1_C2 & UART_C2_RIE_MASK))
    26b4:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    26b8:	f2c4 0306 	movt	r3, #16390	; 0x4006
    26bc:	791b      	ldrb	r3, [r3, #4]
    26be:	b2db      	uxtb	r3, r3
    26c0:	f003 0320 	and.w	r3, r3, #32
    26c4:	2b00      	cmp	r3, #0
    26c6:	d00f      	beq.n	26e8 <UART1_IRQHandler+0x38>
    26c8:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    26cc:	f2c4 0306 	movt	r3, #16390	; 0x4006
    26d0:	78db      	ldrb	r3, [r3, #3]
    26d2:	b2db      	uxtb	r3, r3
    26d4:	f003 0320 	and.w	r3, r3, #32
    26d8:	2b00      	cmp	r3, #0
    26da:	d005      	beq.n	26e8 <UART1_IRQHandler+0x38>
  {
    UART_R_ISR[0]();
    26dc:	f240 035c 	movw	r3, #92	; 0x5c
    26e0:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    26e4:	681b      	ldr	r3, [r3, #0]
    26e6:	4798      	blx	r3
  }
  //进入发送中断函数
  if((UART1_S1 & UART_S1_TDRE_MASK) && (UART1_C2 & UART_C2_TIE_MASK))
    26e8:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    26ec:	f2c4 0306 	movt	r3, #16390	; 0x4006
    26f0:	791b      	ldrb	r3, [r3, #4]
    26f2:	b2db      	uxtb	r3, r3
    26f4:	b2db      	uxtb	r3, r3
    26f6:	b25b      	sxtb	r3, r3
    26f8:	2b00      	cmp	r3, #0
    26fa:	da0f      	bge.n	271c <UART1_IRQHandler+0x6c>
    26fc:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    2700:	f2c4 0306 	movt	r3, #16390	; 0x4006
    2704:	78db      	ldrb	r3, [r3, #3]
    2706:	b2db      	uxtb	r3, r3
    2708:	b2db      	uxtb	r3, r3
    270a:	b25b      	sxtb	r3, r3
    270c:	2b00      	cmp	r3, #0
    270e:	da05      	bge.n	271c <UART1_IRQHandler+0x6c>
  {
    UART_T_ISR[0]();
    2710:	f240 0344 	movw	r3, #68	; 0x44
    2714:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    2718:	681b      	ldr	r3, [r3, #0]
    271a:	4798      	blx	r3
  }
}
    271c:	bd80      	pop	{r7, pc}
    271e:	bf00      	nop

00002720 <UART2_IRQHandler>:

//UART2
void UART2_IRQHandler(void)
{
    2720:	b580      	push	{r7, lr}
    2722:	af00      	add	r7, sp, #0
  //进入接收中断函数
  if((UART2_S1 & UART_S1_RDRF_MASK) && (UART2_C2 & UART_C2_RIE_MASK))
    2724:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    2728:	f2c4 0306 	movt	r3, #16390	; 0x4006
    272c:	791b      	ldrb	r3, [r3, #4]
    272e:	b2db      	uxtb	r3, r3
    2730:	f003 0320 	and.w	r3, r3, #32
    2734:	2b00      	cmp	r3, #0
    2736:	d00f      	beq.n	2758 <UART2_IRQHandler+0x38>
    2738:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    273c:	f2c4 0306 	movt	r3, #16390	; 0x4006
    2740:	78db      	ldrb	r3, [r3, #3]
    2742:	b2db      	uxtb	r3, r3
    2744:	f003 0320 	and.w	r3, r3, #32
    2748:	2b00      	cmp	r3, #0
    274a:	d005      	beq.n	2758 <UART2_IRQHandler+0x38>
  {
    UART_R_ISR[0]();
    274c:	f240 035c 	movw	r3, #92	; 0x5c
    2750:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    2754:	681b      	ldr	r3, [r3, #0]
    2756:	4798      	blx	r3
  }
  //进入发送中断函数
  if((UART2_S1 & UART_S1_TDRE_MASK) && (UART2_C2 & UART_C2_TIE_MASK))
    2758:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    275c:	f2c4 0306 	movt	r3, #16390	; 0x4006
    2760:	791b      	ldrb	r3, [r3, #4]
    2762:	b2db      	uxtb	r3, r3
    2764:	b2db      	uxtb	r3, r3
    2766:	b25b      	sxtb	r3, r3
    2768:	2b00      	cmp	r3, #0
    276a:	da0f      	bge.n	278c <UART2_IRQHandler+0x6c>
    276c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    2770:	f2c4 0306 	movt	r3, #16390	; 0x4006
    2774:	78db      	ldrb	r3, [r3, #3]
    2776:	b2db      	uxtb	r3, r3
    2778:	b2db      	uxtb	r3, r3
    277a:	b25b      	sxtb	r3, r3
    277c:	2b00      	cmp	r3, #0
    277e:	da05      	bge.n	278c <UART2_IRQHandler+0x6c>
  {
    UART_T_ISR[0]();
    2780:	f240 0344 	movw	r3, #68	; 0x44
    2784:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    2788:	681b      	ldr	r3, [r3, #0]
    278a:	4798      	blx	r3
  }
}
    278c:	bd80      	pop	{r7, pc}
    278e:	bf00      	nop

00002790 <UART3_IRQHandler>:

//uart3
void UART3_IRQHandler(void)
{
    2790:	b580      	push	{r7, lr}
    2792:	af00      	add	r7, sp, #0
  //进入接收中断函数
  if((UART3_S1 & UART_S1_RDRF_MASK) && (UART3_C2 & UART_C2_RIE_MASK))
    2794:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    2798:	f2c4 0306 	movt	r3, #16390	; 0x4006
    279c:	791b      	ldrb	r3, [r3, #4]
    279e:	b2db      	uxtb	r3, r3
    27a0:	f003 0320 	and.w	r3, r3, #32
    27a4:	2b00      	cmp	r3, #0
    27a6:	d00f      	beq.n	27c8 <UART3_IRQHandler+0x38>
    27a8:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    27ac:	f2c4 0306 	movt	r3, #16390	; 0x4006
    27b0:	78db      	ldrb	r3, [r3, #3]
    27b2:	b2db      	uxtb	r3, r3
    27b4:	f003 0320 	and.w	r3, r3, #32
    27b8:	2b00      	cmp	r3, #0
    27ba:	d005      	beq.n	27c8 <UART3_IRQHandler+0x38>
  {
    UART_R_ISR[0]();
    27bc:	f240 035c 	movw	r3, #92	; 0x5c
    27c0:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    27c4:	681b      	ldr	r3, [r3, #0]
    27c6:	4798      	blx	r3
  }
  //进入发送中断函数
  if((UART3_S1 & UART_S1_TDRE_MASK) && (UART3_C2 & UART_C2_TIE_MASK))
    27c8:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    27cc:	f2c4 0306 	movt	r3, #16390	; 0x4006
    27d0:	791b      	ldrb	r3, [r3, #4]
    27d2:	b2db      	uxtb	r3, r3
    27d4:	b2db      	uxtb	r3, r3
    27d6:	b25b      	sxtb	r3, r3
    27d8:	2b00      	cmp	r3, #0
    27da:	da0f      	bge.n	27fc <UART3_IRQHandler+0x6c>
    27dc:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    27e0:	f2c4 0306 	movt	r3, #16390	; 0x4006
    27e4:	78db      	ldrb	r3, [r3, #3]
    27e6:	b2db      	uxtb	r3, r3
    27e8:	b2db      	uxtb	r3, r3
    27ea:	b25b      	sxtb	r3, r3
    27ec:	2b00      	cmp	r3, #0
    27ee:	da05      	bge.n	27fc <UART3_IRQHandler+0x6c>
  {
    UART_T_ISR[0]();
    27f0:	f240 0344 	movw	r3, #68	; 0x44
    27f4:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    27f8:	681b      	ldr	r3, [r3, #0]
    27fa:	4798      	blx	r3
  }
}
    27fc:	bd80      	pop	{r7, pc}
    27fe:	bf00      	nop

00002800 <UART4_IRQHandler>:

//uart4
void UART4_IRQHandler(void)
{
    2800:	b580      	push	{r7, lr}
    2802:	af00      	add	r7, sp, #0
  //进入接收中断函数
  if((UART4_S1 & UART_S1_RDRF_MASK) && (UART4_C2 & UART_C2_RIE_MASK))
    2804:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    2808:	f2c4 030e 	movt	r3, #16398	; 0x400e
    280c:	791b      	ldrb	r3, [r3, #4]
    280e:	b2db      	uxtb	r3, r3
    2810:	f003 0320 	and.w	r3, r3, #32
    2814:	2b00      	cmp	r3, #0
    2816:	d00f      	beq.n	2838 <UART4_IRQHandler+0x38>
    2818:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    281c:	f2c4 030e 	movt	r3, #16398	; 0x400e
    2820:	78db      	ldrb	r3, [r3, #3]
    2822:	b2db      	uxtb	r3, r3
    2824:	f003 0320 	and.w	r3, r3, #32
    2828:	2b00      	cmp	r3, #0
    282a:	d005      	beq.n	2838 <UART4_IRQHandler+0x38>
  {
    UART_R_ISR[0]();
    282c:	f240 035c 	movw	r3, #92	; 0x5c
    2830:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    2834:	681b      	ldr	r3, [r3, #0]
    2836:	4798      	blx	r3
  }
  //进入发送中断函数
  if((UART4_S1 & UART_S1_TDRE_MASK) && (UART4_C2 & UART_C2_TIE_MASK))
    2838:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    283c:	f2c4 030e 	movt	r3, #16398	; 0x400e
    2840:	791b      	ldrb	r3, [r3, #4]
    2842:	b2db      	uxtb	r3, r3
    2844:	b2db      	uxtb	r3, r3
    2846:	b25b      	sxtb	r3, r3
    2848:	2b00      	cmp	r3, #0
    284a:	da0f      	bge.n	286c <UART4_IRQHandler+0x6c>
    284c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    2850:	f2c4 030e 	movt	r3, #16398	; 0x400e
    2854:	78db      	ldrb	r3, [r3, #3]
    2856:	b2db      	uxtb	r3, r3
    2858:	b2db      	uxtb	r3, r3
    285a:	b25b      	sxtb	r3, r3
    285c:	2b00      	cmp	r3, #0
    285e:	da05      	bge.n	286c <UART4_IRQHandler+0x6c>
  {
    UART_T_ISR[0]();
    2860:	f240 0344 	movw	r3, #68	; 0x44
    2864:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    2868:	681b      	ldr	r3, [r3, #0]
    286a:	4798      	blx	r3
  }
}
    286c:	bd80      	pop	{r7, pc}
    286e:	bf00      	nop

00002870 <UART5_IRQHandler>:

//uart3
void UART5_IRQHandler(void)
{
    2870:	b580      	push	{r7, lr}
    2872:	af00      	add	r7, sp, #0
  //进入接收中断函数
  if((UART5_S1 & UART_S1_RDRF_MASK) && (UART5_C2 & UART_C2_RIE_MASK))
    2874:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    2878:	f2c4 030e 	movt	r3, #16398	; 0x400e
    287c:	791b      	ldrb	r3, [r3, #4]
    287e:	b2db      	uxtb	r3, r3
    2880:	f003 0320 	and.w	r3, r3, #32
    2884:	2b00      	cmp	r3, #0
    2886:	d00f      	beq.n	28a8 <UART5_IRQHandler+0x38>
    2888:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    288c:	f2c4 030e 	movt	r3, #16398	; 0x400e
    2890:	78db      	ldrb	r3, [r3, #3]
    2892:	b2db      	uxtb	r3, r3
    2894:	f003 0320 	and.w	r3, r3, #32
    2898:	2b00      	cmp	r3, #0
    289a:	d005      	beq.n	28a8 <UART5_IRQHandler+0x38>
  {
    UART_R_ISR[0]();
    289c:	f240 035c 	movw	r3, #92	; 0x5c
    28a0:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    28a4:	681b      	ldr	r3, [r3, #0]
    28a6:	4798      	blx	r3
  }
  //进入发送中断函数
  if((UART5_S1 & UART_S1_TDRE_MASK) && (UART5_C2 & UART_C2_TIE_MASK))
    28a8:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    28ac:	f2c4 030e 	movt	r3, #16398	; 0x400e
    28b0:	791b      	ldrb	r3, [r3, #4]
    28b2:	b2db      	uxtb	r3, r3
    28b4:	b2db      	uxtb	r3, r3
    28b6:	b25b      	sxtb	r3, r3
    28b8:	2b00      	cmp	r3, #0
    28ba:	da0f      	bge.n	28dc <UART5_IRQHandler+0x6c>
    28bc:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    28c0:	f2c4 030e 	movt	r3, #16398	; 0x400e
    28c4:	78db      	ldrb	r3, [r3, #3]
    28c6:	b2db      	uxtb	r3, r3
    28c8:	b2db      	uxtb	r3, r3
    28ca:	b25b      	sxtb	r3, r3
    28cc:	2b00      	cmp	r3, #0
    28ce:	da05      	bge.n	28dc <UART5_IRQHandler+0x6c>
  {
    UART_T_ISR[0]();
    28d0:	f240 0344 	movw	r3, #68	; 0x44
    28d4:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    28d8:	681b      	ldr	r3, [r3, #0]
    28da:	4798      	blx	r3
  }
}
    28dc:	bd80      	pop	{r7, pc}
    28de:	bf00      	nop

000028e0 <in_char>:
#include "common.h"
#include "hw_uart.h"

/********************************************************************/
int8 in_char (void)
{
    28e0:	b580      	push	{r7, lr}
    28e2:	af00      	add	r7, sp, #0
	return LPLD_UART_GetChar(TERM_PORT);
    28e4:	f44f 4020 	mov.w	r0, #40960	; 0xa000
    28e8:	f2c4 0006 	movt	r0, #16390	; 0x4006
    28ec:	f7ff fd9e 	bl	242c <LPLD_UART_GetChar>
    28f0:	4603      	mov	r3, r0
}
    28f2:	4618      	mov	r0, r3
    28f4:	bd80      	pop	{r7, pc}
    28f6:	bf00      	nop

000028f8 <out_char>:
/********************************************************************/
void out_char (int8 ch)
{
    28f8:	b580      	push	{r7, lr}
    28fa:	b082      	sub	sp, #8
    28fc:	af00      	add	r7, sp, #0
    28fe:	4603      	mov	r3, r0
    2900:	71fb      	strb	r3, [r7, #7]
	LPLD_UART_PutChar(TERM_PORT, ch);
    2902:	f997 3007 	ldrsb.w	r3, [r7, #7]
    2906:	f44f 4020 	mov.w	r0, #40960	; 0xa000
    290a:	f2c4 0006 	movt	r0, #16390	; 0x4006
    290e:	4619      	mov	r1, r3
    2910:	f7ff fdb4 	bl	247c <LPLD_UART_PutChar>
}
    2914:	f107 0708 	add.w	r7, r7, #8
    2918:	46bd      	mov	sp, r7
    291a:	bd80      	pop	{r7, pc}

0000291c <char_present>:
/********************************************************************/
int32 char_present (void)
{
    291c:	b580      	push	{r7, lr}
    291e:	af00      	add	r7, sp, #0
	return LPLD_UART_GetChar_Present(TERM_PORT);
    2920:	f44f 4020 	mov.w	r0, #40960	; 0xa000
    2924:	f2c4 0006 	movt	r0, #16390	; 0x4006
    2928:	f7ff fd98 	bl	245c <LPLD_UART_GetChar_Present>
    292c:	4603      	mov	r3, r0
}
    292e:	4618      	mov	r0, r3
    2930:	bd80      	pop	{r7, pc}
    2932:	bf00      	nop

00002934 <printk_putc>:
#define IS_FMT_p(a)     (a & FMT_p)
#define IS_FMT_n(a)     (a & FMT_n)

/********************************************************************/
static void printk_putc (int32 c, int32 *count, PRINTK_INFO *info)
{
    2934:	b580      	push	{r7, lr}
    2936:	b084      	sub	sp, #16
    2938:	af00      	add	r7, sp, #0
    293a:	60f8      	str	r0, [r7, #12]
    293c:	60b9      	str	r1, [r7, #8]
    293e:	607a      	str	r2, [r7, #4]
    switch (info->dest)
    2940:	687b      	ldr	r3, [r7, #4]
    2942:	681b      	ldr	r3, [r3, #0]
    2944:	2b01      	cmp	r3, #1
    2946:	d002      	beq.n	294e <printk_putc+0x1a>
    2948:	2b02      	cmp	r3, #2
    294a:	d008      	beq.n	295e <printk_putc+0x2a>
    294c:	e013      	b.n	2976 <printk_putc+0x42>
    {
        case DEST_CONSOLE:
            info->func((int8)c);
    294e:	687b      	ldr	r3, [r7, #4]
    2950:	685b      	ldr	r3, [r3, #4]
    2952:	68fa      	ldr	r2, [r7, #12]
    2954:	b2d2      	uxtb	r2, r2
    2956:	b252      	sxtb	r2, r2
    2958:	4610      	mov	r0, r2
    295a:	4798      	blx	r3
            break;
    295c:	e00c      	b.n	2978 <printk_putc+0x44>
        case DEST_STRING:
            *(info->loc) = (uint8)c;
    295e:	687b      	ldr	r3, [r7, #4]
    2960:	689b      	ldr	r3, [r3, #8]
    2962:	68fa      	ldr	r2, [r7, #12]
    2964:	b2d2      	uxtb	r2, r2
    2966:	701a      	strb	r2, [r3, #0]
            ++(info->loc);
    2968:	687b      	ldr	r3, [r7, #4]
    296a:	689b      	ldr	r3, [r3, #8]
    296c:	f103 0201 	add.w	r2, r3, #1
    2970:	687b      	ldr	r3, [r7, #4]
    2972:	609a      	str	r2, [r3, #8]
            break;
    2974:	e000      	b.n	2978 <printk_putc+0x44>
        default:
            break;
    2976:	bf00      	nop
    }
    *count += 1;
    2978:	68bb      	ldr	r3, [r7, #8]
    297a:	681b      	ldr	r3, [r3, #0]
    297c:	f103 0201 	add.w	r2, r3, #1
    2980:	68bb      	ldr	r3, [r7, #8]
    2982:	601a      	str	r2, [r3, #0]
}
    2984:	f107 0710 	add.w	r7, r7, #16
    2988:	46bd      	mov	sp, r7
    298a:	bd80      	pop	{r7, pc}

0000298c <printk_mknumstr>:

/********************************************************************/
static int32 printk_mknumstr (int8 *numstr, void *nump, int32 neg, int32 radix)
{
    298c:	b480      	push	{r7}
    298e:	b08d      	sub	sp, #52	; 0x34
    2990:	af00      	add	r7, sp, #0
    2992:	60f8      	str	r0, [r7, #12]
    2994:	60b9      	str	r1, [r7, #8]
    2996:	607a      	str	r2, [r7, #4]
    2998:	603b      	str	r3, [r7, #0]
    uint32 ua,ub,uc;

    int32 nlen;
    int8 *nstrp;

    nlen = 0;
    299a:	f04f 0300 	mov.w	r3, #0
    299e:	61fb      	str	r3, [r7, #28]
    nstrp = numstr;
    29a0:	68fb      	ldr	r3, [r7, #12]
    29a2:	61bb      	str	r3, [r7, #24]
    *nstrp++ = '\0';
    29a4:	69bb      	ldr	r3, [r7, #24]
    29a6:	f04f 0200 	mov.w	r2, #0
    29aa:	701a      	strb	r2, [r3, #0]
    29ac:	69bb      	ldr	r3, [r7, #24]
    29ae:	f103 0301 	add.w	r3, r3, #1
    29b2:	61bb      	str	r3, [r7, #24]

    if (neg)
    29b4:	687b      	ldr	r3, [r7, #4]
    29b6:	2b00      	cmp	r3, #0
    29b8:	d038      	beq.n	2a2c <printk_mknumstr+0xa0>
    {
        a = *(int32 *)nump;
    29ba:	68bb      	ldr	r3, [r7, #8]
    29bc:	681b      	ldr	r3, [r3, #0]
    29be:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (a == 0)
    29c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    29c2:	2b00      	cmp	r3, #0
    29c4:	d12e      	bne.n	2a24 <printk_mknumstr+0x98>
        {
            *nstrp = '0';
    29c6:	69bb      	ldr	r3, [r7, #24]
    29c8:	f04f 0230 	mov.w	r2, #48	; 0x30
    29cc:	701a      	strb	r2, [r3, #0]
            ++nlen;
    29ce:	69fb      	ldr	r3, [r7, #28]
    29d0:	f103 0301 	add.w	r3, r3, #1
    29d4:	61fb      	str	r3, [r7, #28]
            goto done;
    29d6:	e061      	b.n	2a9c <printk_mknumstr+0x110>
        }
        while (a != 0)
        {
            b = (int32)a / (int32)radix;
    29d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    29da:	683b      	ldr	r3, [r7, #0]
    29dc:	fb92 f3f3 	sdiv	r3, r2, r3
    29e0:	617b      	str	r3, [r7, #20]
            c = (int32)a - ((int32)b * (int32)radix);
    29e2:	697b      	ldr	r3, [r7, #20]
    29e4:	683a      	ldr	r2, [r7, #0]
    29e6:	fb02 f303 	mul.w	r3, r2, r3
    29ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    29ec:	1ad3      	subs	r3, r2, r3
    29ee:	62bb      	str	r3, [r7, #40]	; 0x28
            if (c < 0)
    29f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
    29f2:	2b00      	cmp	r3, #0
    29f4:	da04      	bge.n	2a00 <printk_mknumstr+0x74>
            {
                c = ~c + 1 + '0';
    29f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
    29f8:	f1c3 0330 	rsb	r3, r3, #48	; 0x30
    29fc:	62bb      	str	r3, [r7, #40]	; 0x28
    29fe:	e003      	b.n	2a08 <printk_mknumstr+0x7c>
            }
            else
            {
                c = c + '0';
    2a00:	6abb      	ldr	r3, [r7, #40]	; 0x28
    2a02:	f103 0330 	add.w	r3, r3, #48	; 0x30
    2a06:	62bb      	str	r3, [r7, #40]	; 0x28
            }
            a = b;
    2a08:	697b      	ldr	r3, [r7, #20]
    2a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
            *nstrp++ = (int8)c;
    2a0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    2a0e:	b2da      	uxtb	r2, r3
    2a10:	69bb      	ldr	r3, [r7, #24]
    2a12:	701a      	strb	r2, [r3, #0]
    2a14:	69bb      	ldr	r3, [r7, #24]
    2a16:	f103 0301 	add.w	r3, r3, #1
    2a1a:	61bb      	str	r3, [r7, #24]
            ++nlen;
    2a1c:	69fb      	ldr	r3, [r7, #28]
    2a1e:	f103 0301 	add.w	r3, r3, #1
    2a22:	61fb      	str	r3, [r7, #28]
        {
            *nstrp = '0';
            ++nlen;
            goto done;
        }
        while (a != 0)
    2a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2a26:	2b00      	cmp	r3, #0
    2a28:	d1d6      	bne.n	29d8 <printk_mknumstr+0x4c>
    2a2a:	e037      	b.n	2a9c <printk_mknumstr+0x110>
            ++nlen;
        }
    }
    else
    {
        ua = *(uint32 *)nump;
    2a2c:	68bb      	ldr	r3, [r7, #8]
    2a2e:	681b      	ldr	r3, [r3, #0]
    2a30:	627b      	str	r3, [r7, #36]	; 0x24
        if (ua == 0)
    2a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2a34:	2b00      	cmp	r3, #0
    2a36:	d12e      	bne.n	2a96 <printk_mknumstr+0x10a>
        {
            *nstrp = '0';
    2a38:	69bb      	ldr	r3, [r7, #24]
    2a3a:	f04f 0230 	mov.w	r2, #48	; 0x30
    2a3e:	701a      	strb	r2, [r3, #0]
            ++nlen;
    2a40:	69fb      	ldr	r3, [r7, #28]
    2a42:	f103 0301 	add.w	r3, r3, #1
    2a46:	61fb      	str	r3, [r7, #28]
            goto done;
    2a48:	e028      	b.n	2a9c <printk_mknumstr+0x110>
        }
        while (ua != 0)
        {
            ub = (uint32)ua / (uint32)radix;
    2a4a:	683b      	ldr	r3, [r7, #0]
    2a4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    2a4e:	fbb2 f3f3 	udiv	r3, r2, r3
    2a52:	613b      	str	r3, [r7, #16]
            uc = (uint32)ua - ((uint32)ub * (uint32)radix);
    2a54:	683b      	ldr	r3, [r7, #0]
    2a56:	693a      	ldr	r2, [r7, #16]
    2a58:	fb02 f303 	mul.w	r3, r2, r3
    2a5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    2a5e:	1ad3      	subs	r3, r2, r3
    2a60:	623b      	str	r3, [r7, #32]
            if (uc < 10)
    2a62:	6a3b      	ldr	r3, [r7, #32]
    2a64:	2b09      	cmp	r3, #9
    2a66:	d804      	bhi.n	2a72 <printk_mknumstr+0xe6>
            {
                uc = uc + '0';
    2a68:	6a3b      	ldr	r3, [r7, #32]
    2a6a:	f103 0330 	add.w	r3, r3, #48	; 0x30
    2a6e:	623b      	str	r3, [r7, #32]
    2a70:	e003      	b.n	2a7a <printk_mknumstr+0xee>
            }
            else
            {
                uc = uc - 10 + 'A';
    2a72:	6a3b      	ldr	r3, [r7, #32]
    2a74:	f103 0337 	add.w	r3, r3, #55	; 0x37
    2a78:	623b      	str	r3, [r7, #32]
            }
            ua = ub;
    2a7a:	693b      	ldr	r3, [r7, #16]
    2a7c:	627b      	str	r3, [r7, #36]	; 0x24
            *nstrp++ = (int8)uc;
    2a7e:	6a3b      	ldr	r3, [r7, #32]
    2a80:	b2da      	uxtb	r2, r3
    2a82:	69bb      	ldr	r3, [r7, #24]
    2a84:	701a      	strb	r2, [r3, #0]
    2a86:	69bb      	ldr	r3, [r7, #24]
    2a88:	f103 0301 	add.w	r3, r3, #1
    2a8c:	61bb      	str	r3, [r7, #24]
            ++nlen;
    2a8e:	69fb      	ldr	r3, [r7, #28]
    2a90:	f103 0301 	add.w	r3, r3, #1
    2a94:	61fb      	str	r3, [r7, #28]
        {
            *nstrp = '0';
            ++nlen;
            goto done;
        }
        while (ua != 0)
    2a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2a98:	2b00      	cmp	r3, #0
    2a9a:	d1d6      	bne.n	2a4a <printk_mknumstr+0xbe>
            *nstrp++ = (int8)uc;
            ++nlen;
        }
    }
    done:
    return nlen;
    2a9c:	69fb      	ldr	r3, [r7, #28]
}
    2a9e:	4618      	mov	r0, r3
    2aa0:	f107 0734 	add.w	r7, r7, #52	; 0x34
    2aa4:	46bd      	mov	sp, r7
    2aa6:	bc80      	pop	{r7}
    2aa8:	4770      	bx	lr
    2aaa:	bf00      	nop

00002aac <printk_pad_zero>:

/********************************************************************/
static void printk_pad_zero (int32 curlen, int32 field_width, int32 *count, PRINTK_INFO *info)
{
    2aac:	b580      	push	{r7, lr}
    2aae:	b086      	sub	sp, #24
    2ab0:	af00      	add	r7, sp, #0
    2ab2:	60f8      	str	r0, [r7, #12]
    2ab4:	60b9      	str	r1, [r7, #8]
    2ab6:	607a      	str	r2, [r7, #4]
    2ab8:	603b      	str	r3, [r7, #0]
    int32 i;

    for (i = curlen; i < field_width; i++)
    2aba:	68fb      	ldr	r3, [r7, #12]
    2abc:	617b      	str	r3, [r7, #20]
    2abe:	e009      	b.n	2ad4 <printk_pad_zero+0x28>
    {
        printk_putc('0',count, info);
    2ac0:	f04f 0030 	mov.w	r0, #48	; 0x30
    2ac4:	6879      	ldr	r1, [r7, #4]
    2ac6:	683a      	ldr	r2, [r7, #0]
    2ac8:	f7ff ff34 	bl	2934 <printk_putc>
/********************************************************************/
static void printk_pad_zero (int32 curlen, int32 field_width, int32 *count, PRINTK_INFO *info)
{
    int32 i;

    for (i = curlen; i < field_width; i++)
    2acc:	697b      	ldr	r3, [r7, #20]
    2ace:	f103 0301 	add.w	r3, r3, #1
    2ad2:	617b      	str	r3, [r7, #20]
    2ad4:	697a      	ldr	r2, [r7, #20]
    2ad6:	68bb      	ldr	r3, [r7, #8]
    2ad8:	429a      	cmp	r2, r3
    2ada:	dbf1      	blt.n	2ac0 <printk_pad_zero+0x14>
    {
        printk_putc('0',count, info);
    }
}
    2adc:	f107 0718 	add.w	r7, r7, #24
    2ae0:	46bd      	mov	sp, r7
    2ae2:	bd80      	pop	{r7, pc}

00002ae4 <printk_pad_space>:

/********************************************************************/
static void
printk_pad_space (int32 curlen, int32 field_width, int32 *count, PRINTK_INFO *info)
{
    2ae4:	b580      	push	{r7, lr}
    2ae6:	b086      	sub	sp, #24
    2ae8:	af00      	add	r7, sp, #0
    2aea:	60f8      	str	r0, [r7, #12]
    2aec:	60b9      	str	r1, [r7, #8]
    2aee:	607a      	str	r2, [r7, #4]
    2af0:	603b      	str	r3, [r7, #0]
    int32 i;

    for (i = curlen; i < field_width; i++)
    2af2:	68fb      	ldr	r3, [r7, #12]
    2af4:	617b      	str	r3, [r7, #20]
    2af6:	e009      	b.n	2b0c <printk_pad_space+0x28>
    {
        printk_putc(' ',count, info);
    2af8:	f04f 0020 	mov.w	r0, #32
    2afc:	6879      	ldr	r1, [r7, #4]
    2afe:	683a      	ldr	r2, [r7, #0]
    2b00:	f7ff ff18 	bl	2934 <printk_putc>
static void
printk_pad_space (int32 curlen, int32 field_width, int32 *count, PRINTK_INFO *info)
{
    int32 i;

    for (i = curlen; i < field_width; i++)
    2b04:	697b      	ldr	r3, [r7, #20]
    2b06:	f103 0301 	add.w	r3, r3, #1
    2b0a:	617b      	str	r3, [r7, #20]
    2b0c:	697a      	ldr	r2, [r7, #20]
    2b0e:	68bb      	ldr	r3, [r7, #8]
    2b10:	429a      	cmp	r2, r3
    2b12:	dbf1      	blt.n	2af8 <printk_pad_space+0x14>
    {
        printk_putc(' ',count, info);
    }
}
    2b14:	f107 0718 	add.w	r7, r7, #24
    2b18:	46bd      	mov	sp, r7
    2b1a:	bd80      	pop	{r7, pc}

00002b1c <printk>:

/********************************************************************/
int32 printk (PRINTK_INFO *info, const char *fmt, va_list ap)
{
    2b1c:	b580      	push	{r7, lr}
    2b1e:	b09c      	sub	sp, #112	; 0x70
    2b20:	af00      	add	r7, sp, #0
    2b22:	60f8      	str	r0, [r7, #12]
    2b24:	60b9      	str	r1, [r7, #8]
    2b26:	607a      	str	r2, [r7, #4]
    int8 vstr[33];
    int8 *vstrp;
    int32 vlen;

    int32 done;
    int32 count = 0;
    2b28:	f04f 0300 	mov.w	r3, #0
    2b2c:	61bb      	str	r3, [r7, #24]

    /*
     * Start parsing apart the format string and display appropriate
     * formats and data.
     */
    for (p = (int8 *)fmt; (c = *p) != 0; p++)
    2b2e:	68bb      	ldr	r3, [r7, #8]
    2b30:	66fb      	str	r3, [r7, #108]	; 0x6c
    2b32:	e352      	b.n	31da <printk+0x6be>
         * All formats begin with a '%' marker.  Special chars like
         * '\n' or '\t' are normally converted to the appropriate
         * character by the __compiler__.  Thus, no need for this
         * routine to account for the '\' character.
         */
        if (c != '%')
    2b34:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    2b36:	2b25      	cmp	r3, #37	; 0x25
    2b38:	d01b      	beq.n	2b72 <printk+0x56>
            /*
             * This needs to be replaced with something like
             * 'out_char()' or call an OS routine.
             */
#ifndef UNIX_DEBUG
            if (c != '\n')
    2b3a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    2b3c:	2b0a      	cmp	r3, #10
    2b3e:	d007      	beq.n	2b50 <printk+0x34>
            {
                printk_putc(c, &count, info);
    2b40:	f107 0318 	add.w	r3, r7, #24
    2b44:	6cb8      	ldr	r0, [r7, #72]	; 0x48
    2b46:	4619      	mov	r1, r3
    2b48:	68fa      	ldr	r2, [r7, #12]
    2b4a:	f7ff fef3 	bl	2934 <printk_putc>

            /*
             * By using 'continue', the next iteration of the loop
             * is used, skipping the code that follows.
             */
            continue;
    2b4e:	e340      	b.n	31d2 <printk+0x6b6>
            {
                printk_putc(c, &count, info);
            }
            else
            {
                printk_putc(0x0D /* CR */, &count, info);
    2b50:	f107 0318 	add.w	r3, r7, #24
    2b54:	f04f 000d 	mov.w	r0, #13
    2b58:	4619      	mov	r1, r3
    2b5a:	68fa      	ldr	r2, [r7, #12]
    2b5c:	f7ff feea 	bl	2934 <printk_putc>
                printk_putc(0x0A /* LF */, &count, info);
    2b60:	f107 0318 	add.w	r3, r7, #24
    2b64:	f04f 000a 	mov.w	r0, #10
    2b68:	4619      	mov	r1, r3
    2b6a:	68fa      	ldr	r2, [r7, #12]
    2b6c:	f7ff fee2 	bl	2934 <printk_putc>

            /*
             * By using 'continue', the next iteration of the loop
             * is used, skipping the code that follows.
             */
            continue;
    2b70:	e32f      	b.n	31d2 <printk+0x6b6>
        }

        /*
         * First check for specification modifier flags.
         */
        flags_used = 0;
    2b72:	f04f 0300 	mov.w	r3, #0
    2b76:	65fb      	str	r3, [r7, #92]	; 0x5c
        done = FALSE;
    2b78:	f04f 0300 	mov.w	r3, #0
    2b7c:	663b      	str	r3, [r7, #96]	; 0x60
        while (!done)
    2b7e:	e050      	b.n	2c22 <printk+0x106>
        {
            switch (/* c = */ *++p)
    2b80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    2b82:	f103 0301 	add.w	r3, r3, #1
    2b86:	66fb      	str	r3, [r7, #108]	; 0x6c
    2b88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    2b8a:	781b      	ldrb	r3, [r3, #0]
    2b8c:	b25b      	sxtb	r3, r3
    2b8e:	f1a3 0320 	sub.w	r3, r3, #32
    2b92:	2b10      	cmp	r3, #16
    2b94:	d83d      	bhi.n	2c12 <printk+0xf6>
    2b96:	a201      	add	r2, pc, #4	; (adr r2, 2b9c <printk+0x80>)
    2b98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    2b9c:	00002bf5 	strdeq	r2, [r0], -r5
    2ba0:	00002c13 	andeq	r2, r0, r3, lsl ip
    2ba4:	00002c13 	andeq	r2, r0, r3, lsl ip
    2ba8:	00002c09 	andeq	r2, r0, r9, lsl #24
    2bac:	00002c13 	andeq	r2, r0, r3, lsl ip
    2bb0:	00002c13 	andeq	r2, r0, r3, lsl ip
    2bb4:	00002c13 	andeq	r2, r0, r3, lsl ip
    2bb8:	00002c13 	andeq	r2, r0, r3, lsl ip
    2bbc:	00002c13 	andeq	r2, r0, r3, lsl ip
    2bc0:	00002c13 	andeq	r2, r0, r3, lsl ip
    2bc4:	00002c13 	andeq	r2, r0, r3, lsl ip
    2bc8:	00002beb 	andeq	r2, r0, fp, ror #23
    2bcc:	00002c13 	andeq	r2, r0, r3, lsl ip
    2bd0:	00002be1 	andeq	r2, r0, r1, ror #23
    2bd4:	00002c13 	andeq	r2, r0, r3, lsl ip
    2bd8:	00002c13 	andeq	r2, r0, r3, lsl ip
    2bdc:	00002bff 	strdeq	r2, [r0], -pc	; <UNPREDICTABLE>
            {
                case '-':
                    flags_used |= FLAGS_MINUS;
    2be0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    2be2:	f043 0301 	orr.w	r3, r3, #1
    2be6:	65fb      	str	r3, [r7, #92]	; 0x5c
                    break;
    2be8:	e01b      	b.n	2c22 <printk+0x106>
                case '+':
                    flags_used |= FLAGS_PLUS;
    2bea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    2bec:	f043 0302 	orr.w	r3, r3, #2
    2bf0:	65fb      	str	r3, [r7, #92]	; 0x5c
                    break;
    2bf2:	e016      	b.n	2c22 <printk+0x106>
                case ' ':
                    flags_used |= FLAGS_SPACE;
    2bf4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    2bf6:	f043 0304 	orr.w	r3, r3, #4
    2bfa:	65fb      	str	r3, [r7, #92]	; 0x5c
                    break;
    2bfc:	e011      	b.n	2c22 <printk+0x106>
                case '0':
                    flags_used |= FLAGS_ZERO;
    2bfe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    2c00:	f043 0308 	orr.w	r3, r3, #8
    2c04:	65fb      	str	r3, [r7, #92]	; 0x5c
                    break;
    2c06:	e00c      	b.n	2c22 <printk+0x106>
                case '#':
                    flags_used |= FLAGS_POUND;
    2c08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    2c0a:	f043 0310 	orr.w	r3, r3, #16
    2c0e:	65fb      	str	r3, [r7, #92]	; 0x5c
                    break;
    2c10:	e007      	b.n	2c22 <printk+0x106>
                default:
                    /* we've gone one int8 too far */
                    --p;
    2c12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    2c14:	f103 33ff 	add.w	r3, r3, #4294967295
    2c18:	66fb      	str	r3, [r7, #108]	; 0x6c
                    done = TRUE;
    2c1a:	f04f 0301 	mov.w	r3, #1
    2c1e:	663b      	str	r3, [r7, #96]	; 0x60
                    break;
    2c20:	bf00      	nop
        /*
         * First check for specification modifier flags.
         */
        flags_used = 0;
        done = FALSE;
        while (!done)
    2c22:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    2c24:	2b00      	cmp	r3, #0
    2c26:	d0ab      	beq.n	2b80 <printk+0x64>
        }

        /*
         * Next check for minimum field width.
         */
        field_width = 0;
    2c28:	f04f 0300 	mov.w	r3, #0
    2c2c:	65bb      	str	r3, [r7, #88]	; 0x58
        done = FALSE;
    2c2e:	f04f 0300 	mov.w	r3, #0
    2c32:	663b      	str	r3, [r7, #96]	; 0x60
        while (!done)
    2c34:	e022      	b.n	2c7c <printk+0x160>
        {
            switch (c = *++p)
    2c36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    2c38:	f103 0301 	add.w	r3, r3, #1
    2c3c:	66fb      	str	r3, [r7, #108]	; 0x6c
    2c3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    2c40:	781b      	ldrb	r3, [r3, #0]
    2c42:	b25b      	sxtb	r3, r3
    2c44:	64bb      	str	r3, [r7, #72]	; 0x48
    2c46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    2c48:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
    2c4c:	2b09      	cmp	r3, #9
    2c4e:	d80d      	bhi.n	2c6c <printk+0x150>
                case '5':
                case '6':
                case '7':
                case '8':
                case '9':
                    field_width = (field_width * 10) + (c - '0');
    2c50:	6dba      	ldr	r2, [r7, #88]	; 0x58
    2c52:	4613      	mov	r3, r2
    2c54:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2c58:	189b      	adds	r3, r3, r2
    2c5a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2c5e:	461a      	mov	r2, r3
    2c60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    2c62:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
    2c66:	18d3      	adds	r3, r2, r3
    2c68:	65bb      	str	r3, [r7, #88]	; 0x58
                    break;
    2c6a:	e007      	b.n	2c7c <printk+0x160>
                default:
                    /* we've gone one int8 too far */
                    --p;
    2c6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    2c6e:	f103 33ff 	add.w	r3, r3, #4294967295
    2c72:	66fb      	str	r3, [r7, #108]	; 0x6c
                    done = TRUE;
    2c74:	f04f 0301 	mov.w	r3, #1
    2c78:	663b      	str	r3, [r7, #96]	; 0x60
                    break;
    2c7a:	bf00      	nop
        /*
         * Next check for minimum field width.
         */
        field_width = 0;
        done = FALSE;
        while (!done)
    2c7c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    2c7e:	2b00      	cmp	r3, #0
    2c80:	d0d9      	beq.n	2c36 <printk+0x11a>
        }

        /*
         * Next check for the width and precision field separator.
         */
        if (/* (c = *++p) */ *++p == '.')
    2c82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    2c84:	f103 0301 	add.w	r3, r3, #1
    2c88:	66fb      	str	r3, [r7, #108]	; 0x6c
    2c8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    2c8c:	781b      	ldrb	r3, [r3, #0]
    2c8e:	b25b      	sxtb	r3, r3
    2c90:	2b2e      	cmp	r3, #46	; 0x2e
    2c92:	d11b      	bne.n	2ccc <printk+0x1b0>

            /*
             * Must get precision field width, if present.
             */
            /* precision_width = 0; */
            done = FALSE;
    2c94:	f04f 0300 	mov.w	r3, #0
    2c98:	663b      	str	r3, [r7, #96]	; 0x60
            while (!done)
    2c9a:	e013      	b.n	2cc4 <printk+0x1a8>
            {
                switch (/* c = uncomment if used below */ *++p)
    2c9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    2c9e:	f103 0301 	add.w	r3, r3, #1
    2ca2:	66fb      	str	r3, [r7, #108]	; 0x6c
    2ca4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    2ca6:	781b      	ldrb	r3, [r3, #0]
    2ca8:	b25b      	sxtb	r3, r3
    2caa:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
    2cae:	2b09      	cmp	r3, #9
    2cb0:	d800      	bhi.n	2cb4 <printk+0x198>
                    case '9':
#if 0
                        precision_width = (precision_width * 10) +
                            (c - '0');
#endif
                        break;
    2cb2:	e007      	b.n	2cc4 <printk+0x1a8>
                    default:
                        /* we've gone one int8 too far */
                        --p;
    2cb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    2cb6:	f103 33ff 	add.w	r3, r3, #4294967295
    2cba:	66fb      	str	r3, [r7, #108]	; 0x6c
                        done = TRUE;
    2cbc:	f04f 0301 	mov.w	r3, #1
    2cc0:	663b      	str	r3, [r7, #96]	; 0x60
                        break;
    2cc2:	bf00      	nop
            /*
             * Must get precision field width, if present.
             */
            /* precision_width = 0; */
            done = FALSE;
            while (!done)
    2cc4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    2cc6:	2b00      	cmp	r3, #0
    2cc8:	d0e8      	beq.n	2c9c <printk+0x180>
    2cca:	e003      	b.n	2cd4 <printk+0x1b8>
            }
        }
        else
        {
            /* we've gone one int8 too far */
            --p;
    2ccc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    2cce:	f103 33ff 	add.w	r3, r3, #4294967295
    2cd2:	66fb      	str	r3, [r7, #108]	; 0x6c

        /*
         * Check for the length modifier.
         */
        /* length_modifier = 0; */
        switch (/* c = */ *++p)
    2cd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    2cd6:	f103 0301 	add.w	r3, r3, #1
    2cda:	66fb      	str	r3, [r7, #108]	; 0x6c
    2cdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    2cde:	781b      	ldrb	r3, [r3, #0]
    2ce0:	b25b      	sxtb	r3, r3
    2ce2:	2b68      	cmp	r3, #104	; 0x68
    2ce4:	d008      	beq.n	2cf8 <printk+0x1dc>
    2ce6:	2b6c      	cmp	r3, #108	; 0x6c
    2ce8:	d008      	beq.n	2cfc <printk+0x1e0>
    2cea:	2b4c      	cmp	r3, #76	; 0x4c
    2cec:	d008      	beq.n	2d00 <printk+0x1e4>
            case 'L':
                /* length_modifier |= LENMOD_L; */
                break;
            default:
                /* we've gone one int8 too far */
                --p;
    2cee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    2cf0:	f103 33ff 	add.w	r3, r3, #4294967295
    2cf4:	66fb      	str	r3, [r7, #108]	; 0x6c
                break;
    2cf6:	e004      	b.n	2d02 <printk+0x1e6>
        /* length_modifier = 0; */
        switch (/* c = */ *++p)
        {
            case 'h':
                /* length_modifier |= LENMOD_h; */
                break;
    2cf8:	bf00      	nop
    2cfa:	e002      	b.n	2d02 <printk+0x1e6>
            case 'l':
                /* length_modifier |= LENMOD_l; */
                break;
    2cfc:	bf00      	nop
    2cfe:	e000      	b.n	2d02 <printk+0x1e6>
            case 'L':
                /* length_modifier |= LENMOD_L; */
                break;
    2d00:	bf00      	nop
        }

        /*
         * Now we're ready to examine the format.
         */
        switch (c = *++p)
    2d02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    2d04:	f103 0301 	add.w	r3, r3, #1
    2d08:	66fb      	str	r3, [r7, #108]	; 0x6c
    2d0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    2d0c:	781b      	ldrb	r3, [r3, #0]
    2d0e:	b25b      	sxtb	r3, r3
    2d10:	64bb      	str	r3, [r7, #72]	; 0x48
    2d12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    2d14:	f1a3 0358 	sub.w	r3, r3, #88	; 0x58
    2d18:	2b20      	cmp	r3, #32
    2d1a:	f200 824f 	bhi.w	31bc <printk+0x6a0>
    2d1e:	a201      	add	r2, pc, #4	; (adr r2, 2d24 <printk+0x208>)
    2d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    2d24:	00002ebd 			; <UNDEFINED> instruction: 0x00002ebd
    2d28:	000031bd 			; <UNDEFINED> instruction: 0x000031bd
    2d2c:	000031bd 			; <UNDEFINED> instruction: 0x000031bd
    2d30:	000031bd 			; <UNDEFINED> instruction: 0x000031bd
    2d34:	000031bd 			; <UNDEFINED> instruction: 0x000031bd
    2d38:	000031bd 			; <UNDEFINED> instruction: 0x000031bd
    2d3c:	000031bd 			; <UNDEFINED> instruction: 0x000031bd
    2d40:	000031bd 			; <UNDEFINED> instruction: 0x000031bd
    2d44:	000031bd 			; <UNDEFINED> instruction: 0x000031bd
    2d48:	000031bd 			; <UNDEFINED> instruction: 0x000031bd
    2d4c:	00003005 	andeq	r3, r0, r5
    2d50:	0000310d 	andeq	r3, r0, sp, lsl #2
    2d54:	00002da9 	andeq	r2, r0, r9, lsr #27
    2d58:	000031bd 			; <UNDEFINED> instruction: 0x000031bd
    2d5c:	000031bd 			; <UNDEFINED> instruction: 0x000031bd
    2d60:	000031bd 			; <UNDEFINED> instruction: 0x000031bd
    2d64:	000031bd 			; <UNDEFINED> instruction: 0x000031bd
    2d68:	00002da9 	andeq	r2, r0, r9, lsr #27
    2d6c:	000031bd 			; <UNDEFINED> instruction: 0x000031bd
    2d70:	000031bd 			; <UNDEFINED> instruction: 0x000031bd
    2d74:	000031bd 			; <UNDEFINED> instruction: 0x000031bd
    2d78:	000031bd 			; <UNDEFINED> instruction: 0x000031bd
    2d7c:	000031a9 	andeq	r3, r0, r9, lsr #3
    2d80:	00002fdd 	ldrdeq	r2, [r0], -sp
    2d84:	0000302d 	andeq	r3, r0, sp, lsr #32
    2d88:	000031bd 			; <UNDEFINED> instruction: 0x000031bd
    2d8c:	000031bd 			; <UNDEFINED> instruction: 0x000031bd
    2d90:	0000312d 	andeq	r3, r0, sp, lsr #2
    2d94:	000031bd 			; <UNDEFINED> instruction: 0x000031bd
    2d98:	00003055 	andeq	r3, r0, r5, asr r0
    2d9c:	000031bd 			; <UNDEFINED> instruction: 0x000031bd
    2da0:	000031bd 			; <UNDEFINED> instruction: 0x000031bd
    2da4:	00002ebd 			; <UNDEFINED> instruction: 0x00002ebd
        {
            case 'd':
            case 'i':
                ival = (int32)va_arg(ap, int32);
    2da8:	687b      	ldr	r3, [r7, #4]
    2daa:	f103 0204 	add.w	r2, r3, #4
    2dae:	607a      	str	r2, [r7, #4]
    2db0:	681b      	ldr	r3, [r3, #0]
    2db2:	617b      	str	r3, [r7, #20]
                vlen = printk_mknumstr(vstr,&ival,TRUE,10);
    2db4:	f107 021c 	add.w	r2, r7, #28
    2db8:	f107 0314 	add.w	r3, r7, #20
    2dbc:	4610      	mov	r0, r2
    2dbe:	4619      	mov	r1, r3
    2dc0:	f04f 0201 	mov.w	r2, #1
    2dc4:	f04f 030a 	mov.w	r3, #10
    2dc8:	f7ff fde0 	bl	298c <printk_mknumstr>
    2dcc:	6678      	str	r0, [r7, #100]	; 0x64
                vstrp = &vstr[vlen];
    2dce:	f107 021c 	add.w	r2, r7, #28
    2dd2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    2dd4:	18d3      	adds	r3, r2, r3
    2dd6:	66bb      	str	r3, [r7, #104]	; 0x68

                if (ival < 0)
    2dd8:	697b      	ldr	r3, [r7, #20]
    2dda:	2b00      	cmp	r3, #0
    2ddc:	da07      	bge.n	2dee <printk+0x2d2>
                {
                    schar = '-';
    2dde:	f04f 032d 	mov.w	r3, #45	; 0x2d
    2de2:	657b      	str	r3, [r7, #84]	; 0x54
                    ++vlen;
    2de4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    2de6:	f103 0301 	add.w	r3, r3, #1
    2dea:	667b      	str	r3, [r7, #100]	; 0x64
    2dec:	e01c      	b.n	2e28 <printk+0x30c>
                }
                else
                {
                    if (IS_FLAG_PLUS(flags_used))
    2dee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    2df0:	f003 0302 	and.w	r3, r3, #2
    2df4:	2b00      	cmp	r3, #0
    2df6:	d007      	beq.n	2e08 <printk+0x2ec>
                    {
                        schar = '+';
    2df8:	f04f 032b 	mov.w	r3, #43	; 0x2b
    2dfc:	657b      	str	r3, [r7, #84]	; 0x54
                        ++vlen;
    2dfe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    2e00:	f103 0301 	add.w	r3, r3, #1
    2e04:	667b      	str	r3, [r7, #100]	; 0x64
    2e06:	e00f      	b.n	2e28 <printk+0x30c>
                    }
                    else
                    {
                        if (IS_FLAG_SPACE(flags_used))
    2e08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    2e0a:	f003 0304 	and.w	r3, r3, #4
    2e0e:	2b00      	cmp	r3, #0
    2e10:	d007      	beq.n	2e22 <printk+0x306>
                        {
                            schar = ' ';
    2e12:	f04f 0320 	mov.w	r3, #32
    2e16:	657b      	str	r3, [r7, #84]	; 0x54
                            ++vlen;
    2e18:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    2e1a:	f103 0301 	add.w	r3, r3, #1
    2e1e:	667b      	str	r3, [r7, #100]	; 0x64
    2e20:	e002      	b.n	2e28 <printk+0x30c>
                        }
                        else
                        {
                            schar = 0;
    2e22:	f04f 0300 	mov.w	r3, #0
    2e26:	657b      	str	r3, [r7, #84]	; 0x54
                        }
                    }
                }
                dschar = FALSE;
    2e28:	f04f 0300 	mov.w	r3, #0
    2e2c:	653b      	str	r3, [r7, #80]	; 0x50
            
                /*
                 * do the ZERO pad.
                 */
                if (IS_FLAG_ZERO(flags_used))
    2e2e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    2e30:	f003 0308 	and.w	r3, r3, #8
    2e34:	2b00      	cmp	r3, #0
    2e36:	d017      	beq.n	2e68 <printk+0x34c>
                {
                    if (schar)
    2e38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    2e3a:	2b00      	cmp	r3, #0
    2e3c:	d006      	beq.n	2e4c <printk+0x330>
                        printk_putc(schar, &count, info);
    2e3e:	f107 0318 	add.w	r3, r7, #24
    2e42:	6d78      	ldr	r0, [r7, #84]	; 0x54
    2e44:	4619      	mov	r1, r3
    2e46:	68fa      	ldr	r2, [r7, #12]
    2e48:	f7ff fd74 	bl	2934 <printk_putc>
                    dschar = TRUE;
    2e4c:	f04f 0301 	mov.w	r3, #1
    2e50:	653b      	str	r3, [r7, #80]	; 0x50
            
                    printk_pad_zero (vlen, field_width, &count, info);
    2e52:	f107 0318 	add.w	r3, r7, #24
    2e56:	6e78      	ldr	r0, [r7, #100]	; 0x64
    2e58:	6db9      	ldr	r1, [r7, #88]	; 0x58
    2e5a:	461a      	mov	r2, r3
    2e5c:	68fb      	ldr	r3, [r7, #12]
    2e5e:	f7ff fe25 	bl	2aac <printk_pad_zero>
                    vlen = field_width;
    2e62:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    2e64:	667b      	str	r3, [r7, #100]	; 0x64
    2e66:	e019      	b.n	2e9c <printk+0x380>
                }
                else
                {
                    if (!IS_FLAG_MINUS(flags_used))
    2e68:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    2e6a:	f003 0301 	and.w	r3, r3, #1
    2e6e:	2b00      	cmp	r3, #0
    2e70:	d114      	bne.n	2e9c <printk+0x380>
                    {
                        printk_pad_space (vlen, field_width, &count, info);
    2e72:	f107 0318 	add.w	r3, r7, #24
    2e76:	6e78      	ldr	r0, [r7, #100]	; 0x64
    2e78:	6db9      	ldr	r1, [r7, #88]	; 0x58
    2e7a:	461a      	mov	r2, r3
    2e7c:	68fb      	ldr	r3, [r7, #12]
    2e7e:	f7ff fe31 	bl	2ae4 <printk_pad_space>
            
                        if (schar)
    2e82:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    2e84:	2b00      	cmp	r3, #0
    2e86:	d006      	beq.n	2e96 <printk+0x37a>
                            printk_putc(schar, &count, info);
    2e88:	f107 0318 	add.w	r3, r7, #24
    2e8c:	6d78      	ldr	r0, [r7, #84]	; 0x54
    2e8e:	4619      	mov	r1, r3
    2e90:	68fa      	ldr	r2, [r7, #12]
    2e92:	f7ff fd4f 	bl	2934 <printk_putc>
                        dschar = TRUE;
    2e96:	f04f 0301 	mov.w	r3, #1
    2e9a:	653b      	str	r3, [r7, #80]	; 0x50
                    }
                }
            
                /* the string was built in reverse order, now display in */
                /* correct order */
                if (!dschar && schar)
    2e9c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    2e9e:	2b00      	cmp	r3, #0
    2ea0:	f040 810e 	bne.w	30c0 <printk+0x5a4>
    2ea4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    2ea6:	2b00      	cmp	r3, #0
    2ea8:	f000 810a 	beq.w	30c0 <printk+0x5a4>
                {
                    printk_putc(schar, &count, info);
    2eac:	f107 0318 	add.w	r3, r7, #24
    2eb0:	6d78      	ldr	r0, [r7, #84]	; 0x54
    2eb2:	4619      	mov	r1, r3
    2eb4:	68fa      	ldr	r2, [r7, #12]
    2eb6:	f7ff fd3d 	bl	2934 <printk_putc>
                }
                goto cont_xd;
    2eba:	e101      	b.n	30c0 <printk+0x5a4>

            case 'x':
            case 'X':
                uval = (uint32)va_arg(ap, uint32);
    2ebc:	687b      	ldr	r3, [r7, #4]
    2ebe:	f103 0204 	add.w	r2, r3, #4
    2ec2:	607a      	str	r2, [r7, #4]
    2ec4:	681b      	ldr	r3, [r3, #0]
    2ec6:	613b      	str	r3, [r7, #16]
                vlen = printk_mknumstr(vstr,&uval,FALSE,16);
    2ec8:	f107 021c 	add.w	r2, r7, #28
    2ecc:	f107 0310 	add.w	r3, r7, #16
    2ed0:	4610      	mov	r0, r2
    2ed2:	4619      	mov	r1, r3
    2ed4:	f04f 0200 	mov.w	r2, #0
    2ed8:	f04f 0310 	mov.w	r3, #16
    2edc:	f7ff fd56 	bl	298c <printk_mknumstr>
    2ee0:	6678      	str	r0, [r7, #100]	; 0x64
                vstrp = &vstr[vlen];
    2ee2:	f107 021c 	add.w	r2, r7, #28
    2ee6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    2ee8:	18d3      	adds	r3, r2, r3
    2eea:	66bb      	str	r3, [r7, #104]	; 0x68

                dschar = FALSE;
    2eec:	f04f 0300 	mov.w	r3, #0
    2ef0:	653b      	str	r3, [r7, #80]	; 0x50
                if (IS_FLAG_ZERO(flags_used))
    2ef2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    2ef4:	f003 0308 	and.w	r3, r3, #8
    2ef8:	2b00      	cmp	r3, #0
    2efa:	d022      	beq.n	2f42 <printk+0x426>
                {
                    if (IS_FLAG_POUND(flags_used))
    2efc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    2efe:	f003 0310 	and.w	r3, r3, #16
    2f02:	2b00      	cmp	r3, #0
    2f04:	d012      	beq.n	2f2c <printk+0x410>
                    {
                        printk_putc('0', &count, info);
    2f06:	f107 0318 	add.w	r3, r7, #24
    2f0a:	f04f 0030 	mov.w	r0, #48	; 0x30
    2f0e:	4619      	mov	r1, r3
    2f10:	68fa      	ldr	r2, [r7, #12]
    2f12:	f7ff fd0f 	bl	2934 <printk_putc>
                        printk_putc('x', &count, info);
    2f16:	f107 0318 	add.w	r3, r7, #24
    2f1a:	f04f 0078 	mov.w	r0, #120	; 0x78
    2f1e:	4619      	mov	r1, r3
    2f20:	68fa      	ldr	r2, [r7, #12]
    2f22:	f7ff fd07 	bl	2934 <printk_putc>
                        /*vlen += 2;*/
                        dschar = TRUE;
    2f26:	f04f 0301 	mov.w	r3, #1
    2f2a:	653b      	str	r3, [r7, #80]	; 0x50
                    }
                    printk_pad_zero (vlen, field_width, &count, info);
    2f2c:	f107 0318 	add.w	r3, r7, #24
    2f30:	6e78      	ldr	r0, [r7, #100]	; 0x64
    2f32:	6db9      	ldr	r1, [r7, #88]	; 0x58
    2f34:	461a      	mov	r2, r3
    2f36:	68fb      	ldr	r3, [r7, #12]
    2f38:	f7ff fdb8 	bl	2aac <printk_pad_zero>
                    vlen = field_width;
    2f3c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    2f3e:	667b      	str	r3, [r7, #100]	; 0x64
    2f40:	e02d      	b.n	2f9e <printk+0x482>
                }
                else
                {
                    if (!IS_FLAG_MINUS(flags_used))
    2f42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    2f44:	f003 0301 	and.w	r3, r3, #1
    2f48:	2b00      	cmp	r3, #0
    2f4a:	d128      	bne.n	2f9e <printk+0x482>
                    {
                        if (IS_FLAG_POUND(flags_used))
    2f4c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    2f4e:	f003 0310 	and.w	r3, r3, #16
    2f52:	2b00      	cmp	r3, #0
    2f54:	d003      	beq.n	2f5e <printk+0x442>
                        {
                            vlen += 2;
    2f56:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    2f58:	f103 0302 	add.w	r3, r3, #2
    2f5c:	667b      	str	r3, [r7, #100]	; 0x64
                        }
                        printk_pad_space (vlen, field_width, &count, info);
    2f5e:	f107 0318 	add.w	r3, r7, #24
    2f62:	6e78      	ldr	r0, [r7, #100]	; 0x64
    2f64:	6db9      	ldr	r1, [r7, #88]	; 0x58
    2f66:	461a      	mov	r2, r3
    2f68:	68fb      	ldr	r3, [r7, #12]
    2f6a:	f7ff fdbb 	bl	2ae4 <printk_pad_space>
                        if (IS_FLAG_POUND(flags_used))
    2f6e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    2f70:	f003 0310 	and.w	r3, r3, #16
    2f74:	2b00      	cmp	r3, #0
    2f76:	d012      	beq.n	2f9e <printk+0x482>
                        {
                            printk_putc('0', &count, info);
    2f78:	f107 0318 	add.w	r3, r7, #24
    2f7c:	f04f 0030 	mov.w	r0, #48	; 0x30
    2f80:	4619      	mov	r1, r3
    2f82:	68fa      	ldr	r2, [r7, #12]
    2f84:	f7ff fcd6 	bl	2934 <printk_putc>
                            printk_putc('x', &count, info);
    2f88:	f107 0318 	add.w	r3, r7, #24
    2f8c:	f04f 0078 	mov.w	r0, #120	; 0x78
    2f90:	4619      	mov	r1, r3
    2f92:	68fa      	ldr	r2, [r7, #12]
    2f94:	f7ff fcce 	bl	2934 <printk_putc>
                            dschar = TRUE;
    2f98:	f04f 0301 	mov.w	r3, #1
    2f9c:	653b      	str	r3, [r7, #80]	; 0x50
                        }
                    }
                }

                if ((IS_FLAG_POUND(flags_used)) && !dschar)
    2f9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    2fa0:	f003 0310 	and.w	r3, r3, #16
    2fa4:	2b00      	cmp	r3, #0
    2fa6:	f000 808d 	beq.w	30c4 <printk+0x5a8>
    2faa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    2fac:	2b00      	cmp	r3, #0
    2fae:	f040 8089 	bne.w	30c4 <printk+0x5a8>
                {
                    printk_putc('0', &count, info);
    2fb2:	f107 0318 	add.w	r3, r7, #24
    2fb6:	f04f 0030 	mov.w	r0, #48	; 0x30
    2fba:	4619      	mov	r1, r3
    2fbc:	68fa      	ldr	r2, [r7, #12]
    2fbe:	f7ff fcb9 	bl	2934 <printk_putc>
                    printk_putc('x', &count, info);
    2fc2:	f107 0318 	add.w	r3, r7, #24
    2fc6:	f04f 0078 	mov.w	r0, #120	; 0x78
    2fca:	4619      	mov	r1, r3
    2fcc:	68fa      	ldr	r2, [r7, #12]
    2fce:	f7ff fcb1 	bl	2934 <printk_putc>
                    vlen += 2;
    2fd2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    2fd4:	f103 0302 	add.w	r3, r3, #2
    2fd8:	667b      	str	r3, [r7, #100]	; 0x64
                }
                goto cont_xd;
    2fda:	e073      	b.n	30c4 <printk+0x5a8>

            case 'o':
                uval = (uint32)va_arg(ap, uint32);
    2fdc:	687b      	ldr	r3, [r7, #4]
    2fde:	f103 0204 	add.w	r2, r3, #4
    2fe2:	607a      	str	r2, [r7, #4]
    2fe4:	681b      	ldr	r3, [r3, #0]
    2fe6:	613b      	str	r3, [r7, #16]
                vlen = printk_mknumstr(vstr,&uval,FALSE,8);
    2fe8:	f107 021c 	add.w	r2, r7, #28
    2fec:	f107 0310 	add.w	r3, r7, #16
    2ff0:	4610      	mov	r0, r2
    2ff2:	4619      	mov	r1, r3
    2ff4:	f04f 0200 	mov.w	r2, #0
    2ff8:	f04f 0308 	mov.w	r3, #8
    2ffc:	f7ff fcc6 	bl	298c <printk_mknumstr>
    3000:	6678      	str	r0, [r7, #100]	; 0x64
                goto cont_u;
    3002:	e03a      	b.n	307a <printk+0x55e>
            case 'b':
                uval = (uint32)va_arg(ap, uint32);
    3004:	687b      	ldr	r3, [r7, #4]
    3006:	f103 0204 	add.w	r2, r3, #4
    300a:	607a      	str	r2, [r7, #4]
    300c:	681b      	ldr	r3, [r3, #0]
    300e:	613b      	str	r3, [r7, #16]
                vlen = printk_mknumstr(vstr,&uval,FALSE,2);
    3010:	f107 021c 	add.w	r2, r7, #28
    3014:	f107 0310 	add.w	r3, r7, #16
    3018:	4610      	mov	r0, r2
    301a:	4619      	mov	r1, r3
    301c:	f04f 0200 	mov.w	r2, #0
    3020:	f04f 0302 	mov.w	r3, #2
    3024:	f7ff fcb2 	bl	298c <printk_mknumstr>
    3028:	6678      	str	r0, [r7, #100]	; 0x64
                goto cont_u;
    302a:	e026      	b.n	307a <printk+0x55e>
            case 'p':
                uval = (uint32)va_arg(ap, void *);
    302c:	687b      	ldr	r3, [r7, #4]
    302e:	f103 0204 	add.w	r2, r3, #4
    3032:	607a      	str	r2, [r7, #4]
    3034:	681b      	ldr	r3, [r3, #0]
    3036:	613b      	str	r3, [r7, #16]
                vlen = printk_mknumstr(vstr,&uval,FALSE,16);
    3038:	f107 021c 	add.w	r2, r7, #28
    303c:	f107 0310 	add.w	r3, r7, #16
    3040:	4610      	mov	r0, r2
    3042:	4619      	mov	r1, r3
    3044:	f04f 0200 	mov.w	r2, #0
    3048:	f04f 0310 	mov.w	r3, #16
    304c:	f7ff fc9e 	bl	298c <printk_mknumstr>
    3050:	6678      	str	r0, [r7, #100]	; 0x64
                goto cont_u;
    3052:	e012      	b.n	307a <printk+0x55e>
            case 'u':
                uval = (uint32)va_arg(ap, uint32);
    3054:	687b      	ldr	r3, [r7, #4]
    3056:	f103 0204 	add.w	r2, r3, #4
    305a:	607a      	str	r2, [r7, #4]
    305c:	681b      	ldr	r3, [r3, #0]
    305e:	613b      	str	r3, [r7, #16]
                vlen = printk_mknumstr(vstr,&uval,FALSE,10);
    3060:	f107 021c 	add.w	r2, r7, #28
    3064:	f107 0310 	add.w	r3, r7, #16
    3068:	4610      	mov	r0, r2
    306a:	4619      	mov	r1, r3
    306c:	f04f 0200 	mov.w	r2, #0
    3070:	f04f 030a 	mov.w	r3, #10
    3074:	f7ff fc8a 	bl	298c <printk_mknumstr>
    3078:	6678      	str	r0, [r7, #100]	; 0x64

                cont_u:
                    vstrp = &vstr[vlen];
    307a:	f107 021c 	add.w	r2, r7, #28
    307e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    3080:	18d3      	adds	r3, r2, r3
    3082:	66bb      	str	r3, [r7, #104]	; 0x68

                    if (IS_FLAG_ZERO(flags_used))
    3084:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    3086:	f003 0308 	and.w	r3, r3, #8
    308a:	2b00      	cmp	r3, #0
    308c:	d00a      	beq.n	30a4 <printk+0x588>
                    {
                        printk_pad_zero (vlen, field_width, &count, info);
    308e:	f107 0318 	add.w	r3, r7, #24
    3092:	6e78      	ldr	r0, [r7, #100]	; 0x64
    3094:	6db9      	ldr	r1, [r7, #88]	; 0x58
    3096:	461a      	mov	r2, r3
    3098:	68fb      	ldr	r3, [r7, #12]
    309a:	f7ff fd07 	bl	2aac <printk_pad_zero>
                        vlen = field_width;
    309e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    30a0:	667b      	str	r3, [r7, #100]	; 0x64
                            printk_pad_space (vlen, field_width, &count, info);
                        }
                    }

                cont_xd:
                    while (*vstrp)
    30a2:	e020      	b.n	30e6 <printk+0x5ca>
                        printk_pad_zero (vlen, field_width, &count, info);
                        vlen = field_width;
                    }
                    else
                    {
                        if (!IS_FLAG_MINUS(flags_used))
    30a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    30a6:	f003 0301 	and.w	r3, r3, #1
    30aa:	2b00      	cmp	r3, #0
    30ac:	d11b      	bne.n	30e6 <printk+0x5ca>
                        {
                            printk_pad_space (vlen, field_width, &count, info);
    30ae:	f107 0318 	add.w	r3, r7, #24
    30b2:	6e78      	ldr	r0, [r7, #100]	; 0x64
    30b4:	6db9      	ldr	r1, [r7, #88]	; 0x58
    30b6:	461a      	mov	r2, r3
    30b8:	68fb      	ldr	r3, [r7, #12]
    30ba:	f7ff fd13 	bl	2ae4 <printk_pad_space>
                        }
                    }

                cont_xd:
                    while (*vstrp)
    30be:	e012      	b.n	30e6 <printk+0x5ca>
                /* correct order */
                if (!dschar && schar)
                {
                    printk_putc(schar, &count, info);
                }
                goto cont_xd;
    30c0:	bf00      	nop
    30c2:	e000      	b.n	30c6 <printk+0x5aa>
                {
                    printk_putc('0', &count, info);
                    printk_putc('x', &count, info);
                    vlen += 2;
                }
                goto cont_xd;
    30c4:	bf00      	nop
                            printk_pad_space (vlen, field_width, &count, info);
                        }
                    }

                cont_xd:
                    while (*vstrp)
    30c6:	e00e      	b.n	30e6 <printk+0x5ca>
                        printk_putc(*vstrp--, &count, info);
    30c8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    30ca:	781b      	ldrb	r3, [r3, #0]
    30cc:	b25a      	sxtb	r2, r3
    30ce:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    30d0:	f103 33ff 	add.w	r3, r3, #4294967295
    30d4:	66bb      	str	r3, [r7, #104]	; 0x68
    30d6:	f107 0318 	add.w	r3, r7, #24
    30da:	4610      	mov	r0, r2
    30dc:	4619      	mov	r1, r3
    30de:	68fa      	ldr	r2, [r7, #12]
    30e0:	f7ff fc28 	bl	2934 <printk_putc>
    30e4:	e000      	b.n	30e8 <printk+0x5cc>
                            printk_pad_space (vlen, field_width, &count, info);
                        }
                    }

                cont_xd:
                    while (*vstrp)
    30e6:	bf00      	nop
    30e8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    30ea:	781b      	ldrb	r3, [r3, #0]
    30ec:	2b00      	cmp	r3, #0
    30ee:	d1eb      	bne.n	30c8 <printk+0x5ac>
                        printk_putc(*vstrp--, &count, info);

                    if (IS_FLAG_MINUS(flags_used))
    30f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    30f2:	f003 0301 	and.w	r3, r3, #1
    30f6:	2b00      	cmp	r3, #0
    30f8:	d068      	beq.n	31cc <printk+0x6b0>
                    {
                        printk_pad_space (vlen, field_width, &count, info);
    30fa:	f107 0318 	add.w	r3, r7, #24
    30fe:	6e78      	ldr	r0, [r7, #100]	; 0x64
    3100:	6db9      	ldr	r1, [r7, #88]	; 0x58
    3102:	461a      	mov	r2, r3
    3104:	68fb      	ldr	r3, [r7, #12]
    3106:	f7ff fced 	bl	2ae4 <printk_pad_space>
                    }
                break;
    310a:	e05f      	b.n	31cc <printk+0x6b0>

            case 'c':
                cval = (int8)va_arg(ap, uint32);
    310c:	687b      	ldr	r3, [r7, #4]
    310e:	f103 0204 	add.w	r2, r3, #4
    3112:	607a      	str	r2, [r7, #4]
    3114:	681b      	ldr	r3, [r3, #0]
    3116:	b2db      	uxtb	r3, r3
    3118:	b25b      	sxtb	r3, r3
    311a:	647b      	str	r3, [r7, #68]	; 0x44
                printk_putc(cval,&count, info);
    311c:	f107 0318 	add.w	r3, r7, #24
    3120:	6c78      	ldr	r0, [r7, #68]	; 0x44
    3122:	4619      	mov	r1, r3
    3124:	68fa      	ldr	r2, [r7, #12]
    3126:	f7ff fc05 	bl	2934 <printk_putc>
                break;
    312a:	e052      	b.n	31d2 <printk+0x6b6>
            case 's':
                sval = (int8 *)va_arg(ap, int8 *);
    312c:	687b      	ldr	r3, [r7, #4]
    312e:	f103 0204 	add.w	r2, r3, #4
    3132:	607a      	str	r2, [r7, #4]
    3134:	681b      	ldr	r3, [r3, #0]
    3136:	64fb      	str	r3, [r7, #76]	; 0x4c
                if (sval)
    3138:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    313a:	2b00      	cmp	r3, #0
    313c:	d048      	beq.n	31d0 <printk+0x6b4>
                {
                    vlen = strlen((const char *)sval);
    313e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
    3140:	f000 ff40 	bl	3fc4 <strlen>
    3144:	4603      	mov	r3, r0
    3146:	667b      	str	r3, [r7, #100]	; 0x64
                    if (!IS_FLAG_MINUS(flags_used))
    3148:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    314a:	f003 0301 	and.w	r3, r3, #1
    314e:	2b00      	cmp	r3, #0
    3150:	d117      	bne.n	3182 <printk+0x666>
                    {
                        printk_pad_space (vlen, field_width, &count, info);
    3152:	f107 0318 	add.w	r3, r7, #24
    3156:	6e78      	ldr	r0, [r7, #100]	; 0x64
    3158:	6db9      	ldr	r1, [r7, #88]	; 0x58
    315a:	461a      	mov	r2, r3
    315c:	68fb      	ldr	r3, [r7, #12]
    315e:	f7ff fcc1 	bl	2ae4 <printk_pad_space>
                    }
                    while (*sval)
    3162:	e00e      	b.n	3182 <printk+0x666>
                        printk_putc(*sval++,&count, info);
    3164:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    3166:	781b      	ldrb	r3, [r3, #0]
    3168:	b25a      	sxtb	r2, r3
    316a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    316c:	f103 0301 	add.w	r3, r3, #1
    3170:	64fb      	str	r3, [r7, #76]	; 0x4c
    3172:	f107 0318 	add.w	r3, r7, #24
    3176:	4610      	mov	r0, r2
    3178:	4619      	mov	r1, r3
    317a:	68fa      	ldr	r2, [r7, #12]
    317c:	f7ff fbda 	bl	2934 <printk_putc>
    3180:	e000      	b.n	3184 <printk+0x668>
                    vlen = strlen((const char *)sval);
                    if (!IS_FLAG_MINUS(flags_used))
                    {
                        printk_pad_space (vlen, field_width, &count, info);
                    }
                    while (*sval)
    3182:	bf00      	nop
    3184:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    3186:	781b      	ldrb	r3, [r3, #0]
    3188:	2b00      	cmp	r3, #0
    318a:	d1eb      	bne.n	3164 <printk+0x648>
                        printk_putc(*sval++,&count, info);
                    if (IS_FLAG_MINUS(flags_used))
    318c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    318e:	f003 0301 	and.w	r3, r3, #1
    3192:	2b00      	cmp	r3, #0
    3194:	d01c      	beq.n	31d0 <printk+0x6b4>
                    {
                        printk_pad_space (vlen, field_width, &count, info);
    3196:	f107 0318 	add.w	r3, r7, #24
    319a:	6e78      	ldr	r0, [r7, #100]	; 0x64
    319c:	6db9      	ldr	r1, [r7, #88]	; 0x58
    319e:	461a      	mov	r2, r3
    31a0:	68fb      	ldr	r3, [r7, #12]
    31a2:	f7ff fc9f 	bl	2ae4 <printk_pad_space>
                    }
                }
                break;
    31a6:	e013      	b.n	31d0 <printk+0x6b4>
            case 'n':
                ivalp = (int32 *)va_arg(ap, int32 *);
    31a8:	687b      	ldr	r3, [r7, #4]
    31aa:	f103 0204 	add.w	r2, r3, #4
    31ae:	607a      	str	r2, [r7, #4]
    31b0:	681b      	ldr	r3, [r3, #0]
    31b2:	643b      	str	r3, [r7, #64]	; 0x40
                *ivalp = count;
    31b4:	69ba      	ldr	r2, [r7, #24]
    31b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    31b8:	601a      	str	r2, [r3, #0]
                break;
    31ba:	e00a      	b.n	31d2 <printk+0x6b6>
            default:
                printk_putc(c,&count, info);
    31bc:	f107 0318 	add.w	r3, r7, #24
    31c0:	6cb8      	ldr	r0, [r7, #72]	; 0x48
    31c2:	4619      	mov	r1, r3
    31c4:	68fa      	ldr	r2, [r7, #12]
    31c6:	f7ff fbb5 	bl	2934 <printk_putc>
                break;
    31ca:	e002      	b.n	31d2 <printk+0x6b6>

                    if (IS_FLAG_MINUS(flags_used))
                    {
                        printk_pad_space (vlen, field_width, &count, info);
                    }
                break;
    31cc:	bf00      	nop
    31ce:	e000      	b.n	31d2 <printk+0x6b6>
                    if (IS_FLAG_MINUS(flags_used))
                    {
                        printk_pad_space (vlen, field_width, &count, info);
                    }
                }
                break;
    31d0:	bf00      	nop

    /*
     * Start parsing apart the format string and display appropriate
     * formats and data.
     */
    for (p = (int8 *)fmt; (c = *p) != 0; p++)
    31d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    31d4:	f103 0301 	add.w	r3, r3, #1
    31d8:	66fb      	str	r3, [r7, #108]	; 0x6c
    31da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    31dc:	781b      	ldrb	r3, [r3, #0]
    31de:	b25b      	sxtb	r3, r3
    31e0:	64bb      	str	r3, [r7, #72]	; 0x48
    31e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    31e4:	2b00      	cmp	r3, #0
    31e6:	f47f aca5 	bne.w	2b34 <printk+0x18>
            default:
                printk_putc(c,&count, info);
                break;
        }
    }
    return count;
    31ea:	69bb      	ldr	r3, [r7, #24]
}
    31ec:	4618      	mov	r0, r3
    31ee:	f107 0770 	add.w	r7, r7, #112	; 0x70
    31f2:	46bd      	mov	sp, r7
    31f4:	bd80      	pop	{r7, pc}
    31f6:	bf00      	nop

000031f8 <printf>:

/********************************************************************/
int printf (const char *fmt, ...)
{
    31f8:	b40f      	push	{r0, r1, r2, r3}
    31fa:	b580      	push	{r7, lr}
    31fc:	b086      	sub	sp, #24
    31fe:	af00      	add	r7, sp, #0
    va_list ap;
    int32 rvalue;
    PRINTK_INFO info;


    info.dest = DEST_CONSOLE;
    3200:	f04f 0301 	mov.w	r3, #1
    3204:	607b      	str	r3, [r7, #4]
    info.func = &out_char;
    3206:	f642 03f9 	movw	r3, #10489	; 0x28f9
    320a:	f2c0 0300 	movt	r3, #0
    320e:	60bb      	str	r3, [r7, #8]
    /*
     * Initialize the pointer to the variable length argument list.
     */
    va_start(ap, fmt);
    3210:	f107 0324 	add.w	r3, r7, #36	; 0x24
    3214:	613b      	str	r3, [r7, #16]
    rvalue = printk(&info, fmt, ap);
    3216:	f107 0304 	add.w	r3, r7, #4
    321a:	4618      	mov	r0, r3
    321c:	6a39      	ldr	r1, [r7, #32]
    321e:	693a      	ldr	r2, [r7, #16]
    3220:	f7ff fc7c 	bl	2b1c <printk>
    3224:	6178      	str	r0, [r7, #20]
    /*
     * Cleanup the variable length argument list.
     */
    va_end(ap);
    return rvalue;
    3226:	697b      	ldr	r3, [r7, #20]
}
    3228:	4618      	mov	r0, r3
    322a:	f107 0718 	add.w	r7, r7, #24
    322e:	46bd      	mov	sp, r7
    3230:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    3234:	b004      	add	sp, #16
    3236:	4770      	bx	lr

00003238 <sprintf>:

/********************************************************************/
int sprintf (char *s, const char *fmt, ...)
{
    3238:	b40e      	push	{r1, r2, r3}
    323a:	b580      	push	{r7, lr}
    323c:	b089      	sub	sp, #36	; 0x24
    323e:	af00      	add	r7, sp, #0
    3240:	6078      	str	r0, [r7, #4]
    va_list ap;
    int32 rvalue = 0;
    3242:	f04f 0300 	mov.w	r3, #0
    3246:	61fb      	str	r3, [r7, #28]
    PRINTK_INFO info;

    /*
     * Initialize the pointer to the variable length argument list.
     */
    if (s != 0)
    3248:	687b      	ldr	r3, [r7, #4]
    324a:	2b00      	cmp	r3, #0
    324c:	d013      	beq.n	3276 <sprintf+0x3e>
    {
        info.dest = DEST_STRING;
    324e:	f04f 0302 	mov.w	r3, #2
    3252:	60fb      	str	r3, [r7, #12]
        info.loc = (int8 *)s;
    3254:	687b      	ldr	r3, [r7, #4]
    3256:	617b      	str	r3, [r7, #20]
        va_start(ap, fmt);
    3258:	f107 0330 	add.w	r3, r7, #48	; 0x30
    325c:	61bb      	str	r3, [r7, #24]
        rvalue = printk(&info, fmt, ap);
    325e:	f107 030c 	add.w	r3, r7, #12
    3262:	4618      	mov	r0, r3
    3264:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    3266:	69ba      	ldr	r2, [r7, #24]
    3268:	f7ff fc58 	bl	2b1c <printk>
    326c:	61f8      	str	r0, [r7, #28]
        *info.loc = '\0';
    326e:	697b      	ldr	r3, [r7, #20]
    3270:	f04f 0200 	mov.w	r2, #0
    3274:	701a      	strb	r2, [r3, #0]
        va_end(ap);
    }
    return rvalue;
    3276:	69fb      	ldr	r3, [r7, #28]
}
    3278:	4618      	mov	r0, r3
    327a:	f107 0724 	add.w	r7, r7, #36	; 0x24
    327e:	46bd      	mov	sp, r7
    3280:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    3284:	b003      	add	sp, #12
    3286:	4770      	bx	lr

00003288 <__aeabi_drsub>:
    3288:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    328c:	e002      	b.n	3294 <__adddf3>
    328e:	bf00      	nop

00003290 <__aeabi_dsub>:
    3290:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00003294 <__adddf3>:
    3294:	b530      	push	{r4, r5, lr}
    3296:	ea4f 0441 	mov.w	r4, r1, lsl #1
    329a:	ea4f 0543 	mov.w	r5, r3, lsl #1
    329e:	ea94 0f05 	teq	r4, r5
    32a2:	bf08      	it	eq
    32a4:	ea90 0f02 	teqeq	r0, r2
    32a8:	bf1f      	itttt	ne
    32aa:	ea54 0c00 	orrsne.w	ip, r4, r0
    32ae:	ea55 0c02 	orrsne.w	ip, r5, r2
    32b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    32b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    32ba:	f000 80e2 	beq.w	3482 <__adddf3+0x1ee>
    32be:	ea4f 5454 	mov.w	r4, r4, lsr #21
    32c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    32c6:	bfb8      	it	lt
    32c8:	426d      	neglt	r5, r5
    32ca:	dd0c      	ble.n	32e6 <__adddf3+0x52>
    32cc:	442c      	add	r4, r5
    32ce:	ea80 0202 	eor.w	r2, r0, r2
    32d2:	ea81 0303 	eor.w	r3, r1, r3
    32d6:	ea82 0000 	eor.w	r0, r2, r0
    32da:	ea83 0101 	eor.w	r1, r3, r1
    32de:	ea80 0202 	eor.w	r2, r0, r2
    32e2:	ea81 0303 	eor.w	r3, r1, r3
    32e6:	2d36      	cmp	r5, #54	; 0x36
    32e8:	bf88      	it	hi
    32ea:	bd30      	pophi	{r4, r5, pc}
    32ec:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    32f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
    32f4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    32f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    32fc:	d002      	beq.n	3304 <__adddf3+0x70>
    32fe:	4240      	negs	r0, r0
    3300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    3304:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    3308:	ea4f 3303 	mov.w	r3, r3, lsl #12
    330c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    3310:	d002      	beq.n	3318 <__adddf3+0x84>
    3312:	4252      	negs	r2, r2
    3314:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    3318:	ea94 0f05 	teq	r4, r5
    331c:	f000 80a7 	beq.w	346e <__adddf3+0x1da>
    3320:	f1a4 0401 	sub.w	r4, r4, #1
    3324:	f1d5 0e20 	rsbs	lr, r5, #32
    3328:	db0d      	blt.n	3346 <__adddf3+0xb2>
    332a:	fa02 fc0e 	lsl.w	ip, r2, lr
    332e:	fa22 f205 	lsr.w	r2, r2, r5
    3332:	1880      	adds	r0, r0, r2
    3334:	f141 0100 	adc.w	r1, r1, #0
    3338:	fa03 f20e 	lsl.w	r2, r3, lr
    333c:	1880      	adds	r0, r0, r2
    333e:	fa43 f305 	asr.w	r3, r3, r5
    3342:	4159      	adcs	r1, r3
    3344:	e00e      	b.n	3364 <__adddf3+0xd0>
    3346:	f1a5 0520 	sub.w	r5, r5, #32
    334a:	f10e 0e20 	add.w	lr, lr, #32
    334e:	2a01      	cmp	r2, #1
    3350:	fa03 fc0e 	lsl.w	ip, r3, lr
    3354:	bf28      	it	cs
    3356:	f04c 0c02 	orrcs.w	ip, ip, #2
    335a:	fa43 f305 	asr.w	r3, r3, r5
    335e:	18c0      	adds	r0, r0, r3
    3360:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    3364:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    3368:	d507      	bpl.n	337a <__adddf3+0xe6>
    336a:	f04f 0e00 	mov.w	lr, #0
    336e:	f1dc 0c00 	rsbs	ip, ip, #0
    3372:	eb7e 0000 	sbcs.w	r0, lr, r0
    3376:	eb6e 0101 	sbc.w	r1, lr, r1
    337a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    337e:	d31b      	bcc.n	33b8 <__adddf3+0x124>
    3380:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    3384:	d30c      	bcc.n	33a0 <__adddf3+0x10c>
    3386:	0849      	lsrs	r1, r1, #1
    3388:	ea5f 0030 	movs.w	r0, r0, rrx
    338c:	ea4f 0c3c 	mov.w	ip, ip, rrx
    3390:	f104 0401 	add.w	r4, r4, #1
    3394:	ea4f 5244 	mov.w	r2, r4, lsl #21
    3398:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    339c:	f080 809a 	bcs.w	34d4 <__adddf3+0x240>
    33a0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    33a4:	bf08      	it	eq
    33a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    33aa:	f150 0000 	adcs.w	r0, r0, #0
    33ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    33b2:	ea41 0105 	orr.w	r1, r1, r5
    33b6:	bd30      	pop	{r4, r5, pc}
    33b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    33bc:	4140      	adcs	r0, r0
    33be:	eb41 0101 	adc.w	r1, r1, r1
    33c2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    33c6:	f1a4 0401 	sub.w	r4, r4, #1
    33ca:	d1e9      	bne.n	33a0 <__adddf3+0x10c>
    33cc:	f091 0f00 	teq	r1, #0
    33d0:	bf04      	itt	eq
    33d2:	4601      	moveq	r1, r0
    33d4:	2000      	moveq	r0, #0
    33d6:	fab1 f381 	clz	r3, r1
    33da:	bf08      	it	eq
    33dc:	3320      	addeq	r3, #32
    33de:	f1a3 030b 	sub.w	r3, r3, #11
    33e2:	f1b3 0220 	subs.w	r2, r3, #32
    33e6:	da0c      	bge.n	3402 <__adddf3+0x16e>
    33e8:	320c      	adds	r2, #12
    33ea:	dd08      	ble.n	33fe <__adddf3+0x16a>
    33ec:	f102 0c14 	add.w	ip, r2, #20
    33f0:	f1c2 020c 	rsb	r2, r2, #12
    33f4:	fa01 f00c 	lsl.w	r0, r1, ip
    33f8:	fa21 f102 	lsr.w	r1, r1, r2
    33fc:	e00c      	b.n	3418 <__adddf3+0x184>
    33fe:	f102 0214 	add.w	r2, r2, #20
    3402:	bfd8      	it	le
    3404:	f1c2 0c20 	rsble	ip, r2, #32
    3408:	fa01 f102 	lsl.w	r1, r1, r2
    340c:	fa20 fc0c 	lsr.w	ip, r0, ip
    3410:	bfdc      	itt	le
    3412:	ea41 010c 	orrle.w	r1, r1, ip
    3416:	4090      	lslle	r0, r2
    3418:	1ae4      	subs	r4, r4, r3
    341a:	bfa2      	ittt	ge
    341c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    3420:	4329      	orrge	r1, r5
    3422:	bd30      	popge	{r4, r5, pc}
    3424:	ea6f 0404 	mvn.w	r4, r4
    3428:	3c1f      	subs	r4, #31
    342a:	da1c      	bge.n	3466 <__adddf3+0x1d2>
    342c:	340c      	adds	r4, #12
    342e:	dc0e      	bgt.n	344e <__adddf3+0x1ba>
    3430:	f104 0414 	add.w	r4, r4, #20
    3434:	f1c4 0220 	rsb	r2, r4, #32
    3438:	fa20 f004 	lsr.w	r0, r0, r4
    343c:	fa01 f302 	lsl.w	r3, r1, r2
    3440:	ea40 0003 	orr.w	r0, r0, r3
    3444:	fa21 f304 	lsr.w	r3, r1, r4
    3448:	ea45 0103 	orr.w	r1, r5, r3
    344c:	bd30      	pop	{r4, r5, pc}
    344e:	f1c4 040c 	rsb	r4, r4, #12
    3452:	f1c4 0220 	rsb	r2, r4, #32
    3456:	fa20 f002 	lsr.w	r0, r0, r2
    345a:	fa01 f304 	lsl.w	r3, r1, r4
    345e:	ea40 0003 	orr.w	r0, r0, r3
    3462:	4629      	mov	r1, r5
    3464:	bd30      	pop	{r4, r5, pc}
    3466:	fa21 f004 	lsr.w	r0, r1, r4
    346a:	4629      	mov	r1, r5
    346c:	bd30      	pop	{r4, r5, pc}
    346e:	f094 0f00 	teq	r4, #0
    3472:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    3476:	bf06      	itte	eq
    3478:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    347c:	3401      	addeq	r4, #1
    347e:	3d01      	subne	r5, #1
    3480:	e74e      	b.n	3320 <__adddf3+0x8c>
    3482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    3486:	bf18      	it	ne
    3488:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    348c:	d029      	beq.n	34e2 <__adddf3+0x24e>
    348e:	ea94 0f05 	teq	r4, r5
    3492:	bf08      	it	eq
    3494:	ea90 0f02 	teqeq	r0, r2
    3498:	d005      	beq.n	34a6 <__adddf3+0x212>
    349a:	ea54 0c00 	orrs.w	ip, r4, r0
    349e:	bf04      	itt	eq
    34a0:	4619      	moveq	r1, r3
    34a2:	4610      	moveq	r0, r2
    34a4:	bd30      	pop	{r4, r5, pc}
    34a6:	ea91 0f03 	teq	r1, r3
    34aa:	bf1e      	ittt	ne
    34ac:	2100      	movne	r1, #0
    34ae:	2000      	movne	r0, #0
    34b0:	bd30      	popne	{r4, r5, pc}
    34b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    34b6:	d105      	bne.n	34c4 <__adddf3+0x230>
    34b8:	0040      	lsls	r0, r0, #1
    34ba:	4149      	adcs	r1, r1
    34bc:	bf28      	it	cs
    34be:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    34c2:	bd30      	pop	{r4, r5, pc}
    34c4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    34c8:	bf3c      	itt	cc
    34ca:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    34ce:	bd30      	popcc	{r4, r5, pc}
    34d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    34d4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    34d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    34dc:	f04f 0000 	mov.w	r0, #0
    34e0:	bd30      	pop	{r4, r5, pc}
    34e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    34e6:	bf1a      	itte	ne
    34e8:	4619      	movne	r1, r3
    34ea:	4610      	movne	r0, r2
    34ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    34f0:	bf1c      	itt	ne
    34f2:	460b      	movne	r3, r1
    34f4:	4602      	movne	r2, r0
    34f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    34fa:	bf06      	itte	eq
    34fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    3500:	ea91 0f03 	teqeq	r1, r3
    3504:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    3508:	bd30      	pop	{r4, r5, pc}
    350a:	bf00      	nop

0000350c <__aeabi_ui2d>:
    350c:	f090 0f00 	teq	r0, #0
    3510:	bf04      	itt	eq
    3512:	2100      	moveq	r1, #0
    3514:	4770      	bxeq	lr
    3516:	b530      	push	{r4, r5, lr}
    3518:	f44f 6480 	mov.w	r4, #1024	; 0x400
    351c:	f104 0432 	add.w	r4, r4, #50	; 0x32
    3520:	f04f 0500 	mov.w	r5, #0
    3524:	f04f 0100 	mov.w	r1, #0
    3528:	e750      	b.n	33cc <__adddf3+0x138>
    352a:	bf00      	nop

0000352c <__aeabi_i2d>:
    352c:	f090 0f00 	teq	r0, #0
    3530:	bf04      	itt	eq
    3532:	2100      	moveq	r1, #0
    3534:	4770      	bxeq	lr
    3536:	b530      	push	{r4, r5, lr}
    3538:	f44f 6480 	mov.w	r4, #1024	; 0x400
    353c:	f104 0432 	add.w	r4, r4, #50	; 0x32
    3540:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    3544:	bf48      	it	mi
    3546:	4240      	negmi	r0, r0
    3548:	f04f 0100 	mov.w	r1, #0
    354c:	e73e      	b.n	33cc <__adddf3+0x138>
    354e:	bf00      	nop

00003550 <__aeabi_f2d>:
    3550:	0042      	lsls	r2, r0, #1
    3552:	ea4f 01e2 	mov.w	r1, r2, asr #3
    3556:	ea4f 0131 	mov.w	r1, r1, rrx
    355a:	ea4f 7002 	mov.w	r0, r2, lsl #28
    355e:	bf1f      	itttt	ne
    3560:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    3564:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    3568:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    356c:	4770      	bxne	lr
    356e:	f092 0f00 	teq	r2, #0
    3572:	bf14      	ite	ne
    3574:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    3578:	4770      	bxeq	lr
    357a:	b530      	push	{r4, r5, lr}
    357c:	f44f 7460 	mov.w	r4, #896	; 0x380
    3580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    3584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    3588:	e720      	b.n	33cc <__adddf3+0x138>
    358a:	bf00      	nop

0000358c <__aeabi_ul2d>:
    358c:	ea50 0201 	orrs.w	r2, r0, r1
    3590:	bf08      	it	eq
    3592:	4770      	bxeq	lr
    3594:	b530      	push	{r4, r5, lr}
    3596:	f04f 0500 	mov.w	r5, #0
    359a:	e00a      	b.n	35b2 <__aeabi_l2d+0x16>

0000359c <__aeabi_l2d>:
    359c:	ea50 0201 	orrs.w	r2, r0, r1
    35a0:	bf08      	it	eq
    35a2:	4770      	bxeq	lr
    35a4:	b530      	push	{r4, r5, lr}
    35a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    35aa:	d502      	bpl.n	35b2 <__aeabi_l2d+0x16>
    35ac:	4240      	negs	r0, r0
    35ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    35b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
    35b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
    35ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    35be:	f43f aedc 	beq.w	337a <__adddf3+0xe6>
    35c2:	f04f 0203 	mov.w	r2, #3
    35c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    35ca:	bf18      	it	ne
    35cc:	3203      	addne	r2, #3
    35ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    35d2:	bf18      	it	ne
    35d4:	3203      	addne	r2, #3
    35d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    35da:	f1c2 0320 	rsb	r3, r2, #32
    35de:	fa00 fc03 	lsl.w	ip, r0, r3
    35e2:	fa20 f002 	lsr.w	r0, r0, r2
    35e6:	fa01 fe03 	lsl.w	lr, r1, r3
    35ea:	ea40 000e 	orr.w	r0, r0, lr
    35ee:	fa21 f102 	lsr.w	r1, r1, r2
    35f2:	4414      	add	r4, r2
    35f4:	e6c1      	b.n	337a <__adddf3+0xe6>
    35f6:	bf00      	nop

000035f8 <__aeabi_dmul>:
    35f8:	b570      	push	{r4, r5, r6, lr}
    35fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
    35fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    3602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    3606:	bf1d      	ittte	ne
    3608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    360c:	ea94 0f0c 	teqne	r4, ip
    3610:	ea95 0f0c 	teqne	r5, ip
    3614:	f000 f8de 	bleq	37d4 <__aeabi_dmul+0x1dc>
    3618:	442c      	add	r4, r5
    361a:	ea81 0603 	eor.w	r6, r1, r3
    361e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    3622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    3626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    362a:	bf18      	it	ne
    362c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    3630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    3634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    3638:	d038      	beq.n	36ac <__aeabi_dmul+0xb4>
    363a:	fba0 ce02 	umull	ip, lr, r0, r2
    363e:	f04f 0500 	mov.w	r5, #0
    3642:	fbe1 e502 	umlal	lr, r5, r1, r2
    3646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    364a:	fbe0 e503 	umlal	lr, r5, r0, r3
    364e:	f04f 0600 	mov.w	r6, #0
    3652:	fbe1 5603 	umlal	r5, r6, r1, r3
    3656:	f09c 0f00 	teq	ip, #0
    365a:	bf18      	it	ne
    365c:	f04e 0e01 	orrne.w	lr, lr, #1
    3660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    3664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    3668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    366c:	d204      	bcs.n	3678 <__aeabi_dmul+0x80>
    366e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    3672:	416d      	adcs	r5, r5
    3674:	eb46 0606 	adc.w	r6, r6, r6
    3678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    367c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    3680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    3684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    3688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    368c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    3690:	bf88      	it	hi
    3692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    3696:	d81e      	bhi.n	36d6 <__aeabi_dmul+0xde>
    3698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    369c:	bf08      	it	eq
    369e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    36a2:	f150 0000 	adcs.w	r0, r0, #0
    36a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    36aa:	bd70      	pop	{r4, r5, r6, pc}
    36ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    36b0:	ea46 0101 	orr.w	r1, r6, r1
    36b4:	ea40 0002 	orr.w	r0, r0, r2
    36b8:	ea81 0103 	eor.w	r1, r1, r3
    36bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    36c0:	bfc2      	ittt	gt
    36c2:	ebd4 050c 	rsbsgt	r5, r4, ip
    36c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    36ca:	bd70      	popgt	{r4, r5, r6, pc}
    36cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    36d0:	f04f 0e00 	mov.w	lr, #0
    36d4:	3c01      	subs	r4, #1
    36d6:	f300 80ab 	bgt.w	3830 <__aeabi_dmul+0x238>
    36da:	f114 0f36 	cmn.w	r4, #54	; 0x36
    36de:	bfde      	ittt	le
    36e0:	2000      	movle	r0, #0
    36e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    36e6:	bd70      	pople	{r4, r5, r6, pc}
    36e8:	f1c4 0400 	rsb	r4, r4, #0
    36ec:	3c20      	subs	r4, #32
    36ee:	da35      	bge.n	375c <__aeabi_dmul+0x164>
    36f0:	340c      	adds	r4, #12
    36f2:	dc1b      	bgt.n	372c <__aeabi_dmul+0x134>
    36f4:	f104 0414 	add.w	r4, r4, #20
    36f8:	f1c4 0520 	rsb	r5, r4, #32
    36fc:	fa00 f305 	lsl.w	r3, r0, r5
    3700:	fa20 f004 	lsr.w	r0, r0, r4
    3704:	fa01 f205 	lsl.w	r2, r1, r5
    3708:	ea40 0002 	orr.w	r0, r0, r2
    370c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    3710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    3714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    3718:	fa21 f604 	lsr.w	r6, r1, r4
    371c:	eb42 0106 	adc.w	r1, r2, r6
    3720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    3724:	bf08      	it	eq
    3726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    372a:	bd70      	pop	{r4, r5, r6, pc}
    372c:	f1c4 040c 	rsb	r4, r4, #12
    3730:	f1c4 0520 	rsb	r5, r4, #32
    3734:	fa00 f304 	lsl.w	r3, r0, r4
    3738:	fa20 f005 	lsr.w	r0, r0, r5
    373c:	fa01 f204 	lsl.w	r2, r1, r4
    3740:	ea40 0002 	orr.w	r0, r0, r2
    3744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    3748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    374c:	f141 0100 	adc.w	r1, r1, #0
    3750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    3754:	bf08      	it	eq
    3756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    375a:	bd70      	pop	{r4, r5, r6, pc}
    375c:	f1c4 0520 	rsb	r5, r4, #32
    3760:	fa00 f205 	lsl.w	r2, r0, r5
    3764:	ea4e 0e02 	orr.w	lr, lr, r2
    3768:	fa20 f304 	lsr.w	r3, r0, r4
    376c:	fa01 f205 	lsl.w	r2, r1, r5
    3770:	ea43 0302 	orr.w	r3, r3, r2
    3774:	fa21 f004 	lsr.w	r0, r1, r4
    3778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    377c:	fa21 f204 	lsr.w	r2, r1, r4
    3780:	ea20 0002 	bic.w	r0, r0, r2
    3784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    3788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    378c:	bf08      	it	eq
    378e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    3792:	bd70      	pop	{r4, r5, r6, pc}
    3794:	f094 0f00 	teq	r4, #0
    3798:	d10f      	bne.n	37ba <__aeabi_dmul+0x1c2>
    379a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    379e:	0040      	lsls	r0, r0, #1
    37a0:	eb41 0101 	adc.w	r1, r1, r1
    37a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    37a8:	bf08      	it	eq
    37aa:	3c01      	subeq	r4, #1
    37ac:	d0f7      	beq.n	379e <__aeabi_dmul+0x1a6>
    37ae:	ea41 0106 	orr.w	r1, r1, r6
    37b2:	f095 0f00 	teq	r5, #0
    37b6:	bf18      	it	ne
    37b8:	4770      	bxne	lr
    37ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    37be:	0052      	lsls	r2, r2, #1
    37c0:	eb43 0303 	adc.w	r3, r3, r3
    37c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    37c8:	bf08      	it	eq
    37ca:	3d01      	subeq	r5, #1
    37cc:	d0f7      	beq.n	37be <__aeabi_dmul+0x1c6>
    37ce:	ea43 0306 	orr.w	r3, r3, r6
    37d2:	4770      	bx	lr
    37d4:	ea94 0f0c 	teq	r4, ip
    37d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    37dc:	bf18      	it	ne
    37de:	ea95 0f0c 	teqne	r5, ip
    37e2:	d00c      	beq.n	37fe <__aeabi_dmul+0x206>
    37e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    37e8:	bf18      	it	ne
    37ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    37ee:	d1d1      	bne.n	3794 <__aeabi_dmul+0x19c>
    37f0:	ea81 0103 	eor.w	r1, r1, r3
    37f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    37f8:	f04f 0000 	mov.w	r0, #0
    37fc:	bd70      	pop	{r4, r5, r6, pc}
    37fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    3802:	bf06      	itte	eq
    3804:	4610      	moveq	r0, r2
    3806:	4619      	moveq	r1, r3
    3808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    380c:	d019      	beq.n	3842 <__aeabi_dmul+0x24a>
    380e:	ea94 0f0c 	teq	r4, ip
    3812:	d102      	bne.n	381a <__aeabi_dmul+0x222>
    3814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    3818:	d113      	bne.n	3842 <__aeabi_dmul+0x24a>
    381a:	ea95 0f0c 	teq	r5, ip
    381e:	d105      	bne.n	382c <__aeabi_dmul+0x234>
    3820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    3824:	bf1c      	itt	ne
    3826:	4610      	movne	r0, r2
    3828:	4619      	movne	r1, r3
    382a:	d10a      	bne.n	3842 <__aeabi_dmul+0x24a>
    382c:	ea81 0103 	eor.w	r1, r1, r3
    3830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    3834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    3838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    383c:	f04f 0000 	mov.w	r0, #0
    3840:	bd70      	pop	{r4, r5, r6, pc}
    3842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    3846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    384a:	bd70      	pop	{r4, r5, r6, pc}

0000384c <__aeabi_ddiv>:
    384c:	b570      	push	{r4, r5, r6, lr}
    384e:	f04f 0cff 	mov.w	ip, #255	; 0xff
    3852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    3856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    385a:	bf1d      	ittte	ne
    385c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    3860:	ea94 0f0c 	teqne	r4, ip
    3864:	ea95 0f0c 	teqne	r5, ip
    3868:	f000 f8a7 	bleq	39ba <__aeabi_ddiv+0x16e>
    386c:	eba4 0405 	sub.w	r4, r4, r5
    3870:	ea81 0e03 	eor.w	lr, r1, r3
    3874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    3878:	ea4f 3101 	mov.w	r1, r1, lsl #12
    387c:	f000 8088 	beq.w	3990 <__aeabi_ddiv+0x144>
    3880:	ea4f 3303 	mov.w	r3, r3, lsl #12
    3884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    3888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    388c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    3890:	ea4f 2202 	mov.w	r2, r2, lsl #8
    3894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    3898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    389c:	ea4f 2600 	mov.w	r6, r0, lsl #8
    38a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    38a4:	429d      	cmp	r5, r3
    38a6:	bf08      	it	eq
    38a8:	4296      	cmpeq	r6, r2
    38aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    38ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
    38b2:	d202      	bcs.n	38ba <__aeabi_ddiv+0x6e>
    38b4:	085b      	lsrs	r3, r3, #1
    38b6:	ea4f 0232 	mov.w	r2, r2, rrx
    38ba:	1ab6      	subs	r6, r6, r2
    38bc:	eb65 0503 	sbc.w	r5, r5, r3
    38c0:	085b      	lsrs	r3, r3, #1
    38c2:	ea4f 0232 	mov.w	r2, r2, rrx
    38c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    38ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    38ce:	ebb6 0e02 	subs.w	lr, r6, r2
    38d2:	eb75 0e03 	sbcs.w	lr, r5, r3
    38d6:	bf22      	ittt	cs
    38d8:	1ab6      	subcs	r6, r6, r2
    38da:	4675      	movcs	r5, lr
    38dc:	ea40 000c 	orrcs.w	r0, r0, ip
    38e0:	085b      	lsrs	r3, r3, #1
    38e2:	ea4f 0232 	mov.w	r2, r2, rrx
    38e6:	ebb6 0e02 	subs.w	lr, r6, r2
    38ea:	eb75 0e03 	sbcs.w	lr, r5, r3
    38ee:	bf22      	ittt	cs
    38f0:	1ab6      	subcs	r6, r6, r2
    38f2:	4675      	movcs	r5, lr
    38f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    38f8:	085b      	lsrs	r3, r3, #1
    38fa:	ea4f 0232 	mov.w	r2, r2, rrx
    38fe:	ebb6 0e02 	subs.w	lr, r6, r2
    3902:	eb75 0e03 	sbcs.w	lr, r5, r3
    3906:	bf22      	ittt	cs
    3908:	1ab6      	subcs	r6, r6, r2
    390a:	4675      	movcs	r5, lr
    390c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    3910:	085b      	lsrs	r3, r3, #1
    3912:	ea4f 0232 	mov.w	r2, r2, rrx
    3916:	ebb6 0e02 	subs.w	lr, r6, r2
    391a:	eb75 0e03 	sbcs.w	lr, r5, r3
    391e:	bf22      	ittt	cs
    3920:	1ab6      	subcs	r6, r6, r2
    3922:	4675      	movcs	r5, lr
    3924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    3928:	ea55 0e06 	orrs.w	lr, r5, r6
    392c:	d018      	beq.n	3960 <__aeabi_ddiv+0x114>
    392e:	ea4f 1505 	mov.w	r5, r5, lsl #4
    3932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    3936:	ea4f 1606 	mov.w	r6, r6, lsl #4
    393a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    393e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    3942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    3946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    394a:	d1c0      	bne.n	38ce <__aeabi_ddiv+0x82>
    394c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    3950:	d10b      	bne.n	396a <__aeabi_ddiv+0x11e>
    3952:	ea41 0100 	orr.w	r1, r1, r0
    3956:	f04f 0000 	mov.w	r0, #0
    395a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    395e:	e7b6      	b.n	38ce <__aeabi_ddiv+0x82>
    3960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    3964:	bf04      	itt	eq
    3966:	4301      	orreq	r1, r0
    3968:	2000      	moveq	r0, #0
    396a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    396e:	bf88      	it	hi
    3970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    3974:	f63f aeaf 	bhi.w	36d6 <__aeabi_dmul+0xde>
    3978:	ebb5 0c03 	subs.w	ip, r5, r3
    397c:	bf04      	itt	eq
    397e:	ebb6 0c02 	subseq.w	ip, r6, r2
    3982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    3986:	f150 0000 	adcs.w	r0, r0, #0
    398a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    398e:	bd70      	pop	{r4, r5, r6, pc}
    3990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    3994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    3998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    399c:	bfc2      	ittt	gt
    399e:	ebd4 050c 	rsbsgt	r5, r4, ip
    39a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    39a6:	bd70      	popgt	{r4, r5, r6, pc}
    39a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    39ac:	f04f 0e00 	mov.w	lr, #0
    39b0:	3c01      	subs	r4, #1
    39b2:	e690      	b.n	36d6 <__aeabi_dmul+0xde>
    39b4:	ea45 0e06 	orr.w	lr, r5, r6
    39b8:	e68d      	b.n	36d6 <__aeabi_dmul+0xde>
    39ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    39be:	ea94 0f0c 	teq	r4, ip
    39c2:	bf08      	it	eq
    39c4:	ea95 0f0c 	teqeq	r5, ip
    39c8:	f43f af3b 	beq.w	3842 <__aeabi_dmul+0x24a>
    39cc:	ea94 0f0c 	teq	r4, ip
    39d0:	d10a      	bne.n	39e8 <__aeabi_ddiv+0x19c>
    39d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    39d6:	f47f af34 	bne.w	3842 <__aeabi_dmul+0x24a>
    39da:	ea95 0f0c 	teq	r5, ip
    39de:	f47f af25 	bne.w	382c <__aeabi_dmul+0x234>
    39e2:	4610      	mov	r0, r2
    39e4:	4619      	mov	r1, r3
    39e6:	e72c      	b.n	3842 <__aeabi_dmul+0x24a>
    39e8:	ea95 0f0c 	teq	r5, ip
    39ec:	d106      	bne.n	39fc <__aeabi_ddiv+0x1b0>
    39ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    39f2:	f43f aefd 	beq.w	37f0 <__aeabi_dmul+0x1f8>
    39f6:	4610      	mov	r0, r2
    39f8:	4619      	mov	r1, r3
    39fa:	e722      	b.n	3842 <__aeabi_dmul+0x24a>
    39fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    3a00:	bf18      	it	ne
    3a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    3a06:	f47f aec5 	bne.w	3794 <__aeabi_dmul+0x19c>
    3a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    3a0e:	f47f af0d 	bne.w	382c <__aeabi_dmul+0x234>
    3a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    3a16:	f47f aeeb 	bne.w	37f0 <__aeabi_dmul+0x1f8>
    3a1a:	e712      	b.n	3842 <__aeabi_dmul+0x24a>

00003a1c <__aeabi_d2f>:
    3a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
    3a20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
    3a24:	bf24      	itt	cs
    3a26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
    3a2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
    3a2e:	d90d      	bls.n	3a4c <__aeabi_d2f+0x30>
    3a30:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    3a34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
    3a38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
    3a3c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    3a40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
    3a44:	bf08      	it	eq
    3a46:	f020 0001 	biceq.w	r0, r0, #1
    3a4a:	4770      	bx	lr
    3a4c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
    3a50:	d121      	bne.n	3a96 <__aeabi_d2f+0x7a>
    3a52:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
    3a56:	bfbc      	itt	lt
    3a58:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
    3a5c:	4770      	bxlt	lr
    3a5e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    3a62:	ea4f 5252 	mov.w	r2, r2, lsr #21
    3a66:	f1c2 0218 	rsb	r2, r2, #24
    3a6a:	f1c2 0c20 	rsb	ip, r2, #32
    3a6e:	fa10 f30c 	lsls.w	r3, r0, ip
    3a72:	fa20 f002 	lsr.w	r0, r0, r2
    3a76:	bf18      	it	ne
    3a78:	f040 0001 	orrne.w	r0, r0, #1
    3a7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    3a80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    3a84:	fa03 fc0c 	lsl.w	ip, r3, ip
    3a88:	ea40 000c 	orr.w	r0, r0, ip
    3a8c:	fa23 f302 	lsr.w	r3, r3, r2
    3a90:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3a94:	e7cc      	b.n	3a30 <__aeabi_d2f+0x14>
    3a96:	ea7f 5362 	mvns.w	r3, r2, asr #21
    3a9a:	d107      	bne.n	3aac <__aeabi_d2f+0x90>
    3a9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
    3aa0:	bf1e      	ittt	ne
    3aa2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
    3aa6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
    3aaa:	4770      	bxne	lr
    3aac:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
    3ab0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    3ab4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    3ab8:	4770      	bx	lr
    3aba:	bf00      	nop

00003abc <__aeabi_frsub>:
    3abc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
    3ac0:	e002      	b.n	3ac8 <__addsf3>
    3ac2:	bf00      	nop

00003ac4 <__aeabi_fsub>:
    3ac4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00003ac8 <__addsf3>:
    3ac8:	0042      	lsls	r2, r0, #1
    3aca:	bf1f      	itttt	ne
    3acc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
    3ad0:	ea92 0f03 	teqne	r2, r3
    3ad4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
    3ad8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    3adc:	d06a      	beq.n	3bb4 <__addsf3+0xec>
    3ade:	ea4f 6212 	mov.w	r2, r2, lsr #24
    3ae2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
    3ae6:	bfc1      	itttt	gt
    3ae8:	18d2      	addgt	r2, r2, r3
    3aea:	4041      	eorgt	r1, r0
    3aec:	4048      	eorgt	r0, r1
    3aee:	4041      	eorgt	r1, r0
    3af0:	bfb8      	it	lt
    3af2:	425b      	neglt	r3, r3
    3af4:	2b19      	cmp	r3, #25
    3af6:	bf88      	it	hi
    3af8:	4770      	bxhi	lr
    3afa:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    3afe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    3b02:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    3b06:	bf18      	it	ne
    3b08:	4240      	negne	r0, r0
    3b0a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    3b0e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
    3b12:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    3b16:	bf18      	it	ne
    3b18:	4249      	negne	r1, r1
    3b1a:	ea92 0f03 	teq	r2, r3
    3b1e:	d03f      	beq.n	3ba0 <__addsf3+0xd8>
    3b20:	f1a2 0201 	sub.w	r2, r2, #1
    3b24:	fa41 fc03 	asr.w	ip, r1, r3
    3b28:	eb10 000c 	adds.w	r0, r0, ip
    3b2c:	f1c3 0320 	rsb	r3, r3, #32
    3b30:	fa01 f103 	lsl.w	r1, r1, r3
    3b34:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    3b38:	d502      	bpl.n	3b40 <__addsf3+0x78>
    3b3a:	4249      	negs	r1, r1
    3b3c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
    3b40:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    3b44:	d313      	bcc.n	3b6e <__addsf3+0xa6>
    3b46:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
    3b4a:	d306      	bcc.n	3b5a <__addsf3+0x92>
    3b4c:	0840      	lsrs	r0, r0, #1
    3b4e:	ea4f 0131 	mov.w	r1, r1, rrx
    3b52:	f102 0201 	add.w	r2, r2, #1
    3b56:	2afe      	cmp	r2, #254	; 0xfe
    3b58:	d251      	bcs.n	3bfe <__addsf3+0x136>
    3b5a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
    3b5e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    3b62:	bf08      	it	eq
    3b64:	f020 0001 	biceq.w	r0, r0, #1
    3b68:	ea40 0003 	orr.w	r0, r0, r3
    3b6c:	4770      	bx	lr
    3b6e:	0049      	lsls	r1, r1, #1
    3b70:	eb40 0000 	adc.w	r0, r0, r0
    3b74:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
    3b78:	f1a2 0201 	sub.w	r2, r2, #1
    3b7c:	d1ed      	bne.n	3b5a <__addsf3+0x92>
    3b7e:	fab0 fc80 	clz	ip, r0
    3b82:	f1ac 0c08 	sub.w	ip, ip, #8
    3b86:	ebb2 020c 	subs.w	r2, r2, ip
    3b8a:	fa00 f00c 	lsl.w	r0, r0, ip
    3b8e:	bfaa      	itet	ge
    3b90:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
    3b94:	4252      	neglt	r2, r2
    3b96:	4318      	orrge	r0, r3
    3b98:	bfbc      	itt	lt
    3b9a:	40d0      	lsrlt	r0, r2
    3b9c:	4318      	orrlt	r0, r3
    3b9e:	4770      	bx	lr
    3ba0:	f092 0f00 	teq	r2, #0
    3ba4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
    3ba8:	bf06      	itte	eq
    3baa:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
    3bae:	3201      	addeq	r2, #1
    3bb0:	3b01      	subne	r3, #1
    3bb2:	e7b5      	b.n	3b20 <__addsf3+0x58>
    3bb4:	ea4f 0341 	mov.w	r3, r1, lsl #1
    3bb8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    3bbc:	bf18      	it	ne
    3bbe:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    3bc2:	d021      	beq.n	3c08 <__addsf3+0x140>
    3bc4:	ea92 0f03 	teq	r2, r3
    3bc8:	d004      	beq.n	3bd4 <__addsf3+0x10c>
    3bca:	f092 0f00 	teq	r2, #0
    3bce:	bf08      	it	eq
    3bd0:	4608      	moveq	r0, r1
    3bd2:	4770      	bx	lr
    3bd4:	ea90 0f01 	teq	r0, r1
    3bd8:	bf1c      	itt	ne
    3bda:	2000      	movne	r0, #0
    3bdc:	4770      	bxne	lr
    3bde:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
    3be2:	d104      	bne.n	3bee <__addsf3+0x126>
    3be4:	0040      	lsls	r0, r0, #1
    3be6:	bf28      	it	cs
    3be8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
    3bec:	4770      	bx	lr
    3bee:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
    3bf2:	bf3c      	itt	cc
    3bf4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
    3bf8:	4770      	bxcc	lr
    3bfa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    3bfe:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
    3c02:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    3c06:	4770      	bx	lr
    3c08:	ea7f 6222 	mvns.w	r2, r2, asr #24
    3c0c:	bf16      	itet	ne
    3c0e:	4608      	movne	r0, r1
    3c10:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
    3c14:	4601      	movne	r1, r0
    3c16:	0242      	lsls	r2, r0, #9
    3c18:	bf06      	itte	eq
    3c1a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
    3c1e:	ea90 0f01 	teqeq	r0, r1
    3c22:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
    3c26:	4770      	bx	lr

00003c28 <__aeabi_ui2f>:
    3c28:	f04f 0300 	mov.w	r3, #0
    3c2c:	e004      	b.n	3c38 <__aeabi_i2f+0x8>
    3c2e:	bf00      	nop

00003c30 <__aeabi_i2f>:
    3c30:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
    3c34:	bf48      	it	mi
    3c36:	4240      	negmi	r0, r0
    3c38:	ea5f 0c00 	movs.w	ip, r0
    3c3c:	bf08      	it	eq
    3c3e:	4770      	bxeq	lr
    3c40:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
    3c44:	4601      	mov	r1, r0
    3c46:	f04f 0000 	mov.w	r0, #0
    3c4a:	e01c      	b.n	3c86 <__aeabi_l2f+0x2a>

00003c4c <__aeabi_ul2f>:
    3c4c:	ea50 0201 	orrs.w	r2, r0, r1
    3c50:	bf08      	it	eq
    3c52:	4770      	bxeq	lr
    3c54:	f04f 0300 	mov.w	r3, #0
    3c58:	e00a      	b.n	3c70 <__aeabi_l2f+0x14>
    3c5a:	bf00      	nop

00003c5c <__aeabi_l2f>:
    3c5c:	ea50 0201 	orrs.w	r2, r0, r1
    3c60:	bf08      	it	eq
    3c62:	4770      	bxeq	lr
    3c64:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
    3c68:	d502      	bpl.n	3c70 <__aeabi_l2f+0x14>
    3c6a:	4240      	negs	r0, r0
    3c6c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    3c70:	ea5f 0c01 	movs.w	ip, r1
    3c74:	bf02      	ittt	eq
    3c76:	4684      	moveq	ip, r0
    3c78:	4601      	moveq	r1, r0
    3c7a:	2000      	moveq	r0, #0
    3c7c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
    3c80:	bf08      	it	eq
    3c82:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
    3c86:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
    3c8a:	fabc f28c 	clz	r2, ip
    3c8e:	3a08      	subs	r2, #8
    3c90:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
    3c94:	db10      	blt.n	3cb8 <__aeabi_l2f+0x5c>
    3c96:	fa01 fc02 	lsl.w	ip, r1, r2
    3c9a:	4463      	add	r3, ip
    3c9c:	fa00 fc02 	lsl.w	ip, r0, r2
    3ca0:	f1c2 0220 	rsb	r2, r2, #32
    3ca4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    3ca8:	fa20 f202 	lsr.w	r2, r0, r2
    3cac:	eb43 0002 	adc.w	r0, r3, r2
    3cb0:	bf08      	it	eq
    3cb2:	f020 0001 	biceq.w	r0, r0, #1
    3cb6:	4770      	bx	lr
    3cb8:	f102 0220 	add.w	r2, r2, #32
    3cbc:	fa01 fc02 	lsl.w	ip, r1, r2
    3cc0:	f1c2 0220 	rsb	r2, r2, #32
    3cc4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
    3cc8:	fa21 f202 	lsr.w	r2, r1, r2
    3ccc:	eb43 0002 	adc.w	r0, r3, r2
    3cd0:	bf08      	it	eq
    3cd2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    3cd6:	4770      	bx	lr

00003cd8 <__aeabi_fmul>:
    3cd8:	f04f 0cff 	mov.w	ip, #255	; 0xff
    3cdc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    3ce0:	bf1e      	ittt	ne
    3ce2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    3ce6:	ea92 0f0c 	teqne	r2, ip
    3cea:	ea93 0f0c 	teqne	r3, ip
    3cee:	d06f      	beq.n	3dd0 <__aeabi_fmul+0xf8>
    3cf0:	441a      	add	r2, r3
    3cf2:	ea80 0c01 	eor.w	ip, r0, r1
    3cf6:	0240      	lsls	r0, r0, #9
    3cf8:	bf18      	it	ne
    3cfa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
    3cfe:	d01e      	beq.n	3d3e <__aeabi_fmul+0x66>
    3d00:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    3d04:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
    3d08:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
    3d0c:	fba0 3101 	umull	r3, r1, r0, r1
    3d10:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    3d14:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
    3d18:	bf3e      	ittt	cc
    3d1a:	0049      	lslcc	r1, r1, #1
    3d1c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
    3d20:	005b      	lslcc	r3, r3, #1
    3d22:	ea40 0001 	orr.w	r0, r0, r1
    3d26:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
    3d2a:	2afd      	cmp	r2, #253	; 0xfd
    3d2c:	d81d      	bhi.n	3d6a <__aeabi_fmul+0x92>
    3d2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    3d32:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    3d36:	bf08      	it	eq
    3d38:	f020 0001 	biceq.w	r0, r0, #1
    3d3c:	4770      	bx	lr
    3d3e:	f090 0f00 	teq	r0, #0
    3d42:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    3d46:	bf08      	it	eq
    3d48:	0249      	lsleq	r1, r1, #9
    3d4a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    3d4e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
    3d52:	3a7f      	subs	r2, #127	; 0x7f
    3d54:	bfc2      	ittt	gt
    3d56:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    3d5a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    3d5e:	4770      	bxgt	lr
    3d60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    3d64:	f04f 0300 	mov.w	r3, #0
    3d68:	3a01      	subs	r2, #1
    3d6a:	dc5d      	bgt.n	3e28 <__aeabi_fmul+0x150>
    3d6c:	f112 0f19 	cmn.w	r2, #25
    3d70:	bfdc      	itt	le
    3d72:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
    3d76:	4770      	bxle	lr
    3d78:	f1c2 0200 	rsb	r2, r2, #0
    3d7c:	0041      	lsls	r1, r0, #1
    3d7e:	fa21 f102 	lsr.w	r1, r1, r2
    3d82:	f1c2 0220 	rsb	r2, r2, #32
    3d86:	fa00 fc02 	lsl.w	ip, r0, r2
    3d8a:	ea5f 0031 	movs.w	r0, r1, rrx
    3d8e:	f140 0000 	adc.w	r0, r0, #0
    3d92:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
    3d96:	bf08      	it	eq
    3d98:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    3d9c:	4770      	bx	lr
    3d9e:	f092 0f00 	teq	r2, #0
    3da2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    3da6:	bf02      	ittt	eq
    3da8:	0040      	lsleq	r0, r0, #1
    3daa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    3dae:	3a01      	subeq	r2, #1
    3db0:	d0f9      	beq.n	3da6 <__aeabi_fmul+0xce>
    3db2:	ea40 000c 	orr.w	r0, r0, ip
    3db6:	f093 0f00 	teq	r3, #0
    3dba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    3dbe:	bf02      	ittt	eq
    3dc0:	0049      	lsleq	r1, r1, #1
    3dc2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    3dc6:	3b01      	subeq	r3, #1
    3dc8:	d0f9      	beq.n	3dbe <__aeabi_fmul+0xe6>
    3dca:	ea41 010c 	orr.w	r1, r1, ip
    3dce:	e78f      	b.n	3cf0 <__aeabi_fmul+0x18>
    3dd0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    3dd4:	ea92 0f0c 	teq	r2, ip
    3dd8:	bf18      	it	ne
    3dda:	ea93 0f0c 	teqne	r3, ip
    3dde:	d00a      	beq.n	3df6 <__aeabi_fmul+0x11e>
    3de0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    3de4:	bf18      	it	ne
    3de6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    3dea:	d1d8      	bne.n	3d9e <__aeabi_fmul+0xc6>
    3dec:	ea80 0001 	eor.w	r0, r0, r1
    3df0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    3df4:	4770      	bx	lr
    3df6:	f090 0f00 	teq	r0, #0
    3dfa:	bf17      	itett	ne
    3dfc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
    3e00:	4608      	moveq	r0, r1
    3e02:	f091 0f00 	teqne	r1, #0
    3e06:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
    3e0a:	d014      	beq.n	3e36 <__aeabi_fmul+0x15e>
    3e0c:	ea92 0f0c 	teq	r2, ip
    3e10:	d101      	bne.n	3e16 <__aeabi_fmul+0x13e>
    3e12:	0242      	lsls	r2, r0, #9
    3e14:	d10f      	bne.n	3e36 <__aeabi_fmul+0x15e>
    3e16:	ea93 0f0c 	teq	r3, ip
    3e1a:	d103      	bne.n	3e24 <__aeabi_fmul+0x14c>
    3e1c:	024b      	lsls	r3, r1, #9
    3e1e:	bf18      	it	ne
    3e20:	4608      	movne	r0, r1
    3e22:	d108      	bne.n	3e36 <__aeabi_fmul+0x15e>
    3e24:	ea80 0001 	eor.w	r0, r0, r1
    3e28:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    3e2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    3e30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    3e34:	4770      	bx	lr
    3e36:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    3e3a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
    3e3e:	4770      	bx	lr

00003e40 <__aeabi_fdiv>:
    3e40:	f04f 0cff 	mov.w	ip, #255	; 0xff
    3e44:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    3e48:	bf1e      	ittt	ne
    3e4a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    3e4e:	ea92 0f0c 	teqne	r2, ip
    3e52:	ea93 0f0c 	teqne	r3, ip
    3e56:	d069      	beq.n	3f2c <__aeabi_fdiv+0xec>
    3e58:	eba2 0203 	sub.w	r2, r2, r3
    3e5c:	ea80 0c01 	eor.w	ip, r0, r1
    3e60:	0249      	lsls	r1, r1, #9
    3e62:	ea4f 2040 	mov.w	r0, r0, lsl #9
    3e66:	d037      	beq.n	3ed8 <__aeabi_fdiv+0x98>
    3e68:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    3e6c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
    3e70:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
    3e74:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    3e78:	428b      	cmp	r3, r1
    3e7a:	bf38      	it	cc
    3e7c:	005b      	lslcc	r3, r3, #1
    3e7e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
    3e82:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
    3e86:	428b      	cmp	r3, r1
    3e88:	bf24      	itt	cs
    3e8a:	1a5b      	subcs	r3, r3, r1
    3e8c:	ea40 000c 	orrcs.w	r0, r0, ip
    3e90:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
    3e94:	bf24      	itt	cs
    3e96:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
    3e9a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    3e9e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
    3ea2:	bf24      	itt	cs
    3ea4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
    3ea8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    3eac:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
    3eb0:	bf24      	itt	cs
    3eb2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
    3eb6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    3eba:	011b      	lsls	r3, r3, #4
    3ebc:	bf18      	it	ne
    3ebe:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
    3ec2:	d1e0      	bne.n	3e86 <__aeabi_fdiv+0x46>
    3ec4:	2afd      	cmp	r2, #253	; 0xfd
    3ec6:	f63f af50 	bhi.w	3d6a <__aeabi_fmul+0x92>
    3eca:	428b      	cmp	r3, r1
    3ecc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    3ed0:	bf08      	it	eq
    3ed2:	f020 0001 	biceq.w	r0, r0, #1
    3ed6:	4770      	bx	lr
    3ed8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    3edc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    3ee0:	327f      	adds	r2, #127	; 0x7f
    3ee2:	bfc2      	ittt	gt
    3ee4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    3ee8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    3eec:	4770      	bxgt	lr
    3eee:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    3ef2:	f04f 0300 	mov.w	r3, #0
    3ef6:	3a01      	subs	r2, #1
    3ef8:	e737      	b.n	3d6a <__aeabi_fmul+0x92>
    3efa:	f092 0f00 	teq	r2, #0
    3efe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    3f02:	bf02      	ittt	eq
    3f04:	0040      	lsleq	r0, r0, #1
    3f06:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    3f0a:	3a01      	subeq	r2, #1
    3f0c:	d0f9      	beq.n	3f02 <__aeabi_fdiv+0xc2>
    3f0e:	ea40 000c 	orr.w	r0, r0, ip
    3f12:	f093 0f00 	teq	r3, #0
    3f16:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    3f1a:	bf02      	ittt	eq
    3f1c:	0049      	lsleq	r1, r1, #1
    3f1e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    3f22:	3b01      	subeq	r3, #1
    3f24:	d0f9      	beq.n	3f1a <__aeabi_fdiv+0xda>
    3f26:	ea41 010c 	orr.w	r1, r1, ip
    3f2a:	e795      	b.n	3e58 <__aeabi_fdiv+0x18>
    3f2c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    3f30:	ea92 0f0c 	teq	r2, ip
    3f34:	d108      	bne.n	3f48 <__aeabi_fdiv+0x108>
    3f36:	0242      	lsls	r2, r0, #9
    3f38:	f47f af7d 	bne.w	3e36 <__aeabi_fmul+0x15e>
    3f3c:	ea93 0f0c 	teq	r3, ip
    3f40:	f47f af70 	bne.w	3e24 <__aeabi_fmul+0x14c>
    3f44:	4608      	mov	r0, r1
    3f46:	e776      	b.n	3e36 <__aeabi_fmul+0x15e>
    3f48:	ea93 0f0c 	teq	r3, ip
    3f4c:	d104      	bne.n	3f58 <__aeabi_fdiv+0x118>
    3f4e:	024b      	lsls	r3, r1, #9
    3f50:	f43f af4c 	beq.w	3dec <__aeabi_fmul+0x114>
    3f54:	4608      	mov	r0, r1
    3f56:	e76e      	b.n	3e36 <__aeabi_fmul+0x15e>
    3f58:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    3f5c:	bf18      	it	ne
    3f5e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    3f62:	d1ca      	bne.n	3efa <__aeabi_fdiv+0xba>
    3f64:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
    3f68:	f47f af5c 	bne.w	3e24 <__aeabi_fmul+0x14c>
    3f6c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
    3f70:	f47f af3c 	bne.w	3dec <__aeabi_fmul+0x114>
    3f74:	e75f      	b.n	3e36 <__aeabi_fmul+0x15e>
    3f76:	bf00      	nop

00003f78 <__aeabi_f2iz>:
    3f78:	ea4f 0240 	mov.w	r2, r0, lsl #1
    3f7c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
    3f80:	d30f      	bcc.n	3fa2 <__aeabi_f2iz+0x2a>
    3f82:	f04f 039e 	mov.w	r3, #158	; 0x9e
    3f86:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
    3f8a:	d90d      	bls.n	3fa8 <__aeabi_f2iz+0x30>
    3f8c:	ea4f 2300 	mov.w	r3, r0, lsl #8
    3f90:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    3f94:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    3f98:	fa23 f002 	lsr.w	r0, r3, r2
    3f9c:	bf18      	it	ne
    3f9e:	4240      	negne	r0, r0
    3fa0:	4770      	bx	lr
    3fa2:	f04f 0000 	mov.w	r0, #0
    3fa6:	4770      	bx	lr
    3fa8:	f112 0f61 	cmn.w	r2, #97	; 0x61
    3fac:	d101      	bne.n	3fb2 <__aeabi_f2iz+0x3a>
    3fae:	0242      	lsls	r2, r0, #9
    3fb0:	d105      	bne.n	3fbe <__aeabi_f2iz+0x46>
    3fb2:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
    3fb6:	bf08      	it	eq
    3fb8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    3fbc:	4770      	bx	lr
    3fbe:	f04f 0000 	mov.w	r0, #0
    3fc2:	4770      	bx	lr

00003fc4 <strlen>:
    3fc4:	f020 0103 	bic.w	r1, r0, #3
    3fc8:	f010 0003 	ands.w	r0, r0, #3
    3fcc:	f1c0 0000 	rsb	r0, r0, #0
    3fd0:	f851 3b04 	ldr.w	r3, [r1], #4
    3fd4:	f100 0c04 	add.w	ip, r0, #4
    3fd8:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    3fdc:	f06f 0200 	mvn.w	r2, #0
    3fe0:	bf1c      	itt	ne
    3fe2:	fa22 f20c 	lsrne.w	r2, r2, ip
    3fe6:	4313      	orrne	r3, r2
    3fe8:	f04f 0c01 	mov.w	ip, #1
    3fec:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    3ff0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    3ff4:	eba3 020c 	sub.w	r2, r3, ip
    3ff8:	ea22 0203 	bic.w	r2, r2, r3
    3ffc:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    4000:	bf04      	itt	eq
    4002:	f851 3b04 	ldreq.w	r3, [r1], #4
    4006:	3004      	addeq	r0, #4
    4008:	d0f4      	beq.n	3ff4 <strlen+0x30>
    400a:	f013 0fff 	tst.w	r3, #255	; 0xff
    400e:	bf1f      	itttt	ne
    4010:	3001      	addne	r0, #1
    4012:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    4016:	3001      	addne	r0, #1
    4018:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    401c:	bf18      	it	ne
    401e:	3001      	addne	r0, #1
    4020:	4770      	bx	lr
    4022:	bf00      	nop
    4024:	20656874 	rsbcs	r6, r5, r4, ror r8
    4028:	20636461 	rsbcs	r6, r3, r1, ror #8
    402c:	5f746567 	svcpl	0x00746567
    4030:	20657661 	rsbcs	r7, r5, r1, ror #12
    4034:	6425203d 	strtvs	r2, [r5], #-61	; 0x3d
    4038:	0000000a 	andeq	r0, r0, sl
    403c:	6425203d 	strtvs	r2, [r5], #-61	; 0x3d
    4040:	2f676564 	svccs	0x00676564
    4044:	00000a73 	andeq	r0, r0, r3, ror sl

Disassembly of section .data:

1fff0000 <SystemCoreClock>:
1fff0000:	05f5e100 	ldrbeq	lr, [r5, #256]!	; 0x100

1fff0004 <g_core_clock>:
1fff0004:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

1fff0008 <g_bus_clock>:
1fff0008:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

1fff000c <g_flash_clock>:
1fff000c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

1fff0010 <g_flexbus_clock>:
1fff0010:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .bss:

1fff0014 <_sbss>:
	...

1fff0028 <ADC_ISR>:
	...

1fff0030 <GPIO_ISR>:
	...

1fff0044 <UART_T_ISR>:
	...

1fff005c <UART_R_ISR>:
	...

Disassembly of section .ARM.attributes:

00000000 <__HeapLimit-0x1fff0074>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000554 	andeq	r0, r0, r4, asr r5
       4:	00000002 	andeq	r0, r0, r2
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	0000020a 	andeq	r0, r0, sl, lsl #4
      10:	00026701 	andeq	r6, r2, r1, lsl #14
      14:	00006200 	andeq	r6, r0, r0, lsl #4
      18:	00080000 	andeq	r0, r8, r0
      1c:	000a4800 	andeq	r4, sl, r0, lsl #16
      20:	00000000 	andeq	r0, r0, r0
      24:	06010200 	streq	r0, [r1], -r0, lsl #4
      28:	00000166 	andeq	r0, r0, r6, ror #2
      2c:	64080102 	strvs	r0, [r8], #-258	; 0x102
      30:	02000001 	andeq	r0, r0, #1
      34:	002c0502 	eoreq	r0, ip, r2, lsl #10
      38:	02020000 	andeq	r0, r2, #0
      3c:	0001ec07 	andeq	lr, r1, r7, lsl #24
      40:	05040200 	streq	r0, [r4, #-512]	; 0x200
      44:	00000108 	andeq	r0, r0, r8, lsl #2
      48:	0001b603 	andeq	fp, r1, r3, lsl #12
      4c:	53500300 	cmppl	r0, #0
      50:	02000000 	andeq	r0, r0, #0
      54:	01a40704 			; <UNDEFINED> instruction: 0x01a40704
      58:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
      5c:	00010305 	andeq	r0, r1, r5, lsl #6
      60:	07080200 	streq	r0, [r8, -r0, lsl #4]
      64:	0000019f 	muleq	r0, pc, r1	; <UNPREDICTABLE>
      68:	69050404 	stmdbvs	r5, {r2, sl}
      6c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
      70:	01a90704 			; <UNDEFINED> instruction: 0x01a90704
      74:	75050000 	strvc	r0, [r5, #-0]
      78:	70000002 	andvc	r0, r0, r2
      7c:	01f6f002 	mvnseq	pc, r2
      80:	53060000 	movwpl	r0, #24576	; 0x6000
      84:	02003143 	andeq	r3, r0, #-1073741808	; 0xc0000010
      88:	0001f6f1 	strdeq	pc, [r1], -r1
      8c:	00230200 	eoreq	r0, r3, r0, lsl #4
      90:	00078507 	andeq	r8, r7, r7, lsl #10
      94:	48f20200 	ldmmi	r2!, {r9}^
      98:	02000000 	andeq	r0, r0, #0
      9c:	8b070823 	blhi	1c2130 <__etext+0x1be0e8>
      a0:	02000007 	andeq	r0, r0, #7
      a4:	000048f3 	strdeq	r4, [r0], -r3
      a8:	0c230200 	sfmeq	f0, 4, [r3], #-0
      ac:	02005206 	andeq	r5, r0, #1610612736	; 0x60000000
      b0:	0001f6f4 	strdeq	pc, [r1], -r4
      b4:	10230200 	eorne	r0, r3, r0, lsl #4
      b8:	31564306 	cmpcc	r6, r6, lsl #6
      bc:	48f50200 	ldmmi	r5!, {r9}^
      c0:	02000000 	andeq	r0, r0, #0
      c4:	43061823 	movwmi	r1, #26659	; 0x6823
      c8:	02003256 	andeq	r3, r0, #1610612741	; 0x60000005
      cc:	000048f6 	strdeq	r4, [r0], -r6
      d0:	1c230200 	sfmne	f0, 4, [r3], #-0
      d4:	32435306 	subcc	r5, r3, #402653184	; 0x18000000
      d8:	48f70200 	ldmmi	r7!, {r9}^
      dc:	02000000 	andeq	r0, r0, #0
      e0:	53062023 	movwpl	r2, #24611	; 0x6023
      e4:	02003343 	andeq	r3, r0, #201326593	; 0xc000001
      e8:	000048f8 	strdeq	r4, [r0], -r8
      ec:	24230200 	strtcs	r0, [r3], #-512	; 0x200
      f0:	53464f06 	movtpl	r4, #28422	; 0x6f06
      f4:	48f90200 	ldmmi	r9!, {r9}^
      f8:	02000000 	andeq	r0, r0, #0
      fc:	50062823 	andpl	r2, r6, r3, lsr #16
     100:	fa020047 	blx	80224 <__etext+0x7c1dc>
     104:	00000048 	andeq	r0, r0, r8, asr #32
     108:	062c2302 	strteq	r2, [ip], -r2, lsl #6
     10c:	0200474d 	andeq	r4, r0, #20185088	; 0x1340000
     110:	000048fb 	strdeq	r4, [r0], -fp
     114:	30230200 	eorcc	r0, r3, r0, lsl #4
     118:	00028007 	andeq	r8, r2, r7
     11c:	48fc0200 	ldmmi	ip!, {r9}^
     120:	02000000 	andeq	r0, r0, #0
     124:	d5073423 	strle	r3, [r7, #-1059]	; 0x423
     128:	02000002 	andeq	r0, r0, #2
     12c:	000048fd 	strdeq	r4, [r0], -sp
     130:	38230200 	stmdacc	r3!, {r9}
     134:	0001e707 	andeq	lr, r1, r7, lsl #14
     138:	48fe0200 	ldmmi	lr!, {r9}^
     13c:	02000000 	andeq	r0, r0, #0
     140:	e2073c23 	and	r3, r7, #8960	; 0x2300
     144:	02000001 	andeq	r0, r0, #1
     148:	000048ff 	strdeq	r4, [r0], -pc	; <UNPREDICTABLE>
     14c:	40230200 	eormi	r0, r3, r0, lsl #4
     150:	0001dd08 	andeq	sp, r1, r8, lsl #26
     154:	01000200 	mrseq	r0, R8_usr
     158:	00000048 	andeq	r0, r0, r8, asr #32
     15c:	08442302 	stmdaeq	r4, {r1, r8, r9, sp}^
     160:	000001d8 	ldrdeq	r0, [r0], -r8
     164:	48010102 	stmdami	r1, {r1, r8}
     168:	02000000 	andeq	r0, r0, #0
     16c:	4c084823 	stcmi	8, cr4, [r8], {35}	; 0x23
     170:	02000001 	andeq	r0, r0, #1
     174:	00480102 	subeq	r0, r8, r2, lsl #2
     178:	23020000 	movwcs	r0, #8192	; 0x2000
     17c:	4750094c 	ldrbmi	r0, [r0, -ip, asr #18]
     180:	03020041 	movweq	r0, #8257	; 0x2041
     184:	00004801 	andeq	r4, r0, r1, lsl #16
     188:	50230200 	eorpl	r0, r3, r0, lsl #4
     18c:	00002208 	andeq	r2, r0, r8, lsl #4
     190:	01040200 	mrseq	r0, R12_usr
     194:	00000048 	andeq	r0, r0, r8, asr #32
     198:	08542302 	ldmdaeq	r4, {r1, r8, r9, sp}^
     19c:	00000045 	andeq	r0, r0, r5, asr #32
     1a0:	48010502 	stmdami	r1, {r1, r8, sl}
     1a4:	02000000 	andeq	r0, r0, #0
     1a8:	00085823 	andeq	r5, r8, r3, lsr #16
     1ac:	02000000 	andeq	r0, r0, #0
     1b0:	00480106 	subeq	r0, r8, r6, lsl #2
     1b4:	23020000 	movwcs	r0, #8192	; 0x2000
     1b8:	0314085c 	tsteq	r4, #6029312	; 0x5c0000
     1bc:	07020000 	streq	r0, [r2, -r0]
     1c0:	00004801 	andeq	r4, r0, r1, lsl #16
     1c4:	60230200 	eorvs	r0, r3, r0, lsl #4
     1c8:	00030f08 	andeq	r0, r3, r8, lsl #30
     1cc:	01080200 	mrseq	r0, R8_fiq
     1d0:	00000048 	andeq	r0, r0, r8, asr #32
     1d4:	08642302 	stmdaeq	r4!, {r1, r8, r9, sp}^
     1d8:	0000030a 	andeq	r0, r0, sl, lsl #6
     1dc:	48010902 	stmdami	r1, {r1, r8, fp}
     1e0:	02000000 	andeq	r0, r0, #0
     1e4:	05086823 	streq	r6, [r8, #-2083]	; 0x823
     1e8:	02000003 	andeq	r0, r0, #3
     1ec:	0048010a 	subeq	r0, r8, sl, lsl #2
     1f0:	23020000 	movwcs	r0, #8192	; 0x2000
     1f4:	480a006c 	stmdami	sl, {r2, r3, r5, r6}
     1f8:	06000000 	streq	r0, [r0], -r0
     1fc:	0b000002 	bleq	20c <__vector_table+0x20c>
     200:	00000206 	andeq	r0, r0, r6, lsl #4
     204:	04020001 	streq	r0, [r2], #-1
     208:	00028507 	andeq	r8, r2, r7, lsl #10
     20c:	013e0c00 	teqeq	lr, r0, lsl #24
     210:	0b020000 	bleq	80218 <__etext+0x7c1d0>
     214:	00021901 	andeq	r1, r2, r1, lsl #18
     218:	1f040d00 	svcne	0x00040d00
     21c:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
     220:	00000076 	andeq	r0, r0, r6, ror r0
     224:	0000e403 	andeq	lr, r0, r3, lsl #8
     228:	2c190400 	cfldrscs	mvf0, [r9], {-0}
     22c:	03000000 	movweq	r0, #0
     230:	00000253 	andeq	r0, r0, r3, asr r2
     234:	003a1a04 	eorseq	r1, sl, r4, lsl #20
     238:	54030000 	strpl	r0, [r3], #-0
     23c:	04000002 	streq	r0, [r0], #-2
     240:	0000331e 	andeq	r3, r0, lr, lsl r3
     244:	04040200 	streq	r0, [r4], #-512	; 0x200
     248:	0000000c 	andeq	r0, r0, ip
     24c:	6e040802 	cdpvs	8, 0, cr0, cr4, cr2, {0}
     250:	03000002 	movweq	r0, #2
     254:	000002fd 	strdeq	r0, [r0], -sp
     258:	002c2c04 	eoreq	r2, ip, r4, lsl #24
     25c:	040d0000 	streq	r0, [sp], #-0
     260:	00000264 	andeq	r0, r0, r4, ror #4
     264:	0102010f 	tsteq	r2, pc, lsl #2
     268:	00016d08 	andeq	r6, r1, r8, lsl #26
     26c:	02661000 	rsbeq	r1, r6, #0
     270:	5d030000 	stcpl	0, cr0, [r3, #-0]
     274:	05000000 	streq	r0, [r0, #-0]
     278:	00006f64 	andeq	r6, r0, r4, ror #30
     27c:	01ff1100 	mvnseq	r1, r0, lsl #2
     280:	06010000 	streq	r0, [r1], -r0
     284:	00034a10 	andeq	r4, r3, r0, lsl sl
     288:	00361200 	eorseq	r1, r6, r0, lsl #4
     28c:	12000000 	andne	r0, r0, #0
     290:	0000003b 	andeq	r0, r0, fp, lsr r0
     294:	00401201 	subeq	r1, r0, r1, lsl #4
     298:	12020000 	andne	r0, r2, #0
     29c:	000000ea 	andeq	r0, r0, sl, ror #1
     2a0:	44411303 	strbmi	r1, [r1], #-771	; 0x303
     2a4:	13040034 	movwne	r0, #16436	; 0x4034
     2a8:	00354441 	eorseq	r4, r5, r1, asr #8
     2ac:	44411305 	strbmi	r1, [r1], #-773	; 0x305
     2b0:	13060036 	movwne	r0, #24630	; 0x6036
     2b4:	00374441 	eorseq	r4, r7, r1, asr #8
     2b8:	44411307 	strbmi	r1, [r1], #-775	; 0x307
     2bc:	13080038 	movwne	r0, #32824	; 0x8038
     2c0:	00394441 	eorseq	r4, r9, r1, asr #8
     2c4:	02cb1209 	sbceq	r1, fp, #-1879048192	; 0x90000000
     2c8:	120a0000 	andne	r0, sl, #0
     2cc:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     2d0:	02c6120b 	sbceq	r1, r6, #-1342177280	; 0xb0000000
     2d4:	120c0000 	andne	r0, ip, #0
     2d8:	000002da 	ldrdeq	r0, [r0], -sl
     2dc:	02df120d 	sbcseq	r1, pc, #-805306368	; 0xd0000000
     2e0:	120e0000 	andne	r0, lr, #0
     2e4:	000002e4 	andeq	r0, r0, r4, ror #5
     2e8:	02e9120f 	rsceq	r1, r9, #-268435456	; 0xf0000000
     2ec:	12100000 	andsne	r0, r0, #0
     2f0:	000002ee 	andeq	r0, r0, lr, ror #5
     2f4:	02f31211 	rscseq	r1, r3, #268435457	; 0x10000001
     2f8:	12120000 	andsne	r0, r2, #0
     2fc:	000002f8 	strdeq	r0, [r0], -r8
     300:	009b1213 	addseq	r1, fp, r3, lsl r2
     304:	12140000 	andsne	r0, r4, #0
     308:	000000a0 	andeq	r0, r0, r0, lsr #1
     30c:	00a51215 	adceq	r1, r5, r5, lsl r2
     310:	12160000 	andsne	r0, r6, #0
     314:	000000aa 	andeq	r0, r0, sl, lsr #1
     318:	00af1217 	adceq	r1, pc, r7, lsl r2	; <UNPREDICTABLE>
     31c:	12180000 	andsne	r0, r8, #0
     320:	000000b4 	strheq	r0, [r0], -r4
     324:	00b91219 	adcseq	r1, r9, r9, lsl r2
     328:	121a0000 	andsne	r0, sl, #0
     32c:	000000be 	strheq	r0, [r0], -lr
     330:	00c3121b 	sbceq	r1, r3, fp, lsl r2
     334:	121c0000 	andsne	r0, ip, #0
     338:	000000c8 	andeq	r0, r0, r8, asr #1
     33c:	015a121d 	cmpeq	sl, sp, lsl r2
     340:	121e0000 	andsne	r0, lr, #0
     344:	0000015f 	andeq	r0, r0, pc, asr r1
     348:	b503001f 	strlt	r0, [r3, #-31]
     34c:	06000002 	streq	r0, [r0], -r2
     350:	00025e78 	andeq	r5, r2, r8, ror lr
     354:	06141400 	ldreq	r1, [r4], -r0, lsl #8
     358:	0004087b 	andeq	r0, r4, fp, ror r8
     35c:	01510700 	cmpeq	r1, r0, lsl #14
     360:	85060000 	strhi	r0, [r6, #-0]
     364:	0000020d 	andeq	r0, r0, sp, lsl #4
     368:	07002302 	streq	r2, [r0, -r2, lsl #6]
     36c:	0000025a 	andeq	r0, r0, sl, asr r2
     370:	02249006 	eoreq	r9, r4, #6
     374:	23020000 	movwcs	r0, #8192	; 0x2000
     378:	00cd0704 	sbceq	r0, sp, r4, lsl #14
     37c:	a1060000 	mrsge	r0, (UNDEF: 6)
     380:	00000224 	andeq	r0, r0, r4, lsr #4
     384:	07052302 	streq	r2, [r5, -r2, lsl #6]
     388:	0000018d 	andeq	r0, r0, sp, lsl #3
     38c:	0224ac06 	eoreq	sl, r4, #1536	; 0x600
     390:	23020000 	movwcs	r0, #8192	; 0x2000
     394:	01110706 	tsteq	r1, r6, lsl #14
     398:	b9060000 	stmdblt	r6, {}	; <UNPREDICTABLE>
     39c:	00000224 	andeq	r0, r0, r4, lsr #4
     3a0:	07072302 	streq	r2, [r7, -r2, lsl #6]
     3a4:	00000172 	andeq	r0, r0, r2, ror r1
     3a8:	0224c706 	eoreq	ip, r4, #1572864	; 0x180000
     3ac:	23020000 	movwcs	r0, #8192	; 0x2000
     3b0:	01cc0708 	biceq	r0, ip, r8, lsl #14
     3b4:	d7060000 	strle	r0, [r6, -r0]
     3b8:	00000224 	andeq	r0, r0, r4, lsr #4
     3bc:	07092302 	streq	r2, [r9, -r2, lsl #6]
     3c0:	000000d9 	ldrdeq	r0, [r0], -r9
     3c4:	0224e206 	eoreq	lr, r4, #1610612736	; 0x60000000
     3c8:	23020000 	movwcs	r0, #8192	; 0x2000
     3cc:	0130070a 	teqeq	r0, sl, lsl #14
     3d0:	ed060000 	stc	0, cr0, [r6, #-0]
     3d4:	00000253 	andeq	r0, r0, r3, asr r2
     3d8:	070b2302 	streq	r2, [fp, -r2, lsl #6]
     3dc:	000001bf 			; <UNDEFINED> instruction: 0x000001bf
     3e0:	0224f906 	eoreq	pc, r4, #98304	; 0x18000
     3e4:	23020000 	movwcs	r0, #8192	; 0x2000
     3e8:	017f080c 	cmneq	pc, ip, lsl #16
     3ec:	04060000 	streq	r0, [r6], #-0
     3f0:	00025301 	andeq	r5, r2, r1, lsl #6
     3f4:	0d230200 	sfmeq	f0, 4, [r3, #-0]
     3f8:	00004a08 	andeq	r4, r0, r8, lsl #20
     3fc:	010e0600 	tsteq	lr, r0, lsl #12
     400:	0000034a 	andeq	r0, r0, sl, asr #6
     404:	00102302 	andseq	r2, r0, r2, lsl #6
     408:	0000120c 	andeq	r1, r0, ip, lsl #4
     40c:	01100600 	tsteq	r0, r0, lsl #12
     410:	00000355 	andeq	r0, r0, r5, asr r3
     414:	00520115 	subseq	r0, r2, r5, lsl r1
     418:	16010000 	strne	r0, [r1], -r0
     41c:	00006801 	andeq	r6, r0, r1, lsl #16
     420:	00080000 	andeq	r0, r8, r0
     424:	00084600 	andeq	r4, r8, r0, lsl #12
     428:	00000000 	andeq	r0, r0, r0
     42c:	04410100 	strbeq	r0, [r1], #-256	; 0x100
     430:	05160000 	ldreq	r0, [r6, #-0]
     434:	01000000 	mrseq	r0, (UNDEF: 0)
     438:	00022f18 	andeq	r2, r2, r8, lsl pc
     43c:	76910200 	ldrvc	r0, [r1], r0, lsl #4
     440:	57011700 	strpl	r1, [r1, -r0, lsl #14]
     444:	01000000 	mrseq	r0, (UNDEF: 0)
     448:	08480123 	stmdaeq	r8, {r0, r1, r5, r8}^
     44c:	08840000 	stmeq	r4, {}	; <UNPREDICTABLE>
     450:	00380000 	eorseq	r0, r8, r0
     454:	74010000 	strvc	r0, [r1], #-0
     458:	18000004 	stmdane	r0, {r2}
     45c:	25010069 	strcs	r0, [r1, #-105]	; 0x69
     460:	00000068 	andeq	r0, r0, r8, rrx
     464:	18749102 	ldmdane	r4!, {r1, r8, ip, pc}^
     468:	2501006a 	strcs	r0, [r1, #-106]	; 0x6a
     46c:	00000068 	andeq	r0, r0, r8, rrx
     470:	00709102 	rsbseq	r9, r0, r2, lsl #2
     474:	01270119 	teqeq	r7, r9, lsl r1
     478:	2a010000 	bcs	40480 <__etext+0x3c438>
     47c:	00088401 	andeq	r8, r8, r1, lsl #8
     480:	00090800 	andeq	r0, r9, r0, lsl #16
     484:	00007000 	andeq	r7, r0, r0
     488:	01150100 	tsteq	r5, r0, lsl #2
     48c:	000000fb 	strdeq	r0, [r0], -fp
     490:	3a013801 	bcc	4e49c <__etext+0x4a454>
     494:	08000002 	stmdaeq	r0, {r1}
     498:	4a000009 	bmi	4c4 <__vector_table+0x4c4>
     49c:	a8000009 	stmdage	r0, {r0, r3}
     4a0:	01000000 	mrseq	r0, (UNDEF: 0)
     4a4:	000004c5 	andeq	r0, r0, r5, asr #9
     4a8:	0000051a 	andeq	r0, r0, sl, lsl r5
     4ac:	3a380100 	bcc	e008b4 <__etext+0xdfc86c>
     4b0:	02000002 	andeq	r0, r0, #2
     4b4:	4d166e91 	ldcmi	14, cr6, [r6, #-580]	; 0xfffffdbc
     4b8:	01000003 	tsteq	r0, r3
     4bc:	00023a3a 	andeq	r3, r2, sl, lsr sl
     4c0:	76910200 	ldrvc	r0, [r1], r0, lsl #4
     4c4:	ef011500 	svc	0x00011500
     4c8:	01000000 	mrseq	r0, (UNDEF: 0)
     4cc:	023a013f 	eorseq	r0, sl, #-1073741809	; 0xc000000f
     4d0:	094c0000 	stmdbeq	ip, {}^	; <UNPREDICTABLE>
     4d4:	099e0000 	ldmibeq	lr, {}	; <UNPREDICTABLE>
     4d8:	00e00000 	rsceq	r0, r0, r0
     4dc:	0c010000 	stceq	0, cr0, [r1], {-0}
     4e0:	18000005 	stmdane	r0, {r0, r2}
     4e4:	00746e63 	rsbseq	r6, r4, r3, ror #28
     4e8:	026d4201 	rsbeq	r4, sp, #268435456	; 0x10000000
     4ec:	91020000 	mrsls	r0, (UNDEF: 2)
     4f0:	0027166f 	eoreq	r1, r7, pc, ror #12
     4f4:	43010000 	movwmi	r0, #4096	; 0x1000
     4f8:	00000068 	andeq	r0, r0, r8, rrx
     4fc:	18749102 	ldmdane	r4!, {r1, r8, ip, pc}^
     500:	44010069 	strmi	r0, [r1], #-105	; 0x69
     504:	00000272 	andeq	r0, r0, r2, ror r2
     508:	00709102 	rsbseq	r9, r0, r2, lsl #2
     50c:	029e0115 	addseq	r0, lr, #1073741829	; 0x40000005
     510:	4d010000 	stcmi	0, cr0, [r1, #-0]
     514:	00023a01 	andeq	r3, r2, r1, lsl #20
     518:	0009a000 	andeq	sl, r9, r0
     51c:	000a4800 	andeq	r4, sl, r0, lsl #16
     520:	00011800 	andeq	r1, r1, r0, lsl #16
     524:	05450100 	strbeq	r0, [r5, #-256]	; 0x100
     528:	611b0000 	tstvs	fp, r0
     52c:	4d010072 	stcmi	0, cr0, [r1, #-456]	; 0xfffffe38
     530:	0000023a 	andeq	r0, r0, sl, lsr r2
     534:	186e9102 	stmdane	lr!, {r1, r8, ip, pc}^
     538:	01007276 	tsteq	r0, r6, ror r2
     53c:	0002454f 	andeq	r4, r2, pc, asr #10
     540:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     544:	028e1c00 	addeq	r1, lr, #0
     548:	14010000 	strne	r0, [r1], #-0
     54c:	00000408 	andeq	r0, r0, r8, lsl #8
     550:	14030501 	strne	r0, [r3], #-1281	; 0x501
     554:	001fff00 	andseq	pc, pc, r0, lsl #30
     558:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     55c:	01880002 	orreq	r0, r8, r2
     560:	01040000 	mrseq	r0, (UNDEF: 4)
     564:	0000020a 	andeq	r0, r0, sl, lsl #4
     568:	00032901 	andeq	r2, r3, r1, lsl #18
     56c:	00006200 	andeq	r6, r0, r0, lsl #4
     570:	000a4800 	andeq	r4, sl, r0, lsl #16
     574:	000af400 	andeq	pc, sl, r0, lsl #8
     578:	0001fe00 	andeq	pc, r1, r0, lsl #28
     57c:	19010200 	stmdbne	r1, {r9}
     580:	01000003 	tsteq	r0, r3
     584:	48010197 	stmdami	r1, {r0, r1, r2, r4, r7, r8}
     588:	4e00000a 	cdpmi	0, 0, cr0, cr0, cr10, {0}
     58c:	5000000a 	andpl	r0, r0, sl
     590:	01000001 	tsteq	r0, r1
     594:	03660103 	cmneq	r6, #-1073741824	; 0xc0000000
     598:	a3010000 	movwge	r0, #4096	; 0x1000
     59c:	0a500101 	beq	14009a8 <__etext+0x13fc960>
     5a0:	0af40000 	beq	ffd005a8 <__StackLimit+0xdfd005a8>
     5a4:	017c0000 	cmneq	ip, r0
     5a8:	76010000 	strvc	r0, [r1], -r0
     5ac:	04000000 	streq	r0, [r0], #-0
     5b0:	00000380 	andeq	r0, r0, r0, lsl #7
     5b4:	7601a501 	strvc	sl, [r1], -r1, lsl #10
     5b8:	02000000 	andeq	r0, r0, #0
     5bc:	74047491 	strvc	r7, [r4], #-1169	; 0x491
     5c0:	01000003 	tsteq	r0, r3
     5c4:	007601a6 	rsbseq	r0, r6, r6, lsr #3
     5c8:	91020000 	mrsls	r0, (UNDEF: 2)
     5cc:	04050070 	streq	r0, [r5], #-112	; 0x70
     5d0:	0000007c 	andeq	r0, r0, ip, ror r0
     5d4:	64080106 	strvs	r0, [r8], #-262	; 0x106
     5d8:	07000001 	streq	r0, [r0, -r1]
     5dc:	0000038d 	andeq	r0, r0, sp, lsl #7
     5e0:	00900e01 	addseq	r0, r0, r1, lsl #28
     5e4:	01010000 	mrseq	r0, (UNDEF: 1)
     5e8:	a4070406 	strge	r0, [r7], #-1030	; 0x406
     5ec:	07000001 	streq	r0, [r0, -r1]
     5f0:	00000352 	andeq	r0, r0, r2, asr r3
     5f4:	00900f01 	addseq	r0, r0, r1, lsl #30
     5f8:	01010000 	mrseq	r0, (UNDEF: 1)
     5fc:	00034b07 	andeq	r4, r3, r7, lsl #22
     600:	90100100 	andsls	r0, r0, r0, lsl #2
     604:	01000000 	mrseq	r0, (UNDEF: 0)
     608:	03870701 	orreq	r0, r7, #262144	; 0x40000
     60c:	11010000 	mrsne	r0, (UNDEF: 1)
     610:	00000090 	muleq	r0, r0, r0
     614:	45070101 	strmi	r0, [r7, #-257]	; 0x101
     618:	01000003 	tsteq	r0, r3
     61c:	00009012 	andeq	r9, r0, r2, lsl r0
     620:	08010100 	stmdaeq	r1, {r8}
     624:	000000e5 	andeq	r0, r0, r5, ror #1
     628:	000000dc 	ldrdeq	r0, [r0], -ip
     62c:	0000dc09 	andeq	sp, r0, r9, lsl #24
     630:	00010300 	andeq	r0, r1, r0, lsl #6
     634:	85070406 	strhi	r0, [r7, #-1030]	; 0x406
     638:	0a000002 	beq	648 <__vector_table+0x648>
     63c:	e3040501 	movw	r0, #17665	; 0x4501
     640:	0b000000 	bleq	648 <__vector_table+0x648>
     644:	00000359 	andeq	r0, r0, r9, asr r3
     648:	00fd8901 	rscseq	r8, sp, r1, lsl #18
     64c:	05010000 	streq	r0, [r1, #-0]
     650:	00000003 	andeq	r0, r0, r3
     654:	00cb0c00 	sbceq	r0, fp, r0, lsl #24
     658:	1c000000 	stcne	0, cr0, [r0], {-0}
     65c:	0200000d 	andeq	r0, r0, #13
     660:	00023300 	andeq	r3, r2, r0, lsl #6
     664:	0a010400 	beq	4166c <__etext+0x3d624>
     668:	01000002 	tsteq	r0, r2
     66c:	0000046c 	andeq	r0, r0, ip, ror #8
     670:	00000062 	andeq	r0, r0, r2, rrx
     674:	00000af4 	strdeq	r0, [r0], -r4
     678:	00000f00 	andeq	r0, r0, r0, lsl #30
     67c:	0000026e 	andeq	r0, r0, lr, ror #4
     680:	66060102 	strvs	r0, [r6], -r2, lsl #2
     684:	03000001 	movweq	r0, #1
     688:	00000605 	andeq	r0, r0, r5, lsl #12
     68c:	00372a02 	eorseq	r2, r7, r2, lsl #20
     690:	01020000 	mrseq	r0, (UNDEF: 2)
     694:	00016408 	andeq	r6, r1, r8, lsl #8
     698:	05020200 	streq	r0, [r2, #-512]	; 0x200
     69c:	0000002c 	andeq	r0, r0, ip, lsr #32
     6a0:	ec070202 	sfm	f0, 4, [r7], {2}
     6a4:	02000001 	andeq	r0, r0, #1
     6a8:	01080504 	tsteq	r8, r4, lsl #10
     6ac:	b6030000 	strlt	r0, [r3], -r0
     6b0:	02000001 	andeq	r0, r0, #1
     6b4:	00005e50 	andeq	r5, r0, r0, asr lr
     6b8:	07040200 	streq	r0, [r4, -r0, lsl #4]
     6bc:	000001a4 	andeq	r0, r0, r4, lsr #3
     6c0:	03050802 	movweq	r0, #22530	; 0x5802
     6c4:	02000001 	andeq	r0, r0, #1
     6c8:	019f0708 	orrseq	r0, pc, r8, lsl #14
     6cc:	04040000 	streq	r0, [r4], #-0
     6d0:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
     6d4:	07040200 	streq	r0, [r4, -r0, lsl #4]
     6d8:	000001a9 	andeq	r0, r0, r9, lsr #3
     6dc:	85070402 	strhi	r0, [r7, #-1026]	; 0x402
     6e0:	05000002 	streq	r0, [r0, #-2]
     6e4:	0000002c 	andeq	r0, r0, ip, lsr #32
     6e8:	00000098 	muleq	r0, r8, r0
     6ec:	00008106 	andeq	r8, r0, r6, lsl #2
     6f0:	05000300 	streq	r0, [r0, #-768]	; 0x300
     6f4:	0000002c 	andeq	r0, r0, ip, lsr #32
     6f8:	000000a8 	andeq	r0, r0, r8, lsr #1
     6fc:	00008106 	andeq	r8, r0, r6, lsl #2
     700:	07000700 	streq	r0, [r0, -r0, lsl #14]
     704:	00000852 	andeq	r0, r0, r2, asr r8
     708:	2c370313 	ldccs	3, cr0, [r7], #-76	; 0xffffffb4
     70c:	000001c6 	andeq	r0, r0, r6, asr #3
     710:	00314308 	eorseq	r4, r1, r8, lsl #6
     714:	2c2c3803 	stccs	8, cr3, [ip], #-12
     718:	02000000 	andeq	r0, r0, #0
     71c:	43080023 	movwmi	r0, #32803	; 0x8023
     720:	39030032 	stmdbcc	r3, {r1, r4, r5}
     724:	00002c2c 	andeq	r2, r0, ip, lsr #24
     728:	01230200 	teqeq	r3, r0, lsl #4
     72c:	00334308 	eorseq	r4, r3, r8, lsl #6
     730:	2c2c3a03 	stccs	10, cr3, [ip], #-12
     734:	02000000 	andeq	r0, r0, #0
     738:	43080223 	movwmi	r0, #33315	; 0x8223
     73c:	3b030034 	blcc	c0814 <__etext+0xbc7cc>
     740:	00002c2c 	andeq	r2, r0, ip, lsr #24
     744:	03230200 	teqeq	r3, #0
     748:	00354308 	eorseq	r4, r5, r8, lsl #6
     74c:	2c2c3c03 	stccs	12, cr3, [ip], #-12
     750:	02000000 	andeq	r0, r0, #0
     754:	43080423 	movwmi	r0, #33827	; 0x8423
     758:	3d030036 	stccc	0, cr0, [r3, #-216]	; 0xffffff28
     75c:	00002c2c 	andeq	r2, r0, ip, lsr #24
     760:	05230200 	streq	r0, [r3, #-512]!	; 0x200
     764:	03005308 	movweq	r5, #776	; 0x308
     768:	002c2c3e 	eoreq	r2, ip, lr, lsr ip
     76c:	23020000 	movwcs	r0, #8192	; 0x2000
     770:	087d0906 	ldmdaeq	sp!, {r1, r2, r8, fp}^
     774:	3f030000 	svccc	0x00030000
     778:	0001c62c 	andeq	ip, r1, ip, lsr #12
     77c:	07230200 	streq	r0, [r3, -r0, lsl #4]!
     780:	00435308 	subeq	r5, r3, r8, lsl #6
     784:	2c2c4003 	stccs	0, cr4, [ip], #-12
     788:	02000000 	andeq	r0, r0, #0
     78c:	88090823 	stmdahi	r9, {r0, r1, r5, fp}
     790:	03000008 	movweq	r0, #8
     794:	01c62c41 	biceq	r2, r6, r1, asr #24
     798:	23020000 	movwcs	r0, #8192	; 0x2000
     79c:	03fc0909 	mvnseq	r0, #147456	; 0x24000
     7a0:	42030000 	andmi	r0, r3, #0
     7a4:	00002c2c 	andeq	r2, r0, ip, lsr #24
     7a8:	0a230200 	beq	8c0fb0 <__etext+0x8bcf68>
     7ac:	00040909 	andeq	r0, r4, r9, lsl #18
     7b0:	2c430300 	mcrrcs	3, 0, r0, r3, cr0
     7b4:	0000002c 	andeq	r0, r0, ip, lsr #32
     7b8:	080b2302 	stmdaeq	fp, {r1, r8, r9, sp}
     7bc:	03003743 	movweq	r3, #1859	; 0x743
     7c0:	002c2c44 	eoreq	r2, ip, r4, asr #24
     7c4:	23020000 	movwcs	r0, #8192	; 0x2000
     7c8:	3843080c 	stmdacc	r3, {r2, r3, fp}^
     7cc:	2c450300 	mcrrcs	3, 0, r0, r5, cr0
     7d0:	0000002c 	andeq	r0, r0, ip, lsr #32
     7d4:	080d2302 	stmdaeq	sp, {r1, r8, r9, sp}
     7d8:	03003943 	movweq	r3, #2371	; 0x943
     7dc:	002c2c46 	eoreq	r2, ip, r6, asr #24
     7e0:	23020000 	movwcs	r0, #8192	; 0x2000
     7e4:	3143080e 	cmpcc	r3, lr, lsl #16
     7e8:	47030030 	smladxmi	r3, r0, r0, r0
     7ec:	00002c2c 	andeq	r2, r0, ip, lsr #24
     7f0:	0f230200 	svceq	0x00230200
     7f4:	31314308 	teqcc	r1, r8, lsl #6
     7f8:	2c480300 	mcrrcs	3, 0, r0, r8, cr0
     7fc:	0000002c 	andeq	r0, r0, ip, lsr #32
#define STATIC_ADC_RESULT 3043 

ADC_InitTypeDef adc_init_struct;

int main (void)
{
     800:	08102302 	ldmdaeq	r0, {r1, r8, r9, sp}
     804:	00323143 	eorseq	r3, r2, r3, asr #2
    uint16 result;
    adc_init();
     808:	2c2c4903 	stccs	9, cr4, [ip], #-12
    while (1)
    {
        result = adc_get_ave();
     80c:	02000000 	andeq	r0, r0, #0
     810:	53081123 	movwpl	r1, #33059	; 0x8123
        printf ("the adc get_ave = %d\n", result);
     814:	4a030032 	bmi	c08e4 <__etext+0xbc89c>
     818:	00002c2c 	andeq	r2, r0, ip, lsr #24
     81c:	12230200 	eorne	r0, r3, #0
     820:	002c0500 	eoreq	r0, ip, r0, lsl #10
        printf ("= %ddeg/s\n", adc_result_to_velocity(result - STATIC_ADC_RESULT));
     824:	01d60000 	bicseq	r0, r6, r0
     828:	81060000 	mrshi	r0, (UNDEF: 6)
     82c:	00000000 	andeq	r0, r0, r0
     830:	08100a00 	ldmdaeq	r0, {r9, fp}
     834:	4b030000 	blmi	c083c <__etext+0xbc7f4>
     838:	0001e22c 	andeq	lr, r1, ip, lsr #4
     83c:	e8040b00 	stmda	r4, {r8, r9, fp}
     840:	0c000001 	stceq	0, cr0, [r0], {1}
    }
     844:	000000a8 	andeq	r0, r0, r8, lsr #1
    return 0;
}

void delay(void)
{
     848:	0005100d 	andeq	r1, r5, sp
     84c:	030e0400 	movweq	r0, #58368	; 0xe400
    int i,j;
    for (i = 0xff; i > 0; i --)
     850:	02c93141 	sbceq	r3, r9, #1073741840	; 0x40000010
     854:	87090000 	strhi	r0, [r9, -r0]
        for (j = 0xfff; j > 0; j --);
     858:	03000004 	movweq	r0, #4
     85c:	02c93142 	sbceq	r3, r9, #-2147483632	; 0x80000010
     860:	23020000 	movwcs	r0, #8192	; 0x2000
     864:	087d0900 	ldmdaeq	sp!, {r8, fp}^
     868:	43030000 	movwmi	r0, #12288	; 0x3000
}

void delay(void)
{
    int i,j;
    for (i = 0xff; i > 0; i --)
     86c:	0002d931 	andeq	sp, r2, r1, lsr r9
     870:	10230200 	eorne	r0, r3, r0, lsl #4
     874:	00086d09 	andeq	r6, r8, r9, lsl #26
     878:	31440300 	mrscc	r0, SPSR_abt
        for (j = 0xfff; j > 0; j --);
}
     87c:	000002c9 	andeq	r0, r0, r9, asr #5
     880:	01802303 	orreq	r2, r0, r3, lsl #6

void adc_init (void)
{
     884:	00088809 	andeq	r8, r8, r9, lsl #16
     888:	31450300 	mrscc	r0, (UNDEF: 117)
    adc_init_struct.ADC_Adcx = ADC0;
     88c:	000002d9 	ldrdeq	r0, [r0], -r9
     890:	01902303 	orrseq	r2, r0, r3, lsl #6
     894:	00093c09 	andeq	r3, r9, r9, lsl #24
     898:	31460300 	mrscc	r0, SPSR_und
    adc_init_struct.ADC_DiffMode = ADC_SE;
     89c:	000002c9 	andeq	r0, r0, r9, asr #5
     8a0:	02802303 	addeq	r2, r0, #201326592	; 0xc000000
     8a4:	00089309 	andeq	r9, r8, r9, lsl #6
     8a8:	31470300 	mrscc	r0, (UNDEF: 119)
    adc_init_struct.ADC_BitMode = SE_12BIT;
     8ac:	000002d9 	ldrdeq	r0, [r0], -r9
     8b0:	02902303 	addseq	r2, r0, #201326592	; 0xc000000
     8b4:	0006f009 	andeq	pc, r6, r9
    adc_init_struct.ADC_SampleTimeCfg = SAMTIME_SHORT;
     8b8:	31480300 	mrscc	r0, (UNDEF: 120)
     8bc:	000002c9 	andeq	r0, r0, r9, asr #5
     8c0:	03802303 	orreq	r2, r0, #201326592	; 0xc000000
     8c4:	00089e09 	andeq	r9, r8, r9, lsl #28
    adc_init_struct.ADC_HwAvgSel = HW_4AVG;
     8c8:	31490300 	mrscc	r0, (UNDEF: 121)
     8cc:	000002d9 	ldrdeq	r0, [r0], -r9
     8d0:	03902303 	orrseq	r2, r0, #201326592	; 0xc000000
    adc_init_struct.ADC_CalEnable = TRUE;
     8d4:	0006f509 	andeq	pc, r6, r9, lsl #10
     8d8:	314a0300 	mrscc	r0, (UNDEF: 122)
     8dc:	000002c9 	andeq	r0, r0, r9, asr #5
     8e0:	04802303 	streq	r2, [r0], #771	; 0x303

    LPLD_ADC_Init (adc_init_struct);
     8e4:	0008a909 	andeq	sl, r8, r9, lsl #18
     8e8:	314b0300 	mrscc	r0, (UNDEF: 123)
     8ec:	000002e9 	andeq	r0, r0, r9, ror #5
     8f0:	04902303 	ldreq	r2, [r0], #771	; 0x303
    LPLD_ADC_Chn_Enable (ADC0, AD8);
     8f4:	00504908 	subseq	r4, r0, r8, lsl #18
     8f8:	f9314c03 			; <UNDEFINED> instruction: 0xf9314c03
     8fc:	03000002 	movweq	r0, #2
     900:	09068023 	stmdbeq	r6, {r0, r1, r5, pc}

}
     904:	000008b4 			; <UNDEFINED> instruction: 0x000008b4

int16 convert (int16 result)
{
     908:	09314d03 	ldmdbeq	r1!, {r0, r1, r8, sl, fp, lr}
     90c:	03000003 	movweq	r0, #3
     910:	0906ea23 	stmdbeq	r6, {r0, r1, r5, r9, fp, sp, lr, pc}
    int16 data;
    data = (result - 1) * (float)((float)330 /4094);
     914:	00000750 	andeq	r0, r0, r0, asr r7
     918:	1a314e03 	bne	c5412c <__etext+0xc500e4>
     91c:	03000003 	movweq	r0, #3
     920:	001c8023 	andseq	r8, ip, r3, lsr #32
     924:	00005305 	andeq	r5, r0, r5, lsl #6
     928:	0002d900 	andeq	sp, r2, r0, lsl #18
     92c:	00810600 	addeq	r0, r1, r0, lsl #12
     930:	00030000 	andeq	r0, r3, r0
     934:	00002c05 	andeq	r2, r0, r5, lsl #24
     938:	0002e900 	andeq	lr, r2, r0, lsl #18
    return data;
     93c:	00810600 	addeq	r0, r1, r0, lsl #12
}
     940:	006f0000 	rsbeq	r0, pc, r0
     944:	00002c05 	andeq	r2, r0, r5, lsl #24
     948:	0002f900 	andeq	pc, r2, r0, lsl #18

int16 adc_get_ave(void)
{
     94c:	00810600 	addeq	r0, r1, r0, lsl #12
     950:	00ef0000 	rsceq	r0, pc, r0
    //取样的次数
    const char cnt = 10;
     954:	00002c05 	andeq	r2, r0, r5, lsl #24
    int32 temp;
    uint i;
    for (i = cnt; i > 0; i--)
     958:	00030900 	andeq	r0, r3, r0, lsl #18
     95c:	00810600 	addeq	r0, r1, r0, lsl #12
    {
        temp += LPLD_ADC_Get(ADC0, AD8);
     960:	00690000 	rsbeq	r0, r9, r0
     964:	00002c05 	andeq	r2, r0, r5, lsl #24
     968:	00031a00 	andeq	r1, r3, r0, lsl #20
     96c:	00810e00 	addeq	r0, r1, r0, lsl #28
     970:	0a950000 	beq	fe540978 <__StackLimit+0xde540978>
     974:	00530500 	subseq	r0, r3, r0, lsl #10
{
    //取样的次数
    const char cnt = 10;
    int32 temp;
    uint i;
    for (i = cnt; i > 0; i--)
     978:	032a0000 	teqeq	sl, #0
     97c:	81060000 	mrshi	r0, (UNDEF: 6)
     980:	00000000 	andeq	r0, r0, r0
    {
        temp += LPLD_ADC_Get(ADC0, AD8);
    }
    temp /= cnt;
     984:	09220a00 	stmdbeq	r2!, {r9, fp}
     988:	4f030000 	svcmi	0x00030000
     98c:	00033631 	andeq	r3, r3, r1, lsr r6
    return (int16)temp;
     990:	3c040b00 	stccc	11, cr0, [r4], {-0}
}
     994:	0c000003 	stceq	0, cr0, [r0], {3}
     998:	000001ed 	andeq	r0, r0, sp, ror #3
     99c:	0008dc0d 	andeq	sp, r8, sp, lsl #24

int16 adc_result_to_velocity (int16 ar)
{
     9a0:	03107000 	tsteq	r0, #0
     9a4:	051d3d95 	ldreq	r3, [sp, #-3477]	; 0xd95
     9a8:	d0090000 	andle	r0, r9, r0
    float vr;
    vr = (float)ar * 3300.0 / 4096.0;
     9ac:	03000008 	movweq	r0, #8
     9b0:	00533d96 			; <UNDEFINED> instruction: 0x00533d96
     9b4:	23020000 	movwcs	r0, #8192	; 0x2000
     9b8:	05560900 	ldrbeq	r0, [r6, #-2304]	; 0x900
     9bc:	97030000 	strls	r0, [r3, -r0]
     9c0:	0000533d 	andeq	r5, r0, sp, lsr r3
     9c4:	04230200 	strteq	r0, [r3], #-512	; 0x200
     9c8:	00087d09 	andeq	r7, r8, r9, lsl #26
     9cc:	3d980300 	ldccc	3, cr0, [r8]
     9d0:	0000051d 	andeq	r0, r0, sp, lsl r5
     9d4:	09082302 	stmdbeq	r8, {r1, r8, r9, sp}
     9d8:	000008d6 	ldrdeq	r0, [r0], -r6
     9dc:	533d9903 	teqpl	sp, #49152	; 0xc000
     9e0:	03000000 	movweq	r0, #0
     9e4:	09208423 	stmdbeq	r0!, {r0, r1, r5, sl, pc}
     9e8:	00000888 	andeq	r0, r0, r8, lsl #17
     9ec:	883d9a03 	ldmdahi	sp!, {r0, r1, r9, fp, ip, pc}
     9f0:	03000000 	movweq	r0, #0
     9f4:	09208823 	stmdbeq	r0!, {r0, r1, r5, fp, pc}
    vr = vr / (0.67 * 9);
     9f8:	000008e7 	andeq	r0, r0, r7, ror #17
     9fc:	533d9b03 	teqpl	sp, #3072	; 0xc00
     a00:	03000000 	movweq	r0, #0
     a04:	09208c23 	stmdbeq	r0!, {r0, r1, r5, sl, fp, pc}
     a08:	000008ed 	andeq	r0, r0, sp, ror #17
     a0c:	533d9c03 	teqpl	sp, #768	; 0x300
     a10:	03000000 	movweq	r0, #0
     a14:	09209023 	stmdbeq	r0!, {r0, r1, r5, ip, pc}
     a18:	000008f3 	strdeq	r0, [r0], -r3
     a1c:	533d9d03 	teqpl	sp, #192	; 0xc0
    return (int16)vr;
     a20:	03000000 	movweq	r0, #0
     a24:	09209423 	stmdbeq	r0!, {r0, r1, r5, sl, ip, pc}
     a28:	000008f9 	strdeq	r0, [r0], -r9
}
     a2c:	533d9e03 	teqpl	sp, #48	; 0x30
     a30:	03000000 	movweq	r0, #0
     a34:	09209823 	stmdbeq	r0!, {r0, r1, r5, fp, ip, pc}
     a38:	00000893 	muleq	r0, r3, r8
     a3c:	983d9f03 	ldmdals	sp!, {r0, r1, r8, r9, sl, fp, ip, pc}
     a40:	03000000 	movweq	r0, #0
     a44:	09209c23 	stmdbeq	r0!, {r0, r1, r5, sl, fp, ip, pc}
 * \param  void
 *
 * \return void
 */
void Default_Handler(void)
{
     a48:	000004be 			; <UNDEFINED> instruction: 0x000004be
  while (1);
     a4c:	533da003 	teqpl	sp, #3
 * \param  void
 *
 * \return void
 */
void Reset_Handler(void)
{
     a50:	03000000 	movweq	r0, #0
     a54:	0920a423 	stmdbeq	r0!, {r0, r1, r5, sl, sp, pc}
  unsigned char *source;
  unsigned char *destination;

  /* watchdog disable */
  *((volatile unsigned short *)0x4005200E) = 0xC520;
     a58:	000004c3 	andeq	r0, r0, r3, asr #9
     a5c:	533da103 	teqpl	sp, #-1073741824	; 0xc0000000
     a60:	03000000 	movweq	r0, #0
  *((volatile unsigned short *)0x4005200E) = 0xD928;
     a64:	0920a823 	stmdbeq	r0!, {r0, r1, r5, fp, sp, pc}
     a68:	000004c9 	andeq	r0, r0, r9, asr #9
     a6c:	533da203 	teqpl	sp, #805306368	; 0x30000000
     a70:	03000000 	movweq	r0, #0
  *((volatile unsigned short *)0x40052000) = 0x01D2;
     a74:	0920ac23 	stmdbeq	r0!, {r0, r1, r5, sl, fp, sp, pc}
     a78:	000004cf 	andeq	r0, r0, pc, asr #9
     a7c:	533da303 	teqpl	sp, #201326592	; 0xc000000

  /* copy data values from ROM to RAM */
  source = (unsigned char *)&_etext;
     a80:	03000000 	movweq	r0, #0
     a84:	0920b023 	stmdbeq	r0!, {r0, r1, r5, ip, sp, pc}
     a88:	000004d5 	ldrdeq	r0, [r0], -r5
  destination = (unsigned char *)&_sdata;
     a8c:	533da403 	teqpl	sp, #50331648	; 0x3000000
     a90:	03000000 	movweq	r0, #0
  while (destination < (unsigned char*)&_edata) {
     a94:	0920b423 	stmdbeq	r0!, {r0, r1, r5, sl, ip, sp, pc}
    *(destination++) = *(source++);
     a98:	000004db 	ldrdeq	r0, [r0], -fp
     a9c:	533da503 	teqpl	sp, #12582912	; 0xc00000
     aa0:	03000000 	movweq	r0, #0
     aa4:	0920b823 	stmdbeq	r0!, {r0, r1, r5, fp, ip, sp, pc}
     aa8:	000004e1 	andeq	r0, r0, r1, ror #9
     aac:	533da603 	teqpl	sp, #3145728	; 0x300000
  *((volatile unsigned short *)0x40052000) = 0x01D2;

  /* copy data values from ROM to RAM */
  source = (unsigned char *)&_etext;
  destination = (unsigned char *)&_sdata;
  while (destination < (unsigned char*)&_edata) {
     ab0:	03000000 	movweq	r0, #0
     ab4:	0920bc23 	stmdbeq	r0!, {r0, r1, r5, sl, fp, ip, sp, pc}
     ab8:	000004e7 	andeq	r0, r0, r7, ror #9
    *(destination++) = *(source++);
  }

  /* clear bss section */
  source = (unsigned char *)&_sbss;
     abc:	533da703 	teqpl	sp, #786432	; 0xc0000
     ac0:	03000000 	movweq	r0, #0
     ac4:	0920c023 	stmdbeq	r0!, {r0, r1, r5, lr, pc}
  destination = (unsigned char *)&_ebss;
     ac8:	00000842 	andeq	r0, r0, r2, asr #16
     acc:	533da803 	teqpl	sp, #196608	; 0x30000
  while (source < destination ) {
     ad0:	03000000 	movweq	r0, #0
    *source++ = 0;
     ad4:	0920c423 	stmdbeq	r0!, {r0, r1, r5, sl, lr, pc}
     ad8:	0000084a 	andeq	r0, r0, sl, asr #16
     adc:	533da903 	teqpl	sp, #49152	; 0xc000
     ae0:	03000000 	movweq	r0, #0
  }

  /* clear bss section */
  source = (unsigned char *)&_sbss;
  destination = (unsigned char *)&_ebss;
  while (source < destination ) {
     ae4:	0920c823 	stmdbeq	r0!, {r0, r1, r5, fp, lr, pc}
     ae8:	00000784 	andeq	r0, r0, r4, lsl #15
    *source++ = 0;
  }
 //进入系统初始化函数
  SystemInit();
     aec:	533daa03 	teqpl	sp, #12288	; 0x3000
 //进入用户函数
  main();
     af0:	03000000 	movweq	r0, #0
 * \param  void
 *
 * \return void
 */
void SystemInit(void)
{
     af4:	0920cc23 	stmdbeq	r0!, {r0, r1, r5, sl, fp, lr, pc}
  //使能所有IO口时钟
  SIM_SCGC5 |= (SIM_SCGC5_PORTA_MASK | SIM_SCGC5_PORTB_MASK
     af8:	0000078a 	andeq	r0, r0, sl, lsl #15
     afc:	533dab03 	teqpl	sp, #3072	; 0xc00
     b00:	03000000 	movweq	r0, #0
     b04:	0920d023 	stmdbeq	r0!, {r0, r1, r5, ip, lr, pc}
     b08:	00000425 	andeq	r0, r0, r5, lsr #8
     b0c:	533dac03 	teqpl	sp, #768	; 0x300
     b10:	03000000 	movweq	r0, #0
     b14:	0920d423 	stmdbeq	r0!, {r0, r1, r5, sl, ip, lr, pc}
     b18:	0000065d 	andeq	r0, r0, sp, asr r6
     b1c:	533dad03 	teqpl	sp, #192	; 0xc0
              | SIM_SCGC5_PORTC_MASK | SIM_SCGC5_PORTD_MASK
              | SIM_SCGC5_PORTE_MASK);
  //初始化各部分时钟：系统内核主频、总线时钟、FlexBus时钟、Flash时钟
  LPLD_PLL_Setup(CORE_CLK_MHZ);
     b20:	03000000 	movweq	r0, #0
     b24:	0920d823 	stmdbeq	r0!, {r0, r1, r5, fp, ip, lr, pc}
  
  //更新内核主频
  SystemCoreClockUpdate();
     b28:	00000663 	andeq	r0, r0, r3, ror #12
  
  //获取各部分时钟
  g_core_clock = SystemCoreClock;
     b2c:	533dae03 	teqpl	sp, #48	; 0x30
     b30:	03000000 	movweq	r0, #0
     b34:	0920dc23 	stmdbeq	r0!, {r0, r1, r5, sl, fp, ip, lr, pc}
     b38:	0000042a 	andeq	r0, r0, sl, lsr #8
     b3c:	533daf03 	teqpl	sp, #12
  g_bus_clock = g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV2_MASK) >> SIM_CLKDIV1_OUTDIV2_SHIFT)+ 1u);
     b40:	03000000 	movweq	r0, #0
     b44:	0920e023 	stmdbeq	r0!, {r0, r1, r5, sp, lr, pc}
     b48:	0000089e 	muleq	r0, lr, r8
     b4c:	883db003 	ldmdahi	sp!, {r0, r1, ip, sp, pc}
     b50:	03000000 	movweq	r0, #0
     b54:	0920e423 	stmdbeq	r0!, {r0, r1, r5, sl, sp, lr, pc}
     b58:	000006fa 	strdeq	r0, [r0], -sl
     b5c:	533db103 	teqpl	sp, #-1073741824	; 0xc0000000
     b60:	03000000 	movweq	r0, #0
     b64:	0820e823 	stmdaeq	r0!, {r0, r1, r5, fp, sp, lr, pc}
     b68:	0052434d 	subseq	r4, r2, sp, asr #6
     b6c:	533db203 	teqpl	sp, #805306368	; 0x30000000
     b70:	03000000 	movweq	r0, #0
     b74:	0020ec23 	eoreq	lr, r0, r3, lsr #24
  g_flexbus_clock =  g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV3_MASK) >> SIM_CLKDIV1_OUTDIV3_SHIFT)+ 1u);
     b78:	00002c05 	andeq	r2, r0, r5, lsl #24
     b7c:	00052e00 	andeq	r2, r5, r0, lsl #28
     b80:	00810e00 	addeq	r0, r1, r0, lsl #28
     b84:	0ffb0000 	svceq	0x00fb0000
     b88:	079d0a00 	ldreq	r0, [sp, r0, lsl #20]
     b8c:	b3030000 	movwlt	r0, #12288	; 0x3000
     b90:	00053a3d 	andeq	r3, r5, sp, lsr sl
     b94:	40040b00 	andmi	r0, r4, r0, lsl #22
     b98:	0c000005 	stceq	0, cr0, [r0], {5}
     b9c:	00000341 	andeq	r0, r0, r1, asr #6
     ba0:	d203010f 	andle	r0, r3, #-1073741821	; 0xc0000003
     ba4:	00056743 	andeq	r6, r5, r3, asr #14
     ba8:	05771000 	ldrbeq	r1, [r7, #-0]!
  g_flash_clock =  g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV4_MASK) >> SIM_CLKDIV1_OUTDIV4_SHIFT)+ 1u);
     bac:	d3030000 	movwle	r0, #12288	; 0x3000
     bb0:	00002c43 	andeq	r2, r0, r3, asr #24
     bb4:	05861000 	streq	r1, [r6]
     bb8:	d4030000 	strle	r0, [r3], #-0
     bbc:	00002c43 	andeq	r2, r0, r3, asr #24
     bc0:	c4070000 	strgt	r0, [r7], #-0
     bc4:	32000008 	andcc	r0, r0, #8
     bc8:	4c43b603 	mcrrmi	6, 0, fp, r3, cr3
     bcc:	08000008 	stmdaeq	r0, {r3}
     bd0:	00484442 	subeq	r4, r8, r2, asr #8
     bd4:	2c43b703 	mcrrcs	7, 0, fp, r3, cr3
     bd8:	02000000 	andeq	r0, r0, #0
     bdc:	42080023 	andmi	r0, r8, #35	; 0x23
     be0:	03004c44 	movweq	r4, #3140	; 0xc44
 
    //初始化系统终端
  systemTerm ();
     be4:	002c43b8 			; <UNDEFINED> instruction: 0x002c43b8
 *
 * @brief  更新全局变量SystemCoreClock的值，以便获取最新的系统内核频率。
 *         
 */
void SystemCoreClockUpdate (void) 
{
     be8:	23020000 	movwcs	r0, #8192	; 0x2000
     bec:	31430801 	cmpcc	r3, r1, lsl #16
    uint32_t temp;
    temp =  CPU_XTAL_CLK_HZ *((uint32_t)(MCG_C6 & MCG_C6_VDIV_MASK) + 16u );
     bf0:	43b90300 			; <UNDEFINED> instruction: 0x43b90300
     bf4:	0000002c 	andeq	r0, r0, ip, lsr #32
     bf8:	08022302 	stmdaeq	r2, {r1, r8, r9, sp}
     bfc:	03003243 	movweq	r3, #579	; 0x243
     c00:	002c43ba 			; <UNDEFINED> instruction: 0x002c43ba
     c04:	23020000 	movwcs	r0, #8192	; 0x2000
     c08:	31530803 	cmpcc	r3, r3, lsl #16
     c0c:	43bb0300 			; <UNDEFINED> instruction: 0x43bb0300
     c10:	0000002c 	andeq	r0, r0, ip, lsr #32
     c14:	08042302 	stmdaeq	r4, {r1, r8, r9, sp}
    temp = (uint32_t)(temp/((uint32_t)(MCG_C5 & MCG_C5_PRDIV_MASK) +1u ))/2;
     c18:	03003253 	movweq	r3, #595	; 0x253
     c1c:	002c43bc 			; <UNDEFINED> instruction: 0x002c43bc
     c20:	23020000 	movwcs	r0, #8192	; 0x2000
     c24:	33430805 	movtcc	r0, #14341	; 0x3805
     c28:	43bd0300 			; <UNDEFINED> instruction: 0x43bd0300
     c2c:	0000002c 	andeq	r0, r0, ip, lsr #32
     c30:	08062302 	stmdaeq	r6, {r1, r8, r9, sp}
     c34:	be030044 	cdplt	0, 0, cr0, cr3, cr4, {2}
    SystemCoreClock = temp;
     c38:	00002c43 	andeq	r2, r0, r3, asr #24
     c3c:	07230200 	streq	r0, [r3, -r0, lsl #4]!
     c40:	31414d08 	cmpcc	r1, r8, lsl #26
}
     c44:	43bf0300 			; <UNDEFINED> instruction: 0x43bf0300
     c48:	0000002c 	andeq	r0, r0, ip, lsr #32
/*
 * 使能中断
 */

void enable_irq (int irq)
{
     c4c:	08082302 	stmdaeq	r8, {r1, r8, r9, sp}
     c50:	0032414d 	eorseq	r4, r2, sp, asr #2
    int div;
    if (irq > 105)
     c54:	2c43c003 	mcrrcs	0, 0, ip, r3, cr3
     c58:	02000000 	andeq	r0, r0, #0
        irq = 105;
     c5c:	43080923 	movwmi	r0, #35107	; 0x8923
    div = irq / 32;
     c60:	c1030034 	tstgt	r3, r4, lsr r0
     c64:	00002c43 	andeq	r2, r0, r3, asr #24
     c68:	0a230200 	beq	8c1470 <__etext+0x8bd428>
     c6c:	00354308 	eorseq	r4, r5, r8, lsl #6
    switch (div)
     c70:	2c43c203 	sfmcs	f4, 3, [r3], {3}
     c74:	02000000 	andeq	r0, r0, #0
     c78:	45080b23 	strmi	r0, [r8, #-2851]	; 0xb23
     c7c:	c3030044 	movwgt	r0, #12356	; 0x3044
     c80:	00002c43 	andeq	r2, r0, r3, asr #24
     c84:	0c230200 	sfmeq	f0, 4, [r3], #-0
     c88:	0004b109 	andeq	fp, r4, r9, lsl #2
     c8c:	43c40300 	bicmi	r0, r4, #0
    {
        case 0x0:
            NVICICPR0 |= 1 << (irq & 0x1F);
     c90:	0000002c 	andeq	r0, r0, ip, lsr #32
     c94:	080d2302 	stmdaeq	sp, {r1, r8, r9, sp}
     c98:	03005249 	movweq	r5, #585	; 0x249
     c9c:	002c43c5 	eoreq	r4, ip, r5, asr #7
     ca0:	23020000 	movwcs	r0, #8192	; 0x2000
     ca4:	087d090e 	ldmdaeq	sp!, {r1, r2, r3, r8, fp}^
     ca8:	c6030000 	strgt	r0, [r3], -r0
     cac:	0001c643 	andeq	ip, r1, r3, asr #12
     cb0:	0f230200 	svceq	0x00230200
     cb4:	00040f09 	andeq	r0, r4, r9, lsl #30
            NVICISER0 |= 1 << (irq & 0x1F);
     cb8:	43c70300 	bicmi	r0, r7, #0
     cbc:	0000002c 	andeq	r0, r0, ip, lsr #32
     cc0:	09102302 	ldmdbeq	r0, {r1, r8, r9, sp}
     cc4:	000007ee 	andeq	r0, r0, lr, ror #15
     cc8:	2c43c803 	mcrrcs	8, 0, ip, r3, cr3
     ccc:	02000000 	andeq	r0, r0, #0
     cd0:	d1091123 	tstle	r9, r3, lsr #2
     cd4:	03000003 	movweq	r0, #3
     cd8:	002c43c9 	eoreq	r4, ip, r9, asr #7
            break;
     cdc:	23020000 	movwcs	r0, #8192	; 0x2000
        case 0x1:
            NVICICPR1 |= 1 << (irq & 0x1F);
     ce0:	04020912 	streq	r0, [r2], #-2322	; 0x912
     ce4:	ca030000 	bgt	c0cec <__etext+0xbcca4>
     ce8:	00002c43 	andeq	r2, r0, r3, asr #24
     cec:	13230200 	teqne	r3, #0
     cf0:	0003f509 	andeq	pc, r3, r9, lsl #10
     cf4:	43cb0300 	bicmi	r0, fp, #0
     cf8:	0000002c 	andeq	r0, r0, ip, lsr #32
     cfc:	09142302 	ldmdbeq	r4, {r1, r8, r9, sp}
     d00:	00000809 	andeq	r0, r0, r9, lsl #16
     d04:	2c43cc03 	mcrrcs	12, 0, ip, r3, cr3
            NVICISER1 |= 1 << (irq & 0x1F);
     d08:	02000000 	andeq	r0, r0, #0
     d0c:	ed091523 	cfstr32	mvfx1, [r9, #-140]	; 0xffffff74
     d10:	03000007 	movweq	r0, #7
     d14:	002c43cd 	eoreq	r4, ip, sp, asr #7
     d18:	23020000 	movwcs	r0, #8192	; 0x2000
     d1c:	08880916 	stmeq	r8, {r1, r2, r4, r8, fp}
     d20:	ce030000 	cdpgt	0, 0, cr0, cr3, cr0, {0}
     d24:	0001c643 	andeq	ip, r1, r3, asr #12
     d28:	17230200 	strne	r0, [r3, -r0, lsl #4]!
            break;
        case 0x2:
            NVICICPR2 |= 1 << (irq & 0x1F);
     d2c:	00081e09 	andeq	r1, r8, r9, lsl #28
     d30:	43cf0300 	bicmi	r0, pc, #0
     d34:	0000002c 	andeq	r0, r0, ip, lsr #32
     d38:	09182302 	ldmdbeq	r8, {r1, r8, r9, sp}
     d3c:	000004b7 			; <UNDEFINED> instruction: 0x000004b7
     d40:	2c43d003 	mcrrcs	0, 0, sp, r3, cr3
     d44:	02000000 	andeq	r0, r0, #0
     d48:	41091923 	tstmi	r9, r3, lsr #18
     d4c:	03000009 	movweq	r0, #9
     d50:	002c43d1 	ldrdeq	r4, [ip], -r1	; <UNPREDICTABLE>
            NVICISER2 |= 1 << (irq & 0x1F);
     d54:	23020000 	movwcs	r0, #8192	; 0x2000
     d58:	0545111a 	strbeq	r1, [r5, #-282]	; 0x11a
     d5c:	23020000 	movwcs	r0, #8192	; 0x2000
     d60:	048c091b 	streq	r0, [ip], #2331	; 0x91b
     d64:	d6030000 	strle	r0, [r3], -r0
     d68:	00002c43 	andeq	r2, r0, r3, asr #24
     d6c:	1c230200 	sfmne	f0, 4, [r3], #-0
     d70:	0003ac09 	andeq	sl, r3, r9, lsl #24
     d74:	43d70300 	bicsmi	r0, r7, #0
            break;
     d78:	0000002c 	andeq	r0, r0, ip, lsr #32
        case 0x3:
            NVICICPR3 |= 1 << (irq & 0x1F);
     d7c:	091d2302 	ldmdbeq	sp, {r1, r8, r9, sp}
     d80:	00000442 	andeq	r0, r0, r2, asr #8
     d84:	2c43d803 	mcrrcs	8, 0, sp, r3, cr3
     d88:	02000000 	andeq	r0, r0, #0
     d8c:	2f091e23 	svccs	0x00091e23
     d90:	03000004 	movweq	r0, #4
     d94:	002c43d9 	ldrdeq	r4, [ip], -r9	; <UNPREDICTABLE>
     d98:	23020000 	movwcs	r0, #8192	; 0x2000
     d9c:	0893091f 	ldmeq	r3, {r0, r1, r2, r3, r4, r8, fp}
     da0:	da030000 	ble	c0da8 <__etext+0xbcd60>
            NVICISER3 |= 1 << (irq & 0x1F);
     da4:	0001c643 	andeq	ip, r1, r3, asr #12
     da8:	20230200 	eorcs	r0, r3, r0, lsl #4
     dac:	00364308 	eorseq	r4, r6, r8, lsl #6
     db0:	2c43db03 	mcrrcs	11, 0, sp, r3, cr3
     db4:	02000000 	andeq	r0, r0, #0
     db8:	7f092123 	svcvc	0x00092123
     dbc:	03000007 	movweq	r0, #7
     dc0:	002c43dc 	ldrdeq	r4, [ip], -ip	; <UNPREDICTABLE>
     dc4:	23020000 	movwcs	r0, #8192	; 0x2000
            break;
    }
}
     dc8:	08bf0922 	ldmeq	pc!, {r1, r5, r8, fp}	; <UNPREDICTABLE>
     dcc:	dd030000 	stcle	0, cr0, [r3, #-0]
     dd0:	00002c43 	andeq	r2, r0, r3, asr #24
/*
 * 关闭中断
 */

void disable_irq (int irq)
{
     dd4:	23230200 	teqcs	r3, #0
     dd8:	54314208 	ldrtpl	r4, [r1], #-520	; 0x208
    int div;
    if (irq > 105)
     ddc:	43de0300 	bicsmi	r0, lr, #0
     de0:	0000002c 	andeq	r0, r0, ip, lsr #32
        irq = 105;
     de4:	09242302 	stmdbeq	r4!, {r1, r8, r9, sp}
    div = irq / 32;
     de8:	00000394 	muleq	r0, r4, r3
     dec:	2c43df03 	mcrrcs	15, 0, sp, r3, cr3
     df0:	02000000 	andeq	r0, r0, #0
     df4:	99092523 	stmdbls	r9, {r0, r1, r5, r8, sl, sp}
    switch (div)
     df8:	03000003 	movweq	r0, #3
     dfc:	002c43e0 	eoreq	r4, ip, r0, ror #7
     e00:	23020000 	movwcs	r0, #8192	; 0x2000
     e04:	52500826 	subspl	r0, r0, #2490368	; 0x260000
     e08:	e1030045 	tst	r3, r5, asr #32
     e0c:	00002c43 	andeq	r2, r0, r3, asr #24
     e10:	27230200 	strcs	r0, [r3, -r0, lsl #4]!
    {
        case 0x0:
            NVICICPR0 |= 1 << (irq & 0x1F);
     e14:	4c505408 	cfldrdmi	mvd5, [r0], {8}
     e18:	43e20300 	mvnmi	r0, #0
     e1c:	0000002c 	andeq	r0, r0, ip, lsr #32
     e20:	08282302 	stmdaeq	r8!, {r1, r8, r9, sp}
     e24:	03004549 	movweq	r4, #1353	; 0x549
     e28:	002c43e3 	eoreq	r4, ip, r3, ror #7
     e2c:	23020000 	movwcs	r0, #8192	; 0x2000
     e30:	42570829 	subsmi	r0, r7, #2686976	; 0x290000
     e34:	43e40300 	mvnmi	r0, #0
     e38:	0000002c 	andeq	r0, r0, ip, lsr #32
            break;
     e3c:	082a2302 	stmdaeq	sl!, {r1, r8, r9, sp}
        case 0x1:
            NVICICPR1 |= 1 << (irq & 0x1F);
     e40:	03003353 	movweq	r3, #851	; 0x353
     e44:	002c43e5 	eoreq	r4, ip, r5, ror #7
     e48:	23020000 	movwcs	r0, #8192	; 0x2000
     e4c:	3453082b 	ldrbcc	r0, [r3], #-2091	; 0x82b
     e50:	43e60300 	mvnmi	r0, #0
     e54:	0000002c 	andeq	r0, r0, ip, lsr #32
     e58:	082c2302 	stmdaeq	ip!, {r1, r8, r9, sp}
     e5c:	004c5052 	subeq	r5, ip, r2, asr r0
     e60:	2c43e703 	mcrrcs	7, 0, lr, r3, cr3
     e64:	02000000 	andeq	r0, r0, #0
            break;
        case 0x2:
            NVICICPR2 |= 1 << (irq & 0x1F);
     e68:	79092d23 	stmdbvc	r9, {r0, r1, r5, r8, sl, fp, sp}
     e6c:	03000007 	movweq	r0, #7
     e70:	002c43e8 	eoreq	r4, ip, r8, ror #7
     e74:	23020000 	movwcs	r0, #8192	; 0x2000
     e78:	5043082e 	subpl	r0, r3, lr, lsr #16
     e7c:	e9030057 	stmdb	r3, {r0, r1, r2, r4, r6}
     e80:	00002c43 	andeq	r2, r0, r3, asr #24
     e84:	2f230200 	svccs	0x00230200
     e88:	00085d09 	andeq	r5, r8, r9, lsl #26
     e8c:	43ea0300 	mvnmi	r0, #0
            break;
     e90:	0000002c 	andeq	r0, r0, ip, lsr #32
        case 0x3:
            NVICICPR3 |= 1 << (irq & 0x1F);
     e94:	09302302 	ldmdbeq	r0!, {r1, r8, r9, sp}
     e98:	00000658 	andeq	r0, r0, r8, asr r6
     e9c:	2c43eb03 	mcrrcs	11, 0, lr, r3, cr3
     ea0:	02000000 	andeq	r0, r0, #0
     ea4:	0a003123 	beq	d338 <__etext+0x92f0>
     ea8:	0000045d 	andeq	r0, r0, sp, asr r4
     eac:	5843ec03 	stmdapl	r3, {r0, r1, sl, fp, sp, lr, pc}^
     eb0:	0b000008 	bleq	ed8 <systemTerm+0x10>
     eb4:	00085e04 	andeq	r5, r8, r4, lsl #28
     eb8:	05670c00 	strbeq	r0, [r7, #-3072]!	; 0xc00
            break;
    }
}
     ebc:	ae030000 	cdpge	0, 0, cr0, cr3, cr0, {0}
     ec0:	04000006 	streq	r0, [r0], #-6
     ec4:	00005e1b 	andeq	r5, r0, fp, lsl lr
/*
 * 系统终端初始化函数
 */

 void systemTerm (void)
 {
     ec8:	04040200 	streq	r0, [r4], #-512	; 0x200
     ecc:	0000000c 	andeq	r0, r0, ip
     UART_InitTypeDef uart_init_struct;
     uart_init_struct.UART_Uartx = UART0;
     ed0:	6e040802 	cdpvs	8, 0, cr0, cr4, cr2, {0}
     ed4:	03000002 	movweq	r0, #2
     uart_init_struct.UART_BaudRate = 9600;
     ed8:	000002fd 	strdeq	r0, [r0], -sp
     edc:	00372c04 	eorseq	r2, r7, r4, lsl #24
     uart_init_struct.UART_RxPin = PTB16;
     ee0:	90120000 	andsls	r0, r2, r0
     uart_init_struct.UART_TxPin = PTB17;
     ee4:	01000007 	tsteq	r0, r7
     ee8:	0b170f05 	bleq	5c4b04 <__etext+0x5c0abc>

     LPLD_UART_Init (uart_init_struct);
     eec:	1c130000 	ldcne	0, cr0, [r3], {-0}
     ef0:	00000005 	andeq	r0, r0, r5
     ef4:	00052113 	andeq	r2, r5, r3, lsl r1

 }
     ef8:	26130100 	ldrcs	r0, [r3], -r0, lsl #2
     efc:	02000005 	andeq	r0, r0, #5
 * 输出:
 *    0--配置错误
 *    1--配置成功
 */
uint8 LPLD_ADC_Init(ADC_InitTypeDef adc_init_structure)
{
     f00:	00052b13 	andeq	r2, r5, r3, lsl fp
     f04:	30130300 	andscc	r0, r3, r0, lsl #6
     f08:	04000005 	streq	r0, [r0], #-5
     f0c:	00053513 	andeq	r3, r5, r3, lsl r5
  uint8 i;
  ADC_MemMapPtr adcx = adc_init_structure.ADC_Adcx;
     f10:	3a130500 	bcc	4c2318 <__etext+0x4be2d0>
  uint8 diff = adc_init_structure.ADC_DiffMode;
     f14:	06000005 	streq	r0, [r0], -r5
     f18:	00053f13 	andeq	r3, r5, r3, lsl pc
  uint8 mode = adc_init_structure.ADC_BitMode;
     f1c:	44130700 	ldrmi	r0, [r3], #-1792	; 0x700
  uint8 time = adc_init_structure.ADC_SampleTimeCfg;
     f20:	08000005 	stmdaeq	r0, {r0, r2}
     f24:	00054913 	andeq	r4, r5, r3, lsl r9
  uint8 ltime = adc_init_structure.ADC_LongSampleTimeSel;
     f28:	ba130900 	blt	4c3330 <__etext+0x4bf2e8>
  uint8 avg = adc_init_structure.ADC_HwAvgSel;
     f2c:	0a000006 	beq	f4c <LPLD_ADC_Init+0x4c>
     f30:	0006c013 	andeq	ip, r6, r3, lsl r0
  uint8 muxab = adc_init_structure.ADC_MuxSel;
     f34:	c6130b00 	ldrgt	r0, [r3], -r0, lsl #22
  uint8 pga = adc_init_structure.ADC_PgaGain;
     f38:	0c000006 	stceq	0, cr0, [r0], {6}
     f3c:	0006cc13 	andeq	ip, r6, r3, lsl ip
  uint8 hwtrg = adc_init_structure.ADC_HwTrgCfg;
     f40:	d2130d00 	andsle	r0, r3, #0
  ADC_ISR_CALLBACK isr_func = adc_init_structure.ADC_Isr;
     f44:	0e000006 	cdpeq	0, 0, cr0, cr0, cr6, {0}
 
  //配置ADC时钟 //这里貌似只配置了两个还要另行配置其他的几个
  if(adcx == ADC0)
     f48:	0006d813 	andeq	sp, r6, r3, lsl r8
     f4c:	de130f00 	cdple	15, 1, cr0, cr3, cr0, {0}
     f50:	10000006 	andne	r0, r0, r6
     f54:	0006e413 	andeq	lr, r6, r3, lsl r4
  {
    i=0;
     f58:	ea131100 	b	4c5360 <__etext+0x4c1318>
    SIM_SCGC6 |= SIM_SCGC6_ADC0_MASK;   // 开启ADC0时钟
     f5c:	12000006 	andne	r0, r0, #6
     f60:	0003d713 	andeq	sp, r3, r3, lsl r7
     f64:	55131300 	ldrpl	r1, [r3, #-768]	; 0x300
     f68:	18000007 	stmdane	r0, {r0, r1, r2}
     f6c:	00075b13 	andeq	r5, r7, r3, lsl fp
     f70:	61131900 	tstvs	r3, r0, lsl #18
     f74:	1a000007 	bne	f98 <LPLD_ADC_Init+0x98>
     f78:	00076713 	andeq	r6, r7, r3, lsl r7
     f7c:	6d131b00 	vldrvs	d1, [r3, #-0]
     f80:	1c000007 	stcne	0, cr0, [r0], {7}
     f84:	00077313 	andeq	r7, r7, r3, lsl r3
  }
  else if(adcx == ADC1)
     f88:	ad131d00 	ldcge	13, cr1, [r3, #-0]
     f8c:	20000005 	andcs	r0, r0, r5
     f90:	0005b213 	andeq	fp, r5, r3, lsl r2
  {
    i=1;
     f94:	b7132100 	ldrlt	r2, [r3, -r0, lsl #2]
     f98:	22000005 	andcs	r0, r0, #5
    SIM_SCGC3 |= SIM_SCGC3_ADC1_MASK;   // 开启ADC1时钟
     f9c:	0005bc13 	andeq	fp, r5, r3, lsl ip
     fa0:	c1132300 	tstgt	r3, r0, lsl #6
     fa4:	24000005 	strcs	r0, [r0], #-5
     fa8:	0005c613 	andeq	ip, r5, r3, lsl r6
     fac:	cb132500 	blgt	4ca3b4 <__etext+0x4c636c>
     fb0:	26000005 	strcs	r0, [r0], -r5
     fb4:	0005d013 	andeq	sp, r5, r3, lsl r0
     fb8:	d5132700 	ldrle	r2, [r3, #-1792]	; 0x700
     fbc:	28000005 	stmdacs	r0, {r0, r2}
     fc0:	0005da13 	andeq	sp, r5, r3, lsl sl
  }
  else 
  {
    return 0;
     fc4:	53132900 	tstpl	r3, #0
     fc8:	2a000009 	bcs	ff4 <LPLD_ADC_Init+0xf4>
  }

  if(adc_init_structure.ADC_CalEnable == TRUE)
     fcc:	00095913 	andeq	r5, r9, r3, lsl r9
     fd0:	5f132b00 	svcpl	0x00132b00
    LPLD_ADC_Cal(adcx);  //进行ADC校准
     fd4:	30000009 	andcc	r0, r0, r9
  
  //设置ADCCFG1寄存器
  adcx->CFG1  &=   (~ADC_CFG1_ADLPC_MASK);         // 重新为正常使用进行配置
     fd8:	00096513 	andeq	r6, r9, r3, lsl r5
     fdc:	6b133100 	blvs	4cd3e4 <__etext+0x4c939c>
     fe0:	32000009 	andcc	r0, r0, #9
  adcx->CFG1  |=    ADC_CFG1_ADIV(ADIV_1)          // ADC输入时钟分频为 1
     fe4:	00097113 	andeq	r7, r9, r3, lsl r1
                  | (time)                           // 设置长短时间采样模式
                  | ADC_CFG1_ADICLK(ADICLK_BUS_2)  // ADC输入时钟源为 BusClk
     fe8:	dd133300 	ldcle	3, cr3, [r3, #-0]
     fec:	34000003 	strcc	r0, [r0], #-3
     ff0:	0003e313 	andeq	lr, r3, r3, lsl r3
                  | ADC_CFG1_MODE(mode);           //设置ADC转换精度
     ff4:	e9133500 	ldmdb	r3, {r8, sl, ip, sp}
     ff8:	36000003 	strcc	r0, [r0], -r3
     ffc:	0003ef13 	andeq	lr, r3, r3, lsl pc
  if(adc_init_structure.ADC_CalEnable == TRUE)
    LPLD_ADC_Cal(adcx);  //进行ADC校准
  
  //设置ADCCFG1寄存器
  adcx->CFG1  &=   (~ADC_CFG1_ADLPC_MASK);         // 重新为正常使用进行配置
  adcx->CFG1  |=    ADC_CFG1_ADIV(ADIV_1)          // ADC输入时钟分频为 1
    1000:	24133700 	ldrcs	r3, [r3], #-1792	; 0x700
                  | (time)                           // 设置长短时间采样模式
                  | ADC_CFG1_ADICLK(ADICLK_BUS_2)  // ADC输入时钟源为 BusClk
                  | ADC_CFG1_MODE(mode);           //设置ADC转换精度

  //设置ADCCFG2寄存器
  adcx->CFG2 &=  (~ADC_CFG2_ADACKEN_MASK);   //禁用异步时钟输出
    1004:	3c000006 	stccc	0, cr0, [r0], {6}
    1008:	00062913 	andeq	r2, r6, r3, lsl r9
    100c:	2e133d00 	cdpcs	13, 1, cr3, cr3, cr0, {0}
  adcx->CFG2 |=    (muxab)                      // ADC复用选择
    1010:	3e000006 	cdpcc	0, 0, cr0, cr0, cr6, {0}
                 | (ADC_CFG2_ADHSC_MASK)        // 高速转换
                 | ADC_CFG2_ADLSTS(ltime);    // 长采样时间时钟周期选择
    1014:	00063313 	andeq	r3, r6, r3, lsl r3
    1018:	38133f00 	ldmdacc	r3, {r8, r9, sl, fp, ip, sp}
    101c:	c0000006 	andgt	r0, r0, r6
    1020:	063d1300 	ldrteq	r1, [sp], -r0, lsl #6
    1024:	00c10000 	sbceq	r0, r1, r0
                  | ADC_CFG1_ADICLK(ADICLK_BUS_2)  // ADC输入时钟源为 BusClk
                  | ADC_CFG1_MODE(mode);           //设置ADC转换精度

  //设置ADCCFG2寄存器
  adcx->CFG2 &=  (~ADC_CFG2_ADACKEN_MASK);   //禁用异步时钟输出
  adcx->CFG2 |=    (muxab)                      // ADC复用选择
    1028:	00064213 	andeq	r4, r6, r3, lsl r2
                 | (ADC_CFG2_ADHSC_MASK)        // 高速转换
                 | ADC_CFG2_ADLSTS(ltime);    // 长采样时间时钟周期选择
                                              // 总采样周期见K60技术文档 page:840
  //用于设定阈值
  adcx->CV1  = 0x1234u ; 
    102c:	1300c200 	movwne	ip, #512	; 0x200
    1030:	00000647 	andeq	r0, r0, r7, asr #12
  adcx->CV2  = 0x5678u ;
    1034:	b51300c3 	ldrlt	r0, [r3, #-195]	; 0xc3
    1038:	c4000006 	strgt	r0, [r0], #-6
 
  adcx->SC2  &= ((~ADC_SC2_ACFE_MASK)     //关闭比较功能 
    103c:	064c1300 	strbeq	r1, [ip], -r0, lsl #6
    1040:	00c50000 	sbceq	r0, r5, r0
    1044:	00055f13 	andeq	r5, r5, r3, lsl pc
                 & (~ADC_SC2_DMAEN_MASK)); //关闭DMA
  adcx->SC2  |=  (hwtrg & ADC_SC2_ADTRG_MASK) //设置触发方式
    1048:	1300c600 	movwne	ip, #1536	; 0x600
    104c:	00000565 	andeq	r0, r0, r5, ror #10
    1050:	6b1300c7 	blvs	4c1374 <__etext+0x4bd32c>
    1054:	c8000005 	stmdagt	r0, {r0, r2}
    1058:	05711300 	ldrbeq	r1, [r1, #-768]!	; 0x300
                 |  ADC_SC2_ACREN_MASK          //使能范围比较
                 |  ADC_SC2_ACFGT_MASK          //使能大于比较功能
                 |  ADC_SC2_REFSEL(REFSEL_EXT); //选择外部参考源VREFH和VREFL
  
  if(adc_init_structure.ADC_DmaEnable == TRUE) 
    105c:	00c90000 	sbceq	r0, r9, r0
    1060:	00074413 	andeq	r4, r7, r3, lsl r4
    adcx->SC2  |= ADC_SC2_DMAEN_MASK;           //使能DMA
    1064:	1300ca00 	movwne	ip, #2560	; 0xa00
    1068:	0000074a 	andeq	r0, r0, sl, asr #14
    106c:	951300cb 	ldrls	r0, [r3, #-203]	; 0xcb

  adcx->SC3  &=  (~ADC_SC3_CAL_MASK)          //关闭校准
    1070:	cc000005 	stcgt	0, cr0, [r0], {5}
    1074:	059b1300 	ldreq	r1, [fp, #768]	; 0x300
    1078:	00cd0000 	sbceq	r0, sp, r0
                 & (~ADC_SC3_ADCO_MASK);         //选择一次转换
  adcx->SC3  |=  avg;                        //硬件平均
    107c:	0005a113 	andeq	sl, r5, r3, lsl r1
    1080:	1300ce00 	movwne	ip, #3584	; 0xe00
    1084:	000005a7 	andeq	r0, r0, r7, lsr #11
  
  adcx->PGA  = pga<<ADC_PGA_PGAG_SHIFT; 
    1088:	691300cf 	ldmdbvs	r3, {r0, r1, r2, r3, r6, r7}
    108c:	dc000006 	stcle	0, cr0, [r0], {6}
    1090:	066e1300 	strbteq	r1, [lr], -r0, lsl #6
  
  //校准完毕后再重新初始化ADC寄存器
  //adcx->SC1[0] = ADC_SC1_ADCH(AD31);    //复位SC1
  adcx->SC1[hwtrg & 0x01] = diff;         //设置单端、差分输入
    1094:	00dd0000 	sbcseq	r0, sp, r0
    1098:	00067313 	andeq	r7, r6, r3, lsl r3
    109c:	1300de00 	movwne	sp, #3584	; 0xe00
    10a0:	00000678 	andeq	r0, r0, r8, ror r6
  
  if(isr_func!= NULL)
    10a4:	7d1300df 	ldcvc	0, cr0, [r3, #-892]	; 0xfffffc84
  {
    ADC_ISR[i] = isr_func;
    10a8:	e0000006 	and	r0, r0, r6
    10ac:	06821300 	streq	r1, [r2], r0, lsl #6
    10b0:	00e10000 	rsceq	r0, r1, r0
    10b4:	00068713 	andeq	r8, r6, r3, lsl r7
  }
  
  return 1;
    10b8:	1300e200 	movwne	lr, #512	; 0x200
}
    10bc:	0000068c 	andeq	r0, r0, ip, lsl #13
    10c0:	911300e3 	tstls	r3, r3, ror #1
    10c4:	e4000006 	str	r0, [r0], #-6
    10c8:	06961300 	ldreq	r1, [r6], r0, lsl #6
 * 输出:
 *    0--配置错误
 *    1--配置成功
 */
uint8 LPLD_ADC_Deinit(ADC_InitTypeDef adc_init_structure)
{
    10cc:	00e50000 	rsceq	r0, r5, r0
    10d0:	0007d513 	andeq	sp, r7, r3, lsl r5
    10d4:	1300e600 	movwne	lr, #1536	; 0x600
    10d8:	000007db 	ldrdeq	r0, [r0], -fp
  ADC_MemMapPtr adcx = adc_init_structure.ADC_Adcx;
    10dc:	e11300e7 	tst	r3, r7, ror #1
  uint8 hwtrg = adc_init_structure.ADC_HwTrgCfg;
    10e0:	e8000007 	stmda	r0, {r0, r1, r2}
  
  adcx->SC1[hwtrg & 0x01] = ADC_SC1_ADCH(AD31);    //复位SC1
    10e4:	07e71300 	strbeq	r1, [r7, r0, lsl #6]!
    10e8:	00e90000 	rsceq	r0, r9, r0
    10ec:	0005e713 	andeq	lr, r5, r3, lsl r7
    10f0:	1300ea00 	movwne	lr, #2560	; 0xa00
  
  //配置ADC时钟
  if(adcx == ADC0)
    10f4:	000005ed 	andeq	r0, r0, sp, ror #11
    10f8:	021300eb 	andseq	r0, r3, #235	; 0xeb
    10fc:	fc000007 	stc2	0, cr0, [r0], {7}
    1100:	07071300 	streq	r1, [r7, -r0, lsl #6]
  {
    SIM_SCGC6 &= ~(SIM_SCGC6_ADC0_MASK);   // 关闭ADC0时钟
    1104:	00fd0000 	rscseq	r0, sp, r0
    1108:	00070c13 	andeq	r0, r7, r3, lsl ip
    110c:	1300fe00 	movwne	pc, #3584	; 0xe00	; <UNPREDICTABLE>
    1110:	00000711 	andeq	r0, r0, r1, lsl r7
    1114:	161300ff 			; <UNDEFINED> instruction: 0x161300ff
    1118:	80000007 	andhi	r0, r0, r7
    111c:	071b1301 	ldreq	r1, [fp, -r1, lsl #6]
    1120:	01810000 	orreq	r0, r1, r0
    1124:	00072013 	andeq	r2, r7, r3, lsl r0
    1128:	13018200 	movwne	r8, #4608	; 0x1200
  }
  else if(adcx == ADC1)
    112c:	00000725 	andeq	r0, r0, r5, lsr #14
    1130:	2a130183 	bcs	4c1744 <__etext+0x4bd6fc>
    1134:	84000007 	strhi	r0, [r0], #-7
    1138:	072f1301 	streq	r1, [pc, -r1, lsl #6]!
  {
    SIM_SCGC3 &= ~(SIM_SCGC3_ADC1_MASK);   // 关闭ADC1时钟
    113c:	01850000 	orreq	r0, r5, r0
    1140:	00043613 	andeq	r3, r4, r3, lsl r6
    1144:	13018600 	movwne	r8, #5632	; 0x1600
    1148:	0000043c 	andeq	r0, r0, ip, lsr r4
    114c:	93130187 	tstls	r3, #-1073741791	; 0xc0000021
    1150:	94000004 	strls	r0, [r0], #-4
    1154:	04991301 	ldreq	r1, [r9], #769	; 0x301
    1158:	01950000 	orrseq	r0, r5, r0
    115c:	00049f13 	andeq	r9, r4, r3, lsl pc
    1160:	13019600 	movwne	r9, #5632	; 0x1600
  }
  else 
  {
    return 0;
    1164:	000004a5 	andeq	r0, r0, r5, lsr #9
    1168:	ab130197 	blge	4c17cc <__etext+0x4bd784>
  }
  
  return 1;
    116c:	98000004 	stmdals	r0, {r2}
}
    1170:	ff030001 			; <UNDEFINED> instruction: 0xff030001
    1174:	05000008 	streq	r0, [r0, #-8]
    1178:	00088744 	andeq	r8, r8, r4, asr #14
 * 输出:
 *    AD通道转换值(右对齐)，若为差分转换结果，则为二进制补码格式(需强制转换为int16)
 *
 */
uint16 LPLD_ADC_Get(ADC_MemMapPtr adcx, AdcChnEnum_Type chn)
{
    117c:	28040b00 	stmdacs	r4, {r8, r9, fp}
    1180:	1400000b 	strne	r0, [r0], #-11
    1184:	07fb1201 	ldrbeq	r1, [fp, r1, lsl #4]!
  adcx->SC1[0] &= ~(ADC_SC1_AIEN_MASK);
    1188:	06010000 	streq	r0, [r1], -r0
    118c:	000b6d0d 	andeq	r6, fp, sp, lsl #26
    1190:	05fe1300 	ldrbeq	r1, [lr, #768]!	; 0x300
  adcx->SC1[0] &= ~(ADC_SC1_ADCH_MASK);
    1194:	13300000 	teqne	r0, #0
    1198:	00000651 	andeq	r0, r0, r1, asr r6
    119c:	07f41332 			; <UNDEFINED> instruction: 0x07f41332
  adcx->SC1[0] |= ADC_SC1_ADCH(chn);
    11a0:	00e00000 	rsceq	r0, r0, r0
    11a4:	0003c913 	andeq	ip, r3, r3, lsl r9
    11a8:	1300e400 	movwne	lr, #1024	; 0x400
    11ac:	00000449 	andeq	r0, r0, r9, asr #8
  while((adcx->SC1[0]&ADC_SC1_COCO_MASK) == 0); //等待转换完成  
    11b0:	4e1300f8 	mrcmi	0, 0, r0, cr3, cr8, {7}
    11b4:	96000005 	strls	r0, [r0], -r5
    11b8:	06a61301 	strteq	r1, [r6], r1, lsl #6
    11bc:	01b40000 			; <UNDEFINED> instruction: 0x01b40000
  return adcx->R[0];
    11c0:	0005df13 	andeq	sp, r5, r3, lsl pc
}
    11c4:	0001c800 	andeq	ip, r1, r0, lsl #16
    11c8:	6d080102 	stfvss	f0, [r8, #-8]
    11cc:	03000001 	movweq	r0, #1
 * 输出:
 *    无
 *
 */
void LPLD_ADC_EnableConversion(ADC_MemMapPtr adcx, AdcChnEnum_Type chn, uint8 ab, boolean irq)
{
    11d0:	000004fe 	strdeq	r0, [r0], -lr
    11d4:	0b221507 	bleq	8865f8 <__etext+0x8825b0>
    11d8:	14150000 	ldrne	r0, [r5], #-0
    11dc:	0bf81807 	bleq	ffe07200 <__StackLimit+0xdfe07200>
  if(irq == TRUE)
    11e0:	0d160000 	ldceq	0, cr0, [r6, #-0]
  {
    adcx->SC1[ab] |= (ADC_SC1_AIEN_MASK);
    11e4:	07000006 	streq	r0, [r0, -r6]
    11e8:	00084c22 	andeq	r4, r8, r2, lsr #24
    11ec:	00230200 	eoreq	r0, r3, r0, lsl #4
    11f0:	0007ab16 	andeq	sl, r7, r6, lsl fp
    11f4:	632c0700 	teqvs	ip, #0
  }
  adcx->SC1[ab] &= ~(ADC_SC1_ADCH_MASK);
    11f8:	02000008 	andeq	r0, r0, #8
    11fc:	62160423 	andsvs	r0, r6, #587202560	; 0x23000000
    1200:	07000008 	streq	r0, [r0, -r8]
    1204:	000b173b 	andeq	r1, fp, fp, lsr r7
    1208:	08230200 	stmdaeq	r3!, {r9}
  adcx->SC1[ab] |= ADC_SC1_ADCH(chn);
    120c:	00069b16 	andeq	r9, r6, r6, lsl fp
    1210:	174a0700 	strbne	r0, [sl, -r0, lsl #14]
    1214:	0200000b 	andeq	r0, r0, #11
    1218:	31160923 	tstcc	r6, r3, lsr #18
    121c:	07000008 	streq	r0, [r0, -r8]
    1220:	00087c55 	andeq	r7, r8, r5, asr ip
}
    1224:	0a230200 	beq	8c1a2c <__etext+0x8bd9e4>
    1228:	0007c416 	andeq	ip, r7, r6, lsl r4
    122c:	7c600700 	stclvc	7, cr0, [r0], #-0
 * 输出:
 *    AD通道转换值(右对齐)，若为差分转换结果，则为二进制补码格式(需强制转换为int16)
 *
 */
uint16 LPLD_ADC_GetResult(ADC_MemMapPtr adcx, uint8 ab)
{
    1230:	02000008 	andeq	r0, r0, #8
    1234:	f3160b23 	vqrdmulh.s16	d0, d6, d19
    1238:	07000005 	streq	r0, [r0, -r5]
  //参数检查
  return adcx->R[ab];
    123c:	000b746a 	andeq	r7, fp, sl, ror #8
    1240:	0c230200 	sfmeq	f0, 4, [r3], #-0
    1244:	0007b916 	andeq	fp, r7, r6, lsl r9
    1248:	74740700 	ldrbtvc	r0, [r4], #-1792	; 0x700
}
    124c:	0200000b 	andeq	r0, r0, #11
    1250:	03001023 	movweq	r1, #35	; 0x23
    1254:	000004ed 	andeq	r0, r0, sp, ror #9
*    0--SC1A寄存器COCO位置1
*    1--SC1B寄存器COCO位置1
 *
 */
uint8 LPLD_ADC_GetSC1nCOCO(ADC_MemMapPtr adcx)
{
    1258:	0b7f7507 	bleq	1fde67c <__etext+0x1fda634>
    125c:	01170000 	tsteq	r7, r0
  if(adcx->SC1[0] & ADC_SC1_COCO_MASK)
    1260:	00000948 	andeq	r0, r0, r8, asr #18
    1264:	f4012901 	vst2.8	{d2,d4}, [r1], r1
    1268:	e800000a 	stmda	r0, {r1, r3}
    return 0;
    126c:	b400000b 	strlt	r0, [r0], #-11
    1270:	01000001 	tsteq	r0, r1
  if(adcx->SC1[1] & ADC_SC1_COCO_MASK)
    1274:	03b30118 			; <UNDEFINED> instruction: 0x03b30118
    1278:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    127c:	000be801 	andeq	lr, fp, r1, lsl #16
    return 1;
    1280:	000c4c00 	andeq	r4, ip, r0, lsl #24
  return -1;
    1284:	0001e000 	andeq	lr, r1, r0
}
    1288:	0c420100 	stfeqe	f0, [r2], {-0}
    128c:	27190000 	ldrcs	r0, [r9, -r0]
    1290:	01000000 	mrseq	r0, (UNDEF: 0)
 *    0--配置错误
 *    1--配置成功
 *
 */
uint8 LPLD_ADC_EnableIrq(ADC_InitTypeDef adc_init_structure)
{
    1294:	0000534a 	andeq	r5, r0, sl, asr #6
    1298:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    129c:	72011800 	andvc	r1, r1, #0
    12a0:	01000008 	tsteq	r0, r8
  ADC_MemMapPtr adcx = adc_init_structure.ADC_Adcx;
    12a4:	0c4c0154 	stfeqe	f0, [ip], {84}	; 0x54
  
  if(adcx == ADC0)
    12a8:	0dd20000 	ldcleq	0, cr0, [r2]
    12ac:	02180000 	andseq	r0, r8, #0
    12b0:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    12b4:	1a00000c 	bne	12ec <LPLD_ADC_EnableIrq+0x58>
    enable_irq(INT_ADC0 - 16);
    12b8:	00717269 	rsbseq	r7, r1, r9, ror #4
    12bc:	00735401 	rsbseq	r5, r3, r1, lsl #8
  else if(adcx == ADC1)
    12c0:	91020000 	mrsls	r0, (UNDEF: 2)
    12c4:	69641b6c 	stmdbvs	r4!, {r2, r3, r5, r6, r8, r9, fp, ip}^
    12c8:	56010076 			; <UNDEFINED> instruction: 0x56010076
    12cc:	00000073 	andeq	r0, r0, r3, ror r0
    enable_irq (INT_ADC1 - 16);
    12d0:	00749102 	rsbseq	r9, r4, r2, lsl #2
    12d4:	06180118 			; <UNDEFINED> instruction: 0x06180118
  else
    return 0;
    12d8:	73010000 	movwvc	r0, #4096	; 0x1000
    12dc:	000dd401 	andeq	sp, sp, r1, lsl #8
  return 1;
    12e0:	000ec600 	andeq	ip, lr, r0, lsl #12
}
    12e4:	00025000 	andeq	r5, r2, r0
    12e8:	0cb00100 	ldfeqs	f0, [r0]
    12ec:	691a0000 	ldmdbvs	sl, {}	; <UNPREDICTABLE>
    12f0:	01007172 	tsteq	r0, r2, ror r1
 *    0--配置错误
 *    1--配置成功
 *
 */
uint8 LPLD_ADC_DisableIrq(ADC_InitTypeDef adc_init_structure)
{
    12f4:	00007373 	andeq	r7, r0, r3, ror r3
    12f8:	6c910200 	lfmvs	f0, 4, [r1], {0}
    12fc:	7669641b 			; <UNDEFINED> instruction: 0x7669641b
    1300:	73750100 	cmnvc	r5, #0
  ADC_MemMapPtr adcx = adc_init_structure.ADC_Adcx;
    1304:	02000000 	andeq	r0, r0, #0
  
  if(adcx == ADC0)
    1308:	1c007491 	cfstrsne	mvf7, [r0], {145}	; 0x91
    130c:	00093101 	andeq	r3, r9, r1, lsl #2
    1310:	018e0100 	orreq	r0, lr, r0, lsl #2
    1314:	00000ec8 	andeq	r0, r0, r8, asr #29
      disable_irq(INT_ADC0 - 16);
    1318:	00000f00 	andeq	r0, r0, r0, lsl #30
    131c:	00000288 	andeq	r0, r0, r8, lsl #5
  else if(adcx == ADC1)
    1320:	000cd901 	andeq	sp, ip, r1, lsl #18
    1324:	09111900 	ldmdbeq	r1, {r8, fp, ip}
    1328:	90010000 	andls	r0, r1, r0
    132c:	00000bf8 	strdeq	r0, [r0], -r8
      disable_irq(INT_ADC1 - 16);
    1330:	00649102 	rsbeq	r9, r4, r2, lsl #2
    1334:	0007341d 	andeq	r3, r7, sp, lsl r4
  else
    return 0;
    1338:	53200100 	teqpl	r0, #0
    133c:	01000000 	mrseq	r0, (UNDEF: 0)

  return 1;
    1340:	00000305 	andeq	r0, r0, r5, lsl #6
}
    1344:	241e1fff 	ldrcs	r1, [lr], #-4095	; 0xfff
    1348:	06000008 	streq	r0, [r0], -r8
    134c:	0008631f 	andeq	r6, r8, pc, lsl r3
    1350:	1e010100 	adfnes	f0, f1, f0
 *    0--配置错误
 *    1--配置成功
 *
 */
uint8 LPLD_ADC_Chn_Enable(ADC_MemMapPtr adcx, AdcChnEnum_Type chn)
{
    1354:	00000451 	andeq	r0, r0, r1, asr r4
    1358:	08632006 	stmdaeq	r3!, {r1, r2, sp}^
    135c:	01010000 	mrseq	r0, (UNDEF: 1)
  //判断复用引脚是a或b
  uint8 mux = (adcx->CFG2 & ADC_CFG2_MUXSEL_MASK)>>ADC_CFG2_MUXSEL_SHIFT;
    1360:	00039e1e 	andeq	r9, r3, lr, lsl lr
    1364:	63210600 	teqvs	r1, #0
    1368:	01000008 	tsteq	r0, r8
    136c:	04151e01 	ldreq	r1, [r5], #-3585	; 0xe01
    
  if(chn > AD30)
    1370:	22060000 	andcs	r0, r6, #0
    return 0;
    1374:	00000863 	andeq	r0, r0, r3, ror #16
    1378:	90000101 	andls	r0, r0, r1, lsl #2
  
  //不同的通道对应不同的引脚，因此需要判断并配置
  if(adcx == ADC0)
    137c:	0200000d 	andeq	r0, r0, #13
    1380:	0003d700 	andeq	sp, r3, r0, lsl #14
    1384:	0a010400 	beq	4238c <__etext+0x3e344>
    1388:	01000002 	tsteq	r0, r2
  {
    switch(chn)
    138c:	00001123 	andeq	r1, r0, r3, lsr #2
    1390:	00000062 	andeq	r0, r0, r2, rrx
    1394:	00000f00 	andeq	r0, r0, r0, lsl #30
    1398:	000017de 	ldrdeq	r1, [r0], -lr
    139c:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    13a0:	66060102 	strvs	r0, [r6], -r2, lsl #2
    13a4:	03000001 	movweq	r0, #1
    13a8:	00000605 	andeq	r0, r0, r5, lsl #12
    13ac:	00372a02 	eorseq	r2, r7, r2, lsl #20
    13b0:	01020000 	mrseq	r0, (UNDEF: 2)
    13b4:	00016408 	andeq	r6, r1, r8, lsl #8
    13b8:	05020200 	streq	r0, [r2, #-512]	; 0x200
    13bc:	0000002c 	andeq	r0, r0, ip, lsr #32
    13c0:	ec070202 	sfm	f0, 4, [r7], {2}
    13c4:	02000001 	andeq	r0, r0, #1
    13c8:	01080504 	tsteq	r8, r4, lsl #10
    13cc:	b6030000 	strlt	r0, [r3], -r0
    13d0:	02000001 	andeq	r0, r0, #1
    13d4:	00005e50 	andeq	r5, r0, r0, asr lr
    13d8:	07040200 	streq	r0, [r4, -r0, lsl #4]
    13dc:	000001a4 	andeq	r0, r0, r4, lsr #3
    13e0:	03050802 	movweq	r0, #22530	; 0x5802
    13e4:	02000001 	andeq	r0, r0, #1
    13e8:	019f0708 	orrseq	r0, pc, r8, lsl #14
    13ec:	04040000 	streq	r0, [r4], #-0
    13f0:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    13f4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    13f8:	000001a9 	andeq	r0, r0, r9, lsr #3
    13fc:	4b030105 	blmi	c1818 <__etext+0xbd7d0>
    1400:	000003a0 	andeq	r0, r0, r0, lsr #7
    1404:	000d9506 	andeq	r9, sp, r6, lsl #10
    1408:	ad060000 	stcge	0, cr0, [r6, #-0]
    140c:	01000009 	tsteq	r0, r9
    1410:	00099f06 	andeq	r9, r9, r6, lsl #30
      case DAD1:   //ADC0_DP1 -- PGA2_DP
      case DAD2:   //PGA0_DP
      case DAD3:   //ADC0_DP3 -- PGA1_DP
        break;
      case AD4:   //ADC0_SE4b -- PTC2     
        if(mux == 1)    //b
    1414:	a6060200 	strge	r0, [r6], -r0, lsl #4
    1418:	0300000c 	movweq	r0, #12
          PORTC->PCR[2] =  PORT_PCR_MUX(0);
    141c:	000b5f06 	andeq	r5, fp, r6, lsl #30
    1420:	d0060400 	andle	r0, r6, r0, lsl #8
    1424:	0500000f 	streq	r0, [r0, #-15]
    1428:	00100606 	andseq	r0, r0, r6, lsl #12
        break;
      case AD5:   //ADC0_SE5b -- PTD1     
        if(mux == 1)    //b
    142c:	c2060600 	andgt	r0, r6, #0
    1430:	0700000b 	streq	r0, [r0, -fp]
          PORTD->PCR[1] =  PORT_PCR_MUX(0);
    1434:	000bd006 	andeq	sp, fp, r6
    1438:	de060800 	cdple	8, 0, cr0, cr6, cr0, {0}
    143c:	0900000b 	stmdbeq	r0, {r0, r1, r3}
    1440:	000afa06 	andeq	pc, sl, r6, lsl #20
        break;
      case AD6:   //ADC0_SE6b -- PTD5
      case AD7:   //ADC0_SE7b -- PTD6     
        if(mux == 1)    //b
    1444:	94060a00 	strls	r0, [r6], #-2560	; 0xa00
    1448:	0b000009 	bleq	1474 <LPLD_ADC_Chn_Enable+0x120>
          PORTD->PCR[chn-1] =  PORT_PCR_MUX(0);
    144c:	000c5006 	andeq	r5, ip, r6
    1450:	09060c00 	stmdbeq	r6, {sl, fp}
    1454:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
    1458:	000dee06 	andeq	lr, sp, r6, lsl #28
    145c:	8c060e00 	stchi	14, cr0, [r6], {-0}
    1460:	0f00000c 	svceq	0x0000000c
        break;
      case AD8:  //ADC0_SE8 -- PTB0
      case AD9:  //ADC0_SE9 -- PTB1
        PORTB->PCR[chn-8] =  PORT_PCR_MUX(0);
    1464:	000d5006 	andeq	r5, sp, r6
    1468:	1d061000 	stcne	0, cr1, [r6, #-0]
    146c:	1100000a 	tstne	r0, sl
    1470:	000e7c06 	andeq	r7, lr, r6, lsl #24
    1474:	33061200 	movwcc	r1, #25088	; 0x6200
    1478:	1300000b 	movwne	r0, #11
        break;
      case AD10:  //ADC0_SE10 -- PTA7
      case AD11:  //ADC0_SE11 -- PTA8
        PORTA->PCR[chn-3] =  PORT_PCR_MUX(0);
    147c:	00101606 	andseq	r1, r0, r6, lsl #12
    1480:	61061400 	tstvs	r6, r0, lsl #8
    1484:	1500000c 	strne	r0, [r0, #-12]
    1488:	00110306 	andseq	r0, r1, r6, lsl #6
    148c:	85061600 	strhi	r1, [r6, #-1536]	; 0x600
    1490:	1700000b 	strne	r0, [r0, -fp]
        break;
      case AD12:  //ADC0_SE12 -- PTB2
      case AD13:  //ADC0_SE13 -- PTB3
        PORTB->PCR[chn-10] =  PORT_PCR_MUX(0);
    1494:	000a5e06 	andeq	r5, sl, r6, lsl #28
    1498:	9b061800 	blls	1874a0 <__etext+0x183458>
    149c:	1900000e 	stmdbne	r0, {r1, r2, r3}
    14a0:	000aea06 	andeq	lr, sl, r6, lsl #20
    14a4:	41061a00 	tstmi	r6, r0, lsl #20
    14a8:	1b00000f 	blne	14ec <LPLD_ADC_Chn_Enable+0x198>
        break;
      case AD14:  //ADC0_SE14 -- PTC0
      case AD15:  //ADC0_SE15 -- PTC1
        PORTC->PCR[chn-14] =  PORT_PCR_MUX(0);
    14ac:	000b9e06 	andeq	r9, fp, r6, lsl #28
    14b0:	53061c00 	movwpl	r1, #27648	; 0x6c00
    14b4:	1d000010 	stcne	0, cr0, [r0, #-64]	; 0xffffffc0
    14b8:	000d1b06 	andeq	r1, sp, r6, lsl #22
    14bc:	d3061e00 	movwle	r1, #28160	; 0x6e00
    14c0:	1f000010 	svcne	0x00000010
        break;
      case AD16:   //ADC0_SE16
        break;
      case AD17:   //ADC0_SE17 -- PTE24
      case AD18:   //ADC0_SE18 -- PTE25
        PORTE->PCR[chn+7] =  PORT_PCR_MUX(0);
    14c4:	000c9806 	andeq	r9, ip, r6, lsl #16
    14c8:	bd062000 	stclt	0, cr2, [r6, #-0]
    14cc:	21000010 	tstcs	r0, r0, lsl r0
    14d0:	000e1506 	andeq	r1, lr, r6, lsl #10
    14d4:	f0062200 			; <UNDEFINED> instruction: 0xf0062200
    14d8:	23000010 	movwcs	r0, #16
        break;
    14dc:	000f7506 	andeq	r7, pc, r6, lsl #10
      case AD27:   //Bandgap (S.E)
      case AD29:   //VREFH (S.E)
      case AD30:   //VREFL
        break;
      default:
        return 0;  
    14e0:	a1062400 	tstge	r6, r0, lsl #8
    }
  }
  else if(adcx == ADC1)
    14e4:	2500000a 	strcs	r0, [r0, #-10]
    14e8:	0010e306 	andseq	lr, r0, r6, lsl #6
    14ec:	6b062600 	blvs	18acf4 <__etext+0x186cac>
    14f0:	2700000e 	strcs	r0, [r0, -lr]
  {
    switch(chn)
    14f4:	0009f006 	andeq	pc, r9, r6
    14f8:	73062800 	movwvc	r2, #26624	; 0x6800
    14fc:	2900000e 	stmdbcs	r0, {r1, r2, r3}
    1500:	000ee006 	andeq	lr, lr, r6
    1504:	e9062a00 	stmdb	r6, {r9, fp, sp}
    1508:	2b00000e 	blcs	1548 <LPLD_ADC_Chn_Enable+0x1f4>
    150c:	000ef206 	andeq	pc, lr, r6, lsl #4
    1510:	77062c00 	strvc	r2, [r6, -r0, lsl #24]
    1514:	2d000009 	stccs	0, cr0, [r0, #-36]	; 0xffffffdc
    1518:	000dc406 	andeq	ip, sp, r6, lsl #8
    151c:	db062e00 	blle	18cd24 <__etext+0x188cdc>
    1520:	2f00000a 	svccs	0x0000000a
    1524:	000c1e06 	andeq	r1, ip, r6, lsl #28
    1528:	47063000 	strmi	r3, [r6, -r0]
    152c:	31000011 	tstcc	r0, r1, lsl r0
    1530:	000eca06 	andeq	ip, lr, r6, lsl #20
    1534:	fa063200 	blx	18dd3c <__etext+0x189cf4>
    1538:	3300000b 	movwcc	r0, #11
    153c:	000b2706 	andeq	r2, fp, r6, lsl #14
    1540:	30063400 	andcc	r3, r6, r0, lsl #8
    1544:	3500000e 	strcc	r0, [r0, #-14]
    1548:	00104206 	andseq	r4, r0, r6, lsl #4
    154c:	32063600 	andcc	r3, r6, #0
    1550:	3700000f 	strcc	r0, [r0, -pc]
    1554:	000fde06 	andeq	sp, pc, r6, lsl #28
    1558:	ae063800 	cdpge	8, 0, cr3, cr6, cr0, {0}
    155c:	3900000b 	stmdbcc	r0, {r0, r1, r3}
    1560:	00111206 	andseq	r1, r1, r6, lsl #4
    1564:	41063a00 	tstmi	r6, r0, lsl #20
    1568:	3b00000d 	blcc	15a4 <LPLD_ADC_Chn_Enable+0x250>
    156c:	0010c506 	andseq	ip, r0, r6, lsl #10
    1570:	5f063c00 	svcpl	0x00063c00
    1574:	3d00000d 	stccc	0, cr0, [r0, #-52]	; 0xffffffcc
    1578:	000c4206 	andeq	r4, ip, r6, lsl #4
    157c:	4e063e00 	cdpmi	14, 0, cr3, cr6, cr0, {0}
        break;
      case AD4:   //ADC1_SE4a -- PTE0     //ADC1_SE4b -- PTC8
      case AD5:   //ADC1_SE5a -- PTE1     //ADC1_SE5b -- PTC9
      case AD6:   //ADC1_SE6a -- PTE2     //ADC1_SE6b -- PTC10
      case AD7:   //ADC1_SE7a -- PTE3     //ADC1_SE7b -- PTC11
        if(mux == 0)    //a
    1580:	3f00000a 	svccc	0x0000000a
    1584:	0009c906 	andeq	ip, r9, r6, lsl #18
          PORTE->PCR[chn-4] =  PORT_PCR_MUX(0);
    1588:	0600c000 	streq	ip, [r0], -r0
    158c:	00000e8b 	andeq	r0, r0, fp, lsl #29
    1590:	7d0600c1 	stcvc	0, cr0, [r6, #-772]	; 0xfffffcfc
    1594:	c2000010 	andgt	r0, r0, #16
    1598:	0b420600 	bleq	1082da0 <__etext+0x107ed58>
        else            //b
          PORTC->PCR[chn+4] =  PORT_PCR_MUX(0);
        break;
    159c:	00c30000 	sbceq	r0, r3, r0
      case AD6:   //ADC1_SE6a -- PTE2     //ADC1_SE6b -- PTC10
      case AD7:   //ADC1_SE7a -- PTE3     //ADC1_SE7b -- PTC11
        if(mux == 0)    //a
          PORTE->PCR[chn-4] =  PORT_PCR_MUX(0);
        else            //b
          PORTC->PCR[chn+4] =  PORT_PCR_MUX(0);
    15a0:	000bec06 	andeq	lr, fp, r6, lsl #24
    15a4:	0600c400 	streq	ip, [r0], -r0, lsl #8
    15a8:	00000fa6 	andeq	r0, r0, r6, lsr #31
    15ac:	390600c5 	stmdbcc	r6, {r0, r2, r6, r7}
    15b0:	c6000011 			; <UNDEFINED> instruction: 0xc6000011
        break;
    15b4:	0c320600 	ldceq	6, cr0, [r2], #-0
      case AD8:  //ADC1_SE8 -- PTB0
      case AD9:  //ADC1_SE9 -- PTB1
        PORTB->PCR[chn-8] =  PORT_PCR_MUX(0);
    15b8:	00c70000 	sbceq	r0, r7, r0
    15bc:	000e4d06 	andeq	r4, lr, r6, lsl #26
    15c0:	0600c800 	streq	ip, [r0], -r0, lsl #16
    15c4:	00000ab7 			; <UNDEFINED> instruction: 0x00000ab7
    15c8:	c00600c9 	andgt	r0, r6, r9, asr #1
        break;
    15cc:	ca00000a 	bgt	15fc <LPLD_ADC_Chn_Enable+0x2a8>
      case AD10:  //ADC1_SE10 -- PTB4
      case AD11:  //ADC1_SE11 -- PTB5
      case AD12:  //ADC1_SE12 -- PTB6
      case AD13:  //ADC1_SE13 -- PTB7
        PORTB->PCR[chn-6] =  PORT_PCR_MUX(0);
    15d0:	0f510600 	svceq	0x00510600
    15d4:	00cb0000 	sbceq	r0, fp, r0
    15d8:	000f5a06 	andeq	r5, pc, r6, lsl #20
    15dc:	0600cc00 	streq	ip, [r0], -r0, lsl #24
    15e0:	00000f63 	andeq	r0, r0, r3, ror #30
        break;
    15e4:	f90600cd 			; <UNDEFINED> instruction: 0xf90600cd
      case AD14:  //ADC1_SE14 -- PTB10
      case AD15:  //ADC1_SE15 -- PTB11
        PORTB->PCR[chn-4] =  PORT_PCR_MUX(0);
    15e8:	ce000009 	cdpgt	0, 0, cr0, cr0, cr9, {0}
    15ec:	0a020600 	beq	82df4 <__etext+0x7edac>
    15f0:	00cf0000 	sbceq	r0, pc, r0
    15f4:	000a0b06 	andeq	r0, sl, r6, lsl #22
    15f8:	0600d000 	streq	sp, [r0], -r0
        break;
    15fc:	00000e63 	andeq	r0, r0, r3, ror #28
      case AD16:   //ADC1_SE16
        break;
      case AD17:  //ADC1_SE17 -- PTA17
        PORTA->PCR[chn] =  PORT_PCR_MUX(0);
    1600:	e80600d1 	stmda	r6, {r0, r4, r6, r7}
    1604:	d2000009 	andle	r0, r0, #9
    1608:	0f1c0600 	svceq	0x001c0600
    160c:	00d30000 	sbcseq	r0, r3, r0
        break;
    1610:	00108b06 	andseq	r8, r0, r6, lsl #22
      case AD27:   //Bandgap (S.E)
      case AD29:   //VREFH (S.E)
      case AD30:   //VREFL
        break;
      default:
        return 0;  
    1614:	0600d400 	streq	sp, [r0], -r0, lsl #8
    1618:	00001094 	muleq	r0, r4, r0
    }
  }
  else
  {
    return 0;
    161c:	9d0600d5 	stcls	0, cr0, [r6, #-852]	; 0xfffffcac
    {
      case DAD0:   //ADC0_DP0 -- PGA0_DP
      case DAD1:   //ADC0_DP1 -- PGA2_DP
      case DAD2:   //PGA0_DP
      case DAD3:   //ADC0_DP3 -- PGA1_DP
        break;
    1620:	d6000010 			; <UNDEFINED> instruction: 0xd6000010
      case AD4:   //ADC0_SE4b -- PTC2     
        if(mux == 1)    //b
          PORTC->PCR[2] =  PORT_PCR_MUX(0);
        break;
    1624:	10a60600 	adcne	r0, r6, r0, lsl #12
      case AD5:   //ADC0_SE5b -- PTD1     
        if(mux == 1)    //b
          PORTD->PCR[1] =  PORT_PCR_MUX(0);
        break;
    1628:	00d70000 	sbcseq	r0, r7, r0
      case AD6:   //ADC0_SE6b -- PTD5
      case AD7:   //ADC0_SE7b -- PTD6     
        if(mux == 1)    //b
          PORTD->PCR[chn-1] =  PORT_PCR_MUX(0);
        break;
    162c:	000f8106 	andeq	r8, pc, r6, lsl #2
    {
      case DAD0:   //ADC1_DP0 -- PGA1_DP
      case DAD1:   //ADC1_DP1 -- PGA3_DP
      case DAD2:   //PGA1_DP 
      case DAD3:   //ADC1_DP3 -- PGA0_DP
        break;
    1630:	0600d800 	streq	sp, [r0], -r0, lsl #16
  else
  {
    return 0;
  }
  
  return 1;
    1634:	00000dd5 	ldrdeq	r0, [r0], -r5
}
    1638:	8a0600d9 	bhi	1819a4 <__etext+0x17d95c>
    163c:	da00000d 	ble	1678 <LPLD_ADC_Cal+0x34>
    1640:	0ff20600 	svceq	0x00f20600
 * 输出:
 *    0--配置错误
 *    1--配置成功
 */
static uint8 LPLD_ADC_Cal(ADC_MemMapPtr adcx)
{
    1644:	00db0000 	sbcseq	r0, fp, r0
    1648:	000e1e06 	andeq	r1, lr, r6, lsl #28
  //32次硬件平均、ADCK不超过4MHz
  //参考高=Vdda、正常功耗模式
  //可忽略的配置：
  //输入通道、转换模式连续功能、比较功能、精度、差分单端
  //设置ADCCFG1寄存器
  adcx->CFG1  &= (~ADC_CFG1_ADLPC_MASK);          // 正常功耗配置
    164c:	0600dc00 	streq	sp, [r0], -r0, lsl #24
    1650:	0000106c 	andeq	r1, r0, ip, rrx
    1654:	180600dd 	stmdane	r6, {r0, r2, r3, r4, r6, r7}
  adcx->CFG1  |=  ADC_CFG1_ADIV(ADIV_8)          // ADC输入时钟分频为8
    1658:	de00000b 	cdple	0, 0, cr0, cr0, cr11, {0}
    165c:	0f0d0600 	svceq	0x000d0600
    1660:	00df0000 	sbcseq	r0, pc, r0
                  | ADC_CFG1_ADLSMP_MASK           // 设置长时间采样模式
                  | ADC_CFG1_ADICLK(ADICLK_BUS_2); // ADC输入时钟源为 BusClk/2

  adcx->CFG2  &= (~ADC_CFG2_ADACKEN_MASK);
    1664:	00106306 	andseq	r6, r0, r6, lsl #6
    1668:	0600e000 	streq	lr, [r0], -r0
    166c:	00000efb 	strdeq	r0, [r0], -fp
  adcx->CFG1  |=  ADC_CFG2_ADHSC_MASK         // 高速转换
    1670:	040600e1 	streq	r0, [r6], #-225	; 0xe1
    1674:	e200000f 	and	r0, r0, #15
    1678:	0d120600 	ldceq	6, cr0, [r2, #-0]
                 | ADC_CFG2_ADLSTS(LSAMTIME_20EX); // 长采样时间时钟周期选择 额外20个时钟周期，共24个ADCK周期
                                               // 总采样周期见K60技术文档 page:840
  //用于设定阈值
  adcx->CV1  = 0x1234u ; 
    167c:	00e30000 	rsceq	r0, r3, r0
    1680:	0010b506 	andseq	fp, r0, r6, lsl #10
  adcx->CV2  = 0x5678u ;
    1684:	0600e400 	streq	lr, [r0], -r0, lsl #8
    1688:	00000c80 	andeq	r0, r0, r0, lsl #25
  
  adcx->SC2 = 0 & (~ADC_SC2_ADTRG_MASK)        //使能软件触发作为校准
    168c:	de0600e5 	cdple	0, 0, cr0, cr6, cr5, {7}
    1690:	e600000d 	str	r0, [r0], -sp
                | ADC_SC2_REFSEL(REFSEL_EXT);  //选择外部参考源VREFH和VREFL
    
  adcx->SC3 &= ( ~ADC_SC3_ADCO_MASK & ~ADC_SC3_AVGS_MASK );  //设置单次转换，清除平均标志
    1694:	0cb50600 	ldceq	6, cr0, [r5]
    1698:	00e70000 	rsceq	r0, r7, r0
    169c:	000cbf06 	andeq	fp, ip, r6, lsl #30
  adcx->SC3 |= ( ADC_SC3_AVGE_MASK | ADC_SC3_AVGS(HW_32AVG) );//打开平均标志，设置到最大采样平准
    16a0:	0600e800 	streq	lr, [r0], -r0, lsl #16
    16a4:	00000dba 			; <UNDEFINED> instruction: 0x00000dba
    16a8:	c90600e9 	stmdbgt	r6, {r0, r3, r5, r6, r7}
  
  adcx->SC3 |= ADC_SC3_CAL_MASK ;                            //开始校准
    16ac:	ea00000c 	b	16e4 <LPLD_ADC_Cal+0xa0>
    16b0:	0cd30600 	ldcleq	6, cr0, [r3], {0}
    16b4:	00eb0000 	rsceq	r0, fp, r0
  
  while((adcx->SC1[0] & ADC_SC1_COCO_MASK)== 0x00 );         //等待校准完成
    16b8:	000cdd06 	andeq	sp, ip, r6, lsl #26
    16bc:	0600ec00 	streq	lr, [r0], -r0, lsl #24
    16c0:	00000ce7 	andeq	r0, r0, r7, ror #25
    16c4:	5b0600ed 	blpl	181a80 <__etext+0x17da38>
  	
  if ((adcx->SC3& ADC_SC3_CALF_MASK) == ADC_SC3_CALF_MASK )
    16c8:	ee00000e 	cdp	0, 0, cr0, cr0, cr14, {0}
    16cc:	0d6f0600 	stcleq	6, cr0, [pc, #-0]	; 16d4 <LPLD_ADC_Cal+0x90>
    16d0:	00ef0000 	rsceq	r0, pc, r0
  {  
   return 0;    //检查到校准错误，返回错误
    16d4:	000b9406 	andeq	r9, fp, r6, lsl #8
  }
  // Calculate plus-side calibration
  cal_var  = 0x00;
    16d8:	0600f000 	streq	pc, [r0], -r0
    16dc:	00000eaa 	andeq	r0, r0, sl, lsr #29
  cal_var  = adcx->CLP0;       
    16e0:	6c0600f1 	stcvs	0, cr0, [r6], {241}	; 0xf1
  cal_var += adcx->CLP1;      
    16e4:	f200000f 	vhadd.s8	d0, d0, d15
    16e8:	0daf0600 	stceq	6, cr0, [pc]	; 16f0 <LPLD_ADC_Cal+0xac>
    16ec:	00f30000 	rscseq	r0, r3, r0
  cal_var += adcx->CLP2;      
    16f0:	000eba06 	andeq	fp, lr, r6, lsl #20
    16f4:	0600f400 	streq	pc, [r0], -r0, lsl #8
    16f8:	00000a14 	andeq	r0, r0, r4, lsl sl
  cal_var += adcx->CLP3;      
    16fc:	c90600f5 	stmdbgt	r6, {r0, r2, r4, r5, r6, r7}
    1700:	f600000a 			; <UNDEFINED> instruction: 0xf600000a
    1704:	0ad20600 	beq	ff482f0c <__StackLimit+0xdf482f0c>
  cal_var += adcx->CLP4;      
    1708:	00f70000 	rscseq	r0, r7, r0
    170c:	0009dc06 	andeq	sp, r9, r6, lsl #24
    1710:	0600f800 	streq	pc, [r0], -r0, lsl #16
  cal_var += adcx->CLPS;      
    1714:	00000f8a 	andeq	r0, r0, sl, lsl #31
    1718:	070000f9 			; <UNDEFINED> instruction: 0x070000f9
    171c:	00000275 	andeq	r0, r0, r5, ror r2
  cal_var  = cal_var/2;
    1720:	20f00370 	rscscs	r0, r0, r0, ror r3
    1724:	08000005 	stmdaeq	r0, {r0, r2}
  cal_var |= 0x8000; // Set MSB
    1728:	00314353 	eorseq	r4, r1, r3, asr r3
    172c:	0520f103 	streq	pc, [r0, #-259]!	; 0x103
    1730:	23020000 	movwcs	r0, #8192	; 0x2000
  
  adcx->PG = ADC_PG_PG(cal_var);
    1734:	07850900 	streq	r0, [r5, r0, lsl #18]
    1738:	f2030000 	vhadd.s8	d0, d3, d0

  // Calculate minus-side calibration
  cal_var = 0x00;
    173c:	00000053 	andeq	r0, r0, r3, asr r0
  cal_var =  adcx->CLM0; 
    1740:	09082302 	stmdbeq	r8, {r1, r8, r9, sp}
    1744:	0000078b 	andeq	r0, r0, fp, lsl #15
  cal_var += adcx->CLM1;
    1748:	0053f303 	subseq	pc, r3, r3, lsl #6
    174c:	23020000 	movwcs	r0, #8192	; 0x2000
    1750:	0052080c 	subseq	r0, r2, ip, lsl #16
  cal_var += adcx->CLM2;
    1754:	0520f403 	streq	pc, [r0, #-1027]!	; 0x403
    1758:	23020000 	movwcs	r0, #8192	; 0x2000
    175c:	56430810 			; <UNDEFINED> instruction: 0x56430810
  cal_var += adcx->CLM3;
    1760:	f5030031 			; <UNDEFINED> instruction: 0xf5030031
    1764:	00000053 	andeq	r0, r0, r3, asr r0
    1768:	08182302 	ldmdaeq	r8, {r1, r8, r9, sp}
  cal_var += adcx->CLM4;
    176c:	00325643 	eorseq	r5, r2, r3, asr #12
    1770:	0053f603 	subseq	pc, r3, r3, lsl #12
    1774:	23020000 	movwcs	r0, #8192	; 0x2000
  cal_var += adcx->CLMS;
    1778:	4353081c 	cmpmi	r3, #1835008	; 0x1c0000
    177c:	f7030032 			; <UNDEFINED> instruction: 0xf7030032
    1780:	00000053 	andeq	r0, r0, r3, asr r0
  cal_var = cal_var/2;
    1784:	08202302 	stmdaeq	r0!, {r1, r8, r9, sp}
    1788:	00334353 	eorseq	r4, r3, r3, asr r3
  cal_var |= 0x8000; // Set MSB
    178c:	0053f803 	subseq	pc, r3, r3, lsl #16
    1790:	23020000 	movwcs	r0, #8192	; 0x2000
    1794:	464f0824 	strbmi	r0, [pc], -r4, lsr #16

  adcx->MG   = ADC_MG_MG(cal_var); 
    1798:	f9030053 			; <UNDEFINED> instruction: 0xf9030053
  adcx->SC3 &= ~ADC_SC3_CAL_MASK ; //清除校验标志
    179c:	00000053 	andeq	r0, r0, r3, asr r0
    17a0:	08282302 	stmdaeq	r8!, {r1, r8, r9, sp}
    17a4:	03004750 	movweq	r4, #1872	; 0x750
  
  return 1;
    17a8:	000053fa 	strdeq	r5, [r0], -sl
}
    17ac:	2c230200 	sfmcs	f0, 4, [r3], #-0
    17b0:	00474d08 	subeq	r4, r7, r8, lsl #26
    17b4:	0053fb03 	subseq	pc, r3, r3, lsl #22
 * 与启动文件startup_K60.s中的中断向量表关联
 * 用户无需修改，程序自动进入对应通道中断函数
 */

void ADC0_IRQHandler(void)
{
    17b8:	23020000 	movwcs	r0, #8192	; 0x2000
    ADC_ISR[0]();
    17bc:	02800930 	addeq	r0, r0, #786432	; 0xc0000
    17c0:	fc030000 	stc2	0, cr0, [r3], {-0}
    17c4:	00000053 	andeq	r0, r0, r3, asr r0
}
    17c8:	09342302 	ldmdbeq	r4!, {r1, r8, r9, sp}

void ADC1_IRQHandler(void)
{
    17cc:	000002d5 	ldrdeq	r0, [r0], -r5
    ADC_ISR[1]();
    17d0:	0053fd03 	subseq	pc, r3, r3, lsl #26
    17d4:	23020000 	movwcs	r0, #8192	; 0x2000
    17d8:	01e70938 	mvneq	r0, r8, lsr r9
}
    17dc:	fe030000 	cdp2	0, 0, cr0, cr3, cr0, {0}
 * \param gpio_init_structure
 * \return 0--配置失败
 *         1--配置成功
 */
int8 MOS_GPIO_Init(GPIO_InitTypeDef gpio_init_structure)
{
    17e0:	00000053 	andeq	r0, r0, r3, asr r0
    17e4:	093c2302 	ldmdbeq	ip!, {r1, r8, r9, sp}
    17e8:	000001e2 	andeq	r0, r0, r2, ror #3
    17ec:	0053ff03 	subseq	pc, r3, r3, lsl #30
    uint8 i;

    PORT_MemMapPtr portx;
    uint32 pcr = PORT_PCR_MUX(1)
                |gpio_init_structure.GPIO_PinControl;
    17f0:	23020000 	movwcs	r0, #8192	; 0x2000
int8 MOS_GPIO_Init(GPIO_InitTypeDef gpio_init_structure)
{
    uint8 i;

    PORT_MemMapPtr portx;
    uint32 pcr = PORT_PCR_MUX(1)
    17f4:	01dd0a40 	bicseq	r0, sp, r0, asr #20
                |gpio_init_structure.GPIO_PinControl;
    GPIO_MemMapPtr ptx = gpio_init_structure.GPIO_PTx;
    17f8:	00030000 	andeq	r0, r3, r0
    uint32 pins = gpio_init_structure.GPIO_Pins;
    17fc:	00005301 	andeq	r5, r0, r1, lsl #6
    uint8 dir = gpio_init_structure.GPIO_Dir;
    1800:	44230200 	strtmi	r0, [r3], #-512	; 0x200
    1804:	0001d80a 	andeq	sp, r1, sl, lsl #16
    uint8 output = gpio_init_structure.GPIO_Output;
    1808:	01010300 	mrseq	r0, SP_irq
    //GPIO_ISR_CALLBACK isr_func = gpio_init_structure.GPIO_Isr;
    

    if  (ptx == PTA)
    180c:	00000053 	andeq	r0, r0, r3, asr r0
    1810:	0a482302 	beq	120a420 <__etext+0x12063d8>
    1814:	0000014c 	andeq	r0, r0, ip, asr #2
    1818:	53010203 	movwpl	r0, #4611	; 0x1203
        portx = PORTA_BASE_PTR;
    181c:	02000000 	andeq	r0, r0, #0
    1820:	500b4c23 	andpl	r4, fp, r3, lsr #24
    1824:	03004147 	movweq	r4, #327	; 0x147
    else if (ptx == PTB)
    1828:	00530103 	subseq	r0, r3, r3, lsl #2
    182c:	23020000 	movwcs	r0, #8192	; 0x2000
    1830:	00220a50 	eoreq	r0, r2, r0, asr sl
        portx = PORTB_BASE_PTR;
    1834:	04030000 	streq	r0, [r3], #-0
    1838:	00005301 	andeq	r5, r0, r1, lsl #6
    183c:	54230200 	strtpl	r0, [r3], #-512	; 0x200
    else if (ptx == PTC)
    1840:	0000450a 	andeq	r4, r0, sl, lsl #10
    1844:	01050300 	mrseq	r0, SP_abt
    1848:	00000053 	andeq	r0, r0, r3, asr r0
    184c:	0a582302 	beq	160a45c <__etext+0x1606414>
        portx = PORTC_BASE_PTR;
    1850:	00000000 	andeq	r0, r0, r0
    1854:	53010603 	movwpl	r0, #5635	; 0x1603
    1858:	02000000 	andeq	r0, r0, #0
    else if (ptx == PTD)
    185c:	140a5c23 	strne	r5, [sl], #-3107	; 0xc23
    1860:	03000003 	movweq	r0, #3
    1864:	00530107 	subseq	r0, r3, r7, lsl #2
        portx = PORTD_BASE_PTR;
    1868:	23020000 	movwcs	r0, #8192	; 0x2000
    186c:	030f0a60 	movweq	r0, #64096	; 0xfa60
    1870:	08030000 	stmdaeq	r3, {}	; <UNPREDICTABLE>
    else if (ptx == PTE)
    1874:	00005301 	andeq	r5, r0, r1, lsl #6
    1878:	64230200 	strtvs	r0, [r3], #-512	; 0x200
    187c:	00030a0a 	andeq	r0, r3, sl, lsl #20
    1880:	01090300 	mrseq	r0, (UNDEF: 57)
        portx = PORTE_BASE_PTR;
    1884:	00000053 	andeq	r0, r0, r3, asr r0
    1888:	0a682302 	beq	1a0a498 <__etext+0x1a06450>
    188c:	00000305 	andeq	r0, r0, r5, lsl #6
    else if (ptx == PTF)
    1890:	53010a03 	movwpl	r0, #6659	; 0x1a03
    1894:	02000000 	andeq	r0, r0, #0
    1898:	0c006c23 	stceq	12, cr6, [r0], {35}	; 0x23
        portx = PORTF_BASE_PTR;
    189c:	00000053 	andeq	r0, r0, r3, asr r0
    18a0:	00000530 	andeq	r0, r0, r0, lsr r5
    18a4:	0005300d 	andeq	r3, r5, sp
    else
        return 0;
    18a8:	02000100 	andeq	r0, r0, #0
    18ac:	02850704 	addeq	r0, r5, #1048576	; 0x100000
    
    if (dir == DIR_OUTPUT)
    18b0:	3e0e0000 	cdpcc	0, 0, cr0, cr14, cr0, {0}
    {
        ptx->PDDR = pins;
    18b4:	03000001 	movweq	r0, #1
    18b8:	0543010b 	strbeq	r0, [r3, #-267]	; 0x10b
        if (output == OUTPUT_H)
    18bc:	040f0000 	streq	r0, [pc], #-0	; 18c4 <MOS_GPIO_Init+0xe4>
            ptx->PSOR = pins;
    18c0:	00000549 	andeq	r0, r0, r9, asr #10
    18c4:	0003a010 	andeq	sl, r3, r0, lsl r0
        else
            ptx->PCOR = pins;
    18c8:	002c0c00 	eoreq	r0, ip, r0, lsl #24
    18cc:	055e0000 	ldrbeq	r0, [lr, #-0]
    }
    else
    {
        ptx->PDDR &= ~(pins);
    18d0:	300d0000 	andcc	r0, sp, r0
    18d4:	1b000005 	blne	18f0 <MOS_GPIO_Init+0x110>
    18d8:	002c0c00 	eoreq	r0, ip, r0, lsl #24
    18dc:	056e0000 	strbeq	r0, [lr, #-0]!
    }
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
    18e0:	300d0000 	andcc	r0, sp, r0
    18e4:	03000005 	movweq	r0, #5
    {
        if (pins&(1ul<<i))
    18e8:	002c0c00 	eoreq	r0, ip, r0, lsl #24
    18ec:	057e0000 	ldrbeq	r0, [lr, #-0]!
    18f0:	300d0000 	andcc	r0, sp, r0
    18f4:	07000005 	streq	r0, [r0, -r5]
            portx->PCR[i] = pcr;
    18f8:	002c0c00 	eoreq	r0, ip, r0, lsl #24
    18fc:	058e0000 	streq	r0, [lr]
    1900:	300d0000 	andcc	r0, sp, r0
    else
    {
        ptx->PDDR &= ~(pins);
    }
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
    1904:	17000005 	strne	r0, [r0, -r5]
    1908:	00530c00 	subseq	r0, r3, r0, lsl #24
    190c:	059e0000 	ldreq	r0, [lr]
    {
        if (pins&(1ul<<i))
            portx->PCR[i] = pcr;
    }

    return 1;
    1910:	300d0000 	andcc	r0, sp, r0
    1914:	1f000005 	svcne	0x00000005

}
    1918:	0b791100 	bleq	1e45d20 <__etext+0x1e41cd8>
    191c:	03cc0000 	biceq	r0, ip, #0
    1920:	063b35a5 	ldrteq	r3, [fp], -r5, lsr #11
 *    0--配置错误
 *    1--配置成功
 *
 */
uint8 MOS_GPIO_EnableIrq(GPIO_InitTypeDef gpio_init_structure)
{
    1924:	500b0000 	andpl	r0, fp, r0
    1928:	03005243 	movweq	r5, #579	; 0x243
    192c:	058e35a6 	streq	r3, [lr, #1446]	; 0x5a6
    1930:	23020000 	movwcs	r0, #8192	; 0x2000
    GPIO_MemMapPtr ptx = gpio_init_structure.GPIO_PTx;
    1934:	09a70a00 	stmibeq	r7!, {r9, fp}
    GPIO_ISR_CALLBACK isr_func = gpio_init_structure.GPIO_Isr;
    1938:	a7030000 	strge	r0, [r3, -r0]
    
    if (isr_func == NULL)
    193c:	00005335 	andeq	r5, r0, r5, lsr r3
    1940:	80230300 	eorhi	r0, r3, r0, lsl #6
        return 0;
    1944:	0f2c0a01 	svceq	0x002c0a01
    if (ptx == PTA)
    1948:	a8030000 	stmdage	r3, {}	; <UNPREDICTABLE>
    194c:	00005335 	andeq	r5, r0, r5, lsr r3
    1950:	84230300 	strthi	r0, [r3], #-768	; 0x300
    1954:	087d0a01 	ldmdaeq	sp!, {r0, r9, fp}^
    {
        enable_irq(87);
    1958:	a9030000 	stmdbge	r3, {}	; <UNPREDICTABLE>
    195c:	00057e35 	andeq	r7, r5, r5, lsr lr
        GPIO_ISR[0] = isr_func;
    1960:	88230300 	stmdahi	r3!, {r8, r9}
    1964:	0b740a01 	bleq	1d04170 <__etext+0x1d00128>
    1968:	aa030000 	bge	c1970 <__etext+0xbd928>
    }
    else if (ptx == PTB)
    196c:	00005335 	andeq	r5, r0, r5, lsr r3
    1970:	a0230300 	eorge	r0, r3, r0, lsl #6
    1974:	08880a01 	stmeq	r8, {r0, r9, fp}
    1978:	ab030000 	blge	c1980 <__etext+0xbd938>
    {
        enable_irq(88);
    197c:	00054e35 	andeq	r4, r5, r5, lsr lr
    1980:	a4230300 	strtge	r0, [r3], #-768	; 0x300
        GPIO_ISR[1] = isr_func;
    1984:	0aa90a01 	beq	fea44190 <__StackLimit+0xdea44190>
    1988:	ac030000 	stcge	0, cr0, [r3], {-0}
    198c:	00005335 	andeq	r5, r0, r5, lsr r3
    }
    else if (ptx == PTC)
    1990:	c0230300 	eorgt	r0, r3, r0, lsl #6
    1994:	09d70a01 	ldmibeq	r7, {r0, r9, fp}^
    1998:	ad030000 	stcge	0, cr0, [r3, #-0]
    199c:	00005335 	andeq	r5, r0, r5, lsr r3
    {
        enable_irq(89);
    19a0:	c4230300 	strtgt	r0, [r3], #-768	; 0x300
    19a4:	0c060a01 	stceq	10, cr0, [r6], {1}
        GPIO_ISR[2] = isr_func;
    19a8:	ae030000 	cdpge	0, 0, cr0, cr3, cr0, {0}
    19ac:	00005335 	andeq	r5, r0, r5, lsr r3
    19b0:	c8230300 	stmdagt	r3!, {r8, r9}
    }
    else if (ptx == PTD)
    19b4:	920e0001 	andls	r0, lr, #1
    19b8:	0300000a 	movweq	r0, #10
    19bc:	064735af 	strbeq	r3, [r7], -pc, lsr #11
    19c0:	040f0000 	streq	r0, [pc], #-0	; 19c8 <MOS_GPIO_EnableIrq+0xa4>
    {
        enable_irq(90);
    19c4:	0000064d 	andeq	r0, r0, sp, asr #12
    19c8:	00059e10 	andeq	r9, r5, r0, lsl lr
        GPIO_ISR[3] = isr_func;
    19cc:	08dc1200 	ldmeq	ip, {r9, ip}^
    19d0:	10700000 	rsbsne	r0, r0, r0
    19d4:	2e3d9503 	cdpcs	5, 3, cr9, cr13, cr3, {0}
    }
    else if (ptx == PTE)
    19d8:	0a000008 	beq	1a00 <MOS_GPIO_EnableIrq+0xdc>
    19dc:	000008d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    19e0:	533d9603 	teqpl	sp, #3145728	; 0x300000
    19e4:	02000000 	andeq	r0, r0, #0
    {
        enable_irq(91);
    19e8:	560a0023 	strpl	r0, [sl], -r3, lsr #32
    19ec:	03000005 	movweq	r0, #5
        GPIO_ISR[4] = isr_func;
    19f0:	00533d97 			; <UNDEFINED> instruction: 0x00533d97
    19f4:	23020000 	movwcs	r0, #8192	; 0x2000
    19f8:	087d0a04 	ldmdaeq	sp!, {r2, r9, fp}^
    }
    else
        return 0;
    19fc:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    1a00:	00082e3d 	andeq	r2, r8, sp, lsr lr
    return 1;
    1a04:	08230200 	stmdaeq	r3!, {r9}
}
    1a08:	0008d60a 	andeq	sp, r8, sl, lsl #12
    1a0c:	3d990300 	ldccc	3, cr0, [r9]
    1a10:	00000053 	andeq	r0, r0, r3, asr r0
    1a14:	20842303 	addcs	r2, r4, r3, lsl #6
 *    0--配置错误
 *    1--配置成功
 *
 */
uint8 MOS_GPIO_DisableIrq(GPIO_InitTypeDef gpio_init_structure)
{
    1a18:	0008880a 	andeq	r8, r8, sl, lsl #16
    1a1c:	3d9a0300 	ldccc	3, cr0, [sl]
    1a20:	0000055e 	andeq	r0, r0, lr, asr r5
    1a24:	20882303 	addcs	r2, r8, r3, lsl #6
    uint8 i;
    GPIO_MemMapPtr ptx = gpio_init_structure.GPIO_PTx;
    1a28:	0008e70a 	andeq	lr, r8, sl, lsl #14
    PORT_MemMapPtr portx;
    uint32 pins = gpio_init_structure.GPIO_Pins;
    1a2c:	3d9b0300 	ldccc	3, cr0, [fp]
 
    if  (ptx == PTA)
    1a30:	00000053 	andeq	r0, r0, r3, asr r0
    1a34:	208c2303 	addcs	r2, ip, r3, lsl #6
    1a38:	0008ed0a 	andeq	lr, r8, sl, lsl #26
    1a3c:	3d9c0300 	ldccc	3, cr0, [ip]
        portx = PORTA_BASE_PTR;
    1a40:	00000053 	andeq	r0, r0, r3, asr r0
    1a44:	20902303 	addscs	r2, r0, r3, lsl #6
    1a48:	0008f30a 	andeq	pc, r8, sl, lsl #6
    else if (ptx == PTB)
    1a4c:	3d9d0300 	ldccc	3, cr0, [sp]
    1a50:	00000053 	andeq	r0, r0, r3, asr r0
    1a54:	20942303 	addscs	r2, r4, r3, lsl #6
        portx = PORTB_BASE_PTR;
    1a58:	0008f90a 	andeq	pc, r8, sl, lsl #18
    1a5c:	3d9e0300 	ldccc	3, cr0, [lr]
    1a60:	00000053 	andeq	r0, r0, r3, asr r0
    else if (ptx == PTC)
    1a64:	20982303 	addscs	r2, r8, r3, lsl #6
    1a68:	0008930a 	andeq	r9, r8, sl, lsl #6
    1a6c:	3d9f0300 	ldccc	3, cr0, [pc]	; 1a74 <MOS_GPIO_DisableIrq+0x5c>
    1a70:	0000056e 	andeq	r0, r0, lr, ror #10
        portx = PORTC_BASE_PTR;
    1a74:	209c2303 	addscs	r2, ip, r3, lsl #6
    1a78:	0004be0a 	andeq	fp, r4, sl, lsl #28
    1a7c:	3da00300 	stccc	3, cr0, [r0]
    else if (ptx == PTD)
    1a80:	00000053 	andeq	r0, r0, r3, asr r0
    1a84:	20a42303 	adccs	r2, r4, r3, lsl #6
    1a88:	0004c30a 	andeq	ip, r4, sl, lsl #6
        portx = PORTD_BASE_PTR;
    1a8c:	3da10300 	stccc	3, cr0, [r1]
    1a90:	00000053 	andeq	r0, r0, r3, asr r0
    1a94:	20a82303 	adccs	r2, r8, r3, lsl #6
    else if (ptx == PTE)
    1a98:	0004c90a 	andeq	ip, r4, sl, lsl #18
    1a9c:	3da20300 	stccc	3, cr0, [r2]
    1aa0:	00000053 	andeq	r0, r0, r3, asr r0
    1aa4:	20ac2303 	adccs	r2, ip, r3, lsl #6
        portx = PORTE_BASE_PTR;
    1aa8:	0004cf0a 	andeq	ip, r4, sl, lsl #30
    1aac:	3da30300 	stccc	3, cr0, [r3]
    1ab0:	00000053 	andeq	r0, r0, r3, asr r0
    else if (ptx == PTF)
    1ab4:	20b02303 	adcscs	r2, r0, r3, lsl #6
    1ab8:	0004d50a 	andeq	sp, r4, sl, lsl #10
    1abc:	3da40300 	stccc	3, cr0, [r4]
        portx = PORTF_BASE_PTR;
    1ac0:	00000053 	andeq	r0, r0, r3, asr r0
    1ac4:	20b42303 	adcscs	r2, r4, r3, lsl #6
    1ac8:	0004db0a 	andeq	sp, r4, sl, lsl #22
    else
        return 0;
    1acc:	3da50300 	stccc	3, cr0, [r5]
    1ad0:	00000053 	andeq	r0, r0, r3, asr r0
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
    1ad4:	20b82303 	adcscs	r2, r8, r3, lsl #6
    1ad8:	0004e10a 	andeq	lr, r4, sl, lsl #2
    {
        if (pins&(1ul<<i))
    1adc:	3da60300 	stccc	3, cr0, [r6]
    1ae0:	00000053 	andeq	r0, r0, r3, asr r0
    1ae4:	20bc2303 	adcscs	r2, ip, r3, lsl #6
    1ae8:	0004e70a 	andeq	lr, r4, sl, lsl #14
            portx->PCR[i] &= ~(PORT_PCR_IRQC_MASK);
    1aec:	3da70300 	stccc	3, cr0, [r7]
    1af0:	00000053 	andeq	r0, r0, r3, asr r0
    1af4:	20c02303 	sbccs	r2, r0, r3, lsl #6
    1af8:	0008420a 	andeq	r4, r8, sl, lsl #4
    1afc:	3da80300 	stccc	3, cr0, [r8]
    else if (ptx == PTF)
        portx = PORTF_BASE_PTR;
    else
        return 0;
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
    1b00:	00000053 	andeq	r0, r0, r3, asr r0
    1b04:	20c42303 	sbccs	r2, r4, r3, lsl #6
    1b08:	00084a0a 	andeq	r4, r8, sl, lsl #20
    {
        if (pins&(1ul<<i))
            portx->PCR[i] &= ~(PORT_PCR_IRQC_MASK);
    }
    return 1;
    1b0c:	3da90300 	stccc	3, cr0, [r9]
}
    1b10:	00000053 	andeq	r0, r0, r3, asr r0
    1b14:	20c82303 	sbccs	r2, r8, r3, lsl #6
    1b18:	0007840a 	andeq	r8, r7, sl, lsl #8
    1b1c:	3daa0300 	stccc	3, cr0, [sl]
 * /param ptx   --
 *        data32 --
 * /return 无
 */
void MOS_GPIO_Output(GPIO_MemMapPtr ptx, uint32 data32)
{
    1b20:	00000053 	andeq	r0, r0, r3, asr r0
    1b24:	20cc2303 	sbccs	r2, ip, r3, lsl #6
    1b28:	00078a0a 	andeq	r8, r7, sl, lsl #20
    ptx->PDOR = data32;
    1b2c:	3dab0300 	stccc	3, cr0, [fp]
}
    1b30:	00000053 	andeq	r0, r0, r3, asr r0
    1b34:	20d02303 	sbcscs	r2, r0, r3, lsl #6
    1b38:	0004250a 	andeq	r2, r4, sl, lsl #10
 * /param ptx --
 *        data32 --
 * /return 无
 */
void MOS_GPIO_Toggle(GPIO_MemMapPtr ptx, uint32 data32)
{
    1b3c:	3dac0300 	stccc	3, cr0, [ip]
    1b40:	00000053 	andeq	r0, r0, r3, asr r0
    1b44:	20d42303 	sbcscs	r2, r4, r3, lsl #6
    ptx->PTOR = data32;
    1b48:	00065d0a 	andeq	r5, r6, sl, lsl #26
}
    1b4c:	3dad0300 	stccc	3, cr0, [sp]
    1b50:	00000053 	andeq	r0, r0, r3, asr r0
    1b54:	20d82303 	sbcscs	r2, r8, r3, lsl #6
 * /brief 读取GPIO端口0~31的数据
 * /param ptx --
 * /return 取得的32为数据
 */
uint32 MOS_GPIO_Input(GPIO_MemMapPtr ptx)
{
    1b58:	0006630a 	andeq	r6, r6, sl, lsl #6
    1b5c:	3dae0300 	stccc	3, cr0, [lr]
    uint32 tmp;
    tmp = ptx->PDIR;
    1b60:	00000053 	andeq	r0, r0, r3, asr r0
    1b64:	20dc2303 	sbcscs	r2, ip, r3, lsl #6
    return (tmp);
}
    1b68:	00042a0a 	andeq	r2, r4, sl, lsl #20
    1b6c:	3daf0300 	stccc	3, cr0, [pc]	; 1b74 <PORTA_IRQHandler>
    1b70:	00000053 	andeq	r0, r0, r3, asr r0

/*
 * PORTA-PORTE中断处理函数
 */
void PORTA_IRQHandler (void)
{
    1b74:	20e02303 	rsccs	r2, r0, r3, lsl #6
    GPIO_ISR[0]();
    1b78:	00089e0a 	andeq	r9, r8, sl, lsl #28
    1b7c:	3db00300 	ldccc	3, cr0, [r0]
    1b80:	0000055e 	andeq	r0, r0, lr, asr r5
    PORTA_ISFR = 0xFFFFFFFF;
    1b84:	20e42303 	rsccs	r2, r4, r3, lsl #6
    1b88:	0006fa0a 	andeq	pc, r6, sl, lsl #20
    1b8c:	3db10300 	ldccc	3, cr0, [r1]
    1b90:	00000053 	andeq	r0, r0, r3, asr r0
}
    1b94:	20e82303 	rsccs	r2, r8, r3, lsl #6
void PORTB_IRQHandler (void)
{
    1b98:	52434d0b 	subpl	r4, r3, #704	; 0x2c0
    GPIO_ISR[1]();
    1b9c:	3db20300 	ldccc	3, cr0, [r2]
    1ba0:	00000053 	andeq	r0, r0, r3, asr r0
    1ba4:	20ec2303 	rsccs	r2, ip, r3, lsl #6
    PORTB_ISFR = 0xFFFFFFFF;
    1ba8:	002c0c00 	eoreq	r0, ip, r0, lsl #24
    1bac:	083f0000 	ldmdaeq	pc!, {}	; <UNPREDICTABLE>
    1bb0:	30130000 	andscc	r0, r3, r0
    1bb4:	fb000005 	blx	1bd2 <PORTC_IRQHandler+0x16>
}
    1bb8:	9d0e000f 	stcls	0, cr0, [lr, #-60]	; 0xffffffc4
void PORTC_IRQHandler (void)
{
    1bbc:	03000007 	movweq	r0, #7
    GPIO_ISR[2]();
    1bc0:	084b3db3 	stmdaeq	fp, {r0, r1, r4, r5, r7, r8, sl, fp, ip, sp}^
    1bc4:	040f0000 	streq	r0, [pc], #-0	; 1bcc <PORTC_IRQHandler+0x10>
    1bc8:	00000851 	andeq	r0, r0, r1, asr r8
    PORTC_ISFR = 0xFFFFFFFF;
    1bcc:	00065210 	andeq	r5, r6, r0, lsl r2
    1bd0:	00e40300 	rsceq	r0, r4, r0, lsl #6
    1bd4:	19040000 	stmdbne	r4, {}	; <UNPREDICTABLE>
    1bd8:	00000037 	andeq	r0, r0, r7, lsr r0
}
    1bdc:	00025303 	andeq	r5, r2, r3, lsl #6

void PORTD_IRQHandler (void)
{
    1be0:	451a0400 	ldrmi	r0, [sl, #-1024]	; 0x400
    GPIO_ISR[3]();
    1be4:	02000000 	andeq	r0, r0, #0
    1be8:	000c0404 	andeq	r0, ip, r4, lsl #8
    1bec:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    PORTD_ISFR = 0xFFFFFFFF;
    1bf0:	00026e04 	andeq	r6, r2, r4, lsl #28
    1bf4:	02fd0300 	rscseq	r0, sp, #0
    1bf8:	2c040000 	stccs	0, cr0, [r4], {-0}
    1bfc:	00000037 	andeq	r0, r0, r7, lsr r0
}
    1c00:	088b040f 	stmeq	fp, {r0, r1, r2, r3, sl}

void PORTE_IRQHandler (void)
{
    1c04:	01140000 	tsteq	r4, r0
    GPIO_ISR[4]();
    1c08:	6d080102 	stfvss	f0, [r8, #-8]
    1c0c:	15000001 	strne	r0, [r0, #-1]
    1c10:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    PORTE_ISFR = 0xFFFFFFFF;
    1c14:	61100501 	tstvs	r0, r1, lsl #10
    1c18:	06000009 	streq	r0, [r0], -r9
    1c1c:	00000036 	andeq	r0, r0, r6, lsr r0
    1c20:	003b0600 	eorseq	r0, fp, r0, lsl #12
}
    1c24:	06010000 	streq	r0, [r1], -r0
 *
 * 输出:
 *    内核频率，单位MHz
 */
uint8 LPLD_PLL_Setup(PllOptionEnum_Type core_clk_mhz)
{
    1c28:	00000040 	andeq	r0, r0, r0, asr #32
    1c2c:	00ea0602 	rsceq	r0, sl, r2, lsl #12
    1c30:	16030000 	strne	r0, [r3], -r0
  PLL参考时钟范围: 2MHz~4MHz
  PLL参考时钟 = 外部参考时钟(CPU_XTAL_CLK_HZ)/prdiv
  CoreClk = PLL参考时钟 x PLL倍频系数 /OUTDIV1
 *************************************************
 */
  core_clk_mhz = (PllOptionEnum_Type)(core_clk_mhz>200u?200u:core_clk_mhz);
    1c34:	00344441 	eorseq	r4, r4, r1, asr #8
    1c38:	44411604 	strbmi	r1, [r1], #-1540	; 0x604
   switch(core_clk_mhz)
    1c3c:	16050035 			; <UNDEFINED> instruction: 0x16050035
    1c40:	00364441 	eorseq	r4, r6, r1, asr #8
    1c44:	44411606 	strbmi	r1, [r1], #-1542	; 0x606
    1c48:	16070037 			; <UNDEFINED> instruction: 0x16070037
    1c4c:	00384441 	eorseq	r4, r8, r1, asr #8
    1c50:	44411608 	strbmi	r1, [r1], #-1544	; 0x608
    1c54:	06090039 			; <UNDEFINED> instruction: 0x06090039
    1c58:	000002cb 	andeq	r0, r0, fp, asr #5
    1c5c:	02d0060a 	sbcseq	r0, r0, #10485760	; 0xa00000
  {
  case PLL_50:
    prdiv = 7u;
    1c60:	060b0000 	streq	r0, [fp], -r0
    vdiv = 1u;
    1c64:	000002c6 	andeq	r0, r0, r6, asr #5
    1c68:	02da060c 	sbcseq	r0, sl, #12582912	; 0xc00000
    break;
  case PLL_100:
    prdiv = 7u;
    1c6c:	060d0000 	streq	r0, [sp], -r0
    1c70:	000002df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    vdiv = 16u;
    1c74:	02e4060e 	rsceq	r0, r4, #14680064	; 0xe00000
    break;
    1c78:	060f0000 	streq	r0, [pc], -r0
  case PLL_120:
    prdiv = 4u;
    1c7c:	000002e9 	andeq	r0, r0, r9, ror #5
    vdiv = 8u;
    1c80:	02ee0610 	rsceq	r0, lr, #16777216	; 0x1000000
    1c84:	06110000 	ldreq	r0, [r1], -r0
    break;
  case PLL_150:
    prdiv = 4u;
    1c88:	000002f3 	strdeq	r0, [r0], -r3
    1c8c:	02f80612 	rscseq	r0, r8, #18874368	; 0x1200000
    vdiv = 14u;
    1c90:	06130000 	ldreq	r0, [r3], -r0
    break;
    1c94:	0000009b 	muleq	r0, fp, r0
  case PLL_180:
    prdiv = 4u;
    1c98:	00a00614 	adceq	r0, r0, r4, lsl r6
    vdiv = 20u;
    1c9c:	06150000 	ldreq	r0, [r5], -r0
    1ca0:	000000a5 	andeq	r0, r0, r5, lsr #1
    break;
  case PLL_200:
    prdiv = 4u;
    1ca4:	00aa0616 	adceq	r0, sl, r6, lsl r6
    1ca8:	06170000 	ldreq	r0, [r7], -r0
    vdiv = 24u;
    1cac:	000000af 	andeq	r0, r0, pc, lsr #1
    break;
    1cb0:	00b40618 	adcseq	r0, r4, r8, lsl r6
  default:
    return LPLD_PLL_Setup(PLL_120);
    1cb4:	06190000 	ldreq	r0, [r9], -r0
    1cb8:	000000b9 	strheq	r0, [r0], -r9
    1cbc:	00be061a 	adcseq	r0, lr, sl, lsl r6
  }
  pll_freq = core_clk_mhz * 1;
    1cc0:	061b0000 	ldreq	r0, [fp], -r0
  core_div = 0;
    1cc4:	000000c3 	andeq	r0, r0, r3, asr #1
  if((bus_div = (uint8)(core_clk_mhz/BUS_CLK_MHZ - 1u)) == (uint8)-1)
    1cc8:	00c8061c 	sbceq	r0, r8, ip, lsl r6
    1ccc:	061d0000 	ldreq	r0, [sp], -r0
    1cd0:	0000015a 	andeq	r0, r0, sl, asr r1
    1cd4:	015f061e 	cmpeq	pc, lr, lsl r6	; <UNPREDICTABLE>
    1cd8:	001f0000 	andseq	r0, pc, r0
    1cdc:	000d2b03 	andeq	r2, sp, r3, lsl #22
    1ce0:	94320500 	ldrtls	r0, [r2], #-1280	; 0x500
    1ce4:	03000008 	movweq	r0, #8
  {
    bus_div = 0;
    1ce8:	000002b5 			; <UNDEFINED> instruction: 0x000002b5
    1cec:	08857805 	stmeq	r5, {r0, r2, fp, ip, sp, lr}
  }
  else if(core_clk_mhz/(bus_div+1) > BUS_CLK_MHZ)
    1cf0:	14170000 	ldrne	r0, [r7], #-0
    1cf4:	0a2a7b05 	beq	aa0910 <__etext+0xa9c8c8>
    1cf8:	51090000 	mrspl	r0, (UNDEF: 9)
    1cfc:	05000001 	streq	r0, [r0, #-1]
  {
    bus_div += 1;
    1d00:	00053785 	andeq	r3, r5, r5, lsl #15
    1d04:	00230200 	eoreq	r0, r3, r0, lsl #4
  }
  if((flexbus_div = (core_clk_mhz/FLEXBUS_CLK_MHZ - 1u)) == (uint8)-1)
    1d08:	00025a09 	andeq	r5, r2, r9, lsl #20
    1d0c:	56900500 	ldrpl	r0, [r0], r0, lsl #10
    1d10:	02000008 	andeq	r0, r0, #8
    1d14:	cd090423 	cfstrsgt	mvf0, [r9, #-140]	; 0xffffff74
    1d18:	05000000 	streq	r0, [r0, #-0]
    1d1c:	000856a1 	andeq	r5, r8, r1, lsr #13
    1d20:	05230200 	streq	r0, [r3, #-512]!	; 0x200
    1d24:	00018d09 	andeq	r8, r1, r9, lsl #26
  {
    flexbus_div = 0;
    1d28:	56ac0500 	strtpl	r0, [ip], r0, lsl #10
    1d2c:	02000008 	andeq	r0, r0, #8
  }
  else if(core_clk_mhz/(flexbus_div+1) > FLEXBUS_CLK_MHZ)
    1d30:	11090623 	tstne	r9, r3, lsr #12
    1d34:	05000001 	streq	r0, [r0, #-1]
    1d38:	000856b9 			; <UNDEFINED> instruction: 0x000856b9
    1d3c:	07230200 	streq	r0, [r3, -r0, lsl #4]!
  {
    flexbus_div += 1;
    1d40:	00017209 	andeq	r7, r1, r9, lsl #4
    1d44:	56c70500 	strbpl	r0, [r7], r0, lsl #10
  }
  if((flash_div = (core_clk_mhz/FLASH_CLK_MHZ - 1u)) == (uint8)-1)
    1d48:	02000008 	andeq	r0, r0, #8
    1d4c:	cc090823 	stcgt	8, cr0, [r9], {35}	; 0x23
    1d50:	05000001 	streq	r0, [r0, #-1]
    1d54:	000856d7 	ldrdeq	r5, [r8], -r7
    1d58:	09230200 	stmdbeq	r3!, {r9}
    1d5c:	0000d909 	andeq	sp, r0, r9, lsl #18
    1d60:	56e20500 	strbtpl	r0, [r2], r0, lsl #10
    1d64:	02000008 	andeq	r0, r0, #8
  {
    flash_div = 0;
    1d68:	30090a23 	andcc	r0, r9, r3, lsr #20
    1d6c:	05000001 	streq	r0, [r0, #-1]
  }
  else if(core_clk_mhz/(flash_div+1) > FLASH_CLK_MHZ)
    1d70:	00087aed 	andeq	r7, r8, sp, ror #21
    1d74:	0b230200 	bleq	8c257c <__etext+0x8be534>
    1d78:	0001bf09 	andeq	fp, r1, r9, lsl #30
    1d7c:	56f90500 	ldrbtpl	r0, [r9], r0, lsl #10
  {
    flash_div += 1;
    1d80:	02000008 	andeq	r0, r0, #8
    1d84:	7f0a0c23 	svcvc	0x000a0c23
  }
 
  // 这里假设复位后 MCG 模块默认为 FEI 模式 
  
  // 首先移动到 FBE 模式
  MCG_C2 = 0;
    1d88:	05000001 	streq	r0, [r0, #-1]
    1d8c:	087a0104 	ldmdaeq	sl!, {r2, r8}^
    1d90:	23020000 	movwcs	r0, #8192	; 0x2000
    1d94:	004a0a0d 	subeq	r0, sl, sp, lsl #20
  
  // 振荡器初始化完成后,释放锁存状态下的 oscillator 和 GPIO 
  SIM_SCGC4 |= SIM_SCGC4_LLWU_MASK;
    1d98:	0e050000 	cdpeq	0, 0, cr0, cr5, cr0, {0}
    1d9c:	00096c01 	andeq	r6, r9, r1, lsl #24
    1da0:	10230200 	eorne	r0, r3, r0, lsl #4
    1da4:	00120e00 	andseq	r0, r2, r0, lsl #28
    1da8:	10050000 	andne	r0, r5, r0
    1dac:	00097701 	andeq	r7, r9, r1, lsl #14
    1db0:	40011800 	andmi	r1, r1, r0, lsl #16
    1db4:	0100000a 	tsteq	r0, sl
    1db8:	0856011c 	ldmdaeq	r6, {r2, r3, r4, r8}^
    1dbc:	0f000000 	svceq	0x00000000
//  LLWU->CS |= LLWU_CS_ACKISO_MASK;
  
  // 选择外部 oscilator 、参考分频器 and 清零 IREFS 启动外部osc
  // CLKS=2, FRDIV=3, IREFS=0, IRCLKEN=0, IREFSTEN=0
  MCG_C1 = MCG_C1_CLKS(2) | MCG_C1_FRDIV(3);  
    1dc0:	10cc0000 	sbcne	r0, ip, r0
    1dc4:	02c00000 	sbceq	r0, r0, #0
    1dc8:	fb010000 	blx	41dd2 <__etext+0x3dd8a>
  
  while (MCG_S & MCG_S_IREFST_MASK){}; // 等待参考时钟清零
    1dcc:	1900000a 	stmdbne	r0, {r1, r3}
    1dd0:	00000cff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1dd4:	0a2a1c01 	beq	a88de0 <__etext+0xa84d98>
    1dd8:	91020000 	mrsls	r0, (UNDEF: 2)
    1ddc:	00691a70 	rsbeq	r1, r9, r0, ror sl
    1de0:	08561e01 	ldmdaeq	r6, {r0, r9, sl, fp, ip}^
  
  while (((MCG_S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x2){}; // 等待时钟状态显示为外部参考时钟(ext ref clk)
    1de4:	91020000 	mrsls	r0, (UNDEF: 2)
    1de8:	0fb61b67 	svceq	0x00b61b67
    1dec:	1f010000 	svcne	0x00010000
    1df0:	00000537 	andeq	r0, r0, r7, lsr r5
    1df4:	1b609102 	blne	1826204 <__etext+0x18221bc>
    1df8:	00000edb 	ldrdeq	r0, [r0], -fp
  
  // 进入FBE模式
  // 配置 PLL 参考分频器, PLLCLKEN=0, PLLSTEN=0, PRDIV=5
  // 用晶振频率来选择 PRDIV 值. 仅在有频率晶振的时候支持
  // 产生 2MHz 的参考时钟给 PLL.
  MCG_C5 = MCG_C5_PRDIV(prdiv); // 设置 PLL 匹配晶振的参考分频数 
    1dfc:	08562001 	ldmdaeq	r6, {r0, sp}^
    1e00:	91020000 	mrsls	r0, (UNDEF: 2)
    1e04:	0a8d1b5f 	beq	fe348b88 <__StackLimit+0xde348b88>
    1e08:	21010000 	mrscs	r0, (UNDEF: 1)
    1e0c:	00000856 	andeq	r0, r0, r6, asr r8
  
  // 确保MCG_C6处于复位状态,禁止LOLIE、PLL、和时钟控制器,清PLL VCO分频器
  MCG_C6 = 0x0;
    1e10:	1b5e9102 	blne	17a6220 <__etext+0x17a21d8>
    1e14:	00000a88 	andeq	r0, r0, r8, lsl #21
    1e18:	08562201 	ldmdaeq	r6, {r0, r9, sp}^
  
  //设置系统时钟分频系数
  LPLD_Set_SYS_DIV(core_div, bus_div, flexbus_div, flash_div);  
    1e1c:	91020000 	mrsls	r0, (UNDEF: 2)
    1e20:	0a871b5d 	beq	fe1c8b9c <__StackLimit+0xde1c8b9c>
    1e24:	23010000 	movwcs	r0, #4096	; 0x1000
 // LPLD_Set_SYS_DIV(0, 1, 4, 4);  
  
  //设置倍频系数
  MCG_C6 = MCG_C6_PLLS_MASK | MCG_C6_VDIV(vdiv); 
    1e28:	00000856 	andeq	r0, r0, r6, asr r8
    1e2c:	1a5c9102 	bne	172623c <__etext+0x17221f4>
    1e30:	00677661 	rsbeq	r7, r7, r1, ror #12
    1e34:	08562401 	ldmdaeq	r6, {r0, sl, sp}^
    1e38:	91020000 	mrsls	r0, (UNDEF: 2)
    1e3c:	0d3b1b5b 	fldmdbxeq	fp!, {d1-d45}	;@ Deprecated
  
  while (!(MCG_S & MCG_S_PLLST_MASK)){}; // wait for PLL status bit to set
    1e40:	25010000 	strcs	r0, [r1, #-0]
    1e44:	00000856 	andeq	r0, r0, r6, asr r8
    1e48:	1a5a9102 	bne	16a6258 <__etext+0x16a2210>
    1e4c:	00616770 	rsbeq	r6, r1, r0, ror r7
    1e50:	08562601 	ldmdaeq	r6, {r0, r9, sl, sp}^
    1e54:	91020000 	mrsls	r0, (UNDEF: 2)
  
  while (!(MCG_S & MCG_S_LOCK_MASK)){}; // Wait for LOCK bit to set
    1e58:	10af1b59 	adcne	r1, pc, r9, asr fp	; <UNPREDICTABLE>
    1e5c:	27010000 	strcs	r0, [r1, -r0]
    1e60:	00000856 	andeq	r0, r0, r6, asr r8
    1e64:	1b589102 	blne	1626274 <__etext+0x162222c>
    1e68:	00000aae 	andeq	r0, r0, lr, lsr #21
  
  // 已经进入PBE模式
  
  // Transition into PEE by setting CLKS to 0
  // CLKS=0, FRDIV=3, IREFS=0, IRCLKEN=0, IREFSTEN=0
  MCG_C1 &= ~MCG_C1_CLKS_MASK;
    1e6c:	096c2801 	stmdbeq	ip!, {r0, fp, sp}^
    1e70:	91020000 	mrsls	r0, (UNDEF: 2)
    1e74:	011c0054 	tsteq	ip, r4, asr r0
    1e78:	00000c70 	andeq	r0, r0, r0, ror ip
    1e7c:	56017601 	strpl	r7, [r1], -r1, lsl #12
    1e80:	cc000008 	stcgt	0, cr0, [r0], {8}
    1e84:	7c000010 	stcvc	0, cr0, [r0], {16}
  
  // Wait for clock status bits to update
  while (((MCG_S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x3){};
    1e88:	04000011 	streq	r0, [r0], #-17
    1e8c:	01000003 	tsteq	r0, r3
    1e90:	00000b44 	andeq	r0, r0, r4, asr #22
    1e94:	000cff19 	andeq	pc, ip, r9, lsl pc	; <UNPREDICTABLE>
    1e98:	2a760100 	bcs	1d822a0 <__etext+0x1d7e258>
    1e9c:	0200000a 	andeq	r0, r0, #10
    1ea0:	b61b7091 			; <UNDEFINED> instruction: 0xb61b7091
  
  // 已经进入PEE模式
  
  return pll_freq;
} 
    1ea4:	0100000f 	tsteq	r0, pc
    1ea8:	00053778 	andeq	r3, r5, r8, ror r7
    1eac:	64910200 	ldrvs	r0, [r1], #512	; 0x200
 *
 * 参数:
 *    outdiv1~outdiv4--分别为core, bus, FlexBus, Flash时钟分频系数
 */
void LPLD_Set_SYS_DIV(uint32 outdiv1, uint32 outdiv2, uint32 outdiv3, uint32 outdiv4)
{
    1eb0:	0010af1b 	andseq	sl, r0, fp, lsl pc
    1eb4:	56790100 	ldrbtpl	r0, [r9], -r0, lsl #2
    1eb8:	02000008 	andeq	r0, r0, #8
    1ebc:	1c006391 	stcne	3, cr6, [r0], {145}	; 0x91
  uint32 temp_reg;
  uint8 i;
  
  temp_reg = FMC_PFAPR; // 备份 FMC_PFAPR 寄存器
    1ec0:	000fbb01 	andeq	fp, pc, r1, lsl #22
    1ec4:	01d20100 	bicseq	r0, r2, r0, lsl #2
    1ec8:	00000861 	andeq	r0, r0, r1, ror #16
  
  // 设置 M0PFD 到 M7PFD 为 1 禁用预先读取
  FMC_PFAPR |= FMC_PFAPR_M7PFD_MASK | FMC_PFAPR_M6PFD_MASK | FMC_PFAPR_M5PFD_MASK
    1ecc:	0000117c 	andeq	r1, r0, ip, ror r1
    1ed0:	000011d0 	ldrdeq	r1, [r0], -r0
    1ed4:	00000348 	andeq	r0, r0, r8, asr #6
    1ed8:	000b7f01 	andeq	r7, fp, r1, lsl #30
    1edc:	0fb61900 	svceq	0x00b61900
    1ee0:	d2010000 	andle	r0, r1, #0
             | FMC_PFAPR_M4PFD_MASK | FMC_PFAPR_M3PFD_MASK | FMC_PFAPR_M2PFD_MASK
             | FMC_PFAPR_M1PFD_MASK | FMC_PFAPR_M0PFD_MASK;
  
  // 设置时钟分频为期望值  
  SIM_CLKDIV1 = SIM_CLKDIV1_OUTDIV1(outdiv1) | SIM_CLKDIV1_OUTDIV2(outdiv2) 
    1ee4:	00000537 	andeq	r0, r0, r7, lsr r5
    1ee8:	1d749102 	ldfnep	f1, [r4, #-8]!
    1eec:	006e6863 	rsbeq	r6, lr, r3, ror #16
    1ef0:	0961d201 	stmdbeq	r1!, {r0, r9, ip, lr, pc}^
    1ef4:	91020000 	mrsls	r0, (UNDEF: 2)
    1ef8:	011e0073 	tsteq	lr, r3, ror r0
              | SIM_CLKDIV1_OUTDIV3(outdiv3) | SIM_CLKDIV1_OUTDIV4(outdiv4);
    1efc:	00000a6d 	andeq	r0, r0, sp, ror #20
    1f00:	d001f101 	andle	pc, r1, r1, lsl #2
    1f04:	2e000011 	mcrcs	0, 0, r0, cr0, cr1, {0}
    1f08:	80000012 	andhi	r0, r0, r2, lsl r0
    1f0c:	01000003 	tsteq	r0, r3
    1f10:	00000bd1 	ldrdeq	r0, [r0], -r1
  FMC_PFAPR |= FMC_PFAPR_M7PFD_MASK | FMC_PFAPR_M6PFD_MASK | FMC_PFAPR_M5PFD_MASK
             | FMC_PFAPR_M4PFD_MASK | FMC_PFAPR_M3PFD_MASK | FMC_PFAPR_M2PFD_MASK
             | FMC_PFAPR_M1PFD_MASK | FMC_PFAPR_M0PFD_MASK;
  
  // 设置时钟分频为期望值  
  SIM_CLKDIV1 = SIM_CLKDIV1_OUTDIV1(outdiv1) | SIM_CLKDIV1_OUTDIV2(outdiv2) 
    1f14:	000fb619 	andeq	fp, pc, r9, lsl r6	; <UNPREDICTABLE>
    1f18:	37f10100 	ldrbcc	r0, [r1, r0, lsl #2]!
    1f1c:	02000005 	andeq	r0, r0, #5
              | SIM_CLKDIV1_OUTDIV3(outdiv3) | SIM_CLKDIV1_OUTDIV4(outdiv4);

  // 延时一小段时间等待改变
  for (i = 0 ; i < outdiv4 ; i++)
    1f20:	631d7491 	tstvs	sp, #-1862270976	; 0x91000000
    1f24:	01006e68 	tsteq	r0, r8, ror #28
    1f28:	000961f1 	strdeq	r6, [r9], -r1
    1f2c:	73910200 	orrsvc	r0, r1, #0
    1f30:	0062611d 	rsbeq	r6, r2, sp, lsl r1
    1f34:	0856f101 	ldmdaeq	r6, {r0, r8, ip, sp, lr, pc}^
  {}
  
  FMC_PFAPR = temp_reg; // 回复原先的 FMC_PFAPR 寄存器值
    1f38:	91020000 	mrsls	r0, (UNDEF: 2)
    1f3c:	72691d72 	rsbvc	r1, r9, #7296	; 0x1c80
    1f40:	f1010071 	setend	le
  
  return;
} // set_sys_dividers
    1f44:	0000087a 	andeq	r0, r0, sl, ror r8
    1f48:	00719102 	rsbseq	r9, r1, r2, lsl #2
    1f4c:	0c0b011f 	stfeqs	f0, [fp], {31}
 * 输出:
 *    无
 *
 */
void LPLD_UART_Init(UART_InitTypeDef uart_init_structure)
{
    1f50:	0c010000 	stceq	0, cr0, [r1], {-0}
    1f54:	08610101 	stmdaeq	r1!, {r0, r8}^
    1f58:	12300000 	eorsne	r0, r0, #0
    1f5c:	12560000 	subsne	r0, r6, #0
  register uint16 sbr, brfa;
  uint32 sysclk;
  uint8 temp, x;
  UART_MemMapPtr uartx = uart_init_structure.UART_Uartx;
    1f60:	03b80000 			; <UNDEFINED> instruction: 0x03b80000
  uint32 baud = uart_init_structure.UART_BaudRate;
    1f64:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
  PortPinsEnum_Type tx_pin = uart_init_structure.UART_TxPin;
    1f68:	2000000c 	andcs	r0, r0, ip
    1f6c:	00000fb6 			; <UNDEFINED> instruction: 0x00000fb6
  PortPinsEnum_Type rx_pin = uart_init_structure.UART_RxPin;
    1f70:	37010c01 	strcc	r0, [r1, -r1, lsl #24]
  UART_ISR_CALLBACK rx_isr = uart_init_structure.UART_RxIsr;
    1f74:	02000005 	andeq	r0, r0, #5
  UART_ISR_CALLBACK tx_isr = uart_init_structure.UART_TxIsr;
    1f78:	61217491 			; <UNDEFINED> instruction: 0x61217491
  
  if(baud == NULL)
    1f7c:	0c010062 	stceq	0, cr0, [r1], {98}	; 0x62
    1f80:	00085601 	andeq	r5, r8, r1, lsl #12
  {
    baud = 9600;
    1f84:	73910200 	orrsvc	r0, r1, #0
  }
  
  //使能选中的UART串口通道时钟，相应GPIO的UART复用功能   
  if(uartx == UART0_BASE_PTR)
    1f88:	25011f00 	strcs	r1, [r1, #-3840]	; 0xf00
    1f8c:	01000010 	tsteq	r0, r0, lsl r0
    1f90:	56010121 	strpl	r0, [r1], -r1, lsr #2
    1f94:	58000008 	stmdapl	r0, {r3}
  {
    x = 0;
    1f98:	94000012 	strls	r0, [r0], #-18
    sysclk = g_core_clock;
    1f9c:	f0000012 			; <UNDEFINED> instruction: 0xf0000012
    1fa0:	01000003 	tsteq	r0, r3
    1fa4:	00000c3d 	andeq	r0, r0, sp, lsr ip
    SIM_SCGC4 |= SIM_SCGC4_UART0_MASK;
    1fa8:	000fb620 	andeq	fp, pc, r0, lsr #12
    1fac:	01210100 	teqeq	r1, r0, lsl #2
    1fb0:	00000537 	andeq	r0, r0, r7, lsr r5
    1fb4:	00749102 	rsbseq	r9, r4, r2, lsl #2
    1fb8:	0d770122 	ldfeqe	f0, [r7, #-136]!	; 0xffffff78
    1fbc:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    1fc0:	08560101 	ldmdaeq	r6, {r0, r8}^
    1fc4:	12940000 	addsne	r0, r4, #0
    1fc8:	12f20000 	rscsne	r0, r2, #0
    1fcc:	04280000 	strteq	r0, [r8], #-0
    //设置Tx引脚
    if(tx_pin == PTA2)
    1fd0:	7b010000 	blvc	41fd8 <__etext+0x3df90>
    1fd4:	2000000c 	andcs	r0, r0, ip
      PORTA_BASE_PTR->PCR[2] = PORT_PCR_MUX(2); 
    1fd8:	00000cff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1fdc:	2a013801 	bcs	4ffe8 <__etext+0x4bfa0>
    1fe0:	0200000a 	andeq	r0, r0, #10
    1fe4:	b6237091 			; <UNDEFINED> instruction: 0xb6237091
    else if(tx_pin == PTA14)
    1fe8:	0100000f 	tsteq	r0, pc
      PORTA_BASE_PTR->PCR[14] = PORT_PCR_MUX(3); 
    1fec:	0537013a 	ldreq	r0, [r7, #-314]!	; 0x13a
    1ff0:	91020000 	mrsls	r0, (UNDEF: 2)
    1ff4:	01220064 	teqeq	r2, r4, rrx
    1ff8:	00000a2c 	andeq	r0, r0, ip, lsr #20
    else
      PORTB_BASE_PTR->PCR[17] = PORT_PCR_MUX(3); 
    1ffc:	01015201 	tsteq	r1, r1, lsl #4
    2000:	00000856 	andeq	r0, r0, r6, asr r8
    2004:	000012f4 	strdeq	r1, [r0], -r4
    2008:	00001352 	andeq	r1, r0, r2, asr r3
    //设置Rx引脚
    if(rx_pin == PTA1)
    200c:	0000046c 	andeq	r0, r0, ip, ror #8
      PORTA_BASE_PTR->PCR[1] = PORT_PCR_MUX(2); 
    2010:	000cb901 	andeq	fp, ip, r1, lsl #18
    2014:	0cff2000 	ldcleq	0, cr2, [pc]	; 201c <LPLD_UART_Init+0xcc>
    2018:	52010000 	andpl	r0, r1, #0
    201c:	000a2a01 	andeq	r2, sl, r1, lsl #20
    else if(rx_pin == PTA15)
    2020:	70910200 	addsvc	r0, r1, r0, lsl #4
    2024:	000fb623 	andeq	fp, pc, r3, lsr #12
      PORTA_BASE_PTR->PCR[15] = PORT_PCR_MUX(3); 
    2028:	01540100 	cmpeq	r4, r0, lsl #2
    202c:	00000537 	andeq	r0, r0, r7, lsr r5
    2030:	00649102 	rsbeq	r9, r4, r2, lsl #2
    2034:	0e01011f 	mcreq	1, 0, r0, cr1, cr15, {0}
    else
      PORTB_BASE_PTR->PCR[16] = PORT_PCR_MUX(3); 
    2038:	a6010000 	strge	r0, [r1], -r0
    203c:	08560101 	ldmdaeq	r6, {r0, r8}^
    2040:	13540000 	cmpne	r4, #0
    2044:	16420000 	strbne	r0, [r2], -r0
  }
  else
  {
    if (uartx == UART1_BASE_PTR)
    2048:	04b00000 	ldrteq	r0, [r0], #0
    204c:	06010000 	streq	r0, [r1], -r0
    2050:	2000000d 	andcs	r0, r0, sp
    {
      x = 1;
    2054:	00000fb6 			; <UNDEFINED> instruction: 0x00000fb6
    2058:	3701a601 	strcc	sl, [r1, -r1, lsl #12]
      sysclk = g_core_clock;
    205c:	02000005 	andeq	r0, r0, #5
    2060:	63216c91 	teqvs	r1, #37120	; 0x9100
    2064:	01006e68 	tsteq	r0, r8, ror #28
      SIM_SCGC4 |= SIM_SCGC4_UART1_MASK;
    2068:	096101a6 	stmdbeq	r1!, {r1, r2, r5, r7, r8}^
    206c:	91020000 	mrsls	r0, (UNDEF: 2)
    2070:	756d246b 	strbvc	r2, [sp, #-1131]!	; 0x46b
    2074:	a9010078 	stmdbge	r1, {r3, r4, r5, r6}
    2078:	00085601 	andeq	r5, r8, r1, lsl #12
    207c:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    2080:	0b522500 	bleq	148b488 <__etext+0x1487440>
    2084:	2d010000 	stccs	0, cr0, [r1, #-0]
    2088:	08560102 	ldmdaeq	r6, {r1, r8}^
    208c:	16440000 	strbne	r0, [r4], -r0
      
      if(tx_pin == PTE0)   
    2090:	17b80000 	ldrne	r0, [r8, r0]!
        PORTE_BASE_PTR->PCR[0] = PORT_PCR_MUX(3); 
    2094:	04e80000 	strbteq	r0, [r8], #0
    2098:	43010000 	movwmi	r0, #4096	; 0x1000
    209c:	2000000d 	andcs	r0, r0, sp
    20a0:	00000fb6 			; <UNDEFINED> instruction: 0x00000fb6
      else
        PORTC_BASE_PTR->PCR[4] = PORT_PCR_MUX(3); 
    20a4:	37022d01 	strcc	r2, [r2, -r1, lsl #26]
    20a8:	02000005 	andeq	r0, r0, #5
    20ac:	c8236c91 	stmdagt	r3!, {r0, r4, r7, sl, fp, sp, lr}
    20b0:	0100000f 	tsteq	r0, pc
      
      if(rx_pin == PTE1)
    20b4:	0861022f 	stmdaeq	r1!, {r0, r1, r2, r3, r5, r9}^
        PORTE_BASE_PTR->PCR[1] = PORT_PCR_MUX(3); 
    20b8:	91020000 	mrsls	r0, (UNDEF: 2)
    20bc:	01260076 	teqeq	r6, r6, ror r0
    20c0:	00000cef 	andeq	r0, r0, pc, ror #25
    20c4:	01027701 	tsteq	r2, r1, lsl #14
      else
        PORTC_BASE_PTR->PCR[3] = PORT_PCR_MUX(3); 
    20c8:	000017b8 			; <UNDEFINED> instruction: 0x000017b8
    20cc:	000017ca 	andeq	r1, r0, sl, asr #15
    20d0:	00000520 	andeq	r0, r0, r0, lsr #10
    20d4:	96012601 	strls	r2, [r1], -r1, lsl #12
    }
    else
    {
      sysclk = g_bus_clock;
    20d8:	0100000f 	tsteq	r0, pc
    20dc:	cc01027c 	sfmgt	f0, 4, [r1], {124}	; 0x7c
    20e0:	de000017 	mcrle	0, 0, r0, cr0, cr7, {0}
      if (uartx == UART2_BASE_PTR)
    20e4:	4c000017 	stcmi	0, cr0, [r0], {23}
    20e8:	01000005 	tsteq	r0, r5
    20ec:	00096c0c 	andeq	r6, r9, ip, lsl #24
    20f0:	000d8100 	andeq	r8, sp, r0, lsl #2
      {
        x = 2;
    20f4:	05300d00 	ldreq	r0, [r0, #-3328]!	; 0xd00
        SIM_SCGC4 |= SIM_SCGC4_UART2_MASK;
    20f8:	00010000 	andeq	r0, r1, r0
    20fc:	00103a27 	andseq	r3, r0, r7, lsr #20
    2100:	710c0100 	mrsvc	r0, (UNDEF: 28)
    2104:	0100000d 	tsteq	r0, sp
    2108:	00280305 	eoreq	r0, r8, r5, lsl #6
    210c:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    2110:	02000005 	andeq	r0, r0, #5
    2114:	00063600 	andeq	r3, r6, r0, lsl #12
    2118:	0a010400 	beq	43120 <__etext+0x3f0d8>
    211c:	01000002 	tsteq	r0, r2
        
        PORTD_BASE_PTR->PCR[3] = PORT_PCR_MUX(3); 
    2120:	000012cc 	andeq	r1, r0, ip, asr #5
    2124:	00000062 	andeq	r0, r0, r2, rrx
    2128:	000017e0 	andeq	r1, r0, r0, ror #15
    212c:	00001c26 	andeq	r1, r0, r6, lsr #24
        PORTD_BASE_PTR->PCR[2] = PORT_PCR_MUX(3);
    2130:	0000060e 	andeq	r0, r0, lr, lsl #12
    2134:	66060102 	strvs	r0, [r6], -r2, lsl #2
    2138:	03000001 	movweq	r0, #1
    213c:	00000605 	andeq	r0, r0, r5, lsl #12
      }
      else
      {
        if(uartx == UART3_BASE_PTR)
    2140:	00372a02 	eorseq	r2, r7, r2, lsl #20
    2144:	01020000 	mrseq	r0, (UNDEF: 2)
    2148:	00016408 	andeq	r6, r1, r8, lsl #8
        {
          x = 3;
    214c:	05020200 	streq	r0, [r2, #-512]	; 0x200
    2150:	0000002c 	andeq	r0, r0, ip, lsr #32
          SIM_SCGC4 |= SIM_SCGC4_UART3_MASK;
    2154:	ec070202 	sfm	f0, 4, [r7], {2}
    2158:	02000001 	andeq	r0, r0, #1
    215c:	01080504 	tsteq	r8, r4, lsl #10
    2160:	b6030000 	strlt	r0, [r3], -r0
    2164:	02000001 	andeq	r0, r0, #1
    2168:	00005e50 	andeq	r5, r0, r0, asr lr
    216c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2170:	000001a4 	andeq	r0, r0, r4, lsr #3
    2174:	03050802 	movweq	r0, #22530	; 0x5802
    2178:	02000001 	andeq	r0, r0, #1
          
          if(tx_pin == PTE4)
    217c:	019f0708 	orrseq	r0, pc, r8, lsl #14
            PORTE_BASE_PTR->PCR[4] = PORT_PCR_MUX(3); 
    2180:	04040000 	streq	r0, [r4], #-0
    2184:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    2188:	07040200 	streq	r0, [r4, -r0, lsl #4]
    218c:	000001a9 	andeq	r0, r0, r9, lsr #3
          else if(tx_pin == PTB11)
    2190:	85070402 	strhi	r0, [r7, #-1026]	; 0x402
    2194:	05000002 	streq	r0, [r0, #-2]
            PORTB_BASE_PTR->PCR[11] = PORT_PCR_MUX(3); 
    2198:	0000002c 	andeq	r0, r0, ip, lsr #32
    219c:	00000098 	muleq	r0, r8, r0
    21a0:	00008106 	andeq	r8, r0, r6, lsl #2
    21a4:	05001b00 	streq	r1, [r0, #-2816]	; 0xb00
          else 
            PORTC_BASE_PTR->PCR[17] = PORT_PCR_MUX(3); 
    21a8:	0000002c 	andeq	r0, r0, ip, lsr #32
    21ac:	000000a8 	andeq	r0, r0, r8, lsr #1
    21b0:	00008106 	andeq	r8, r0, r6, lsl #2
          
          if(rx_pin == PTE5)
    21b4:	07001700 	streq	r1, [r0, -r0, lsl #14]
    21b8:	000011c9 	andeq	r1, r0, r9, asr #3
            PORTE_BASE_PTR->PCR[5] = PORT_PCR_MUX(3); 
    21bc:	25bf0318 	ldrcs	r0, [pc, #792]!	; 24dc <LPLD_UART_PutCharArr+0x34>
    21c0:	00000110 	andeq	r0, r0, r0, lsl r1
    21c4:	0012e308 	andseq	lr, r2, r8, lsl #6
    21c8:	25c00300 	strbcs	r0, [r0, #768]	; 0x300
          else if(rx_pin == PTB10)
    21cc:	00000053 	andeq	r0, r0, r3, asr r0
            PORTB_BASE_PTR->PCR[10] = PORT_PCR_MUX(3); 
    21d0:	08002302 	stmdaeq	r0, {r1, r8, r9, sp}
    21d4:	000011ad 	andeq	r1, r0, sp, lsr #3
    21d8:	5325c103 	teqpl	r5, #-1073741824	; 0xc0000000
    21dc:	02000000 	andeq	r0, r0, #0
          else
            PORTC_BASE_PTR->PCR[16] = PORT_PCR_MUX(3);
    21e0:	70080423 	andvc	r0, r8, r3, lsr #8
    21e4:	03000011 	movweq	r0, #17
    21e8:	005325c2 	subseq	r2, r3, r2, asr #11
    21ec:	23020000 	movwcs	r0, #8192	; 0x2000
        }
        else
        {
          if(uartx == UART4_BASE_PTR)
    21f0:	11750808 	cmnne	r5, r8, lsl #16
    21f4:	c3030000 	movwgt	r0, #12288	; 0x3000
    21f8:	00005325 	andeq	r5, r0, r5, lsr #6
    21fc:	0c230200 	sfmeq	f0, 4, [r3], #-0
          {
            x = 4;
    2200:	0011db08 	andseq	sp, r1, r8, lsl #22
            SIM_SCGC1 |= SIM_SCGC1_UART4_MASK;
    2204:	25c40300 	strbcs	r0, [r4, #768]	; 0x300
    2208:	00000053 	andeq	r0, r0, r3, asr r0
    220c:	08102302 	ldmdaeq	r0, {r1, r8, r9, sp}
    2210:	0000115b 	andeq	r1, r0, fp, asr r1
    2214:	5325c503 	teqpl	r5, #12582912	; 0xc00000
    2218:	02000000 	andeq	r0, r0, #0
    221c:	09001423 	stmdbeq	r0, {r0, r1, r5, sl, ip}
    2220:	00001215 	andeq	r1, r0, r5, lsl r2
    2224:	1c25c603 	stcne	6, cr12, [r5], #-12
    2228:	0a000001 	beq	2234 <LPLD_UART_Init+0x2e4>
            
            if(tx_pin == PTE24)
    222c:	00012204 	andeq	r2, r1, r4, lsl #4
    2230:	00a80b00 	adceq	r0, r8, r0, lsl #22
              PORTE_BASE_PTR->PCR[24] = PORT_PCR_MUX(3); 
    2234:	53050000 	movwpl	r0, #20480	; 0x5000
    2238:	37000000 	strcc	r0, [r0, -r0]
    223c:	06000001 	streq	r0, [r0], -r1
    2240:	00000081 	andeq	r0, r0, r1, lsl #1
            else
              PORTC_BASE_PTR->PCR[15] = PORT_PCR_MUX(3); 
    2244:	7907001f 	stmdbvc	r7, {r0, r1, r2, r3, r4}
    2248:	cc00000b 	stcgt	0, cr0, [r0], {11}
    224c:	d435a503 	ldrtle	sl, [r5], #-1283	; 0x503
            
            if(rx_pin == PTE25)
    2250:	0c000001 	stceq	0, cr0, [r0], {1}
    2254:	00524350 	subseq	r4, r2, r0, asr r3
              PORTE_BASE_PTR->PCR[25] = PORT_PCR_MUX(3); 
    2258:	2735a603 	ldrcs	sl, [r5, -r3, lsl #12]!
    225c:	02000001 	andeq	r0, r0, #1
    2260:	a7080023 	strge	r0, [r8, -r3, lsr #32]
    2264:	03000009 	movweq	r0, #9
            else
              PORTC_BASE_PTR->PCR[14] = PORT_PCR_MUX(3);
    2268:	005335a7 	subseq	r3, r3, r7, lsr #11
    226c:	23030000 	movwcs	r0, #12288	; 0x3000
    2270:	2c080180 	stfcss	f0, [r8], {128}	; 0x80
    2274:	0300000f 	movweq	r0, #15
          }
          else
          {
            x = 5;
    2278:	005335a8 	subseq	r3, r3, r8, lsr #11
            uartx = UART5_BASE_PTR;
    227c:	23030000 	movwcs	r0, #12288	; 0x3000
    2280:	7d080184 	stfvcs	f0, [r8, #-528]	; 0xfffffdf0
    2284:	03000008 	movweq	r0, #8
            SIM_SCGC1 |= SIM_SCGC1_UART5_MASK;
    2288:	009835a9 	addseq	r3, r8, r9, lsr #11
    228c:	23030000 	movwcs	r0, #12288	; 0x3000
    2290:	74080188 	strvc	r0, [r8], #-392	; 0x188
    2294:	0300000b 	movweq	r0, #11
    2298:	005335aa 	subseq	r3, r3, sl, lsr #11
    229c:	23030000 	movwcs	r0, #12288	; 0x3000
    22a0:	880801a0 	stmdahi	r8, {r5, r7, r8}
    22a4:	03000008 	movweq	r0, #8
    22a8:	008835ab 	addeq	r3, r8, fp, lsr #11
    22ac:	23030000 	movwcs	r0, #12288	; 0x3000
            
            if(tx_pin == PTD9)
    22b0:	a90801a4 	stmdbge	r8, {r2, r5, r7, r8}
              PORTD_BASE_PTR->PCR[9] = PORT_PCR_MUX(3); 
    22b4:	0300000a 	movweq	r0, #10
    22b8:	005335ac 	subseq	r3, r3, ip, lsr #11
    22bc:	23030000 	movwcs	r0, #12288	; 0x3000
    22c0:	d70801c0 	strle	r0, [r8, -r0, asr #3]
            else
              PORTE_BASE_PTR->PCR[8] = PORT_PCR_MUX(3); 
    22c4:	03000009 	movweq	r0, #9
    22c8:	005335ad 	subseq	r3, r3, sp, lsr #11
    22cc:	23030000 	movwcs	r0, #12288	; 0x3000
    22d0:	060801c4 	streq	r0, [r8], -r4, asr #3
            
            if(rx_pin == PTD8)
    22d4:	0300000c 	movweq	r0, #12
              PORTD_BASE_PTR->PCR[8] = PORT_PCR_MUX(3); 
    22d8:	005335ae 	subseq	r3, r3, lr, lsr #11
    22dc:	23030000 	movwcs	r0, #12288	; 0x3000
    22e0:	090001c8 	stmdbeq	r0, {r3, r6, r7, r8}
    22e4:	00000a92 	muleq	r0, r2, sl
            else
              PORTE_BASE_PTR->PCR[9] = PORT_PCR_MUX(3); 
    22e8:	e035af03 	eors	sl, r5, r3, lsl #30
    22ec:	0a000001 	beq	22f8 <LPLD_UART_Init+0x3a8>
    22f0:	0001e604 	andeq	lr, r1, r4, lsl #12
    22f4:	01370b00 	teqeq	r7, r0, lsl #22
      }
    }
  }
  
  //在配置好其他寄存器前，先关闭发送器和接收器
  uartx->C2 &= ~(UART_C2_TE_MASK | UART_C2_RE_MASK );
    22f8:	e4030000 	str	r0, [r3], #-0
    22fc:	04000000 	streq	r0, [r0], #-0
    2300:	00003719 	andeq	r3, r0, r9, lsl r7
    2304:	06ae0300 	strteq	r0, [lr], r0, lsl #6
  
  //配置UART为 8位, 无奇偶校验 */
  uartx->C1 = 0;	
    2308:	1b040000 	blne	102310 <__etext+0xfe2c8>
    230c:	0000005e 	andeq	r0, r0, lr, asr r0
  
  //计算波特率
  sbr = (uint16)((sysclk)/(baud * 16));
    2310:	0c040402 	cfstrseq	mvf0, [r4], {2}
    2314:	02000000 	andeq	r0, r0, #0
    2318:	026e0408 	rsbeq	r0, lr, #134217728	; 0x8000000
  
  //保存UARTx_BDH寄存器中除了SBR的值
  temp = uartx->BDH & ~(UART_BDH_SBR(0x1F));
    231c:	010d0000 	mrseq	r0, (UNDEF: 13)
    2320:	020f040a 	andeq	r0, pc, #167772160	; 0xa000000
    2324:	01020000 	mrseq	r0, (UNDEF: 2)
  
  uartx->BDH = temp |  UART_BDH_SBR(((sbr & 0x1F00) >> 8));
    2328:	00016d08 	andeq	r6, r1, r8, lsl #26
    232c:	12ba0300 	adcsne	r0, sl, #0
    2330:	3a050000 	bcc	142338 <__etext+0x13e2f0>
    2334:	00000211 	andeq	r0, r0, r1, lsl r2
    2338:	3d05140e 	cfstrscc	mvf1, [r5, #-56]	; 0xffffffc8
    233c:	00000286 	andeq	r0, r0, r6, lsl #5
    2340:	0012240f 	andseq	r2, r2, pc, lsl #8
  uartx->BDL = (uint8)(sbr & UART_BDL_SBR_MASK);
    2344:	10420500 	subne	r0, r2, r0, lsl #10
    2348:	02000001 	andeq	r0, r0, #1
  
  //配置波特率的微调分数
  brfa = (((sysclk*32)/(baud * 16)) - (sbr * 32));
    234c:	e80f0023 	stmda	pc, {r0, r1, r5}	; <UNPREDICTABLE>
    2350:	05000012 	streq	r0, [r0, #-18]
    2354:	0001f646 	andeq	pc, r1, r6, asr #12
    2358:	04230200 	strteq	r0, [r3], #-512	; 0x200
    235c:	0011600f 	andseq	r6, r1, pc
    2360:	f64a0500 			; <UNDEFINED> instruction: 0xf64a0500
    2364:	02000001 	andeq	r0, r0, #1
    2368:	0c0f0823 	stceq	8, cr0, [pc], {35}	; 0x23
    236c:	05000012 	streq	r0, [r0, #-18]
  
  //保存UARTx_C4寄存器中除了BRFA的值
  temp = uartx->C4 & ~(UART_C4_BRFA(0x1F));
    2370:	0001eb4e 	andeq	lr, r1, lr, asr #22
    2374:	0c230200 	sfmeq	f0, 4, [r3], #-0
    2378:	0011a10f 	andseq	sl, r1, pc, lsl #2
  
  uartx->C4 = temp |  UART_C4_BRFA(brfa);    
    237c:	eb520500 	bl	1483784 <__etext+0x147f73c>
    2380:	02000001 	andeq	r0, r0, #1
    2384:	4f0f0d23 	svcmi	0x000f0d23
    2388:	05000012 	streq	r0, [r0, #-18]
    238c:	00021e5c 	andeq	r1, r2, ip, asr lr
  
  //配置接收中断
  if(uart_init_structure.UART_RxIntEnable == TRUE && rx_isr != NULL)
    2390:	10230200 	eorne	r0, r3, r0, lsl #4
    2394:	12690300 	rsbne	r0, r9, #0
    2398:	5d050000 	stcpl	0, cr0, [r5, #-0]
  {
    uartx->C2 |= UART_C2_RIE_MASK; 
    239c:	00000229 	andeq	r0, r0, r9, lsr #4
    23a0:	127a0110 	rsbsne	r0, sl, #4
    23a4:	13010000 	movwne	r0, #4096	; 0x1000
    23a8:	00002501 	andeq	r2, r0, r1, lsl #10
    UART_R_ISR[x] = rx_isr;
    23ac:	0017e000 	andseq	lr, r7, r0
    23b0:	00192400 	andseq	r2, r9, r0, lsl #8
    23b4:	00057800 	andeq	r7, r5, r0, lsl #16
    23b8:	031e0100 	tsteq	lr, #0
    23bc:	7a110000 	bvc	4423c4 <__etext+0x43e37c>
  } 
  else
  {
    uartx->C2 &= ~(UART_C2_RIE_MASK); 
    23c0:	01000011 	tsteq	r0, r1, lsl r0
    23c4:	00028613 	andeq	r8, r2, r3, lsl r6
    23c8:	70910200 	addsvc	r0, r1, r0, lsl #4
    23cc:	01006912 	tsteq	r0, r2, lsl r9
  }
  //配置发送中断
  if(uart_init_structure.UART_TxIntEnable == TRUE && tx_isr != NULL)
    23d0:	0001eb15 	andeq	lr, r1, r5, lsl fp
    23d4:	67910200 	ldrvs	r0, [r1, r0, lsl #4]
    23d8:	0011d513 	andseq	sp, r1, r3, lsl r5
  {
    uartx->C2 |= UART_C2_TIE_MASK; 
    23dc:	d4170100 	ldrle	r0, [r7], #-256	; 0x100
    23e0:	02000001 	andeq	r0, r0, #1
    23e4:	70126091 	mulsvc	r2, r1, r0
    23e8:	01007263 	tsteq	r0, r3, ror #4
    UART_T_ISR[x] = tx_isr;
    23ec:	0001f618 	andeq	pc, r1, r8, lsl r6	; <UNPREDICTABLE>
    23f0:	5c910200 	lfmpl	f0, 4, [r1], {0}
    23f4:	78747012 	ldmdavc	r4!, {r1, r4, ip, sp, lr}^
    23f8:	101a0100 	andsne	r0, sl, r0, lsl #2
    23fc:	02000001 	andeq	r0, r0, #1
  } 
  else
  {
    uartx->C2 &= ~(UART_C2_TIE_MASK); 
    2400:	f4135891 			; <UNDEFINED> instruction: 0xf4135891
    2404:	01000011 	tsteq	r0, r1, lsl r0
    2408:	0001f61b 	andeq	pc, r1, fp, lsl r6	; <UNPREDICTABLE>
    240c:	54910200 	ldrpl	r0, [r1], #512	; 0x200
  }
  
  //使能发送器和接收器
  uartx->C2 |= (UART_C2_TE_MASK | UART_C2_RE_MASK );    
    2410:	72696412 	rsbvc	r6, r9, #301989888	; 0x12000000
    2414:	eb1c0100 	bl	70281c <__etext+0x6fe7d4>
    2418:	02000001 	andeq	r0, r0, #1
    241c:	91135391 			; <UNDEFINED> instruction: 0x91135391
}
    2420:	01000012 	tsteq	r0, r2, lsl r0
    2424:	0001eb1d 	andeq	lr, r1, sp, lsl fp
    2428:	52910200 	addspl	r0, r1, #0
 * 输出:
 *    串口接收的1个字节
 *
 */
int8 LPLD_UART_GetChar(UART_MemMapPtr uartx)
{
    242c:	f9011400 			; <UNDEFINED> instruction: 0xf9011400
    2430:	01000011 	tsteq	r0, r1, lsl r0
  //等待数据接收
  while (!(uartx->S1 & UART_S1_RDRF_MASK));
    2434:	01eb0154 	mvneq	r0, r4, asr r1
    2438:	19240000 	stmdbne	r4!, {}	; <UNPREDICTABLE>
    243c:	1a160000 	bne	582444 <__etext+0x57e3fc>
    2440:	05bc0000 	ldreq	r0, [ip, #0]!
  
  //返回接收的1个字节数据
  return uartx->D;
    2444:	67010000 	strvs	r0, [r1, -r0]
    2448:	11000003 	tstne	r0, r3
    244c:	0000117a 	andeq	r1, r0, sl, ror r1
}
    2450:	02865401 	addeq	r5, r6, #16777216	; 0x1000000
    2454:	91020000 	mrsls	r0, (UNDEF: 2)
    2458:	74701270 	ldrbtvc	r1, [r0], #-624	; 0x270
 * 输出:
 *  0       没有接收到字符
 *  1       已经接收到字符
 */
int32 LPLD_UART_GetChar_Present(UART_MemMapPtr uartx)
{
    245c:	56010078 			; <UNDEFINED> instruction: 0x56010078
    2460:	00000110 	andeq	r0, r0, r0, lsl r1
    return (uartx->S1 & UART_S1_RDRF_MASK);
    2464:	13649102 	cmnne	r4, #-2147483648	; 0x80000000
    2468:	00000aae 	andeq	r0, r0, lr, lsr #21
    246c:	021e5701 	andseq	r5, lr, #262144	; 0x40000
}
    2470:	91020000 	mrsls	r0, (UNDEF: 2)
    2474:	01100060 	tsteq	r0, r0, rrx
    2478:	000011e0 	andeq	r1, r0, r0, ror #3
 * 输出:
 *    无
 *
 */
void LPLD_UART_PutChar(UART_MemMapPtr uartx, int8 ch)
{
    247c:	eb018601 	bl	63c88 <__etext+0x5fc40>
    2480:	18000001 	stmdane	r0, {r0}
    2484:	1e00001a 	mcrne	0, 0, r0, cr0, cr10, {0}
  //等待FIFO准备就绪
  while(!(uartx->S1 & UART_S1_TDRE_MASK));
    2488:	0000001b 	andeq	r0, r0, fp, lsl r0
    248c:	01000006 	tsteq	r0, r6
    2490:	000003ca 	andeq	r0, r0, sl, asr #7
    2494:	00117a11 	andseq	r7, r1, r1, lsl sl
  
  //将要发送的1个字节发给UART数据寄存器
  uartx->D = (uint8)ch;
    2498:	86860100 	strhi	r0, [r6], r0, lsl #2
    249c:	02000002 	andeq	r0, r0, #2
}
    24a0:	69127091 	ldmdbvs	r2, {r0, r4, r7, ip, sp, lr}
    24a4:	eb880100 	bl	fe2028ac <__StackLimit+0xde2028ac>
 * 输出:
 *    无
 *
 */
void LPLD_UART_PutCharArr(UART_MemMapPtr uartx, char *ch, int32 len)
{
    24a8:	02000001 	andeq	r0, r0, #1
    24ac:	70126791 	mulsvc	r2, r1, r7
    24b0:	01007874 	tsteq	r0, r4, ror r8
  while(len--)
    24b4:	00011089 	andeq	r1, r1, r9, lsl #1
  {
    LPLD_UART_PutChar(uartx, *(ch++));
    24b8:	5c910200 	lfmpl	f0, 4, [r1], {0}
    24bc:	0011d513 	andseq	sp, r1, r3, lsl r5
    24c0:	d48a0100 	strle	r0, [sl], #256	; 0x100
    24c4:	02000001 	andeq	r0, r0, #1
    24c8:	f4136091 			; <UNDEFINED> instruction: 0xf4136091
    24cc:	01000011 	tsteq	r0, r1, lsl r0
 *    无
 *
 */
void LPLD_UART_PutCharArr(UART_MemMapPtr uartx, char *ch, int32 len)
{
  while(len--)
    24d0:	0001f68b 	andeq	pc, r1, fp, lsl #13
    24d4:	58910200 	ldmpl	r1, {r9}
    24d8:	9d011500 	cfstr32ls	mvfx1, [r1, #-0]
    24dc:	01000011 	tsteq	r0, r1, lsl r0
    24e0:	1b2001aa 	blne	802b90 <__etext+0x7feb48>
    24e4:	1b3a0000 	blne	e824ec <__etext+0xe7e4a4>
  {
    LPLD_UART_PutChar(uartx, *(ch++));
  }
}
    24e8:	06440000 	strbeq	r0, [r4], -r0
    24ec:	01010000 	mrseq	r0, (UNDEF: 1)
 * 输出:
 *    无
 *
 */
void LPLD_UART_EnableIrq(UART_InitTypeDef uart_init_structure)
{
    24f0:	16000004 	strne	r0, [r0], -r4
    24f4:	00787470 	rsbseq	r7, r8, r0, ror r4
    24f8:	0110aa01 	tsteq	r0, r1, lsl #20
    24fc:	91020000 	mrsls	r0, (UNDEF: 2)
  if(uart_init_structure.UART_Uartx == UART0_BASE_PTR)
    2500:	11c21174 	bicne	r1, r2, r4, ror r1
    2504:	aa010000 	bge	4250c <__etext+0x3e4c4>
    2508:	000001f6 	strdeq	r0, [r0], -r6
  {
    enable_irq(INT_UART0_RX_TX - 16);
    250c:	00709102 	rsbseq	r9, r0, r2, lsl #2
    2510:	11b20115 			; <UNDEFINED> instruction: 0x11b20115
    2514:	b5010000 	strlt	r0, [r1, #-0]
  }
  else if(uart_init_structure.UART_Uartx == UART1_BASE_PTR)
    2518:	001b3c01 	andseq	r3, fp, r1, lsl #24
    251c:	001b5600 	andseq	r5, fp, r0, lsl #12
    2520:	00067c00 	andeq	r7, r6, r0, lsl #24
  {
    enable_irq(INT_UART1_RX_TX - 16);
    2524:	04380100 	ldrteq	r0, [r8], #-256	; 0x100
    2528:	70160000 	andsvc	r0, r6, r0
    252c:	01007874 	tsteq	r0, r4, ror r8
  }
  else if(uart_init_structure.UART_Uartx == UART2_BASE_PTR)
    2530:	000110b5 	strheq	r1, [r1], -r5
    2534:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    2538:	0011c211 	andseq	ip, r1, r1, lsl r2
  {
    enable_irq(INT_UART3_RX_TX - 16);
    253c:	f6b50100 			; <UNDEFINED> instruction: 0xf6b50100
    2540:	02000001 	andeq	r0, r0, #1
    2544:	10007091 	mulne	r0, r1, r0
  }
  else if(uart_init_structure.UART_Uartx == UART3_BASE_PTR)
    2548:	00118e01 	andseq	r8, r1, r1, lsl #28
    254c:	01bf0100 			; <UNDEFINED> instruction: 0x01bf0100
    2550:	000001f6 	strdeq	r0, [r0], -r6
  {
    enable_irq(INT_UART3_RX_TX - 16);
    2554:	00001b58 	andeq	r1, r0, r8, asr fp
    2558:	00001b74 	andeq	r1, r0, r4, ror fp
    255c:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
  }
  else if(uart_init_structure.UART_Uartx == UART4_BASE_PTR)
    2560:	00047301 	andeq	r7, r4, r1, lsl #6
    2564:	74701600 	ldrbtvc	r1, [r0], #-1536	; 0x600
    2568:	bf010078 	svclt	0x00010078
  {
    enable_irq(INT_UART4_RX_TX - 16);
    256c:	00000110 	andeq	r0, r0, r0, lsl r1
    2570:	126c9102 	rsbne	r9, ip, #-2147483648	; 0x80000000
    2574:	00706d74 	rsbseq	r6, r0, r4, ror sp
  }
  else if(uart_init_structure.UART_Uartx == UART5_BASE_PTR)
    2578:	01f6c101 	mvnseq	ip, r1, lsl #2
    257c:	91020000 	mrsls	r0, (UNDEF: 2)
    2580:	01170074 	tsteq	r7, r4, ror r0
  {
    enable_irq(INT_UART5_RX_TX - 16);
    2584:	00001298 	muleq	r0, r8, r2
    2588:	7401c901 	strvc	ip, [r1], #-2305	; 0x901
  }
}
    258c:	9600001b 			; <UNDEFINED> instruction: 0x9600001b
    2590:	ec00001b 	stc	0, cr0, [r0], {27}
    2594:	01000006 	tsteq	r0, r6
 * 输出:
 *    无
 *
 */
void LPLD_UART_DisableIrq(UART_InitTypeDef uart_init_structure)
{
    2598:	12a90117 	adcne	r0, r9, #-1073741819	; 0xc0000005
    259c:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    25a0:	001b9801 	andseq	r9, fp, r1, lsl #16
    25a4:	001bba00 	andseq	fp, fp, r0, lsl #20
  //根据中断请求号使能相应中断
  if(uart_init_structure.UART_Uartx == UART0_BASE_PTR)
    25a8:	00071800 	andeq	r1, r7, r0, lsl #16
    25ac:	01170100 	tsteq	r7, r0, lsl #2
    25b0:	0000122d 	andeq	r1, r0, sp, lsr #4
    disable_irq(INT_UART0_RX_TX - 16);
    25b4:	bc01d301 	stclt	3, cr13, [r1], {1}
    25b8:	de00001b 	mcrle	0, 0, r0, cr0, cr11, {0}
    25bc:	4400001b 	strmi	r0, [r0], #-27
  else if(uart_init_structure.UART_Uartx == UART1_BASE_PTR)
    25c0:	01000007 	tsteq	r0, r7
    25c4:	123e0117 	eorsne	r0, lr, #-1073741819	; 0xc0000005
    25c8:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    disable_irq(INT_UART1_RX_TX - 16);
    25cc:	001be001 	andseq	lr, fp, r1
    25d0:	001c0200 	andseq	r0, ip, r0, lsl #4
    25d4:	00077000 	andeq	r7, r7, r0
  else if(uart_init_structure.UART_Uartx == UART2_BASE_PTR)
    25d8:	01170100 	tsteq	r7, r0, lsl #2
    25dc:	00001258 	andeq	r1, r0, r8, asr r2
    25e0:	0401df01 	streq	sp, [r1], #-3841	; 0xf01
    disable_irq(INT_UART2_RX_TX - 16);
    25e4:	2600001c 			; <UNDEFINED> instruction: 0x2600001c
    25e8:	9c00001c 	stcls	0, cr0, [r0], {28}
    25ec:	01000007 	tsteq	r0, r7
  else if(uart_init_structure.UART_Uartx == UART3_BASE_PTR)
    25f0:	00021e05 	andeq	r1, r2, r5, lsl #28
    25f4:	0004f100 	andeq	pc, r4, r0, lsl #2
    25f8:	00810600 	addeq	r0, r1, r0, lsl #12
    disable_irq(INT_UART3_RX_TX - 16);
    25fc:	00040000 	andeq	r0, r4, r0
    2600:	00128818 	andseq	r8, r2, r8, lsl r8
    2604:	e10b0100 	mrs	r0, (UNDEF: 27)
  else if(uart_init_structure.UART_Uartx == UART4_BASE_PTR)
    2608:	01000004 	tsteq	r0, r4
    260c:	00300305 	eorseq	r0, r0, r5, lsl #6
    2610:	cf001fff 	svcgt	0x00001fff
    disable_irq(INT_UART4_RX_TX - 16);
    2614:	02000006 	andeq	r0, r0, #6
    2618:	0007a300 	andeq	sl, r7, r0, lsl #6
    261c:	0a010400 	beq	43624 <__etext+0x3f5dc>
  else if(uart_init_structure.UART_Uartx == UART5_BASE_PTR)
    2620:	01000002 	tsteq	r0, r2
    2624:	00001313 	andeq	r1, r0, r3, lsl r3
    2628:	00000062 	andeq	r0, r0, r2, rrx
    disable_irq(INT_UART5_RX_TX - 16);
    262c:	00001c28 	andeq	r1, r0, r8, lsr #24
    2630:	00001f4e 	andeq	r1, r0, lr, asr #30
}
    2634:	000007a9 	andeq	r0, r0, r9, lsr #15
    2638:	66060102 	strvs	r0, [r6], -r2, lsl #2
    263c:	03000001 	movweq	r0, #1

//HW层中断函数，用户无需调用
//UART0
void UART0_IRQHandler(void)
{
    2640:	00000605 	andeq	r0, r0, r5, lsl #12
  
  //进入接收中断函数
  if((UART0_S1 & UART_S1_RDRF_MASK) && (UART0_C2 & UART_C2_RIE_MASK))
    2644:	00372a02 	eorseq	r2, r7, r2, lsl #20
    2648:	01020000 	mrseq	r0, (UNDEF: 2)
    264c:	00016408 	andeq	r6, r1, r8, lsl #8
    2650:	05020200 	streq	r0, [r2, #-512]	; 0x200
    2654:	0000002c 	andeq	r0, r0, ip, lsr #32
    2658:	ec070202 	sfm	f0, 4, [r7], {2}
    265c:	02000001 	andeq	r0, r0, #1
    2660:	01080504 	tsteq	r8, r4, lsl #10
    2664:	b6030000 	strlt	r0, [r3], -r0
    2668:	02000001 	andeq	r0, r0, #1
  {
    UART_R_ISR[0]();
    266c:	00005e50 	andeq	r5, r0, r0, asr lr
    2670:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2674:	000001a4 	andeq	r0, r0, r4, lsr #3
  }
  //进入发送中断函数
  if((UART0_S1 & UART_S1_TDRE_MASK) && (UART0_C2 & UART_C2_TIE_MASK))
    2678:	03050802 	movweq	r0, #22530	; 0x5802
    267c:	02000001 	andeq	r0, r0, #1
    2680:	019f0708 	orrseq	r0, pc, r8, lsl #14
    2684:	04040000 	streq	r0, [r4], #-0
    2688:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    268c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2690:	000001a9 	andeq	r0, r0, r9, lsr #3
    2694:	85070402 	strhi	r0, [r7, #-1026]	; 0x402
    2698:	05000002 	streq	r0, [r0, #-2]
    269c:	0000002c 	andeq	r0, r0, ip, lsr #32
  {
    UART_T_ISR[0]();
    26a0:	00000098 	muleq	r0, r8, r0
    26a4:	00008106 	andeq	r8, r0, r6, lsl #2
    26a8:	05000300 	streq	r0, [r0, #-768]	; 0x300
  }
}
    26ac:	0000002c 	andeq	r0, r0, ip, lsr #32

//UART1
void UART1_IRQHandler(void)
{
    26b0:	000000a8 	andeq	r0, r0, r8, lsr #1
  
  //进入接收中断函数
  if((UART1_S1 & UART_S1_RDRF_MASK) && (UART1_C2 & UART_C2_RIE_MASK))
    26b4:	00008106 	andeq	r8, r0, r6, lsl #2
    26b8:	07000700 	streq	r0, [r0, -r0, lsl #14]
    26bc:	207e0310 	rsbscs	r0, lr, r0, lsl r3
    26c0:	000000ee 	andeq	r0, r0, lr, ror #1
    26c4:	00137408 	andseq	r7, r3, r8, lsl #8
    26c8:	207f0300 	rsbscs	r0, pc, r0, lsl #6
    26cc:	00000053 	andeq	r0, r0, r3, asr r0
    26d0:	08002302 	stmdaeq	r0, {r1, r8, r9, sp}
    26d4:	00001332 	andeq	r1, r0, r2, lsr r3
    26d8:	53208003 	teqpl	r0, #3
  {
    UART_R_ISR[0]();
    26dc:	02000000 	andeq	r0, r0, #0
    26e0:	a5080423 	strge	r0, [r8, #-1059]	; 0x423
    26e4:	03000013 	movweq	r0, #19
  }
  //进入发送中断函数
  if((UART1_S1 & UART_S1_TDRE_MASK) && (UART1_C2 & UART_C2_TIE_MASK))
    26e8:	00532081 	subseq	r2, r3, r1, lsl #1
    26ec:	23020000 	movwcs	r0, #8192	; 0x2000
    26f0:	13970808 	orrsne	r0, r7, #524288	; 0x80000
    26f4:	82030000 	andhi	r0, r3, #0
    26f8:	00005320 	andeq	r5, r0, r0, lsr #6
    26fc:	0c230200 	sfmeq	f0, 4, [r3], #-0
    2700:	13400900 	movtne	r0, #2304	; 0x900
    2704:	03000000 	movweq	r0, #0
    2708:	69207703 	stmdbvs	r0!, {r0, r1, r8, r9, sl, ip, sp, lr}
    270c:	08000001 	stmdaeq	r0, {r0}
  {
    UART_T_ISR[0]();
    2710:	0000133a 	andeq	r1, r0, sl, lsr r3
    2714:	53207803 	teqpl	r0, #196608	; 0x30000
    2718:	02000000 	andeq	r0, r0, #0
  }
}
    271c:	8f080023 	svchi	0x00080023

//UART2
void UART2_IRQHandler(void)
{
    2720:	03000013 	movweq	r0, #19
  //进入接收中断函数
  if((UART2_S1 & UART_S1_RDRF_MASK) && (UART2_C2 & UART_C2_RIE_MASK))
    2724:	00532079 	subseq	r2, r3, r9, ror r0
    2728:	23020000 	movwcs	r0, #8192	; 0x2000
    272c:	13da0804 	bicsne	r0, sl, #262144	; 0x40000
    2730:	7a030000 	bvc	c2738 <__etext+0xbe6f0>
    2734:	00005320 	andeq	r5, r0, r0, lsr #6
    2738:	08230200 	stmdaeq	r3!, {r9}
    273c:	00087d08 	andeq	r7, r8, r8, lsl #26
    2740:	207b0300 	rsbscs	r0, fp, r0, lsl #6
    2744:	00000169 	andeq	r0, r0, r9, ror #2
    2748:	080c2302 	stmdaeq	ip, {r1, r8, r9, sp}
  {
    UART_R_ISR[0]();
    274c:	0000136e 	andeq	r1, r0, lr, ror #6
    2750:	79207c03 	stmdbvc	r0!, {r0, r1, sl, fp, ip, sp, lr}
    2754:	03000001 	movweq	r0, #1
  }
  //进入发送中断函数
  if((UART2_S1 & UART_S1_TDRE_MASK) && (UART2_C2 & UART_C2_TIE_MASK))
    2758:	08028023 	stmdaeq	r2, {r0, r1, r5, pc}
    275c:	00000888 	andeq	r0, r0, r8, lsl #17
    2760:	8f207d03 	svchi	0x00207d03
    2764:	03000001 	movweq	r0, #1
    2768:	0a02c023 	beq	b27fc <__etext+0xae7b4>
    276c:	00544553 	subseq	r4, r4, r3, asr r5
    2770:	9f208303 	svcls	0x00208303
    2774:	03000001 	movweq	r0, #1
    2778:	00048023 	andeq	r8, r4, r3, lsr #32
    277c:	00002c05 	andeq	r2, r0, r5, lsl #24
  {
    UART_T_ISR[0]();
    2780:	00017900 	andeq	r7, r1, r0, lsl #18
    2784:	00810600 	addeq	r0, r1, r0, lsl #12
    2788:	00f30000 	rscseq	r0, r3, r0
  }
}
    278c:	00005305 	andeq	r5, r0, r5, lsl #6

//uart3
void UART3_IRQHandler(void)
{
    2790:	00018f00 	andeq	r8, r1, r0, lsl #30
  //进入接收中断函数
  if((UART3_S1 & UART_S1_RDRF_MASK) && (UART3_C2 & UART_C2_RIE_MASK))
    2794:	00810600 	addeq	r0, r1, r0, lsl #12
    2798:	06030000 	streq	r0, [r3], -r0
    279c:	00000081 	andeq	r0, r0, r1, lsl #1
    27a0:	2c050003 	stccs	0, cr0, [r5], {3}
    27a4:	9f000000 	svcls	0x00000000
    27a8:	06000001 	streq	r0, [r0], -r1
    27ac:	00000081 	andeq	r0, r0, r1, lsl #1
    27b0:	a80500bf 	stmdage	r5, {r0, r1, r2, r3, r4, r5, r7}
    27b4:	b5000000 	strlt	r0, [r0, #-0]
    27b8:	06000001 	streq	r0, [r0], -r1
  {
    UART_R_ISR[0]();
    27bc:	00000081 	andeq	r0, r0, r1, lsl #1
    27c0:	00810603 	addeq	r0, r1, r3, lsl #12
    27c4:	00030000 	andeq	r0, r3, r0
  }
  //进入发送中断函数
  if((UART3_S1 & UART_S1_TDRE_MASK) && (UART3_C2 & UART_C2_TIE_MASK))
    27c8:	0013e20b 	andseq	lr, r3, fp, lsl #4
    27cc:	20840300 	addcs	r0, r4, r0, lsl #6
    27d0:	000001c1 	andeq	r0, r0, r1, asr #3
    27d4:	01c7040c 	biceq	r0, r7, ip, lsl #8
    27d8:	ee0d0000 	cdp	0, 0, cr0, cr13, cr0, {0}
    27dc:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    27e0:	00000852 	andeq	r0, r0, r2, asr r8
    27e4:	2c370313 	ldccs	3, cr0, [r7], #-76	; 0xffffffb4
    27e8:	000002ea 	andeq	r0, r0, sl, ror #5
    27ec:	0031430a 	eorseq	r4, r1, sl, lsl #6
  {
    UART_T_ISR[0]();
    27f0:	2c2c3803 	stccs	8, cr3, [ip], #-12
    27f4:	02000000 	andeq	r0, r0, #0
    27f8:	430a0023 	movwmi	r0, #40995	; 0xa023
  }
}
    27fc:	39030032 	stmdbcc	r3, {r1, r4, r5}

//uart4
void UART4_IRQHandler(void)
{
    2800:	00002c2c 	andeq	r2, r0, ip, lsr #24
  //进入接收中断函数
  if((UART4_S1 & UART_S1_RDRF_MASK) && (UART4_C2 & UART_C2_RIE_MASK))
    2804:	01230200 	teqeq	r3, r0, lsl #4
    2808:	0033430a 	eorseq	r4, r3, sl, lsl #6
    280c:	2c2c3a03 	stccs	10, cr3, [ip], #-12
    2810:	02000000 	andeq	r0, r0, #0
    2814:	430a0223 	movwmi	r0, #41507	; 0xa223
    2818:	3b030034 	blcc	c28f0 <__etext+0xbe8a8>
    281c:	00002c2c 	andeq	r2, r0, ip, lsr #24
    2820:	03230200 	teqeq	r3, #0
    2824:	0035430a 	eorseq	r4, r5, sl, lsl #6
    2828:	2c2c3c03 	stccs	12, cr3, [ip], #-12
  {
    UART_R_ISR[0]();
    282c:	02000000 	andeq	r0, r0, #0
    2830:	430a0423 	movwmi	r0, #42019	; 0xa423
    2834:	3d030036 	stccc	0, cr0, [r3, #-216]	; 0xffffff28
  }
  //进入发送中断函数
  if((UART4_S1 & UART_S1_TDRE_MASK) && (UART4_C2 & UART_C2_TIE_MASK))
    2838:	00002c2c 	andeq	r2, r0, ip, lsr #24
    283c:	05230200 	streq	r0, [r3, #-512]!	; 0x200
    2840:	0300530a 	movweq	r5, #778	; 0x30a
    2844:	002c2c3e 	eoreq	r2, ip, lr, lsr ip
    2848:	23020000 	movwcs	r0, #8192	; 0x2000
    284c:	087d0806 	ldmdaeq	sp!, {r1, r2, fp}^
    2850:	3f030000 	svccc	0x00030000
    2854:	0002ea2c 	andeq	lr, r2, ip, lsr #20
    2858:	07230200 	streq	r0, [r3, -r0, lsl #4]!
    285c:	0043530a 	subeq	r5, r3, sl, lsl #6
  {
    UART_T_ISR[0]();
    2860:	2c2c4003 	stccs	0, cr4, [ip], #-12
    2864:	02000000 	andeq	r0, r0, #0
    2868:	88080823 	stmdahi	r8, {r0, r1, r5, fp}
  }
}
    286c:	03000008 	movweq	r0, #8

//uart3
void UART5_IRQHandler(void)
{
    2870:	02ea2c41 	rsceq	r2, sl, #16640	; 0x4100
  //进入接收中断函数
  if((UART5_S1 & UART_S1_RDRF_MASK) && (UART5_C2 & UART_C2_RIE_MASK))
    2874:	23020000 	movwcs	r0, #8192	; 0x2000
    2878:	03fc0809 	mvnseq	r0, #589824	; 0x90000
    287c:	42030000 	andmi	r0, r3, #0
    2880:	00002c2c 	andeq	r2, r0, ip, lsr #24
    2884:	0a230200 	beq	8c308c <__etext+0x8bf044>
    2888:	00040908 	andeq	r0, r4, r8, lsl #18
    288c:	2c430300 	mcrrcs	3, 0, r0, r3, cr0
    2890:	0000002c 	andeq	r0, r0, ip, lsr #32
    2894:	0a0b2302 	beq	2cb4a4 <__etext+0x2c745c>
    2898:	03003743 	movweq	r3, #1859	; 0x743
  {
    UART_R_ISR[0]();
    289c:	002c2c44 	eoreq	r2, ip, r4, asr #24
    28a0:	23020000 	movwcs	r0, #8192	; 0x2000
    28a4:	38430a0c 	stmdacc	r3, {r2, r3, r9, fp}^
  }
  //进入发送中断函数
  if((UART5_S1 & UART_S1_TDRE_MASK) && (UART5_C2 & UART_C2_TIE_MASK))
    28a8:	2c450300 	mcrrcs	3, 0, r0, r5, cr0
    28ac:	0000002c 	andeq	r0, r0, ip, lsr #32
    28b0:	0a0d2302 	beq	34b4c0 <__etext+0x347478>
    28b4:	03003943 	movweq	r3, #2371	; 0x943
    28b8:	002c2c46 	eoreq	r2, ip, r6, asr #24
    28bc:	23020000 	movwcs	r0, #8192	; 0x2000
    28c0:	31430a0e 	cmpcc	r3, lr, lsl #20
    28c4:	47030030 	smladxmi	r3, r0, r0, r0
    28c8:	00002c2c 	andeq	r2, r0, ip, lsr #24
    28cc:	0f230200 	svceq	0x00230200
  {
    UART_T_ISR[0]();
    28d0:	3131430a 	teqcc	r1, sl, lsl #6
    28d4:	2c480300 	mcrrcs	3, 0, r0, r8, cr0
    28d8:	0000002c 	andeq	r0, r0, ip, lsr #32
  }
}
    28dc:	0a102302 	beq	40b4ec <__etext+0x4074a4>
#include "common.h"
#include "hw_uart.h"

/********************************************************************/
int8 in_char (void)
{
    28e0:	00323143 	eorseq	r3, r2, r3, asr #2
	return LPLD_UART_GetChar(TERM_PORT);
    28e4:	2c2c4903 	stccs	9, cr4, [ip], #-12
    28e8:	02000000 	andeq	r0, r0, #0
    28ec:	530a1123 	movwpl	r1, #41251	; 0xa123
    28f0:	4a030032 	bmi	c29c0 <__etext+0xbe978>
}
    28f4:	00002c2c 	andeq	r2, r0, ip, lsr #24
/********************************************************************/
void out_char (int8 ch)
{
    28f8:	12230200 	eorne	r0, r3, #0
    28fc:	002c0500 	eoreq	r0, ip, r0, lsl #10
    2900:	02fa0000 	rscseq	r0, sl, #0
	LPLD_UART_PutChar(TERM_PORT, ch);
    2904:	81060000 	mrshi	r0, (UNDEF: 6)
    2908:	00000000 	andeq	r0, r0, r0
    290c:	08100b00 	ldmdaeq	r0, {r8, r9, fp}
    2910:	4b030000 	blmi	c2918 <__etext+0xbe8d0>
}
    2914:	0003062c 	andeq	r0, r3, ip, lsr #12
    2918:	0c040c00 	stceq	12, cr0, [r4], {-0}
/********************************************************************/
int32 char_present (void)
{
    291c:	0d000003 	stceq	0, cr0, [r0, #-12]
	return LPLD_UART_GetChar_Present(TERM_PORT);
    2920:	000001cc 	andeq	r0, r0, ip, asr #3
    2924:	0008dc09 	andeq	sp, r8, r9, lsl #24
    2928:	03107000 	tsteq	r0, #0
    292c:	04ed3d95 	strbteq	r3, [sp], #3477	; 0xd95
}
    2930:	d0080000 	andle	r0, r8, r0
#define IS_FMT_p(a)     (a & FMT_p)
#define IS_FMT_n(a)     (a & FMT_n)

/********************************************************************/
static void printk_putc (int32 c, int32 *count, PRINTK_INFO *info)
{
    2934:	03000008 	movweq	r0, #8
    2938:	00533d96 			; <UNDEFINED> instruction: 0x00533d96
    293c:	23020000 	movwcs	r0, #8192	; 0x2000
    switch (info->dest)
    2940:	05560800 	ldrbeq	r0, [r6, #-2048]	; 0x800
    2944:	97030000 	strls	r0, [r3, -r0]
    2948:	0000533d 	andeq	r5, r0, sp, lsr r3
    294c:	04230200 	strteq	r0, [r3], #-512	; 0x200
    {
        case DEST_CONSOLE:
            info->func((int8)c);
    2950:	00087d08 	andeq	r7, r8, r8, lsl #26
    2954:	3d980300 	ldccc	3, cr0, [r8]
    2958:	000004ed 	andeq	r0, r0, sp, ror #9
            break;
    295c:	08082302 	stmdaeq	r8, {r1, r8, r9, sp}
        case DEST_STRING:
            *(info->loc) = (uint8)c;
    2960:	000008d6 	ldrdeq	r0, [r0], -r6
    2964:	533d9903 	teqpl	sp, #49152	; 0xc000
            ++(info->loc);
    2968:	03000000 	movweq	r0, #0
    296c:	08208423 	stmdaeq	r0!, {r0, r1, r5, sl, pc}
    2970:	00000888 	andeq	r0, r0, r8, lsl #17
            break;
    2974:	883d9a03 	ldmdahi	sp!, {r0, r1, r9, fp, ip, pc}
        default:
            break;
    }
    *count += 1;
    2978:	03000000 	movweq	r0, #0
    297c:	08208823 	stmdaeq	r0!, {r0, r1, r5, fp, pc}
    2980:	000008e7 	andeq	r0, r0, r7, ror #17
}
    2984:	533d9b03 	teqpl	sp, #3072	; 0xc00
    2988:	03000000 	movweq	r0, #0

/********************************************************************/
static int32 printk_mknumstr (int8 *numstr, void *nump, int32 neg, int32 radix)
{
    298c:	08208c23 	stmdaeq	r0!, {r0, r1, r5, sl, fp, pc}
    2990:	000008ed 	andeq	r0, r0, sp, ror #17
    2994:	533d9c03 	teqpl	sp, #768	; 0x300
    2998:	03000000 	movweq	r0, #0
    uint32 ua,ub,uc;

    int32 nlen;
    int8 *nstrp;

    nlen = 0;
    299c:	08209023 	stmdaeq	r0!, {r0, r1, r5, ip, pc}
    nstrp = numstr;
    29a0:	000008f3 	strdeq	r0, [r0], -r3
    *nstrp++ = '\0';
    29a4:	533d9d03 	teqpl	sp, #192	; 0xc0
    29a8:	03000000 	movweq	r0, #0
    29ac:	08209423 	stmdaeq	r0!, {r0, r1, r5, sl, ip, pc}
    29b0:	000008f9 	strdeq	r0, [r0], -r9

    if (neg)
    29b4:	533d9e03 	teqpl	sp, #48	; 0x30
    29b8:	03000000 	movweq	r0, #0
    {
        a = *(int32 *)nump;
    29bc:	08209823 	stmdaeq	r0!, {r0, r1, r5, fp, ip, pc}
        if (a == 0)
    29c0:	00000893 	muleq	r0, r3, r8
    29c4:	983d9f03 	ldmdals	sp!, {r0, r1, r8, r9, sl, fp, ip, pc}
        {
            *nstrp = '0';
    29c8:	03000000 	movweq	r0, #0
    29cc:	08209c23 	stmdaeq	r0!, {r0, r1, r5, sl, fp, ip, pc}
            ++nlen;
    29d0:	000004be 			; <UNDEFINED> instruction: 0x000004be
    29d4:	533da003 	teqpl	sp, #3
            goto done;
        }
        while (a != 0)
        {
            b = (int32)a / (int32)radix;
    29d8:	03000000 	movweq	r0, #0
    29dc:	0820a423 	stmdaeq	r0!, {r0, r1, r5, sl, sp, pc}
    29e0:	000004c3 	andeq	r0, r0, r3, asr #9
            c = (int32)a - ((int32)b * (int32)radix);
    29e4:	533da103 	teqpl	sp, #-1073741824	; 0xc0000000
    29e8:	03000000 	movweq	r0, #0
    29ec:	0820a823 	stmdaeq	r0!, {r0, r1, r5, fp, sp, pc}
            if (c < 0)
    29f0:	000004c9 	andeq	r0, r0, r9, asr #9
    29f4:	533da203 	teqpl	sp, #805306368	; 0x30000000
            {
                c = ~c + 1 + '0';
    29f8:	03000000 	movweq	r0, #0
    29fc:	0820ac23 	stmdaeq	r0!, {r0, r1, r5, sl, fp, sp, pc}
            }
            else
            {
                c = c + '0';
    2a00:	000004cf 	andeq	r0, r0, pc, asr #9
    2a04:	533da303 	teqpl	sp, #201326592	; 0xc000000
            }
            a = b;
    2a08:	03000000 	movweq	r0, #0
            *nstrp++ = (int8)c;
    2a0c:	0820b023 	stmdaeq	r0!, {r0, r1, r5, ip, sp, pc}
    2a10:	000004d5 	ldrdeq	r0, [r0], -r5
    2a14:	533da403 	teqpl	sp, #50331648	; 0x3000000
    2a18:	03000000 	movweq	r0, #0
            ++nlen;
    2a1c:	0820b423 	stmdaeq	r0!, {r0, r1, r5, sl, ip, sp, pc}
    2a20:	000004db 	ldrdeq	r0, [r0], -fp
        {
            *nstrp = '0';
            ++nlen;
            goto done;
        }
        while (a != 0)
    2a24:	533da503 	teqpl	sp, #12582912	; 0xc00000
    2a28:	03000000 	movweq	r0, #0
            ++nlen;
        }
    }
    else
    {
        ua = *(uint32 *)nump;
    2a2c:	0820b823 	stmdaeq	r0!, {r0, r1, r5, fp, ip, sp, pc}
    2a30:	000004e1 	andeq	r0, r0, r1, ror #9
        if (ua == 0)
    2a34:	533da603 	teqpl	sp, #3145728	; 0x300000
        {
            *nstrp = '0';
    2a38:	03000000 	movweq	r0, #0
    2a3c:	0820bc23 	stmdaeq	r0!, {r0, r1, r5, sl, fp, ip, sp, pc}
            ++nlen;
    2a40:	000004e7 	andeq	r0, r0, r7, ror #9
    2a44:	533da703 	teqpl	sp, #786432	; 0xc0000
            goto done;
    2a48:	03000000 	movweq	r0, #0
        }
        while (ua != 0)
        {
            ub = (uint32)ua / (uint32)radix;
    2a4c:	0820c023 	stmdaeq	r0!, {r0, r1, r5, lr, pc}
    2a50:	00000842 	andeq	r0, r0, r2, asr #16
            uc = (uint32)ua - ((uint32)ub * (uint32)radix);
    2a54:	533da803 	teqpl	sp, #196608	; 0x30000
    2a58:	03000000 	movweq	r0, #0
    2a5c:	0820c423 	stmdaeq	r0!, {r0, r1, r5, sl, lr, pc}
    2a60:	0000084a 	andeq	r0, r0, sl, asr #16
            if (uc < 10)
    2a64:	533da903 	teqpl	sp, #49152	; 0xc000
            {
                uc = uc + '0';
    2a68:	03000000 	movweq	r0, #0
    2a6c:	0820c823 	stmdaeq	r0!, {r0, r1, r5, fp, lr, pc}
    2a70:	00000784 	andeq	r0, r0, r4, lsl #15
            }
            else
            {
                uc = uc - 10 + 'A';
    2a74:	533daa03 	teqpl	sp, #12288	; 0x3000
    2a78:	03000000 	movweq	r0, #0
            }
            ua = ub;
    2a7c:	0820cc23 	stmdaeq	r0!, {r0, r1, r5, sl, fp, lr, pc}
            *nstrp++ = (int8)uc;
    2a80:	0000078a 	andeq	r0, r0, sl, lsl #15
    2a84:	533dab03 	teqpl	sp, #3072	; 0xc00
    2a88:	03000000 	movweq	r0, #0
    2a8c:	0820d023 	stmdaeq	r0!, {r0, r1, r5, ip, lr, pc}
            ++nlen;
    2a90:	00000425 	andeq	r0, r0, r5, lsr #8
    2a94:	533dac03 	teqpl	sp, #768	; 0x300
        {
            *nstrp = '0';
            ++nlen;
            goto done;
        }
        while (ua != 0)
    2a98:	03000000 	movweq	r0, #0
            *nstrp++ = (int8)uc;
            ++nlen;
        }
    }
    done:
    return nlen;
    2a9c:	0820d423 	stmdaeq	r0!, {r0, r1, r5, sl, ip, lr, pc}
}
    2aa0:	0000065d 	andeq	r0, r0, sp, asr r6
    2aa4:	533dad03 	teqpl	sp, #192	; 0xc0
    2aa8:	03000000 	movweq	r0, #0

/********************************************************************/
static void printk_pad_zero (int32 curlen, int32 field_width, int32 *count, PRINTK_INFO *info)
{
    2aac:	0820d823 	stmdaeq	r0!, {r0, r1, r5, fp, ip, lr, pc}
    2ab0:	00000663 	andeq	r0, r0, r3, ror #12
    2ab4:	533dae03 	teqpl	sp, #48	; 0x30
    2ab8:	03000000 	movweq	r0, #0
    int32 i;

    for (i = curlen; i < field_width; i++)
    2abc:	0820dc23 	stmdaeq	r0!, {r0, r1, r5, sl, fp, ip, lr, pc}
    {
        printk_putc('0',count, info);
    2ac0:	0000042a 	andeq	r0, r0, sl, lsr #8
    2ac4:	533daf03 	teqpl	sp, #12
    2ac8:	03000000 	movweq	r0, #0
/********************************************************************/
static void printk_pad_zero (int32 curlen, int32 field_width, int32 *count, PRINTK_INFO *info)
{
    int32 i;

    for (i = curlen; i < field_width; i++)
    2acc:	0820e023 	stmdaeq	r0!, {r0, r1, r5, sp, lr, pc}
    2ad0:	0000089e 	muleq	r0, lr, r8
    2ad4:	883db003 	ldmdahi	sp!, {r0, r1, ip, sp, pc}
    2ad8:	03000000 	movweq	r0, #0
    {
        printk_putc('0',count, info);
    }
}
    2adc:	0820e423 	stmdaeq	r0!, {r0, r1, r5, sl, sp, lr, pc}
    2ae0:	000006fa 	strdeq	r0, [r0], -sl

/********************************************************************/
static void
printk_pad_space (int32 curlen, int32 field_width, int32 *count, PRINTK_INFO *info)
{
    2ae4:	533db103 	teqpl	sp, #-1073741824	; 0xc0000000
    2ae8:	03000000 	movweq	r0, #0
    2aec:	0a20e823 	beq	83cb80 <__etext+0x838b38>
    2af0:	0052434d 	subseq	r4, r2, sp, asr #6
    int32 i;

    for (i = curlen; i < field_width; i++)
    2af4:	533db203 	teqpl	sp, #805306368	; 0x30000000
    {
        printk_putc(' ',count, info);
    2af8:	03000000 	movweq	r0, #0
    2afc:	0020ec23 	eoreq	lr, r0, r3, lsr #24
    2b00:	00002c05 	andeq	r2, r0, r5, lsl #24
static void
printk_pad_space (int32 curlen, int32 field_width, int32 *count, PRINTK_INFO *info)
{
    int32 i;

    for (i = curlen; i < field_width; i++)
    2b04:	0004fe00 	andeq	pc, r4, r0, lsl #28
    2b08:	00810f00 	addeq	r0, r1, r0, lsl #30
    2b0c:	0ffb0000 	svceq	0x00fb0000
    2b10:	079d0b00 	ldreq	r0, [sp, r0, lsl #22]
    {
        printk_putc(' ',count, info);
    }
}
    2b14:	b3030000 	movwlt	r0, #12288	; 0x3000
    2b18:	00050a3d 	andeq	r0, r5, sp, lsr sl

/********************************************************************/
int32 printk (PRINTK_INFO *info, const char *fmt, va_list ap)
{
    2b1c:	10040c00 	andne	r0, r4, r0, lsl #24
    2b20:	0d000005 	stceq	0, cr0, [r0, #-20]	; 0xffffffec
    2b24:	00000311 	andeq	r0, r0, r1, lsl r3
    int8 vstr[33];
    int8 *vstrp;
    int32 vlen;

    int32 done;
    int32 count = 0;
    2b28:	0000e403 	andeq	lr, r0, r3, lsl #8
    2b2c:	37190400 	ldrcc	r0, [r9, -r0, lsl #8]

    /*
     * Start parsing apart the format string and display appropriate
     * formats and data.
     */
    for (p = (int8 *)fmt; (c = *p) != 0; p++)
    2b30:	03000000 	movweq	r0, #0
         * All formats begin with a '%' marker.  Special chars like
         * '\n' or '\t' are normally converted to the appropriate
         * character by the __compiler__.  Thus, no need for this
         * routine to account for the '\' character.
         */
        if (c != '%')
    2b34:	000006ae 	andeq	r0, r0, lr, lsr #13
    2b38:	005e1b04 	subseq	r1, lr, r4, lsl #22
            /*
             * This needs to be replaced with something like
             * 'out_char()' or call an OS routine.
             */
#ifndef UNIX_DEBUG
            if (c != '\n')
    2b3c:	04020000 	streq	r0, [r2], #-0
            {
                printk_putc(c, &count, info);
    2b40:	00000c04 	andeq	r0, r0, r4, lsl #24
    2b44:	04080200 	streq	r0, [r8], #-512	; 0x200
    2b48:	0000026e 	andeq	r0, r0, lr, ror #4
    2b4c:	0007fb10 	andeq	pc, r7, r0, lsl fp	; <UNPREDICTABLE>
            }
            else
            {
                printk_putc(0x0D /* CR */, &count, info);
    2b50:	0d050100 	stfeqs	f0, [r5, #-0]
    2b54:	0000057c 	andeq	r0, r0, ip, ror r5
    2b58:	0005fe11 	andeq	pc, r5, r1, lsl lr	; <UNPREDICTABLE>
    2b5c:	51113000 	tstpl	r1, r0
                printk_putc(0x0A /* LF */, &count, info);
    2b60:	32000006 	andcc	r0, r0, #6
    2b64:	0007f411 	andeq	pc, r7, r1, lsl r4	; <UNPREDICTABLE>
    2b68:	1100e000 	mrsne	lr, (UNDEF: 0)
    2b6c:	000003c9 	andeq	r0, r0, r9, asr #7

            /*
             * By using 'continue', the next iteration of the loop
             * is used, skipping the code that follows.
             */
            continue;
    2b70:	491100e4 	ldmdbmi	r1, {r2, r5, r6, r7}
        }

        /*
         * First check for specification modifier flags.
         */
        flags_used = 0;
    2b74:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
        done = FALSE;
    2b78:	054e1100 	strbeq	r1, [lr, #-256]	; 0x100
    2b7c:	01960000 	orrseq	r0, r6, r0
        while (!done)
        {
            switch (/* c = */ *++p)
    2b80:	0006a611 	andeq	sl, r6, r1, lsl r6
    2b84:	1101b400 	tstne	r1, r0, lsl #8
    2b88:	000005df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    2b8c:	030001c8 	movweq	r0, #456	; 0x1c8
    2b90:	0000137c 	andeq	r1, r0, ip, ror r3
    2b94:	05391805 	ldreq	r1, [r9, #-2053]!	; 0x805
    2b98:	01020000 	mrseq	r0, (UNDEF: 2)
    2b9c:	00016d08 	andeq	r6, r1, r8, lsl #26
    2ba0:	b2011200 	andlt	r1, r1, #0
    2ba4:	01000013 	tsteq	r0, r3, lsl r0
    2ba8:	0515011c 	ldreq	r0, [r5, #-284]	; 0x11c
    2bac:	1c280000 	stcne	0, cr0, [r8], #-0
    2bb0:	1eae0000 	cdpne	0, 10, cr0, cr14, cr0, {0}
    2bb4:	07c80000 	strbeq	r0, [r8, r0]
    2bb8:	1d010000 	stcne	0, cr0, [r1, #-0]
    2bbc:	13000006 	movwne	r0, #6
    2bc0:	00001355 	andeq	r1, r0, r5, asr r3
    2bc4:	057c1c01 	ldrbeq	r1, [ip, #-3073]!	; 0xc01
    2bc8:	91020000 	mrsls	r0, (UNDEF: 2)
    2bcc:	13f0146f 	mvnsne	r1, #1862270976	; 0x6f000000
    2bd0:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    2bd4:	00000515 	andeq	r0, r0, r5, lsl r5
    2bd8:	14729102 	ldrbtne	r9, [r2], #-258	; 0x102
    2bdc:	0000139f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
            {
                case '-':
                    flags_used |= FLAGS_MINUS;
    2be0:	05151f01 	ldreq	r1, [r5, #-3841]	; 0xf01
    2be4:	91020000 	mrsls	r0, (UNDEF: 2)
                    break;
    2be8:	13ad1477 			; <UNDEFINED> instruction: 0x13ad1477
                case '+':
                    flags_used |= FLAGS_PLUS;
    2bec:	1f010000 	svcne	0x00010000
    2bf0:	00000515 	andeq	r0, r0, r5, lsl r5
                    break;
                case ' ':
                    flags_used |= FLAGS_SPACE;
    2bf4:	14769102 	ldrbtne	r9, [r6], #-258	; 0x102
    2bf8:	0000130a 	andeq	r1, r0, sl, lsl #6
                    break;
    2bfc:	05152001 	ldreq	r2, [r5, #-1]
                case '0':
                    flags_used |= FLAGS_ZERO;
    2c00:	91020000 	mrsls	r0, (UNDEF: 2)
    2c04:	13661471 	cmnne	r6, #1895825408	; 0x71000000
                    break;
                case '#':
                    flags_used |= FLAGS_POUND;
    2c08:	20010000 	andcs	r0, r1, r0
    2c0c:	00000515 	andeq	r0, r0, r5, lsl r5
                    break;
    2c10:	14759102 	ldrbtne	r9, [r5], #-258	; 0x102
                default:
                    /* we've gone one int8 too far */
                    --p;
    2c14:	00001362 	andeq	r1, r0, r2, ror #6
    2c18:	05152001 	ldreq	r2, [r5, #-1]
                    done = TRUE;
    2c1c:	91020000 	mrsls	r0, (UNDEF: 2)
                    break;
    2c20:	134b1474 	movtne	r1, #46196	; 0xb474
        /*
         * First check for specification modifier flags.
         */
        flags_used = 0;
        done = FALSE;
        while (!done)
    2c24:	20010000 	andcs	r0, r1, r0
        }

        /*
         * Next check for minimum field width.
         */
        field_width = 0;
    2c28:	00000515 	andeq	r0, r0, r5, lsl r5
    2c2c:	00739102 	rsbseq	r9, r3, r2, lsl #2
        done = FALSE;
    2c30:	13c90115 	bicne	r0, r9, #1073741829	; 0x40000005
        while (!done)
    2c34:	a5010000 	strge	r0, [r1, #-0]
        {
            switch (c = *++p)
    2c38:	001eb001 	andseq	fp, lr, r1
    2c3c:	001f4e00 	andseq	r4, pc, r0, lsl #28
    2c40:	00080000 	andeq	r0, r8, r0
    2c44:	068a0100 	streq	r0, [sl], r0, lsl #2
    2c48:	f2130000 	vhadd.s16	d0, d3, d0
    2c4c:	01000012 	tsteq	r0, r2, lsl r0
                case '5':
                case '6':
                case '7':
                case '8':
                case '9':
                    field_width = (field_width * 10) + (c - '0');
    2c50:	000520a5 	andeq	r2, r5, r5, lsr #1
    2c54:	6c910200 	lfmvs	f0, 4, [r1], {0}
    2c58:	0012fa13 	andseq	pc, r2, r3, lsl sl	; <UNPREDICTABLE>
    2c5c:	20a50100 	adccs	r0, r5, r0, lsl #2
    2c60:	02000005 	andeq	r0, r0, #5
    2c64:	c1136891 			; <UNDEFINED> instruction: 0xc1136891
    2c68:	01000013 	tsteq	r0, r3, lsl r0
                    break;
                default:
                    /* we've gone one int8 too far */
                    --p;
    2c6c:	000520a5 	andeq	r2, r5, r5, lsr #1
    2c70:	64910200 	ldrvs	r0, [r1], #512	; 0x200
                    done = TRUE;
    2c74:	00130213 	andseq	r0, r3, r3, lsl r2
    2c78:	20a50100 	adccs	r0, r5, r0, lsl #2
        /*
         * Next check for minimum field width.
         */
        field_width = 0;
        done = FALSE;
        while (!done)
    2c7c:	02000005 	andeq	r0, r0, #5
    2c80:	29146091 	ldmdbcs	r4, {r0, r4, r7, sp, lr}
        }

        /*
         * Next check for the width and precision field separator.
         */
        if (/* (c = *++p) */ *++p == '.')
    2c84:	01000013 	tsteq	r0, r3, lsl r0
    2c88:	000520a7 	andeq	r2, r5, r7, lsr #1
    2c8c:	70910200 	addsvc	r0, r1, r0, lsl #4
    2c90:	01006916 	tsteq	r0, r6, lsl r9

            /*
             * Must get precision field width, if present.
             */
            /* precision_width = 0; */
            done = FALSE;
    2c94:	000515a8 	andeq	r1, r5, r8, lsr #11
    2c98:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
            while (!done)
            {
                switch (/* c = uncomment if used below */ *++p)
    2c9c:	08241700 	stmdaeq	r4!, {r8, r9, sl, ip}
    2ca0:	0c010000 	stceq	0, cr0, [r1], {-0}
    2ca4:	00000520 	andeq	r0, r0, r0, lsr #10
    2ca8:	04030501 	streq	r0, [r3], #-1281	; 0x501
    2cac:	171fff00 	ldrne	pc, [pc, -r0, lsl #30]
    2cb0:	00000451 	andeq	r0, r0, r1, asr r4
                            (c - '0');
#endif
                        break;
                    default:
                        /* we've gone one int8 too far */
                        --p;
    2cb4:	05200d01 	streq	r0, [r0, #-3329]!	; 0xd01
    2cb8:	05010000 	streq	r0, [r1, #-0]
                        done = TRUE;
    2cbc:	ff000803 			; <UNDEFINED> instruction: 0xff000803
    2cc0:	039e171f 	orrseq	r1, lr, #8126464	; 0x7c0000
            /*
             * Must get precision field width, if present.
             */
            /* precision_width = 0; */
            done = FALSE;
            while (!done)
    2cc4:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    2cc8:	00000520 	andeq	r0, r0, r0, lsr #10
            }
        }
        else
        {
            /* we've gone one int8 too far */
            --p;
    2ccc:	0c030501 	cfstr32eq	mvfx0, [r3], {1}
    2cd0:	171fff00 	ldrne	pc, [pc, -r0, lsl #30]

        /*
         * Check for the length modifier.
         */
        /* length_modifier = 0; */
        switch (/* c = */ *++p)
    2cd4:	00000415 	andeq	r0, r0, r5, lsl r4
    2cd8:	05200f01 	streq	r0, [r0, #-3841]!	; 0xf01
    2cdc:	05010000 	streq	r0, [r1, #-0]
    2ce0:	ff001003 			; <UNDEFINED> instruction: 0xff001003
    2ce4:	101b001f 	andsne	r0, fp, pc, lsl r0
    2ce8:	00020000 	andeq	r0, r2, r0
    2cec:	000008e7 	andeq	r0, r0, r7, ror #17
            case 'L':
                /* length_modifier |= LENMOD_L; */
                break;
            default:
                /* we've gone one int8 too far */
                --p;
    2cf0:	020a0104 	andeq	r0, sl, #1
    2cf4:	de010000 	cdple	0, 0, cr0, cr1, cr0, {0}
        /* length_modifier = 0; */
        switch (/* c = */ *++p)
        {
            case 'h':
                /* length_modifier |= LENMOD_h; */
                break;
    2cf8:	62000014 	andvs	r0, r0, #20
            case 'l':
                /* length_modifier |= LENMOD_l; */
                break;
    2cfc:	50000000 	andpl	r0, r0, r0
            case 'L':
                /* length_modifier |= LENMOD_L; */
                break;
    2d00:	de00001f 	mcrle	0, 0, r0, cr0, cr15, {0}
        }

        /*
         * Now we're ready to examine the format.
         */
        switch (c = *++p)
    2d04:	33000028 	movwcc	r0, #40	; 0x28
    2d08:	02000009 	andeq	r0, r0, #9
    2d0c:	01660601 	cmneq	r6, r1, lsl #12
    2d10:	05030000 	streq	r0, [r3, #-0]
    2d14:	02000006 	andeq	r0, r0, #6
    2d18:	0000372a 	andeq	r3, r0, sl, lsr #14
    2d1c:	08010200 	stmdaeq	r1, {r9}
    2d20:	00000164 	andeq	r0, r0, r4, ror #2
    2d24:	2c050202 	sfmcs	f0, 4, [r5], {2}
    2d28:	02000000 	andeq	r0, r0, #0
    2d2c:	01ec0702 	mvneq	r0, r2, lsl #14
    2d30:	04020000 	streq	r0, [r2], #-0
    2d34:	00010805 	andeq	r0, r1, r5, lsl #16
    2d38:	01b60300 			; <UNDEFINED> instruction: 0x01b60300
    2d3c:	50020000 	andpl	r0, r2, r0
    2d40:	0000005e 	andeq	r0, r0, lr, asr r0
    2d44:	a4070402 	strge	r0, [r7], #-1026	; 0x402
    2d48:	02000001 	andeq	r0, r0, #1
    2d4c:	01030508 	tsteq	r3, r8, lsl #10
    2d50:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    2d54:	00019f07 	andeq	r9, r1, r7, lsl #30
    2d58:	05040400 	streq	r0, [r4, #-1024]	; 0x400
    2d5c:	00746e69 	rsbseq	r6, r4, r9, ror #28
    2d60:	a9070402 	stmdbge	r7, {r1, sl}
    2d64:	05000001 	streq	r0, [r0, #-1]
    2d68:	a04b0301 	subge	r0, fp, r1, lsl #6
    2d6c:	06000003 	streq	r0, [r0], -r3
    2d70:	00000d95 	muleq	r0, r5, sp
    2d74:	09ad0600 	stmibeq	sp!, {r9, sl}
    2d78:	06010000 	streq	r0, [r1], -r0
    2d7c:	0000099f 	muleq	r0, pc, r9	; <UNPREDICTABLE>
    2d80:	0ca60602 	stceq	6, cr0, [r6], #8
    2d84:	06030000 	streq	r0, [r3], -r0
    2d88:	00000b5f 	andeq	r0, r0, pc, asr fp
    2d8c:	0fd00604 	svceq	0x00d00604
    2d90:	06050000 	streq	r0, [r5], -r0
    2d94:	00001006 	andeq	r1, r0, r6
    2d98:	0bc20606 	bleq	ff0845b8 <__StackLimit+0xdf0845b8>
    2d9c:	06070000 	streq	r0, [r7], -r0
    2da0:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2da4:	0bde0608 	bleq	ff7845cc <__StackLimit+0xdf7845cc>
        {
            case 'd':
            case 'i':
                ival = (int32)va_arg(ap, int32);
    2da8:	06090000 	streq	r0, [r9], -r0
    2dac:	00000afa 	strdeq	r0, [r0], -sl
    2db0:	0994060a 	ldmibeq	r4, {r1, r3, r9, sl}
                vlen = printk_mknumstr(vstr,&ival,TRUE,10);
    2db4:	060b0000 	streq	r0, [fp], -r0
    2db8:	00000c50 	andeq	r0, r0, r0, asr ip
    2dbc:	0b09060c 	bleq	2445f4 <__etext+0x2405ac>
    2dc0:	060d0000 	streq	r0, [sp], -r0
    2dc4:	00000dee 	andeq	r0, r0, lr, ror #27
    2dc8:	0c8c060e 	stceq	6, cr0, [ip], {14}
    2dcc:	060f0000 	streq	r0, [pc], -r0
                vstrp = &vstr[vlen];
    2dd0:	00000d50 	andeq	r0, r0, r0, asr sp
    2dd4:	0a1d0610 	beq	74461c <__etext+0x7405d4>

                if (ival < 0)
    2dd8:	06110000 	ldreq	r0, [r1], -r0
    2ddc:	00000e7c 	andeq	r0, r0, ip, ror lr
                {
                    schar = '-';
    2de0:	0b330612 	bleq	cc4630 <__etext+0xcc05e8>
                    ++vlen;
    2de4:	06130000 	ldreq	r0, [r3], -r0
    2de8:	00001016 	andeq	r1, r0, r6, lsl r0
    2dec:	0c610614 	stcleq	6, cr0, [r1], #-80	; 0xffffffb0
                }
                else
                {
                    if (IS_FLAG_PLUS(flags_used))
    2df0:	06150000 	ldreq	r0, [r5], -r0
    2df4:	00001103 	andeq	r1, r0, r3, lsl #2
                    {
                        schar = '+';
    2df8:	0b850616 	bleq	fe144658 <__StackLimit+0xde144658>
    2dfc:	06170000 	ldreq	r0, [r7], -r0
                        ++vlen;
    2e00:	00000a5e 	andeq	r0, r0, lr, asr sl
    2e04:	0e9b0618 	mrceq	6, 4, r0, cr11, cr8, {0}
                    }
                    else
                    {
                        if (IS_FLAG_SPACE(flags_used))
    2e08:	06190000 	ldreq	r0, [r9], -r0
    2e0c:	00000aea 	andeq	r0, r0, sl, ror #21
    2e10:	0f41061a 	svceq	0x0041061a
                        {
                            schar = ' ';
    2e14:	061b0000 	ldreq	r0, [fp], -r0
                            ++vlen;
    2e18:	00000b9e 	muleq	r0, lr, fp
    2e1c:	1053061c 	subsne	r0, r3, ip, lsl r6
    2e20:	061d0000 	ldreq	r0, [sp], -r0
                        }
                        else
                        {
                            schar = 0;
    2e24:	00000d1b 	andeq	r0, r0, fp, lsl sp
                        }
                    }
                }
                dschar = FALSE;
    2e28:	10d3061e 	sbcsne	r0, r3, lr, lsl r6
    2e2c:	061f0000 	ldreq	r0, [pc], -r0
            
                /*
                 * do the ZERO pad.
                 */
                if (IS_FLAG_ZERO(flags_used))
    2e30:	00000c98 	muleq	r0, r8, ip
    2e34:	10bd0620 	adcsne	r0, sp, r0, lsr #12
                {
                    if (schar)
    2e38:	06210000 	strteq	r0, [r1], -r0
    2e3c:	00000e15 	andeq	r0, r0, r5, lsl lr
                        printk_putc(schar, &count, info);
    2e40:	10f00622 	rscsne	r0, r0, r2, lsr #12
    2e44:	06230000 	strteq	r0, [r3], -r0
    2e48:	00000f75 	andeq	r0, r0, r5, ror pc
                    dschar = TRUE;
    2e4c:	0aa10624 	beq	fe8446e4 <__StackLimit+0xde8446e4>
    2e50:	06250000 	strteq	r0, [r5], -r0
            
                    printk_pad_zero (vlen, field_width, &count, info);
    2e54:	000010e3 	andeq	r1, r0, r3, ror #1
    2e58:	0e6b0626 	cdpeq	6, 6, cr0, cr11, cr6, {1}
    2e5c:	06270000 	strteq	r0, [r7], -r0
    2e60:	000009f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
                    vlen = field_width;
    2e64:	0e730628 	cdpeq	6, 7, cr0, cr3, cr8, {1}
                }
                else
                {
                    if (!IS_FLAG_MINUS(flags_used))
    2e68:	06290000 	strteq	r0, [r9], -r0
    2e6c:	00000ee0 	andeq	r0, r0, r0, ror #29
    2e70:	0ee9062a 	cdpeq	6, 14, cr0, cr9, cr10, {1}
                    {
                        printk_pad_space (vlen, field_width, &count, info);
    2e74:	062b0000 	strteq	r0, [fp], -r0
    2e78:	00000ef2 	strdeq	r0, [r0], -r2
    2e7c:	0977062c 	ldmdbeq	r7!, {r2, r3, r5, r9, sl}^
    2e80:	062d0000 	strteq	r0, [sp], -r0
            
                        if (schar)
    2e84:	00000dc4 	andeq	r0, r0, r4, asr #27
                            printk_putc(schar, &count, info);
    2e88:	0adb062e 	beq	ff6c4748 <__StackLimit+0xdf6c4748>
    2e8c:	062f0000 	strteq	r0, [pc], -r0
    2e90:	00000c1e 	andeq	r0, r0, lr, lsl ip
    2e94:	11470630 	cmpne	r7, r0, lsr r6
                        dschar = TRUE;
    2e98:	06310000 	ldrteq	r0, [r1], -r0
                    }
                }
            
                /* the string was built in reverse order, now display in */
                /* correct order */
                if (!dschar && schar)
    2e9c:	00000eca 	andeq	r0, r0, sl, asr #29
    2ea0:	0bfa0632 	bleq	ffe84770 <__StackLimit+0xdfe84770>
    2ea4:	06330000 	ldrteq	r0, [r3], -r0
    2ea8:	00000b27 	andeq	r0, r0, r7, lsr #22
                {
                    printk_putc(schar, &count, info);
    2eac:	0e300634 	mrceq	6, 1, r0, cr0, cr4, {1}
    2eb0:	06350000 	ldrteq	r0, [r5], -r0
    2eb4:	00001042 	andeq	r1, r0, r2, asr #32
    2eb8:	0f320636 	svceq	0x00320636
                }
                goto cont_xd;

            case 'x':
            case 'X':
                uval = (uint32)va_arg(ap, uint32);
    2ebc:	06370000 	ldrteq	r0, [r7], -r0
    2ec0:	00000fde 	ldrdeq	r0, [r0], -lr
    2ec4:	0bae0638 	bleq	feb847ac <__StackLimit+0xdeb847ac>
                vlen = printk_mknumstr(vstr,&uval,FALSE,16);
    2ec8:	06390000 	ldrteq	r0, [r9], -r0
    2ecc:	00001112 	andeq	r1, r0, r2, lsl r1
    2ed0:	0d41063a 	stcleq	6, cr0, [r1, #-232]	; 0xffffff18
    2ed4:	063b0000 	ldrteq	r0, [fp], -r0
    2ed8:	000010c5 	andeq	r1, r0, r5, asr #1
    2edc:	0d5f063c 	ldcleq	6, cr0, [pc, #-240]	; 2df4 <printk+0x2d8>
    2ee0:	063d0000 	ldrteq	r0, [sp], -r0
                vstrp = &vstr[vlen];
    2ee4:	00000c42 	andeq	r0, r0, r2, asr #24
    2ee8:	0a4e063e 	beq	13847e8 <__etext+0x13807a0>

                dschar = FALSE;
    2eec:	063f0000 	ldrteq	r0, [pc], -r0
    2ef0:	000009c9 	andeq	r0, r0, r9, asr #19
                if (IS_FLAG_ZERO(flags_used))
    2ef4:	8b0600c0 	blhi	1831fc <__etext+0x17f1b4>
    2ef8:	c100000e 	tstgt	r0, lr
                {
                    if (IS_FLAG_POUND(flags_used))
    2efc:	107d0600 	rsbsne	r0, sp, r0, lsl #12
    2f00:	00c20000 	sbceq	r0, r2, r0
    2f04:	000b4206 	andeq	r4, fp, r6, lsl #4
                    {
                        printk_putc('0', &count, info);
    2f08:	0600c300 	streq	ip, [r0], -r0, lsl #6
    2f0c:	00000bec 	andeq	r0, r0, ip, ror #23
    2f10:	a60600c4 	strge	r0, [r6], -r4, asr #1
    2f14:	c500000f 	strgt	r0, [r0, #-15]
                        printk_putc('x', &count, info);
    2f18:	11390600 	teqne	r9, r0, lsl #12
    2f1c:	00c60000 	sbceq	r0, r6, r0
    2f20:	000c3206 	andeq	r3, ip, r6, lsl #4
    2f24:	0600c700 	streq	ip, [r0], -r0, lsl #14
                        /*vlen += 2;*/
                        dschar = TRUE;
    2f28:	00000e4d 	andeq	r0, r0, sp, asr #28
                    }
                    printk_pad_zero (vlen, field_width, &count, info);
    2f2c:	b70600c8 	strlt	r0, [r6, -r8, asr #1]
    2f30:	c900000a 	stmdbgt	r0, {r1, r3}
    2f34:	0ac00600 	beq	ff00473c <__StackLimit+0xdf00473c>
    2f38:	00ca0000 	sbceq	r0, sl, r0
                    vlen = field_width;
    2f3c:	000f5106 	andeq	r5, pc, r6, lsl #2
    2f40:	0600cb00 	streq	ip, [r0], -r0, lsl #22
                }
                else
                {
                    if (!IS_FLAG_MINUS(flags_used))
    2f44:	00000f5a 	andeq	r0, r0, sl, asr pc
    2f48:	630600cc 	movwvs	r0, #24780	; 0x60cc
                    {
                        if (IS_FLAG_POUND(flags_used))
    2f4c:	cd00000f 	stcgt	0, cr0, [r0, #-60]	; 0xffffffc4
    2f50:	09f90600 	ldmibeq	r9!, {r9, sl}^
    2f54:	00ce0000 	sbceq	r0, lr, r0
                        {
                            vlen += 2;
    2f58:	000a0206 	andeq	r0, sl, r6, lsl #4
    2f5c:	0600cf00 	streq	ip, [r0], -r0, lsl #30
                        }
                        printk_pad_space (vlen, field_width, &count, info);
    2f60:	00000a0b 	andeq	r0, r0, fp, lsl #20
    2f64:	630600d0 	movwvs	r0, #24784	; 0x60d0
    2f68:	d100000e 	tstle	r0, lr
    2f6c:	09e80600 	stmibeq	r8!, {r9, sl}^
                        if (IS_FLAG_POUND(flags_used))
    2f70:	00d20000 	sbcseq	r0, r2, r0
    2f74:	000f1c06 	andeq	r1, pc, r6, lsl #24
                        {
                            printk_putc('0', &count, info);
    2f78:	0600d300 	streq	sp, [r0], -r0, lsl #6
    2f7c:	0000108b 	andeq	r1, r0, fp, lsl #1
    2f80:	940600d4 	strls	r0, [r6], #-212	; 0xd4
    2f84:	d5000010 	strle	r0, [r0, #-16]
                            printk_putc('x', &count, info);
    2f88:	109d0600 	addsne	r0, sp, r0, lsl #12
    2f8c:	00d60000 	sbcseq	r0, r6, r0
    2f90:	0010a606 	andseq	sl, r0, r6, lsl #12
    2f94:	0600d700 	streq	sp, [r0], -r0, lsl #14
                            dschar = TRUE;
    2f98:	00000f81 	andeq	r0, r0, r1, lsl #31
    2f9c:	d50600d8 	strle	r0, [r6, #-216]	; 0xd8
                        }
                    }
                }

                if ((IS_FLAG_POUND(flags_used)) && !dschar)
    2fa0:	d900000d 	stmdble	r0, {r0, r2, r3}
    2fa4:	0d8a0600 	stceq	6, cr0, [sl]
    2fa8:	00da0000 	sbcseq	r0, sl, r0
    2fac:	000ff206 	andeq	pc, pc, r6, lsl #4
    2fb0:	0600db00 	streq	sp, [r0], -r0, lsl #22
                {
                    printk_putc('0', &count, info);
    2fb4:	00000e1e 	andeq	r0, r0, lr, lsl lr
    2fb8:	6c0600dc 	stcvs	0, cr0, [r6], {220}	; 0xdc
    2fbc:	dd000010 	stcle	0, cr0, [r0, #-64]	; 0xffffffc0
    2fc0:	0b180600 	bleq	6047c8 <__etext+0x600780>
                    printk_putc('x', &count, info);
    2fc4:	00de0000 	sbcseq	r0, lr, r0
    2fc8:	000f0d06 	andeq	r0, pc, r6, lsl #26
    2fcc:	0600df00 	streq	sp, [r0], -r0, lsl #30
    2fd0:	00001063 	andeq	r1, r0, r3, rrx
                    vlen += 2;
    2fd4:	fb0600e0 	blx	18335e <__etext+0x17f316>
    2fd8:	e100000e 	tst	r0, lr
                }
                goto cont_xd;

            case 'o':
                uval = (uint32)va_arg(ap, uint32);
    2fdc:	0f040600 	svceq	0x00040600
    2fe0:	00e20000 	rsceq	r0, r2, r0
    2fe4:	000d1206 	andeq	r1, sp, r6, lsl #4
                vlen = printk_mknumstr(vstr,&uval,FALSE,8);
    2fe8:	0600e300 	streq	lr, [r0], -r0, lsl #6
    2fec:	000010b5 	strheq	r1, [r0], -r5
    2ff0:	800600e4 	andhi	r0, r6, r4, ror #1
    2ff4:	e500000c 	str	r0, [r0, #-12]
    2ff8:	0dde0600 	ldcleq	6, cr0, [lr]
    2ffc:	00e60000 	rsceq	r0, r6, r0
    3000:	000cb506 	andeq	fp, ip, r6, lsl #10
                goto cont_u;
            case 'b':
                uval = (uint32)va_arg(ap, uint32);
    3004:	0600e700 	streq	lr, [r0], -r0, lsl #14
    3008:	00000cbf 			; <UNDEFINED> instruction: 0x00000cbf
    300c:	ba0600e8 	blt	1833b4 <__etext+0x17f36c>
                vlen = printk_mknumstr(vstr,&uval,FALSE,2);
    3010:	e900000d 	stmdb	r0, {r0, r2, r3}
    3014:	0cc90600 	stcleq	6, cr0, [r9], {0}
    3018:	00ea0000 	rsceq	r0, sl, r0
    301c:	000cd306 	andeq	sp, ip, r6, lsl #6
    3020:	0600eb00 	streq	lr, [r0], -r0, lsl #22
    3024:	00000cdd 	ldrdeq	r0, [r0], -sp
    3028:	e70600ec 	str	r0, [r6, -ip, ror #1]
                goto cont_u;
            case 'p':
                uval = (uint32)va_arg(ap, void *);
    302c:	ed00000c 	stc	0, cr0, [r0, #-48]	; 0xffffffd0
    3030:	0e5b0600 	cdpeq	6, 5, cr0, cr11, cr0, {0}
    3034:	00ee0000 	rsceq	r0, lr, r0
                vlen = printk_mknumstr(vstr,&uval,FALSE,16);
    3038:	000d6f06 	andeq	r6, sp, r6, lsl #30
    303c:	0600ef00 	streq	lr, [r0], -r0, lsl #30
    3040:	00000b94 	muleq	r0, r4, fp
    3044:	aa0600f0 	bge	18340c <__etext+0x17f3c4>
    3048:	f100000e 	cps	#14
    304c:	0f6c0600 	svceq	0x006c0600
    3050:	00f20000 	rscseq	r0, r2, r0
                goto cont_u;
            case 'u':
                uval = (uint32)va_arg(ap, uint32);
    3054:	000daf06 	andeq	sl, sp, r6, lsl #30
    3058:	0600f300 	streq	pc, [r0], -r0, lsl #6
    305c:	00000eba 			; <UNDEFINED> instruction: 0x00000eba
                vlen = printk_mknumstr(vstr,&uval,FALSE,10);
    3060:	140600f4 	strne	r0, [r6], #-244	; 0xf4
    3064:	f500000a 			; <UNDEFINED> instruction: 0xf500000a
    3068:	0ac90600 	beq	ff244870 <__StackLimit+0xdf244870>
    306c:	00f60000 	rscseq	r0, r6, r0
    3070:	000ad206 	andeq	sp, sl, r6, lsl #4
    3074:	0600f700 	streq	pc, [r0], -r0, lsl #14
    3078:	000009dc 	ldrdeq	r0, [r0], -ip

                cont_u:
                    vstrp = &vstr[vlen];
    307c:	8a0600f8 	bhi	183464 <__etext+0x17f41c>
    3080:	f900000f 			; <UNDEFINED> instruction: 0xf900000f

                    if (IS_FLAG_ZERO(flags_used))
    3084:	04020000 	streq	r0, [r2], #-0
    3088:	00028507 	andeq	r8, r2, r7, lsl #10
    308c:	002c0700 	eoreq	r0, ip, r0, lsl #14
                    {
                        printk_pad_zero (vlen, field_width, &count, info);
    3090:	03b70000 			; <UNDEFINED> instruction: 0x03b70000
    3094:	a0080000 	andge	r0, r8, r0
    3098:	1b000003 	blne	30ac <printk+0x590>
    309c:	002c0700 	eoreq	r0, ip, r0, lsl #14
                        vlen = field_width;
    30a0:	03c70000 	biceq	r0, r7, #0
                    }
                    else
                    {
                        if (!IS_FLAG_MINUS(flags_used))
    30a4:	a0080000 	andge	r0, r8, r0
    30a8:	03000003 	movweq	r0, #3
    30ac:	002c0700 	eoreq	r0, ip, r0, lsl #14
                        {
                            printk_pad_space (vlen, field_width, &count, info);
    30b0:	03d70000 	bicseq	r0, r7, #0
    30b4:	a0080000 	andge	r0, r8, r0
    30b8:	07000003 	streq	r0, [r0, -r3]
    30bc:	002c0700 	eoreq	r0, ip, r0, lsl #14
                /* correct order */
                if (!dschar && schar)
                {
                    printk_putc(schar, &count, info);
                }
                goto cont_xd;
    30c0:	03e70000 	mvneq	r0, #0
                {
                    printk_putc('0', &count, info);
                    printk_putc('x', &count, info);
                    vlen += 2;
                }
                goto cont_xd;
    30c4:	a0080000 	andge	r0, r8, r0
                        }
                    }

                cont_xd:
                    while (*vstrp)
                        printk_putc(*vstrp--, &count, info);
    30c8:	17000003 	strne	r0, [r0, -r3]
    30cc:	00530700 	subseq	r0, r3, r0, lsl #14
    30d0:	03f70000 	mvnseq	r0, #0
    30d4:	a0080000 	andge	r0, r8, r0
    30d8:	1f000003 	svcne	0x00000003
    30dc:	002c0700 	eoreq	r0, ip, r0, lsl #14
    30e0:	04070000 	streq	r0, [r7], #-0
    30e4:	a0080000 	andge	r0, r8, r0
                            printk_pad_space (vlen, field_width, &count, info);
                        }
                    }

                cont_xd:
                    while (*vstrp)
    30e8:	00000003 	andeq	r0, r0, r3
    30ec:	0b790900 	bleq	1e454f4 <__etext+0x1e414ac>
                        printk_putc(*vstrp--, &count, info);

                    if (IS_FLAG_MINUS(flags_used))
    30f0:	03cc0000 	biceq	r0, ip, #0
    30f4:	04a435a5 	strteq	r3, [r4], #1445	; 0x5a5
    30f8:	500a0000 	andpl	r0, sl, r0
                    {
                        printk_pad_space (vlen, field_width, &count, info);
    30fc:	03005243 	movweq	r5, #579	; 0x243
    3100:	03e735a6 	mvneq	r3, #696254464	; 0x29800000
    3104:	23020000 	movwcs	r0, #8192	; 0x2000
    3108:	09a70b00 	stmibeq	r7!, {r8, r9, fp}
                    }
                break;

            case 'c':
                cval = (int8)va_arg(ap, uint32);
    310c:	a7030000 	strge	r0, [r3, -r0]
    3110:	00005335 	andeq	r5, r0, r5, lsr r3
    3114:	80230300 	eorhi	r0, r3, r0, lsl #6
    3118:	0f2c0b01 	svceq	0x002c0b01
                printk_putc(cval,&count, info);
    311c:	a8030000 	stmdage	r3, {}	; <UNPREDICTABLE>
    3120:	00005335 	andeq	r5, r0, r5, lsr r3
    3124:	84230300 	strthi	r0, [r3], #-768	; 0x300
    3128:	087d0b01 	ldmdaeq	sp!, {r0, r8, r9, fp}^
                break;
            case 's':
                sval = (int8 *)va_arg(ap, int8 *);
    312c:	a9030000 	stmdbge	r3, {}	; <UNPREDICTABLE>
    3130:	0003d735 	andeq	sp, r3, r5, lsr r7
    3134:	88230300 	stmdahi	r3!, {r8, r9}
                if (sval)
    3138:	0b740b01 	bleq	1d05d44 <__etext+0x1d01cfc>
    313c:	aa030000 	bge	c3144 <__etext+0xbf0fc>
                {
                    vlen = strlen((const char *)sval);
    3140:	00005335 	andeq	r5, r0, r5, lsr r3
    3144:	a0230300 	eorge	r0, r3, r0, lsl #6
                    if (!IS_FLAG_MINUS(flags_used))
    3148:	08880b01 	stmeq	r8, {r0, r8, r9, fp}
    314c:	ab030000 	blge	c3154 <__etext+0xbf10c>
    3150:	0003a735 	andeq	sl, r3, r5, lsr r7
                    {
                        printk_pad_space (vlen, field_width, &count, info);
    3154:	a4230300 	strtge	r0, [r3], #-768	; 0x300
    3158:	0aa90b01 	beq	fea45d64 <__StackLimit+0xdea45d64>
    315c:	ac030000 	stcge	0, cr0, [r3], {-0}
    3160:	00005335 	andeq	r5, r0, r5, lsr r3
                    }
                    while (*sval)
                        printk_putc(*sval++,&count, info);
    3164:	c0230300 	eorgt	r0, r3, r0, lsl #6
    3168:	09d70b01 	ldmibeq	r7, {r0, r8, r9, fp}^
    316c:	ad030000 	stcge	0, cr0, [r3, #-0]
    3170:	00005335 	andeq	r5, r0, r5, lsr r3
    3174:	c4230300 	strtgt	r0, [r3], #-768	; 0x300
    3178:	0c060b01 	stceq	11, cr0, [r6], {1}
    317c:	ae030000 	cdpge	0, 0, cr0, cr3, cr0, {0}
    3180:	00005335 	andeq	r5, r0, r5, lsr r3
                    vlen = strlen((const char *)sval);
                    if (!IS_FLAG_MINUS(flags_used))
                    {
                        printk_pad_space (vlen, field_width, &count, info);
                    }
                    while (*sval)
    3184:	c8230300 	stmdagt	r3!, {r8, r9}
    3188:	920c0001 	andls	r0, ip, #1
                        printk_putc(*sval++,&count, info);
                    if (IS_FLAG_MINUS(flags_used))
    318c:	0300000a 	movweq	r0, #10
    3190:	04b035af 	ldrteq	r3, [r0], #1455	; 0x5af
    3194:	040d0000 	streq	r0, [sp], #-0
                    {
                        printk_pad_space (vlen, field_width, &count, info);
    3198:	000004b6 			; <UNDEFINED> instruction: 0x000004b6
    319c:	0004070e 	andeq	r0, r4, lr, lsl #14
    31a0:	08dc0f00 	ldmeq	ip, {r8, r9, sl, fp}^
    31a4:	10700000 	rsbsne	r0, r0, r0
                    }
                }
                break;
            case 'n':
                ivalp = (int32 *)va_arg(ap, int32 *);
    31a8:	973d9503 	ldrls	r9, [sp, -r3, lsl #10]!
    31ac:	0b000006 	bleq	31cc <printk+0x6b0>
    31b0:	000008d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
                *ivalp = count;
    31b4:	533d9603 	teqpl	sp, #3145728	; 0x300000
    31b8:	02000000 	andeq	r0, r0, #0
                break;
            default:
                printk_putc(c,&count, info);
    31bc:	560b0023 	strpl	r0, [fp], -r3, lsr #32
    31c0:	03000005 	movweq	r0, #5
    31c4:	00533d97 			; <UNDEFINED> instruction: 0x00533d97
    31c8:	23020000 	movwcs	r0, #8192	; 0x2000

                    if (IS_FLAG_MINUS(flags_used))
                    {
                        printk_pad_space (vlen, field_width, &count, info);
                    }
                break;
    31cc:	087d0b04 	ldmdaeq	sp!, {r2, r8, r9, fp}^
                    if (IS_FLAG_MINUS(flags_used))
                    {
                        printk_pad_space (vlen, field_width, &count, info);
                    }
                }
                break;
    31d0:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>

    /*
     * Start parsing apart the format string and display appropriate
     * formats and data.
     */
    for (p = (int8 *)fmt; (c = *p) != 0; p++)
    31d4:	0006973d 	andeq	r9, r6, sp, lsr r7
    31d8:	08230200 	stmdaeq	r3!, {r9}
    31dc:	0008d60b 	andeq	sp, r8, fp, lsl #12
    31e0:	3d990300 	ldccc	3, cr0, [r9]
    31e4:	00000053 	andeq	r0, r0, r3, asr r0
    31e8:	20842303 	addcs	r2, r4, r3, lsl #6
                printk_putc(c,&count, info);
                break;
        }
    }
    return count;
}
    31ec:	0008880b 	andeq	r8, r8, fp, lsl #16
    31f0:	3d9a0300 	ldccc	3, cr0, [sl]
    31f4:	000003b7 			; <UNDEFINED> instruction: 0x000003b7

/********************************************************************/
int printf (const char *fmt, ...)
{
    31f8:	20882303 	addcs	r2, r8, r3, lsl #6
    31fc:	0008e70b 	andeq	lr, r8, fp, lsl #14
    va_list ap;
    int32 rvalue;
    PRINTK_INFO info;


    info.dest = DEST_CONSOLE;
    3200:	3d9b0300 	ldccc	3, cr0, [fp]
    3204:	00000053 	andeq	r0, r0, r3, asr r0
    info.func = &out_char;
    3208:	208c2303 	addcs	r2, ip, r3, lsl #6
    320c:	0008ed0b 	andeq	lr, r8, fp, lsl #26
    /*
     * Initialize the pointer to the variable length argument list.
     */
    va_start(ap, fmt);
    3210:	3d9c0300 	ldccc	3, cr0, [ip]
    3214:	00000053 	andeq	r0, r0, r3, asr r0
    rvalue = printk(&info, fmt, ap);
    3218:	20902303 	addscs	r2, r0, r3, lsl #6
    321c:	0008f30b 	andeq	pc, r8, fp, lsl #6
    3220:	3d9d0300 	ldccc	3, cr0, [sp]
    3224:	00000053 	andeq	r0, r0, r3, asr r0
    /*
     * Cleanup the variable length argument list.
     */
    va_end(ap);
    return rvalue;
}
    3228:	20942303 	addscs	r2, r4, r3, lsl #6
    322c:	0008f90b 	andeq	pc, r8, fp, lsl #18
    3230:	3d9e0300 	ldccc	3, cr0, [lr]
    3234:	00000053 	andeq	r0, r0, r3, asr r0

/********************************************************************/
int sprintf (char *s, const char *fmt, ...)
{
    3238:	20982303 	addscs	r2, r8, r3, lsl #6
    323c:	0008930b 	andeq	r9, r8, fp, lsl #6
    3240:	3d9f0300 	ldccc	3, cr0, [pc]	; 3248 <sprintf+0x10>
    va_list ap;
    int32 rvalue = 0;
    3244:	000003c7 	andeq	r0, r0, r7, asr #7
    PRINTK_INFO info;

    /*
     * Initialize the pointer to the variable length argument list.
     */
    if (s != 0)
    3248:	209c2303 	addscs	r2, ip, r3, lsl #6
    324c:	0004be0b 	andeq	fp, r4, fp, lsl #28
    {
        info.dest = DEST_STRING;
    3250:	3da00300 	stccc	3, cr0, [r0]
        info.loc = (int8 *)s;
    3254:	00000053 	andeq	r0, r0, r3, asr r0
        va_start(ap, fmt);
    3258:	20a42303 	adccs	r2, r4, r3, lsl #6
    325c:	0004c30b 	andeq	ip, r4, fp, lsl #6
        rvalue = printk(&info, fmt, ap);
    3260:	3da10300 	stccc	3, cr0, [r1]
    3264:	00000053 	andeq	r0, r0, r3, asr r0
    3268:	20a82303 	adccs	r2, r8, r3, lsl #6
    326c:	0004c90b 	andeq	ip, r4, fp, lsl #18
        *info.loc = '\0';
    3270:	3da20300 	stccc	3, cr0, [r2]
    3274:	00000053 	andeq	r0, r0, r3, asr r0
        va_end(ap);
    }
    return rvalue;
}
    3278:	20ac2303 	adccs	r2, ip, r3, lsl #6
    327c:	0004cf0b 	andeq	ip, r4, fp, lsl #30
    3280:	3da30300 	stccc	3, cr0, [r3]
    3284:	00000053 	andeq	r0, r0, r3, asr r0
    3288:	20b02303 	adcscs	r2, r0, r3, lsl #6
    328c:	0004d50b 	andeq	sp, r4, fp, lsl #10
    3290:	3da40300 	stccc	3, cr0, [r4]
    3294:	00000053 	andeq	r0, r0, r3, asr r0
    3298:	20b42303 	adcscs	r2, r4, r3, lsl #6
    329c:	0004db0b 	andeq	sp, r4, fp, lsl #22
    32a0:	3da50300 	stccc	3, cr0, [r5]
    32a4:	00000053 	andeq	r0, r0, r3, asr r0
    32a8:	20b82303 	adcscs	r2, r8, r3, lsl #6
    32ac:	0004e10b 	andeq	lr, r4, fp, lsl #2
    32b0:	3da60300 	stccc	3, cr0, [r6]
    32b4:	00000053 	andeq	r0, r0, r3, asr r0
    32b8:	20bc2303 	adcscs	r2, ip, r3, lsl #6
    32bc:	0004e70b 	andeq	lr, r4, fp, lsl #14
    32c0:	3da70300 	stccc	3, cr0, [r7]
    32c4:	00000053 	andeq	r0, r0, r3, asr r0
    32c8:	20c02303 	sbccs	r2, r0, r3, lsl #6
    32cc:	0008420b 	andeq	r4, r8, fp, lsl #4
    32d0:	3da80300 	stccc	3, cr0, [r8]
    32d4:	00000053 	andeq	r0, r0, r3, asr r0
    32d8:	20c42303 	sbccs	r2, r4, r3, lsl #6
    32dc:	00084a0b 	andeq	r4, r8, fp, lsl #20
    32e0:	3da90300 	stccc	3, cr0, [r9]
    32e4:	00000053 	andeq	r0, r0, r3, asr r0
    32e8:	20c82303 	sbccs	r2, r8, r3, lsl #6
    32ec:	0007840b 	andeq	r8, r7, fp, lsl #8
    32f0:	3daa0300 	stccc	3, cr0, [sl]
    32f4:	00000053 	andeq	r0, r0, r3, asr r0
    32f8:	20cc2303 	sbccs	r2, ip, r3, lsl #6
    32fc:	00078a0b 	andeq	r8, r7, fp, lsl #20
    3300:	3dab0300 	stccc	3, cr0, [fp]
    3304:	00000053 	andeq	r0, r0, r3, asr r0
    3308:	20d02303 	sbcscs	r2, r0, r3, lsl #6
    330c:	0004250b 	andeq	r2, r4, fp, lsl #10
    3310:	3dac0300 	stccc	3, cr0, [ip]
    3314:	00000053 	andeq	r0, r0, r3, asr r0
    3318:	20d42303 	sbcscs	r2, r4, r3, lsl #6
    331c:	00065d0b 	andeq	r5, r6, fp, lsl #26
    3320:	3dad0300 	stccc	3, cr0, [sp]
    3324:	00000053 	andeq	r0, r0, r3, asr r0
    3328:	20d82303 	sbcscs	r2, r8, r3, lsl #6
    332c:	0006630b 	andeq	r6, r6, fp, lsl #6
    3330:	3dae0300 	stccc	3, cr0, [lr]
    3334:	00000053 	andeq	r0, r0, r3, asr r0
    3338:	20dc2303 	sbcscs	r2, ip, r3, lsl #6
    333c:	00042a0b 	andeq	r2, r4, fp, lsl #20
    3340:	3daf0300 	stccc	3, cr0, [pc]	; 3348 <__adddf3+0xb4>
    3344:	00000053 	andeq	r0, r0, r3, asr r0
    3348:	20e02303 	rsccs	r2, r0, r3, lsl #6
    334c:	00089e0b 	andeq	r9, r8, fp, lsl #28
    3350:	3db00300 	ldccc	3, cr0, [r0]
    3354:	000003b7 			; <UNDEFINED> instruction: 0x000003b7
    3358:	20e42303 	rsccs	r2, r4, r3, lsl #6
    335c:	0006fa0b 	andeq	pc, r6, fp, lsl #20
    3360:	3db10300 	ldccc	3, cr0, [r1]
    3364:	00000053 	andeq	r0, r0, r3, asr r0
    3368:	20e82303 	rsccs	r2, r8, r3, lsl #6
    336c:	52434d0a 	subpl	r4, r3, #640	; 0x280
    3370:	3db20300 	ldccc	3, cr0, [r2]
    3374:	00000053 	andeq	r0, r0, r3, asr r0
    3378:	20ec2303 	rsccs	r2, ip, r3, lsl #6
    337c:	002c0700 	eoreq	r0, ip, r0, lsl #14
    3380:	06a80000 	strteq	r0, [r8], r0
    3384:	a0100000 	andsge	r0, r0, r0
    3388:	fb000003 	blx	339e <__adddf3+0x10a>
    338c:	9d0c000f 	stcls	0, cr0, [ip, #-60]	; 0xffffffc4
    3390:	03000007 	movweq	r0, #7
    3394:	06b43db3 			; <UNDEFINED> instruction: 0x06b43db3
    3398:	040d0000 	streq	r0, [sp], #-0
    339c:	000006ba 			; <UNDEFINED> instruction: 0x000006ba
    33a0:	0004bb0e 	andeq	fp, r4, lr, lsl #22
    33a4:	03011100 	movweq	r1, #4352	; 0x1100
    33a8:	06e143d2 	usateq	r4, #1, r2, asr #7
    33ac:	77120000 	ldrvc	r0, [r2, -r0]
    33b0:	03000005 	movweq	r0, #5
    33b4:	002c43d3 	ldrdeq	r4, [ip], -r3	; <UNPREDICTABLE>
    33b8:	86120000 	ldrhi	r0, [r2], -r0
    33bc:	03000005 	movweq	r0, #5
    33c0:	002c43d4 	ldrdeq	r4, [ip], -r4	; <UNPREDICTABLE>
    33c4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    33c8:	000008c4 	andeq	r0, r0, r4, asr #17
    33cc:	43b60332 			; <UNDEFINED> instruction: 0x43b60332
    33d0:	000009c6 	andeq	r0, r0, r6, asr #19
    33d4:	4844420a 	stmdami	r4, {r1, r3, r9, lr}^
    33d8:	43b70300 			; <UNDEFINED> instruction: 0x43b70300
    33dc:	0000002c 	andeq	r0, r0, ip, lsr #32
    33e0:	0a002302 	beq	bff0 <__etext+0x7fa8>
    33e4:	004c4442 	subeq	r4, ip, r2, asr #8
    33e8:	2c43b803 	mcrrcs	8, 0, fp, r3, cr3
    33ec:	02000000 	andeq	r0, r0, #0
    33f0:	430a0123 	movwmi	r0, #41251	; 0xa123
    33f4:	b9030031 	stmdblt	r3, {r0, r4, r5}
    33f8:	00002c43 	andeq	r2, r0, r3, asr #24
    33fc:	02230200 	eoreq	r0, r3, #0
    3400:	0032430a 	eorseq	r4, r2, sl, lsl #6
    3404:	2c43ba03 	mcrrcs	10, 0, fp, r3, cr3
    3408:	02000000 	andeq	r0, r0, #0
    340c:	530a0323 	movwpl	r0, #41763	; 0xa323
    3410:	bb030031 	bllt	c34dc <__etext+0xbf494>
    3414:	00002c43 	andeq	r2, r0, r3, asr #24
    3418:	04230200 	strteq	r0, [r3], #-512	; 0x200
    341c:	0032530a 	eorseq	r5, r2, sl, lsl #6
    3420:	2c43bc03 	mcrrcs	12, 0, fp, r3, cr3
    3424:	02000000 	andeq	r0, r0, #0
    3428:	430a0523 	movwmi	r0, #42275	; 0xa523
    342c:	bd030033 	stclt	0, cr0, [r3, #-204]	; 0xffffff34
    3430:	00002c43 	andeq	r2, r0, r3, asr #24
    3434:	06230200 	strteq	r0, [r3], -r0, lsl #4
    3438:	0300440a 	movweq	r4, #1034	; 0x40a
    343c:	002c43be 			; <UNDEFINED> instruction: 0x002c43be
    3440:	23020000 	movwcs	r0, #8192	; 0x2000
    3444:	414d0a07 	cmpmi	sp, r7, lsl #20
    3448:	bf030031 	svclt	0x00030031
    344c:	00002c43 	andeq	r2, r0, r3, asr #24
    3450:	08230200 	stmdaeq	r3!, {r9}
    3454:	32414d0a 	subcc	r4, r1, #640	; 0x280
    3458:	43c00300 	bicmi	r0, r0, #0
    345c:	0000002c 	andeq	r0, r0, ip, lsr #32
    3460:	0a092302 	beq	24c070 <__etext+0x248028>
    3464:	03003443 	movweq	r3, #1091	; 0x443
    3468:	002c43c1 	eoreq	r4, ip, r1, asr #7
    346c:	23020000 	movwcs	r0, #8192	; 0x2000
    3470:	35430a0a 	strbcc	r0, [r3, #-2570]	; 0xa0a
    3474:	43c20300 	bicmi	r0, r2, #0
    3478:	0000002c 	andeq	r0, r0, ip, lsr #32
    347c:	0a0b2302 	beq	2cc08c <__etext+0x2c8044>
    3480:	03004445 	movweq	r4, #1093	; 0x445
    3484:	002c43c3 	eoreq	r4, ip, r3, asr #7
    3488:	23020000 	movwcs	r0, #8192	; 0x2000
    348c:	04b10b0c 	ldrteq	r0, [r1], #2828	; 0xb0c
    3490:	c4030000 	strgt	r0, [r3], #-0
    3494:	00002c43 	andeq	r2, r0, r3, asr #24
    3498:	0d230200 	sfmeq	f0, 4, [r3, #-0]
    349c:	0052490a 	subseq	r4, r2, sl, lsl #18
    34a0:	2c43c503 	cfstr64cs	mvdx12, [r3], {3}
    34a4:	02000000 	andeq	r0, r0, #0
    34a8:	7d0b0e23 	stcvc	14, cr0, [fp, #-140]	; 0xffffff74
    34ac:	03000008 	movweq	r0, #8
    34b0:	03f743c6 	mvnseq	r4, #402653187	; 0x18000003
    34b4:	23020000 	movwcs	r0, #8192	; 0x2000
    34b8:	040f0b0f 	streq	r0, [pc], #-2831	; 34c0 <__adddf3+0x22c>
    34bc:	c7030000 	strgt	r0, [r3, -r0]
    34c0:	00002c43 	andeq	r2, r0, r3, asr #24
    34c4:	10230200 	eorne	r0, r3, r0, lsl #4
    34c8:	0007ee0b 	andeq	lr, r7, fp, lsl #28
    34cc:	43c80300 	bicmi	r0, r8, #0
    34d0:	0000002c 	andeq	r0, r0, ip, lsr #32
    34d4:	0b112302 	bleq	44c0e4 <__etext+0x44809c>
    34d8:	000003d1 	ldrdeq	r0, [r0], -r1
    34dc:	2c43c903 	mcrrcs	9, 0, ip, r3, cr3
    34e0:	02000000 	andeq	r0, r0, #0
    34e4:	020b1223 	andeq	r1, fp, #805306370	; 0x30000002
    34e8:	03000004 	movweq	r0, #4
    34ec:	002c43ca 	eoreq	r4, ip, sl, asr #7
    34f0:	23020000 	movwcs	r0, #8192	; 0x2000
    34f4:	03f50b13 	mvnseq	r0, #19456	; 0x4c00
    34f8:	cb030000 	blgt	c3500 <__etext+0xbf4b8>
    34fc:	00002c43 	andeq	r2, r0, r3, asr #24
    3500:	14230200 	strtne	r0, [r3], #-512	; 0x200
    3504:	0008090b 	andeq	r0, r8, fp, lsl #18
    3508:	43cc0300 	bicmi	r0, ip, #0
    350c:	0000002c 	andeq	r0, r0, ip, lsr #32
    3510:	0b152302 	bleq	54c120 <__etext+0x5480d8>
    3514:	000007ed 	andeq	r0, r0, sp, ror #15
    3518:	2c43cd03 	mcrrcs	13, 0, ip, r3, cr3
    351c:	02000000 	andeq	r0, r0, #0
    3520:	880b1623 	stmdahi	fp, {r0, r1, r5, r9, sl, ip}
    3524:	03000008 	movweq	r0, #8
    3528:	03f743ce 	mvnseq	r4, #939524099	; 0x38000003
    352c:	23020000 	movwcs	r0, #8192	; 0x2000
    3530:	081e0b17 	ldmdaeq	lr, {r0, r1, r2, r4, r8, r9, fp}
    3534:	cf030000 	svcgt	0x00030000
    3538:	00002c43 	andeq	r2, r0, r3, asr #24
    353c:	18230200 	stmdane	r3!, {r9}
    3540:	0004b70b 	andeq	fp, r4, fp, lsl #14
    3544:	43d00300 	bicsmi	r0, r0, #0
    3548:	0000002c 	andeq	r0, r0, ip, lsr #32
    354c:	0b192302 	bleq	64c15c <__etext+0x648114>
    3550:	00000941 	andeq	r0, r0, r1, asr #18
    3554:	2c43d103 	stfcsp	f5, [r3], {3}
    3558:	02000000 	andeq	r0, r0, #0
    355c:	bf131a23 	svclt	0x00131a23
    3560:	02000006 	andeq	r0, r0, #6
    3564:	8c0b1b23 	stchi	11, cr1, [fp], {35}	; 0x23
    3568:	03000004 	movweq	r0, #4
    356c:	002c43d6 	ldrdeq	r4, [ip], -r6	; <UNPREDICTABLE>
    3570:	23020000 	movwcs	r0, #8192	; 0x2000
    3574:	03ac0b1c 			; <UNDEFINED> instruction: 0x03ac0b1c
    3578:	d7030000 	strle	r0, [r3, -r0]
    357c:	00002c43 	andeq	r2, r0, r3, asr #24
    3580:	1d230200 	sfmne	f0, 4, [r3, #-0]
    3584:	0004420b 	andeq	r4, r4, fp, lsl #4
    3588:	43d80300 	bicsmi	r0, r8, #0
    358c:	0000002c 	andeq	r0, r0, ip, lsr #32
    3590:	0b1e2302 	bleq	78c1a0 <__etext+0x788158>
    3594:	0000042f 	andeq	r0, r0, pc, lsr #8
    3598:	2c43d903 	mcrrcs	9, 0, sp, r3, cr3
    359c:	02000000 	andeq	r0, r0, #0
    35a0:	930b1f23 	movwls	r1, #48931	; 0xbf23
    35a4:	03000008 	movweq	r0, #8
    35a8:	03f743da 	mvnseq	r4, #1744830467	; 0x68000003
    35ac:	23020000 	movwcs	r0, #8192	; 0x2000
    35b0:	36430a20 	strbcc	r0, [r3], -r0, lsr #20
    35b4:	43db0300 	bicsmi	r0, fp, #0
    35b8:	0000002c 	andeq	r0, r0, ip, lsr #32
    35bc:	0b212302 	bleq	84c1cc <__etext+0x848184>
    35c0:	0000077f 	andeq	r0, r0, pc, ror r7
    35c4:	2c43dc03 	mcrrcs	12, 0, sp, r3, cr3
    35c8:	02000000 	andeq	r0, r0, #0
    35cc:	bf0b2223 	svclt	0x000b2223
    35d0:	03000008 	movweq	r0, #8
    35d4:	002c43dd 	ldrdeq	r4, [ip], -sp	; <UNPREDICTABLE>
    35d8:	23020000 	movwcs	r0, #8192	; 0x2000
    35dc:	31420a23 	cmpcc	r2, r3, lsr #20
    35e0:	de030054 	mcrle	0, 0, r0, cr3, cr4, {2}
    35e4:	00002c43 	andeq	r2, r0, r3, asr #24
    35e8:	24230200 	strtcs	r0, [r3], #-512	; 0x200
    35ec:	0003940b 	andeq	r9, r3, fp, lsl #8
    35f0:	43df0300 	bicsmi	r0, pc, #0
    35f4:	0000002c 	andeq	r0, r0, ip, lsr #32
    35f8:	0b252302 	bleq	94c208 <__etext+0x9481c0>
    35fc:	00000399 	muleq	r0, r9, r3
    3600:	2c43e003 	mcrrcs	0, 0, lr, r3, cr3
    3604:	02000000 	andeq	r0, r0, #0
    3608:	500a2623 	andpl	r2, sl, r3, lsr #12
    360c:	03004552 	movweq	r4, #1362	; 0x552
    3610:	002c43e1 	eoreq	r4, ip, r1, ror #7
    3614:	23020000 	movwcs	r0, #8192	; 0x2000
    3618:	50540a27 	subspl	r0, r4, r7, lsr #20
    361c:	e203004c 	and	r0, r3, #76	; 0x4c
    3620:	00002c43 	andeq	r2, r0, r3, asr #24
    3624:	28230200 	stmdacs	r3!, {r9}
    3628:	0045490a 	subeq	r4, r5, sl, lsl #18
    362c:	2c43e303 	mcrrcs	3, 0, lr, r3, cr3
    3630:	02000000 	andeq	r0, r0, #0
    3634:	570a2923 	strpl	r2, [sl, -r3, lsr #18]
    3638:	e4030042 	str	r0, [r3], #-66	; 0x42
    363c:	00002c43 	andeq	r2, r0, r3, asr #24
    3640:	2a230200 	bcs	8c3e48 <__etext+0x8bfe00>
    3644:	0033530a 	eorseq	r5, r3, sl, lsl #6
    3648:	2c43e503 	cfstr64cs	mvdx14, [r3], {3}
    364c:	02000000 	andeq	r0, r0, #0
    3650:	530a2b23 	movwpl	r2, #43811	; 0xab23
    3654:	e6030034 			; <UNDEFINED> instruction: 0xe6030034
    3658:	00002c43 	andeq	r2, r0, r3, asr #24
    365c:	2c230200 	sfmcs	f0, 4, [r3], #-0
    3660:	4c50520a 	lfmmi	f5, 2, [r0], {10}
    3664:	43e70300 	mvnmi	r0, #0
    3668:	0000002c 	andeq	r0, r0, ip, lsr #32
    366c:	0b2d2302 	bleq	b4c27c <__etext+0xb48234>
    3670:	00000779 	andeq	r0, r0, r9, ror r7
    3674:	2c43e803 	mcrrcs	8, 0, lr, r3, cr3
    3678:	02000000 	andeq	r0, r0, #0
    367c:	430a2e23 	movwmi	r2, #44579	; 0xae23
    3680:	03005750 	movweq	r5, #1872	; 0x750
    3684:	002c43e9 	eoreq	r4, ip, r9, ror #7
    3688:	23020000 	movwcs	r0, #8192	; 0x2000
    368c:	085d0b2f 	ldmdaeq	sp, {r0, r1, r2, r3, r5, r8, r9, fp}^
    3690:	ea030000 	b	c3698 <__etext+0xbf650>
    3694:	00002c43 	andeq	r2, r0, r3, asr #24
    3698:	30230200 	eorcc	r0, r3, r0, lsl #4
    369c:	0006580b 	andeq	r5, r6, fp, lsl #16
    36a0:	43eb0300 	mvnmi	r0, #0
    36a4:	0000002c 	andeq	r0, r0, ip, lsr #32
    36a8:	00312302 	eorseq	r2, r1, r2, lsl #6
    36ac:	00045d0c 	andeq	r5, r4, ip, lsl #26
    36b0:	43ec0300 	mvnmi	r0, #0
    36b4:	000009d2 	ldrdeq	r0, [r0], -r2
    36b8:	09d8040d 	ldmibeq	r8, {r0, r2, r3, sl}^
    36bc:	e10e0000 	mrs	r0, (UNDEF: 14)
    36c0:	03000006 	movweq	r0, #6
    36c4:	000000e4 	andeq	r0, r0, r4, ror #1
    36c8:	00371904 	eorseq	r1, r7, r4, lsl #18
    36cc:	53030000 	movwpl	r0, #12288	; 0x3000
    36d0:	04000002 	streq	r0, [r0], #-2
    36d4:	0000451a 	andeq	r4, r0, sl, lsl r5
    36d8:	06ae0300 	strteq	r0, [lr], r0, lsl #6
    36dc:	1b040000 	blne	1036e4 <__etext+0xff69c>
    36e0:	0000005e 	andeq	r0, r0, lr, asr r0
    36e4:	0c040402 	cfstrseq	mvf0, [r4], {2}
    36e8:	02000000 	andeq	r0, r0, #0
    36ec:	026e0408 	rsbeq	r0, lr, #134217728	; 0x8000000
    36f0:	fd030000 	stc2	0, cr0, [r3, #-0]
    36f4:	04000002 	streq	r0, [r0], #-2
    36f8:	0000372c 	andeq	r3, r0, ip, lsr #14
    36fc:	07901400 	ldreq	r1, [r0, r0, lsl #8]
    3700:	05010000 	streq	r0, [r1, #-0]
    3704:	000ca70f 	andeq	sl, ip, pc, lsl #14
    3708:	051c0600 	ldreq	r0, [ip, #-1536]	; 0x600
    370c:	06000000 	streq	r0, [r0], -r0
    3710:	00000521 	andeq	r0, r0, r1, lsr #10
    3714:	05260601 	streq	r0, [r6, #-1537]!	; 0x601
    3718:	06020000 	streq	r0, [r2], -r0
    371c:	0000052b 	andeq	r0, r0, fp, lsr #10
    3720:	05300603 	ldreq	r0, [r0, #-1539]!	; 0x603
    3724:	06040000 	streq	r0, [r4], -r0
    3728:	00000535 	andeq	r0, r0, r5, lsr r5
    372c:	053a0605 	ldreq	r0, [sl, #-1541]!	; 0x605
    3730:	06060000 	streq	r0, [r6], -r0
    3734:	0000053f 	andeq	r0, r0, pc, lsr r5
    3738:	05440607 	strbeq	r0, [r4, #-1543]	; 0x607
    373c:	06080000 	streq	r0, [r8], -r0
    3740:	00000549 	andeq	r0, r0, r9, asr #10
    3744:	06ba0609 	ldrteq	r0, [sl], r9, lsl #12
    3748:	060a0000 	streq	r0, [sl], -r0
    374c:	000006c0 	andeq	r0, r0, r0, asr #13
    3750:	06c6060b 	strbeq	r0, [r6], fp, lsl #12
    3754:	060c0000 	streq	r0, [ip], -r0
    3758:	000006cc 	andeq	r0, r0, ip, asr #13
    375c:	06d2060d 	ldrbeq	r0, [r2], sp, lsl #12
    3760:	060e0000 	streq	r0, [lr], -r0
    3764:	000006d8 	ldrdeq	r0, [r0], -r8
    3768:	06de060f 	ldrbeq	r0, [lr], pc, lsl #12
    376c:	06100000 	ldreq	r0, [r0], -r0
    3770:	000006e4 	andeq	r0, r0, r4, ror #13
    3774:	06ea0611 	usateq	r0, #10, r1, lsl #12
    3778:	06120000 	ldreq	r0, [r2], -r0
    377c:	000003d7 	ldrdeq	r0, [r0], -r7
    3780:	07550613 	smmlaeq	r5, r3, r6, r0
    3784:	06180000 	ldreq	r0, [r8], -r0
    3788:	0000075b 	andeq	r0, r0, fp, asr r7
    378c:	07610619 			; <UNDEFINED> instruction: 0x07610619
    3790:	061a0000 	ldreq	r0, [sl], -r0
    3794:	00000767 	andeq	r0, r0, r7, ror #14
    3798:	076d061b 			; <UNDEFINED> instruction: 0x076d061b
    379c:	061c0000 	ldreq	r0, [ip], -r0
    37a0:	00000773 	andeq	r0, r0, r3, ror r7
    37a4:	05ad061d 	streq	r0, [sp, #1565]!	; 0x61d
    37a8:	06200000 	strteq	r0, [r0], -r0
    37ac:	000005b2 			; <UNDEFINED> instruction: 0x000005b2
    37b0:	05b70621 	ldreq	r0, [r7, #1569]!	; 0x621
    37b4:	06220000 	strteq	r0, [r2], -r0
    37b8:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
    37bc:	05c10623 	strbeq	r0, [r1, #1571]	; 0x623
    37c0:	06240000 	strteq	r0, [r4], -r0
    37c4:	000005c6 	andeq	r0, r0, r6, asr #11
    37c8:	05cb0625 	strbeq	r0, [fp, #1573]	; 0x625
    37cc:	06260000 	strteq	r0, [r6], -r0
    37d0:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    37d4:	05d50627 	ldrbeq	r0, [r5, #1575]	; 0x627
    37d8:	06280000 	strteq	r0, [r8], -r0
    37dc:	000005da 	ldrdeq	r0, [r0], -sl
    37e0:	09530629 	ldmdbeq	r3, {r0, r3, r5, r9, sl}^
    37e4:	062a0000 	strteq	r0, [sl], -r0
    37e8:	00000959 	andeq	r0, r0, r9, asr r9
    37ec:	095f062b 	ldmdbeq	pc, {r0, r1, r3, r5, r9, sl}^	; <UNPREDICTABLE>
    37f0:	06300000 	ldrteq	r0, [r0], -r0
    37f4:	00000965 	andeq	r0, r0, r5, ror #18
    37f8:	096b0631 	stmdbeq	fp!, {r0, r4, r5, r9, sl}^
    37fc:	06320000 	ldrteq	r0, [r2], -r0
    3800:	00000971 	andeq	r0, r0, r1, ror r9
    3804:	03dd0633 	bicseq	r0, sp, #53477376	; 0x3300000
    3808:	06340000 	ldrteq	r0, [r4], -r0
    380c:	000003e3 	andeq	r0, r0, r3, ror #7
    3810:	03e90635 	mvneq	r0, #55574528	; 0x3500000
    3814:	06360000 	ldrteq	r0, [r6], -r0
    3818:	000003ef 	andeq	r0, r0, pc, ror #7
    381c:	06240637 			; <UNDEFINED> instruction: 0x06240637
    3820:	063c0000 	ldrteq	r0, [ip], -r0
    3824:	00000629 	andeq	r0, r0, r9, lsr #12
    3828:	062e063d 			; <UNDEFINED> instruction: 0x062e063d
    382c:	063e0000 	ldrteq	r0, [lr], -r0
    3830:	00000633 	andeq	r0, r0, r3, lsr r6
    3834:	0638063f 			; <UNDEFINED> instruction: 0x0638063f
    3838:	00c00000 	sbceq	r0, r0, r0
    383c:	00063d06 	andeq	r3, r6, r6, lsl #26
    3840:	0600c100 	streq	ip, [r0], -r0, lsl #2
    3844:	00000642 	andeq	r0, r0, r2, asr #12
    3848:	470600c2 	strmi	r0, [r6, -r2, asr #1]
    384c:	c3000006 	movwgt	r0, #6
    3850:	06b50600 	ldrteq	r0, [r5], r0, lsl #12
    3854:	00c40000 	sbceq	r0, r4, r0
    3858:	00064c06 	andeq	r4, r6, r6, lsl #24
    385c:	0600c500 	streq	ip, [r0], -r0, lsl #10
    3860:	0000055f 	andeq	r0, r0, pc, asr r5
    3864:	650600c6 	strvs	r0, [r6, #-198]	; 0xc6
    3868:	c7000005 	strgt	r0, [r0, -r5]
    386c:	056b0600 	strbeq	r0, [fp, #-1536]!	; 0x600
    3870:	00c80000 	sbceq	r0, r8, r0
    3874:	00057106 	andeq	r7, r5, r6, lsl #2
    3878:	0600c900 	streq	ip, [r0], -r0, lsl #18
    387c:	00000744 	andeq	r0, r0, r4, asr #14
    3880:	4a0600ca 	bmi	183bb0 <__etext+0x17fb68>
    3884:	cb000007 	blgt	38a8 <__aeabi_ddiv+0x5c>
    3888:	05950600 	ldreq	r0, [r5, #1536]	; 0x600
    388c:	00cc0000 	sbceq	r0, ip, r0
    3890:	00059b06 	andeq	r9, r5, r6, lsl #22
    3894:	0600cd00 	streq	ip, [r0], -r0, lsl #26
    3898:	000005a1 	andeq	r0, r0, r1, lsr #11
    389c:	a70600ce 	strge	r0, [r6, -lr, asr #1]
    38a0:	cf000005 	svcgt	0x00000005
    38a4:	06690600 	strbteq	r0, [r9], -r0, lsl #12
    38a8:	00dc0000 	sbcseq	r0, ip, r0
    38ac:	00066e06 	andeq	r6, r6, r6, lsl #28
    38b0:	0600dd00 	streq	sp, [r0], -r0, lsl #26
    38b4:	00000673 	andeq	r0, r0, r3, ror r6
    38b8:	780600de 	stmdavc	r6, {r1, r2, r3, r4, r6, r7}
    38bc:	df000006 	svcle	0x00000006
    38c0:	067d0600 	ldrbteq	r0, [sp], -r0, lsl #12
    38c4:	00e00000 	rsceq	r0, r0, r0
    38c8:	00068206 	andeq	r8, r6, r6, lsl #4
    38cc:	0600e100 	streq	lr, [r0], -r0, lsl #2
    38d0:	00000687 	andeq	r0, r0, r7, lsl #13
    38d4:	8c0600e2 	stchi	0, cr0, [r6], {226}	; 0xe2
    38d8:	e3000006 	movw	r0, #6
    38dc:	06910600 	ldreq	r0, [r1], r0, lsl #12
    38e0:	00e40000 	rsceq	r0, r4, r0
    38e4:	00069606 	andeq	r9, r6, r6, lsl #12
    38e8:	0600e500 	streq	lr, [r0], -r0, lsl #10
    38ec:	000007d5 	ldrdeq	r0, [r0], -r5
    38f0:	db0600e6 	blle	183c90 <__etext+0x17fc48>
    38f4:	e7000007 	str	r0, [r0, -r7]
    38f8:	07e10600 	strbeq	r0, [r1, r0, lsl #12]!
    38fc:	00e80000 	rsceq	r0, r8, r0
    3900:	0007e706 	andeq	lr, r7, r6, lsl #14
    3904:	0600e900 	streq	lr, [r0], -r0, lsl #18
    3908:	000005e7 	andeq	r0, r0, r7, ror #11
    390c:	ed0600ea 	stc	0, cr0, [r6, #-936]	; 0xfffffc58
    3910:	eb000005 	bl	392c <__aeabi_ddiv+0xe0>
    3914:	07020600 	streq	r0, [r2, -r0, lsl #12]
    3918:	00fc0000 	rscseq	r0, ip, r0
    391c:	00070706 	andeq	r0, r7, r6, lsl #14
    3920:	0600fd00 	streq	pc, [r0], -r0, lsl #26
    3924:	0000070c 	andeq	r0, r0, ip, lsl #14
    3928:	110600fe 	strdne	r0, [r6, -lr]
    392c:	ff000007 			; <UNDEFINED> instruction: 0xff000007
    3930:	07160600 	ldreq	r0, [r6, -r0, lsl #12]
    3934:	01800000 	orreq	r0, r0, r0
    3938:	00071b06 	andeq	r1, r7, r6, lsl #22
    393c:	06018100 	streq	r8, [r1], -r0, lsl #2
    3940:	00000720 	andeq	r0, r0, r0, lsr #14
    3944:	25060182 	strcs	r0, [r6, #-386]	; 0x182
    3948:	83000007 	movwhi	r0, #7
    394c:	072a0601 	streq	r0, [sl, -r1, lsl #12]!
    3950:	01840000 	orreq	r0, r4, r0
    3954:	00072f06 	andeq	r2, r7, r6, lsl #30
    3958:	06018500 	streq	r8, [r1], -r0, lsl #10
    395c:	00000436 	andeq	r0, r0, r6, lsr r4
    3960:	3c060186 	stfccs	f0, [r6], {134}	; 0x86
    3964:	87000004 	strhi	r0, [r0, -r4]
    3968:	04930601 	ldreq	r0, [r3], #1537	; 0x601
    396c:	01940000 	orrseq	r0, r4, r0
    3970:	00049906 	andeq	r9, r4, r6, lsl #18
    3974:	06019500 	streq	r9, [r1], -r0, lsl #10
    3978:	0000049f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    397c:	a5060196 	strge	r0, [r6, #-406]	; 0x196
    3980:	97000004 	strls	r0, [r0, -r4]
    3984:	04ab0601 	strteq	r0, [fp], #1537	; 0x601
    3988:	01980000 	orrseq	r0, r8, r0
    398c:	08ff0300 	ldmeq	pc!, {r8, r9}^	; <UNPREDICTABLE>
    3990:	44050000 	strmi	r0, [r5], #-0
    3994:	00000a17 	andeq	r0, r0, r7, lsl sl
    3998:	0cb8040d 	cfldrseq	mvf0, [r8], #52	; 0x34
    399c:	01150000 	tsteq	r5, r0
    39a0:	0cc0040d 	cfstrdeq	mvd0, [r0], {13}
    39a4:	01020000 	mrseq	r0, (UNDEF: 2)
    39a8:	00016d08 	andeq	r6, r1, r8, lsl #26
    39ac:	04fe0300 	ldrbteq	r0, [lr], #768	; 0x300
    39b0:	15060000 	strne	r0, [r6, #-0]
    39b4:	00000cb2 			; <UNDEFINED> instruction: 0x00000cb2
    39b8:	18061416 	stmdane	r6, {r1, r2, r4, sl, ip}
    39bc:	00000d4b 	andeq	r0, r0, fp, asr #26
    39c0:	00060d17 	andeq	r0, r6, r7, lsl sp
    39c4:	c6220600 	strtgt	r0, [r2], -r0, lsl #12
    39c8:	02000009 	andeq	r0, r0, #9
    39cc:	ab170023 	blge	5c3a60 <__etext+0x5bfa18>
    39d0:	06000007 	streq	r0, [r0], -r7
    39d4:	0009f32c 	andeq	pc, r9, ip, lsr #6
    39d8:	04230200 	strteq	r0, [r3], #-512	; 0x200
    39dc:	00086217 	andeq	r6, r8, r7, lsl r2
    39e0:	a73b0600 	ldrge	r0, [fp, -r0, lsl #12]!
    39e4:	0200000c 	andeq	r0, r0, #12
    39e8:	9b170823 	blls	5c5a7c <__etext+0x5c1a34>
    39ec:	06000006 	streq	r0, [r0], -r6
    39f0:	000ca74a 	andeq	sl, ip, sl, asr #14
    39f4:	09230200 	stmdbeq	r3!, {r9}
    39f8:	00083117 	andeq	r3, r8, r7, lsl r1
    39fc:	0c550600 	mrrceq	6, 0, r0, r5, cr0
    3a00:	0200000a 	andeq	r0, r0, #10
    3a04:	c4170a23 	ldrgt	r0, [r7], #-2595	; 0xa23
    3a08:	06000007 	streq	r0, [r0], -r7
    3a0c:	000a0c60 	andeq	r0, sl, r0, ror #24
    3a10:	0b230200 	bleq	8c4218 <__etext+0x8c01d0>
    3a14:	0005f317 	andeq	pc, r5, r7, lsl r3	; <UNPREDICTABLE>
    3a18:	c76a0600 	strbgt	r0, [sl, -r0, lsl #12]!
    3a1c:	0200000c 	andeq	r0, r0, #12
    3a20:	b9170c23 	ldmdblt	r7, {r0, r1, r5, sl, fp}
    3a24:	06000007 	streq	r0, [r0], -r7
    3a28:	000cc774 	andeq	ip, ip, r4, ror r7
    3a2c:	10230200 	eorne	r0, r3, r0, lsl #4
    3a30:	04ed0300 	strbteq	r0, [sp], #768	; 0x300
    3a34:	75060000 	strvc	r0, [r6, #-0]
    3a38:	00000cd2 	ldrdeq	r0, [r0], -r2
    3a3c:	140f0118 	strne	r0, [pc], #-280	; 3a44 <__aeabi_d2f+0x28>
    3a40:	1d010000 	stcne	0, cr0, [r1, #-0]
    3a44:	001f5001 	andseq	r5, pc, r1
    3a48:	00242a00 	eoreq	r2, r4, r0, lsl #20
    3a4c:	00083800 	andeq	r3, r8, r0, lsl #16
    3a50:	0e150100 	mufeqs	f0, f5, f0
    3a54:	a9190000 	ldmdbge	r9, {}	; <UNPREDICTABLE>
    3a58:	01000014 	tsteq	r0, r4, lsl r0
    3a5c:	000d4b1d 	andeq	r4, sp, sp, lsl fp
    3a60:	70910200 	addsvc	r0, r1, r0, lsl #4
    3a64:	7262731a 	rsbvc	r7, r2, #1744830464	; 0x68000000
    3a68:	e81f0100 	ldmda	pc, {r8}	; <UNPREDICTABLE>
    3a6c:	01000009 	tsteq	r0, r9
    3a70:	140a1b54 	strne	r1, [sl], #-2900	; 0xb54
    3a74:	1f010000 	svcne	0x00010000
    3a78:	000009e8 	andeq	r0, r0, r8, ror #19
    3a7c:	f51b5401 			; <UNDEFINED> instruction: 0xf51b5401
    3a80:	01000014 	tsteq	r0, r4, lsl r0
    3a84:	0009f320 	andeq	pc, r9, r0, lsr #6
    3a88:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    3a8c:	0000271b 	andeq	r2, r0, fp, lsl r7
    3a90:	dd210100 	stfles	f0, [r1, #-0]
    3a94:	02000009 	andeq	r0, r0, #9
    3a98:	781a4b91 	ldmdavc	sl, {r0, r4, r7, r8, r9, fp, lr}
    3a9c:	dd210100 	stfles	f0, [r1, #-0]
    3aa0:	02000009 	andeq	r0, r0, #9
    3aa4:	c41b6391 	ldrgt	r6, [fp], #-913	; 0x391
    3aa8:	01000014 	tsteq	r0, r4, lsl r0
    3aac:	0009c622 	andeq	ip, r9, r2, lsr #12
    3ab0:	5c910200 	lfmpl	f0, 4, [r1], {0}
    3ab4:	0014681b 	andseq	r6, r4, fp, lsl r8
    3ab8:	f3230100 	vrhadd.u32	d0, d3, d0
    3abc:	02000009 	andeq	r0, r0, #9
    3ac0:	301b5891 	mulscc	fp, r1, r8
    3ac4:	01000014 	tsteq	r0, r4, lsl r0
    3ac8:	000ca724 	andeq	sl, ip, r4, lsr #14
    3acc:	57910200 	ldrpl	r0, [r1, r0, lsl #4]
    3ad0:	0015301b 	andseq	r3, r5, fp, lsl r0
    3ad4:	a7250100 	strge	r0, [r5, -r0, lsl #2]!
    3ad8:	0200000c 	andeq	r0, r0, #12
    3adc:	bd1b5691 	ldclt	6, cr5, [fp, #-580]	; 0xfffffdbc
    3ae0:	01000014 	tsteq	r0, r4, lsl r0
    3ae4:	000cc726 	andeq	ip, ip, r6, lsr #14
    3ae8:	50910200 	addspl	r0, r1, r0, lsl #4
    3aec:	0015571b 	andseq	r5, r5, fp, lsl r7
    3af0:	c7270100 	strgt	r0, [r7, -r0, lsl #2]!
    3af4:	0200000c 	andeq	r0, r0, #12
    3af8:	1c004c91 	stcne	12, cr4, [r0], {145}	; 0x91
    3afc:	00141e01 	andseq	r1, r4, r1, lsl #28
    3b00:	01dc0100 	bicseq	r0, ip, r0, lsl #2
    3b04:	00000025 	andeq	r0, r0, r5, lsr #32
    3b08:	0000242c 	andeq	r2, r0, ip, lsr #8
    3b0c:	0000245a 	andeq	r2, r0, sl, asr r4
    3b10:	0000087c 	andeq	r0, r0, ip, ror r8
    3b14:	000e4201 	andeq	r4, lr, r1, lsl #4
    3b18:	14c41900 	strbne	r1, [r4], #2304	; 0x900
    3b1c:	dc010000 	stcle	0, cr0, [r1], {-0}
    3b20:	000009c6 	andeq	r0, r0, r6, asr #19
    3b24:	00749102 	rsbseq	r9, r4, r2, lsl #2
    3b28:	146d011c 	strbtne	r0, [sp], #-284	; 0x11c
    3b2c:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    3b30:	00007301 	andeq	r7, r0, r1, lsl #6
    3b34:	00245c00 	eoreq	r5, r4, r0, lsl #24
    3b38:	00247a00 	eoreq	r7, r4, r0, lsl #20
    3b3c:	0008b400 	andeq	fp, r8, r0, lsl #8
    3b40:	0e6f0100 	poweqe	f0, f7, f0
    3b44:	c4190000 	ldrgt	r0, [r9], #-0
    3b48:	01000014 	tsteq	r0, r4, lsl r0
    3b4c:	0009c6f7 	strdeq	ip, [r9], -r7
    3b50:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    3b54:	0d011d00 	stceq	13, cr1, [r1, #-0]
    3b58:	01000015 	tsteq	r0, r5, lsl r0
    3b5c:	7c01010f 	stfvcs	f0, [r1], {15}
    3b60:	a8000024 	stmdage	r0, {r2, r5}
    3b64:	ec000024 	stc	0, cr0, [r0], {36}	; 0x24
    3b68:	01000008 	tsteq	r0, r8
    3b6c:	00000ea8 	andeq	r0, r0, r8, lsr #29
    3b70:	0014c41e 	andseq	ip, r4, lr, lsl r4
    3b74:	010f0100 	mrseq	r0, (UNDEF: 31)
    3b78:	000009c6 	andeq	r0, r0, r6, asr #19
    3b7c:	1f749102 	svcne	0x00749102
    3b80:	01006863 	tsteq	r0, r3, ror #16
    3b84:	0025010f 	eoreq	r0, r5, pc, lsl #2
    3b88:	91020000 	mrsls	r0, (UNDEF: 2)
    3b8c:	01200073 	teqeq	r0, r3, ror r0
    3b90:	00001537 	andeq	r1, r0, r7, lsr r5
    3b94:	01012c01 	tsteq	r1, r1, lsl #24
    3b98:	000024a8 	andeq	r2, r0, r8, lsr #9
    3b9c:	000024ee 	andeq	r2, r0, lr, ror #9
    3ba0:	00000924 	andeq	r0, r0, r4, lsr #18
    3ba4:	000ef001 	andeq	pc, lr, r1
    3ba8:	14c41e00 	strbne	r1, [r4], #3584	; 0xe00
    3bac:	2c010000 	stccs	0, cr0, [r1], {-0}
    3bb0:	0009c601 	andeq	ip, r9, r1, lsl #12
    3bb4:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    3bb8:	0068631f 	rsbeq	r6, r8, pc, lsl r3
    3bbc:	ba012c01 	blt	4ebc8 <__etext+0x4ab80>
    3bc0:	0200000c 	andeq	r0, r0, #12
    3bc4:	6c1f7091 	ldcvs	0, cr7, [pc], {145}	; 0x91
    3bc8:	01006e65 	tsteq	r0, r5, ror #28
    3bcc:	0073012c 	rsbseq	r0, r3, ip, lsr #2
    3bd0:	91020000 	mrsls	r0, (UNDEF: 2)
    3bd4:	0120006c 	teqeq	r0, ip, rrx
    3bd8:	000014ca 	andeq	r1, r0, sl, asr #9
    3bdc:	01014001 	tsteq	r1, r1
    3be0:	000024f0 	strdeq	r2, [r0], -r0
    3be4:	00002596 	muleq	r0, r6, r5
    3be8:	0000095c 	andeq	r0, r0, ip, asr r9
    3bec:	000f1b01 	andeq	r1, pc, r1, lsl #22
    3bf0:	14a91e00 	strtne	r1, [r9], #3584	; 0xe00
    3bf4:	40010000 	andmi	r0, r1, r0
    3bf8:	000d4b01 	andeq	r4, sp, r1, lsl #22
    3bfc:	70910200 	addsvc	r0, r1, r0, lsl #4
    3c00:	48012000 	stmdami	r1, {sp}
    3c04:	01000014 	tsteq	r0, r4, lsl r0
    3c08:	98010168 	stmdals	r1, {r3, r5, r6, r8}
    3c0c:	3e000025 	cdpcc	0, 0, cr0, cr0, cr5, {1}
    3c10:	94000026 	strls	r0, [r0], #-38	; 0x26
    3c14:	01000009 	tsteq	r0, r9
    3c18:	00000f46 	andeq	r0, r0, r6, asr #30
    3c1c:	0014a91e 	andseq	sl, r4, lr, lsl r9
    3c20:	01680100 	cmneq	r8, r0, lsl #2
    3c24:	00000d4b 	andeq	r0, r0, fp, asr #26
    3c28:	00709102 	rsbseq	r9, r0, r2, lsl #2
    3c2c:	14fc0121 	ldrbtne	r0, [ip], #289	; 0x121
    3c30:	7b010000 	blvc	43c38 <__etext+0x3fbf0>
    3c34:	26400101 	strbcs	r0, [r0], -r1, lsl #2
    3c38:	26ae0000 	strtcs	r0, [lr], r0
    3c3c:	09cc0000 	stmibeq	ip, {}^	; <UNPREDICTABLE>
    3c40:	21010000 	mrscs	r0, (UNDEF: 1)
    3c44:	0013f901 	andseq	pc, r3, r1, lsl #18
    3c48:	018b0100 	orreq	r0, fp, r0, lsl #2
    3c4c:	0026b001 	eoreq	fp, r6, r1
    3c50:	00271e00 	eoreq	r1, r7, r0, lsl #28
    3c54:	0009f800 	andeq	pc, r9, r0, lsl #16
    3c58:	01210100 	teqeq	r1, r0, lsl #2
    3c5c:	00001498 	muleq	r0, r8, r4
    3c60:	01019b01 	tsteq	r1, r1, lsl #22
    3c64:	00002720 	andeq	r2, r0, r0, lsr #14
    3c68:	0000278e 	andeq	r2, r0, lr, lsl #15
    3c6c:	00000a24 	andeq	r0, r0, r4, lsr #20
    3c70:	1f012101 	svcne	0x00012101
    3c74:	01000015 	tsteq	r0, r5, lsl r0
    3c78:	900101aa 	andls	r0, r1, sl, lsr #3
    3c7c:	fe000027 	cdp2	0, 0, cr0, cr0, cr7, {1}
    3c80:	50000027 	andpl	r0, r0, r7, lsr #32
    3c84:	0100000a 	tsteq	r0, sl
    3c88:	14370121 	ldrtne	r0, [r7], #-289	; 0x121
    3c8c:	b9010000 	stmdblt	r1, {}	; <UNPREDICTABLE>
    3c90:	28000101 	stmdacs	r0, {r0, r8}
    3c94:	286e0000 	stmdacs	lr!, {}^	; <UNPREDICTABLE>
    3c98:	0a7c0000 	beq	1f03ca0 <__etext+0x1effc58>
    3c9c:	21010000 	mrscs	r0, (UNDEF: 1)
    3ca0:	00148701 	andseq	r8, r4, r1, lsl #14
    3ca4:	01c80100 	biceq	r0, r8, r0, lsl #2
    3ca8:	00287001 	eoreq	r7, r8, r1
    3cac:	0028de00 	eoreq	sp, r8, r0, lsl #28
    3cb0:	000aa800 	andeq	sl, sl, r0, lsl #16
    3cb4:	24220100 	strtcs	r0, [r2], #-256	; 0x100
    3cb8:	07000008 	streq	r0, [r0, -r8]
    3cbc:	0009f31f 	andeq	pc, r9, pc, lsl r3	; <UNPREDICTABLE>
    3cc0:	22010100 	andcs	r0, r1, #0
    3cc4:	00000451 	andeq	r0, r0, r1, asr r4
    3cc8:	09f32007 	ldmibeq	r3!, {r0, r1, r2, sp}^
    3ccc:	01010000 	mrseq	r0, (UNDEF: 1)
    3cd0:	000cc707 	andeq	ip, ip, r7, lsl #14
    3cd4:	000ffa00 	andeq	pc, pc, r0, lsl #20
    3cd8:	03a00800 	moveq	r0, #0
    3cdc:	00050000 	andeq	r0, r5, r0
    3ce0:	00154c23 	andseq	r4, r5, r3, lsr #24
    3ce4:	ea0c0100 	b	3040ec <__etext+0x3000a4>
    3ce8:	0100000f 	tsteq	r0, pc
    3cec:	005c0305 	subseq	r0, ip, r5, lsl #6
    3cf0:	5d231fff 	stcpl	15, cr1, [r3, #-1020]!	; 0xfffffc04
    3cf4:	01000014 	tsteq	r0, r4, lsl r0
    3cf8:	000fea0e 	andeq	lr, pc, lr, lsl #20
    3cfc:	03050100 	movweq	r0, #20736	; 0x5100
    3d00:	1fff0044 	svcne	0x00ff0044
    3d04:	00041900 	andeq	r1, r4, r0, lsl #18
    3d08:	ec000200 	sfm	f0, 4, [r0], {-0}
    3d0c:	0400000a 	streq	r0, [r0], #-10
    3d10:	00020a01 	andeq	r0, r2, r1, lsl #20
    3d14:	15730100 	ldrbne	r0, [r3, #-256]!	; 0x100
    3d18:	00620000 	rsbeq	r0, r2, r0
    3d1c:	28e00000 	stmiacs	r0!, {}^	; <UNPREDICTABLE>
    3d20:	29320000 	ldmdbcs	r2!, {}	; <UNPREDICTABLE>
    3d24:	0b9a0000 	bleq	fe683d2c <__StackLimit+0xde683d2c>
    3d28:	01020000 	mrseq	r0, (UNDEF: 2)
    3d2c:	00016606 	andeq	r6, r1, r6, lsl #12
    3d30:	06050300 	streq	r0, [r5], -r0, lsl #6
    3d34:	2a030000 	bcs	c3d3c <__etext+0xbfcf4>
    3d38:	00000037 	andeq	r0, r0, r7, lsr r0
    3d3c:	64080102 	strvs	r0, [r8], #-258	; 0x102
    3d40:	02000001 	andeq	r0, r0, #1
    3d44:	002c0502 	eoreq	r0, ip, r2, lsl #10
    3d48:	02020000 	andeq	r0, r2, #0
    3d4c:	0001ec07 	andeq	lr, r1, r7, lsl #24
    3d50:	05040200 	streq	r0, [r4, #-512]	; 0x200
    3d54:	00000108 	andeq	r0, r0, r8, lsl #2
    3d58:	a4070402 	strge	r0, [r7], #-1026	; 0x402
    3d5c:	02000001 	andeq	r0, r0, #1
    3d60:	01030508 	tsteq	r3, r8, lsl #10
    3d64:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    3d68:	00019f07 	andeq	r9, r1, r7, lsl #30
    3d6c:	05040400 	streq	r0, [r4, #-1024]	; 0x400
    3d70:	00746e69 	rsbseq	r6, r4, r9, ror #28
    3d74:	a9070402 	stmdbge	r7, {r1, sl}
    3d78:	02000001 	andeq	r0, r0, #1
    3d7c:	02850704 	addeq	r0, r5, #1048576	; 0x100000
    3d80:	2c050000 	stccs	0, cr0, [r5], {-0}
    3d84:	8d000000 	stchi	0, cr0, [r0, #-0]
    3d88:	06000000 	streq	r0, [r0], -r0
    3d8c:	00000076 	andeq	r0, r0, r6, ror r0
    3d90:	01070000 	mrseq	r0, (UNDEF: 7)
    3d94:	af43d202 	svcge	0x0043d202
    3d98:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    3d9c:	00000577 	andeq	r0, r0, r7, ror r5
    3da0:	2c43d302 	mcrrcs	3, 0, sp, r3, cr2
    3da4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    3da8:	00000586 	andeq	r0, r0, r6, lsl #11
    3dac:	2c43d402 	cfstrdcs	mvd13, [r3], {2}
    3db0:	00000000 	andeq	r0, r0, r0
    3db4:	0008c409 	andeq	ip, r8, r9, lsl #8
    3db8:	b6023200 	strlt	r3, [r2], -r0, lsl #4
    3dbc:	00039443 	andeq	r9, r3, r3, asr #8
    3dc0:	44420a00 	strbmi	r0, [r2], #-2560	; 0xa00
    3dc4:	b7020048 	strlt	r0, [r2, -r8, asr #32]
    3dc8:	00002c43 	andeq	r2, r0, r3, asr #24
    3dcc:	00230200 	eoreq	r0, r3, r0, lsl #4
    3dd0:	4c44420a 	sfmmi	f4, 2, [r4], {10}
    3dd4:	43b80200 			; <UNDEFINED> instruction: 0x43b80200
    3dd8:	0000002c 	andeq	r0, r0, ip, lsr #32
    3ddc:	0a012302 	beq	4c9ec <__etext+0x489a4>
    3de0:	02003143 	andeq	r3, r0, #-1073741808	; 0xc0000010
    3de4:	002c43b9 			; <UNDEFINED> instruction: 0x002c43b9
    3de8:	23020000 	movwcs	r0, #8192	; 0x2000
    3dec:	32430a02 	subcc	r0, r3, #8192	; 0x2000
    3df0:	43ba0200 			; <UNDEFINED> instruction: 0x43ba0200
    3df4:	0000002c 	andeq	r0, r0, ip, lsr #32
    3df8:	0a032302 	beq	cca08 <__etext+0xc89c0>
    3dfc:	02003153 	andeq	r3, r0, #-1073741804	; 0xc0000014
    3e00:	002c43bb 			; <UNDEFINED> instruction: 0x002c43bb
    3e04:	23020000 	movwcs	r0, #8192	; 0x2000
    3e08:	32530a04 	subscc	r0, r3, #16384	; 0x4000
    3e0c:	43bc0200 			; <UNDEFINED> instruction: 0x43bc0200
    3e10:	0000002c 	andeq	r0, r0, ip, lsr #32
    3e14:	0a052302 	beq	14ca24 <__etext+0x1489dc>
    3e18:	02003343 	andeq	r3, r0, #201326593	; 0xc000001
    3e1c:	002c43bd 			; <UNDEFINED> instruction: 0x002c43bd
    3e20:	23020000 	movwcs	r0, #8192	; 0x2000
    3e24:	00440a06 	subeq	r0, r4, r6, lsl #20
    3e28:	2c43be02 	mcrrcs	14, 0, fp, r3, cr2
    3e2c:	02000000 	andeq	r0, r0, #0
    3e30:	4d0a0723 	stcmi	7, cr0, [sl, #-140]	; 0xffffff74
    3e34:	02003141 	andeq	r3, r0, #1073741840	; 0x40000010
    3e38:	002c43bf 			; <UNDEFINED> instruction: 0x002c43bf
    3e3c:	23020000 	movwcs	r0, #8192	; 0x2000
    3e40:	414d0a08 	cmpmi	sp, r8, lsl #20
    3e44:	c0020032 	andgt	r0, r2, r2, lsr r0
    3e48:	00002c43 	andeq	r2, r0, r3, asr #24
    3e4c:	09230200 	stmdbeq	r3!, {r9}
    3e50:	0034430a 	eorseq	r4, r4, sl, lsl #6
    3e54:	2c43c102 	stfcsp	f4, [r3], {2}
    3e58:	02000000 	andeq	r0, r0, #0
    3e5c:	430a0a23 	movwmi	r0, #43555	; 0xaa23
    3e60:	c2020035 	andgt	r0, r2, #53	; 0x35
    3e64:	00002c43 	andeq	r2, r0, r3, asr #24
    3e68:	0b230200 	bleq	8c4670 <__etext+0x8c0628>
    3e6c:	0044450a 	subeq	r4, r4, sl, lsl #10
    3e70:	2c43c302 	mcrrcs	3, 0, ip, r3, cr2
    3e74:	02000000 	andeq	r0, r0, #0
    3e78:	b10b0c23 	tstlt	fp, r3, lsr #24
    3e7c:	02000004 	andeq	r0, r0, #4
    3e80:	002c43c4 	eoreq	r4, ip, r4, asr #7
    3e84:	23020000 	movwcs	r0, #8192	; 0x2000
    3e88:	52490a0d 	subpl	r0, r9, #53248	; 0xd000
    3e8c:	43c50200 	bicmi	r0, r5, #0
    3e90:	0000002c 	andeq	r0, r0, ip, lsr #32
    3e94:	0b0e2302 	bleq	38caa4 <__etext+0x388a5c>
    3e98:	0000087d 	andeq	r0, r0, sp, ror r8
    3e9c:	7d43c602 	stclvc	6, cr12, [r3, #-8]
    3ea0:	02000000 	andeq	r0, r0, #0
    3ea4:	0f0b0f23 	svceq	0x000b0f23
    3ea8:	02000004 	andeq	r0, r0, #4
    3eac:	002c43c7 	eoreq	r4, ip, r7, asr #7
    3eb0:	23020000 	movwcs	r0, #8192	; 0x2000
    3eb4:	07ee0b10 			; <UNDEFINED> instruction: 0x07ee0b10
    3eb8:	c8020000 	stmdagt	r2, {}	; <UNPREDICTABLE>
    3ebc:	00002c43 	andeq	r2, r0, r3, asr #24
    3ec0:	11230200 	teqne	r3, r0, lsl #4
    3ec4:	0003d10b 	andeq	sp, r3, fp, lsl #2
    3ec8:	43c90200 	bicmi	r0, r9, #0
    3ecc:	0000002c 	andeq	r0, r0, ip, lsr #32
    3ed0:	0b122302 	bleq	48cae0 <__etext+0x488a98>
    3ed4:	00000402 	andeq	r0, r0, r2, lsl #8
    3ed8:	2c43ca02 	mcrrcs	10, 0, ip, r3, cr2
    3edc:	02000000 	andeq	r0, r0, #0
    3ee0:	f50b1323 			; <UNDEFINED> instruction: 0xf50b1323
    3ee4:	02000003 	andeq	r0, r0, #3
    3ee8:	002c43cb 	eoreq	r4, ip, fp, asr #7
    3eec:	23020000 	movwcs	r0, #8192	; 0x2000
    3ef0:	08090b14 	stmdaeq	r9, {r2, r4, r8, r9, fp}
    3ef4:	cc020000 	stcgt	0, cr0, [r2], {-0}
    3ef8:	00002c43 	andeq	r2, r0, r3, asr #24
    3efc:	15230200 	strne	r0, [r3, #-512]!	; 0x200
    3f00:	0007ed0b 	andeq	lr, r7, fp, lsl #26
    3f04:	43cd0200 	bicmi	r0, sp, #0
    3f08:	0000002c 	andeq	r0, r0, ip, lsr #32
    3f0c:	0b162302 	bleq	58cb1c <__etext+0x588ad4>
    3f10:	00000888 	andeq	r0, r0, r8, lsl #17
    3f14:	7d43ce02 	stclvc	14, cr12, [r3, #-8]
    3f18:	02000000 	andeq	r0, r0, #0
    3f1c:	1e0b1723 	cdpne	7, 0, cr1, cr11, cr3, {1}
    3f20:	02000008 	andeq	r0, r0, #8
    3f24:	002c43cf 	eoreq	r4, ip, pc, asr #7
    3f28:	23020000 	movwcs	r0, #8192	; 0x2000
    3f2c:	04b70b18 	ldrteq	r0, [r7], #2840	; 0xb18
    3f30:	d0020000 	andle	r0, r2, r0
    3f34:	00002c43 	andeq	r2, r0, r3, asr #24
    3f38:	19230200 	stmdbne	r3!, {r9}
    3f3c:	0009410b 	andeq	r4, r9, fp, lsl #2
    3f40:	43d10200 	bicsmi	r0, r1, #0
    3f44:	0000002c 	andeq	r0, r0, ip, lsr #32
    3f48:	0c1a2302 	ldceq	3, cr2, [sl], {2}
    3f4c:	0000008d 	andeq	r0, r0, sp, lsl #1
    3f50:	0b1b2302 	bleq	6ccb60 <__etext+0x6c8b18>
    3f54:	0000048c 	andeq	r0, r0, ip, lsl #9
    3f58:	2c43d602 	mcrrcs	6, 0, sp, r3, cr2
    3f5c:	02000000 	andeq	r0, r0, #0
    3f60:	ac0b1c23 	stcge	12, cr1, [fp], {35}	; 0x23
    3f64:	02000003 	andeq	r0, r0, #3
    3f68:	002c43d7 	ldrdeq	r4, [ip], -r7	; <UNPREDICTABLE>
    3f6c:	23020000 	movwcs	r0, #8192	; 0x2000
    3f70:	04420b1d 	strbeq	r0, [r2], #-2845	; 0xb1d
    3f74:	d8020000 	stmdale	r2, {}	; <UNPREDICTABLE>
    3f78:	00002c43 	andeq	r2, r0, r3, asr #24
    3f7c:	1e230200 	cdpne	2, 2, cr0, cr3, cr0, {0}
    3f80:	00042f0b 	andeq	r2, r4, fp, lsl #30
    3f84:	43d90200 	bicsmi	r0, r9, #0
    3f88:	0000002c 	andeq	r0, r0, ip, lsr #32
    3f8c:	0b1f2302 	bleq	7ccb9c <__etext+0x7c8b54>
    3f90:	00000893 	muleq	r0, r3, r8
    3f94:	7d43da02 	vstrvc	s27, [r3, #-8]
    3f98:	02000000 	andeq	r0, r0, #0
    3f9c:	430a2023 	movwmi	r2, #40995	; 0xa023
    3fa0:	db020036 	blle	84080 <__etext+0x80038>
    3fa4:	00002c43 	andeq	r2, r0, r3, asr #24
    3fa8:	21230200 	teqcs	r3, r0, lsl #4
    3fac:	00077f0b 	andeq	r7, r7, fp, lsl #30
    3fb0:	43dc0200 	bicsmi	r0, ip, #0
    3fb4:	0000002c 	andeq	r0, r0, ip, lsr #32
    3fb8:	0b222302 	bleq	88cbc8 <__etext+0x888b80>
    3fbc:	000008bf 			; <UNDEFINED> instruction: 0x000008bf
    3fc0:	2c43dd02 	mcrrcs	13, 0, sp, r3, cr2
    3fc4:	02000000 	andeq	r0, r0, #0
    3fc8:	420a2323 	andmi	r2, sl, #-1946157056	; 0x8c000000
    3fcc:	02005431 	andeq	r5, r0, #822083584	; 0x31000000
    3fd0:	002c43de 	ldrdeq	r4, [ip], -lr	; <UNPREDICTABLE>
    3fd4:	23020000 	movwcs	r0, #8192	; 0x2000
    3fd8:	03940b24 	orrseq	r0, r4, #36864	; 0x9000
    3fdc:	df020000 	svcle	0x00020000
    3fe0:	00002c43 	andeq	r2, r0, r3, asr #24
    3fe4:	25230200 	strcs	r0, [r3, #-512]!	; 0x200
    3fe8:	0003990b 	andeq	r9, r3, fp, lsl #18
    3fec:	43e00200 	mvnmi	r0, #0
    3ff0:	0000002c 	andeq	r0, r0, ip, lsr #32
    3ff4:	0a262302 	beq	98cc04 <__etext+0x988bbc>
    3ff8:	00455250 	subeq	r5, r5, r0, asr r2
    3ffc:	2c43e102 	stfcsp	f6, [r3], {2}
    4000:	02000000 	andeq	r0, r0, #0
    4004:	540a2723 	strpl	r2, [sl], #-1827	; 0x723
    4008:	02004c50 	andeq	r4, r0, #20480	; 0x5000
    400c:	002c43e2 	eoreq	r4, ip, r2, ror #7
    4010:	23020000 	movwcs	r0, #8192	; 0x2000
    4014:	45490a28 	strbmi	r0, [r9, #-2600]	; 0xa28
    4018:	43e30200 	mvnmi	r0, #0
    401c:	0000002c 	andeq	r0, r0, ip, lsr #32
    4020:	0a292302 	beq	a4cc30 <__etext+0xa48be8>
    4024:	02004257 	andeq	r4, r0, #1879048197	; 0x70000005
    4028:	002c43e4 	eoreq	r4, ip, r4, ror #7
    402c:	23020000 	movwcs	r0, #8192	; 0x2000
    4030:	33530a2a 	cmpcc	r3, #172032	; 0x2a000
    4034:	43e50200 	mvnmi	r0, #0
    4038:	0000002c 	andeq	r0, r0, ip, lsr #32
    403c:	0a2b2302 	beq	accc4c <__etext+0xac8c04>
    4040:	02003453 	andeq	r3, r0, #1392508928	; 0x53000000
    4044:	002c43e6 	eoreq	r4, ip, r6, ror #7
    4048:	23020000 	movwcs	r0, #8192	; 0x2000
    404c:	50520a2c 	subspl	r0, r2, ip, lsr #20
    4050:	e702004c 	str	r0, [r2, -ip, asr #32]
    4054:	00002c43 	andeq	r2, r0, r3, asr #24
    4058:	2d230200 	sfmcs	f0, 4, [r3, #-0]
    405c:	0007790b 	andeq	r7, r7, fp, lsl #18
    4060:	43e80200 	mvnmi	r0, #0
    4064:	0000002c 	andeq	r0, r0, ip, lsr #32
    4068:	0a2e2302 	beq	b8cc78 <__etext+0xb88c30>
    406c:	00575043 	subseq	r5, r7, r3, asr #32
    4070:	2c43e902 	mcrrcs	9, 0, lr, r3, cr2
    4074:	02000000 	andeq	r0, r0, #0
    4078:	5d0b2f23 	stcpl	15, cr2, [fp, #-140]	; 0xffffff74
    407c:	02000008 	andeq	r0, r0, #8
    4080:	002c43ea 	eoreq	r4, ip, sl, ror #7
    4084:	23020000 	movwcs	r0, #8192	; 0x2000
    4088:	06580b30 			; <UNDEFINED> instruction: 0x06580b30
    408c:	eb020000 	bl	84094 <__etext+0x8004c>
    4090:	00002c43 	andeq	r2, r0, r3, asr #24
    4094:	31230200 	teqcc	r3, r0, lsl #4
    4098:	045d0d00 	ldrbeq	r0, [sp], #-3328	; 0xd00
    409c:	ec020000 	stc	0, cr0, [r2], {-0}
    40a0:	0003a043 	andeq	sl, r3, r3, asr #32
    40a4:	a6040e00 	strge	r0, [r4], -r0, lsl #28
    40a8:	0f000003 	svceq	0x00000003
    40ac:	000000af 	andeq	r0, r0, pc, lsr #1
    40b0:	0c040402 	cfstrseq	mvf0, [r4], {2}
    40b4:	02000000 	andeq	r0, r0, #0
    40b8:	026e0408 	rsbeq	r0, lr, #134217728	; 0x8000000
    40bc:	01020000 	mrseq	r0, (UNDEF: 2)
    40c0:	00016d08 	andeq	r6, r1, r8, lsl #26
    40c4:	5e011000 	cdppl	0, 0, cr1, cr1, cr0, {0}
    40c8:	01000015 	tsteq	r0, r5, lsl r0
    40cc:	0025011d 	eoreq	r0, r5, sp, lsl r1
    40d0:	28e00000 	stmiacs	r0!, {}^	; <UNPREDICTABLE>
    40d4:	28f60000 	ldmcs	r6!, {}^	; <UNPREDICTABLE>
    40d8:	0ad40000 	beq	ff5040e0 <__StackLimit+0xdf5040e0>
    40dc:	11010000 	mrsne	r0, (UNDEF: 1)
    40e0:	00158901 	andseq	r8, r5, r1, lsl #18
    40e4:	01220100 	teqeq	r2, r0, lsl #2
    40e8:	000028f8 	strdeq	r2, [r0], -r8
    40ec:	0000291c 	andeq	r2, r0, ip, lsl r9
    40f0:	00000b00 	andeq	r0, r0, r0, lsl #22
    40f4:	00040201 	andeq	r0, r4, r1, lsl #4
    40f8:	68631200 	stmdavs	r3!, {r9, ip}^
    40fc:	25220100 	strcs	r0, [r2, #-256]!	; 0x100
    4100:	02000000 	andeq	r0, r0, #0
    4104:	10007791 	mulne	r0, r1, r7
    4108:	00156601 	andseq	r6, r5, r1, lsl #12
    410c:	01270100 	teqeq	r7, r0, lsl #2
    4110:	00000068 	andeq	r0, r0, r8, rrx
    4114:	0000291c 	andeq	r2, r0, ip, lsl r9
    4118:	00002932 	andeq	r2, r0, r2, lsr r9
    411c:	00000b38 	andeq	r0, r0, r8, lsr fp
    4120:	05170001 	ldreq	r0, [r7, #-1]
    4124:	00020000 	andeq	r0, r2, r0
    4128:	00000be5 	andeq	r0, r0, r5, ror #23
    412c:	020a0104 	andeq	r0, sl, #1
    4130:	34010000 	strcc	r0, [r1], #-0
    4134:	62000016 	andvs	r0, r0, #22
    4138:	34000000 	strcc	r0, [r0], #-0
    413c:	88000029 	stmdahi	r0, {r0, r3, r5}
    4140:	92000032 	andls	r0, r0, #50	; 0x32
    4144:	0200000c 	andeq	r0, r0, #12
    4148:	01660601 	cmneq	r6, r1, lsl #12
    414c:	01020000 	mrseq	r0, (UNDEF: 2)
    4150:	00016408 	andeq	r6, r1, r8, lsl #8
    4154:	05020200 	streq	r0, [r2, #-512]	; 0x200
    4158:	0000002c 	andeq	r0, r0, ip, lsr #32
    415c:	ec070202 	sfm	f0, 4, [r7], {2}
    4160:	02000001 	andeq	r0, r0, #1
    4164:	01080504 	tsteq	r8, r4, lsl #10
    4168:	04020000 	streq	r0, [r2], #-0
    416c:	0001a407 	andeq	sl, r1, r7, lsl #8
    4170:	05080200 	streq	r0, [r8, #-512]	; 0x200
    4174:	00000103 	andeq	r0, r0, r3, lsl #2
    4178:	9f070802 	svcls	0x00070802
    417c:	03000001 	movweq	r0, #1
    4180:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    4184:	04020074 	streq	r0, [r2], #-116	; 0x74
    4188:	0001a907 	andeq	sl, r1, r7, lsl #18
    418c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4190:	00000285 	andeq	r0, r0, r5, lsl #5
    4194:	0000e404 	andeq	lr, r0, r4, lsl #8
    4198:	2c190200 	lfmcs	f0, 4, [r9], {-0}
    419c:	04000000 	streq	r0, [r0], #-0
    41a0:	000006ae 	andeq	r0, r0, lr, lsr #13
    41a4:	00481b02 	subeq	r1, r8, r2, lsl #22
    41a8:	04020000 	streq	r0, [r2], #-0
    41ac:	00000c04 	andeq	r0, r0, r4, lsl #24
    41b0:	04080200 	streq	r0, [r8], #-512	; 0x200
    41b4:	0000026e 	andeq	r0, r0, lr, ror #4
    41b8:	00169004 	andseq	r9, r6, r4
    41bc:	a1280300 	teqge	r8, r0, lsl #6
    41c0:	05000000 	streq	r0, [r0, #-0]
    41c4:	000015d7 	ldrdeq	r1, [r0], -r7
    41c8:	bb000504 	bllt	55e0 <__etext+0x1598>
    41cc:	06000000 	streq	r0, [r0], -r0
    41d0:	00001619 	andeq	r1, r0, r9, lsl r6
    41d4:	000000bb 	strheq	r0, [r0], -fp
    41d8:	01002302 	tsteq	r0, r2, lsl #6
    41dc:	08040700 	stmdaeq	r4, {r8, r9, sl}
    41e0:	0000c304 	andeq	ip, r0, r4, lsl #6
    41e4:	08010200 	stmdaeq	r1, {r9}
    41e8:	0000016d 	andeq	r0, r0, sp, ror #2
    41ec:	00d00408 	sbcseq	r0, r0, r8, lsl #8
    41f0:	c3090000 	movwgt	r0, #36864	; 0x9000
    41f4:	04000000 	streq	r0, [r0], #-0
    41f8:	000015d9 	ldrdeq	r1, [r0], -r9
    41fc:	00966603 	addseq	r6, r6, r3, lsl #12
    4200:	0c0a0000 	stceq	0, cr0, [sl], {-0}
    4204:	01131d01 	tsteq	r3, r1, lsl #26
    4208:	b10b0000 	mrslt	r0, (UNDEF: 11)
    420c:	01000015 	tsteq	r0, r5, lsl r0
    4210:	00005d1f 	andeq	r5, r0, pc, lsl sp
    4214:	00230200 	eoreq	r0, r3, r0, lsl #4
    4218:	000ab20b 	andeq	fp, sl, fp, lsl #4
    421c:	1f200100 	svcne	0x00200100
    4220:	02000001 	andeq	r0, r0, #1
    4224:	6c0c0423 	cfstrsvs	mvf0, [ip], {35}	; 0x23
    4228:	0100636f 	tsteq	r0, pc, ror #6
    422c:	00012521 	andeq	r2, r1, r1, lsr #10
    4230:	08230200 	stmdaeq	r3!, {r9}
    4234:	1f010d00 	svcne	0x00010d00
    4238:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    423c:	00000025 	andeq	r0, r0, r5, lsr #32
    4240:	13040800 	movwne	r0, #18432	; 0x4800
    4244:	08000001 	stmdaeq	r0, {r0}
    4248:	00002504 	andeq	r2, r0, r4, lsl #10
    424c:	16000400 	strne	r0, [r0], -r0, lsl #8
    4250:	22010000 	andcs	r0, r1, #0
    4254:	000000e0 	andeq	r0, r0, r0, ror #1
    4258:	0016280f 	andseq	r2, r6, pc, lsl #16
    425c:	01550100 	cmpeq	r5, r0, lsl #2
    4260:	00002934 	andeq	r2, r0, r4, lsr r9
    4264:	0000298c 	andeq	r2, r0, ip, lsl #19
    4268:	00000b64 	andeq	r0, r0, r4, ror #22
    426c:	00017801 	andeq	r7, r1, r1, lsl #16
    4270:	00631000 	rsbeq	r1, r3, r0
    4274:	005d5501 	subseq	r5, sp, r1, lsl #10
    4278:	91020000 	mrsls	r0, (UNDEF: 2)
    427c:	16701174 			; <UNDEFINED> instruction: 0x16701174
    4280:	55010000 	strpl	r0, [r1, #-0]
    4284:	00000178 	andeq	r0, r0, r8, ror r1
    4288:	11709102 	cmnne	r0, r2, lsl #2
    428c:	00001676 	andeq	r1, r0, r6, ror r6
    4290:	017e5501 	cmneq	lr, r1, lsl #10
    4294:	91020000 	mrsls	r0, (UNDEF: 2)
    4298:	0408006c 	streq	r0, [r8], #-108	; 0x6c
    429c:	0000005d 	andeq	r0, r0, sp, asr r0
    42a0:	012b0408 	teqeq	fp, r8, lsl #8
    42a4:	7b120000 	blvc	4842ac <__etext+0x480264>
    42a8:	01000016 	tsteq	r0, r6, lsl r0
    42ac:	005d0167 	subseq	r0, sp, r7, ror #2
    42b0:	298c0000 	stmibcs	ip, {}	; <UNPREDICTABLE>
    42b4:	2aaa0000 	bcs	fea842bc <__StackLimit+0xdea842bc>
    42b8:	0b9c0000 	bleq	fe7042c0 <__StackLimit+0xde7042c0>
    42bc:	4c010000 	stcmi	0, cr0, [r1], {-0}
    42c0:	11000002 	tstne	r0, r2
    42c4:	00001684 	andeq	r1, r0, r4, lsl #13
    42c8:	01256701 	teqeq	r5, r1, lsl #14
    42cc:	91020000 	mrsls	r0, (UNDEF: 2)
    42d0:	15cc1154 	strbne	r1, [ip, #340]	; 0x154
    42d4:	67010000 	strvs	r0, [r1, -r0]
    42d8:	000000bb 	strheq	r0, [r0], -fp
    42dc:	10509102 	subsne	r9, r0, r2, lsl #2
    42e0:	0067656e 	rsbeq	r6, r7, lr, ror #10
    42e4:	005d6701 	subseq	r6, sp, r1, lsl #14
    42e8:	91020000 	mrsls	r0, (UNDEF: 2)
    42ec:	160c114c 	strne	r1, [ip], -ip, asr #2
    42f0:	67010000 	strvs	r0, [r1, -r0]
    42f4:	0000005d 	andeq	r0, r0, sp, asr r0
    42f8:	13489102 	movtne	r9, #33026	; 0x8102
    42fc:	69010061 	stmdbvs	r1, {r0, r5, r6}
    4300:	0000005d 	andeq	r0, r0, sp, asr r0
    4304:	13749102 	cmnne	r4, #-2147483648	; 0x80000000
    4308:	69010062 	stmdbvs	r1, {r1, r5, r6}
    430c:	0000005d 	andeq	r0, r0, sp, asr r0
    4310:	135c9102 	cmpne	ip, #-2147483648	; 0x80000000
    4314:	69010063 	stmdbvs	r1, {r0, r1, r5, r6}
    4318:	0000005d 	andeq	r0, r0, sp, asr r0
    431c:	13709102 	cmnne	r0, #-2147483648	; 0x80000000
    4320:	01006175 	tsteq	r0, r5, ror r1
    4324:	00007d6a 	andeq	r7, r0, sl, ror #26
    4328:	6c910200 	lfmvs	f0, 4, [r1], {0}
    432c:	00627513 	rsbeq	r7, r2, r3, lsl r5
    4330:	007d6a01 	rsbseq	r6, sp, r1, lsl #20
    4334:	91020000 	mrsls	r0, (UNDEF: 2)
    4338:	63751358 	cmnvs	r5, #1610612737	; 0x60000001
    433c:	7d6a0100 	stfvce	f0, [sl, #-0]
    4340:	02000000 	andeq	r0, r0, #0
    4344:	c2146891 	andsgt	r6, r4, #9502720	; 0x910000
    4348:	01000015 	tsteq	r0, r5, lsl r0
    434c:	00005d6c 	andeq	r5, r0, ip, ror #26
    4350:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    4354:	0015ab14 	andseq	sl, r5, r4, lsl fp
    4358:	256d0100 	strbcs	r0, [sp, #-256]!	; 0x100
    435c:	02000001 	andeq	r0, r0, #1
    4360:	f6156091 			; <UNDEFINED> instruction: 0xf6156091
    4364:	01000015 	tsteq	r0, r5, lsl r0
    4368:	002a9ca7 	eoreq	r9, sl, r7, lsr #25
    436c:	600f0000 	andvs	r0, pc, r0
    4370:	01000016 	tsteq	r0, r6, lsl r0
    4374:	2aac01ac 	bcs	feb04a2c <__StackLimit+0xdeb04a2c>
    4378:	2ae40000 	bcs	ff904380 <__StackLimit+0xdf904380>
    437c:	0bd40000 	bleq	ff504384 <__StackLimit+0xdf504384>
    4380:	aa010000 	bge	44388 <__etext+0x40340>
    4384:	11000002 	tstne	r0, r2
    4388:	00001612 	andeq	r1, r0, r2, lsl r6
    438c:	005dac01 	subseq	sl, sp, r1, lsl #24
    4390:	91020000 	mrsls	r0, (UNDEF: 2)
    4394:	15b6116c 	ldrne	r1, [r6, #364]!	; 0x16c
    4398:	ac010000 	stcge	0, cr0, [r1], {-0}
    439c:	0000005d 	andeq	r0, r0, sp, asr r0
    43a0:	11689102 	cmnne	r8, r2, lsl #2
    43a4:	00001670 	andeq	r1, r0, r0, ror r6
    43a8:	0178ac01 	cmneq	r8, r1, lsl #24
    43ac:	91020000 	mrsls	r0, (UNDEF: 2)
    43b0:	16761164 	ldrbtne	r1, [r6], -r4, ror #2
    43b4:	ac010000 	stcge	0, cr0, [r1], {-0}
    43b8:	0000017e 	andeq	r0, r0, lr, ror r1
    43bc:	13609102 	cmnne	r0, #-2147483648	; 0x80000000
    43c0:	ae010069 	cdpge	0, 0, cr0, cr1, cr9, {3}
    43c4:	0000005d 	andeq	r0, r0, sp, asr r0
    43c8:	00749102 	rsbseq	r9, r4, r2, lsl #2
    43cc:	0015920f 	andseq	r9, r5, pc, lsl #4
    43d0:	01b80100 			; <UNDEFINED> instruction: 0x01b80100
    43d4:	00002ae4 	andeq	r2, r0, r4, ror #21
    43d8:	00002b1c 	andeq	r2, r0, ip, lsl fp
    43dc:	00000c0c 	andeq	r0, r0, ip, lsl #24
    43e0:	00030801 	andeq	r0, r3, r1, lsl #16
    43e4:	16121100 	ldrne	r1, [r2], -r0, lsl #2
    43e8:	b8010000 	stmdalt	r1, {}	; <UNPREDICTABLE>
    43ec:	0000005d 	andeq	r0, r0, sp, asr r0
    43f0:	116c9102 	cmnne	ip, r2, lsl #2
    43f4:	000015b6 			; <UNDEFINED> instruction: 0x000015b6
    43f8:	005db801 	subseq	fp, sp, r1, lsl #16
    43fc:	91020000 	mrsls	r0, (UNDEF: 2)
    4400:	16701168 	ldrbtne	r1, [r0], -r8, ror #2
    4404:	b8010000 	stmdalt	r1, {}	; <UNPREDICTABLE>
    4408:	00000178 	andeq	r0, r0, r8, ror r1
    440c:	11649102 	cmnne	r4, r2, lsl #2
    4410:	00001676 	andeq	r1, r0, r6, ror r6
    4414:	017eb801 	cmneq	lr, r1, lsl #16
    4418:	91020000 	mrsls	r0, (UNDEF: 2)
    441c:	00691360 	rsbeq	r1, r9, r0, ror #6
    4420:	005dba01 	subseq	fp, sp, r1, lsl #20
    4424:	91020000 	mrsls	r0, (UNDEF: 2)
    4428:	01160074 	tsteq	r6, r4, ror r0
    442c:	000015e1 	andeq	r1, r0, r1, ror #11
    4430:	5d01c301 	stcpl	3, cr12, [r1, #-4]
    4434:	1c000000 	stcne	0, cr0, [r0], {-0}
    4438:	f600002b 			; <UNDEFINED> instruction: 0xf600002b
    443c:	44000031 	strmi	r0, [r0], #-49	; 0x31
    4440:	0100000c 	tsteq	r0, ip
    4444:	0000044b 	andeq	r0, r0, fp, asr #8
    4448:	00167611 	andseq	r7, r6, r1, lsl r6
    444c:	7ec30100 	polvcs	f0, f3, f0
    4450:	03000001 	movweq	r0, #1
    4454:	107f9491 			; <UNDEFINED> instruction: 0x107f9491
    4458:	00746d66 	rsbseq	r6, r4, r6, ror #26
    445c:	00cac301 	sbceq	ip, sl, r1, lsl #6
    4460:	91030000 	mrsls	r0, (UNDEF: 3)
    4464:	61107f90 			; <UNDEFINED> instruction: 0x61107f90
    4468:	c3010070 	movwgt	r0, #4208	; 0x1070
    446c:	000000d5 	ldrdeq	r0, [r0], -r5
    4470:	7f8c9103 	svcvc	0x008c9103
    4474:	01007013 	tsteq	r0, r3, lsl r0
    4478:	000125c6 	andeq	r2, r1, r6, asr #11
    447c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    4480:	01006313 	tsteq	r0, r3, lsl r3
    4484:	00005dc7 	andeq	r5, r0, r7, asr #27
    4488:	50910200 	addspl	r0, r1, r0, lsl #4
    448c:	00168b14 	andseq	r8, r6, r4, lsl fp
    4490:	4bc90100 	blmi	ff244898 <__StackLimit+0xdf244898>
    4494:	03000004 	movweq	r0, #4
    4498:	147fa491 	ldrbtne	sl, [pc], #-1169	; 44a0 <__etext+0x458>
    449c:	000015d1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    44a0:	0125ca01 	teqeq	r5, r1, lsl #20
    44a4:	91020000 	mrsls	r0, (UNDEF: 2)
    44a8:	16231470 			; <UNDEFINED> instruction: 0x16231470
    44ac:	cb010000 	blgt	444b4 <__etext+0x4046c>
    44b0:	0000005d 	andeq	r0, r0, sp, asr r0
    44b4:	146c9102 	strbtne	r9, [ip], #-258	; 0x102
    44b8:	000015f6 	strdeq	r1, [r0], -r6
    44bc:	005dcd01 	subseq	ip, sp, r1, lsl #26
    44c0:	91020000 	mrsls	r0, (UNDEF: 2)
    44c4:	16701468 	ldrbtne	r1, [r0], -r8, ror #8
    44c8:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    44cc:	0000005d 	andeq	r0, r0, sp, asr r0
    44d0:	7fa09103 	svcvc	0x00a09103
    44d4:	00164e14 	andseq	r4, r6, r4, lsl lr
    44d8:	5dd00100 	ldfple	f0, [r0]
    44dc:	02000000 	andeq	r0, r0, #0
    44e0:	b6146491 			; <UNDEFINED> instruction: 0xb6146491
    44e4:	01000015 	tsteq	r0, r5, lsl r0
    44e8:	00005dd1 	ldrdeq	r5, [r0], -r1
    44ec:	60910200 	addsvs	r0, r1, r0, lsl #4
    44f0:	0015fb14 	andseq	pc, r5, r4, lsl fp	; <UNPREDICTABLE>
    44f4:	5dd80100 	ldfple	f0, [r8]
    44f8:	03000000 	movweq	r0, #0
    44fc:	147f9c91 	ldrbtne	r9, [pc], #-3217	; 4504 <__etext+0x4bc>
    4500:	000016a0 	andeq	r1, r0, r0, lsr #13
    4504:	005dd901 	subseq	sp, sp, r1, lsl #18
    4508:	91020000 	mrsls	r0, (UNDEF: 2)
    450c:	169f145c 			; <UNDEFINED> instruction: 0x169f145c
    4510:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    4514:	0000005d 	andeq	r0, r0, sp, asr r0
    4518:	14589102 	ldrbne	r9, [r8], #-258	; 0x102
    451c:	000015f0 	strdeq	r1, [r0], -r0
    4520:	0178da01 	cmneq	r8, r1, lsl #20
    4524:	91020000 	mrsls	r0, (UNDEF: 2)
    4528:	161e1448 	ldrne	r1, [lr], -r8, asr #8
    452c:	db010000 	blle	44534 <__etext+0x404ec>
    4530:	00000125 	andeq	r0, r0, r5, lsr #2
    4534:	14549102 	ldrbne	r9, [r4], #-258	; 0x102
    4538:	000016ad 	andeq	r1, r0, sp, lsr #13
    453c:	005ddc01 	subseq	sp, sp, r1, lsl #24
    4540:	91020000 	mrsls	r0, (UNDEF: 2)
    4544:	15c7144c 	strbne	r1, [r7, #1100]	; 0x44c
    4548:	dd010000 	stcle	0, cr0, [r1, #-0]
    454c:	0000007d 	andeq	r0, r0, sp, ror r0
    4550:	7f989103 	svcvc	0x00989103
    4554:	0015a317 	andseq	sl, r5, r7, lsl r3
    4558:	021c0100 	andseq	r0, ip, #0
    455c:	000030c6 	andeq	r3, r0, r6, asr #1
    4560:	0016a617 	andseq	sl, r6, r7, lsl r6
    4564:	020c0100 	andeq	r0, ip, #0
    4568:	0000307a 	andeq	r3, r0, sl, ror r0
    456c:	00251800 	eoreq	r1, r5, r0, lsl #16
    4570:	045b0000 	ldrbeq	r0, [fp], #-0
    4574:	6b190000 	blvs	64457c <__etext+0x640534>
    4578:	20000000 	andcs	r0, r0, r0
    457c:	e9011600 	stmdb	r1, {r9, sl, ip}
    4580:	04000015 	streq	r0, [r0], #-21
    4584:	005d01b6 	ldrheq	r0, [sp], #-22	; 0xffffffea
    4588:	31f80000 	mvnscc	r0, r0
    458c:	32380000 	eorscc	r0, r8, #0
    4590:	0c7e0000 	ldcleq	0, cr0, [lr], #-0
    4594:	b6010000 	strlt	r0, [r1], -r0
    4598:	1a000004 	bne	45b0 <__etext+0x568>
    459c:	00746d66 	rsbseq	r6, r4, r6, ror #26
    45a0:	ca024801 	bgt	965ac <__etext+0x92564>
    45a4:	02000000 	andeq	r0, r0, #0
    45a8:	1c1b7091 	ldcne	0, cr7, [fp], {145}	; 0x91
    45ac:	01007061 	tsteq	r0, r1, rrx
    45b0:	00d5024a 	sbcseq	r0, r5, sl, asr #4
    45b4:	91020000 	mrsls	r0, (UNDEF: 2)
    45b8:	16591d60 	ldrbne	r1, [r9], -r0, ror #26
    45bc:	4b010000 	blmi	445c4 <__etext+0x4057c>
    45c0:	00005d02 	andeq	r5, r0, r2, lsl #26
    45c4:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    45c8:	0016761d 	andseq	r7, r6, sp, lsl r6
    45cc:	024c0100 	subeq	r0, ip, #0
    45d0:	0000012b 	andeq	r0, r0, fp, lsr #2
    45d4:	00549102 	subseq	r9, r4, r2, lsl #2
    45d8:	15e8011e 	strbne	r0, [r8, #286]!	; 0x11e
    45dc:	e2040000 	and	r0, r4, #0
    45e0:	00005d01 	andeq	r5, r0, r1, lsl #26
    45e4:	00323800 	eorseq	r3, r2, r0, lsl #16
    45e8:	00328800 	eorseq	r8, r2, r0, lsl #16
    45ec:	000cc200 	andeq	ip, ip, r0, lsl #4
    45f0:	731a0100 	tstvc	sl, #0
    45f4:	025e0100 	subseq	r0, lr, #0
    45f8:	000000bd 	strheq	r0, [r0], -sp
    45fc:	1a4c9102 	bne	1328a0c <__etext+0x13249c4>
    4600:	00746d66 	rsbseq	r6, r4, r6, ror #26
    4604:	ca025e01 	bgt	9be10 <__etext+0x97dc8>
    4608:	02000000 	andeq	r0, r0, #0
    460c:	1c1b7491 	cfldrsne	mvf7, [fp], {145}	; 0x91
    4610:	01007061 	tsteq	r0, r1, rrx
    4614:	00d50260 	sbcseq	r0, r5, r0, ror #4
    4618:	91020000 	mrsls	r0, (UNDEF: 2)
    461c:	16591d60 	ldrbne	r1, [r9], -r0, ror #26
    4620:	61010000 	mrsvs	r0, (UNDEF: 1)
    4624:	00005d02 	andeq	r5, r0, r2, lsl #26
    4628:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    462c:	0016761d 	andseq	r7, r6, sp, lsl r6
    4630:	02620100 	rsbeq	r0, r2, #0
    4634:	0000012b 	andeq	r0, r0, fp, lsr #2
    4638:	00549102 	subseq	r9, r4, r2, lsl #2
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10011201 	andne	r1, r1, r1, lsl #4
  10:	02000006 	andeq	r0, r0, #6
  14:	0b0b0024 	bleq	2c00ac <__etext+0x2bc064>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <__etext+0x37cbe0>
  24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	04000013 	streq	r0, [r0], #-19
  2c:	0b0b0024 	bleq	2c00c4 <__etext+0x2bc07c>
  30:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  34:	13050000 	movwne	r0, #20480	; 0x5000
  38:	0b0e0301 	bleq	380c44 <__etext+0x37cbfc>
  3c:	3b0b3a0b 	blcc	2ce870 <__etext+0x2ca828>
  40:	0013010b 	andseq	r0, r3, fp, lsl #2
  44:	000d0600 	andeq	r0, sp, r0, lsl #12
  48:	0b3a0803 	bleq	e8205c <__etext+0xe7e014>
  4c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  50:	00000a38 	andeq	r0, r0, r8, lsr sl
  54:	03000d07 	movweq	r0, #3335	; 0xd07
  58:	3b0b3a0e 	blcc	2ce898 <__etext+0x2ca850>
  5c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
  60:	0800000a 	stmdaeq	r0, {r1, r3}
  64:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
  68:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
  6c:	0a381349 	beq	e04d98 <__etext+0xe00d50>
  70:	0d090000 	stceq	0, cr0, [r9, #-0]
  74:	3a080300 	bcc	200c7c <__etext+0x1fcc34>
  78:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  7c:	000a3813 	andeq	r3, sl, r3, lsl r8
  80:	01010a00 	tsteq	r1, r0, lsl #20
  84:	13011349 	movwne	r1, #4937	; 0x1349
  88:	210b0000 	mrscs	r0, (UNDEF: 11)
  8c:	2f134900 	svccs	0x00134900
  90:	0c00000b 	stceq	0, cr0, [r0], {11}
  94:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  98:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
  9c:	00001349 	andeq	r1, r0, r9, asr #6
  a0:	0b000f0d 	bleq	3cdc <__aeabi_fmul+0x4>
  a4:	0013490b 	andseq	r4, r3, fp, lsl #18
  a8:	00350e00 	eorseq	r0, r5, r0, lsl #28
  ac:	00001349 	andeq	r1, r0, r9, asr #6
  b0:	2700150f 	strcs	r1, [r0, -pc, lsl #10]
  b4:	1000000c 	andne	r0, r0, ip
  b8:	13490026 	movtne	r0, #36902	; 0x9026
  bc:	04110000 	ldreq	r0, [r1], #-0
  c0:	0b0e0301 	bleq	380ccc <__etext+0x37cc84>
  c4:	3b0b3a0b 	blcc	2ce8f8 <__etext+0x2ca8b0>
  c8:	0013010b 	andseq	r0, r3, fp, lsl #2
  cc:	00281200 	eoreq	r1, r8, r0, lsl #4
  d0:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
  d4:	28130000 	ldmdacs	r3, {}	; <UNPREDICTABLE>
  d8:	1c080300 	stcne	3, cr0, [r8], {-0}
  dc:	1400000d 	strne	r0, [r0], #-13
  e0:	0b0b0113 	bleq	2c0534 <__etext+0x2bc4ec>
  e4:	0b3b0b3a 	bleq	ec2dd4 <__etext+0xebed8c>
  e8:	00001301 	andeq	r1, r0, r1, lsl #6
  ec:	3f012e15 	svccc	0x00012e15
  f0:	3a0e030c 	bcc	380d28 <__etext+0x37cce0>
  f4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
  f8:	1113490c 	tstne	r3, ip, lsl #18
  fc:	40011201 	andmi	r1, r1, r1, lsl #4
 100:	0c429606 	mcrreq	6, 0, r9, r2, cr6
 104:	00001301 	andeq	r1, r0, r1, lsl #6
 108:	03003416 	movweq	r3, #1046	; 0x416
 10c:	3b0b3a0e 	blcc	2ce94c <__etext+0x2ca904>
 110:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 114:	1700000a 	strne	r0, [r0, -sl]
 118:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 68 <__vector_table+0x68>
 11c:	0b3a0e03 	bleq	e83930 <__etext+0xe7f8e8>
 120:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
 124:	01120111 	tsteq	r2, r1, lsl r1
 128:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
 12c:	0013010c 	andseq	r0, r3, ip, lsl #2
 130:	00341800 	eorseq	r1, r4, r0, lsl #16
 134:	0b3a0803 	bleq	e82148 <__etext+0xe7e100>
 138:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 13c:	00000a02 	andeq	r0, r0, r2, lsl #20
 140:	3f002e19 	svccc	0x00002e19
 144:	3a0e030c 	bcc	380d7c <__etext+0x37cd34>
 148:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 14c:	1201110c 	andne	r1, r1, #3
 150:	96064001 	strls	r4, [r6], -r1
 154:	00000c42 	andeq	r0, r0, r2, asr #24
 158:	0300051a 	movweq	r0, #1306	; 0x51a
 15c:	3b0b3a0e 	blcc	2ce99c <__etext+0x2ca954>
 160:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 164:	1b00000a 	blne	194 <__vector_table+0x194>
 168:	08030005 	stmdaeq	r3, {r0, r2}
 16c:	0b3b0b3a 	bleq	ec2e5c <__etext+0xebee14>
 170:	0a021349 	beq	84e9c <__etext+0x80e54>
 174:	341c0000 	ldrcc	r0, [ip], #-0
 178:	3a0e0300 	bcc	380d80 <__etext+0x37cd38>
 17c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 180:	020c3f13 	andeq	r3, ip, #76	; 0x4c
 184:	0000000a 	andeq	r0, r0, sl
 188:	25011101 	strcs	r1, [r1, #-257]	; 0x101
 18c:	030b130e 	movweq	r1, #45838	; 0xb30e
 190:	110e1b0e 	tstne	lr, lr, lsl #22
 194:	10011201 	andne	r1, r1, r1, lsl #4
 198:	02000006 	andeq	r0, r0, #6
 19c:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; ec <__vector_table+0xec>
 1a0:	0b3a0e03 	bleq	e839b4 <__etext+0xe7f96c>
 1a4:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
 1a8:	01120111 	tsteq	r2, r1, lsl r1
 1ac:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
 1b0:	0300000c 	movweq	r0, #12
 1b4:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 104 <__vector_table+0x104>
 1b8:	0b3a0e03 	bleq	e839cc <__etext+0xe7f984>
 1bc:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
 1c0:	01120111 	tsteq	r2, r1, lsl r1
 1c4:	42960640 	addsmi	r0, r6, #67108864	; 0x4000000
 1c8:	0013010c 	andseq	r0, r3, ip, lsl #2
 1cc:	00340400 	eorseq	r0, r4, r0, lsl #8
 1d0:	0b3a0e03 	bleq	e839e4 <__etext+0xe7f99c>
 1d4:	1349053b 	movtne	r0, #38203	; 0x953b
 1d8:	00000a02 	andeq	r0, r0, r2, lsl #20
 1dc:	0b000f05 	bleq	3df8 <__aeabi_fmul+0x120>
 1e0:	0013490b 	andseq	r4, r3, fp, lsl #18
 1e4:	00240600 	eoreq	r0, r4, r0, lsl #12
 1e8:	0b3e0b0b 	bleq	f82e1c <__etext+0xf7edd4>
 1ec:	00000e03 	andeq	r0, r0, r3, lsl #28
 1f0:	03003407 	movweq	r3, #1031	; 0x407
 1f4:	3b0b3a0e 	blcc	2cea34 <__etext+0x2ca9ec>
 1f8:	3f13490b 	svccc	0x0013490b
 1fc:	000c3c0c 	andeq	r3, ip, ip, lsl #24
 200:	01010800 	tsteq	r1, r0, lsl #16
 204:	13011349 	movwne	r1, #4937	; 0x1349
 208:	21090000 	mrscs	r0, (UNDEF: 9)
 20c:	2f134900 	svccs	0x00134900
 210:	0a000005 	beq	22c <__vector_table+0x22c>
 214:	0c270015 	stceq	0, cr0, [r7], #-84	; 0xffffffac
 218:	340b0000 	strcc	r0, [fp], #-0
 21c:	3a0e0300 	bcc	380e24 <__etext+0x37cddc>
 220:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 224:	020c3f13 	andeq	r3, ip, #76	; 0x4c
 228:	0c00000a 	stceq	0, cr0, [r0], {10}
 22c:	13490026 	movtne	r0, #36902	; 0x9026
 230:	01000000 	mrseq	r0, (UNDEF: 0)
 234:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 238:	0e030b13 	vmoveq.32	d3[0], r0
 23c:	01110e1b 	tsteq	r1, fp, lsl lr
 240:	06100112 			; <UNDEFINED> instruction: 0x06100112
 244:	24020000 	strcs	r0, [r2], #-0
 248:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 24c:	000e030b 	andeq	r0, lr, fp, lsl #6
 250:	00160300 	andseq	r0, r6, r0, lsl #6
 254:	0b3a0e03 	bleq	e83a68 <__etext+0xe7fa20>
 258:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 25c:	24040000 	strcs	r0, [r4], #-0
 260:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 264:	0008030b 	andeq	r0, r8, fp, lsl #6
 268:	01010500 	tsteq	r1, r0, lsl #10
 26c:	13011349 	movwne	r1, #4937	; 0x1349
 270:	21060000 	mrscs	r0, (UNDEF: 6)
 274:	2f134900 	svccs	0x00134900
 278:	0700000b 	streq	r0, [r0, -fp]
 27c:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
 280:	0b3a0b0b 	bleq	e82eb4 <__etext+0xe7ee6c>
 284:	1301053b 	movwne	r0, #5435	; 0x153b
 288:	0d080000 	stceq	0, cr0, [r8, #-0]
 28c:	3a080300 	bcc	200e94 <__etext+0x1fce4c>
 290:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 294:	000a3813 	andeq	r3, sl, r3, lsl r8
 298:	000d0900 	andeq	r0, sp, r0, lsl #18
 29c:	0b3a0e03 	bleq	e83ab0 <__etext+0xe7fa68>
 2a0:	1349053b 	movtne	r0, #38203	; 0x953b
 2a4:	00000a38 	andeq	r0, r0, r8, lsr sl
 2a8:	0300160a 	movweq	r1, #1546	; 0x60a
 2ac:	3b0b3a0e 	blcc	2ceaec <__etext+0x2caaa4>
 2b0:	00134905 	andseq	r4, r3, r5, lsl #18
 2b4:	000f0b00 	andeq	r0, pc, r0, lsl #22
 2b8:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 2bc:	350c0000 	strcc	r0, [ip, #-0]
 2c0:	00134900 	andseq	r4, r3, r0, lsl #18
 2c4:	01130d00 	tsteq	r3, r0, lsl #26
 2c8:	050b0e03 	streq	r0, [fp, #-3587]	; 0xe03
 2cc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 2d0:	00001301 	andeq	r1, r0, r1, lsl #6
 2d4:	4900210e 	stmdbmi	r0, {r1, r2, r3, r8, sp}
 2d8:	00052f13 	andeq	r2, r5, r3, lsl pc
 2dc:	01170f00 	tsteq	r7, r0, lsl #30
 2e0:	0b3a0b0b 	bleq	e82f14 <__etext+0xe7eecc>
 2e4:	1301053b 	movwne	r0, #5435	; 0x153b
 2e8:	0d100000 	ldceq	0, cr0, [r0, #-0]
 2ec:	3a0e0300 	bcc	380ef4 <__etext+0x37ceac>
 2f0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 2f4:	11000013 	tstne	r0, r3, lsl r0
 2f8:	1349000d 	movtne	r0, #36877	; 0x900d
 2fc:	00000a38 	andeq	r0, r0, r8, lsr sl
 300:	03010412 	movweq	r0, #5138	; 0x1412
 304:	3a0b0b0e 	bcc	2c2f44 <__etext+0x2beefc>
 308:	010b3b0b 	tsteq	fp, fp, lsl #22
 30c:	13000013 	movwne	r0, #19
 310:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
 314:	00000d1c 	andeq	r0, r0, ip, lsl sp
 318:	27001514 	smladcs	r0, r4, r5, r1
 31c:	1500000c 	strne	r0, [r0, #-12]
 320:	0b0b0113 	bleq	2c0774 <__etext+0x2bc72c>
 324:	0b3b0b3a 	bleq	ec3014 <__etext+0xebefcc>
 328:	00001301 	andeq	r1, r0, r1, lsl #6
 32c:	03000d16 	movweq	r0, #3350	; 0xd16
 330:	3b0b3a0e 	blcc	2ceb70 <__etext+0x2cab28>
 334:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
 338:	1700000a 	strne	r0, [r0, -sl]
 33c:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 28c <__vector_table+0x28c>
 340:	0b3a0e03 	bleq	e83b54 <__etext+0xe7fb0c>
 344:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
 348:	01120111 	tsteq	r2, r1, lsl r1
 34c:	42960640 	addsmi	r0, r6, #67108864	; 0x4000000
 350:	1800000c 	stmdane	r0, {r2, r3}
 354:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 2a4 <__vector_table+0x2a4>
 358:	0b3a0e03 	bleq	e83b6c <__etext+0xe7fb24>
 35c:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
 360:	01120111 	tsteq	r2, r1, lsl r1
 364:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
 368:	0013010c 	andseq	r0, r3, ip, lsl #2
 36c:	00341900 	eorseq	r1, r4, r0, lsl #18
 370:	0b3a0e03 	bleq	e83b84 <__etext+0xe7fb3c>
 374:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 378:	00000a02 	andeq	r0, r0, r2, lsl #20
 37c:	0300051a 	movweq	r0, #1306	; 0x51a
 380:	3b0b3a08 	blcc	2ceba8 <__etext+0x2cab60>
 384:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 388:	1b00000a 	blne	3b8 <__vector_table+0x3b8>
 38c:	08030034 	stmdaeq	r3, {r2, r4, r5}
 390:	0b3b0b3a 	bleq	ec3080 <__etext+0xebf038>
 394:	0a021349 	beq	850c0 <__etext+0x81078>
 398:	2e1c0000 	cdpcs	0, 1, cr0, cr12, cr0, {0}
 39c:	030c3f01 	movweq	r3, #52993	; 0xcf01
 3a0:	3b0b3a0e 	blcc	2cebe0 <__etext+0x2cab98>
 3a4:	110c270b 	tstne	ip, fp, lsl #14
 3a8:	40011201 	andmi	r1, r1, r1, lsl #4
 3ac:	0c429606 	mcrreq	6, 0, r9, r2, cr6
 3b0:	00001301 	andeq	r1, r0, r1, lsl #6
 3b4:	0300341d 	movweq	r3, #1053	; 0x41d
 3b8:	3b0b3a0e 	blcc	2cebf8 <__etext+0x2cabb0>
 3bc:	3f13490b 	svccc	0x0013490b
 3c0:	000a020c 	andeq	r0, sl, ip, lsl #4
 3c4:	00341e00 	eorseq	r1, r4, r0, lsl #28
 3c8:	0b3a0e03 	bleq	e83bdc <__etext+0xe7fb94>
 3cc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 3d0:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252	; 0xffffff04
 3d4:	01000000 	mrseq	r0, (UNDEF: 0)
 3d8:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 3dc:	0e030b13 	vmoveq.32	d3[0], r0
 3e0:	01110e1b 	tsteq	r1, fp, lsl lr
 3e4:	06100112 			; <UNDEFINED> instruction: 0x06100112
 3e8:	24020000 	strcs	r0, [r2], #-0
 3ec:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 3f0:	000e030b 	andeq	r0, lr, fp, lsl #6
 3f4:	00160300 	andseq	r0, r6, r0, lsl #6
 3f8:	0b3a0e03 	bleq	e83c0c <__etext+0xe7fbc4>
 3fc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 400:	24040000 	strcs	r0, [r4], #-0
 404:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 408:	0008030b 	andeq	r0, r8, fp, lsl #6
 40c:	01040500 	tsteq	r4, r0, lsl #10
 410:	0b3a0b0b 	bleq	e83044 <__etext+0xe7effc>
 414:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 418:	28060000 	stmdacs	r6, {}	; <UNPREDICTABLE>
 41c:	1c0e0300 	stcne	3, cr0, [lr], {-0}
 420:	0700000d 	streq	r0, [r0, -sp]
 424:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
 428:	0b3a0b0b 	bleq	e8305c <__etext+0xe7f014>
 42c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 430:	0d080000 	stceq	0, cr0, [r8, #-0]
 434:	3a080300 	bcc	20103c <__etext+0x1fcff4>
 438:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 43c:	000a3813 	andeq	r3, sl, r3, lsl r8
 440:	000d0900 	andeq	r0, sp, r0, lsl #18
 444:	0b3a0e03 	bleq	e83c58 <__etext+0xe7fc10>
 448:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 44c:	00000a38 	andeq	r0, r0, r8, lsr sl
 450:	03000d0a 	movweq	r0, #3338	; 0xd0a
 454:	3b0b3a0e 	blcc	2cec94 <__etext+0x2cac4c>
 458:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 45c:	0b00000a 	bleq	48c <__vector_table+0x48c>
 460:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 464:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 468:	0a381349 	beq	e05194 <__etext+0xe0114c>
 46c:	010c0000 	mrseq	r0, (UNDEF: 12)
 470:	01134901 	tsteq	r3, r1, lsl #18
 474:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
 478:	13490021 	movtne	r0, #36897	; 0x9021
 47c:	00000b2f 	andeq	r0, r0, pc, lsr #22
 480:	0300160e 	movweq	r1, #1550	; 0x60e
 484:	3b0b3a0e 	blcc	2cecc4 <__etext+0x2cac7c>
 488:	00134905 	andseq	r4, r3, r5, lsl #18
 48c:	000f0f00 	andeq	r0, pc, r0, lsl #30
 490:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 494:	35100000 	ldrcc	r0, [r0, #-0]
 498:	00134900 	andseq	r4, r3, r0, lsl #18
 49c:	01131100 	tsteq	r3, r0, lsl #2
 4a0:	0b0b0e03 	bleq	2c3cb4 <__etext+0x2bfc6c>
 4a4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 4a8:	00001301 	andeq	r1, r0, r1, lsl #6
 4ac:	03011312 	movweq	r1, #4882	; 0x1312
 4b0:	3a050b0e 	bcc	1430f0 <__etext+0x13f0a8>
 4b4:	01053b0b 	tsteq	r5, fp, lsl #22
 4b8:	13000013 	movwne	r0, #19
 4bc:	13490021 	movtne	r0, #36897	; 0x9021
 4c0:	0000052f 	andeq	r0, r0, pc, lsr #10
 4c4:	27001514 	smladcs	r0, r4, r5, r1
 4c8:	1500000c 	strne	r0, [r0, #-12]
 4cc:	0e030104 	adfeqs	f0, f3, f4
 4d0:	0b3a0b0b 	bleq	e83104 <__etext+0xe7f0bc>
 4d4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 4d8:	28160000 	ldmdacs	r6, {}	; <UNPREDICTABLE>
 4dc:	1c080300 	stcne	3, cr0, [r8], {-0}
 4e0:	1700000d 	strne	r0, [r0, -sp]
 4e4:	0b0b0113 	bleq	2c0938 <__etext+0x2bc8f0>
 4e8:	0b3b0b3a 	bleq	ec31d8 <__etext+0xebf190>
 4ec:	00001301 	andeq	r1, r0, r1, lsl #6
 4f0:	3f012e18 	svccc	0x00012e18
 4f4:	3a0e030c 	bcc	38112c <__etext+0x37d0e4>
 4f8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 4fc:	1113490c 	tstne	r3, ip, lsl #18
 500:	40011201 	andmi	r1, r1, r1, lsl #4
 504:	0c429606 	mcrreq	6, 0, r9, r2, cr6
 508:	00001301 	andeq	r1, r0, r1, lsl #6
 50c:	03000519 	movweq	r0, #1305	; 0x519
 510:	3b0b3a0e 	blcc	2ced50 <__etext+0x2cad08>
 514:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 518:	1a00000a 	bne	548 <__vector_table+0x548>
 51c:	08030034 	stmdaeq	r3, {r2, r4, r5}
 520:	0b3b0b3a 	bleq	ec3210 <__etext+0xebf1c8>
 524:	0a021349 	beq	85250 <__etext+0x81208>
 528:	341b0000 	ldrcc	r0, [fp], #-0
 52c:	3a0e0300 	bcc	381134 <__etext+0x37d0ec>
 530:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 534:	000a0213 	andeq	r0, sl, r3, lsl r2
 538:	012e1c00 	teqeq	lr, r0, lsl #24
 53c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
 540:	0b3b0b3a 	bleq	ec3230 <__etext+0xebf1e8>
 544:	13490c27 	movtne	r0, #39975	; 0x9c27
 548:	01120111 	tsteq	r2, r1, lsl r1
 54c:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
 550:	0013010c 	andseq	r0, r3, ip, lsl #2
 554:	00051d00 	andeq	r1, r5, r0, lsl #26
 558:	0b3a0803 	bleq	e8256c <__etext+0xe7e524>
 55c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 560:	00000a02 	andeq	r0, r0, r2, lsl #20
 564:	3f012e1e 	svccc	0x00012e1e
 568:	3a0e030c 	bcc	3811a0 <__etext+0x37d158>
 56c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 570:	1201110c 	andne	r1, r1, #3
 574:	97064001 	strls	r4, [r6, -r1]
 578:	13010c42 	movwne	r0, #7234	; 0x1c42
 57c:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
 580:	030c3f01 	movweq	r3, #52993	; 0xcf01
 584:	3b0b3a0e 	blcc	2cedc4 <__etext+0x2cad7c>
 588:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
 58c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 590:	97064001 	strls	r4, [r6, -r1]
 594:	13010c42 	movwne	r0, #7234	; 0x1c42
 598:	05200000 	streq	r0, [r0, #-0]!
 59c:	3a0e0300 	bcc	3811a4 <__etext+0x37d15c>
 5a0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 5a4:	000a0213 	andeq	r0, sl, r3, lsl r2
 5a8:	00052100 	andeq	r2, r5, r0, lsl #2
 5ac:	0b3a0803 	bleq	e825c0 <__etext+0xe7e578>
 5b0:	1349053b 	movtne	r0, #38203	; 0x953b
 5b4:	00000a02 	andeq	r0, r0, r2, lsl #20
 5b8:	3f012e22 	svccc	0x00012e22
 5bc:	3a0e030c 	bcc	3811f4 <__etext+0x37d1ac>
 5c0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 5c4:	1113490c 	tstne	r3, ip, lsl #18
 5c8:	40011201 	andmi	r1, r1, r1, lsl #4
 5cc:	0c429606 	mcrreq	6, 0, r9, r2, cr6
 5d0:	00001301 	andeq	r1, r0, r1, lsl #6
 5d4:	03003423 	movweq	r3, #1059	; 0x423
 5d8:	3b0b3a0e 	blcc	2cee18 <__etext+0x2cadd0>
 5dc:	02134905 	andseq	r4, r3, #81920	; 0x14000
 5e0:	2400000a 	strcs	r0, [r0], #-10
 5e4:	08030034 	stmdaeq	r3, {r2, r4, r5}
 5e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 5ec:	0a021349 	beq	85318 <__etext+0x812d0>
 5f0:	2e250000 	cdpcs	0, 2, cr0, cr5, cr0, {0}
 5f4:	3a0e0301 	bcc	381200 <__etext+0x37d1b8>
 5f8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 5fc:	1113490c 	tstne	r3, ip, lsl #18
 600:	40011201 	andmi	r1, r1, r1, lsl #4
 604:	0c429706 	mcrreq	7, 0, r9, r2, cr6
 608:	00001301 	andeq	r1, r0, r1, lsl #6
 60c:	3f002e26 	svccc	0x00002e26
 610:	3a0e030c 	bcc	381248 <__etext+0x37d200>
 614:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 618:	1201110c 	andne	r1, r1, #3
 61c:	96064001 	strls	r4, [r6], -r1
 620:	00000c42 	andeq	r0, r0, r2, asr #24
 624:	03003427 	movweq	r3, #1063	; 0x427
 628:	3b0b3a0e 	blcc	2cee68 <__etext+0x2cae20>
 62c:	3f13490b 	svccc	0x0013490b
 630:	000a020c 	andeq	r0, sl, ip, lsl #4
 634:	11010000 	mrsne	r0, (UNDEF: 1)
 638:	130e2501 	movwne	r2, #58625	; 0xe501
 63c:	1b0e030b 	blne	381270 <__etext+0x37d228>
 640:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
 644:	00061001 	andeq	r1, r6, r1
 648:	00240200 	eoreq	r0, r4, r0, lsl #4
 64c:	0b3e0b0b 	bleq	f83280 <__etext+0xf7f238>
 650:	00000e03 	andeq	r0, r0, r3, lsl #28
 654:	03001603 	movweq	r1, #1539	; 0x603
 658:	3b0b3a0e 	blcc	2cee98 <__etext+0x2cae50>
 65c:	0013490b 	andseq	r4, r3, fp, lsl #18
 660:	00240400 	eoreq	r0, r4, r0, lsl #8
 664:	0b3e0b0b 	bleq	f83298 <__etext+0xf7f250>
 668:	00000803 	andeq	r0, r0, r3, lsl #16
 66c:	49010105 	stmdbmi	r1, {r0, r2, r8}
 670:	00130113 	andseq	r0, r3, r3, lsl r1
 674:	00210600 	eoreq	r0, r1, r0, lsl #12
 678:	0b2f1349 	bleq	bc53a4 <__etext+0xbc135c>
 67c:	13070000 	movwne	r0, #28672	; 0x7000
 680:	0b0e0301 	bleq	38128c <__etext+0x37d244>
 684:	3b0b3a0b 	blcc	2ceeb8 <__etext+0x2cae70>
 688:	00130105 	andseq	r0, r3, r5, lsl #2
 68c:	000d0800 	andeq	r0, sp, r0, lsl #16
 690:	0b3a0e03 	bleq	e83ea4 <__etext+0xe7fe5c>
 694:	1349053b 	movtne	r0, #38203	; 0x953b
 698:	00000a38 	andeq	r0, r0, r8, lsr sl
 69c:	03001609 	movweq	r1, #1545	; 0x609
 6a0:	3b0b3a0e 	blcc	2ceee0 <__etext+0x2cae98>
 6a4:	00134905 	andseq	r4, r3, r5, lsl #18
 6a8:	000f0a00 	andeq	r0, pc, r0, lsl #20
 6ac:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 6b0:	350b0000 	strcc	r0, [fp, #-0]
 6b4:	00134900 	andseq	r4, r3, r0, lsl #18
 6b8:	000d0c00 	andeq	r0, sp, r0, lsl #24
 6bc:	0b3a0803 	bleq	e826d0 <__etext+0xe7e688>
 6c0:	1349053b 	movtne	r0, #38203	; 0x953b
 6c4:	00000a38 	andeq	r0, r0, r8, lsr sl
 6c8:	2700150d 	strcs	r1, [r0, -sp, lsl #10]
 6cc:	0e00000c 	cdpeq	0, 0, cr0, cr0, cr12, {0}
 6d0:	0b0b0113 	bleq	2c0b24 <__etext+0x2bcadc>
 6d4:	0b3b0b3a 	bleq	ec33c4 <__etext+0xebf37c>
 6d8:	00001301 	andeq	r1, r0, r1, lsl #6
 6dc:	03000d0f 	movweq	r0, #3343	; 0xd0f
 6e0:	3b0b3a0e 	blcc	2cef20 <__etext+0x2caed8>
 6e4:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
 6e8:	1000000a 	andne	r0, r0, sl
 6ec:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 63c <__vector_table+0x63c>
 6f0:	0b3a0e03 	bleq	e83f04 <__etext+0xe7febc>
 6f4:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
 6f8:	01111349 	tsteq	r1, r9, asr #6
 6fc:	06400112 			; <UNDEFINED> instruction: 0x06400112
 700:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
 704:	11000013 	tstne	r0, r3, lsl r0
 708:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 70c:	0b3b0b3a 	bleq	ec33fc <__etext+0xebf3b4>
 710:	0a021349 	beq	8543c <__etext+0x813f4>
 714:	34120000 	ldrcc	r0, [r2], #-0
 718:	3a080300 	bcc	201320 <__etext+0x1fd2d8>
 71c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 720:	000a0213 	andeq	r0, sl, r3, lsl r2
 724:	00341300 	eorseq	r1, r4, r0, lsl #6
 728:	0b3a0e03 	bleq	e83f3c <__etext+0xe7fef4>
 72c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 730:	00000a02 	andeq	r0, r0, r2, lsl #20
 734:	3f012e14 	svccc	0x00012e14
 738:	3a0e030c 	bcc	381370 <__etext+0x37d328>
 73c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 740:	1113490c 	tstne	r3, ip, lsl #18
 744:	40011201 	andmi	r1, r1, r1, lsl #4
 748:	0c429606 	mcrreq	6, 0, r9, r2, cr6
 74c:	00001301 	andeq	r1, r0, r1, lsl #6
 750:	3f012e15 	svccc	0x00012e15
 754:	3a0e030c 	bcc	38138c <__etext+0x37d344>
 758:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 75c:	1201110c 	andne	r1, r1, #3
 760:	97064001 	strls	r4, [r6, -r1]
 764:	13010c42 	movwne	r0, #7234	; 0x1c42
 768:	05160000 	ldreq	r0, [r6, #-0]
 76c:	3a080300 	bcc	201374 <__etext+0x1fd32c>
 770:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 774:	000a0213 	andeq	r0, sl, r3, lsl r2
 778:	002e1700 	eoreq	r1, lr, r0, lsl #14
 77c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
 780:	0b3b0b3a 	bleq	ec3470 <__etext+0xebf428>
 784:	01110c27 	tsteq	r1, r7, lsr #24
 788:	06400112 			; <UNDEFINED> instruction: 0x06400112
 78c:	000c4296 	muleq	ip, r6, r2
 790:	00341800 	eorseq	r1, r4, r0, lsl #16
 794:	0b3a0e03 	bleq	e83fa8 <__etext+0xe7ff60>
 798:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 79c:	0a020c3f 	beq	838a0 <__etext+0x7f858>
 7a0:	01000000 	mrseq	r0, (UNDEF: 0)
 7a4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 7a8:	0e030b13 	vmoveq.32	d3[0], r0
 7ac:	01110e1b 	tsteq	r1, fp, lsl lr
 7b0:	06100112 			; <UNDEFINED> instruction: 0x06100112
 7b4:	24020000 	strcs	r0, [r2], #-0
 7b8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 7bc:	000e030b 	andeq	r0, lr, fp, lsl #6
 7c0:	00160300 	andseq	r0, r6, r0, lsl #6
 7c4:	0b3a0e03 	bleq	e83fd8 <__etext+0xe7ff90>
 7c8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 7cc:	24040000 	strcs	r0, [r4], #-0
 7d0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 7d4:	0008030b 	andeq	r0, r8, fp, lsl #6
 7d8:	01010500 	tsteq	r1, r0, lsl #10
 7dc:	13011349 	movwne	r1, #4937	; 0x1349
 7e0:	21060000 	mrscs	r0, (UNDEF: 6)
 7e4:	2f134900 	svccs	0x00134900
 7e8:	0700000b 	streq	r0, [r0, -fp]
 7ec:	0b0b0113 	bleq	2c0c40 <__etext+0x2bcbf8>
 7f0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 7f4:	00001301 	andeq	r1, r0, r1, lsl #6
 7f8:	03000d08 	movweq	r0, #3336	; 0xd08
 7fc:	3b0b3a0e 	blcc	2cf03c <__etext+0x2caff4>
#define STATIC_ADC_RESULT 3043 

ADC_InitTypeDef adc_init_struct;

int main (void)
{
 800:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 804:	0900000a 	stmdbeq	r0, {r1, r3}
    uint16 result;
    adc_init();
 808:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    while (1)
    {
        result = adc_get_ave();
 80c:	0b3a050b 	bleq	e81c40 <__etext+0xe7dbf8>
 810:	1301053b 	movwne	r0, #5435	; 0x153b
        printf ("the adc get_ave = %d\n", result);
 814:	0d0a0000 	stceq	0, cr0, [sl, #-0]
 818:	3a080300 	bcc	201420 <__etext+0x1fd3d8>
 81c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 820:	000a3813 	andeq	r3, sl, r3, lsl r8
        printf ("= %ddeg/s\n", adc_result_to_velocity(result - STATIC_ADC_RESULT));
 824:	00160b00 	andseq	r0, r6, r0, lsl #22
 828:	0b3a0e03 	bleq	e8403c <__etext+0xe7fff4>
 82c:	1349053b 	movtne	r0, #38203	; 0x953b
 830:	0f0c0000 	svceq	0x000c0000
 834:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
 838:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
 83c:	13490035 	movtne	r0, #36917	; 0x9035
 840:	130e0000 	movwne	r0, #57344	; 0xe000
    }
 844:	0b0e0301 	bleq	381450 <__etext+0x37d408>
    return 0;
}

void delay(void)
{
 848:	3b0b3a0b 	blcc	2cf07c <__etext+0x2cb034>
 84c:	00130105 	andseq	r0, r3, r5, lsl #2
    int i,j;
    for (i = 0xff; i > 0; i --)
 850:	00210f00 	eoreq	r0, r1, r0, lsl #30
 854:	052f1349 	streq	r1, [pc, #-841]!	; 513 <__vector_table+0x513>
        for (j = 0xfff; j > 0; j --);
 858:	04100000 	ldreq	r0, [r0], #-0
 85c:	0b0e0301 	bleq	381468 <__etext+0x37d420>
 860:	3b0b3a0b 	blcc	2cf094 <__etext+0x2cb04c>
 864:	0013010b 	andseq	r0, r3, fp, lsl #2
 868:	00281100 	eoreq	r1, r8, r0, lsl #2
}

void delay(void)
{
    int i,j;
    for (i = 0xff; i > 0; i --)
 86c:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
 870:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
 874:	030c3f01 	movweq	r3, #52993	; 0xcf01
 878:	3b0b3a0e 	blcc	2cf0b8 <__etext+0x2cb070>
        for (j = 0xfff; j > 0; j --);
}
 87c:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
 880:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004

void adc_init (void)
{
 884:	96064001 	strls	r4, [r6], -r1
 888:	13010c42 	movwne	r0, #7234	; 0x1c42
    adc_init_struct.ADC_Adcx = ADC0;
 88c:	05130000 	ldreq	r0, [r3, #-0]
 890:	3a0e0300 	bcc	381498 <__etext+0x37d450>
 894:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 898:	000a0213 	andeq	r0, sl, r3, lsl r2
    adc_init_struct.ADC_DiffMode = ADC_SE;
 89c:	00341400 	eorseq	r1, r4, r0, lsl #8
 8a0:	0b3a0e03 	bleq	e840b4 <__etext+0xe8006c>
 8a4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 8a8:	00000a02 	andeq	r0, r0, r2, lsl #20
    adc_init_struct.ADC_BitMode = SE_12BIT;
 8ac:	3f012e15 	svccc	0x00012e15
 8b0:	3a0e030c 	bcc	3814e8 <__etext+0x37d4a0>
 8b4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    adc_init_struct.ADC_SampleTimeCfg = SAMTIME_SHORT;
 8b8:	1201110c 	andne	r1, r1, #3
 8bc:	97064001 	strls	r4, [r6, -r1]
 8c0:	13010c42 	movwne	r0, #7234	; 0x1c42
 8c4:	34160000 	ldrcc	r0, [r6], #-0
    adc_init_struct.ADC_HwAvgSel = HW_4AVG;
 8c8:	3a080300 	bcc	2014d0 <__etext+0x1fd488>
 8cc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 8d0:	000a0213 	andeq	r0, sl, r3, lsl r2
    adc_init_struct.ADC_CalEnable = TRUE;
 8d4:	00341700 	eorseq	r1, r4, r0, lsl #14
 8d8:	0b3a0e03 	bleq	e840ec <__etext+0xe800a4>
 8dc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 8e0:	0a020c3f 	beq	839e4 <__etext+0x7f99c>

    LPLD_ADC_Init (adc_init_struct);
 8e4:	01000000 	mrseq	r0, (UNDEF: 0)
 8e8:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 8ec:	0e030b13 	vmoveq.32	d3[0], r0
 8f0:	01110e1b 	tsteq	r1, fp, lsl lr
    LPLD_ADC_Chn_Enable (ADC0, AD8);
 8f4:	06100112 			; <UNDEFINED> instruction: 0x06100112
 8f8:	24020000 	strcs	r0, [r2], #-0
 8fc:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 900:	000e030b 	andeq	r0, lr, fp, lsl #6

}
 904:	00160300 	andseq	r0, r6, r0, lsl #6

int16 convert (int16 result)
{
 908:	0b3a0e03 	bleq	e8411c <__etext+0xe800d4>
 90c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 910:	24040000 	strcs	r0, [r4], #-0
    int16 data;
    data = (result - 1) * (float)((float)330 /4094);
 914:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 918:	0008030b 	andeq	r0, r8, fp, lsl #6
 91c:	01040500 	tsteq	r4, r0, lsl #10
 920:	0b3a0b0b 	bleq	e83554 <__etext+0xe7f50c>
 924:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 928:	28060000 	stmdacs	r6, {}	; <UNPREDICTABLE>
 92c:	1c0e0300 	stcne	3, cr0, [lr], {-0}
 930:	0700000d 	streq	r0, [r0, -sp]
 934:	13490101 	movtne	r0, #37121	; 0x9101
 938:	00001301 	andeq	r1, r0, r1, lsl #6
    return data;
 93c:	49002108 	stmdbmi	r0, {r3, r8, sp}
}
 940:	000b2f13 	andeq	r2, fp, r3, lsl pc
 944:	01130900 	tsteq	r3, r0, lsl #18
 948:	0b0b0e03 	bleq	2c415c <__etext+0x2c0114>

int16 adc_get_ave(void)
{
 94c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 950:	00001301 	andeq	r1, r0, r1, lsl #6
    //取样的次数
    const char cnt = 10;
 954:	03000d0a 	movweq	r0, #3338	; 0xd0a
    int32 temp;
    uint i;
    for (i = cnt; i > 0; i--)
 958:	3b0b3a08 	blcc	2cf180 <__etext+0x2cb138>
 95c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    {
        temp += LPLD_ADC_Get(ADC0, AD8);
 960:	0b00000a 	bleq	990 <adc_get_ave+0x44>
 964:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 968:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 96c:	0a381349 	beq	e05698 <__etext+0xe01650>
 970:	160c0000 	strne	r0, [ip], -r0
 974:	3a0e0300 	bcc	38157c <__etext+0x37d534>
{
    //取样的次数
    const char cnt = 10;
    int32 temp;
    uint i;
    for (i = cnt; i > 0; i--)
 978:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 97c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
 980:	0b0b000f 	bleq	2c09c4 <__etext+0x2bc97c>
    {
        temp += LPLD_ADC_Get(ADC0, AD8);
    }
    temp /= cnt;
 984:	00001349 	andeq	r1, r0, r9, asr #6
 988:	4900350e 	stmdbmi	r0, {r1, r2, r3, r8, sl, ip, sp}
 98c:	0f000013 	svceq	0x00000013
    return (int16)temp;
 990:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
}
 994:	0b3a050b 	bleq	e81dc8 <__etext+0xe7dd80>
 998:	1301053b 	movwne	r0, #5435	; 0x153b
 99c:	21100000 	tstcs	r0, r0

int16 adc_result_to_velocity (int16 ar)
{
 9a0:	2f134900 	svccs	0x00134900
 9a4:	11000005 	tstne	r0, r5
 9a8:	0b0b0117 	bleq	2c0e0c <__etext+0x2bcdc4>
    float vr;
    vr = (float)ar * 3300.0 / 4096.0;
 9ac:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 9b0:	00001301 	andeq	r1, r0, r1, lsl #6
 9b4:	03000d12 	movweq	r0, #3346	; 0xd12
 9b8:	3b0b3a0e 	blcc	2cf1f8 <__etext+0x2cb1b0>
 9bc:	00134905 	andseq	r4, r3, r5, lsl #18
 9c0:	000d1300 	andeq	r1, sp, r0, lsl #6
 9c4:	0a381349 	beq	e056f0 <__etext+0xe016a8>
 9c8:	04140000 	ldreq	r0, [r4], #-0
 9cc:	0b0e0301 	bleq	3815d8 <__etext+0x37d590>
 9d0:	3b0b3a0b 	blcc	2cf204 <__etext+0x2cb1bc>
 9d4:	0013010b 	andseq	r0, r3, fp, lsl #2
 9d8:	00151500 	andseq	r1, r5, r0, lsl #10
 9dc:	00000c27 	andeq	r0, r0, r7, lsr #24
 9e0:	0b011316 	bleq	45640 <__etext+0x415f8>
 9e4:	3b0b3a0b 	blcc	2cf218 <__etext+0x2cb1d0>
 9e8:	0013010b 	andseq	r0, r3, fp, lsl #2
 9ec:	000d1700 	andeq	r1, sp, r0, lsl #14
 9f0:	0b3a0e03 	bleq	e84204 <__etext+0xe801bc>
 9f4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    vr = vr / (0.67 * 9);
 9f8:	00000a38 	andeq	r0, r0, r8, lsr sl
 9fc:	3f012e18 	svccc	0x00012e18
 a00:	3a0e030c 	bcc	381638 <__etext+0x37d5f0>
 a04:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 a08:	1201110c 	andne	r1, r1, #3
 a0c:	97064001 	strls	r4, [r6, -r1]
 a10:	13010c42 	movwne	r0, #7234	; 0x1c42
 a14:	05190000 	ldreq	r0, [r9, #-0]
 a18:	3a0e0300 	bcc	381620 <__etext+0x37d5d8>
 a1c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    return (int16)vr;
 a20:	000a0213 	andeq	r0, sl, r3, lsl r2
 a24:	00341a00 	eorseq	r1, r4, r0, lsl #20
 a28:	0b3a0803 	bleq	e82a3c <__etext+0xe7e9f4>
}
 a2c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 a30:	00000a02 	andeq	r0, r0, r2, lsl #20
 a34:	0300341b 	movweq	r3, #1051	; 0x41b
 a38:	3b0b3a0e 	blcc	2cf278 <__etext+0x2cb230>
 a3c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 a40:	1c00000a 	stcne	0, cr0, [r0], {10}
 a44:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 994 <adc_get_ave+0x48>
 * \param  void
 *
 * \return void
 */
void Default_Handler(void)
{
 a48:	0b3a0e03 	bleq	e8425c <__etext+0xe80214>
  while (1);
 a4c:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
 * \param  void
 *
 * \return void
 */
void Reset_Handler(void)
{
 a50:	01111349 	tsteq	r1, r9, asr #6
 a54:	06400112 			; <UNDEFINED> instruction: 0x06400112
  unsigned char *source;
  unsigned char *destination;

  /* watchdog disable */
  *((volatile unsigned short *)0x4005200E) = 0xC520;
 a58:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
 a5c:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
 a60:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 9b0 <adc_result_to_velocity+0x10>
  *((volatile unsigned short *)0x4005200E) = 0xD928;
 a64:	0b3a0e03 	bleq	e84278 <__etext+0xe80230>
 a68:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
 a6c:	01120111 	tsteq	r2, r1, lsl r1
 a70:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
  *((volatile unsigned short *)0x40052000) = 0x01D2;
 a74:	0013010c 	andseq	r0, r3, ip, lsl #2
 a78:	00051e00 	andeq	r1, r5, r0, lsl #28
 a7c:	0b3a0e03 	bleq	e84290 <__etext+0xe80248>

  /* copy data values from ROM to RAM */
  source = (unsigned char *)&_etext;
 a80:	1349053b 	movtne	r0, #38203	; 0x953b
 a84:	00000a02 	andeq	r0, r0, r2, lsl #20
 a88:	0300051f 	movweq	r0, #1311	; 0x51f
  destination = (unsigned char *)&_sdata;
 a8c:	3b0b3a08 	blcc	2cf2b4 <__etext+0x2cb26c>
 a90:	02134905 	andseq	r4, r3, #81920	; 0x14000
  while (destination < (unsigned char*)&_edata) {
 a94:	2000000a 	andcs	r0, r0, sl
    *(destination++) = *(source++);
 a98:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 9e8 <adc_result_to_velocity+0x48>
 a9c:	0b3a0e03 	bleq	e842b0 <__etext+0xe80268>
 aa0:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
 aa4:	01120111 	tsteq	r2, r1, lsl r1
 aa8:	42960640 	addsmi	r0, r6, #67108864	; 0x4000000
 aac:	0013010c 	andseq	r0, r3, ip, lsl #2
  *((volatile unsigned short *)0x40052000) = 0x01D2;

  /* copy data values from ROM to RAM */
  source = (unsigned char *)&_etext;
  destination = (unsigned char *)&_sdata;
  while (destination < (unsigned char*)&_edata) {
 ab0:	002e2100 	eoreq	r2, lr, r0, lsl #2
 ab4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
 ab8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    *(destination++) = *(source++);
  }

  /* clear bss section */
  source = (unsigned char *)&_sbss;
 abc:	01110c27 	tsteq	r1, r7, lsr #24
 ac0:	06400112 			; <UNDEFINED> instruction: 0x06400112
 ac4:	000c4296 	muleq	ip, r6, r2
  destination = (unsigned char *)&_ebss;
 ac8:	00342200 	eorseq	r2, r4, r0, lsl #4
 acc:	0b3a0e03 	bleq	e842e0 <__etext+0xe80298>
  while (source < destination ) {
 ad0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    *source++ = 0;
 ad4:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252	; 0xffffff04
 ad8:	34230000 	strtcc	r0, [r3], #-0
 adc:	3a0e0300 	bcc	3816e4 <__etext+0x37d69c>
 ae0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  }

  /* clear bss section */
  source = (unsigned char *)&_sbss;
  destination = (unsigned char *)&_ebss;
  while (source < destination ) {
 ae4:	020c3f13 	andeq	r3, ip, #76	; 0x4c
 ae8:	0000000a 	andeq	r0, r0, sl
    *source++ = 0;
  }
 //进入系统初始化函数
  SystemInit();
 aec:	25011101 	strcs	r1, [r1, #-257]	; 0x101
 //进入用户函数
  main();
 af0:	030b130e 	movweq	r1, #45838	; 0xb30e
 * \param  void
 *
 * \return void
 */
void SystemInit(void)
{
 af4:	110e1b0e 	tstne	lr, lr, lsl #22
  //使能所有IO口时钟
  SIM_SCGC5 |= (SIM_SCGC5_PORTA_MASK | SIM_SCGC5_PORTB_MASK
 af8:	10011201 	andne	r1, r1, r1, lsl #4
 afc:	02000006 	andeq	r0, r0, #6
 b00:	0b0b0024 	bleq	2c0b98 <__etext+0x2bcb50>
 b04:	0e030b3e 	vmoveq.16	d3[0], r0
 b08:	16030000 	strne	r0, [r3], -r0
 b0c:	3a0e0300 	bcc	381714 <__etext+0x37d6cc>
 b10:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 b14:	04000013 	streq	r0, [r0], #-19
 b18:	0b0b0024 	bleq	2c0bb0 <__etext+0x2bcb68>
 b1c:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
              | SIM_SCGC5_PORTC_MASK | SIM_SCGC5_PORTD_MASK
              | SIM_SCGC5_PORTE_MASK);
  //初始化各部分时钟：系统内核主频、总线时钟、FlexBus时钟、Flash时钟
  LPLD_PLL_Setup(CORE_CLK_MHZ);
 b20:	01050000 	mrseq	r0, (UNDEF: 5)
 b24:	01134901 	tsteq	r3, r1, lsl #18
  
  //更新内核主频
  SystemCoreClockUpdate();
 b28:	06000013 			; <UNDEFINED> instruction: 0x06000013
  
  //获取各部分时钟
  g_core_clock = SystemCoreClock;
 b2c:	13490021 	movtne	r0, #36897	; 0x9021
 b30:	00000b2f 	andeq	r0, r0, pc, lsr #22
 b34:	0b011707 	bleq	46758 <__etext+0x42710>
 b38:	3b0b3a0b 	blcc	2cf36c <__etext+0x2cb324>
 b3c:	00130105 	andseq	r0, r3, r5, lsl #2
  g_bus_clock = g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV2_MASK) >> SIM_CLKDIV1_OUTDIV2_SHIFT)+ 1u);
 b40:	000d0800 	andeq	r0, sp, r0, lsl #16
 b44:	0b3a0e03 	bleq	e84358 <__etext+0xe80310>
 b48:	1349053b 	movtne	r0, #38203	; 0x953b
 b4c:	13090000 	movwne	r0, #36864	; 0x9000
 b50:	0b0e0301 	bleq	38175c <__etext+0x37d714>
 b54:	3b0b3a0b 	blcc	2cf388 <__etext+0x2cb340>
 b58:	00130105 	andseq	r0, r3, r5, lsl #2
 b5c:	000d0a00 	andeq	r0, sp, r0, lsl #20
 b60:	0b3a0803 	bleq	e82b74 <__etext+0xe7eb2c>
 b64:	1349053b 	movtne	r0, #38203	; 0x953b
 b68:	00000a38 	andeq	r0, r0, r8, lsr sl
 b6c:	03000d0b 	movweq	r0, #3339	; 0xd0b
 b70:	3b0b3a0e 	blcc	2cf3b0 <__etext+0x2cb368>
 b74:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
  g_flexbus_clock =  g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV3_MASK) >> SIM_CLKDIV1_OUTDIV3_SHIFT)+ 1u);
 b78:	0c00000a 	stceq	0, cr0, [r0], {10}
 b7c:	1349000d 	movtne	r0, #36877	; 0x900d
 b80:	00000a38 	andeq	r0, r0, r8, lsr sl
 b84:	0300160d 	movweq	r1, #1549	; 0x60d
 b88:	3b0b3a0e 	blcc	2cf3c8 <__etext+0x2cb380>
 b8c:	00134905 	andseq	r4, r3, r5, lsl #18
 b90:	000f0e00 	andeq	r0, pc, r0, lsl #28
 b94:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 b98:	350f0000 	strcc	r0, [pc, #-0]	; ba0 <SystemInit+0xac>
 b9c:	00134900 	andseq	r4, r3, r0, lsl #18
 ba0:	002e1000 	eoreq	r1, lr, r0
 ba4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
 ba8:	0b3b0b3a 	bleq	ec3898 <__etext+0xebf850>
  g_flash_clock =  g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV4_MASK) >> SIM_CLKDIV1_OUTDIV4_SHIFT)+ 1u);
 bac:	13490c27 	movtne	r0, #39975	; 0x9c27
 bb0:	01120111 	tsteq	r2, r1, lsl r1
 bb4:	42960640 	addsmi	r0, r6, #67108864	; 0x4000000
 bb8:	1100000c 	tstne	r0, ip
 bbc:	0c3f012e 	ldfeqs	f0, [pc], #-184	; b0c <SystemInit+0x18>
 bc0:	0b3a0e03 	bleq	e843d4 <__etext+0xe8038c>
 bc4:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
 bc8:	01120111 	tsteq	r2, r1, lsl r1
 bcc:	42960640 	addsmi	r0, r6, #67108864	; 0x4000000
 bd0:	0013010c 	andseq	r0, r3, ip, lsl #2
 bd4:	00051200 	andeq	r1, r5, r0, lsl #4
 bd8:	0b3a0803 	bleq	e82bec <__etext+0xe7eba4>
 bdc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 be0:	00000a02 	andeq	r0, r0, r2, lsl #20
 
    //初始化系统终端
  systemTerm ();
 be4:	01110100 	tsteq	r1, r0, lsl #2
 *
 * @brief  更新全局变量SystemCoreClock的值，以便获取最新的系统内核频率。
 *         
 */
void SystemCoreClockUpdate (void) 
{
 be8:	0b130e25 	bleq	4c4484 <__etext+0x4c043c>
 bec:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    uint32_t temp;
    temp =  CPU_XTAL_CLK_HZ *((uint32_t)(MCG_C6 & MCG_C6_VDIV_MASK) + 16u );
 bf0:	01120111 	tsteq	r2, r1, lsl r1
 bf4:	00000610 	andeq	r0, r0, r0, lsl r6
 bf8:	0b002402 	bleq	9c08 <__etext+0x5bc0>
 bfc:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 c00:	0300000e 	movweq	r0, #14
 c04:	0b0b0024 	bleq	2c0c9c <__etext+0x2bcc54>
 c08:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 c0c:	16040000 	strne	r0, [r4], -r0
 c10:	3a0e0300 	bcc	381818 <__etext+0x37d7d0>
 c14:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    temp = (uint32_t)(temp/((uint32_t)(MCG_C5 & MCG_C5_PRDIV_MASK) +1u ))/2;
 c18:	05000013 	streq	r0, [r0, #-19]
 c1c:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
 c20:	0b3a0b0b 	bleq	e83854 <__etext+0xe7f80c>
 c24:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 c28:	0d060000 	stceq	0, cr0, [r6, #-0]
 c2c:	490e0300 	stmdbmi	lr, {r8, r9}
 c30:	340a3813 	strcc	r3, [sl], #-2067	; 0x813
 c34:	0700000c 	streq	r0, [r0, -ip]
    SystemCoreClock = temp;
 c38:	0b0b000f 	bleq	2c0c7c <__etext+0x2bcc34>
 c3c:	0f080000 	svceq	0x00080000
 c40:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
}
 c44:	09000013 	stmdbeq	r0, {r0, r1, r4}
 c48:	13490026 	movtne	r0, #36902	; 0x9026
/*
 * 使能中断
 */

void enable_irq (int irq)
{
 c4c:	130a0000 	movwne	r0, #40960	; 0xa000
 c50:	3a0b0b01 	bcc	2c385c <__etext+0x2bf814>
    int div;
    if (irq > 105)
 c54:	010b3b0b 	tsteq	fp, fp, lsl #22
 c58:	0b000013 	bleq	cac <enable_irq+0x60>
        irq = 105;
 c5c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    div = irq / 32;
 c60:	0b3b0b3a 	bleq	ec3950 <__etext+0xebf908>
 c64:	0a381349 	beq	e05990 <__etext+0xe01948>
 c68:	0d0c0000 	stceq	0, cr0, [ip, #-0]
 c6c:	3a080300 	bcc	201874 <__etext+0x1fd82c>
    switch (div)
 c70:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 c74:	000a3813 	andeq	r3, sl, r3, lsl r8
 c78:	01150d00 	tsteq	r5, r0, lsl #26
 c7c:	13010c27 	movwne	r0, #7207	; 0x1c27
 c80:	050e0000 	streq	r0, [lr, #-0]
 c84:	00134900 	andseq	r4, r3, r0, lsl #18
 c88:	012e0f00 	teqeq	lr, r0, lsl #30
 c8c:	0b3a0e03 	bleq	e844a0 <__etext+0xe80458>
    {
        case 0x0:
            NVICICPR0 |= 1 << (irq & 0x1F);
 c90:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
 c94:	01120111 	tsteq	r2, r1, lsl r1
 c98:	42960640 	addsmi	r0, r6, #67108864	; 0x4000000
 c9c:	0013010c 	andseq	r0, r3, ip, lsl #2
 ca0:	00051000 	andeq	r1, r5, r0
 ca4:	0b3a0803 	bleq	e82cb8 <__etext+0xe7ec70>
 ca8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 cac:	00000a02 	andeq	r0, r0, r2, lsl #20
 cb0:	03000511 	movweq	r0, #1297	; 0x511
 cb4:	3b0b3a0e 	blcc	2cf4f4 <__etext+0x2cb4ac>
            NVICISER0 |= 1 << (irq & 0x1F);
 cb8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 cbc:	1200000a 	andne	r0, r0, #10
 cc0:	0e03012e 	adfeqsp	f0, f3, #0.5
 cc4:	0b3b0b3a 	bleq	ec39b4 <__etext+0xebf96c>
 cc8:	13490c27 	movtne	r0, #39975	; 0x9c27
 ccc:	01120111 	tsteq	r2, r1, lsl r1
 cd0:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
 cd4:	0013010c 	andseq	r0, r3, ip, lsl #2
 cd8:	00341300 	eorseq	r1, r4, r0, lsl #6
            break;
 cdc:	0b3a0803 	bleq	e82cf0 <__etext+0xe7eca8>
        case 0x1:
            NVICICPR1 |= 1 << (irq & 0x1F);
 ce0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 ce4:	00000a02 	andeq	r0, r0, r2, lsl #20
 ce8:	03003414 	movweq	r3, #1044	; 0x414
 cec:	3b0b3a0e 	blcc	2cf52c <__etext+0x2cb4e4>
 cf0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 cf4:	1500000a 	strne	r0, [r0, #-10]
 cf8:	0e03000a 	cdpeq	0, 0, cr0, cr3, cr10, {0}
 cfc:	0b3b0b3a 	bleq	ec39ec <__etext+0xebf9a4>
 d00:	00000111 	andeq	r0, r0, r1, lsl r1
 d04:	3f012e16 	svccc	0x00012e16
            NVICISER1 |= 1 << (irq & 0x1F);
 d08:	3a0e030c 	bcc	381940 <__etext+0x37d8f8>
 d0c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 d10:	1113490c 	tstne	r3, ip, lsl #18
 d14:	40011201 	andmi	r1, r1, r1, lsl #4
 d18:	0c429606 	mcrreq	6, 0, r9, r2, cr6
 d1c:	00001301 	andeq	r1, r0, r1, lsl #6
 d20:	03000a17 	movweq	r0, #2583	; 0xa17
 d24:	3b0b3a0e 	blcc	2cf564 <__etext+0x2cb51c>
 d28:	00011105 	andeq	r1, r1, r5, lsl #2
            break;
        case 0x2:
            NVICICPR2 |= 1 << (irq & 0x1F);
 d2c:	01011800 	tsteq	r1, r0, lsl #16
 d30:	13011349 	movwne	r1, #4937	; 0x1349
 d34:	21190000 	tstcs	r9, r0
 d38:	2f134900 	svccs	0x00134900
 d3c:	1a00000b 	bne	d70 <enable_irq+0x124>
 d40:	08030005 	stmdaeq	r3, {r0, r2}
 d44:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 d48:	0a021349 	beq	85a74 <__etext+0x81a2c>
 d4c:	181b0000 	ldmdane	fp, {}	; <UNPREDICTABLE>
 d50:	1c000000 	stcne	0, cr0, [r0], {-0}
            NVICISER2 |= 1 << (irq & 0x1F);
 d54:	08030034 	stmdaeq	r3, {r2, r4, r5}
 d58:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 d5c:	0a021349 	beq	85a88 <__etext+0x81a40>
 d60:	341d0000 	ldrcc	r0, [sp], #-0
 d64:	3a0e0300 	bcc	38196c <__etext+0x37d924>
 d68:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 d6c:	000a0213 	andeq	r0, sl, r3, lsl r2
 d70:	012e1e00 	teqeq	lr, r0, lsl #28
 d74:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
            break;
 d78:	0b3b0b3a 	bleq	ec3a68 <__etext+0xebfa20>
        case 0x3:
            NVICICPR3 |= 1 << (irq & 0x1F);
 d7c:	13490c27 	movtne	r0, #39975	; 0x9c27
 d80:	01120111 	tsteq	r2, r1, lsl r1
 d84:	42960640 	addsmi	r0, r6, #67108864	; 0x4000000
 d88:	0000000c 	andeq	r0, r0, ip

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000002 	andeq	r0, r0, r2
   8:	007d0002 	rsbseq	r0, sp, r2
   c:	00000002 	andeq	r0, r0, r2
  10:	00000004 	andeq	r0, r0, r4
  14:	087d0002 	ldmdaeq	sp!, {r1}^
  18:	00000004 	andeq	r0, r0, r4
  1c:	00000006 	andeq	r0, r0, r6
  20:	107d0002 	rsbsne	r0, sp, r2
  24:	00000006 	andeq	r0, r0, r6
  28:	00000046 	andeq	r0, r0, r6, asr #32
  2c:	10770002 	rsbsne	r0, r7, r2
	...
  38:	00000048 	andeq	r0, r0, r8, asr #32
  3c:	0000004a 	andeq	r0, r0, sl, asr #32
  40:	007d0002 	rsbseq	r0, sp, r2
  44:	0000004a 	andeq	r0, r0, sl, asr #32
  48:	0000004c 	andeq	r0, r0, ip, asr #32
  4c:	047d0002 	ldrbteq	r0, [sp], #-2
  50:	0000004c 	andeq	r0, r0, ip, asr #32
  54:	0000004e 	andeq	r0, r0, lr, asr #32
  58:	107d0002 	rsbsne	r0, sp, r2
  5c:	0000004e 	andeq	r0, r0, lr, asr #32
  60:	00000084 	andeq	r0, r0, r4, lsl #1
  64:	10770002 	rsbsne	r0, r7, r2
	...
  70:	00000084 	andeq	r0, r0, r4, lsl #1
  74:	00000086 	andeq	r0, r0, r6, lsl #1
  78:	007d0002 	rsbseq	r0, sp, r2
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00000088 	andeq	r0, r0, r8, lsl #1
  84:	087d0002 	ldmdaeq	sp!, {r1}^
  88:	00000088 	andeq	r0, r0, r8, lsl #1
  8c:	0000008a 	andeq	r0, r0, sl, lsl #1
  90:	107d0002 	rsbsne	r0, sp, r2
  94:	0000008a 	andeq	r0, r0, sl, lsl #1
  98:	00000108 	andeq	r0, r0, r8, lsl #2
  9c:	08770002 	ldmdaeq	r7!, {r1}^
	...
  a8:	00000108 	andeq	r0, r0, r8, lsl #2
  ac:	0000010a 	andeq	r0, r0, sl, lsl #2
  b0:	007d0002 	rsbseq	r0, sp, r2
  b4:	0000010a 	andeq	r0, r0, sl, lsl #2
  b8:	0000010c 	andeq	r0, r0, ip, lsl #2
  bc:	087d0002 	ldmdaeq	sp!, {r1}^
  c0:	0000010c 	andeq	r0, r0, ip, lsl #2
  c4:	0000010e 	andeq	r0, r0, lr, lsl #2
  c8:	187d0002 	ldmdane	sp!, {r1}^
  cc:	0000010e 	andeq	r0, r0, lr, lsl #2
  d0:	0000014a 	andeq	r0, r0, sl, asr #2
  d4:	18770002 	ldmdane	r7!, {r1}^
	...
  e0:	0000014c 	andeq	r0, r0, ip, asr #2
  e4:	0000014e 	andeq	r0, r0, lr, asr #2
  e8:	007d0002 	rsbseq	r0, sp, r2
  ec:	0000014e 	andeq	r0, r0, lr, asr #2
  f0:	00000150 	andeq	r0, r0, r0, asr r1
  f4:	087d0002 	ldmdaeq	sp!, {r1}^
  f8:	00000150 	andeq	r0, r0, r0, asr r1
  fc:	00000152 	andeq	r0, r0, r2, asr r1
 100:	187d0002 	ldmdane	sp!, {r1}^
 104:	00000152 	andeq	r0, r0, r2, asr r1
 108:	0000019e 	muleq	r0, lr, r1
 10c:	18770002 	ldmdane	r7!, {r1}^
	...
 118:	000001a0 	andeq	r0, r0, r0, lsr #3
 11c:	000001a2 	andeq	r0, r0, r2, lsr #3
 120:	007d0002 	rsbseq	r0, sp, r2
 124:	000001a2 	andeq	r0, r0, r2, lsr #3
 128:	000001a4 	andeq	r0, r0, r4, lsr #3
 12c:	087d0002 	ldmdaeq	sp!, {r1}^
 130:	000001a4 	andeq	r0, r0, r4, lsr #3
 134:	000001a6 	andeq	r0, r0, r6, lsr #3
 138:	187d0002 	ldmdane	sp!, {r1}^
 13c:	000001a6 	andeq	r0, r0, r6, lsr #3
 140:	00000248 	andeq	r0, r0, r8, asr #4
 144:	18770002 	ldmdane	r7!, {r1}^
	...
 154:	00000002 	andeq	r0, r0, r2
 158:	007d0002 	rsbseq	r0, sp, r2
 15c:	00000002 	andeq	r0, r0, r2
 160:	00000004 	andeq	r0, r0, r4
 164:	047d0002 	ldrbteq	r0, [sp], #-2
 168:	00000004 	andeq	r0, r0, r4
 16c:	00000006 	andeq	r0, r0, r6
 170:	04770002 	ldrbteq	r0, [r7], #-2
	...
 17c:	00000008 	andeq	r0, r0, r8
 180:	0000000a 	andeq	r0, r0, sl
 184:	007d0002 	rsbseq	r0, sp, r2
 188:	0000000a 	andeq	r0, r0, sl
 18c:	0000000c 	andeq	r0, r0, ip
 190:	087d0002 	ldmdaeq	sp!, {r1}^
 194:	0000000c 	andeq	r0, r0, ip
 198:	0000000e 	andeq	r0, r0, lr
 19c:	107d0002 	rsbsne	r0, sp, r2
 1a0:	0000000e 	andeq	r0, r0, lr
 1a4:	000000ac 	andeq	r0, r0, ip, lsr #1
 1a8:	10770002 	rsbsne	r0, r7, r2
	...
 1b8:	00000002 	andeq	r0, r0, r2
 1bc:	007d0002 	rsbseq	r0, sp, r2
 1c0:	00000002 	andeq	r0, r0, r2
 1c4:	00000004 	andeq	r0, r0, r4
 1c8:	087d0002 	ldmdaeq	sp!, {r1}^
 1cc:	00000004 	andeq	r0, r0, r4
 1d0:	000000f4 	strdeq	r0, [r0], -r4
 1d4:	08770002 	ldmdaeq	r7!, {r1}^
	...
 1e0:	000000f4 	strdeq	r0, [r0], -r4
 1e4:	000000f6 	strdeq	r0, [r0], -r6
 1e8:	007d0002 	rsbseq	r0, sp, r2
 1ec:	000000f6 	strdeq	r0, [r0], -r6
 1f0:	000000f8 	strdeq	r0, [r0], -r8
 1f4:	047d0002 	ldrbteq	r0, [sp], #-2
 1f8:	000000f8 	strdeq	r0, [r0], -r8
 1fc:	000000fa 	strdeq	r0, [r0], -sl
 200:	107d0002 	rsbsne	r0, sp, r2
 204:	000000fa 	strdeq	r0, [r0], -sl
 208:	00000158 	andeq	r0, r0, r8, asr r1
 20c:	10770002 	rsbsne	r0, r7, r2
	...
 218:	00000158 	andeq	r0, r0, r8, asr r1
 21c:	0000015a 	andeq	r0, r0, sl, asr r1
 220:	007d0002 	rsbseq	r0, sp, r2
 224:	0000015a 	andeq	r0, r0, sl, asr r1
 228:	0000015c 	andeq	r0, r0, ip, asr r1
 22c:	047d0002 	ldrbteq	r0, [sp], #-2
 230:	0000015c 	andeq	r0, r0, ip, asr r1
 234:	0000015e 	andeq	r0, r0, lr, asr r1
 238:	187d0002 	ldmdane	sp!, {r1}^
 23c:	0000015e 	andeq	r0, r0, lr, asr r1
 240:	000002de 	ldrdeq	r0, [r0], -lr
 244:	18770002 	ldmdane	r7!, {r1}^
	...
 250:	000002e0 	andeq	r0, r0, r0, ror #5
 254:	000002e2 	andeq	r0, r0, r2, ror #5
 258:	007d0002 	rsbseq	r0, sp, r2
 25c:	000002e2 	andeq	r0, r0, r2, ror #5
 260:	000002e4 	andeq	r0, r0, r4, ror #5
 264:	047d0002 	ldrbteq	r0, [sp], #-2
 268:	000002e4 	andeq	r0, r0, r4, ror #5
 26c:	000002e6 	andeq	r0, r0, r6, ror #5
 270:	187d0002 	ldmdane	sp!, {r1}^
 274:	000002e6 	andeq	r0, r0, r6, ror #5
 278:	000003d2 	ldrdeq	r0, [r0], -r2
 27c:	18770002 	ldmdane	r7!, {r1}^
	...
 288:	000003d4 	ldrdeq	r0, [r0], -r4
 28c:	000003d6 	ldrdeq	r0, [r0], -r6
 290:	007d0002 	rsbseq	r0, sp, r2
 294:	000003d6 	ldrdeq	r0, [r0], -r6
 298:	000003d8 	ldrdeq	r0, [r0], -r8
 29c:	087d0002 	ldmdaeq	sp!, {r1}^
 2a0:	000003d8 	ldrdeq	r0, [r0], -r8
 2a4:	000003da 	ldrdeq	r0, [r0], -sl
 2a8:	287d0002 	ldmdacs	sp!, {r1}^
 2ac:	000003da 	ldrdeq	r0, [r0], -sl
 2b0:	0000040c 	andeq	r0, r0, ip, lsl #8
 2b4:	20770002 	rsbscs	r0, r7, r2
	...
 2c4:	00000002 	andeq	r0, r0, r2
 2c8:	007d0002 	rsbseq	r0, sp, r2
 2cc:	00000002 	andeq	r0, r0, r2
 2d0:	00000004 	andeq	r0, r0, r4
 2d4:	107d0002 	rsbsne	r0, sp, r2
 2d8:	00000004 	andeq	r0, r0, r4
 2dc:	00000006 	andeq	r0, r0, r6
 2e0:	187d0002 	ldmdane	sp!, {r1}^
 2e4:	00000006 	andeq	r0, r0, r6
 2e8:	00000008 	andeq	r0, r0, r8
 2ec:	307d0002 	rsbscc	r0, sp, r2
 2f0:	00000008 	andeq	r0, r0, r8
 2f4:	000001cc 	andeq	r0, r0, ip, asr #3
 2f8:	30770002 	rsbscc	r0, r7, r2
	...
 304:	000001cc 	andeq	r0, r0, ip, asr #3
 308:	000001ce 	andeq	r0, r0, lr, asr #3
 30c:	007d0002 	rsbseq	r0, sp, r2
 310:	000001ce 	andeq	r0, r0, lr, asr #3
 314:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 318:	107d0002 	rsbsne	r0, sp, r2
 31c:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 320:	000001d2 	ldrdeq	r0, [r0], -r2
 324:	147d0002 	ldrbtne	r0, [sp], #-2
 328:	000001d2 	ldrdeq	r0, [r0], -r2
 32c:	000001d4 	ldrdeq	r0, [r0], -r4
 330:	207d0002 	rsbscs	r0, sp, r2
 334:	000001d4 	ldrdeq	r0, [r0], -r4
 338:	0000027c 	andeq	r0, r0, ip, ror r2
 33c:	20770002 	rsbscs	r0, r7, r2
	...
 348:	0000027c 	andeq	r0, r0, ip, ror r2
 34c:	0000027e 	andeq	r0, r0, lr, ror r2
 350:	007d0002 	rsbseq	r0, sp, r2
 354:	0000027e 	andeq	r0, r0, lr, ror r2
 358:	00000280 	andeq	r0, r0, r0, lsl #5
 35c:	047d0002 	ldrbteq	r0, [sp], #-2
 360:	00000280 	andeq	r0, r0, r0, lsl #5
 364:	00000282 	andeq	r0, r0, r2, lsl #5
 368:	107d0002 	rsbsne	r0, sp, r2
 36c:	00000282 	andeq	r0, r0, r2, lsl #5
 370:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 374:	10770002 	rsbsne	r0, r7, r2
	...
 380:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 384:	000002d2 	ldrdeq	r0, [r0], -r2
 388:	007d0002 	rsbseq	r0, sp, r2
 38c:	000002d2 	ldrdeq	r0, [r0], -r2
 390:	000002d4 	ldrdeq	r0, [r0], -r4
 394:	047d0002 	ldrbteq	r0, [sp], #-2
 398:	000002d4 	ldrdeq	r0, [r0], -r4
 39c:	000002d6 	ldrdeq	r0, [r0], -r6
 3a0:	107d0002 	rsbsne	r0, sp, r2
 3a4:	000002d6 	ldrdeq	r0, [r0], -r6
 3a8:	0000032e 	andeq	r0, r0, lr, lsr #6
 3ac:	10770002 	rsbsne	r0, r7, r2
	...
 3b8:	00000330 	andeq	r0, r0, r0, lsr r3
 3bc:	00000332 	andeq	r0, r0, r2, lsr r3
 3c0:	007d0002 	rsbseq	r0, sp, r2
 3c4:	00000332 	andeq	r0, r0, r2, lsr r3
 3c8:	00000334 	andeq	r0, r0, r4, lsr r3
 3cc:	047d0002 	ldrbteq	r0, [sp], #-2
 3d0:	00000334 	andeq	r0, r0, r4, lsr r3
 3d4:	00000336 	andeq	r0, r0, r6, lsr r3
 3d8:	107d0002 	rsbsne	r0, sp, r2
 3dc:	00000336 	andeq	r0, r0, r6, lsr r3
 3e0:	00000356 	andeq	r0, r0, r6, asr r3
 3e4:	10770002 	rsbsne	r0, r7, r2
	...
 3f0:	00000358 	andeq	r0, r0, r8, asr r3
 3f4:	0000035a 	andeq	r0, r0, sl, asr r3
 3f8:	007d0002 	rsbseq	r0, sp, r2
 3fc:	0000035a 	andeq	r0, r0, sl, asr r3
 400:	0000035c 	andeq	r0, r0, ip, asr r3
 404:	047d0002 	ldrbteq	r0, [sp], #-2
 408:	0000035c 	andeq	r0, r0, ip, asr r3
 40c:	0000035e 	andeq	r0, r0, lr, asr r3
 410:	107d0002 	rsbsne	r0, sp, r2
 414:	0000035e 	andeq	r0, r0, lr, asr r3
 418:	00000394 	muleq	r0, r4, r3
 41c:	10770002 	rsbsne	r0, r7, r2
	...
 428:	00000394 	muleq	r0, r4, r3
 42c:	00000396 	muleq	r0, r6, r3
 430:	007d0002 	rsbseq	r0, sp, r2
 434:	00000396 	muleq	r0, r6, r3
 438:	00000398 	muleq	r0, r8, r3
 43c:	107d0002 	rsbsne	r0, sp, r2
 440:	00000398 	muleq	r0, r8, r3
 444:	0000039a 	muleq	r0, sl, r3
 448:	187d0002 	ldmdane	sp!, {r1}^
 44c:	0000039a 	muleq	r0, sl, r3
 450:	0000039c 	muleq	r0, ip, r3
 454:	207d0002 	rsbscs	r0, sp, r2
 458:	0000039c 	muleq	r0, ip, r3
 45c:	000003f2 	strdeq	r0, [r0], -r2
 460:	20770002 	rsbscs	r0, r7, r2
	...
 46c:	000003f4 	strdeq	r0, [r0], -r4
 470:	000003f6 	strdeq	r0, [r0], -r6
 474:	007d0002 	rsbseq	r0, sp, r2
 478:	000003f6 	strdeq	r0, [r0], -r6
 47c:	000003f8 	strdeq	r0, [r0], -r8
 480:	107d0002 	rsbsne	r0, sp, r2
 484:	000003f8 	strdeq	r0, [r0], -r8
 488:	000003fa 	strdeq	r0, [r0], -sl
 48c:	187d0002 	ldmdane	sp!, {r1}^
 490:	000003fa 	strdeq	r0, [r0], -sl
 494:	000003fc 	strdeq	r0, [r0], -ip
 498:	207d0002 	rsbscs	r0, sp, r2
 49c:	000003fc 	strdeq	r0, [r0], -ip
 4a0:	00000452 	andeq	r0, r0, r2, asr r4
 4a4:	20770002 	rsbscs	r0, r7, r2
	...
 4b0:	00000454 	andeq	r0, r0, r4, asr r4
 4b4:	00000456 	andeq	r0, r0, r6, asr r4
 4b8:	007d0002 	rsbseq	r0, sp, r2
 4bc:	00000456 	andeq	r0, r0, r6, asr r4
 4c0:	00000458 	andeq	r0, r0, r8, asr r4
 4c4:	047d0002 	ldrbteq	r0, [sp], #-2
 4c8:	00000458 	andeq	r0, r0, r8, asr r4
 4cc:	0000045a 	andeq	r0, r0, sl, asr r4
 4d0:	187d0002 	ldmdane	sp!, {r1}^
 4d4:	0000045a 	andeq	r0, r0, sl, asr r4
 4d8:	00000742 	andeq	r0, r0, r2, asr #14
 4dc:	18770002 	ldmdane	r7!, {r1}^
	...
 4e8:	00000744 	andeq	r0, r0, r4, asr #14
 4ec:	00000746 	andeq	r0, r0, r6, asr #14
 4f0:	007d0002 	rsbseq	r0, sp, r2
 4f4:	00000746 	andeq	r0, r0, r6, asr #14
 4f8:	00000748 	andeq	r0, r0, r8, asr #14
 4fc:	047d0002 	ldrbteq	r0, [sp], #-2
 500:	00000748 	andeq	r0, r0, r8, asr #14
 504:	0000074a 	andeq	r0, r0, sl, asr #14
 508:	187d0002 	ldmdane	sp!, {r1}^
 50c:	0000074a 	andeq	r0, r0, sl, asr #14
 510:	000008b8 			; <UNDEFINED> instruction: 0x000008b8
 514:	18770002 	ldmdane	r7!, {r1}^
	...
 520:	000008b8 			; <UNDEFINED> instruction: 0x000008b8
 524:	000008ba 			; <UNDEFINED> instruction: 0x000008ba
 528:	007d0002 	rsbseq	r0, sp, r2
 52c:	000008ba 			; <UNDEFINED> instruction: 0x000008ba
 530:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
 534:	087d0002 	ldmdaeq	sp!, {r1}^
 538:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
 53c:	000008ca 	andeq	r0, r0, sl, asr #17
 540:	08770002 	ldmdaeq	r7!, {r1}^
	...
 54c:	000008cc 	andeq	r0, r0, ip, asr #17
 550:	000008ce 	andeq	r0, r0, lr, asr #17
 554:	007d0002 	rsbseq	r0, sp, r2
 558:	000008ce 	andeq	r0, r0, lr, asr #17
 55c:	000008d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 560:	087d0002 	ldmdaeq	sp!, {r1}^
 564:	000008d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 568:	000008de 	ldrdeq	r0, [r0], -lr
 56c:	08770002 	ldmdaeq	r7!, {r1}^
	...
 57c:	00000002 	andeq	r0, r0, r2
 580:	007d0002 	rsbseq	r0, sp, r2
 584:	00000002 	andeq	r0, r0, r2
 588:	00000004 	andeq	r0, r0, r4
 58c:	107d0002 	rsbsne	r0, sp, r2
 590:	00000004 	andeq	r0, r0, r4
 594:	00000006 	andeq	r0, r0, r6
 598:	147d0002 	ldrbtne	r0, [sp], #-2
 59c:	00000006 	andeq	r0, r0, r6
 5a0:	00000008 	andeq	r0, r0, r8
 5a4:	307d0002 	rsbscc	r0, sp, r2
 5a8:	00000008 	andeq	r0, r0, r8
 5ac:	00000144 	andeq	r0, r0, r4, asr #2
 5b0:	30770002 	rsbscc	r0, r7, r2
	...
 5bc:	00000144 	andeq	r0, r0, r4, asr #2
 5c0:	00000146 	andeq	r0, r0, r6, asr #2
 5c4:	007d0002 	rsbseq	r0, sp, r2
 5c8:	00000146 	andeq	r0, r0, r6, asr #2
 5cc:	00000148 	andeq	r0, r0, r8, asr #2
 5d0:	107d0002 	rsbsne	r0, sp, r2
 5d4:	00000148 	andeq	r0, r0, r8, asr #2
 5d8:	0000014a 	andeq	r0, r0, sl, asr #2
 5dc:	187d0002 	ldmdane	sp!, {r1}^
 5e0:	0000014a 	andeq	r0, r0, sl, asr #2
 5e4:	0000014c 	andeq	r0, r0, ip, asr #2
 5e8:	207d0002 	rsbscs	r0, sp, r2
 5ec:	0000014c 	andeq	r0, r0, ip, asr #2
 5f0:	00000236 	andeq	r0, r0, r6, lsr r2
 5f4:	20770002 	rsbscs	r0, r7, r2
	...
 600:	00000238 	andeq	r0, r0, r8, lsr r2
 604:	0000023a 	andeq	r0, r0, sl, lsr r2
 608:	007d0002 	rsbseq	r0, sp, r2
 60c:	0000023a 	andeq	r0, r0, sl, lsr r2
 610:	0000023c 	andeq	r0, r0, ip, lsr r2
 614:	107d0002 	rsbsne	r0, sp, r2
 618:	0000023c 	andeq	r0, r0, ip, lsr r2
 61c:	0000023e 	andeq	r0, r0, lr, lsr r2
 620:	147d0002 	ldrbtne	r0, [sp], #-2
 624:	0000023e 	andeq	r0, r0, lr, lsr r2
 628:	00000240 	andeq	r0, r0, r0, asr #4
 62c:	287d0002 	ldmdacs	sp!, {r1}^
 630:	00000240 	andeq	r0, r0, r0, asr #4
 634:	0000033e 	andeq	r0, r0, lr, lsr r3
 638:	28770002 	ldmdacs	r7!, {r1}^
	...
 644:	00000340 	andeq	r0, r0, r0, asr #6
 648:	00000342 	andeq	r0, r0, r2, asr #6
 64c:	007d0002 	rsbseq	r0, sp, r2
 650:	00000342 	andeq	r0, r0, r2, asr #6
 654:	00000344 	andeq	r0, r0, r4, asr #6
 658:	047d0002 	ldrbteq	r0, [sp], #-2
 65c:	00000344 	andeq	r0, r0, r4, asr #6
 660:	00000346 	andeq	r0, r0, r6, asr #6
 664:	107d0002 	rsbsne	r0, sp, r2
 668:	00000346 	andeq	r0, r0, r6, asr #6
 66c:	0000035a 	andeq	r0, r0, sl, asr r3
 670:	10770002 	rsbsne	r0, r7, r2
	...
 67c:	0000035c 	andeq	r0, r0, ip, asr r3
 680:	0000035e 	andeq	r0, r0, lr, asr r3
 684:	007d0002 	rsbseq	r0, sp, r2
 688:	0000035e 	andeq	r0, r0, lr, asr r3
 68c:	00000360 	andeq	r0, r0, r0, ror #6
 690:	047d0002 	ldrbteq	r0, [sp], #-2
 694:	00000360 	andeq	r0, r0, r0, ror #6
 698:	00000362 	andeq	r0, r0, r2, ror #6
 69c:	107d0002 	rsbsne	r0, sp, r2
 6a0:	00000362 	andeq	r0, r0, r2, ror #6
 6a4:	00000376 	andeq	r0, r0, r6, ror r3
 6a8:	10770002 	rsbsne	r0, r7, r2
	...
 6b4:	00000378 	andeq	r0, r0, r8, ror r3
 6b8:	0000037a 	andeq	r0, r0, sl, ror r3
 6bc:	007d0002 	rsbseq	r0, sp, r2
 6c0:	0000037a 	andeq	r0, r0, sl, ror r3
 6c4:	0000037c 	andeq	r0, r0, ip, ror r3
 6c8:	047d0002 	ldrbteq	r0, [sp], #-2
 6cc:	0000037c 	andeq	r0, r0, ip, ror r3
 6d0:	0000037e 	andeq	r0, r0, lr, ror r3
 6d4:	187d0002 	ldmdane	sp!, {r1}^
 6d8:	0000037e 	andeq	r0, r0, lr, ror r3
 6dc:	00000394 	muleq	r0, r4, r3
 6e0:	18770002 	ldmdane	r7!, {r1}^
	...
 6ec:	00000394 	muleq	r0, r4, r3
 6f0:	00000396 	muleq	r0, r6, r3
 6f4:	007d0002 	rsbseq	r0, sp, r2
 6f8:	00000396 	muleq	r0, r6, r3
 6fc:	00000398 	muleq	r0, r8, r3
 700:	087d0002 	ldmdaeq	sp!, {r1}^
 704:	00000398 	muleq	r0, r8, r3
 708:	000003b6 			; <UNDEFINED> instruction: 0x000003b6
 70c:	08770002 	ldmdaeq	r7!, {r1}^
	...
 718:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
 71c:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
 720:	007d0002 	rsbseq	r0, sp, r2
 724:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
 728:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
 72c:	087d0002 	ldmdaeq	sp!, {r1}^
 730:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
 734:	000003da 	ldrdeq	r0, [r0], -sl
 738:	08770002 	ldmdaeq	r7!, {r1}^
	...
 744:	000003dc 	ldrdeq	r0, [r0], -ip
 748:	000003de 	ldrdeq	r0, [r0], -lr
 74c:	007d0002 	rsbseq	r0, sp, r2
 750:	000003de 	ldrdeq	r0, [r0], -lr
 754:	000003e0 	andeq	r0, r0, r0, ror #7
 758:	087d0002 	ldmdaeq	sp!, {r1}^
 75c:	000003e0 	andeq	r0, r0, r0, ror #7
 760:	000003fe 	strdeq	r0, [r0], -lr
 764:	08770002 	ldmdaeq	r7!, {r1}^
	...
 770:	00000400 	andeq	r0, r0, r0, lsl #8
 774:	00000402 	andeq	r0, r0, r2, lsl #8
 778:	007d0002 	rsbseq	r0, sp, r2
 77c:	00000402 	andeq	r0, r0, r2, lsl #8
 780:	00000404 	andeq	r0, r0, r4, lsl #8
 784:	087d0002 	ldmdaeq	sp!, {r1}^
 788:	00000404 	andeq	r0, r0, r4, lsl #8
 78c:	00000422 	andeq	r0, r0, r2, lsr #8
 790:	08770002 	ldmdaeq	r7!, {r1}^
	...
 79c:	00000424 	andeq	r0, r0, r4, lsr #8
 7a0:	00000426 	andeq	r0, r0, r6, lsr #8
 7a4:	007d0002 	rsbseq	r0, sp, r2
 7a8:	00000426 	andeq	r0, r0, r6, lsr #8
 7ac:	00000428 	andeq	r0, r0, r8, lsr #8
 7b0:	087d0002 	ldmdaeq	sp!, {r1}^
 7b4:	00000428 	andeq	r0, r0, r8, lsr #8
 7b8:	00000446 	andeq	r0, r0, r6, asr #8
 7bc:	08770002 	ldmdaeq	r7!, {r1}^
	...
 7cc:	00000002 	andeq	r0, r0, r2
 7d0:	007d0002 	rsbseq	r0, sp, r2
 7d4:	00000002 	andeq	r0, r0, r2
 7d8:	00000004 	andeq	r0, r0, r4
 7dc:	087d0002 	ldmdaeq	sp!, {r1}^
 7e0:	00000004 	andeq	r0, r0, r4
 7e4:	00000006 	andeq	r0, r0, r6
 7e8:	187d0002 	ldmdane	sp!, {r1}^
 7ec:	00000006 	andeq	r0, r0, r6
 7f0:	00000286 	andeq	r0, r0, r6, lsl #5
 7f4:	18770002 	ldmdane	r7!, {r1}^
	...
#define STATIC_ADC_RESULT 3043 

ADC_InitTypeDef adc_init_struct;

int main (void)
{
 800:	00000288 	andeq	r0, r0, r8, lsl #5
 804:	0000028a 	andeq	r0, r0, sl, lsl #5
    uint16 result;
    adc_init();
 808:	007d0002 	rsbseq	r0, sp, r2
    while (1)
    {
        result = adc_get_ave();
 80c:	0000028a 	andeq	r0, r0, sl, lsl #5
 810:	0000028c 	andeq	r0, r0, ip, lsl #5
        printf ("the adc get_ave = %d\n", result);
 814:	047d0002 	ldrbteq	r0, [sp], #-2
 818:	0000028c 	andeq	r0, r0, ip, lsl #5
 81c:	0000028e 	andeq	r0, r0, lr, lsl #5
 820:	207d0002 	rsbscs	r0, sp, r2
        printf ("= %ddeg/s\n", adc_result_to_velocity(result - STATIC_ADC_RESULT));
 824:	0000028e 	andeq	r0, r0, lr, lsl #5
 828:	00000326 	andeq	r0, r0, r6, lsr #6
 82c:	20770002 	rsbscs	r0, r7, r2
	...
 83c:	00000002 	andeq	r0, r0, r2
 840:	007d0002 	rsbseq	r0, sp, r2
    }
 844:	00000002 	andeq	r0, r0, r2
    return 0;
}

void delay(void)
{
 848:	00000004 	andeq	r0, r0, r4
 84c:	107d0002 	rsbsne	r0, sp, r2
    int i,j;
    for (i = 0xff; i > 0; i --)
 850:	00000004 	andeq	r0, r0, r4
 854:	00000006 	andeq	r0, r0, r6
        for (j = 0xfff; j > 0; j --);
 858:	187d0002 	ldmdane	sp!, {r1}^
 85c:	00000006 	andeq	r0, r0, r6
 860:	00000008 	andeq	r0, r0, r8
 864:	387d0002 	ldmdacc	sp!, {r1}^
 868:	00000008 	andeq	r0, r0, r8
}

void delay(void)
{
    int i,j;
    for (i = 0xff; i > 0; i --)
 86c:	000004da 	ldrdeq	r0, [r0], -sl
 870:	38770002 	ldmdacc	r7!, {r1}^
	...
        for (j = 0xfff; j > 0; j --);
}
 87c:	000004dc 	ldrdeq	r0, [r0], -ip
 880:	000004de 	ldrdeq	r0, [r0], -lr

void adc_init (void)
{
 884:	007d0002 	rsbseq	r0, sp, r2
 888:	000004de 	ldrdeq	r0, [r0], -lr
    adc_init_struct.ADC_Adcx = ADC0;
 88c:	000004e0 	andeq	r0, r0, r0, ror #9
 890:	047d0002 	ldrbteq	r0, [sp], #-2
 894:	000004e0 	andeq	r0, r0, r0, ror #9
 898:	000004e2 	andeq	r0, r0, r2, ror #9
    adc_init_struct.ADC_DiffMode = ADC_SE;
 89c:	107d0002 	rsbsne	r0, sp, r2
 8a0:	000004e2 	andeq	r0, r0, r2, ror #9
 8a4:	0000050a 	andeq	r0, r0, sl, lsl #10
 8a8:	10770002 	rsbsne	r0, r7, r2
	...
    adc_init_struct.ADC_BitMode = SE_12BIT;
 8b4:	0000050c 	andeq	r0, r0, ip, lsl #10
    adc_init_struct.ADC_SampleTimeCfg = SAMTIME_SHORT;
 8b8:	0000050e 	andeq	r0, r0, lr, lsl #10
 8bc:	007d0002 	rsbseq	r0, sp, r2
 8c0:	0000050e 	andeq	r0, r0, lr, lsl #10
 8c4:	00000510 	andeq	r0, r0, r0, lsl r5
    adc_init_struct.ADC_HwAvgSel = HW_4AVG;
 8c8:	047d0002 	ldrbteq	r0, [sp], #-2
 8cc:	00000510 	andeq	r0, r0, r0, lsl r5
 8d0:	00000512 	andeq	r0, r0, r2, lsl r5
    adc_init_struct.ADC_CalEnable = TRUE;
 8d4:	107d0002 	rsbsne	r0, sp, r2
 8d8:	00000512 	andeq	r0, r0, r2, lsl r5
 8dc:	0000052a 	andeq	r0, r0, sl, lsr #10
 8e0:	10770002 	rsbsne	r0, r7, r2
	...

    LPLD_ADC_Init (adc_init_struct);
 8ec:	0000052c 	andeq	r0, r0, ip, lsr #10
 8f0:	0000052e 	andeq	r0, r0, lr, lsr #10
    LPLD_ADC_Chn_Enable (ADC0, AD8);
 8f4:	007d0002 	rsbseq	r0, sp, r2
 8f8:	0000052e 	andeq	r0, r0, lr, lsr #10
 8fc:	00000530 	andeq	r0, r0, r0, lsr r5
 900:	047d0002 	ldrbteq	r0, [sp], #-2

}
 904:	00000530 	andeq	r0, r0, r0, lsr r5

int16 convert (int16 result)
{
 908:	00000532 	andeq	r0, r0, r2, lsr r5
 90c:	107d0002 	rsbsne	r0, sp, r2
 910:	00000532 	andeq	r0, r0, r2, lsr r5
    int16 data;
    data = (result - 1) * (float)((float)330 /4094);
 914:	00000558 	andeq	r0, r0, r8, asr r5
 918:	10770002 	rsbsne	r0, r7, r2
	...
 924:	00000558 	andeq	r0, r0, r8, asr r5
 928:	0000055a 	andeq	r0, r0, sl, asr r5
 92c:	007d0002 	rsbseq	r0, sp, r2
 930:	0000055a 	andeq	r0, r0, sl, asr r5
 934:	0000055c 	andeq	r0, r0, ip, asr r5
 938:	087d0002 	ldmdaeq	sp!, {r1}^
    return data;
 93c:	0000055c 	andeq	r0, r0, ip, asr r5
}
 940:	0000055e 	andeq	r0, r0, lr, asr r5
 944:	187d0002 	ldmdane	sp!, {r1}^
 948:	0000055e 	andeq	r0, r0, lr, asr r5

int16 adc_get_ave(void)
{
 94c:	0000059e 	muleq	r0, lr, r5
 950:	18770002 	ldmdane	r7!, {r1}^
	...
    //取样的次数
    const char cnt = 10;
    int32 temp;
    uint i;
    for (i = cnt; i > 0; i--)
 95c:	000005a0 	andeq	r0, r0, r0, lsr #11
    {
        temp += LPLD_ADC_Get(ADC0, AD8);
 960:	000005a2 	andeq	r0, r0, r2, lsr #11
 964:	007d0002 	rsbseq	r0, sp, r2
 968:	000005a2 	andeq	r0, r0, r2, lsr #11
 96c:	000005a4 	andeq	r0, r0, r4, lsr #11
 970:	107d0002 	rsbsne	r0, sp, r2
 974:	000005a4 	andeq	r0, r0, r4, lsr #11
{
    //取样的次数
    const char cnt = 10;
    int32 temp;
    uint i;
    for (i = cnt; i > 0; i--)
 978:	000005a6 	andeq	r0, r0, r6, lsr #11
 97c:	187d0002 	ldmdane	sp!, {r1}^
 980:	000005a6 	andeq	r0, r0, r6, lsr #11
    {
        temp += LPLD_ADC_Get(ADC0, AD8);
    }
    temp /= cnt;
 984:	00000646 	andeq	r0, r0, r6, asr #12
 988:	18770002 	ldmdane	r7!, {r1}^
	...
    return (int16)temp;
}
 994:	00000648 	andeq	r0, r0, r8, asr #12
 998:	0000064a 	andeq	r0, r0, sl, asr #12
 99c:	007d0002 	rsbseq	r0, sp, r2

int16 adc_result_to_velocity (int16 ar)
{
 9a0:	0000064a 	andeq	r0, r0, sl, asr #12
 9a4:	0000064c 	andeq	r0, r0, ip, asr #12
 9a8:	107d0002 	rsbsne	r0, sp, r2
    float vr;
    vr = (float)ar * 3300.0 / 4096.0;
 9ac:	0000064c 	andeq	r0, r0, ip, asr #12
 9b0:	0000064e 	andeq	r0, r0, lr, asr #12
 9b4:	187d0002 	ldmdane	sp!, {r1}^
 9b8:	0000064e 	andeq	r0, r0, lr, asr #12
 9bc:	000006ee 	andeq	r0, r0, lr, ror #13
 9c0:	18770002 	ldmdane	r7!, {r1}^
	...
 9cc:	000006f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 9d0:	000006f2 	strdeq	r0, [r0], -r2
 9d4:	007d0002 	rsbseq	r0, sp, r2
 9d8:	000006f2 	strdeq	r0, [r0], -r2
 9dc:	000006f4 	strdeq	r0, [r0], -r4
 9e0:	087d0002 	ldmdaeq	sp!, {r1}^
 9e4:	000006f4 	strdeq	r0, [r0], -r4
 9e8:	0000075e 	andeq	r0, r0, lr, asr r7
 9ec:	08770002 	ldmdaeq	r7!, {r1}^
	...
    vr = vr / (0.67 * 9);
 9f8:	00000760 	andeq	r0, r0, r0, ror #14
 9fc:	00000762 	andeq	r0, r0, r2, ror #14
 a00:	007d0002 	rsbseq	r0, sp, r2
 a04:	00000762 	andeq	r0, r0, r2, ror #14
 a08:	00000764 	andeq	r0, r0, r4, ror #14
 a0c:	087d0002 	ldmdaeq	sp!, {r1}^
 a10:	00000764 	andeq	r0, r0, r4, ror #14
 a14:	000007ce 	andeq	r0, r0, lr, asr #15
 a18:	08770002 	ldmdaeq	r7!, {r1}^
	...
    return (int16)vr;
 a24:	000007d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 a28:	000007d2 	ldrdeq	r0, [r0], -r2
}
 a2c:	007d0002 	rsbseq	r0, sp, r2
 a30:	000007d2 	ldrdeq	r0, [r0], -r2
 a34:	000007d4 	ldrdeq	r0, [r0], -r4
 a38:	087d0002 	ldmdaeq	sp!, {r1}^
 a3c:	000007d4 	ldrdeq	r0, [r0], -r4
 a40:	0000083e 	andeq	r0, r0, lr, lsr r8
 a44:	08770002 	ldmdaeq	r7!, {r1}^
	...
 * \param  void
 *
 * \return void
 */
void Reset_Handler(void)
{
 a50:	00000840 	andeq	r0, r0, r0, asr #16
 a54:	00000842 	andeq	r0, r0, r2, asr #16
  unsigned char *source;
  unsigned char *destination;

  /* watchdog disable */
  *((volatile unsigned short *)0x4005200E) = 0xC520;
 a58:	007d0002 	rsbseq	r0, sp, r2
 a5c:	00000842 	andeq	r0, r0, r2, asr #16
 a60:	00000844 	andeq	r0, r0, r4, asr #16
  *((volatile unsigned short *)0x4005200E) = 0xD928;
 a64:	087d0002 	ldmdaeq	sp!, {r1}^
 a68:	00000844 	andeq	r0, r0, r4, asr #16
 a6c:	000008ae 	andeq	r0, r0, lr, lsr #17
 a70:	08770002 	ldmdaeq	r7!, {r1}^
	...
  *((volatile unsigned short *)0x40052000) = 0x01D2;
 a7c:	000008b0 			; <UNDEFINED> instruction: 0x000008b0

  /* copy data values from ROM to RAM */
  source = (unsigned char *)&_etext;
 a80:	000008b2 			; <UNDEFINED> instruction: 0x000008b2
 a84:	007d0002 	rsbseq	r0, sp, r2
 a88:	000008b2 			; <UNDEFINED> instruction: 0x000008b2
  destination = (unsigned char *)&_sdata;
 a8c:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
 a90:	087d0002 	ldmdaeq	sp!, {r1}^
  while (destination < (unsigned char*)&_edata) {
 a94:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
    *(destination++) = *(source++);
 a98:	0000091e 	andeq	r0, r0, lr, lsl r9
 a9c:	08770002 	ldmdaeq	r7!, {r1}^
	...
 aa8:	00000920 	andeq	r0, r0, r0, lsr #18
 aac:	00000922 	andeq	r0, r0, r2, lsr #18
  *((volatile unsigned short *)0x40052000) = 0x01D2;

  /* copy data values from ROM to RAM */
  source = (unsigned char *)&_etext;
  destination = (unsigned char *)&_sdata;
  while (destination < (unsigned char*)&_edata) {
 ab0:	007d0002 	rsbseq	r0, sp, r2
 ab4:	00000922 	andeq	r0, r0, r2, lsr #18
 ab8:	00000924 	andeq	r0, r0, r4, lsr #18
    *(destination++) = *(source++);
  }

  /* clear bss section */
  source = (unsigned char *)&_sbss;
 abc:	087d0002 	ldmdaeq	sp!, {r1}^
 ac0:	00000924 	andeq	r0, r0, r4, lsr #18
 ac4:	0000098e 	andeq	r0, r0, lr, lsl #19
  destination = (unsigned char *)&_ebss;
 ac8:	08770002 	ldmdaeq	r7!, {r1}^
	...
  while (source < destination ) {
    *source++ = 0;
 ad8:	00000002 	andeq	r0, r0, r2
 adc:	007d0002 	rsbseq	r0, sp, r2
 ae0:	00000002 	andeq	r0, r0, r2
  }

  /* clear bss section */
  source = (unsigned char *)&_sbss;
  destination = (unsigned char *)&_ebss;
  while (source < destination ) {
 ae4:	00000004 	andeq	r0, r0, r4
 ae8:	087d0002 	ldmdaeq	sp!, {r1}^
    *source++ = 0;
  }
 //进入系统初始化函数
  SystemInit();
 aec:	00000004 	andeq	r0, r0, r4
 //进入用户函数
  main();
 af0:	00000016 	andeq	r0, r0, r6, lsl r0
 * \param  void
 *
 * \return void
 */
void SystemInit(void)
{
 af4:	08770002 	ldmdaeq	r7!, {r1}^
	...
  //使能所有IO口时钟
  SIM_SCGC5 |= (SIM_SCGC5_PORTA_MASK | SIM_SCGC5_PORTB_MASK
 b00:	00000018 	andeq	r0, r0, r8, lsl r0
 b04:	0000001a 	andeq	r0, r0, sl, lsl r0
 b08:	007d0002 	rsbseq	r0, sp, r2
 b0c:	0000001a 	andeq	r0, r0, sl, lsl r0
 b10:	0000001c 	andeq	r0, r0, ip, lsl r0
 b14:	087d0002 	ldmdaeq	sp!, {r1}^
 b18:	0000001c 	andeq	r0, r0, ip, lsl r0
 b1c:	0000001e 	andeq	r0, r0, lr, lsl r0
              | SIM_SCGC5_PORTC_MASK | SIM_SCGC5_PORTD_MASK
              | SIM_SCGC5_PORTE_MASK);
  //初始化各部分时钟：系统内核主频、总线时钟、FlexBus时钟、Flash时钟
  LPLD_PLL_Setup(CORE_CLK_MHZ);
 b20:	107d0002 	rsbsne	r0, sp, r2
 b24:	0000001e 	andeq	r0, r0, lr, lsl r0
  
  //更新内核主频
  SystemCoreClockUpdate();
 b28:	0000003c 	andeq	r0, r0, ip, lsr r0
  
  //获取各部分时钟
  g_core_clock = SystemCoreClock;
 b2c:	10770002 	rsbsne	r0, r7, r2
	...
 b38:	0000003c 	andeq	r0, r0, ip, lsr r0
 b3c:	0000003e 	andeq	r0, r0, lr, lsr r0
  g_bus_clock = g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV2_MASK) >> SIM_CLKDIV1_OUTDIV2_SHIFT)+ 1u);
 b40:	007d0002 	rsbseq	r0, sp, r2
 b44:	0000003e 	andeq	r0, r0, lr, lsr r0
 b48:	00000040 	andeq	r0, r0, r0, asr #32
 b4c:	087d0002 	ldmdaeq	sp!, {r1}^
 b50:	00000040 	andeq	r0, r0, r0, asr #32
 b54:	00000052 	andeq	r0, r0, r2, asr r0
 b58:	08770002 	ldmdaeq	r7!, {r1}^
	...
 b68:	00000002 	andeq	r0, r0, r2
 b6c:	007d0002 	rsbseq	r0, sp, r2
 b70:	00000002 	andeq	r0, r0, r2
 b74:	00000004 	andeq	r0, r0, r4
  g_flexbus_clock =  g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV3_MASK) >> SIM_CLKDIV1_OUTDIV3_SHIFT)+ 1u);
 b78:	087d0002 	ldmdaeq	sp!, {r1}^
 b7c:	00000004 	andeq	r0, r0, r4
 b80:	00000006 	andeq	r0, r0, r6
 b84:	187d0002 	ldmdane	sp!, {r1}^
 b88:	00000006 	andeq	r0, r0, r6
 b8c:	00000058 	andeq	r0, r0, r8, asr r0
 b90:	18770002 	ldmdane	r7!, {r1}^
	...
 b9c:	00000058 	andeq	r0, r0, r8, asr r0
 ba0:	0000005a 	andeq	r0, r0, sl, asr r0
 ba4:	007d0002 	rsbseq	r0, sp, r2
 ba8:	0000005a 	andeq	r0, r0, sl, asr r0
  g_flash_clock =  g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV4_MASK) >> SIM_CLKDIV1_OUTDIV4_SHIFT)+ 1u);
 bac:	0000005c 	andeq	r0, r0, ip, asr r0
 bb0:	047d0002 	ldrbteq	r0, [sp], #-2
 bb4:	0000005c 	andeq	r0, r0, ip, asr r0
 bb8:	0000005e 	andeq	r0, r0, lr, asr r0
 bbc:	387d0002 	ldmdacc	sp!, {r1}^
 bc0:	0000005e 	andeq	r0, r0, lr, asr r0
 bc4:	00000176 	andeq	r0, r0, r6, ror r1
 bc8:	38770002 	ldmdacc	r7!, {r1}^
	...
 bd4:	00000178 	andeq	r0, r0, r8, ror r1
 bd8:	0000017a 	andeq	r0, r0, sl, ror r1
 bdc:	007d0002 	rsbseq	r0, sp, r2
 be0:	0000017a 	andeq	r0, r0, sl, ror r1
 
    //初始化系统终端
  systemTerm ();
 be4:	0000017c 	andeq	r0, r0, ip, ror r1
 *
 * @brief  更新全局变量SystemCoreClock的值，以便获取最新的系统内核频率。
 *         
 */
void SystemCoreClockUpdate (void) 
{
 be8:	087d0002 	ldmdaeq	sp!, {r1}^
 bec:	0000017c 	andeq	r0, r0, ip, ror r1
    uint32_t temp;
    temp =  CPU_XTAL_CLK_HZ *((uint32_t)(MCG_C6 & MCG_C6_VDIV_MASK) + 16u );
 bf0:	0000017e 	andeq	r0, r0, lr, ror r1
 bf4:	207d0002 	rsbscs	r0, sp, r2
 bf8:	0000017e 	andeq	r0, r0, lr, ror r1
 bfc:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
 c00:	20770002 	rsbscs	r0, r7, r2
	...
 c0c:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
 c10:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
 c14:	007d0002 	rsbseq	r0, sp, r2
    temp = (uint32_t)(temp/((uint32_t)(MCG_C5 & MCG_C5_PRDIV_MASK) +1u ))/2;
 c18:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
 c1c:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 c20:	087d0002 	ldmdaeq	sp!, {r1}^
 c24:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 c28:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
 c2c:	207d0002 	rsbscs	r0, sp, r2
 c30:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
 c34:	000001e8 	andeq	r0, r0, r8, ror #3
    SystemCoreClock = temp;
 c38:	20770002 	rsbscs	r0, r7, r2
	...
}
 c44:	000001e8 	andeq	r0, r0, r8, ror #3
 c48:	000001ea 	andeq	r0, r0, sl, ror #3
/*
 * 使能中断
 */

void enable_irq (int irq)
{
 c4c:	007d0002 	rsbseq	r0, sp, r2
 c50:	000001ea 	andeq	r0, r0, sl, ror #3
    int div;
    if (irq > 105)
 c54:	000001ec 	andeq	r0, r0, ip, ror #3
 c58:	087d0002 	ldmdaeq	sp!, {r1}^
        irq = 105;
 c5c:	000001ec 	andeq	r0, r0, ip, ror #3
    div = irq / 32;
 c60:	000001ee 	andeq	r0, r0, lr, ror #3
 c64:	f87d0003 			; <UNDEFINED> instruction: 0xf87d0003
 c68:	0001ee00 	andeq	lr, r1, r0, lsl #28
 c6c:	0008c200 	andeq	ip, r8, r0, lsl #4
    switch (div)
 c70:	77000300 	strvc	r0, [r0, -r0, lsl #6]
 c74:	000000f8 	strdeq	r0, [r0], -r8
 c78:	00000000 	andeq	r0, r0, r0
 c7c:	08c40000 	stmiaeq	r4, {}^	; <UNPREDICTABLE>
 c80:	08c60000 	stmiaeq	r6, {}^	; <UNPREDICTABLE>
 c84:	00020000 	andeq	r0, r2, r0
 c88:	08c6007d 	stmiaeq	r6, {r0, r2, r3, r4, r5, r6}^
 c8c:	08c80000 	stmiaeq	r8, {}^	; <UNPREDICTABLE>
    {
        case 0x0:
            NVICICPR0 |= 1 << (irq & 0x1F);
 c90:	00020000 	andeq	r0, r2, r0
 c94:	08c8107d 	stmiaeq	r8, {r0, r2, r3, r4, r5, r6, ip}^
 c98:	08ca0000 	stmiaeq	sl, {}^	; <UNPREDICTABLE>
 c9c:	00020000 	andeq	r0, r2, r0
 ca0:	08ca187d 	stmiaeq	sl, {r0, r2, r3, r4, r5, r6, fp, ip}^
 ca4:	08cc0000 	stmiaeq	ip, {}^	; <UNPREDICTABLE>
 ca8:	00020000 	andeq	r0, r2, r0
 cac:	08cc307d 	stmiaeq	ip, {r0, r2, r3, r4, r5, r6, ip, sp}^
 cb0:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
 cb4:	00020000 	andeq	r0, r2, r0
            NVICISER0 |= 1 << (irq & 0x1F);
 cb8:	00003077 	andeq	r3, r0, r7, ror r0
 cbc:	00000000 	andeq	r0, r0, r0
 cc0:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
 cc4:	09060000 	stmdbeq	r6, {}	; <UNPREDICTABLE>
 cc8:	00020000 	andeq	r0, r2, r0
 ccc:	0906007d 	stmdbeq	r6, {r0, r2, r3, r4, r5, r6}
 cd0:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
 cd4:	00020000 	andeq	r0, r2, r0
 cd8:	09080c7d 	stmdbeq	r8, {r0, r2, r3, r4, r5, r6, sl, fp}
            break;
 cdc:	090a0000 	stmdbeq	sl, {}	; <UNPREDICTABLE>
        case 0x1:
            NVICICPR1 |= 1 << (irq & 0x1F);
 ce0:	00020000 	andeq	r0, r2, r0
 ce4:	090a147d 	stmdbeq	sl, {r0, r2, r3, r4, r5, r6, sl, ip}
 ce8:	090c0000 	stmdbeq	ip, {}	; <UNPREDICTABLE>
 cec:	00020000 	andeq	r0, r2, r0
 cf0:	090c387d 	stmdbeq	ip, {r0, r2, r3, r4, r5, r6, fp, ip, sp}
 cf4:	09540000 	ldmdbeq	r4, {}^	; <UNPREDICTABLE>
 cf8:	00020000 	andeq	r0, r2, r0
 cfc:	00003877 	andeq	r3, r0, r7, ror r8
 d00:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	00000800 	andeq	r0, r0, r0, lsl #16
  14:	00000248 	andeq	r0, r0, r8, asr #4
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	05580002 	ldrbeq	r0, [r8, #-2]
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000a48 	andeq	r0, r0, r8, asr #20
  34:	000000ac 	andeq	r0, r0, ip, lsr #1
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	065b0002 	ldrbeq	r0, [fp], -r2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	00000af4 	strdeq	r0, [r0], -r4
  54:	0000040c 	andeq	r0, r0, ip, lsl #8
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	137b0002 	cmnne	fp, #2
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	00000f00 	andeq	r0, r0, r0, lsl #30
  74:	000008de 	ldrdeq	r0, [r0], -lr
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	210f0002 	tstcs	pc, r2
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	000017e0 	andeq	r1, r0, r0, ror #15
  94:	00000446 	andeq	r0, r0, r6, asr #8
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	26130002 	ldrcs	r0, [r3], -r2
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	00001c28 	andeq	r1, r0, r8, lsr #24
  b4:	00000326 	andeq	r0, r0, r6, lsr #6
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	2ce60002 	stclcs	0, cr0, [r6], #8
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	00001f50 	andeq	r1, r0, r0, asr pc
  d4:	0000098e 	andeq	r0, r0, lr, lsl #19
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	3d050002 	stccc	0, cr0, [r5, #-8]
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	000028e0 	andeq	r2, r0, r0, ror #17
  f4:	00000052 	andeq	r0, r0, r2, asr r0
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	41220002 	teqmi	r2, r2
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	00002934 	andeq	r2, r0, r4, lsr r9
 114:	00000954 	andeq	r0, r0, r4, asr r9
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001fa 	strdeq	r0, [r0], -sl
   4:	01890002 	orreq	r0, r9, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
  20:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  24:	7570632f 	ldrbvc	r6, [r0, #-815]!	; 0x32f
  28:	6165682f 	cmnvs	r5, pc, lsr #16
  2c:	73726564 	cmnvc	r2, #419430400	; 0x19000000
  30:	6f682f00 	svcvs	0x00682f00
  34:	6d2f656d 	cfstr32vs	mvfx6, [pc, #-436]!	; fffffe88 <__StackLimit+0xdffffe88>
  38:	72656b6f 	rsbvc	r6, r5, #113664	; 0x1bc00
  3c:	616d732f 	cmnvs	sp, pc, lsr #6
  40:	635f7472 	cmpvs	pc, #1912602624	; 0x72000000
  44:	732f7261 	teqvc	pc, #268435462	; 0x10000006
  48:	672f6372 			; <UNDEFINED> instruction: 0x672f6372
  4c:	612d6363 	teqvs	sp, r3, ror #6
  50:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  54:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  58:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  5c:	375f342d 	ldrbcc	r3, [pc, -sp, lsr #8]
  60:	3130322d 	teqcc	r0, sp, lsr #4
  64:	2f337133 	svccs	0x00337133
  68:	2f6e6962 	svccs	0x006e6962
  6c:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; ffffffbc <__StackLimit+0xdfffffbc>
  70:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  74:	612f6363 	teqvs	pc, r3, ror #6
  78:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  7c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  80:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  84:	372e342f 	strcc	r3, [lr, -pc, lsr #8]!
  88:	2e2f342e 	cdpcs	4, 2, cr3, cr15, cr14, {1}
  8c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
  90:	2f2e2e2f 	svccs	0x002e2e2f
  94:	612f2e2e 	teqvs	pc, lr, lsr #28
  98:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  9c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  a0:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  a4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  a8:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0x56c
  ac:	2f2e2e00 	svccs	0x002e2e00
  b0:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; 0 <__vector_table>
  b4:	632f6269 	teqvs	pc, #-1879048186	; 0x90000006
  b8:	6f6d6d6f 	svcvs	0x006d6d6f
  bc:	682f006e 	stmdavs	pc!, {r1, r2, r3, r5, r6}	; <UNPREDICTABLE>
  c0:	2f656d6f 	svccs	0x00656d6f
  c4:	656b6f6d 	strbvs	r6, [fp, #-3949]!	; 0xf6d
  c8:	6d732f72 	ldclvs	15, cr2, [r3, #-456]!	; 0xfffffe38
  cc:	5f747261 	svcpl	0x00747261
  d0:	2f726163 	svccs	0x00726163
  d4:	2f637273 	svccs	0x00637273
  d8:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
  dc:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  e0:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
  e4:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  e8:	5f342d69 	svcpl	0x00342d69
  ec:	30322d37 	eorscc	r2, r2, r7, lsr sp
  f0:	33713331 	cmncc	r1, #-1006632960	; 0xc4000000
  f4:	6e69622f 	cdpvs	2, 6, cr6, cr9, cr15, {1}
  f8:	2f2e2e2f 	svccs	0x002e2e2f
  fc:	2f62696c 	svccs	0x0062696c
 100:	2f636367 	svccs	0x00636367
 104:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 108:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
 10c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 110:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
 114:	2f342e37 	svccs	0x00342e37
 118:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 11c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 120:	2f2e2e2f 	svccs	0x002e2e2f
 124:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 128:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
 12c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 130:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 134:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xc63
 138:	79732f65 	ldmdbvc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 13c:	2e2e0073 	mcrcs	0, 1, r0, cr14, cr3, {3}
 140:	2f2e2e2f 	svccs	0x002e2e2f
 144:	2f62696c 	svccs	0x0062696c
 148:	00007768 	andeq	r7, r0, r8, ror #14
 14c:	6e69616d 	powvsez	f6, f1, #5.0
 150:	0000632e 	andeq	r6, r0, lr, lsr #6
 154:	4b4d0000 	blmi	134015c <__etext+0x133c114>
 158:	31463036 	cmpcc	r6, r6, lsr r0
 15c:	00682e35 	rsbeq	r2, r8, r5, lsr lr
 160:	73000001 	movwvc	r0, #1
 164:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
 168:	00682e74 	rsbeq	r2, r8, r4, ror lr
 16c:	63000002 	movwvs	r0, #2
 170:	6f6d6d6f 	svcvs	0x006d6d6f
 174:	00682e6e 	rsbeq	r2, r8, lr, ror #28
 178:	74000003 	strvc	r0, [r0], #-3
 17c:	73657079 	cmnvc	r5, #121	; 0x79
 180:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
 184:	77680000 	strbvc	r0, [r8, -r0]!
 188:	6364615f 	cmnvs	r4, #-1073741801	; 0xc0000017
 18c:	0500682e 	streq	r6, [r0, #-2094]	; 0x82e
 190:	00000000 	andeq	r0, r0, r0
 194:	08000205 	stmdaeq	r0, {r0, r2, r9}
 198:	16030000 	strne	r0, [r3], -r0
 19c:	02003e01 	andeq	r3, r0, #16
 1a0:	00310104 	eorseq	r0, r1, r4, lsl #2
 1a4:	4b010402 	blmi	411b4 <__etext+0x3d16c>
 1a8:	01040200 	mrseq	r0, R12_usr
 1ac:	04020083 	streq	r0, [r2], #-131	; 0x83
 1b0:	33130801 	tstcc	r3, #65536	; 0x10000
 1b4:	02004b3e 	andeq	r4, r0, #63488	; 0xf800
 1b8:	4a060204 	bmi	1809d0 <__etext+0x17c988>
 1bc:	01040200 	mrseq	r0, R12_usr
 1c0:	003b064a 	eorseq	r0, fp, sl, asr #12
 1c4:	06010402 	streq	r0, [r1], -r2, lsl #8
 1c8:	5b3e064a 	blpl	f81af8 <__etext+0xf7dab0>
 1cc:	7575913d 	ldrbvc	r9, [r5, #-317]!	; 0x13d
 1d0:	91767575 	cmnls	r6, r5, ror r5
 1d4:	085a3184 	ldmdaeq	sl, {r2, r7, r8, ip, sp}^
 1d8:	3e692f4b 	cdpcc	15, 6, cr2, cr9, cr11, {2}
 1dc:	0402003f 	streq	r0, [r2], #-63	; 0x3f
 1e0:	02003e02 	andeq	r3, r0, #32
 1e4:	00b80204 	adcseq	r0, r8, r4, lsl #4
 1e8:	06010402 	streq	r0, [r1], -r2, lsl #8
 1ec:	5940064a 	stmdbpl	r0, {r1, r3, r6, r9, sl}^
 1f0:	025a693d 	subseq	r6, sl, #999424	; 0xf4000
 1f4:	3d081326 	stccc	3, cr1, [r8, #-152]	; 0xffffff68
 1f8:	000f0267 	andeq	r0, pc, r7, ror #4
 1fc:	006c0101 	rsbeq	r0, ip, r1, lsl #2
 200:	00020000 	andeq	r0, r2, r0
 204:	00000032 	andeq	r0, r0, r2, lsr r0
 208:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 20c:	0101000d 	tsteq	r1, sp
 210:	00000101 	andeq	r0, r0, r1, lsl #2
 214:	00000100 	andeq	r0, r0, r0, lsl #2
 218:	2f2e2e01 	svccs	0x002e2e01
 21c:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; 16c <__vector_table+0x16c>
 220:	632f6269 	teqvs	pc, #-1879048186	; 0x90000006
 224:	00007570 	andeq	r7, r0, r0, ror r5
 228:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 22c:	5f707574 	svcpl	0x00707574
 230:	2e30366b 	cfmsuba32cs	mvax3, mvax3, mvfx0, mvfx11
 234:	00010063 	andeq	r0, r1, r3, rrx
 238:	05000000 	streq	r0, [r0, #-0]
 23c:	000a4802 	andeq	r4, sl, r2, lsl #16
 240:	03970300 	orrseq	r0, r7, #0
 244:	04020001 	streq	r0, [r2], #-1
 248:	0b032f01 	bleq	cbe54 <__etext+0xc7e0c>
 24c:	7575412e 	ldrbvc	r4, [r5, #-302]!	; 0x12e
 250:	21595977 	cmpcs	r9, r7, ror r9
 254:	01040200 	mrseq	r0, R12_usr
 258:	595979b9 	ldmdbpl	r9, {r0, r3, r4, r5, r7, r8, fp, ip, sp, lr}^
 25c:	04020021 	streq	r0, [r2], #-33	; 0x21
 260:	304e8101 	subcc	r8, lr, r1, lsl #2
 264:	01040200 	mrseq	r0, R12_usr
 268:	00010230 	andeq	r0, r1, r0, lsr r2
 26c:	018d0101 	orreq	r0, sp, r1, lsl #2
 270:	00020000 	andeq	r0, r2, r0
 274:	00000130 	andeq	r0, r0, r0, lsr r1
 278:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 27c:	0101000d 	tsteq	r1, sp
 280:	00000101 	andeq	r0, r0, r1, lsl #2
 284:	00000100 	andeq	r0, r0, r0, lsl #2
 288:	2f2e2e01 	svccs	0x002e2e01
 28c:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; 1dc <__vector_table+0x1dc>
 290:	632f6269 	teqvs	pc, #-1879048186	; 0x90000006
 294:	2f007570 	svccs	0x00007570
 298:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xf68
 29c:	6b6f6d2f 	blvs	1bdb760 <__etext+0x1bd7718>
 2a0:	732f7265 	teqvc	pc, #1342177286	; 0x50000006
 2a4:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0x16d
 2a8:	7261635f 	rsbvc	r6, r1, #2080374785	; 0x7c000001
 2ac:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
 2b0:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
 2b4:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
 2b8:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 2bc:	61652d65 	cmnvs	r5, r5, ror #26
 2c0:	342d6962 	strtcc	r6, [sp], #-2402	; 0x962
 2c4:	322d375f 	eorcc	r3, sp, #24903680	; 0x17c0000
 2c8:	71333130 	teqvc	r3, r0, lsr r1
 2cc:	69622f33 	stmdbvs	r2!, {r0, r1, r4, r5, r8, r9, sl, fp, sp}^
 2d0:	2e2e2f6e 	cdpcs	15, 2, cr2, cr14, cr14, {3}
 2d4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 2d8:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
 2dc:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 2e0:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 2e4:	61652d65 	cmnvs	r5, r5, ror #26
 2e8:	342f6962 	strtcc	r6, [pc], #-2402	; 2f0 <__vector_table+0x2f0>
 2ec:	342e372e 	strtcc	r3, [lr], #-1838	; 0x72e
 2f0:	2f2e2e2f 	svccs	0x002e2e2f
 2f4:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 2f8:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 2fc:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 300:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 304:	61652d65 	cmnvs	r5, r5, ror #26
 308:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
 30c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0x36e
 310:	2e006564 	cfsh32cs	mvfx6, mvfx0, #52
 314:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 318:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 31c:	7570632f 	ldrbvc	r6, [r0, #-815]!	; 0x32f
 320:	6165682f 	cmnvs	r5, pc, lsr #16
 324:	73726564 	cmnvc	r2, #419430400	; 0x19000000
 328:	2f2e2e00 	svccs	0x002e2e00
 32c:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; 27c <__vector_table+0x27c>
 330:	632f6269 	teqvs	pc, #-1879048186	; 0x90000006
 334:	6f6d6d6f 	svcvs	0x006d6d6f
 338:	2e2e006e 	cdpcs	0, 2, cr0, cr14, cr14, {3}
 33c:	2f2e2e2f 	svccs	0x002e2e2f
 340:	2f62696c 	svccs	0x0062696c
 344:	00007768 	andeq	r7, r0, r8, ror #14
 348:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0x973
 34c:	6b5f6d65 	blvs	17db8e8 <__etext+0x17d78a0>
 350:	632e3036 	teqvs	lr, #54	; 0x36
 354:	00000100 	andeq	r0, r0, r0, lsl #2
 358:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 35c:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 360:	00000200 	andeq	r0, r0, r0, lsl #4
 364:	30364b4d 	eorscc	r4, r6, sp, asr #22
 368:	2e353146 	rsfcssm	f3, f5, f6
 36c:	00030068 	andeq	r0, r3, r8, rrx
 370:	6d6f6300 	stclvs	3, cr6, [pc, #-0]	; 378 <__vector_table+0x378>
 374:	2e6e6f6d 	cdpcs	15, 6, cr6, cr14, cr13, {3}
 378:	00040068 	andeq	r0, r4, r8, rrx
 37c:	534f4d00 	movtpl	r4, #64768	; 0xfd00
 380:	6972445f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, lr}^
 384:	73726576 	cmnvc	r2, #494927872	; 0x1d800000
 388:	0500682e 	streq	r6, [r0, #-2094]	; 0x82e
 38c:	77680000 	strbvc	r0, [r8, -r0]!
 390:	67636d5f 			; <UNDEFINED> instruction: 0x67636d5f
 394:	0500682e 	streq	r6, [r0, #-2094]	; 0x82e
 398:	77680000 	strbvc	r0, [r8, -r0]!
 39c:	7261755f 	rsbvc	r7, r1, #398458880	; 0x17c00000
 3a0:	00682e74 	rsbeq	r2, r8, r4, ror lr
 3a4:	00000005 	andeq	r0, r0, r5
 3a8:	f4020500 	vst3.8	{d0,d2,d4}, [r2], r0
 3ac:	0300000a 	movweq	r0, #10
 3b0:	08300129 	ldmdaeq	r0!, {r0, r3, r5, r8}
 3b4:	9f314d40 	svcls	0x00314d40
 3b8:	9f089f08 	svcls	0x00089f08
 3bc:	032fa108 	teqeq	pc, #2
 3c0:	083e200c 	ldmdaeq	lr!, {r2, r3, sp}
 3c4:	5f67f33d 	svcpl	0x0067f33d
 3c8:	833d3d4c 	teqhi	sp, #4864	; 0x1300
 3cc:	083d08f5 	ldmdaeq	sp!, {r0, r2, r4, r5, r6, r7, fp}
 3d0:	3d082221 	sfmcc	f2, 4, [r8, #-132]	; 0xffffff7c
 3d4:	08222108 	stmdaeq	r2!, {r3, r8, sp}
 3d8:	2221083d 	eorcs	r0, r1, #3997696	; 0x3d0000
 3dc:	21083d08 	tstcs	r8, r8, lsl #26
 3e0:	3d4c6d22 	stclcc	13, cr6, [ip, #-136]	; 0xffffff78
 3e4:	08d9833d 	ldmeq	r9, {r0, r2, r3, r4, r5, r8, r9, pc}^
 3e8:	3d08223d 	sfmcc	f2, 4, [r8, #-244]	; 0xffffff0c
 3ec:	223d0822 	eorscs	r0, sp, #2228224	; 0x220000
 3f0:	6d223d08 	stcvs	13, cr3, [r2, #-32]!	; 0xffffffe0
 3f4:	3d3d593e 	ldccc	9, cr5, [sp, #-248]!	; 0xffffff08
 3f8:	0402763e 	streq	r7, [r2], #-1598	; 0x63e
 3fc:	0b010100 	bleq	40804 <__etext+0x3c7bc>
 400:	02000002 	andeq	r0, r0, #2
 404:	00010000 	andeq	r0, r1, r0
 408:	fb010200 	blx	40c12 <__etext+0x3cbca>
 40c:	01000d0e 	tsteq	r0, lr, lsl #26
 410:	00010101 	andeq	r0, r1, r1, lsl #2
 414:	00010000 	andeq	r0, r1, r0
 418:	2e2e0100 	sufcse	f0, f6, f0
 41c:	2f2e2e2f 	svccs	0x002e2e2f
 420:	2f62696c 	svccs	0x0062696c
 424:	2f007768 	svccs	0x00007768
 428:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xf68
 42c:	6b6f6d2f 	blvs	1bdb8f0 <__etext+0x1bd78a8>
 430:	732f7265 	teqvc	pc, #1342177286	; 0x50000006
 434:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0x16d
 438:	7261635f 	rsbvc	r6, r1, #2080374785	; 0x7c000001
 43c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
 440:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
 444:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
 448:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 44c:	61652d65 	cmnvs	r5, r5, ror #26
 450:	342d6962 	strtcc	r6, [sp], #-2402	; 0x962
 454:	322d375f 	eorcc	r3, sp, #24903680	; 0x17c0000
 458:	71333130 	teqvc	r3, r0, lsr r1
 45c:	69622f33 	stmdbvs	r2!, {r0, r1, r4, r5, r8, r9, sl, fp, sp}^
 460:	2e2e2f6e 	cdpcs	15, 2, cr2, cr14, cr14, {3}
 464:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 468:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
 46c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 470:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 474:	61652d65 	cmnvs	r5, r5, ror #26
 478:	342f6962 	strtcc	r6, [pc], #-2402	; 480 <__vector_table+0x480>
 47c:	342e372e 	strtcc	r3, [lr], #-1838	; 0x72e
 480:	2f2e2e2f 	svccs	0x002e2e2f
 484:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 488:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 48c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 490:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 494:	61652d65 	cmnvs	r5, r5, ror #26
 498:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
 49c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0x36e
 4a0:	2e006564 	cfsh32cs	mvfx6, mvfx0, #52
 4a4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 4a8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 4ac:	7570632f 	ldrbvc	r6, [r0, #-815]!	; 0x32f
 4b0:	6165682f 	cmnvs	r5, pc, lsr #16
 4b4:	73726564 	cmnvc	r2, #419430400	; 0x19000000
 4b8:	2f2e2e00 	svccs	0x002e2e00
 4bc:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; 40c <__vector_table+0x40c>
 4c0:	632f6269 	teqvs	pc, #-1879048186	; 0x90000006
 4c4:	6f6d6d6f 	svcvs	0x006d6d6f
 4c8:	6800006e 	stmdavs	r0, {r1, r2, r3, r5, r6}
 4cc:	64615f77 	strbtvs	r5, [r1], #-3959	; 0xf77
 4d0:	00632e63 	rsbeq	r2, r3, r3, ror #28
 4d4:	73000001 	movwvc	r0, #1
 4d8:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
 4dc:	00682e74 	rsbeq	r2, r8, r4, ror lr
 4e0:	4d000002 	stcmi	0, cr0, [r0, #-8]
 4e4:	4630364b 	ldrtmi	r3, [r0], -fp, asr #12
 4e8:	682e3531 	stmdavs	lr!, {r0, r4, r5, r8, sl, ip, sp}
 4ec:	00000300 	andeq	r0, r0, r0, lsl #6
 4f0:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
 4f4:	682e6e6f 	stmdavs	lr!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}
 4f8:	00000400 	andeq	r0, r0, r0, lsl #8
 4fc:	615f7768 	cmpvs	pc, r8, ror #14
 500:	682e6364 	stmdavs	lr!, {r2, r5, r6, r8, r9, sp, lr}
 504:	00000100 	andeq	r0, r0, r0, lsl #2
 508:	02050000 	andeq	r0, r5, #0
 50c:	00000f00 	andeq	r0, r0, r0, lsl #30
 510:	84011c03 	strhi	r1, [r1], #-3075	; 0xc03
 514:	3d3d3d2f 	ldccc	13, cr3, [sp, #-188]!	; 0xffffff44
 518:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
 51c:	3d76313d 	ldfcce	f3, [r6, #-244]!	; 0xffffff0c
 520:	3d764c08 	ldclcc	12, cr4, [r6, #-32]!	; 0xffffffe0
 524:	4b3f4e08 	blmi	fd3d4c <__etext+0xfcfd04>
 528:	5930673f 	ldmdbpl	r0!, {r0, r1, r2, r3, r4, r5, r8, r9, sl, sp, lr}
 52c:	30674263 	rsbcc	r4, r7, r3, ror #4
 530:	4c4b418e 	stfmie	f4, [fp], {142}	; 0x8e
 534:	684ba368 	stmdavs	fp, {r3, r5, r6, r8, r9, sp, pc}^
 538:	766a6868 	strbtvc	r6, [sl], -r8, ror #16
 53c:	032f853e 	teqeq	pc, #260046848	; 0xf800000
 540:	2f83820f 	svccs	0x0083820f
 544:	08768530 	ldmdaeq	r6!, {r4, r5, r8, sl, pc}^
 548:	4e08764c 	cfmadd32mi	mvax2, mvfx7, mvfx8, mvfx12
 54c:	c7032f3f 	smladxgt	r3, pc, pc, r2	; <UNPREDICTABLE>
 550:	67677400 	strbvs	r7, [r7, -r0, lsl #8]!
 554:	02008367 	andeq	r8, r0, #-1677721599	; 0x9c000001
 558:	20060104 	andcs	r0, r6, r4, lsl #2
 55c:	033d6706 	teqeq	sp, #1572864	; 0x180000
 560:	3e756619 	mrccc	6, 3, r6, cr5, cr9, {0}
 564:	03bb9fa0 			; <UNDEFINED> instruction: 0x03bb9fa0
 568:	75686614 	strbvc	r6, [r8, #-1556]!	; 0x614
 56c:	4b741203 	blmi	1d04d80 <__etext+0x1d00d38>
 570:	3d673d67 	stclcc	13, cr3, [r7, #-412]!	; 0xfffffe64
 574:	6611032f 	ldrvs	r0, [r1], -pc, lsr #6
 578:	59753083 	ldmdbpl	r5!, {r0, r1, r7, ip, sp}^
 57c:	2f3d5a75 	svccs	0x003d5a75
 580:	83901003 	orrshi	r1, r0, #3
 584:	75597530 	ldrbvc	r7, [r9, #-1328]	; 0x530
 588:	032f3e5a 	teqeq	pc, #1440	; 0x5a0
 58c:	689000c9 	ldmvs	r0, {r0, r3, r6, r7}
 590:	843f3d76 	ldrthi	r3, [pc], #-3446	; 598 <__vector_table+0x598>
 594:	4b1a4502 	blmi	6919a4 <__etext+0x68d95c>
 598:	754b2275 	strbvc	r2, [fp, #-629]	; 0x275
 59c:	23ad4b23 			; <UNDEFINED> instruction: 0x23ad4b23
 5a0:	23ad23ad 			; <UNDEFINED> instruction: 0x23ad23ad
 5a4:	25ad23ad 	strcs	r2, [sp, #941]!	; 0x3ad
 5a8:	2e0a03ad 	cdpcs	3, 0, cr0, cr10, cr13, {5}
 5ac:	0b03843f 	bleq	e16b0 <__etext+0xdd668>
 5b0:	3d014602 	stccc	6, cr4, [r1, #-8]
 5b4:	23ad1faf 			; <UNDEFINED> instruction: 0x23ad1faf
 5b8:	23ad25ad 			; <UNDEFINED> instruction: 0x23ad25ad
 5bc:	039124ad 	orrseq	r2, r1, #-1392508928	; 0xad000000
 5c0:	03412e0b 	movteq	r2, #7691	; 0x1e0b
 5c4:	323c7f9c 	eorscc	r7, ip, #624	; 0x270
 5c8:	2b033332 	blcs	cd298 <__etext+0xc9250>
 5cc:	202f032e 	eorcs	r0, pc, lr, lsr #6
 5d0:	740f032f 	strvc	r0, [pc], #-815	; 5d8 <__vector_table+0x5d8>
 5d4:	674a0a03 	strbvs	r0, [sl, -r3, lsl #20]
 5d8:	4b6a676a 	blmi	1a9a388 <__etext+0x1a96340>
 5dc:	68674d4c 	stmdavs	r7!, {r2, r3, r6, r8, sl, fp, lr}^
 5e0:	04020068 	streq	r0, [r2], #-104	; 0x68
 5e4:	06200601 	strteq	r0, [r0], -r1, lsl #12
 5e8:	3d3f6868 	ldccc	8, cr6, [pc, #-416]!	; 450 <__vector_table+0x450>
 5ec:	6767673d 			; <UNDEFINED> instruction: 0x6767673d
 5f0:	684b6767 	stmdavs	fp, {r0, r1, r2, r5, r6, r8, r9, sl, sp, lr}^
 5f4:	673d3d3f 			; <UNDEFINED> instruction: 0x673d3d3f
 5f8:	67676767 	strbvs	r6, [r7, -r7, ror #14]!
 5fc:	683d684b 	ldmdavs	sp!, {r0, r1, r3, r6, fp, sp, lr}
 600:	6609032f 	strvs	r0, [r9], -pc, lsr #6
 604:	2f31672f 	svccs	0x0031672f
 608:	00010267 	andeq	r0, r1, r7, ror #4
 60c:	01970101 	orrseq	r0, r7, r1, lsl #2
 610:	00020000 	andeq	r0, r2, r0
 614:	00000102 	andeq	r0, r0, r2, lsl #2
 618:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 61c:	0101000d 	tsteq	r1, sp
 620:	00000101 	andeq	r0, r0, r1, lsl #2
 624:	00000100 	andeq	r0, r0, r0, lsl #2
 628:	2f2e2e01 	svccs	0x002e2e01
 62c:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; 57c <__vector_table+0x57c>
 630:	682f6269 	stmdavs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
 634:	682f0077 	stmdavs	pc!, {r0, r1, r2, r4, r5, r6}	; <UNPREDICTABLE>
 638:	2f656d6f 	svccs	0x00656d6f
 63c:	656b6f6d 	strbvs	r6, [fp, #-3949]!	; 0xf6d
 640:	6d732f72 	ldclvs	15, cr2, [r3, #-456]!	; 0xfffffe38
 644:	5f747261 	svcpl	0x00747261
 648:	2f726163 	svccs	0x00726163
 64c:	2f637273 	svccs	0x00637273
 650:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
 654:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 658:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
 65c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 660:	5f342d69 	svcpl	0x00342d69
 664:	30322d37 	eorscc	r2, r2, r7, lsr sp
 668:	33713331 	cmncc	r1, #-1006632960	; 0xc4000000
 66c:	6e69622f 	cdpvs	2, 6, cr6, cr9, cr15, {1}
 670:	2f2e2e2f 	svccs	0x002e2e2f
 674:	2f62696c 	svccs	0x0062696c
 678:	2f636367 	svccs	0x00636367
 67c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 680:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
 684:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 688:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
 68c:	2f342e37 	svccs	0x00342e37
 690:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 694:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 698:	2f2e2e2f 	svccs	0x002e2e2f
 69c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 6a0:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
 6a4:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 6a8:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 6ac:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xc63
 6b0:	2e2e0065 	cdpcs	0, 2, cr0, cr14, cr5, {3}
 6b4:	2f2e2e2f 	svccs	0x002e2e2f
 6b8:	2f62696c 	svccs	0x0062696c
 6bc:	2f757063 	svccs	0x00757063
 6c0:	64616568 	strbtvs	r6, [r1], #-1384	; 0x568
 6c4:	00737265 	rsbseq	r7, r3, r5, ror #4
 6c8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 6cc:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 6d0:	6f632f62 	svcvs	0x00632f62
 6d4:	6e6f6d6d 	cdpvs	13, 6, cr6, cr15, cr13, {3}
 6d8:	77680000 	strbvc	r0, [r8, -r0]!
 6dc:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
 6e0:	00632e6f 	rsbeq	r2, r3, pc, ror #28
 6e4:	73000001 	movwvc	r0, #1
 6e8:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
 6ec:	00682e74 	rsbeq	r2, r8, r4, ror lr
 6f0:	4d000002 	stcmi	0, cr0, [r0, #-8]
 6f4:	4630364b 	ldrtmi	r3, [r0], -fp, asr #12
 6f8:	682e3531 	stmdavs	lr!, {r0, r4, r5, r8, sl, ip, sp}
 6fc:	00000300 	andeq	r0, r0, r0, lsl #6
 700:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
 704:	682e6e6f 	stmdavs	lr!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}
 708:	00000400 	andeq	r0, r0, r0, lsl #8
 70c:	675f7768 	ldrbvs	r7, [pc, -r8, ror #14]
 710:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
 714:	00010068 	andeq	r0, r1, r8, rrx
 718:	05000000 	streq	r0, [r0, #-0]
 71c:	0017e002 	andseq	lr, r7, r2
 720:	01130300 	tsteq	r3, r0, lsl #6
 724:	2f3e1f87 	svccs	0x003e1f87
 728:	75403d2f 	strbvc	r3, [r0, #-3375]	; 0xd2f
 72c:	75677567 	strbvc	r7, [r7, #-1383]!	; 0x567
 730:	75677567 	strbvc	r7, [r7, #-1383]!	; 0x567
 734:	3e687567 	cdpcc	5, 6, cr7, cr8, cr7, {3}
 738:	4c3d3d3e 	ldcmi	13, cr3, [sp], #-248	; 0xffffff08
 73c:	834c854e 	movthi	r8, #50510	; 0xc54e
 740:	04020055 	streq	r0, [r2], #-85	; 0x55
 744:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
 748:	10033e42 	andne	r3, r3, r2, asr #28
 74c:	302f8374 	eorcc	r8, pc, r4, ror r3	; <UNPREDICTABLE>
 750:	4b763d3d 	blmi	1d8fc4c <__etext+0x1d8bc04>
 754:	764b7676 			; <UNDEFINED> instruction: 0x764b7676
 758:	76764b76 			; <UNDEFINED> instruction: 0x76764b76
 75c:	4b76764b 	blmi	1d9e090 <__etext+0x1d9a048>
 760:	032f3d77 	teqeq	pc, #7616	; 0x1dc0
 764:	30849010 	addcc	r9, r4, r0, lsl r0
 768:	75677530 	strbvc	r7, [r7, #-1328]!	; 0x530
 76c:	75677567 	strbvc	r7, [r7, #-1383]!	; 0x567
 770:	75677567 	strbvc	r7, [r7, #-1383]!	; 0x567
 774:	834c3e68 	movthi	r3, #52840	; 0xce68
 778:	0402009b 	streq	r0, [r2], #-155	; 0x9b
 77c:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
 780:	09032f41 	stmdbeq	r3, {r0, r6, r8, r9, sl, fp, sp}
 784:	033d5982 	teqeq	sp, #2129920	; 0x208000
 788:	3d596609 	ldclcc	6, cr6, [r9, #-36]	; 0xffffffdc
 78c:	213d4c6e 	teqcs	sp, lr, ror #24
 790:	83672f6c 	cmnhi	r7, #432	; 0x1b0
 794:	83672f30 	cmnhi	r7, #192	; 0xc0
 798:	83672f30 	cmnhi	r7, #192	; 0xc0
 79c:	83672f31 	cmnhi	r7, #196	; 0xc4
 7a0:	83672f31 	cmnhi	r7, #196	; 0xc4
 7a4:	01000102 	tsteq	r0, r2, lsl #2
 7a8:	00018601 	andeq	r8, r1, r1, lsl #12
 7ac:	00000200 	andeq	r0, r0, r0, lsl #4
 7b0:	02000001 	andeq	r0, r0, #1
 7b4:	0d0efb01 	vstreq	d15, [lr, #-4]
 7b8:	01010100 	mrseq	r0, (UNDEF: 17)
 7bc:	00000001 	andeq	r0, r0, r1
 7c0:	01000001 	tsteq	r0, r1
 7c4:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 7c8:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 7cc:	77682f62 	strbvc	r2, [r8, -r2, ror #30]!
 7d0:	6f682f00 	svcvs	0x00682f00
 7d4:	6d2f656d 	cfstr32vs	mvfx6, [pc, #-436]!	; 628 <__vector_table+0x628>
 7d8:	72656b6f 	rsbvc	r6, r5, #113664	; 0x1bc00
 7dc:	616d732f 	cmnvs	sp, pc, lsr #6
 7e0:	635f7472 	cmpvs	pc, #1912602624	; 0x72000000
 7e4:	732f7261 	teqvc	pc, #268435462	; 0x10000006
 7e8:	672f6372 			; <UNDEFINED> instruction: 0x672f6372
 7ec:	612d6363 	teqvs	sp, r3, ror #6
 7f0:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 7f4:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 7f8:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 7fc:	375f342d 	ldrbcc	r3, [pc, -sp, lsr #8]
#define STATIC_ADC_RESULT 3043 

ADC_InitTypeDef adc_init_struct;

int main (void)
{
 800:	3130322d 	teqcc	r0, sp, lsr #4
 804:	2f337133 	svccs	0x00337133
    uint16 result;
    adc_init();
 808:	2f6e6962 	svccs	0x006e6962
    while (1)
    {
        result = adc_get_ave();
 80c:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; 75c <__vector_table+0x75c>
 810:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
        printf ("the adc get_ave = %d\n", result);
 814:	612f6363 	teqvs	pc, r3, ror #6
 818:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 81c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 820:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
        printf ("= %ddeg/s\n", adc_result_to_velocity(result - STATIC_ADC_RESULT));
 824:	372e342f 	strcc	r3, [lr, -pc, lsr #8]!
 828:	2e2f342e 	cdpcs	4, 2, cr3, cr15, cr14, {1}
 82c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 830:	2f2e2e2f 	svccs	0x002e2e2f
 834:	612f2e2e 	teqvs	pc, lr, lsr #28
 838:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 83c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 840:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    }
 844:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    return 0;
}

void delay(void)
{
 848:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0x56c
 84c:	2f2e2e00 	svccs	0x002e2e00
    int i,j;
    for (i = 0xff; i > 0; i --)
 850:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; 7a0 <__vector_table+0x7a0>
 854:	632f6269 	teqvs	pc, #-1879048186	; 0x90000006
        for (j = 0xfff; j > 0; j --);
 858:	682f7570 	stmdavs	pc!, {r4, r5, r6, r8, sl, ip, sp, lr}	; <UNPREDICTABLE>
 85c:	65646165 	strbvs	r6, [r4, #-357]!	; 0x165
 860:	2e007372 	mcrcs	3, 0, r7, cr0, cr2, {3}
 864:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 868:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
}

void delay(void)
{
    int i,j;
    for (i = 0xff; i > 0; i --)
 86c:	6d6f632f 	stclvs	3, cr6, [pc, #-188]!	; 7b8 <__vector_table+0x7b8>
 870:	006e6f6d 	rsbeq	r6, lr, sp, ror #30
 874:	5f776800 	svcpl	0x00776800
 878:	2e67636d 	cdpcs	3, 6, cr6, cr7, cr13, {3}
        for (j = 0xfff; j > 0; j --);
}
 87c:	00010063 	andeq	r0, r1, r3, rrx
 880:	64747300 	ldrbtvs	r7, [r4], #-768	; 0x300

void adc_init (void)
{
 884:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 888:	00020068 	andeq	r0, r2, r8, rrx
    adc_init_struct.ADC_Adcx = ADC0;
 88c:	364b4d00 	strbcc	r4, [fp], -r0, lsl #26
 890:	35314630 	ldrcc	r4, [r1, #-1584]!	; 0x630
 894:	0300682e 	movweq	r6, #2094	; 0x82e
 898:	6f630000 	svcvs	0x00630000
    adc_init_struct.ADC_DiffMode = ADC_SE;
 89c:	6e6f6d6d 	cdpvs	13, 6, cr6, cr15, cr13, {3}
 8a0:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
 8a4:	77680000 	strbvc	r0, [r8, -r0]!
 8a8:	67636d5f 			; <UNDEFINED> instruction: 0x67636d5f
    adc_init_struct.ADC_BitMode = SE_12BIT;
 8ac:	0100682e 	tsteq	r0, lr, lsr #16
 8b0:	00000000 	andeq	r0, r0, r0
 8b4:	1c280205 	sfmne	f0, 4, [r8], #-20	; 0xffffffec
    adc_init_struct.ADC_SampleTimeCfg = SAMTIME_SHORT;
 8b8:	1c030000 	stcne	0, cr0, [r3], {-0}
 8bc:	580f0301 	stmdapl	pc, {r0, r8, r9}	; <UNPREDICTABLE>
 8c0:	3d150859 	ldccc	8, cr0, [r5, #-356]	; 0xfffffe9c
 8c4:	3d3d223d 	lfmcc	f2, 4, [sp, #-244]!	; 0xffffff0c
    adc_init_struct.ADC_HwAvgSel = HW_4AVG;
 8c8:	223d3d22 	eorscs	r3, sp, #2176	; 0x880
 8cc:	3d223d3d 	stccc	13, cr3, [r2, #-244]!	; 0xffffff0c
 8d0:	3d3d223d 	lfmcc	f2, 4, [sp, #-244]!	; 0xffffff0c
    adc_init_struct.ADC_CalEnable = TRUE;
 8d4:	3d2f6822 	stccc	8, cr6, [pc, #-136]!	; 854 <delay+0xc>
 8d8:	4c844cf4 	stcmi	12, cr4, [r4], {244}	; 0xf4
 8dc:	4c844cf4 	stcmi	12, cr4, [r4], {244}	; 0xf4
 8e0:	50844cf4 	strdpl	r4, [r4], r4	; <UNPREDICTABLE>

    LPLD_ADC_Init (adc_init_struct);
 8e4:	76410877 			; <UNDEFINED> instruction: 0x76410877
 8e8:	01040200 	mrseq	r0, R12_usr
 8ec:	a0062006 	andge	r2, r6, r6
 8f0:	01040200 	mrseq	r0, R12_usr
    LPLD_ADC_Chn_Enable (ADC0, AD8);
 8f4:	c0062006 	andgt	r2, r6, r6
 8f8:	bc6a7793 	stcllt	7, cr7, [sl], #-588	; 0xfffffdb4
 8fc:	01040200 	mrseq	r0, R12_usr
 900:	a0062006 	andge	r2, r6, r6

}
 904:	01040200 	mrseq	r0, R12_usr

int16 convert (int16 result)
{
 908:	a4062006 	strge	r2, [r6], #-6
 90c:	040200d9 	streq	r0, [r2], #-217	; 0xd9
 910:	06200601 	strteq	r0, [r0], -r1, lsl #12
    int16 data;
    data = (result - 1) * (float)((float)330 /4094);
 914:	100321be 			; <UNDEFINED> instruction: 0x100321be
 918:	bf697866 	svclt	0x00697866
 91c:	005cb9c9 	subseq	fp, ip, r9, asr #19
 920:	06020402 	streq	r0, [r2], -r2, lsl #8
 924:	0402004a 	streq	r0, [r2], #-74	; 0x4a
 928:	4d064a01 	vstrmi	s8, [r6, #-4]
 92c:	05022168 	streq	r2, [r2, #-360]	; 0x168
 930:	63010100 	movwvs	r0, #4352	; 0x1100
 934:	02000002 	andeq	r0, r0, #2
 938:	00011f00 	andeq	r1, r1, r0, lsl #30
    return data;
 93c:	fb010200 	blx	41146 <__etext+0x3d0fe>
}
 940:	01000d0e 	tsteq	r0, lr, lsl #26
 944:	00010101 	andeq	r0, r1, r1, lsl #2
 948:	00010000 	andeq	r0, r1, r0

int16 adc_get_ave(void)
{
 94c:	2e2e0100 	sufcse	f0, f6, f0
 950:	2f2e2e2f 	svccs	0x002e2e2f
    //取样的次数
    const char cnt = 10;
 954:	2f62696c 	svccs	0x0062696c
    int32 temp;
    uint i;
    for (i = cnt; i > 0; i--)
 958:	2f007768 	svccs	0x00007768
 95c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xf68
    {
        temp += LPLD_ADC_Get(ADC0, AD8);
 960:	6b6f6d2f 	blvs	1bdbe24 <__etext+0x1bd7ddc>
 964:	732f7265 	teqvc	pc, #1342177286	; 0x50000006
 968:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0x16d
 96c:	7261635f 	rsbvc	r6, r1, #2080374785	; 0x7c000001
 970:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
 974:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
{
    //取样的次数
    const char cnt = 10;
    int32 temp;
    uint i;
    for (i = cnt; i > 0; i--)
 978:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
 97c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 980:	61652d65 	cmnvs	r5, r5, ror #26
    {
        temp += LPLD_ADC_Get(ADC0, AD8);
    }
    temp /= cnt;
 984:	342d6962 	strtcc	r6, [sp], #-2402	; 0x962
 988:	322d375f 	eorcc	r3, sp, #24903680	; 0x17c0000
 98c:	71333130 	teqvc	r3, r0, lsr r1
    return (int16)temp;
 990:	69622f33 	stmdbvs	r2!, {r0, r1, r4, r5, r8, r9, sl, fp, sp}^
}
 994:	2e2e2f6e 	cdpcs	15, 2, cr2, cr14, cr14, {3}
 998:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 99c:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000

int16 adc_result_to_velocity (int16 ar)
{
 9a0:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 9a4:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 9a8:	61652d65 	cmnvs	r5, r5, ror #26
    float vr;
    vr = (float)ar * 3300.0 / 4096.0;
 9ac:	342f6962 	strtcc	r6, [pc], #-2402	; 9b4 <adc_result_to_velocity+0x14>
 9b0:	342e372e 	strtcc	r3, [lr], #-1838	; 0x72e
 9b4:	2f2e2e2f 	svccs	0x002e2e2f
 9b8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 9bc:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 9c0:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 9c4:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 9c8:	61652d65 	cmnvs	r5, r5, ror #26
 9cc:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
 9d0:	756c636e 	strbvc	r6, [ip, #-878]!	; 0x36e
 9d4:	2e006564 	cfsh32cs	mvfx6, mvfx0, #52
 9d8:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 9dc:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 9e0:	7570632f 	ldrbvc	r6, [r0, #-815]!	; 0x32f
 9e4:	6165682f 	cmnvs	r5, pc, lsr #16
 9e8:	73726564 	cmnvc	r2, #419430400	; 0x19000000
 9ec:	2f2e2e00 	svccs	0x002e2e00
 9f0:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; 940 <convert+0x38>
 9f4:	632f6269 	teqvs	pc, #-1879048186	; 0x90000006
    vr = vr / (0.67 * 9);
 9f8:	6f6d6d6f 	svcvs	0x006d6d6f
 9fc:	6800006e 	stmdavs	r0, {r1, r2, r3, r5, r6}
 a00:	61755f77 	cmnvs	r5, r7, ror pc
 a04:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
 a08:	00000100 	andeq	r0, r0, r0, lsl #2
 a0c:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 a10:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 a14:	00000200 	andeq	r0, r0, r0, lsl #4
 a18:	30364b4d 	eorscc	r4, r6, sp, asr #22
 a1c:	2e353146 	rsfcssm	f3, f5, f6
    return (int16)vr;
 a20:	00030068 	andeq	r0, r3, r8, rrx
 a24:	6d6f6300 	stclvs	3, cr6, [pc, #-0]	; a2c <adc_result_to_velocity+0x8c>
 a28:	2e6e6f6d 	cdpcs	15, 6, cr6, cr14, cr13, {3}
}
 a2c:	00040068 	andeq	r0, r4, r8, rrx
 a30:	534f4d00 	movtpl	r4, #64768	; 0xfd00
 a34:	6972445f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, lr}^
 a38:	73726576 	cmnvc	r2, #494927872	; 0x1d800000
 a3c:	0100682e 	tsteq	r0, lr, lsr #16
 a40:	77680000 	strbvc	r0, [r8, -r0]!
 a44:	7261755f 	rsbvc	r7, r1, #398458880	; 0x17c00000
 * \param  void
 *
 * \return void
 */
void Default_Handler(void)
{
 a48:	00682e74 	rsbeq	r2, r8, r4, ror lr
  while (1);
 a4c:	68000001 	stmdavs	r0, {r0}
 * \param  void
 *
 * \return void
 */
void Reset_Handler(void)
{
 a50:	636d5f77 	cmnvs	sp, #476	; 0x1dc
 a54:	00682e67 	rsbeq	r2, r8, r7, ror #28
  unsigned char *source;
  unsigned char *destination;

  /* watchdog disable */
  *((volatile unsigned short *)0x4005200E) = 0xC520;
 a58:	00000001 	andeq	r0, r0, r1
 a5c:	50020500 	andpl	r0, r2, r0, lsl #10
 a60:	0300001f 	movweq	r0, #31
  *((volatile unsigned short *)0x4005200E) = 0xD928;
 a64:	2f86011d 	svccs	0x0086011d
 a68:	2f3d3d2f 	svccs	0x003d3d2f
 a6c:	76403e30 			; <UNDEFINED> instruction: 0x76403e30
 a70:	3e08673d 	mcrcc	7, 0, r6, cr8, cr13, {1}
  *((volatile unsigned short *)0x40052000) = 0x01D2;
 a74:	843d833d 	ldrthi	r8, [sp], #-829	; 0x33d
 a78:	3d833d76 	stccc	13, cr3, [r3, #472]	; 0x1d8
 a7c:	3d768684 	ldclcc	6, cr8, [r6, #-528]!	; 0xfffffdf0

  /* copy data values from ROM to RAM */
  source = (unsigned char *)&_etext;
 a80:	3d3e0867 	ldccc	8, cr0, [lr, #-412]!	; 0xfffffe64
 a84:	843d7684 	ldrthi	r7, [sp], #-1668	; 0x684
 a88:	3d766786 	ldclcc	7, cr6, [r6, #-536]!	; 0xfffffde8
  destination = (unsigned char *)&_sdata;
 a8c:	86753e08 	ldrbthi	r3, [r5], -r8, lsl #28
 a90:	3e083d76 	mcrcc	13, 0, r3, cr8, cr6, {3}
  while (destination < (unsigned char*)&_edata) {
 a94:	843d833d 	ldrthi	r8, [sp], #-829	; 0x33d
    *(destination++) = *(source++);
 a98:	3d833d76 	stccc	13, cr3, [r3, #472]	; 0x1d8
 a9c:	3d768684 	ldclcc	6, cr8, [r6, #-528]!	; 0xfffffdf0
 aa0:	843d3e08 	ldrthi	r3, [sp], #-3592	; 0xe08
 aa4:	86843d76 			; <UNDEFINED> instruction: 0x86843d76
 aa8:	3e08593d 	mcrcc	9, 0, r5, cr8, cr13, {1}
 aac:	3d76843d 	cfldrdcc	mvd8, [r6, #-244]!	; 0xffffff0c
  *((volatile unsigned short *)0x40052000) = 0x01D2;

  /* copy data values from ROM to RAM */
  source = (unsigned char *)&_etext;
  destination = (unsigned char *)&_sdata;
  while (destination < (unsigned char*)&_edata) {
 ab0:	4d857c84 	stcmi	12, cr7, [r5, #528]	; 0x210
 ab4:	3fd76877 	svccc	0x00d76877
 ab8:	93683108 	cmnls	r8, #2
    *(destination++) = *(source++);
  }

  /* clear bss section */
  source = (unsigned char *)&_sbss;
 abc:	01040200 	mrseq	r0, R12_usr
 ac0:	3e064a06 	vmlacc.f32	s8, s12, s12
 ac4:	00859483 	addeq	r9, r5, r3, lsl #9
  destination = (unsigned char *)&_ebss;
 ac8:	06010402 	streq	r0, [r1], -r2, lsl #8
 acc:	833e064a 	teqhi	lr, #77594624	; 0x4a00000
  while (source < destination ) {
 ad0:	03838694 	orreq	r8, r3, #155189248	; 0x9400000
    *source++ = 0;
 ad4:	004c7414 	subeq	r7, ip, r4, lsl r4
 ad8:	06010402 	streq	r0, [r1], -r2, lsl #8
 adc:	59770620 	ldmdbpl	r7!, {r5, r9, sl}^
 ae0:	4b741503 	blmi	1d05ef4 <__etext+0x1d01eac>
  }

  /* clear bss section */
  source = (unsigned char *)&_sbss;
  destination = (unsigned char *)&_ebss;
  while (source < destination ) {
 ae4:	74160359 	ldrvc	r0, [r6], #-857	; 0x359
 ae8:	04020068 	streq	r0, [r2], #-104	; 0x68
    *source++ = 0;
  }
 //进入系统初始化函数
  SystemInit();
 aec:	06200601 	strteq	r0, [r0], -r1, lsl #12
 //进入用户函数
  main();
 af0:	17033d77 	smlsdxne	r3, r7, sp, r3
 * \param  void
 *
 * \return void
 */
void SystemInit(void)
{
 af4:	00226758 	eoreq	r6, r2, r8, asr r7
  //使能所有IO口时钟
  SIM_SCGC5 |= (SIM_SCGC5_PORTA_MASK | SIM_SCGC5_PORTB_MASK
 af8:	b8010402 	stmdalt	r1, {r1, sl}
 afc:	580f03be 	stmdapl	pc, {r1, r2, r3, r4, r5, r7, r8, r9}	; <UNPREDICTABLE>
 b00:	765a7675 			; <UNDEFINED> instruction: 0x765a7675
 b04:	765a765a 			; <UNDEFINED> instruction: 0x765a765a
 b08:	765a765a 			; <UNDEFINED> instruction: 0x765a765a
 b0c:	660f034c 	strvs	r0, [pc], -ip, asr #6
 b10:	75597576 	ldrbvc	r7, [r9, #-1398]	; 0x576
 b14:	75597559 	ldrbvc	r7, [r9, #-1369]	; 0x559
 b18:	75597559 	ldrbvc	r7, [r9, #-1369]	; 0x559
 b1c:	00316b4b 	eorseq	r6, r1, fp, asr #22
              | SIM_SCGC5_PORTC_MASK | SIM_SCGC5_PORTD_MASK
              | SIM_SCGC5_PORTE_MASK);
  //初始化各部分时钟：系统内核主频、总线时钟、FlexBus时钟、Flash时钟
  LPLD_PLL_Setup(CORE_CLK_MHZ);
 b20:	06010402 	streq	r0, [r1], -r2, lsl #8
 b24:	69a0069e 	stmibvs	r0!, {r1, r2, r3, r4, r7, r9, sl}
  
  //更新内核主频
  SystemCoreClockUpdate();
 b28:	01040200 	mrseq	r0, R12_usr
  
  //获取各部分时钟
  g_core_clock = SystemCoreClock;
 b2c:	a0069e06 	andge	r9, r6, r6, lsl #28
 b30:	00313268 	eorseq	r3, r1, r8, ror #4
 b34:	06010402 	streq	r0, [r1], -r2, lsl #8
 b38:	69a0069e 	stmibvs	r0!, {r1, r2, r3, r4, r7, r9, sl}
 b3c:	01040200 	mrseq	r0, R12_usr
  g_bus_clock = g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV2_MASK) >> SIM_CLKDIV1_OUTDIV2_SHIFT)+ 1u);
 b40:	a0069e06 	andge	r9, r6, r6, lsl #28
 b44:	00303268 	eorseq	r3, r0, r8, ror #4
 b48:	06010402 	streq	r0, [r1], -r2, lsl #8
 b4c:	69a0069e 	stmibvs	r0!, {r1, r2, r3, r4, r7, r9, sl}
 b50:	01040200 	mrseq	r0, R12_usr
 b54:	a0069e06 	andge	r9, r6, r6, lsl #28
 b58:	00303268 	eorseq	r3, r0, r8, ror #4
 b5c:	06010402 	streq	r0, [r1], -r2, lsl #8
 b60:	69a0069e 	stmibvs	r0!, {r1, r2, r3, r4, r7, r9, sl}
 b64:	01040200 	mrseq	r0, R12_usr
 b68:	a0069e06 	andge	r9, r6, r6, lsl #28
 b6c:	00303268 	eorseq	r3, r0, r8, ror #4
 b70:	06010402 	streq	r0, [r1], -r2, lsl #8
 b74:	69a0069e 	stmibvs	r0!, {r1, r2, r3, r4, r7, r9, sl}
  g_flexbus_clock =  g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV3_MASK) >> SIM_CLKDIV1_OUTDIV3_SHIFT)+ 1u);
 b78:	01040200 	mrseq	r0, R12_usr
 b7c:	a0069e06 	andge	r9, r6, r6, lsl #28
 b80:	00303268 	eorseq	r3, r0, r8, ror #4
 b84:	06010402 	streq	r0, [r1], -r2, lsl #8
 b88:	69a0069e 	stmibvs	r0!, {r1, r2, r3, r4, r7, r9, sl}
 b8c:	01040200 	mrseq	r0, R12_usr
 b90:	a0069e06 	andge	r9, r6, r6, lsl #28
 b94:	00010268 	andeq	r0, r1, r8, ror #4
 b98:	00f40101 	rscseq	r0, r4, r1, lsl #2
 b9c:	00020000 	andeq	r0, r2, r0
 ba0:	000000d7 	ldrdeq	r0, [r0], -r7
 ba4:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 ba8:	0101000d 	tsteq	r1, sp
  g_flash_clock =  g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV4_MASK) >> SIM_CLKDIV1_OUTDIV4_SHIFT)+ 1u);
 bac:	00000101 	andeq	r0, r0, r1, lsl #2
 bb0:	00000100 	andeq	r0, r0, r0, lsl #2
 bb4:	2f2e2e01 	svccs	0x002e2e01
 bb8:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; b08 <SystemInit+0x14>
 bbc:	632f6269 	teqvs	pc, #-1879048186	; 0x90000006
 bc0:	6f6d6d6f 	svcvs	0x006d6d6f
 bc4:	2e2e006e 	cdpcs	0, 2, cr0, cr14, cr14, {3}
 bc8:	2f2e2e2f 	svccs	0x002e2e2f
 bcc:	2f62696c 	svccs	0x0062696c
 bd0:	2f757063 	svccs	0x00757063
 bd4:	64616568 	strbtvs	r6, [r1], #-1384	; 0x568
 bd8:	00737265 	rsbseq	r7, r3, r5, ror #4
 bdc:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; b28 <SystemInit+0x34>
 be0:	6f6d2f65 	svcvs	0x006d2f65
 
    //初始化系统终端
  systemTerm ();
 be4:	2f72656b 	svccs	0x0072656b
 *
 * @brief  更新全局变量SystemCoreClock的值，以便获取最新的系统内核频率。
 *         
 */
void SystemCoreClockUpdate (void) 
{
 be8:	72616d73 	rsbvc	r6, r1, #7360	; 0x1cc0
 bec:	61635f74 	smcvs	13812	; 0x35f4
    uint32_t temp;
    temp =  CPU_XTAL_CLK_HZ *((uint32_t)(MCG_C6 & MCG_C6_VDIV_MASK) + 16u );
 bf0:	72732f72 	rsbsvc	r2, r3, #456	; 0x1c8
 bf4:	63672f63 	cmnvs	r7, #396	; 0x18c
 bf8:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
 bfc:	6f6e2d6d 	svcvs	0x006e2d6d
 c00:	652d656e 	strvs	r6, [sp, #-1390]!	; 0x56e
 c04:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
 c08:	2d375f34 	ldccs	15, cr5, [r7, #-208]!	; 0xffffff30
 c0c:	33313032 	teqcc	r1, #50	; 0x32
 c10:	622f3371 	eorvs	r3, pc, #-1006632959	; 0xc4000001
 c14:	2e2f6e69 	cdpcs	14, 2, cr6, cr15, cr9, {3}
    temp = (uint32_t)(temp/((uint32_t)(MCG_C5 & MCG_C5_PRDIV_MASK) +1u ))/2;
 c18:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 c1c:	63672f62 	cmnvs	r7, #392	; 0x188
 c20:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
 c24:	6f6e2d6d 	svcvs	0x006e2d6d
 c28:	652d656e 	strvs	r6, [sp, #-1390]!	; 0x56e
 c2c:	2f696261 	svccs	0x00696261
 c30:	2e372e34 	mrccs	14, 1, r2, cr7, cr4, {1}
 c34:	2e2e2f34 	mcrcs	15, 1, r2, cr14, cr4, {1}
    SystemCoreClock = temp;
 c38:	2f2e2e2f 	svccs	0x002e2e2f
 c3c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 c40:	72612f2e 	rsbvc	r2, r1, #184	; 0xb8
}
 c44:	6f6e2d6d 	svcvs	0x006e2d6d
 c48:	652d656e 	strvs	r6, [sp, #-1390]!	; 0x56e
/*
 * 使能中断
 */

void enable_irq (int irq)
{
 c4c:	2f696261 	svccs	0x00696261
 c50:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
    int div;
    if (irq > 105)
 c54:	00656475 	rsbeq	r6, r5, r5, ror r4
 c58:	2e6f6900 	cdpcs	9, 6, cr6, cr15, cr0, {0}
        irq = 105;
 c5c:	00010063 	andeq	r0, r1, r3, rrx
    div = irq / 32;
 c60:	364b4d00 	strbcc	r4, [fp], -r0, lsl #26
 c64:	35314630 	ldrcc	r4, [r1, #-1584]!	; 0x630
 c68:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
 c6c:	74730000 	ldrbtvc	r0, [r3], #-0
    switch (div)
 c70:	746e6964 	strbtvc	r6, [lr], #-2404	; 0x964
 c74:	0300682e 	movweq	r6, #2094	; 0x82e
 c78:	00000000 	andeq	r0, r0, r0
 c7c:	28e00205 	stmiacs	r0!, {r0, r2, r9}^
 c80:	1d030000 	stcne	0, cr0, [r3, #-0]
 c84:	3f752f01 	svccc	0x00752f01
 c88:	2f4d9159 	svccs	0x004d9159
 c8c:	00020275 	andeq	r0, r2, r5, ror r2
    {
        case 0x0:
            NVICICPR0 |= 1 << (irq & 0x1F);
 c90:	02d80101 	sbcseq	r0, r8, #1073741824	; 0x40000000
 c94:	00020000 	andeq	r0, r2, r0
 c98:	0000013f 	andeq	r0, r0, pc, lsr r1
 c9c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 ca0:	0101000d 	tsteq	r1, sp
 ca4:	00000101 	andeq	r0, r0, r1, lsl #2
 ca8:	00000100 	andeq	r0, r0, r0, lsl #2
 cac:	2f2e2e01 	svccs	0x002e2e01
 cb0:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; c00 <SystemCoreClockUpdate+0x18>
 cb4:	632f6269 	teqvs	pc, #-1879048186	; 0x90000006
            NVICISER0 |= 1 << (irq & 0x1F);
 cb8:	6f6d6d6f 	svcvs	0x006d6d6f
 cbc:	682f006e 	stmdavs	pc!, {r1, r2, r3, r5, r6}	; <UNPREDICTABLE>
 cc0:	2f656d6f 	svccs	0x00656d6f
 cc4:	656b6f6d 	strbvs	r6, [fp, #-3949]!	; 0xf6d
 cc8:	6d732f72 	ldclvs	15, cr2, [r3, #-456]!	; 0xfffffe38
 ccc:	5f747261 	svcpl	0x00747261
 cd0:	2f726163 	svccs	0x00726163
 cd4:	2f637273 	svccs	0x00637273
 cd8:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
            break;
 cdc:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
        case 0x1:
            NVICICPR1 |= 1 << (irq & 0x1F);
 ce0:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
 ce4:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 ce8:	5f342d69 	svcpl	0x00342d69
 cec:	30322d37 	eorscc	r2, r2, r7, lsr sp
 cf0:	33713331 	cmncc	r1, #-1006632960	; 0xc4000000
 cf4:	6e69622f 	cdpvs	2, 6, cr6, cr9, cr15, {1}
 cf8:	2f2e2e2f 	svccs	0x002e2e2f
 cfc:	2f62696c 	svccs	0x0062696c
 d00:	2f636367 	svccs	0x00636367
 d04:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
            NVICISER1 |= 1 << (irq & 0x1F);
 d08:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
 d0c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 d10:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
 d14:	2f342e37 	svccs	0x00342e37
 d18:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 d1c:	00656475 	rsbeq	r6, r5, r5, ror r4
 d20:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; c6c <enable_irq+0x20>
 d24:	6f6d2f65 	svcvs	0x006d2f65
 d28:	2f72656b 	svccs	0x0072656b
            break;
        case 0x2:
            NVICICPR2 |= 1 << (irq & 0x1F);
 d2c:	72616d73 	rsbvc	r6, r1, #7360	; 0x1cc0
 d30:	61635f74 	smcvs	13812	; 0x35f4
 d34:	72732f72 	rsbsvc	r2, r3, #456	; 0x1c8
 d38:	63672f63 	cmnvs	r7, #396	; 0x18c
 d3c:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
 d40:	6f6e2d6d 	svcvs	0x006e2d6d
 d44:	652d656e 	strvs	r6, [sp, #-1390]!	; 0x56e
 d48:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
 d4c:	2d375f34 	ldccs	15, cr5, [r7, #-208]!	; 0xffffff30
 d50:	33313032 	teqcc	r1, #50	; 0x32
            NVICISER2 |= 1 << (irq & 0x1F);
 d54:	622f3371 	eorvs	r3, pc, #-1006632959	; 0xc4000001
 d58:	2e2f6e69 	cdpcs	14, 2, cr6, cr15, cr9, {3}
 d5c:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 d60:	63672f62 	cmnvs	r7, #392	; 0x188
 d64:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
 d68:	6f6e2d6d 	svcvs	0x006e2d6d
 d6c:	652d656e 	strvs	r6, [sp, #-1390]!	; 0x56e
 d70:	2f696261 	svccs	0x00696261
 d74:	2e372e34 	mrccs	14, 1, r2, cr7, cr4, {1}
            break;
 d78:	2e2e2f34 	mcrcs	15, 1, r2, cr14, cr4, {1}
        case 0x3:
            NVICICPR3 |= 1 << (irq & 0x1F);
 d7c:	2f2e2e2f 	svccs	0x002e2e2f
 d80:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 d84:	72612f2e 	rsbvc	r2, r1, #184	; 0xb8
 d88:	6f6e2d6d 	svcvs	0x006e2d6d
 d8c:	652d656e 	strvs	r6, [sp, #-1390]!	; 0x56e
 d90:	2f696261 	svccs	0x00696261
 d94:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 d98:	00656475 	rsbeq	r6, r5, r5, ror r4
 d9c:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 da0:	2e66746e 	cdpcs	4, 6, cr7, cr6, cr14, {3}
            NVICISER3 |= 1 << (irq & 0x1F);
 da4:	00010063 	andeq	r0, r1, r3, rrx
 da8:	6d6f6300 	stclvs	3, cr6, [pc, #-0]	; db0 <enable_irq+0x164>
 dac:	2e6e6f6d 	cdpcs	15, 6, cr6, cr14, cr13, {3}
 db0:	00010068 	andeq	r0, r1, r8, rrx
 db4:	64747300 	ldrbtvs	r7, [r4], #-768	; 0x300
 db8:	2e677261 	cdpcs	2, 6, cr7, cr7, cr1, {3}
 dbc:	00020068 	andeq	r0, r2, r8, rrx
 dc0:	64747300 	ldrbtvs	r7, [r4], #-768	; 0x300
 dc4:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
            break;
    }
}
 dc8:	00000300 	andeq	r0, r0, r0, lsl #6
 dcc:	6975623c 	ldmdbvs	r5!, {r2, r3, r4, r5, r9, sp, lr}^
 dd0:	692d746c 	pushvs	{r2, r3, r5, r6, sl, ip, sp, lr}
/*
 * 关闭中断
 */

void disable_irq (int irq)
{
 dd4:	00003e6e 	andeq	r3, r0, lr, ror #28
 dd8:	00000000 	andeq	r0, r0, r0
    int div;
    if (irq > 105)
 ddc:	29340205 	ldmdbcs	r4!, {r0, r2, r9}
 de0:	d5030000 	strle	r0, [r3, #-0]
        irq = 105;
 de4:	77670100 	strbvc	r0, [r7, -r0, lsl #2]!
    div = irq / 32;
 de8:	67592275 			; <UNDEFINED> instruction: 0x67592275
 dec:	4e672222 	cdpmi	2, 6, cr2, cr7, cr2, {1}
 df0:	842f3d7b 	strthi	r3, [pc], #-3451	; df8 <disable_irq+0x24>
 df4:	4b3e3d3e 	blmi	f902f4 <__etext+0xf8c2ac>
    switch (div)
 df8:	7559244b 	ldrbvc	r2, [r9, #-1099]	; 0x44b
 dfc:	2f4c5c3e 	svccs	0x004c5c3e
 e00:	04020083 	streq	r0, [r2], #-131	; 0x83
 e04:	4a720301 	bmi	1c81a10 <__etext+0x1c7d9c8>
 e08:	03063c06 	movweq	r3, #27654	; 0x6c06
 e0c:	3e3d2013 	mrccc	0, 1, r2, cr13, cr3, {0}
 e10:	59244b4b 	stmdbpl	r4!, {r0, r1, r3, r6, r8, r9, fp, lr}
    {
        case 0x0:
            NVICICPR0 |= 1 << (irq & 0x1F);
 e14:	4c5c3e75 	mrrcmi	14, 7, r3, ip, cr5
 e18:	0200832f 	andeq	r8, r0, #-1140850688	; 0xbc000000
 e1c:	72030104 	andvc	r0, r3, #1
 e20:	3c12034a 	ldccc	3, cr0, [r2], {74}	; 0x4a
 e24:	00777821 	rsbseq	r7, r7, r1, lsr #16
 e28:	3e020402 	cdpcc	4, 0, cr0, cr2, cr2, {0}
 e2c:	02040200 	andeq	r0, r4, #0
 e30:	04020064 	streq	r0, [r2], #-100	; 0x64
 e34:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
 e38:	00774f4e 	rsbseq	r4, r7, lr, asr #30
            break;
 e3c:	3e020402 	cdpcc	4, 0, cr0, cr2, cr2, {0}
        case 0x1:
            NVICICPR1 |= 1 << (irq & 0x1F);
 e40:	02040200 	andeq	r0, r4, #0
 e44:	04020064 	streq	r0, [r2], #-100	; 0x64
 e48:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
 e4c:	0a034e4e 	beq	d478c <__etext+0xd0744>
 e50:	3c150366 	ldccc	3, cr0, [r5], {102}	; 0x66
 e54:	033e4344 	teqeq	lr, #268435457	; 0x10000001
 e58:	7503740f 	strvc	r7, [r3, #-1039]	; 0x40f
 e5c:	0a038320 	beq	e1ae4 <__etext+0xdda9c>
 e60:	3d3d2682 	ldccc	6, cr2, [sp, #-520]!	; 0xfffffdf8
 e64:	15300222 	ldrne	r0, [r0, #-546]!	; 0x222
            break;
        case 0x2:
            NVICICPR2 |= 1 << (irq & 0x1F);
 e68:	224b224b 	subcs	r2, fp, #-1342177276	; 0xb0000004
 e6c:	224b224b 	subcs	r2, fp, #-1342177276	; 0xb0000004
 e70:	3d4b234b 	stclcc	3, cr2, [fp, #-300]	; 0xfffffed4
 e74:	01040200 	mrseq	r0, R12_usr
 e78:	03206903 	teqeq	r0, #49152	; 0xc000
 e7c:	3d3d3c1e 	ldccc	12, cr3, [sp, #-120]!	; 0xffffff88
 e80:	c80c0322 	stmdagt	ip, {r1, r5, r8, r9}
 e84:	3d4b23c9 	stclcc	3, cr2, [fp, #-804]	; 0xfffffcdc
 e88:	01040200 	mrseq	r0, R12_usr
 e8c:	03206c03 	teqeq	r0, #768	; 0x300
            break;
 e90:	3d983c1b 	ldccc	12, cr3, [r8, #108]	; 0x6c
        case 0x3:
            NVICICPR3 |= 1 << (irq & 0x1F);
 e94:	ac100322 	ldcge	3, cr0, [r0], {34}	; 0x22
 e98:	003d4b23 	eorseq	r4, sp, r3, lsr #22
 e9c:	03010402 	movweq	r0, #5122	; 0x1402
 ea0:	3c062069 	stccc	0, cr2, [r6], {105}	; 0x69
 ea4:	201e0306 	andscs	r0, lr, r6, lsl #6
 ea8:	034a0b03 	movteq	r0, #43779	; 0xab03
 eac:	034bc80d 	movteq	ip, #47117	; 0xb80d
 eb0:	31312076 	teqcc	r1, r6, ror r0
 eb4:	02200a03 	eoreq	r0, r0, #12288	; 0x3000
 eb8:	c9671653 	stmdbgt	r7!, {r0, r1, r4, r6, r9, sl, ip}^
            break;
    }
}
 ebc:	5c3d3e5a 	ldcpl	14, cr3, [sp], #-360	; 0xfffffe98
 ec0:	5a5c3d5a 	bpl	1710430 <__etext+0x170c3e8>
 ec4:	41405c3d 	cmpmi	r0, sp, lsr ip
/*
 * 系统终端初始化函数
 */

 void systemTerm (void)
 {
 ec8:	3e753d5a 	mrccc	13, 3, r3, cr5, cr10, {2}
 ecc:	845a4083 	ldrbhi	r4, [sl], #-131	; 0x83
     UART_InitTypeDef uart_init_struct;
     uart_init_struct.UART_Uartx = UART0;
 ed0:	0042753d 	subeq	r7, r2, sp, lsr r5
 ed4:	06010402 	streq	r0, [r1], -r2, lsl #8
     uart_init_struct.UART_BaudRate = 9600;
 ed8:	764c064a 	strbvc	r0, [ip], -sl, asr #12
 edc:	5ac96724 	bpl	ff25ab74 <__StackLimit+0xdf25ab74>
     uart_init_struct.UART_RxPin = PTB16;
 ee0:	835a5a3d 	cmphi	sl, #249856	; 0x3d000
     uart_init_struct.UART_TxPin = PTB17;
 ee4:	40833e84 	addmi	r3, r3, r4, lsl #29
 ee8:	834c5a5a 	movthi	r5, #51802	; 0xca5a

     LPLD_UART_Init (uart_init_struct);
 eec:	4183835a 	orrmi	r8, r3, sl, asr r3
 ef0:	01040200 	mrseq	r0, R12_usr
 ef4:	4c066606 	stcmi	6, cr6, [r6], {6}

 }
 ef8:	234c8383 	movtcs	r8, #50051	; 0xc383
 efc:	6722c967 	strvs	ip, [r2, -r7, ror #18]!
 * 输出:
 *    0--配置错误
 *    1--配置成功
 */
uint8 LPLD_ADC_Init(ADC_InitTypeDef adc_init_structure)
{
 f00:	c96722c9 	stmdbgt	r7!, {r0, r3, r6, r7, r9, sp}^
 f04:	5acb6722 	bpl	ff2dab94 <__StackLimit+0xdf2dab94>
 f08:	0b03835a 	bleq	e1c78 <__etext+0xddc30>
 f0c:	2079032e 	rsbscs	r0, r9, lr, lsr #6
  uint8 i;
  ADC_MemMapPtr adcx = adc_init_structure.ADC_Adcx;
 f10:	b003875a 	andlt	r8, r3, sl, asr r7
  uint8 diff = adc_init_structure.ADC_DiffMode;
 f14:	2d03207f 	stccs	0, cr2, [r3, #-508]	; 0xfffffe04
 f18:	2023032e 	eorcs	r0, r3, lr, lsr #6
  uint8 mode = adc_init_structure.ADC_BitMode;
 f1c:	0200e321 	andeq	lr, r0, #-2080374784	; 0x84000000
  uint8 time = adc_init_structure.ADC_SampleTimeCfg;
 f20:	20060104 	andcs	r0, r6, r4, lsl #2
 f24:	845a4d06 	ldrbhi	r4, [sl], #-3334	; 0xd06
  uint8 ltime = adc_init_structure.ADC_LongSampleTimeSel;
 f28:	22758323 	rsbscs	r8, r5, #-1946157056	; 0x8c000000
  uint8 avg = adc_init_structure.ADC_HwAvgSel;
 f2c:	5a593e67 	bpl	16508d0 <__etext+0x164c888>
 f30:	00e32184 	rsceq	r2, r3, r4, lsl #3
  uint8 muxab = adc_init_structure.ADC_MuxSel;
 f34:	06010402 	streq	r0, [r1], -r2, lsl #8
  uint8 pga = adc_init_structure.ADC_PgaGain;
 f38:	5a4c0620 	bpl	13027c0 <__etext+0x12fe778>
 f3c:	3d672285 	sfmcc	f2, 2, [r7, #-532]!	; 0xfffffdec
  uint8 hwtrg = adc_init_structure.ADC_HwTrgCfg;
 f40:	63037522 	movwvs	r7, #13602	; 0x3522
  ADC_ISR_CALLBACK isr_func = adc_init_structure.ADC_Isr;
 f44:	2e160320 	cdpcs	3, 1, cr0, cr6, cr0, {1}
 
  //配置ADC时钟 //这里貌似只配置了两个还要另行配置其他的几个
  if(adcx == ADC0)
 f48:	207da903 	rsbscs	sl, sp, r3, lsl #18
 f4c:	01040200 	mrseq	r0, R12_usr
 f50:	03064a06 	movweq	r4, #27142	; 0x6a06
 f54:	218202e1 	orrcs	r0, r2, r1, ror #5
  {
    i=0;
 f58:	5c3d506a 	ldcpl	0, cr5, [sp], #-424	; 0xfffffe58
    SIM_SCGC6 |= SIM_SCGC6_ADC0_MASK;   // 开启ADC0时钟
 f5c:	8621873d 			; <UNDEFINED> instruction: 0x8621873d
 f60:	3d3e425a 	lfmcc	f4, 4, [lr, #-360]!	; 0xfffffe98
 f64:	4d833d2f 	stcmi	13, cr3, [r3, #188]	; 0xbc
 f68:	00080221 	andeq	r0, r8, r1, lsr #4
 f6c:	Address 0x00000f6c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	344d4c43 	strbcc	r4, [sp], #-3139	; 0xc43
       4:	73657200 	cmnvc	r5, #0
       8:	00746c75 	rsbseq	r6, r4, r5, ror ip
       c:	616f6c66 	cmnvs	pc, r6, ror #24
      10:	44410074 	strbmi	r0, [r1], #-116	; 0x74
      14:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
      18:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
      1c:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
      20:	4c430066 	mcrrmi	0, 6, r0, r3, cr6
      24:	7400444d 	strvc	r4, [r0], #-1101	; 0x44d
      28:	00706d65 	rsbseq	r6, r0, r5, ror #26
      2c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
      30:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
      34:	41440074 	hvcmi	16388	; 0x4004
      38:	44003044 	strmi	r3, [r0], #-68	; 0x44
      3c:	00314441 	eorseq	r4, r1, r1, asr #8
      40:	32444144 	subcc	r4, r4, #17
      44:	4d4c4300 	stclmi	3, cr4, [ip, #-0]
      48:	44410053 	strbmi	r0, [r1], #-83	; 0x53
      4c:	73495f43 	movtvc	r5, #40771	; 0x9f43
      50:	616d0072 	smcvs	53250	; 0xd002
      54:	64006e69 	strvs	r6, [r0], #-3689	; 0xe69
      58:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
      5c:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
      60:	682f0074 	stmdavs	pc!, {r2, r4, r5, r6}	; <UNPREDICTABLE>
      64:	2f656d6f 	svccs	0x00656d6f
      68:	656b6f6d 	strbvs	r6, [fp, #-3949]!	; 0xf6d
      6c:	6d652f72 	stclvs	15, cr2, [r5, #-456]!	; 0xfffffe38
      70:	5f646562 	svcpl	0x00646562
      74:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
      78:	72702f6e 	rsbsvc	r2, r0, #440	; 0x1b8
      7c:	63656a6f 	cmnvs	r5, #454656	; 0x6f000
      80:	6d732f74 	ldclvs	15, cr2, [r3, #-464]!	; 0xfffffe30
      84:	5f747261 	svcpl	0x00747261
      88:	2f726163 	svccs	0x00726163
      8c:	6a6f7270 	bvs	1bdca54 <__etext+0x1bd8a0c>
      90:	2f746365 	svccs	0x00746365
      94:	612d3330 	teqvs	sp, r0, lsr r3
      98:	41006364 	tstmi	r0, r4, ror #6
      9c:	00303244 	eorseq	r3, r0, r4, asr #4
      a0:	31324441 	teqcc	r2, r1, asr #8
      a4:	32444100 	subcc	r4, r4, #0
      a8:	44410032 	strbmi	r0, [r1], #-50	; 0x32
      ac:	41003332 	tstmi	r0, r2, lsr r3
      b0:	00343244 	eorseq	r3, r4, r4, asr #4
      b4:	35324441 	ldrcc	r4, [r2, #-1089]!	; 0x441
      b8:	32444100 	subcc	r4, r4, #0
      bc:	44410036 	strbmi	r0, [r1], #-54	; 0x36
      c0:	41003732 	tstmi	r0, r2, lsr r7
      c4:	00383244 	eorseq	r3, r8, r4, asr #4
      c8:	39324441 	ldmdbcc	r2!, {r0, r6, sl, lr}
      cc:	43444100 	movtmi	r4, #16640	; 0x4100
      d0:	7469425f 	strbtvc	r4, [r9], #-607	; 0x25f
      d4:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
      d8:	43444100 	movtmi	r4, #16640	; 0x4100
      dc:	78754d5f 	ldmdavc	r5!, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^
      e0:	006c6553 	rsbeq	r6, ip, r3, asr r5
      e4:	746e6975 	strbtvc	r6, [lr], #-2421	; 0x975
      e8:	41440038 	cmpmi	r4, r8, lsr r0
      ec:	61003344 	tstvs	r0, r4, asr #6
      f0:	675f6364 	ldrbvs	r6, [pc, -r4, ror #6]
      f4:	615f7465 	cmpvs	pc, r5, ror #8
      f8:	63006576 	movwvs	r6, #1398	; 0x576
      fc:	65766e6f 	ldrbvs	r6, [r6, #-3695]!	; 0xe6f
     100:	6c007472 	cfstrsvs	mvf7, [r0], {114}	; 0x72
     104:	20676e6f 	rsbcs	r6, r7, pc, ror #28
     108:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
     10c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
     110:	43444100 	movtmi	r4, #16640	; 0x4100
     114:	6e6f4c5f 	mcrvs	12, 3, r4, cr15, cr15, {2}
     118:	6d615367 	stclvs	3, cr5, [r1, #-412]!	; 0xfffffe64
     11c:	54656c70 	strbtpl	r6, [r5], #-3184	; 0xc70
     120:	53656d69 	cmnpl	r5, #6720	; 0x1a40
     124:	61006c65 	tstvs	r0, r5, ror #24
     128:	695f6364 	ldmdbvs	pc, {r2, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
     12c:	0074696e 	rsbseq	r6, r4, lr, ror #18
     130:	5f434441 	svcpl	0x00434441
     134:	456c6143 	strbmi	r6, [ip, #-323]!	; 0x143
     138:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
     13c:	44410065 	strbmi	r0, [r1], #-101	; 0x65
     140:	654d5f43 	strbvs	r5, [sp, #-3907]	; 0xf43
     144:	70614d6d 	rsbvc	r4, r1, sp, ror #26
     148:	00727450 	rsbseq	r7, r2, r0, asr r4
     14c:	30504c43 	subscc	r4, r0, r3, asr #24
     150:	43444100 	movtmi	r4, #16640	; 0x4100
     154:	6364415f 	cmnvs	r4, #-1073741801	; 0xc0000017
     158:	44410078 	strbmi	r0, [r1], #-120	; 0x78
     15c:	41003033 	tstmi	r0, r3, lsr r0
     160:	00313344 	eorseq	r3, r1, r4, asr #6
     164:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     168:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
     16c:	61686320 	cmnvs	r8, r0, lsr #6
     170:	44410072 	strbmi	r0, [r1], #-114	; 0x72
     174:	77485f43 	strbvc	r5, [r8, -r3, asr #30]
     178:	53677641 	cmnpl	r7, #68157440	; 0x4100000
     17c:	41006c65 	tstmi	r0, r5, ror #24
     180:	445f4344 	ldrbmi	r4, [pc], #-836	; 188 <__vector_table+0x188>
     184:	6e45616d 	dvfvssz	f6, f5, #5.0
     188:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
     18c:	43444100 	movtmi	r4, #16640	; 0x4100
     190:	6d61535f 	stclvs	3, cr5, [r1, #-380]!	; 0xfffffe84
     194:	54656c70 	strbtpl	r6, [r5], #-3184	; 0xc70
     198:	43656d69 	cmnmi	r5, #6720	; 0x1a40
     19c:	6c006766 	stcvs	7, cr6, [r0], {102}	; 0x66
     1a0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
     1a4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
     1a8:	736e7520 	cmnvc	lr, #134217728	; 0x8000000
     1ac:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
     1b0:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
     1b4:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
     1b8:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
     1bc:	4100745f 	tstmi	r0, pc, asr r4
     1c0:	485f4344 	ldmdami	pc, {r2, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     1c4:	67725477 			; <UNDEFINED> instruction: 0x67725477
     1c8:	00676643 	rsbeq	r6, r7, r3, asr #12
     1cc:	5f434441 	svcpl	0x00434441
     1d0:	47616750 			; <UNDEFINED> instruction: 0x47616750
     1d4:	006e6961 	rsbeq	r6, lr, r1, ror #18
     1d8:	31504c43 	cmpcc	r0, r3, asr #24
     1dc:	504c4300 	subpl	r4, ip, r0, lsl #6
     1e0:	4c430032 	mcrrmi	0, 3, r0, r3, cr2
     1e4:	43003350 	movwmi	r3, #848	; 0x350
     1e8:	0034504c 	eorseq	r5, r4, ip, asr #32
     1ec:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
     1f0:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
     1f4:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     1f8:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
     1fc:	4100746e 	tstmi	r0, lr, ror #8
     200:	68436364 	stmdavs	r3, {r2, r5, r6, r8, r9, sp, lr}^
     204:	756e456e 	strbvc	r4, [lr, #-1390]!	; 0x56e
     208:	4e47006d 	cdpmi	0, 4, cr0, cr7, cr13, {3}
     20c:	20432055 	subcs	r2, r3, r5, asr r0
     210:	2e372e34 	mrccs	14, 1, r2, cr7, cr4, {1}
     214:	30322034 	eorscc	r2, r2, r4, lsr r0
     218:	39303331 	ldmdbcc	r0!, {r0, r4, r5, r8, r9, ip, sp}
     21c:	28203331 	stmdacs	r0!, {r0, r4, r5, r8, r9, ip, sp}
     220:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0x572
     224:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
     228:	52415b20 	subpl	r5, r1, #32768	; 0x8000
     22c:	6d652f4d 	stclvs	15, cr2, [r5, #-308]!	; 0xfffffecc
     230:	64646562 	strbtvs	r6, [r4], #-1378	; 0x562
     234:	342d6465 	strtcc	r6, [sp], #-1125	; 0x465
     238:	622d375f 	eorvs	r3, sp, #24903680	; 0x17c0000
     23c:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
     240:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0x68
     244:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
     248:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
     24c:	30363230 	eorscc	r3, r6, r0, lsr r2
     250:	75005d31 	strvc	r5, [r0, #-3377]	; 0xd31
     254:	31746e69 	cmncc	r4, r9, ror #28
     258:	44410036 	strbmi	r0, [r1], #-54	; 0x36
     25c:	69445f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     260:	6f4d6666 	svcvs	0x004d6666
     264:	6d006564 	cfstr32vs	mvfx6, [r0, #-400]	; 0xfffffe70
     268:	2e6e6961 	cdpcs	9, 6, cr6, cr14, cr1, {3}
     26c:	6f640063 	svcvs	0x00640063
     270:	656c6275 	strbvs	r6, [ip, #-629]!	; 0x275
     274:	43444100 	movtmi	r4, #16640	; 0x4100
     278:	6d654d5f 	stclvs	13, cr4, [r5, #-380]!	; 0xfffffe84
     27c:	0070614d 	rsbseq	r6, r0, sp, asr #2
     280:	44504c43 	ldrbmi	r4, [r0], #-3139	; 0xc43
     284:	7a697300 	bvc	1a5ce8c <__etext+0x1a58e44>
     288:	70797465 	rsbsvc	r7, r9, r5, ror #8
     28c:	64610065 	strbtvs	r0, [r1], #-101	; 0x65
     290:	6e695f63 	cdpvs	15, 6, cr5, cr9, cr3, {3}
     294:	735f7469 	cmpvc	pc, #1761607680	; 0x69000000
     298:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
     29c:	64610074 	strbtvs	r0, [r1], #-116	; 0x74
     2a0:	65725f63 	ldrbvs	r5, [r2, #-3939]!	; 0xf63
     2a4:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
     2a8:	5f6f745f 	svcpl	0x006f745f
     2ac:	6f6c6576 	svcvs	0x006c6576
     2b0:	79746963 	ldmdbvc	r4!, {r0, r1, r5, r6, r8, fp, sp, lr}^
     2b4:	43444100 	movtmi	r4, #16640	; 0x4100
     2b8:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
     2bc:	4c41435f 	mcrrmi	3, 5, r4, r1, cr15
     2c0:	4341424c 	movtmi	r4, #4684	; 0x124c
     2c4:	4441004b 	strbmi	r0, [r1], #-75	; 0x4b
     2c8:	41003231 	tstmi	r0, r1, lsr r2
     2cc:	00303144 	eorseq	r3, r0, r4, asr #2
     2d0:	31314441 	teqcc	r1, r1, asr #8
     2d4:	504c4300 	subpl	r4, ip, r0, lsl #6
     2d8:	44410053 	strbmi	r0, [r1], #-83	; 0x53
     2dc:	41003331 	tstmi	r0, r1, lsr r3
     2e0:	00343144 	eorseq	r3, r4, r4, asr #2
     2e4:	35314441 	ldrcc	r4, [r1, #-1089]!	; 0x441
     2e8:	31444100 	mrscc	r4, (UNDEF: 84)
     2ec:	44410036 	strbmi	r0, [r1], #-54	; 0x36
     2f0:	41003731 	tstmi	r0, r1, lsr r7
     2f4:	00383144 	eorseq	r3, r8, r4, asr #2
     2f8:	39314441 	ldmdbcc	r1!, {r0, r6, sl, lr}
     2fc:	6f6f6200 	svcvs	0x006f6200
     300:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
     304:	4d4c4300 	stclmi	3, cr4, [ip, #-0]
     308:	4c430030 	mcrrmi	0, 3, r0, r3, cr0
     30c:	4300314d 	movwmi	r3, #333	; 0x14d
     310:	00324d4c 	eorseq	r4, r2, ip, asr #26
     314:	334d4c43 	movtcc	r4, #56387	; 0xdc43
     318:	66654400 	strbtvs	r4, [r5], -r0, lsl #8
     31c:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
     320:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
     324:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     328:	2f2e2e00 	svccs	0x002e2e00
     32c:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; 27c <__vector_table+0x27c>
     330:	632f6269 	teqvs	pc, #-1879048186	; 0x90000006
     334:	732f7570 	teqvc	pc, #469762048	; 0x1c000000
     338:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
     33c:	6b5f7075 	blvs	17dc518 <__etext+0x17d84d0>
     340:	632e3036 	teqvs	lr, #54	; 0x36
     344:	62655f00 	rsbvs	r5, r5, #0
     348:	5f007373 	svcpl	0x00007373
     34c:	74616465 	strbtvc	r6, [r1], #-1125	; 0x465
     350:	735f0061 	cmpvc	pc, #97	; 0x61
     354:	61746164 	cmnvs	r4, r4, ror #2
     358:	705f6700 	subsvc	r6, pc, r0, lsl #14
     35c:	65566e66 	ldrbvs	r6, [r6, #-3686]	; 0xe66
     360:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
     364:	65520073 	ldrbvs	r0, [r2, #-115]	; 0x73
     368:	5f746573 	svcpl	0x00746573
     36c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     370:	0072656c 	rsbseq	r6, r2, ip, ror #10
     374:	74736564 	ldrbtvc	r6, [r3], #-1380	; 0x564
     378:	74616e69 	strbtvc	r6, [r1], #-3689	; 0xe69
     37c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     380:	72756f73 	rsbsvc	r6, r5, #460	; 0x1cc
     384:	5f006563 	svcpl	0x00006563
     388:	73736273 	cmnvc	r3, #805306375	; 0x30000007
     38c:	74655f00 	strbtvc	r5, [r5], #-3840	; 0xf00
     390:	00747865 	rsbseq	r7, r4, r5, ror #16
     394:	48544453 	ldmdami	r4, {r0, r1, r4, r6, sl, lr}^
     398:	54445300 	strbpl	r5, [r4], #-768	; 0x300
     39c:	5f67004c 	svcpl	0x0067004c
     3a0:	73616c66 	cmnvc	r1, #26112	; 0x6600
     3a4:	6c635f68 	stclvs	15, cr5, [r3], #-416	; 0xfffffe60
     3a8:	006b636f 	rsbeq	r6, fp, pc, ror #6
     3ac:	38374657 	ldmdacc	r7!, {r0, r1, r2, r4, r6, r9, sl, lr}
     3b0:	53003631 	movwpl	r3, #1585	; 0x631
     3b4:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
     3b8:	726f436d 	rsbvc	r4, pc, #-1275068415	; 0xb4000001
     3bc:	6f6c4365 	svcvs	0x006c4365
     3c0:	70556b63 	subsvc	r6, r5, r3, ror #22
     3c4:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0x164
     3c8:	4c4c5000 	marmi	acc0, r5, ip
     3cc:	3030315f 	eorscc	r3, r0, pc, asr r1
     3d0:	49465300 	stmdbmi	r6, {r8, r9, ip, lr}^
     3d4:	50004f46 	andpl	r4, r0, r6, asr #30
     3d8:	39314154 	ldmdbcc	r1!, {r2, r4, r6, r8, lr}
     3dc:	42545000 	subsmi	r5, r4, #0
     3e0:	50003032 	andpl	r3, r0, r2, lsr r0
     3e4:	31324254 	teqcc	r2, r4, asr r2
     3e8:	42545000 	subsmi	r5, r4, #0
     3ec:	50003232 	andpl	r3, r0, r2, lsr r2
     3f0:	33324254 	teqcc	r2, #1073741829	; 0x40000005
     3f4:	46435400 	strbmi	r5, [r3], -r0, lsl #8
     3f8:	004f4649 	subeq	r4, pc, r9, asr #12
     3fc:	56435441 	strbpl	r5, [r3], -r1, asr #8
     400:	57540048 	ldrbpl	r0, [r4, -r8, asr #32]
     404:	4f464946 	svcmi	0x00464946
     408:	43544100 	cmpmi	r4, #0
     40c:	50004c56 	andpl	r4, r0, r6, asr ip
     410:	4f464946 	svcmi	0x00464946
     414:	665f6700 	ldrbvs	r6, [pc], -r0, lsl #14
     418:	6278656c 	rsbsvs	r6, r8, #452984832	; 0x1b000000
     41c:	635f7375 	cmpvs	pc, #-738197503	; 0xd4000001
     420:	6b636f6c 	blvs	18dc1d8 <__etext+0x18d8190>
     424:	44495500 	strbmi	r5, [r9], #-1280	; 0x500
     428:	49550048 	ldmdbmi	r5, {r3, r6}^
     42c:	54004c44 	strpl	r4, [r0], #-3140	; 0xc44
     430:	3138374c 	teqcc	r8, ip, asr #14
     434:	54500036 	ldrbpl	r0, [r0], #-54	; 0x36
     438:	00303145 	eorseq	r3, r0, r5, asr #2
     43c:	31455450 	cmpcc	r5, r0, asr r4
     440:	54450031 	strbpl	r0, [r5], #-49	; 0x31
     444:	36313837 			; <UNDEFINED> instruction: 0x36313837
     448:	4c4c5000 	marmi	acc0, r5, ip
     44c:	3032315f 	eorscc	r3, r2, pc, asr r1
     450:	625f6700 	subsvs	r6, pc, #0
     454:	635f7375 	cmpvs	pc, #-738197503	; 0xd4000001
     458:	6b636f6c 	blvs	18dc210 <__etext+0x18d81c8>
     45c:	52415500 	subpl	r5, r1, #0
     460:	654d5f54 	strbvs	r5, [sp, #-3924]	; 0xf54
     464:	70614d6d 	rsbvc	r4, r1, sp, ror #26
     468:	00727450 	rsbseq	r7, r2, r0, asr r4
     46c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
     470:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
     474:	70632f62 	rsbvc	r2, r3, r2, ror #30
     478:	79732f75 	ldmdbvc	r3!, {r0, r2, r4, r5, r6, r8, r9, sl, fp, sp}^
     47c:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
     480:	30366b5f 	eorscc	r6, r6, pc, asr fp
     484:	4900632e 	stmdbmi	r0, {r1, r2, r3, r5, r8, r9, sp, lr}
     488:	00524553 	subseq	r4, r2, r3, asr r5
     48c:	38374e57 	ldmdacc	r7!, {r0, r1, r2, r4, r6, r9, sl, fp, lr}
     490:	50003631 	andpl	r3, r0, r1, lsr r6
     494:	34324554 	ldrtcc	r4, [r2], #-1364	; 0x554
     498:	45545000 	ldrbmi	r5, [r4, #-0]
     49c:	50003532 	andpl	r3, r0, r2, lsr r5
     4a0:	36324554 			; <UNDEFINED> instruction: 0x36324554
     4a4:	45545000 	ldrbmi	r5, [r4, #-0]
     4a8:	50003732 	andpl	r3, r0, r2, lsr r7
     4ac:	38324554 	ldmdacc	r2!, {r2, r4, r6, r8, sl, lr}
     4b0:	444f4d00 	strbmi	r4, [pc], #-3328	; 4b8 <__vector_table+0x4b8>
     4b4:	49004d45 	stmdbmi	r0, {r0, r2, r6, r8, sl, fp, lr}
     4b8:	31383745 	teqcc	r8, r5, asr #14
     4bc:	44530036 	ldrbmi	r0, [r3], #-54	; 0x36
     4c0:	53004449 	movwpl	r4, #1097	; 0x449
     4c4:	31434743 	cmpcc	r3, r3, asr #14
     4c8:	47435300 	strbmi	r5, [r3, -r0, lsl #6]
     4cc:	53003243 	movwpl	r3, #579	; 0x243
     4d0:	33434743 	movtcc	r4, #14147	; 0x3743
     4d4:	47435300 	strbmi	r5, [r3, -r0, lsl #6]
     4d8:	53003443 	movwpl	r3, #1091	; 0x443
     4dc:	35434743 	strbcc	r4, [r3, #-1859]	; 0x743
     4e0:	47435300 	strbmi	r5, [r3, -r0, lsl #6]
     4e4:	53003643 	movwpl	r3, #1603	; 0x643
     4e8:	37434743 	strbcc	r4, [r3, -r3, asr #14]
     4ec:	52415500 	subpl	r5, r1, #0
     4f0:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
     4f4:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     4f8:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     4fc:	41550066 	cmpmi	r5, r6, rrx
     500:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
     504:	435f5253 	cmpmi	pc, #805306373	; 0x30000005
     508:	424c4c41 	submi	r4, ip, #16640	; 0x4100
     50c:	004b4341 	subeq	r4, fp, r1, asr #6
     510:	4349564e 	movtmi	r5, #38478	; 0x964e
     514:	6d654d5f 	stclvs	13, cr4, [r5, #-380]!	; 0xfffffe84
     518:	0070614d 	rsbseq	r6, r0, sp, asr #2
     51c:	30415450 	subcc	r5, r1, r0, asr r4
     520:	41545000 	cmpmi	r4, r0
     524:	54500031 	ldrbpl	r0, [r0], #-49	; 0x31
     528:	50003241 	andpl	r3, r0, r1, asr #4
     52c:	00334154 	eorseq	r4, r3, r4, asr r1
     530:	34415450 	strbcc	r5, [r1], #-1104	; 0x450
     534:	41545000 	cmpmi	r4, r0
     538:	54500035 	ldrbpl	r0, [r0], #-53	; 0x35
     53c:	50003641 	andpl	r3, r0, r1, asr #12
     540:	00374154 	eorseq	r4, r7, r4, asr r1
     544:	38415450 	stmdacc	r1, {r4, r6, sl, ip, lr}^
     548:	41545000 	cmpmi	r4, r0
     54c:	4c500039 	mrrcmi	0, 3, r0, r0, cr9	; <UNPREDICTABLE>
     550:	35315f4c 	ldrcc	r5, [r1, #-3916]!	; 0xf4c
     554:	4f530030 	svcmi	0x00530030
     558:	43315450 	teqmi	r1, #1342177280	; 0x50000000
     55c:	50004746 	andpl	r4, r0, r6, asr #14
     560:	30314354 	eorscc	r4, r1, r4, asr r3
     564:	43545000 	cmpmi	r4, #0
     568:	50003131 	andpl	r3, r0, r1, lsr r1
     56c:	32314354 	eorscc	r4, r1, #1342177281	; 0x50000001
     570:	43545000 	cmpmi	r4, #0
     574:	57003331 	smladxpl	r0, r1, r3, r3
     578:	31383750 	teqcc	r8, r0, asr r7
     57c:	5f545f36 	svcpl	0x00545f36
     580:	45505954 	ldrbmi	r5, [r0, #-2388]	; 0x954
     584:	50570030 	subspl	r0, r7, r0, lsr r0
     588:	36313837 			; <UNDEFINED> instruction: 0x36313837
     58c:	545f545f 	ldrbpl	r5, [pc], #-1119	; 594 <__vector_table+0x594>
     590:	31455059 	qdaddcc	r5, r9, r5
     594:	43545000 	cmpmi	r4, #0
     598:	50003631 	andpl	r3, r0, r1, lsr r6
     59c:	37314354 			; <UNDEFINED> instruction: 0x37314354
     5a0:	43545000 	cmpmi	r4, #0
     5a4:	50003831 	andpl	r3, r0, r1, lsr r8
     5a8:	39314354 	ldmdbcc	r1!, {r2, r4, r6, r8, r9, lr}
     5ac:	42545000 	subsmi	r5, r4, #0
     5b0:	54500030 	ldrbpl	r0, [r0], #-48	; 0x30
     5b4:	50003142 	andpl	r3, r0, r2, asr #2
     5b8:	00324254 	eorseq	r4, r2, r4, asr r2
     5bc:	33425450 	movtcc	r5, #9296	; 0x2450
     5c0:	42545000 	subsmi	r5, r4, #0
     5c4:	54500034 	ldrbpl	r0, [r0], #-52	; 0x34
     5c8:	50003542 	andpl	r3, r0, r2, asr #10
     5cc:	00364254 	eorseq	r4, r6, r4, asr r2
     5d0:	37425450 	smlsldcc	r5, r2, r0, r4
     5d4:	42545000 	subsmi	r5, r4, #0
     5d8:	54500038 	ldrbpl	r0, [r0], #-56	; 0x38
     5dc:	50003942 	andpl	r3, r0, r2, asr #18
     5e0:	325f4c4c 	subscc	r4, pc, #19456	; 0x4c00
     5e4:	50003030 	andpl	r3, r0, r0, lsr r0
     5e8:	34314454 	ldrtcc	r4, [r1], #-1108	; 0x454
     5ec:	44545000 	ldrbmi	r5, [r4], #-0
     5f0:	55003531 	strpl	r3, [r0, #-1329]	; 0x531
     5f4:	5f545241 	svcpl	0x00545241
     5f8:	73497852 	movtvc	r7, #38994	; 0x9852
     5fc:	4c500072 	mrrcmi	0, 7, r0, r0, cr2	; <UNPREDICTABLE>
     600:	38345f4c 	ldmdacc	r4!, {r2, r3, r6, r8, r9, sl, fp, ip, lr}
     604:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
     608:	745f3874 	ldrbvc	r3, [pc], #-2164	; 610 <__vector_table+0x610>
     60c:	52415500 	subpl	r5, r1, #0
     610:	61555f54 	cmpvs	r5, r4, asr pc
     614:	00787472 	rsbseq	r7, r8, r2, ror r4
     618:	61736964 	cmnvs	r3, r4, ror #18
     61c:	5f656c62 	svcpl	0x00656c62
     620:	00717269 	rsbseq	r7, r1, r9, ror #4
     624:	30435450 	subcc	r5, r3, r0, asr r4
     628:	43545000 	cmpmi	r4, #0
     62c:	54500031 	ldrbpl	r0, [r0], #-49	; 0x31
     630:	50003243 	andpl	r3, r0, r3, asr #4
     634:	00334354 	eorseq	r4, r3, r4, asr r3
     638:	34435450 	strbcc	r5, [r3], #-1104	; 0x450
     63c:	43545000 	cmpmi	r4, #0
     640:	54500035 	ldrbpl	r0, [r0], #-53	; 0x35
     644:	50003643 	andpl	r3, r0, r3, asr #12
     648:	00374354 	eorseq	r4, r7, r4, asr r3
     64c:	39435450 	stmdbcc	r3, {r4, r6, sl, ip, lr}^
     650:	4c4c5000 	marmi	acc0, r5, ip
     654:	0030355f 	eorseq	r3, r0, pc, asr r5
     658:	54444954 	strbpl	r4, [r4], #-2388	; 0x954
     65c:	44495500 	strbmi	r5, [r9], #-1280	; 0x500
     660:	5500484d 	strpl	r4, [r0, #-2125]	; 0x84d
     664:	4c4d4449 	cfstrdmi	mvd4, [sp], {73}	; 0x49
     668:	44545000 	ldrbmi	r5, [r4], #-0
     66c:	54500030 	ldrbpl	r0, [r0], #-48	; 0x30
     670:	50003144 	andpl	r3, r0, r4, asr #2
     674:	00324454 	eorseq	r4, r2, r4, asr r4
     678:	33445450 	movtcc	r5, #17488	; 0x4450
     67c:	44545000 	ldrbmi	r5, [r4], #-0
     680:	54500034 	ldrbpl	r0, [r0], #-52	; 0x34
     684:	50003544 	andpl	r3, r0, r4, asr #10
     688:	00364454 	eorseq	r4, r6, r4, asr r4
     68c:	37445450 	smlsldcc	r5, r4, r0, r4
     690:	44545000 	ldrbmi	r5, [r4], #-0
     694:	54500038 	ldrbpl	r0, [r0], #-56	; 0x38
     698:	55003944 	strpl	r3, [r0, #-2372]	; 0x944
     69c:	5f545241 	svcpl	0x00545241
     6a0:	69507852 	ldmdbvs	r0, {r1, r4, r6, fp, ip, sp, lr}^
     6a4:	4c50006e 	mrrcmi	0, 6, r0, r0, cr14	; <UNPREDICTABLE>
     6a8:	38315f4c 	ldmdacc	r1!, {r2, r3, r6, r8, r9, sl, fp, ip, lr}
     6ac:	69750030 	ldmdbvs	r5!, {r4, r5}^
     6b0:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
     6b4:	43545000 	cmpmi	r4, #0
     6b8:	54500038 	ldrbpl	r0, [r0], #-56	; 0x38
     6bc:	00303141 	eorseq	r3, r0, r1, asr #2
     6c0:	31415450 	cmpcc	r1, r0, asr r4
     6c4:	54500031 	ldrbpl	r0, [r0], #-49	; 0x31
     6c8:	00323141 	eorseq	r3, r2, r1, asr #2
     6cc:	31415450 	cmpcc	r1, r0, asr r4
     6d0:	54500033 	ldrbpl	r0, [r0], #-51	; 0x33
     6d4:	00343141 	eorseq	r3, r4, r1, asr #2
     6d8:	31415450 	cmpcc	r1, r0, asr r4
     6dc:	54500035 	ldrbpl	r0, [r0], #-53	; 0x35
     6e0:	00363141 	eorseq	r3, r6, r1, asr #2
     6e4:	31415450 	cmpcc	r1, r0, asr r4
     6e8:	54500037 	ldrbpl	r0, [r0], #-55	; 0x37
     6ec:	00383141 	eorseq	r3, r8, r1, asr #2
     6f0:	52504349 	subspl	r4, r0, #603979777	; 0x24000001
     6f4:	42414900 	submi	r4, r1, #0
     6f8:	4c430052 	mcrrmi	0, 5, r0, r3, cr2
     6fc:	5649444b 	strbpl	r4, [r9], -fp, asr #8
     700:	54500034 	ldrbpl	r0, [r0], #-52	; 0x34
     704:	50003045 	andpl	r3, r0, r5, asr #32
     708:	00314554 	eorseq	r4, r1, r4, asr r5
     70c:	32455450 	subcc	r5, r5, #1342177280	; 0x50000000
     710:	45545000 	ldrbmi	r5, [r4, #-0]
     714:	54500033 	ldrbpl	r0, [r0], #-51	; 0x33
     718:	50003445 	andpl	r3, r0, r5, asr #8
     71c:	00354554 	eorseq	r4, r5, r4, asr r5
     720:	36455450 			; <UNDEFINED> instruction: 0x36455450
     724:	45545000 	ldrbmi	r5, [r4, #-0]
     728:	54500037 	ldrbpl	r0, [r0], #-55	; 0x37
     72c:	50003845 	andpl	r3, r0, r5, asr #16
     730:	00394554 	eorseq	r4, r9, r4, asr r5
     734:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
     738:	6f436d65 	svcvs	0x00436d65
     73c:	6c436572 	cfstr64vs	mvdx6, [r3], {114}	; 0x72
     740:	006b636f 	rsbeq	r6, fp, pc, ror #6
     744:	31435450 	cmpcc	r3, r0, asr r4
     748:	54500034 	ldrbpl	r0, [r0], #-52	; 0x34
     74c:	00353143 	eorseq	r3, r5, r3, asr #2
     750:	52495453 	subpl	r5, r9, #1392508928	; 0x53000000
     754:	41545000 	cmpmi	r4, r0
     758:	50003432 	andpl	r3, r0, r2, lsr r4
     75c:	35324154 	ldrcc	r4, [r2, #-340]!	; 0x154
     760:	41545000 	cmpmi	r4, r0
     764:	50003632 	andpl	r3, r0, r2, lsr r6
     768:	37324154 			; <UNDEFINED> instruction: 0x37324154
     76c:	41545000 	cmpmi	r4, r0
     770:	50003832 	andpl	r3, r0, r2, lsr r8
     774:	39324154 	ldmdbcc	r2!, {r2, r4, r6, r8, lr}
     778:	52505200 	subspl	r5, r0, #0
     77c:	50004c45 	andpl	r4, r0, r5, asr #24
     780:	00485443 	subeq	r5, r8, r3, asr #8
     784:	47464346 	strbmi	r4, [r6, -r6, asr #6]
     788:	43460031 	movtmi	r0, #24625	; 0x6031
     78c:	00324746 	eorseq	r4, r2, r6, asr #14
     790:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
     794:	736e6950 	cmnvc	lr, #1310720	; 0x140000
     798:	6d756e45 	ldclvs	14, cr6, [r5, #-276]!	; 0xfffffeec
     79c:	4d495300 	stclmi	3, cr5, [r9, #-0]
     7a0:	6d654d5f 	stclvs	13, cr4, [r5, #-380]!	; 0xfffffe84
     7a4:	5070614d 	rsbspl	r6, r0, sp, asr #2
     7a8:	55007274 	strpl	r7, [r0, #-628]	; 0x274
     7ac:	5f545241 	svcpl	0x00545241
     7b0:	64756142 	ldrbtvs	r6, [r5], #-322	; 0x142
     7b4:	65746152 	ldrbvs	r6, [r4, #-338]!	; 0x152
     7b8:	52415500 	subpl	r5, r1, #0
     7bc:	78545f54 	ldmdavc	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
     7c0:	00727349 	rsbseq	r7, r2, r9, asr #6
     7c4:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
     7c8:	4978545f 	ldmdbmi	r8!, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^
     7cc:	6e45746e 	cdpvs	4, 4, cr7, cr5, cr14, {3}
     7d0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
     7d4:	44545000 	ldrbmi	r5, [r4], #-0
     7d8:	50003031 	andpl	r3, r0, r1, lsr r0
     7dc:	31314454 	teqcc	r1, r4, asr r4
     7e0:	44545000 	ldrbmi	r5, [r4], #-0
     7e4:	50003231 	andpl	r3, r0, r1, lsr r2
     7e8:	33314454 	teqcc	r1, #1409286144	; 0x54000000
     7ec:	46435200 	strbmi	r5, [r3], -r0, lsl #4
     7f0:	004f4649 	subeq	r4, pc, r9, asr #12
     7f4:	5f4c4c50 	svcpl	0x004c4c50
     7f8:	50003639 	andpl	r3, r0, r9, lsr r6
     7fc:	704f6c6c 	subvc	r6, pc, ip, ror #24
#define STATIC_ADC_RESULT 3043 

ADC_InitTypeDef adc_init_struct;

int main (void)
{
     800:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     804:	6d756e45 	ldclvs	14, cr6, [r5, #-276]!	; 0xfffffeec
    uint16 result;
    adc_init();
     808:	46575200 	ldrbmi	r5, [r7], -r0, lsl #4
    while (1)
    {
        result = adc_get_ave();
     80c:	004f4649 	subeq	r4, pc, r9, asr #12
     810:	5f47434d 	svcpl	0x0047434d
        printf ("the adc get_ave = %d\n", result);
     814:	4d6d654d 	cfstr64mi	mvdx6, [sp, #-308]!	; 0xfffffecc
     818:	74507061 	ldrbvc	r7, [r0], #-97	; 0x61
     81c:	37430072 	smlsldxcc	r0, r3, r2, r0
     820:	00363138 	eorseq	r3, r6, r8, lsr r1
        printf ("= %ddeg/s\n", adc_result_to_velocity(result - STATIC_ADC_RESULT));
     824:	6f635f67 	svcvs	0x00635f67
     828:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
     82c:	6b636f6c 	blvs	18dc5e4 <__etext+0x18d859c>
     830:	52415500 	subpl	r5, r1, #0
     834:	78525f54 	ldmdavc	r2, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
     838:	45746e49 	ldrbmi	r6, [r4, #-3657]!	; 0xe49
     83c:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
     840:	4c430065 	mcrrmi	0, 6, r0, r3, cr5
    }
     844:	5649444b 	strbpl	r4, [r9], -fp, asr #8
    return 0;
}

void delay(void)
{
     848:	4c430031 	mcrrmi	0, 3, r0, r3, cr1
     84c:	5649444b 	strbpl	r4, [r9], -fp, asr #8
    int i,j;
    for (i = 0xff; i > 0; i --)
     850:	434d0032 	movtmi	r0, #53298	; 0xd032
     854:	654d5f47 	strbvs	r5, [sp, #-3911]	; 0xf47
        for (j = 0xfff; j > 0; j --);
     858:	70614d6d 	rsbvc	r4, r1, sp, ror #26
     85c:	44495200 	strbmi	r5, [r9], #-512	; 0x200
     860:	41550054 	cmpmi	r5, r4, asr r0
     864:	545f5452 	ldrbpl	r5, [pc], #-1106	; 86c <delay+0x24>
     868:	6e695078 	mcrvs	0, 3, r5, cr9, cr8, {3}
}

void delay(void)
{
    int i,j;
    for (i = 0xff; i > 0; i --)
     86c:	45434900 	strbmi	r4, [r3, #-2304]	; 0x900
     870:	6e650052 	mcrvs	0, 3, r0, cr5, cr2, {2}
     874:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
     878:	7172695f 	cmnvc	r2, pc, asr r9
        for (j = 0xfff; j > 0; j --);
}
     87c:	53455200 	movtpl	r5, #20992	; 0x5200
     880:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245

void adc_init (void)
{
     884:	00305f44 	eorseq	r5, r0, r4, asr #30
     888:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    adc_init_struct.ADC_Adcx = ADC0;
     88c:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     890:	5200315f 	andpl	r3, r0, #-1073741801	; 0xc0000017
     894:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     898:	5f444556 	svcpl	0x00444556
    adc_init_struct.ADC_DiffMode = ADC_SE;
     89c:	45520032 	ldrbmi	r0, [r2, #-50]	; 0x32
     8a0:	56524553 			; <UNDEFINED> instruction: 0x56524553
     8a4:	335f4445 	cmpcc	pc, #1157627904	; 0x45000000
     8a8:	53455200 	movtpl	r5, #20992	; 0x5200
    adc_init_struct.ADC_BitMode = SE_12BIT;
     8ac:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     8b0:	00345f44 	eorseq	r5, r4, r4, asr #30
     8b4:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    adc_init_struct.ADC_SampleTimeCfg = SAMTIME_SHORT;
     8b8:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     8bc:	5000355f 	andpl	r3, r0, pc, asr r5
     8c0:	004c5443 	subeq	r5, ip, r3, asr #8
     8c4:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
    adc_init_struct.ADC_HwAvgSel = HW_4AVG;
     8c8:	6d654d5f 	stclvs	13, cr4, [r5, #-380]!	; 0xfffffe84
     8cc:	0070614d 	rsbseq	r6, r0, sp, asr #2
     8d0:	54504f53 	ldrbpl	r4, [r0], #-3923	; 0xf53
    adc_init_struct.ADC_CalEnable = TRUE;
     8d4:	4f530031 	svcmi	0x00530031
     8d8:	00325450 	eorseq	r5, r2, r0, asr r4
     8dc:	5f4d4953 	svcpl	0x004d4953
     8e0:	4d6d654d 	cfstr64mi	mvdx6, [sp, #-308]!	; 0xfffffecc

    LPLD_ADC_Init (adc_init_struct);
     8e4:	53007061 	movwpl	r7, #97	; 0x61
     8e8:	3454504f 	ldrbcc	r5, [r4], #-79	; 0x4f
     8ec:	504f5300 	subpl	r5, pc, r0, lsl #6
     8f0:	53003554 	movwpl	r3, #1364	; 0x554
    LPLD_ADC_Chn_Enable (ADC0, AD8);
     8f4:	3654504f 	ldrbcc	r5, [r4], -pc, asr #32
     8f8:	504f5300 	subpl	r5, pc, r0, lsl #6
     8fc:	50003754 	andpl	r3, r0, r4, asr r7
     900:	5074726f 	rsbspl	r7, r4, pc, ror #4

}
     904:	45736e69 	ldrbmi	r6, [r3, #-3689]!	; 0xe69

int16 convert (int16 result)
{
     908:	5f6d756e 	svcpl	0x006d756e
     90c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
     910:	72617500 	rsbvc	r7, r1, #0
    int16 data;
    data = (result - 1) * (float)((float)330 /4094);
     914:	6e695f74 	mcrvs	15, 3, r5, cr9, cr4, {3}
     918:	735f7469 	cmpvc	pc, #1761607680	; 0x69000000
     91c:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
     920:	564e0074 			; <UNDEFINED> instruction: 0x564e0074
     924:	4d5f4349 	ldclmi	3, cr4, [pc, #-292]	; 808 <main+0x8>
     928:	614d6d65 	cmpvs	sp, r5, ror #26
     92c:	72745070 	rsbsvc	r5, r4, #112	; 0x70
     930:	73797300 	cmnvc	r9, #0
     934:	546d6574 	strbtpl	r6, [sp], #-1396	; 0x574
     938:	006d7265 	rsbeq	r7, sp, r5, ror #4
    return data;
     93c:	52505349 	subspl	r5, r0, #603979777	; 0x24000001
}
     940:	37534900 	ldrbcc	r4, [r3, -r0, lsl #18]
     944:	00363138 	eorseq	r3, r6, r8, lsr r1
     948:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953

int16 adc_get_ave(void)
{
     94c:	6e496d65 	cdpvs	13, 4, cr6, cr9, cr5, {3}
     950:	50007469 	andpl	r7, r0, r9, ror #8
    //取样的次数
    const char cnt = 10;
     954:	30314254 	eorscc	r4, r1, r4, asr r2
    int32 temp;
    uint i;
    for (i = cnt; i > 0; i--)
     958:	42545000 	subsmi	r5, r4, #0
     95c:	50003131 	andpl	r3, r0, r1, lsr r1
    {
        temp += LPLD_ADC_Get(ADC0, AD8);
     960:	36314254 			; <UNDEFINED> instruction: 0x36314254
     964:	42545000 	subsmi	r5, r4, #0
     968:	50003731 	andpl	r3, r0, r1, lsr r7
     96c:	38314254 	ldmdacc	r1!, {r2, r4, r6, r9, lr}
     970:	42545000 	subsmi	r5, r4, #0
     974:	49003931 	stmdbmi	r0, {r0, r4, r5, r8, fp, ip, sp}
{
    //取样的次数
    const char cnt = 10;
    int32 temp;
    uint i;
    for (i = cnt; i > 0; i--)
     978:	435f544e 	cmpmi	pc, #1308622848	; 0x4e000000
     97c:	5f304e41 	svcpl	0x00304e41
     980:	6465524f 	strbtvs	r5, [r5], #-591	; 0x24f
    {
        temp += LPLD_ADC_Get(ADC0, AD8);
    }
    temp /= cnt;
     984:	73654d5f 	cmnvc	r5, #6080	; 0x17c0
     988:	65676173 	strbvs	r6, [r7, #-371]!	; 0x173
     98c:	6675625f 			; <UNDEFINED> instruction: 0x6675625f
    return (int16)temp;
     990:	00726566 	rsbseq	r6, r2, r6, ror #10
}
     994:	5f544e49 	svcpl	0x00544e49
     998:	61435653 	cmpvs	r3, r3, asr r6
     99c:	49006c6c 	stmdbmi	r0, {r2, r3, r5, r6, sl, fp, sp, lr}

int16 adc_result_to_velocity (int16 ar)
{
     9a0:	4e5f544e 	cdpmi	4, 5, cr5, cr15, cr14, {2}
     9a4:	4700494d 	strmi	r4, [r0, -sp, asr #18]
     9a8:	524c4350 	subpl	r4, ip, #1073741825	; 0x40000001
    float vr;
    vr = (float)ar * 3300.0 / 4096.0;
     9ac:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
     9b0:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     9b4:	6c616974 	stclvs	9, cr6, [r1], #-464	; 0xfffffe30
     9b8:	6f72505f 	svcvs	0x0072505f
     9bc:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
     9c0:	756f435f 	strbvc	r4, [pc, #-863]!	; 669 <__vector_table+0x669>
     9c4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     9c8:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
     9cc:	5241555f 	subpl	r5, r1, #398458880	; 0x17c00000
     9d0:	455f3154 	ldrbmi	r3, [pc, #-340]	; 884 <adc_init>
     9d4:	44005252 	strmi	r5, [r0], #-594	; 0x252
     9d8:	00524346 	subseq	r4, r2, r6, asr #6
     9dc:	5f544e49 	svcpl	0x00544e49
     9e0:	31533249 	cmpcc	r3, r9, asr #4
     9e4:	0078545f 	rsbseq	r5, r8, pc, asr r4
     9e8:	5f544e49 	svcpl	0x00544e49
     9ec:	00435452 	subeq	r5, r3, r2, asr r4
     9f0:	5f544e49 	svcpl	0x00544e49
     9f4:	30433249 	subcc	r3, r3, r9, asr #4
    vr = vr / (0.67 * 9);
     9f8:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
     9fc:	4d54465f 	ldclmi	6, cr4, [r4, #-380]	; 0xfffffe84
     a00:	4e490030 	mcrmi	0, 2, r0, cr9, cr0, {1}
     a04:	54465f54 	strbpl	r5, [r6], #-3924	; 0xf54
     a08:	4900314d 	stmdbmi	r0, {r0, r2, r3, r6, r8, ip, sp}
     a0c:	465f544e 	ldrbmi	r5, [pc], -lr, asr #8
     a10:	00324d54 	eorseq	r4, r2, r4, asr sp
     a14:	5f544e49 	svcpl	0x00544e49
     a18:	334d5446 	movtcc	r5, #54342	; 0xd446
     a1c:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
    return (int16)vr;
     a20:	414d445f 	cmpmi	sp, pc, asr r4
     a24:	4d445f31 	stclmi	15, cr5, [r4, #-196]	; 0xffffff3c
     a28:	00373141 	eorseq	r3, r7, r1, asr #2
}
     a2c:	444c504c 	strbmi	r5, [ip], #-76	; 0x4c
     a30:	4344415f 	movtmi	r4, #16735	; 0x415f
     a34:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
     a38:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
     a3c:	00717249 	rsbseq	r7, r1, r9, asr #4
     a40:	444c504c 	strbmi	r5, [ip], #-76	; 0x4c
     a44:	4344415f 	movtmi	r4, #16735	; 0x415f
 * \param  void
 *
 * \return void
 */
void Default_Handler(void)
{
     a48:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
  while (1);
     a4c:	4e490074 	mcrmi	0, 2, r0, cr9, cr4, {3}
 * \param  void
 *
 * \return void
 */
void Reset_Handler(void)
{
     a50:	41555f54 	cmpmi	r5, r4, asr pc
     a54:	5f315452 	svcpl	0x00315452
  unsigned char *source;
  unsigned char *destination;

  /* watchdog disable */
  *((volatile unsigned short *)0x4005200E) = 0xC520;
     a58:	545f5852 	ldrbpl	r5, [pc], #-2130	; a60 <Reset_Handler+0x10>
     a5c:	4e490058 	mcrmi	0, 2, r0, cr9, cr8, {2}
     a60:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
  *((volatile unsigned short *)0x4005200E) = 0xD928;
     a64:	445f3841 	ldrbmi	r3, [pc], #-2113	; a6c <Reset_Handler+0x1c>
     a68:	3432414d 	ldrtcc	r4, [r2], #-333	; 0x14d
     a6c:	4c504c00 	mrrcmi	12, 0, r4, r0, cr0
     a70:	44415f44 	strbmi	r5, [r1], #-3908	; 0xf44
  *((volatile unsigned short *)0x40052000) = 0x01D2;
     a74:	6e455f43 	cdpvs	15, 4, cr5, cr5, cr3, {2}
     a78:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
     a7c:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30

  /* copy data values from ROM to RAM */
  source = (unsigned char *)&_etext;
     a80:	69737265 	ldmdbvs	r3!, {r0, r2, r5, r6, r9, ip, sp, lr}^
     a84:	6c006e6f 	stcvs	14, cr6, [r0], {111}	; 0x6f
     a88:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0x974
  destination = (unsigned char *)&_sdata;
     a8c:	646f6d00 	strbtvs	r6, [pc], #-3328	; a94 <Reset_Handler+0x44>
     a90:	4f500065 	svcmi	0x00500065
  while (destination < (unsigned char*)&_edata) {
     a94:	4d5f5452 	cfldrdmi	mvd5, [pc, #-328]	; 954 <adc_get_ave+0x8>
    *(destination++) = *(source++);
     a98:	614d6d65 	cmpvs	sp, r5, ror #26
     a9c:	72745070 	rsbsvc	r5, r4, #112	; 0x70
     aa0:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
     aa4:	574c4c5f 	smlsldpl	r4, ip, pc, ip	; <UNPREDICTABLE>
     aa8:	45464400 	strbmi	r4, [r6, #-1024]	; 0x400
     aac:	73690052 	cmnvc	r9, #82	; 0x52
  *((volatile unsigned short *)0x40052000) = 0x01D2;

  /* copy data values from ROM to RAM */
  source = (unsigned char *)&_etext;
  destination = (unsigned char *)&_sdata;
  while (destination < (unsigned char*)&_edata) {
     ab0:	75665f72 	strbvc	r5, [r6, #-3954]!	; 0xf72
     ab4:	4900636e 	stmdbmi	r0, {r1, r2, r3, r5, r6, r8, r9, sp, lr}
     ab8:	415f544e 	cmpmi	pc, lr, asr #8
    *(destination++) = *(source++);
  }

  /* clear bss section */
  source = (unsigned char *)&_sbss;
     abc:	00304344 	eorseq	r4, r0, r4, asr #6
     ac0:	5f544e49 	svcpl	0x00544e49
     ac4:	31434441 	cmpcc	r3, r1, asr #8
  destination = (unsigned char *)&_ebss;
     ac8:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
     acc:	4344415f 	movtmi	r4, #16735	; 0x415f
  while (source < destination ) {
     ad0:	4e490032 	mcrmi	0, 2, r0, cr9, cr2, {1}
    *source++ = 0;
     ad4:	44415f54 	strbmi	r5, [r1], #-3924	; 0xf54
     ad8:	49003343 	stmdbmi	r0, {r0, r1, r6, r8, r9, ip, sp}
     adc:	435f544e 	cmpmi	pc, #1308622848	; 0x4e000000
     ae0:	5f304e41 	svcpl	0x00304e41
  }

  /* clear bss section */
  source = (unsigned char *)&_sbss;
  destination = (unsigned char *)&_ebss;
  while (source < destination ) {
     ae4:	6f727245 	svcvs	0x00727245
     ae8:	4e490072 	mcrmi	0, 2, r0, cr9, cr2, {3}
    *source++ = 0;
  }
 //进入系统初始化函数
  SystemInit();
     aec:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
 //进入用户函数
  main();
     af0:	5f303141 	svcpl	0x00303141
 * \param  void
 *
 * \return void
 */
void SystemInit(void)
{
     af4:	32414d44 	subcc	r4, r1, #4352	; 0x1100
  //使能所有IO口时钟
  SIM_SCGC5 |= (SIM_SCGC5_PORTA_MASK | SIM_SCGC5_PORTB_MASK
     af8:	4e490036 	mcrmi	0, 2, r0, cr9, cr6, {1}
     afc:	65525f54 	ldrbvs	r5, [r2, #-3924]	; 0xf54
     b00:	76726573 			; <UNDEFINED> instruction: 0x76726573
     b04:	30316465 	eorscc	r6, r1, r5, ror #8
     b08:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
     b0c:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
     b10:	65767265 	ldrbvs	r7, [r6, #-613]!	; 0x265
     b14:	00333164 	eorseq	r3, r3, r4, ror #2
     b18:	5f544e49 	svcpl	0x00544e49
     b1c:	54454e45 	strbpl	r4, [r5], #-3653	; 0xe45
              | SIM_SCGC5_PORTC_MASK | SIM_SCGC5_PORTD_MASK
              | SIM_SCGC5_PORTE_MASK);
  //初始化各部分时钟：系统内核主频、总线时钟、FlexBus时钟、Flash时钟
  LPLD_PLL_Setup(CORE_CLK_MHZ);
     b20:	7272455f 	rsbsvc	r4, r2, #398458880	; 0x17c00000
     b24:	4900726f 	stmdbmi	r0, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}
  
  //更新内核主频
  SystemCoreClockUpdate();
     b28:	495f544e 	ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>
  
  //获取各部分时钟
  g_core_clock = SystemCoreClock;
     b2c:	5f305332 	svcpl	0x00305332
     b30:	49007852 	stmdbmi	r0, {r1, r4, r6, fp, ip, sp, lr}
     b34:	445f544e 	ldrbmi	r5, [pc], #-1102	; b3c <SystemInit+0x48>
     b38:	5f33414d 	svcpl	0x0033414d
     b3c:	31414d44 	cmpcc	r1, r4, asr #26
  g_bus_clock = g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV2_MASK) >> SIM_CLKDIV1_OUTDIV2_SHIFT)+ 1u);
     b40:	4e490039 	mcrmi	0, 2, r0, cr9, cr9, {1}
     b44:	41555f54 	cmpmi	r5, r4, asr pc
     b48:	5f335452 	svcpl	0x00335452
     b4c:	545f5852 	ldrbpl	r5, [pc], #-2130	; b54 <SystemInit+0x60>
     b50:	504c0058 	subpl	r0, ip, r8, asr r0
     b54:	415f444c 	cmpmi	pc, ip, asr #8
     b58:	435f4344 	cmpmi	pc, #268435457	; 0x10000001
     b5c:	49006c61 	stmdbmi	r0, {r0, r5, r6, sl, fp, sp, lr}
     b60:	4d5f544e 	cfldrdmi	mvd5, [pc, #-312]	; a30 <adc_result_to_velocity+0x90>
     b64:	4d5f6d65 	ldclmi	13, cr6, [pc, #-404]	; 9d8 <adc_result_to_velocity+0x38>
     b68:	67616e61 	strbvs	r6, [r1, -r1, ror #28]!
     b6c:	61465f65 	cmpvs	r6, r5, ror #30
     b70:	00746c75 	rsbseq	r6, r4, r5, ror ip
     b74:	52465349 	subpl	r5, r6, #603979777	; 0x24000001
  g_flexbus_clock =  g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV3_MASK) >> SIM_CLKDIV1_OUTDIV3_SHIFT)+ 1u);
     b78:	524f5000 	subpl	r5, pc, #0
     b7c:	654d5f54 	strbvs	r5, [sp, #-3924]	; 0xf54
     b80:	70614d6d 	rsbvc	r4, r1, sp, ror #26
     b84:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
     b88:	414d445f 	cmpmi	sp, pc, asr r4
     b8c:	4d445f37 	stclmi	15, cr5, [r4, #-220]	; 0xffffff24
     b90:	00333241 	eorseq	r3, r3, r1, asr #4
     b94:	5f544e49 	svcpl	0x00544e49
     b98:	48425355 	stmdami	r2, {r0, r2, r4, r6, r8, r9, ip, lr}^
     b9c:	4e490053 	mcrmi	0, 2, r0, cr9, cr3, {2}
     ba0:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
     ba4:	5f323141 	svcpl	0x00323141
     ba8:	32414d44 	subcc	r4, r1, #4352	; 0x1100
  g_flash_clock =  g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV4_MASK) >> SIM_CLKDIV1_OUTDIV4_SHIFT)+ 1u);
     bac:	4e490038 	mcrmi	0, 2, r0, cr9, cr8, {1}
     bb0:	41435f54 	cmpmi	r3, r4, asr pc
     bb4:	525f314e 	subspl	r3, pc, #-2147483629	; 0x80000013
     bb8:	61575f78 	cmpvs	r7, r8, ror pc
     bbc:	6e696e72 	mcrvs	14, 3, r6, cr9, cr2, {3}
     bc0:	4e490067 	cdpmi	0, 4, cr0, cr9, cr7, {3}
     bc4:	65525f54 	ldrbvs	r5, [r2, #-3924]	; 0xf54
     bc8:	76726573 			; <UNDEFINED> instruction: 0x76726573
     bcc:	00376465 	eorseq	r6, r7, r5, ror #8
     bd0:	5f544e49 	svcpl	0x00544e49
     bd4:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
     bd8:	64657672 	strbtvs	r7, [r5], #-1650	; 0x672
     bdc:	4e490038 	mcrmi	0, 2, r0, cr9, cr8, {1}
     be0:	65525f54 	ldrbvs	r5, [r2, #-3924]	; 0xf54
 
    //初始化系统终端
  systemTerm ();
     be4:	76726573 			; <UNDEFINED> instruction: 0x76726573
 *
 * @brief  更新全局变量SystemCoreClock的值，以便获取最新的系统内核频率。
 *         
 */
void SystemCoreClockUpdate (void) 
{
     be8:	00396465 	eorseq	r6, r9, r5, ror #8
     bec:	5f544e49 	svcpl	0x00544e49
    uint32_t temp;
    temp =  CPU_XTAL_CLK_HZ *((uint32_t)(MCG_C6 & MCG_C6_VDIV_MASK) + 16u );
     bf0:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
     bf4:	52455f33 	subpl	r5, r5, #204	; 0xcc
     bf8:	4e490052 	mcrmi	0, 2, r0, cr9, cr2, {2}
     bfc:	32495f54 	subcc	r5, r9, #336	; 0x150
     c00:	545f3053 	ldrbpl	r3, [pc], #-83	; c08 <SystemCoreClockUpdate+0x20>
     c04:	46440078 			; <UNDEFINED> instruction: 0x46440078
     c08:	4c005257 	sfmmi	f5, 4, [r0], {87}	; 0x57
     c0c:	5f444c50 	svcpl	0x00444c50
     c10:	5f434441 	svcpl	0x00434441
     c14:	52746547 	rsbspl	r6, r4, #297795584	; 0x11c00000
    temp = (uint32_t)(temp/((uint32_t)(MCG_C5 & MCG_C5_PRDIV_MASK) +1u ))/2;
     c18:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
     c1c:	4e490074 	mcrmi	0, 2, r0, cr9, cr4, {3}
     c20:	41435f54 	cmpmi	r3, r4, asr pc
     c24:	545f304e 	ldrbpl	r3, [pc], #-78	; c2c <SystemCoreClockUpdate+0x44>
     c28:	61575f78 	cmpvs	r7, r8, ror pc
     c2c:	6e696e72 	mcrvs	14, 3, r6, cr9, cr2, {3}
     c30:	4e490067 	cdpmi	0, 4, cr0, cr9, cr7, {3}
     c34:	41555f54 	cmpmi	r5, r4, asr pc
    SystemCoreClock = temp;
     c38:	5f355452 	svcpl	0x00355452
     c3c:	545f5852 	ldrbpl	r5, [pc], #-2130	; c44 <SystemCoreClockUpdate+0x5c>
     c40:	4e490058 	mcrmi	0, 2, r0, cr9, cr8, {2}
}
     c44:	41555f54 	cmpmi	r5, r4, asr pc
     c48:	5f305452 	svcpl	0x00305452
/*
 * 使能中断
 */

void enable_irq (int irq)
{
     c4c:	00525245 	subseq	r5, r2, r5, asr #4
     c50:	5f544e49 	svcpl	0x00544e49
    int div;
    if (irq > 105)
     c54:	75626544 	strbvc	r6, [r2, #-1348]!	; 0x544
     c58:	6e6f4d67 	cdpvs	13, 6, cr4, cr15, cr7, {3}
        irq = 105;
     c5c:	726f7469 	rsbvc	r7, pc, #1761607680	; 0x69000000
    div = irq / 32;
     c60:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
     c64:	414d445f 	cmpmi	sp, pc, asr r4
     c68:	4d445f35 	stclmi	15, cr5, [r4, #-212]	; 0xffffff2c
     c6c:	00313241 	eorseq	r3, r1, r1, asr #4
    switch (div)
     c70:	444c504c 	strbmi	r5, [ip], #-76	; 0x4c
     c74:	4344415f 	movtmi	r4, #16735	; 0x415f
     c78:	6965445f 	stmdbvs	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
     c7c:	0074696e 	rsbseq	r6, r4, lr, ror #18
     c80:	5f544e49 	svcpl	0x00544e49
     c84:	6954504c 	ldmdbvs	r4, {r2, r3, r6, ip, lr}^
     c88:	0072656d 	rsbseq	r6, r2, sp, ror #10
     c8c:	5f544e49 	svcpl	0x00544e49
    {
        case 0x0:
            NVICICPR0 |= 1 << (irq & 0x1F);
     c90:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
     c94:	006b6369 	rsbeq	r6, fp, r9, ror #6
     c98:	5f544e49 	svcpl	0x00544e49
     c9c:	5f414d44 	svcpl	0x00414d44
     ca0:	6f727245 	svcvs	0x00727245
     ca4:	4e490072 	mcrmi	0, 2, r0, cr9, cr2, {3}
     ca8:	61485f54 	cmpvs	r8, r4, asr pc
     cac:	465f6472 			; <UNDEFINED> instruction: 0x465f6472
     cb0:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
     cb4:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
            NVICISER0 |= 1 << (irq & 0x1F);
     cb8:	524f505f 	subpl	r5, pc, #95	; 0x5f
     cbc:	49004154 	stmdbmi	r0, {r2, r4, r6, r8, lr}
     cc0:	505f544e 	subspl	r5, pc, lr, asr #8
     cc4:	4254524f 	subsmi	r5, r4, #-268435452	; 0xf0000004
     cc8:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
     ccc:	524f505f 	subpl	r5, pc, #95	; 0x5f
     cd0:	49004454 	stmdbmi	r0, {r2, r4, r6, sl, lr}
     cd4:	505f544e 	subspl	r5, pc, lr, asr #8
     cd8:	4554524f 	ldrbmi	r5, [r4, #-591]	; 0x24f
            break;
     cdc:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
        case 0x1:
            NVICICPR1 |= 1 << (irq & 0x1F);
     ce0:	524f505f 	subpl	r5, pc, #95	; 0x5f
     ce4:	49004654 	stmdbmi	r0, {r2, r4, r6, r9, sl, lr}
     ce8:	445f544e 	ldrbmi	r5, [pc], #-1102	; cf0 <enable_irq+0xa4>
     cec:	41005244 	tstmi	r0, r4, asr #4
     cf0:	5f304344 	svcpl	0x00304344
     cf4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     cf8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     cfc:	61007265 	tstvs	r0, r5, ror #4
     d00:	695f6364 	ldmdbvs	pc, {r2, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
     d04:	5f74696e 	svcpl	0x0074696e
            NVICISER1 |= 1 << (irq & 0x1F);
     d08:	75727473 	ldrbvc	r7, [r2, #-1139]!	; 0x473
     d0c:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
     d10:	4e490065 	cdpmi	0, 4, cr0, cr9, cr5, {3}
     d14:	53545f54 	cmppl	r4, #336	; 0x150
     d18:	49003049 	stmdbmi	r0, {r0, r3, r6, ip, sp}
     d1c:	445f544e 	ldrbmi	r5, [pc], #-1102	; d24 <enable_irq+0xd8>
     d20:	3431414d 	ldrtcc	r4, [r1], #-333	; 0x14d
     d24:	414d445f 	cmpmi	sp, pc, asr r4
     d28:	41003033 	tstmi	r0, r3, lsr r0
            break;
        case 0x2:
            NVICICPR2 |= 1 << (irq & 0x1F);
     d2c:	68436364 	stmdavs	r3, {r2, r5, r6, r8, r9, sp, lr}^
     d30:	756e456e 	strbvc	r4, [lr, #-1390]!	; 0x56e
     d34:	79545f6d 	ldmdbvc	r4, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     d38:	6d006570 	cfstr32vs	mvfx6, [r0, #-448]	; 0xfffffe40
     d3c:	62617875 	rsbvs	r7, r1, #7667712	; 0x750000
     d40:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
     d44:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
     d48:	65767265 	ldrbvs	r7, [r6, #-613]!	; 0x265
     d4c:	00393564 	eorseq	r3, r9, r4, ror #10
     d50:	5f544e49 	svcpl	0x00544e49
            NVICISER2 |= 1 << (irq & 0x1F);
     d54:	30414d44 	subcc	r4, r1, r4, asr #26
     d58:	414d445f 	cmpmi	sp, pc, asr r4
     d5c:	49003631 	stmdbmi	r0, {r0, r4, r5, r9, sl, ip, sp}
     d60:	555f544e 	ldrbpl	r5, [pc, #-1102]	; 91a <convert+0x12>
     d64:	30545241 	subscc	r5, r4, r1, asr #4
     d68:	5f58525f 	svcpl	0x0058525f
     d6c:	49005854 	stmdbmi	r0, {r2, r4, r6, fp, ip, lr}
     d70:	4e5f544e 	cdpmi	4, 5, cr5, cr15, cr14, {2}
     d74:	4c004346 	stcmi	3, cr4, [r0], {70}	; 0x46
            break;
     d78:	5f444c50 	svcpl	0x00444c50
        case 0x3:
            NVICICPR3 |= 1 << (irq & 0x1F);
     d7c:	5f434441 	svcpl	0x00434441
     d80:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
     d84:	7249656c 	subvc	r6, r9, #452984832	; 0x1b000000
     d88:	4e490071 	mcrmi	0, 2, r0, cr9, cr1, {3}
     d8c:	53555f54 	cmppl	r5, #336	; 0x150
     d90:	44434442 	strbmi	r4, [r3], #-1090	; 0x442
     d94:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
     d98:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     d9c:	6c616974 	stclvs	9, cr6, [r1], #-464	; 0xfffffe30
     da0:	6174535f 	cmnvs	r4, pc, asr r3
            NVICISER3 |= 1 << (irq & 0x1F);
     da4:	505f6b63 	subspl	r6, pc, r3, ror #22
     da8:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
     dac:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     db0:	545f544e 	ldrbpl	r5, [pc], #-1102	; db8 <enable_irq+0x16c>
     db4:	65706d61 	ldrbvs	r6, [r0, #-3425]!	; 0xd61
     db8:	4e490072 	mcrmi	0, 2, r0, cr9, cr2, {3}
     dbc:	4f505f54 	svcmi	0x00505f54
     dc0:	00435452 	subeq	r5, r3, r2, asr r4
     dc4:	5f544e49 	svcpl	0x00544e49
            break;
    }
}
     dc8:	304e4143 	subcc	r4, lr, r3, asr #2
     dcc:	7375425f 	cmnvc	r5, #-268435451	; 0xf0000005
     dd0:	66664f5f 	uqsaxvs	r4, r6, pc	; <UNPREDICTABLE>
/*
 * 关闭中断
 */

void disable_irq (int irq)
{
     dd4:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
     dd8:	4253555f 	subsmi	r5, r3, #398458880	; 0x17c00000
    int div;
    if (irq > 105)
     ddc:	4e490030 	mcrmi	0, 2, r0, cr9, cr0, {1}
     de0:	65525f54 	ldrbvs	r5, [r2, #-3924]	; 0xf54
        irq = 105;
     de4:	76726573 			; <UNDEFINED> instruction: 0x76726573
    div = irq / 32;
     de8:	30316465 	eorscc	r6, r1, r5, ror #8
     dec:	4e490032 	mcrmi	0, 2, r0, cr9, cr2, {1}
     df0:	65505f54 	ldrbvs	r5, [r0, #-3924]	; 0xf54
     df4:	6261646e 	rsbvs	r6, r1, #1845493760	; 0x6e000000
    switch (div)
     df8:	7253656c 	subsvc	r6, r3, #452984832	; 0x1b000000
     dfc:	71655276 	smcvc	21798	; 0x5526
     e00:	4c504c00 	mrrcmi	12, 0, r4, r0, cr0
     e04:	44415f44 	strbmi	r5, [r1], #-3908	; 0xf44
     e08:	68435f43 	stmdavs	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     e0c:	6e455f6e 	cdpvs	15, 4, cr5, cr5, cr14, {3}
     e10:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    {
        case 0x0:
            NVICICPR0 |= 1 << (irq & 0x1F);
     e14:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
     e18:	4654465f 			; <UNDEFINED> instruction: 0x4654465f
     e1c:	4e490045 	cdpmi	0, 4, cr0, cr9, cr5, {2}
     e20:	4e455f54 	mcrmi	15, 2, r5, cr5, cr4, {2}
     e24:	545f5445 	ldrbpl	r5, [pc], #-1093	; e2c <disable_irq+0x58>
     e28:	736e6172 	cmnvc	lr, #-2147483620	; 0x8000001c
     e2c:	0074696d 	rsbseq	r6, r4, sp, ror #18
     e30:	5f544e49 	svcpl	0x00544e49
     e34:	314e4143 	cmpcc	lr, r3, asr #2
     e38:	65524f5f 	ldrbvs	r4, [r2, #-3935]	; 0xf5f
            break;
     e3c:	654d5f64 	strbvs	r5, [sp, #-3940]	; 0xf64
        case 0x1:
            NVICICPR1 |= 1 << (irq & 0x1F);
     e40:	67617373 			; <UNDEFINED> instruction: 0x67617373
     e44:	75625f65 	strbvc	r5, [r2, #-3941]!	; 0xf65
     e48:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     e4c:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
     e50:	5241555f 	subpl	r5, r1, #398458880	; 0x17c00000
     e54:	455f3554 	ldrbmi	r3, [pc, #-1364]	; 908 <convert>
     e58:	49005252 	stmdbmi	r0, {r1, r4, r6, r9, ip, lr}
     e5c:	535f544e 	cmppl	pc, #1308622848	; 0x4e000000
     e60:	49004957 	stmdbmi	r0, {r0, r1, r2, r4, r6, r8, fp, lr}
     e64:	435f544e 	cmpmi	pc, #1308622848	; 0x4e000000
            break;
        case 0x2:
            NVICICPR2 |= 1 << (irq & 0x1F);
     e68:	4900544d 	stmdbmi	r0, {r0, r2, r3, r6, sl, ip, lr}
     e6c:	525f544e 	subspl	r5, pc, #1308622848	; 0x4e000000
     e70:	4900474e 	stmdbmi	r0, {r1, r2, r3, r6, r8, r9, sl, lr}
     e74:	495f544e 	ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>
     e78:	00314332 	eorseq	r4, r1, r2, lsr r3
     e7c:	5f544e49 	svcpl	0x00544e49
     e80:	32414d44 	subcc	r4, r1, #4352	; 0x1100
     e84:	414d445f 	cmpmi	sp, pc, asr r4
     e88:	49003831 	stmdbmi	r0, {r0, r4, r5, fp, ip, sp}
     e8c:	555f544e 	ldrbpl	r5, [pc, #-1102]	; a46 <adc_result_to_velocity+0xa6>
            break;
     e90:	32545241 	subscc	r5, r4, #268435460	; 0x10000004
        case 0x3:
            NVICICPR3 |= 1 << (irq & 0x1F);
     e94:	5f58525f 	svcpl	0x0058525f
     e98:	49005854 	stmdbmi	r0, {r2, r4, r6, fp, ip, lr}
     e9c:	445f544e 	ldrbmi	r5, [pc], #-1102	; ea4 <disable_irq+0xd0>
     ea0:	5f39414d 	svcpl	0x0039414d
     ea4:	32414d44 	subcc	r4, r1, #4352	; 0x1100
     ea8:	4e490035 	mcrmi	0, 2, r0, cr9, cr5, {1}
     eac:	65525f54 	ldrbvs	r5, [r2, #-3924]	; 0xf54
     eb0:	76726573 			; <UNDEFINED> instruction: 0x76726573
     eb4:	31316465 	teqcc	r1, r5, ror #8
     eb8:	4e490033 	mcrmi	0, 2, r0, cr9, cr3, {1}
            break;
    }
}
     ebc:	65525f54 	ldrbvs	r5, [r2, #-3924]	; 0xf54
     ec0:	76726573 			; <UNDEFINED> instruction: 0x76726573
     ec4:	31316465 	teqcc	r1, r5, ror #8
/*
 * 系统终端初始化函数
 */

 void systemTerm (void)
 {
     ec8:	4e490036 	mcrmi	0, 2, r0, cr9, cr6, {1}
     ecc:	41435f54 	cmpmi	r3, r4, asr pc
     UART_InitTypeDef uart_init_struct;
     uart_init_struct.UART_Uartx = UART0;
     ed0:	575f304e 	ldrbpl	r3, [pc, -lr, asr #32]
     ed4:	5f656b61 	svcpl	0x00656b61
     uart_init_struct.UART_BaudRate = 9600;
     ed8:	64007055 	strvs	r7, [r0], #-85	; 0x55
     edc:	00666669 	rsbeq	r6, r6, r9, ror #12
     uart_init_struct.UART_RxPin = PTB16;
     ee0:	5f544e49 	svcpl	0x00544e49
     uart_init_struct.UART_TxPin = PTB17;
     ee4:	30495053 	subcc	r5, r9, r3, asr r0
     ee8:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900

     LPLD_UART_Init (uart_init_struct);
     eec:	4950535f 	ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
     ef0:	4e490031 	mcrmi	0, 2, r0, cr9, cr1, {1}
     ef4:	50535f54 	subspl	r5, r3, r4, asr pc

 }
     ef8:	49003249 	stmdbmi	r0, {r0, r3, r6, r9, ip, sp}
     efc:	445f544e 	ldrbmi	r5, [pc], #-1102	; f04 <LPLD_ADC_Init+0x4>
 * 输出:
 *    0--配置错误
 *    1--配置成功
 */
uint8 LPLD_ADC_Init(ADC_InitTypeDef adc_init_structure)
{
     f00:	00304341 	eorseq	r4, r0, r1, asr #6
     f04:	5f544e49 	svcpl	0x00544e49
     f08:	31434144 	cmpcc	r3, r4, asr #2
     f0c:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
  uint8 i;
  ADC_MemMapPtr adcx = adc_init_structure.ADC_Adcx;
     f10:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
  uint8 diff = adc_init_structure.ADC_DiffMode;
     f14:	65767265 	ldrbvs	r7, [r6, #-613]!	; 0x265
     f18:	00353964 	eorseq	r3, r5, r4, ror #18
  uint8 mode = adc_init_structure.ADC_BitMode;
     f1c:	5f544e49 	svcpl	0x00544e49
  uint8 time = adc_init_structure.ADC_SampleTimeCfg;
     f20:	5f435452 	svcpl	0x00435452
     f24:	6f636553 	svcvs	0x00636553
  uint8 ltime = adc_init_structure.ADC_LongSampleTimeSel;
     f28:	0073646e 	rsbseq	r6, r3, lr, ror #8
  uint8 avg = adc_init_structure.ADC_HwAvgSel;
     f2c:	48435047 	stmdami	r3, {r0, r1, r2, r6, ip, lr}^
     f30:	4e490052 	mcrmi	0, 2, r0, cr9, cr2, {2}
  uint8 muxab = adc_init_structure.ADC_MuxSel;
     f34:	41435f54 	cmpmi	r3, r4, asr pc
  uint8 pga = adc_init_structure.ADC_PgaGain;
     f38:	455f314e 	ldrbmi	r3, [pc, #-334]	; df2 <disable_irq+0x1e>
     f3c:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
  uint8 hwtrg = adc_init_structure.ADC_HwTrgCfg;
     f40:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
  ADC_ISR_CALLBACK isr_func = adc_init_structure.ADC_Isr;
     f44:	414d445f 	cmpmi	sp, pc, asr r4
 
  //配置ADC时钟 //这里貌似只配置了两个还要另行配置其他的几个
  if(adcx == ADC0)
     f48:	445f3131 	ldrbmi	r3, [pc], #-305	; f50 <LPLD_ADC_Init+0x50>
     f4c:	3732414d 	ldrcc	r4, [r2, -sp, asr #2]!
     f50:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
     f54:	504d435f 	subpl	r4, sp, pc, asr r3
  {
    i=0;
     f58:	4e490030 	mcrmi	0, 2, r0, cr9, cr0, {1}
    SIM_SCGC6 |= SIM_SCGC6_ADC0_MASK;   // 开启ADC0时钟
     f5c:	4d435f54 	stclmi	15, cr5, [r3, #-336]	; 0xfffffeb0
     f60:	49003150 	stmdbmi	r0, {r4, r6, r8, ip, sp}
     f64:	435f544e 	cmpmi	pc, #1308622848	; 0x4e000000
     f68:	0032504d 	eorseq	r5, r2, sp, asr #32
     f6c:	5f544e49 	svcpl	0x00544e49
     f70:	33504d43 	cmpcc	r0, #4288	; 0x10c0
     f74:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
     f78:	44564c5f 	ldrbmi	r4, [r6], #-3167	; 0xc5f
     f7c:	57564c5f 			; <UNDEFINED> instruction: 0x57564c5f
     f80:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
     f84:	4244505f 	submi	r5, r4, #95	; 0x5f
  }
  else if(adcx == ADC1)
     f88:	4e490030 	mcrmi	0, 2, r0, cr9, cr0, {1}
     f8c:	32495f54 	subcc	r5, r9, #336	; 0x150
     f90:	525f3153 	subspl	r3, pc, #-1073741804	; 0xc0000014
  {
    i=1;
     f94:	44410078 	strbmi	r0, [r1], #-120	; 0x78
     f98:	495f3143 	ldmdbmi	pc, {r0, r1, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    SIM_SCGC3 |= SIM_SCGC3_ADC1_MASK;   // 开启ADC1时钟
     f9c:	61485152 	cmpvs	r8, r2, asr r1
     fa0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     fa4:	4e490072 	mcrmi	0, 2, r0, cr9, cr2, {3}
     fa8:	41555f54 	cmpmi	r5, r4, asr pc
     fac:	5f345452 	svcpl	0x00345452
     fb0:	545f5852 	ldrbpl	r5, [pc], #-2130	; fb8 <LPLD_ADC_Init+0xb8>
     fb4:	64610058 	strbtvs	r0, [r1], #-88	; 0x58
     fb8:	4c007863 	stcmi	8, cr7, [r0], {99}	; 0x63
     fbc:	5f444c50 	svcpl	0x00444c50
     fc0:	5f434441 	svcpl	0x00434441
  }
  else 
  {
    return 0;
     fc4:	00746547 	rsbseq	r6, r4, r7, asr #10
     fc8:	5f6c6163 	svcpl	0x006c6163
  }

  if(adc_init_structure.ADC_CalEnable == TRUE)
     fcc:	00726176 	rsbseq	r6, r2, r6, ror r1
     fd0:	5f544e49 	svcpl	0x00544e49
    LPLD_ADC_Cal(adcx);  //进行ADC校准
     fd4:	5f737542 	svcpl	0x00737542
  
  //设置ADCCFG1寄存器
  adcx->CFG1  &=   (~ADC_CFG1_ADLPC_MASK);         // 重新为正常使用进行配置
     fd8:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     fdc:	4e490074 	mcrmi	0, 2, r0, cr9, cr4, {3}
     fe0:	41435f54 	cmpmi	r3, r4, asr pc
  adcx->CFG1  |=    ADC_CFG1_ADIV(ADIV_1)          // ADC输入时钟分频为 1
     fe4:	545f314e 	ldrbpl	r3, [pc], #-334	; fec <LPLD_ADC_Init+0xec>
                  | (time)                           // 设置长短时间采样模式
                  | ADC_CFG1_ADICLK(ADICLK_BUS_2)  // ADC输入时钟源为 BusClk
     fe8:	61575f78 	cmpvs	r7, r8, ror pc
     fec:	6e696e72 	mcrvs	14, 3, r6, cr9, cr2, {3}
     ff0:	4e490067 	cdpmi	0, 4, cr0, cr9, cr7, {3}
                  | ADC_CFG1_MODE(mode);           //设置ADC转换精度
     ff4:	4e455f54 	mcrmi	15, 2, r5, cr5, cr4, {2}
     ff8:	315f5445 	cmpcc	pc, r5, asr #8
     ffc:	5f383835 	svcpl	0x00383835
  if(adc_init_structure.ADC_CalEnable == TRUE)
    LPLD_ADC_Cal(adcx);  //进行ADC校准
  
  //设置ADCCFG1寄存器
  adcx->CFG1  &=   (~ADC_CFG1_ADLPC_MASK);         // 重新为正常使用进行配置
  adcx->CFG1  |=    ADC_CFG1_ADIV(ADIV_1)          // ADC输入时钟分频为 1
    1000:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
                  | (time)                           // 设置长短时间采样模式
                  | ADC_CFG1_ADICLK(ADICLK_BUS_2)  // ADC输入时钟源为 BusClk
                  | ADC_CFG1_MODE(mode);           //设置ADC转换精度

  //设置ADCCFG2寄存器
  adcx->CFG2 &=  (~ADC_CFG2_ADACKEN_MASK);   //禁用异步时钟输出
    1004:	4e490072 	mcrmi	0, 2, r0, cr9, cr2, {3}
    1008:	73555f54 	cmpvc	r5, #336	; 0x150
    100c:	5f656761 	svcpl	0x00656761
  adcx->CFG2 |=    (muxab)                      // ADC复用选择
    1010:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
                 | (ADC_CFG2_ADHSC_MASK)        // 高速转换
                 | ADC_CFG2_ADLSTS(ltime);    // 长采样时间时钟周期选择
    1014:	4e490074 	mcrmi	0, 2, r0, cr9, cr4, {3}
    1018:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    101c:	445f3441 	ldrbmi	r3, [pc], #-1089	; 1024 <LPLD_ADC_Init+0x124>
    1020:	3032414d 	eorscc	r4, r2, sp, asr #2
    1024:	4c504c00 	mrrcmi	12, 0, r4, r0, cr0
                  | ADC_CFG1_ADICLK(ADICLK_BUS_2)  // ADC输入时钟源为 BusClk
                  | ADC_CFG1_MODE(mode);           //设置ADC转换精度

  //设置ADCCFG2寄存器
  adcx->CFG2 &=  (~ADC_CFG2_ADACKEN_MASK);   //禁用异步时钟输出
  adcx->CFG2 |=    (muxab)                      // ADC复用选择
    1028:	44415f44 	strbmi	r5, [r1], #-3908	; 0xf44
                 | (ADC_CFG2_ADHSC_MASK)        // 高速转换
                 | ADC_CFG2_ADLSTS(ltime);    // 长采样时间时钟周期选择
                                              // 总采样周期见K60技术文档 page:840
  //用于设定阈值
  adcx->CV1  = 0x1234u ; 
    102c:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    1030:	31435374 	hvccc	13620	; 0x3534
  adcx->CV2  = 0x5678u ;
    1034:	434f436e 	movtmi	r4, #62318	; 0xf36e
    1038:	4441004f 	strbmi	r0, [r1], #-79	; 0x4f
 
  adcx->SC2  &= ((~ADC_SC2_ACFE_MASK)     //关闭比较功能 
    103c:	53495f43 	movtpl	r5, #40771	; 0x9f43
    1040:	4e490052 	mcrmi	0, 2, r0, cr9, cr2, {2}
    1044:	41435f54 	cmpmi	r3, r4, asr pc
                 & (~ADC_SC2_DMAEN_MASK)); //关闭DMA
  adcx->SC2  |=  (hwtrg & ADC_SC2_ADTRG_MASK) //设置触发方式
    1048:	425f314e 	subsmi	r3, pc, #-2147483629	; 0x80000013
    104c:	4f5f7375 	svcmi	0x005f7375
    1050:	49006666 	stmdbmi	r0, {r1, r2, r5, r6, r9, sl, sp, lr}
    1054:	445f544e 	ldrbmi	r5, [pc], #-1102	; 105c <LPLD_ADC_Init+0x15c>
    1058:	3331414d 	teqcc	r1, #1073741843	; 0x40000013
                 |  ADC_SC2_ACREN_MASK          //使能范围比较
                 |  ADC_SC2_ACFGT_MASK          //使能大于比较功能
                 |  ADC_SC2_REFSEL(REFSEL_EXT); //选择外部参考源VREFH和VREFL
  
  if(adc_init_structure.ADC_DmaEnable == TRUE) 
    105c:	414d445f 	cmpmi	sp, pc, asr r4
    1060:	49003932 	stmdbmi	r0, {r1, r4, r5, r8, fp, ip, sp}
    adcx->SC2  |= ADC_SC2_DMAEN_MASK;           //使能DMA
    1064:	535f544e 	cmppl	pc, #1308622848	; 0x4e000000
    1068:	00434844 	subeq	r4, r3, r4, asr #16
    106c:	5f544e49 	svcpl	0x00544e49

  adcx->SC3  &=  (~ADC_SC3_CAL_MASK)          //关闭校准
    1070:	54454e45 	strbpl	r4, [r5], #-3653	; 0xe45
    1074:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    1078:	65766965 	ldrbvs	r6, [r6, #-2405]!	; 0x965
                 & (~ADC_SC3_ADCO_MASK);         //选择一次转换
  adcx->SC3  |=  avg;                        //硬件平均
    107c:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
    1080:	5241555f 	subpl	r5, r1, #398458880	; 0x17c00000
    1084:	455f3254 	ldrbmi	r3, [pc, #-596]	; e38 <disable_irq+0x64>
  
  adcx->PGA  = pga<<ADC_PGA_PGAG_SHIFT; 
    1088:	49005252 	stmdbmi	r0, {r1, r4, r6, r9, ip, lr}
    108c:	505f544e 	subspl	r5, pc, lr, asr #8
    1090:	00305449 	eorseq	r5, r0, r9, asr #8
  
  //校准完毕后再重新初始化ADC寄存器
  //adcx->SC1[0] = ADC_SC1_ADCH(AD31);    //复位SC1
  adcx->SC1[hwtrg & 0x01] = diff;         //设置单端、差分输入
    1094:	5f544e49 	svcpl	0x00544e49
    1098:	31544950 	cmpcc	r4, r0, asr r9
    109c:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
    10a0:	5449505f 	strbpl	r5, [r9], #-95	; 0x5f
  
  if(isr_func!= NULL)
    10a4:	4e490032 	mcrmi	0, 2, r0, cr9, cr2, {1}
  {
    ADC_ISR[i] = isr_func;
    10a8:	49505f54 	ldmdbmi	r0, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    10ac:	68003354 	stmdavs	r0, {r2, r4, r6, r8, r9, ip, sp}
    10b0:	67727477 			; <UNDEFINED> instruction: 0x67727477
    10b4:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
  }
  
  return 1;
    10b8:	47434d5f 	smlsldmi	r4, r3, pc, sp	; <UNPREDICTABLE>
}
    10bc:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
    10c0:	4d434d5f 	stclmi	13, cr4, [r3, #-380]	; 0xfffffe84
    10c4:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
    10c8:	5241555f 	subpl	r5, r1, #398458880	; 0x17c00000
 * 输出:
 *    0--配置错误
 *    1--配置成功
 */
uint8 LPLD_ADC_Deinit(ADC_InitTypeDef adc_init_structure)
{
    10cc:	4c5f3054 	mrrcmi	0, 5, r3, pc, cr4	; <UNPREDICTABLE>
    10d0:	49004e4f 	stmdbmi	r0, {r0, r1, r2, r3, r6, r9, sl, fp, lr}
    10d4:	445f544e 	ldrbmi	r5, [pc], #-1102	; 10dc <LPLD_ADC_Deinit+0x10>
    10d8:	3531414d 	ldrcc	r4, [r1, #-333]!	; 0x14d
  ADC_MemMapPtr adcx = adc_init_structure.ADC_Adcx;
    10dc:	414d445f 	cmpmi	sp, pc, asr r4
  uint8 hwtrg = adc_init_structure.ADC_HwTrgCfg;
    10e0:	49003133 	stmdbmi	r0, {r0, r1, r4, r5, r8, ip, sp}
  
  adcx->SC1[hwtrg & 0x01] = ADC_SC1_ADCH(AD31);    //复位SC1
    10e4:	575f544e 	ldrbpl	r5, [pc, -lr, asr #8]
    10e8:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
    10ec:	00676f64 	rsbeq	r6, r7, r4, ror #30
    10f0:	5f544e49 	svcpl	0x00544e49
  
  //配置ADC时钟
  if(adcx == ADC0)
    10f4:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
    10f8:	6c6f435f 	stclvs	3, cr4, [pc], #-380	; f84 <LPLD_ADC_Init+0x84>
    10fc:	6973696c 	ldmdbvs	r3!, {r2, r3, r5, r6, r8, fp, sp, lr}^
    1100:	49006e6f 	stmdbmi	r0, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}
  {
    SIM_SCGC6 &= ~(SIM_SCGC6_ADC0_MASK);   // 关闭ADC0时钟
    1104:	445f544e 	ldrbmi	r5, [pc], #-1102	; 110c <LPLD_ADC_Deinit+0x40>
    1108:	5f36414d 	svcpl	0x0036414d
    110c:	32414d44 	subcc	r4, r1, #4352	; 0x1100
    1110:	4e490032 	mcrmi	0, 2, r0, cr9, cr2, {1}
    1114:	41435f54 	cmpmi	r3, r4, asr pc
    1118:	575f314e 	ldrbpl	r3, [pc, -lr, asr #2]
    111c:	5f656b61 	svcpl	0x00656b61
    1120:	2e007055 	mcrcs	0, 0, r7, cr0, cr5, {2}
    1124:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1128:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  }
  else if(adcx == ADC1)
    112c:	2f77682f 	svccs	0x0077682f
    1130:	615f7768 	cmpvs	pc, r8, ror #14
    1134:	632e6364 	teqvs	lr, #-1879048191	; 0x90000001
    1138:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
  {
    SIM_SCGC3 &= ~(SIM_SCGC3_ADC1_MASK);   // 关闭ADC1时钟
    113c:	5241555f 	subpl	r5, r1, #398458880	; 0x17c00000
    1140:	455f3454 	ldrbmi	r3, [pc, #-1108]	; cf4 <enable_irq+0xa8>
    1144:	49005252 	stmdbmi	r0, {r1, r4, r6, r9, ip, lr}
    1148:	435f544e 	cmpmi	pc, #1308622848	; 0x4e000000
    114c:	5f304e41 	svcpl	0x00304e41
    1150:	575f7852 			; <UNDEFINED> instruction: 0x575f7852
    1154:	696e7261 	stmdbvs	lr!, {r0, r5, r6, r9, ip, sp, lr}^
    1158:	5000676e 	andpl	r6, r0, lr, ror #14
    115c:	00524444 	subseq	r4, r2, r4, asr #8
    1160:	4f495047 	svcmi	0x00495047
  }
  else 
  {
    return 0;
    1164:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    1168:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
  }
  
  return 1;
    116c:	006c6f72 	rsbeq	r6, ip, r2, ror pc
}
    1170:	524f4350 	subpl	r4, pc, #1073741825	; 0x40000001
    1174:	4f545000 	svcmi	0x00545000
    1178:	70670052 	rsbvc	r0, r7, r2, asr r0
 * 输出:
 *    AD通道转换值(右对齐)，若为差分转换结果，则为二进制补码格式(需强制转换为int16)
 *
 */
uint16 LPLD_ADC_Get(ADC_MemMapPtr adcx, AdcChnEnum_Type chn)
{
    117c:	695f6f69 	ldmdbvs	pc, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
    1180:	5f74696e 	svcpl	0x0074696e
    1184:	75727473 	ldrbvc	r7, [r2, #-1139]!	; 0x473
  adcx->SC1[0] &= ~(ADC_SC1_AIEN_MASK);
    1188:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
    118c:	4f4d0065 	svcmi	0x004d0065
    1190:	50475f53 	subpl	r5, r7, r3, asr pc
  adcx->SC1[0] &= ~(ADC_SC1_ADCH_MASK);
    1194:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
    1198:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0x6e
    119c:	534f4d00 	movtpl	r4, #64768	; 0xfd00
  adcx->SC1[0] |= ADC_SC1_ADCH(chn);
    11a0:	4950475f 	ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, lr}^
    11a4:	754f5f4f 	strbvc	r5, [pc, #-3919]	; 25d <__vector_table+0x25d>
    11a8:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    11ac:	4f535000 	svcmi	0x00535000
  while((adcx->SC1[0]&ADC_SC1_COCO_MASK) == 0); //等待转换完成  
    11b0:	4f4d0052 	svcmi	0x004d0052
    11b4:	50475f53 	subpl	r5, r7, r3, asr pc
    11b8:	545f4f49 	ldrbpl	r4, [pc], #-3913	; 11c0 <LPLD_ADC_Get+0x44>
    11bc:	6c67676f 	stclvs	7, cr6, [r7], #-444	; 0xfffffe44
  return adcx->R[0];
    11c0:	61640065 	cmnvs	r4, r5, rrx
}
    11c4:	32336174 	eorscc	r6, r3, #29
    11c8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    11cc:	654d5f4f 	strbvs	r5, [sp, #-3919]	; 0xf4f
 * 输出:
 *    无
 *
 */
void LPLD_ADC_EnableConversion(ADC_MemMapPtr adcx, AdcChnEnum_Type chn, uint8 ab, boolean irq)
{
    11d0:	70614d6d 	rsbvc	r4, r1, sp, ror #26
    11d4:	726f7000 	rsbvc	r7, pc, #0
    11d8:	50007874 	andpl	r7, r0, r4, ror r8
    11dc:	00524944 	subseq	r4, r2, r4, asr #18
  if(irq == TRUE)
    11e0:	5f534f4d 	svcpl	0x00534f4d
  {
    adcx->SC1[ab] |= (ADC_SC1_AIEN_MASK);
    11e4:	4f495047 	svcmi	0x00495047
    11e8:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
    11ec:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    11f0:	00717249 	rsbseq	r7, r1, r9, asr #4
    11f4:	736e6970 	cmnvc	lr, #1835008	; 0x1c0000
  }
  adcx->SC1[ab] &= ~(ADC_SC1_ADCH_MASK);
    11f8:	534f4d00 	movtpl	r4, #64768	; 0xfd00
    11fc:	4950475f 	ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, lr}^
    1200:	6e455f4f 	cdpvs	15, 4, cr5, cr5, cr15, {2}
    1204:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    1208:	00717249 	rsbseq	r7, r1, r9, asr #4
  adcx->SC1[ab] |= ADC_SC1_ADCH(chn);
    120c:	4f495047 	svcmi	0x00495047
    1210:	7269445f 	rsbvc	r4, r9, #1593835520	; 0x5f000000
    1214:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1218:	654d5f4f 	strbvs	r5, [sp, #-3919]	; 0xf4f
    121c:	70614d6d 	rsbvc	r4, r1, sp, ror #26
    1220:	00727450 	rsbseq	r7, r2, r0, asr r4
}
    1224:	4f495047 	svcmi	0x00495047
    1228:	7854505f 	ldmdavc	r4, {r0, r1, r2, r3, r4, r6, ip, lr}^
    122c:	524f5000 	subpl	r5, pc, #0
 * 输出:
 *    AD通道转换值(右对齐)，若为差分转换结果，则为二进制补码格式(需强制转换为int16)
 *
 */
uint16 LPLD_ADC_GetResult(ADC_MemMapPtr adcx, uint8 ab)
{
    1230:	495f4354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    1234:	61485152 	cmpvs	r8, r2, asr r1
    1238:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
  //参数检查
  return adcx->R[ab];
    123c:	4f500072 	svcmi	0x00500072
    1240:	5f445452 	svcpl	0x00445452
    1244:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    1248:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
}
    124c:	47007265 	strmi	r7, [r0, -r5, ror #4]
    1250:	5f4f4950 	svcpl	0x004f4950
    1254:	00727349 	rsbseq	r7, r2, r9, asr #6
*    0--SC1A寄存器COCO位置1
*    1--SC1B寄存器COCO位置1
 *
 */
uint8 LPLD_ADC_GetSC1nCOCO(ADC_MemMapPtr adcx)
{
    1258:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xf50
    125c:	52495f45 	subpl	r5, r9, #276	; 0x114
  if(adcx->SC1[0] & ADC_SC1_COCO_MASK)
    1260:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1264:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    1268:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    return 0;
    126c:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
    1270:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
  if(adcx->SC1[1] & ADC_SC1_COCO_MASK)
    1274:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    1278:	4f4d0066 	svcmi	0x004d0066
    127c:	50475f53 	subpl	r5, r7, r3, asr pc
    return 1;
    1280:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
  return -1;
    1284:	0074696e 	rsbseq	r6, r4, lr, ror #18
}
    1288:	4f495047 	svcmi	0x00495047
    128c:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
    1290:	74756f00 	ldrbtvc	r6, [r5], #-3840	; 0xf00
 *    0--配置错误
 *    1--配置成功
 *
 */
uint8 LPLD_ADC_EnableIrq(ADC_InitTypeDef adc_init_structure)
{
    1294:	00747570 	rsbseq	r7, r4, r0, ror r5
    1298:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xf50
    129c:	52495f41 	subpl	r5, r9, #260	; 0x104
    12a0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
  ADC_MemMapPtr adcx = adc_init_structure.ADC_Adcx;
    12a4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
  
  if(adcx == ADC0)
    12a8:	524f5000 	subpl	r5, pc, #0
    12ac:	495f4254 	ldmdbmi	pc, {r2, r4, r6, r9, lr}^	; <UNPREDICTABLE>
    12b0:	61485152 	cmpvs	r8, r2, asr r1
    12b4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    enable_irq(INT_ADC0 - 16);
    12b8:	50470072 	subpl	r0, r7, r2, ror r0
    12bc:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
  else if(adcx == ADC1)
    12c0:	435f5253 	cmpmi	pc, #805306373	; 0x30000005
    12c4:	424c4c41 	submi	r4, ip, #16640	; 0x4100
    12c8:	004b4341 	subeq	r4, fp, r1, asr #6
    12cc:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    enable_irq (INT_ADC1 - 16);
    12d0:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
    12d4:	77682f62 	strbvc	r2, [r8, -r2, ror #30]!
  else
    return 0;
    12d8:	5f77682f 	svcpl	0x0077682f
    12dc:	6f697067 	svcvs	0x00697067
  return 1;
    12e0:	5000632e 	andpl	r6, r0, lr, lsr #6
}
    12e4:	00524f44 	subseq	r4, r2, r4, asr #30
    12e8:	4f495047 	svcmi	0x00495047
    12ec:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    12f0:	756f0073 	strbvc	r0, [pc, #-115]!	; 1285 <LPLD_ADC_GetSC1nCOCO+0x2d>
 *    0--配置错误
 *    1--配置成功
 *
 */
uint8 LPLD_ADC_DisableIrq(ADC_InitTypeDef adc_init_structure)
{
    12f4:	76696474 			; <UNDEFINED> instruction: 0x76696474
    12f8:	756f0031 	strbvc	r0, [pc, #-49]!	; 12cf <LPLD_ADC_EnableIrq+0x3b>
    12fc:	76696474 			; <UNDEFINED> instruction: 0x76696474
    1300:	756f0032 	strbvc	r0, [pc, #-50]!	; 12d6 <LPLD_ADC_EnableIrq+0x42>
  ADC_MemMapPtr adcx = adc_init_structure.ADC_Adcx;
    1304:	76696474 			; <UNDEFINED> instruction: 0x76696474
  
  if(adcx == ADC0)
    1308:	6f630034 	svcvs	0x00630034
    130c:	645f6572 	ldrbvs	r6, [pc], #-1394	; 1314 <LPLD_ADC_DisableIrq+0x20>
    1310:	2e007669 	cfmadd32cs	mvax3, mvfx7, mvfx0, mvfx9
    1314:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
      disable_irq(INT_ADC0 - 16);
    1318:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    131c:	2f77682f 	svccs	0x0077682f
  else if(adcx == ADC1)
    1320:	6d5f7768 	ldclvs	7, cr7, [pc, #-416]	; 1188 <LPLD_ADC_Get+0xc>
    1324:	632e6763 	teqvs	lr, #25952256	; 0x18c0000
    1328:	6d657400 	cfstrdvs	mvd7, [r5, #-0]
    132c:	65725f70 	ldrbvs	r5, [r2, #-3952]!	; 0xf70
      disable_irq(INT_ADC1 - 16);
    1330:	41440067 	cmpmi	r4, r7, rrx
    1334:	4d5f4154 	ldfmie	f4, [pc, #-336]	; 11ec <LPLD_ADC_EnableConversion+0x1c>
  else
    return 0;
    1338:	46500055 			; <UNDEFINED> instruction: 0x46500055
    133c:	00525041 	subseq	r5, r2, r1, asr #32

  return 1;
    1340:	5f434d46 	svcpl	0x00434d46
}
    1344:	4d6d654d 	cfstr64mi	mvdx6, [sp, #-308]!	; 0xfffffecc
    1348:	66007061 	strvs	r7, [r0], -r1, rrx
    134c:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
    1350:	7669645f 			; <UNDEFINED> instruction: 0x7669645f
 *    0--配置错误
 *    1--配置成功
 *
 */
uint8 LPLD_ADC_Chn_Enable(ADC_MemMapPtr adcx, AdcChnEnum_Type chn)
{
    1354:	726f6300 	rsbvc	r6, pc, #0
    1358:	6c635f65 	stclvs	15, cr5, [r3], #-404	; 0xfffffe6c
    135c:	686d5f6b 	stmdavs	sp!, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
  //判断复用引脚是a或b
  uint8 mux = (adcx->CFG2 & ADC_CFG2_MUXSEL_MASK)>>ADC_CFG2_MUXSEL_SHIFT;
    1360:	6c66007a 	stclvs	0, cr0, [r6], #-488	; 0xfffffe18
    1364:	75627865 	strbvc	r7, [r2, #-2149]!	; 0x865
    1368:	69645f73 	stmdbvs	r4!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    136c:	41540076 	cmpmi	r4, r6, ror r0
    
  if(chn > AD30)
    1370:	00445647 	subeq	r5, r4, r7, asr #12
    return 0;
    1374:	41544144 	cmpmi	r4, r4, asr #2
    1378:	004d555f 	subeq	r5, sp, pc, asr r5
  
  //不同的通道对应不同的引脚，因此需要判断并配置
  if(adcx == ADC0)
    137c:	4f6c6c50 	svcmi	0x006c6c50
    1380:	6f697470 	svcvs	0x00697470
    1384:	756e456e 	strbvc	r4, [lr, #-1390]!	; 0x56e
    1388:	79545f6d 	ldmdbvc	r4, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
  {
    switch(chn)
    138c:	50006570 	andpl	r6, r0, r0, ror r5
    1390:	31304246 	teqcc	r0, r6, asr #4
    1394:	44005243 	strmi	r5, [r0], #-579	; 0x243
    1398:	5f415441 	svcpl	0x00415441
    139c:	70004d4c 	andvc	r4, r0, ip, asr #26
    13a0:	76696472 			; <UNDEFINED> instruction: 0x76696472
    13a4:	54414400 	strbpl	r4, [r1], #-1024	; 0x400
    13a8:	4c4d5f41 	mcrrmi	15, 4, r5, sp, cr1
    13ac:	69647600 	stmdbvs	r4!, {r9, sl, ip, sp, lr}^
    13b0:	504c0076 	subpl	r0, ip, r6, ror r0
    13b4:	505f444c 	subspl	r4, pc, ip, asr #8
    13b8:	535f4c4c 	cmppl	pc, #19456	; 0x4c00
    13bc:	70757465 	rsbsvc	r7, r5, r5, ror #8
    13c0:	74756f00 	ldrbtvc	r6, [r5], #-3840	; 0xf00
    13c4:	33766964 	cmncc	r6, #1638400	; 0x190000
    13c8:	4c504c00 	mrrcmi	12, 0, r4, r0, cr0
    13cc:	65535f44 	ldrbvs	r5, [r3, #-3908]	; 0xf44
    13d0:	59535f74 	ldmdbpl	r3, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    13d4:	49445f53 	stmdbmi	r4, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^
    13d8:	46500056 			; <UNDEFINED> instruction: 0x46500056
    13dc:	43333242 	teqmi	r3, #536870916	; 0x20000004
    13e0:	4d460052 	stclmi	0, cr0, [r6, #-328]	; 0xfffffeb8
    13e4:	654d5f43 	strbvs	r5, [sp, #-3907]	; 0xf43
    13e8:	70614d6d 	rsbvc	r4, r1, sp, ror #26
    13ec:	00727450 	rsbseq	r7, r2, r0, asr r4
    13f0:	5f6c6c70 	svcpl	0x006c6c70
    13f4:	71657266 	cmnvc	r5, r6, ror #4
    13f8:	52415500 	subpl	r5, r1, #0
    13fc:	495f3154 	ldmdbmi	pc, {r2, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    1400:	61485152 	cmpvs	r8, r2, asr r1
    1404:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1408:	72620072 	rsbvc	r0, r2, #114	; 0x72
    140c:	4c006166 	stfmis	f6, [r0], {102}	; 0x66
    1410:	5f444c50 	svcpl	0x00444c50
      case DAD1:   //ADC0_DP1 -- PGA2_DP
      case DAD2:   //PGA0_DP
      case DAD3:   //ADC0_DP3 -- PGA1_DP
        break;
      case AD4:   //ADC0_SE4b -- PTC2     
        if(mux == 1)    //b
    1414:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
    1418:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
          PORTC->PCR[2] =  PORT_PCR_MUX(0);
    141c:	504c0074 	subpl	r0, ip, r4, ror r0
    1420:	555f444c 	ldrbpl	r4, [pc, #-1100]	; fdc <LPLD_ADC_Init+0xdc>
    1424:	5f545241 	svcpl	0x00545241
    1428:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
        break;
      case AD5:   //ADC0_SE5b -- PTD1     
        if(mux == 1)    //b
    142c:	00726168 	rsbseq	r6, r2, r8, ror #2
    1430:	705f7874 	subsvc	r7, pc, r4, ror r8	; <UNPREDICTABLE>
          PORTD->PCR[1] =  PORT_PCR_MUX(0);
    1434:	55006e69 	strpl	r6, [r0, #-3689]	; 0xe69
    1438:	34545241 	ldrbcc	r5, [r4], #-577	; 0x241
    143c:	5152495f 	cmppl	r2, pc, asr r9
    1440:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
        break;
      case AD6:   //ADC0_SE6b -- PTD5
      case AD7:   //ADC0_SE7b -- PTD6     
        if(mux == 1)    //b
    1444:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1448:	444c504c 	strbmi	r5, [ip], #-76	; 0x4c
          PORTD->PCR[chn-1] =  PORT_PCR_MUX(0);
    144c:	5241555f 	subpl	r5, r1, #398458880	; 0x17c00000
    1450:	69445f54 	stmdbvs	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    1454:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
    1458:	71724965 	cmnvc	r2, r5, ror #18
    145c:	52415500 	subpl	r5, r1, #0
    1460:	5f545f54 	svcpl	0x00545f54
        break;
      case AD8:  //ADC0_SE8 -- PTB0
      case AD9:  //ADC0_SE9 -- PTB1
        PORTB->PCR[chn-8] =  PORT_PCR_MUX(0);
    1464:	00525349 	subseq	r5, r2, r9, asr #6
    1468:	64756162 	ldrbtvs	r6, [r5], #-354	; 0x162
    146c:	4c504c00 	mrrcmi	12, 0, r4, r0, cr0
    1470:	41555f44 	cmpmi	r5, r4, asr #30
    1474:	475f5452 			; <UNDEFINED> instruction: 0x475f5452
    1478:	68437465 	stmdavs	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
        break;
      case AD10:  //ADC0_SE10 -- PTA7
      case AD11:  //ADC0_SE11 -- PTA8
        PORTA->PCR[chn-3] =  PORT_PCR_MUX(0);
    147c:	505f7261 	subspl	r7, pc, r1, ror #4
    1480:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0x572
    1484:	5500746e 	strpl	r7, [r0, #-1134]	; 0x46e
    1488:	35545241 	ldrbcc	r5, [r4, #-577]	; 0x241
    148c:	5152495f 	cmppl	r2, pc, asr r9
    1490:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
        break;
      case AD12:  //ADC0_SE12 -- PTB2
      case AD13:  //ADC0_SE13 -- PTB3
        PORTB->PCR[chn-10] =  PORT_PCR_MUX(0);
    1494:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1498:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
    149c:	52495f32 	subpl	r5, r9, #200	; 0xc8
    14a0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    14a4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    14a8:	72617500 	rsbvc	r7, r1, #0
        break;
      case AD14:  //ADC0_SE14 -- PTC0
      case AD15:  //ADC0_SE15 -- PTC1
        PORTC->PCR[chn-14] =  PORT_PCR_MUX(0);
    14ac:	6e695f74 	mcrvs	15, 3, r5, cr9, cr4, {3}
    14b0:	735f7469 	cmpvc	pc, #1761607680	; 0x69000000
    14b4:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    14b8:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
    14bc:	5f787200 	svcpl	0x00787200
    14c0:	00727369 	rsbseq	r7, r2, r9, ror #6
        break;
      case AD16:   //ADC0_SE16
        break;
      case AD17:   //ADC0_SE17 -- PTE24
      case AD18:   //ADC0_SE18 -- PTE25
        PORTE->PCR[chn+7] =  PORT_PCR_MUX(0);
    14c4:	74726175 	ldrbtvc	r6, [r2], #-373	; 0x175
    14c8:	504c0078 	subpl	r0, ip, r8, ror r0
    14cc:	555f444c 	ldrbpl	r4, [pc, #-1100]	; 1088 <LPLD_ADC_Init+0x188>
    14d0:	5f545241 	svcpl	0x00545241
    14d4:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    14d8:	7249656c 	subvc	r6, r9, #452984832	; 0x1b000000
        break;
    14dc:	2e2e0071 	mcrcs	0, 1, r0, cr14, cr1, {3}
      case AD27:   //Bandgap (S.E)
      case AD29:   //VREFH (S.E)
      case AD30:   //VREFL
        break;
      default:
        return 0;  
    14e0:	2f2e2e2f 	svccs	0x002e2e2f
    }
  }
  else if(adcx == ADC1)
    14e4:	2f62696c 	svccs	0x0062696c
    14e8:	682f7768 	stmdavs	pc!, {r3, r5, r6, r8, r9, sl, ip, sp, lr}	; <UNPREDICTABLE>
    14ec:	61755f77 	cmnvs	r5, r7, ror pc
    14f0:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
  {
    switch(chn)
    14f4:	73797300 	cmnvc	r9, #0
    14f8:	006b6c63 	rsbeq	r6, fp, r3, ror #24
    14fc:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
    1500:	52495f30 	subpl	r5, r9, #192	; 0xc0
    1504:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1508:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    150c:	4c504c00 	mrrcmi	12, 0, r4, r0, cr0
    1510:	41555f44 	cmpmi	r5, r4, asr #30
    1514:	505f5452 	subspl	r5, pc, r2, asr r4	; <UNPREDICTABLE>
    1518:	68437475 	stmdavs	r3, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
    151c:	55007261 	strpl	r7, [r0, #-609]	; 0x261
    1520:	33545241 	cmpcc	r4, #268435460	; 0x10000004
    1524:	5152495f 	cmppl	r2, pc, asr r9
    1528:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    152c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1530:	705f7872 	subsvc	r7, pc, r2, ror r8	; <UNPREDICTABLE>
    1534:	4c006e69 	stcmi	14, cr6, [r0], {105}	; 0x69
    1538:	5f444c50 	svcpl	0x00444c50
    153c:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
    1540:	7475505f 	ldrbtvc	r5, [r5], #-95	; 0x5f
    1544:	72616843 	rsbvc	r6, r1, #4390912	; 0x430000
    1548:	00727241 	rsbseq	r7, r2, r1, asr #4
    154c:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
    1550:	495f525f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, ip, lr}^	; <UNPREDICTABLE>
    1554:	74005253 	strvc	r5, [r0], #-595	; 0x253
    1558:	73695f78 	cmnvc	r9, #480	; 0x1e0
    155c:	6e690072 	mcrvs	0, 3, r0, cr9, cr2, {3}
    1560:	6168635f 	cmnvs	r8, pc, asr r3
    1564:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
    1568:	705f7261 	subsvc	r7, pc, r1, ror #4
    156c:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0x572
    1570:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
    1574:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1578:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    157c:	6d6f632f 	stclvs	3, cr6, [pc, #-188]!	; 14c8 <LPLD_ADC_Chn_Enable+0x174>
        break;
      case AD4:   //ADC1_SE4a -- PTE0     //ADC1_SE4b -- PTC8
      case AD5:   //ADC1_SE5a -- PTE1     //ADC1_SE5b -- PTC9
      case AD6:   //ADC1_SE6a -- PTE2     //ADC1_SE6b -- PTC10
      case AD7:   //ADC1_SE7a -- PTE3     //ADC1_SE7b -- PTC11
        if(mux == 0)    //a
    1580:	2f6e6f6d 	svccs	0x006e6f6d
    1584:	632e6f69 	teqvs	lr, #420	; 0x1a4
          PORTE->PCR[chn-4] =  PORT_PCR_MUX(0);
    1588:	74756f00 	ldrbtvc	r6, [r5], #-3840	; 0xf00
    158c:	6168635f 	cmnvs	r8, pc, asr r3
    1590:	72700072 	rsbsvc	r0, r0, #114	; 0x72
    1594:	6b746e69 	blvs	1d1cf40 <__etext+0x1d18ef8>
    1598:	6461705f 	strbtvs	r7, [r1], #-95	; 0x5f
        else            //b
          PORTC->PCR[chn+4] =  PORT_PCR_MUX(0);
        break;
    159c:	6170735f 	cmnvs	r0, pc, asr r3
      case AD6:   //ADC1_SE6a -- PTE2     //ADC1_SE6b -- PTC10
      case AD7:   //ADC1_SE7a -- PTE3     //ADC1_SE7b -- PTC11
        if(mux == 0)    //a
          PORTE->PCR[chn-4] =  PORT_PCR_MUX(0);
        else            //b
          PORTC->PCR[chn+4] =  PORT_PCR_MUX(0);
    15a0:	63006563 	movwvs	r6, #1379	; 0x563
    15a4:	5f746e6f 	svcpl	0x00746e6f
    15a8:	6e006478 	mcrvs	4, 0, r6, cr0, cr8, {3}
    15ac:	70727473 	rsbsvc	r7, r2, r3, ror r4
    15b0:	73656400 	cmnvc	r5, #0
        break;
    15b4:	69660074 	stmdbvs	r6!, {r2, r4, r5, r6}^
      case AD8:  //ADC1_SE8 -- PTB0
      case AD9:  //ADC1_SE9 -- PTB1
        PORTB->PCR[chn-8] =  PORT_PCR_MUX(0);
    15b8:	5f646c65 	svcpl	0x00646c65
    15bc:	74646977 	strbtvc	r6, [r4], #-2423	; 0x977
    15c0:	6c6e0068 	stclvs	0, cr0, [lr], #-416	; 0xfffffe60
    15c4:	75006e65 	strvc	r6, [r0, #-3685]	; 0xe65
    15c8:	006c6176 	rsbeq	r6, ip, r6, ror r1
        break;
    15cc:	706d756e 	rsbvc	r7, sp, lr, ror #10
      case AD10:  //ADC1_SE10 -- PTB4
      case AD11:  //ADC1_SE11 -- PTB5
      case AD12:  //ADC1_SE12 -- PTB6
      case AD13:  //ADC1_SE13 -- PTB7
        PORTB->PCR[chn-6] =  PORT_PCR_MUX(0);
    15d0:	74737600 	ldrbtvc	r7, [r3], #-1536	; 0x600
    15d4:	5f007072 	svcpl	0x00007072
    15d8:	5f61765f 	svcpl	0x0061765f
    15dc:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0x96c
    15e0:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
        break;
    15e4:	006b746e 	rsbeq	r7, fp, lr, ror #8
      case AD14:  //ADC1_SE14 -- PTB10
      case AD15:  //ADC1_SE15 -- PTB11
        PORTB->PCR[chn-4] =  PORT_PCR_MUX(0);
    15e8:	69727073 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, ip, sp, lr}^
    15ec:	0066746e 	rsbeq	r7, r6, lr, ror #8
    15f0:	6c617669 	stclvs	6, cr7, [r1], #-420	; 0xfffffe5c
    15f4:	6f640070 	svcvs	0x00640070
    15f8:	6900656e 	stmdbvs	r0, {r1, r2, r3, r5, r6, r8, sl, sp, lr}
        break;
    15fc:	006c6176 	rsbeq	r6, ip, r6, ror r1
      case AD16:   //ADC1_SE16
        break;
      case AD17:  //ADC1_SE17 -- PTA17
        PORTA->PCR[chn] =  PORT_PCR_MUX(0);
    1600:	4e495250 	mcrmi	2, 2, r5, cr9, cr0, {2}
    1604:	495f4b54 	ldmdbmi	pc, {r2, r4, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>
    1608:	004f464e 	subeq	r4, pc, lr, asr #12
    160c:	69646172 	stmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
        break;
    1610:	75630078 	strbvc	r0, [r3, #-120]!	; 0x78
      case AD27:   //Bandgap (S.E)
      case AD29:   //VREFH (S.E)
      case AD30:   //VREFL
        break;
      default:
        return 0;  
    1614:	6e656c72 	mcrvs	12, 3, r6, cr5, cr2, {3}
    1618:	615f5f00 	cmpvs	pc, r0, lsl #30
    }
  }
  else
  {
    return 0;
    161c:	76730070 			; <UNDEFINED> instruction: 0x76730070
    {
      case DAD0:   //ADC0_DP0 -- PGA0_DP
      case DAD1:   //ADC0_DP1 -- PGA2_DP
      case DAD2:   //PGA0_DP
      case DAD3:   //ADC0_DP3 -- PGA1_DP
        break;
    1620:	76006c61 	strvc	r6, [r0], -r1, ror #24
      case AD4:   //ADC0_SE4b -- PTC2     
        if(mux == 1)    //b
          PORTC->PCR[2] =  PORT_PCR_MUX(0);
        break;
    1624:	006e656c 	rsbeq	r6, lr, ip, ror #10
      case AD5:   //ADC0_SE5b -- PTD1     
        if(mux == 1)    //b
          PORTD->PCR[1] =  PORT_PCR_MUX(0);
        break;
    1628:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
      case AD6:   //ADC0_SE6b -- PTD5
      case AD7:   //ADC0_SE7b -- PTD6     
        if(mux == 1)    //b
          PORTD->PCR[chn-1] =  PORT_PCR_MUX(0);
        break;
    162c:	705f6b74 	subsvc	r6, pc, r4, ror fp	; <UNPREDICTABLE>
    {
      case DAD0:   //ADC1_DP0 -- PGA1_DP
      case DAD1:   //ADC1_DP1 -- PGA3_DP
      case DAD2:   //PGA1_DP 
      case DAD3:   //ADC1_DP3 -- PGA0_DP
        break;
    1630:	00637475 	rsbeq	r7, r3, r5, ror r4
  else
  {
    return 0;
  }
  
  return 1;
    1634:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
}
    1638:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
    163c:	6f632f62 	svcvs	0x00632f62
    1640:	6e6f6d6d 	cdpvs	13, 6, cr6, cr15, cr13, {3}
 * 输出:
 *    0--配置错误
 *    1--配置成功
 */
static uint8 LPLD_ADC_Cal(ADC_MemMapPtr adcx)
{
    1644:	6972702f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, ip, sp, lr}^
    1648:	2e66746e 	cdpcs	4, 6, cr7, cr6, cr14, {3}
  //32次硬件平均、ADCK不超过4MHz
  //参考高=Vdda、正常功耗模式
  //可忽略的配置：
  //输入通道、转换模式连续功能、比较功能、精度、差分单端
  //设置ADCCFG1寄存器
  adcx->CFG1  &= (~ADC_CFG1_ADLPC_MASK);          // 正常功耗配置
    164c:	6c660063 	stclvs	0, cr0, [r6], #-396	; 0xfffffe74
    1650:	5f736761 	svcpl	0x00736761
    1654:	64657375 	strbtvs	r7, [r5], #-885	; 0x375
  adcx->CFG1  |=  ADC_CFG1_ADIV(ADIV_8)          // ADC输入时钟分频为8
    1658:	61767200 	cmnvs	r6, r0, lsl #4
    165c:	0065756c 	rsbeq	r7, r5, ip, ror #10
    1660:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
                  | ADC_CFG1_ADLSMP_MASK           // 设置长时间采样模式
                  | ADC_CFG1_ADICLK(ADICLK_BUS_2); // ADC输入时钟源为 BusClk/2

  adcx->CFG2  &= (~ADC_CFG2_ADACKEN_MASK);
    1664:	705f6b74 	subsvc	r6, pc, r4, ror fp	; <UNPREDICTABLE>
    1668:	7a5f6461 	bvc	17da7f4 <__etext+0x17d67ac>
    166c:	006f7265 	rsbeq	r7, pc, r5, ror #4
  adcx->CFG1  |=  ADC_CFG2_ADHSC_MASK         // 高速转换
    1670:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
    1674:	6e690074 	mcrvs	0, 3, r0, cr9, cr4, {3}
    1678:	70006f66 	andvc	r6, r0, r6, ror #30
                 | ADC_CFG2_ADLSTS(LSAMTIME_20EX); // 长采样时间时钟周期选择 额外20个时钟周期，共24个ADCK周期
                                               // 总采样周期见K60技术文档 page:840
  //用于设定阈值
  adcx->CV1  = 0x1234u ; 
    167c:	746e6972 	strbtvc	r6, [lr], #-2418	; 0x972
    1680:	6b6d5f6b 	blvs	1b59434 <__etext+0x1b553ec>
  adcx->CV2  = 0x5678u ;
    1684:	736d756e 	cmnvc	sp, #461373440	; 0x1b800000
    1688:	76007274 			; <UNDEFINED> instruction: 0x76007274
  
  adcx->SC2 = 0 & (~ADC_SC2_ADTRG_MASK)        //使能软件触发作为校准
    168c:	00727473 	rsbseq	r7, r2, r3, ror r4
    1690:	6e675f5f 	mcrvs	15, 3, r5, cr7, cr15, {2}
                | ADC_SC2_REFSEL(REFSEL_EXT);  //选择外部参考源VREFH和VREFL
    
  adcx->SC3 &= ( ~ADC_SC3_ADCO_MASK & ~ADC_SC3_AVGS_MASK );  //设置单次转换，清除平均标志
    1694:	765f6375 			; <UNDEFINED> instruction: 0x765f6375
    1698:	696c5f61 	stmdbvs	ip!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^
    169c:	64007473 	strvs	r7, [r0], #-1139	; 0x473
  adcx->SC3 |= ( ADC_SC3_AVGE_MASK | ADC_SC3_AVGS(HW_32AVG) );//打开平均标志，设置到最大采样平准
    16a0:	61686373 	smcvs	34355	; 0x8633
    16a4:	6f630072 	svcvs	0x00630072
    16a8:	755f746e 	ldrbvc	r7, [pc, #-1134]	; 1242 <LPLD_ADC_GetResult+0x12>
  
  adcx->SC3 |= ADC_SC3_CAL_MASK ;                            //开始校准
    16ac:	61766300 	cmnvs	r6, r0, lsl #6
    16b0:	Address 0x000016b0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__etext+0x10cccdc>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	204d5241 	subcs	r5, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xd45
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0x464
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2973726f 	ldmdbcs	r3!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
  2c:	372e3420 	strcc	r3, [lr, -r0, lsr #8]!
  30:	3220342e 	eorcc	r3, r0, #771751936	; 0x2e000000
  34:	30333130 	eorscc	r3, r3, r0, lsr r1
  38:	20333139 	eorscs	r3, r3, r9, lsr r1
  3c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  40:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0x165
  44:	415b2029 	cmpmi	fp, r9, lsr #32
  48:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff2fe <__StackLimit+0xdffff2fe>
  4c:	6465626d 	strbtvs	r6, [r5], #-621	; 0x26d
  50:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
  54:	2d375f34 	ldccs	15, cr5, [r7, #-208]!	; 0xffffff30
  58:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  5c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  60:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  64:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  68:	36323032 			; <UNDEFINED> instruction: 0x36323032
  6c:	005d3130 	subseq	r3, sp, r0, lsr r1

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	00000800 	andeq	r0, r0, r0, lsl #16
  1c:	00000046 	andeq	r0, r0, r6, asr #32
  20:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  24:	41018e02 	tstmi	r1, r2, lsl #28
  28:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  2c:	00000007 	andeq	r0, r0, r7
  30:	00000018 	andeq	r0, r0, r8, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	00000848 	andeq	r0, r0, r8, asr #16
  3c:	0000003c 	andeq	r0, r0, ip, lsr r0
  40:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  44:	100e4101 	andne	r4, lr, r1, lsl #2
  48:	00070d41 	andeq	r0, r7, r1, asr #26
  4c:	0000001c 	andeq	r0, r0, ip, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	00000884 	andeq	r0, r0, r4, lsl #17
  58:	00000084 	andeq	r0, r0, r4, lsl #1
  5c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  60:	41018e02 	tstmi	r1, r2, lsl #28
  64:	0c41100e 	mcrreq	0, 0, r1, r1, cr14
  68:	00000807 	andeq	r0, r0, r7, lsl #16
  6c:	0000001c 	andeq	r0, r0, ip, lsl r0
  70:	00000000 	andeq	r0, r0, r0
  74:	00000908 	andeq	r0, r0, r8, lsl #18
  78:	00000042 	andeq	r0, r0, r2, asr #32
  7c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  80:	41018e02 	tstmi	r1, r2, lsl #28
  84:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
  88:	00000007 	andeq	r0, r0, r7
  8c:	0000001c 	andeq	r0, r0, ip, lsl r0
  90:	00000000 	andeq	r0, r0, r0
  94:	0000094c 	andeq	r0, r0, ip, asr #18
  98:	00000052 	andeq	r0, r0, r2, asr r0
  9c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  a0:	41018e02 	tstmi	r1, r2, lsl #28
  a4:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
  a8:	00000007 	andeq	r0, r0, r7
  ac:	0000001c 	andeq	r0, r0, ip, lsl r0
  b0:	00000000 	andeq	r0, r0, r0
  b4:	000009a0 	andeq	r0, r0, r0, lsr #19
  b8:	000000a8 	andeq	r0, r0, r8, lsr #1
  bc:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  c0:	41018e02 	tstmi	r1, r2, lsl #28
  c4:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
  c8:	00000007 	andeq	r0, r0, r7
  cc:	0000000c 	andeq	r0, r0, ip
  d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  d4:	7c020001 	stcvc	0, cr0, [r2], {1}
  d8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  dc:	00000014 	andeq	r0, r0, r4, lsl r0
  e0:	000000cc 	andeq	r0, r0, ip, asr #1
  e4:	00000a48 	andeq	r0, r0, r8, asr #20
  e8:	00000006 	andeq	r0, r0, r6
  ec:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  f0:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  f4:	0000001c 	andeq	r0, r0, ip, lsl r0
  f8:	000000cc 	andeq	r0, r0, ip, asr #1
  fc:	00000a50 	andeq	r0, r0, r0, asr sl
 100:	000000a4 	andeq	r0, r0, r4, lsr #1
 104:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 108:	41018e02 	tstmi	r1, r2, lsl #28
 10c:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 110:	00000007 	andeq	r0, r0, r7
 114:	0000000c 	andeq	r0, r0, ip
 118:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 11c:	7c020001 	stcvc	0, cr0, [r2], {1}
 120:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 124:	00000018 	andeq	r0, r0, r8, lsl r0
 128:	00000114 	andeq	r0, r0, r4, lsl r1
 12c:	00000af4 	strdeq	r0, [r0], -r4
 130:	000000f4 	strdeq	r0, [r0], -r4
 134:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 138:	41018e02 	tstmi	r1, r2, lsl #28
 13c:	0000070d 	andeq	r0, r0, sp, lsl #14
 140:	00000018 	andeq	r0, r0, r8, lsl r0
 144:	00000114 	andeq	r0, r0, r4, lsl r1
 148:	00000be8 	andeq	r0, r0, r8, ror #23
 14c:	00000064 	andeq	r0, r0, r4, rrx
 150:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 154:	100e4101 	andne	r4, lr, r1, lsl #2
 158:	00070d41 	andeq	r0, r7, r1, asr #26
 15c:	00000018 	andeq	r0, r0, r8, lsl r0
 160:	00000114 	andeq	r0, r0, r4, lsl r1
 164:	00000c4c 	andeq	r0, r0, ip, asr #24
 168:	00000186 	andeq	r0, r0, r6, lsl #3
 16c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 170:	180e4101 	stmdane	lr, {r0, r8, lr}
 174:	00070d41 	andeq	r0, r7, r1, asr #26
 178:	00000018 	andeq	r0, r0, r8, lsl r0
 17c:	00000114 	andeq	r0, r0, r4, lsl r1
 180:	00000dd4 	ldrdeq	r0, [r0], -r4
 184:	000000f2 	strdeq	r0, [r0], -r2
 188:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 18c:	180e4101 	stmdane	lr, {r0, r8, lr}
 190:	00070d41 	andeq	r0, r7, r1, asr #26
 194:	0000001c 	andeq	r0, r0, ip, lsl r0
 198:	00000114 	andeq	r0, r0, r4, lsl r1
 19c:	00000ec8 	andeq	r0, r0, r8, asr #29
 1a0:	00000038 	andeq	r0, r0, r8, lsr r0
 1a4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 1a8:	41018e02 	tstmi	r1, r2, lsl #28
 1ac:	0c41280e 	mcrreq	8, 0, r2, r1, cr14
 1b0:	00002007 	andeq	r2, r0, r7
 1b4:	0000000c 	andeq	r0, r0, ip
 1b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 1bc:	7c020001 	stcvc	0, cr0, [r2], {1}
 1c0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 1c4:	0000001c 	andeq	r0, r0, ip, lsl r0
 1c8:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 1cc:	00000f00 	andeq	r0, r0, r0, lsl #30
 1d0:	000001cc 	andeq	r0, r0, ip, asr #3
 1d4:	41100e41 	tstmi	r0, r1, asr #28
 1d8:	0687180e 	streq	r1, [r7], lr, lsl #16
 1dc:	0e41058e 	cdpeq	5, 4, cr0, cr1, cr14, {4}
 1e0:	070d4130 	smladxeq	sp, r0, r1, r4
 1e4:	0000001c 	andeq	r0, r0, ip, lsl r0
 1e8:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 1ec:	000010cc 	andeq	r1, r0, ip, asr #1
 1f0:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 1f4:	41100e41 	tstmi	r0, r1, asr #28
 1f8:	0587140e 	streq	r1, [r7, #1038]	; 0x40e
 1fc:	41200e41 	teqmi	r0, r1, asr #28
 200:	0000070d 	andeq	r0, r0, sp, lsl #14
 204:	00000018 	andeq	r0, r0, r8, lsl r0
 208:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 20c:	0000117c 	andeq	r1, r0, ip, ror r1
 210:	00000054 	andeq	r0, r0, r4, asr r0
 214:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 218:	100e4101 	andne	r4, lr, r1, lsl #2
 21c:	00070d41 	andeq	r0, r7, r1, asr #26
 220:	00000018 	andeq	r0, r0, r8, lsl r0
 224:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 228:	000011d0 	ldrdeq	r1, [r0], -r0
 22c:	0000005e 	andeq	r0, r0, lr, asr r0
 230:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 234:	100e4101 	andne	r4, lr, r1, lsl #2
 238:	00070d41 	andeq	r0, r7, r1, asr #26
 23c:	00000018 	andeq	r0, r0, r8, lsl r0
 240:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 244:	00001230 	andeq	r1, r0, r0, lsr r2
 248:	00000026 	andeq	r0, r0, r6, lsr #32
 24c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 250:	100e4101 	andne	r4, lr, r1, lsl #2
 254:	00070d41 	andeq	r0, r7, r1, asr #26
 258:	00000018 	andeq	r0, r0, r8, lsl r0
 25c:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 260:	00001258 	andeq	r1, r0, r8, asr r2
 264:	0000003c 	andeq	r0, r0, ip, lsr r0
 268:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 26c:	100e4101 	andne	r4, lr, r1, lsl #2
 270:	00070d41 	andeq	r0, r7, r1, asr #26
 274:	0000001c 	andeq	r0, r0, ip, lsl r0
 278:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 27c:	00001294 	muleq	r0, r4, r2
 280:	0000005e 	andeq	r0, r0, lr, asr r0
 284:	41100e41 	tstmi	r0, r1, asr #28
 288:	0687180e 	streq	r1, [r7], lr, lsl #16
 28c:	0e41058e 	cdpeq	5, 4, cr0, cr1, cr14, {4}
 290:	070d4120 	streq	r4, [sp, -r0, lsr #2]
 294:	0000001c 	andeq	r0, r0, ip, lsl r0
 298:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 29c:	000012f4 	strdeq	r1, [r0], -r4
 2a0:	0000005e 	andeq	r0, r0, lr, asr r0
 2a4:	41100e41 	tstmi	r0, r1, asr #28
 2a8:	0687180e 	streq	r1, [r7], lr, lsl #16
 2ac:	0e41058e 	cdpeq	5, 4, cr0, cr1, cr14, {4}
 2b0:	070d4120 	streq	r4, [sp, -r0, lsr #2]
 2b4:	00000018 	andeq	r0, r0, r8, lsl r0
 2b8:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 2bc:	00001354 	andeq	r1, r0, r4, asr r3
 2c0:	000002ee 	andeq	r0, r0, lr, ror #5
 2c4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 2c8:	180e4101 	stmdane	lr, {r0, r8, lr}
 2cc:	00070d41 	andeq	r0, r7, r1, asr #26
 2d0:	00000018 	andeq	r0, r0, r8, lsl r0
 2d4:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 2d8:	00001644 	andeq	r1, r0, r4, asr #12
 2dc:	00000174 	andeq	r0, r0, r4, ror r1
 2e0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 2e4:	180e4101 	stmdane	lr, {r0, r8, lr}
 2e8:	00070d41 	andeq	r0, r7, r1, asr #26
 2ec:	00000018 	andeq	r0, r0, r8, lsl r0
 2f0:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 2f4:	000017b8 			; <UNDEFINED> instruction: 0x000017b8
 2f8:	00000012 	andeq	r0, r0, r2, lsl r0
 2fc:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 300:	41018e02 	tstmi	r1, r2, lsl #28
 304:	0000070d 	andeq	r0, r0, sp, lsl #14
 308:	00000018 	andeq	r0, r0, r8, lsl r0
 30c:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 310:	000017cc 	andeq	r1, r0, ip, asr #15
 314:	00000012 	andeq	r0, r0, r2, lsl r0
 318:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 31c:	41018e02 	tstmi	r1, r2, lsl #28
 320:	0000070d 	andeq	r0, r0, sp, lsl #14
 324:	0000000c 	andeq	r0, r0, ip
 328:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 32c:	7c020001 	stcvc	0, cr0, [r2], {1}
 330:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 334:	0000001c 	andeq	r0, r0, ip, lsl r0
 338:	00000324 	andeq	r0, r0, r4, lsr #6
 33c:	000017e0 	andeq	r1, r0, r0, ror #15
 340:	00000144 	andeq	r0, r0, r4, asr #2
 344:	41100e41 	tstmi	r0, r1, asr #28
 348:	0587140e 	streq	r1, [r7, #1038]	; 0x40e
 34c:	41300e41 	teqmi	r0, r1, asr #28
 350:	0000070d 	andeq	r0, r0, sp, lsl #14
 354:	0000001c 	andeq	r0, r0, ip, lsl r0
 358:	00000324 	andeq	r0, r0, r4, lsr #6
 35c:	00001924 	andeq	r1, r0, r4, lsr #18
 360:	000000f2 	strdeq	r0, [r0], -r2
 364:	41100e41 	tstmi	r0, r1, asr #28
 368:	0687180e 	streq	r1, [r7], lr, lsl #16
 36c:	0e41058e 	cdpeq	5, 4, cr0, cr1, cr14, {4}
 370:	070d4120 	streq	r4, [sp, -r0, lsr #2]
 374:	0000001c 	andeq	r0, r0, ip, lsl r0
 378:	00000324 	andeq	r0, r0, r4, lsr #6
 37c:	00001a18 	andeq	r1, r0, r8, lsl sl
 380:	00000106 	andeq	r0, r0, r6, lsl #2
 384:	41100e41 	tstmi	r0, r1, asr #28
 388:	0587140e 	streq	r1, [r7, #1038]	; 0x40e
 38c:	41280e41 	teqmi	r8, r1, asr #28
 390:	0000070d 	andeq	r0, r0, sp, lsl #14
 394:	00000018 	andeq	r0, r0, r8, lsl r0
 398:	00000324 	andeq	r0, r0, r4, lsr #6
 39c:	00001b20 	andeq	r1, r0, r0, lsr #22
 3a0:	0000001a 	andeq	r0, r0, sl, lsl r0
 3a4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 3a8:	100e4101 	andne	r4, lr, r1, lsl #2
 3ac:	00070d41 	andeq	r0, r7, r1, asr #26
 3b0:	00000018 	andeq	r0, r0, r8, lsl r0
 3b4:	00000324 	andeq	r0, r0, r4, lsr #6
 3b8:	00001b3c 	andeq	r1, r0, ip, lsr fp
 3bc:	0000001a 	andeq	r0, r0, sl, lsl r0
 3c0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 3c4:	100e4101 	andne	r4, lr, r1, lsl #2
 3c8:	00070d41 	andeq	r0, r7, r1, asr #26
 3cc:	00000018 	andeq	r0, r0, r8, lsl r0
 3d0:	00000324 	andeq	r0, r0, r4, lsr #6
 3d4:	00001b58 	andeq	r1, r0, r8, asr fp
 3d8:	0000001c 	andeq	r0, r0, ip, lsl r0
 3dc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 3e0:	180e4101 	stmdane	lr, {r0, r8, lr}
 3e4:	00070d41 	andeq	r0, r7, r1, asr #26
 3e8:	00000018 	andeq	r0, r0, r8, lsl r0
 3ec:	00000324 	andeq	r0, r0, r4, lsr #6
 3f0:	00001b74 	andeq	r1, r0, r4, ror fp
 3f4:	00000022 	andeq	r0, r0, r2, lsr #32
 3f8:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 3fc:	41018e02 	tstmi	r1, r2, lsl #28
 400:	0000070d 	andeq	r0, r0, sp, lsl #14
 404:	00000018 	andeq	r0, r0, r8, lsl r0
 408:	00000324 	andeq	r0, r0, r4, lsr #6
 40c:	00001b98 	muleq	r0, r8, fp
 410:	00000022 	andeq	r0, r0, r2, lsr #32
 414:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 418:	41018e02 	tstmi	r1, r2, lsl #28
 41c:	0000070d 	andeq	r0, r0, sp, lsl #14
 420:	00000018 	andeq	r0, r0, r8, lsl r0
 424:	00000324 	andeq	r0, r0, r4, lsr #6
 428:	00001bbc 			; <UNDEFINED> instruction: 0x00001bbc
 42c:	00000022 	andeq	r0, r0, r2, lsr #32
 430:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 434:	41018e02 	tstmi	r1, r2, lsl #28
 438:	0000070d 	andeq	r0, r0, sp, lsl #14
 43c:	00000018 	andeq	r0, r0, r8, lsl r0
 440:	00000324 	andeq	r0, r0, r4, lsr #6
 444:	00001be0 	andeq	r1, r0, r0, ror #23
 448:	00000022 	andeq	r0, r0, r2, lsr #32
 44c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 450:	41018e02 	tstmi	r1, r2, lsl #28
 454:	0000070d 	andeq	r0, r0, sp, lsl #14
 458:	00000018 	andeq	r0, r0, r8, lsl r0
 45c:	00000324 	andeq	r0, r0, r4, lsr #6
 460:	00001c04 	andeq	r1, r0, r4, lsl #24
 464:	00000022 	andeq	r0, r0, r2, lsr #32
 468:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 46c:	41018e02 	tstmi	r1, r2, lsl #28
 470:	0000070d 	andeq	r0, r0, sp, lsl #14
 474:	0000000c 	andeq	r0, r0, ip
 478:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 47c:	7c020001 	stcvc	0, cr0, [r2], {1}
 480:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 484:	0000001c 	andeq	r0, r0, ip, lsl r0
 488:	00000474 	andeq	r0, r0, r4, ror r4
 48c:	00001c28 	andeq	r1, r0, r8, lsr #24
 490:	00000286 	andeq	r0, r0, r6, lsl #5
 494:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 498:	41018e02 	tstmi	r1, r2, lsl #28
 49c:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 4a0:	00000007 	andeq	r0, r0, r7
 4a4:	00000018 	andeq	r0, r0, r8, lsl r0
 4a8:	00000474 	andeq	r0, r0, r4, ror r4
 4ac:	00001eb0 			; <UNDEFINED> instruction: 0x00001eb0
 4b0:	0000009e 	muleq	r0, lr, r0
 4b4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 4b8:	200e4101 	andcs	r4, lr, r1, lsl #2
 4bc:	00070d41 	andeq	r0, r7, r1, asr #26
 4c0:	0000000c 	andeq	r0, r0, ip
 4c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 4c8:	7c020001 	stcvc	0, cr0, [r2], {1}
 4cc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 4d0:	0000001c 	andeq	r0, r0, ip, lsl r0
 4d4:	000004c0 	andeq	r0, r0, r0, asr #9
 4d8:	00001f50 	andeq	r1, r0, r0, asr pc
 4dc:	000004da 	ldrdeq	r0, [r0], -sl
 4e0:	41100e41 	tstmi	r0, r1, asr #28
 4e4:	0684180e 	streq	r1, [r4], lr, lsl #16
 4e8:	0e410587 	cdpeq	5, 4, cr0, cr1, cr7, {4}
 4ec:	070d4138 	smladxeq	sp, r8, r1, r4
 4f0:	00000018 	andeq	r0, r0, r8, lsl r0
 4f4:	000004c0 	andeq	r0, r0, r0, asr #9
 4f8:	0000242c 	andeq	r2, r0, ip, lsr #8
 4fc:	0000002e 	andeq	r0, r0, lr, lsr #32
 500:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 504:	100e4101 	andne	r4, lr, r1, lsl #2
 508:	00070d41 	andeq	r0, r7, r1, asr #26
 50c:	00000018 	andeq	r0, r0, r8, lsl r0
 510:	000004c0 	andeq	r0, r0, r0, asr #9
 514:	0000245c 	andeq	r2, r0, ip, asr r4
 518:	0000001e 	andeq	r0, r0, lr, lsl r0
 51c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 520:	100e4101 	andne	r4, lr, r1, lsl #2
 524:	00070d41 	andeq	r0, r7, r1, asr #26
 528:	00000018 	andeq	r0, r0, r8, lsl r0
 52c:	000004c0 	andeq	r0, r0, r0, asr #9
 530:	0000247c 	andeq	r2, r0, ip, ror r4
 534:	0000002c 	andeq	r0, r0, ip, lsr #32
 538:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 53c:	100e4101 	andne	r4, lr, r1, lsl #2
 540:	00070d41 	andeq	r0, r7, r1, asr #26
 544:	0000001c 	andeq	r0, r0, ip, lsl r0
 548:	000004c0 	andeq	r0, r0, r0, asr #9
 54c:	000024a8 	andeq	r2, r0, r8, lsr #9
 550:	00000046 	andeq	r0, r0, r6, asr #32
 554:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 558:	41018e02 	tstmi	r1, r2, lsl #28
 55c:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 560:	00000007 	andeq	r0, r0, r7
 564:	0000001c 	andeq	r0, r0, ip, lsl r0
 568:	000004c0 	andeq	r0, r0, r0, asr #9
 56c:	000024f0 	strdeq	r2, [r0], -r0
 570:	000000a6 	andeq	r0, r0, r6, lsr #1
 574:	41100e41 	tstmi	r0, r1, asr #28
 578:	0687180e 	streq	r1, [r7], lr, lsl #16
 57c:	0d41058e 	cfstr64eq	mvdx0, [r1, #-568]	; 0xfffffdc8
 580:	00000007 	andeq	r0, r0, r7
 584:	0000001c 	andeq	r0, r0, ip, lsl r0
 588:	000004c0 	andeq	r0, r0, r0, asr #9
 58c:	00002598 	muleq	r0, r8, r5
 590:	000000a6 	andeq	r0, r0, r6, lsr #1
 594:	41100e41 	tstmi	r0, r1, asr #28
 598:	0687180e 	streq	r1, [r7], lr, lsl #16
 59c:	0d41058e 	cfstr64eq	mvdx0, [r1, #-568]	; 0xfffffdc8
 5a0:	00000007 	andeq	r0, r0, r7
 5a4:	00000018 	andeq	r0, r0, r8, lsl r0
 5a8:	000004c0 	andeq	r0, r0, r0, asr #9
 5ac:	00002640 	andeq	r2, r0, r0, asr #12
 5b0:	0000006e 	andeq	r0, r0, lr, rrx
 5b4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 5b8:	41018e02 	tstmi	r1, r2, lsl #28
 5bc:	0000070d 	andeq	r0, r0, sp, lsl #14
 5c0:	00000018 	andeq	r0, r0, r8, lsl r0
 5c4:	000004c0 	andeq	r0, r0, r0, asr #9
 5c8:	000026b0 			; <UNDEFINED> instruction: 0x000026b0
 5cc:	0000006e 	andeq	r0, r0, lr, rrx
 5d0:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 5d4:	41018e02 	tstmi	r1, r2, lsl #28
 5d8:	0000070d 	andeq	r0, r0, sp, lsl #14
 5dc:	00000018 	andeq	r0, r0, r8, lsl r0
 5e0:	000004c0 	andeq	r0, r0, r0, asr #9
 5e4:	00002720 	andeq	r2, r0, r0, lsr #14
 5e8:	0000006e 	andeq	r0, r0, lr, rrx
 5ec:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 5f0:	41018e02 	tstmi	r1, r2, lsl #28
 5f4:	0000070d 	andeq	r0, r0, sp, lsl #14
 5f8:	00000018 	andeq	r0, r0, r8, lsl r0
 5fc:	000004c0 	andeq	r0, r0, r0, asr #9
 600:	00002790 	muleq	r0, r0, r7
 604:	0000006e 	andeq	r0, r0, lr, rrx
 608:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 60c:	41018e02 	tstmi	r1, r2, lsl #28
 610:	0000070d 	andeq	r0, r0, sp, lsl #14
 614:	00000018 	andeq	r0, r0, r8, lsl r0
 618:	000004c0 	andeq	r0, r0, r0, asr #9
 61c:	00002800 	andeq	r2, r0, r0, lsl #16
 620:	0000006e 	andeq	r0, r0, lr, rrx
 624:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 628:	41018e02 	tstmi	r1, r2, lsl #28
 62c:	0000070d 	andeq	r0, r0, sp, lsl #14
 630:	00000018 	andeq	r0, r0, r8, lsl r0
 634:	000004c0 	andeq	r0, r0, r0, asr #9
 638:	00002870 	andeq	r2, r0, r0, ror r8
 63c:	0000006e 	andeq	r0, r0, lr, rrx
 640:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 644:	41018e02 	tstmi	r1, r2, lsl #28
 648:	0000070d 	andeq	r0, r0, sp, lsl #14
 64c:	0000000c 	andeq	r0, r0, ip
 650:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 654:	7c020001 	stcvc	0, cr0, [r2], {1}
 658:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 65c:	00000018 	andeq	r0, r0, r8, lsl r0
 660:	0000064c 	andeq	r0, r0, ip, asr #12
 664:	000028e0 	andeq	r2, r0, r0, ror #17
 668:	00000016 	andeq	r0, r0, r6, lsl r0
 66c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 670:	41018e02 	tstmi	r1, r2, lsl #28
 674:	0000070d 	andeq	r0, r0, sp, lsl #14
 678:	0000001c 	andeq	r0, r0, ip, lsl r0
 67c:	0000064c 	andeq	r0, r0, ip, asr #12
 680:	000028f8 	strdeq	r2, [r0], -r8
 684:	00000024 	andeq	r0, r0, r4, lsr #32
 688:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 68c:	41018e02 	tstmi	r1, r2, lsl #28
 690:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 694:	00000007 	andeq	r0, r0, r7
 698:	00000018 	andeq	r0, r0, r8, lsl r0
 69c:	0000064c 	andeq	r0, r0, ip, asr #12
 6a0:	0000291c 	andeq	r2, r0, ip, lsl r9
 6a4:	00000016 	andeq	r0, r0, r6, lsl r0
 6a8:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 6ac:	41018e02 	tstmi	r1, r2, lsl #28
 6b0:	0000070d 	andeq	r0, r0, sp, lsl #14
 6b4:	0000000c 	andeq	r0, r0, ip
 6b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 6bc:	7c020001 	stcvc	0, cr0, [r2], {1}
 6c0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 6c4:	0000001c 	andeq	r0, r0, ip, lsl r0
 6c8:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
 6cc:	00002934 	andeq	r2, r0, r4, lsr r9
 6d0:	00000058 	andeq	r0, r0, r8, asr r0
 6d4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 6d8:	41018e02 	tstmi	r1, r2, lsl #28
 6dc:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 6e0:	00000007 	andeq	r0, r0, r7
 6e4:	00000018 	andeq	r0, r0, r8, lsl r0
 6e8:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
 6ec:	0000298c 	andeq	r2, r0, ip, lsl #19
 6f0:	0000011e 	andeq	r0, r0, lr, lsl r1
 6f4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 6f8:	380e4101 	stmdacc	lr, {r0, r8, lr}
 6fc:	00070d41 	andeq	r0, r7, r1, asr #26
 700:	0000001c 	andeq	r0, r0, ip, lsl r0
 704:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
 708:	00002aac 	andeq	r2, r0, ip, lsr #21
 70c:	00000038 	andeq	r0, r0, r8, lsr r0
 710:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 714:	41018e02 	tstmi	r1, r2, lsl #28
 718:	0d41200e 	stcleq	0, cr2, [r1, #-56]	; 0xffffffc8
 71c:	00000007 	andeq	r0, r0, r7
 720:	0000001c 	andeq	r0, r0, ip, lsl r0
 724:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
 728:	00002ae4 	andeq	r2, r0, r4, ror #21
 72c:	00000038 	andeq	r0, r0, r8, lsr r0
 730:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 734:	41018e02 	tstmi	r1, r2, lsl #28
 738:	0d41200e 	stcleq	0, cr2, [r1, #-56]	; 0xffffffc8
 73c:	00000007 	andeq	r0, r0, r7
 740:	0000001c 	andeq	r0, r0, ip, lsl r0
 744:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
 748:	00002b1c 	andeq	r2, r0, ip, lsl fp
 74c:	000006da 	ldrdeq	r0, [r0], -sl
 750:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 754:	41018e02 	tstmi	r1, r2, lsl #28
 758:	0d41780e 	stcleq	8, cr7, [r1, #-56]	; 0xffffffc8
 75c:	00000007 	andeq	r0, r0, r7
 760:	00000024 	andeq	r0, r0, r4, lsr #32
 764:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
 768:	000031f8 	strdeq	r3, [r0], -r8
 76c:	00000040 	andeq	r0, r0, r0, asr #32
 770:	80100e41 	andshi	r0, r0, r1, asr #28
 774:	82038104 	andhi	r8, r3, #1
 778:	41018302 	tstmi	r1, r2, lsl #6
 77c:	0687180e 	streq	r1, [r7], lr, lsl #16
 780:	0e41058e 	cdpeq	5, 4, cr0, cr1, cr14, {4}
 784:	070d4130 	smladxeq	sp, r0, r1, r4
 788:	00000024 	andeq	r0, r0, r4, lsr #32
 78c:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
 790:	00003238 	andeq	r3, r0, r8, lsr r2
 794:	00000050 	andeq	r0, r0, r0, asr r0
 798:	810c0e41 	tsthi	ip, r1, asr #28
 79c:	83028203 	movwhi	r8, #8707	; 0x2203
 7a0:	140e4101 	strne	r4, [lr], #-257	; 0x101
 7a4:	048e0587 	streq	r0, [lr], #1415	; 0x587
 7a8:	41380e41 	teqmi	r8, r1, asr #28
 7ac:	0000070d 	andeq	r0, r0, sp, lsl #14
 7b0:	0000000c 	andeq	r0, r0, ip
 7b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 7b8:	7c020001 	stcvc	0, cr0, [r2], {1}
 7bc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 7c0:	0000000c 	andeq	r0, r0, ip
 7c4:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
 7c8:	00003fc4 	andeq	r3, r0, r4, asr #31
 7cc:	0000005e 	andeq	r0, r0, lr, asr r0
