# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CPE233_Project_6.srcs/sources_1/imports/imports/Digital Design Project/CPE233_ALU/CPE233_ALU.srcs/sources_1/new/ALU.v" \
"../../../../CPE233_Project_6.srcs/sources_1/imports/Downloads/clk_2n_div_test_v1_01.v" \
"../../../../CPE233_Project_6.srcs/sources_1/imports/imports/Downloads/mux_2t1_nb_v1_04.v" \
"../../../../CPE233_Project_6.srcs/sources_1/imports/imports/Digital Design Project/CPE233_PC+Memory/CPE233_PC+Memory.srcs/sources_1/imports/Downloads/mux_4t1_nb_v1_06.v" \
"../../../../CPE233_Project_6.srcs/sources_1/imports/imports/Digital Design Project/CPE233_PC+Memory/CPE233_PC+Memory.srcs/sources_1/imports/Downloads/reg_nb_v1_04.v" \
"../../../../CPE233_Project_6.srcs/sources_1/imports/imports/Digital Design Project/CPE233_PC+Memory/CPE233_PC+Memory.srcs/sources_1/new/top_module.v" \
"../../../../CPE233_Project_6.srcs/sources_1/imports/Downloads/univ_sseg_v1_05.v" \

sv xil_defaultlib  \
"../../../../CPE233_Project_6.srcs/sources_1/imports/imports/Downloads/control_unit_dcdr_v_1_07.sv" \
"../../../../CPE233_Project_6.srcs/sources_1/imports/imports/Downloads/control_unit_fsm_v_1_07.sv" \
"../../../../CPE233_Project_6.srcs/sources_1/imports/imports/Digital Design Project/CPE233_PC+Memory/CPE233_PC+Memory.srcs/sources_1/imports/Downloads/otter_memory_v1_06.sv" \
"../../../../CPE233_Project_6.srcs/sources_1/imports/imports/Downloads/reg_file_v1_02.sv" \
"../../../../CPE233_Project_6.srcs/sources_1/imports/Downloads/Exp6_OTTER_Wrapper_v1_02.sv" \

verilog xil_defaultlib  \
"../../../../CPE233_Project_6.srcs/sim_1/imports/Downloads/Exp6_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
