Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Feb 12 08:36:09 2026
| Host         : LAPTOP-PO39E6RB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_MODULE_timing_summary_routed.rpt -pb TOP_MODULE_timing_summary_routed.pb -rpx TOP_MODULE_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_MODULE
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (13)
--------------------------------
 There are 0 ports with no output delay specified.

 There are 13 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.151        0.000                      0                 3300        0.171        0.000                      0                 3300        4.500        0.000                       0                  1139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             0.151        0.000                      0                 3300        0.171        0.000                      0                 3300        4.500        0.000                       0                  1139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 UART_FIFO/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[43][8]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk fall@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.828ns (18.326%)  route 3.690ns (81.674%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 9.803 - 5.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.604     5.155    UART_FIFO/CLK
    SLICE_X65Y74         FDSE                                         r  UART_FIFO/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDSE (Prop_fdse_C_Q)         0.456     5.611 f  UART_FIFO/FSM_onehot_state_reg[0]/Q
                         net (fo=70, routed)          0.984     6.595    UART_FIFO/Q[0]
    SLICE_X60Y74         LUT2 (Prop_lut2_I0_O)        0.124     6.719 f  UART_FIFO/old_input[2]_i_1/O
                         net (fo=165, routed)         0.738     7.457    UART_FIFO/FSM_onehot_state_reg[0]_1[1]
    SLICE_X60Y73         LUT3 (Prop_lut3_I2_O)        0.124     7.581 f  UART_FIFO/bram_block[43][15]_i_2/O
                         net (fo=4, routed)           0.848     8.429    UART_FIFO/bram_block[43][15]_i_2_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I1_O)        0.124     8.553 r  UART_FIFO/bram_block[43][15]_i_1/O
                         net (fo=16, routed)          1.120     9.674    DUT/DUT2/DUT/bram_block_reg[43][0]_0
    SLICE_X53Y66         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[43][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.432     9.803    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X53Y66         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[43][8]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.062    
                         clock uncertainty           -0.035    10.027    
    SLICE_X53Y66         FDRE (Setup_fdre_C_CE)      -0.202     9.825    DUT/DUT2/DUT/bram_block_reg[43][8]
  -------------------------------------------------------------------
                         required time                          9.825    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 UART_FIFO/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[43][9]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk fall@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.828ns (18.326%)  route 3.690ns (81.674%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 9.803 - 5.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.604     5.155    UART_FIFO/CLK
    SLICE_X65Y74         FDSE                                         r  UART_FIFO/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDSE (Prop_fdse_C_Q)         0.456     5.611 f  UART_FIFO/FSM_onehot_state_reg[0]/Q
                         net (fo=70, routed)          0.984     6.595    UART_FIFO/Q[0]
    SLICE_X60Y74         LUT2 (Prop_lut2_I0_O)        0.124     6.719 f  UART_FIFO/old_input[2]_i_1/O
                         net (fo=165, routed)         0.738     7.457    UART_FIFO/FSM_onehot_state_reg[0]_1[1]
    SLICE_X60Y73         LUT3 (Prop_lut3_I2_O)        0.124     7.581 f  UART_FIFO/bram_block[43][15]_i_2/O
                         net (fo=4, routed)           0.848     8.429    UART_FIFO/bram_block[43][15]_i_2_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I1_O)        0.124     8.553 r  UART_FIFO/bram_block[43][15]_i_1/O
                         net (fo=16, routed)          1.120     9.674    DUT/DUT2/DUT/bram_block_reg[43][0]_0
    SLICE_X53Y66         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[43][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.432     9.803    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X53Y66         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[43][9]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.062    
                         clock uncertainty           -0.035    10.027    
    SLICE_X53Y66         FDRE (Setup_fdre_C_CE)      -0.202     9.825    DUT/DUT2/DUT/bram_block_reg[43][9]
  -------------------------------------------------------------------
                         required time                          9.825    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 UART_FIFO/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[60][8]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk fall@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 0.828ns (18.375%)  route 3.678ns (81.625%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 9.798 - 5.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.604     5.155    UART_FIFO/CLK
    SLICE_X65Y74         FDSE                                         r  UART_FIFO/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDSE (Prop_fdse_C_Q)         0.456     5.611 f  UART_FIFO/FSM_onehot_state_reg[0]/Q
                         net (fo=70, routed)          0.652     6.263    UART_FIFO/Q[0]
    SLICE_X61Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.387 f  UART_FIFO/old_input[1]_i_1/O
                         net (fo=293, routed)         0.970     7.357    UART_FIFO/FSM_onehot_state_reg[0]_1[0]
    SLICE_X61Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.481 f  UART_FIFO/bram_block[60][15]_i_2/O
                         net (fo=4, routed)           1.093     8.575    UART_FIFO/bram_block[60][15]_i_2_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I1_O)        0.124     8.699 r  UART_FIFO/bram_block[60][15]_i_1/O
                         net (fo=16, routed)          0.963     9.662    DUT/DUT2/DUT/bram_block_reg[60][0]_0
    SLICE_X48Y70         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[60][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.427     9.798    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X48Y70         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[60][8]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.057    
                         clock uncertainty           -0.035    10.022    
    SLICE_X48Y70         FDRE (Setup_fdre_C_CE)      -0.202     9.820    DUT/DUT2/DUT/bram_block_reg[60][8]
  -------------------------------------------------------------------
                         required time                          9.820    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 UART_FIFO/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[62][8]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk fall@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 1.024ns (22.857%)  route 3.456ns (77.143%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 9.799 - 5.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.604     5.155    UART_FIFO/CLK
    SLICE_X65Y74         FDSE                                         r  UART_FIFO/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDSE (Prop_fdse_C_Q)         0.456     5.611 r  UART_FIFO/FSM_onehot_state_reg[0]/Q
                         net (fo=70, routed)          0.652     6.263    UART_FIFO/Q[0]
    SLICE_X61Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.387 r  UART_FIFO/old_input[1]_i_1/O
                         net (fo=293, routed)         0.998     7.385    UART_FIFO/FSM_onehot_state_reg[0]_1[0]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.116     7.501 f  UART_FIFO/bram_block[62][15]_i_2/O
                         net (fo=3, routed)           0.874     8.375    UART_FIFO/bram_block[62][15]_i_2_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I3_O)        0.328     8.703 r  UART_FIFO/bram_block[62][15]_i_1/O
                         net (fo=16, routed)          0.932     9.635    DUT/DUT2/DUT/bram_block_reg[62][0]_0
    SLICE_X51Y69         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[62][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.428     9.799    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X51Y69         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[62][8]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.058    
                         clock uncertainty           -0.035    10.023    
    SLICE_X51Y69         FDRE (Setup_fdre_C_CE)      -0.202     9.821    DUT/DUT2/DUT/bram_block_reg[62][8]
  -------------------------------------------------------------------
                         required time                          9.821    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 UART_FIFO/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[60][14]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk fall@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 0.828ns (18.233%)  route 3.713ns (81.767%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 9.872 - 5.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.604     5.155    UART_FIFO/CLK
    SLICE_X65Y74         FDSE                                         r  UART_FIFO/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDSE (Prop_fdse_C_Q)         0.456     5.611 f  UART_FIFO/FSM_onehot_state_reg[0]/Q
                         net (fo=70, routed)          0.652     6.263    UART_FIFO/Q[0]
    SLICE_X61Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.387 f  UART_FIFO/old_input[1]_i_1/O
                         net (fo=293, routed)         0.970     7.357    UART_FIFO/FSM_onehot_state_reg[0]_1[0]
    SLICE_X61Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.481 f  UART_FIFO/bram_block[60][15]_i_2/O
                         net (fo=4, routed)           1.093     8.575    UART_FIFO/bram_block[60][15]_i_2_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I1_O)        0.124     8.699 r  UART_FIFO/bram_block[60][15]_i_1/O
                         net (fo=16, routed)          0.998     9.697    DUT/DUT2/DUT/bram_block_reg[60][0]_0
    SLICE_X65Y64         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[60][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.501     9.872    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[60][14]/C  (IS_INVERTED)
                         clock pessimism              0.273    10.145    
                         clock uncertainty           -0.035    10.110    
    SLICE_X65Y64         FDRE (Setup_fdre_C_CE)      -0.202     9.908    DUT/DUT2/DUT/bram_block_reg[60][14]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 UART_FIFO/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[8][5]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk fall@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 0.828ns (18.620%)  route 3.619ns (81.380%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 9.805 - 5.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.604     5.155    UART_FIFO/CLK
    SLICE_X65Y74         FDSE                                         r  UART_FIFO/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDSE (Prop_fdse_C_Q)         0.456     5.611 f  UART_FIFO/FSM_onehot_state_reg[0]/Q
                         net (fo=70, routed)          0.984     6.595    UART_FIFO/Q[0]
    SLICE_X60Y74         LUT2 (Prop_lut2_I0_O)        0.124     6.719 f  UART_FIFO/old_input[2]_i_1/O
                         net (fo=165, routed)         0.586     7.305    UART_FIFO/FSM_onehot_state_reg[0]_1[1]
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.124     7.429 f  UART_FIFO/bram_block[40][15]_i_2/O
                         net (fo=3, routed)           1.026     8.456    UART_FIFO/bram_block[40][15]_i_2_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I4_O)        0.124     8.580 r  UART_FIFO/bram_block[8][15]_i_1/O
                         net (fo=16, routed)          1.022     9.602    DUT/DUT2/DUT/bram_block_reg[8][0]_0
    SLICE_X53Y85         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[8][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.434     9.805    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X53Y85         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[8][5]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.064    
                         clock uncertainty           -0.035    10.029    
    SLICE_X53Y85         FDRE (Setup_fdre_C_CE)      -0.202     9.827    DUT/DUT2/DUT/bram_block_reg[8][5]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 UART_FIFO/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[43][5]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk fall@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.828ns (18.789%)  route 3.579ns (81.211%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 9.805 - 5.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.604     5.155    UART_FIFO/CLK
    SLICE_X65Y74         FDSE                                         r  UART_FIFO/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDSE (Prop_fdse_C_Q)         0.456     5.611 f  UART_FIFO/FSM_onehot_state_reg[0]/Q
                         net (fo=70, routed)          0.984     6.595    UART_FIFO/Q[0]
    SLICE_X60Y74         LUT2 (Prop_lut2_I0_O)        0.124     6.719 f  UART_FIFO/old_input[2]_i_1/O
                         net (fo=165, routed)         0.738     7.457    UART_FIFO/FSM_onehot_state_reg[0]_1[1]
    SLICE_X60Y73         LUT3 (Prop_lut3_I2_O)        0.124     7.581 f  UART_FIFO/bram_block[43][15]_i_2/O
                         net (fo=4, routed)           0.848     8.429    UART_FIFO/bram_block[43][15]_i_2_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I1_O)        0.124     8.553 r  UART_FIFO/bram_block[43][15]_i_1/O
                         net (fo=16, routed)          1.009     9.562    DUT/DUT2/DUT/bram_block_reg[43][0]_0
    SLICE_X51Y64         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[43][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.434     9.805    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X51Y64         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[43][5]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.064    
                         clock uncertainty           -0.035    10.029    
    SLICE_X51Y64         FDRE (Setup_fdre_C_CE)      -0.202     9.827    DUT/DUT2/DUT/bram_block_reg[43][5]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 UART_FIFO/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[5][11]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk fall@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.961ns (21.974%)  route 3.412ns (78.026%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 9.802 - 5.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.604     5.155    UART_FIFO/CLK
    SLICE_X65Y74         FDSE                                         r  UART_FIFO/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDSE (Prop_fdse_C_Q)         0.456     5.611 f  UART_FIFO/FSM_onehot_state_reg[0]/Q
                         net (fo=70, routed)          0.984     6.595    UART_FIFO/Q[0]
    SLICE_X60Y74         LUT3 (Prop_lut3_I2_O)        0.150     6.745 f  UART_FIFO/bram_block[63][15]_i_4/O
                         net (fo=64, routed)          1.511     8.256    UART_FIFO/bram_block[63][15]_i_4_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.355     8.611 r  UART_FIFO/bram_block[5][15]_i_1/O
                         net (fo=16, routed)          0.918     9.529    DUT/DUT2/DUT/bram_block_reg[5][0]_0
    SLICE_X51Y82         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[5][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.431     9.802    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[5][11]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.061    
                         clock uncertainty           -0.035    10.026    
    SLICE_X51Y82         FDRE (Setup_fdre_C_CE)      -0.202     9.824    DUT/DUT2/DUT/bram_block_reg[5][11]
  -------------------------------------------------------------------
                         required time                          9.824    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 UART_FIFO/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[5][4]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk fall@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.961ns (21.974%)  route 3.412ns (78.026%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 9.802 - 5.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.604     5.155    UART_FIFO/CLK
    SLICE_X65Y74         FDSE                                         r  UART_FIFO/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDSE (Prop_fdse_C_Q)         0.456     5.611 f  UART_FIFO/FSM_onehot_state_reg[0]/Q
                         net (fo=70, routed)          0.984     6.595    UART_FIFO/Q[0]
    SLICE_X60Y74         LUT3 (Prop_lut3_I2_O)        0.150     6.745 f  UART_FIFO/bram_block[63][15]_i_4/O
                         net (fo=64, routed)          1.511     8.256    UART_FIFO/bram_block[63][15]_i_4_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.355     8.611 r  UART_FIFO/bram_block[5][15]_i_1/O
                         net (fo=16, routed)          0.918     9.529    DUT/DUT2/DUT/bram_block_reg[5][0]_0
    SLICE_X51Y82         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[5][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.431     9.802    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[5][4]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.061    
                         clock uncertainty           -0.035    10.026    
    SLICE_X51Y82         FDRE (Setup_fdre_C_CE)      -0.202     9.824    DUT/DUT2/DUT/bram_block_reg[5][4]
  -------------------------------------------------------------------
                         required time                          9.824    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 UART_FIFO/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[62][10]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk fall@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 1.024ns (23.104%)  route 3.408ns (76.896%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 9.868 - 5.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.604     5.155    UART_FIFO/CLK
    SLICE_X65Y74         FDSE                                         r  UART_FIFO/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDSE (Prop_fdse_C_Q)         0.456     5.611 r  UART_FIFO/FSM_onehot_state_reg[0]/Q
                         net (fo=70, routed)          0.652     6.263    UART_FIFO/Q[0]
    SLICE_X61Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.387 r  UART_FIFO/old_input[1]_i_1/O
                         net (fo=293, routed)         0.998     7.385    UART_FIFO/FSM_onehot_state_reg[0]_1[0]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.116     7.501 f  UART_FIFO/bram_block[62][15]_i_2/O
                         net (fo=3, routed)           0.874     8.375    UART_FIFO/bram_block[62][15]_i_2_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I3_O)        0.328     8.703 r  UART_FIFO/bram_block[62][15]_i_1/O
                         net (fo=16, routed)          0.884     9.587    DUT/DUT2/DUT/bram_block_reg[62][0]_0
    SLICE_X58Y67         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[62][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.497     9.868    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X58Y67         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[62][10]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.127    
                         clock uncertainty           -0.035    10.092    
    SLICE_X58Y67         FDRE (Setup_fdre_C_CE)      -0.202     9.890    DUT/DUT2/DUT/bram_block_reg[62][10]
  -------------------------------------------------------------------
                         required time                          9.890    
                         arrival time                          -9.587    
  -------------------------------------------------------------------
                         slack                                  0.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 MIDDLEWARE/trigger_test_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIDDLEWARE/shift_test_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.579     1.492    MIDDLEWARE/CLK
    SLICE_X64Y73         FDRE                                         r  MIDDLEWARE/trigger_test_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  MIDDLEWARE/trigger_test_reg/Q
                         net (fo=2, routed)           0.067     1.723    MIDDLEWARE/D[0]
    SLICE_X64Y73         FDRE                                         r  MIDDLEWARE/shift_test_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.846     2.005    MIDDLEWARE/CLK
    SLICE_X64Y73         FDRE                                         r  MIDDLEWARE/shift_test_reg[0]/C
                         clock pessimism             -0.512     1.492    
    SLICE_X64Y73         FDRE (Hold_fdre_C_D)         0.060     1.552    MIDDLEWARE/shift_test_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 DUT/DUT1/DUT/cnt_sine_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT1/DUT/cnt_sine_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.578%)  route 0.134ns (41.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.578     1.491    DUT/DUT1/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  DUT/DUT1/DUT/cnt_sine_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  DUT/DUT1/DUT/cnt_sine_reg[2]/Q
                         net (fo=13, routed)          0.134     1.766    DUT/DUT1/DUT/cnt_sine[2]
    SLICE_X64Y75         LUT4 (Prop_lut4_I3_O)        0.048     1.814 r  DUT/DUT1/DUT/cnt_sine[3]_i_1/O
                         net (fo=1, routed)           0.000     1.814    DUT/DUT1/DUT/cnt_sine[3]_i_1_n_0
    SLICE_X64Y75         FDRE                                         r  DUT/DUT1/DUT/cnt_sine_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.845     2.004    DUT/DUT1/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  DUT/DUT1/DUT/cnt_sine_reg[3]/C
                         clock pessimism             -0.499     1.504    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)         0.131     1.635    DUT/DUT1/DUT/cnt_sine_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 UART_FIFO/uart_fifo_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIDDLEWARE/DUT_DIN_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.581     1.494    UART_FIFO/CLK
    SLICE_X63Y72         FDRE                                         r  UART_FIFO/uart_fifo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  UART_FIFO/uart_fifo_reg[8]/Q
                         net (fo=2, routed)           0.128     1.764    MIDDLEWARE/DUT_DIN_reg[15]_2[8]
    SLICE_X62Y72         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.849     2.007    MIDDLEWARE/CLK
    SLICE_X62Y72         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[8]/C
                         clock pessimism             -0.499     1.507    
    SLICE_X62Y72         FDRE (Hold_fdre_C_D)         0.076     1.583    MIDDLEWARE/DUT_DIN_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 MIDDLEWARE/DUT_DIN_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT0/DATA_OUT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.861%)  route 0.136ns (49.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.581     1.494    MIDDLEWARE/CLK
    SLICE_X62Y72         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  MIDDLEWARE/DUT_DIN_reg[15]/Q
                         net (fo=66, routed)          0.136     1.772    DUT/DUT0/DATA_OUT_reg[15]_0[15]
    SLICE_X63Y73         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.846     2.005    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[15]/C
                         clock pessimism             -0.499     1.505    
    SLICE_X63Y73         FDRE (Hold_fdre_C_D)         0.070     1.575    DUT/DUT0/DATA_OUT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 MIDDLEWARE/DUT_DIN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT0/DATA_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.913%)  route 0.160ns (53.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.581     1.494    MIDDLEWARE/CLK
    SLICE_X62Y72         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  MIDDLEWARE/DUT_DIN_reg[1]/Q
                         net (fo=66, routed)          0.160     1.795    DUT/DUT0/DATA_OUT_reg[15]_0[1]
    SLICE_X61Y73         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.845     2.003    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[1]/C
                         clock pessimism             -0.478     1.524    
    SLICE_X61Y73         FDRE (Hold_fdre_C_D)         0.070     1.594    DUT/DUT0/DATA_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 UART_FIFO/uart_fifo_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIDDLEWARE/DUT_DIN_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.435%)  route 0.176ns (55.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.578     1.491    UART_FIFO/CLK
    SLICE_X59Y73         FDRE                                         r  UART_FIFO/uart_fifo_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  UART_FIFO/uart_fifo_reg[9]/Q
                         net (fo=2, routed)           0.176     1.809    MIDDLEWARE/DUT_DIN_reg[15]_2[9]
    SLICE_X62Y72         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.849     2.007    MIDDLEWARE/CLK
    SLICE_X62Y72         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[9]/C
                         clock pessimism             -0.478     1.528    
    SLICE_X62Y72         FDRE (Hold_fdre_C_D)         0.078     1.606    MIDDLEWARE/DUT_DIN_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 UART_FIFO/uart_fifo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIDDLEWARE/DUT_DIN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.957%)  route 0.125ns (47.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.579     1.492    UART_FIFO/CLK
    SLICE_X62Y73         FDRE                                         r  UART_FIFO/uart_fifo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  UART_FIFO/uart_fifo_reg[2]/Q
                         net (fo=2, routed)           0.125     1.759    MIDDLEWARE/DUT_DIN_reg[15]_2[2]
    SLICE_X62Y72         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.849     2.007    MIDDLEWARE/CLK
    SLICE_X62Y72         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[2]/C
                         clock pessimism             -0.499     1.507    
    SLICE_X62Y72         FDRE (Hold_fdre_C_D)         0.047     1.554    MIDDLEWARE/DUT_DIN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 UART_MOD/valRX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_MOD/bufferUART_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.582     1.495    UART_MOD/CLK
    SLICE_X64Y70         FDRE                                         r  UART_MOD/valRX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  UART_MOD/valRX_reg[1]/Q
                         net (fo=2, routed)           0.123     1.782    UART_MOD/valRX_reg[1]
    SLICE_X64Y71         FDRE                                         r  UART_MOD/bufferUART_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.850     2.008    UART_MOD/CLK
    SLICE_X64Y71         FDRE                                         r  UART_MOD/bufferUART_reg[7]/C
                         clock pessimism             -0.499     1.508    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.064     1.572    UART_MOD/bufferUART_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 UART_FIFO/shift_uart_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_FIFO/cnt_uart_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.192%)  route 0.107ns (33.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.579     1.492    UART_FIFO/CLK
    SLICE_X64Y73         FDRE                                         r  UART_FIFO/shift_uart_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.164     1.656 f  UART_FIFO/shift_uart_reg[2]/Q
                         net (fo=3, routed)           0.107     1.763    UART_FIFO/p_0_in__0
    SLICE_X65Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  UART_FIFO/cnt_uart[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    UART_FIFO/cnt_uart[1]_i_1_n_0
    SLICE_X65Y73         FDRE                                         r  UART_FIFO/cnt_uart_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.846     2.005    UART_FIFO/CLK
    SLICE_X65Y73         FDRE                                         r  UART_FIFO/cnt_uart_reg[1]/C
                         clock pessimism             -0.499     1.505    
    SLICE_X65Y73         FDRE (Hold_fdre_C_D)         0.092     1.597    UART_FIFO/cnt_uart_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 UART_FIFO/uart_fifo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIDDLEWARE/DUT_DIN_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.868%)  route 0.180ns (56.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.581     1.494    UART_FIFO/CLK
    SLICE_X63Y71         FDRE                                         r  UART_FIFO/uart_fifo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  UART_FIFO/uart_fifo_reg[7]/Q
                         net (fo=2, routed)           0.180     1.816    MIDDLEWARE/DUT_DIN_reg[15]_2[7]
    SLICE_X61Y70         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.849     2.007    MIDDLEWARE/CLK
    SLICE_X61Y70         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[7]/C
                         clock pessimism             -0.478     1.528    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.076     1.604    MIDDLEWARE/DUT_DIN_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y73    DUT/DUT0/DATA_OUT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y73    DUT/DUT0/DATA_OUT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y75    DUT/DUT0/DATA_OUT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y75    DUT/DUT0/DATA_OUT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y72    DUT/DUT0/DATA_OUT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y75    DUT/DUT0/DATA_OUT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y73    DUT/DUT0/DATA_OUT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y73    DUT/DUT0/DATA_OUT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y75    DUT/DUT0/DATA_OUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y73    DUT/DUT0/DATA_OUT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y73    DUT/DUT0/DATA_OUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y73    DUT/DUT0/DATA_OUT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y73    DUT/DUT0/DATA_OUT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y75    DUT/DUT0/DATA_OUT_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y75    DUT/DUT0/DATA_OUT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y75    DUT/DUT0/DATA_OUT_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y75    DUT/DUT0/DATA_OUT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y72    DUT/DUT0/DATA_OUT_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y72    DUT/DUT0/DATA_OUT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y73    DUT/DUT0/DATA_OUT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y73    DUT/DUT0/DATA_OUT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y73    DUT/DUT0/DATA_OUT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y73    DUT/DUT0/DATA_OUT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y75    DUT/DUT0/DATA_OUT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y75    DUT/DUT0/DATA_OUT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y75    DUT/DUT0/DATA_OUT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y75    DUT/DUT0/DATA_OUT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y72    DUT/DUT0/DATA_OUT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y72    DUT/DUT0/DATA_OUT_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.187ns  (logic 5.907ns (48.470%)  route 6.280ns (51.530%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=5, routed)           1.648     3.162    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y75         LUT3 (Prop_lut3_I2_O)        0.154     3.316 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        1.277     4.593    UART_FIFO/bram_block_reg[0][0]
    SLICE_X64Y73         LUT4 (Prop_lut4_I0_O)        0.356     4.949 r  UART_FIFO/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=16, routed)          1.495     6.445    DUT/DUT2/DUT/uart_fifo_reg[0]_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I1_O)        0.331     6.776 r  DUT/DUT2/DUT/DEBUG_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           1.859     8.635    DEBUG_OBUF[7]
    G2                   OBUF (Prop_obuf_I_O)         3.553    12.187 r  DEBUG_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.187    DEBUG[7]
    G2                                                                r  DEBUG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.898ns  (logic 5.909ns (49.663%)  route 5.989ns (50.337%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=5, routed)           1.648     3.162    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y75         LUT3 (Prop_lut3_I2_O)        0.154     3.316 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        1.277     4.593    UART_FIFO/bram_block_reg[0][0]
    SLICE_X64Y73         LUT4 (Prop_lut4_I0_O)        0.356     4.949 r  UART_FIFO/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=16, routed)          1.367     6.316    DUT/DUT2/DUT/uart_fifo_reg[0]_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I1_O)        0.331     6.647 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           1.696     8.344    DEBUG_OBUF[5]
    D2                   OBUF (Prop_obuf_I_O)         3.555    11.898 r  DEBUG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.898    DEBUG[5]
    D2                                                                r  DEBUG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.667ns  (logic 5.910ns (50.660%)  route 5.756ns (49.340%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=5, routed)           1.648     3.162    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y75         LUT3 (Prop_lut3_I2_O)        0.154     3.316 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        1.277     4.593    UART_FIFO/bram_block_reg[0][0]
    SLICE_X64Y73         LUT4 (Prop_lut4_I0_O)        0.356     4.949 r  UART_FIFO/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=16, routed)          1.026     5.975    DUT/DUT2/DUT/uart_fifo_reg[0]_0
    SLICE_X63Y72         LUT6 (Prop_lut6_I1_O)        0.331     6.306 r  DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.805     8.111    DEBUG_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         3.556    11.667 r  DEBUG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.667    DEBUG[4]
    E2                                                                r  DEBUG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.615ns  (logic 5.905ns (50.836%)  route 5.710ns (49.164%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=5, routed)           1.648     3.162    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y75         LUT3 (Prop_lut3_I2_O)        0.154     3.316 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        1.277     4.593    UART_FIFO/bram_block_reg[0][0]
    SLICE_X64Y73         LUT4 (Prop_lut4_I0_O)        0.356     4.949 r  UART_FIFO/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=16, routed)          0.952     5.901    DUT/DUT2/DUT/uart_fifo_reg[0]_0
    SLICE_X64Y72         LUT6 (Prop_lut6_I1_O)        0.331     6.232 r  DUT/DUT2/DUT/DEBUG_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.833     8.065    DEBUG_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         3.550    11.615 r  DEBUG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.615    DEBUG[6]
    H2                                                                r  DEBUG[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.933ns  (logic 1.797ns (45.684%)  route 2.136ns (54.316%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RSTN_IBUF_inst/O
                         net (fo=5, routed)           0.659     0.941    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y75         LUT3 (Prop_lut3_I2_O)        0.044     0.985 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        0.654     1.639    UART_FIFO/bram_block_reg[0][0]
    SLICE_X64Y73         LUT4 (Prop_lut4_I0_O)        0.108     1.747 r  UART_FIFO/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=16, routed)          0.443     2.190    DUT/DUT2/DUT/uart_fifo_reg[0]_0
    SLICE_X64Y72         LUT6 (Prop_lut6_I1_O)        0.113     2.303 r  DUT/DUT2/DUT/DEBUG_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.380     2.682    DEBUG_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         1.251     3.933 r  DEBUG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.933    DEBUG[6]
    H2                                                                r  DEBUG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.995ns  (logic 1.803ns (45.122%)  route 2.192ns (54.878%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RSTN_IBUF_inst/O
                         net (fo=5, routed)           0.659     0.941    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y75         LUT3 (Prop_lut3_I2_O)        0.044     0.985 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        0.654     1.639    UART_FIFO/bram_block_reg[0][0]
    SLICE_X64Y73         LUT4 (Prop_lut4_I0_O)        0.108     1.747 r  UART_FIFO/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=16, routed)          0.491     2.237    DUT/DUT2/DUT/uart_fifo_reg[0]_0
    SLICE_X63Y72         LUT6 (Prop_lut6_I1_O)        0.113     2.350 r  DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.388     2.738    DEBUG_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.257     3.995 r  DEBUG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.995    DEBUG[4]
    E2                                                                r  DEBUG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.093ns  (logic 1.801ns (44.014%)  route 2.291ns (55.986%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RSTN_IBUF_inst/O
                         net (fo=5, routed)           0.659     0.941    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y75         LUT3 (Prop_lut3_I2_O)        0.044     0.985 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        0.654     1.639    UART_FIFO/bram_block_reg[0][0]
    SLICE_X64Y73         LUT4 (Prop_lut4_I0_O)        0.108     1.747 r  UART_FIFO/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=16, routed)          0.632     2.379    DUT/DUT2/DUT/uart_fifo_reg[0]_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I1_O)        0.113     2.492 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.345     2.837    DEBUG_OBUF[5]
    D2                   OBUF (Prop_obuf_I_O)         1.255     4.093 r  DEBUG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.093    DEBUG[5]
    D2                                                                r  DEBUG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.191ns  (logic 1.799ns (42.929%)  route 2.392ns (57.071%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RSTN_IBUF_inst/O
                         net (fo=5, routed)           0.659     0.941    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y75         LUT3 (Prop_lut3_I2_O)        0.044     0.985 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        0.654     1.639    UART_FIFO/bram_block_reg[0][0]
    SLICE_X64Y73         LUT4 (Prop_lut4_I0_O)        0.108     1.747 r  UART_FIFO/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=16, routed)          0.667     2.414    DUT/DUT2/DUT/uart_fifo_reg[0]_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I1_O)        0.113     2.527 r  DUT/DUT2/DUT/DEBUG_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.411     2.938    DEBUG_OBUF[7]
    G2                   OBUF (Prop_obuf_I_O)         1.253     4.191 r  DEBUG_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.191    DEBUG[7]
    G2                                                                r  DEBUG[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUT/DUT2/DUT/bram_block_reg[33][14]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.220ns  (logic 4.768ns (51.713%)  route 4.452ns (48.287%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.548    10.099    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X57Y67         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[33][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.459    10.558 r  DUT/DUT2/DUT/bram_block_reg[33][14]/Q
                         net (fo=1, routed)           1.291    11.850    DUT/DUT2/DUT/bram_block_reg[33]_30[14]
    SLICE_X61Y67         LUT6 (Prop_lut6_I3_O)        0.124    11.974 r  DUT/DUT2/DUT/DEBUG_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.000    11.974    DUT/DUT2/DUT/DEBUG_OBUF[6]_inst_i_27_n_0
    SLICE_X61Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    12.186 r  DUT/DUT2/DUT/DEBUG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.571    12.757    DUT/DUT2/DUT/DEBUG_OBUF[6]_inst_i_12_n_0
    SLICE_X62Y66         LUT6 (Prop_lut6_I5_O)        0.299    13.056 r  DUT/DUT2/DUT/DEBUG_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.757    13.813    DUT/DUT2/DUT/DEBUG_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y72         LUT6 (Prop_lut6_I4_O)        0.124    13.937 r  DUT/DUT2/DUT/DEBUG_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.833    15.770    DEBUG_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         3.550    19.320 r  DEBUG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.320    DEBUG[6]
    H2                                                                r  DEBUG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT2/DUT/bram_block_reg[8][15]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.988ns  (logic 4.907ns (54.588%)  route 4.082ns (45.412%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.611    10.162    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[8][15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.422    10.584 r  DUT/DUT2/DUT/bram_block_reg[8][15]/Q
                         net (fo=1, routed)           0.786    11.370    DUT/DUT2/DUT/bram_block_reg[8]_55[15]
    SLICE_X61Y83         LUT6 (Prop_lut6_I5_O)        0.297    11.667 r  DUT/DUT2/DUT/DEBUG_OBUF[7]_inst_i_19/O
                         net (fo=1, routed)           0.000    11.667    DUT/DUT2/DUT/DEBUG_OBUF[7]_inst_i_19_n_0
    SLICE_X61Y83         MUXF7 (Prop_muxf7_I0_O)      0.212    11.879 r  DUT/DUT2/DUT/DEBUG_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.787    12.666    DUT/DUT2/DUT/DEBUG_OBUF[7]_inst_i_9_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I3_O)        0.299    12.965 r  DUT/DUT2/DUT/DEBUG_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.651    13.615    DUT/DUT2/DUT/DEBUG_OBUF[7]_inst_i_4_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  DUT/DUT2/DUT/DEBUG_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           1.859    15.598    DEBUG_OBUF[7]
    G2                   OBUF (Prop_obuf_I_O)         3.553    19.151 r  DEBUG_OBUF[7]_inst/O
                         net (fo=0)                   0.000    19.151    DEBUG[7]
    G2                                                                r  DEBUG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT2/DUT/bram_block_reg[46][12]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.925ns  (logic 4.774ns (53.489%)  route 4.151ns (46.511%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.618    10.169    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y64         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[46][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.459    10.628 r  DUT/DUT2/DUT/bram_block_reg[46][12]/Q
                         net (fo=1, routed)           0.943    11.572    DUT/DUT2/DUT/bram_block_reg[46]_17[12]
    SLICE_X60Y64         LUT6 (Prop_lut6_I1_O)        0.124    11.696 r  DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_26/O
                         net (fo=1, routed)           0.000    11.696    DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_26_n_0
    SLICE_X60Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    11.910 r  DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_11/O
                         net (fo=1, routed)           0.825    12.735    DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_11_n_0
    SLICE_X62Y68         LUT6 (Prop_lut6_I3_O)        0.297    13.032 r  DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.578    13.610    DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_3_n_0
    SLICE_X63Y72         LUT6 (Prop_lut6_I4_O)        0.124    13.734 r  DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.805    15.539    DEBUG_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         3.556    19.094 r  DEBUG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.094    DEBUG[4]
    E2                                                                r  DEBUG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT2/DUT/bram_block_reg[21][13]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.929ns  (logic 4.807ns (53.829%)  route 4.123ns (46.171%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.612    10.163    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[21][13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.459    10.622 r  DUT/DUT2/DUT/bram_block_reg[21][13]/Q
                         net (fo=1, routed)           0.937    11.560    DUT/DUT2/DUT/bram_block_reg[21]_42[13]
    SLICE_X64Y81         LUT6 (Prop_lut6_I3_O)        0.124    11.684 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_16/O
                         net (fo=1, routed)           0.000    11.684    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_16_n_0
    SLICE_X64Y81         MUXF7 (Prop_muxf7_I1_O)      0.247    11.931 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.823    12.753    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_6_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I1_O)        0.298    13.051 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.666    13.718    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_2_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I2_O)        0.124    13.842 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           1.696    15.538    DEBUG_OBUF[5]
    D2                   OBUF (Prop_obuf_I_O)         3.555    19.093 r  DEBUG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.093    DEBUG[5]
    D2                                                                r  DEBUG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT1/DUT/cnt_sine_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_TEST[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.958ns  (logic 4.672ns (39.075%)  route 7.285ns (60.925%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.604     5.155    DUT/DUT1/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  DUT/DUT1/DUT/cnt_sine_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.478     5.633 f  DUT/DUT1/DUT/cnt_sine_reg[3]/Q
                         net (fo=13, routed)          0.929     6.562    DUT/DUT1/DUT/cnt_sine[3]
    SLICE_X65Y75         LUT5 (Prop_lut5_I0_O)        0.323     6.885 r  DUT/DUT1/DUT/LED_TEST_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.767     7.653    MIDDLEWARE/rdy_filt[0]
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.332     7.985 r  MIDDLEWARE/LED_TEST_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.589    13.574    DEBUG_OBUF[2]
    T10                  OBUF (Prop_obuf_I_O)         3.539    17.113 r  LED_TEST_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.113    LED_TEST[3]
    T10                                                               r  LED_TEST[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_MOD/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_TEST[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.732ns  (logic 4.424ns (41.224%)  route 6.308ns (58.776%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.611     5.162    UART_MOD/CLK
    SLICE_X64Y70         FDRE                                         r  UART_MOD/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.518     5.680 r  UART_MOD/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          1.021     6.701    UART_MOD/state[0]
    SLICE_X65Y71         LUT2 (Prop_lut2_I1_O)        0.152     6.853 r  UART_MOD/LED_TEST_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           5.287    12.140    DEBUG_OBUF[0]
    T9                   OBUF (Prop_obuf_I_O)         3.754    15.894 r  LED_TEST_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.894    LED_TEST[2]
    T9                                                                r  LED_TEST[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_MOD/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.491ns  (logic 3.977ns (46.840%)  route 4.514ns (53.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.610     5.161    UART_MOD/CLK
    SLICE_X65Y71         FDSE                                         r  UART_MOD/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDSE (Prop_fdse_C_Q)         0.456     5.617 r  UART_MOD/TX_reg/Q
                         net (fo=1, routed)           4.514    10.131    UART_TX_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    13.653 r  UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000    13.653    UART_TX
    D10                                                               r  UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT1/DUT/cnt_sine_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.045ns  (logic 4.668ns (58.027%)  route 3.377ns (41.973%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.604     5.155    DUT/DUT1/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  DUT/DUT1/DUT/cnt_sine_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.478     5.633 f  DUT/DUT1/DUT/cnt_sine_reg[3]/Q
                         net (fo=13, routed)          0.929     6.562    DUT/DUT1/DUT/cnt_sine[3]
    SLICE_X65Y75         LUT5 (Prop_lut5_I0_O)        0.323     6.885 r  DUT/DUT1/DUT/LED_TEST_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.767     7.653    MIDDLEWARE/rdy_filt[0]
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.332     7.985 r  MIDDLEWARE/LED_TEST_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.680     9.665    DEBUG_OBUF[2]
    F4                   OBUF (Prop_obuf_I_O)         3.535    13.200 r  DEBUG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.200    DEBUG[2]
    F4                                                                r  DEBUG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/shift_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_TEST[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.771ns  (logic 4.280ns (55.080%)  route 3.491ns (44.920%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.606     5.157    MIDDLEWARE/CLK
    SLICE_X64Y73         FDRE                                         r  MIDDLEWARE/shift_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.478     5.635 r  MIDDLEWARE/shift_test_reg[0]/Q
                         net (fo=3, routed)           1.138     6.773    MIDDLEWARE/shift_test[0]
    SLICE_X64Y72         LUT2 (Prop_lut2_I1_O)        0.295     7.068 r  MIDDLEWARE/LED_TEST_OBUF[1]_inst_i_1/O
                         net (fo=24, routed)          2.353     9.421    DEBUG_OBUF[3]
    J5                   OBUF (Prop_obuf_I_O)         3.507    12.929 r  LED_TEST_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.929    LED_TEST[1]
    J5                                                                r  LED_TEST[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_MOD/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.372ns  (logic 4.424ns (60.013%)  route 2.948ns (39.987%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.611     5.162    UART_MOD/CLK
    SLICE_X64Y70         FDRE                                         r  UART_MOD/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.518     5.680 r  UART_MOD/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          1.021     6.701    UART_MOD/state[0]
    SLICE_X65Y71         LUT2 (Prop_lut2_I1_O)        0.152     6.853 r  UART_MOD/LED_TEST_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.927     8.780    DEBUG_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         3.754    12.535 r  DEBUG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.535    DEBUG[0]
    D4                                                                r  DEBUG[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MIDDLEWARE/shift_test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.422ns (77.383%)  route 0.416ns (22.617%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.578     1.491    MIDDLEWARE/CLK
    SLICE_X65Y74         FDRE                                         r  MIDDLEWARE/shift_test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  MIDDLEWARE/shift_test_reg[1]/Q
                         net (fo=2, routed)           0.068     1.701    MIDDLEWARE/shift_test[1]
    SLICE_X64Y74         LUT6 (Prop_lut6_I1_O)        0.045     1.746 r  MIDDLEWARE/LED_TEST_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.347     2.093    DEBUG_OBUF[2]
    F4                   OBUF (Prop_obuf_I_O)         1.236     3.329 r  DEBUG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.329    DEBUG[2]
    F4                                                                r  DEBUG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/LED_CONTROL_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_TEST[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.367ns (68.540%)  route 0.628ns (31.460%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.581     1.494    MIDDLEWARE/CLK
    SLICE_X62Y71         FDRE                                         r  MIDDLEWARE/LED_CONTROL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  MIDDLEWARE/LED_CONTROL_reg/Q
                         net (fo=2, routed)           0.628     2.263    LED_TEST_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.226     3.489 r  LED_TEST_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.489    LED_TEST[0]
    H5                                                                r  LED_TEST[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/shift_test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.427ns (69.053%)  route 0.639ns (30.947%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.578     1.491    MIDDLEWARE/CLK
    SLICE_X65Y74         FDRE                                         r  MIDDLEWARE/shift_test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  MIDDLEWARE/shift_test_reg[1]/Q
                         net (fo=2, routed)           0.214     1.847    MIDDLEWARE/shift_test[1]
    SLICE_X64Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.892 r  MIDDLEWARE/LED_TEST_OBUF[1]_inst_i_1/O
                         net (fo=24, routed)          0.425     2.317    DEBUG_OBUF[3]
    F3                   OBUF (Prop_obuf_I_O)         1.241     3.558 r  DEBUG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.558    DEBUG[3]
    F3                                                                r  DEBUG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/shift_test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_TEST[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.394ns (63.050%)  route 0.817ns (36.950%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.578     1.491    MIDDLEWARE/CLK
    SLICE_X65Y74         FDRE                                         r  MIDDLEWARE/shift_test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  MIDDLEWARE/shift_test_reg[1]/Q
                         net (fo=2, routed)           0.214     1.847    MIDDLEWARE/shift_test[1]
    SLICE_X64Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.892 r  MIDDLEWARE/LED_TEST_OBUF[1]_inst_i_1/O
                         net (fo=24, routed)          0.603     2.495    DEBUG_OBUF[3]
    J5                   OBUF (Prop_obuf_I_O)         1.208     3.703 r  LED_TEST_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.703    LED_TEST[1]
    J5                                                                r  LED_TEST[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_MOD/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.224ns  (logic 1.490ns (66.997%)  route 0.734ns (33.003%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.582     1.495    UART_MOD/CLK
    SLICE_X64Y70         FDRE                                         r  UART_MOD/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.148     1.643 f  UART_MOD/FSM_sequential_state_reg[1]/Q
                         net (fo=15, routed)          0.343     1.986    UART_MOD/state[1]
    SLICE_X65Y71         LUT2 (Prop_lut2_I1_O)        0.098     2.084 r  UART_MOD/DEBUG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.391     2.476    DEBUG_OBUF[1]
    D3                   OBUF (Prop_obuf_I_O)         1.244     3.720 r  DEBUG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.720    DEBUG[1]
    D3                                                                r  DEBUG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT0/DATA_OUT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.549ns (67.959%)  route 0.730ns (32.041%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.579     1.492    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  DUT/DUT0/DATA_OUT_reg[15]/Q
                         net (fo=1, routed)           0.158     1.792    DUT/DUT1/DUT/Q[15]
    SLICE_X63Y73         LUT4 (Prop_lut4_I3_O)        0.043     1.835 r  DUT/DUT1/DUT/DEBUG_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.162     1.996    DUT/DUT2/DUT/uart_fifo_reg[15]
    SLICE_X62Y73         LUT6 (Prop_lut6_I5_O)        0.112     2.108 r  DUT/DUT2/DUT/DEBUG_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.411     2.519    DEBUG_OBUF[7]
    G2                   OBUF (Prop_obuf_I_O)         1.253     3.772 r  DEBUG_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.772    DEBUG[7]
    G2                                                                r  DEBUG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_MOD/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.294ns  (logic 1.560ns (67.993%)  route 0.734ns (32.007%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.582     1.495    UART_MOD/CLK
    SLICE_X64Y70         FDRE                                         r  UART_MOD/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.148     1.643 r  UART_MOD/FSM_sequential_state_reg[1]/Q
                         net (fo=15, routed)          0.256     1.899    UART_MOD/state[1]
    SLICE_X65Y71         LUT2 (Prop_lut2_I0_O)        0.098     1.997 r  UART_MOD/LED_TEST_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.478     2.476    DEBUG_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         1.314     3.790 r  DEBUG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.790    DEBUG[0]
    D4                                                                r  DEBUG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/DUT_SEL_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.482ns (62.668%)  route 0.883ns (37.332%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.579     1.492    MIDDLEWARE/CLK
    SLICE_X63Y76         FDRE                                         r  MIDDLEWARE/DUT_SEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     1.633 f  MIDDLEWARE/DUT_SEL_reg[1]/Q
                         net (fo=30, routed)          0.207     1.841    DUT/DUT1/DUT/dut_sel[1]
    SLICE_X63Y75         LUT4 (Prop_lut4_I2_O)        0.045     1.886 r  DUT/DUT1/DUT/DEBUG_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.296     2.181    DUT/DUT2/DUT/uart_fifo_reg[14]
    SLICE_X64Y72         LUT6 (Prop_lut6_I5_O)        0.045     2.226 r  DUT/DUT2/DUT/DEBUG_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.380     2.606    DEBUG_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         1.251     3.857 r  DEBUG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.857    DEBUG[6]
    H2                                                                r  DEBUG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT0/DATA_OUT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.432ns  (logic 1.575ns (64.778%)  route 0.857ns (35.222%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.580     1.493    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  DUT/DUT0/DATA_OUT_reg[13]/Q
                         net (fo=1, routed)           0.350     2.007    DUT/DUT1/DUT/Q[13]
    SLICE_X60Y72         LUT4 (Prop_lut4_I3_O)        0.043     2.050 r  DUT/DUT1/DUT/DEBUG_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.161     2.212    DUT/DUT2/DUT/uart_fifo_reg[13]
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.113     2.325 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.345     2.670    DEBUG_OBUF[5]
    D2                   OBUF (Prop_obuf_I_O)         1.255     3.925 r  DEBUG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.925    DEBUG[5]
    D2                                                                r  DEBUG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_FIFO/uart_fifo_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.619ns  (logic 1.560ns (59.540%)  route 1.060ns (40.460%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.579     1.492    UART_FIFO/CLK
    SLICE_X62Y73         FDRE                                         r  UART_FIFO/uart_fifo_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.141     1.633 f  UART_FIFO/uart_fifo_reg[23]/Q
                         net (fo=7, routed)           0.181     1.815    UART_FIFO/in6[15]
    SLICE_X64Y73         LUT4 (Prop_lut4_I2_O)        0.049     1.864 r  UART_FIFO/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=16, routed)          0.491     2.354    DUT/DUT2/DUT/uart_fifo_reg[0]_0
    SLICE_X63Y72         LUT6 (Prop_lut6_I1_O)        0.113     2.467 r  DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.388     2.855    DEBUG_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.257     4.112 r  DEBUG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.112    DEBUG[4]
    E2                                                                r  DEBUG[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay          2189 Endpoints
Min Delay          2189 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            UART_FIFO/uart_fifo_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.871ns  (logic 2.479ns (31.489%)  route 5.393ns (68.511%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=5, routed)           1.648     3.162    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y75         LUT3 (Prop_lut3_I2_O)        0.154     3.316 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        1.277     4.593    UART_FIFO/bram_block_reg[0][0]
    SLICE_X64Y73         LUT4 (Prop_lut4_I0_O)        0.356     4.949 r  UART_FIFO/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=16, routed)          2.086     7.035    DUT/DUT2/DUT/uart_fifo_reg[0]_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I1_O)        0.331     7.366 r  DUT/DUT2/DUT/uart_fifo[9]_i_3/O
                         net (fo=1, routed)           0.381     7.747    UART_FIFO/dut_dout[9]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     7.871 r  UART_FIFO/uart_fifo[9]_i_1/O
                         net (fo=1, routed)           0.000     7.871    UART_FIFO/uart_fifo[9]_i_1_n_0
    SLICE_X59Y73         FDRE                                         r  UART_FIFO/uart_fifo_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.490     4.861    UART_FIFO/CLK
    SLICE_X59Y73         FDRE                                         r  UART_FIFO/uart_fifo_reg[9]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            UART_FIFO/uart_fifo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.737ns  (logic 2.479ns (32.036%)  route 5.258ns (67.964%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=5, routed)           1.648     3.162    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y75         LUT3 (Prop_lut3_I2_O)        0.154     3.316 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        1.277     4.593    UART_FIFO/bram_block_reg[0][0]
    SLICE_X64Y73         LUT4 (Prop_lut4_I0_O)        0.356     4.949 r  UART_FIFO/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=16, routed)          2.050     6.999    DUT/DUT2/DUT/uart_fifo_reg[0]_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I1_O)        0.331     7.330 r  DUT/DUT2/DUT/uart_fifo[6]_i_3/O
                         net (fo=1, routed)           0.282     7.613    UART_FIFO/dut_dout[6]
    SLICE_X61Y71         LUT6 (Prop_lut6_I3_O)        0.124     7.737 r  UART_FIFO/uart_fifo[6]_i_1/O
                         net (fo=1, routed)           0.000     7.737    UART_FIFO/uart_fifo[6]_i_1_n_0
    SLICE_X61Y71         FDRE                                         r  UART_FIFO/uart_fifo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.493     4.864    UART_FIFO/CLK
    SLICE_X61Y71         FDRE                                         r  UART_FIFO/uart_fifo_reg[6]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            UART_FIFO/uart_fifo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.586ns  (logic 2.479ns (32.671%)  route 5.108ns (67.329%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=5, routed)           1.648     3.162    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y75         LUT3 (Prop_lut3_I2_O)        0.154     3.316 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        1.277     4.593    UART_FIFO/bram_block_reg[0][0]
    SLICE_X64Y73         LUT4 (Prop_lut4_I0_O)        0.356     4.949 r  UART_FIFO/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=16, routed)          1.669     6.618    DUT/DUT2/DUT/uart_fifo_reg[0]_0
    SLICE_X56Y73         LUT6 (Prop_lut6_I1_O)        0.331     6.949 r  DUT/DUT2/DUT/uart_fifo[0]_i_3/O
                         net (fo=1, routed)           0.513     7.462    UART_FIFO/dut_dout[0]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     7.586 r  UART_FIFO/uart_fifo[0]_i_1/O
                         net (fo=1, routed)           0.000     7.586    UART_FIFO/uart_fifo[0]_i_1_n_0
    SLICE_X59Y73         FDRE                                         r  UART_FIFO/uart_fifo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.490     4.861    UART_FIFO/CLK
    SLICE_X59Y73         FDRE                                         r  UART_FIFO/uart_fifo_reg[0]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            UART_FIFO/uart_fifo_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.566ns  (logic 2.479ns (32.761%)  route 5.087ns (67.239%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=5, routed)           1.648     3.162    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y75         LUT3 (Prop_lut3_I2_O)        0.154     3.316 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        1.277     4.593    UART_FIFO/bram_block_reg[0][0]
    SLICE_X64Y73         LUT4 (Prop_lut4_I0_O)        0.356     4.949 r  UART_FIFO/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=16, routed)          1.639     6.588    DUT/DUT2/DUT/uart_fifo_reg[0]_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I1_O)        0.331     6.919 r  DUT/DUT2/DUT/uart_fifo[10]_i_3/O
                         net (fo=1, routed)           0.523     7.442    UART_FIFO/dut_dout[10]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     7.566 r  UART_FIFO/uart_fifo[10]_i_1/O
                         net (fo=1, routed)           0.000     7.566    UART_FIFO/uart_fifo[10]_i_1_n_0
    SLICE_X59Y73         FDRE                                         r  UART_FIFO/uart_fifo_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.490     4.861    UART_FIFO/CLK
    SLICE_X59Y73         FDRE                                         r  UART_FIFO/uart_fifo_reg[10]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            UART_FIFO/uart_fifo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.437ns  (logic 2.479ns (33.326%)  route 4.959ns (66.674%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=5, routed)           1.648     3.162    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y75         LUT3 (Prop_lut3_I2_O)        0.154     3.316 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        1.277     4.593    UART_FIFO/bram_block_reg[0][0]
    SLICE_X64Y73         LUT4 (Prop_lut4_I0_O)        0.356     4.949 r  UART_FIFO/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=16, routed)          1.733     6.682    DUT/DUT2/DUT/uart_fifo_reg[0]_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I1_O)        0.331     7.013 r  DUT/DUT2/DUT/uart_fifo[7]_i_3/O
                         net (fo=1, routed)           0.300     7.313    UART_FIFO/dut_dout[7]
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     7.437 r  UART_FIFO/uart_fifo[7]_i_1/O
                         net (fo=1, routed)           0.000     7.437    UART_FIFO/uart_fifo[7]_i_1_n_0
    SLICE_X63Y71         FDRE                                         r  UART_FIFO/uart_fifo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.494     4.865    UART_FIFO/CLK
    SLICE_X63Y71         FDRE                                         r  UART_FIFO/uart_fifo_reg[7]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            UART_FIFO/uart_fifo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.428ns  (logic 2.479ns (33.366%)  route 4.950ns (66.634%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=5, routed)           1.648     3.162    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y75         LUT3 (Prop_lut3_I2_O)        0.154     3.316 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        1.277     4.593    UART_FIFO/bram_block_reg[0][0]
    SLICE_X64Y73         LUT4 (Prop_lut4_I0_O)        0.356     4.949 r  UART_FIFO/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=16, routed)          1.669     6.618    DUT/DUT2/DUT/uart_fifo_reg[0]_0
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.331     6.949 r  DUT/DUT2/DUT/uart_fifo[3]_i_2/O
                         net (fo=1, routed)           0.355     7.304    UART_FIFO/dut_dout[3]
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.428 r  UART_FIFO/uart_fifo[3]_i_1/O
                         net (fo=1, routed)           0.000     7.428    UART_FIFO/uart_fifo[3]_i_1_n_0
    SLICE_X62Y74         FDRE                                         r  UART_FIFO/uart_fifo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.489     4.860    UART_FIFO/CLK
    SLICE_X62Y74         FDRE                                         r  UART_FIFO/uart_fifo_reg[3]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            UART_FIFO/uart_fifo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.358ns  (logic 2.479ns (33.683%)  route 4.880ns (66.317%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=5, routed)           1.648     3.162    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y75         LUT3 (Prop_lut3_I2_O)        0.154     3.316 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        1.277     4.593    UART_FIFO/bram_block_reg[0][0]
    SLICE_X64Y73         LUT4 (Prop_lut4_I0_O)        0.356     4.949 r  UART_FIFO/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=16, routed)          1.492     6.442    DUT/DUT2/DUT/uart_fifo_reg[0]_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I1_O)        0.331     6.773 r  DUT/DUT2/DUT/uart_fifo[2]_i_3/O
                         net (fo=1, routed)           0.462     7.234    UART_FIFO/dut_dout[2]
    SLICE_X62Y73         LUT6 (Prop_lut6_I3_O)        0.124     7.358 r  UART_FIFO/uart_fifo[2]_i_1/O
                         net (fo=1, routed)           0.000     7.358    UART_FIFO/uart_fifo[2]_i_1_n_0
    SLICE_X62Y73         FDRE                                         r  UART_FIFO/uart_fifo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.491     4.862    UART_FIFO/CLK
    SLICE_X62Y73         FDRE                                         r  UART_FIFO/uart_fifo_reg[2]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            UART_FIFO/uart_fifo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.303ns  (logic 2.479ns (33.937%)  route 4.825ns (66.063%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=5, routed)           1.648     3.162    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y75         LUT3 (Prop_lut3_I2_O)        0.154     3.316 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        1.277     4.593    UART_FIFO/bram_block_reg[0][0]
    SLICE_X64Y73         LUT4 (Prop_lut4_I0_O)        0.356     4.949 r  UART_FIFO/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=16, routed)          1.745     6.694    DUT/DUT2/DUT/uart_fifo_reg[0]_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I1_O)        0.331     7.025 r  DUT/DUT2/DUT/uart_fifo[1]_i_3/O
                         net (fo=1, routed)           0.154     7.179    UART_FIFO/dut_dout[1]
    SLICE_X61Y71         LUT6 (Prop_lut6_I3_O)        0.124     7.303 r  UART_FIFO/uart_fifo[1]_i_1/O
                         net (fo=1, routed)           0.000     7.303    UART_FIFO/uart_fifo[1]_i_1_n_0
    SLICE_X61Y71         FDRE                                         r  UART_FIFO/uart_fifo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.493     4.864    UART_FIFO/CLK
    SLICE_X61Y71         FDRE                                         r  UART_FIFO/uart_fifo_reg[1]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            UART_FIFO/uart_fifo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.281ns  (logic 2.479ns (34.039%)  route 4.803ns (65.961%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=5, routed)           1.648     3.162    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y75         LUT3 (Prop_lut3_I2_O)        0.154     3.316 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        1.277     4.593    UART_FIFO/bram_block_reg[0][0]
    SLICE_X64Y73         LUT4 (Prop_lut4_I0_O)        0.356     4.949 r  UART_FIFO/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=16, routed)          1.499     6.448    DUT/DUT2/DUT/uart_fifo_reg[0]_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I1_O)        0.331     6.779 r  DUT/DUT2/DUT/uart_fifo[5]_i_2/O
                         net (fo=1, routed)           0.378     7.157    UART_FIFO/dut_dout[5]
    SLICE_X59Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.281 r  UART_FIFO/uart_fifo[5]_i_1/O
                         net (fo=1, routed)           0.000     7.281    UART_FIFO/uart_fifo[5]_i_1_n_0
    SLICE_X59Y73         FDRE                                         r  UART_FIFO/uart_fifo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.490     4.861    UART_FIFO/CLK
    SLICE_X59Y73         FDRE                                         r  UART_FIFO/uart_fifo_reg[5]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            UART_FIFO/uart_fifo_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.216ns  (logic 2.479ns (34.346%)  route 4.738ns (65.654%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=5, routed)           1.648     3.162    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y75         LUT3 (Prop_lut3_I2_O)        0.154     3.316 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        1.277     4.593    UART_FIFO/bram_block_reg[0][0]
    SLICE_X64Y73         LUT4 (Prop_lut4_I0_O)        0.356     4.949 r  UART_FIFO/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=16, routed)          1.495     6.445    DUT/DUT2/DUT/uart_fifo_reg[0]_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I1_O)        0.331     6.776 r  DUT/DUT2/DUT/DEBUG_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.317     7.092    UART_FIFO/DEBUG_OBUF[4]
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.216 r  UART_FIFO/uart_fifo[15]_i_1/O
                         net (fo=1, routed)           0.000     7.216    UART_FIFO/uart_fifo[15]_i_1_n_0
    SLICE_X62Y74         FDRE                                         r  UART_FIFO/uart_fifo_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        1.489     4.860    UART_FIFO/CLK
    SLICE_X62Y74         FDRE                                         r  UART_FIFO/uart_fifo_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            UART_MOD/cnt_dt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.326ns (36.243%)  route 0.574ns (63.757%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=5, routed)           0.396     0.677    UART_FIFO/RSTN_IBUF
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.722 r  UART_FIFO/FSM_sequential_state[1]_i_1/O
                         net (fo=92, routed)          0.178     0.900    UART_MOD/SR[0]
    SLICE_X65Y68         FDRE                                         r  UART_MOD/cnt_dt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.853     2.011    UART_MOD/CLK
    SLICE_X65Y68         FDRE                                         r  UART_MOD/cnt_dt_reg[0]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            UART_MOD/cnt_dt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.326ns (36.243%)  route 0.574ns (63.757%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=5, routed)           0.396     0.677    UART_FIFO/RSTN_IBUF
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.722 r  UART_FIFO/FSM_sequential_state[1]_i_1/O
                         net (fo=92, routed)          0.178     0.900    UART_MOD/SR[0]
    SLICE_X64Y68         FDRE                                         r  UART_MOD/cnt_dt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.853     2.011    UART_MOD/CLK
    SLICE_X64Y68         FDRE                                         r  UART_MOD/cnt_dt_reg[1]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            UART_MOD/cnt_dt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.326ns (36.243%)  route 0.574ns (63.757%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=5, routed)           0.396     0.677    UART_FIFO/RSTN_IBUF
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.722 r  UART_FIFO/FSM_sequential_state[1]_i_1/O
                         net (fo=92, routed)          0.178     0.900    UART_MOD/SR[0]
    SLICE_X64Y68         FDRE                                         r  UART_MOD/cnt_dt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.853     2.011    UART_MOD/CLK
    SLICE_X64Y68         FDRE                                         r  UART_MOD/cnt_dt_reg[2]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            UART_MOD/cnt_dt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.326ns (36.243%)  route 0.574ns (63.757%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=5, routed)           0.396     0.677    UART_FIFO/RSTN_IBUF
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.722 r  UART_FIFO/FSM_sequential_state[1]_i_1/O
                         net (fo=92, routed)          0.178     0.900    UART_MOD/SR[0]
    SLICE_X64Y68         FDRE                                         r  UART_MOD/cnt_dt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.853     2.011    UART_MOD/CLK
    SLICE_X64Y68         FDRE                                         r  UART_MOD/cnt_dt_reg[3]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            UART_MOD/cnt_dt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.326ns (36.243%)  route 0.574ns (63.757%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=5, routed)           0.396     0.677    UART_FIFO/RSTN_IBUF
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.722 r  UART_FIFO/FSM_sequential_state[1]_i_1/O
                         net (fo=92, routed)          0.178     0.900    UART_MOD/SR[0]
    SLICE_X64Y68         FDRE                                         r  UART_MOD/cnt_dt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.853     2.011    UART_MOD/CLK
    SLICE_X64Y68         FDRE                                         r  UART_MOD/cnt_dt_reg[4]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            UART_MOD/cnt_dt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.326ns (36.243%)  route 0.574ns (63.757%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=5, routed)           0.396     0.677    UART_FIFO/RSTN_IBUF
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.722 r  UART_FIFO/FSM_sequential_state[1]_i_1/O
                         net (fo=92, routed)          0.178     0.900    UART_MOD/SR[0]
    SLICE_X65Y68         FDRE                                         r  UART_MOD/cnt_dt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.853     2.011    UART_MOD/CLK
    SLICE_X65Y68         FDRE                                         r  UART_MOD/cnt_dt_reg[5]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            UART_MOD/cnt_dt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.326ns (36.243%)  route 0.574ns (63.757%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=5, routed)           0.396     0.677    UART_FIFO/RSTN_IBUF
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.722 r  UART_FIFO/FSM_sequential_state[1]_i_1/O
                         net (fo=92, routed)          0.178     0.900    UART_MOD/SR[0]
    SLICE_X65Y68         FDRE                                         r  UART_MOD/cnt_dt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.853     2.011    UART_MOD/CLK
    SLICE_X65Y68         FDRE                                         r  UART_MOD/cnt_dt_reg[6]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            UART_MOD/cnt_dt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.326ns (36.243%)  route 0.574ns (63.757%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=5, routed)           0.396     0.677    UART_FIFO/RSTN_IBUF
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.722 r  UART_FIFO/FSM_sequential_state[1]_i_1/O
                         net (fo=92, routed)          0.178     0.900    UART_MOD/SR[0]
    SLICE_X65Y68         FDRE                                         r  UART_MOD/cnt_dt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.853     2.011    UART_MOD/CLK
    SLICE_X65Y68         FDRE                                         r  UART_MOD/cnt_dt_reg[7]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            UART_MOD/bit_transfer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.326ns (33.515%)  route 0.647ns (66.485%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=5, routed)           0.396     0.677    UART_FIFO/RSTN_IBUF
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.722 r  UART_FIFO/FSM_sequential_state[1]_i_1/O
                         net (fo=92, routed)          0.251     0.973    UART_MOD/SR[0]
    SLICE_X65Y69         FDRE                                         r  UART_MOD/bit_transfer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.851     2.010    UART_MOD/CLK
    SLICE_X65Y69         FDRE                                         r  UART_MOD/bit_transfer_reg[1]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            UART_MOD/cnt_ovs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.326ns (33.515%)  route 0.647ns (66.485%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=5, routed)           0.396     0.677    UART_FIFO/RSTN_IBUF
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.722 r  UART_FIFO/FSM_sequential_state[1]_i_1/O
                         net (fo=92, routed)          0.251     0.973    UART_MOD/SR[0]
    SLICE_X65Y69         FDRE                                         r  UART_MOD/cnt_ovs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1138, routed)        0.851     2.010    UART_MOD/CLK
    SLICE_X65Y69         FDRE                                         r  UART_MOD/cnt_ovs_reg[0]/C





