
c:/Users/User/Documents/IoT/Capstone-Project/Capstone_Project/target/1.5.2/argon/Capstone_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .module_info  00000018  000d4000  000d4000  00004000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .dynalib      00000004  000d4018  000d4018  00004018  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00002914  000d401c  000d401c  0000401c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .backup       00000004  2003f400  000d6930  0000f400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         00000070  2003de80  000d6934  0001de80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000900  2003def0  2003def0  0002def0  2**2
                  ALLOC
  6 .module_info_suffix 00000028  000d69a4  000d69a4  000269a4  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .module_info_crc 00000004  000d69cc  000d69cc  000269cc  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .debug_info   00172b0a  00000000  00000000  000269d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0001c9db  00000000  00000000  001994da  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000263d2  00000000  00000000  001b5eb5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000029e0  00000000  00000000  001dc287  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00005130  00000000  00000000  001dec67  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00049fdf  00000000  00000000  001e3d97  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0004cb88  00000000  00000000  0022dd76  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0010a786  00000000  00000000  0027a8fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000dbf4  00000000  00000000  00385084  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

000d401c <module_user_pre_init>:
/**
 * Initializes this user module. Returns the start of the heap.
 */
void* module_user_pre_init() {

    if ( (&link_global_data_start!=&link_global_data_initial_values) && (link_global_data_size != 0))
   d401c:	4809      	ldr	r0, [pc, #36]	; (d4044 <link_dynalib_end+0x28>)
   d401e:	490a      	ldr	r1, [pc, #40]	; (d4048 <link_dynalib_end+0x2c>)
   d4020:	4288      	cmp	r0, r1
extern constructor_ptr_t link_constructors_end;

/**
 * Initializes this user module. Returns the start of the heap.
 */
void* module_user_pre_init() {
   d4022:	b508      	push	{r3, lr}

    if ( (&link_global_data_start!=&link_global_data_initial_values) && (link_global_data_size != 0))
   d4024:	d005      	beq.n	d4032 <module_user_pre_init+0x16>
   d4026:	4a09      	ldr	r2, [pc, #36]	; (d404c <link_dynalib_end+0x30>)
   d4028:	4282      	cmp	r2, r0
   d402a:	d002      	beq.n	d4032 <module_user_pre_init+0x16>
    {
        memcpy(&link_global_data_start, &link_global_data_initial_values, link_global_data_size);
   d402c:	1a12      	subs	r2, r2, r0
   d402e:	f002 fa33 	bl	d6498 <memcpy>
    }

    memset(&link_bss_location, 0, link_bss_size );
   d4032:	4807      	ldr	r0, [pc, #28]	; (d4050 <link_dynalib_end+0x34>)
   d4034:	4a07      	ldr	r2, [pc, #28]	; (d4054 <link_dynalib_end+0x38>)
   d4036:	2100      	movs	r1, #0
   d4038:	1a12      	subs	r2, r2, r0
   d403a:	f002 fa38 	bl	d64ae <memset>
    return &link_global_data_start;
}
   d403e:	4801      	ldr	r0, [pc, #4]	; (d4044 <link_dynalib_end+0x28>)
   d4040:	bd08      	pop	{r3, pc}
   d4042:	bf00      	nop
   d4044:	2003de80 	.word	0x2003de80
   d4048:	000d6934 	.word	0x000d6934
   d404c:	2003def0 	.word	0x2003def0
   d4050:	2003def0 	.word	0x2003def0
   d4054:	2003e7f0 	.word	0x2003e7f0

000d4058 <module_user_init>:
extern constructor_ptr_t link_constructors_location[];
extern constructor_ptr_t link_constructors_end;
#define link_constructors_size   ((unsigned long)&link_constructors_end  -  (unsigned long)&link_constructors_location )

void module_user_init()
{
   d4058:	b570      	push	{r4, r5, r6, lr}
    module_user_init_hook();
   d405a:	f001 fc51 	bl	d5900 <module_user_init_hook>
   d405e:	4c07      	ldr	r4, [pc, #28]	; (d407c <module_user_init+0x24>)
   d4060:	4b07      	ldr	r3, [pc, #28]	; (d4080 <module_user_init+0x28>)
   d4062:	1ae4      	subs	r4, r4, r3
   d4064:	08a4      	lsrs	r4, r4, #2

    // invoke constructors
    int ctor_num;
    for (ctor_num=0; ctor_num < link_constructors_size/sizeof(constructor_ptr_t); ctor_num++ )
   d4066:	2500      	movs	r5, #0
   d4068:	461e      	mov	r6, r3
   d406a:	42a5      	cmp	r5, r4
   d406c:	d004      	beq.n	d4078 <module_user_init+0x20>
    {
        link_constructors_location[ctor_num]();
   d406e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
   d4072:	4798      	blx	r3
{
    module_user_init_hook();

    // invoke constructors
    int ctor_num;
    for (ctor_num=0; ctor_num < link_constructors_size/sizeof(constructor_ptr_t); ctor_num++ )
   d4074:	3501      	adds	r5, #1
   d4076:	e7f8      	b.n	d406a <module_user_init+0x12>
    {
        link_constructors_location[ctor_num]();
    }
}
   d4078:	bd70      	pop	{r4, r5, r6, pc}
   d407a:	bf00      	nop
   d407c:	000d6930 	.word	0x000d6930
   d4080:	000d68b4 	.word	0x000d68b4

000d4084 <module_user_setup>:

/**
 * Export these functions with a fuller name so they don't clash with the setup/loop wrappers in the system module.
 */
void module_user_setup() {
    setup();
   d4084:	f000 b856 	b.w	d4134 <setup>

000d4088 <module_user_loop>:
}

void module_user_loop() {
   d4088:	b508      	push	{r3, lr}
    loop();
   d408a:	f000 f8bf 	bl	d420c <loop>
    _post_loop();
}
   d408e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    setup();
}

void module_user_loop() {
    loop();
    _post_loop();
   d4092:	f001 bbf7 	b.w	d5884 <_post_loop>

000d4096 <_ZdlPv>:
   d4096:	f001 b9d9 	b.w	d544c <free>

000d409a <_ZdaPv>:
	free(p);
}

void operator delete[](void *p)
{
	free(p);
   d409a:	f001 b9d7 	b.w	d544c <free>

000d409e <__cxa_guard_acquire>:

/* Provide default implemenation for __cxa_guard_acquire() and
 * __cxa_guard_release(). Note: these must be revisited if a multitasking
 * OS is ported to this platform. */
__extension__ typedef int __guard __attribute__((mode (__DI__)));
int __cxa_guard_acquire(__guard *g) {return !*(char *)(g);};
   d409e:	7800      	ldrb	r0, [r0, #0]
   d40a0:	fab0 f080 	clz	r0, r0
   d40a4:	0940      	lsrs	r0, r0, #5
   d40a6:	4770      	bx	lr

000d40a8 <__cxa_guard_release>:
void __cxa_guard_release (__guard *g) {*(char *)g = 1;};
   d40a8:	2301      	movs	r3, #1
   d40aa:	7003      	strb	r3, [r0, #0]
   d40ac:	4770      	bx	lr

000d40ae <_ZN6SdFileD1Ev>:
#if ENABLE_ARDUINO_FEATURES
/**
 * \class SdFile
 * \brief Class for backward compatibility.
 */
class SdFile : public PrintFile {
   d40ae:	4770      	bx	lr

000d40b0 <_ZN6SdFileD0Ev>:
   d40b0:	b510      	push	{r4, lr}
   d40b2:	212c      	movs	r1, #44	; 0x2c
   d40b4:	4604      	mov	r4, r0
   d40b6:	f002 f885 	bl	d61c4 <_ZdlPvj>
   d40ba:	4620      	mov	r0, r4
   d40bc:	bd10      	pop	{r4, pc}

000d40be <_ZN9PrintFile5writeEPKhj>:
   * include write() is called before a file has been opened, write is called
   * for a read-only file, device is full, a corrupt file system or an
   * I/O error.
   */
  size_t write(const uint8_t *buf, size_t size) {
    return FatFile::write(buf, size);
   d40be:	3008      	adds	r0, #8
   d40c0:	f000 bbfa 	b.w	d48b8 <_ZN7FatFile5writeEPKvj>

000d40c4 <_ZN9PrintFile5writeEh>:
  /** Write a byte to a file. Required by the Arduino Print class.
   * \param[in] b the byte to be written.
   * Use getWriteError to check for errors.
   * \return 1 for success and 0 for failure.
   */
  size_t write(uint8_t b) {
   d40c4:	b507      	push	{r0, r1, r2, lr}
   d40c6:	ab02      	add	r3, sp, #8
  /** Write a single byte.
   * \param[in] b The byte to be written.
   * \return +1 for success or -1 for failure.
   */
  int write(uint8_t b) {
    return write(&b, 1);
   d40c8:	2201      	movs	r2, #1
   d40ca:	f803 1d01 	strb.w	r1, [r3, #-1]!
   d40ce:	3008      	adds	r0, #8
   d40d0:	4619      	mov	r1, r3
   d40d2:	f000 fbf1 	bl	d48b8 <_ZN7FatFile5writeEPKvj>
    return FatFile::write(b);
  }
   d40d6:	b003      	add	sp, #12
   d40d8:	f85d fb04 	ldr.w	pc, [sp], #4

000d40dc <_ZNK8particle13__SPISettings7printToER5Print>:
  bool operator!=(const __SPISettings& other) const
  {
    return !(other == *this);
  }

  virtual size_t printTo(Print& p) const
   d40dc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   d40de:	4602      	mov	r2, r0
   d40e0:	4608      	mov	r0, r1
  {
    if (default_ && clock_ == 0)
   d40e2:	7913      	ldrb	r3, [r2, #4]
   d40e4:	6895      	ldr	r5, [r2, #8]
   d40e6:	b133      	cbz	r3, d40f6 <_ZNK8particle13__SPISettings7printToER5Print+0x1a>
   d40e8:	b93d      	cbnz	r5, d40fa <_ZNK8particle13__SPISettings7printToER5Print+0x1e>
      return p.print("<SPISettings default>");
   d40ea:	490c      	ldr	r1, [pc, #48]	; (d411c <_ZNK8particle13__SPISettings7printToER5Print+0x40>)
    else
      return p.printf("<SPISettings %s%lu %s MODE%d>", default_ ? "default " : "", clock_, bitOrder_ == MSBFIRST ? "MSB" : "LSB", dataMode_);
  }
   d40ec:	b004      	add	sp, #16
   d40ee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  }

  virtual size_t printTo(Print& p) const
  {
    if (default_ && clock_ == 0)
      return p.print("<SPISettings default>");
   d40f2:	f001 bb0b 	b.w	d570c <_ZN5Print5printEPKc>
    else
      return p.printf("<SPISettings %s%lu %s MODE%d>", default_ ? "default " : "", clock_, bitOrder_ == MSBFIRST ? "MSB" : "LSB", dataMode_);
   d40f6:	4b0a      	ldr	r3, [pc, #40]	; (d4120 <_ZNK8particle13__SPISettings7printToER5Print+0x44>)
   d40f8:	e000      	b.n	d40fc <_ZNK8particle13__SPISettings7printToER5Print+0x20>
   d40fa:	4b0a      	ldr	r3, [pc, #40]	; (d4124 <_ZNK8particle13__SPISettings7printToER5Print+0x48>)
   d40fc:	7b16      	ldrb	r6, [r2, #12]
   d40fe:	4c0a      	ldr	r4, [pc, #40]	; (d4128 <_ZNK8particle13__SPISettings7printToER5Print+0x4c>)
   d4100:	490a      	ldr	r1, [pc, #40]	; (d412c <_ZNK8particle13__SPISettings7printToER5Print+0x50>)
    size_t println(const __FlashStringHelper*);

    template <typename... Args>
    inline size_t printf(const char* format, Args... args)
    {
        return this->printf_impl(false, format, args...);
   d4102:	7b52      	ldrb	r2, [r2, #13]
   d4104:	9202      	str	r2, [sp, #8]
   d4106:	2e01      	cmp	r6, #1
   d4108:	bf08      	it	eq
   d410a:	4621      	moveq	r1, r4
   d410c:	9101      	str	r1, [sp, #4]
   d410e:	9500      	str	r5, [sp, #0]
   d4110:	4a07      	ldr	r2, [pc, #28]	; (d4130 <_ZNK8particle13__SPISettings7printToER5Print+0x54>)
   d4112:	2100      	movs	r1, #0
   d4114:	f001 fb2d 	bl	d5772 <_ZN5Print11printf_implEbPKcz>
  }
   d4118:	b004      	add	sp, #16
   d411a:	bd70      	pop	{r4, r5, r6, pc}
   d411c:	000d6569 	.word	0x000d6569
   d4120:	000d66af 	.word	0x000d66af
   d4124:	000d6558 	.word	0x000d6558
   d4128:	000d6561 	.word	0x000d6561
   d412c:	000d6565 	.word	0x000d6565
   d4130:	000d657f 	.word	0x000d657f

000d4134 <setup>:
int button = A3;
int buttonState;


// setup() runs once, when the device is first turned on.
void setup() {
   d4134:	b510      	push	{r4, lr}
  // Put initialization like pinMode and begin functions here.
  Serial.begin(9600);

  pixel.begin();
   d4136:	4c0a      	ldr	r4, [pc, #40]	; (d4160 <setup+0x2c>)


// setup() runs once, when the device is first turned on.
void setup() {
  // Put initialization like pinMode and begin functions here.
  Serial.begin(9600);
   d4138:	f001 fce2 	bl	d5b00 <_Z16_fetch_usbserialv>
   d413c:	f44f 5116 	mov.w	r1, #9600	; 0x2580
   d4140:	f001 fcd2 	bl	d5ae8 <_ZN9USBSerial5beginEl>

  pixel.begin();
   d4144:	4620      	mov	r0, r4
   d4146:	f000 f8ee 	bl	d4326 <_ZN17Adafruit_NeoPixel5beginEv>
  pixel.clear();
   d414a:	4620      	mov	r0, r4
   d414c:	f000 faf3 	bl	d4736 <_ZN17Adafruit_NeoPixel5clearEv>

  pinMode(button, INPUT);
   d4150:	4b04      	ldr	r3, [pc, #16]	; (d4164 <setup+0x30>)
   d4152:	2100      	movs	r1, #0
   d4154:	8818      	ldrh	r0, [r3, #0]
}
   d4156:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  Serial.begin(9600);

  pixel.begin();
  pixel.clear();

  pinMode(button, INPUT);
   d415a:	f001 bf91 	b.w	d6080 <pinMode>
   d415e:	bf00      	nop
   d4160:	2003e3b4 	.word	0x2003e3b4
   d4164:	2003de84 	.word	0x2003de84

000d4168 <_Z11microphone3v>:
  val = analogRead(micro2);
  Serial.printf("value = %i\n", val);
}

void microphone3()
{
   d4168:	b510      	push	{r4, lr}
  val = analogRead(micro3);
   d416a:	4b07      	ldr	r3, [pc, #28]	; (d4188 <_Z11microphone3v+0x20>)
   d416c:	4c07      	ldr	r4, [pc, #28]	; (d418c <_Z11microphone3v+0x24>)
   d416e:	8818      	ldrh	r0, [r3, #0]
   d4170:	f001 ffc3 	bl	d60fa <analogRead>
   d4174:	6020      	str	r0, [r4, #0]
  Serial.printf("value = %i\n", val);
   d4176:	f001 fcc3 	bl	d5b00 <_Z16_fetch_usbserialv>
   d417a:	6823      	ldr	r3, [r4, #0]
   d417c:	4a04      	ldr	r2, [pc, #16]	; (d4190 <_Z11microphone3v+0x28>)
   d417e:	2100      	movs	r1, #0
}
   d4180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   d4184:	f001 baf5 	b.w	d5772 <_ZN5Print11printf_implEbPKcz>
   d4188:	2003de80 	.word	0x2003de80
   d418c:	2003e3c8 	.word	0x2003e3c8
   d4190:	000d659d 	.word	0x000d659d

000d4194 <_Z8pixelRedv>:

void pixelRed()
{
   d4194:	b513      	push	{r0, r1, r4, lr}
  pixel.setPixelColor(0,255,0,0);
   d4196:	4c07      	ldr	r4, [pc, #28]	; (d41b4 <_Z8pixelRedv+0x20>)
   d4198:	2300      	movs	r3, #0
   d419a:	4620      	mov	r0, r4
   d419c:	9300      	str	r3, [sp, #0]
   d419e:	22ff      	movs	r2, #255	; 0xff
   d41a0:	4619      	mov	r1, r3
   d41a2:	f000 fa99 	bl	d46d8 <_ZN17Adafruit_NeoPixel13setPixelColorEthhh>
  pixel.show();
   d41a6:	4620      	mov	r0, r4
}
   d41a8:	b002      	add	sp, #8
   d41aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

void pixelRed()
{
  pixel.setPixelColor(0,255,0,0);
  pixel.show();
   d41ae:	f000 b8f1 	b.w	d4394 <_ZN17Adafruit_NeoPixel4showEv>
   d41b2:	bf00      	nop
   d41b4:	2003e3b4 	.word	0x2003e3b4

000d41b8 <_Z10pixelGreenv>:
}

void pixelGreen()
{
   d41b8:	b513      	push	{r0, r1, r4, lr}
  pixel.setPixelColor(0,0,255,0);
   d41ba:	4c07      	ldr	r4, [pc, #28]	; (d41d8 <_Z10pixelGreenv+0x20>)
   d41bc:	2200      	movs	r2, #0
   d41be:	4620      	mov	r0, r4
   d41c0:	9200      	str	r2, [sp, #0]
   d41c2:	23ff      	movs	r3, #255	; 0xff
   d41c4:	4611      	mov	r1, r2
   d41c6:	f000 fa87 	bl	d46d8 <_ZN17Adafruit_NeoPixel13setPixelColorEthhh>
  pixel.show();
   d41ca:	4620      	mov	r0, r4
   d41cc:	b002      	add	sp, #8
   d41ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

void pixelGreen()
{
  pixel.setPixelColor(0,0,255,0);
  pixel.show();
   d41d2:	f000 b8df 	b.w	d4394 <_ZN17Adafruit_NeoPixel4showEv>
   d41d6:	bf00      	nop
   d41d8:	2003e3b4 	.word	0x2003e3b4

000d41dc <_Z14buttonFunctionv>:
  // The core of your code will likely live here.
  buttonFunction();
}

void buttonFunction()
{
   d41dc:	b508      	push	{r3, lr}
  buttonState = digitalRead(button);
   d41de:	4b09      	ldr	r3, [pc, #36]	; (d4204 <_Z14buttonFunctionv+0x28>)
   d41e0:	8818      	ldrh	r0, [r3, #0]
   d41e2:	f001 ff77 	bl	d60d4 <digitalRead>
   d41e6:	4b08      	ldr	r3, [pc, #32]	; (d4208 <_Z14buttonFunctionv+0x2c>)
  if(buttonState == HIGH)
   d41e8:	2801      	cmp	r0, #1
  buttonFunction();
}

void buttonFunction()
{
  buttonState = digitalRead(button);
   d41ea:	6018      	str	r0, [r3, #0]
  if(buttonState == HIGH)
   d41ec:	d105      	bne.n	d41fa <_Z14buttonFunctionv+0x1e>
  {
    pixelGreen();
   d41ee:	f7ff ffe3 	bl	d41b8 <_Z10pixelGreenv>
  }
  else
  {
    pixelRed();
  }
}
   d41f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  if(buttonState == HIGH)
  {
    pixelGreen();
    //microphone1();
    //microphone2();
    microphone3();
   d41f6:	f7ff bfb7 	b.w	d4168 <_Z11microphone3v>
  }
  else
  {
    pixelRed();
  }
}
   d41fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    //microphone2();
    microphone3();
  }
  else
  {
    pixelRed();
   d41fe:	f7ff bfc9 	b.w	d4194 <_Z8pixelRedv>
   d4202:	bf00      	nop
   d4204:	2003de84 	.word	0x2003de84
   d4208:	2003df2c 	.word	0x2003df2c

000d420c <loop>:
}

// loop() runs over and over again, as quickly as it can execute.
void loop() {
  // The core of your code will likely live here.
  buttonFunction();
   d420c:	f7ff bfe6 	b.w	d41dc <_Z14buttonFunctionv>

000d4210 <_GLOBAL__sub_I_pixel>:

void pixelGreen()
{
  pixel.setPixelColor(0,0,255,0);
  pixel.show();
   d4210:	b570      	push	{r4, r5, r6, lr}

inline void pinSetFast(pin_t _pin) __attribute__((always_inline));
inline void pinResetFast(pin_t _pin) __attribute__((always_inline));
inline int32_t pinReadFast(pin_t _pin) __attribute__((always_inline));

static Hal_Pin_Info* PIN_MAP = HAL_Pin_Map();
   d4212:	f000 ff17 	bl	d5044 <HAL_Pin_Map>
#include <SdFat.h>

#define PIXEL_PIN A4
#define PIXEL_COUNT 1
#define PIXEL_TYPE WS2812B
Adafruit_NeoPixel pixel(PIXEL_COUNT, PIXEL_PIN, PIXEL_TYPE);
   d4216:	2302      	movs	r3, #2
   d4218:	220f      	movs	r2, #15
   d421a:	2101      	movs	r1, #1
   d421c:	4820      	ldr	r0, [pc, #128]	; (d42a0 <_GLOBAL__sub_I_pixel+0x90>)

template <HAL_SPI_Interface Interface>
class SpiProxy {
public:
    static SPIClass& instance() {
        static SPIClass instance(Interface);
   d421e:	4e21      	ldr	r6, [pc, #132]	; (d42a4 <_GLOBAL__sub_I_pixel+0x94>)
   d4220:	f000 f8a6 	bl	d4370 <_ZN17Adafruit_NeoPixelC1Ethh>
   d4224:	4a20      	ldr	r2, [pc, #128]	; (d42a8 <_GLOBAL__sub_I_pixel+0x98>)
   d4226:	4921      	ldr	r1, [pc, #132]	; (d42ac <_GLOBAL__sub_I_pixel+0x9c>)
   d4228:	481d      	ldr	r0, [pc, #116]	; (d42a0 <_GLOBAL__sub_I_pixel+0x90>)
   d422a:	f001 ffbd 	bl	d61a8 <__aeabi_atexit>
 */
class FatVolume {
 public:
  /** Create an instance of FatVolume
   */
  FatVolume() : m_fatType(0) {}
   d422e:	4b20      	ldr	r3, [pc, #128]	; (d42b0 <_GLOBAL__sub_I_pixel+0xa0>)
#else  // ENABLE_EXTENDED_TRANSFER_CLASS || ENABLE_SDIO_CLASS
class SdSpiCard {
#endif  // ENABLE_EXTENDED_TRANSFER_CLASS || ENABLE_SDIO_CLASS
 public:
  /** Construct an instance of SdSpiCard. */
  SdSpiCard() : m_errorCode(SD_CARD_ERROR_INIT_NOT_CALLED), m_type(0) {}
   d4230:	2164      	movs	r1, #100	; 0x64
   d4232:	f883 1460 	strb.w	r1, [r3, #1120]	; 0x460
      dataMode_{dataMode}
  {
  }

  __SPISettings()
  {
   d4236:	491f      	ldr	r1, [pc, #124]	; (d42b4 <_GLOBAL__sub_I_pixel+0xa4>)
   d4238:	f8c3 1470 	str.w	r1, [r3, #1136]	; 0x470
   d423c:	2101      	movs	r1, #1
   d423e:	f883 1474 	strb.w	r1, [r3, #1140]	; 0x474
   d4242:	6831      	ldr	r1, [r6, #0]
   d4244:	2200      	movs	r2, #0
   d4246:	f011 0501 	ands.w	r5, r1, #1
   d424a:	71da      	strb	r2, [r3, #7]
 * \brief Basic file class.
 */
class FatFile {
 public:
  /** Create an instance. */
  FatFile() : m_attr(FILE_ATTR_CLOSED), m_error(0) {}
   d424c:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
   d4250:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
   d4254:	f883 246a 	strb.w	r2, [r3, #1130]	; 0x46a
   d4258:	f8c3 2478 	str.w	r2, [r3, #1144]	; 0x478
   d425c:	f883 247c 	strb.w	r2, [r3, #1148]	; 0x47c
   d4260:	f883 247d 	strb.w	r2, [r3, #1149]	; 0x47d
   d4264:	461c      	mov	r4, r3
   d4266:	d10a      	bne.n	d427e <_GLOBAL__sub_I_pixel+0x6e>
   d4268:	4630      	mov	r0, r6
   d426a:	f7ff ff18 	bl	d409e <__cxa_guard_acquire>
   d426e:	b130      	cbz	r0, d427e <_GLOBAL__sub_I_pixel+0x6e>
   d4270:	4629      	mov	r1, r5
   d4272:	4811      	ldr	r0, [pc, #68]	; (d42b8 <_GLOBAL__sub_I_pixel+0xa8>)
   d4274:	f001 f93e 	bl	d54f4 <_ZN8SPIClassC1E17HAL_SPI_Interface>
   d4278:	4630      	mov	r0, r6
   d427a:	f7ff ff15 	bl	d40a8 <__cxa_guard_release>
   d427e:	480f      	ldr	r0, [pc, #60]	; (d42bc <_GLOBAL__sub_I_pixel+0xac>)
#if IMPLEMENT_SPI_PORT_SELECTION || defined(DOXYGEN)
  /** Set SPI port number.
   * \param[in] spiPort Hardware SPI port.
   */
  void setPort(SPIClass* spiPort) {
    m_spi = spiPort ? spiPort : &SDCARD_SPI;
   d4280:	4b0d      	ldr	r3, [pc, #52]	; (d42b8 <_GLOBAL__sub_I_pixel+0xa8>)
   d4282:	f8c4 346c 	str.w	r3, [r4, #1132]	; 0x46c
   d4286:	2300      	movs	r3, #0
   d4288:	7203      	strb	r3, [r0, #8]
   d428a:	7243      	strb	r3, [r0, #9]
  protected:
    void setWriteError(int err = 1) { write_error = err; }
    size_t printf_impl(bool newline, const char* format, ...);

  public:
    Print() : write_error(0) {}
   d428c:	6043      	str	r3, [r0, #4]
 public:
  SdFile() {}
   d428e:	4b0c      	ldr	r3, [pc, #48]	; (d42c0 <_GLOBAL__sub_I_pixel+0xb0>)
   d4290:	6003      	str	r3, [r0, #0]
const int chipSelect = SS;

#define FILE_BASE_NAME "Data"

SdFat sd;
SdFile file;
   d4292:	4a05      	ldr	r2, [pc, #20]	; (d42a8 <_GLOBAL__sub_I_pixel+0x98>)
   d4294:	490b      	ldr	r1, [pc, #44]	; (d42c4 <_GLOBAL__sub_I_pixel+0xb4>)

void pixelGreen()
{
  pixel.setPixelColor(0,0,255,0);
  pixel.show();
   d4296:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
const int chipSelect = SS;

#define FILE_BASE_NAME "Data"

SdFat sd;
SdFile file;
   d429a:	f001 bf85 	b.w	d61a8 <__aeabi_atexit>
   d429e:	bf00      	nop
   d42a0:	2003e3b4 	.word	0x2003e3b4
   d42a4:	2003def4 	.word	0x2003def4
   d42a8:	2003def0 	.word	0x2003def0
   d42ac:	000d42d1 	.word	0x000d42d1
   d42b0:	2003df30 	.word	0x2003df30
   d42b4:	000d653c 	.word	0x000d653c
   d42b8:	2003def8 	.word	0x2003def8
   d42bc:	2003df00 	.word	0x2003df00
   d42c0:	000d6548 	.word	0x000d6548
   d42c4:	000d40af 	.word	0x000d40af

000d42c8 <micros>:
#ifdef __cplusplus
extern "C" {
#endif

inline system_tick_t millis(void) { return HAL_Timer_Get_Milli_Seconds(); }
inline unsigned long micros(void) { return HAL_Timer_Get_Micro_Seconds(); }
   d42c8:	f000 bf4c 	b.w	d5164 <HAL_Timer_Get_Micro_Seconds>

000d42cc <delayMicroseconds>:
void delay(unsigned long ms);
inline void delayMicroseconds(unsigned int us) { HAL_Delay_Microseconds(us); }
   d42cc:	f000 bf42 	b.w	d5154 <HAL_Delay_Microseconds>

000d42d0 <_ZN17Adafruit_NeoPixelD1Ev>:
{
  updateLength(n);
  setPin(p);
}

Adafruit_NeoPixel::~Adafruit_NeoPixel() {
   d42d0:	b510      	push	{r4, lr}
   d42d2:	4604      	mov	r4, r0
  if (pixels) free(pixels);
   d42d4:	68c0      	ldr	r0, [r0, #12]
   d42d6:	b108      	cbz	r0, d42dc <_ZN17Adafruit_NeoPixelD1Ev+0xc>
   d42d8:	f001 f8b8 	bl	d544c <free>
  if (begun) pinMode(pin, INPUT);
   d42dc:	7823      	ldrb	r3, [r4, #0]
   d42de:	b11b      	cbz	r3, d42e8 <_ZN17Adafruit_NeoPixelD1Ev+0x18>
   d42e0:	2100      	movs	r1, #0
   d42e2:	79e0      	ldrb	r0, [r4, #7]
   d42e4:	f001 fecc 	bl	d6080 <pinMode>
}
   d42e8:	4620      	mov	r0, r4
   d42ea:	bd10      	pop	{r4, pc}

000d42ec <_ZN17Adafruit_NeoPixel12updateLengthEt>:

void Adafruit_NeoPixel::updateLength(uint16_t n) {
   d42ec:	b538      	push	{r3, r4, r5, lr}
   d42ee:	4604      	mov	r4, r0
  if (pixels) free(pixels); // Free existing data (if any)
   d42f0:	68c0      	ldr	r0, [r0, #12]
Adafruit_NeoPixel::~Adafruit_NeoPixel() {
  if (pixels) free(pixels);
  if (begun) pinMode(pin, INPUT);
}

void Adafruit_NeoPixel::updateLength(uint16_t n) {
   d42f2:	460d      	mov	r5, r1
  if (pixels) free(pixels); // Free existing data (if any)
   d42f4:	b108      	cbz	r0, d42fa <_ZN17Adafruit_NeoPixel12updateLengthEt+0xe>
   d42f6:	f001 f8a9 	bl	d544c <free>

  // Allocate new data -- note: ALL PIXELS ARE CLEARED
  numBytes = n * ((type == SK6812RGBW) ? 4 : 3);
   d42fa:	79a3      	ldrb	r3, [r4, #6]
   d42fc:	2b06      	cmp	r3, #6
   d42fe:	bf0c      	ite	eq
   d4300:	2004      	moveq	r0, #4
   d4302:	2003      	movne	r0, #3
   d4304:	fb10 f005 	smulbb	r0, r0, r5
   d4308:	b280      	uxth	r0, r0
   d430a:	80a0      	strh	r0, [r4, #4]
  if ((pixels = (uint8_t *)malloc(numBytes))) {
   d430c:	f001 f896 	bl	d543c <malloc>
   d4310:	60e0      	str	r0, [r4, #12]
   d4312:	b128      	cbz	r0, d4320 <_ZN17Adafruit_NeoPixel12updateLengthEt+0x34>
    memset(pixels, 0, numBytes);
   d4314:	88a2      	ldrh	r2, [r4, #4]
   d4316:	2100      	movs	r1, #0
   d4318:	f002 f8c9 	bl	d64ae <memset>
    numLEDs = n;
   d431c:	8065      	strh	r5, [r4, #2]
   d431e:	bd38      	pop	{r3, r4, r5, pc}
  } else {
    numLEDs = numBytes = 0;
   d4320:	80a0      	strh	r0, [r4, #4]
   d4322:	8060      	strh	r0, [r4, #2]
   d4324:	bd38      	pop	{r3, r4, r5, pc}

000d4326 <_ZN17Adafruit_NeoPixel5beginEv>:
  }
}

void Adafruit_NeoPixel::begin(void) {
   d4326:	b510      	push	{r4, lr}
   d4328:	4604      	mov	r4, r0
  pinMode(pin, OUTPUT);
   d432a:	2101      	movs	r1, #1
   d432c:	79c0      	ldrb	r0, [r0, #7]
   d432e:	f001 fea7 	bl	d6080 <pinMode>
  digitalWrite(pin, LOW);
   d4332:	2100      	movs	r1, #0
   d4334:	79e0      	ldrb	r0, [r4, #7]
   d4336:	f001 feb4 	bl	d60a2 <digitalWrite>
  begun = true;
   d433a:	2301      	movs	r3, #1
   d433c:	7023      	strb	r3, [r4, #0]
   d433e:	bd10      	pop	{r4, pc}

000d4340 <_ZN17Adafruit_NeoPixel6setPinEh>:
}

// Set the output pin number
void Adafruit_NeoPixel::setPin(uint8_t p) {
   d4340:	b538      	push	{r3, r4, r5, lr}
    if (begun) {
   d4342:	7803      	ldrb	r3, [r0, #0]
  digitalWrite(pin, LOW);
  begun = true;
}

// Set the output pin number
void Adafruit_NeoPixel::setPin(uint8_t p) {
   d4344:	4605      	mov	r5, r0
   d4346:	460c      	mov	r4, r1
    if (begun) {
   d4348:	b11b      	cbz	r3, d4352 <_ZN17Adafruit_NeoPixel6setPinEh+0x12>
        pinMode(pin, INPUT);
   d434a:	2100      	movs	r1, #0
   d434c:	79c0      	ldrb	r0, [r0, #7]
   d434e:	f001 fe97 	bl	d6080 <pinMode>
    }
    pin = p;
    if (begun) {
   d4352:	782b      	ldrb	r3, [r5, #0]
// Set the output pin number
void Adafruit_NeoPixel::setPin(uint8_t p) {
    if (begun) {
        pinMode(pin, INPUT);
    }
    pin = p;
   d4354:	71ec      	strb	r4, [r5, #7]
    if (begun) {
   d4356:	b153      	cbz	r3, d436e <_ZN17Adafruit_NeoPixel6setPinEh+0x2e>
        pinMode(p, OUTPUT);
   d4358:	b2a4      	uxth	r4, r4
   d435a:	4620      	mov	r0, r4
   d435c:	2101      	movs	r1, #1
   d435e:	f001 fe8f 	bl	d6080 <pinMode>
        digitalWrite(p, LOW);
   d4362:	4620      	mov	r0, r4
   d4364:	2100      	movs	r1, #0
    }
}
   d4366:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        pinMode(pin, INPUT);
    }
    pin = p;
    if (begun) {
        pinMode(p, OUTPUT);
        digitalWrite(p, LOW);
   d436a:	f001 be9a 	b.w	d60a2 <digitalWrite>
   d436e:	bd38      	pop	{r3, r4, r5, pc}

000d4370 <_ZN17Adafruit_NeoPixelC1Ethh>:
  #error "*** PLATFORM_ID not supported by this library. PLATFORM should be Particle Core, Photon, Electron, Argon, Boron, Xenon and RedBear Duo ***"
#endif
// fast pin access
#define pinSet(_pin, _hilo) (_hilo ? pinHI(_pin) : pinLO(_pin))

Adafruit_NeoPixel::Adafruit_NeoPixel(uint16_t n, uint8_t p, uint8_t t) :
   d4370:	b570      	push	{r4, r5, r6, lr}
  begun(false), type(t), brightness(0), pixels(NULL), endTime(0)
   d4372:	2500      	movs	r5, #0
  #error "*** PLATFORM_ID not supported by this library. PLATFORM should be Particle Core, Photon, Electron, Argon, Boron, Xenon and RedBear Duo ***"
#endif
// fast pin access
#define pinSet(_pin, _hilo) (_hilo ? pinHI(_pin) : pinLO(_pin))

Adafruit_NeoPixel::Adafruit_NeoPixel(uint16_t n, uint8_t p, uint8_t t) :
   d4374:	4604      	mov	r4, r0
   d4376:	4616      	mov	r6, r2
  begun(false), type(t), brightness(0), pixels(NULL), endTime(0)
   d4378:	7183      	strb	r3, [r0, #6]
   d437a:	7005      	strb	r5, [r0, #0]
   d437c:	7205      	strb	r5, [r0, #8]
   d437e:	60c5      	str	r5, [r0, #12]
   d4380:	6105      	str	r5, [r0, #16]
{
  updateLength(n);
   d4382:	f7ff ffb3 	bl	d42ec <_ZN17Adafruit_NeoPixel12updateLengthEt>
  setPin(p);
   d4386:	4620      	mov	r0, r4
   d4388:	4631      	mov	r1, r6
   d438a:	f7ff ffd9 	bl	d4340 <_ZN17Adafruit_NeoPixel6setPinEh>
}
   d438e:	4620      	mov	r0, r4
   d4390:	bd70      	pop	{r4, r5, r6, pc}
	...

000d4394 <_ZN17Adafruit_NeoPixel4showEv>:
        digitalWrite(p, LOW);
    }
}

void Adafruit_NeoPixel::show(void) {
  if(!pixels) return;
   d4394:	68c3      	ldr	r3, [r0, #12]
   d4396:	2b00      	cmp	r3, #0
   d4398:	f000 818b 	beq.w	d46b2 <_ZN17Adafruit_NeoPixel4showEv+0x31e>
        pinMode(p, OUTPUT);
        digitalWrite(p, LOW);
    }
}

void Adafruit_NeoPixel::show(void) {
   d439c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   d43a0:	7983      	ldrb	r3, [r0, #6]
   d43a2:	3b02      	subs	r3, #2
   d43a4:	b2db      	uxtb	r3, r3
   d43a6:	2b04      	cmp	r3, #4
   d43a8:	bf9c      	itt	ls
   d43aa:	4ac4      	ldrls	r2, [pc, #784]	; (d46bc <_ZN17Adafruit_NeoPixel4showEv+0x328>)
   d43ac:	f852 4023 	ldrls.w	r4, [r2, r3, lsl #2]
   d43b0:	b087      	sub	sp, #28
   d43b2:	4605      	mov	r5, r0
  // the function will simply hold off (if needed) on issuing the
  // subsequent round of data until the latch time has elapsed.  This
  // allows the mainline code to start generating the next frame of data
  // rather than stalling for the latch.
  uint32_t wait_time; // wait time in microseconds.
  switch(type) {
   d43b4:	bf88      	it	hi
   d43b6:	2432      	movhi	r4, #50	; 0x32
    case WS2812B2_FAST:
    default: {   // default = 50us reset pulse
        wait_time = 50L;
      } break;
  }
  while((micros() - endTime) < wait_time);
   d43b8:	f7ff ff86 	bl	d42c8 <micros>
   d43bc:	692b      	ldr	r3, [r5, #16]
   d43be:	1ac0      	subs	r0, r0, r3
   d43c0:	42a0      	cmp	r0, r4
   d43c2:	d3f9      	bcc.n	d43b8 <_ZN17Adafruit_NeoPixel4showEv+0x24>

  NRF_PWM_Type* pwm = NULL;

  // Try to find a free PWM device, which is not enabled
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
   d43c4:	4abe      	ldr	r2, [pc, #760]	; (d46c0 <_ZN17Adafruit_NeoPixel4showEv+0x32c>)
  // The two additional bytes at the end are needed to reset the
  // sequence.
  //
  // If there is not enough memory, we will fall back to cycle counter
  // using DWT
  uint32_t  pattern_size   = numBytes*8*sizeof(uint16_t)+2*sizeof(uint16_t);
   d43c6:	88ab      	ldrh	r3, [r5, #4]

  NRF_PWM_Type* pwm = NULL;

  // Try to find a free PWM device, which is not enabled
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
   d43c8:	ca07      	ldmia	r2, {r0, r1, r2}
   d43ca:	ac06      	add	r4, sp, #24
   d43cc:	e904 0007 	stmdb	r4, {r0, r1, r2}
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
   d43d0:	9c03      	ldr	r4, [sp, #12]
  // The two additional bytes at the end are needed to reset the
  // sequence.
  //
  // If there is not enough memory, we will fall back to cycle counter
  // using DWT
  uint32_t  pattern_size   = numBytes*8*sizeof(uint16_t)+2*sizeof(uint16_t);
   d43d2:	011b      	lsls	r3, r3, #4

  // Try to find a free PWM device, which is not enabled
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
   d43d4:	f8d4 2500 	ldr.w	r2, [r4, #1280]	; 0x500
  // The two additional bytes at the end are needed to reset the
  // sequence.
  //
  // If there is not enough memory, we will fall back to cycle counter
  // using DWT
  uint32_t  pattern_size   = numBytes*8*sizeof(uint16_t)+2*sizeof(uint16_t);
   d43d8:	3304      	adds	r3, #4
   d43da:	9301      	str	r3, [sp, #4]
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[2] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d43dc:	b922      	cbnz	r2, d43e8 <_ZN17Adafruit_NeoPixel4showEv+0x54>
  // Try to find a free PWM device, which is not enabled
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d43de:	f8d4 3560 	ldr.w	r3, [r4, #1376]	; 0x560

  // Try to find a free PWM device, which is not enabled
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
   d43e2:	2b00      	cmp	r3, #0
   d43e4:	f2c0 8155 	blt.w	d4692 <_ZN17Adafruit_NeoPixel4showEv+0x2fe>
   d43e8:	9c04      	ldr	r4, [sp, #16]
   d43ea:	f8d4 3500 	ldr.w	r3, [r4, #1280]	; 0x500
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[2] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d43ee:	b923      	cbnz	r3, d43fa <_ZN17Adafruit_NeoPixel4showEv+0x66>
  // Try to find a free PWM device, which is not enabled
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d43f0:	f8d4 3560 	ldr.w	r3, [r4, #1376]	; 0x560

  // Try to find a free PWM device, which is not enabled
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
   d43f4:	2b00      	cmp	r3, #0
   d43f6:	f2c0 813c 	blt.w	d4672 <_ZN17Adafruit_NeoPixel4showEv+0x2de>
   d43fa:	9c05      	ldr	r4, [sp, #20]
   d43fc:	f8d4 3500 	ldr.w	r3, [r4, #1280]	; 0x500
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[2] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4400:	b91b      	cbnz	r3, d440a <_ZN17Adafruit_NeoPixel4showEv+0x76>
  // Try to find a free PWM device, which is not enabled
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4402:	f8d4 3560 	ldr.w	r3, [r4, #1376]	; 0x560

  // Try to find a free PWM device, which is not enabled
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
   d4406:	2b00      	cmp	r3, #0
   d4408:	db6e      	blt.n	d44e8 <_ZN17Adafruit_NeoPixel4showEv+0x154>
      // Disable the interrupts only in cases where you need high performance for
      // the LEDs and if you are not using the EasyDMA feature.
      __disable_irq();
    #endif

    uint32_t pinMask = 1UL << NRF_GPIO_PIN_MAP(PIN_MAP2[pin].gpio_port, PIN_MAP2[pin].gpio_pin);
   d440a:	4bae      	ldr	r3, [pc, #696]	; (d46c4 <_ZN17Adafruit_NeoPixel4showEv+0x330>)
   d440c:	79ea      	ldrb	r2, [r5, #7]
   d440e:	681e      	ldr	r6, [r3, #0]
      CYCLES_X00_T0H = CYCLES_400_T0H;
    }
#endif

    // Enable DWT in debug core
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
   d4410:	4cad      	ldr	r4, [pc, #692]	; (d46c8 <_ZN17Adafruit_NeoPixel4showEv+0x334>)
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
   d4412:	49ae      	ldr	r1, [pc, #696]	; (d46cc <_ZN17Adafruit_NeoPixel4showEv+0x338>)
      CYCLES_X00_T0H = CYCLES_400_T0H;
    }
#endif

    // Enable DWT in debug core
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
   d4414:	68e0      	ldr	r0, [r4, #12]
      // Disable the interrupts only in cases where you need high performance for
      // the LEDs and if you are not using the EasyDMA feature.
      __disable_irq();
    #endif

    uint32_t pinMask = 1UL << NRF_GPIO_PIN_MAP(PIN_MAP2[pin].gpio_port, PIN_MAP2[pin].gpio_pin);
   d4416:	0112      	lsls	r2, r2, #4
   d4418:	18b3      	adds	r3, r6, r2
      CYCLES_X00_T0H = CYCLES_400_T0H;
    }
#endif

    // Enable DWT in debug core
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
   d441a:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
      // Disable the interrupts only in cases where you need high performance for
      // the LEDs and if you are not using the EasyDMA feature.
      __disable_irq();
    #endif

    uint32_t pinMask = 1UL << NRF_GPIO_PIN_MAP(PIN_MAP2[pin].gpio_port, PIN_MAP2[pin].gpio_pin);
   d441e:	785b      	ldrb	r3, [r3, #1]
   d4420:	5cb7      	ldrb	r7, [r6, r2]
      CYCLES_X00_T0H = CYCLES_400_T0H;
    }
#endif

    // Enable DWT in debug core
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
   d4422:	60e0      	str	r0, [r4, #12]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
   d4424:	680a      	ldr	r2, [r1, #0]
      // Disable the interrupts only in cases where you need high performance for
      // the LEDs and if you are not using the EasyDMA feature.
      __disable_irq();
    #endif

    uint32_t pinMask = 1UL << NRF_GPIO_PIN_MAP(PIN_MAP2[pin].gpio_port, PIN_MAP2[pin].gpio_pin);
   d4426:	f003 031f 	and.w	r3, r3, #31
   d442a:	ea43 1347 	orr.w	r3, r3, r7, lsl #5
   d442e:	2701      	movs	r7, #1
    }
#endif

    // Enable DWT in debug core
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
   d4430:	433a      	orrs	r2, r7
   d4432:	600a      	str	r2, [r1, #0]

    // Tries to re-send the frame if is interrupted by the SoftDevice.
    while(1) {
      uint8_t *p = pixels;

      uint32_t cycStart = DWT->CYCCNT;
   d4434:	460c      	mov	r4, r1
      uint32_t cyc = 0;

      for(uint16_t n=0; n<numBytes; n++) {
   d4436:	88a8      	ldrh	r0, [r5, #4]
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;

    // Tries to re-send the frame if is interrupted by the SoftDevice.
    while(1) {
      uint8_t *p = pixels;
   d4438:	f8d5 900c 	ldr.w	r9, [r5, #12]

      uint32_t cycStart = DWT->CYCCNT;
   d443c:	f8d4 a004 	ldr.w	sl, [r4, #4]
      // Disable the interrupts only in cases where you need high performance for
      // the LEDs and if you are not using the EasyDMA feature.
      __disable_irq();
    #endif

    uint32_t pinMask = 1UL << NRF_GPIO_PIN_MAP(PIN_MAP2[pin].gpio_port, PIN_MAP2[pin].gpio_pin);
   d4440:	409f      	lsls	r7, r3

      for(uint16_t n=0; n<numBytes; n++) {
        uint8_t pix = *p++;

        for(uint8_t mask = 0x80; mask; mask >>= 1) {
          while(DWT->CYCCNT - cyc < CYCLES_X00);
   d4442:	4688      	mov	r8, r1
      uint8_t *p = pixels;

      uint32_t cycStart = DWT->CYCCNT;
      uint32_t cyc = 0;

      for(uint16_t n=0; n<numBytes; n++) {
   d4444:	2800      	cmp	r0, #0
   d4446:	d044      	beq.n	d44d2 <_ZN17Adafruit_NeoPixel4showEv+0x13e>
   d4448:	46cc      	mov	ip, r9
   d444a:	2200      	movs	r2, #0

        for(uint8_t mask = 0x80; mask; mask >>= 1) {
          while(DWT->CYCCNT - cyc < CYCLES_X00);
          cyc  = DWT->CYCCNT;

          NRF_GPIO->OUTSET |= pinMask;
   d444c:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000

      uint32_t cycStart = DWT->CYCCNT;
      uint32_t cyc = 0;

      for(uint16_t n=0; n<numBytes; n++) {
        uint8_t pix = *p++;
   d4450:	f81c eb01 	ldrb.w	lr, [ip], #1
   d4454:	2008      	movs	r0, #8

        for(uint8_t mask = 0x80; mask; mask >>= 1) {
   d4456:	2680      	movs	r6, #128	; 0x80
          while(DWT->CYCCNT - cyc < CYCLES_X00);
   d4458:	6863      	ldr	r3, [r4, #4]
   d445a:	1a9b      	subs	r3, r3, r2
   d445c:	2b46      	cmp	r3, #70	; 0x46
   d445e:	d9fb      	bls.n	d4458 <_ZN17Adafruit_NeoPixel4showEv+0xc4>
          cyc  = DWT->CYCCNT;
   d4460:	f8d8 2004 	ldr.w	r2, [r8, #4]

          NRF_GPIO->OUTSET |= pinMask;
   d4464:	f8d1 3508 	ldr.w	r3, [r1, #1288]	; 0x508

          if(pix & mask) {
   d4468:	ea1e 0f06 	tst.w	lr, r6

        for(uint8_t mask = 0x80; mask; mask >>= 1) {
          while(DWT->CYCCNT - cyc < CYCLES_X00);
          cyc  = DWT->CYCCNT;

          NRF_GPIO->OUTSET |= pinMask;
   d446c:	ea43 0307 	orr.w	r3, r3, r7
   d4470:	f8c1 3508 	str.w	r3, [r1, #1288]	; 0x508

          if(pix & mask) {
   d4474:	d02f      	beq.n	d44d6 <_ZN17Adafruit_NeoPixel4showEv+0x142>
            while(DWT->CYCCNT - cyc < CYCLES_X00_T1H);
   d4476:	6863      	ldr	r3, [r4, #4]
   d4478:	1a9b      	subs	r3, r3, r2
   d447a:	2b28      	cmp	r3, #40	; 0x28
   d447c:	d9fb      	bls.n	d4476 <_ZN17Adafruit_NeoPixel4showEv+0xe2>
          } else {
            while(DWT->CYCCNT - cyc < CYCLES_X00_T0H);
          }

          NRF_GPIO->OUTCLR |= pinMask;
   d447e:	f8d1 350c 	ldr.w	r3, [r1, #1292]	; 0x50c
      uint32_t cyc = 0;

      for(uint16_t n=0; n<numBytes; n++) {
        uint8_t pix = *p++;

        for(uint8_t mask = 0x80; mask; mask >>= 1) {
   d4482:	3801      	subs	r0, #1
            while(DWT->CYCCNT - cyc < CYCLES_X00_T1H);
          } else {
            while(DWT->CYCCNT - cyc < CYCLES_X00_T0H);
          }

          NRF_GPIO->OUTCLR |= pinMask;
   d4484:	ea43 0307 	orr.w	r3, r3, r7
      uint32_t cyc = 0;

      for(uint16_t n=0; n<numBytes; n++) {
        uint8_t pix = *p++;

        for(uint8_t mask = 0x80; mask; mask >>= 1) {
   d4488:	ea4f 0656 	mov.w	r6, r6, lsr #1
            while(DWT->CYCCNT - cyc < CYCLES_X00_T1H);
          } else {
            while(DWT->CYCCNT - cyc < CYCLES_X00_T0H);
          }

          NRF_GPIO->OUTCLR |= pinMask;
   d448c:	f8c1 350c 	str.w	r3, [r1, #1292]	; 0x50c
      uint32_t cyc = 0;

      for(uint16_t n=0; n<numBytes; n++) {
        uint8_t pix = *p++;

        for(uint8_t mask = 0x80; mask; mask >>= 1) {
   d4490:	d1e2      	bne.n	d4458 <_ZN17Adafruit_NeoPixel4showEv+0xc4>
      uint8_t *p = pixels;

      uint32_t cycStart = DWT->CYCCNT;
      uint32_t cyc = 0;

      for(uint16_t n=0; n<numBytes; n++) {
   d4492:	ebc9 030c 	rsb	r3, r9, ip
   d4496:	88a8      	ldrh	r0, [r5, #4]
   d4498:	b29b      	uxth	r3, r3
   d449a:	4298      	cmp	r0, r3
   d449c:	d8d8      	bhi.n	d4450 <_ZN17Adafruit_NeoPixel4showEv+0xbc>
   d449e:	f44f 7330 	mov.w	r3, #704	; 0x2c0
   d44a2:	fb03 f000 	mul.w	r0, r3, r0
          }

          NRF_GPIO->OUTCLR |= pinMask;
        }
      }
      while(DWT->CYCCNT - cyc < CYCLES_X00);
   d44a6:	6863      	ldr	r3, [r4, #4]
   d44a8:	1a9b      	subs	r3, r3, r2
   d44aa:	2b46      	cmp	r3, #70	; 0x46
   d44ac:	d9fb      	bls.n	d44a6 <_ZN17Adafruit_NeoPixel4showEv+0x112>


      // If total time longer than 25%, resend the whole data.
      // Since we are likely to be interrupted by SoftDevice
      if ( (DWT->CYCCNT - cycStart) < ( 8*numBytes*((CYCLES_X00*5)/4) ) ) {
   d44ae:	f8d8 3004 	ldr.w	r3, [r8, #4]
   d44b2:	ebca 0a03 	rsb	sl, sl, r3
   d44b6:	4582      	cmp	sl, r0
   d44b8:	f0c0 80d5 	bcc.w	d4666 <_ZN17Adafruit_NeoPixel4showEv+0x2d2>
        break;
      }

      // re-send need 300us delay
      delayMicroseconds(300);
   d44bc:	f44f 7096 	mov.w	r0, #300	; 0x12c
   d44c0:	f7ff ff04 	bl	d42cc <delayMicroseconds>
      uint8_t *p = pixels;

      uint32_t cycStart = DWT->CYCCNT;
      uint32_t cyc = 0;

      for(uint16_t n=0; n<numBytes; n++) {
   d44c4:	88a8      	ldrh	r0, [r5, #4]
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;

    // Tries to re-send the frame if is interrupted by the SoftDevice.
    while(1) {
      uint8_t *p = pixels;
   d44c6:	f8d5 900c 	ldr.w	r9, [r5, #12]

      uint32_t cycStart = DWT->CYCCNT;
   d44ca:	f8d4 a004 	ldr.w	sl, [r4, #4]
      uint32_t cyc = 0;

      for(uint16_t n=0; n<numBytes; n++) {
   d44ce:	2800      	cmp	r0, #0
   d44d0:	d1ba      	bne.n	d4448 <_ZN17Adafruit_NeoPixel4showEv+0xb4>
    // Tries to re-send the frame if is interrupted by the SoftDevice.
    while(1) {
      uint8_t *p = pixels;

      uint32_t cycStart = DWT->CYCCNT;
      uint32_t cyc = 0;
   d44d2:	4602      	mov	r2, r0
   d44d4:	e7e7      	b.n	d44a6 <_ZN17Adafruit_NeoPixel4showEv+0x112>
          NRF_GPIO->OUTSET |= pinMask;

          if(pix & mask) {
            while(DWT->CYCCNT - cyc < CYCLES_X00_T1H);
          } else {
            while(DWT->CYCCNT - cyc < CYCLES_X00_T0H);
   d44d6:	6863      	ldr	r3, [r4, #4]
   d44d8:	1a9b      	subs	r3, r3, r2
   d44da:	2b11      	cmp	r3, #17
   d44dc:	d8cf      	bhi.n	d447e <_ZN17Adafruit_NeoPixel4showEv+0xea>
   d44de:	6863      	ldr	r3, [r4, #4]
   d44e0:	1a9b      	subs	r3, r3, r2
   d44e2:	2b11      	cmp	r3, #17
   d44e4:	d9f7      	bls.n	d44d6 <_ZN17Adafruit_NeoPixel4showEv+0x142>
   d44e6:	e7ca      	b.n	d447e <_ZN17Adafruit_NeoPixel4showEv+0xea>
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d44e8:	f8d4 3564 	ldr.w	r3, [r4, #1380]	; 0x564
  // Try to find a free PWM device, which is not enabled
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d44ec:	2b00      	cmp	r3, #0
   d44ee:	da8c      	bge.n	d440a <_ZN17Adafruit_NeoPixel4showEv+0x76>
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[2] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d44f0:	f8d4 3568 	ldr.w	r3, [r4, #1384]	; 0x568
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d44f4:	2b00      	cmp	r3, #0
   d44f6:	da88      	bge.n	d440a <_ZN17Adafruit_NeoPixel4showEv+0x76>
        (PWM[device]->PSEL.OUT[2] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[3] & PWM_PSEL_OUT_CONNECT_Msk)
   d44f8:	f8d4 356c 	ldr.w	r3, [r4, #1388]	; 0x56c
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[2] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d44fc:	2b00      	cmp	r3, #0
   d44fe:	da84      	bge.n	d440a <_ZN17Adafruit_NeoPixel4showEv+0x76>
  // only malloc if there is PWM device available
  if ( pwm != NULL ) {
    #ifdef ARDUINO_FEATHER52 // use thread-safe malloc
      pixels_pattern = (uint16_t *) rtos_malloc(pattern_size);
    #else
      pixels_pattern = (uint16_t *) malloc(pattern_size);
   d4500:	9801      	ldr	r0, [sp, #4]
   d4502:	f000 ff9b 	bl	d543c <malloc>
    #endif
  }

  // Use the identified device to choose the implementation
  // If a PWM device is available use DMA
  if( (pixels_pattern != NULL) && (pwm != NULL) ) {
   d4506:	2800      	cmp	r0, #0
   d4508:	f43f af7f 	beq.w	d440a <_ZN17Adafruit_NeoPixel4showEv+0x76>
    uint16_t pos = 0; // bit position

    for(uint16_t n=0; n<numBytes; n++) {
   d450c:	88ab      	ldrh	r3, [r5, #4]
   d450e:	2b00      	cmp	r3, #0
   d4510:	f000 80d0 	beq.w	d46b4 <_ZN17Adafruit_NeoPixel4showEv+0x320>
   d4514:	2700      	movs	r7, #0
   d4516:	463b      	mov	r3, r7
        if( !is800KHz ) {
          pixels_pattern[pos] = (pix & mask) ? MAGIC_T1H_400KHz : MAGIC_T0H_400KHz;
        }else
        #endif
        {
          pixels_pattern[pos] = (pix & mask) ? MAGIC_T1H : MAGIC_T0H;
   d4518:	4e6d      	ldr	r6, [pc, #436]	; (d46d0 <_ZN17Adafruit_NeoPixel4showEv+0x33c>)
   d451a:	496e      	ldr	r1, [pc, #440]	; (d46d4 <_ZN17Adafruit_NeoPixel4showEv+0x340>)
   d451c:	e000      	b.n	d4520 <_ZN17Adafruit_NeoPixel4showEv+0x18c>
        }

        pos++;
   d451e:	4613      	mov	r3, r2
  // If a PWM device is available use DMA
  if( (pixels_pattern != NULL) && (pwm != NULL) ) {
    uint16_t pos = 0; // bit position

    for(uint16_t n=0; n<numBytes; n++) {
      uint8_t pix = pixels[n];
   d4520:	68ea      	ldr	r2, [r5, #12]
   d4522:	5dd2      	ldrb	r2, [r2, r7]
        if( !is800KHz ) {
          pixels_pattern[pos] = (pix & mask) ? MAGIC_T1H_400KHz : MAGIC_T0H_400KHz;
        }else
        #endif
        {
          pixels_pattern[pos] = (pix & mask) ? MAGIC_T1H : MAGIC_T0H;
   d4524:	f103 0e01 	add.w	lr, r3, #1
   d4528:	f012 0f80 	tst.w	r2, #128	; 0x80
   d452c:	bf14      	ite	ne
   d452e:	46b0      	movne	r8, r6
   d4530:	4688      	moveq	r8, r1
   d4532:	fa1f fe8e 	uxth.w	lr, lr
   d4536:	f012 0f40 	tst.w	r2, #64	; 0x40
   d453a:	bf14      	ite	ne
   d453c:	46b1      	movne	r9, r6
   d453e:	4689      	moveq	r9, r1
   d4540:	f012 0f20 	tst.w	r2, #32
   d4544:	f820 8013 	strh.w	r8, [r0, r3, lsl #1]
   d4548:	bf18      	it	ne
   d454a:	46b2      	movne	sl, r6
   d454c:	f820 901e 	strh.w	r9, [r0, lr, lsl #1]
   d4550:	bf08      	it	eq
   d4552:	468a      	moveq	sl, r1
   d4554:	f103 0802 	add.w	r8, r3, #2
   d4558:	f012 0f10 	tst.w	r2, #16
   d455c:	f103 0e03 	add.w	lr, r3, #3
   d4560:	bf14      	ite	ne
   d4562:	46b4      	movne	ip, r6
   d4564:	468c      	moveq	ip, r1
   d4566:	fa1f f888 	uxth.w	r8, r8
   d456a:	f012 0f08 	tst.w	r2, #8
   d456e:	fa1f fe8e 	uxth.w	lr, lr
   d4572:	f103 0904 	add.w	r9, r3, #4
   d4576:	fa1f f989 	uxth.w	r9, r9
   d457a:	bf14      	ite	ne
   d457c:	46b3      	movne	fp, r6
   d457e:	468b      	moveq	fp, r1
   d4580:	f012 0f04 	tst.w	r2, #4
   d4584:	f820 a018 	strh.w	sl, [r0, r8, lsl #1]
   d4588:	f820 c01e 	strh.w	ip, [r0, lr, lsl #1]
   d458c:	bf14      	ite	ne
   d458e:	46b2      	movne	sl, r6
   d4590:	468a      	moveq	sl, r1
   d4592:	f103 0805 	add.w	r8, r3, #5
   d4596:	f012 0f02 	tst.w	r2, #2
   d459a:	f103 0c06 	add.w	ip, r3, #6
   d459e:	f103 0e07 	add.w	lr, r3, #7
   d45a2:	f820 b019 	strh.w	fp, [r0, r9, lsl #1]
   d45a6:	fa1f fe8e 	uxth.w	lr, lr
   d45aa:	bf14      	ite	ne
   d45ac:	46b1      	movne	r9, r6
   d45ae:	4689      	moveq	r9, r1
   d45b0:	fa1f f888 	uxth.w	r8, r8
   d45b4:	f012 0f01 	tst.w	r2, #1
   d45b8:	fa1f fc8c 	uxth.w	ip, ip
   d45bc:	bf14      	ite	ne
   d45be:	4632      	movne	r2, r6
   d45c0:	460a      	moveq	r2, r1
   d45c2:	f820 a018 	strh.w	sl, [r0, r8, lsl #1]
   d45c6:	f820 901c 	strh.w	r9, [r0, ip, lsl #1]
   d45ca:	f820 201e 	strh.w	r2, [r0, lr, lsl #1]
  // Use the identified device to choose the implementation
  // If a PWM device is available use DMA
  if( (pixels_pattern != NULL) && (pwm != NULL) ) {
    uint16_t pos = 0; // bit position

    for(uint16_t n=0; n<numBytes; n++) {
   d45ce:	3701      	adds	r7, #1
   d45d0:	f8b5 e004 	ldrh.w	lr, [r5, #4]
   d45d4:	b2bf      	uxth	r7, r7
        #endif
        {
          pixels_pattern[pos] = (pix & mask) ? MAGIC_T1H : MAGIC_T0H;
        }

        pos++;
   d45d6:	f103 0208 	add.w	r2, r3, #8
  // Use the identified device to choose the implementation
  // If a PWM device is available use DMA
  if( (pixels_pattern != NULL) && (pwm != NULL) ) {
    uint16_t pos = 0; // bit position

    for(uint16_t n=0; n<numBytes; n++) {
   d45da:	45be      	cmp	lr, r7
        #endif
        {
          pixels_pattern[pos] = (pix & mask) ? MAGIC_T1H : MAGIC_T0H;
        }

        pos++;
   d45dc:	b292      	uxth	r2, r2
  // Use the identified device to choose the implementation
  // If a PWM device is available use DMA
  if( (pixels_pattern != NULL) && (pwm != NULL) ) {
    uint16_t pos = 0; // bit position

    for(uint16_t n=0; n<numBytes; n++) {
   d45de:	d89e      	bhi.n	d451e <_ZN17Adafruit_NeoPixel4showEv+0x18a>
   d45e0:	f103 0209 	add.w	r2, r3, #9
   d45e4:	330a      	adds	r3, #10
   d45e6:	b292      	uxth	r2, r2
   d45e8:	b29b      	uxth	r3, r3
   d45ea:	0052      	lsls	r2, r2, #1
   d45ec:	005b      	lsls	r3, r3, #1

    // Pointer to the memory storing the patter
    pwm->SEQ[0].PTR = (uint32_t)(pixels_pattern) << PWM_SEQ_PTR_PTR_Pos;

    // Calculation of the number of steps loaded from memory.
    pwm->SEQ[0].CNT = (pattern_size/sizeof(uint16_t)) << PWM_SEQ_CNT_CNT_Pos;
   d45ee:	9901      	ldr	r1, [sp, #4]
        pos++;
      }
    }

    // Zero padding to indicate the end of que sequence
    pixels_pattern[++pos] = 0 | (0x8000); // Seq end
   d45f0:	f44f 4600 	mov.w	r6, #32768	; 0x8000
   d45f4:	5286      	strh	r6, [r0, r2]

    // Pointer to the memory storing the patter
    pwm->SEQ[0].PTR = (uint32_t)(pixels_pattern) << PWM_SEQ_PTR_PTR_Pos;

    // Calculation of the number of steps loaded from memory.
    pwm->SEQ[0].CNT = (pattern_size/sizeof(uint16_t)) << PWM_SEQ_CNT_CNT_Pos;
   d45f6:	0849      	lsrs	r1, r1, #1
      }
    }

    // Zero padding to indicate the end of que sequence
    pixels_pattern[++pos] = 0 | (0x8000); // Seq end
    pixels_pattern[++pos] = 0 | (0x8000); // Seq end
   d45f8:	52c6      	strh	r6, [r0, r3]

    // Set the wave mode to count UP
    pwm->MODE = (PWM_MODE_UPDOWN_Up << PWM_MODE_UPDOWN_Pos);
   d45fa:	2200      	movs	r2, #0
    if( !is800KHz ) {
      pwm->COUNTERTOP = (CTOPVAL_400KHz << PWM_COUNTERTOP_COUNTERTOP_Pos);
    }else
#endif
    {
      pwm->COUNTERTOP = (CTOPVAL << PWM_COUNTERTOP_COUNTERTOP_Pos);
   d45fc:	2314      	movs	r3, #20
    // Zero padding to indicate the end of que sequence
    pixels_pattern[++pos] = 0 | (0x8000); // Seq end
    pixels_pattern[++pos] = 0 | (0x8000); // Seq end

    // Set the wave mode to count UP
    pwm->MODE = (PWM_MODE_UPDOWN_Up << PWM_MODE_UPDOWN_Pos);
   d45fe:	f8c4 2504 	str.w	r2, [r4, #1284]	; 0x504
    // and block the execution thread until the event flag is set by
    // the peripheral.
//    pwm->INTEN |= (PWM_INTEN_SEQEND0_Enabled<<PWM_INTEN_SEQEND0_Pos);

    // PSEL must be configured before enabling PWM
    pwm->PSEL.OUT[0] = NRF_GPIO_PIN_MAP(PIN_MAP2[pin].gpio_port, PIN_MAP2[pin].gpio_pin);
   d4602:	4e30      	ldr	r6, [pc, #192]	; (d46c4 <_ZN17Adafruit_NeoPixel4showEv+0x330>)

    // Set the wave mode to count UP
    pwm->MODE = (PWM_MODE_UPDOWN_Up << PWM_MODE_UPDOWN_Pos);

    // Set the PWM to use the 16MHz clock
    pwm->PRESCALER = (PWM_PRESCALER_PRESCALER_DIV_1 << PWM_PRESCALER_PRESCALER_Pos);
   d4604:	f8c4 250c 	str.w	r2, [r4, #1292]	; 0x50c
    if( !is800KHz ) {
      pwm->COUNTERTOP = (CTOPVAL_400KHz << PWM_COUNTERTOP_COUNTERTOP_Pos);
    }else
#endif
    {
      pwm->COUNTERTOP = (CTOPVAL << PWM_COUNTERTOP_COUNTERTOP_Pos);
   d4608:	f8c4 3508 	str.w	r3, [r4, #1288]	; 0x508
    }

    // Disable loops, we want the sequence to repeat only once
    pwm->LOOP = (PWM_LOOP_CNT_Disabled << PWM_LOOP_CNT_Pos);
   d460c:	f8c4 2514 	str.w	r2, [r4, #1300]	; 0x514

    // On the "Common" setting the PWM uses the same pattern for the
    // for supported sequences. The pattern is stored on half-word
    // of 16bits
    pwm->DECODER = (PWM_DECODER_LOAD_Common << PWM_DECODER_LOAD_Pos) |
                   (PWM_DECODER_MODE_RefreshCount << PWM_DECODER_MODE_Pos);
   d4610:	f8c4 2510 	str.w	r2, [r4, #1296]	; 0x510

    // Pointer to the memory storing the patter
    pwm->SEQ[0].PTR = (uint32_t)(pixels_pattern) << PWM_SEQ_PTR_PTR_Pos;
   d4614:	f8c4 0520 	str.w	r0, [r4, #1312]	; 0x520

    // Calculation of the number of steps loaded from memory.
    pwm->SEQ[0].CNT = (pattern_size/sizeof(uint16_t)) << PWM_SEQ_CNT_CNT_Pos;
   d4618:	f8c4 1524 	str.w	r1, [r4, #1316]	; 0x524

    // The following settings are ignored with the current config.
    pwm->SEQ[0].REFRESH  = 0;
   d461c:	f8c4 2528 	str.w	r2, [r4, #1320]	; 0x528
    pwm->SEQ[0].ENDDELAY = 0;
   d4620:	f8c4 252c 	str.w	r2, [r4, #1324]	; 0x52c
    // and block the execution thread until the event flag is set by
    // the peripheral.
//    pwm->INTEN |= (PWM_INTEN_SEQEND0_Enabled<<PWM_INTEN_SEQEND0_Pos);

    // PSEL must be configured before enabling PWM
    pwm->PSEL.OUT[0] = NRF_GPIO_PIN_MAP(PIN_MAP2[pin].gpio_port, PIN_MAP2[pin].gpio_pin);
   d4624:	79eb      	ldrb	r3, [r5, #7]
   d4626:	6831      	ldr	r1, [r6, #0]
   d4628:	011b      	lsls	r3, r3, #4
   d462a:	18ce      	adds	r6, r1, r3
   d462c:	5cc9      	ldrb	r1, [r1, r3]
   d462e:	7873      	ldrb	r3, [r6, #1]
   d4630:	f003 031f 	and.w	r3, r3, #31
   d4634:	ea43 1341 	orr.w	r3, r3, r1, lsl #5

    // Enable the PWM
    pwm->ENABLE = 1;
   d4638:	2101      	movs	r1, #1
    // and block the execution thread until the event flag is set by
    // the peripheral.
//    pwm->INTEN |= (PWM_INTEN_SEQEND0_Enabled<<PWM_INTEN_SEQEND0_Pos);

    // PSEL must be configured before enabling PWM
    pwm->PSEL.OUT[0] = NRF_GPIO_PIN_MAP(PIN_MAP2[pin].gpio_port, PIN_MAP2[pin].gpio_pin);
   d463a:	f8c4 3560 	str.w	r3, [r4, #1376]	; 0x560

    // Enable the PWM
    pwm->ENABLE = 1;
   d463e:	f8c4 1500 	str.w	r1, [r4, #1280]	; 0x500

    // After all of this and many hours of reading the documentation
    // we are ready to start the sequence...
    pwm->EVENTS_SEQEND[0]  = 0;
   d4642:	f8c4 2110 	str.w	r2, [r4, #272]	; 0x110
    pwm->TASKS_SEQSTART[0] = 1;
   d4646:	60a1      	str	r1, [r4, #8]

    // But we have to wait for the flag to be set.
    while(!pwm->EVENTS_SEQEND[0])
   d4648:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
   d464c:	2b00      	cmp	r3, #0
   d464e:	d0fb      	beq.n	d4648 <_ZN17Adafruit_NeoPixel4showEv+0x2b4>
      yield();
      #endif
    }

    // Before leave we clear the flag for the event.
    pwm->EVENTS_SEQEND[0] = 0;
   d4650:	2300      	movs	r3, #0
    // all the outputs before leave or the device will not
    // be selected on the next call.
    // TODO: Check if disabling the device causes performance issues.
    pwm->ENABLE = 0;

    pwm->PSEL.OUT[0] = 0xFFFFFFFFUL;
   d4652:	f04f 32ff 	mov.w	r2, #4294967295
      yield();
      #endif
    }

    // Before leave we clear the flag for the event.
    pwm->EVENTS_SEQEND[0] = 0;
   d4656:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110

    // We need to disable the device and disconnect
    // all the outputs before leave or the device will not
    // be selected on the next call.
    // TODO: Check if disabling the device causes performance issues.
    pwm->ENABLE = 0;
   d465a:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500

    pwm->PSEL.OUT[0] = 0xFFFFFFFFUL;
   d465e:	f8c4 2560 	str.w	r2, [r4, #1376]	; 0x560

    #ifdef ARDUINO_FEATHER52  // use thread-safe free
      rtos_free(pixels_pattern);
    #else
      free(pixels_pattern);
   d4662:	f000 fef3 	bl	d544c <free>
  }
// END of NRF52 implementation


#endif
  endTime = micros(); // Save EOD time for latch on next call
   d4666:	f7ff fe2f 	bl	d42c8 <micros>
   d466a:	6128      	str	r0, [r5, #16]
}
   d466c:	b007      	add	sp, #28
   d466e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4672:	f8d4 3564 	ldr.w	r3, [r4, #1380]	; 0x564
  // Try to find a free PWM device, which is not enabled
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4676:	2b00      	cmp	r3, #0
   d4678:	f6bf aebf 	bge.w	d43fa <_ZN17Adafruit_NeoPixel4showEv+0x66>
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[2] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d467c:	f8d4 3568 	ldr.w	r3, [r4, #1384]	; 0x568
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4680:	2b00      	cmp	r3, #0
   d4682:	f6bf aeba 	bge.w	d43fa <_ZN17Adafruit_NeoPixel4showEv+0x66>
        (PWM[device]->PSEL.OUT[2] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[3] & PWM_PSEL_OUT_CONNECT_Msk)
   d4686:	f8d4 356c 	ldr.w	r3, [r4, #1388]	; 0x56c
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[2] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d468a:	2b00      	cmp	r3, #0
   d468c:	f6bf aeb5 	bge.w	d43fa <_ZN17Adafruit_NeoPixel4showEv+0x66>
   d4690:	e736      	b.n	d4500 <_ZN17Adafruit_NeoPixel4showEv+0x16c>
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4692:	f8d4 3564 	ldr.w	r3, [r4, #1380]	; 0x564
  // Try to find a free PWM device, which is not enabled
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4696:	2b00      	cmp	r3, #0
   d4698:	f6bf aea6 	bge.w	d43e8 <_ZN17Adafruit_NeoPixel4showEv+0x54>
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[2] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d469c:	f8d4 3568 	ldr.w	r3, [r4, #1384]	; 0x568
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d46a0:	2b00      	cmp	r3, #0
   d46a2:	f6bf aea1 	bge.w	d43e8 <_ZN17Adafruit_NeoPixel4showEv+0x54>
        (PWM[device]->PSEL.OUT[2] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[3] & PWM_PSEL_OUT_CONNECT_Msk)
   d46a6:	f8d4 356c 	ldr.w	r3, [r4, #1388]	; 0x56c
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[2] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d46aa:	2b00      	cmp	r3, #0
   d46ac:	f6bf ae9c 	bge.w	d43e8 <_ZN17Adafruit_NeoPixel4showEv+0x54>
   d46b0:	e726      	b.n	d4500 <_ZN17Adafruit_NeoPixel4showEv+0x16c>
   d46b2:	4770      	bx	lr
  // Use the identified device to choose the implementation
  // If a PWM device is available use DMA
  if( (pixels_pattern != NULL) && (pwm != NULL) ) {
    uint16_t pos = 0; // bit position

    for(uint16_t n=0; n<numBytes; n++) {
   d46b4:	2304      	movs	r3, #4
   d46b6:	2202      	movs	r2, #2
   d46b8:	e799      	b.n	d45ee <_ZN17Adafruit_NeoPixel4showEv+0x25a>
   d46ba:	bf00      	nop
   d46bc:	000d65b8 	.word	0x000d65b8
   d46c0:	000d65ac 	.word	0x000d65ac
   d46c4:	2003e3cc 	.word	0x2003e3cc
   d46c8:	e000edf0 	.word	0xe000edf0
   d46cc:	e0001000 	.word	0xe0001000
   d46d0:	ffff800d 	.word	0xffff800d
   d46d4:	ffff8006 	.word	0xffff8006

000d46d8 <_ZN17Adafruit_NeoPixel13setPixelColorEthhh>:
  endTime = micros(); // Save EOD time for latch on next call
}

// Set pixel color from separate R,G,B components:
void Adafruit_NeoPixel::setPixelColor(
  uint16_t n, uint8_t r, uint8_t g, uint8_t b) {
   d46d8:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(n < numLEDs) {
   d46da:	8844      	ldrh	r4, [r0, #2]
  endTime = micros(); // Save EOD time for latch on next call
}

// Set pixel color from separate R,G,B components:
void Adafruit_NeoPixel::setPixelColor(
  uint16_t n, uint8_t r, uint8_t g, uint8_t b) {
   d46dc:	f89d 5014 	ldrb.w	r5, [sp, #20]
  if(n < numLEDs) {
   d46e0:	428c      	cmp	r4, r1
   d46e2:	d927      	bls.n	d4734 <_ZN17Adafruit_NeoPixel13setPixelColorEthhh+0x5c>
    if(brightness) { // See notes in setBrightness()
   d46e4:	7a04      	ldrb	r4, [r0, #8]
   d46e6:	b144      	cbz	r4, d46fa <_ZN17Adafruit_NeoPixel13setPixelColorEthhh+0x22>
      r = (r * brightness) >> 8;
   d46e8:	fb12 f204 	smulbb	r2, r2, r4
      g = (g * brightness) >> 8;
   d46ec:	fb14 f303 	smulbb	r3, r4, r3
      b = (b * brightness) >> 8;
   d46f0:	fb14 f405 	smulbb	r4, r4, r5
// Set pixel color from separate R,G,B components:
void Adafruit_NeoPixel::setPixelColor(
  uint16_t n, uint8_t r, uint8_t g, uint8_t b) {
  if(n < numLEDs) {
    if(brightness) { // See notes in setBrightness()
      r = (r * brightness) >> 8;
   d46f4:	0a12      	lsrs	r2, r2, #8
      g = (g * brightness) >> 8;
   d46f6:	0a1b      	lsrs	r3, r3, #8
      b = (b * brightness) >> 8;
   d46f8:	0a25      	lsrs	r5, r4, #8
    }
    uint8_t *p = &pixels[n * 3];
    switch(type) {
   d46fa:	7987      	ldrb	r7, [r0, #6]
    if(brightness) { // See notes in setBrightness()
      r = (r * brightness) >> 8;
      g = (g * brightness) >> 8;
      b = (b * brightness) >> 8;
    }
    uint8_t *p = &pixels[n * 3];
   d46fc:	68c6      	ldr	r6, [r0, #12]
   d46fe:	eb01 0141 	add.w	r1, r1, r1, lsl #1
   d4702:	2f08      	cmp	r7, #8
   d4704:	eb06 0401 	add.w	r4, r6, r1
   d4708:	d811      	bhi.n	d472e <_ZN17Adafruit_NeoPixel13setPixelColorEthhh+0x56>
   d470a:	2001      	movs	r0, #1
   d470c:	40b8      	lsls	r0, r7
   d470e:	f410 7fd2 	tst.w	r0, #420	; 0x1a4
   d4712:	d108      	bne.n	d4726 <_ZN17Adafruit_NeoPixel13setPixelColorEthhh+0x4e>
   d4714:	06c0      	lsls	r0, r0, #27
   d4716:	d50a      	bpl.n	d472e <_ZN17Adafruit_NeoPixel13setPixelColorEthhh+0x56>
          *p++ = g;
          *p++ = r;
          *p = b;
        } break;
      case TM1829: { // TM1829 is special RBG order
          if(r == 255) r = 254; // 255 on RED channel causes display to be in a special mode.
   d4718:	2aff      	cmp	r2, #255	; 0xff
   d471a:	bf08      	it	eq
   d471c:	22fe      	moveq	r2, #254	; 0xfe
          *p++ = r;
   d471e:	5472      	strb	r2, [r6, r1]
          *p++ = b;
   d4720:	7065      	strb	r5, [r4, #1]
          *p = g;
   d4722:	70a3      	strb	r3, [r4, #2]
   d4724:	bdf0      	pop	{r4, r5, r6, r7, pc}
    switch(type) {
      case WS2812B: // WS2812, WS2812B & WS2813 is GRB order.
      case WS2812B_FAST:
      case WS2812B2:
      case WS2812B2_FAST: {
          *p++ = g;
   d4726:	5473      	strb	r3, [r6, r1]
          *p++ = r;
   d4728:	7062      	strb	r2, [r4, #1]
          *p = b;
   d472a:	70a5      	strb	r5, [r4, #2]
   d472c:	bdf0      	pop	{r4, r5, r6, r7, pc}
          *p = g;
        } break;
      case WS2811: // WS2811 is RGB order
      case TM1803: // TM1803 is RGB order
      default: {   // default is RGB order
          *p++ = r;
   d472e:	5472      	strb	r2, [r6, r1]
          *p++ = g;
   d4730:	7063      	strb	r3, [r4, #1]
          *p = b;
   d4732:	70a5      	strb	r5, [r4, #2]
   d4734:	bdf0      	pop	{r4, r5, r6, r7, pc}

000d4736 <_ZN17Adafruit_NeoPixel5clearEv>:
uint8_t Adafruit_NeoPixel::getBrightness(void) const {
  return brightness - 1;
}

void Adafruit_NeoPixel::clear(void) {
  memset(pixels, 0, numBytes);
   d4736:	8882      	ldrh	r2, [r0, #4]
   d4738:	68c0      	ldr	r0, [r0, #12]
   d473a:	2100      	movs	r1, #0
   d473c:	f001 beb7 	b.w	d64ae <memset>

000d4740 <_GLOBAL__sub_I_PIN_MAP2>:
}
   d4740:	b508      	push	{r3, lr}
   d4742:	f000 fc7f 	bl	d5044 <HAL_Pin_Map>
  #define pinHI(_pin) (PIN_MAP2[_pin].gpio_peripheral->BSRRL = PIN_MAP2[_pin].gpio_pin)
#elif (PLATFORM_ID == 12) || (PLATFORM_ID == 13) || (PLATFORM_ID == 14) // Argon (12), Boron (13), Xenon (14)
  #include "nrf.h"
  #include "nrf_gpio.h"
  #include "pinmap_impl.h"
  NRF5x_Pin_Info* PIN_MAP2 = HAL_Pin_Map();
   d4746:	f000 fc7d 	bl	d5044 <HAL_Pin_Map>
   d474a:	4b01      	ldr	r3, [pc, #4]	; (d4750 <_GLOBAL__sub_I_PIN_MAP2+0x10>)
   d474c:	6018      	str	r0, [r3, #0]
   d474e:	bd08      	pop	{r3, pc}
   d4750:	2003e3cc 	.word	0x2003e3cc

000d4754 <_GLOBAL__sub_I_MinimumSerial.cpp>:
   d4754:	f000 bc76 	b.w	d5044 <HAL_Pin_Map>

000d4758 <_GLOBAL__sub_I__ZN7istream3getEv>:
   d4758:	f000 bc74 	b.w	d5044 <HAL_Pin_Map>

000d475c <_ZN9FatVolume9cacheSyncEv>:
  FatCache m_fatCache;
  cache_t* cacheFetchFat(uint32_t blockNumber, uint8_t options) {
    return m_fatCache.read(blockNumber,
                           options | FatCache::CACHE_STATUS_MIRROR_FAT);
  }
  bool cacheSync() {
   d475c:	b510      	push	{r4, lr}
   d475e:	4604      	mov	r4, r0
    return m_cache.sync() && m_fatCache.sync() && syncBlocks();
   d4760:	3024      	adds	r0, #36	; 0x24
   d4762:	f000 f98b 	bl	d4a7c <_ZN8FatCache4syncEv>
   d4766:	b128      	cbz	r0, d4774 <_ZN9FatVolume9cacheSyncEv+0x18>
   d4768:	f504 700c 	add.w	r0, r4, #560	; 0x230
  }
   d476c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  cache_t* cacheFetchFat(uint32_t blockNumber, uint8_t options) {
    return m_fatCache.read(blockNumber,
                           options | FatCache::CACHE_STATUS_MIRROR_FAT);
  }
  bool cacheSync() {
    return m_cache.sync() && m_fatCache.sync() && syncBlocks();
   d4770:	f000 b984 	b.w	d4a7c <_ZN8FatCache4syncEv>
  }
   d4774:	bd10      	pop	{r4, pc}

000d4776 <_GLOBAL__sub_I__ZN7FatFile11lfnChecksumEPh>:
   d4776:	f000 bc65 	b.w	d5044 <HAL_Pin_Map>

000d477a <_GLOBAL__sub_I__ZN11StdioStream6fcloseEv>:
   d477a:	f000 bc63 	b.w	d5044 <HAL_Pin_Map>

000d477e <_GLOBAL__sub_I__ZN7ostream7do_fillEj>:
   d477e:	f000 bc61 	b.w	d5044 <HAL_Pin_Map>

000d4782 <_GLOBAL__sub_I__ZN7FatFile6getSFNEPc>:
   d4782:	f000 bc5f 	b.w	d5044 <HAL_Pin_Map>

000d4786 <_ZN7FatFile10addClusterEv>:
// Callback function for date/time.
void (*FatFile::m_dateTime)(uint16_t* date, uint16_t* time) = 0;
//------------------------------------------------------------------------------
// Add a cluster to a file.
bool FatFile::addCluster() {
  m_flags |= F_FILE_DIR_DIRTY;
   d4786:	7883      	ldrb	r3, [r0, #2]
  return m_vol->allocateCluster(m_curCluster, &m_curCluster);
   d4788:	6901      	ldr	r1, [r0, #16]
// Callback function for date/time.
void (*FatFile::m_dateTime)(uint16_t* date, uint16_t* time) = 0;
//------------------------------------------------------------------------------
// Add a cluster to a file.
bool FatFile::addCluster() {
  m_flags |= F_FILE_DIR_DIRTY;
   d478a:	f043 0304 	orr.w	r3, r3, #4
   d478e:	7083      	strb	r3, [r0, #2]
  return m_vol->allocateCluster(m_curCluster, &m_curCluster);
   d4790:	f100 0210 	add.w	r2, r0, #16
   d4794:	6880      	ldr	r0, [r0, #8]
   d4796:	f000 ba27 	b.w	d4be8 <_ZN9FatVolume15allocateClusterEmPm>

000d479a <_ZN7FatFile13cacheDirEntryEh>:
  return false;
}
//------------------------------------------------------------------------------
// cache a file's directory entry
// return pointer to cached entry or null for failure
dir_t* FatFile::cacheDirEntry(uint8_t action) {
   d479a:	b510      	push	{r4, lr}
   d479c:	4604      	mov	r4, r0
  bool cacheSync() {
    return m_cache.sync() && syncBlocks();
  }
#endif  // USE_SEPARATE_FAT_CACHE
  cache_t* cacheFetchData(uint32_t blockNumber, uint8_t options) {
    return m_cache.read(blockNumber, options);
   d479e:	6880      	ldr	r0, [r0, #8]
   d47a0:	460a      	mov	r2, r1
   d47a2:	3024      	adds	r0, #36	; 0x24
   d47a4:	69a1      	ldr	r1, [r4, #24]
   d47a6:	f000 f990 	bl	d4aca <_ZN8FatCache4readEmh>
  cache_t* pc;
  pc = m_vol->cacheFetchData(m_dirBlock, action);
  if (!pc) {
   d47aa:	b120      	cbz	r0, d47b6 <_ZN7FatFile13cacheDirEntryEh+0x1c>
    DBG_FAIL_MACRO;
    goto fail;
  }
  return pc->dir + (m_dirIndex & 0XF);
   d47ac:	88a3      	ldrh	r3, [r4, #4]
   d47ae:	f003 030f 	and.w	r3, r3, #15
   d47b2:	eb00 1043 	add.w	r0, r0, r3, lsl #5

fail:
  return 0;
}
   d47b6:	bd10      	pop	{r4, pc}

000d47b8 <_ZN7FatFile7seekSetEm>:

fail:
  return false;
}
//------------------------------------------------------------------------------
bool FatFile::seekSet(uint32_t pos) {
   d47b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   d47bc:	460e      	mov	r6, r1
   d47be:	7801      	ldrb	r1, [r0, #0]
  uint32_t nCur;
  uint32_t nNew;
  uint32_t tmp = m_curCluster;
   d47c0:	6907      	ldr	r7, [r0, #16]

fail:
  return false;
}
//------------------------------------------------------------------------------
bool FatFile::seekSet(uint32_t pos) {
   d47c2:	4604      	mov	r4, r0
  uint32_t nCur;
  uint32_t nNew;
  uint32_t tmp = m_curCluster;
  // error if file not open
  if (!isOpen()) {
   d47c4:	2900      	cmp	r1, #0
   d47c6:	d039      	beq.n	d483c <_ZN7FatFile7seekSetEm+0x84>
    DBG_FAIL_MACRO;
    goto fail;
  }
  // Optimize O_APPEND writes.
  if (pos == m_curPosition) {
   d47c8:	6945      	ldr	r5, [r0, #20]
   d47ca:	42b5      	cmp	r5, r6
   d47cc:	d03a      	beq.n	d4844 <_ZN7FatFile7seekSetEm+0x8c>
    return true;
  }
  if (pos == 0) {
   d47ce:	b90e      	cbnz	r6, d47d4 <_ZN7FatFile7seekSetEm+0x1c>
    // set position to start of file
    m_curCluster = 0;
   d47d0:	6106      	str	r6, [r0, #16]
    goto done;
   d47d2:	e031      	b.n	d4838 <_ZN7FatFile7seekSetEm+0x80>
  }
  if (isFile()) {
   d47d4:	070b      	lsls	r3, r1, #28
   d47d6:	d503      	bpl.n	d47e0 <_ZN7FatFile7seekSetEm+0x28>
    if (pos > m_fileSize) {
   d47d8:	69c3      	ldr	r3, [r0, #28]
   d47da:	429e      	cmp	r6, r3
   d47dc:	d82e      	bhi.n	d483c <_ZN7FatFile7seekSetEm+0x84>
   d47de:	e007      	b.n	d47f0 <_ZN7FatFile7seekSetEm+0x38>
      DBG_FAIL_MACRO;
      goto fail;
    }
  } else if (isRootFixed()) {
   d47e0:	0688      	lsls	r0, r1, #26
   d47e2:	d505      	bpl.n	d47f0 <_ZN7FatFile7seekSetEm+0x38>
   d47e4:	68a3      	ldr	r3, [r4, #8]
    if (pos <= 32*m_vol->rootDirEntryCount()) {
   d47e6:	891b      	ldrh	r3, [r3, #8]
   d47e8:	ebb6 1f43 	cmp.w	r6, r3, lsl #5
   d47ec:	d826      	bhi.n	d483c <_ZN7FatFile7seekSetEm+0x84>
   d47ee:	e023      	b.n	d4838 <_ZN7FatFile7seekSetEm+0x80>
    }
    DBG_FAIL_MACRO;
    goto fail;
  }
  // calculate cluster index for cur and new position
  nCur = (m_curPosition - 1) >> (m_vol->clusterSizeShift() + 9);
   d47f0:	f8d4 e008 	ldr.w	lr, [r4, #8]
   d47f4:	f89e 3006 	ldrb.w	r3, [lr, #6]
   d47f8:	1e6a      	subs	r2, r5, #1
   d47fa:	f103 0009 	add.w	r0, r3, #9
  nNew = (pos - 1) >> (m_vol->clusterSizeShift() + 9);
   d47fe:	1e73      	subs	r3, r6, #1
    }
    DBG_FAIL_MACRO;
    goto fail;
  }
  // calculate cluster index for cur and new position
  nCur = (m_curPosition - 1) >> (m_vol->clusterSizeShift() + 9);
   d4800:	40c2      	lsrs	r2, r0
  nNew = (pos - 1) >> (m_vol->clusterSizeShift() + 9);
   d4802:	40c3      	lsrs	r3, r0

  if (nNew < nCur || m_curPosition == 0) {
   d4804:	429a      	cmp	r2, r3
   d4806:	d800      	bhi.n	d480a <_ZN7FatFile7seekSetEm+0x52>
   d4808:	b94d      	cbnz	r5, d481e <_ZN7FatFile7seekSetEm+0x66>
    // must follow chain from first cluster
    m_curCluster = isRoot32() ? m_vol->rootDirStart() : m_firstCluster;
   d480a:	064a      	lsls	r2, r1, #25
   d480c:	bf4c      	ite	mi
   d480e:	f8de 2020 	ldrmi.w	r2, [lr, #32]
   d4812:	6a22      	ldrpl	r2, [r4, #32]
   d4814:	6122      	str	r2, [r4, #16]
   d4816:	461d      	mov	r5, r3
  } else {
    // advance from curPosition
    nNew -= nCur;
  }
  while (nNew--) {
    if (m_vol->fatGet(m_curCluster, &m_curCluster) <= 0) {
   d4818:	f104 0810 	add.w	r8, r4, #16
   d481c:	e00a      	b.n	d4834 <_ZN7FatFile7seekSetEm+0x7c>
  if (nNew < nCur || m_curPosition == 0) {
    // must follow chain from first cluster
    m_curCluster = isRoot32() ? m_vol->rootDirStart() : m_firstCluster;
  } else {
    // advance from curPosition
    nNew -= nCur;
   d481e:	1a9b      	subs	r3, r3, r2
   d4820:	e7f9      	b.n	d4816 <_ZN7FatFile7seekSetEm+0x5e>
  }
  while (nNew--) {
    if (m_vol->fatGet(m_curCluster, &m_curCluster) <= 0) {
   d4822:	4642      	mov	r2, r8
   d4824:	6921      	ldr	r1, [r4, #16]
   d4826:	68a0      	ldr	r0, [r4, #8]
   d4828:	f000 f979 	bl	d4b1e <_ZN9FatVolume6fatGetEmPm>
   d482c:	2800      	cmp	r0, #0
   d482e:	f105 35ff 	add.w	r5, r5, #4294967295
   d4832:	dd03      	ble.n	d483c <_ZN7FatFile7seekSetEm+0x84>
    m_curCluster = isRoot32() ? m_vol->rootDirStart() : m_firstCluster;
  } else {
    // advance from curPosition
    nNew -= nCur;
  }
  while (nNew--) {
   d4834:	2d00      	cmp	r5, #0
   d4836:	d1f4      	bne.n	d4822 <_ZN7FatFile7seekSetEm+0x6a>
      goto fail;
    }
  }

done:
  m_curPosition = pos;
   d4838:	6166      	str	r6, [r4, #20]
   d483a:	e003      	b.n	d4844 <_ZN7FatFile7seekSetEm+0x8c>
  return true;

fail:
  m_curCluster = tmp;
   d483c:	6127      	str	r7, [r4, #16]
  return false;
   d483e:	2000      	movs	r0, #0
   d4840:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    DBG_FAIL_MACRO;
    goto fail;
  }
  // Optimize O_APPEND writes.
  if (pos == m_curPosition) {
    return true;
   d4844:	2001      	movs	r0, #1
  return true;

fail:
  m_curCluster = tmp;
  return false;
}
   d4846:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

000d484c <_ZN7FatFile4syncEv>:
void FatFile::setpos(FatPos_t* pos) {
  m_curPosition = pos->position;
  m_curCluster = pos->cluster;
}
//------------------------------------------------------------------------------
bool FatFile::sync() {
   d484c:	b538      	push	{r3, r4, r5, lr}
  if (!isOpen()) {
   d484e:	7803      	ldrb	r3, [r0, #0]
void FatFile::setpos(FatPos_t* pos) {
  m_curPosition = pos->position;
  m_curCluster = pos->cluster;
}
//------------------------------------------------------------------------------
bool FatFile::sync() {
   d4850:	4604      	mov	r4, r0
  if (!isOpen()) {
   d4852:	b90b      	cbnz	r3, d4858 <_ZN7FatFile4syncEv+0xc>
    return true;
   d4854:	2001      	movs	r0, #1
   d4856:	bd38      	pop	{r3, r4, r5, pc}
  }
  if (m_flags & F_FILE_DIR_DIRTY) {
   d4858:	7883      	ldrb	r3, [r0, #2]
   d485a:	075a      	lsls	r2, r3, #29
   d485c:	d523      	bpl.n	d48a6 <_ZN7FatFile4syncEv+0x5a>
    dir_t* dir = cacheDirEntry(FatCache::CACHE_FOR_WRITE);
   d485e:	2101      	movs	r1, #1
   d4860:	f7ff ff9b 	bl	d479a <_ZN7FatFile13cacheDirEntryEh>
    // check for deleted by another open file object
    if (!dir || dir->name[0] == DIR_NAME_DELETED) {
   d4864:	4605      	mov	r5, r0
   d4866:	b928      	cbnz	r0, d4874 <_ZN7FatFile4syncEv+0x28>
    return true;
  }
  DBG_FAIL_MACRO;

fail:
  m_error |= WRITE_ERROR;
   d4868:	7863      	ldrb	r3, [r4, #1]
   d486a:	f043 0301 	orr.w	r3, r3, #1
   d486e:	7063      	strb	r3, [r4, #1]
  return false;
   d4870:	2000      	movs	r0, #0
   d4872:	bd38      	pop	{r3, r4, r5, pc}
    return true;
  }
  if (m_flags & F_FILE_DIR_DIRTY) {
    dir_t* dir = cacheDirEntry(FatCache::CACHE_FOR_WRITE);
    // check for deleted by another open file object
    if (!dir || dir->name[0] == DIR_NAME_DELETED) {
   d4874:	7803      	ldrb	r3, [r0, #0]
   d4876:	2be5      	cmp	r3, #229	; 0xe5
   d4878:	d0f6      	beq.n	d4868 <_ZN7FatFile4syncEv+0x1c>
      DBG_FAIL_MACRO;
      goto fail;
    }
    // do not set filesize for dir files
    if (isFile()) {
   d487a:	7823      	ldrb	r3, [r4, #0]
   d487c:	071b      	lsls	r3, r3, #28
      dir->fileSize = m_fileSize;
   d487e:	bf44      	itt	mi
   d4880:	69e3      	ldrmi	r3, [r4, #28]
   d4882:	61c3      	strmi	r3, [r0, #28]
    }

    // update first cluster fields
    dir->firstClusterLow = m_firstCluster & 0XFFFF;
   d4884:	8c23      	ldrh	r3, [r4, #32]
   d4886:	8343      	strh	r3, [r0, #26]
    dir->firstClusterHigh = m_firstCluster >> 16;
   d4888:	8c63      	ldrh	r3, [r4, #34]	; 0x22
   d488a:	8283      	strh	r3, [r0, #20]

    // set modify time if user supplied a callback date/time function
    if (m_dateTime) {
   d488c:	4b09      	ldr	r3, [pc, #36]	; (d48b4 <_ZN7FatFile4syncEv+0x68>)
   d488e:	681b      	ldr	r3, [r3, #0]
   d4890:	b12b      	cbz	r3, d489e <_ZN7FatFile4syncEv+0x52>
      m_dateTime(&dir->lastWriteDate, &dir->lastWriteTime);
   d4892:	f100 0116 	add.w	r1, r0, #22
   d4896:	3018      	adds	r0, #24
   d4898:	4798      	blx	r3
      dir->lastAccessDate = dir->lastWriteDate;
   d489a:	8b2b      	ldrh	r3, [r5, #24]
   d489c:	826b      	strh	r3, [r5, #18]
    }
    // clear directory dirty
    m_flags &= ~F_FILE_DIR_DIRTY;
   d489e:	78a3      	ldrb	r3, [r4, #2]
   d48a0:	f023 0304 	bic.w	r3, r3, #4
   d48a4:	70a3      	strb	r3, [r4, #2]
  }
  if (m_vol->cacheSync()) {
   d48a6:	68a0      	ldr	r0, [r4, #8]
   d48a8:	f7ff ff58 	bl	d475c <_ZN9FatVolume9cacheSyncEv>
   d48ac:	2800      	cmp	r0, #0
   d48ae:	d0db      	beq.n	d4868 <_ZN7FatFile4syncEv+0x1c>
   d48b0:	e7d0      	b.n	d4854 <_ZN7FatFile4syncEv+0x8>
   d48b2:	bf00      	nop
   d48b4:	2003e3d0 	.word	0x2003e3d0

000d48b8 <_ZN7FatFile5writeEPKvj>:

fail:
  return false;
}
//------------------------------------------------------------------------------
int FatFile::write(const void* buf, size_t nbyte) {
   d48b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  uint8_t cacheOption;
  // number of bytes left to write  -  must be before goto statements
  size_t nToWrite = nbyte;
  size_t n;
  // error if not a normal file or is read-only
  if (!isFile() || !(m_flags & F_WRITE)) {
   d48bc:	7803      	ldrb	r3, [r0, #0]

fail:
  return false;
}
//------------------------------------------------------------------------------
int FatFile::write(const void* buf, size_t nbyte) {
   d48be:	4689      	mov	r9, r1
  uint8_t cacheOption;
  // number of bytes left to write  -  must be before goto statements
  size_t nToWrite = nbyte;
  size_t n;
  // error if not a normal file or is read-only
  if (!isFile() || !(m_flags & F_WRITE)) {
   d48c0:	0719      	lsls	r1, r3, #28

fail:
  return false;
}
//------------------------------------------------------------------------------
int FatFile::write(const void* buf, size_t nbyte) {
   d48c2:	4604      	mov	r4, r0
   d48c4:	4690      	mov	r8, r2
  uint8_t cacheOption;
  // number of bytes left to write  -  must be before goto statements
  size_t nToWrite = nbyte;
  size_t n;
  // error if not a normal file or is read-only
  if (!isFile() || !(m_flags & F_WRITE)) {
   d48c6:	d508      	bpl.n	d48da <_ZN7FatFile5writeEPKvj+0x22>
   d48c8:	7883      	ldrb	r3, [r0, #2]
   d48ca:	079a      	lsls	r2, r3, #30
   d48cc:	d505      	bpl.n	d48da <_ZN7FatFile5writeEPKvj+0x22>
    DBG_FAIL_MACRO;
    goto fail;
  }
  // seek to end of file if append flag
  if ((m_flags & F_APPEND)) {
   d48ce:	071b      	lsls	r3, r3, #28
   d48d0:	d50b      	bpl.n	d48ea <_ZN7FatFile5writeEPKvj+0x32>
    if (!seekSet(m_fileSize)) {
   d48d2:	69e1      	ldr	r1, [r4, #28]
   d48d4:	f7ff ff70 	bl	d47b8 <_ZN7FatFile7seekSetEm>
   d48d8:	b938      	cbnz	r0, d48ea <_ZN7FatFile5writeEPKvj+0x32>
  }
  return nbyte;

fail:
  // return for write error
  m_error |= WRITE_ERROR;
   d48da:	7863      	ldrb	r3, [r4, #1]
   d48dc:	f043 0301 	orr.w	r3, r3, #1
   d48e0:	7063      	strb	r3, [r4, #1]
  return -1;
   d48e2:	f04f 30ff 	mov.w	r0, #4294967295
   d48e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      DBG_FAIL_MACRO;
      goto fail;
    }
  }
  // Don't exceed max fileSize.
  if (nbyte > (0XFFFFFFFF - m_curPosition)) {
   d48ea:	6963      	ldr	r3, [r4, #20]
   d48ec:	43db      	mvns	r3, r3
   d48ee:	4598      	cmp	r8, r3
   d48f0:	d8f3      	bhi.n	d48da <_ZN7FatFile5writeEPKvj+0x22>
   d48f2:	4646      	mov	r6, r8
    m_vol = vol;
    invalidate();
  }
  /** Invalidate current cache block. */
  void invalidate() {
    m_status = 0;
   d48f4:	f04f 0a00 	mov.w	sl, #0
   d48f8:	6963      	ldr	r3, [r4, #20]
    DBG_FAIL_MACRO;
    goto fail;
  }
  while (nToWrite) {
   d48fa:	2e00      	cmp	r6, #0
   d48fc:	f000 8081 	beq.w	d4a02 <_ZN7FatFile5writeEPKvj+0x14a>
    uint8_t blockOfCluster = m_vol->blockOfCluster(m_curPosition);
   d4900:	68a0      	ldr	r0, [r4, #8]
  }
//------------------------------------------------------------------------------
  bool allocateCluster(uint32_t current, uint32_t* next);
  bool allocContiguous(uint32_t count, uint32_t* firstCluster);
  uint8_t blockOfCluster(uint32_t position) const {
    return (position >> 9) & m_clusterBlockMask;
   d4902:	7942      	ldrb	r2, [r0, #5]
    uint16_t blockOffset = m_curPosition & 0X1FF;
    if (blockOfCluster == 0 && blockOffset == 0) {
   d4904:	ea12 2553 	ands.w	r5, r2, r3, lsr #9
    DBG_FAIL_MACRO;
    goto fail;
  }
  while (nToWrite) {
    uint8_t blockOfCluster = m_vol->blockOfCluster(m_curPosition);
    uint16_t blockOffset = m_curPosition & 0X1FF;
   d4908:	f3c3 0708 	ubfx	r7, r3, #0, #9
    if (blockOfCluster == 0 && blockOffset == 0) {
   d490c:	d11c      	bne.n	d4948 <_ZN7FatFile5writeEPKvj+0x90>
   d490e:	b9df      	cbnz	r7, d4948 <_ZN7FatFile5writeEPKvj+0x90>
      // start of new cluster
      if (m_curCluster != 0) {
   d4910:	6921      	ldr	r1, [r4, #16]
   d4912:	b171      	cbz	r1, d4932 <_ZN7FatFile5writeEPKvj+0x7a>
        int8_t fg = m_vol->fatGet(m_curCluster, &m_curCluster);
   d4914:	f104 0210 	add.w	r2, r4, #16
   d4918:	f000 f901 	bl	d4b1e <_ZN9FatVolume6fatGetEmPm>
        if (fg < 0) {
   d491c:	2800      	cmp	r0, #0
   d491e:	dbdc      	blt.n	d48da <_ZN7FatFile5writeEPKvj+0x22>
          DBG_FAIL_MACRO;
          goto fail;
        }
        if (fg == 0) {
   d4920:	f040 808e 	bne.w	d4a40 <_ZN7FatFile5writeEPKvj+0x188>
          // add cluster if at end of chain
          if (!addCluster()) {
   d4924:	4620      	mov	r0, r4
   d4926:	f7ff ff2e 	bl	d4786 <_ZN7FatFile10addClusterEv>
   d492a:	2800      	cmp	r0, #0
   d492c:	f040 8088 	bne.w	d4a40 <_ZN7FatFile5writeEPKvj+0x188>
   d4930:	e7d3      	b.n	d48da <_ZN7FatFile5writeEPKvj+0x22>
            DBG_FAIL_MACRO;
            goto fail;
          }
        }
      } else {
        if (m_firstCluster == 0) {
   d4932:	6a23      	ldr	r3, [r4, #32]
   d4934:	b93b      	cbnz	r3, d4946 <_ZN7FatFile5writeEPKvj+0x8e>
          // allocate first cluster of file
          if (!addCluster()) {
   d4936:	4620      	mov	r0, r4
   d4938:	f7ff ff25 	bl	d4786 <_ZN7FatFile10addClusterEv>
   d493c:	2800      	cmp	r0, #0
   d493e:	d0cc      	beq.n	d48da <_ZN7FatFile5writeEPKvj+0x22>
            DBG_FAIL_MACRO;
            goto fail;
          }
          m_firstCluster = m_curCluster;
   d4940:	6923      	ldr	r3, [r4, #16]
   d4942:	6223      	str	r3, [r4, #32]
   d4944:	e000      	b.n	d4948 <_ZN7FatFile5writeEPKvj+0x90>
        } else {
          m_curCluster = m_firstCluster;
   d4946:	6123      	str	r3, [r4, #16]
        }
      }
    }
    // block for data write
    uint32_t block = m_vol->clusterFirstBlock(m_curCluster) + blockOfCluster;
   d4948:	6921      	ldr	r1, [r4, #16]
   d494a:	68a0      	ldr	r0, [r4, #8]
   d494c:	f000 f8e1 	bl	d4b12 <_ZNK9FatVolume17clusterFirstBlockEm>
   d4950:	1829      	adds	r1, r5, r0

    if (blockOffset != 0 || nToWrite < 512) {
   d4952:	b917      	cbnz	r7, d495a <_ZN7FatFile5writeEPKvj+0xa2>
   d4954:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   d4958:	d221      	bcs.n	d499e <_ZN7FatFile5writeEPKvj+0xe6>
      // partial block - must use cache
      // max space in block
      n = 512 - blockOffset;
   d495a:	f5c7 7500 	rsb	r5, r7, #512	; 0x200
   d495e:	42b5      	cmp	r5, r6
   d4960:	bf28      	it	cs
   d4962:	4635      	movcs	r5, r6
      // lesser of space and amount to write
      if (n > nToWrite) {
        n = nToWrite;
      }

      if (blockOffset == 0 && m_curPosition >= m_fileSize) {
   d4964:	b937      	cbnz	r7, d4974 <_ZN7FatFile5writeEPKvj+0xbc>
   d4966:	6963      	ldr	r3, [r4, #20]
   d4968:	69e2      	ldr	r2, [r4, #28]
        // start of new block don't need to read into cache
        cacheOption = FatCache::CACHE_RESERVE_FOR_WRITE;
   d496a:	4293      	cmp	r3, r2
   d496c:	bf34      	ite	cc
   d496e:	2201      	movcc	r2, #1
   d4970:	2205      	movcs	r2, #5
   d4972:	e000      	b.n	d4976 <_ZN7FatFile5writeEPKvj+0xbe>
      } else {
        // rewrite part of block
        cacheOption = FatCache::CACHE_FOR_WRITE;
   d4974:	2201      	movs	r2, #1
  bool cacheSync() {
    return m_cache.sync() && syncBlocks();
  }
#endif  // USE_SEPARATE_FAT_CACHE
  cache_t* cacheFetchData(uint32_t blockNumber, uint8_t options) {
    return m_cache.read(blockNumber, options);
   d4976:	68a0      	ldr	r0, [r4, #8]
   d4978:	3024      	adds	r0, #36	; 0x24
   d497a:	f000 f8a6 	bl	d4aca <_ZN8FatCache4readEmh>
      }
      pc = m_vol->cacheFetchData(block, cacheOption);
      if (!pc) {
   d497e:	2800      	cmp	r0, #0
   d4980:	d0ab      	beq.n	d48da <_ZN7FatFile5writeEPKvj+0x22>
        DBG_FAIL_MACRO;
        goto fail;
      }
      uint8_t* dst = pc->data + blockOffset;
      memcpy(dst, src, n);
   d4982:	4438      	add	r0, r7
   d4984:	462a      	mov	r2, r5
   d4986:	4649      	mov	r1, r9
      if (512 == (n + blockOffset)) {
   d4988:	442f      	add	r7, r5
      if (!pc) {
        DBG_FAIL_MACRO;
        goto fail;
      }
      uint8_t* dst = pc->data + blockOffset;
      memcpy(dst, src, n);
   d498a:	f001 fd85 	bl	d6498 <memcpy>
      if (512 == (n + blockOffset)) {
   d498e:	f5b7 7f00 	cmp.w	r7, #512	; 0x200
   d4992:	d130      	bne.n	d49f6 <_ZN7FatFile5writeEPKvj+0x13e>
  }
  void cacheInvalidate() {
    m_cache.invalidate();
  }
  bool cacheSyncData() {
    return m_cache.sync();
   d4994:	68a0      	ldr	r0, [r4, #8]
   d4996:	3024      	adds	r0, #36	; 0x24
   d4998:	f000 f870 	bl	d4a7c <_ZN8FatCache4syncEv>
   d499c:	e017      	b.n	d49ce <_ZN7FatFile5writeEPKvj+0x116>
          DBG_FAIL_MACRO;
          goto fail;
        }
      }
#if USE_MULTI_BLOCK_IO
    } else if (nToWrite >= 1024) {
   d499e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
   d49a2:	68a0      	ldr	r0, [r4, #8]
   d49a4:	d315      	bcc.n	d49d2 <_ZN7FatFile5writeEPKvj+0x11a>
      // use multiple block write command
      uint8_t maxBlocks = m_vol->blocksPerCluster() - blockOfCluster;
      size_t nb = nToWrite >> 9;
      if (nb > maxBlocks) {
   d49a6:	7902      	ldrb	r2, [r0, #4]
   d49a8:	1b52      	subs	r2, r2, r5
      }
#if USE_MULTI_BLOCK_IO
    } else if (nToWrite >= 1024) {
      // use multiple block write command
      uint8_t maxBlocks = m_vol->blocksPerCluster() - blockOfCluster;
      size_t nb = nToWrite >> 9;
   d49aa:	0a73      	lsrs	r3, r6, #9
      if (nb > maxBlocks) {
   d49ac:	b2d2      	uxtb	r2, r2
   d49ae:	4293      	cmp	r3, r2
   d49b0:	bf28      	it	cs
   d49b2:	4613      	movcs	r3, r2
   d49b4:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
        nb = maxBlocks;
      }
      n = 512*nb;
      if (m_vol->cacheBlockNumber() <= block
          && block < (m_vol->cacheBlockNumber() + nb)) {
   d49b6:	4291      	cmp	r1, r2
      uint8_t maxBlocks = m_vol->blocksPerCluster() - blockOfCluster;
      size_t nb = nToWrite >> 9;
      if (nb > maxBlocks) {
        nb = maxBlocks;
      }
      n = 512*nb;
   d49b8:	ea4f 2543 	mov.w	r5, r3, lsl #9
      if (m_vol->cacheBlockNumber() <= block
          && block < (m_vol->cacheBlockNumber() + nb)) {
   d49bc:	d302      	bcc.n	d49c4 <_ZN7FatFile5writeEPKvj+0x10c>
   d49be:	441a      	add	r2, r3
   d49c0:	4291      	cmp	r1, r2
   d49c2:	d337      	bcc.n	d4a34 <_ZN7FatFile5writeEPKvj+0x17c>
   d49c4:	68a7      	ldr	r7, [r4, #8]
#if USE_MULTI_BLOCK_IO
  bool readBlocks(uint32_t block, uint8_t* dst, size_t nb) {
    return m_blockDev->readBlocks(block, dst, nb);
  }
  bool writeBlocks(uint32_t block, const uint8_t* src, size_t nb) {
    return m_blockDev->writeBlocks(block, src, nb);
   d49c6:	464a      	mov	r2, r9
   d49c8:	6838      	ldr	r0, [r7, #0]
   d49ca:	f000 fac8 	bl	d4f5e <_ZN9SdSpiCard11writeBlocksEmPKhj>
        // invalidate cache if block is in cache
        m_vol->cacheInvalidate();
      }
      if (!m_vol->writeBlocks(block, src, nb)) {
   d49ce:	b990      	cbnz	r0, d49f6 <_ZN7FatFile5writeEPKvj+0x13e>
   d49d0:	e783      	b.n	d48da <_ZN7FatFile5writeEPKvj+0x22>
      }
#endif  // USE_MULTI_BLOCK_IO
    } else {
      // use single block write command
      n = 512;
      if (m_vol->cacheBlockNumber() == block) {
   d49d2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   d49d4:	4299      	cmp	r1, r3
    invalidate();
  }
  /** Invalidate current cache block. */
  void invalidate() {
    m_status = 0;
    m_lbn = 0XFFFFFFFF;
   d49d6:	bf02      	ittt	eq
   d49d8:	f04f 33ff 	moveq.w	r3, #4294967295
    m_vol = vol;
    invalidate();
  }
  /** Invalidate current cache block. */
  void invalidate() {
    m_status = 0;
   d49dc:	f880 a024 	strbeq.w	sl, [r0, #36]	; 0x24
    m_lbn = 0XFFFFFFFF;
   d49e0:	62c3      	streq	r3, [r0, #44]	; 0x2c
   d49e2:	68a3      	ldr	r3, [r4, #8]
  }
  bool syncBlocks() {
    return m_blockDev->syncBlocks();
  }
  bool writeBlock(uint32_t block, const uint8_t* src) {
    return m_blockDev->writeBlock(block, src);
   d49e4:	464a      	mov	r2, r9
   d49e6:	6818      	ldr	r0, [r3, #0]
   d49e8:	f000 fa47 	bl	d4e7a <_ZN9SdSpiCard10writeBlockEmPKh>
        m_vol->cacheInvalidate();
      }
      if (!m_vol->writeBlock(block, src)) {
   d49ec:	2800      	cmp	r0, #0
   d49ee:	f43f af74 	beq.w	d48da <_ZN7FatFile5writeEPKvj+0x22>
        goto fail;
      }
#endif  // USE_MULTI_BLOCK_IO
    } else {
      // use single block write command
      n = 512;
   d49f2:	f44f 7500 	mov.w	r5, #512	; 0x200
      if (!m_vol->writeBlock(block, src)) {
        DBG_FAIL_MACRO;
        goto fail;
      }
    }
    m_curPosition += n;
   d49f6:	6963      	ldr	r3, [r4, #20]
   d49f8:	442b      	add	r3, r5
   d49fa:	6163      	str	r3, [r4, #20]
    src += n;
   d49fc:	44a9      	add	r9, r5
    nToWrite -= n;
   d49fe:	1b76      	subs	r6, r6, r5
  // Don't exceed max fileSize.
  if (nbyte > (0XFFFFFFFF - m_curPosition)) {
    DBG_FAIL_MACRO;
    goto fail;
  }
  while (nToWrite) {
   d4a00:	e77a      	b.n	d48f8 <_ZN7FatFile5writeEPKvj+0x40>
    }
    m_curPosition += n;
    src += n;
    nToWrite -= n;
  }
  if (m_curPosition > m_fileSize) {
   d4a02:	69e2      	ldr	r2, [r4, #28]
   d4a04:	4293      	cmp	r3, r2
   d4a06:	d901      	bls.n	d4a0c <_ZN7FatFile5writeEPKvj+0x154>
    // update fileSize and insure sync will update dir entry
    m_fileSize = m_curPosition;
   d4a08:	61e3      	str	r3, [r4, #28]
   d4a0a:	e002      	b.n	d4a12 <_ZN7FatFile5writeEPKvj+0x15a>
    m_flags |= F_FILE_DIR_DIRTY;
  } else if (m_dateTime) {
   d4a0c:	4b0f      	ldr	r3, [pc, #60]	; (d4a4c <_ZN7FatFile5writeEPKvj+0x194>)
   d4a0e:	681b      	ldr	r3, [r3, #0]
   d4a10:	b11b      	cbz	r3, d4a1a <_ZN7FatFile5writeEPKvj+0x162>
    // insure sync will update modified date and time
    m_flags |= F_FILE_DIR_DIRTY;
   d4a12:	78a3      	ldrb	r3, [r4, #2]
   d4a14:	f043 0304 	orr.w	r3, r3, #4
   d4a18:	70a3      	strb	r3, [r4, #2]
  }

  if (m_flags & F_SYNC) {
   d4a1a:	f994 3002 	ldrsb.w	r3, [r4, #2]
   d4a1e:	2b00      	cmp	r3, #0
   d4a20:	db02      	blt.n	d4a28 <_ZN7FatFile5writeEPKvj+0x170>
    if (!sync()) {
      DBG_FAIL_MACRO;
      goto fail;
    }
  }
  return nbyte;
   d4a22:	4640      	mov	r0, r8
   d4a24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    // insure sync will update modified date and time
    m_flags |= F_FILE_DIR_DIRTY;
  }

  if (m_flags & F_SYNC) {
    if (!sync()) {
   d4a28:	4620      	mov	r0, r4
   d4a2a:	f7ff ff0f 	bl	d484c <_ZN7FatFile4syncEv>
   d4a2e:	2800      	cmp	r0, #0
   d4a30:	d1f7      	bne.n	d4a22 <_ZN7FatFile5writeEPKvj+0x16a>
   d4a32:	e752      	b.n	d48da <_ZN7FatFile5writeEPKvj+0x22>
    invalidate();
  }
  /** Invalidate current cache block. */
  void invalidate() {
    m_status = 0;
    m_lbn = 0XFFFFFFFF;
   d4a34:	f04f 32ff 	mov.w	r2, #4294967295
    m_vol = vol;
    invalidate();
  }
  /** Invalidate current cache block. */
  void invalidate() {
    m_status = 0;
   d4a38:	f880 a024 	strb.w	sl, [r0, #36]	; 0x24
    m_lbn = 0XFFFFFFFF;
   d4a3c:	62c2      	str	r2, [r0, #44]	; 0x2c
   d4a3e:	e7c1      	b.n	d49c4 <_ZN7FatFile5writeEPKvj+0x10c>
          m_curCluster = m_firstCluster;
        }
      }
    }
    // block for data write
    uint32_t block = m_vol->clusterFirstBlock(m_curCluster) + blockOfCluster;
   d4a40:	6921      	ldr	r1, [r4, #16]
   d4a42:	68a0      	ldr	r0, [r4, #8]
   d4a44:	f000 f865 	bl	d4b12 <_ZNK9FatVolume17clusterFirstBlockEm>
   d4a48:	4601      	mov	r1, r0
   d4a4a:	e783      	b.n	d4954 <_ZN7FatFile5writeEPKvj+0x9c>
   d4a4c:	2003e3d0 	.word	0x2003e3d0

000d4a50 <_GLOBAL__sub_I__ZN7FatFile5m_cwdE>:
   d4a50:	f000 baf8 	b.w	d5044 <HAL_Pin_Map>

000d4a54 <_ZN5Print5writeEPKc>:

    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }

    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
   d4a54:	b570      	push	{r4, r5, r6, lr}
   d4a56:	4605      	mov	r5, r0
      if (str == NULL) return 0;
   d4a58:	460c      	mov	r4, r1
      return write((const uint8_t *)str, strlen(str));
    }
   d4a5a:	4608      	mov	r0, r1
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }

    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
      if (str == NULL) return 0;
   d4a5c:	b149      	cbz	r1, d4a72 <_ZN5Print5writeEPKc+0x1e>
      return write((const uint8_t *)str, strlen(str));
   d4a5e:	f001 fd57 	bl	d6510 <strlen>
   d4a62:	682b      	ldr	r3, [r5, #0]
   d4a64:	4602      	mov	r2, r0
   d4a66:	4621      	mov	r1, r4
   d4a68:	4628      	mov	r0, r5
   d4a6a:	68db      	ldr	r3, [r3, #12]
    }
   d4a6c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    void clearWriteError() { setWriteError(0); }

    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
      if (str == NULL) return 0;
      return write((const uint8_t *)str, strlen(str));
   d4a70:	4718      	bx	r3
    }
   d4a72:	bd70      	pop	{r4, r5, r6, pc}

000d4a74 <_GLOBAL__sub_I__ZN7FatFile7dmpFileEP5Printmj>:
   d4a74:	f000 bae6 	b.w	d5044 <HAL_Pin_Map>

000d4a78 <_GLOBAL__sub_I__ZN13FatStreamBase5getchEv>:
   d4a78:	f000 bae4 	b.w	d5044 <HAL_Pin_Map>

000d4a7c <_ZN8FatCache4syncEv>:
fail:

  return 0;
}
//------------------------------------------------------------------------------
bool FatCache::sync() {
   d4a7c:	b570      	push	{r4, r5, r6, lr}
  if (m_status & CACHE_STATUS_DIRTY) {
   d4a7e:	7803      	ldrb	r3, [r0, #0]
   d4a80:	07da      	lsls	r2, r3, #31
fail:

  return 0;
}
//------------------------------------------------------------------------------
bool FatCache::sync() {
   d4a82:	4604      	mov	r4, r0
  if (m_status & CACHE_STATUS_DIRTY) {
   d4a84:	d51e      	bpl.n	d4ac4 <_ZN8FatCache4syncEv+0x48>
   d4a86:	6843      	ldr	r3, [r0, #4]
  }
  bool syncBlocks() {
    return m_blockDev->syncBlocks();
  }
  bool writeBlock(uint32_t block, const uint8_t* src) {
    return m_blockDev->writeBlock(block, src);
   d4a88:	6881      	ldr	r1, [r0, #8]
    if (!m_vol->writeBlock(m_lbn, m_block.data)) {
   d4a8a:	f100 060c 	add.w	r6, r0, #12
   d4a8e:	4632      	mov	r2, r6
   d4a90:	6818      	ldr	r0, [r3, #0]
   d4a92:	f000 f9f2 	bl	d4e7a <_ZN9SdSpiCard10writeBlockEmPKh>
   d4a96:	4605      	mov	r5, r0
   d4a98:	b908      	cbnz	r0, d4a9e <_ZN8FatCache4syncEv+0x22>
    m_status &= ~CACHE_STATUS_DIRTY;
  }
  return true;

fail:
  return false;
   d4a9a:	2500      	movs	r5, #0
   d4a9c:	e013      	b.n	d4ac6 <_ZN8FatCache4syncEv+0x4a>
    if (!m_vol->writeBlock(m_lbn, m_block.data)) {
      DBG_FAIL_MACRO;
      goto fail;
    }
    // mirror second FAT
    if (m_status & CACHE_STATUS_MIRROR_FAT) {
   d4a9e:	7823      	ldrb	r3, [r4, #0]
   d4aa0:	079b      	lsls	r3, r3, #30
   d4aa2:	d404      	bmi.n	d4aae <_ZN8FatCache4syncEv+0x32>
      if (!m_vol->writeBlock(lbn, m_block.data)) {
        DBG_FAIL_MACRO;
        goto fail;
      }
    }
    m_status &= ~CACHE_STATUS_DIRTY;
   d4aa4:	7823      	ldrb	r3, [r4, #0]
   d4aa6:	f023 0301 	bic.w	r3, r3, #1
   d4aaa:	7023      	strb	r3, [r4, #0]
   d4aac:	e00b      	b.n	d4ac6 <_ZN8FatCache4syncEv+0x4a>
      DBG_FAIL_MACRO;
      goto fail;
    }
    // mirror second FAT
    if (m_status & CACHE_STATUS_MIRROR_FAT) {
      uint32_t lbn = m_lbn + m_vol->blocksPerFat();
   d4aae:	6863      	ldr	r3, [r4, #4]
   d4ab0:	68a0      	ldr	r0, [r4, #8]
   d4ab2:	6919      	ldr	r1, [r3, #16]
   d4ab4:	4632      	mov	r2, r6
   d4ab6:	4401      	add	r1, r0
   d4ab8:	6818      	ldr	r0, [r3, #0]
   d4aba:	f000 f9de 	bl	d4e7a <_ZN9SdSpiCard10writeBlockEmPKh>
      if (!m_vol->writeBlock(lbn, m_block.data)) {
   d4abe:	2800      	cmp	r0, #0
   d4ac0:	d1f0      	bne.n	d4aa4 <_ZN8FatCache4syncEv+0x28>
   d4ac2:	e7ea      	b.n	d4a9a <_ZN8FatCache4syncEv+0x1e>
        goto fail;
      }
    }
    m_status &= ~CACHE_STATUS_DIRTY;
  }
  return true;
   d4ac4:	2501      	movs	r5, #1

fail:
  return false;
}
   d4ac6:	4628      	mov	r0, r5
   d4ac8:	bd70      	pop	{r4, r5, r6, pc}

000d4aca <_ZN8FatCache4readEmh>:
 * DEALINGS IN THE SOFTWARE.
 */
#include <string.h>
#include "FatVolume.h"
//------------------------------------------------------------------------------
cache_t* FatCache::read(uint32_t lbn, uint8_t option) {
   d4aca:	b570      	push	{r4, r5, r6, lr}
  if (m_lbn != lbn) {
   d4acc:	6883      	ldr	r3, [r0, #8]
   d4ace:	428b      	cmp	r3, r1
 * DEALINGS IN THE SOFTWARE.
 */
#include <string.h>
#include "FatVolume.h"
//------------------------------------------------------------------------------
cache_t* FatCache::read(uint32_t lbn, uint8_t option) {
   d4ad0:	4604      	mov	r4, r0
   d4ad2:	460e      	mov	r6, r1
   d4ad4:	4615      	mov	r5, r2
  if (m_lbn != lbn) {
   d4ad6:	d014      	beq.n	d4b02 <_ZN8FatCache4readEmh+0x38>
    if (!sync()) {
   d4ad8:	f7ff ffd0 	bl	d4a7c <_ZN8FatCache4syncEv>
   d4adc:	b908      	cbnz	r0, d4ae2 <_ZN8FatCache4readEmh+0x18>
  m_status |= option & CACHE_STATUS_MASK;
  return &m_block;

fail:

  return 0;
   d4ade:	2000      	movs	r0, #0
   d4ae0:	bd70      	pop	{r4, r5, r6, pc}
  if (m_lbn != lbn) {
    if (!sync()) {
      DBG_FAIL_MACRO;
      goto fail;
    }
    if (!(option & CACHE_OPTION_NO_READ)) {
   d4ae2:	076b      	lsls	r3, r5, #29
   d4ae4:	d503      	bpl.n	d4aee <_ZN8FatCache4readEmh+0x24>
      if (!m_vol->readBlock(lbn, m_block.data)) {
        DBG_FAIL_MACRO;
        goto fail;
      }
    }
    m_status = 0;
   d4ae6:	2300      	movs	r3, #0
   d4ae8:	7023      	strb	r3, [r4, #0]
    m_lbn = lbn;
   d4aea:	60a6      	str	r6, [r4, #8]
   d4aec:	e009      	b.n	d4b02 <_ZN8FatCache4readEmh+0x38>
   d4aee:	6863      	ldr	r3, [r4, #4]
  uint32_t m_lastCluster;          // Last cluster number in FAT.
  uint32_t m_rootDirStart;         // Start block for FAT16, cluster for FAT32.
//------------------------------------------------------------------------------
  // block I/O functions.
  bool readBlock(uint32_t block, uint8_t* dst) {
    return m_blockDev->readBlock(block, dst);
   d4af0:	f104 020c 	add.w	r2, r4, #12
   d4af4:	4631      	mov	r1, r6
   d4af6:	6818      	ldr	r0, [r3, #0]
   d4af8:	f000 f979 	bl	d4dee <_ZN9SdSpiCard9readBlockEmPh>
    if (!sync()) {
      DBG_FAIL_MACRO;
      goto fail;
    }
    if (!(option & CACHE_OPTION_NO_READ)) {
      if (!m_vol->readBlock(lbn, m_block.data)) {
   d4afc:	2800      	cmp	r0, #0
   d4afe:	d1f2      	bne.n	d4ae6 <_ZN8FatCache4readEmh+0x1c>
   d4b00:	e7ed      	b.n	d4ade <_ZN8FatCache4readEmh+0x14>
      }
    }
    m_status = 0;
    m_lbn = lbn;
  }
  m_status |= option & CACHE_STATUS_MASK;
   d4b02:	7823      	ldrb	r3, [r4, #0]
   d4b04:	4620      	mov	r0, r4
   d4b06:	f005 0503 	and.w	r5, r5, #3
   d4b0a:	431d      	orrs	r5, r3
   d4b0c:	f800 5b0c 	strb.w	r5, [r0], #12
  return &m_block;

fail:

  return 0;
}
   d4b10:	bd70      	pop	{r4, r5, r6, pc}

000d4b12 <_ZNK9FatVolume17clusterFirstBlockEm>:
fail:
  return false;
}
//------------------------------------------------------------------------------
uint32_t FatVolume::clusterFirstBlock(uint32_t cluster) const {
  return m_dataStartBlock + ((cluster - 2) << m_clusterSizeShift);
   d4b12:	7983      	ldrb	r3, [r0, #6]
   d4b14:	6940      	ldr	r0, [r0, #20]
   d4b16:	3902      	subs	r1, #2
   d4b18:	4099      	lsls	r1, r3
}
   d4b1a:	4408      	add	r0, r1
   d4b1c:	4770      	bx	lr

000d4b1e <_ZN9FatVolume6fatGetEmPm>:
  uint32_t lba;
  uint32_t next;
  cache_t* pc;

  // error if reserved cluster of beyond FAT
  if (cluster < 2 || cluster > m_lastCluster) {
   d4b1e:	2901      	cmp	r1, #1
uint32_t FatVolume::clusterFirstBlock(uint32_t cluster) const {
  return m_dataStartBlock + ((cluster - 2) << m_clusterSizeShift);
}
//------------------------------------------------------------------------------
// Fetch a FAT entry - return -1 error, 0 EOC, else 1.
int8_t FatVolume::fatGet(uint32_t cluster, uint32_t* value) {
   d4b20:	b570      	push	{r4, r5, r6, lr}
   d4b22:	4605      	mov	r5, r0
   d4b24:	460c      	mov	r4, r1
   d4b26:	4616      	mov	r6, r2
  uint32_t lba;
  uint32_t next;
  cache_t* pc;

  // error if reserved cluster of beyond FAT
  if (cluster < 2 || cluster > m_lastCluster) {
   d4b28:	d802      	bhi.n	d4b30 <_ZN9FatVolume6fatGetEmPm+0x12>
  }
  *value = next;
  return 1;

fail:
  return -1;
   d4b2a:	f04f 30ff 	mov.w	r0, #4294967295
   d4b2e:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t lba;
  uint32_t next;
  cache_t* pc;

  // error if reserved cluster of beyond FAT
  if (cluster < 2 || cluster > m_lastCluster) {
   d4b30:	69c3      	ldr	r3, [r0, #28]
   d4b32:	4299      	cmp	r1, r3
   d4b34:	d8f9      	bhi.n	d4b2a <_ZN9FatVolume6fatGetEmPm+0xc>
   d4b36:	79c3      	ldrb	r3, [r0, #7]
    DBG_FAIL_MACRO;
    goto fail;
  }

  if (fatType() == 32) {
   d4b38:	2b20      	cmp	r3, #32
   d4b3a:	d110      	bne.n	d4b5e <_ZN9FatVolume6fatGetEmPm+0x40>
  FatCache m_cache;
#if USE_SEPARATE_FAT_CACHE
  FatCache m_fatCache;
  cache_t* cacheFetchFat(uint32_t blockNumber, uint8_t options) {
    return m_fatCache.read(blockNumber,
                           options | FatCache::CACHE_STATUS_MIRROR_FAT);
   d4b3c:	6981      	ldr	r1, [r0, #24]
   d4b3e:	2202      	movs	r2, #2
   d4b40:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
   d4b44:	f500 700c 	add.w	r0, r0, #560	; 0x230
   d4b48:	f7ff ffbf 	bl	d4aca <_ZN8FatCache4readEmh>
    lba = m_fatStartBlock + (cluster >> 7);
    pc = cacheFetchFat(lba, FatCache::CACHE_FOR_READ);
    if (!pc) {
   d4b4c:	2800      	cmp	r0, #0
   d4b4e:	d0ec      	beq.n	d4b2a <_ZN9FatVolume6fatGetEmPm+0xc>
      DBG_FAIL_MACRO;
      goto fail;
    }
    next = pc->fat32[cluster & 0X7F] & FAT32MASK;
   d4b50:	f004 047f 	and.w	r4, r4, #127	; 0x7f
   d4b54:	f850 3024 	ldr.w	r3, [r0, r4, lsl #2]
   d4b58:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    goto done;
   d4b5c:	e00f      	b.n	d4b7e <_ZN9FatVolume6fatGetEmPm+0x60>
  }
  if (fatType() == 16) {
   d4b5e:	2b10      	cmp	r3, #16
   d4b60:	d1e3      	bne.n	d4b2a <_ZN9FatVolume6fatGetEmPm+0xc>
   d4b62:	6983      	ldr	r3, [r0, #24]
   d4b64:	f3c1 2107 	ubfx	r1, r1, #8, #8
   d4b68:	2202      	movs	r2, #2
   d4b6a:	4419      	add	r1, r3
   d4b6c:	f500 700c 	add.w	r0, r0, #560	; 0x230
   d4b70:	f7ff ffab 	bl	d4aca <_ZN8FatCache4readEmh>
    lba = m_fatStartBlock + ((cluster >> 8) & 0XFF);
    pc = cacheFetchFat(lba, FatCache::CACHE_FOR_READ);
    if (!pc) {
   d4b74:	2800      	cmp	r0, #0
   d4b76:	d0d8      	beq.n	d4b2a <_ZN9FatVolume6fatGetEmPm+0xc>
      DBG_FAIL_MACRO;
      goto fail;
    }
    next = pc->fat16[cluster & 0XFF];
   d4b78:	b2e4      	uxtb	r4, r4
   d4b7a:	f830 3014 	ldrh.w	r3, [r0, r4, lsl #1]
  } else {
    DBG_FAIL_MACRO;
    goto fail;
  }
done:
  if (isEOC(next)) {
   d4b7e:	69ea      	ldr	r2, [r5, #28]
   d4b80:	4293      	cmp	r3, r2
    return 0;
  }
  *value = next;
   d4b82:	bf9a      	itte	ls
   d4b84:	6033      	strls	r3, [r6, #0]
  return 1;
   d4b86:	2001      	movls	r0, #1
    DBG_FAIL_MACRO;
    goto fail;
  }
done:
  if (isEOC(next)) {
    return 0;
   d4b88:	2000      	movhi	r0, #0
  *value = next;
  return 1;

fail:
  return -1;
}
   d4b8a:	bd70      	pop	{r4, r5, r6, pc}

000d4b8c <_ZN9FatVolume6fatPutEmm>:
bool FatVolume::fatPut(uint32_t cluster, uint32_t value) {
  uint32_t lba;
  cache_t* pc;

  // error if reserved cluster of beyond FAT
  if (cluster < 2 || cluster > m_lastCluster) {
   d4b8c:	2901      	cmp	r1, #1
fail:
  return -1;
}
//------------------------------------------------------------------------------
// Store a FAT entry
bool FatVolume::fatPut(uint32_t cluster, uint32_t value) {
   d4b8e:	b538      	push	{r3, r4, r5, lr}
   d4b90:	460c      	mov	r4, r1
   d4b92:	4615      	mov	r5, r2
  uint32_t lba;
  cache_t* pc;

  // error if reserved cluster of beyond FAT
  if (cluster < 2 || cluster > m_lastCluster) {
   d4b94:	d801      	bhi.n	d4b9a <_ZN9FatVolume6fatPutEmm+0xe>
    DBG_FAIL_MACRO;
    goto fail;
  }

fail:
  return false;
   d4b96:	2000      	movs	r0, #0
   d4b98:	bd38      	pop	{r3, r4, r5, pc}
bool FatVolume::fatPut(uint32_t cluster, uint32_t value) {
  uint32_t lba;
  cache_t* pc;

  // error if reserved cluster of beyond FAT
  if (cluster < 2 || cluster > m_lastCluster) {
   d4b9a:	69c3      	ldr	r3, [r0, #28]
   d4b9c:	4299      	cmp	r1, r3
   d4b9e:	d8fa      	bhi.n	d4b96 <_ZN9FatVolume6fatPutEmm+0xa>
   d4ba0:	79c3      	ldrb	r3, [r0, #7]
    DBG_FAIL_MACRO;
    goto fail;
  }

  if (fatType() == 32) {
   d4ba2:	2b20      	cmp	r3, #32
   d4ba4:	d10e      	bne.n	d4bc4 <_ZN9FatVolume6fatPutEmm+0x38>
   d4ba6:	6981      	ldr	r1, [r0, #24]
   d4ba8:	2203      	movs	r2, #3
   d4baa:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
   d4bae:	f500 700c 	add.w	r0, r0, #560	; 0x230
   d4bb2:	f7ff ff8a 	bl	d4aca <_ZN8FatCache4readEmh>
    lba = m_fatStartBlock + (cluster >> 7);
    pc = cacheFetchFat(lba, FatCache::CACHE_FOR_WRITE);
    if (!pc) {
   d4bb6:	2800      	cmp	r0, #0
   d4bb8:	d0ed      	beq.n	d4b96 <_ZN9FatVolume6fatPutEmm+0xa>
      DBG_FAIL_MACRO;
      goto fail;
    }
    pc->fat32[cluster & 0X7F] = value;
   d4bba:	f004 047f 	and.w	r4, r4, #127	; 0x7f
   d4bbe:	f840 5024 	str.w	r5, [r0, r4, lsl #2]
   d4bc2:	e00f      	b.n	d4be4 <_ZN9FatVolume6fatPutEmm+0x58>
    return true;
  }

  if (fatType() == 16) {
   d4bc4:	2b10      	cmp	r3, #16
   d4bc6:	d1e6      	bne.n	d4b96 <_ZN9FatVolume6fatPutEmm+0xa>
   d4bc8:	6983      	ldr	r3, [r0, #24]
   d4bca:	f3c1 2107 	ubfx	r1, r1, #8, #8
   d4bce:	2203      	movs	r2, #3
   d4bd0:	4419      	add	r1, r3
   d4bd2:	f500 700c 	add.w	r0, r0, #560	; 0x230
   d4bd6:	f7ff ff78 	bl	d4aca <_ZN8FatCache4readEmh>
    lba = m_fatStartBlock + ((cluster >> 8) & 0XFF);
    pc = cacheFetchFat(lba, FatCache::CACHE_FOR_WRITE);
    if (!pc) {
   d4bda:	2800      	cmp	r0, #0
   d4bdc:	d0db      	beq.n	d4b96 <_ZN9FatVolume6fatPutEmm+0xa>
      DBG_FAIL_MACRO;
      goto fail;
    }
    pc->fat16[cluster & 0XFF] = value;
   d4bde:	b2e4      	uxtb	r4, r4
   d4be0:	f820 5014 	strh.w	r5, [r0, r4, lsl #1]
    return true;
   d4be4:	2001      	movs	r0, #1
    goto fail;
  }

fail:
  return false;
}
   d4be6:	bd38      	pop	{r3, r4, r5, pc}

000d4be8 <_ZN9FatVolume15allocateClusterEmPm>:

fail:
  return false;
}
//------------------------------------------------------------------------------
bool FatVolume::allocateCluster(uint32_t current, uint32_t* next) {
   d4be8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t find;
  bool setStart;
  if (m_allocSearchStart < current) {
   d4bec:	68c4      	ldr	r4, [r0, #12]
   d4bee:	428c      	cmp	r4, r1

fail:
  return false;
}
//------------------------------------------------------------------------------
bool FatVolume::allocateCluster(uint32_t current, uint32_t* next) {
   d4bf0:	4605      	mov	r5, r0
   d4bf2:	460e      	mov	r6, r1
   d4bf4:	4690      	mov	r8, r2
  uint32_t find;
  bool setStart;
  if (m_allocSearchStart < current) {
   d4bf6:	d207      	bcs.n	d4c08 <_ZN9FatVolume15allocateClusterEmPm+0x20>
   d4bf8:	460c      	mov	r4, r1
    // Try to keep file contiguous. Start just after current cluster.
    find = current;
    setStart = false;
   d4bfa:	2700      	movs	r7, #0
    find = m_allocSearchStart;
    setStart = true;
  }
  while (1) {
    find++;
    if (find > m_lastCluster) {
   d4bfc:	69eb      	ldr	r3, [r5, #28]
  } else {
    find = m_allocSearchStart;
    setStart = true;
  }
  while (1) {
    find++;
   d4bfe:	3401      	adds	r4, #1
    if (find > m_lastCluster) {
   d4c00:	429c      	cmp	r4, r3
   d4c02:	d903      	bls.n	d4c0c <_ZN9FatVolume15allocateClusterEmPm+0x24>
      if (setStart) {
   d4c04:	b9cf      	cbnz	r7, d4c3a <_ZN9FatVolume15allocateClusterEmPm+0x52>
        // Can't find space, checked all clusters.
        DBG_FAIL_MACRO;
        goto fail;
      }
      find = m_allocSearchStart;
   d4c06:	68ec      	ldr	r4, [r5, #12]
      setStart = true;
   d4c08:	2701      	movs	r7, #1
   d4c0a:	e7f7      	b.n	d4bfc <_ZN9FatVolume15allocateClusterEmPm+0x14>
      continue;
    }
    if (find == current) {
   d4c0c:	42a6      	cmp	r6, r4
   d4c0e:	d014      	beq.n	d4c3a <_ZN9FatVolume15allocateClusterEmPm+0x52>
      // Can't find space, already searched clusters after current.
      DBG_FAIL_MACRO;
      goto fail;
    }
    uint32_t f;
    int8_t fg = fatGet(find, &f);
   d4c10:	aa01      	add	r2, sp, #4
   d4c12:	4621      	mov	r1, r4
   d4c14:	4628      	mov	r0, r5
   d4c16:	f7ff ff82 	bl	d4b1e <_ZN9FatVolume6fatGetEmPm>
    if (fg < 0) {
   d4c1a:	2800      	cmp	r0, #0
   d4c1c:	db0d      	blt.n	d4c3a <_ZN9FatVolume15allocateClusterEmPm+0x52>
      DBG_FAIL_MACRO;
      goto fail;
    }
    if (fg && f == 0) {
   d4c1e:	d0ed      	beq.n	d4bfc <_ZN9FatVolume15allocateClusterEmPm+0x14>
   d4c20:	9b01      	ldr	r3, [sp, #4]
   d4c22:	2b00      	cmp	r3, #0
   d4c24:	d1ea      	bne.n	d4bfc <_ZN9FatVolume15allocateClusterEmPm+0x14>
      break;
    }
  }
  if (setStart) {
   d4c26:	b107      	cbz	r7, d4c2a <_ZN9FatVolume15allocateClusterEmPm+0x42>
    m_allocSearchStart = find;
   d4c28:	60ec      	str	r4, [r5, #12]
  }
  uint32_t clusterFirstBlock(uint32_t cluster) const;
  int8_t fatGet(uint32_t cluster, uint32_t* value);
  bool fatPut(uint32_t cluster, uint32_t value);
  bool fatPutEOC(uint32_t cluster) {
    return fatPut(cluster, 0x0FFFFFFF);
   d4c2a:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
   d4c2e:	4621      	mov	r1, r4
   d4c30:	4628      	mov	r0, r5
   d4c32:	f7ff ffab 	bl	d4b8c <_ZN9FatVolume6fatPutEmm>
  }
  // Mark end of chain.
  if (!fatPutEOC(find)) {
   d4c36:	4607      	mov	r7, r0
   d4c38:	b908      	cbnz	r0, d4c3e <_ZN9FatVolume15allocateClusterEmPm+0x56>
  updateFreeClusterCount(-1);
  *next = find;
  return true;

fail:
  return false;
   d4c3a:	2700      	movs	r7, #0
   d4c3c:	e00b      	b.n	d4c56 <_ZN9FatVolume15allocateClusterEmPm+0x6e>
  // Mark end of chain.
  if (!fatPutEOC(find)) {
    DBG_FAIL_MACRO;
    goto fail;
  }
  if (current) {
   d4c3e:	b916      	cbnz	r6, d4c46 <_ZN9FatVolume15allocateClusterEmPm+0x5e>
      DBG_FAIL_MACRO;
      goto fail;
    }
  }
  updateFreeClusterCount(-1);
  *next = find;
   d4c40:	f8c8 4000 	str.w	r4, [r8]
  return true;
   d4c44:	e007      	b.n	d4c56 <_ZN9FatVolume15allocateClusterEmPm+0x6e>
    DBG_FAIL_MACRO;
    goto fail;
  }
  if (current) {
    // Link clusters.
    if (!fatPut(current, find)) {
   d4c46:	4622      	mov	r2, r4
   d4c48:	4631      	mov	r1, r6
   d4c4a:	4628      	mov	r0, r5
   d4c4c:	f7ff ff9e 	bl	d4b8c <_ZN9FatVolume6fatPutEmm>
   d4c50:	2800      	cmp	r0, #0
   d4c52:	d1f5      	bne.n	d4c40 <_ZN9FatVolume15allocateClusterEmPm+0x58>
   d4c54:	e7f1      	b.n	d4c3a <_ZN9FatVolume15allocateClusterEmPm+0x52>
  *next = find;
  return true;

fail:
  return false;
}
   d4c56:	4638      	mov	r0, r7
   d4c58:	b002      	add	sp, #8
   d4c5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000d4c5e <_GLOBAL__sub_I__ZN8FatCache4readEmh>:
   d4c5e:	f000 b9f1 	b.w	d5044 <HAL_Pin_Map>

000d4c62 <_GLOBAL__sub_I__ZN10SdioCardEX9readBlockEmPh>:
   d4c62:	f000 b9ef 	b.w	d5044 <HAL_Pin_Map>

000d4c66 <_GLOBAL__sub_I__ZN11SdSpiCardEX9readBlockEmPh>:
   d4c66:	f000 b9ed 	b.w	d5044 <HAL_Pin_Map>
	...

000d4c6c <_ZN9SdSpiCard10isTimedOutEtt>:
    spiStop();
  }
  return rtn;
}
//------------------------------------------------------------------------------
bool SdSpiCard::isTimedOut(uint16_t startMS, uint16_t timeoutMS) {
   d4c6c:	b570      	push	{r4, r5, r6, lr}
#if WDT_YIELD_TIME_MICROS
  static uint32_t last;
  if ((micros() - last) > WDT_YIELD_TIME_MICROS) {
   d4c6e:	4c0e      	ldr	r4, [pc, #56]	; (d4ca8 <_ZN9SdSpiCard10isTimedOutEtt+0x3c>)
    spiStop();
  }
  return rtn;
}
//------------------------------------------------------------------------------
bool SdSpiCard::isTimedOut(uint16_t startMS, uint16_t timeoutMS) {
   d4c70:	460e      	mov	r6, r1
   d4c72:	4615      	mov	r5, r2
#ifdef __cplusplus
extern "C" {
#endif

inline system_tick_t millis(void) { return HAL_Timer_Get_Milli_Seconds(); }
inline unsigned long micros(void) { return HAL_Timer_Get_Micro_Seconds(); }
   d4c74:	f000 fa76 	bl	d5164 <HAL_Timer_Get_Micro_Seconds>
#if WDT_YIELD_TIME_MICROS
  static uint32_t last;
  if ((micros() - last) > WDT_YIELD_TIME_MICROS) {
   d4c78:	6823      	ldr	r3, [r4, #0]
   d4c7a:	1ac0      	subs	r0, r0, r3
   d4c7c:	4b0b      	ldr	r3, [pc, #44]	; (d4cac <_ZN9SdSpiCard10isTimedOutEtt+0x40>)
   d4c7e:	4298      	cmp	r0, r3
   d4c80:	d908      	bls.n	d4c94 <_ZN9SdSpiCard10isTimedOutEtt+0x28>
		return !timeout_fn;
	}

	static inline system_tick_t current_time()
	{
		return HAL_Timer_Get_Milli_Seconds();
   d4c82:	f000 fa77 	bl	d5174 <HAL_Timer_Get_Milli_Seconds>
	/**
	 * Lifesign that the application is still working normally.
	 */
	static void checkin()
	{
		last_checkin = current_time();
   d4c86:	4b0a      	ldr	r3, [pc, #40]	; (d4cb0 <_ZN9SdSpiCard10isTimedOutEtt+0x44>)
   d4c88:	6018      	str	r0, [r3, #0]
        spark_cloud_flag_connect();
    }
    static void disconnect(void) { spark_cloud_flag_disconnect(); }
    static void process(void) {
    		application_checkin();
    		spark_process();
   d4c8a:	f000 fbc7 	bl	d541c <spark_process>
   d4c8e:	f000 fa69 	bl	d5164 <HAL_Timer_Get_Micro_Seconds>
    SysCall::yield();
    last = micros();
   d4c92:	6020      	str	r0, [r4, #0]

#ifdef __cplusplus
extern "C" {
#endif

inline system_tick_t millis(void) { return HAL_Timer_Get_Milli_Seconds(); }
   d4c94:	f000 fa6e 	bl	d5174 <HAL_Timer_Get_Milli_Seconds>
  }
#endif  // WDT_YIELD_TIME_MICROS
  return (curTimeMS() - startMS) > timeoutMS;
   d4c98:	b280      	uxth	r0, r0
   d4c9a:	1b80      	subs	r0, r0, r6
}
   d4c9c:	42a8      	cmp	r0, r5
   d4c9e:	bfd4      	ite	le
   d4ca0:	2000      	movle	r0, #0
   d4ca2:	2001      	movgt	r0, #1
   d4ca4:	bd70      	pop	{r4, r5, r6, pc}
   d4ca6:	bf00      	nop
   d4ca8:	2003e3d4 	.word	0x2003e3d4
   d4cac:	000186a0 	.word	0x000186a0
   d4cb0:	2003e730 	.word	0x2003e730

000d4cb4 <_ZN9SdSpiCard8spiStartEv>:
fail:
  spiStop();
  return false;
}
//-----------------------------------------------------------------------------
void SdSpiCard::spiStart() {
   d4cb4:	b538      	push	{r3, r4, r5, lr}
  if (!m_spiActive) {
   d4cb6:	7a05      	ldrb	r5, [r0, #8]
fail:
  spiStop();
  return false;
}
//-----------------------------------------------------------------------------
void SdSpiCard::spiStart() {
   d4cb8:	4604      	mov	r4, r0
  if (!m_spiActive) {
   d4cba:	b94d      	cbnz	r5, d4cd0 <_ZN9SdSpiCard8spiStartEv+0x1c>
  bool writeData(uint8_t token, const uint8_t* src);

  //---------------------------------------------------------------------------
  // functions defined in SdSpiDriver.h
  void spiActivate() {
    m_spiDriver->activate();
   d4cbc:	6840      	ldr	r0, [r0, #4]
   d4cbe:	f000 f975 	bl	d4fac <_ZN14SdSpiAltDriver8activateEv>
   d4cc2:	6863      	ldr	r3, [r4, #4]
   * \param[in] n Number of bytes to send.
   */
  void send(const uint8_t* buf, size_t n);
  /** Set CS low. */
  void select() {
     digitalWrite(m_csPin, LOW);
   d4cc4:	4629      	mov	r1, r5
   d4cc6:	7d18      	ldrb	r0, [r3, #20]
   d4cc8:	f001 f9eb 	bl	d60a2 <digitalWrite>
    spiActivate();
    spiSelect();
    m_spiActive = true;
   d4ccc:	2301      	movs	r3, #1
   d4cce:	7223      	strb	r3, [r4, #8]
   d4cd0:	bd38      	pop	{r3, r4, r5, pc}

000d4cd2 <_ZN9SdSpiCard7spiStopEv>:
  }
}
//-----------------------------------------------------------------------------
void SdSpiCard::spiStop() {
   d4cd2:	b510      	push	{r4, lr}
  if (m_spiActive) {
   d4cd4:	7a03      	ldrb	r3, [r0, #8]
    spiSelect();
    m_spiActive = true;
  }
}
//-----------------------------------------------------------------------------
void SdSpiCard::spiStop() {
   d4cd6:	4604      	mov	r4, r0
  if (m_spiActive) {
   d4cd8:	b16b      	cbz	r3, d4cf6 <_ZN9SdSpiCard7spiStopEv+0x24>
   d4cda:	6843      	ldr	r3, [r0, #4]
  void setSpiSettings(SPISettings spiSettings) {
    m_spiSettings = spiSettings;
  }
  /** Set CS high. */
  void unselect() {
    digitalWrite(m_csPin, HIGH);
   d4cdc:	2101      	movs	r1, #1
   d4cde:	7d18      	ldrb	r0, [r3, #20]
   d4ce0:	f001 f9df 	bl	d60a2 <digitalWrite>
  }
  uint8_t spiReceive(uint8_t* buf, size_t n) {
    return  m_spiDriver->receive(buf, n);
  }
  void spiSend(uint8_t data) {
     m_spiDriver->send(data);
   d4ce4:	21ff      	movs	r1, #255	; 0xff
   d4ce6:	6860      	ldr	r0, [r4, #4]
   d4ce8:	f000 f982 	bl	d4ff0 <_ZN14SdSpiAltDriver4sendEh>
  // functions defined in SdSpiDriver.h
  void spiActivate() {
    m_spiDriver->activate();
  }
  void spiDeactivate() {
    m_spiDriver->deactivate();
   d4cec:	6860      	ldr	r0, [r4, #4]
   d4cee:	f000 f961 	bl	d4fb4 <_ZN14SdSpiAltDriver10deactivateEv>
    spiUnselect();
    spiSend(0XFF);
    spiDeactivate();
    m_spiActive = false;
   d4cf2:	2300      	movs	r3, #0
   d4cf4:	7223      	strb	r3, [r4, #8]
   d4cf6:	bd10      	pop	{r4, pc}

000d4cf8 <_ZN9SdSpiCard8readDataEPhj>:
//------------------------------------------------------------------------------
bool SdSpiCard::readData(uint8_t *dst) {
  return readData(dst, 512);
}
//------------------------------------------------------------------------------
bool SdSpiCard::readData(uint8_t* dst, size_t count) {
   d4cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   d4cfa:	4604      	mov	r4, r0
   d4cfc:	460d      	mov	r5, r1
   d4cfe:	4616      	mov	r6, r2
   d4d00:	f000 fa38 	bl	d5174 <HAL_Timer_Get_Milli_Seconds>
#define F(str) (str)
#endif  // F
//------------------------------------------------------------------------------
/** \return the time in milliseconds. */
inline uint16_t curTimeMS() {
  return millis();
   d4d04:	b287      	uxth	r7, r0
  }
  uint8_t spiReceive() {
    return m_spiDriver->receive();
   d4d06:	6860      	ldr	r0, [r4, #4]
   d4d08:	f000 f957 	bl	d4fba <_ZN14SdSpiAltDriver7receiveEv>
  uint16_t crc;
#endif  // USE_SD_CRC
  DBG_BEGIN_TIME(DBG_WAIT_READ);
  // wait for start block token
  uint16_t t0 = curTimeMS();
  while ((m_status = spiReceive()) == 0XFF) {
   d4d0c:	28ff      	cmp	r0, #255	; 0xff
   d4d0e:	7260      	strb	r0, [r4, #9]
   d4d10:	d109      	bne.n	d4d26 <_ZN9SdSpiCard8readDataEPhj+0x2e>
    if (isTimedOut(t0, SD_READ_TIMEOUT)) {
   d4d12:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   d4d16:	4639      	mov	r1, r7
   d4d18:	4620      	mov	r0, r4
   d4d1a:	f7ff ffa7 	bl	d4c6c <_ZN9SdSpiCard10isTimedOutEtt>
   d4d1e:	2800      	cmp	r0, #0
   d4d20:	d0f1      	beq.n	d4d06 <_ZN9SdSpiCard8readDataEPhj+0xe>
  /**
   *  Set SD error code.
   *  \param[in] code value for error code.
   */
  void error(uint8_t code) {
    m_errorCode = code;
   d4d22:	2355      	movs	r3, #85	; 0x55
   d4d24:	e00b      	b.n	d4d3e <_ZN9SdSpiCard8readDataEPhj+0x46>
      error(SD_CARD_ERROR_READ_TIMEOUT);
      goto fail;
    }
  }
  DBG_END_TIME(DBG_WAIT_READ);
  if (m_status != DATA_START_BLOCK) {
   d4d26:	28fe      	cmp	r0, #254	; 0xfe
   d4d28:	d001      	beq.n	d4d2e <_ZN9SdSpiCard8readDataEPhj+0x36>
   d4d2a:	2350      	movs	r3, #80	; 0x50
   d4d2c:	e007      	b.n	d4d3e <_ZN9SdSpiCard8readDataEPhj+0x46>
  }
  uint8_t spiReceive() {
    return m_spiDriver->receive();
  }
  uint8_t spiReceive(uint8_t* buf, size_t n) {
    return  m_spiDriver->receive(buf, n);
   d4d2e:	4632      	mov	r2, r6
   d4d30:	4629      	mov	r1, r5
   d4d32:	6860      	ldr	r0, [r4, #4]
   d4d34:	f000 f946 	bl	d4fc4 <_ZN14SdSpiAltDriver7receiveEPhj>
    error(SD_CARD_ERROR_READ);
    goto fail;
  }
  // transfer data
  if ((m_status = spiReceive(dst, count))) {
   d4d38:	7260      	strb	r0, [r4, #9]
   d4d3a:	b130      	cbz	r0, d4d4a <_ZN9SdSpiCard8readDataEPhj+0x52>
  /**
   *  Set SD error code.
   *  \param[in] code value for error code.
   */
  void error(uint8_t code) {
    m_errorCode = code;
   d4d3c:	2360      	movs	r3, #96	; 0x60
  spiReceive();
#endif  // USE_SD_CRC
  return true;

fail:
  spiStop();
   d4d3e:	4620      	mov	r0, r4
   d4d40:	7023      	strb	r3, [r4, #0]
   d4d42:	f7ff ffc6 	bl	d4cd2 <_ZN9SdSpiCard7spiStopEv>
  return false;
   d4d46:	2000      	movs	r0, #0
}
   d4d48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  }
  void spiDeactivate() {
    m_spiDriver->deactivate();
  }
  uint8_t spiReceive() {
    return m_spiDriver->receive();
   d4d4a:	6860      	ldr	r0, [r4, #4]
   d4d4c:	f000 f935 	bl	d4fba <_ZN14SdSpiAltDriver7receiveEv>
   d4d50:	6860      	ldr	r0, [r4, #4]
   d4d52:	f000 f932 	bl	d4fba <_ZN14SdSpiAltDriver7receiveEv>
   d4d56:	2001      	movs	r0, #1
   d4d58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000d4d5a <_ZN9SdSpiCard11waitNotBusyEt>:
  spiStop();
  return false;
}
//------------------------------------------------------------------------------
// wait for card to go not busy
bool SdSpiCard::waitNotBusy(uint16_t timeoutMS) {
   d4d5a:	b570      	push	{r4, r5, r6, lr}
   d4d5c:	4604      	mov	r4, r0
   d4d5e:	460e      	mov	r6, r1
   d4d60:	f000 fa08 	bl	d5174 <HAL_Timer_Get_Milli_Seconds>
   d4d64:	b285      	uxth	r5, r0
  uint16_t t0 = curTimeMS();
#if WDT_YIELD_TIME_MICROS
  // Call isTimedOut first to insure yield is called.
  while (!isTimedOut(t0, timeoutMS)) {
   d4d66:	4632      	mov	r2, r6
   d4d68:	4629      	mov	r1, r5
   d4d6a:	4620      	mov	r0, r4
   d4d6c:	f7ff ff7e 	bl	d4c6c <_ZN9SdSpiCard10isTimedOutEtt>
   d4d70:	b930      	cbnz	r0, d4d80 <_ZN9SdSpiCard11waitNotBusyEt+0x26>
   d4d72:	6860      	ldr	r0, [r4, #4]
   d4d74:	f000 f921 	bl	d4fba <_ZN14SdSpiAltDriver7receiveEv>
    if (spiReceive() == 0XFF) {
   d4d78:	28ff      	cmp	r0, #255	; 0xff
   d4d7a:	d1f4      	bne.n	d4d66 <_ZN9SdSpiCard11waitNotBusyEt+0xc>
      return true;
   d4d7c:	2001      	movs	r0, #1
   d4d7e:	bd70      	pop	{r4, r5, r6, pc}
    }
  }
  return false;
   d4d80:	2000      	movs	r0, #0
      return false;
    }
  }
  return true;
#endif  // WDT_YIELD_TIME_MICROS
}
   d4d82:	bd70      	pop	{r4, r5, r6, pc}

000d4d84 <_ZN9SdSpiCard11cardCommandEhm>:
  spiStop();
  return false;
}
//------------------------------------------------------------------------------
// send command and return error code.  Return zero for OK
uint8_t SdSpiCard::cardCommand(uint8_t cmd, uint32_t arg) {
   d4d84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  // select card
  if (!m_spiActive) {
   d4d86:	7a03      	ldrb	r3, [r0, #8]
  spiStop();
  return false;
}
//------------------------------------------------------------------------------
// send command and return error code.  Return zero for OK
uint8_t SdSpiCard::cardCommand(uint8_t cmd, uint32_t arg) {
   d4d88:	9201      	str	r2, [sp, #4]
   d4d8a:	4604      	mov	r4, r0
   d4d8c:	460d      	mov	r5, r1
  // select card
  if (!m_spiActive) {
   d4d8e:	b90b      	cbnz	r3, d4d94 <_ZN9SdSpiCard11cardCommandEhm+0x10>
    spiStart();
   d4d90:	f7ff ff90 	bl	d4cb4 <_ZN9SdSpiCard8spiStartEv>
  }
  // wait if busy unless CMD0
  if (cmd != CMD0) {
   d4d94:	b125      	cbz	r5, d4da0 <_ZN9SdSpiCard11cardCommandEhm+0x1c>
    DBG_BEGIN_TIME(DBG_CMD_BUSY);
    waitNotBusy(SD_CMD_TIMEOUT);
   d4d96:	f44f 7196 	mov.w	r1, #300	; 0x12c
   d4d9a:	4620      	mov	r0, r4
   d4d9c:	f7ff ffdd 	bl	d4d5a <_ZN9SdSpiCard11waitNotBusyEt>
  }
  uint8_t spiReceive(uint8_t* buf, size_t n) {
    return  m_spiDriver->receive(buf, n);
  }
  void spiSend(uint8_t data) {
     m_spiDriver->send(data);
   d4da0:	f045 0140 	orr.w	r1, r5, #64	; 0x40
   d4da4:	6860      	ldr	r0, [r4, #4]
   d4da6:	f000 f923 	bl	d4ff0 <_ZN14SdSpiAltDriver4sendEh>
   d4daa:	f10d 0607 	add.w	r6, sp, #7
   d4dae:	f10d 0703 	add.w	r7, sp, #3
   d4db2:	f816 1901 	ldrb.w	r1, [r6], #-1
   d4db6:	6860      	ldr	r0, [r4, #4]
   d4db8:	f000 f91a 	bl	d4ff0 <_ZN14SdSpiAltDriver4sendEh>
  // send command
  spiSend(cmd | 0x40);

  // send argument
  uint8_t *pa = reinterpret_cast<uint8_t *>(&arg);
  for (int8_t i = 3; i >= 0; i--) {
   d4dbc:	42be      	cmp	r6, r7
   d4dbe:	d1f8      	bne.n	d4db2 <_ZN9SdSpiCard11cardCommandEhm+0x2e>
    spiSend(pa[i]);
  }
  // send CRC - correct for CMD0 with arg zero or CMD8 with arg 0X1AA
  spiSend(cmd == CMD0 ? 0X95 : 0X87);
   d4dc0:	2d00      	cmp	r5, #0
   d4dc2:	bf0c      	ite	eq
   d4dc4:	2195      	moveq	r1, #149	; 0x95
   d4dc6:	2187      	movne	r1, #135	; 0x87
   d4dc8:	6860      	ldr	r0, [r4, #4]
   d4dca:	f000 f911 	bl	d4ff0 <_ZN14SdSpiAltDriver4sendEh>
  }
  void spiDeactivate() {
    m_spiDriver->deactivate();
  }
  uint8_t spiReceive() {
    return m_spiDriver->receive();
   d4dce:	6860      	ldr	r0, [r4, #4]
   d4dd0:	f000 f8f3 	bl	d4fba <_ZN14SdSpiAltDriver7receiveEv>
   d4dd4:	250b      	movs	r5, #11
   d4dd6:	6860      	ldr	r0, [r4, #4]
   d4dd8:	f000 f8ef 	bl	d4fba <_ZN14SdSpiAltDriver7receiveEv>

  // discard first fill byte to avoid MISO pull-up problem.
  spiReceive();

  // there are 1-8 fill bytes before response.  fill bytes should be 0XFF.
  for (uint8_t i = 0; ((m_status = spiReceive()) & 0X80) && i < 10; i++) {
   d4ddc:	0603      	lsls	r3, r0, #24
   d4dde:	7260      	strb	r0, [r4, #9]
   d4de0:	d503      	bpl.n	d4dea <_ZN9SdSpiCard11cardCommandEhm+0x66>
   d4de2:	3d01      	subs	r5, #1
   d4de4:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
   d4de8:	d1f5      	bne.n	d4dd6 <_ZN9SdSpiCard11cardCommandEhm+0x52>
  }
  return m_status;
}
   d4dea:	b003      	add	sp, #12
   d4dec:	bdf0      	pop	{r4, r5, r6, r7, pc}

000d4dee <_ZN9SdSpiCard9readBlockEmPh>:
  }
#endif  // WDT_YIELD_TIME_MICROS
  return (curTimeMS() - startMS) > timeoutMS;
}
//------------------------------------------------------------------------------
bool SdSpiCard::readBlock(uint32_t blockNumber, uint8_t* dst) {
   d4dee:	b538      	push	{r3, r4, r5, lr}
  SD_TRACE("RB", blockNumber);
  // use address if not SDHC card
  if (type() != SD_CARD_TYPE_SDHC) {
   d4df0:	7a83      	ldrb	r3, [r0, #10]
   d4df2:	2b03      	cmp	r3, #3
    blockNumber <<= 9;
   d4df4:	bf18      	it	ne
   d4df6:	0249      	lslne	r1, r1, #9
  }
#endif  // WDT_YIELD_TIME_MICROS
  return (curTimeMS() - startMS) > timeoutMS;
}
//------------------------------------------------------------------------------
bool SdSpiCard::readBlock(uint32_t blockNumber, uint8_t* dst) {
   d4df8:	4615      	mov	r5, r2
  SD_TRACE("RB", blockNumber);
  // use address if not SDHC card
  if (type() != SD_CARD_TYPE_SDHC) {
    blockNumber <<= 9;
  }
  if (cardCommand(CMD17, blockNumber)) {
   d4dfa:	460a      	mov	r2, r1
   d4dfc:	2111      	movs	r1, #17
  }
#endif  // WDT_YIELD_TIME_MICROS
  return (curTimeMS() - startMS) > timeoutMS;
}
//------------------------------------------------------------------------------
bool SdSpiCard::readBlock(uint32_t blockNumber, uint8_t* dst) {
   d4dfe:	4604      	mov	r4, r0
  SD_TRACE("RB", blockNumber);
  // use address if not SDHC card
  if (type() != SD_CARD_TYPE_SDHC) {
    blockNumber <<= 9;
  }
  if (cardCommand(CMD17, blockNumber)) {
   d4e00:	f7ff ffc0 	bl	d4d84 <_ZN9SdSpiCard11cardCommandEhm>
   d4e04:	b110      	cbz	r0, d4e0c <_ZN9SdSpiCard9readBlockEmPh+0x1e>
  /**
   *  Set SD error code.
   *  \param[in] code value for error code.
   */
  void error(uint8_t code) {
    m_errorCode = code;
   d4e06:	2330      	movs	r3, #48	; 0x30
   d4e08:	7023      	strb	r3, [r4, #0]
   d4e0a:	e00b      	b.n	d4e24 <_ZN9SdSpiCard9readBlockEmPh+0x36>
    error(SD_CARD_ERROR_CMD17);
    goto fail;
  }
  if (!readData(dst, 512)) {
   d4e0c:	4629      	mov	r1, r5
   d4e0e:	f44f 7200 	mov.w	r2, #512	; 0x200
   d4e12:	4620      	mov	r0, r4
   d4e14:	f7ff ff70 	bl	d4cf8 <_ZN9SdSpiCard8readDataEPhj>
   d4e18:	4605      	mov	r5, r0
   d4e1a:	b118      	cbz	r0, d4e24 <_ZN9SdSpiCard9readBlockEmPh+0x36>
    goto fail;
  }
  spiStop();
   d4e1c:	4620      	mov	r0, r4
   d4e1e:	f7ff ff58 	bl	d4cd2 <_ZN9SdSpiCard7spiStopEv>
  return true;
   d4e22:	e003      	b.n	d4e2c <_ZN9SdSpiCard9readBlockEmPh+0x3e>

fail:
  spiStop();
   d4e24:	4620      	mov	r0, r4
   d4e26:	f7ff ff54 	bl	d4cd2 <_ZN9SdSpiCard7spiStopEv>
  return false;
   d4e2a:	2500      	movs	r5, #0
}
   d4e2c:	4628      	mov	r0, r5
   d4e2e:	bd38      	pop	{r3, r4, r5, pc}

000d4e30 <_ZN9SdSpiCard9writeDataEhPKh>:
  spiStop();
  return false;
}
//------------------------------------------------------------------------------
// send one block of data for write block or write multiple blocks
bool SdSpiCard::writeData(uint8_t token, const uint8_t* src) {
   d4e30:	b538      	push	{r3, r4, r5, lr}
   d4e32:	4604      	mov	r4, r0
   d4e34:	4615      	mov	r5, r2
  }
  uint8_t spiReceive(uint8_t* buf, size_t n) {
    return  m_spiDriver->receive(buf, n);
  }
  void spiSend(uint8_t data) {
     m_spiDriver->send(data);
   d4e36:	6840      	ldr	r0, [r0, #4]
   d4e38:	f000 f8da 	bl	d4ff0 <_ZN14SdSpiAltDriver4sendEh>
  }
  void spiSend(const uint8_t* buf, size_t n) {
    m_spiDriver->send(buf, n);
   d4e3c:	f44f 7200 	mov.w	r2, #512	; 0x200
   d4e40:	4629      	mov	r1, r5
   d4e42:	6860      	ldr	r0, [r4, #4]
   d4e44:	f000 f8d8 	bl	d4ff8 <_ZN14SdSpiAltDriver4sendEPKhj>
  }
  uint8_t spiReceive(uint8_t* buf, size_t n) {
    return  m_spiDriver->receive(buf, n);
  }
  void spiSend(uint8_t data) {
     m_spiDriver->send(data);
   d4e48:	21ff      	movs	r1, #255	; 0xff
   d4e4a:	6860      	ldr	r0, [r4, #4]
   d4e4c:	f000 f8d0 	bl	d4ff0 <_ZN14SdSpiAltDriver4sendEh>
   d4e50:	21ff      	movs	r1, #255	; 0xff
   d4e52:	6860      	ldr	r0, [r4, #4]
   d4e54:	f000 f8cc 	bl	d4ff0 <_ZN14SdSpiAltDriver4sendEh>
  }
  void spiDeactivate() {
    m_spiDriver->deactivate();
  }
  uint8_t spiReceive() {
    return m_spiDriver->receive();
   d4e58:	6860      	ldr	r0, [r4, #4]
   d4e5a:	f000 f8ae 	bl	d4fba <_ZN14SdSpiAltDriver7receiveEv>
  spiSend(token);
  spiSend(src, 512);
  spiSend(crc >> 8);
  spiSend(crc & 0XFF);

  m_status = spiReceive();
   d4e5e:	7260      	strb	r0, [r4, #9]
  if ((m_status & DATA_RES_MASK) != DATA_RES_ACCEPTED) {
   d4e60:	f000 001f 	and.w	r0, r0, #31
   d4e64:	2805      	cmp	r0, #5
   d4e66:	d006      	beq.n	d4e76 <_ZN9SdSpiCard9writeDataEhPKh+0x46>
  /**
   *  Set SD error code.
   *  \param[in] code value for error code.
   */
  void error(uint8_t code) {
    m_errorCode = code;
   d4e68:	2357      	movs	r3, #87	; 0x57
    goto fail;
  }
  return true;

fail:
  spiStop();
   d4e6a:	4620      	mov	r0, r4
   d4e6c:	7023      	strb	r3, [r4, #0]
   d4e6e:	f7ff ff30 	bl	d4cd2 <_ZN9SdSpiCard7spiStopEv>
  return false;
   d4e72:	2000      	movs	r0, #0
   d4e74:	bd38      	pop	{r3, r4, r5, pc}
  m_status = spiReceive();
  if ((m_status & DATA_RES_MASK) != DATA_RES_ACCEPTED) {
    error(SD_CARD_ERROR_WRITE);
    goto fail;
  }
  return true;
   d4e76:	2001      	movs	r0, #1

fail:
  spiStop();
  return false;
}
   d4e78:	bd38      	pop	{r3, r4, r5, pc}

000d4e7a <_ZN9SdSpiCard10writeBlockEmPKh>:
  }
  return true;
#endif  // WDT_YIELD_TIME_MICROS
}
//------------------------------------------------------------------------------
bool SdSpiCard::writeBlock(uint32_t blockNumber, const uint8_t* src) {
   d4e7a:	b570      	push	{r4, r5, r6, lr}
  SD_TRACE("WB", blockNumber);
  // use address if not SDHC card
  if (type() != SD_CARD_TYPE_SDHC) {
   d4e7c:	7a83      	ldrb	r3, [r0, #10]
   d4e7e:	2b03      	cmp	r3, #3
    blockNumber <<= 9;
   d4e80:	bf18      	it	ne
   d4e82:	0249      	lslne	r1, r1, #9
  }
  return true;
#endif  // WDT_YIELD_TIME_MICROS
}
//------------------------------------------------------------------------------
bool SdSpiCard::writeBlock(uint32_t blockNumber, const uint8_t* src) {
   d4e84:	4615      	mov	r5, r2
  SD_TRACE("WB", blockNumber);
  // use address if not SDHC card
  if (type() != SD_CARD_TYPE_SDHC) {
    blockNumber <<= 9;
  }
  if (cardCommand(CMD24, blockNumber)) {
   d4e86:	460a      	mov	r2, r1
   d4e88:	2118      	movs	r1, #24
  }
  return true;
#endif  // WDT_YIELD_TIME_MICROS
}
//------------------------------------------------------------------------------
bool SdSpiCard::writeBlock(uint32_t blockNumber, const uint8_t* src) {
   d4e8a:	4604      	mov	r4, r0
  SD_TRACE("WB", blockNumber);
  // use address if not SDHC card
  if (type() != SD_CARD_TYPE_SDHC) {
    blockNumber <<= 9;
  }
  if (cardCommand(CMD24, blockNumber)) {
   d4e8c:	f7ff ff7a 	bl	d4d84 <_ZN9SdSpiCard11cardCommandEhm>
   d4e90:	4606      	mov	r6, r0
   d4e92:	b108      	cbz	r0, d4e98 <_ZN9SdSpiCard10writeBlockEmPKh+0x1e>
   d4e94:	2332      	movs	r3, #50	; 0x32
   d4e96:	e01d      	b.n	d4ed4 <_ZN9SdSpiCard10writeBlockEmPKh+0x5a>
    error(SD_CARD_ERROR_CMD24);
    goto fail;
  }
  if (!writeData(DATA_START_BLOCK, src)) {
   d4e98:	462a      	mov	r2, r5
   d4e9a:	21fe      	movs	r1, #254	; 0xfe
   d4e9c:	4620      	mov	r0, r4
   d4e9e:	f7ff ffc7 	bl	d4e30 <_ZN9SdSpiCard9writeDataEhPKh>
   d4ea2:	b1c0      	cbz	r0, d4ed6 <_ZN9SdSpiCard10writeBlockEmPKh+0x5c>


#if CHECK_FLASH_PROGRAMMING
  // wait for flash programming to complete
  DBG_BEGIN_TIME(DBG_WRITE_FLASH);
  if (!waitNotBusy(SD_WRITE_TIMEOUT)) {
   d4ea4:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
   d4ea8:	4620      	mov	r0, r4
   d4eaa:	f7ff ff56 	bl	d4d5a <_ZN9SdSpiCard11waitNotBusyEt>
   d4eae:	4605      	mov	r5, r0
   d4eb0:	b908      	cbnz	r0, d4eb6 <_ZN9SdSpiCard10writeBlockEmPKh+0x3c>
   d4eb2:	235a      	movs	r3, #90	; 0x5a
   d4eb4:	e00e      	b.n	d4ed4 <_ZN9SdSpiCard10writeBlockEmPKh+0x5a>
    error(SD_CARD_ERROR_FLASH_PROGRAMMING);
    goto fail;
  }
  DBG_END_TIME(DBG_WRITE_FLASH);
  // response is r2 so get and check two bytes for nonzero
  if (cardCommand(CMD13, 0) || spiReceive()) {
   d4eb6:	4632      	mov	r2, r6
   d4eb8:	210d      	movs	r1, #13
   d4eba:	4620      	mov	r0, r4
   d4ebc:	f7ff ff62 	bl	d4d84 <_ZN9SdSpiCard11cardCommandEhm>
   d4ec0:	b938      	cbnz	r0, d4ed2 <_ZN9SdSpiCard10writeBlockEmPKh+0x58>
  }
  void spiDeactivate() {
    m_spiDriver->deactivate();
  }
  uint8_t spiReceive() {
    return m_spiDriver->receive();
   d4ec2:	6860      	ldr	r0, [r4, #4]
   d4ec4:	f000 f879 	bl	d4fba <_ZN14SdSpiAltDriver7receiveEv>
   d4ec8:	b918      	cbnz	r0, d4ed2 <_ZN9SdSpiCard10writeBlockEmPKh+0x58>
    error(SD_CARD_ERROR_CMD13);
    goto fail;
  }
#endif  // CHECK_PROGRAMMING

  spiStop();
   d4eca:	4620      	mov	r0, r4
   d4ecc:	f7ff ff01 	bl	d4cd2 <_ZN9SdSpiCard7spiStopEv>
  return true;
   d4ed0:	e005      	b.n	d4ede <_ZN9SdSpiCard10writeBlockEmPKh+0x64>
  /**
   *  Set SD error code.
   *  \param[in] code value for error code.
   */
  void error(uint8_t code) {
    m_errorCode = code;
   d4ed2:	2329      	movs	r3, #41	; 0x29
   d4ed4:	7023      	strb	r3, [r4, #0]

fail:
  spiStop();
   d4ed6:	4620      	mov	r0, r4
   d4ed8:	f7ff fefb 	bl	d4cd2 <_ZN9SdSpiCard7spiStopEv>
  return false;
   d4edc:	2500      	movs	r5, #0
}
   d4ede:	4628      	mov	r0, r5
   d4ee0:	bd70      	pop	{r4, r5, r6, pc}

000d4ee2 <_ZN9SdSpiCard9writeDataEPKh>:
 fail:
  spiStop();
  return false;
}
//------------------------------------------------------------------------------
bool SdSpiCard::writeData(const uint8_t* src) {
   d4ee2:	b538      	push	{r3, r4, r5, lr}
   d4ee4:	460d      	mov	r5, r1
  // wait for previous write to finish
  DBG_BEGIN_TIME(DBG_WRITE_BUSY);
  if (!waitNotBusy(SD_WRITE_TIMEOUT)) {
   d4ee6:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 fail:
  spiStop();
  return false;
}
//------------------------------------------------------------------------------
bool SdSpiCard::writeData(const uint8_t* src) {
   d4eea:	4604      	mov	r4, r0
  // wait for previous write to finish
  DBG_BEGIN_TIME(DBG_WRITE_BUSY);
  if (!waitNotBusy(SD_WRITE_TIMEOUT)) {
   d4eec:	f7ff ff35 	bl	d4d5a <_ZN9SdSpiCard11waitNotBusyEt>
   d4ef0:	b910      	cbnz	r0, d4ef8 <_ZN9SdSpiCard9writeDataEPKh+0x16>
   d4ef2:	235b      	movs	r3, #91	; 0x5b
   d4ef4:	7023      	strb	r3, [r4, #0]
   d4ef6:	e005      	b.n	d4f04 <_ZN9SdSpiCard9writeDataEPKh+0x22>
    error(SD_CARD_ERROR_WRITE_TIMEOUT);
    goto fail;
  }
  DBG_END_TIME(DBG_WRITE_BUSY);
  if (!writeData(WRITE_MULTIPLE_TOKEN, src)) {
   d4ef8:	462a      	mov	r2, r5
   d4efa:	21fc      	movs	r1, #252	; 0xfc
   d4efc:	4620      	mov	r0, r4
   d4efe:	f7ff ff97 	bl	d4e30 <_ZN9SdSpiCard9writeDataEhPKh>
   d4f02:	b918      	cbnz	r0, d4f0c <_ZN9SdSpiCard9writeDataEPKh+0x2a>
    goto fail;
  }
  return true;

fail:
  spiStop();
   d4f04:	4620      	mov	r0, r4
   d4f06:	f7ff fee4 	bl	d4cd2 <_ZN9SdSpiCard7spiStopEv>
  return false;
   d4f0a:	2000      	movs	r0, #0
}
   d4f0c:	bd38      	pop	{r3, r4, r5, pc}

000d4f0e <_ZN9SdSpiCard10writeStartEm>:
fail:
  spiStop();
  return false;
}
//------------------------------------------------------------------------------
bool SdSpiCard::writeStart(uint32_t blockNumber) {
   d4f0e:	b510      	push	{r4, lr}
  // use address if not SDHC card
  if (type() != SD_CARD_TYPE_SDHC) {
   d4f10:	7a83      	ldrb	r3, [r0, #10]
   d4f12:	2b03      	cmp	r3, #3
fail:
  spiStop();
  return false;
}
//------------------------------------------------------------------------------
bool SdSpiCard::writeStart(uint32_t blockNumber) {
   d4f14:	460a      	mov	r2, r1
  // use address if not SDHC card
  if (type() != SD_CARD_TYPE_SDHC) {
    blockNumber <<= 9;
   d4f16:	bf18      	it	ne
   d4f18:	024a      	lslne	r2, r1, #9
  }
  if (cardCommand(CMD25, blockNumber)) {
   d4f1a:	2119      	movs	r1, #25
fail:
  spiStop();
  return false;
}
//------------------------------------------------------------------------------
bool SdSpiCard::writeStart(uint32_t blockNumber) {
   d4f1c:	4604      	mov	r4, r0
  // use address if not SDHC card
  if (type() != SD_CARD_TYPE_SDHC) {
    blockNumber <<= 9;
  }
  if (cardCommand(CMD25, blockNumber)) {
   d4f1e:	f7ff ff31 	bl	d4d84 <_ZN9SdSpiCard11cardCommandEhm>
   d4f22:	b130      	cbz	r0, d4f32 <_ZN9SdSpiCard10writeStartEm+0x24>
   d4f24:	2333      	movs	r3, #51	; 0x33
    goto fail;
  }
  return true;

fail:
  spiStop();
   d4f26:	4620      	mov	r0, r4
   d4f28:	7023      	strb	r3, [r4, #0]
   d4f2a:	f7ff fed2 	bl	d4cd2 <_ZN9SdSpiCard7spiStopEv>
  return false;
   d4f2e:	2000      	movs	r0, #0
   d4f30:	bd10      	pop	{r4, pc}
  }
  if (cardCommand(CMD25, blockNumber)) {
    error(SD_CARD_ERROR_CMD25);
    goto fail;
  }
  return true;
   d4f32:	2001      	movs	r0, #1

fail:
  spiStop();
  return false;
}
   d4f34:	bd10      	pop	{r4, pc}

000d4f36 <_ZN9SdSpiCard9writeStopEv>:
fail:
  spiStop();
  return false;
}
//------------------------------------------------------------------------------
bool SdSpiCard::writeStop() {
   d4f36:	b538      	push	{r3, r4, r5, lr}
  DBG_BEGIN_TIME(DBG_WRITE_STOP);
  if (!waitNotBusy(SD_WRITE_TIMEOUT)) {
   d4f38:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
fail:
  spiStop();
  return false;
}
//------------------------------------------------------------------------------
bool SdSpiCard::writeStop() {
   d4f3c:	4604      	mov	r4, r0
  DBG_BEGIN_TIME(DBG_WRITE_STOP);
  if (!waitNotBusy(SD_WRITE_TIMEOUT)) {
   d4f3e:	f7ff ff0c 	bl	d4d5a <_ZN9SdSpiCard11waitNotBusyEt>
   d4f42:	4605      	mov	r5, r0
   d4f44:	b120      	cbz	r0, d4f50 <_ZN9SdSpiCard9writeStopEv+0x1a>
  }
  uint8_t spiReceive(uint8_t* buf, size_t n) {
    return  m_spiDriver->receive(buf, n);
  }
  void spiSend(uint8_t data) {
     m_spiDriver->send(data);
   d4f46:	21fd      	movs	r1, #253	; 0xfd
   d4f48:	6860      	ldr	r0, [r4, #4]
   d4f4a:	f000 f851 	bl	d4ff0 <_ZN14SdSpiAltDriver4sendEh>
   d4f4e:	e001      	b.n	d4f54 <_ZN9SdSpiCard9writeStopEv+0x1e>
  /**
   *  Set SD error code.
   *  \param[in] code value for error code.
   */
  void error(uint8_t code) {
    m_errorCode = code;
   d4f50:	2356      	movs	r3, #86	; 0x56
   d4f52:	7023      	strb	r3, [r4, #0]
  spiStop();
  return true;

fail:
  error(SD_CARD_ERROR_STOP_TRAN);
  spiStop();
   d4f54:	4620      	mov	r0, r4
   d4f56:	f7ff febc 	bl	d4cd2 <_ZN9SdSpiCard7spiStopEv>
  return false;
}
   d4f5a:	4628      	mov	r0, r5
   d4f5c:	bd38      	pop	{r3, r4, r5, pc}

000d4f5e <_ZN9SdSpiCard11writeBlocksEmPKhj>:
fail:
  spiStop();
  return false;
}
//------------------------------------------------------------------------------
bool SdSpiCard::writeBlocks(uint32_t block, const uint8_t* src, size_t count) {
   d4f5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   d4f60:	4605      	mov	r5, r0
   d4f62:	4616      	mov	r6, r2
   d4f64:	461f      	mov	r7, r3
  if (!writeStart(block)) {
   d4f66:	f7ff ffd2 	bl	d4f0e <_ZN9SdSpiCard10writeStartEm>
   d4f6a:	b170      	cbz	r0, d4f8a <_ZN9SdSpiCard11writeBlocksEmPKhj+0x2c>
   d4f6c:	2400      	movs	r4, #0
    goto fail;
  }
  for (size_t b = 0; b < count; b++, src += 512) {
   d4f6e:	42bc      	cmp	r4, r7
   d4f70:	eb06 2144 	add.w	r1, r6, r4, lsl #9
    if (!writeData(src)) {
      goto fail;
    }
  }
  return writeStop();
   d4f74:	4628      	mov	r0, r5
//------------------------------------------------------------------------------
bool SdSpiCard::writeBlocks(uint32_t block, const uint8_t* src, size_t count) {
  if (!writeStart(block)) {
    goto fail;
  }
  for (size_t b = 0; b < count; b++, src += 512) {
   d4f76:	d004      	beq.n	d4f82 <_ZN9SdSpiCard11writeBlocksEmPKhj+0x24>
    if (!writeData(src)) {
   d4f78:	f7ff ffb3 	bl	d4ee2 <_ZN9SdSpiCard9writeDataEPKh>
   d4f7c:	b128      	cbz	r0, d4f8a <_ZN9SdSpiCard11writeBlocksEmPKhj+0x2c>
//------------------------------------------------------------------------------
bool SdSpiCard::writeBlocks(uint32_t block, const uint8_t* src, size_t count) {
  if (!writeStart(block)) {
    goto fail;
  }
  for (size_t b = 0; b < count; b++, src += 512) {
   d4f7e:	3401      	adds	r4, #1
   d4f80:	e7f5      	b.n	d4f6e <_ZN9SdSpiCard11writeBlocksEmPKhj+0x10>
  return writeStop();

 fail:
  spiStop();
  return false;
}
   d4f82:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  for (size_t b = 0; b < count; b++, src += 512) {
    if (!writeData(src)) {
      goto fail;
    }
  }
  return writeStop();
   d4f86:	f7ff bfd6 	b.w	d4f36 <_ZN9SdSpiCard9writeStopEv>

 fail:
  spiStop();
   d4f8a:	4628      	mov	r0, r5
   d4f8c:	f7ff fea1 	bl	d4cd2 <_ZN9SdSpiCard7spiStopEv>
  return false;
}
   d4f90:	2000      	movs	r0, #0
   d4f92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000d4f94 <_GLOBAL__sub_I__ZN9SdSpiCard5beginEP14SdSpiAltDriverhN8particle13__SPISettingsE>:
   d4f94:	f000 b856 	b.w	d5044 <HAL_Pin_Map>

000d4f98 <_GLOBAL__sub_I_SdSpiSAM3X.cpp>:
   d4f98:	f000 b854 	b.w	d5044 <HAL_Pin_Map>

000d4f9c <_GLOBAL__sub_I_SdSpiTeensy3.cpp>:
   d4f9c:	f000 b852 	b.w	d5044 <HAL_Pin_Map>

000d4fa0 <_ZL36SD_SPI_DMA_TransferComplete_Callbackv>:
#if defined(PLATFORM_ID)
#include "SdSpiDriver.h"
static volatile bool SPI_DMA_TransferCompleted = false;
//-----------------------------------------------------------------------------
static void SD_SPI_DMA_TransferComplete_Callback(void) {
    SPI_DMA_TransferCompleted = true;
   d4fa0:	4b01      	ldr	r3, [pc, #4]	; (d4fa8 <_ZL36SD_SPI_DMA_TransferComplete_Callbackv+0x8>)
   d4fa2:	2201      	movs	r2, #1
   d4fa4:	701a      	strb	r2, [r3, #0]
   d4fa6:	4770      	bx	lr
   d4fa8:	2003e3d8 	.word	0x2003e3d8

000d4fac <_ZN14SdSpiAltDriver8activateEv>:
/** Set SPI options for access to SD/SDHC cards.
 *
 * \param[in] divisor SCK clock divider relative to the APB1 or APB2 clock.
 */
void SdSpiAltDriver::activate() {
  m_spi->beginTransaction(m_spiSettings);
   d4fac:	1d01      	adds	r1, r0, #4
   d4fae:	6800      	ldr	r0, [r0, #0]
   d4fb0:	f000 bac4 	b.w	d553c <_ZN8SPIClass16beginTransactionERKN8particle13__SPISettingsE>

000d4fb4 <_ZN14SdSpiAltDriver10deactivateEv>:
//------------------------------------------------------------------------------
/**
 * End SPI transaction.
 */
void SdSpiAltDriver::deactivate() {
  m_spi->endTransaction();
   d4fb4:	6800      	ldr	r0, [r0, #0]
   d4fb6:	f000 baa7 	b.w	d5508 <_ZN8SPIClass14endTransactionEv>

000d4fba <_ZN14SdSpiAltDriver7receiveEv>:
/** Receive a byte.
 *
 * \return The byte.
 */
uint8_t SdSpiAltDriver::receive() {
  return m_spi->transfer(0XFF);
   d4fba:	21ff      	movs	r1, #255	; 0xff
   d4fbc:	6800      	ldr	r0, [r0, #0]
   d4fbe:	f000 bb2d 	b.w	d561c <_ZN8SPIClass8transferEh>
	...

000d4fc4 <_ZN14SdSpiAltDriver7receiveEPhj>:
 * \param[out] buf Buffer to receive the data.
 * \param[in] n Number of bytes to receive.
 *
 * \return Zero for no error or nonzero error code.
 */
uint8_t SdSpiAltDriver::receive(uint8_t* buf, size_t n) {
   d4fc4:	b537      	push	{r0, r1, r2, r4, r5, lr}
  SPI_DMA_TransferCompleted = false;
  m_spi->transfer(nullptr, buf, n, SD_SPI_DMA_TransferComplete_Callback);
   d4fc6:	4b08      	ldr	r3, [pc, #32]	; (d4fe8 <_ZN14SdSpiAltDriver7receiveEPhj+0x24>)
   d4fc8:	9300      	str	r3, [sp, #0]
 * \param[in] n Number of bytes to receive.
 *
 * \return Zero for no error or nonzero error code.
 */
uint8_t SdSpiAltDriver::receive(uint8_t* buf, size_t n) {
  SPI_DMA_TransferCompleted = false;
   d4fca:	2500      	movs	r5, #0
   d4fcc:	4c07      	ldr	r4, [pc, #28]	; (d4fec <_ZN14SdSpiAltDriver7receiveEPhj+0x28>)
  m_spi->transfer(nullptr, buf, n, SD_SPI_DMA_TransferComplete_Callback);
   d4fce:	6800      	ldr	r0, [r0, #0]
 * \param[in] n Number of bytes to receive.
 *
 * \return Zero for no error or nonzero error code.
 */
uint8_t SdSpiAltDriver::receive(uint8_t* buf, size_t n) {
  SPI_DMA_TransferCompleted = false;
   d4fd0:	7025      	strb	r5, [r4, #0]
  m_spi->transfer(nullptr, buf, n, SD_SPI_DMA_TransferComplete_Callback);
   d4fd2:	4613      	mov	r3, r2
   d4fd4:	460a      	mov	r2, r1
   d4fd6:	4629      	mov	r1, r5
   d4fd8:	f000 fb26 	bl	d5628 <_ZN8SPIClass8transferEPvS0_jPFvvE>
  while (!SPI_DMA_TransferCompleted) {}
   d4fdc:	7823      	ldrb	r3, [r4, #0]
   d4fde:	2b00      	cmp	r3, #0
   d4fe0:	d0fc      	beq.n	d4fdc <_ZN14SdSpiAltDriver7receiveEPhj+0x18>
  return 0;
}
   d4fe2:	2000      	movs	r0, #0
   d4fe4:	b003      	add	sp, #12
   d4fe6:	bd30      	pop	{r4, r5, pc}
   d4fe8:	000d4fa1 	.word	0x000d4fa1
   d4fec:	2003e3d8 	.word	0x2003e3d8

000d4ff0 <_ZN14SdSpiAltDriver4sendEh>:
/** Send a byte.
 *
 * \param[in] b Byte to send
 */
void SdSpiAltDriver::send(uint8_t b) {
  m_spi->transfer(b);
   d4ff0:	6800      	ldr	r0, [r0, #0]
   d4ff2:	f000 bb13 	b.w	d561c <_ZN8SPIClass8transferEh>
	...

000d4ff8 <_ZN14SdSpiAltDriver4sendEPKhj>:
/** Send multiple bytes.
 *
 * \param[in] buf Buffer for data to be sent.
 * \param[in] n Number of bytes to send.
 */
void SdSpiAltDriver::send(const uint8_t* buf , size_t n) {
   d4ff8:	b537      	push	{r0, r1, r2, r4, r5, lr}
  SPI_DMA_TransferCompleted = false;

  m_spi->transfer(const_cast<uint8_t*>(buf), nullptr, n,
                            SD_SPI_DMA_TransferComplete_Callback);
   d4ffa:	4b07      	ldr	r3, [pc, #28]	; (d5018 <_ZN14SdSpiAltDriver4sendEPKhj+0x20>)
   d4ffc:	9300      	str	r3, [sp, #0]
 *
 * \param[in] buf Buffer for data to be sent.
 * \param[in] n Number of bytes to send.
 */
void SdSpiAltDriver::send(const uint8_t* buf , size_t n) {
  SPI_DMA_TransferCompleted = false;
   d4ffe:	2500      	movs	r5, #0
   d5000:	4c06      	ldr	r4, [pc, #24]	; (d501c <_ZN14SdSpiAltDriver4sendEPKhj+0x24>)

  m_spi->transfer(const_cast<uint8_t*>(buf), nullptr, n,
                            SD_SPI_DMA_TransferComplete_Callback);
   d5002:	6800      	ldr	r0, [r0, #0]
 *
 * \param[in] buf Buffer for data to be sent.
 * \param[in] n Number of bytes to send.
 */
void SdSpiAltDriver::send(const uint8_t* buf , size_t n) {
  SPI_DMA_TransferCompleted = false;
   d5004:	7025      	strb	r5, [r4, #0]

  m_spi->transfer(const_cast<uint8_t*>(buf), nullptr, n,
                            SD_SPI_DMA_TransferComplete_Callback);
   d5006:	4613      	mov	r3, r2
   d5008:	462a      	mov	r2, r5
   d500a:	f000 fb0d 	bl	d5628 <_ZN8SPIClass8transferEPvS0_jPFvvE>

  while (!SPI_DMA_TransferCompleted) {}
   d500e:	7823      	ldrb	r3, [r4, #0]
   d5010:	2b00      	cmp	r3, #0
   d5012:	d0fc      	beq.n	d500e <_ZN14SdSpiAltDriver4sendEPKhj+0x16>
}
   d5014:	b003      	add	sp, #12
   d5016:	bd30      	pop	{r4, r5, pc}
   d5018:	000d4fa1 	.word	0x000d4fa1
   d501c:	2003e3d8 	.word	0x2003e3d8

000d5020 <_GLOBAL__sub_I__ZN14SdSpiAltDriver8activateEv>:
   d5020:	f000 b810 	b.w	d5044 <HAL_Pin_Map>

000d5024 <netdb_freeaddrinfo>:

DYNALIB_BEGIN(hal_netdb)

DYNALIB_FN(0, hal_netdb, netdb_gethostbyname, struct hostent*(const char*))
DYNALIB_FN(1, hal_netdb, netdb_gethostbyname_r, int(const char*, struct hostent*, char*, size_t, struct hostent**, int*))
DYNALIB_FN(2, hal_netdb, netdb_freeaddrinfo, void(struct addrinfo*))
   d5024:	b508      	push	{r3, lr}
   d5026:	4b02      	ldr	r3, [pc, #8]	; (d5030 <netdb_freeaddrinfo+0xc>)
   d5028:	681b      	ldr	r3, [r3, #0]
   d502a:	689b      	ldr	r3, [r3, #8]
   d502c:	9301      	str	r3, [sp, #4]
   d502e:	bd08      	pop	{r3, pc}
   d5030:	00030268 	.word	0x00030268

000d5034 <netdb_getaddrinfo>:
DYNALIB_FN(3, hal_netdb, netdb_getaddrinfo, int(const char*, const char*, const struct addrinfo*, struct addrinfo**))
   d5034:	b508      	push	{r3, lr}
   d5036:	4b02      	ldr	r3, [pc, #8]	; (d5040 <netdb_getaddrinfo+0xc>)
   d5038:	681b      	ldr	r3, [r3, #0]
   d503a:	68db      	ldr	r3, [r3, #12]
   d503c:	9301      	str	r3, [sp, #4]
   d503e:	bd08      	pop	{r3, pc}
   d5040:	00030268 	.word	0x00030268

000d5044 <HAL_Pin_Map>:
// New HAL functions must be added to the end of this list.
// GNINRAW

DYNALIB_BEGIN(hal_gpio)

DYNALIB_FN(0, hal_gpio, HAL_Pin_Map, Hal_Pin_Info*(void))
   d5044:	b508      	push	{r3, lr}
   d5046:	4b02      	ldr	r3, [pc, #8]	; (d5050 <HAL_Pin_Map+0xc>)
   d5048:	681b      	ldr	r3, [r3, #0]
   d504a:	681b      	ldr	r3, [r3, #0]
   d504c:	9301      	str	r3, [sp, #4]
   d504e:	bd08      	pop	{r3, pc}
   d5050:	0003022c 	.word	0x0003022c

000d5054 <HAL_Validate_Pin_Function>:
DYNALIB_FN(1, hal_gpio, HAL_Validate_Pin_Function, PinFunction(pin_t, PinFunction))
   d5054:	b508      	push	{r3, lr}
   d5056:	4b02      	ldr	r3, [pc, #8]	; (d5060 <HAL_Validate_Pin_Function+0xc>)
   d5058:	681b      	ldr	r3, [r3, #0]
   d505a:	685b      	ldr	r3, [r3, #4]
   d505c:	9301      	str	r3, [sp, #4]
   d505e:	bd08      	pop	{r3, pc}
   d5060:	0003022c 	.word	0x0003022c

000d5064 <HAL_Pin_Mode>:
DYNALIB_FN(2, hal_gpio, HAL_Pin_Mode, void(pin_t, PinMode))
   d5064:	b508      	push	{r3, lr}
   d5066:	4b02      	ldr	r3, [pc, #8]	; (d5070 <HAL_Pin_Mode+0xc>)
   d5068:	681b      	ldr	r3, [r3, #0]
   d506a:	689b      	ldr	r3, [r3, #8]
   d506c:	9301      	str	r3, [sp, #4]
   d506e:	bd08      	pop	{r3, pc}
   d5070:	0003022c 	.word	0x0003022c

000d5074 <HAL_Get_Pin_Mode>:
DYNALIB_FN(3, hal_gpio, HAL_Get_Pin_Mode, PinMode(pin_t))
   d5074:	b508      	push	{r3, lr}
   d5076:	4b02      	ldr	r3, [pc, #8]	; (d5080 <HAL_Get_Pin_Mode+0xc>)
   d5078:	681b      	ldr	r3, [r3, #0]
   d507a:	68db      	ldr	r3, [r3, #12]
   d507c:	9301      	str	r3, [sp, #4]
   d507e:	bd08      	pop	{r3, pc}
   d5080:	0003022c 	.word	0x0003022c

000d5084 <HAL_GPIO_Write>:
DYNALIB_FN(4, hal_gpio, HAL_GPIO_Write, void(pin_t, uint8_t))
   d5084:	b508      	push	{r3, lr}
   d5086:	4b02      	ldr	r3, [pc, #8]	; (d5090 <HAL_GPIO_Write+0xc>)
   d5088:	681b      	ldr	r3, [r3, #0]
   d508a:	691b      	ldr	r3, [r3, #16]
   d508c:	9301      	str	r3, [sp, #4]
   d508e:	bd08      	pop	{r3, pc}
   d5090:	0003022c 	.word	0x0003022c

000d5094 <HAL_GPIO_Read>:
DYNALIB_FN(5, hal_gpio, HAL_GPIO_Read, int32_t(pin_t))
   d5094:	b508      	push	{r3, lr}
   d5096:	4b02      	ldr	r3, [pc, #8]	; (d50a0 <HAL_GPIO_Read+0xc>)
   d5098:	681b      	ldr	r3, [r3, #0]
   d509a:	695b      	ldr	r3, [r3, #20]
   d509c:	9301      	str	r3, [sp, #4]
   d509e:	bd08      	pop	{r3, pc}
   d50a0:	0003022c 	.word	0x0003022c

000d50a4 <HAL_ADC_Read>:
DYNALIB_FN(8, hal_gpio, HAL_Interrupts_Enable_All, void(void))
DYNALIB_FN(9, hal_gpio, HAL_Interrupts_Disable_All, void(void))

DYNALIB_FN(10, hal_gpio, HAL_DAC_Write, void(pin_t, uint16_t))
DYNALIB_FN(11, hal_gpio, HAL_ADC_Set_Sample_Time, void(uint8_t))
DYNALIB_FN(12, hal_gpio, HAL_ADC_Read, int32_t(uint16_t))
   d50a4:	b508      	push	{r3, lr}
   d50a6:	4b02      	ldr	r3, [pc, #8]	; (d50b0 <HAL_ADC_Read+0xc>)
   d50a8:	681b      	ldr	r3, [r3, #0]
   d50aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   d50ac:	9301      	str	r3, [sp, #4]
   d50ae:	bd08      	pop	{r3, pc}
   d50b0:	0003022c 	.word	0x0003022c

000d50b4 <HAL_SPI_Send_Receive_Data>:
DYNALIB_FN(0, hal_spi, HAL_SPI_Begin, void(HAL_SPI_Interface, uint16_t))
DYNALIB_FN(1, hal_spi, HAL_SPI_End, void(HAL_SPI_Interface))
DYNALIB_FN(2, hal_spi, HAL_SPI_Set_Bit_Order, void(HAL_SPI_Interface, uint8_t))
DYNALIB_FN(3, hal_spi, HAL_SPI_Set_Data_Mode, void(HAL_SPI_Interface, uint8_t))
DYNALIB_FN(4, hal_spi, HAL_SPI_Set_Clock_Divider, void(HAL_SPI_Interface, uint8_t))
DYNALIB_FN(5, hal_spi, HAL_SPI_Send_Receive_Data, uint16_t(HAL_SPI_Interface, uint16_t))
   d50b4:	b508      	push	{r3, lr}
   d50b6:	4b02      	ldr	r3, [pc, #8]	; (d50c0 <HAL_SPI_Send_Receive_Data+0xc>)
   d50b8:	681b      	ldr	r3, [r3, #0]
   d50ba:	695b      	ldr	r3, [r3, #20]
   d50bc:	9301      	str	r3, [sp, #4]
   d50be:	bd08      	pop	{r3, pc}
   d50c0:	00030230 	.word	0x00030230

000d50c4 <HAL_SPI_Init>:
DYNALIB_FN(6, hal_spi, HAL_SPI_Is_Enabled_Old, bool(void))
DYNALIB_FN(7, hal_spi, HAL_SPI_Init, void(HAL_SPI_Interface))
   d50c4:	b508      	push	{r3, lr}
   d50c6:	4b02      	ldr	r3, [pc, #8]	; (d50d0 <HAL_SPI_Init+0xc>)
   d50c8:	681b      	ldr	r3, [r3, #0]
   d50ca:	69db      	ldr	r3, [r3, #28]
   d50cc:	9301      	str	r3, [sp, #4]
   d50ce:	bd08      	pop	{r3, pc}
   d50d0:	00030230 	.word	0x00030230

000d50d4 <HAL_SPI_Is_Enabled>:
DYNALIB_FN(8, hal_spi, HAL_SPI_Is_Enabled, bool(HAL_SPI_Interface))
   d50d4:	b508      	push	{r3, lr}
   d50d6:	4b02      	ldr	r3, [pc, #8]	; (d50e0 <HAL_SPI_Is_Enabled+0xc>)
   d50d8:	681b      	ldr	r3, [r3, #0]
   d50da:	6a1b      	ldr	r3, [r3, #32]
   d50dc:	9301      	str	r3, [sp, #4]
   d50de:	bd08      	pop	{r3, pc}
   d50e0:	00030230 	.word	0x00030230

000d50e4 <HAL_SPI_Info>:
DYNALIB_FN(9, hal_spi, HAL_SPI_Info, void(HAL_SPI_Interface, hal_spi_info_t*, void*))
   d50e4:	b508      	push	{r3, lr}
   d50e6:	4b02      	ldr	r3, [pc, #8]	; (d50f0 <HAL_SPI_Info+0xc>)
   d50e8:	681b      	ldr	r3, [r3, #0]
   d50ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   d50ec:	9301      	str	r3, [sp, #4]
   d50ee:	bd08      	pop	{r3, pc}
   d50f0:	00030230 	.word	0x00030230

000d50f4 <HAL_SPI_DMA_Transfer>:
DYNALIB_FN(10, hal_spi, HAL_SPI_DMA_Transfer, void(HAL_SPI_Interface, void*, void*, uint32_t, HAL_SPI_DMA_UserCallback))
   d50f4:	b508      	push	{r3, lr}
   d50f6:	4b02      	ldr	r3, [pc, #8]	; (d5100 <HAL_SPI_DMA_Transfer+0xc>)
   d50f8:	681b      	ldr	r3, [r3, #0]
   d50fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   d50fc:	9301      	str	r3, [sp, #4]
   d50fe:	bd08      	pop	{r3, pc}
   d5100:	00030230 	.word	0x00030230

000d5104 <HAL_SPI_DMA_Transfer_Status>:
DYNALIB_FN(11, hal_spi, HAL_SPI_Begin_Ext, void(HAL_SPI_Interface, SPI_Mode, uint16_t, void*))
DYNALIB_FN(12, hal_spi, HAL_SPI_Set_Callback_On_Select, void(HAL_SPI_Interface, HAL_SPI_Select_UserCallback, void*))
DYNALIB_FN(13, hal_spi, HAL_SPI_DMA_Transfer_Cancel, void(HAL_SPI_Interface))
DYNALIB_FN(14, hal_spi, HAL_SPI_DMA_Transfer_Status, int32_t(HAL_SPI_Interface, HAL_SPI_TransferStatus*))
   d5104:	b508      	push	{r3, lr}
   d5106:	4b02      	ldr	r3, [pc, #8]	; (d5110 <HAL_SPI_DMA_Transfer_Status+0xc>)
   d5108:	681b      	ldr	r3, [r3, #0]
   d510a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   d510c:	9301      	str	r3, [sp, #4]
   d510e:	bd08      	pop	{r3, pc}
   d5110:	00030230 	.word	0x00030230

000d5114 <HAL_SPI_Set_Settings>:
DYNALIB_FN(15, hal_spi, HAL_SPI_Set_Settings, int32_t(HAL_SPI_Interface, uint8_t, uint8_t, uint8_t, uint8_t, void*))
   d5114:	b508      	push	{r3, lr}
   d5116:	4b02      	ldr	r3, [pc, #8]	; (d5120 <HAL_SPI_Set_Settings+0xc>)
   d5118:	681b      	ldr	r3, [r3, #0]
   d511a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   d511c:	9301      	str	r3, [sp, #4]
   d511e:	bd08      	pop	{r3, pc}
   d5120:	00030230 	.word	0x00030230

000d5124 <HAL_SPI_Acquire>:
#if HAL_PLATFORM_SPI_HAL_THREAD_SAFETY
DYNALIB_FN(16, hal_spi, HAL_SPI_Acquire, int32_t(HAL_SPI_Interface, const HAL_SPI_AcquireConfig*))
   d5124:	b508      	push	{r3, lr}
   d5126:	4b02      	ldr	r3, [pc, #8]	; (d5130 <HAL_SPI_Acquire+0xc>)
   d5128:	681b      	ldr	r3, [r3, #0]
   d512a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   d512c:	9301      	str	r3, [sp, #4]
   d512e:	bd08      	pop	{r3, pc}
   d5130:	00030230 	.word	0x00030230

000d5134 <HAL_SPI_Release>:
DYNALIB_FN(17, hal_spi, HAL_SPI_Release, int32_t(HAL_SPI_Interface, void*))
   d5134:	b508      	push	{r3, lr}
   d5136:	4b02      	ldr	r3, [pc, #8]	; (d5140 <HAL_SPI_Release+0xc>)
   d5138:	681b      	ldr	r3, [r3, #0]
   d513a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   d513c:	9301      	str	r3, [sp, #4]
   d513e:	bd08      	pop	{r3, pc}
   d5140:	00030230 	.word	0x00030230

000d5144 <HAL_RNG_GetRandomNumber>:

DYNALIB_BEGIN(hal)

#if PLATFORM_ID > 3
DYNALIB_FN(0, hal, HAL_RNG_Configuration, void(void))
DYNALIB_FN(1, hal, HAL_RNG_GetRandomNumber, uint32_t(void))
   d5144:	b508      	push	{r3, lr}
   d5146:	4b02      	ldr	r3, [pc, #8]	; (d5150 <HAL_RNG_GetRandomNumber+0xc>)
   d5148:	681b      	ldr	r3, [r3, #0]
   d514a:	685b      	ldr	r3, [r3, #4]
   d514c:	9301      	str	r3, [sp, #4]
   d514e:	bd08      	pop	{r3, pc}
   d5150:	00030218 	.word	0x00030218

000d5154 <HAL_Delay_Microseconds>:
#else
#define BASE_IDX 0
#endif

DYNALIB_FN(BASE_IDX + 0, hal, HAL_Delay_Milliseconds, void(uint32_t))
DYNALIB_FN(BASE_IDX + 1, hal, HAL_Delay_Microseconds, void(uint32_t))
   d5154:	b508      	push	{r3, lr}
   d5156:	4b02      	ldr	r3, [pc, #8]	; (d5160 <HAL_Delay_Microseconds+0xc>)
   d5158:	681b      	ldr	r3, [r3, #0]
   d515a:	68db      	ldr	r3, [r3, #12]
   d515c:	9301      	str	r3, [sp, #4]
   d515e:	bd08      	pop	{r3, pc}
   d5160:	00030218 	.word	0x00030218

000d5164 <HAL_Timer_Get_Micro_Seconds>:
DYNALIB_FN(BASE_IDX + 2, hal, HAL_Timer_Get_Micro_Seconds, system_tick_t(void))
   d5164:	b508      	push	{r3, lr}
   d5166:	4b02      	ldr	r3, [pc, #8]	; (d5170 <HAL_Timer_Get_Micro_Seconds+0xc>)
   d5168:	681b      	ldr	r3, [r3, #0]
   d516a:	691b      	ldr	r3, [r3, #16]
   d516c:	9301      	str	r3, [sp, #4]
   d516e:	bd08      	pop	{r3, pc}
   d5170:	00030218 	.word	0x00030218

000d5174 <HAL_Timer_Get_Milli_Seconds>:
DYNALIB_FN(BASE_IDX + 3, hal, HAL_Timer_Get_Milli_Seconds, system_tick_t(void))
   d5174:	b508      	push	{r3, lr}
   d5176:	4b02      	ldr	r3, [pc, #8]	; (d5180 <HAL_Timer_Get_Milli_Seconds+0xc>)
   d5178:	681b      	ldr	r3, [r3, #0]
   d517a:	695b      	ldr	r3, [r3, #20]
   d517c:	9301      	str	r3, [sp, #4]
   d517e:	bd08      	pop	{r3, pc}
   d5180:	00030218 	.word	0x00030218

000d5184 <os_thread_is_current>:
DYNALIB_BEGIN(hal_concurrent)

#if PLATFORM_THREADING
DYNALIB_FN(0, hal_concurrent, __gthread_equal, bool(__gthread_t, __gthread_t))
DYNALIB_FN(1, hal_concurrent, os_thread_create, os_result_t(os_thread_t*, const char*, os_thread_prio_t, os_thread_fn_t, void*, size_t))
DYNALIB_FN(2, hal_concurrent, os_thread_is_current, bool(os_thread_t))
   d5184:	b508      	push	{r3, lr}
   d5186:	4b02      	ldr	r3, [pc, #8]	; (d5190 <os_thread_is_current+0xc>)
   d5188:	681b      	ldr	r3, [r3, #0]
   d518a:	689b      	ldr	r3, [r3, #8]
   d518c:	9301      	str	r3, [sp, #4]
   d518e:	bd08      	pop	{r3, pc}
   d5190:	00030248 	.word	0x00030248

000d5194 <os_thread_join>:
DYNALIB_FN(3, hal_concurrent, os_thread_yield, os_result_t(void))
DYNALIB_FN(4, hal_concurrent, os_thread_join, os_result_t(os_thread_t))
   d5194:	b508      	push	{r3, lr}
   d5196:	4b02      	ldr	r3, [pc, #8]	; (d51a0 <os_thread_join+0xc>)
   d5198:	681b      	ldr	r3, [r3, #0]
   d519a:	691b      	ldr	r3, [r3, #16]
   d519c:	9301      	str	r3, [sp, #4]
   d519e:	bd08      	pop	{r3, pc}
   d51a0:	00030248 	.word	0x00030248

000d51a4 <os_thread_cleanup>:
DYNALIB_FN(5, hal_concurrent, os_thread_cleanup, os_result_t(os_thread_t))
   d51a4:	b508      	push	{r3, lr}
   d51a6:	4b02      	ldr	r3, [pc, #8]	; (d51b0 <os_thread_cleanup+0xc>)
   d51a8:	681b      	ldr	r3, [r3, #0]
   d51aa:	695b      	ldr	r3, [r3, #20]
   d51ac:	9301      	str	r3, [sp, #4]
   d51ae:	bd08      	pop	{r3, pc}
   d51b0:	00030248 	.word	0x00030248

000d51b4 <os_mutex_recursive_create>:
DYNALIB_FN(13, hal_concurrent, os_mutex_destroy, int(os_mutex_t))
DYNALIB_FN(14, hal_concurrent, os_mutex_lock, int(os_mutex_t))
DYNALIB_FN(15, hal_concurrent, os_mutex_trylock, int(os_mutex_t))
DYNALIB_FN(16, hal_concurrent, os_mutex_unlock, int(os_mutex_t))

DYNALIB_FN(17, hal_concurrent, os_mutex_recursive_create, int(os_mutex_recursive_t*))
   d51b4:	b508      	push	{r3, lr}
   d51b6:	4b02      	ldr	r3, [pc, #8]	; (d51c0 <os_mutex_recursive_create+0xc>)
   d51b8:	681b      	ldr	r3, [r3, #0]
   d51ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   d51bc:	9301      	str	r3, [sp, #4]
   d51be:	bd08      	pop	{r3, pc}
   d51c0:	00030248 	.word	0x00030248

000d51c4 <os_mutex_recursive_destroy>:
DYNALIB_FN(18, hal_concurrent, os_mutex_recursive_destroy, int(os_mutex_recursive_t))
   d51c4:	b508      	push	{r3, lr}
   d51c6:	4b02      	ldr	r3, [pc, #8]	; (d51d0 <os_mutex_recursive_destroy+0xc>)
   d51c8:	681b      	ldr	r3, [r3, #0]
   d51ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   d51cc:	9301      	str	r3, [sp, #4]
   d51ce:	bd08      	pop	{r3, pc}
   d51d0:	00030248 	.word	0x00030248

000d51d4 <inet_inet_ntop>:
DYNALIB_FN(0, hal_inet, inet_inet_addr, in_addr_t(const char*))
DYNALIB_FN(1, hal_inet, inet_inet_aton, int(const char*, struct in_addr*))
DYNALIB_FN(2, hal_inet, inet_inet_network, in_addr_t(const char*))
DYNALIB_FN(3, hal_inet, inet_inet_ntoa, char*(struct in_addr))
DYNALIB_FN(4, hal_inet, inet_inet_ntoa_r, char*(struct in_addr, char*, socklen_t))
DYNALIB_FN(5, hal_inet, inet_inet_ntop, const char*(int, const void*, char*, socklen_t))
   d51d4:	b508      	push	{r3, lr}
   d51d6:	4b02      	ldr	r3, [pc, #8]	; (d51e0 <inet_inet_ntop+0xc>)
   d51d8:	681b      	ldr	r3, [r3, #0]
   d51da:	695b      	ldr	r3, [r3, #20]
   d51dc:	9301      	str	r3, [sp, #4]
   d51de:	bd08      	pop	{r3, pc}
   d51e0:	00030264 	.word	0x00030264

000d51e4 <HAL_USART_Init>:
#define BASE_IDX 6 // Base index for all subsequent functions
#else
#define BASE_IDX 0
#endif

DYNALIB_FN(BASE_IDX + 0, hal_usart, HAL_USART_Init, void(HAL_USART_Serial, Ring_Buffer*, Ring_Buffer*))
   d51e4:	b508      	push	{r3, lr}
   d51e6:	4b02      	ldr	r3, [pc, #8]	; (d51f0 <HAL_USART_Init+0xc>)
   d51e8:	681b      	ldr	r3, [r3, #0]
   d51ea:	681b      	ldr	r3, [r3, #0]
   d51ec:	9301      	str	r3, [sp, #4]
   d51ee:	bd08      	pop	{r3, pc}
   d51f0:	0003023c 	.word	0x0003023c

000d51f4 <HAL_USART_Write_Data>:
DYNALIB_FN(BASE_IDX + 1, hal_usart, HAL_USART_Begin, void(HAL_USART_Serial, uint32_t))
DYNALIB_FN(BASE_IDX + 2, hal_usart, HAL_USART_End, void(HAL_USART_Serial))
DYNALIB_FN(BASE_IDX + 3, hal_usart, HAL_USART_Write_Data, uint32_t(HAL_USART_Serial, uint8_t))
   d51f4:	b508      	push	{r3, lr}
   d51f6:	4b02      	ldr	r3, [pc, #8]	; (d5200 <HAL_USART_Write_Data+0xc>)
   d51f8:	681b      	ldr	r3, [r3, #0]
   d51fa:	68db      	ldr	r3, [r3, #12]
   d51fc:	9301      	str	r3, [sp, #4]
   d51fe:	bd08      	pop	{r3, pc}
   d5200:	0003023c 	.word	0x0003023c

000d5204 <HAL_USART_Available_Data>:
DYNALIB_FN(BASE_IDX + 4, hal_usart, HAL_USART_Available_Data, int32_t(HAL_USART_Serial))
   d5204:	b508      	push	{r3, lr}
   d5206:	4b02      	ldr	r3, [pc, #8]	; (d5210 <HAL_USART_Available_Data+0xc>)
   d5208:	681b      	ldr	r3, [r3, #0]
   d520a:	691b      	ldr	r3, [r3, #16]
   d520c:	9301      	str	r3, [sp, #4]
   d520e:	bd08      	pop	{r3, pc}
   d5210:	0003023c 	.word	0x0003023c

000d5214 <HAL_USART_Read_Data>:
DYNALIB_FN(BASE_IDX + 5, hal_usart, HAL_USART_Read_Data, int32_t(HAL_USART_Serial))
   d5214:	b508      	push	{r3, lr}
   d5216:	4b02      	ldr	r3, [pc, #8]	; (d5220 <HAL_USART_Read_Data+0xc>)
   d5218:	681b      	ldr	r3, [r3, #0]
   d521a:	695b      	ldr	r3, [r3, #20]
   d521c:	9301      	str	r3, [sp, #4]
   d521e:	bd08      	pop	{r3, pc}
   d5220:	0003023c 	.word	0x0003023c

000d5224 <HAL_USART_Peek_Data>:
DYNALIB_FN(BASE_IDX + 6, hal_usart, HAL_USART_Peek_Data, int32_t(HAL_USART_Serial))
   d5224:	b508      	push	{r3, lr}
   d5226:	4b02      	ldr	r3, [pc, #8]	; (d5230 <HAL_USART_Peek_Data+0xc>)
   d5228:	681b      	ldr	r3, [r3, #0]
   d522a:	699b      	ldr	r3, [r3, #24]
   d522c:	9301      	str	r3, [sp, #4]
   d522e:	bd08      	pop	{r3, pc}
   d5230:	0003023c 	.word	0x0003023c

000d5234 <HAL_USART_Flush_Data>:
DYNALIB_FN(BASE_IDX + 7, hal_usart, HAL_USART_Flush_Data, void(HAL_USART_Serial))
   d5234:	b508      	push	{r3, lr}
   d5236:	4b02      	ldr	r3, [pc, #8]	; (d5240 <HAL_USART_Flush_Data+0xc>)
   d5238:	681b      	ldr	r3, [r3, #0]
   d523a:	69db      	ldr	r3, [r3, #28]
   d523c:	9301      	str	r3, [sp, #4]
   d523e:	bd08      	pop	{r3, pc}
   d5240:	0003023c 	.word	0x0003023c

000d5244 <HAL_USART_Is_Enabled>:
DYNALIB_FN(BASE_IDX + 8, hal_usart, HAL_USART_Is_Enabled, bool(HAL_USART_Serial))
   d5244:	b508      	push	{r3, lr}
   d5246:	4b02      	ldr	r3, [pc, #8]	; (d5250 <HAL_USART_Is_Enabled+0xc>)
   d5248:	681b      	ldr	r3, [r3, #0]
   d524a:	6a1b      	ldr	r3, [r3, #32]
   d524c:	9301      	str	r3, [sp, #4]
   d524e:	bd08      	pop	{r3, pc}
   d5250:	0003023c 	.word	0x0003023c

000d5254 <HAL_USART_Available_Data_For_Write>:
DYNALIB_FN(BASE_IDX + 9, hal_usart, HAL_USART_Half_Duplex, void(HAL_USART_Serial, bool))
DYNALIB_FN(BASE_IDX + 10, hal_usart, HAL_USART_Available_Data_For_Write, int32_t(HAL_USART_Serial))
   d5254:	b508      	push	{r3, lr}
   d5256:	4b02      	ldr	r3, [pc, #8]	; (d5260 <HAL_USART_Available_Data_For_Write+0xc>)
   d5258:	681b      	ldr	r3, [r3, #0]
   d525a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   d525c:	9301      	str	r3, [sp, #4]
   d525e:	bd08      	pop	{r3, pc}
   d5260:	0003023c 	.word	0x0003023c

000d5264 <HAL_I2C_Write_Data>:
DYNALIB_FN(BASE_IDX + 3, hal_i2c, HAL_I2C_Begin, void(HAL_I2C_Interface, I2C_Mode, uint8_t, void*))
DYNALIB_FN(BASE_IDX + 4, hal_i2c, HAL_I2C_End, void(HAL_I2C_Interface, void*))
DYNALIB_FN(BASE_IDX + 5, hal_i2c, HAL_I2C_Request_Data, uint32_t(HAL_I2C_Interface, uint8_t, uint8_t, uint8_t, void*))
DYNALIB_FN(BASE_IDX + 6, hal_i2c, HAL_I2C_Begin_Transmission, void(HAL_I2C_Interface, uint8_t, const HAL_I2C_Transmission_Config*))
DYNALIB_FN(BASE_IDX + 7, hal_i2c, HAL_I2C_End_Transmission, uint8_t(HAL_I2C_Interface, uint8_t, void*))
DYNALIB_FN(BASE_IDX + 8, hal_i2c, HAL_I2C_Write_Data, uint32_t(HAL_I2C_Interface, uint8_t, void*))
   d5264:	b508      	push	{r3, lr}
   d5266:	4b02      	ldr	r3, [pc, #8]	; (d5270 <HAL_I2C_Write_Data+0xc>)
   d5268:	681b      	ldr	r3, [r3, #0]
   d526a:	6a1b      	ldr	r3, [r3, #32]
   d526c:	9301      	str	r3, [sp, #4]
   d526e:	bd08      	pop	{r3, pc}
   d5270:	00030228 	.word	0x00030228

000d5274 <HAL_I2C_Available_Data>:
DYNALIB_FN(BASE_IDX + 9, hal_i2c, HAL_I2C_Available_Data, int32_t(HAL_I2C_Interface, void*))
   d5274:	b508      	push	{r3, lr}
   d5276:	4b02      	ldr	r3, [pc, #8]	; (d5280 <HAL_I2C_Available_Data+0xc>)
   d5278:	681b      	ldr	r3, [r3, #0]
   d527a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   d527c:	9301      	str	r3, [sp, #4]
   d527e:	bd08      	pop	{r3, pc}
   d5280:	00030228 	.word	0x00030228

000d5284 <HAL_I2C_Read_Data>:
DYNALIB_FN(BASE_IDX + 10, hal_i2c, HAL_I2C_Read_Data, int32_t(HAL_I2C_Interface, void*))
   d5284:	b508      	push	{r3, lr}
   d5286:	4b02      	ldr	r3, [pc, #8]	; (d5290 <HAL_I2C_Read_Data+0xc>)
   d5288:	681b      	ldr	r3, [r3, #0]
   d528a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   d528c:	9301      	str	r3, [sp, #4]
   d528e:	bd08      	pop	{r3, pc}
   d5290:	00030228 	.word	0x00030228

000d5294 <HAL_I2C_Peek_Data>:
DYNALIB_FN(BASE_IDX + 11, hal_i2c, HAL_I2C_Peek_Data, int32_t(HAL_I2C_Interface, void*))
   d5294:	b508      	push	{r3, lr}
   d5296:	4b02      	ldr	r3, [pc, #8]	; (d52a0 <HAL_I2C_Peek_Data+0xc>)
   d5298:	681b      	ldr	r3, [r3, #0]
   d529a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   d529c:	9301      	str	r3, [sp, #4]
   d529e:	bd08      	pop	{r3, pc}
   d52a0:	00030228 	.word	0x00030228

000d52a4 <HAL_I2C_Flush_Data>:
DYNALIB_FN(BASE_IDX + 12, hal_i2c, HAL_I2C_Flush_Data, void(HAL_I2C_Interface, void*))
   d52a4:	b508      	push	{r3, lr}
   d52a6:	4b02      	ldr	r3, [pc, #8]	; (d52b0 <HAL_I2C_Flush_Data+0xc>)
   d52a8:	681b      	ldr	r3, [r3, #0]
   d52aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   d52ac:	9301      	str	r3, [sp, #4]
   d52ae:	bd08      	pop	{r3, pc}
   d52b0:	00030228 	.word	0x00030228

000d52b4 <HAL_I2C_Is_Enabled>:
DYNALIB_FN(BASE_IDX + 13, hal_i2c, HAL_I2C_Is_Enabled, bool(HAL_I2C_Interface, void*))
   d52b4:	b508      	push	{r3, lr}
   d52b6:	4b02      	ldr	r3, [pc, #8]	; (d52c0 <HAL_I2C_Is_Enabled+0xc>)
   d52b8:	681b      	ldr	r3, [r3, #0]
   d52ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   d52bc:	9301      	str	r3, [sp, #4]
   d52be:	bd08      	pop	{r3, pc}
   d52c0:	00030228 	.word	0x00030228

000d52c4 <HAL_I2C_Init>:
DYNALIB_FN(BASE_IDX + 14, hal_i2c, HAL_I2C_Set_Callback_On_Receive, void(HAL_I2C_Interface, void(*)(int), void*))
DYNALIB_FN(BASE_IDX + 15, hal_i2c, HAL_I2C_Set_Callback_On_Request, void(HAL_I2C_Interface, void(*)(void), void*))
DYNALIB_FN(BASE_IDX + 16, hal_i2c, HAL_I2C_Init, int(HAL_I2C_Interface, const HAL_I2C_Config*))
   d52c4:	b508      	push	{r3, lr}
   d52c6:	4b02      	ldr	r3, [pc, #8]	; (d52d0 <HAL_I2C_Init+0xc>)
   d52c8:	681b      	ldr	r3, [r3, #0]
   d52ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   d52cc:	9301      	str	r3, [sp, #4]
   d52ce:	bd08      	pop	{r3, pc}
   d52d0:	00030228 	.word	0x00030228

000d52d4 <HAL_USB_USART_Init>:
#endif

DYNALIB_BEGIN(hal_usb)

#ifdef USB_CDC_ENABLE
DYNALIB_FN(0, hal_usb, HAL_USB_USART_Init, void(HAL_USB_USART_Serial, const HAL_USB_USART_Config*))
   d52d4:	b508      	push	{r3, lr}
   d52d6:	4b02      	ldr	r3, [pc, #8]	; (d52e0 <HAL_USB_USART_Init+0xc>)
   d52d8:	681b      	ldr	r3, [r3, #0]
   d52da:	681b      	ldr	r3, [r3, #0]
   d52dc:	9301      	str	r3, [sp, #4]
   d52de:	bd08      	pop	{r3, pc}
   d52e0:	0003024c 	.word	0x0003024c

000d52e4 <HAL_USB_USART_Begin>:
DYNALIB_FN(1, hal_usb, HAL_USB_USART_Begin, void(HAL_USB_USART_Serial, uint32_t, void *))
   d52e4:	b508      	push	{r3, lr}
   d52e6:	4b02      	ldr	r3, [pc, #8]	; (d52f0 <HAL_USB_USART_Begin+0xc>)
   d52e8:	681b      	ldr	r3, [r3, #0]
   d52ea:	685b      	ldr	r3, [r3, #4]
   d52ec:	9301      	str	r3, [sp, #4]
   d52ee:	bd08      	pop	{r3, pc}
   d52f0:	0003024c 	.word	0x0003024c

000d52f4 <HAL_USB_USART_Available_Data>:
DYNALIB_FN(2, hal_usb, HAL_USB_USART_End, void(HAL_USB_USART_Serial))
DYNALIB_FN(3, hal_usb, HAL_USB_USART_Baud_Rate, unsigned int(HAL_USB_USART_Serial))
DYNALIB_FN(4, hal_usb, HAL_USB_USART_Available_Data, int32_t(HAL_USB_USART_Serial))
   d52f4:	b508      	push	{r3, lr}
   d52f6:	4b02      	ldr	r3, [pc, #8]	; (d5300 <HAL_USB_USART_Available_Data+0xc>)
   d52f8:	681b      	ldr	r3, [r3, #0]
   d52fa:	691b      	ldr	r3, [r3, #16]
   d52fc:	9301      	str	r3, [sp, #4]
   d52fe:	bd08      	pop	{r3, pc}
   d5300:	0003024c 	.word	0x0003024c

000d5304 <HAL_USB_USART_Available_Data_For_Write>:
DYNALIB_FN(5, hal_usb, HAL_USB_USART_Available_Data_For_Write, int32_t(HAL_USB_USART_Serial))
   d5304:	b508      	push	{r3, lr}
   d5306:	4b02      	ldr	r3, [pc, #8]	; (d5310 <HAL_USB_USART_Available_Data_For_Write+0xc>)
   d5308:	681b      	ldr	r3, [r3, #0]
   d530a:	695b      	ldr	r3, [r3, #20]
   d530c:	9301      	str	r3, [sp, #4]
   d530e:	bd08      	pop	{r3, pc}
   d5310:	0003024c 	.word	0x0003024c

000d5314 <HAL_USB_USART_Receive_Data>:
DYNALIB_FN(6, hal_usb, HAL_USB_USART_Receive_Data, int32_t(HAL_USB_USART_Serial, uint8_t))
   d5314:	b508      	push	{r3, lr}
   d5316:	4b02      	ldr	r3, [pc, #8]	; (d5320 <HAL_USB_USART_Receive_Data+0xc>)
   d5318:	681b      	ldr	r3, [r3, #0]
   d531a:	699b      	ldr	r3, [r3, #24]
   d531c:	9301      	str	r3, [sp, #4]
   d531e:	bd08      	pop	{r3, pc}
   d5320:	0003024c 	.word	0x0003024c

000d5324 <HAL_USB_USART_Send_Data>:
DYNALIB_FN(7, hal_usb, HAL_USB_USART_Send_Data, int32_t(HAL_USB_USART_Serial, uint8_t))
   d5324:	b508      	push	{r3, lr}
   d5326:	4b02      	ldr	r3, [pc, #8]	; (d5330 <HAL_USB_USART_Send_Data+0xc>)
   d5328:	681b      	ldr	r3, [r3, #0]
   d532a:	69db      	ldr	r3, [r3, #28]
   d532c:	9301      	str	r3, [sp, #4]
   d532e:	bd08      	pop	{r3, pc}
   d5330:	0003024c 	.word	0x0003024c

000d5334 <HAL_USB_USART_Flush_Data>:
DYNALIB_FN(8, hal_usb, HAL_USB_USART_Flush_Data, void(HAL_USB_USART_Serial))
   d5334:	b508      	push	{r3, lr}
   d5336:	4b02      	ldr	r3, [pc, #8]	; (d5340 <HAL_USB_USART_Flush_Data+0xc>)
   d5338:	681b      	ldr	r3, [r3, #0]
   d533a:	6a1b      	ldr	r3, [r3, #32]
   d533c:	9301      	str	r3, [sp, #4]
   d533e:	bd08      	pop	{r3, pc}
   d5340:	0003024c 	.word	0x0003024c

000d5344 <set_system_mode>:
#endif

DYNALIB_BEGIN(system)

DYNALIB_FN(0, system, system_mode, System_Mode_TypeDef(void))
DYNALIB_FN(1, system, set_system_mode, void(System_Mode_TypeDef))
   d5344:	b508      	push	{r3, lr}
   d5346:	4b02      	ldr	r3, [pc, #8]	; (d5350 <set_system_mode+0xc>)
   d5348:	681b      	ldr	r3, [r3, #0]
   d534a:	685b      	ldr	r3, [r3, #4]
   d534c:	9301      	str	r3, [sp, #4]
   d534e:	bd08      	pop	{r3, pc}
   d5350:	00030220 	.word	0x00030220

000d5354 <system_ctrl_set_app_request_handler>:
DYNALIB_FN(BASE_IDX + 6, system, led_pattern_period, uint16_t(int, int, void*))
DYNALIB_FN(BASE_IDX + 7, system, system_set_tester_handlers, int(system_tester_handlers_t*, void*))
DYNALIB_FN(BASE_IDX + 8, system, system_format_diag_data, int(const uint16_t*, size_t, unsigned, appender_fn, void*, void*))

// Control requests
DYNALIB_FN(BASE_IDX + 9, system, system_ctrl_set_app_request_handler, int(ctrl_request_handler_fn, void*))
   d5354:	b508      	push	{r3, lr}
   d5356:	4b03      	ldr	r3, [pc, #12]	; (d5364 <system_ctrl_set_app_request_handler+0x10>)
   d5358:	681b      	ldr	r3, [r3, #0]
   d535a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
   d535e:	9301      	str	r3, [sp, #4]
   d5360:	bd08      	pop	{r3, pc}
   d5362:	0000      	.short	0x0000
   d5364:	00030220 	.word	0x00030220

000d5368 <system_ctrl_set_result>:
DYNALIB_FN(BASE_IDX + 10, system, system_ctrl_alloc_reply_data, int(ctrl_request*, size_t, void*))
DYNALIB_FN(BASE_IDX + 11, system, system_ctrl_free_request_data, void(ctrl_request*, void*))
DYNALIB_FN(BASE_IDX + 12, system, system_ctrl_set_result, void(ctrl_request*, int, ctrl_completion_handler_fn, void*, void*))
   d5368:	b508      	push	{r3, lr}
   d536a:	4b03      	ldr	r3, [pc, #12]	; (d5378 <system_ctrl_set_result+0x10>)
   d536c:	681b      	ldr	r3, [r3, #0]
   d536e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
   d5372:	9301      	str	r3, [sp, #4]
   d5374:	bd08      	pop	{r3, pc}
   d5376:	0000      	.short	0x0000
   d5378:	00030220 	.word	0x00030220

000d537c <network_connect>:
#endif

DYNALIB_BEGIN(system_net)

DYNALIB_FN(0, system_net, network_config, const void*(network_handle_t, uint32_t, void*))
DYNALIB_FN(1, system_net, network_connect, void(network_handle_t, uint32_t, uint32_t, void*))
   d537c:	b508      	push	{r3, lr}
   d537e:	4b02      	ldr	r3, [pc, #8]	; (d5388 <network_connect+0xc>)
   d5380:	681b      	ldr	r3, [r3, #0]
   d5382:	685b      	ldr	r3, [r3, #4]
   d5384:	9301      	str	r3, [sp, #4]
   d5386:	bd08      	pop	{r3, pc}
   d5388:	00030240 	.word	0x00030240

000d538c <network_connecting>:
DYNALIB_FN(2, system_net, network_connecting, bool(network_handle_t, uint32_t, void*))
   d538c:	b508      	push	{r3, lr}
   d538e:	4b02      	ldr	r3, [pc, #8]	; (d5398 <network_connecting+0xc>)
   d5390:	681b      	ldr	r3, [r3, #0]
   d5392:	689b      	ldr	r3, [r3, #8]
   d5394:	9301      	str	r3, [sp, #4]
   d5396:	bd08      	pop	{r3, pc}
   d5398:	00030240 	.word	0x00030240

000d539c <network_disconnect>:
DYNALIB_FN(3, system_net, network_disconnect, void(network_handle_t, uint32_t, void*))
   d539c:	b508      	push	{r3, lr}
   d539e:	4b02      	ldr	r3, [pc, #8]	; (d53a8 <network_disconnect+0xc>)
   d53a0:	681b      	ldr	r3, [r3, #0]
   d53a2:	68db      	ldr	r3, [r3, #12]
   d53a4:	9301      	str	r3, [sp, #4]
   d53a6:	bd08      	pop	{r3, pc}
   d53a8:	00030240 	.word	0x00030240

000d53ac <network_ready>:
DYNALIB_FN(4, system_net, network_ready, bool(network_handle_t, uint32_t, void*))
   d53ac:	b508      	push	{r3, lr}
   d53ae:	4b02      	ldr	r3, [pc, #8]	; (d53b8 <network_ready+0xc>)
   d53b0:	681b      	ldr	r3, [r3, #0]
   d53b2:	691b      	ldr	r3, [r3, #16]
   d53b4:	9301      	str	r3, [sp, #4]
   d53b6:	bd08      	pop	{r3, pc}
   d53b8:	00030240 	.word	0x00030240

000d53bc <network_on>:
DYNALIB_FN(5, system_net, network_on, void(network_handle_t, uint32_t, uint32_t, void*))
   d53bc:	b508      	push	{r3, lr}
   d53be:	4b02      	ldr	r3, [pc, #8]	; (d53c8 <network_on+0xc>)
   d53c0:	681b      	ldr	r3, [r3, #0]
   d53c2:	695b      	ldr	r3, [r3, #20]
   d53c4:	9301      	str	r3, [sp, #4]
   d53c6:	bd08      	pop	{r3, pc}
   d53c8:	00030240 	.word	0x00030240

000d53cc <network_off>:
DYNALIB_FN(6, system_net, network_off, void(network_handle_t, uint32_t, uint32_t, void*))
   d53cc:	b508      	push	{r3, lr}
   d53ce:	4b02      	ldr	r3, [pc, #8]	; (d53d8 <network_off+0xc>)
   d53d0:	681b      	ldr	r3, [r3, #0]
   d53d2:	699b      	ldr	r3, [r3, #24]
   d53d4:	9301      	str	r3, [sp, #4]
   d53d6:	bd08      	pop	{r3, pc}
   d53d8:	00030240 	.word	0x00030240

000d53dc <network_listen>:
DYNALIB_FN(7, system_net, network_listen, void(network_handle_t, uint32_t, void*))
   d53dc:	b508      	push	{r3, lr}
   d53de:	4b02      	ldr	r3, [pc, #8]	; (d53e8 <network_listen+0xc>)
   d53e0:	681b      	ldr	r3, [r3, #0]
   d53e2:	69db      	ldr	r3, [r3, #28]
   d53e4:	9301      	str	r3, [sp, #4]
   d53e6:	bd08      	pop	{r3, pc}
   d53e8:	00030240 	.word	0x00030240

000d53ec <network_listening>:
DYNALIB_FN(8, system_net, network_listening, bool(network_handle_t, uint32_t, void*))
   d53ec:	b508      	push	{r3, lr}
   d53ee:	4b02      	ldr	r3, [pc, #8]	; (d53f8 <network_listening+0xc>)
   d53f0:	681b      	ldr	r3, [r3, #0]
   d53f2:	6a1b      	ldr	r3, [r3, #32]
   d53f4:	9301      	str	r3, [sp, #4]
   d53f6:	bd08      	pop	{r3, pc}
   d53f8:	00030240 	.word	0x00030240

000d53fc <network_set_listen_timeout>:
DYNALIB_FN(9, system_net, network_has_credentials, bool(network_handle_t, uint32_t, void*))
DYNALIB_FN(10, system_net, network_set_credentials, int(network_handle_t, uint32_t, NetworkCredentials*, void*))
DYNALIB_FN(11, system_net, network_clear_credentials, bool(network_handle_t, uint32_t, NetworkCredentials*, void*))
DYNALIB_FN(12, system_net, network_set_listen_timeout, void(network_handle_t, uint16_t, void*))
   d53fc:	b508      	push	{r3, lr}
   d53fe:	4b02      	ldr	r3, [pc, #8]	; (d5408 <network_set_listen_timeout+0xc>)
   d5400:	681b      	ldr	r3, [r3, #0]
   d5402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   d5404:	9301      	str	r3, [sp, #4]
   d5406:	bd08      	pop	{r3, pc}
   d5408:	00030240 	.word	0x00030240

000d540c <network_get_listen_timeout>:
DYNALIB_FN(13, system_net, network_get_listen_timeout, uint16_t(network_handle_t, uint32_t, void*))
   d540c:	b508      	push	{r3, lr}
   d540e:	4b02      	ldr	r3, [pc, #8]	; (d5418 <network_get_listen_timeout+0xc>)
   d5410:	681b      	ldr	r3, [r3, #0]
   d5412:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   d5414:	9301      	str	r3, [sp, #4]
   d5416:	bd08      	pop	{r3, pc}
   d5418:	00030240 	.word	0x00030240

000d541c <spark_process>:

DYNALIB_BEGIN(system_cloud)

DYNALIB_FN(0, system_cloud, spark_variable, bool(const char*, const void*, Spark_Data_TypeDef, spark_variable_t*))
DYNALIB_FN(1, system_cloud, spark_function, bool(const char*, p_user_function_int_str_t, void*))
DYNALIB_FN(2, system_cloud, spark_process, void(void))
   d541c:	b508      	push	{r3, lr}
   d541e:	4b02      	ldr	r3, [pc, #8]	; (d5428 <spark_process+0xc>)
   d5420:	681b      	ldr	r3, [r3, #0]
   d5422:	689b      	ldr	r3, [r3, #8]
   d5424:	9301      	str	r3, [sp, #4]
   d5426:	bd08      	pop	{r3, pc}
   d5428:	00030244 	.word	0x00030244

000d542c <spark_set_random_seed_from_cloud_handler>:
DYNALIB_FN(10, system_cloud, spark_unsubscribe, void(void*))
DYNALIB_FN(11, system_cloud, spark_sync_time, bool(void*))
DYNALIB_FN(12, system_cloud, spark_sync_time_pending, bool(void*))
DYNALIB_FN(13, system_cloud, spark_sync_time_last, system_tick_t(time_t*, void*))
DYNALIB_FN(14, system_cloud, spark_set_connection_property, int(unsigned, unsigned, particle::protocol::connection_properties_t*, void*))
DYNALIB_FN(15, system_cloud, spark_set_random_seed_from_cloud_handler, int(void (*handler)(unsigned int), void*))
   d542c:	b508      	push	{r3, lr}
   d542e:	4b02      	ldr	r3, [pc, #8]	; (d5438 <spark_set_random_seed_from_cloud_handler+0xc>)
   d5430:	681b      	ldr	r3, [r3, #0]
   d5432:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   d5434:	9301      	str	r3, [sp, #4]
   d5436:	bd08      	pop	{r3, pc}
   d5438:	00030244 	.word	0x00030244

000d543c <malloc>:
#include <assert.h>
#endif

DYNALIB_BEGIN(rt)

DYNALIB_FN(0, rt, malloc, void*(size_t))
   d543c:	b508      	push	{r3, lr}
   d543e:	4b02      	ldr	r3, [pc, #8]	; (d5448 <malloc+0xc>)
   d5440:	681b      	ldr	r3, [r3, #0]
   d5442:	681b      	ldr	r3, [r3, #0]
   d5444:	9301      	str	r3, [sp, #4]
   d5446:	bd08      	pop	{r3, pc}
   d5448:	0003021c 	.word	0x0003021c

000d544c <free>:
DYNALIB_FN(1, rt, free, void(void*))
   d544c:	b508      	push	{r3, lr}
   d544e:	4b02      	ldr	r3, [pc, #8]	; (d5458 <free+0xc>)
   d5450:	681b      	ldr	r3, [r3, #0]
   d5452:	685b      	ldr	r3, [r3, #4]
   d5454:	9301      	str	r3, [sp, #4]
   d5456:	bd08      	pop	{r3, pc}
   d5458:	0003021c 	.word	0x0003021c

000d545c <vsnprintf>:
DYNALIB_FN(4, rt, siprintf, int(char*, const char*, ...))
DYNALIB_FN(5, rt, sscanf, int(const char*, const char*, ...))
DYNALIB_FN(6, rt, siscanf, int(const char*, const char*, ...))
DYNALIB_FN(7, rt, snprintf, int(char*, size_t, const char*, ...))
DYNALIB_FN(8, rt, sniprintf, int(char*, size_t, const char*, ...))
DYNALIB_FN(9, rt, vsnprintf, int(char*, size_t, const char*, va_list))
   d545c:	b508      	push	{r3, lr}
   d545e:	4b02      	ldr	r3, [pc, #8]	; (d5468 <vsnprintf+0xc>)
   d5460:	681b      	ldr	r3, [r3, #0]
   d5462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   d5464:	9301      	str	r3, [sp, #4]
   d5466:	bd08      	pop	{r3, pc}
   d5468:	0003021c 	.word	0x0003021c

000d546c <_ZN5spark13EthernetClass9listeningEv>:
    uint16_t getListenTimeout(void) {
        return network_get_listen_timeout(*this, 0, NULL);
    }

    bool listening(void) {
        return network_listening(*this, 0, NULL);
   d546c:	2200      	movs	r2, #0
   d546e:	4611      	mov	r1, r2
   d5470:	6840      	ldr	r0, [r0, #4]
   d5472:	f7ff bfbb 	b.w	d53ec <network_listening>

000d5476 <_ZN5spark13EthernetClass16getListenTimeoutEv>:
    void setListenTimeout(uint16_t timeout) {
        network_set_listen_timeout(*this, timeout, NULL);
    }

    uint16_t getListenTimeout(void) {
        return network_get_listen_timeout(*this, 0, NULL);
   d5476:	2200      	movs	r2, #0
   d5478:	4611      	mov	r1, r2
   d547a:	6840      	ldr	r0, [r0, #4]
   d547c:	f7ff bfc6 	b.w	d540c <network_get_listen_timeout>

000d5480 <_ZN5spark13EthernetClass16setListenTimeoutEt>:
    void listen(bool begin=true) {
        network_listen(*this, begin ? 0 : 1, NULL);
    }

    void setListenTimeout(uint16_t timeout) {
        network_set_listen_timeout(*this, timeout, NULL);
   d5480:	2200      	movs	r2, #0
   d5482:	6840      	ldr	r0, [r0, #4]
   d5484:	f7ff bfba 	b.w	d53fc <network_set_listen_timeout>

000d5488 <_ZN5spark13EthernetClass6listenEb>:
    void disconnect() {
        network_disconnect(*this, NETWORK_DISCONNECT_REASON_USER, NULL);
    }

    void listen(bool begin=true) {
        network_listen(*this, begin ? 0 : 1, NULL);
   d5488:	2200      	movs	r2, #0
   d548a:	f081 0101 	eor.w	r1, r1, #1
   d548e:	6840      	ldr	r0, [r0, #4]
   d5490:	f7ff bfa4 	b.w	d53dc <network_listen>

000d5494 <_ZN5spark13EthernetClass3offEv>:
    void on() {
        network_on(*this, 0, 0, NULL);
    }

    void off() {
        network_off(*this, 0, 0, NULL);
   d5494:	2300      	movs	r3, #0
   d5496:	461a      	mov	r2, r3
   d5498:	4619      	mov	r1, r3
   d549a:	6840      	ldr	r0, [r0, #4]
   d549c:	f7ff bf96 	b.w	d53cc <network_off>

000d54a0 <_ZN5spark13EthernetClass2onEv>:
    EthernetClass() :
            NetworkClass(NETWORK_INTERFACE_ETHERNET) {
    }

    void on() {
        network_on(*this, 0, 0, NULL);
   d54a0:	2300      	movs	r3, #0
   d54a2:	461a      	mov	r2, r3
   d54a4:	4619      	mov	r1, r3
   d54a6:	6840      	ldr	r0, [r0, #4]
   d54a8:	f7ff bf88 	b.w	d53bc <network_on>

000d54ac <_ZN5spark13EthernetClass5readyEv>:
    bool listening(void) {
        return network_listening(*this, 0, NULL);
    }

    bool ready() {
        return network_ready(*this, 0,  NULL);
   d54ac:	2200      	movs	r2, #0
   d54ae:	4611      	mov	r1, r2
   d54b0:	6840      	ldr	r0, [r0, #4]
   d54b2:	f7ff bf7b 	b.w	d53ac <network_ready>

000d54b6 <_ZN5spark13EthernetClass10connectingEv>:
    void connect(unsigned flags=0) {
        network_connect(*this, flags, 0, NULL);
    }

    bool connecting(void) {
        return network_connecting(*this, 0, NULL);
   d54b6:	2200      	movs	r2, #0
   d54b8:	4611      	mov	r1, r2
   d54ba:	6840      	ldr	r0, [r0, #4]
   d54bc:	f7ff bf66 	b.w	d538c <network_connecting>

000d54c0 <_ZN5spark13EthernetClass10disconnectEv>:
    }

    void disconnect() {
        network_disconnect(*this, NETWORK_DISCONNECT_REASON_USER, NULL);
   d54c0:	2200      	movs	r2, #0
   d54c2:	2102      	movs	r1, #2
   d54c4:	6840      	ldr	r0, [r0, #4]
   d54c6:	f7ff bf69 	b.w	d539c <network_disconnect>

000d54ca <_ZN5spark13EthernetClass7connectEj>:
    void off() {
        network_off(*this, 0, 0, NULL);
    }

    void connect(unsigned flags=0) {
        network_connect(*this, flags, 0, NULL);
   d54ca:	2300      	movs	r3, #0
   d54cc:	461a      	mov	r2, r3
   d54ce:	6840      	ldr	r0, [r0, #4]
   d54d0:	f7ff bf54 	b.w	d537c <network_connect>

000d54d4 <_GLOBAL__sub_I__ZN5spark8EthernetE>:
    static NetworkClass& from(network_interface_t nif);

    virtual IPAddress resolve(const char* name);

    explicit NetworkClass(network_interface_t iface)
            : iface_(iface) {
   d54d4:	4b02      	ldr	r3, [pc, #8]	; (d54e0 <_GLOBAL__sub_I__ZN5spark8EthernetE+0xc>)
   d54d6:	2203      	movs	r2, #3
   d54d8:	605a      	str	r2, [r3, #4]
    }

class EthernetClass : public NetworkClass {
public:
    EthernetClass() :
            NetworkClass(NETWORK_INTERFACE_ETHERNET) {
   d54da:	4a02      	ldr	r2, [pc, #8]	; (d54e4 <_GLOBAL__sub_I__ZN5spark8EthernetE+0x10>)
   d54dc:	601a      	str	r2, [r3, #0]
   d54de:	4770      	bx	lr
   d54e0:	2003e3dc 	.word	0x2003e3dc
   d54e4:	000d65d4 	.word	0x000d65d4

000d54e8 <_ZN8SPIClass4lockEv.isra.0>:
  }

  int lock()
  {
#if HAL_PLATFORM_SPI_HAL_THREAD_SAFETY
    return HAL_SPI_Acquire(_spi, nullptr);
   d54e8:	2100      	movs	r1, #0
   d54ea:	f7ff be1b 	b.w	d5124 <HAL_SPI_Acquire>

000d54ee <_ZN8SPIClass6unlockEv.isra.1>:
  }

  void unlock()
  {
#if HAL_PLATFORM_SPI_HAL_THREAD_SAFETY
    HAL_SPI_Release(_spi, nullptr);
   d54ee:	2100      	movs	r1, #0
   d54f0:	f7ff be20 	b.w	d5134 <HAL_SPI_Release>

000d54f4 <_ZN8SPIClassC1E17HAL_SPI_Interface>:
    }
    return particle::__SPISettings(info->clock, info->bit_order, info->data_mode);
}
} // namespace

SPIClass::SPIClass(HAL_SPI_Interface spi)
   d54f4:	b510      	push	{r4, lr}
   d54f6:	4604      	mov	r4, r0
{
    _spi = spi;
   d54f8:	7001      	strb	r1, [r0, #0]
    HAL_SPI_Init(_spi);
   d54fa:	4608      	mov	r0, r1
   d54fc:	f7ff fde2 	bl	d50c4 <HAL_SPI_Init>
    _dividerReference = SPI_CLK_SYSTEM; // 0 indicates the system clock
   d5500:	2300      	movs	r3, #0
   d5502:	6063      	str	r3, [r4, #4]
}
   d5504:	4620      	mov	r0, r4
   d5506:	bd10      	pop	{r4, pc}

000d5508 <_ZN8SPIClass14endTransactionEv>:
}

void SPIClass::endTransaction()
{
    // Release peripheral
    unlock();
   d5508:	7800      	ldrb	r0, [r0, #0]
   d550a:	f7ff bff0 	b.w	d54ee <_ZN8SPIClass6unlockEv.isra.1>
	...

000d5510 <_ZN8SPIClass19computeClockDividerEjjRhRj>:
void SPIClass::computeClockDivider(unsigned reference, unsigned targetSpeed, uint8_t& divider,
                                   unsigned& clock)
{
    clock = reference;
    uint8_t scale = 0;
    clock >>= 1; // div2 is the first
   d5510:	0840      	lsrs	r0, r0, #1
    }
}

void SPIClass::computeClockDivider(unsigned reference, unsigned targetSpeed, uint8_t& divider,
                                   unsigned& clock)
{
   d5512:	b530      	push	{r4, r5, lr}
    clock = reference;
    uint8_t scale = 0;
    clock >>= 1; // div2 is the first
   d5514:	6018      	str	r0, [r3, #0]
   d5516:	2400      	movs	r4, #0
    while (clock > targetSpeed && scale < 7)
   d5518:	6818      	ldr	r0, [r3, #0]
   d551a:	4288      	cmp	r0, r1
   d551c:	b2e5      	uxtb	r5, r4
   d551e:	d906      	bls.n	d552e <_ZN8SPIClass19computeClockDividerEjjRhRj+0x1e>
   d5520:	3401      	adds	r4, #1
   d5522:	2c08      	cmp	r4, #8
   d5524:	d002      	beq.n	d552c <_ZN8SPIClass19computeClockDividerEjjRhRj+0x1c>
    {
        clock >>= 1;
   d5526:	0840      	lsrs	r0, r0, #1
   d5528:	6018      	str	r0, [r3, #0]
                                   unsigned& clock)
{
    clock = reference;
    uint8_t scale = 0;
    clock >>= 1; // div2 is the first
    while (clock > targetSpeed && scale < 7)
   d552a:	e7f5      	b.n	d5518 <_ZN8SPIClass19computeClockDividerEjjRhRj+0x8>
   d552c:	2507      	movs	r5, #7
    {
        clock >>= 1;
        scale++;
    }
    divider = clock_divisors[scale];
   d552e:	4b02      	ldr	r3, [pc, #8]	; (d5538 <_ZN8SPIClass19computeClockDividerEjjRhRj+0x28>)
   d5530:	5d5b      	ldrb	r3, [r3, r5]
   d5532:	7013      	strb	r3, [r2, #0]
   d5534:	bd30      	pop	{r4, r5, pc}
   d5536:	bf00      	nop
   d5538:	000d6600 	.word	0x000d6600

000d553c <_ZN8SPIClass16beginTransactionERKN8particle13__SPISettingsE>:
{
    return lock();
}

int32_t SPIClass::beginTransaction(const particle::__SPISettings& settings)
{
   d553c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   d5540:	4607      	mov	r7, r0
   d5542:	b08f      	sub	sp, #60	; 0x3c
    // Lock peripheral
    CHECK(lock());
   d5544:	7800      	ldrb	r0, [r0, #0]
{
    return lock();
}

int32_t SPIClass::beginTransaction(const particle::__SPISettings& settings)
{
   d5546:	460e      	mov	r6, r1
    // Lock peripheral
    CHECK(lock());
   d5548:	f7ff ffce 	bl	d54e8 <_ZN8SPIClass4lockEv.isra.0>
   d554c:	2800      	cmp	r0, #0
   d554e:	db62      	blt.n	d5616 <_ZN8SPIClass16beginTransactionERKN8particle13__SPISettingsE+0xda>

    // Collect existing SPI info
    hal_spi_info_t spi_info;
    querySpiInfo(_spi, &spi_info);
   d5550:	783c      	ldrb	r4, [r7, #0]
 * \warning This method is NOT THREADSAFE and callers will need to utilize
 *          HAL synchronization primatives.
 */
static void querySpiInfo(HAL_SPI_Interface spi, hal_spi_info_t* info)
{
    memset(info, 0, sizeof(hal_spi_info_t));
   d5552:	2214      	movs	r2, #20
   d5554:	2100      	movs	r1, #0
   d5556:	a809      	add	r0, sp, #36	; 0x24
   d5558:	f000 ffa9 	bl	d64ae <memset>
    info->version = HAL_SPI_INFO_VERSION_1;
   d555c:	230b      	movs	r3, #11
    HAL_SPI_Info(spi, info, nullptr);
   d555e:	4620      	mov	r0, r4
   d5560:	2200      	movs	r2, #0
   d5562:	a909      	add	r1, sp, #36	; 0x24
 *          HAL synchronization primatives.
 */
static void querySpiInfo(HAL_SPI_Interface spi, hal_spi_info_t* info)
{
    memset(info, 0, sizeof(hal_spi_info_t));
    info->version = HAL_SPI_INFO_VERSION_1;
   d5564:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
    HAL_SPI_Info(spi, info, nullptr);
   d5568:	f7ff fdbc 	bl	d50e4 <HAL_SPI_Info>
/**
 * \brief Extract SPI Settings from SPI Info Structure
 */
static particle::__SPISettings spiSettingsFromSpiInfo(hal_spi_info_t* info)
{
    if (!info || !info->enabled || info->default_settings)
   d556c:	f89d 402d 	ldrb.w	r4, [sp, #45]	; 0x2d
   d5570:	b154      	cbz	r4, d5588 <_ZN8SPIClass16beginTransactionERKN8particle13__SPISettingsE+0x4c>
   d5572:	f89d 502c 	ldrb.w	r5, [sp, #44]	; 0x2c
   d5576:	b935      	cbnz	r5, d5586 <_ZN8SPIClass16beginTransactionERKN8particle13__SPISettingsE+0x4a>
    {
        return particle::__SPISettings();
    }
    return particle::__SPISettings(info->clock, info->bit_order, info->data_mode);
   d5578:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
   d557c:	f89d 9034 	ldrb.w	r9, [sp, #52]	; 0x34
   d5580:	f89d 4035 	ldrb.w	r4, [sp, #53]	; 0x35
   d5584:	e003      	b.n	d558e <_ZN8SPIClass16beginTransactionERKN8particle13__SPISettingsE+0x52>
      dataMode_{dataMode}
  {
  }

  __SPISettings()
  {
   d5586:	2400      	movs	r4, #0
   d5588:	46a1      	mov	r9, r4
   d558a:	46a0      	mov	r8, r4
   d558c:	2501      	movs	r5, #1
   d558e:	7933      	ldrb	r3, [r6, #4]
  }

  bool operator==(const __SPISettings& other) const
  {
    if (default_ && other.default_)
   d5590:	b105      	cbz	r5, d5594 <_ZN8SPIClass16beginTransactionERKN8particle13__SPISettingsE+0x58>
   d5592:	b9bb      	cbnz	r3, d55c4 <_ZN8SPIClass16beginTransactionERKN8particle13__SPISettingsE+0x88>
      return true;

    if (default_ == other.default_ &&
   d5594:	429d      	cmp	r5, r3
   d5596:	d10b      	bne.n	d55b0 <_ZN8SPIClass16beginTransactionERKN8particle13__SPISettingsE+0x74>
   d5598:	68b2      	ldr	r2, [r6, #8]
   d559a:	4542      	cmp	r2, r8
   d559c:	d108      	bne.n	d55b0 <_ZN8SPIClass16beginTransactionERKN8particle13__SPISettingsE+0x74>
        clock_ == other.clock_ &&
        bitOrder_ == other.bitOrder_ &&
   d559e:	f88d 9020 	strb.w	r9, [sp, #32]
   d55a2:	f88d 4021 	strb.w	r4, [sp, #33]	; 0x21
   d55a6:	f8bd 1020 	ldrh.w	r1, [sp, #32]
   d55aa:	89b2      	ldrh	r2, [r6, #12]
   d55ac:	4291      	cmp	r1, r2
   d55ae:	d009      	beq.n	d55c4 <_ZN8SPIClass16beginTransactionERKN8particle13__SPISettingsE+0x88>
    particle::__SPISettings spi_settings = spiSettingsFromSpiInfo(&spi_info);

    // Reconfigure SPI peripheral (if necessary)
    if (settings != spi_settings)
    {
        if (settings.default_)
   d55b0:	b153      	cbz	r3, d55c8 <_ZN8SPIClass16beginTransactionERKN8particle13__SPISettingsE+0x8c>
        {
            HAL_SPI_Set_Settings(_spi, settings.default_, 0, 0, 0, nullptr);
   d55b2:	2400      	movs	r4, #0
   d55b4:	7838      	ldrb	r0, [r7, #0]
   d55b6:	9401      	str	r4, [sp, #4]
   d55b8:	9400      	str	r4, [sp, #0]
   d55ba:	4623      	mov	r3, r4
   d55bc:	4622      	mov	r2, r4
   d55be:	2101      	movs	r1, #1

            // Ensure inequality aside from computed clock value
            if (!(spi_settings <= settings && clock == spi_settings.clock_))
            {
                HAL_SPI_Set_Settings(_spi, settings.default_, divisor, settings.bitOrder_,
                                     settings.dataMode_, nullptr);
   d55c0:	f7ff fda8 	bl	d5114 <HAL_SPI_Set_Settings>
            }
        }
    }

    return 0;
   d55c4:	2000      	movs	r0, #0
   d55c6:	e026      	b.n	d5616 <_ZN8SPIClass16beginTransactionERKN8particle13__SPISettingsE+0xda>
            HAL_SPI_Set_Settings(_spi, settings.default_, 0, 0, 0, nullptr);
        }
        else
        {
            // Compute valid clock value and clock divider from supplied clock value
            uint8_t divisor = 0;
   d55c8:	f88d 300f 	strb.w	r3, [sp, #15]
            unsigned int clock; // intentionally left uninitialized
            computeClockDivider((unsigned int)spi_info.system_clock, settings.clock_, divisor,
                                clock);
   d55cc:	68b1      	ldr	r1, [r6, #8]
   d55ce:	980a      	ldr	r0, [sp, #40]	; 0x28
   d55d0:	ab04      	add	r3, sp, #16
   d55d2:	f10d 020f 	add.w	r2, sp, #15
   d55d6:	f7ff ff9b 	bl	d5510 <_ZN8SPIClass19computeClockDividerEjjRhRj>
   d55da:	7931      	ldrb	r1, [r6, #4]
    return false;
  }

  bool operator<=(const __SPISettings& other) const
  {
    if (default_ && other.default_)
   d55dc:	b105      	cbz	r5, d55e0 <_ZN8SPIClass16beginTransactionERKN8particle13__SPISettingsE+0xa4>
   d55de:	b9b1      	cbnz	r1, d560e <_ZN8SPIClass16beginTransactionERKN8particle13__SPISettingsE+0xd2>
      return true;

    if (default_ == other.default_ &&
   d55e0:	42a9      	cmp	r1, r5
   d55e2:	d008      	beq.n	d55f6 <_ZN8SPIClass16beginTransactionERKN8particle13__SPISettingsE+0xba>

            // Ensure inequality aside from computed clock value
            if (!(spi_settings <= settings && clock == spi_settings.clock_))
            {
                HAL_SPI_Set_Settings(_spi, settings.default_, divisor, settings.bitOrder_,
                                     settings.dataMode_, nullptr);
   d55e4:	2400      	movs	r4, #0
   d55e6:	7838      	ldrb	r0, [r7, #0]
   d55e8:	9401      	str	r4, [sp, #4]
   d55ea:	7b74      	ldrb	r4, [r6, #13]
   d55ec:	7b33      	ldrb	r3, [r6, #12]
   d55ee:	f89d 200f 	ldrb.w	r2, [sp, #15]
   d55f2:	9400      	str	r4, [sp, #0]
   d55f4:	e7e4      	b.n	d55c0 <_ZN8SPIClass16beginTransactionERKN8particle13__SPISettingsE+0x84>
   d55f6:	68b3      	ldr	r3, [r6, #8]
   d55f8:	4543      	cmp	r3, r8
   d55fa:	d3f3      	bcc.n	d55e4 <_ZN8SPIClass16beginTransactionERKN8particle13__SPISettingsE+0xa8>
        clock_ <= other.clock_ &&
        bitOrder_ == other.bitOrder_ &&
   d55fc:	f88d 9020 	strb.w	r9, [sp, #32]
   d5600:	f88d 4021 	strb.w	r4, [sp, #33]	; 0x21
   d5604:	f8bd 2020 	ldrh.w	r2, [sp, #32]
   d5608:	89b3      	ldrh	r3, [r6, #12]
   d560a:	429a      	cmp	r2, r3
   d560c:	d1ea      	bne.n	d55e4 <_ZN8SPIClass16beginTransactionERKN8particle13__SPISettingsE+0xa8>
            unsigned int clock; // intentionally left uninitialized
            computeClockDivider((unsigned int)spi_info.system_clock, settings.clock_, divisor,
                                clock);

            // Ensure inequality aside from computed clock value
            if (!(spi_settings <= settings && clock == spi_settings.clock_))
   d560e:	9b04      	ldr	r3, [sp, #16]
   d5610:	4543      	cmp	r3, r8
   d5612:	d1e7      	bne.n	d55e4 <_ZN8SPIClass16beginTransactionERKN8particle13__SPISettingsE+0xa8>
   d5614:	e7d6      	b.n	d55c4 <_ZN8SPIClass16beginTransactionERKN8particle13__SPISettingsE+0x88>
            }
        }
    }

    return 0;
}
   d5616:	b00f      	add	sp, #60	; 0x3c
   d5618:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

000d561c <_ZN8SPIClass8transferEh>:

    return clock;
}

byte SPIClass::transfer(byte _data)
{
   d561c:	b508      	push	{r3, lr}
    return static_cast<byte>(HAL_SPI_Send_Receive_Data(_spi, _data));
   d561e:	7800      	ldrb	r0, [r0, #0]
   d5620:	f7ff fd48 	bl	d50b4 <HAL_SPI_Send_Receive_Data>
}
   d5624:	b2c0      	uxtb	r0, r0
   d5626:	bd08      	pop	{r3, pc}

000d5628 <_ZN8SPIClass8transferEPvS0_jPFvvE>:

void SPIClass::transfer(void* tx_buffer, void* rx_buffer, size_t length,
                        wiring_spi_dma_transfercomplete_callback_t user_callback)
{
   d5628:	b530      	push	{r4, r5, lr}
   d562a:	b087      	sub	sp, #28
   d562c:	4604      	mov	r4, r0
   d562e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    HAL_SPI_DMA_Transfer(_spi, tx_buffer, rx_buffer, length, user_callback);
   d5630:	7800      	ldrb	r0, [r0, #0]
   d5632:	9500      	str	r5, [sp, #0]
   d5634:	f7ff fd5e 	bl	d50f4 <HAL_SPI_DMA_Transfer>
    if (user_callback == NULL)
   d5638:	b93d      	cbnz	r5, d564a <_ZN8SPIClass8transferEPvS0_jPFvvE+0x22>
    {
        HAL_SPI_TransferStatus st;
        do
        {
            HAL_SPI_DMA_Transfer_Status(_spi, &st);
   d563a:	a902      	add	r1, sp, #8
   d563c:	7820      	ldrb	r0, [r4, #0]
   d563e:	f7ff fd61 	bl	d5104 <HAL_SPI_DMA_Transfer_Status>
{
    HAL_SPI_DMA_Transfer(_spi, tx_buffer, rx_buffer, length, user_callback);
    if (user_callback == NULL)
    {
        HAL_SPI_TransferStatus st;
        do
   d5642:	f89d 3014 	ldrb.w	r3, [sp, #20]
   d5646:	07db      	lsls	r3, r3, #31
   d5648:	d4f7      	bmi.n	d563a <_ZN8SPIClass8transferEPvS0_jPFvvE+0x12>
        {
            HAL_SPI_DMA_Transfer_Status(_spi, &st);
        } while (st.transfer_ongoing);
    }
}
   d564a:	b007      	add	sp, #28
   d564c:	bd30      	pop	{r4, r5, pc}

000d564e <_ZN8SPIClass9isEnabledEv>:
bool SPIClass::isEnabled()
{
    // XXX: pinAvailable() will call this method potentially even from
    // interrupt context. `enabled` flag in HAL is usually just a volatile
    // variable, so it's fine not to acquire the lock here.
    return HAL_SPI_Is_Enabled(_spi);
   d564e:	7800      	ldrb	r0, [r0, #0]
   d5650:	f7ff bd40 	b.w	d50d4 <HAL_SPI_Is_Enabled>

000d5654 <_ZN17SystemSleepResult22freeWakeupSourceMemoryEv.isra.2>:
    operator SleepResult() {
        return toSleepResult();
    }

private:
    void freeWakeupSourceMemory() {
   d5654:	b510      	push	{r4, lr}
   d5656:	4604      	mov	r4, r0
        if (wakeupSource_) {
   d5658:	6800      	ldr	r0, [r0, #0]
   d565a:	b118      	cbz	r0, d5664 <_ZN17SystemSleepResult22freeWakeupSourceMemoryEv.isra.2+0x10>
            free(wakeupSource_);
   d565c:	f7ff fef6 	bl	d544c <free>
            wakeupSource_ = nullptr;
   d5660:	2300      	movs	r3, #0
   d5662:	6023      	str	r3, [r4, #0]
   d5664:	bd10      	pop	{r4, pc}

000d5666 <_ZN11SystemClassD1Ev>:
    system_error_t error_;
    SleepResult compatResult_;
};


class SystemClass {
   d5666:	b510      	push	{r4, lr}
   d5668:	4604      	mov	r4, r0
        }
        return *this;
    }

    ~SystemSleepResult() {
        freeWakeupSourceMemory();
   d566a:	f7ff fff3 	bl	d5654 <_ZN17SystemSleepResult22freeWakeupSourceMemoryEv.isra.2>
    system_error_t error_;
    SleepResult compatResult_;
};


class SystemClass {
   d566e:	4620      	mov	r0, r4
   d5670:	bd10      	pop	{r4, pc}
	...

000d5674 <_GLOBAL__sub_I_System>:
    return wokenUpByRtc();
}

system_error_t SleepResult::error() const {
    return err_;
   d5674:	b510      	push	{r4, lr}

class SystemSleepResult {
public:
    SystemSleepResult()
            : wakeupSource_(nullptr),
              error_(SYSTEM_ERROR_NONE) {
   d5676:	4c09      	ldr	r4, [pc, #36]	; (d569c <_GLOBAL__sub_I_System+0x28>)
   d5678:	2000      	movs	r0, #0
    WAKEUP_REASON_PIN_OR_RTC = 3,
    WAKEUP_REASON_UNKNOWN = 4
};

struct SleepResult {
    SleepResult() {}
   d567a:	f64f 73ff 	movw	r3, #65535	; 0xffff

class SystemSleepResult {
public:
    SystemSleepResult()
            : wakeupSource_(nullptr),
              error_(SYSTEM_ERROR_NONE) {
   d567e:	6020      	str	r0, [r4, #0]
   d5680:	80a0      	strh	r0, [r4, #4]
    WAKEUP_REASON_PIN_OR_RTC = 3,
    WAKEUP_REASON_UNKNOWN = 4
};

struct SleepResult {
    SleepResult() {}
   d5682:	71a0      	strb	r0, [r4, #6]
   d5684:	8120      	strh	r0, [r4, #8]
   d5686:	8163      	strh	r3, [r4, #10]

class SystemClass {
public:

    SystemClass(System_Mode_TypeDef mode = DEFAULT) {
        set_system_mode(mode);
   d5688:	f7ff fe5c 	bl	d5344 <set_system_mode>

#if Wiring_LogConfig
extern void(*log_process_ctrl_request_callback)(ctrl_request* req);
#endif

SystemClass System;
   d568c:	4620      	mov	r0, r4
   d568e:	4a04      	ldr	r2, [pc, #16]	; (d56a0 <_GLOBAL__sub_I_System+0x2c>)
   d5690:	4904      	ldr	r1, [pc, #16]	; (d56a4 <_GLOBAL__sub_I_System+0x30>)
    return wokenUpByRtc();
}

system_error_t SleepResult::error() const {
    return err_;
   d5692:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

#if Wiring_LogConfig
extern void(*log_process_ctrl_request_callback)(ctrl_request* req);
#endif

SystemClass System;
   d5696:	f000 bd87 	b.w	d61a8 <__aeabi_atexit>
   d569a:	bf00      	nop
   d569c:	2003e3e4 	.word	0x2003e3e4
   d56a0:	2003def0 	.word	0x2003def0
   d56a4:	000d5667 	.word	0x000d5667

000d56a8 <_ZN14RecursiveMutexD1Ev>:
    RecursiveMutex() : handle_(nullptr)
    {
        os_mutex_recursive_create(&handle_);
    }

    ~RecursiveMutex() {
   d56a8:	b510      	push	{r4, lr}
   d56aa:	4604      	mov	r4, r0
        dispose();
    }

    void dispose()
    {
        if (handle_) {
   d56ac:	6800      	ldr	r0, [r0, #0]
   d56ae:	b108      	cbz	r0, d56b4 <_ZN14RecursiveMutexD1Ev+0xc>
            os_mutex_recursive_destroy(handle_);
   d56b0:	f7ff fd88 	bl	d51c4 <os_mutex_recursive_destroy>
        os_mutex_recursive_create(&handle_);
    }

    ~RecursiveMutex() {
        dispose();
    }
   d56b4:	4620      	mov	r0, r4
   d56b6:	bd10      	pop	{r4, pc}

000d56b8 <_GLOBAL__sub_I__ZN8particle3ble13WiringBleLock6mutex_E>:
BleCharacteristic BleLocalDevice::addCharacteristic(const String& desc, EnumFlags<BleCharacteristicProperty> properties, BleOnDataReceivedCallback callback, void* context) {
    WiringBleLock lk;
    return addCharacteristic(desc.c_str(), properties, callback, context);
}

} /* namespace particle */
   d56b8:	b510      	push	{r4, lr}
    /**
     * Creates a shared mutex.
     */
    RecursiveMutex(os_mutex_recursive_t handle) : handle_(handle) {}

    RecursiveMutex() : handle_(nullptr)
   d56ba:	4c06      	ldr	r4, [pc, #24]	; (d56d4 <_GLOBAL__sub_I__ZN8particle3ble13WiringBleLock6mutex_E+0x1c>)
   d56bc:	2300      	movs	r3, #0
    {
        os_mutex_recursive_create(&handle_);
   d56be:	4620      	mov	r0, r4
    /**
     * Creates a shared mutex.
     */
    RecursiveMutex(os_mutex_recursive_t handle) : handle_(handle) {}

    RecursiveMutex() : handle_(nullptr)
   d56c0:	6023      	str	r3, [r4, #0]
    {
        os_mutex_recursive_create(&handle_);
   d56c2:	f7ff fd77 	bl	d51b4 <os_mutex_recursive_create>
private:
    bool locked_;
    static RecursiveMutex mutex_;
};

RecursiveMutex WiringBleLock::mutex_;
   d56c6:	4620      	mov	r0, r4
   d56c8:	4a03      	ldr	r2, [pc, #12]	; (d56d8 <_GLOBAL__sub_I__ZN8particle3ble13WiringBleLock6mutex_E+0x20>)
   d56ca:	4904      	ldr	r1, [pc, #16]	; (d56dc <_GLOBAL__sub_I__ZN8particle3ble13WiringBleLock6mutex_E+0x24>)
BleCharacteristic BleLocalDevice::addCharacteristic(const String& desc, EnumFlags<BleCharacteristicProperty> properties, BleOnDataReceivedCallback callback, void* context) {
    WiringBleLock lk;
    return addCharacteristic(desc.c_str(), properties, callback, context);
}

} /* namespace particle */
   d56cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
private:
    bool locked_;
    static RecursiveMutex mutex_;
};

RecursiveMutex WiringBleLock::mutex_;
   d56d0:	f000 bd6a 	b.w	d61a8 <__aeabi_atexit>
   d56d4:	2003e3f0 	.word	0x2003e3f0
   d56d8:	2003def0 	.word	0x2003def0
   d56dc:	000d56a9 	.word	0x000d56a9

000d56e0 <_ZN5Print5writeEPKhj>:

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
   d56e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   d56e2:	4606      	mov	r6, r0
   d56e4:	460d      	mov	r5, r1
   d56e6:	188f      	adds	r7, r1, r2
  size_t n = 0;
   d56e8:	2400      	movs	r4, #0
  while (size--) {
   d56ea:	42bd      	cmp	r5, r7
   d56ec:	d00c      	beq.n	d5708 <_ZN5Print5writeEPKhj+0x28>
     int chunk = write(*buffer++);
   d56ee:	6833      	ldr	r3, [r6, #0]
   d56f0:	f815 1b01 	ldrb.w	r1, [r5], #1
   d56f4:	689b      	ldr	r3, [r3, #8]
   d56f6:	4630      	mov	r0, r6
   d56f8:	4798      	blx	r3
     if (chunk>=0)
   d56fa:	2800      	cmp	r0, #0
   d56fc:	db01      	blt.n	d5702 <_ZN5Print5writeEPKhj+0x22>
         n += chunk;
   d56fe:	4404      	add	r4, r0

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
  size_t n = 0;
  while (size--) {
   d5700:	e7f3      	b.n	d56ea <_ZN5Print5writeEPKhj+0xa>
     int chunk = write(*buffer++);
   d5702:	2c00      	cmp	r4, #0
   d5704:	bf08      	it	eq
   d5706:	4604      	moveq	r4, r0
             n = chunk;
         break;
     }
  }
  return n;
}
   d5708:	4620      	mov	r0, r4
   d570a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000d570c <_ZN5Print5printEPKc>:
   d570c:	b508      	push	{r3, lr}
   d570e:	f7ff f9a1 	bl	d4a54 <_ZN5Print5writeEPKc>
   d5712:	bd08      	pop	{r3, pc}

000d5714 <_ZN5Print5printEc>:
  return write(str);
}

size_t Print::print(char c)
{
  return write(c);
   d5714:	6803      	ldr	r3, [r0, #0]
   d5716:	689b      	ldr	r3, [r3, #8]
   d5718:	4718      	bx	r3

000d571a <_ZN5Print7printlnEv>:
{
  return print(reinterpret_cast<const char*>(str));
}

size_t Print::println(void)
{
   d571a:	b538      	push	{r3, r4, r5, lr}
  size_t n = print('\r');
   d571c:	210d      	movs	r1, #13
{
  return print(reinterpret_cast<const char*>(str));
}

size_t Print::println(void)
{
   d571e:	4605      	mov	r5, r0
  size_t n = print('\r');
   d5720:	f7ff fff8 	bl	d5714 <_ZN5Print5printEc>
  n += print('\n');
   d5724:	210a      	movs	r1, #10
  return print(reinterpret_cast<const char*>(str));
}

size_t Print::println(void)
{
  size_t n = print('\r');
   d5726:	4604      	mov	r4, r0
  n += print('\n');
   d5728:	4628      	mov	r0, r5
   d572a:	f7ff fff3 	bl	d5714 <_ZN5Print5printEc>
  return n;
}
   d572e:	4420      	add	r0, r4
   d5730:	bd38      	pop	{r3, r4, r5, pc}

000d5732 <_ZN5Print11printNumberEmh>:
  return println(reinterpret_cast<const char*>(str));
}

// Private Methods /////////////////////////////////////////////////////////////

size_t Print::printNumber(unsigned long n, uint8_t base) {
   d5732:	b530      	push	{r4, r5, lr}
   d5734:	b08b      	sub	sp, #44	; 0x2c
   d5736:	460b      	mov	r3, r1
  char buf[8 * sizeof(n) + 1]; // Assumes 8-bit chars plus zero byte.
  char *str = &buf[sizeof(buf) - 1];

  *str = '\0';
   d5738:	2100      	movs	r1, #0
   d573a:	f88d 1024 	strb.w	r1, [sp, #36]	; 0x24

  // prevent crash if called with base == 1
  if (base < 2) base = 10;
   d573e:	2a01      	cmp	r2, #1
   d5740:	bf98      	it	ls
   d5742:	220a      	movls	r2, #10
   d5744:	f10d 0423 	add.w	r4, sp, #35	; 0x23

  do {
   decltype(n) m = n;
   n /= base;
   d5748:	fbb3 f5f2 	udiv	r5, r3, r2
   char c = m - base * n;
   d574c:	fb05 3312 	mls	r3, r5, r2, r3
   d5750:	f003 03ff 	and.w	r3, r3, #255	; 0xff
   *--str = c < 10 ? c + '0' : c + 'A' - 10;
   d5754:	2b09      	cmp	r3, #9
   d5756:	bf94      	ite	ls
   d5758:	3330      	addls	r3, #48	; 0x30
   d575a:	3337      	addhi	r3, #55	; 0x37
   d575c:	b2db      	uxtb	r3, r3
   d575e:	4621      	mov	r1, r4
   d5760:	f804 3901 	strb.w	r3, [r4], #-1
   d5764:	462b      	mov	r3, r5
  *str = '\0';

  // prevent crash if called with base == 1
  if (base < 2) base = 10;

  do {
   d5766:	2d00      	cmp	r5, #0
   d5768:	d1ee      	bne.n	d5748 <_ZN5Print11printNumberEmh+0x16>
   n /= base;
   char c = m - base * n;
   *--str = c < 10 ? c + '0' : c + 'A' - 10;
  } while(n);

  return write(str);
   d576a:	f7ff f973 	bl	d4a54 <_ZN5Print5writeEPKc>
}
   d576e:	b00b      	add	sp, #44	; 0x2c
   d5770:	bd30      	pop	{r4, r5, pc}

000d5772 <_ZN5Print11printf_implEbPKcz>:

  return n;
}

size_t Print::printf_impl(bool newline, const char* format, ...)
{
   d5772:	b40c      	push	{r2, r3}
   d5774:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   d5778:	b087      	sub	sp, #28
   d577a:	af00      	add	r7, sp, #0
   d577c:	f107 0438 	add.w	r4, r7, #56	; 0x38
   d5780:	4605      	mov	r5, r0
   d5782:	f854 9b04 	ldr.w	r9, [r4], #4
    const int bufsize = 20;
    char test[bufsize];
    va_list marker;
    va_start(marker, format);
   d5786:	603c      	str	r4, [r7, #0]

  return n;
}

size_t Print::printf_impl(bool newline, const char* format, ...)
{
   d5788:	460e      	mov	r6, r1
    const int bufsize = 20;
    char test[bufsize];
    va_list marker;
    va_start(marker, format);
    size_t n = vsnprintf(test, bufsize, format, marker);
   d578a:	4623      	mov	r3, r4
   d578c:	464a      	mov	r2, r9
   d578e:	2114      	movs	r1, #20
   d5790:	1d38      	adds	r0, r7, #4
   d5792:	f7ff fe63 	bl	d545c <vsnprintf>
    va_end(marker);

    if (n<bufsize)
   d5796:	2813      	cmp	r0, #19
   d5798:	d805      	bhi.n	d57a6 <_ZN5Print11printf_implEbPKcz+0x34>
  return n;
}

size_t Print::print(const char str[])
{
  return write(str);
   d579a:	1d39      	adds	r1, r7, #4
   d579c:	4628      	mov	r0, r5
   d579e:	f7ff f959 	bl	d4a54 <_ZN5Print5writeEPKc>
   d57a2:	4604      	mov	r4, r0
   d57a4:	e013      	b.n	d57ce <_ZN5Print11printf_implEbPKcz+0x5c>
    {
        n = print(test);
    }
    else
    {
        char bigger[n+1];
   d57a6:	f100 0308 	add.w	r3, r0, #8
   d57aa:	f023 0307 	bic.w	r3, r3, #7
        va_start(marker, format);
        n = vsnprintf(bigger, n+1, format, marker);
        va_end(marker);
        n = print(bigger);
   d57ae:	46e8      	mov	r8, sp
    {
        n = print(test);
    }
    else
    {
        char bigger[n+1];
   d57b0:	ebad 0d03 	sub.w	sp, sp, r3
        va_start(marker, format);
        n = vsnprintf(bigger, n+1, format, marker);
   d57b4:	1c41      	adds	r1, r0, #1
   d57b6:	4623      	mov	r3, r4
   d57b8:	464a      	mov	r2, r9
   d57ba:	4668      	mov	r0, sp
        n = print(test);
    }
    else
    {
        char bigger[n+1];
        va_start(marker, format);
   d57bc:	603c      	str	r4, [r7, #0]
        n = vsnprintf(bigger, n+1, format, marker);
   d57be:	f7ff fe4d 	bl	d545c <vsnprintf>
  return n;
}

size_t Print::print(const char str[])
{
  return write(str);
   d57c2:	4669      	mov	r1, sp
   d57c4:	4628      	mov	r0, r5
   d57c6:	f7ff f945 	bl	d4a54 <_ZN5Print5writeEPKc>
   d57ca:	4604      	mov	r4, r0
   d57cc:	46c5      	mov	sp, r8
        va_start(marker, format);
        n = vsnprintf(bigger, n+1, format, marker);
        va_end(marker);
        n = print(bigger);
    }
    if (newline)
   d57ce:	b11e      	cbz	r6, d57d8 <_ZN5Print11printf_implEbPKcz+0x66>
        n += println();
   d57d0:	4628      	mov	r0, r5
   d57d2:	f7ff ffa2 	bl	d571a <_ZN5Print7printlnEv>
   d57d6:	4404      	add	r4, r0
    return n;
}
   d57d8:	4620      	mov	r0, r4
   d57da:	371c      	adds	r7, #28
   d57dc:	46bd      	mov	sp, r7
   d57de:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
   d57e2:	b002      	add	sp, #8
   d57e4:	4770      	bx	lr
	...

000d57e8 <_GLOBAL__sub_I__ZN5spark3LogE>:
    // This handler doesn't support direct logging
}

// spark::Logger
inline spark::Logger::Logger(const char *name) :
        name_(name) {
   d57e8:	4b01      	ldr	r3, [pc, #4]	; (d57f0 <_GLOBAL__sub_I__ZN5spark3LogE+0x8>)
   d57ea:	4a02      	ldr	r2, [pc, #8]	; (d57f4 <_GLOBAL__sub_I__ZN5spark3LogE+0xc>)
   d57ec:	601a      	str	r2, [r3, #0]
   d57ee:	4770      	bx	lr
   d57f0:	2003e3f4 	.word	0x2003e3f4
   d57f4:	000d667b 	.word	0x000d667b

000d57f8 <_GLOBAL__sub_I_TIME_FORMAT_DEFAULT>:
            calendar_time_cache = Convert_UnixTime_To_CalendarTime(unix_time);
            unix_time_cache = unix_time;
    }
}

const char* TimeClass::format_spec = TIME_FORMAT_DEFAULT;
   d57f8:	4b02      	ldr	r3, [pc, #8]	; (d5804 <_GLOBAL__sub_I_TIME_FORMAT_DEFAULT+0xc>)
   d57fa:	681a      	ldr	r2, [r3, #0]
   d57fc:	4b02      	ldr	r3, [pc, #8]	; (d5808 <_GLOBAL__sub_I_TIME_FORMAT_DEFAULT+0x10>)
   d57fe:	601a      	str	r2, [r3, #0]
   d5800:	4770      	bx	lr
   d5802:	bf00      	nop
   d5804:	2003de88 	.word	0x2003de88
   d5808:	2003e3f8 	.word	0x2003e3f8

000d580c <_ZNSt14_Function_baseD1Ev>:
	}
      };

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
   d580c:	b510      	push	{r4, lr}
    {
      if (_M_manager)
   d580e:	6883      	ldr	r3, [r0, #8]
	}
      };

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
   d5810:	4604      	mov	r4, r0
    {
      if (_M_manager)
   d5812:	b113      	cbz	r3, d581a <_ZNSt14_Function_baseD1Ev+0xe>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
   d5814:	2203      	movs	r2, #3
   d5816:	4601      	mov	r1, r0
   d5818:	4798      	blx	r3
    }
   d581a:	4620      	mov	r0, r4
   d581c:	bd10      	pop	{r4, pc}

000d581e <_ZN8RGBClassD1Ev>:
#include "rgbled.h"

typedef void (raw_rgb_change_handler_t)(uint8_t, uint8_t, uint8_t);
typedef std::function<raw_rgb_change_handler_t> wiring_rgb_change_handler_t;

class RGBClass {
   d581e:	b510      	push	{r4, lr}
   d5820:	4604      	mov	r4, r0
   *  @ingroup functors
   *
   *  Polymorphic function wrapper.
   */
  template<typename _Res, typename... _ArgTypes>
    class function<_Res(_ArgTypes...)>
   d5822:	f7ff fff3 	bl	d580c <_ZNSt14_Function_baseD1Ev>
   d5826:	4620      	mov	r0, r4
   d5828:	bd10      	pop	{r4, pc}
	...

000d582c <_GLOBAL__sub_I_RGB>:
	{
	  _Base::_M_init_functor(__functor, std::__addressof(__f.get()));
	}
      };

    _Function_base() : _M_manager(nullptr) { }
   d582c:	4803      	ldr	r0, [pc, #12]	; (d583c <_GLOBAL__sub_I_RGB+0x10>)
#include "spark_wiring_rgb.h"
#include "spark_wiring_interrupts.h"

#include "core_hal.h"

RGBClass RGB;
   d582e:	4a04      	ldr	r2, [pc, #16]	; (d5840 <_GLOBAL__sub_I_RGB+0x14>)
   d5830:	4904      	ldr	r1, [pc, #16]	; (d5844 <_GLOBAL__sub_I_RGB+0x18>)
   d5832:	2300      	movs	r3, #0
   d5834:	6083      	str	r3, [r0, #8]
   d5836:	f000 bcb7 	b.w	d61a8 <__aeabi_atexit>
   d583a:	bf00      	nop
   d583c:	2003e3fc 	.word	0x2003e3fc
   d5840:	2003def0 	.word	0x2003def0
   d5844:	000d581f 	.word	0x000d581f

000d5848 <serialEventRun>:

/**
 * Provides background processing of serial data.
 */
void serialEventRun()
{
   d5848:	b508      	push	{r3, lr}
    if (serialEvent && Serial.available()>0)
   d584a:	4b0c      	ldr	r3, [pc, #48]	; (d587c <serialEventRun+0x34>)
   d584c:	b133      	cbz	r3, d585c <serialEventRun+0x14>
   d584e:	f000 f957 	bl	d5b00 <_Z16_fetch_usbserialv>
   d5852:	6803      	ldr	r3, [r0, #0]
   d5854:	691b      	ldr	r3, [r3, #16]
   d5856:	4798      	blx	r3
   d5858:	2800      	cmp	r0, #0
   d585a:	dc09      	bgt.n	d5870 <serialEventRun+0x28>
        serialEvent();

    if (serialEvent1 && Serial1.available()>0)
   d585c:	4b08      	ldr	r3, [pc, #32]	; (d5880 <serialEventRun+0x38>)
   d585e:	b163      	cbz	r3, d587a <serialEventRun+0x32>
   d5860:	f000 f9d0 	bl	d5c04 <_Z22__fetch_global_Serial1v>
   d5864:	6803      	ldr	r3, [r0, #0]
   d5866:	691b      	ldr	r3, [r3, #16]
   d5868:	4798      	blx	r3
   d586a:	2800      	cmp	r0, #0
   d586c:	dc03      	bgt.n	d5876 <serialEventRun+0x2e>
   d586e:	bd08      	pop	{r3, pc}
 * Provides background processing of serial data.
 */
void serialEventRun()
{
    if (serialEvent && Serial.available()>0)
        serialEvent();
   d5870:	f3af 8000 	nop.w
   d5874:	e7f2      	b.n	d585c <serialEventRun+0x14>

    if (serialEvent1 && Serial1.available()>0)
        serialEvent1();
   d5876:	f3af 8000 	nop.w
   d587a:	bd08      	pop	{r3, pc}
	...

000d5884 <_post_loop>:
#if Wiring_Serial5
void serialEvent5() __attribute__((weak));
#endif

void _post_loop()
{
   d5884:	b508      	push	{r3, lr}
	serialEventRun();
   d5886:	f7ff ffdf 	bl	d5848 <serialEventRun>
		return !timeout_fn;
	}

	static inline system_tick_t current_time()
	{
		return HAL_Timer_Get_Milli_Seconds();
   d588a:	f7ff fc73 	bl	d5174 <HAL_Timer_Get_Milli_Seconds>
	/**
	 * Lifesign that the application is still working normally.
	 */
	static void checkin()
	{
		last_checkin = current_time();
   d588e:	4b01      	ldr	r3, [pc, #4]	; (d5894 <_post_loop+0x10>)
   d5890:	6018      	str	r0, [r3, #0]
   d5892:	bd08      	pop	{r3, pc}
   d5894:	2003e730 	.word	0x2003e730

000d5898 <_Z33system_initialize_user_backup_ramv>:
 * the dynamically linked application module.
 */
void system_initialize_user_backup_ram()
{
    size_t len = &link_global_retained_end-&link_global_retained_start;
    memcpy(&link_global_retained_start, &link_global_retained_initial_values, len);
   d5898:	4802      	ldr	r0, [pc, #8]	; (d58a4 <_Z33system_initialize_user_backup_ramv+0xc>)
   d589a:	4a03      	ldr	r2, [pc, #12]	; (d58a8 <_Z33system_initialize_user_backup_ramv+0x10>)
   d589c:	4903      	ldr	r1, [pc, #12]	; (d58ac <_Z33system_initialize_user_backup_ramv+0x14>)
   d589e:	1a12      	subs	r2, r2, r0
   d58a0:	f000 bdfa 	b.w	d6498 <memcpy>
   d58a4:	2003f400 	.word	0x2003f400
   d58a8:	2003f404 	.word	0x2003f404
   d58ac:	000d6930 	.word	0x000d6930

000d58b0 <_Z27ctrl_request_custom_handlerP12ctrl_request>:
bool __backup_ram_was_valid() { return false; }

#endif

// Default handler for CTRL_REQUEST_APP_CUSTOM requests
void __attribute((weak)) ctrl_request_custom_handler(ctrl_request* req) {
   d58b0:	b507      	push	{r0, r1, r2, lr}
    system_ctrl_set_result(req, SYSTEM_ERROR_NOT_SUPPORTED, nullptr, nullptr, nullptr);
   d58b2:	2300      	movs	r3, #0
   d58b4:	9300      	str	r3, [sp, #0]
   d58b6:	461a      	mov	r2, r3
   d58b8:	f06f 0177 	mvn.w	r1, #119	; 0x77
   d58bc:	f7ff fd54 	bl	d5368 <system_ctrl_set_result>
}
   d58c0:	b003      	add	sp, #12
   d58c2:	f85d fb04 	ldr.w	pc, [sp], #4
	...

000d58c8 <_ZL20ctrl_request_handlerP12ctrl_request>:
// Callback invoked to process a logging configuration request
void(*log_process_ctrl_request_callback)(ctrl_request* req) = nullptr;
#endif

// Application handler for control requests
static void ctrl_request_handler(ctrl_request* req) {
   d58c8:	b507      	push	{r0, r1, r2, lr}
    switch (req->type) {
   d58ca:	8843      	ldrh	r3, [r0, #2]
   d58cc:	2b0a      	cmp	r3, #10
   d58ce:	d008      	beq.n	d58e2 <_ZL20ctrl_request_handlerP12ctrl_request+0x1a>
   d58d0:	2b50      	cmp	r3, #80	; 0x50
   d58d2:	d109      	bne.n	d58e8 <_ZL20ctrl_request_handlerP12ctrl_request+0x20>
#if Wiring_LogConfig
    case CTRL_REQUEST_LOG_CONFIG: {
        if (log_process_ctrl_request_callback) {
   d58d4:	4b09      	ldr	r3, [pc, #36]	; (d58fc <_ZL20ctrl_request_handlerP12ctrl_request+0x34>)
   d58d6:	681b      	ldr	r3, [r3, #0]
   d58d8:	b13b      	cbz	r3, d58ea <_ZL20ctrl_request_handlerP12ctrl_request+0x22>
    }
    default:
        system_ctrl_set_result(req, SYSTEM_ERROR_NOT_SUPPORTED, nullptr, nullptr, nullptr);
        break;
    }
}
   d58da:	b003      	add	sp, #12
   d58dc:	f85d eb04 	ldr.w	lr, [sp], #4
static void ctrl_request_handler(ctrl_request* req) {
    switch (req->type) {
#if Wiring_LogConfig
    case CTRL_REQUEST_LOG_CONFIG: {
        if (log_process_ctrl_request_callback) {
            log_process_ctrl_request_callback(req);
   d58e0:	4718      	bx	r3
        }
        break;
    }
#endif
    case CTRL_REQUEST_APP_CUSTOM: {
        ctrl_request_custom_handler(req);
   d58e2:	f7ff ffe5 	bl	d58b0 <_Z27ctrl_request_custom_handlerP12ctrl_request>
        break;
   d58e6:	e006      	b.n	d58f6 <_ZL20ctrl_request_handlerP12ctrl_request+0x2e>
    }
    default:
        system_ctrl_set_result(req, SYSTEM_ERROR_NOT_SUPPORTED, nullptr, nullptr, nullptr);
   d58e8:	2300      	movs	r3, #0
   d58ea:	9300      	str	r3, [sp, #0]
   d58ec:	461a      	mov	r2, r3
   d58ee:	f06f 0177 	mvn.w	r1, #119	; 0x77
   d58f2:	f7ff fd39 	bl	d5368 <system_ctrl_set_result>
        break;
    }
}
   d58f6:	b003      	add	sp, #12
   d58f8:	f85d fb04 	ldr.w	pc, [sp], #4
   d58fc:	2003e40c 	.word	0x2003e40c

000d5900 <module_user_init_hook>:

void module_user_init_hook()
{
   d5900:	b538      	push	{r3, r4, r5, lr}
#if HAL_PLATFORM_BACKUP_RAM
    backup_ram_was_valid_ =  __backup_sram_signature==signature;
   d5902:	4c10      	ldr	r4, [pc, #64]	; (d5944 <module_user_init_hook+0x44>)
   d5904:	4d10      	ldr	r5, [pc, #64]	; (d5948 <module_user_init_hook+0x48>)
   d5906:	6823      	ldr	r3, [r4, #0]
   d5908:	42ab      	cmp	r3, r5
   d590a:	4b10      	ldr	r3, [pc, #64]	; (d594c <module_user_init_hook+0x4c>)
   d590c:	bf0c      	ite	eq
   d590e:	2201      	moveq	r2, #1
   d5910:	2200      	movne	r2, #0
   d5912:	701a      	strb	r2, [r3, #0]
    if (!backup_ram_was_valid_) {
   d5914:	d002      	beq.n	d591c <module_user_init_hook+0x1c>
        system_initialize_user_backup_ram();
   d5916:	f7ff ffbf 	bl	d5898 <_Z33system_initialize_user_backup_ramv>
        __backup_sram_signature = signature;
   d591a:	6025      	str	r5, [r4, #0]
    }
#endif

#if HAL_PLATFORM_RNG
    // Initialize the default stdlib PRNG using hardware RNG as a seed
    const uint32_t seed = HAL_RNG_GetRandomNumber();
   d591c:	f7ff fc12 	bl	d5144 <HAL_RNG_GetRandomNumber>
   d5920:	4604      	mov	r4, r0
    srand(seed);
   d5922:	f000 fdcd 	bl	d64c0 <srand>

    // If the user defines random_seed_from_cloud, call it with a seed value
    // generated by a hardware RNG as well.
    if (random_seed_from_cloud) {
   d5926:	4b0a      	ldr	r3, [pc, #40]	; (d5950 <module_user_init_hook+0x50>)
   d5928:	b113      	cbz	r3, d5930 <module_user_init_hook+0x30>
        random_seed_from_cloud(seed);
   d592a:	4620      	mov	r0, r4
   d592c:	f3af 8000 	nop.w
    }
#endif
    // Register the random_seed_from_cloud handler
    spark_set_random_seed_from_cloud_handler(&random_seed_from_cloud, nullptr);
   d5930:	2100      	movs	r1, #0
   d5932:	4807      	ldr	r0, [pc, #28]	; (d5950 <module_user_init_hook+0x50>)
   d5934:	f7ff fd7a 	bl	d542c <spark_set_random_seed_from_cloud_handler>

    // Register application handler for the control requests
    system_ctrl_set_app_request_handler(ctrl_request_handler, nullptr);
   d5938:	2100      	movs	r1, #0
   d593a:	4806      	ldr	r0, [pc, #24]	; (d5954 <module_user_init_hook+0x54>)
}
   d593c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
#endif
    // Register the random_seed_from_cloud handler
    spark_set_random_seed_from_cloud_handler(&random_seed_from_cloud, nullptr);

    // Register application handler for the control requests
    system_ctrl_set_app_request_handler(ctrl_request_handler, nullptr);
   d5940:	f7ff bd08 	b.w	d5354 <system_ctrl_set_app_request_handler>
   d5944:	2003f400 	.word	0x2003f400
   d5948:	9a271c1e 	.word	0x9a271c1e
   d594c:	2003e410 	.word	0x2003e410
   d5950:	00000000 	.word	0x00000000
   d5954:	000d58c9 	.word	0x000d58c9

000d5958 <_ZN9IPAddressD1Ev>:
    IPAddress(uint8_t first_octet, uint8_t second_octet, uint8_t third_octet, uint8_t fourth_octet);
    IPAddress(uint32_t address);
    IPAddress(const uint8_t* address);
    IPAddress(const HAL_IPAddress& address);

    virtual ~IPAddress() {}
   d5958:	4770      	bx	lr

000d595a <_ZN9IPAddressD0Ev>:
   d595a:	b510      	push	{r4, lr}
   d595c:	2118      	movs	r1, #24
   d595e:	4604      	mov	r4, r0
   d5960:	f000 fc30 	bl	d61c4 <_ZdlPvj>
   d5964:	4620      	mov	r0, r4
   d5966:	bd10      	pop	{r4, pc}

000d5968 <_ZNK9IPAddress7printToER5Print>:
#endif // Wiring_IPv6
	return address.ipv4==that.address.ipv4;
}

size_t IPAddress::printTo(Print& p) const
{
   d5968:	b5f0      	push	{r4, r5, r6, r7, lr}
#if Wiring_IPv6
#if HAL_USE_INET_HAL_POSIX
	if (address.v==6) {
   d596a:	7d03      	ldrb	r3, [r0, #20]
   d596c:	2b06      	cmp	r3, #6
#endif // Wiring_IPv6
	return address.ipv4==that.address.ipv4;
}

size_t IPAddress::printTo(Print& p) const
{
   d596e:	b08d      	sub	sp, #52	; 0x34
   d5970:	460e      	mov	r6, r1
   d5972:	f100 0704 	add.w	r7, r0, #4
   d5976:	f04f 0400 	mov.w	r4, #0
#if Wiring_IPv6
#if HAL_USE_INET_HAL_POSIX
	if (address.v==6) {
   d597a:	d002      	beq.n	d5982 <_ZNK9IPAddress7printToER5Print+0x1a>
   d597c:	f100 0508 	add.w	r5, r0, #8
   d5980:	e018      	b.n	d59b4 <_ZNK9IPAddress7printToER5Print+0x4c>
		char buf[INET6_ADDRSTRLEN+1];
		buf[0] = 0;
   d5982:	ad0c      	add	r5, sp, #48	; 0x30
		inet_inet_ntop(AF_INET6, address.ipv6, buf, sizeof(buf));
   d5984:	4639      	mov	r1, r7
{
#if Wiring_IPv6
#if HAL_USE_INET_HAL_POSIX
	if (address.v==6) {
		char buf[INET6_ADDRSTRLEN+1];
		buf[0] = 0;
   d5986:	f805 4d30 	strb.w	r4, [r5, #-48]!
		inet_inet_ntop(AF_INET6, address.ipv6, buf, sizeof(buf));
   d598a:	232f      	movs	r3, #47	; 0x2f
   d598c:	462a      	mov	r2, r5
   d598e:	200a      	movs	r0, #10
   d5990:	f7ff fc20 	bl	d51d4 <inet_inet_ntop>
    void clearWriteError() { setWriteError(0); }

    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
      if (str == NULL) return 0;
      return write((const uint8_t *)str, strlen(str));
   d5994:	4628      	mov	r0, r5
   d5996:	f000 fdbb 	bl	d6510 <strlen>
   d599a:	6833      	ldr	r3, [r6, #0]
   d599c:	4602      	mov	r2, r0
   d599e:	68db      	ldr	r3, [r3, #12]
   d59a0:	4629      	mov	r1, r5
   d59a2:	4630      	mov	r0, r6
   d59a4:	4798      	blx	r3
   d59a6:	e00f      	b.n	d59c8 <_ZNK9IPAddress7printToER5Print+0x60>
#endif // HAL_USE_INET_HAL_POSIX
#endif // Wiring_IPv6
    size_t n = 0;
    for (int i = 0; i < 4; i++)
    {
        if (n)
   d59a8:	b124      	cbz	r4, d59b4 <_ZNK9IPAddress7printToER5Print+0x4c>
            n += p.print('.');
   d59aa:	212e      	movs	r1, #46	; 0x2e
   d59ac:	4630      	mov	r0, r6
   d59ae:	f7ff feb1 	bl	d5714 <_ZN5Print5printEc>
   d59b2:	4404      	add	r4, r0
            t = print('-');
            val = -n;
        } else {
            val = n;
        }
        return printNumber(val, base) + t;
   d59b4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
   d59b8:	220a      	movs	r2, #10
   d59ba:	4630      	mov	r0, r6
   d59bc:	f7ff feb9 	bl	d5732 <_ZN5Print11printNumberEmh>
#else
#pragma message "HAL_USE_INET_HAL_POSIX is required for IPv6 support in IPAddress::printTo()"
#endif // HAL_USE_INET_HAL_POSIX
#endif // Wiring_IPv6
    size_t n = 0;
    for (int i = 0; i < 4; i++)
   d59c0:	42bd      	cmp	r5, r7
    {
        if (n)
            n += p.print('.');
        n += p.print((*this)[i], DEC);
   d59c2:	4404      	add	r4, r0
#else
#pragma message "HAL_USE_INET_HAL_POSIX is required for IPv6 support in IPAddress::printTo()"
#endif // HAL_USE_INET_HAL_POSIX
#endif // Wiring_IPv6
    size_t n = 0;
    for (int i = 0; i < 4; i++)
   d59c4:	d1f0      	bne.n	d59a8 <_ZNK9IPAddress7printToER5Print+0x40>
    {
        if (n)
            n += p.print('.');
        n += p.print((*this)[i], DEC);
   d59c6:	4620      	mov	r0, r4
    }
    return n;
}
   d59c8:	b00d      	add	sp, #52	; 0x34
   d59ca:	bdf0      	pop	{r4, r5, r6, r7, pc}

000d59cc <_ZN9IPAddressC1Ev>:

#if HAL_USE_INET_HAL_POSIX
#include <arpa/inet.h>
#endif // HAL_USE_INET_HAL_POSIX

IPAddress::IPAddress()
   d59cc:	b510      	push	{r4, lr}
   d59ce:	4b05      	ldr	r3, [pc, #20]	; (d59e4 <_ZN9IPAddressC1Ev+0x18>)
   d59d0:	4604      	mov	r4, r0
        return address;
    }

    virtual size_t printTo(Print& p) const;

    void clear() { memset(&address, 0, sizeof (address)); }
   d59d2:	2211      	movs	r2, #17
   d59d4:	f840 3b04 	str.w	r3, [r0], #4
   d59d8:	2100      	movs	r1, #0
   d59da:	f000 fd68 	bl	d64ae <memset>
{
    clear();
}
   d59de:	4620      	mov	r0, r4
   d59e0:	bd10      	pop	{r4, pc}
   d59e2:	bf00      	nop
   d59e4:	000d671c 	.word	0x000d671c

000d59e8 <_ZN9IPAddressC1ERK16_HAL_IPAddress_t>:

IPAddress::IPAddress(const HAL_IPAddress& address)
   d59e8:	4603      	mov	r3, r0
   d59ea:	4a07      	ldr	r2, [pc, #28]	; (d5a08 <_ZN9IPAddressC1ERK16_HAL_IPAddress_t+0x20>)
   d59ec:	b510      	push	{r4, lr}
   d59ee:	f843 2b04 	str.w	r2, [r3], #4
{
    memcpy(&this->address, &address, sizeof(address));
   d59f2:	f101 0210 	add.w	r2, r1, #16
   d59f6:	f851 4b04 	ldr.w	r4, [r1], #4
   d59fa:	f843 4b04 	str.w	r4, [r3], #4
   d59fe:	4291      	cmp	r1, r2
   d5a00:	d1f9      	bne.n	d59f6 <_ZN9IPAddressC1ERK16_HAL_IPAddress_t+0xe>
   d5a02:	780a      	ldrb	r2, [r1, #0]
   d5a04:	701a      	strb	r2, [r3, #0]
}
   d5a06:	bd10      	pop	{r4, pc}
   d5a08:	000d671c 	.word	0x000d671c

000d5a0c <_ZN9IPAddress8set_ipv4Ehhhh>:
    return address.ipv4!=0;
#endif
}

void IPAddress::set_ipv4(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3)
{
   d5a0c:	b510      	push	{r4, lr}
    address.ipv4 = b0<<24 | b1 << 16 | b2 << 8 | b3;
   d5a0e:	f89d 4008 	ldrb.w	r4, [sp, #8]
   d5a12:	ea44 2303 	orr.w	r3, r4, r3, lsl #8
   d5a16:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   d5a1a:	ea42 6101 	orr.w	r1, r2, r1, lsl #24
        return &address;
    }

    inline void setVersion(uint8_t version) {
#if HAL_IPv6
        address.v = version;
   d5a1e:	2304      	movs	r3, #4
   d5a20:	6041      	str	r1, [r0, #4]
   d5a22:	7503      	strb	r3, [r0, #20]
   d5a24:	bd10      	pop	{r4, pc}

000d5a26 <_ZN9IPAddressaSEPKh>:
    setVersion(4);
}

IPAddress& IPAddress::operator=(const uint8_t* address)
{
   d5a26:	b537      	push	{r0, r1, r2, r4, r5, lr}
    set_ipv4(address[0], address[1], address[2], address[3]);
   d5a28:	780d      	ldrb	r5, [r1, #0]
   d5a2a:	788b      	ldrb	r3, [r1, #2]
   d5a2c:	784a      	ldrb	r2, [r1, #1]
   d5a2e:	78c9      	ldrb	r1, [r1, #3]
   d5a30:	9100      	str	r1, [sp, #0]
   d5a32:	4629      	mov	r1, r5
   d5a34:	f7ff ffea 	bl	d5a0c <_ZN9IPAddress8set_ipv4Ehhhh>
    return *this;
}
   d5a38:	b003      	add	sp, #12
   d5a3a:	bd30      	pop	{r4, r5, pc}

000d5a3c <_ZN9USBSerial14blockOnOverrunEb>:
  HAL_USB_USART_Flush_Data(_serial);
}

void USBSerial::blockOnOverrun(bool block)
{
  _blocking = block;
   d5a3c:	7441      	strb	r1, [r0, #17]
   d5a3e:	4770      	bx	lr

000d5a40 <_ZN9USBSerialD1Ev>:
#include "usb_hal.h"
#include "system_task.h"
#include "spark_wiring_startup.h"
#include "concurrent_hal.h"

class USBSerial : public Stream
   d5a40:	4770      	bx	lr

000d5a42 <_ZN9USBSerial4readEv>:
}


// Read data from buffer
int USBSerial::read()
{
   d5a42:	b508      	push	{r3, lr}
	return std::max(-1, (int)HAL_USB_USART_Receive_Data(_serial, false));
   d5a44:	2100      	movs	r1, #0
   d5a46:	7c00      	ldrb	r0, [r0, #16]
   d5a48:	f7ff fc64 	bl	d5314 <HAL_USB_USART_Receive_Data>
}
   d5a4c:	ea30 0020 	bics.w	r0, r0, r0, asr #32
   d5a50:	bf28      	it	cs
   d5a52:	f04f 30ff 	movcs.w	r0, #4294967295
   d5a56:	bd08      	pop	{r3, pc}

000d5a58 <_ZN9USBSerial4peekEv>:
{
  _blocking = block;
}

int USBSerial::peek()
{
   d5a58:	b508      	push	{r3, lr}
	return std::max(-1, (int)HAL_USB_USART_Receive_Data(_serial, true));
   d5a5a:	2101      	movs	r1, #1
   d5a5c:	7c00      	ldrb	r0, [r0, #16]
   d5a5e:	f7ff fc59 	bl	d5314 <HAL_USB_USART_Receive_Data>
}
   d5a62:	ea30 0020 	bics.w	r0, r0, r0, asr #32
   d5a66:	bf28      	it	cs
   d5a68:	f04f 30ff 	movcs.w	r0, #4294967295
   d5a6c:	bd08      	pop	{r3, pc}

000d5a6e <_ZN9USBSerial17availableForWriteEv>:
{
	return std::max(-1, (int)HAL_USB_USART_Receive_Data(_serial, false));
}

int USBSerial::availableForWrite()
{
   d5a6e:	b508      	push	{r3, lr}
  return std::max(0, (int)HAL_USB_USART_Available_Data_For_Write(_serial));
   d5a70:	7c00      	ldrb	r0, [r0, #16]
   d5a72:	f7ff fc47 	bl	d5304 <HAL_USB_USART_Available_Data_For_Write>
}
   d5a76:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
   d5a7a:	bd08      	pop	{r3, pc}

000d5a7c <_ZN9USBSerial9availableEv>:

int USBSerial::available()
{
   d5a7c:	b508      	push	{r3, lr}
	return std::max(0, (int)HAL_USB_USART_Available_Data(_serial));
   d5a7e:	7c00      	ldrb	r0, [r0, #16]
   d5a80:	f7ff fc38 	bl	d52f4 <HAL_USB_USART_Available_Data>
}
   d5a84:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
   d5a88:	bd08      	pop	{r3, pc}

000d5a8a <_ZN9USBSerial5flushEv>:
  return 0;
}

void USBSerial::flush()
{
  HAL_USB_USART_Flush_Data(_serial);
   d5a8a:	7c00      	ldrb	r0, [r0, #16]
   d5a8c:	f7ff bc52 	b.w	d5334 <HAL_USB_USART_Flush_Data>

000d5a90 <_ZN9USBSerialD0Ev>:
   d5a90:	b510      	push	{r4, lr}
   d5a92:	2114      	movs	r1, #20
   d5a94:	4604      	mov	r4, r0
   d5a96:	f000 fb95 	bl	d61c4 <_ZdlPvj>
   d5a9a:	4620      	mov	r0, r4
   d5a9c:	bd10      	pop	{r4, pc}

000d5a9e <_ZN9USBSerial5writeEh>:
{
	return std::max(0, (int)HAL_USB_USART_Available_Data(_serial));
}

size_t USBSerial::write(uint8_t byte)
{
   d5a9e:	b538      	push	{r3, r4, r5, lr}
   d5aa0:	4604      	mov	r4, r0
  if (HAL_USB_USART_Available_Data_For_Write(_serial) > 0 || _blocking) {
   d5aa2:	7c00      	ldrb	r0, [r0, #16]
{
	return std::max(0, (int)HAL_USB_USART_Available_Data(_serial));
}

size_t USBSerial::write(uint8_t byte)
{
   d5aa4:	460d      	mov	r5, r1
  if (HAL_USB_USART_Available_Data_For_Write(_serial) > 0 || _blocking) {
   d5aa6:	f7ff fc2d 	bl	d5304 <HAL_USB_USART_Available_Data_For_Write>
   d5aaa:	2800      	cmp	r0, #0
   d5aac:	dc01      	bgt.n	d5ab2 <_ZN9USBSerial5writeEh+0x14>
   d5aae:	7c60      	ldrb	r0, [r4, #17]
   d5ab0:	b128      	cbz	r0, d5abe <_ZN9USBSerial5writeEh+0x20>
    return std::max(0, (int)HAL_USB_USART_Send_Data(_serial, byte));
   d5ab2:	4629      	mov	r1, r5
   d5ab4:	7c20      	ldrb	r0, [r4, #16]
   d5ab6:	f7ff fc35 	bl	d5324 <HAL_USB_USART_Send_Data>
   d5aba:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
  }
  return 0;
}
   d5abe:	bd38      	pop	{r3, r4, r5, pc}

000d5ac0 <_ZN9USBSerialC1E20HAL_USB_USART_SerialRK20HAL_USB_USART_Config>:

  HAL_USB_USART_Config conf = acquireSerialBuffer();
  HAL_USB_USART_Init(_serial, &conf);
}

USBSerial::USBSerial(HAL_USB_USART_Serial serial, const HAL_USB_USART_Config& conf)
   d5ac0:	b510      	push	{r4, lr}
   d5ac2:	4604      	mov	r4, r0
  protected:
    void setWriteError(int err = 1) { write_error = err; }
    size_t printf_impl(bool newline, const char* format, ...);

  public:
    Print() : write_error(0) {}
   d5ac4:	2300      	movs	r3, #0
   d5ac6:	6063      	str	r3, [r4, #4]
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
   d5ac8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   d5acc:	60a3      	str	r3, [r4, #8]
   d5ace:	4b05      	ldr	r3, [pc, #20]	; (d5ae4 <_ZN9USBSerialC1E20HAL_USB_USART_SerialRK20HAL_USB_USART_Config+0x24>)
   d5ad0:	6023      	str	r3, [r4, #0]
{
  _serial = serial;
  _blocking = true;
   d5ad2:	2301      	movs	r3, #1

  HAL_USB_USART_Config conf = acquireSerialBuffer();
  HAL_USB_USART_Init(_serial, &conf);
}

USBSerial::USBSerial(HAL_USB_USART_Serial serial, const HAL_USB_USART_Config& conf)
   d5ad4:	4608      	mov	r0, r1
{
  _serial = serial;
   d5ad6:	7421      	strb	r1, [r4, #16]
  _blocking = true;
   d5ad8:	7463      	strb	r3, [r4, #17]

  HAL_USB_USART_Init(_serial, &conf);
   d5ada:	4611      	mov	r1, r2
   d5adc:	f7ff fbfa 	bl	d52d4 <HAL_USB_USART_Init>
}
   d5ae0:	4620      	mov	r0, r4
   d5ae2:	bd10      	pop	{r4, pc}
   d5ae4:	000d6730 	.word	0x000d6730

000d5ae8 <_ZN9USBSerial5beginEl>:
// Public methods
//

void USBSerial::begin(long speed)
{
    HAL_USB_USART_Begin(_serial, speed, NULL);
   d5ae8:	2200      	movs	r2, #0
   d5aea:	7c00      	ldrb	r0, [r0, #16]
   d5aec:	f7ff bbfa 	b.w	d52e4 <HAL_USB_USART_Begin>

000d5af0 <_Z19acquireSerialBufferv>:

// Preinstantiate Objects //////////////////////////////////////////////////////
#ifdef SPARK_USB_SERIAL

HAL_USB_USART_Config __attribute__((weak)) acquireSerialBuffer()
{
   d5af0:	b510      	push	{r4, lr}
  HAL_USB_USART_Config conf = {0};
   d5af2:	2214      	movs	r2, #20

// Preinstantiate Objects //////////////////////////////////////////////////////
#ifdef SPARK_USB_SERIAL

HAL_USB_USART_Config __attribute__((weak)) acquireSerialBuffer()
{
   d5af4:	4604      	mov	r4, r0
  HAL_USB_USART_Config conf = {0};
   d5af6:	2100      	movs	r1, #0
   d5af8:	f000 fcd9 	bl	d64ae <memset>
  conf.rx_buffer_size = USB_RX_BUFFER_SIZE;
  conf.tx_buffer_size = USB_TX_BUFFER_SIZE;
#endif

  return conf;
}
   d5afc:	4620      	mov	r0, r4
   d5afe:	bd10      	pop	{r4, pc}

000d5b00 <_Z16_fetch_usbserialv>:

USBSerial& _fetch_usbserial()
{
   d5b00:	b530      	push	{r4, r5, lr}
  HAL_USB_USART_Config conf = acquireSerialBuffer();
	static USBSerial _usbserial(HAL_USB_USART_SERIAL, conf);
   d5b02:	4d0e      	ldr	r5, [pc, #56]	; (d5b3c <_Z16_fetch_usbserialv+0x3c>)

  return conf;
}

USBSerial& _fetch_usbserial()
{
   d5b04:	b087      	sub	sp, #28
  HAL_USB_USART_Config conf = acquireSerialBuffer();
   d5b06:	a801      	add	r0, sp, #4
   d5b08:	f7ff fff2 	bl	d5af0 <_Z19acquireSerialBufferv>
	static USBSerial _usbserial(HAL_USB_USART_SERIAL, conf);
   d5b0c:	6829      	ldr	r1, [r5, #0]
   d5b0e:	f011 0401 	ands.w	r4, r1, #1
   d5b12:	d110      	bne.n	d5b36 <_Z16_fetch_usbserialv+0x36>
   d5b14:	4628      	mov	r0, r5
   d5b16:	f7fe fac2 	bl	d409e <__cxa_guard_acquire>
   d5b1a:	b160      	cbz	r0, d5b36 <_Z16_fetch_usbserialv+0x36>
   d5b1c:	aa01      	add	r2, sp, #4
   d5b1e:	4621      	mov	r1, r4
   d5b20:	4807      	ldr	r0, [pc, #28]	; (d5b40 <_Z16_fetch_usbserialv+0x40>)
   d5b22:	f7ff ffcd 	bl	d5ac0 <_ZN9USBSerialC1E20HAL_USB_USART_SerialRK20HAL_USB_USART_Config>
   d5b26:	4628      	mov	r0, r5
   d5b28:	f7fe fabe 	bl	d40a8 <__cxa_guard_release>
   d5b2c:	4a05      	ldr	r2, [pc, #20]	; (d5b44 <_Z16_fetch_usbserialv+0x44>)
   d5b2e:	4906      	ldr	r1, [pc, #24]	; (d5b48 <_Z16_fetch_usbserialv+0x48>)
   d5b30:	4803      	ldr	r0, [pc, #12]	; (d5b40 <_Z16_fetch_usbserialv+0x40>)
   d5b32:	f000 fb39 	bl	d61a8 <__aeabi_atexit>
	return _usbserial;
}
   d5b36:	4802      	ldr	r0, [pc, #8]	; (d5b40 <_Z16_fetch_usbserialv+0x40>)
   d5b38:	b007      	add	sp, #28
   d5b3a:	bd30      	pop	{r4, r5, pc}
   d5b3c:	2003e414 	.word	0x2003e414
   d5b40:	2003e418 	.word	0x2003e418
   d5b44:	2003def0 	.word	0x2003def0
   d5b48:	000d5a41 	.word	0x000d5a41

000d5b4c <_ZN11USARTSerialD1Ev>:
private:
  HAL_USART_Serial _serial;
  bool _blocking;
public:
  USARTSerial(HAL_USART_Serial serial, Ring_Buffer *rx_buffer, Ring_Buffer *tx_buffer);
  virtual ~USARTSerial() {};
   d5b4c:	4770      	bx	lr

000d5b4e <_ZN11USARTSerial14blockOnOverrunEb>:
    HAL_USART_Half_Duplex(_serial, Enable);
}

void USARTSerial::blockOnOverrun(bool block)
{
  _blocking = block;
   d5b4e:	7441      	strb	r1, [r0, #17]
   d5b50:	4770      	bx	lr

000d5b52 <_ZN11USARTSerial17availableForWriteEv>:
}


int USARTSerial::availableForWrite(void)
{
   d5b52:	b508      	push	{r3, lr}
  return std::max(0, (int)HAL_USART_Available_Data_For_Write(_serial));
   d5b54:	7c00      	ldrb	r0, [r0, #16]
   d5b56:	f7ff fb7d 	bl	d5254 <HAL_USART_Available_Data_For_Write>
}
   d5b5a:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
   d5b5e:	bd08      	pop	{r3, pc}

000d5b60 <_ZN11USARTSerial9availableEv>:

int USARTSerial::available(void)
{
   d5b60:	b508      	push	{r3, lr}
  return std::max(0, (int)HAL_USART_Available_Data(_serial));
   d5b62:	7c00      	ldrb	r0, [r0, #16]
   d5b64:	f7ff fb4e 	bl	d5204 <HAL_USART_Available_Data>
}
   d5b68:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
   d5b6c:	bd08      	pop	{r3, pc}

000d5b6e <_ZN11USARTSerial4peekEv>:

int USARTSerial::peek(void)
{
   d5b6e:	b508      	push	{r3, lr}
  return std::max(-1, (int)HAL_USART_Peek_Data(_serial));
   d5b70:	7c00      	ldrb	r0, [r0, #16]
   d5b72:	f7ff fb57 	bl	d5224 <HAL_USART_Peek_Data>
}
   d5b76:	ea30 0020 	bics.w	r0, r0, r0, asr #32
   d5b7a:	bf28      	it	cs
   d5b7c:	f04f 30ff 	movcs.w	r0, #4294967295
   d5b80:	bd08      	pop	{r3, pc}

000d5b82 <_ZN11USARTSerial4readEv>:

int USARTSerial::read(void)
{
   d5b82:	b508      	push	{r3, lr}
  return std::max(-1, (int)HAL_USART_Read_Data(_serial));
   d5b84:	7c00      	ldrb	r0, [r0, #16]
   d5b86:	f7ff fb45 	bl	d5214 <HAL_USART_Read_Data>
}
   d5b8a:	ea30 0020 	bics.w	r0, r0, r0, asr #32
   d5b8e:	bf28      	it	cs
   d5b90:	f04f 30ff 	movcs.w	r0, #4294967295
   d5b94:	bd08      	pop	{r3, pc}

000d5b96 <_ZN11USARTSerial5flushEv>:

void USARTSerial::flush()
{
  HAL_USART_Flush_Data(_serial);
   d5b96:	7c00      	ldrb	r0, [r0, #16]
   d5b98:	f7ff bb4c 	b.w	d5234 <HAL_USART_Flush_Data>

000d5b9c <_ZN11USARTSerialD0Ev>:
   d5b9c:	b510      	push	{r4, lr}
   d5b9e:	2114      	movs	r1, #20
   d5ba0:	4604      	mov	r4, r0
   d5ba2:	f000 fb0f 	bl	d61c4 <_ZdlPvj>
   d5ba6:	4620      	mov	r0, r4
   d5ba8:	bd10      	pop	{r4, pc}

000d5baa <_ZN11USARTSerial5writeEh>:
}

size_t USARTSerial::write(uint8_t c)
{
   d5baa:	b570      	push	{r4, r5, r6, lr}
  // attempt a write if blocking, or for non-blocking if there is room.
  if (_blocking || HAL_USART_Available_Data_For_Write(_serial) > 0) {
   d5bac:	7c45      	ldrb	r5, [r0, #17]
{
  HAL_USART_Flush_Data(_serial);
}

size_t USARTSerial::write(uint8_t c)
{
   d5bae:	4604      	mov	r4, r0
   d5bb0:	460e      	mov	r6, r1
  // attempt a write if blocking, or for non-blocking if there is room.
  if (_blocking || HAL_USART_Available_Data_For_Write(_serial) > 0) {
   d5bb2:	b925      	cbnz	r5, d5bbe <_ZN11USARTSerial5writeEh+0x14>
   d5bb4:	7c00      	ldrb	r0, [r0, #16]
   d5bb6:	f7ff fb4d 	bl	d5254 <HAL_USART_Available_Data_For_Write>
   d5bba:	2800      	cmp	r0, #0
   d5bbc:	dd05      	ble.n	d5bca <_ZN11USARTSerial5writeEh+0x20>
    // the HAL always blocks.
	  return HAL_USART_Write_Data(_serial, c);
   d5bbe:	4631      	mov	r1, r6
   d5bc0:	7c20      	ldrb	r0, [r4, #16]
  }
  return 0;
}
   d5bc2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
size_t USARTSerial::write(uint8_t c)
{
  // attempt a write if blocking, or for non-blocking if there is room.
  if (_blocking || HAL_USART_Available_Data_For_Write(_serial) > 0) {
    // the HAL always blocks.
	  return HAL_USART_Write_Data(_serial, c);
   d5bc6:	f7ff bb15 	b.w	d51f4 <HAL_USART_Write_Data>
  }
  return 0;
}
   d5bca:	4628      	mov	r0, r5
   d5bcc:	bd70      	pop	{r4, r5, r6, pc}
	...

000d5bd0 <_ZN11USARTSerialC1E16HAL_USART_SerialP11Ring_BufferS2_>:
#include "spark_wiring_constants.h"
#include "module_info.h"

// Constructors ////////////////////////////////////////////////////////////////

USARTSerial::USARTSerial(HAL_USART_Serial serial, Ring_Buffer *rx_buffer, Ring_Buffer *tx_buffer)
   d5bd0:	b510      	push	{r4, lr}
   d5bd2:	4604      	mov	r4, r0
   d5bd4:	4608      	mov	r0, r1
   d5bd6:	4611      	mov	r1, r2
   d5bd8:	2200      	movs	r2, #0
   d5bda:	6062      	str	r2, [r4, #4]
   d5bdc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   d5be0:	60a2      	str	r2, [r4, #8]
   d5be2:	4a05      	ldr	r2, [pc, #20]	; (d5bf8 <_ZN11USARTSerialC1E16HAL_USART_SerialP11Ring_BufferS2_+0x28>)
   d5be4:	6022      	str	r2, [r4, #0]
{
  _serial = serial;
  // Default is blocking mode
  _blocking = true;
   d5be6:	2201      	movs	r2, #1

// Constructors ////////////////////////////////////////////////////////////////

USARTSerial::USARTSerial(HAL_USART_Serial serial, Ring_Buffer *rx_buffer, Ring_Buffer *tx_buffer)
{
  _serial = serial;
   d5be8:	7420      	strb	r0, [r4, #16]
  // Default is blocking mode
  _blocking = true;
   d5bea:	7462      	strb	r2, [r4, #17]
  HAL_USART_Init(serial, rx_buffer, tx_buffer);
   d5bec:	461a      	mov	r2, r3
   d5bee:	f7ff faf9 	bl	d51e4 <HAL_USART_Init>
}
   d5bf2:	4620      	mov	r0, r4
   d5bf4:	bd10      	pop	{r4, pc}
   d5bf6:	bf00      	nop
   d5bf8:	000d6760 	.word	0x000d6760

000d5bfc <_ZN11USARTSerial9isEnabledEv>:
USARTSerial::operator bool() {
  return true;
}

bool USARTSerial::isEnabled() {
  return HAL_USART_Is_Enabled(_serial);
   d5bfc:	7c00      	ldrb	r0, [r0, #16]
   d5bfe:	f7ff bb21 	b.w	d5244 <HAL_USART_Is_Enabled>
	...

000d5c04 <_Z22__fetch_global_Serial1v>:
static Ring_Buffer* serial1_rx_buffer = NULL;
static Ring_Buffer* serial1_tx_buffer = NULL;
#endif

USARTSerial& __fetch_global_Serial1()
{
   d5c04:	b538      	push	{r3, r4, r5, lr}
#if ((MODULE_FUNCTION == MOD_FUNC_USER_PART) || (MODULE_FUNCTION == MOD_FUNC_MONO_FIRMWARE))
	static USARTSerial serial1(HAL_USART_SERIAL1, &serial1_rx_buffer, &serial1_tx_buffer);
   d5c06:	4d0c      	ldr	r5, [pc, #48]	; (d5c38 <_Z22__fetch_global_Serial1v+0x34>)
   d5c08:	6829      	ldr	r1, [r5, #0]
   d5c0a:	f011 0401 	ands.w	r4, r1, #1
   d5c0e:	d111      	bne.n	d5c34 <_Z22__fetch_global_Serial1v+0x30>
   d5c10:	4628      	mov	r0, r5
   d5c12:	f7fe fa44 	bl	d409e <__cxa_guard_acquire>
   d5c16:	b168      	cbz	r0, d5c34 <_Z22__fetch_global_Serial1v+0x30>
   d5c18:	4a08      	ldr	r2, [pc, #32]	; (d5c3c <_Z22__fetch_global_Serial1v+0x38>)
   d5c1a:	4b09      	ldr	r3, [pc, #36]	; (d5c40 <_Z22__fetch_global_Serial1v+0x3c>)
   d5c1c:	4809      	ldr	r0, [pc, #36]	; (d5c44 <_Z22__fetch_global_Serial1v+0x40>)
   d5c1e:	4621      	mov	r1, r4
   d5c20:	f7ff ffd6 	bl	d5bd0 <_ZN11USARTSerialC1E16HAL_USART_SerialP11Ring_BufferS2_>
   d5c24:	4628      	mov	r0, r5
   d5c26:	f7fe fa3f 	bl	d40a8 <__cxa_guard_release>
   d5c2a:	4a07      	ldr	r2, [pc, #28]	; (d5c48 <_Z22__fetch_global_Serial1v+0x44>)
   d5c2c:	4907      	ldr	r1, [pc, #28]	; (d5c4c <_Z22__fetch_global_Serial1v+0x48>)
   d5c2e:	4805      	ldr	r0, [pc, #20]	; (d5c44 <_Z22__fetch_global_Serial1v+0x40>)
   d5c30:	f000 faba 	bl	d61a8 <__aeabi_atexit>
    serial1_tx_buffer = new Ring_Buffer();
  }
  static USARTSerial serial1(HAL_USART_SERIAL1, serial1_rx_buffer, serial1_tx_buffer);
#endif
	return serial1;
}
   d5c34:	4803      	ldr	r0, [pc, #12]	; (d5c44 <_Z22__fetch_global_Serial1v+0x40>)
   d5c36:	bd38      	pop	{r3, r4, r5, pc}
   d5c38:	2003e4c4 	.word	0x2003e4c4
   d5c3c:	2003e4c8 	.word	0x2003e4c8
   d5c40:	2003e440 	.word	0x2003e440
   d5c44:	2003e42c 	.word	0x2003e42c
   d5c48:	2003def0 	.word	0x2003def0
   d5c4c:	000d5b4d 	.word	0x000d5b4d

000d5c50 <_ZN7TwoWireD1Ev>:
private:
  HAL_I2C_Interface _i2c;

public:
  TwoWire(HAL_I2C_Interface i2c, const HAL_I2C_Config& config);
  virtual ~TwoWire() {};
   d5c50:	4770      	bx	lr

000d5c52 <_ZN7TwoWire5writeEPKhj>:

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
   d5c52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   d5c54:	4606      	mov	r6, r0
   d5c56:	4615      	mov	r5, r2
   d5c58:	460c      	mov	r4, r1
   d5c5a:	188f      	adds	r7, r1, r2
  // in master/slave transmitter mode
  for(size_t i = 0; i < quantity; ++i)
   d5c5c:	42bc      	cmp	r4, r7
   d5c5e:	d006      	beq.n	d5c6e <_ZN7TwoWire5writeEPKhj+0x1c>
  {
    write(data[i]);
   d5c60:	6833      	ldr	r3, [r6, #0]
   d5c62:	f814 1b01 	ldrb.w	r1, [r4], #1
   d5c66:	689b      	ldr	r3, [r3, #8]
   d5c68:	4630      	mov	r0, r6
   d5c6a:	4798      	blx	r3
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
  // in master/slave transmitter mode
  for(size_t i = 0; i < quantity; ++i)
   d5c6c:	e7f6      	b.n	d5c5c <_ZN7TwoWire5writeEPKhj+0xa>
  {
    write(data[i]);
  }

  return quantity;
}
   d5c6e:	4628      	mov	r0, r5
   d5c70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000d5c72 <_ZN7TwoWire5writeEh>:
// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(uint8_t data)
{
  return HAL_I2C_Write_Data(_i2c, data, NULL);
   d5c72:	2200      	movs	r2, #0
   d5c74:	7c00      	ldrb	r0, [r0, #16]
   d5c76:	f7ff baf5 	b.w	d5264 <HAL_I2C_Write_Data>

000d5c7a <_ZN7TwoWire9availableEv>:
// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::available(void)
{
  return HAL_I2C_Available_Data(_i2c, NULL);
   d5c7a:	2100      	movs	r1, #0
   d5c7c:	7c00      	ldrb	r0, [r0, #16]
   d5c7e:	f7ff baf9 	b.w	d5274 <HAL_I2C_Available_Data>

000d5c82 <_ZN7TwoWire4readEv>:
// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::read(void)
{
  return HAL_I2C_Read_Data(_i2c, NULL);
   d5c82:	2100      	movs	r1, #0
   d5c84:	7c00      	ldrb	r0, [r0, #16]
   d5c86:	f7ff bafd 	b.w	d5284 <HAL_I2C_Read_Data>

000d5c8a <_ZN7TwoWire4peekEv>:
// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::peek(void)
{
  return HAL_I2C_Peek_Data(_i2c, NULL);
   d5c8a:	2100      	movs	r1, #0
   d5c8c:	7c00      	ldrb	r0, [r0, #16]
   d5c8e:	f7ff bb01 	b.w	d5294 <HAL_I2C_Peek_Data>

000d5c92 <_ZN7TwoWire5flushEv>:
}

void TwoWire::flush(void)
{
  HAL_I2C_Flush_Data(_i2c, NULL);
   d5c92:	2100      	movs	r1, #0
   d5c94:	7c00      	ldrb	r0, [r0, #16]
   d5c96:	f7ff bb05 	b.w	d52a4 <HAL_I2C_Flush_Data>

000d5c9a <_ZN7TwoWireD0Ev>:
   d5c9a:	b510      	push	{r4, lr}
   d5c9c:	2114      	movs	r1, #20
   d5c9e:	4604      	mov	r4, r0
   d5ca0:	f000 fa90 	bl	d61c4 <_ZdlPvj>
   d5ca4:	4620      	mov	r0, r4
   d5ca6:	bd10      	pop	{r4, pc}

000d5ca8 <_ZN7TwoWireC1E17HAL_I2C_InterfaceRK14HAL_I2C_Config>:
#include "i2c_hal.h"
#include "spark_wiring_thread.h"

// Constructors ////////////////////////////////////////////////////////////////

TwoWire::TwoWire(HAL_I2C_Interface i2c, const HAL_I2C_Config& conf)
   d5ca8:	b510      	push	{r4, lr}
   d5caa:	4604      	mov	r4, r0
   d5cac:	2300      	movs	r3, #0
   d5cae:	6063      	str	r3, [r4, #4]
   d5cb0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   d5cb4:	60a3      	str	r3, [r4, #8]
   d5cb6:	4b04      	ldr	r3, [pc, #16]	; (d5cc8 <_ZN7TwoWireC1E17HAL_I2C_InterfaceRK14HAL_I2C_Config+0x20>)
{
  _i2c = i2c;
   d5cb8:	7421      	strb	r1, [r4, #16]
#include "i2c_hal.h"
#include "spark_wiring_thread.h"

// Constructors ////////////////////////////////////////////////////////////////

TwoWire::TwoWire(HAL_I2C_Interface i2c, const HAL_I2C_Config& conf)
   d5cba:	4608      	mov	r0, r1
   d5cbc:	6023      	str	r3, [r4, #0]
{
  _i2c = i2c;
  HAL_I2C_Init(_i2c, &conf);
   d5cbe:	4611      	mov	r1, r2
   d5cc0:	f7ff fb00 	bl	d52c4 <HAL_I2C_Init>
}
   d5cc4:	4620      	mov	r0, r4
   d5cc6:	bd10      	pop	{r4, pc}
   d5cc8:	000d6790 	.word	0x000d6790

000d5ccc <_ZN7TwoWire9isEnabledEv>:
  HAL_I2C_Set_Callback_On_Request(_i2c, function, NULL);
}

bool TwoWire::isEnabled()
{
  return HAL_I2C_Is_Enabled(_i2c, NULL);
   d5ccc:	2100      	movs	r1, #0
   d5cce:	7c00      	ldrb	r0, [r0, #16]
   d5cd0:	f7ff baf0 	b.w	d52b4 <HAL_I2C_Is_Enabled>

000d5cd4 <_ZN5spark9MeshClass9listeningEv>:
    uint16_t getListenTimeout(void) {
        return network_get_listen_timeout(*this, 0, NULL);
    }

    bool listening(void) {
        return network_listening(*this, 0, NULL);
   d5cd4:	2200      	movs	r2, #0
   d5cd6:	4611      	mov	r1, r2
   d5cd8:	6840      	ldr	r0, [r0, #4]
   d5cda:	f7ff bb87 	b.w	d53ec <network_listening>

000d5cde <_ZN5spark9MeshClass16getListenTimeoutEv>:
    void setListenTimeout(uint16_t timeout) {
        network_set_listen_timeout(*this, timeout, NULL);
    }

    uint16_t getListenTimeout(void) {
        return network_get_listen_timeout(*this, 0, NULL);
   d5cde:	2200      	movs	r2, #0
   d5ce0:	4611      	mov	r1, r2
   d5ce2:	6840      	ldr	r0, [r0, #4]
   d5ce4:	f7ff bb92 	b.w	d540c <network_get_listen_timeout>

000d5ce8 <_ZN5spark9MeshClass16setListenTimeoutEt>:
    void listen(bool begin=true) {
        network_listen(*this, begin ? 0 : 1, NULL);
    }

    void setListenTimeout(uint16_t timeout) {
        network_set_listen_timeout(*this, timeout, NULL);
   d5ce8:	2200      	movs	r2, #0
   d5cea:	6840      	ldr	r0, [r0, #4]
   d5cec:	f7ff bb86 	b.w	d53fc <network_set_listen_timeout>

000d5cf0 <_ZN5spark9MeshClass6listenEb>:
    void disconnect() {
        network_disconnect(*this, NETWORK_DISCONNECT_REASON_USER, NULL);
    }

    void listen(bool begin=true) {
        network_listen(*this, begin ? 0 : 1, NULL);
   d5cf0:	2200      	movs	r2, #0
   d5cf2:	f081 0101 	eor.w	r1, r1, #1
   d5cf6:	6840      	ldr	r0, [r0, #4]
   d5cf8:	f7ff bb70 	b.w	d53dc <network_listen>

000d5cfc <_ZN5spark9MeshClass3offEv>:
    void on() {
        network_on(*this, 0, 0, NULL);
    }

    void off() {
        network_off(*this, 1, 0, NULL);
   d5cfc:	2300      	movs	r3, #0
   d5cfe:	461a      	mov	r2, r3
   d5d00:	2101      	movs	r1, #1
   d5d02:	6840      	ldr	r0, [r0, #4]
   d5d04:	f7ff bb62 	b.w	d53cc <network_off>

000d5d08 <_ZN5spark9MeshClass2onEv>:
    MeshClass() :
            NetworkClass(NETWORK_INTERFACE_MESH) {
    }

    void on() {
        network_on(*this, 0, 0, NULL);
   d5d08:	2300      	movs	r3, #0
   d5d0a:	461a      	mov	r2, r3
   d5d0c:	4619      	mov	r1, r3
   d5d0e:	6840      	ldr	r0, [r0, #4]
   d5d10:	f7ff bb54 	b.w	d53bc <network_on>

000d5d14 <_ZN5spark9MeshClass5readyEv>:
    bool listening(void) {
        return network_listening(*this, 0, NULL);
    }

    bool ready() {
        return network_ready(*this, 0,  NULL);
   d5d14:	2200      	movs	r2, #0
   d5d16:	4611      	mov	r1, r2
   d5d18:	6840      	ldr	r0, [r0, #4]
   d5d1a:	f7ff bb47 	b.w	d53ac <network_ready>

000d5d1e <_ZN5spark9MeshClass10connectingEv>:
    void connect(unsigned flags=0) {
        network_connect(*this, flags, 0, NULL);
    }

    bool connecting(void) {
        return network_connecting(*this, 0, NULL);
   d5d1e:	2200      	movs	r2, #0
   d5d20:	4611      	mov	r1, r2
   d5d22:	6840      	ldr	r0, [r0, #4]
   d5d24:	f7ff bb32 	b.w	d538c <network_connecting>

000d5d28 <_ZN5spark9MeshClass10disconnectEv>:
    }

    void disconnect() {
        network_disconnect(*this, NETWORK_DISCONNECT_REASON_USER, NULL);
   d5d28:	2200      	movs	r2, #0
   d5d2a:	2102      	movs	r1, #2
   d5d2c:	6840      	ldr	r0, [r0, #4]
   d5d2e:	f7ff bb35 	b.w	d539c <network_disconnect>

000d5d32 <_ZN5spark9MeshClass7connectEj>:
    void off() {
        network_off(*this, 1, 0, NULL);
    }

    void connect(unsigned flags=0) {
        network_connect(*this, flags, 0, NULL);
   d5d32:	2300      	movs	r3, #0
   d5d34:	461a      	mov	r2, r3
   d5d36:	6840      	ldr	r0, [r0, #4]
   d5d38:	f7ff bb20 	b.w	d537c <network_connect>

000d5d3c <_ZNKSt14default_deleteIN6Thread4DataEEclEPS1_.isra.6>:
	       enable_if<is_convertible<_Up*, _Tp*>::value>::type>
        default_delete(const default_delete<_Up>&) noexcept { }

      /// Calls @c delete @p __ptr
      void
      operator()(_Tp* __ptr) const
   d5d3c:	b538      	push	{r3, r4, r5, lr}
      {
	static_assert(!is_void<_Tp>::value,
		      "can't delete pointer to incomplete type");
	static_assert(sizeof(_Tp)>0,
		      "can't delete pointer to incomplete type");
	delete __ptr;
   d5d3e:	4605      	mov	r5, r0
   d5d40:	b188      	cbz	r0, d5d66 <_ZNKSt14default_deleteIN6Thread4DataEEclEPS1_.isra.6+0x2a>

      /// Destructor, invokes the deleter if the stored pointer is not null.
      ~unique_ptr() noexcept
      {
	auto& __ptr = std::get<0>(_M_t);
	if (__ptr != nullptr)
   d5d42:	6804      	ldr	r4, [r0, #0]
   d5d44:	b14c      	cbz	r4, d5d5a <_ZNKSt14default_deleteIN6Thread4DataEEclEPS1_.isra.6+0x1e>

    ~_Function_base()
    {
      if (_M_manager)
   d5d46:	68a3      	ldr	r3, [r4, #8]
   d5d48:	b11b      	cbz	r3, d5d52 <_ZNKSt14default_deleteIN6Thread4DataEEclEPS1_.isra.6+0x16>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
   d5d4a:	2203      	movs	r2, #3
   d5d4c:	4621      	mov	r1, r4
   d5d4e:	4620      	mov	r0, r4
   d5d50:	4798      	blx	r3
      {
	static_assert(!is_void<_Tp>::value,
		      "can't delete pointer to incomplete type");
	static_assert(sizeof(_Tp)>0,
		      "can't delete pointer to incomplete type");
	delete __ptr;
   d5d52:	2110      	movs	r1, #16
   d5d54:	4620      	mov	r0, r4
   d5d56:	f000 fa35 	bl	d61c4 <_ZdlPvj>
   d5d5a:	4628      	mov	r0, r5
   d5d5c:	2114      	movs	r1, #20
      }
   d5d5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      {
	static_assert(!is_void<_Tp>::value,
		      "can't delete pointer to incomplete type");
	static_assert(sizeof(_Tp)>0,
		      "can't delete pointer to incomplete type");
	delete __ptr;
   d5d62:	f000 ba2f 	b.w	d61c4 <_ZdlPvj>
   d5d66:	bd38      	pop	{r3, r4, r5, pc}

000d5d68 <_ZNKSt14default_deleteI3UDPEclEPS0_.isra.8.constprop.13>:
   d5d68:	b110      	cbz	r0, d5d70 <_ZNKSt14default_deleteI3UDPEclEPS0_.isra.8.constprop.13+0x8>
   d5d6a:	6803      	ldr	r3, [r0, #0]
   d5d6c:	685b      	ldr	r3, [r3, #4]
   d5d6e:	4718      	bx	r3
   d5d70:	4770      	bx	lr

000d5d72 <_ZN6ThreadD1Ev>:
    Thread(Thread&& thread)
        : d_(std::move(thread.d_))
    {
    }

    ~Thread()
   d5d72:	b510      	push	{r4, lr}
      }

      /// Return the stored pointer.
      pointer
      get() const noexcept
      { return std::get<0>(_M_t); }
   d5d74:	6803      	ldr	r3, [r0, #0]
   d5d76:	4604      	mov	r4, r0
        dispose();
    }

    void dispose()
    {
        if (!isValid())
   d5d78:	b1bb      	cbz	r3, d5daa <_ZN6ThreadD1Ev+0x38>
        return isCurrent();
    }

    bool isCurrent() const
    {
        return isValid() && os_thread_is_current(d_->handle);
   d5d7a:	6858      	ldr	r0, [r3, #4]
   d5d7c:	f7ff fa02 	bl	d5184 <os_thread_is_current>
   d5d80:	b978      	cbnz	r0, d5da2 <_ZN6ThreadD1Ev+0x30>
   d5d82:	6823      	ldr	r3, [r4, #0]

        // We shouldn't dispose of current thread
        if (isCurrent())
            return;

        if (!d_->exited) {
   d5d84:	7c5a      	ldrb	r2, [r3, #17]
   d5d86:	b912      	cbnz	r2, d5d8e <_ZN6ThreadD1Ev+0x1c>
        d_.reset();
    }

    bool join()
    {
        return isValid() && os_thread_join(d_->handle)==0;
   d5d88:	6858      	ldr	r0, [r3, #4]
   d5d8a:	f7ff fa03 	bl	d5194 <os_thread_join>

        if (!d_->exited) {
            join();
        }

        os_thread_cleanup(d_->handle);
   d5d8e:	6823      	ldr	r3, [r4, #0]
   d5d90:	6858      	ldr	r0, [r3, #4]
   d5d92:	f7ff fa07 	bl	d51a4 <os_thread_cleanup>
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
   d5d96:	6820      	ldr	r0, [r4, #0]
      __a = _GLIBCXX_MOVE(__b);
   d5d98:	2300      	movs	r3, #0
   d5d9a:	6023      	str	r3, [r4, #0]
      void
      reset(pointer __p = pointer()) noexcept
      {
	using std::swap;
	swap(std::get<0>(_M_t), __p);
	if (__p != pointer())
   d5d9c:	b128      	cbz	r0, d5daa <_ZN6ThreadD1Ev+0x38>
	  get_deleter()(__p);
   d5d9e:	f7ff ffcd 	bl	d5d3c <_ZNKSt14default_deleteIN6Thread4DataEEclEPS1_.isra.6>

      /// Destructor, invokes the deleter if the stored pointer is not null.
      ~unique_ptr() noexcept
      {
	auto& __ptr = std::get<0>(_M_t);
	if (__ptr != nullptr)
   d5da2:	6820      	ldr	r0, [r4, #0]
   d5da4:	b108      	cbz	r0, d5daa <_ZN6ThreadD1Ev+0x38>
	  get_deleter()(__ptr);
   d5da6:	f7ff ffc9 	bl	d5d3c <_ZNKSt14default_deleteIN6Thread4DataEEclEPS1_.isra.6>
    }

    ~Thread()
    {
        dispose();
    }
   d5daa:	4620      	mov	r0, r4
   d5dac:	bd10      	pop	{r4, pc}

000d5dae <_ZN5spark11MeshPublishD1Ev>:
    virtual float getQualityValue() const {
        return 0.0f;
    }
};

class MeshPublish {
   d5dae:	b538      	push	{r3, r4, r5, lr}
   d5db0:	4604      	mov	r4, r0

      /// Destructor, invokes the deleter if the stored pointer is not null.
      ~unique_ptr()
      {
	auto& __ptr = std::get<0>(_M_t);
	if (__ptr != nullptr)
   d5db2:	f8d0 01c4 	ldr.w	r0, [r0, #452]	; 0x1c4
   d5db6:	b108      	cbz	r0, d5dbc <_ZN5spark11MeshPublishD1Ev+0xe>
      void
      operator()(_Tp* __ptr) const
      {
	static_assert(sizeof(_Tp)>0,
		      "can't delete pointer to incomplete type");
	delete [] __ptr;
   d5db8:	f7fe f96f 	bl	d409a <_ZdaPv>
        dispose();
    }

    void dispose()
    {
        if (handle_) {
   d5dbc:	f8d4 01c0 	ldr.w	r0, [r4, #448]	; 0x1c0
   d5dc0:	b108      	cbz	r0, d5dc6 <_ZN5spark11MeshPublishD1Ev+0x18>
            os_mutex_recursive_destroy(handle_);
   d5dc2:	f7ff f9ff 	bl	d51c4 <os_mutex_recursive_destroy>

      /// Destructor, invokes the deleter if the stored pointer is not null.
      ~unique_ptr() noexcept
      {
	auto& __ptr = std::get<0>(_M_t);
	if (__ptr != nullptr)
   d5dc6:	f8d4 51bc 	ldr.w	r5, [r4, #444]	; 0x1bc
   d5dca:	b135      	cbz	r5, d5dda <_ZN5spark11MeshPublishD1Ev+0x2c>
      {
	static_assert(!is_void<_Tp>::value,
		      "can't delete pointer to incomplete type");
	static_assert(sizeof(_Tp)>0,
		      "can't delete pointer to incomplete type");
	delete __ptr;
   d5dcc:	4628      	mov	r0, r5
   d5dce:	f7ff ffd0 	bl	d5d72 <_ZN6ThreadD1Ev>
   d5dd2:	2104      	movs	r1, #4
   d5dd4:	4628      	mov	r0, r5
   d5dd6:	f000 f9f5 	bl	d61c4 <_ZdlPvj>

      /// Destructor, invokes the deleter if the stored pointer is not null.
      ~unique_ptr() noexcept
      {
	auto& __ptr = std::get<0>(_M_t);
	if (__ptr != nullptr)
   d5dda:	6820      	ldr	r0, [r4, #0]
   d5ddc:	b108      	cbz	r0, d5de2 <_ZN5spark11MeshPublishD1Ev+0x34>
	  get_deleter()(__ptr);
   d5dde:	f7ff ffc3 	bl	d5d68 <_ZNKSt14default_deleteI3UDPEclEPS0_.isra.8.constprop.13>
   d5de2:	4620      	mov	r0, r4
   d5de4:	bd38      	pop	{r3, r4, r5, pc}
	...

000d5de8 <_ZN5spark9MeshClassD1Ev>:
    RecursiveMutex mutex_;
    std::unique_ptr<uint8_t[]> buffer_;
    std::atomic_bool exit_;
};

class MeshClass : public NetworkClass, public MeshPublish {
   d5de8:	b510      	push	{r4, lr}
   d5dea:	4b04      	ldr	r3, [pc, #16]	; (d5dfc <_ZN5spark9MeshClassD1Ev+0x14>)
   d5dec:	4604      	mov	r4, r0
   d5dee:	f840 3b08 	str.w	r3, [r0], #8
   d5df2:	f7ff ffdc 	bl	d5dae <_ZN5spark11MeshPublishD1Ev>
   d5df6:	4620      	mov	r0, r4
   d5df8:	bd10      	pop	{r4, pc}
   d5dfa:	bf00      	nop
   d5dfc:	000d67b8 	.word	0x000d67b8

000d5e00 <_GLOBAL__sub_I__ZN5spark11MeshPublish13Subscriptions20event_handler_existsEPKcPFvS3_S3_EPvN17SubscriptionScope4EnumES3_>:

    return addr;
}

MeshClass Mesh;
} // namespace spark
   d5e00:	b538      	push	{r3, r4, r5, lr}
   d5e02:	4c0e      	ldr	r4, [pc, #56]	; (d5e3c <_GLOBAL__sub_I__ZN5spark11MeshPublish13Subscriptions20event_handler_existsEPKcPFvS3_S3_EPvN17SubscriptionScope4EnumES3_+0x3c>)
   d5e04:	4b0e      	ldr	r3, [pc, #56]	; (d5e40 <_GLOBAL__sub_I__ZN5spark11MeshPublish13Subscriptions20event_handler_existsEPKcPFvS3_S3_EPvN17SubscriptionScope4EnumES3_+0x40>)
   d5e06:	6023      	str	r3, [r4, #0]

  template<std::size_t _Idx, typename _Head>
    struct _Head_base<_Idx, _Head, false>
    {
      constexpr _Head_base()
      : _M_head_impl() { }
   d5e08:	2500      	movs	r5, #0
   d5e0a:	2302      	movs	r3, #2
     */
    RecursiveMutex(os_mutex_recursive_t handle) : handle_(handle) {}

    RecursiveMutex() : handle_(nullptr)
    {
        os_mutex_recursive_create(&handle_);
   d5e0c:	f504 70e4 	add.w	r0, r4, #456	; 0x1c8
   d5e10:	6063      	str	r3, [r4, #4]
   d5e12:	60a5      	str	r5, [r4, #8]
   d5e14:	f8c4 51c4 	str.w	r5, [r4, #452]	; 0x1c4
    /**
     * Creates a shared mutex.
     */
    RecursiveMutex(os_mutex_recursive_t handle) : handle_(handle) {}

    RecursiveMutex() : handle_(nullptr)
   d5e18:	f8c4 51c8 	str.w	r5, [r4, #456]	; 0x1c8
    {
        os_mutex_recursive_create(&handle_);
   d5e1c:	f7ff f9ca 	bl	d51b4 <os_mutex_recursive_create>
public:
    MeshClass() :
            NetworkClass(NETWORK_INTERFACE_MESH) {
   d5e20:	4b08      	ldr	r3, [pc, #32]	; (d5e44 <_GLOBAL__sub_I__ZN5spark11MeshPublish13Subscriptions20event_handler_existsEPKcPFvS3_S3_EPvN17SubscriptionScope4EnumES3_+0x44>)
   d5e22:	f8c4 51cc 	str.w	r5, [r4, #460]	; 0x1cc
      __atomic_base(const __atomic_base&) = delete;
      __atomic_base& operator=(const __atomic_base&) = delete;
      __atomic_base& operator=(const __atomic_base&) volatile = delete;

      // Requires __int_type convertible to _M_i.
      constexpr __atomic_base(__int_type __i) noexcept : _M_i (__i) { }
   d5e26:	f884 51d0 	strb.w	r5, [r4, #464]	; 0x1d0
   d5e2a:	6023      	str	r3, [r4, #0]
    }

    return addr;
}

MeshClass Mesh;
   d5e2c:	4620      	mov	r0, r4
   d5e2e:	4a06      	ldr	r2, [pc, #24]	; (d5e48 <_GLOBAL__sub_I__ZN5spark11MeshPublish13Subscriptions20event_handler_existsEPKcPFvS3_S3_EPvN17SubscriptionScope4EnumES3_+0x48>)
   d5e30:	4906      	ldr	r1, [pc, #24]	; (d5e4c <_GLOBAL__sub_I__ZN5spark11MeshPublish13Subscriptions20event_handler_existsEPKcPFvS3_S3_EPvN17SubscriptionScope4EnumES3_+0x4c>)
} // namespace spark
   d5e32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    }

    return addr;
}

MeshClass Mesh;
   d5e36:	f000 b9b7 	b.w	d61a8 <__aeabi_atexit>
   d5e3a:	bf00      	nop
   d5e3c:	2003e54c 	.word	0x2003e54c
   d5e40:	000d6820 	.word	0x000d6820
   d5e44:	000d67b8 	.word	0x000d67b8
   d5e48:	2003def0 	.word	0x2003def0
   d5e4c:	000d5de9 	.word	0x000d5de9

000d5e50 <_ZN5spark9WiFiClass5readyEv>:
    bool connecting(void) {
        return network_connecting(*this, 0, NULL);
    }

    bool ready(void) {
        return network_ready(*this, 0, NULL);
   d5e50:	2200      	movs	r2, #0
   d5e52:	4611      	mov	r1, r2
   d5e54:	6840      	ldr	r0, [r0, #4]
   d5e56:	f7ff baa9 	b.w	d53ac <network_ready>

000d5e5a <_ZN5spark9WiFiClass9listeningEv>:
    uint16_t getListenTimeout(void) {
        return network_get_listen_timeout(*this, 0, NULL);
    }

    bool listening(void) {
        return network_listening(*this, 0, NULL);
   d5e5a:	2200      	movs	r2, #0
   d5e5c:	4611      	mov	r1, r2
   d5e5e:	6840      	ldr	r0, [r0, #4]
   d5e60:	f7ff bac4 	b.w	d53ec <network_listening>

000d5e64 <_ZN5spark9WiFiClass16getListenTimeoutEv>:
        network_set_listen_timeout(*this, timeout, NULL);
    }
    inline void setListenTimeout(std::chrono::seconds s) { setListenTimeout(s.count()); }

    uint16_t getListenTimeout(void) {
        return network_get_listen_timeout(*this, 0, NULL);
   d5e64:	2200      	movs	r2, #0
   d5e66:	4611      	mov	r1, r2
   d5e68:	6840      	ldr	r0, [r0, #4]
   d5e6a:	f7ff bacf 	b.w	d540c <network_get_listen_timeout>

000d5e6e <_ZN5spark9WiFiClass16setListenTimeoutEt>:
    void listen(bool begin=true) {
        network_listen(*this, begin ? 0 : 1, NULL);
    }

    void setListenTimeout(uint16_t timeout) {
        network_set_listen_timeout(*this, timeout, NULL);
   d5e6e:	2200      	movs	r2, #0
   d5e70:	6840      	ldr	r0, [r0, #4]
   d5e72:	f7ff bac3 	b.w	d53fc <network_set_listen_timeout>

000d5e76 <_ZN5spark9WiFiClass6listenEb>:
    void off(void) {
        network_off(*this, 0, 0, NULL);
    }

    void listen(bool begin=true) {
        network_listen(*this, begin ? 0 : 1, NULL);
   d5e76:	2200      	movs	r2, #0
   d5e78:	f081 0101 	eor.w	r1, r1, #1
   d5e7c:	6840      	ldr	r0, [r0, #4]
   d5e7e:	f7ff baad 	b.w	d53dc <network_listen>

000d5e82 <_ZN5spark9WiFiClass3offEv>:
    void on(void) {
        network_on(*this, 0, 0, NULL);
    }

    void off(void) {
        network_off(*this, 0, 0, NULL);
   d5e82:	2300      	movs	r3, #0
   d5e84:	461a      	mov	r2, r3
   d5e86:	4619      	mov	r1, r3
   d5e88:	6840      	ldr	r0, [r0, #4]
   d5e8a:	f7ff ba9f 	b.w	d53cc <network_off>

000d5e8e <_ZN5spark9WiFiClass2onEv>:
    bool ready(void) {
        return network_ready(*this, 0, NULL);
    }

    void on(void) {
        network_on(*this, 0, 0, NULL);
   d5e8e:	2300      	movs	r3, #0
   d5e90:	461a      	mov	r2, r3
   d5e92:	4619      	mov	r1, r3
   d5e94:	6840      	ldr	r0, [r0, #4]
   d5e96:	f7ff ba91 	b.w	d53bc <network_on>

000d5e9a <_ZN5spark9WiFiClass10connectingEv>:
    void disconnect(void) {
        network_disconnect(*this, NETWORK_DISCONNECT_REASON_USER, NULL);
    }

    bool connecting(void) {
        return network_connecting(*this, 0, NULL);
   d5e9a:	2200      	movs	r2, #0
   d5e9c:	4611      	mov	r1, r2
   d5e9e:	6840      	ldr	r0, [r0, #4]
   d5ea0:	f7ff ba74 	b.w	d538c <network_connecting>

000d5ea4 <_ZN5spark9WiFiClass10disconnectEv>:
    void connect(unsigned flags=0) {
        network_connect(*this, flags, 0, NULL);
    }

    void disconnect(void) {
        network_disconnect(*this, NETWORK_DISCONNECT_REASON_USER, NULL);
   d5ea4:	2200      	movs	r2, #0
   d5ea6:	2102      	movs	r1, #2
   d5ea8:	6840      	ldr	r0, [r0, #4]
   d5eaa:	f7ff ba77 	b.w	d539c <network_disconnect>

000d5eae <_ZN5spark9WiFiClass7connectEj>:
    uint32_t ping(IPAddress remoteIP, uint8_t nTries) {
        return inet_ping(&remoteIP.raw(), *this, nTries, NULL);
    }

    void connect(unsigned flags=0) {
        network_connect(*this, flags, 0, NULL);
   d5eae:	2300      	movs	r3, #0
   d5eb0:	461a      	mov	r2, r3
   d5eb2:	6840      	ldr	r0, [r0, #4]
   d5eb4:	f7ff ba62 	b.w	d537c <network_connect>

000d5eb8 <_GLOBAL__sub_I__ZN10WiFiSignalC2ERK21wlan_connected_info_t>:
   d5eb8:	4b02      	ldr	r3, [pc, #8]	; (d5ec4 <_GLOBAL__sub_I__ZN10WiFiSignalC2ERK21wlan_connected_info_t+0xc>)
   d5eba:	2204      	movs	r2, #4
   d5ebc:	605a      	str	r2, [r3, #4]
        wlan_set_ipaddress_source(source, true, NULL);
    }

public:
    WiFiClass() :
            NetworkClass(NETWORK_INTERFACE_WIFI_STA) {
   d5ebe:	4a02      	ldr	r2, [pc, #8]	; (d5ec8 <_GLOBAL__sub_I__ZN10WiFiSignalC2ERK21wlan_connected_info_t+0x10>)
   d5ec0:	601a      	str	r2, [r3, #0]
   d5ec2:	4770      	bx	lr
   d5ec4:	2003e720 	.word	0x2003e720
   d5ec8:	000d67ec 	.word	0x000d67ec

000d5ecc <_ZN5spark12NetworkClass7connectEj>:
        return Network;
    }
}

void NetworkClass::connect(unsigned flags) {
    network_connect(*this, flags, 0, nullptr);
   d5ecc:	2300      	movs	r3, #0
   d5ece:	461a      	mov	r2, r3
   d5ed0:	6840      	ldr	r0, [r0, #4]
   d5ed2:	f7ff ba53 	b.w	d537c <network_connect>

000d5ed6 <_ZN5spark12NetworkClass10disconnectEv>:
}

void NetworkClass::disconnect() {
    network_disconnect(*this, NETWORK_DISCONNECT_REASON_USER, nullptr);
   d5ed6:	2200      	movs	r2, #0
   d5ed8:	2102      	movs	r1, #2
   d5eda:	6840      	ldr	r0, [r0, #4]
   d5edc:	f7ff ba5e 	b.w	d539c <network_disconnect>

000d5ee0 <_ZN5spark12NetworkClass10connectingEv>:
}

bool NetworkClass::connecting() {
    return network_connecting(*this, 0, nullptr);
   d5ee0:	2200      	movs	r2, #0
   d5ee2:	4611      	mov	r1, r2
   d5ee4:	6840      	ldr	r0, [r0, #4]
   d5ee6:	f7ff ba51 	b.w	d538c <network_connecting>

000d5eea <_ZN5spark12NetworkClass5readyEv>:
}

bool NetworkClass::ready() {
    return network_ready(*this, 0, nullptr);
   d5eea:	2200      	movs	r2, #0
   d5eec:	4611      	mov	r1, r2
   d5eee:	6840      	ldr	r0, [r0, #4]
   d5ef0:	f7ff ba5c 	b.w	d53ac <network_ready>

000d5ef4 <_ZN5spark12NetworkClass2onEv>:
}

void NetworkClass::on() {
    network_on(*this, 0, 0, nullptr);
   d5ef4:	2300      	movs	r3, #0
   d5ef6:	461a      	mov	r2, r3
   d5ef8:	4619      	mov	r1, r3
   d5efa:	6840      	ldr	r0, [r0, #4]
   d5efc:	f7ff ba5e 	b.w	d53bc <network_on>

000d5f00 <_ZN5spark12NetworkClass3offEv>:
}

void NetworkClass::off() {
    network_off(*this, 0, 0, nullptr);
   d5f00:	2300      	movs	r3, #0
   d5f02:	461a      	mov	r2, r3
   d5f04:	4619      	mov	r1, r3
   d5f06:	6840      	ldr	r0, [r0, #4]
   d5f08:	f7ff ba60 	b.w	d53cc <network_off>

000d5f0c <_ZN5spark12NetworkClass6listenEb>:
}

void NetworkClass::listen(bool begin) {
    network_listen(*this, begin ? 0 : 1, nullptr);
   d5f0c:	2200      	movs	r2, #0
   d5f0e:	f081 0101 	eor.w	r1, r1, #1
   d5f12:	6840      	ldr	r0, [r0, #4]
   d5f14:	f7ff ba62 	b.w	d53dc <network_listen>

000d5f18 <_ZN5spark12NetworkClass16setListenTimeoutEt>:
}

void NetworkClass::setListenTimeout(uint16_t timeout) {
    network_set_listen_timeout(*this, timeout, nullptr);
   d5f18:	2200      	movs	r2, #0
   d5f1a:	6840      	ldr	r0, [r0, #4]
   d5f1c:	f7ff ba6e 	b.w	d53fc <network_set_listen_timeout>

000d5f20 <_ZN5spark12NetworkClass16getListenTimeoutEv>:
}

uint16_t NetworkClass::getListenTimeout() {
    return network_get_listen_timeout(*this, 0, nullptr);
   d5f20:	2200      	movs	r2, #0
   d5f22:	4611      	mov	r1, r2
   d5f24:	6840      	ldr	r0, [r0, #4]
   d5f26:	f7ff ba71 	b.w	d540c <network_get_listen_timeout>

000d5f2a <_ZN5spark12NetworkClass9listeningEv>:
}

bool NetworkClass::listening() {
    return network_listening(*this, 0, nullptr);
   d5f2a:	2200      	movs	r2, #0
   d5f2c:	4611      	mov	r1, r2
   d5f2e:	6840      	ldr	r0, [r0, #4]
   d5f30:	f7ff ba5c 	b.w	d53ec <network_listening>

000d5f34 <_ZN5spark12NetworkClass7resolveEPKc>:
}

IPAddress NetworkClass::resolve(const char* name) {
   d5f34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    IPAddress addr;
#if HAL_USE_INET_HAL_POSIX
    struct addrinfo *ai = nullptr;
   d5f38:	2400      	movs	r4, #0

bool NetworkClass::listening() {
    return network_listening(*this, 0, nullptr);
}

IPAddress NetworkClass::resolve(const char* name) {
   d5f3a:	b095      	sub	sp, #84	; 0x54
   d5f3c:	4616      	mov	r6, r2
   d5f3e:	460d      	mov	r5, r1
   d5f40:	4607      	mov	r7, r0
    IPAddress addr;
   d5f42:	f7ff fd43 	bl	d59cc <_ZN9IPAddressC1Ev>
#if HAL_USE_INET_HAL_POSIX
    struct addrinfo *ai = nullptr;
    struct addrinfo hints = {};
   d5f46:	4621      	mov	r1, r4
   d5f48:	2220      	movs	r2, #32
   d5f4a:	a80c      	add	r0, sp, #48	; 0x30
}

IPAddress NetworkClass::resolve(const char* name) {
    IPAddress addr;
#if HAL_USE_INET_HAL_POSIX
    struct addrinfo *ai = nullptr;
   d5f4c:	9400      	str	r4, [sp, #0]
    struct addrinfo hints = {};
   d5f4e:	f000 faae 	bl	d64ae <memset>
    hints.ai_flags = AI_ADDRCONFIG;
   d5f52:	2340      	movs	r3, #64	; 0x40
   d5f54:	930c      	str	r3, [sp, #48]	; 0x30
    hints.ai_family = AF_UNSPEC;
    const int r = getaddrinfo(name, nullptr, &hints, &ai);
   d5f56:	4621      	mov	r1, r4
   d5f58:	466b      	mov	r3, sp
   d5f5a:	aa0c      	add	r2, sp, #48	; 0x30
   d5f5c:	4630      	mov	r0, r6
   d5f5e:	f7ff f869 	bl	d5034 <netdb_getaddrinfo>
    if (!r) {
   d5f62:	4604      	mov	r4, r0
   d5f64:	2800      	cmp	r0, #0
   d5f66:	d144      	bne.n	d5ff2 <_ZN5spark12NetworkClass7resolveEPKc+0xbe>
        bool ok = false;
        // This is not really needed if AI_ADDRCONFIG is properly supported
        bool ipv4 = network_ready(*this, NETWORK_READY_TYPE_IPV4, nullptr);
   d5f68:	4602      	mov	r2, r0
   d5f6a:	2101      	movs	r1, #1
   d5f6c:	6868      	ldr	r0, [r5, #4]
   d5f6e:	f7ff fa1d 	bl	d53ac <network_ready>
        bool ipv6 = network_ready(*this, NETWORK_READY_TYPE_IPV6, nullptr);
   d5f72:	2102      	movs	r1, #2
    hints.ai_family = AF_UNSPEC;
    const int r = getaddrinfo(name, nullptr, &hints, &ai);
    if (!r) {
        bool ok = false;
        // This is not really needed if AI_ADDRCONFIG is properly supported
        bool ipv4 = network_ready(*this, NETWORK_READY_TYPE_IPV4, nullptr);
   d5f74:	4680      	mov	r8, r0
        bool ipv6 = network_ready(*this, NETWORK_READY_TYPE_IPV6, nullptr);
   d5f76:	4622      	mov	r2, r4
   d5f78:	6868      	ldr	r0, [r5, #4]
   d5f7a:	f7ff fa17 	bl	d53ac <network_ready>
        for (auto cur = ai; cur != nullptr && !ok; cur = cur->ai_next) {
   d5f7e:	9e00      	ldr	r6, [sp, #0]
    const int r = getaddrinfo(name, nullptr, &hints, &ai);
    if (!r) {
        bool ok = false;
        // This is not really needed if AI_ADDRCONFIG is properly supported
        bool ipv4 = network_ready(*this, NETWORK_READY_TYPE_IPV4, nullptr);
        bool ipv6 = network_ready(*this, NETWORK_READY_TYPE_IPV6, nullptr);
   d5f80:	4681      	mov	r9, r0
    struct addrinfo hints = {};
    hints.ai_flags = AI_ADDRCONFIG;
    hints.ai_family = AF_UNSPEC;
    const int r = getaddrinfo(name, nullptr, &hints, &ai);
    if (!r) {
        bool ok = false;
   d5f82:	4621      	mov	r1, r4
        // This is not really needed if AI_ADDRCONFIG is properly supported
        bool ipv4 = network_ready(*this, NETWORK_READY_TYPE_IPV4, nullptr);
        bool ipv6 = network_ready(*this, NETWORK_READY_TYPE_IPV6, nullptr);
        for (auto cur = ai; cur != nullptr && !ok; cur = cur->ai_next) {
   d5f84:	2e00      	cmp	r6, #0
   d5f86:	d034      	beq.n	d5ff2 <_ZN5spark12NetworkClass7resolveEPKc+0xbe>
   d5f88:	2900      	cmp	r1, #0
   d5f8a:	d132      	bne.n	d5ff2 <_ZN5spark12NetworkClass7resolveEPKc+0xbe>
            // NOTE: using only the first entry that matches the current state of IPv4/IPv6 connectivity
            switch (cur->ai_family) {
   d5f8c:	6873      	ldr	r3, [r6, #4]
   d5f8e:	2b02      	cmp	r3, #2
   d5f90:	d002      	beq.n	d5f98 <_ZN5spark12NetworkClass7resolveEPKc+0x64>
   d5f92:	2b0a      	cmp	r3, #10
   d5f94:	d009      	beq.n	d5faa <_ZN5spark12NetworkClass7resolveEPKc+0x76>
   d5f96:	e02a      	b.n	d5fee <_ZN5spark12NetworkClass7resolveEPKc+0xba>
                case AF_INET: {
                    if (!ipv4) {
   d5f98:	f1b8 0f00 	cmp.w	r8, #0
   d5f9c:	d027      	beq.n	d5fee <_ZN5spark12NetworkClass7resolveEPKc+0xba>
                        continue;
                    }
                    // NOTE: HAL_IPAddress is little-endian
                    auto in = (struct sockaddr_in*)cur->ai_addr;
                    addr = (const uint8_t*)(&in->sin_addr.s_addr);
   d5f9e:	6971      	ldr	r1, [r6, #20]
   d5fa0:	4638      	mov	r0, r7
   d5fa2:	3104      	adds	r1, #4
   d5fa4:	f7ff fd3f 	bl	d5a26 <_ZN9IPAddressaSEPKh>
   d5fa8:	e020      	b.n	d5fec <_ZN5spark12NetworkClass7resolveEPKc+0xb8>
                    ok = true;
                    break;
                }
                case AF_INET6: {
                    if (!ipv6) {
   d5faa:	f1b9 0f00 	cmp.w	r9, #0
   d5fae:	d01e      	beq.n	d5fee <_ZN5spark12NetworkClass7resolveEPKc+0xba>
                        continue;
                    }
                    auto in6 = (struct sockaddr_in6*)cur->ai_addr;
   d5fb0:	6974      	ldr	r4, [r6, #20]
                    HAL_IPAddress a = {};
   d5fb2:	2211      	movs	r2, #17
   d5fb4:	a801      	add	r0, sp, #4
   d5fb6:	f000 fa7a 	bl	d64ae <memset>
                    a.v = 6;
   d5fba:	2306      	movs	r3, #6
   d5fbc:	f88d 3014 	strb.w	r3, [sp, #20]
                    memcpy(a.ipv6, in6->sin6_addr.s6_addr, sizeof(a.ipv6));
   d5fc0:	ad01      	add	r5, sp, #4
   d5fc2:	f104 0308 	add.w	r3, r4, #8
   d5fc6:	3418      	adds	r4, #24
   d5fc8:	6818      	ldr	r0, [r3, #0]
   d5fca:	6859      	ldr	r1, [r3, #4]
   d5fcc:	462a      	mov	r2, r5
   d5fce:	c203      	stmia	r2!, {r0, r1}
   d5fd0:	3308      	adds	r3, #8
   d5fd2:	42a3      	cmp	r3, r4
   d5fd4:	4615      	mov	r5, r2
   d5fd6:	d1f7      	bne.n	d5fc8 <_ZN5spark12NetworkClass7resolveEPKc+0x94>
                    addr = IPAddress(a);
   d5fd8:	a901      	add	r1, sp, #4
   d5fda:	a806      	add	r0, sp, #24

/**
 * The IP address stored in host order.
 *
 */
class IPAddress : public Printable {
   d5fdc:	ad07      	add	r5, sp, #28
   d5fde:	f7ff fd03 	bl	d59e8 <_ZN9IPAddressC1ERK16_HAL_IPAddress_t>
   d5fe2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   d5fe4:	1d3c      	adds	r4, r7, #4
   d5fe6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   d5fe8:	682b      	ldr	r3, [r5, #0]
   d5fea:	7023      	strb	r3, [r4, #0]
                    ok = true;
   d5fec:	2101      	movs	r1, #1
    if (!r) {
        bool ok = false;
        // This is not really needed if AI_ADDRCONFIG is properly supported
        bool ipv4 = network_ready(*this, NETWORK_READY_TYPE_IPV4, nullptr);
        bool ipv6 = network_ready(*this, NETWORK_READY_TYPE_IPV6, nullptr);
        for (auto cur = ai; cur != nullptr && !ok; cur = cur->ai_next) {
   d5fee:	69f6      	ldr	r6, [r6, #28]
   d5ff0:	e7c8      	b.n	d5f84 <_ZN5spark12NetworkClass7resolveEPKc+0x50>
                    break;
                }
            }
        }
    }
    freeaddrinfo(ai);
   d5ff2:	9800      	ldr	r0, [sp, #0]
   d5ff4:	f7ff f816 	bl	d5024 <netdb_freeaddrinfo>
    return Cellular.resolve(name);
#endif // Wiring_Cellular

#endif // HAL_USE_INET_HAL_POSIX
    return addr;
}
   d5ff8:	4638      	mov	r0, r7
   d5ffa:	b015      	add	sp, #84	; 0x54
   d5ffc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

000d6000 <_GLOBAL__sub_I__ZN5spark7NetworkE>:
   d6000:	4b02      	ldr	r3, [pc, #8]	; (d600c <_GLOBAL__sub_I__ZN5spark7NetworkE+0xc>)
   d6002:	4a03      	ldr	r2, [pc, #12]	; (d6010 <_GLOBAL__sub_I__ZN5spark7NetworkE+0x10>)
   d6004:	601a      	str	r2, [r3, #0]
   d6006:	2200      	movs	r2, #0
   d6008:	605a      	str	r2, [r3, #4]
   d600a:	4770      	bx	lr
   d600c:	2003e728 	.word	0x2003e728
   d6010:	000d6820 	.word	0x000d6820

000d6014 <pinAvailable>:

/*
 * @brief Perform safety check on desired pin to see if it's already
 * being used.  Return 0 if used, otherwise return 1 if available.
 */
bool pinAvailable(uint16_t pin) {
   d6014:	b570      	push	{r4, r5, r6, lr}

template <HAL_SPI_Interface Interface>
class SpiProxy {
public:
    static SPIClass& instance() {
        static SPIClass instance(Interface);
   d6016:	4e18      	ldr	r6, [pc, #96]	; (d6078 <pinAvailable+0x64>)
   d6018:	6831      	ldr	r1, [r6, #0]
   d601a:	f011 0501 	ands.w	r5, r1, #1
   d601e:	4604      	mov	r4, r0
   d6020:	d10a      	bne.n	d6038 <pinAvailable+0x24>
   d6022:	4630      	mov	r0, r6
   d6024:	f7fe f83b 	bl	d409e <__cxa_guard_acquire>
   d6028:	b130      	cbz	r0, d6038 <pinAvailable+0x24>
   d602a:	4629      	mov	r1, r5
   d602c:	4813      	ldr	r0, [pc, #76]	; (d607c <pinAvailable+0x68>)
   d602e:	f7ff fa61 	bl	d54f4 <_ZN8SPIClassC1E17HAL_SPI_Interface>
   d6032:	4630      	mov	r0, r6
   d6034:	f7fe f838 	bl	d40a8 <__cxa_guard_release>
    }
    void detachInterrupt() {
        instance().detachInterrupt();
    }
    bool isEnabled(void) {
        return instance().isEnabled();
   d6038:	4810      	ldr	r0, [pc, #64]	; (d607c <pinAvailable+0x68>)
   d603a:	f7ff fb08 	bl	d564e <_ZN8SPIClass9isEnabledEv>

  // SPI safety check
#ifndef SPARK_WIRING_NO_SPI
  if(SPI.isEnabled() == true && (pin == SCK || pin == MOSI || pin == MISO))
   d603e:	b128      	cbz	r0, d604c <pinAvailable+0x38>
   d6040:	f1a4 030b 	sub.w	r3, r4, #11
   d6044:	2b02      	cmp	r3, #2
   d6046:	d801      	bhi.n	d604c <pinAvailable+0x38>
  {
    return 0; // 'pin' is used
   d6048:	2000      	movs	r0, #0
   d604a:	bd70      	pop	{r4, r5, r6, pc}
  }
#endif
  // I2C safety check
#ifndef SPARK_WIRING_NO_I2C
  if(Wire.isEnabled() == true && (pin == SCL || pin == SDA))
   d604c:	f000 f886 	bl	d615c <_Z19__fetch_global_Wirev>
   d6050:	f7ff fe3c 	bl	d5ccc <_ZN7TwoWire9isEnabledEv>
   d6054:	b108      	cbz	r0, d605a <pinAvailable+0x46>
   d6056:	2c01      	cmp	r4, #1
   d6058:	d9f6      	bls.n	d6048 <pinAvailable+0x34>
    return 0; // 'pin' is used
  }
#endif
#ifndef SPARK_WIRING_NO_USART_SERIAL
  // Serial1 safety check
  if(Serial1.isEnabled() == true && (pin == RX || pin == TX))
   d605a:	f7ff fdd3 	bl	d5c04 <_Z22__fetch_global_Serial1v>
   d605e:	f7ff fdcd 	bl	d5bfc <_ZN11USARTSerial9isEnabledEv>
   d6062:	b118      	cbz	r0, d606c <pinAvailable+0x58>
   d6064:	f1a4 0309 	sub.w	r3, r4, #9
   d6068:	2b01      	cmp	r3, #1
   d606a:	d9ed      	bls.n	d6048 <pinAvailable+0x34>
  {
    return 0; // 'pin' is used
  }
#endif

  if (pin >= TOTAL_PINS)
   d606c:	2c23      	cmp	r4, #35	; 0x23
   d606e:	bf8c      	ite	hi
   d6070:	2000      	movhi	r0, #0
   d6072:	2001      	movls	r0, #1
    return 0;
  else
    return 1; // 'pin' is available
}
   d6074:	bd70      	pop	{r4, r5, r6, pc}
   d6076:	bf00      	nop
   d6078:	2003def4 	.word	0x2003def4
   d607c:	2003def8 	.word	0x2003def8

000d6080 <pinMode>:
 * or INPUT_PULLDOWN
 */
void pinMode(uint16_t pin, PinMode setMode)
{

  if(pin >= TOTAL_PINS || setMode == PIN_MODE_NONE )
   d6080:	2823      	cmp	r0, #35	; 0x23
/*
 * @brief Set the mode of the pin to OUTPUT, INPUT, INPUT_PULLUP,
 * or INPUT_PULLDOWN
 */
void pinMode(uint16_t pin, PinMode setMode)
{
   d6082:	b538      	push	{r3, r4, r5, lr}
   d6084:	4604      	mov	r4, r0
   d6086:	460d      	mov	r5, r1

  if(pin >= TOTAL_PINS || setMode == PIN_MODE_NONE )
   d6088:	d80a      	bhi.n	d60a0 <pinMode+0x20>
   d608a:	29ff      	cmp	r1, #255	; 0xff
   d608c:	d008      	beq.n	d60a0 <pinMode+0x20>
  {
    return;
  }

  // Safety check
  if( !pinAvailable(pin) ) {
   d608e:	f7ff ffc1 	bl	d6014 <pinAvailable>
   d6092:	b128      	cbz	r0, d60a0 <pinMode+0x20>
    return;
  }

  HAL_Pin_Mode(pin, setMode);
   d6094:	4629      	mov	r1, r5
   d6096:	4620      	mov	r0, r4
}
   d6098:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  // Safety check
  if( !pinAvailable(pin) ) {
    return;
  }

  HAL_Pin_Mode(pin, setMode);
   d609c:	f7fe bfe2 	b.w	d5064 <HAL_Pin_Mode>
   d60a0:	bd38      	pop	{r3, r4, r5, pc}

000d60a2 <digitalWrite>:

/*
 * @brief Sets a GPIO pin to HIGH or LOW.
 */
void digitalWrite(pin_t pin, uint8_t value)
{
   d60a2:	b538      	push	{r3, r4, r5, lr}
   d60a4:	4604      	mov	r4, r0
   d60a6:	460d      	mov	r5, r1
    PinMode mode = HAL_Get_Pin_Mode(pin);
   d60a8:	f7fe ffe4 	bl	d5074 <HAL_Get_Pin_Mode>
    if (mode==PIN_MODE_NONE || is_input_mode(mode))
   d60ac:	28ff      	cmp	r0, #255	; 0xff
   d60ae:	d010      	beq.n	d60d2 <digitalWrite+0x30>
}

inline bool is_input_mode(PinMode mode) {
    return  mode == INPUT ||
            mode == INPUT_PULLUP ||
            mode == INPUT_PULLDOWN ||
   d60b0:	2806      	cmp	r0, #6
   d60b2:	d804      	bhi.n	d60be <digitalWrite+0x1c>
   d60b4:	234d      	movs	r3, #77	; 0x4d
   d60b6:	fa23 f000 	lsr.w	r0, r3, r0
   d60ba:	07c3      	lsls	r3, r0, #31
   d60bc:	d409      	bmi.n	d60d2 <digitalWrite+0x30>
{
    PinMode mode = HAL_Get_Pin_Mode(pin);
    if (mode==PIN_MODE_NONE || is_input_mode(mode))
        return;
  // Safety check
  if( !pinAvailable(pin) ) {
   d60be:	4620      	mov	r0, r4
   d60c0:	f7ff ffa8 	bl	d6014 <pinAvailable>
   d60c4:	b128      	cbz	r0, d60d2 <digitalWrite+0x30>
    return;
  }

  HAL_GPIO_Write(pin, value);
   d60c6:	4629      	mov	r1, r5
   d60c8:	4620      	mov	r0, r4
}
   d60ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  // Safety check
  if( !pinAvailable(pin) ) {
    return;
  }

  HAL_GPIO_Write(pin, value);
   d60ce:	f7fe bfd9 	b.w	d5084 <HAL_GPIO_Write>
   d60d2:	bd38      	pop	{r3, r4, r5, pc}

000d60d4 <digitalRead>:

/*
 * @brief Reads the value of a GPIO pin. Should return either 1 (HIGH) or 0 (LOW).
 */
int32_t digitalRead(pin_t pin)
{
   d60d4:	b510      	push	{r4, lr}
   d60d6:	4604      	mov	r4, r0
    PinMode mode = HAL_Get_Pin_Mode(pin);
   d60d8:	f7fe ffcc 	bl	d5074 <HAL_Get_Pin_Mode>
    if (is_af_output_mode(mode))
   d60dc:	3804      	subs	r0, #4
   d60de:	b2c0      	uxtb	r0, r0
   d60e0:	2801      	cmp	r0, #1
   d60e2:	d908      	bls.n	d60f6 <digitalRead+0x22>
        return LOW;

    // Safety check
    if( !pinAvailable(pin) ) {
   d60e4:	4620      	mov	r0, r4
   d60e6:	f7ff ff95 	bl	d6014 <pinAvailable>
   d60ea:	b120      	cbz	r0, d60f6 <digitalRead+0x22>
      return LOW;
    }

    return HAL_GPIO_Read(pin);
   d60ec:	4620      	mov	r0, r4
}
   d60ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    // Safety check
    if( !pinAvailable(pin) ) {
      return LOW;
    }

    return HAL_GPIO_Read(pin);
   d60f2:	f7fe bfcf 	b.w	d5094 <HAL_GPIO_Read>
}
   d60f6:	2000      	movs	r0, #0
   d60f8:	bd10      	pop	{r4, pc}

000d60fa <analogRead>:
 * Note: ADC is 12-bit. Currently it returns 0-4095
 */
int32_t analogRead(pin_t pin)
{
  // Allow people to use 0-7 to define analog pins by checking to see if the values are too low.
  if(pin < FIRST_ANALOG_PIN)
   d60fa:	280d      	cmp	r0, #13
 * @brief Read the analog value of a pin.
 * Should return a 16-bit value, 0-65536 (0 = LOW, 65536 = HIGH)
 * Note: ADC is 12-bit. Currently it returns 0-4095
 */
int32_t analogRead(pin_t pin)
{
   d60fc:	b510      	push	{r4, lr}
   d60fe:	4604      	mov	r4, r0
  // Allow people to use 0-7 to define analog pins by checking to see if the values are too low.
  if(pin < FIRST_ANALOG_PIN)
  {
    pin = pin + FIRST_ANALOG_PIN;
   d6100:	bf9c      	itt	ls
   d6102:	340e      	addls	r4, #14
   d6104:	b2a4      	uxthls	r4, r4
  }

  // Safety check
  if( !pinAvailable(pin) ) {
   d6106:	4620      	mov	r0, r4
   d6108:	f7ff ff84 	bl	d6014 <pinAvailable>
   d610c:	b150      	cbz	r0, d6124 <analogRead+0x2a>
    return LOW;
  }

  if(HAL_Validate_Pin_Function(pin, PF_ADC)!=PF_ADC)
   d610e:	2103      	movs	r1, #3
   d6110:	4620      	mov	r0, r4
   d6112:	f7fe ff9f 	bl	d5054 <HAL_Validate_Pin_Function>
   d6116:	2803      	cmp	r0, #3
   d6118:	d104      	bne.n	d6124 <analogRead+0x2a>
  {
    return LOW;
  }

  return HAL_ADC_Read(pin);
   d611a:	4620      	mov	r0, r4
}
   d611c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  if(HAL_Validate_Pin_Function(pin, PF_ADC)!=PF_ADC)
  {
    return LOW;
  }

  return HAL_ADC_Read(pin);
   d6120:	f7fe bfc0 	b.w	d50a4 <HAL_ADC_Read>
}
   d6124:	2000      	movs	r0, #0
   d6126:	bd10      	pop	{r4, pc}

000d6128 <_Z17acquireWireBufferv>:
   d6128:	b570      	push	{r4, r5, r6, lr}
   d612a:	4604      	mov	r4, r0
   d612c:	2514      	movs	r5, #20
   d612e:	462a      	mov	r2, r5
   d6130:	4e09      	ldr	r6, [pc, #36]	; (d6158 <_Z17acquireWireBufferv+0x30>)
   d6132:	2100      	movs	r1, #0
   d6134:	f000 f9bb 	bl	d64ae <memset>
   d6138:	8025      	strh	r5, [r4, #0]
   d613a:	2520      	movs	r5, #32
   d613c:	4631      	mov	r1, r6
   d613e:	60a5      	str	r5, [r4, #8]
   d6140:	6125      	str	r5, [r4, #16]
   d6142:	4628      	mov	r0, r5
   d6144:	f000 f840 	bl	d61c8 <_ZnajRKSt9nothrow_t>
   d6148:	4631      	mov	r1, r6
   d614a:	6060      	str	r0, [r4, #4]
   d614c:	4628      	mov	r0, r5
   d614e:	f000 f83b 	bl	d61c8 <_ZnajRKSt9nothrow_t>
   d6152:	60e0      	str	r0, [r4, #12]
   d6154:	4620      	mov	r0, r4
   d6156:	bd70      	pop	{r4, r5, r6, pc}
   d6158:	000d684c 	.word	0x000d684c

000d615c <_Z19__fetch_global_Wirev>:
	return defaultWireConfig();
}
#endif

TwoWire& __fetch_global_Wire()
{
   d615c:	b530      	push	{r4, r5, lr}
	static TwoWire wire(HAL_I2C_INTERFACE1, acquireWireBuffer());
   d615e:	4d0e      	ldr	r5, [pc, #56]	; (d6198 <_Z19__fetch_global_Wirev+0x3c>)
   d6160:	6829      	ldr	r1, [r5, #0]
   d6162:	f011 0401 	ands.w	r4, r1, #1
	return defaultWireConfig();
}
#endif

TwoWire& __fetch_global_Wire()
{
   d6166:	b087      	sub	sp, #28
	static TwoWire wire(HAL_I2C_INTERFACE1, acquireWireBuffer());
   d6168:	d113      	bne.n	d6192 <_Z19__fetch_global_Wirev+0x36>
   d616a:	4628      	mov	r0, r5
   d616c:	f7fd ff97 	bl	d409e <__cxa_guard_acquire>
   d6170:	b178      	cbz	r0, d6192 <_Z19__fetch_global_Wirev+0x36>
   d6172:	a801      	add	r0, sp, #4
   d6174:	f7ff ffd8 	bl	d6128 <_Z17acquireWireBufferv>
   d6178:	aa01      	add	r2, sp, #4
   d617a:	4621      	mov	r1, r4
   d617c:	4807      	ldr	r0, [pc, #28]	; (d619c <_Z19__fetch_global_Wirev+0x40>)
   d617e:	f7ff fd93 	bl	d5ca8 <_ZN7TwoWireC1E17HAL_I2C_InterfaceRK14HAL_I2C_Config>
   d6182:	4628      	mov	r0, r5
   d6184:	f7fd ff90 	bl	d40a8 <__cxa_guard_release>
   d6188:	4a05      	ldr	r2, [pc, #20]	; (d61a0 <_Z19__fetch_global_Wirev+0x44>)
   d618a:	4906      	ldr	r1, [pc, #24]	; (d61a4 <_Z19__fetch_global_Wirev+0x48>)
   d618c:	4803      	ldr	r0, [pc, #12]	; (d619c <_Z19__fetch_global_Wirev+0x40>)
   d618e:	f000 f80b 	bl	d61a8 <__aeabi_atexit>
	return wire;
}
   d6192:	4802      	ldr	r0, [pc, #8]	; (d619c <_Z19__fetch_global_Wirev+0x40>)
   d6194:	b007      	add	sp, #28
   d6196:	bd30      	pop	{r4, r5, pc}
   d6198:	2003e734 	.word	0x2003e734
   d619c:	2003e738 	.word	0x2003e738
   d61a0:	2003def0 	.word	0x2003def0
   d61a4:	000d5c51 	.word	0x000d5c51

000d61a8 <__aeabi_atexit>:
   d61a8:	460b      	mov	r3, r1
   d61aa:	4601      	mov	r1, r0
   d61ac:	4618      	mov	r0, r3
   d61ae:	f000 b965 	b.w	d647c <__cxa_atexit>
	...

000d61b4 <_ZSt15get_new_handlerv>:
   d61b4:	4b02      	ldr	r3, [pc, #8]	; (d61c0 <_ZSt15get_new_handlerv+0xc>)
   d61b6:	6818      	ldr	r0, [r3, #0]
   d61b8:	f3bf 8f5f 	dmb	sy
   d61bc:	4770      	bx	lr
   d61be:	bf00      	nop
   d61c0:	2003e74c 	.word	0x2003e74c

000d61c4 <_ZdlPvj>:
   d61c4:	f7fd bf67 	b.w	d4096 <_ZdlPv>

000d61c8 <_ZnajRKSt9nothrow_t>:
   d61c8:	f000 b800 	b.w	d61cc <_ZnwjRKSt9nothrow_t>

000d61cc <_ZnwjRKSt9nothrow_t>:
   d61cc:	b510      	push	{r4, lr}
   d61ce:	2800      	cmp	r0, #0
   d61d0:	bf14      	ite	ne
   d61d2:	4604      	movne	r4, r0
   d61d4:	2401      	moveq	r4, #1
   d61d6:	4620      	mov	r0, r4
   d61d8:	f7ff f930 	bl	d543c <malloc>
   d61dc:	b920      	cbnz	r0, d61e8 <_ZnwjRKSt9nothrow_t+0x1c>
   d61de:	f7ff ffe9 	bl	d61b4 <_ZSt15get_new_handlerv>
   d61e2:	b108      	cbz	r0, d61e8 <_ZnwjRKSt9nothrow_t+0x1c>
   d61e4:	4780      	blx	r0
   d61e6:	e7f6      	b.n	d61d6 <_ZnwjRKSt9nothrow_t+0xa>
   d61e8:	bd10      	pop	{r4, pc}
	...

000d61ec <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj>:
   d61ec:	4b18      	ldr	r3, [pc, #96]	; (d6250 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x64>)
   d61ee:	681a      	ldr	r2, [r3, #0]
   d61f0:	07d1      	lsls	r1, r2, #31
   d61f2:	bf5c      	itt	pl
   d61f4:	2201      	movpl	r2, #1
   d61f6:	601a      	strpl	r2, [r3, #0]
   d61f8:	4b16      	ldr	r3, [pc, #88]	; (d6254 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x68>)
   d61fa:	681a      	ldr	r2, [r3, #0]
   d61fc:	07d2      	lsls	r2, r2, #31
   d61fe:	bf5c      	itt	pl
   d6200:	2201      	movpl	r2, #1
   d6202:	601a      	strpl	r2, [r3, #0]
   d6204:	4b14      	ldr	r3, [pc, #80]	; (d6258 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x6c>)
   d6206:	681a      	ldr	r2, [r3, #0]
   d6208:	07d0      	lsls	r0, r2, #31
   d620a:	bf5c      	itt	pl
   d620c:	2201      	movpl	r2, #1
   d620e:	601a      	strpl	r2, [r3, #0]
   d6210:	4b12      	ldr	r3, [pc, #72]	; (d625c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x70>)
   d6212:	681a      	ldr	r2, [r3, #0]
   d6214:	07d1      	lsls	r1, r2, #31
   d6216:	bf5c      	itt	pl
   d6218:	2201      	movpl	r2, #1
   d621a:	601a      	strpl	r2, [r3, #0]
   d621c:	4b10      	ldr	r3, [pc, #64]	; (d6260 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x74>)
   d621e:	681a      	ldr	r2, [r3, #0]
   d6220:	07d2      	lsls	r2, r2, #31
   d6222:	bf5c      	itt	pl
   d6224:	2201      	movpl	r2, #1
   d6226:	601a      	strpl	r2, [r3, #0]
   d6228:	4b0e      	ldr	r3, [pc, #56]	; (d6264 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x78>)
   d622a:	681a      	ldr	r2, [r3, #0]
   d622c:	07d0      	lsls	r0, r2, #31
   d622e:	bf5c      	itt	pl
   d6230:	2201      	movpl	r2, #1
   d6232:	601a      	strpl	r2, [r3, #0]
   d6234:	4b0c      	ldr	r3, [pc, #48]	; (d6268 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x7c>)
   d6236:	681a      	ldr	r2, [r3, #0]
   d6238:	07d1      	lsls	r1, r2, #31
   d623a:	bf5c      	itt	pl
   d623c:	2201      	movpl	r2, #1
   d623e:	601a      	strpl	r2, [r3, #0]
   d6240:	4b0a      	ldr	r3, [pc, #40]	; (d626c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x80>)
   d6242:	681a      	ldr	r2, [r3, #0]
   d6244:	07d2      	lsls	r2, r2, #31
   d6246:	bf5c      	itt	pl
   d6248:	2201      	movpl	r2, #1
   d624a:	601a      	strpl	r2, [r3, #0]
   d624c:	4770      	bx	lr
   d624e:	bf00      	nop
   d6250:	2003e76c 	.word	0x2003e76c
   d6254:	2003e768 	.word	0x2003e768
   d6258:	2003e764 	.word	0x2003e764
   d625c:	2003e760 	.word	0x2003e760
   d6260:	2003e75c 	.word	0x2003e75c
   d6264:	2003e758 	.word	0x2003e758
   d6268:	2003e754 	.word	0x2003e754
   d626c:	2003e750 	.word	0x2003e750

000d6270 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj>:
   d6270:	4b24      	ldr	r3, [pc, #144]	; (d6304 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x94>)
   d6272:	681a      	ldr	r2, [r3, #0]
   d6274:	07d0      	lsls	r0, r2, #31
   d6276:	bf5c      	itt	pl
   d6278:	2201      	movpl	r2, #1
   d627a:	601a      	strpl	r2, [r3, #0]
   d627c:	4b22      	ldr	r3, [pc, #136]	; (d6308 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x98>)
   d627e:	681a      	ldr	r2, [r3, #0]
   d6280:	07d1      	lsls	r1, r2, #31
   d6282:	bf5c      	itt	pl
   d6284:	2201      	movpl	r2, #1
   d6286:	601a      	strpl	r2, [r3, #0]
   d6288:	4b20      	ldr	r3, [pc, #128]	; (d630c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x9c>)
   d628a:	681a      	ldr	r2, [r3, #0]
   d628c:	07d2      	lsls	r2, r2, #31
   d628e:	bf5c      	itt	pl
   d6290:	2201      	movpl	r2, #1
   d6292:	601a      	strpl	r2, [r3, #0]
   d6294:	4b1e      	ldr	r3, [pc, #120]	; (d6310 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa0>)
   d6296:	681a      	ldr	r2, [r3, #0]
   d6298:	07d0      	lsls	r0, r2, #31
   d629a:	bf5c      	itt	pl
   d629c:	2201      	movpl	r2, #1
   d629e:	601a      	strpl	r2, [r3, #0]
   d62a0:	4b1c      	ldr	r3, [pc, #112]	; (d6314 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa4>)
   d62a2:	681a      	ldr	r2, [r3, #0]
   d62a4:	07d1      	lsls	r1, r2, #31
   d62a6:	bf5c      	itt	pl
   d62a8:	2201      	movpl	r2, #1
   d62aa:	601a      	strpl	r2, [r3, #0]
   d62ac:	4b1a      	ldr	r3, [pc, #104]	; (d6318 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa8>)
   d62ae:	681a      	ldr	r2, [r3, #0]
   d62b0:	07d2      	lsls	r2, r2, #31
   d62b2:	bf5c      	itt	pl
   d62b4:	2201      	movpl	r2, #1
   d62b6:	601a      	strpl	r2, [r3, #0]
   d62b8:	4b18      	ldr	r3, [pc, #96]	; (d631c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xac>)
   d62ba:	681a      	ldr	r2, [r3, #0]
   d62bc:	07d0      	lsls	r0, r2, #31
   d62be:	bf5c      	itt	pl
   d62c0:	2201      	movpl	r2, #1
   d62c2:	601a      	strpl	r2, [r3, #0]
   d62c4:	4b16      	ldr	r3, [pc, #88]	; (d6320 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb0>)
   d62c6:	681a      	ldr	r2, [r3, #0]
   d62c8:	07d1      	lsls	r1, r2, #31
   d62ca:	bf5c      	itt	pl
   d62cc:	2201      	movpl	r2, #1
   d62ce:	601a      	strpl	r2, [r3, #0]
   d62d0:	4b14      	ldr	r3, [pc, #80]	; (d6324 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb4>)
   d62d2:	681a      	ldr	r2, [r3, #0]
   d62d4:	07d2      	lsls	r2, r2, #31
   d62d6:	bf5c      	itt	pl
   d62d8:	2201      	movpl	r2, #1
   d62da:	601a      	strpl	r2, [r3, #0]
   d62dc:	4b12      	ldr	r3, [pc, #72]	; (d6328 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb8>)
   d62de:	681a      	ldr	r2, [r3, #0]
   d62e0:	07d0      	lsls	r0, r2, #31
   d62e2:	bf5c      	itt	pl
   d62e4:	2201      	movpl	r2, #1
   d62e6:	601a      	strpl	r2, [r3, #0]
   d62e8:	4b10      	ldr	r3, [pc, #64]	; (d632c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xbc>)
   d62ea:	681a      	ldr	r2, [r3, #0]
   d62ec:	07d1      	lsls	r1, r2, #31
   d62ee:	bf5c      	itt	pl
   d62f0:	2201      	movpl	r2, #1
   d62f2:	601a      	strpl	r2, [r3, #0]
   d62f4:	4b0e      	ldr	r3, [pc, #56]	; (d6330 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xc0>)
   d62f6:	681a      	ldr	r2, [r3, #0]
   d62f8:	07d2      	lsls	r2, r2, #31
   d62fa:	bf5c      	itt	pl
   d62fc:	2201      	movpl	r2, #1
   d62fe:	601a      	strpl	r2, [r3, #0]
   d6300:	4770      	bx	lr
   d6302:	bf00      	nop
   d6304:	2003e79c 	.word	0x2003e79c
   d6308:	2003e798 	.word	0x2003e798
   d630c:	2003e794 	.word	0x2003e794
   d6310:	2003e790 	.word	0x2003e790
   d6314:	2003e78c 	.word	0x2003e78c
   d6318:	2003e788 	.word	0x2003e788
   d631c:	2003e784 	.word	0x2003e784
   d6320:	2003e780 	.word	0x2003e780
   d6324:	2003e77c 	.word	0x2003e77c
   d6328:	2003e778 	.word	0x2003e778
   d632c:	2003e774 	.word	0x2003e774
   d6330:	2003e770 	.word	0x2003e770

000d6334 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj>:
   d6334:	4b24      	ldr	r3, [pc, #144]	; (d63c8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x94>)
   d6336:	681a      	ldr	r2, [r3, #0]
   d6338:	07d0      	lsls	r0, r2, #31
   d633a:	bf5c      	itt	pl
   d633c:	2201      	movpl	r2, #1
   d633e:	601a      	strpl	r2, [r3, #0]
   d6340:	4b22      	ldr	r3, [pc, #136]	; (d63cc <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x98>)
   d6342:	681a      	ldr	r2, [r3, #0]
   d6344:	07d1      	lsls	r1, r2, #31
   d6346:	bf5c      	itt	pl
   d6348:	2201      	movpl	r2, #1
   d634a:	601a      	strpl	r2, [r3, #0]
   d634c:	4b20      	ldr	r3, [pc, #128]	; (d63d0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x9c>)
   d634e:	681a      	ldr	r2, [r3, #0]
   d6350:	07d2      	lsls	r2, r2, #31
   d6352:	bf5c      	itt	pl
   d6354:	2201      	movpl	r2, #1
   d6356:	601a      	strpl	r2, [r3, #0]
   d6358:	4b1e      	ldr	r3, [pc, #120]	; (d63d4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa0>)
   d635a:	681a      	ldr	r2, [r3, #0]
   d635c:	07d0      	lsls	r0, r2, #31
   d635e:	bf5c      	itt	pl
   d6360:	2201      	movpl	r2, #1
   d6362:	601a      	strpl	r2, [r3, #0]
   d6364:	4b1c      	ldr	r3, [pc, #112]	; (d63d8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa4>)
   d6366:	681a      	ldr	r2, [r3, #0]
   d6368:	07d1      	lsls	r1, r2, #31
   d636a:	bf5c      	itt	pl
   d636c:	2201      	movpl	r2, #1
   d636e:	601a      	strpl	r2, [r3, #0]
   d6370:	4b1a      	ldr	r3, [pc, #104]	; (d63dc <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa8>)
   d6372:	681a      	ldr	r2, [r3, #0]
   d6374:	07d2      	lsls	r2, r2, #31
   d6376:	bf5c      	itt	pl
   d6378:	2201      	movpl	r2, #1
   d637a:	601a      	strpl	r2, [r3, #0]
   d637c:	4b18      	ldr	r3, [pc, #96]	; (d63e0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xac>)
   d637e:	681a      	ldr	r2, [r3, #0]
   d6380:	07d0      	lsls	r0, r2, #31
   d6382:	bf5c      	itt	pl
   d6384:	2201      	movpl	r2, #1
   d6386:	601a      	strpl	r2, [r3, #0]
   d6388:	4b16      	ldr	r3, [pc, #88]	; (d63e4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb0>)
   d638a:	681a      	ldr	r2, [r3, #0]
   d638c:	07d1      	lsls	r1, r2, #31
   d638e:	bf5c      	itt	pl
   d6390:	2201      	movpl	r2, #1
   d6392:	601a      	strpl	r2, [r3, #0]
   d6394:	4b14      	ldr	r3, [pc, #80]	; (d63e8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb4>)
   d6396:	681a      	ldr	r2, [r3, #0]
   d6398:	07d2      	lsls	r2, r2, #31
   d639a:	bf5c      	itt	pl
   d639c:	2201      	movpl	r2, #1
   d639e:	601a      	strpl	r2, [r3, #0]
   d63a0:	4b12      	ldr	r3, [pc, #72]	; (d63ec <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb8>)
   d63a2:	681a      	ldr	r2, [r3, #0]
   d63a4:	07d0      	lsls	r0, r2, #31
   d63a6:	bf5c      	itt	pl
   d63a8:	2201      	movpl	r2, #1
   d63aa:	601a      	strpl	r2, [r3, #0]
   d63ac:	4b10      	ldr	r3, [pc, #64]	; (d63f0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xbc>)
   d63ae:	681a      	ldr	r2, [r3, #0]
   d63b0:	07d1      	lsls	r1, r2, #31
   d63b2:	bf5c      	itt	pl
   d63b4:	2201      	movpl	r2, #1
   d63b6:	601a      	strpl	r2, [r3, #0]
   d63b8:	4b0e      	ldr	r3, [pc, #56]	; (d63f4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xc0>)
   d63ba:	681a      	ldr	r2, [r3, #0]
   d63bc:	07d2      	lsls	r2, r2, #31
   d63be:	bf5c      	itt	pl
   d63c0:	2201      	movpl	r2, #1
   d63c2:	601a      	strpl	r2, [r3, #0]
   d63c4:	4770      	bx	lr
   d63c6:	bf00      	nop
   d63c8:	2003e7cc 	.word	0x2003e7cc
   d63cc:	2003e7c8 	.word	0x2003e7c8
   d63d0:	2003e7c4 	.word	0x2003e7c4
   d63d4:	2003e7c0 	.word	0x2003e7c0
   d63d8:	2003e7bc 	.word	0x2003e7bc
   d63dc:	2003e7b8 	.word	0x2003e7b8
   d63e0:	2003e7b4 	.word	0x2003e7b4
   d63e4:	2003e7b0 	.word	0x2003e7b0
   d63e8:	2003e7ac 	.word	0x2003e7ac
   d63ec:	2003e7a8 	.word	0x2003e7a8
   d63f0:	2003e7a4 	.word	0x2003e7a4
   d63f4:	2003e7a0 	.word	0x2003e7a0

000d63f8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj>:
   d63f8:	4b18      	ldr	r3, [pc, #96]	; (d645c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x64>)
   d63fa:	681a      	ldr	r2, [r3, #0]
   d63fc:	07d1      	lsls	r1, r2, #31
   d63fe:	bf5c      	itt	pl
   d6400:	2201      	movpl	r2, #1
   d6402:	601a      	strpl	r2, [r3, #0]
   d6404:	4b16      	ldr	r3, [pc, #88]	; (d6460 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x68>)
   d6406:	681a      	ldr	r2, [r3, #0]
   d6408:	07d2      	lsls	r2, r2, #31
   d640a:	bf5c      	itt	pl
   d640c:	2201      	movpl	r2, #1
   d640e:	601a      	strpl	r2, [r3, #0]
   d6410:	4b14      	ldr	r3, [pc, #80]	; (d6464 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x6c>)
   d6412:	681a      	ldr	r2, [r3, #0]
   d6414:	07d0      	lsls	r0, r2, #31
   d6416:	bf5c      	itt	pl
   d6418:	2201      	movpl	r2, #1
   d641a:	601a      	strpl	r2, [r3, #0]
   d641c:	4b12      	ldr	r3, [pc, #72]	; (d6468 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x70>)
   d641e:	681a      	ldr	r2, [r3, #0]
   d6420:	07d1      	lsls	r1, r2, #31
   d6422:	bf5c      	itt	pl
   d6424:	2201      	movpl	r2, #1
   d6426:	601a      	strpl	r2, [r3, #0]
   d6428:	4b10      	ldr	r3, [pc, #64]	; (d646c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x74>)
   d642a:	681a      	ldr	r2, [r3, #0]
   d642c:	07d2      	lsls	r2, r2, #31
   d642e:	bf5c      	itt	pl
   d6430:	2201      	movpl	r2, #1
   d6432:	601a      	strpl	r2, [r3, #0]
   d6434:	4b0e      	ldr	r3, [pc, #56]	; (d6470 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x78>)
   d6436:	681a      	ldr	r2, [r3, #0]
   d6438:	07d0      	lsls	r0, r2, #31
   d643a:	bf5c      	itt	pl
   d643c:	2201      	movpl	r2, #1
   d643e:	601a      	strpl	r2, [r3, #0]
   d6440:	4b0c      	ldr	r3, [pc, #48]	; (d6474 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x7c>)
   d6442:	681a      	ldr	r2, [r3, #0]
   d6444:	07d1      	lsls	r1, r2, #31
   d6446:	bf5c      	itt	pl
   d6448:	2201      	movpl	r2, #1
   d644a:	601a      	strpl	r2, [r3, #0]
   d644c:	4b0a      	ldr	r3, [pc, #40]	; (d6478 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x80>)
   d644e:	681a      	ldr	r2, [r3, #0]
   d6450:	07d2      	lsls	r2, r2, #31
   d6452:	bf5c      	itt	pl
   d6454:	2201      	movpl	r2, #1
   d6456:	601a      	strpl	r2, [r3, #0]
   d6458:	4770      	bx	lr
   d645a:	bf00      	nop
   d645c:	2003e7ec 	.word	0x2003e7ec
   d6460:	2003e7e8 	.word	0x2003e7e8
   d6464:	2003e7e4 	.word	0x2003e7e4
   d6468:	2003e7e0 	.word	0x2003e7e0
   d646c:	2003e7dc 	.word	0x2003e7dc
   d6470:	2003e7d8 	.word	0x2003e7d8
   d6474:	2003e7d4 	.word	0x2003e7d4
   d6478:	2003e7d0 	.word	0x2003e7d0

000d647c <__cxa_atexit>:
   d647c:	b510      	push	{r4, lr}
   d647e:	4c05      	ldr	r4, [pc, #20]	; (d6494 <__cxa_atexit+0x18>)
   d6480:	4613      	mov	r3, r2
   d6482:	b12c      	cbz	r4, d6490 <__cxa_atexit+0x14>
   d6484:	460a      	mov	r2, r1
   d6486:	4601      	mov	r1, r0
   d6488:	2002      	movs	r0, #2
   d648a:	f3af 8000 	nop.w
   d648e:	bd10      	pop	{r4, pc}
   d6490:	4620      	mov	r0, r4
   d6492:	bd10      	pop	{r4, pc}
   d6494:	00000000 	.word	0x00000000

000d6498 <memcpy>:
   d6498:	b510      	push	{r4, lr}
   d649a:	1e43      	subs	r3, r0, #1
   d649c:	440a      	add	r2, r1
   d649e:	4291      	cmp	r1, r2
   d64a0:	d004      	beq.n	d64ac <memcpy+0x14>
   d64a2:	f811 4b01 	ldrb.w	r4, [r1], #1
   d64a6:	f803 4f01 	strb.w	r4, [r3, #1]!
   d64aa:	e7f8      	b.n	d649e <memcpy+0x6>
   d64ac:	bd10      	pop	{r4, pc}

000d64ae <memset>:
   d64ae:	4402      	add	r2, r0
   d64b0:	4603      	mov	r3, r0
   d64b2:	4293      	cmp	r3, r2
   d64b4:	d002      	beq.n	d64bc <memset+0xe>
   d64b6:	f803 1b01 	strb.w	r1, [r3], #1
   d64ba:	e7fa      	b.n	d64b2 <memset+0x4>
   d64bc:	4770      	bx	lr
	...

000d64c0 <srand>:
   d64c0:	b538      	push	{r3, r4, r5, lr}
   d64c2:	4b12      	ldr	r3, [pc, #72]	; (d650c <srand+0x4c>)
   d64c4:	681c      	ldr	r4, [r3, #0]
   d64c6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   d64c8:	4605      	mov	r5, r0
   d64ca:	b9d3      	cbnz	r3, d6502 <srand+0x42>
   d64cc:	2018      	movs	r0, #24
   d64ce:	f7fe ffb5 	bl	d543c <malloc>
   d64d2:	f243 330e 	movw	r3, #13070	; 0x330e
   d64d6:	63a0      	str	r0, [r4, #56]	; 0x38
   d64d8:	8003      	strh	r3, [r0, #0]
   d64da:	f64a 33cd 	movw	r3, #43981	; 0xabcd
   d64de:	8043      	strh	r3, [r0, #2]
   d64e0:	f241 2334 	movw	r3, #4660	; 0x1234
   d64e4:	8083      	strh	r3, [r0, #4]
   d64e6:	f24e 636d 	movw	r3, #58989	; 0xe66d
   d64ea:	80c3      	strh	r3, [r0, #6]
   d64ec:	f64d 63ec 	movw	r3, #57068	; 0xdeec
   d64f0:	8103      	strh	r3, [r0, #8]
   d64f2:	2305      	movs	r3, #5
   d64f4:	8143      	strh	r3, [r0, #10]
   d64f6:	230b      	movs	r3, #11
   d64f8:	8183      	strh	r3, [r0, #12]
   d64fa:	2201      	movs	r2, #1
   d64fc:	2300      	movs	r3, #0
   d64fe:	e9c0 2304 	strd	r2, r3, [r0, #16]
   d6502:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   d6504:	2200      	movs	r2, #0
   d6506:	611d      	str	r5, [r3, #16]
   d6508:	615a      	str	r2, [r3, #20]
   d650a:	bd38      	pop	{r3, r4, r5, pc}
   d650c:	2003deec 	.word	0x2003deec

000d6510 <strlen>:
   d6510:	4603      	mov	r3, r0
   d6512:	f813 2b01 	ldrb.w	r2, [r3], #1
   d6516:	2a00      	cmp	r2, #0
   d6518:	d1fb      	bne.n	d6512 <strlen+0x2>
   d651a:	1a18      	subs	r0, r3, r0
   d651c:	3801      	subs	r0, #1
   d651e:	4770      	bx	lr

000d6520 <dynalib_user>:
   d6520:	401d 000d 4059 000d 4085 000d 4089 000d     .@..Y@...@...@..
   d6530:	0000 0000                                   ....

000d6534 <_ZTVN8particle13__SPISettingsE>:
	...
   d653c:	40dd 000d                                   .@..

000d6540 <_ZTV6SdFile>:
	...
   d6548:	40af 000d 40b1 000d 40c5 000d 40bf 000d     .@...@...@...@..
   d6558:	6564 6166 6c75 2074 4d00 4253 4c00 4253     default .MSB.LSB
   d6568:	3c00 5053 5349 7465 6974 676e 2073 6564     .<SPISettings de
   d6578:	6166 6c75 3e74 3c00 5053 5349 7465 6974     fault>.<SPISetti
   d6588:	676e 2073 7325 6c25 2075 7325 4d20 444f     ngs %s%lu %s MOD
   d6598:	2545 3e64 7600 6c61 6575 3d20 2520 0a69     E%d>.value = %i.
   d65a8:	0000 0000 c000 4001 1000 4002 2000 4002     .......@...@. .@

000d65b8 <CSWTCH.65>:
   d65b8:	012c 0000 0018 0000 01f4 0000 012c 0000     ,...........,...
   d65c8:	0050 0000                                   P...

000d65cc <_ZTVN5spark13EthernetClassE>:
	...
   d65d4:	54cb 000d 54c1 000d 54b7 000d 54ad 000d     .T...T...T...T..
   d65e4:	54a1 000d 5495 000d 5489 000d 5481 000d     .T...T...T...T..
   d65f4:	5477 000d 546d 000d 5f35 000d               wT..mT..5_..

000d6600 <_ZN12_GLOBAL__N_1L14clock_divisorsE>:
   d6600:	0800 1810 2820 3830 6162 6475 5300 7265     .... (08baud.Ser
   d6610:	6169 006c 6553 6972 6c61 0031 7974 6570     ial.Serial1.type
   d6620:	7000 7261 6d61 6300 646d 6900 0064 6e68     .param.cmd.id.hn
   d6630:	0064 7473 6d72 6600 6c69 0074 766c 006c     d.strm.filt.lvl.
   d6640:	6461 4864 6e61 6c64 7265 7200 6d65 766f     addHandler.remov
   d6650:	4865 6e61 6c64 7265 6500 756e 486d 6e61     eHandler.enumHan
   d6660:	6c64 7265 0073 534a 4e4f 7453 6572 6d61     dlers.JSONStream
   d6670:	6f4c 4867 6e61 6c64 7265 6100 7070 2500     LogHandler.app.%
   d6680:	3130 7530 0020 205d 2500 0064 202c 2800     010u .] .%d., .(
   d6690:	3a29 0020 5b20 6300 646f 2065 203d 2500     ): . [.code = .%
   d66a0:	0069 6564 6174 6c69 2073 203d 0d00 000a     i.details = ....
   d66b0:	0066 6e6c 6600 006e 6f63 6564 6400 7465     f.ln.fn.code.det
   d66c0:	6961 006c 6f6e 656e 7400 6172 6563 6900     ail.none.trace.i
   d66d0:	666e 006f 6177 6e72 6500 7272 726f 7000     nfo.warn.error.p
   d66e0:	6e61 6369 6100 6c6c 5a00 2500 302b 6433     anic.all.Z.%+03d
   d66f0:	253a 3230 0075 5925 252d 2d6d 6425 2554     :%02u.%Y-%m-%dT%
   d6700:	3a48 4d25 253a 2553 007a 7361 7463 6d69     H:%M:%S%z.asctim
   d6710:	0065 0000                                   e...

000d6714 <_ZTV9IPAddress>:
	...
   d671c:	5969 000d 5959 000d 595b 000d               iY..YY..[Y..

000d6728 <_ZTV9USBSerial>:
	...
   d6730:	5a41 000d 5a91 000d 5a9f 000d 56e1 000d     AZ...Z...Z...V..
   d6740:	5a7d 000d 5a43 000d 5a59 000d 5a8b 000d     }Z..CZ..YZ...Z..
   d6750:	5a6f 000d 5a3d 000d                         oZ..=Z..

000d6758 <_ZTV11USARTSerial>:
	...
   d6760:	5b4d 000d 5b9d 000d 5bab 000d 56e1 000d     M[...[...[...V..
   d6770:	5b61 000d 5b83 000d 5b6f 000d 5b97 000d     a[...[..o[...[..
   d6780:	5b4f 000d 5b53 000d                         O[..S[..

000d6788 <_ZTV7TwoWire>:
	...
   d6790:	5c51 000d 5c9b 000d 5c73 000d 5c53 000d     Q\...\..s\..S\..
   d67a0:	5c7b 000d 5c83 000d 5c8b 000d 5c93 000d     {\...\...\...\..

000d67b0 <_ZTVN5spark9MeshClassE>:
	...
   d67b8:	5d33 000d 5d29 000d 5d1f 000d 5d15 000d     3]..)]...]...]..
   d67c8:	5d09 000d 5cfd 000d 5cf1 000d 5ce9 000d     .]...\...\...\..
   d67d8:	5cdf 000d 5cd5 000d 5f35 000d               .\...\..5_..

000d67e4 <_ZTVN5spark9WiFiClassE>:
	...
   d67ec:	5eaf 000d 5ea5 000d 5e9b 000d 5e51 000d     .^...^...^..Q^..
   d67fc:	5e8f 000d 5e83 000d 5e77 000d 5e6f 000d     .^...^..w^..o^..
   d680c:	5e65 000d 5e5b 000d 5f35 000d               e^..[^..5_..

000d6818 <_ZTVN5spark12NetworkClassE>:
	...
   d6820:	5ecd 000d 5ed7 000d 5ee1 000d 5eeb 000d     .^...^...^...^..
   d6830:	5ef5 000d 5f01 000d 5f0d 000d 5f19 000d     .^..._..._..._..
   d6840:	5f21 000d 5f2b 000d 5f35 000d               !_..+_..5_..

000d684c <_ZSt7nothrow>:
   d684c:	0000 0000                                   ....

000d6850 <__sf_fake_stdin>:
	...

000d6870 <__sf_fake_stdout>:
	...

000d6890 <__sf_fake_stderr>:
	...
   d68b0:	0043                                        C.

000d68b2 <link_const_variable_data_end>:
	...

000d68b4 <link_constructors_location>:
   d68b4:	000d4211 	.word	0x000d4211
   d68b8:	000d4741 	.word	0x000d4741
   d68bc:	000d4755 	.word	0x000d4755
   d68c0:	000d4759 	.word	0x000d4759
   d68c4:	000d4777 	.word	0x000d4777
   d68c8:	000d477b 	.word	0x000d477b
   d68cc:	000d477f 	.word	0x000d477f
   d68d0:	000d4783 	.word	0x000d4783
   d68d4:	000d4a51 	.word	0x000d4a51
   d68d8:	000d4a75 	.word	0x000d4a75
   d68dc:	000d4a79 	.word	0x000d4a79
   d68e0:	000d4c5f 	.word	0x000d4c5f
   d68e4:	000d4c63 	.word	0x000d4c63
   d68e8:	000d4c67 	.word	0x000d4c67
   d68ec:	000d4f95 	.word	0x000d4f95
   d68f0:	000d4f99 	.word	0x000d4f99
   d68f4:	000d4f9d 	.word	0x000d4f9d
   d68f8:	000d5021 	.word	0x000d5021
   d68fc:	000d54d5 	.word	0x000d54d5
   d6900:	000d5675 	.word	0x000d5675
   d6904:	000d56b9 	.word	0x000d56b9
   d6908:	000d57e9 	.word	0x000d57e9
   d690c:	000d57f9 	.word	0x000d57f9
   d6910:	000d582d 	.word	0x000d582d
   d6914:	000d5e01 	.word	0x000d5e01
   d6918:	000d5eb9 	.word	0x000d5eb9
   d691c:	000d6001 	.word	0x000d6001
   d6920:	000d61ed 	.word	0x000d61ed
   d6924:	000d6271 	.word	0x000d6271
   d6928:	000d6335 	.word	0x000d6335
   d692c:	000d63f9 	.word	0x000d63f9
