#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr 19 15:30:55 2023
# Process ID: 15040
# Current directory: C:/Users/WPT_Bench/Documents/IPFPGA-sample_Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10068 C:\Users\WPT_Bench\Documents\IPFPGA-sample_Vivado\IPFPGA-sample.xpr
# Log file: C:/Users/WPT_Bench/Documents/IPFPGA-sample_Vivado/vivado.log
# Journal file: C:/Users/WPT_Bench/Documents/IPFPGA-sample_Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/WPT_Bench/Documents/IPFPGA-sample_Vivado/IPFPGA-sample.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list u_clk_gen/CLK100M_OUT ]]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_io_top/u_pwm_if/carrier_cnt[0]} {u_io_top/u_pwm_if/carrier_cnt[1]} {u_io_top/u_pwm_if/carrier_cnt[2]} {u_io_top/u_pwm_if/carrier_cnt[3]} {u_io_top/u_pwm_if/carrier_cnt[4]} {u_io_top/u_pwm_if/carrier_cnt[5]} {u_io_top/u_pwm_if/carrier_cnt[6]} {u_io_top/u_pwm_if/carrier_cnt[7]} {u_io_top/u_pwm_if/carrier_cnt[8]} {u_io_top/u_pwm_if/carrier_cnt[9]} {u_io_top/u_pwm_if/carrier_cnt[10]} {u_io_top/u_pwm_if/carrier_cnt[11]} {u_io_top/u_pwm_if/carrier_cnt[12]} {u_io_top/u_pwm_if/carrier_cnt[13]} {u_io_top/u_pwm_if/carrier_cnt[14]} {u_io_top/u_pwm_if/carrier_cnt[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_io_top/u_pwm_if/sync_cnt_ref[0]} {u_io_top/u_pwm_if/sync_cnt_ref[1]} {u_io_top/u_pwm_if/sync_cnt_ref[2]} {u_io_top/u_pwm_if/sync_cnt_ref[3]} {u_io_top/u_pwm_if/sync_cnt_ref[4]} {u_io_top/u_pwm_if/sync_cnt_ref[5]} {u_io_top/u_pwm_if/sync_cnt_ref[6]} {u_io_top/u_pwm_if/sync_cnt_ref[7]} {u_io_top/u_pwm_if/sync_cnt_ref[8]} {u_io_top/u_pwm_if/sync_cnt_ref[9]} {u_io_top/u_pwm_if/sync_cnt_ref[10]} {u_io_top/u_pwm_if/sync_cnt_ref[11]} {u_io_top/u_pwm_if/sync_cnt_ref[12]} {u_io_top/u_pwm_if/sync_cnt_ref[13]} {u_io_top/u_pwm_if/sync_cnt_ref[14]} {u_io_top/u_pwm_if/sync_cnt_ref[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u_io_top/u_pwm_if/u_ref_b[0]} {u_io_top/u_pwm_if/u_ref_b[1]} {u_io_top/u_pwm_if/u_ref_b[2]} {u_io_top/u_pwm_if/u_ref_b[3]} {u_io_top/u_pwm_if/u_ref_b[4]} {u_io_top/u_pwm_if/u_ref_b[5]} {u_io_top/u_pwm_if/u_ref_b[6]} {u_io_top/u_pwm_if/u_ref_b[7]} {u_io_top/u_pwm_if/u_ref_b[8]} {u_io_top/u_pwm_if/u_ref_b[9]} {u_io_top/u_pwm_if/u_ref_b[10]} {u_io_top/u_pwm_if/u_ref_b[11]} {u_io_top/u_pwm_if/u_ref_b[12]} {u_io_top/u_pwm_if/u_ref_b[13]} {u_io_top/u_pwm_if/u_ref_b[14]} {u_io_top/u_pwm_if/u_ref_b[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list u_io_top/u_pwm_if/carrier_up_down ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list u_io_top/u_pwm_if/pwm_un_dt ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list u_io_top/u_pwm_if/pwm_up_dt ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list u_io_top/u_pwm_if/pwm_vn_dt ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list u_io_top/u_pwm_if/pwm_vp_dt ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list u_io_top/u_pwm_if/sync_cnt_reset_flag ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list u_io_top/u_pwm_if/sync_judge ]]
save_constraints
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/WPT_Bench/Documents/IPFPGA-sample_Vivado/IPFPGA-sample.runs/impl_1/mwpe4_ipfpga_top.bit} [get_hw_devices xc7k70t_0]
set_property PROBES.FILE {C:/Users/WPT_Bench/Documents/IPFPGA-sample_Vivado/IPFPGA-sample.runs/impl_1/mwpe4_ipfpga_top.ltx} [get_hw_devices xc7k70t_0]
set_property FULL_PROBES.FILE {C:/Users/WPT_Bench/Documents/IPFPGA-sample_Vivado/IPFPGA-sample.runs/impl_1/mwpe4_ipfpga_top.ltx} [get_hw_devices xc7k70t_0]
current_hw_device [get_hw_devices xc7k70t_0]
refresh_hw_device [lindex [get_hw_devices xc7k70t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7k70t_0] -mem_dev [lindex [get_cfgmem_parts {n25q128-3.3v-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {C:/Users/WPT_Bench/Documents/IPFPGA-sample_Vivado/IPFPGA-sample.runs/impl_1/mwpe4_ipfpga_top.ltx} [get_hw_devices xc7k70t_0]
set_property FULL_PROBES.FILE {C:/Users/WPT_Bench/Documents/IPFPGA-sample_Vivado/IPFPGA-sample.runs/impl_1/mwpe4_ipfpga_top.ltx} [get_hw_devices xc7k70t_0]
set_property PROGRAM.FILE {C:/Users/WPT_Bench/Documents/IPFPGA-sample_Vivado/IPFPGA-sample.runs/impl_1/mwpe4_ipfpga_top.bit} [get_hw_devices xc7k70t_0]
program_hw_devices [get_hw_devices xc7k70t_0]
refresh_hw_device [lindex [get_hw_devices xc7k70t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7k70t_0] -mem_dev [lindex [get_cfgmem_parts {n25q128-3.3v-spi-x1_x2_x4}] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k70t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {C:/Users/WPT_Bench/Documents/IPFPGA-sample_Vivado/IPFPGA-sample.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7k70t_0]
set_property FULL_PROBES.FILE {C:/Users/WPT_Bench/Documents/IPFPGA-sample_Vivado/IPFPGA-sample.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7k70t_0]
set_property PROGRAM.FILE {C:/Users/WPT_Bench/Documents/IPFPGA-sample_Vivado/IPFPGA-sample.runs/impl_1/mwpe4_ipfpga_top.bit} [get_hw_devices xc7k70t_0]
program_hw_devices [get_hw_devices xc7k70t_0]
refresh_hw_device [lindex [get_hw_devices xc7k70t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7k70t_0] -mem_dev [lindex [get_cfgmem_parts {n25q128-3.3v-spi-x1_x2_x4}] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k70t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k70t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k70t_0] -filter {CELL_NAME=~"u_ila_0"}]]
save_wave_config {C:/Users/WPT_Bench/Documents/IPFPGA-sample_Vivado/IPFPGA-sample.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
