# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1650 3.2e-05 2048 0.4 2250 568832 87.1173 56.0435 3095.31 1675 4913.62 4913.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1650 3.2e-05 2048 0.4 2250 568512 87.3174 56.2668 3578.55 1676.15 5398.42 5398.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1650 3.2e-05 2048 0.4 2250 568320 87.1103 56.0706 3728.17 1677.07 5548.57 5548.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1650 3.2e-05 2048 0.4 2250 568320 86.9825 55.9964 3480.03 1676.07 5299.22 5299.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1650 3.2e-05 2048 0.4 2250 568800 87.3762 56.2127 3529.49 1677.55 5350.78 5350.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1650 3.2e-05 2048 0.4 2250 568064 86.9957 56.0586 3615.28 1676.61 5435.1 5435.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1650 3.2e-05 2048 0.4 2250 567360 87.3969 56.1928 3630.28 1673.44 5447.45 5447.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1650 3.2e-05 2048 0.4 2250 568320 86.9528 56.064 3514.38 1675.37 5332.92 5333.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1650 3.2e-05 2048 0.4 2250 566784 87.0103 56.0363 3530.37 1673.29 5346.86 5346.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1650 3.2e-05 2048 0.4 2250 568000 87.2227 56.1233 3797.2 1675.47 5616.17 5616.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1650 3.2e-05 2048 0.4 2250 567296 86.9528 56.091 4420.95 1675.96 6240.1 6240.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1650 3.2e-05 2048 0.4 2250 569088 87.1902 56.0676 3070.94 1676.01 4890.35 4890.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1650 3.2e-05 2048 0.4 2250 569280 87.5162 56.2728 3105.03 1676.44 4925.4 4925.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1650 3.2e-05 2048 0.4 2250 569088 87.3247 56.0947 3084.7 1675.27 4903.53 4903.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1650 3.2e-05 2048 0.4 2250 568512 87.5267 56.1159 3156.79 1675.04 4975.62 4975.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1650 3.2e-05 2048 0.4 2250 568832 87.1733 56.0742 3192.29 1675.7 5011.39 5011.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1650 3.2e-05 2048 0.4 2250 568512 87.2755 56.1812 3656.27 1674.32 5474.2 5474.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1650 3.2e-05 2048 0.4 2250 568960 86.9597 56.1889 3571.15 1677.01 5391.45 5391.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1650 3.2e-05 2048 0.4 2250 568320 86.8598 56.0792 3793.86 1674.81 5611.75 5611.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1650 3.2e-05 2048 0.4 2250 568800 87.362 56.218 3769.64 1677.17 5590.53 5590.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1650 3.2e-05 2048 0.4 2250 568064 86.9775 56.0808 3791.87 1676.4 5611.47 5611.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1650 3.2e-05 2048 0.4 2250 568320 87.2325 56.0732 3734.24 1674.11 5551.81 5551.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1650 3.2e-05 2048 0.4 2250 568320 86.9538 55.9974 3578.63 1675.79 5397.53 5397.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1650 3.2e-05 2048 0.4 2250 566784 86.9824 56.2119 4157.78 1673 5974.13 5974.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1650 3.2e-05 2048 0.4 2250 568000 87.1875 56.1295 4188.34 1674.02 6005.82 6005.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1650 3.2e-05 2048 0.4 2250 567296 87.0036 56.1285 3817.27 1677.53 5638.09 5638.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1650 3.2e-05 2048 0.4 2260 569088 87.0947 56.0394 2911.79 1676.19 4731.27 4731.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1650 3.2e-05 2048 0.4 2260 568960 87.3229 56.3267 3273.17 1676.2 5093.16 5093.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1650 3.2e-05 2048 0.4 2260 568704 87.0922 56.2115 3048.8 1675.27 4867.51 4867.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1650 3.2e-05 2048 0.4 2260 568512 97.3127 56.1457 3088.02 1676.26 4917.89 4918.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1650 3.2e-05 2048 0.4 2260 568832 87.1072 56.0653 3096.24 1677.02 4916.58 4916.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1650 3.2e-05 2048 0.4 2260 568512 87.2068 56.1643 3844.03 1676.13 5663.67 5663.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1650 3.2e-05 2048 0.4 2260 567936 86.9025 56.0476 2667.82 1674.88 4485.79 4485.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1650 3.2e-05 2048 0.4 2260 568320 86.9922 56.0682 3702.54 1677.03 5522.78 5522.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1650 3.2e-05 2048 0.4 2260 568320 86.7742 56.0617 2579.4 1675.64 4398.02 4398.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1650 3.2e-05 2048 0.4 2260 568320 86.8108 55.9918 3468.84 1674.92 5286.71 5286.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1650 3.2e-05 2048 0.4 2260 566784 86.9632 55.9275 2466.58 1673.06 4282.68 4282.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1650 3.2e-05 2048 0.4 2260 568800 87.2915 56.226 3625.01 1675.94 5444.61 5444.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1650 3.2e-05 2048 0.4 2260 568000 87.1626 56.0756 2546.05 1675.48 4364.9 4365.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1650 3.2e-05 2048 0.4 2260 568064 86.9866 56.2231 4610.36 1675.2 6428.92 6429.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1650 3.2e-05 2048 0.4 2260 566272 86.8534 56.0145 2993.67 1674.49 4811.17 4811.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1650 3.2e-05 2048 0.4 2260 567360 87.224 56.0627 4411.69 1675.43 6230.56 6230.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1650 3.2e-05 2048 0.4 2260 566400 86.9745 56.0917 2977.13 1674.18 4794.51 4794.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1650 3.2e-05 2048 0.4 2260 568320 86.8724 56.0353 4290.02 1675.64 6108.72 6108.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1650 3.2e-05 2048 0.4 2260 567296 86.8853 56.0306 2876.24 1675.94 4695.25 4695.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1650 3.2e-05 2048 0.4 2260 566784 86.9984 55.9841 3746.63 1674.62 5564.39 5564.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1650 3.2e-05 2048 0.4 2260 565248 87.0607 55.9411 2615.35 1673.1 4431.6 4431.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1650 3.2e-05 2048 0.4 2260 568000 87.1606 56.1914 3883.45 1675.64 5702.59 5702.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1650 3.2e-05 2048 0.4 2260 566400 87.0731 56.1961 2776.94 1676 4596.36 4596.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1650 3.2e-05 2048 0.4 2256 568832 87.0505 56.1137 2867.41 1676.03 4686.76 4686.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1650 3.2e-05 2048 0.4 2256 568640 87.3869 56.1465 3040.64 1676.35 4860.67 4860.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1650 3.2e-05 2048 0.4 2256 568704 87.0045 56.2987 2993.93 1675.95 4813.32 4813.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1650 3.2e-05 2048 0.4 2256 568320 86.8926 56.0148 1927.8 1675.05 3745.91 3746.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1650 3.2e-05 2048 0.4 2256 568064 87.2698 56.1212 3464.5 1675.02 5283.06 5283.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1650 3.2e-05 2048 0.4 2256 568064 86.9083 56.0886 2184.82 1675.25 4003.22 4003.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1650 3.2e-05 2048 0.4 2256 568320 86.9914 56.0109 3314.09 1677 5134.24 5134.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1650 3.2e-05 2048 0.4 2256 568320 86.8752 56.1828 2171.27 1675.86 3990.33 3990.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1650 3.2e-05 2048 0.4 2256 567936 87.2714 56.1603 3676.7 1676.36 5496.64 5496.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1650 3.2e-05 2048 0.4 2256 567936 86.896 56.2051 2568.53 1676.38 4388.16 4388.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1650 3.2e-05 2048 0.4 2256 568320 86.9861 56.0927 3488.79 1676.88 5308.89 5309.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1650 3.2e-05 2048 0.4 2256 568320 86.6735 56.0628 2492.18 1675.9 4310.96 4311.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1650 3.2e-05 2048 0.4 2256 568320 86.8131 55.9616 4468.66 1676.24 6287.82 6287.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1650 3.2e-05 2048 0.4 2256 566784 86.9266 55.9575 2841.92 1674.53 4659.48 4659.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1650 3.2e-05 2048 0.4 2256 568000 87.3176 56.2312 4384.63 1675.86 6204.18 6204.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1650 3.2e-05 2048 0.4 2256 566400 87.227 56.1398 2964.88 1675.62 4784.02 4784.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1650 3.2e-05 2048 0.4 2256 568064 86.9147 56.1889 4300.12 1675.51 6118.89 6119.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1650 3.2e-05 2048 0.4 2256 566272 86.817 56.1227 2836.78 1673.12 4652.98 4653.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1650 3.2e-05 2048 0.4 2256 567360 87.2831 56.1017 4167.18 1673.82 5984.53 5984.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1650 3.2e-05 2048 0.4 2256 566400 86.9989 56.0125 2687.7 1675.76 4506.62 4506.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1650 3.2e-05 2048 0.4 2256 568320 86.9247 56.0309 3995.93 1677.01 5816.03 5816.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1650 3.2e-05 2048 0.4 2256 567296 86.885 56.0469 2682.61 1675.94 4501.62 4501.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1650 3.2e-05 2048 0.4 2250 568576 86.9224 56.0887 3243.43 1675.77 5062.35 5062.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1650 3.2e-05 2048 0.4 2250 568640 87.4638 56.1603 2921.1 1676.5 4741.37 4741.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1650 3.2e-05 2048 0.4 2250 568320 87.0561 56.0968 1886.44 1676.86 3706.59 3706.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1650 3.2e-05 2048 0.4 2250 568320 87.1144 56.1439 3102.31 1677.14 4922.85 4922.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1650 3.2e-05 2048 0.4 2250 567552 86.9401 56.0952 2003.32 1676.41 3822.9 3823.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1650 3.2e-05 2048 0.4 2250 568064 87.258 56.1447 3326.85 1675.27 5145.68 5145.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1650 3.2e-05 2048 0.4 2250 568064 86.9151 56.1823 2099.25 1675.15 3917.64 3917.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1650 3.2e-05 2048 0.4 2250 568320 86.9784 55.9925 3446.02 1676.61 5265.75 5265.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1650 3.2e-05 2048 0.4 2250 568320 86.841 56.0604 2252.41 1676.98 4072.44 4072.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1650 3.2e-05 2048 0.4 2250 567936 87.2592 56.1565 3669.33 1676.32 5489.22 5489.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1650 3.2e-05 2048 0.4 2250 567936 86.9257 56.1229 2629.33 1674.93 4447.45 4447.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1650 3.2e-05 2048 0.4 2250 568320 87.0041 56.0531 3561.11 1677.05 5381.37 5381.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1650 3.2e-05 2048 0.4 2250 568320 86.7115 55.9973 2498.83 1675.28 4316.97 4317.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1650 3.2e-05 2048 0.4 2250 567552 86.8522 55.9937 4326.14 1676.2 6145.32 6145.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1650 3.2e-05 2048 0.4 2250 566784 86.9561 55.9473 2894.01 1672.97 4710.02 4710.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1650 3.2e-05 2048 0.4 2250 568000 87.3204 56.17 4328.66 1676.28 6148.57 6148.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1650 3.2e-05 2048 0.4 2250 566400 87.1986 56.3152 2900.31 1675.47 4719.44 4719.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1650 3.2e-05 2048 0.4 2250 568064 86.963 56.0491 4200.89 1675.07 6019.12 6019.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1650 3.2e-05 2048 0.4 2250 566272 86.8066 56.0256 2754.37 1673.15 4570.49 4570.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1650 3.2e-05 2048 0.4 2250 567360 87.2345 56.0554 4073.44 1675.26 5892.13 5892.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1650 3.2e-05 2048 0.4 2250 566400 86.979 56.198 2687.76 1675.55 4506.64 4506.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1650 3.2e-05 2048 0.4 2250 568320 86.8491 56.0083 3899.23 1677.19 5719.43 5719.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1650 3.2e-05 2048 0.4 2250 567296 86.8748 56.199 2746.15 1677.34 4566.72 4566.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1650 3.2e-05 2048 0.4 2272 568320 86.9616 56.0016 2870.99 1676.26 4690.36 4690.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1650 3.2e-05 2048 0.4 2272 567808 87.0364 56.072 1850.09 1676.97 3670.31 3670.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1650 3.2e-05 2048 0.4 2272 568320 87.326 56.2084 2937.07 1676.17 4756.92 4757.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1650 3.2e-05 2048 0.4 2272 567680 87.1198 56.1193 1891.16 1675.8 3710.35 3710.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1650 3.2e-05 2048 0.4 2272 568320 87.0365 56.1434 3187.28 1676.05 5006.66 5006.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1650 3.2e-05 2048 0.4 2272 567552 86.829 56.052 2035.06 1674.84 3852.91 3853.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1650 3.2e-05 2048 0.4 2272 568064 87.3872 56.1605 3131.25 1676.58 4951.53 4951.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1650 3.2e-05 2048 0.4 2272 568064 86.9873 56.0865 2003.2 1675.22 3821.63 3821.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1650 3.2e-05 2048 0.4 2272 567168 87.1919 56.1073 1635.76 1673.19 3452.39 3452.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1650 3.2e-05 2048 0.4 2272 567808 87.0939 55.9985 3143.93 1691.51 4978.68 4978.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1650 3.2e-05 2048 0.4 2272 567296 86.9256 56.0647 2089.18 1675.84 3908.16 3908.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1650 3.2e-05 2048 0.4 2272 566784 86.9403 56.0722 1735.55 1673.01 3551.73 3551.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1650 3.2e-05 2048 0.4 2272 567936 87.1835 56.1264 4517.75 1676.3 6337.52 6337.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1650 3.2e-05 2048 0.4 2272 567936 86.8966 56.0704 2844.12 1674.51 4661.75 4661.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1650 3.2e-05 2048 0.4 2272 566784 87.1656 56.095 2348.03 1673.6 4165.02 4165.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1650 3.2e-05 2048 0.4 2272 567680 87.0341 56.1152 4206.12 1674.98 6024.4 6024.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1650 3.2e-05 2048 0.4 2272 567040 86.856 56.0399 2824.82 1677.07 4644.94 4645.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1650 3.2e-05 2048 0.4 2272 566400 86.9869 56.0838 2362.1 1674.16 4179.48 4179.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1650 3.2e-05 2048 0.4 2272 567552 86.8383 56.1073 3991.62 1674.74 5809.45 5809.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1650 3.2e-05 2048 0.4 2272 566784 86.9172 55.9324 2577.38 1674.57 4394.95 4395.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1650 3.2e-05 2048 0.4 2272 566784 86.8844 56.0172 2251.33 1674.92 4069.3 4069.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1650 3.2e-05 2048 0.4 2272 568000 87.2956 56.2158 3930.96 1675.92 5750.55 5750.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1650 3.2e-05 2048 0.4 2272 566400 87.1868 56.1664 2722.63 1675.21 4541.33 4541.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1650 3.2e-05 2048 0.4 2272 566400 87.3601 56.179 2262.53 1674.31 4080.52 4080.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1650 3.2e-05 2048 0.4 2272 568064 86.9442 56.091 3827.38 1675.44 5646.01 5646.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1650 3.2e-05 2048 0.4 2272 566272 86.819 56.0055 2652.09 1674.34 4469.4 4469.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1650 3.2e-05 2048 0.4 2272 567168 87.0216 56.0315 2189.87 1673 4006.07 4006.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1650 3.2e-05 2048 0.4 2272 567360 87.2274 56.0824 3743.84 1673.45 5560.75 5560.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1650 3.2e-05 2048 0.4 2272 566400 86.9879 56.2808 2675.76 1675.39 4494.56 4494.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1650 3.2e-05 2048 0.4 2272 564480 87.1576 56.0463 2201.84 1670.61 4015.79 4015.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1650 3.2e-05 2048 0.4 2272 567296 86.9348 56.0762 3772.04 1675.61 5590.81 5590.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1650 3.2e-05 2048 0.4 2272 567296 86.8808 56.0999 2549.02 1676.33 4368.48 4368.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1650 3.2e-05 2048 0.4 2272 565248 87.0833 56.0228 2298.12 1673.51 4114.87 4115.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1650 3.2e-05 2048 0.4 2280 567808 86.9443 56.002 2927.74 1675.99 4746.82 4746.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1650 3.2e-05 2048 0.4 2280 567296 87.0156 55.9736 1884.08 1675.4 3702.61 3702.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1650 3.2e-05 2048 0.4 2280 568000 87.6195 56.143 3315.42 1676.47 5135.8 5135.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1650 3.2e-05 2048 0.4 2280 567680 86.9902 56.1365 2114.56 1675.7 3933.54 3933.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1650 3.2e-05 2048 0.4 2280 566400 87.2357 56.0857 1723.97 1674.13 3541.56 3541.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1650 3.2e-05 2048 0.4 2280 567552 87.0715 56.1147 3067.99 1675.69 4887.02 4887.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1650 3.2e-05 2048 0.4 2280 566784 86.8836 55.9986 2005.45 1676.22 3824.69 3824.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1650 3.2e-05 2048 0.4 2280 566784 86.981 56.0727 1643.2 1674.88 3461.27 3461.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1650 3.2e-05 2048 0.4 2280 567168 87.2262 56.1341 4383.32 1675.31 6202.13 6202.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1650 3.2e-05 2048 0.4 2280 567168 86.9478 56.0648 2756.16 1676.75 4576.08 4576.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1650 3.2e-05 2048 0.4 2280 565824 87.2646 56.1418 2236.9 1673.01 4053.46 4053.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1650 3.2e-05 2048 0.4 2280 567296 86.9731 56.0301 4076.74 1675.39 5895.28 5895.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1650 3.2e-05 2048 0.4 2280 567296 86.9004 56.1769 2566.54 1677.35 4387.11 4387.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1650 3.2e-05 2048 0.4 2280 565248 87.035 55.9621 2090.03 1674.25 3907.42 3907.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1650 3.2e-05 2048 0.4 2280 567360 87.2308 56.1785 4193.19 1674.98 6011.73 6011.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1650 3.2e-05 2048 0.4 2280 566784 86.9959 56.0503 2720.18 1674.93 4538.3 4538.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1650 3.2e-05 2048 0.4 2280 566784 87.172 56.1814 2398.24 1675.16 4216.9 4217.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1650 3.2e-05 2048 0.4 2280 566784 86.8571 56.0245 2133.5 1676.93 3953.47 3953.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1650 3.2e-05 2048 0.4 2280 567680 87.0248 56.0564 3929.62 1676.87 5749.72 5749.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1650 3.2e-05 2048 0.4 2280 567040 86.8171 56.0118 2659.95 1677.27 4480.19 4480.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1650 3.2e-05 2048 0.4 2280 566400 87.0157 56.0589 2232.24 1674.18 4049.64 4049.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1650 3.2e-05 2048 0.4 2280 565760 86.9544 56.0416 2190.36 1675.67 4009.18 4009.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1650 3.2e-05 2048 0.4 2280 566784 86.9105 55.9523 3692.91 1675.07 5510.99 5511.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1650 3.2e-05 2048 0.4 2280 565248 87.0066 55.98 2620.34 1674.67 4438.14 4438.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1650 3.2e-05 2048 0.4 2280 566784 86.8627 56.1653 2167.48 1674.89 3985.54 3985.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1650 3.2e-05 2048 0.4 2280 565248 87.0761 55.9905 2034.69 1674.95 3852.87 3853.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1650 3.2e-05 2048 0.4 2280 567200 87.4784 56.1898 3842.85 1677.66 5664.32 5664.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1650 3.2e-05 2048 0.4 2280 566400 87.2019 56.1139 2609.8 1674.28 4427.54 4427.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1650 3.2e-05 2048 0.4 2280 566400 87.3218 56.2282 2261.96 1674.05 4079.7 4079.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1650 3.2e-05 2048 0.4 2280 566400 87.0404 56.0293 2075.39 1674.6 3893.21 3893.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1650 3.2e-05 2048 0.4 2256 568832 86.7734 56.0884 3136.51 1677.45 4956.96 4957.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1650 3.2e-05 2048 0.4 2256 568320 86.8387 56.0555 2003.44 1676.59 3823.07 3823.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1650 3.2e-05 2048 0.4 2256 568320 86.7102 56.0394 1658.68 1674.81 3476.38 3476.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1650 3.2e-05 2048 0.4 2256 568640 87.239 56.1664 3028.65 1676.45 4848.65 4848.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1650 3.2e-05 2048 0.4 2256 568320 86.8558 56.162 1979.8 1675.71 3798.68 3798.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1650 3.2e-05 2048 0.4 2256 567360 87.1328 56.1011 1607.61 1675.42 3426.41 3426.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1650 3.2e-05 2048 0.4 2256 568704 86.9336 56.1111 4219.96 1675.36 6038.51 6038.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1650 3.2e-05 2048 0.4 2256 568320 86.7646 56.0067 2649.45 1674.83 4467.19 4467.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1650 3.2e-05 2048 0.4 2256 567936 86.8823 56.2121 2136.66 1676.21 3956.12 3956.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1650 3.2e-05 2048 0.4 2256 566784 86.903 55.9247 1804.67 1672.81 3620.46 3620.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1650 3.2e-05 2048 0.4 2256 568064 87.2521 56.3576 3897.56 1676.45 5717.77 5717.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1650 3.2e-05 2048 0.4 2256 568064 86.8854 56.0879 2457.23 1675.1 4275.45 4275.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1650 3.2e-05 2048 0.4 2256 567168 87.1029 56.0964 2020.61 1674.33 3838.28 3838.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1650 3.2e-05 2048 0.4 2256 566272 86.8384 56.004 1814.92 1674.49 3632.41 3632.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1650 3.2e-05 2048 0.4 2256 568320 86.8762 56.0327 3759.79 1676.8 5579.64 5579.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1650 3.2e-05 2048 0.4 2256 568320 86.8104 55.9913 2423.95 1675.57 4242.47 4242.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1650 3.2e-05 2048 0.4 2256 566784 86.9241 55.9841 2012.59 1672.94 3828.59 3828.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1650 3.2e-05 2048 0.4 2256 567296 86.8858 56.0599 1777.47 1675.97 3596.52 3596.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1650 3.2e-05 2048 0.4 2256 567936 87.1951 56.1398 3700.3 1674.69 5518.48 5518.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1650 3.2e-05 2048 0.4 2256 567936 86.872 56.1316 2567.76 1674.95 4385.85 4385.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1650 3.2e-05 2048 0.4 2256 566784 87.1616 56.0841 2171.92 1673.82 3989.13 3989.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1650 3.2e-05 2048 0.4 2256 566784 86.8948 56.0357 2178.68 1676.49 3998.25 3998.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1650 3.2e-05 2048 0.4 2256 568320 87.0048 56.1567 3661.32 1675.17 5479.8 5479.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1650 3.2e-05 2048 0.4 2256 568320 86.7074 56.0271 2618.5 1677.07 4438.45 4438.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1650 3.2e-05 2048 0.4 2256 566400 87.0182 56.2028 2154.72 1674.26 3972.34 3972.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1650 3.2e-05 2048 0.4 2256 568320 86.836 56.0273 2021.52 1676.09 3840.63 3840.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1650 3.2e-05 2048 0.4 2250 567552 86.8778 56.3332 3242.7 1692.46 5078.52 5078.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1650 3.2e-05 2048 0.4 2250 567296 86.958 56.2969 2080.29 1675.68 3899.37 3899.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1650 3.2e-05 2048 0.4 2250 566784 86.8 55.9821 1702.68 1674.39 3519.99 3520.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1650 3.2e-05 2048 0.4 2250 567680 87.3222 56.2151 3054.08 1676.22 4873.98 4874.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1650 3.2e-05 2048 0.4 2250 567040 87.0752 56.0599 1957.06 1675.28 3775.61 3775.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1650 3.2e-05 2048 0.4 2250 566400 87.2264 56.0896 1625.64 1674.08 3443.18 3443.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1650 3.2e-05 2048 0.4 2250 567040 86.8753 55.9826 1401.17 1675.65 3219.83 3219.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1650 3.2e-05 2048 0.4 2250 567552 86.9753 56.2476 4165.37 1675.96 5984.69 5984.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1650 3.2e-05 2048 0.4 2250 566784 86.8262 56.201 2585.65 1674.91 4403.73 4403.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1650 3.2e-05 2048 0.4 2250 566784 86.9592 56.2488 2107.53 1676.5 3927.39 3927.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1650 3.2e-05 2048 0.4 2250 565248 87.0123 56.1171 1790.95 1672.94 3607.17 3607.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1650 3.2e-05 2048 0.4 2250 567168 87.2965 56.1341 3822.21 1676.43 5642.23 5642.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1650 3.2e-05 2048 0.4 2250 567168 86.9568 56.087 2420.45 1675.39 4239.03 4239.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1650 3.2e-05 2048 0.4 2250 565824 87.2665 56.0548 1983.31 1674.4 3801.17 3801.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1650 3.2e-05 2048 0.4 2250 566272 86.8295 56.129 1787.12 1673.13 3603.35 3603.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1650 3.2e-05 2048 0.4 2250 567296 86.991 56.1038 3769.4 1675.64 5588.28 5588.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1650 3.2e-05 2048 0.4 2250 567296 86.8545 56.0968 2440.98 1675.69 4259.76 4259.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1650 3.2e-05 2048 0.4 2250 565248 87.0423 55.9329 2047.84 1674.64 3865.6 3865.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1650 3.2e-05 2048 0.4 2250 567296 86.905 56.0862 1816.29 1677.29 3636.72 3636.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1650 3.2e-05 2048 0.4 2250 566784 87.284 56.2995 3866.91 1674.3 5684.95 5685.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1650 3.2e-05 2048 0.4 2250 566784 86.9535 56.1374 2752.86 1676.35 4572.44 4572.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1650 3.2e-05 2048 0.4 2250 565056 87.374 56.1357 2259.33 1673.55 4076.52 4076.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1650 3.2e-05 2048 0.4 2250 566784 86.9106 56.0661 2154.58 1675.31 3973.01 3973.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1650 3.2e-05 2048 0.4 2250 564480 87.1857 56.2623 1963.34 1669.36 3776.3 3776.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1650 3.2e-05 2048 0.4 2250 567040 87.0626 56.0906 3752.84 1675.72 5571.87 5571.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1650 3.2e-05 2048 0.4 2250 567040 86.8636 56.0456 2584.45 1677.08 4404.59 4404.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1650 3.2e-05 2048 0.4 2250 566400 87.0212 56.1323 2186.19 1673.71 4003.2 4003.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1650 3.2e-05 2048 0.4 2250 565760 86.9743 56.0247 2015.32 1677.26 3835.73 3835.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1650 3.2e-05 2048 0.4 2250 566400 87.0689 56.0333 1934.53 1676.18 3753.95 3754.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1650 3.2e-05 2048 0.4 2280 567552 86.9159 56.0901 3039.62 1676.28 4859.05 4859.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1650 3.2e-05 2048 0.4 2280 567296 86.8963 56.0845 1988.5 1676.56 3808.19 3808.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1650 3.2e-05 2048 0.4 2280 566784 86.8525 55.9801 1605.84 1676.39 3425.22 3425.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1650 3.2e-05 2048 0.4 2280 567296 86.8986 56.0858 1394.89 1675.59 3213.61 3213.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1650 3.2e-05 2048 0.4 2280 567680 87.2009 56.1572 4200.92 1677.62 6022.05 6022.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1650 3.2e-05 2048 0.4 2280 567040 86.9876 56.1807 2608.58 1676.86 4428.75 4428.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1650 3.2e-05 2048 0.4 2280 566400 87.2194 56.0684 2124.42 1674.06 3941.92 3942.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1650 3.2e-05 2048 0.4 2280 567040 86.8603 56.1403 1802.7 1675.47 3621.32 3621.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1650 3.2e-05 2048 0.4 2280 567168 87.0454 56.1247 3856.85 1675.72 5675.88 5676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1650 3.2e-05 2048 0.4 2280 566784 86.8102 56.0784 2415.26 1676.01 4234.31 4234.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1650 3.2e-05 2048 0.4 2280 566784 86.9925 56.0331 1983.49 1676.18 3802.82 3802.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1650 3.2e-05 2048 0.4 2280 565248 87.0003 55.9306 1786.73 1674.2 3604 3604.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1650 3.2e-05 2048 0.4 2280 566400 86.993 56.0517 1551.48 1674.42 3369.08 3369.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1650 3.2e-05 2048 0.4 2280 567168 87.4752 56.1933 3677.88 1676.69 5498.39 5498.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1650 3.2e-05 2048 0.4 2280 567168 86.9495 56.1123 2336.08 1676.62 4155.91 4156.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1650 3.2e-05 2048 0.4 2280 565824 87.2484 56.1484 1949.84 1673.06 3766.45 3766.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1650 3.2e-05 2048 0.4 2280 566272 86.8454 55.943 1718.99 1674.32 3536.24 3536.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1650 3.2e-05 2048 0.4 2280 564480 87.2537 56.03 1513.5 1670.56 3327.49 3327.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1650 3.2e-05 2048 0.4 2280 567296 86.9781 56.1626 3482.23 1675.29 5300.8 5300.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1650 3.2e-05 2048 0.4 2280 567296 86.8831 56.0292 2345.87 1677.12 4166.05 4166.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1650 3.2e-05 2048 0.4 2280 565248 87.0181 56.016 1942.82 1673 3759.01 3759.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1650 3.2e-05 2048 0.4 2280 567296 86.9438 56.0185 1791.92 1692.38 3627.41 3627.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1650 3.2e-05 2048 0.4 2280 565760 86.9749 56.0033 1633.56 1676.15 3452.83 3452.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1650 3.2e-05 2048 0.4 2304 566784 87.0009 56.0381 3027.41 1677.62 4848.21 4848.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1650 3.2e-05 2048 0.4 2304 566272 87.0719 56.0057 1940.41 1676.98 3760.61 3760.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1650 3.2e-05 2048 0.4 2304 566016 86.9487 55.978 1594.7 1674.76 3412.53 3412.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1650 3.2e-05 2048 0.4 2304 566272 87.0347 56.0197 1381.49 1675.6 3200.29 3200.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1650 3.2e-05 2048 0.4 2304 566720 87.3093 56.1992 4081.07 1675.82 5900.55 5900.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1650 3.2e-05 2048 0.4 2304 566400 87.0704 56.1135 2489.8 1675.41 4308.53 4308.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1650 3.2e-05 2048 0.4 2304 565440 87.3448 56.1029 2053.81 1673.84 3871.24 3871.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1650 3.2e-05 2048 0.4 2304 565760 86.868 56.1899 1763.29 1677.31 3583.81 3583.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1650 3.2e-05 2048 0.4 2304 564800 87.3595 56.0783 1607.05 1675.47 3426.1 3426.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1650 3.2e-05 2048 0.4 2304 566400 87.133 56.2146 3764.14 1677.3 5584.92 5585.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1650 3.2e-05 2048 0.4 2304 566016 86.9685 55.9859 2349.5 1674.77 4167.36 4167.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1650 3.2e-05 2048 0.4 2304 565632 87.0968 56.0415 1929.08 1675.25 3747.61 3747.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1650 3.2e-05 2048 0.4 2304 565248 87.0361 55.9408 1713.18 1672.99 3529.3 3529.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1650 3.2e-05 2048 0.4 2304 564480 87.1298 56.2635 1505.06 1674.19 3322.78 3322.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1650 3.2e-05 2048 0.4 2304 566272 87.4206 56.1398 3535.29 1676.42 5355.42 5355.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1650 3.2e-05 2048 0.4 2304 566272 87.0827 56.1669 2235.96 1676.43 4055.79 4055.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1650 3.2e-05 2048 0.4 2304 564480 87.3779 56.0555 1888.46 1674.36 3706.4 3706.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1650 3.2e-05 2048 0.4 2304 564480 86.9929 55.9739 1660.66 1672.81 3476.57 3476.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1650 3.2e-05 2048 0.4 2304 564480 87.2388 56.191 1471.99 1670.87 3286.43 3286.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1650 3.2e-05 2048 0.4 2304 566272 87.1312 56.001 3470.14 1675.6 5289.01 5289.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1650 3.2e-05 2048 0.4 2304 566272 86.9931 55.9903 2317.24 1677.18 4137.55 4137.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1650 3.2e-05 2048 0.4 2304 565248 87.0293 55.9905 1914.5 1674.68 3732.34 3732.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1650 3.2e-05 2048 0.4 2304 565248 87.0025 56.023 1752.27 1676 3571.43 3571.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1650 3.2e-05 2048 0.4 2304 565760 86.9685 56.1408 1617.04 1676.09 3436.39 3436.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1650 3.2e-05 2048 0.4 2304 565248 87.0484 55.9433 1522.25 1673.46 3338.84 3338.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1650 3.2e-05 2048 0.4 2304 565248 87.2902 56.2231 3300.07 1677.37 5121.1 5121.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1650 3.2e-05 2048 0.4 2304 565248 86.997 56.028 3427.68 1675.97 5246.82 5246.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1650 3.2e-05 2048 0.4 2304 564736 87.0863 56.0466 2205.04 1677 4025.31 4025.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1650 3.2e-05 2048 0.4 2304 564480 87.0055 55.9911 1800.29 1674.78 3618.22 3618.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1650 3.2e-05 2048 0.4 2304 564224 87.115 56.1221 1609.46 1677.02 3429.86 3429.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1650 3.2e-05 2048 0.4 2304 564480 87.0062 56.0392 1475.85 1677.05 3296.09 3296.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1650 3.2e-05 2048 0.4 2304 563712 87.1464 56.1728 1362.92 1672.96 3179.35 3179.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1650 3.2e-05 2048 0.4 2304 562688 87.1326 56.0268 1279.64 1673.35 3096.29 3096.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1650 3.2e-05 2048 0.4 2304 563200 87.1629 55.9935 1218.14 1677.5 3038.93 3039.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1650 3.2e-05 2048 0.4 2280 566272 86.8295 56.0027 1159.83 1674.69 2977.5 2977.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1650 3.2e-05 2048 0.4 2304 564480 87.0025 55.9436 1142.2 1672.87 2958.17 2958.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1650 3.2e-05 2048 0.4 2250 564480 87.2154 56.082 1151.76 1670.83 2966.05 2966.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1650 3.2e-05 2048 0.4 2256 564480 87.2216 55.9892 1141.87 1670.4 2955.63 2955.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1650 3.2e-05 2048 0.4 2272 567296 86.968 56.0675 1331.85 1676.83 3151.85 3151.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1650 3.2e-05 2048 0.4 2272 564480 86.825 55.8972 2010.4 1671.25 3824.52 3824.64
