Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun Dec 17 15:37:38 2017
| Host         : EALAB01 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file GameOfCodes_timing_summary_routed.rpt -rpx GameOfCodes_timing_summary_routed.rpx
| Design       : GameOfCodes
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.439        0.000                      0                  288        0.142        0.000                      0                  288        4.020        0.000                       0                   163  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.439        0.000                      0                  288        0.142        0.000                      0                  288        4.020        0.000                       0                   163  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 stwrap/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stwrap/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 1.578ns (31.179%)  route 3.483ns (68.821%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.618     5.139    stwrap/clk
    SLICE_X3Y24          FDRE                                         r  stwrap/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  stwrap/count_reg[8]/Q
                         net (fo=4, routed)           1.347     6.943    stwrap/sel0[8]
    SLICE_X4Y27          LUT4 (Prop_lut4_I1_O)        0.124     7.067 r  stwrap/count[28]_i_31/O
                         net (fo=1, routed)           0.000     7.067    stwrap/count[28]_i_31_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.465 r  stwrap/count_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.465    stwrap/count_reg[28]_i_20_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  stwrap/count_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.579    stwrap/count_reg[28]_i_11_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.736 r  stwrap/count_reg[28]_i_4/CO[1]
                         net (fo=2, routed)           1.119     8.855    stwrap/data1
    SLICE_X6Y29          LUT6 (Prop_lut6_I2_O)        0.329     9.184 r  stwrap/count[28]_i_1/O
                         net (fo=29, routed)          1.017    10.200    stwrap/count[28]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  stwrap/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.502    14.843    stwrap/clk
    SLICE_X3Y25          FDRE                                         r  stwrap/count_reg[10]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    14.639    stwrap/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 stwrap/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stwrap/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 1.578ns (31.179%)  route 3.483ns (68.821%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.618     5.139    stwrap/clk
    SLICE_X3Y24          FDRE                                         r  stwrap/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  stwrap/count_reg[8]/Q
                         net (fo=4, routed)           1.347     6.943    stwrap/sel0[8]
    SLICE_X4Y27          LUT4 (Prop_lut4_I1_O)        0.124     7.067 r  stwrap/count[28]_i_31/O
                         net (fo=1, routed)           0.000     7.067    stwrap/count[28]_i_31_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.465 r  stwrap/count_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.465    stwrap/count_reg[28]_i_20_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  stwrap/count_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.579    stwrap/count_reg[28]_i_11_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.736 r  stwrap/count_reg[28]_i_4/CO[1]
                         net (fo=2, routed)           1.119     8.855    stwrap/data1
    SLICE_X6Y29          LUT6 (Prop_lut6_I2_O)        0.329     9.184 r  stwrap/count[28]_i_1/O
                         net (fo=29, routed)          1.017    10.200    stwrap/count[28]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  stwrap/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.502    14.843    stwrap/clk
    SLICE_X3Y25          FDRE                                         r  stwrap/count_reg[11]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    14.639    stwrap/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 stwrap/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stwrap/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 1.578ns (31.179%)  route 3.483ns (68.821%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.618     5.139    stwrap/clk
    SLICE_X3Y24          FDRE                                         r  stwrap/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  stwrap/count_reg[8]/Q
                         net (fo=4, routed)           1.347     6.943    stwrap/sel0[8]
    SLICE_X4Y27          LUT4 (Prop_lut4_I1_O)        0.124     7.067 r  stwrap/count[28]_i_31/O
                         net (fo=1, routed)           0.000     7.067    stwrap/count[28]_i_31_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.465 r  stwrap/count_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.465    stwrap/count_reg[28]_i_20_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  stwrap/count_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.579    stwrap/count_reg[28]_i_11_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.736 r  stwrap/count_reg[28]_i_4/CO[1]
                         net (fo=2, routed)           1.119     8.855    stwrap/data1
    SLICE_X6Y29          LUT6 (Prop_lut6_I2_O)        0.329     9.184 r  stwrap/count[28]_i_1/O
                         net (fo=29, routed)          1.017    10.200    stwrap/count[28]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  stwrap/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.502    14.843    stwrap/clk
    SLICE_X3Y25          FDRE                                         r  stwrap/count_reg[12]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    14.639    stwrap/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 stwrap/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stwrap/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 1.578ns (31.179%)  route 3.483ns (68.821%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.618     5.139    stwrap/clk
    SLICE_X3Y24          FDRE                                         r  stwrap/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  stwrap/count_reg[8]/Q
                         net (fo=4, routed)           1.347     6.943    stwrap/sel0[8]
    SLICE_X4Y27          LUT4 (Prop_lut4_I1_O)        0.124     7.067 r  stwrap/count[28]_i_31/O
                         net (fo=1, routed)           0.000     7.067    stwrap/count[28]_i_31_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.465 r  stwrap/count_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.465    stwrap/count_reg[28]_i_20_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  stwrap/count_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.579    stwrap/count_reg[28]_i_11_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.736 r  stwrap/count_reg[28]_i_4/CO[1]
                         net (fo=2, routed)           1.119     8.855    stwrap/data1
    SLICE_X6Y29          LUT6 (Prop_lut6_I2_O)        0.329     9.184 r  stwrap/count[28]_i_1/O
                         net (fo=29, routed)          1.017    10.200    stwrap/count[28]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  stwrap/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.502    14.843    stwrap/clk
    SLICE_X3Y25          FDRE                                         r  stwrap/count_reg[9]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    14.639    stwrap/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 stwrap/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stwrap/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 1.730ns (34.834%)  route 3.236ns (65.166%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.620     5.141    stwrap/clk
    SLICE_X3Y23          FDRE                                         r  stwrap/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  stwrap/count_reg[4]/Q
                         net (fo=4, routed)           1.187     6.784    stwrap/sel0[4]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     6.908 r  stwrap/count[28]_i_32/O
                         net (fo=1, routed)           0.000     6.908    stwrap/count[28]_i_32_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.458 r  stwrap/count_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.458    stwrap/count_reg[28]_i_20_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.572 r  stwrap/count_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.572    stwrap/count_reg[28]_i_11_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.729 r  stwrap/count_reg[28]_i_4/CO[1]
                         net (fo=2, routed)           1.119     8.848    stwrap/data1
    SLICE_X6Y29          LUT6 (Prop_lut6_I2_O)        0.329     9.177 r  stwrap/count[28]_i_1/O
                         net (fo=29, routed)          0.931    10.108    stwrap/count[28]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  stwrap/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.502    14.843    stwrap/clk
    SLICE_X3Y24          FDRE                                         r  stwrap/count_reg[5]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X3Y24          FDRE (Setup_fdre_C_R)       -0.429    14.653    stwrap/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 stwrap/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stwrap/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 1.730ns (34.834%)  route 3.236ns (65.166%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.620     5.141    stwrap/clk
    SLICE_X3Y23          FDRE                                         r  stwrap/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  stwrap/count_reg[4]/Q
                         net (fo=4, routed)           1.187     6.784    stwrap/sel0[4]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     6.908 r  stwrap/count[28]_i_32/O
                         net (fo=1, routed)           0.000     6.908    stwrap/count[28]_i_32_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.458 r  stwrap/count_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.458    stwrap/count_reg[28]_i_20_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.572 r  stwrap/count_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.572    stwrap/count_reg[28]_i_11_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.729 r  stwrap/count_reg[28]_i_4/CO[1]
                         net (fo=2, routed)           1.119     8.848    stwrap/data1
    SLICE_X6Y29          LUT6 (Prop_lut6_I2_O)        0.329     9.177 r  stwrap/count[28]_i_1/O
                         net (fo=29, routed)          0.931    10.108    stwrap/count[28]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  stwrap/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.502    14.843    stwrap/clk
    SLICE_X3Y24          FDRE                                         r  stwrap/count_reg[6]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X3Y24          FDRE (Setup_fdre_C_R)       -0.429    14.653    stwrap/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 stwrap/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stwrap/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 1.730ns (34.834%)  route 3.236ns (65.166%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.620     5.141    stwrap/clk
    SLICE_X3Y23          FDRE                                         r  stwrap/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  stwrap/count_reg[4]/Q
                         net (fo=4, routed)           1.187     6.784    stwrap/sel0[4]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     6.908 r  stwrap/count[28]_i_32/O
                         net (fo=1, routed)           0.000     6.908    stwrap/count[28]_i_32_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.458 r  stwrap/count_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.458    stwrap/count_reg[28]_i_20_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.572 r  stwrap/count_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.572    stwrap/count_reg[28]_i_11_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.729 r  stwrap/count_reg[28]_i_4/CO[1]
                         net (fo=2, routed)           1.119     8.848    stwrap/data1
    SLICE_X6Y29          LUT6 (Prop_lut6_I2_O)        0.329     9.177 r  stwrap/count[28]_i_1/O
                         net (fo=29, routed)          0.931    10.108    stwrap/count[28]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  stwrap/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.502    14.843    stwrap/clk
    SLICE_X3Y24          FDRE                                         r  stwrap/count_reg[7]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X3Y24          FDRE (Setup_fdre_C_R)       -0.429    14.653    stwrap/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 stwrap/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stwrap/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 1.730ns (34.834%)  route 3.236ns (65.166%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.620     5.141    stwrap/clk
    SLICE_X3Y23          FDRE                                         r  stwrap/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  stwrap/count_reg[4]/Q
                         net (fo=4, routed)           1.187     6.784    stwrap/sel0[4]
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.124     6.908 r  stwrap/count[28]_i_32/O
                         net (fo=1, routed)           0.000     6.908    stwrap/count[28]_i_32_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.458 r  stwrap/count_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.458    stwrap/count_reg[28]_i_20_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.572 r  stwrap/count_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.572    stwrap/count_reg[28]_i_11_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.729 r  stwrap/count_reg[28]_i_4/CO[1]
                         net (fo=2, routed)           1.119     8.848    stwrap/data1
    SLICE_X6Y29          LUT6 (Prop_lut6_I2_O)        0.329     9.177 r  stwrap/count[28]_i_1/O
                         net (fo=29, routed)          0.931    10.108    stwrap/count[28]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  stwrap/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.502    14.843    stwrap/clk
    SLICE_X3Y24          FDRE                                         r  stwrap/count_reg[8]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X3Y24          FDRE (Setup_fdre_C_R)       -0.429    14.653    stwrap/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 stwrap/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stwrap/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 1.578ns (32.126%)  route 3.334ns (67.874%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.618     5.139    stwrap/clk
    SLICE_X3Y24          FDRE                                         r  stwrap/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  stwrap/count_reg[8]/Q
                         net (fo=4, routed)           1.347     6.943    stwrap/sel0[8]
    SLICE_X4Y27          LUT4 (Prop_lut4_I1_O)        0.124     7.067 r  stwrap/count[28]_i_31/O
                         net (fo=1, routed)           0.000     7.067    stwrap/count[28]_i_31_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.465 r  stwrap/count_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.465    stwrap/count_reg[28]_i_20_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  stwrap/count_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.579    stwrap/count_reg[28]_i_11_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.736 r  stwrap/count_reg[28]_i_4/CO[1]
                         net (fo=2, routed)           1.119     8.855    stwrap/data1
    SLICE_X6Y29          LUT6 (Prop_lut6_I2_O)        0.329     9.184 r  stwrap/count[28]_i_1/O
                         net (fo=29, routed)          0.868    10.051    stwrap/count[28]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  stwrap/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.504    14.845    stwrap/clk
    SLICE_X3Y26          FDRE                                         r  stwrap/count_reg[13]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429    14.641    stwrap/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 stwrap/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stwrap/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 1.578ns (32.126%)  route 3.334ns (67.874%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.618     5.139    stwrap/clk
    SLICE_X3Y24          FDRE                                         r  stwrap/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  stwrap/count_reg[8]/Q
                         net (fo=4, routed)           1.347     6.943    stwrap/sel0[8]
    SLICE_X4Y27          LUT4 (Prop_lut4_I1_O)        0.124     7.067 r  stwrap/count[28]_i_31/O
                         net (fo=1, routed)           0.000     7.067    stwrap/count[28]_i_31_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.465 r  stwrap/count_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.465    stwrap/count_reg[28]_i_20_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  stwrap/count_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.579    stwrap/count_reg[28]_i_11_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.736 r  stwrap/count_reg[28]_i_4/CO[1]
                         net (fo=2, routed)           1.119     8.855    stwrap/data1
    SLICE_X6Y29          LUT6 (Prop_lut6_I2_O)        0.329     9.184 r  stwrap/count[28]_i_1/O
                         net (fo=29, routed)          0.868    10.051    stwrap/count[28]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  stwrap/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.504    14.845    stwrap/clk
    SLICE_X3Y26          FDRE                                         r  stwrap/count_reg[14]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429    14.641    stwrap/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  4.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 keyp/count_deb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyp/finish_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.557     1.440    keyp/clk
    SLICE_X9Y29          FDRE                                         r  keyp/count_deb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  keyp/count_deb_reg[0]/Q
                         net (fo=8, routed)           0.089     1.670    keyp/count_deb_reg__0[0]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.045     1.715 r  keyp/finish_i_1/O
                         net (fo=1, routed)           0.000     1.715    keyp/finish_i_1_n_0
    SLICE_X8Y29          FDRE                                         r  keyp/finish_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.825     1.952    keyp/clk
    SLICE_X8Y29          FDRE                                         r  keyp/finish_reg/C
                         clock pessimism             -0.499     1.453    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.120     1.573    keyp/finish_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 randgen/rnd_reg_r_12/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/rnd_reg_r_13/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.586     1.469    randgen/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  randgen/rnd_reg_r_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  randgen/rnd_reg_r_12/Q
                         net (fo=1, routed)           0.117     1.727    randgen/rnd_reg_r_12_n_0
    SLICE_X3Y31          FDRE                                         r  randgen/rnd_reg_r_13/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.857     1.984    randgen/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  randgen/rnd_reg_r_13/C
                         clock pessimism             -0.478     1.506    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.075     1.581    randgen/rnd_reg_r_13
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 keyp/col_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyp/value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.972%)  route 0.114ns (38.028%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.588     1.471    keyp/clk
    SLICE_X0Y31          FDRE                                         r  keyp/col_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  keyp/col_reg[3]/Q
                         net (fo=3, routed)           0.114     1.726    keyp/col[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.045     1.771 r  keyp/value[1]_i_1/O
                         net (fo=1, routed)           0.000     1.771    keyp/p_0_out[1]
    SLICE_X2Y31          FDRE                                         r  keyp/value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.857     1.984    keyp/clk
    SLICE_X2Y31          FDRE                                         r  keyp/value_reg[1]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.121     1.606    keyp/value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 keyp/finish_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyp/finish_del_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.557     1.440    keyp/clk
    SLICE_X8Y29          FDRE                                         r  keyp/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.604 r  keyp/finish_reg/Q
                         net (fo=2, routed)           0.067     1.671    keyp/finish
    SLICE_X8Y29          FDRE                                         r  keyp/finish_del_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.825     1.952    keyp/clk
    SLICE_X8Y29          FDRE                                         r  keyp/finish_del_reg/C
                         clock pessimism             -0.512     1.440    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.060     1.500    keyp/finish_del_reg
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 randgen/rnd_reg_r_10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/rnd_reg_r_11/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.586     1.469    randgen/clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  randgen/rnd_reg_r_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  randgen/rnd_reg_r_10/Q
                         net (fo=1, routed)           0.118     1.728    randgen/rnd_reg_r_10_n_0
    SLICE_X4Y31          FDRE                                         r  randgen/rnd_reg_r_11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.855     1.982    randgen/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  randgen/rnd_reg_r_11/C
                         clock pessimism             -0.500     1.482    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.070     1.552    randgen/rnd_reg_r_11
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cnt/score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/score_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.556     1.439    cnt/clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  cnt/score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  cnt/score_reg[2]/Q
                         net (fo=4, routed)           0.125     1.706    cnt/Q[2]
    SLICE_X8Y28          LUT4 (Prop_lut4_I1_O)        0.045     1.751 r  cnt/score[3]_i_2/O
                         net (fo=1, routed)           0.000     1.751    cnt/score[3]_i_2_n_0
    SLICE_X8Y28          FDRE                                         r  cnt/score_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.824     1.951    cnt/clk_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  cnt/score_reg[3]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X8Y28          FDRE (Hold_fdre_C_D)         0.121     1.573    cnt/score_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 keyp/finish_del_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyp/key_valid_pre_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.557     1.440    keyp/clk
    SLICE_X8Y29          FDRE                                         r  keyp/finish_del_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.148     1.588 f  keyp/finish_del_reg/Q
                         net (fo=1, routed)           0.057     1.645    keyp/finish_del
    SLICE_X8Y29          LUT2 (Prop_lut2_I1_O)        0.098     1.743 r  keyp/key_valid_pre_i_1/O
                         net (fo=1, routed)           0.000     1.743    keyp/key_valid_pre_i_1_n_0
    SLICE_X8Y29          FDRE                                         r  keyp/key_valid_pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.825     1.952    keyp/clk
    SLICE_X8Y29          FDRE                                         r  keyp/key_valid_pre_reg/C
                         clock pessimism             -0.512     1.440    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.121     1.561    keyp/key_valid_pre_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 keyp/FSM_onehot_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyp/FSM_onehot_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.164ns (66.838%)  route 0.081ns (33.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.590     1.473    keyp/clk
    SLICE_X2Y33          FDRE                                         r  keyp/FSM_onehot_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  keyp/FSM_onehot_row_reg[1]/Q
                         net (fo=5, routed)           0.081     1.718    keyp/FSM_onehot_row_reg_n_0_[1]
    SLICE_X2Y33          FDRE                                         r  keyp/FSM_onehot_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.859     1.986    keyp/clk
    SLICE_X2Y33          FDRE                                         r  keyp/FSM_onehot_row_reg[2]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.060     1.533    keyp/FSM_onehot_row_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 keyp/col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyp/value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.922%)  route 0.143ns (43.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.588     1.471    keyp/clk
    SLICE_X0Y31          FDRE                                         r  keyp/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  keyp/col_reg[1]/Q
                         net (fo=3, routed)           0.143     1.755    keyp/col[1]
    SLICE_X2Y31          LUT4 (Prop_lut4_I2_O)        0.048     1.803 r  keyp/value[0]_i_1/O
                         net (fo=1, routed)           0.000     1.803    keyp/p_0_out[0]
    SLICE_X2Y31          FDRE                                         r  keyp/value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.857     1.984    keyp/clk
    SLICE_X2Y31          FDRE                                         r  keyp/value_reg[0]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.131     1.616    keyp/value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 randgen/rnd_reg_r_13/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/rnd_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.588     1.471    randgen/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  randgen/rnd_reg_r_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.128     1.599 r  randgen/rnd_reg_r_13/Q
                         net (fo=1, routed)           0.054     1.654    randgen/rnd_reg_r_13_n_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.099     1.753 r  randgen/rnd_reg_gate__0/O
                         net (fo=1, routed)           0.000     1.753    randgen/rnd_reg_gate__0_n_0
    SLICE_X3Y31          FDRE                                         r  randgen/rnd_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.857     1.984    randgen/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  randgen/rnd_reg[21]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.091     1.562    randgen/rnd_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y28   cnt/score_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y28    cnt/score_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y28    cnt/score_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y28    cnt/score_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y27    gm/gameOn_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y33    keyp/FSM_onehot_row_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y33    keyp/FSM_onehot_row_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y33    keyp/FSM_onehot_row_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y33    keyp/FSM_onehot_row_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    randgen/rnd_reg[19]_srl14___randgen_rnd_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    randgen/rnd_reg[28]_srl3___randgen_rnd_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    randgen/rnd_reg[3]_srl2___randgen_rnd_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    randgen/rnd_reg[19]_srl14___randgen_rnd_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    randgen/rnd_reg[28]_srl3___randgen_rnd_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    randgen/rnd_reg[3]_srl2___randgen_rnd_reg_r_0/CLK
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y33    keyp/FSM_onehot_row_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y33    keyp/FSM_onehot_row_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y33    keyp/FSM_onehot_row_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y33    keyp/FSM_onehot_row_reg[4]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    randgen/rnd_reg[19]_srl14___randgen_rnd_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    randgen/rnd_reg[19]_srl14___randgen_rnd_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    randgen/rnd_reg[28]_srl3___randgen_rnd_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    randgen/rnd_reg[28]_srl3___randgen_rnd_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    randgen/rnd_reg[3]_srl2___randgen_rnd_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    randgen/rnd_reg[3]_srl2___randgen_rnd_reg_r_0/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y31    keyp/col_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y31    keyp/col_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y31    keyp/col_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y31    keyp/col_reg[3]/C



