--------------------------------------------------------------------------------
Release 13.3 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Programme\Xilinx\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
2 -n 3 -fastpaths -xml Taktteiler.twx Taktteiler.ncd -o Taktteiler.twr
Taktteiler.pcf -ucf Taktteiler.ucf

Design file:              Taktteiler.ncd
Physical constraint file: Taktteiler.pcf
Device,package,speed:     xc5vlx50t,ff1136,-2 (PRODUCTION 1.73 2011-10-03, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
out<0>      |    8.073(R)|clk_BUFGP         |   0.000|
out<1>      |    7.838(R)|clk_BUFGP         |   0.000|
out<2>      |    7.818(R)|clk_BUFGP         |   0.000|
out<3>      |    7.795(R)|clk_BUFGP         |   0.000|
out<4>      |    7.853(R)|clk_BUFGP         |   0.000|
out<5>      |    7.687(R)|clk_BUFGP         |   0.000|
out<6>      |    7.750(R)|clk_BUFGP         |   0.000|
out<7>      |    7.663(R)|clk_BUFGP         |   0.000|
out<8>      |    7.826(R)|clk_BUFGP         |   0.000|
out<9>      |    7.919(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.364|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri May 19 10:09:31 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



