$comment
	File created using the following command:
		vcd file pc.msim.vcd -direction
$end
$date
	Sat Nov 16 22:37:43 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module pc_vhd_vec_tst $end
$var wire 1 ! a_e_z $end
$var wire 1 " a_lt_z $end
$var wire 1 # bt $end
$var wire 1 $ clk $end
$var wire 1 % clr $end
$var wire 1 & cnt $end
$var wire 1 ' ld_a $end
$var wire 1 ( ld_b $end
$var wire 1 ) slt_a $end
$var wire 1 * sub_add $end
$var wire 1 + ud $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var wire 1 / devoe $end
$var wire 1 0 devclrn $end
$var wire 1 1 devpor $end
$var wire 1 2 ww_devoe $end
$var wire 1 3 ww_devclrn $end
$var wire 1 4 ww_devpor $end
$var wire 1 5 ww_clk $end
$var wire 1 6 ww_bt $end
$var wire 1 7 ww_a_e_z $end
$var wire 1 8 ww_a_lt_z $end
$var wire 1 9 ww_ld_a $end
$var wire 1 : ww_ld_b $end
$var wire 1 ; ww_slt_a $end
$var wire 1 < ww_clr $end
$var wire 1 = ww_cnt $end
$var wire 1 > ww_ud $end
$var wire 1 ? ww_sub_add $end
$var wire 1 @ \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 A \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 B \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 C \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 D \ld_a~output_o\ $end
$var wire 1 E \ld_b~output_o\ $end
$var wire 1 F \slt_a~output_o\ $end
$var wire 1 G \clr~output_o\ $end
$var wire 1 H \cnt~output_o\ $end
$var wire 1 I \ud~output_o\ $end
$var wire 1 J \sub_add~output_o\ $end
$var wire 1 K \clk~input_o\ $end
$var wire 1 L \clk~inputclkctrl_outclk\ $end
$var wire 1 M \a_e_z~input_o\ $end
$var wire 1 N \bt~input_o\ $end
$var wire 1 O \Mux0~0_combout\ $end
$var wire 1 P \Mux1~1_combout\ $end
$var wire 1 Q \a_lt_z~input_o\ $end
$var wire 1 R \Mux1~0_combout\ $end
$var wire 1 S \Mux1~2_combout\ $end
$var wire 1 T \Mux2~0_combout\ $end
$var wire 1 U \Mux3~2_combout\ $end
$var wire 1 V \Mux2~1_combout\ $end
$var wire 1 W \Equal0~3_combout\ $end
$var wire 1 X \Equal0~0_combout\ $end
$var wire 1 Y \ld_a~8_combout\ $end
$var wire 1 Z \ld_a~9_combout\ $end
$var wire 1 [ \ld_a~1_combout\ $end
$var wire 1 \ \ld_a~3_combout\ $end
$var wire 1 ] \ld_a~0_combout\ $end
$var wire 1 ^ \Mux3~1_combout\ $end
$var wire 1 _ \ld_a~reg0_emulated_q\ $end
$var wire 1 ` \ld_a~2_combout\ $end
$var wire 1 a \ld_b~7_combout\ $end
$var wire 1 b \Equal0~1_combout\ $end
$var wire 1 c \ld_b~1_combout\ $end
$var wire 1 d \ld_b~0_combout\ $end
$var wire 1 e \ld_b~6_combout\ $end
$var wire 1 f \ld_b~reg0_emulated_q\ $end
$var wire 1 g \ld_b~2_combout\ $end
$var wire 1 h \slt_a~0_combout\ $end
$var wire 1 i \slt_a~1_combout\ $end
$var wire 1 j \Equal0~2_combout\ $end
$var wire 1 k \slt_a~reg0_q\ $end
$var wire 1 l \clr~6_combout\ $end
$var wire 1 m \clr~1_combout\ $end
$var wire 1 n \clr~0_combout\ $end
$var wire 1 o \clr~reg0_emulated_q\ $end
$var wire 1 p \clr~2_combout\ $end
$var wire 1 q \Mux3~0_combout\ $end
$var wire 1 r \cnt~0_combout\ $end
$var wire 1 s \cnt~reg0_q\ $end
$var wire 1 t \sub_add~0_combout\ $end
$var wire 1 u \sub_add~reg0_q\ $end
$var wire 1 v state [2] $end
$var wire 1 w state [1] $end
$var wire 1 x state [0] $end
$var wire 1 y \ALT_INV_cnt~0_combout\ $end
$var wire 1 z \ALT_INV_clr~0_combout\ $end
$var wire 1 { \ALT_INV_Equal0~2_combout\ $end
$var wire 1 | \ALT_INV_ld_b~0_combout\ $end
$var wire 1 } \ALT_INV_ld_a~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
0&
0'
0(
0)
0*
0+
0,
1-
x.
1/
10
11
12
13
14
05
06
07
08
09
0:
0;
1<
0=
0>
0?
0D
0E
0F
1G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
1W
0X
0Y
1Z
0[
0\
1]
0^
0_
0`
0a
0b
0c
1d
0e
0f
0g
0h
0i
1j
0k
0l
1m
1n
0o
1p
0q
1r
0s
0t
0u
0y
0z
0{
0|
0}
0v
0w
0x
1@
1A
1B
0C
$end
#20000
1$
15
1K
1C
1L
#40000
0$
05
0K
0C
0L
#60000
1$
15
1K
1C
1L
#80000
0$
05
0K
0C
0L
#90000
1#
16
1N
1T
1V
#100000
1$
15
1K
1C
1L
1x
0W
1X
1Y
0Z
1l
0n
1z
0m
1n
0p
1[
1`
0z
1\
1D
0G
19
0<
1'
0%
#110000
0#
06
0N
1P
0T
0V
1S
#120000
0$
05
0K
0C
0L
#140000
1$
15
1K
1C
1L
1w
0x
0Y
0X
0\
1a
1b
0j
1q
1{
1c
1g
0]
1Z
1}
0[
1]
0`
0}
1\
1E
1:
0D
1(
09
0'
#160000
0$
05
0K
0C
0L
#180000
1$
15
1K
1C
1L
#200000
0$
05
0K
0C
0L
#210000
1#
16
1N
1T
1V
#220000
1$
15
1K
1C
1L
1x
1O
0P
0T
1U
1Y
1^
0b
1e
0d
0Z
0l
0r
1i
0V
0S
1y
1|
0n
0]
1}
1z
#230000
0#
06
0N
#240000
0$
05
0K
0C
0L
#260000
1$
15
1K
1C
1L
1v
0w
0x
1_
1f
1k
1s
0g
1`
0\
0q
0O
1P
1T
0U
0i
1V
1S
1H
1F
1=
1;
1D
0E
1&
1)
19
0:
1'
0(
#280000
0$
05
0K
0C
0L
#300000
1$
15
1K
1C
1L
0v
1w
1x
0_
0k
0s
0`
1\
1q
1O
0P
0T
1U
1i
0V
0S
0H
0F
0=
0;
0D
0&
0)
09
0'
#320000
0$
05
0K
0C
0L
#340000
1$
15
1K
1C
1L
1v
0w
0x
1_
1k
1s
1`
0\
0q
0O
1P
1T
0U
0i
1V
1S
1H
1F
1=
1;
1D
1&
1)
19
1'
#360000
0$
05
0K
0C
0L
#380000
1$
15
1K
1C
1L
0v
1w
1x
0_
0k
0s
0`
1\
1q
1O
0P
0T
1U
1i
0V
0S
0H
0F
0=
0;
0D
0&
0)
09
0'
#400000
0$
05
0K
0C
0L
#420000
1$
15
1K
1C
1L
1v
0w
0x
1_
1k
1s
1`
0\
0q
0O
1P
1T
0U
0i
1V
1S
1H
1F
1=
1;
1D
1&
1)
19
1'
#440000
0$
05
0K
0C
0L
#460000
1$
15
1K
1C
1L
0v
1w
1x
0_
0k
0s
0`
1\
1q
1O
0P
0T
1U
1i
0V
0S
0H
0F
0=
0;
0D
0&
0)
09
0'
#480000
0$
05
0K
0C
0L
#500000
1$
15
1K
1C
1L
1v
0w
0x
1_
1k
1s
1`
0\
0q
0O
1P
1T
0U
0i
1V
1S
1H
1F
1=
1;
1D
1&
1)
19
1'
#520000
0$
05
0K
0C
0L
#540000
1$
15
1K
1C
1L
0v
1w
1x
0_
0k
0s
0`
1\
1q
1O
0P
0T
1U
1i
0V
0S
0H
0F
0=
0;
0D
0&
0)
09
0'
#560000
0$
05
0K
0C
0L
#570000
1"
18
1Q
1R
1t
1S
#580000
1$
15
1K
1C
1L
1v
0x
1_
1k
1s
1u
1`
1P
0R
1T
0U
0^
0e
1h
1V
1I
1J
1H
1F
1>
1?
1=
1;
1D
1+
1*
1&
1)
19
1'
#590000
0"
08
0Q
#600000
0$
05
0K
0C
0L
#620000
1$
15
1K
1C
1L
1x
0Y
0a
0c
1d
1Z
1l
1r
0y
0|
1n
1]
0`
0f
0s
0}
0z
0_
0D
0H
09
0=
0'
0&
#640000
0$
05
0K
0C
0L
#660000
1$
15
1K
1C
1L
#680000
0$
05
0K
0C
0L
#700000
1$
15
1K
1C
1L
#720000
0$
05
0K
0C
0L
#740000
1$
15
1K
1C
1L
#760000
0$
05
0K
0C
0L
#780000
1$
15
1K
1C
1L
#800000
0$
05
0K
0C
0L
#820000
1$
15
1K
1C
1L
#840000
0$
05
0K
0C
0L
#860000
1$
15
1K
1C
1L
#880000
0$
05
0K
0C
0L
#900000
1$
15
1K
1C
1L
#920000
0$
05
0K
0C
0L
#940000
1$
15
1K
1C
1L
#960000
0$
05
0K
0C
0L
#980000
1$
15
1K
1C
1L
#1000000
