# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_control_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 FSM_control.sv : (91, 31): Syntax error. Unexpected token: 11111111[_UNSIGNED_NUMBER].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 FSM_control.sv : (91, 31): Syntax error. Unexpected token: 11111111[_UNSIGNED_NUMBER].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 FSM_control.sv : (91, 31): Syntax error. Unexpected token: 11111111[_UNSIGNED_NUMBER].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 FSM_control.sv : (94, 10): Syntax error. Unexpected token: endmodule[_ENDMODULE].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_control_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_control_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_control_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2020 FSM_control.sv : (48, 17): case/x/z...endcase pair(s) mismatch detected. 1 <endcase> tokens are missing.
# Error: VCP2020 FSM_control.sv : (48, 17): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 FSM_control.sv : (48, 17): Syntax error. Unexpected token: end[_END].
# Error: VCP2677 FSM_control.sv : (38, 1): Blocking statements and blocking timing and event controls are not allowed in an always_comb block.
# Compile failure 4 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_control_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 FSM_control.sv : (68, 10): Syntax error. Unexpected token: endmodule[_ENDMODULE].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 FSM_control.sv : (66, 24): {init,clk,reset,ovf,NRE_1,NRE_2,ADC_enable,expose,erase,start_time} is not a valid left-hand side of a procedural assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 FSM_control.sv : (65, 24): {init,clk,reset,ovf,NRE_1,NRE_2,ADC_enable,expose,erase,start_time} is not a valid left-hand side of a procedural assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 FSM_control.sv : (59, 17): init is not a valid left-hand side of a procedural assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2868 FSM_control.sv : (59, 24): init is not a valid left-hand side of assign statement.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_control_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_control_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 FSM_control.sv : (65, 26): Syntax error. Unexpected token: =.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_control_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_control_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+FSM_control_TB FSM_control_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ns.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.2 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\sebsk\Documents\Github\TFE4152-Digital-Camera-implementation\Digital_part_of_camera_implementation\DigitalCamera\src\wave.asdb
#  19:40, søndag 8. november 2020
#  Simulation has been initialized
# add wave -noreg {/FSM_control_TB/comb}
# add wave -noreg {/FSM_control_TB/init}
# add wave -noreg {/FSM_control_TB/clk}
# add wave -noreg {/FSM_control_TB/reset}
# add wave -noreg {/FSM_control_TB/ovf}
# add wave -noreg {/FSM_control_TB/NRE_1}
# add wave -noreg {/FSM_control_TB/NRE_2}
# add wave -noreg {/FSM_control_TB/ADC_enable}
# add wave -noreg {/FSM_control_TB/expose}
# add wave -noreg {/FSM_control_TB/erase}
# add wave -noreg {/FSM_control_TB/start_time}
# 11 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/sebsk/Documents/Github/TFE4152-Digital-Camera-implementation/Digital_part_of_camera_implementation/DigitalCamera/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 1309526 ms
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_control_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_control_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+FSM_control_TB FSM_control_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ns.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\sebsk\Documents\Github\TFE4152-Digital-Camera-implementation\Digital_part_of_camera_implementation\DigitalCamera\src\wave.asdb
#  19:51, søndag 8. november 2020
#  Simulation has been initialized
# add wave -noreg {/FSM_control_TB/comb}
# add wave -noreg {/FSM_control_TB/init}
# add wave -noreg {/FSM_control_TB/clk}
# add wave -noreg {/FSM_control_TB/reset}
# add wave -noreg {/FSM_control_TB/ovf}
# add wave -noreg {/FSM_control_TB/NRE_1}
# add wave -noreg {/FSM_control_TB/NRE_2}
# add wave -noreg {/FSM_control_TB/ADC_enable}
# add wave -noreg {/FSM_control_TB/expose}
# add wave -noreg {/FSM_control_TB/erase}
# add wave -noreg {/FSM_control_TB/start_time}
# 11 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/sebsk/Documents/Github/TFE4152-Digital-Camera-implementation/Digital_part_of_camera_implementation/DigitalCamera/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 244676 ms
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_control_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+FSM_control_TB FSM_control_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ms.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\sebsk\Documents\Github\TFE4152-Digital-Camera-implementation\Digital_part_of_camera_implementation\DigitalCamera\src\wave.asdb
#  19:54, søndag 8. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/sebsk/Documents/Github/TFE4152-Digital-Camera-implementation/Digital_part_of_camera_implementation/DigitalCamera/src/wave.asdb'.
# add wave -noreg {/FSM_control_TB/comb}
# add wave -noreg {/FSM_control_TB/init}
# add wave -noreg {/FSM_control_TB/clk}
# add wave -noreg {/FSM_control_TB/reset}
# add wave -noreg {/FSM_control_TB/ovf}
# add wave -noreg {/FSM_control_TB/NRE_1}
# add wave -noreg {/FSM_control_TB/NRE_2}
# add wave -noreg {/FSM_control_TB/ADC_enable}
# add wave -noreg {/FSM_control_TB/expose}
# add wave -noreg {/FSM_control_TB/erase}
# add wave -noreg {/FSM_control_TB/start_time}
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/comb' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/init' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/clk' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/reset' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/ovf' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/NRE_1' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/NRE_2' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/ADC_enable' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/expose' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/erase' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/start_time' has already been traced.
# 0 signal(s) traced.
# add wave -noreg {/FSM_control_TB/comb}
# add wave -noreg {/FSM_control_TB/init}
# add wave -noreg {/FSM_control_TB/clk}
# add wave -noreg {/FSM_control_TB/reset}
# add wave -noreg {/FSM_control_TB/ovf}
# add wave -noreg {/FSM_control_TB/NRE_1}
# add wave -noreg {/FSM_control_TB/NRE_2}
# add wave -noreg {/FSM_control_TB/ADC_enable}
# add wave -noreg {/FSM_control_TB/expose}
# add wave -noreg {/FSM_control_TB/erase}
# add wave -noreg {/FSM_control_TB/start_time}
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/comb' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/init' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/clk' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/reset' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/ovf' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/NRE_1' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/NRE_2' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/ADC_enable' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/expose' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/erase' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/start_time' has already been traced.
# 0 signal(s) traced.
# add wave -noreg {/FSM_control_TB/comb}
# add wave -noreg {/FSM_control_TB/init}
# add wave -noreg {/FSM_control_TB/clk}
# add wave -noreg {/FSM_control_TB/reset}
# add wave -noreg {/FSM_control_TB/ovf}
# add wave -noreg {/FSM_control_TB/NRE_1}
# add wave -noreg {/FSM_control_TB/NRE_2}
# add wave -noreg {/FSM_control_TB/ADC_enable}
# add wave -noreg {/FSM_control_TB/expose}
# add wave -noreg {/FSM_control_TB/erase}
# add wave -noreg {/FSM_control_TB/start_time}
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/comb' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/init' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/clk' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/reset' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/ovf' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/NRE_1' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/NRE_2' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/ADC_enable' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/expose' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/erase' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/start_time' has already been traced.
# 0 signal(s) traced.
# add wave -noreg {/FSM_control_TB/comb}
# add wave -noreg {/FSM_control_TB/init}
# add wave -noreg {/FSM_control_TB/clk}
# add wave -noreg {/FSM_control_TB/reset}
# add wave -noreg {/FSM_control_TB/ovf}
# add wave -noreg {/FSM_control_TB/NRE_1}
# add wave -noreg {/FSM_control_TB/NRE_2}
# add wave -noreg {/FSM_control_TB/ADC_enable}
# add wave -noreg {/FSM_control_TB/expose}
# add wave -noreg {/FSM_control_TB/erase}
# add wave -noreg {/FSM_control_TB/start_time}
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/comb' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/init' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/clk' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/reset' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/ovf' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/NRE_1' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/NRE_2' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/ADC_enable' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/expose' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/erase' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/FSM_control_TB/start_time' has already been traced.
# 0 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/sebsk/Documents/Github/TFE4152-Digital-Camera-implementation/Digital_part_of_camera_implementation/DigitalCamera/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 1015250 ms
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+FSM_control_TB FSM_control_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_control_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ms.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\sebsk\Documents\Github\TFE4152-Digital-Camera-implementation\Digital_part_of_camera_implementation\DigitalCamera\src\wave.asdb
#  19:56, søndag 8. november 2020
#  Simulation has been initialized
# add wave -noreg {/FSM_control_TB/comb}
# add wave -noreg {/FSM_control_TB/init}
# add wave -noreg {/FSM_control_TB/clk}
# add wave -noreg {/FSM_control_TB/reset}
# add wave -noreg {/FSM_control_TB/ovf}
# add wave -noreg {/FSM_control_TB/NRE_1}
# add wave -noreg {/FSM_control_TB/NRE_2}
# add wave -noreg {/FSM_control_TB/ADC_enable}
# add wave -noreg {/FSM_control_TB/expose}
# add wave -noreg {/FSM_control_TB/erase}
# add wave -noreg {/FSM_control_TB/start_time}
# 11 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/sebsk/Documents/Github/TFE4152-Digital-Camera-implementation/Digital_part_of_camera_implementation/DigitalCamera/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 355112 ms
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_control_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_control_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_control_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 FSM_control.sv : (103, 31): Syntax error. Unexpected token: $finish[_SYSTEM_FINISH].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
asim -O5 +access +r +m+FSM_control_TB FSM_control_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_control_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 FSM_control.sv : (103, 31): Syntax error. Unexpected token: $finish[_SYSTEM_FINISH].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 FSM_control.sv : (103, 31): Syntax error. Unexpected token: $finish[_SYSTEM_FINISH].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 FSM_control.sv : (100, 13): Syntax error. Unexpected token: $display[_SYSTEM_DISPLAY].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_control_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+FSM_control_TB FSM_control_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_control_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ms.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\sebsk\Documents\Github\TFE4152-Digital-Camera-implementation\Digital_part_of_camera_implementation\DigitalCamera\src\wave.asdb
#  20:02, søndag 8. november 2020
#  Simulation has been initialized
# add wave -noreg {/FSM_control_TB/comb}
# add wave -noreg {/FSM_control_TB/init}
# add wave -noreg {/FSM_control_TB/clk}
# add wave -noreg {/FSM_control_TB/reset}
# add wave -noreg {/FSM_control_TB/ovf}
# add wave -noreg {/FSM_control_TB/NRE_1}
# add wave -noreg {/FSM_control_TB/NRE_2}
# add wave -noreg {/FSM_control_TB/ADC_enable}
# add wave -noreg {/FSM_control_TB/expose}
# add wave -noreg {/FSM_control_TB/erase}
# add wave -noreg {/FSM_control_TB/start_time}
# 11 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/sebsk/Documents/Github/TFE4152-Digital-Camera-implementation/Digital_part_of_camera_implementation/DigitalCamera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 FSM_control.sv (103): $finish called.
# KERNEL: Time: 16 ms,  Iteration: 1,  Instance: /FSM_control_TB,  Process: @ALWAYS#101_3@.
# KERNEL: stopped at time: 16 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP1022 FSM_control.sv : (9, 19): Time precision must use a multiplier of 1, 10, or 100.
# Error: VCP2000 FSM_control.sv : (9, 21): Syntax error. Unexpected token: ..
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_control_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP1019 FSM_control.sv : (9, 23): Error in time precision. Expected s, ms, us, ns, ps, or fs.
# Error: VCP2000 FSM_control.sv : (9, 22): Syntax error. Unexpected token: non-printable: \xb5.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_control_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+FSM_control_TB FSM_control_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/FSM_control.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_control_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1us.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\sebsk\Documents\Github\TFE4152-Digital-Camera-implementation\Digital_part_of_camera_implementation\DigitalCamera\src\wave.asdb
#  20:06, søndag 8. november 2020
#  Simulation has been initialized
# add wave -noreg {/FSM_control_TB/comb}
# add wave -noreg {/FSM_control_TB/init}
# add wave -noreg {/FSM_control_TB/clk}
# add wave -noreg {/FSM_control_TB/reset}
# add wave -noreg {/FSM_control_TB/ovf}
# add wave -noreg {/FSM_control_TB/NRE_1}
# add wave -noreg {/FSM_control_TB/NRE_2}
# add wave -noreg {/FSM_control_TB/ADC_enable}
# add wave -noreg {/FSM_control_TB/expose}
# add wave -noreg {/FSM_control_TB/erase}
# add wave -noreg {/FSM_control_TB/start_time}
# 11 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/sebsk/Documents/Github/TFE4152-Digital-Camera-implementation/Digital_part_of_camera_implementation/DigitalCamera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 FSM_control.sv (103): $finish called.
# KERNEL: Time: 16 ms,  Iteration: 1,  Instance: /FSM_control_TB,  Process: @ALWAYS#101_3@.
# KERNEL: stopped at time: 16 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/CTRL_exp_time.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 CTRL_exp_time.sv : (27, 8): Syntax error. Unexpected token: reg[_REG].
# Error: VCP2000 CTRL_exp_time.sv : (30, 18): Syntax error. Unexpected token: CTRL_exp_time[_IDENTIFIER].
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/CTRL_exp_time.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 CTRL_exp_time.sv : (27, 8): Syntax error. Unexpected token: reg[_REG].
# Error: VCP2000 CTRL_exp_time.sv : (30, 18): Syntax error. Unexpected token: CTRL_exp_time[_IDENTIFIER].
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/CTRL_exp_time.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 CTRL_exp_time.sv : (27, 8): Syntax error. Unexpected token: reg[_REG].
# Error: VCP2000 CTRL_exp_time.sv : (30, 18): Syntax error. Unexpected token: CTRL_exp_time[_IDENTIFIER].
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/CTRL_exp_time.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 CTRL_exp_time.sv : (31, 40): Implicit net declaration, symbol Exp_increase has not been declared in module CTRL_exp_time_TB.
# Info: VCP2876 CTRL_exp_time.sv : (32, 17): Implicit net declaration, symbol Exp_decrease has not been declared in module CTRL_exp_time_TB.
# Info: VCP2876 CTRL_exp_time.sv : (33, 8): Implicit net declaration, symbol clk has not been declared in module CTRL_exp_time_TB.
# Info: VCP2876 CTRL_exp_time.sv : (34, 10): Implicit net declaration, symbol reset has not been declared in module CTRL_exp_time_TB.
# Info: VCP2876 CTRL_exp_time.sv : (34, 19): Implicit net declaration, symbol Exp_time has not been declared in module CTRL_exp_time_TB.
# Pass 3. Processing behavioral statements.
# Error: VCP2868 CTRL_exp_time.sv : (39, 27): clk is not a valid left-hand side of assign statement.
# Error: VCP2868 CTRL_exp_time.sv : (40, 27): clk is not a valid left-hand side of assign statement.
# Error: VCP5103 CTRL_exp_time.sv : (48, 22): Undeclared identifier: init.
# Error: VCP5103 CTRL_exp_time.sv : (48, 34): Undeclared identifier: ovf.
# Compile failure 4 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/CTRL_exp_time.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP5103 CTRL_exp_time.sv : (54, 22): Undeclared identifier: init.
# Error: VCP5103 CTRL_exp_time.sv : (54, 34): Undeclared identifier: ovf.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/CTRL_exp_time.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: CTRL_exp_time_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+CTRL_exp_time_TB CTRL_exp_time_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/CTRL_exp_time.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: CTRL_exp_time_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: CTRL_exp_time.sv (37): Length of connection (1) does not match the length of port "Exp_time" (6) on instance "/CTRL_exp_time_TB/ctrlTime".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 11 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5515 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\sebsk\Documents\Github\TFE4152-Digital-Camera-implementation\Digital_part_of_camera_implementation\DigitalCamera\src\wave.asdb
#  20:38, søndag 8. november 2020
#  Simulation has been initialized
# add wave -noreg {/CTRL_exp_time_TB/comb}
# add wave -noreg {/CTRL_exp_time_TB/Exp_increase}
# add wave -noreg {/CTRL_exp_time_TB/Exp_decrease}
# add wave -noreg {/CTRL_exp_time_TB/clk}
# add wave -noreg {/CTRL_exp_time_TB/reset}
# add wave -noreg {/CTRL_exp_time_TB/Exp_time}
# 6 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/sebsk/Documents/Github/TFE4152-Digital-Camera-implementation/Digital_part_of_camera_implementation/DigitalCamera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 CTRL_exp_time.sv (52): $finish called.
# KERNEL: Time: 16 ps,  Iteration: 1,  Instance: /CTRL_exp_time_TB,  Process: @ALWAYS#50_3@.
# KERNEL: stopped at time: 16 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+CTRL_exp_time_TB CTRL_exp_time_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/CTRL_exp_time.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: CTRL_exp_time_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: CTRL_exp_time.sv (37): Length of connection (4) does not match the length of port "Exp_time" (6) on instance "/CTRL_exp_time_TB/ctrlTime".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 11 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5515 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\sebsk\Documents\Github\TFE4152-Digital-Camera-implementation\Digital_part_of_camera_implementation\DigitalCamera\src\wave.asdb
#  20:51, søndag 8. november 2020
#  Simulation has been initialized
# add wave -noreg {/CTRL_exp_time_TB/comb}
# add wave -noreg {/CTRL_exp_time_TB/Exp_increase}
# add wave -noreg {/CTRL_exp_time_TB/Exp_decrease}
# add wave -noreg {/CTRL_exp_time_TB/clk}
# add wave -noreg {/CTRL_exp_time_TB/reset}
# add wave -noreg {/CTRL_exp_time_TB/Exp_time}
# 6 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/sebsk/Documents/Github/TFE4152-Digital-Camera-implementation/Digital_part_of_camera_implementation/DigitalCamera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 CTRL_exp_time.sv (52): $finish called.
# KERNEL: Time: 16 ps,  Iteration: 1,  Instance: /CTRL_exp_time_TB,  Process: @ALWAYS#50_3@.
# KERNEL: stopped at time: 16 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (14, 9): Syntax error. Unexpected token: <=[O_LESSEQU].
# Error: VCP2505 Timer_counter.sv : (27, 9): Duplicate identifier: start.
# Error: VCP2000 Timer_counter.sv : (34, 10): Syntax error. Unexpected token: endmodule[_ENDMODULE].
# Warning: VCP2515 Timer_counter.sv : (14, 16): Undefined module: start was used. Port connection rules will not be checked at such instantiations.
# Compile failure 3 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (14, 9): Syntax error. Unexpected token: <=[O_LESSEQU].
# Error: VCP2505 Timer_counter.sv : (25, 15): Duplicate identifier: start.
# Error: VCP2000 Timer_counter.sv : (32, 10): Syntax error. Unexpected token: endmodule[_ENDMODULE].
# Warning: VCP2515 Timer_counter.sv : (14, 16): Undefined module: start was used. Port connection rules will not be checked at such instantiations.
# Compile failure 3 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (14, 9): Syntax error. Unexpected token: <=[O_LESSEQU].
# Error: VCP2000 Timer_counter.sv : (35, 10): Syntax error. Unexpected token: endmodule[_ENDMODULE].
# Warning: VCP2515 Timer_counter.sv : (14, 16): Undefined module: start was used. Port connection rules will not be checked at such instantiations.
# Compile failure 2 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (35, 10): Syntax error. Unexpected token: endmodule[_ENDMODULE].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (36, 10): Syntax error. Unexpected token: endmodule[_ENDMODULE].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2980 Timer_counter.sv : (18, 25): Variable 'q' cannot be driven by both procedural and continuous assignment.
# Error: VCP2980 Timer_counter.sv : (20, 24): Variable 'q' cannot be driven by both procedural and continuous assignment.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2980 Timer_counter.sv : (18, 1): Variable 'q' cannot be driven by both procedural and continuous assignment.
# Error: VCP2980 Timer_counter.sv : (20, 1): Variable 'q' cannot be driven by both procedural and continuous assignment.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2980 Timer_counter.sv : (20, 1): Variable 'q' cannot be driven by both procedural and continuous assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP5103 Timer_counter.sv : (53, 30): Undeclared identifier: Exp_increase.
# Error: VCP5103 Timer_counter.sv : (53, 44): Undeclared identifier: Exp_decrease.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2980 Timer_counter.sv : (53, 37): Variable 'ovf' cannot be driven by both procedural and continuous assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (64, 10): Syntax error. Unexpected token: endmodule[_ENDMODULE].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (63, 27): Syntax error. Unexpected token: =.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (63, 27): Syntax error. Unexpected token: =.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (63, 32): Syntax error. Unexpected token: #1[_DELAY].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (63, 33): Syntax error. Unexpected token: #1[_DELAY].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (63, 34): Syntax error. Unexpected token: #10[_DELAY].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (64, 16): Syntax error. Unexpected token: =.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (64, 16): Syntax error. Unexpected token: =.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (64, 16): Syntax error. Unexpected token: =.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2000 Timer_counter.sv : (63, 18): Syntax error. Unexpected token: ,.
# Error: VCP2980 Timer_counter.sv : (64, 1): Variable 'start' cannot be driven by both procedural and continuous assignment.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (63, 16): Syntax error. Unexpected token: =.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (63, 17): Syntax error. Unexpected token: <=[O_LESSEQU].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (62, 35): Syntax error. Unexpected token: #1[_DELAY].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2000 Timer_counter.sv : (62, 19): Syntax error. Unexpected token: ,.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2000 Timer_counter.sv : (62, 18): Syntax error. Unexpected token: ,.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
step -out
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2000 Timer_counter.sv : (62, 18): Syntax error. Unexpected token: ,.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2000 Timer_counter.sv : (62, 18): Syntax error. Unexpected token: ,.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2000 Timer_counter.sv : (17, 5): Syntax error. Unexpected token: always_ff[_ALWAYS_FF]. This is a SystemVerilog keyword since IEEE Std 1800-2005 and cannot be used as an identifier. Use -v2k5, -v2k or -v95 argument for compilation.
# Compile failure 1 Errors 0 Warnings  Analysis time: 1[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (15, 9): Syntax error. Unexpected token: wait[_WAIT].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (15, 9): Syntax error. Unexpected token: wait[_WAIT].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (15, 9): Syntax error. Unexpected token: wait[_WAIT].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (15, 9): Syntax error. Unexpected token: wait[_WAIT].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (15, 9): Syntax error. Unexpected token: wait[_WAIT].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2000 Timer_counter.sv : (19, 5): Syntax error. Unexpected token: always_ff[_ALWAYS_FF]. This is a SystemVerilog keyword since IEEE Std 1800-2005 and cannot be used as an identifier. Use -v2k5, -v2k or -v95 argument for compilation.
# Warning: VCP3005 Timer_counter.sv : (16, 14): The implicit event expression list (@*) is empty; the process will never be executed.
# Compile failure 1 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP3005 Timer_counter.sv : (16, 14): The implicit event expression list (@*) is empty; the process will never be executed.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (16, 21): Syntax error. Unexpected token: wait[_WAIT].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (16, 9): Syntax error. Unexpected token: wait[_WAIT].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (12, 9): Syntax error. Unexpected token: wait[_WAIT].
# Error: VCP2000 Timer_counter.sv : (14, 11): Syntax error. Unexpected token: assign[_ASSIGN].
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (15, 9): Syntax error. Unexpected token: wait[_WAIT].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (15, 6): Syntax error. Unexpected token: @.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (16, 6): Syntax error. Unexpected token: @.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (16, 6): Syntax error. Unexpected token: @.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+Time_counter_TB Time_counter_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Error: Timer_counter.sv (12): Variable 'q' has mixture of procedural and continuous assignments.
# SLP: Fatal Error: Cannot continue elaboration due to previous errors
# SLP: Failed : 0.0 [s]
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+Time_counter_TB Time_counter_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Error: Timer_counter.sv (12): Variable 'q' has mixture of procedural and continuous assignments.
# SLP: Fatal Error: Cannot continue elaboration due to previous errors
# SLP: Failed : 0.0 [s]
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (70, 8): Syntax error. Unexpected token: #14[_DELAY].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (71, 12): Syntax error. Unexpected token: $finish[_SYSTEM_FINISH].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (71, 12): Syntax error. Unexpected token: $finish[_SYSTEM_FINISH].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 Timer_counter.sv : (38, 39): Implicit net declaration, symbol Exp_time has not been declared in module Time_counter_TB.
# Pass 3. Processing behavioral statements.
# Error: VCP2000 Timer_counter.sv : (68, 13): Syntax error. Unexpected token: reg[_REG].
# Error: VCP2858 Timer_counter.sv : (68, 36): Exp_time is not a valid left-hand side of a procedural assignment.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+Time_counter_TB Time_counter_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Error: Timer_counter.sv (12): Variable 'q' has mixture of procedural and continuous assignments.
# SLP: Fatal Error: Cannot continue elaboration due to previous errors
# SLP: Failed : 0.0 [s]
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 Timer_counter.sv : (13, 15): Implicit net declaration, symbol q has not been declared in module Time_counter.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2868 Timer_counter.sv : (20, 35): q is not a valid left-hand side of assign statement.
# Error: VCP2868 Timer_counter.sv : (21, 44): q is not a valid left-hand side of assign statement.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+Time_counter_TB Time_counter_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (12, 6): Syntax error. Unexpected token: -[O_MINUS].
# Error: VCP2000 Timer_counter.sv : (15, 11): Syntax error. Unexpected token: always[_ALWAYS].
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: Timer_counter.sv (38): Length of connection (1) does not match the length of port "start" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (38): Length of connection (1) does not match the length of port "clk" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (38): Length of connection (1) does not match the length of port "reset" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (83.33%) signals in SLP and 2 (16.67%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6029 kB (elbread=1280 elab2=4615 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\sebsk\Documents\Github\TFE4152-Digital-Camera-implementation\Digital_part_of_camera_implementation\DigitalCamera\src\wave.asdb
#  22:26, søndag 8. november 2020
#  Simulation has been initialized
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# add wave -noreg {/Time_counter_TB/start}
# add wave -noreg {/Time_counter_TB/clk}
# add wave -noreg {/Time_counter_TB/reset}
# add wave -noreg {/Time_counter_TB/ovf}
# add wave -noreg {/Time_counter_TB/Exp_time}
# add wave -noreg {/Time_counter_TB/comb}
# 6 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/sebsk/Documents/Github/TFE4152-Digital-Camera-implementation/Digital_part_of_camera_implementation/DigitalCamera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 Timer_counter.sv (69): $finish called.
# KERNEL: Time: 11 ps,  Iteration: 0,  Instance: /Time_counter_TB,  Process: @INITIAL#65_3@.
# KERNEL: stopped at time: 11 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+Time_counter_TB Time_counter_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: Timer_counter.sv (38): Length of connection (1) does not match the length of port "start" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (38): Length of connection (1) does not match the length of port "clk" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (38): Length of connection (1) does not match the length of port "reset" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (83.33%) signals in SLP and 2 (16.67%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6029 kB (elbread=1280 elab2=4615 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\sebsk\Documents\Github\TFE4152-Digital-Camera-implementation\Digital_part_of_camera_implementation\DigitalCamera\src\wave.asdb
#  22:31, søndag 8. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/sebsk/Documents/Github/TFE4152-Digital-Camera-implementation/Digital_part_of_camera_implementation/DigitalCamera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 Timer_counter.sv (68): $finish called.
# KERNEL: Time: 11 ps,  Iteration: 0,  Instance: /Time_counter_TB,  Process: @INITIAL#65_3@.
# KERNEL: stopped at time: 11 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+Time_counter_TB Time_counter_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: Timer_counter.sv (38): Length of connection (1) does not match the length of port "start" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (38): Length of connection (1) does not match the length of port "clk" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (38): Length of connection (1) does not match the length of port "reset" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (83.33%) signals in SLP and 2 (16.67%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6029 kB (elbread=1280 elab2=4615 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\sebsk\Documents\Github\TFE4152-Digital-Camera-implementation\Digital_part_of_camera_implementation\DigitalCamera\src\wave.asdb
#  22:32, søndag 8. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/sebsk/Documents/Github/TFE4152-Digital-Camera-implementation/Digital_part_of_camera_implementation/DigitalCamera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 Timer_counter.sv (68): $finish called.
# KERNEL: Time: 11 ps,  Iteration: 0,  Instance: /Time_counter_TB,  Process: @INITIAL#65_3@.
# KERNEL: stopped at time: 11 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+Time_counter_TB Time_counter_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: Timer_counter.sv (38): Length of connection (1) does not match the length of port "start" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (38): Length of connection (1) does not match the length of port "clk" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (38): Length of connection (1) does not match the length of port "reset" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 9 (81.82%) signals in SLP and 2 (18.18%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6029 kB (elbread=1280 elab2=4615 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\sebsk\Documents\Github\TFE4152-Digital-Camera-implementation\Digital_part_of_camera_implementation\DigitalCamera\src\wave.asdb
#  22:33, søndag 8. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/sebsk/Documents/Github/TFE4152-Digital-Camera-implementation/Digital_part_of_camera_implementation/DigitalCamera/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /Time_counter_TB/comb not found in C:/Users/sebsk/Documents/Github/TFE4152-Digital-Camera-implementation/Digital_part_of_camera_implementation/DigitalCamera/src/wave.asdb.
run
# KERNEL: Exp_time 8
# KERNEL: Exp_time 8
# KERNEL: Exp_time 8
# KERNEL: Exp_time 8
# KERNEL: Exp_time 8
# RUNTIME: Info: RUNTIME_0068 Timer_counter.sv (69): $finish called.
# KERNEL: Time: 11 ps,  Iteration: 0,  Instance: /Time_counter_TB,  Process: @INITIAL#66_3@.
# KERNEL: stopped at time: 11 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (17, 17): Syntax error. Unexpected token: $display[_SYSTEM_DISPLAY].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (17, 13): Syntax error. Unexpected token: wait[_WAIT].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Error: VCP5101 Timer_counter.sv : (23, 16): Operand (q) is not a constant.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2980 Timer_counter.sv : (69, 1): Variable 'ovf' cannot be driven by both procedural and continuous assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2980 Timer_counter.sv : (70, 1): Variable 'ovf' cannot be driven by both procedural and continuous assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2980 Timer_counter.sv : (70, 17): Variable 'ovf' cannot be driven by both procedural and continuous assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+Time_counter_TB Time_counter_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Error: Timer_counter.sv (33): Variable 'ovf' has mixture of procedural and continuous assignments.
# SLP: Fatal Error: Cannot continue elaboration due to previous errors
# SLP: Failed : 0.0 [s]
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+Time_counter_TB Time_counter_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Error: Timer_counter.sv (33): Variable 'ovf' has mixture of procedural and continuous assignments.
# SLP: Fatal Error: Cannot continue elaboration due to previous errors
# SLP: Failed : 0.1 [s]
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+Time_counter_TB Time_counter_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Error: Timer_counter.sv (33): Variable 'ovf' has mixture of procedural and continuous assignments.
# SLP: Fatal Error: Cannot continue elaboration due to previous errors
# SLP: Failed : 0.0 [s]
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+Time_counter_TB Time_counter_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Error: Timer_counter.sv (33): Variable 'ovf' has mixture of procedural and continuous assignments.
# SLP: Fatal Error: Cannot continue elaboration due to previous errors
# SLP: Failed : 0.0 [s]
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+Time_counter_TB Time_counter_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Error: Timer_counter.sv (33): Variable 'ovf' has mixture of procedural and continuous assignments.
# SLP: Fatal Error: Cannot continue elaboration due to previous errors
# SLP: Failed : 0.1 [s]
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2980 Timer_counter.sv : (69, 1): Variable 'ovf' cannot be driven by both procedural and continuous assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2978 Timer_counter.sv : (32, 18): Variable 'ovf' initialized in declaration cannot be used in continuous assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (32, 18): Syntax error. Unexpected token: <=[O_LESSEQU].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+Time_counter_TB Time_counter_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: Timer_counter.sv (39): Length of connection (1) does not match the length of port "start" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (39): Length of connection (1) does not match the length of port "clk" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (39): Length of connection (1) does not match the length of port "reset" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 3 (100.00%) other processes in SLP
# SLP: 9 (81.82%) signals in SLP and 2 (18.18%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6028 kB (elbread=1280 elab2=4615 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\sebsk\Documents\Github\TFE4152-Digital-Camera-implementation\Digital_part_of_camera_implementation\DigitalCamera\src\wave.asdb
#  22:39, søndag 8. november 2020
#  Simulation has been initialized
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# add wave -noreg {/Time_counter_TB/start}
# add wave -noreg {/Time_counter_TB/clk}
# add wave -noreg {/Time_counter_TB/reset}
# add wave -noreg {/Time_counter_TB/ovf}
# add wave -noreg {/Time_counter_TB/Exp_time}
# 5 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/sebsk/Documents/Github/TFE4152-Digital-Camera-implementation/Digital_part_of_camera_implementation/DigitalCamera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 Timer_counter.sv (72): $finish called.
# KERNEL: Time: 11 ps,  Iteration: 0,  Instance: /Time_counter_TB,  Process: @INITIAL#67_3@.
# KERNEL: stopped at time: 11 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+Time_counter_TB Time_counter_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: Timer_counter.sv (41): Length of connection (1) does not match the length of port "start" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (41): Length of connection (1) does not match the length of port "clk" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (41): Length of connection (1) does not match the length of port "reset" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 9 (81.82%) signals in SLP and 2 (18.18%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6029 kB (elbread=1280 elab2=4615 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\sebsk\Documents\Github\TFE4152-Digital-Camera-implementation\Digital_part_of_camera_implementation\DigitalCamera\src\wave.asdb
#  22:41, søndag 8. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/sebsk/Documents/Github/TFE4152-Digital-Camera-implementation/Digital_part_of_camera_implementation/DigitalCamera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 Timer_counter.sv (73): $finish called.
# KERNEL: Time: 11 ps,  Iteration: 0,  Instance: /Time_counter_TB,  Process: @INITIAL#69_3@.
# KERNEL: stopped at time: 11 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (17, 16): Syntax error. Unexpected token: =.
# Error: VCP2000 Timer_counter.sv : (22, 9): Syntax error. Unexpected token: else[_ELSE].
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (17, 16): Syntax error. Unexpected token: =.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+Time_counter_TB Time_counter_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: Timer_counter.sv (40): Length of connection (1) does not match the length of port "start" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (40): Length of connection (1) does not match the length of port "clk" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (40): Length of connection (1) does not match the length of port "reset" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 9 (81.82%) signals in SLP and 2 (18.18%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6029 kB (elbread=1280 elab2=4615 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\sebsk\Documents\Github\TFE4152-Digital-Camera-implementation\Digital_part_of_camera_implementation\DigitalCamera\src\wave.asdb
#  22:54, søndag 8. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/sebsk/Documents/Github/TFE4152-Digital-Camera-implementation/Digital_part_of_camera_implementation/DigitalCamera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 Timer_counter.sv (72): $finish called.
# KERNEL: Time: 13 ps,  Iteration: 0,  Instance: /Time_counter_TB,  Process: @INITIAL#68_3@.
# KERNEL: stopped at time: 13 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+Time_counter_TB Time_counter_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 9 (81.82%) signals in SLP and 2 (18.18%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6029 kB (elbread=1280 elab2=4615 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\sebsk\Documents\Github\TFE4152-Digital-Camera-implementation\Digital_part_of_camera_implementation\DigitalCamera\src\wave.asdb
#  22:54, søndag 8. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/sebsk/Documents/Github/TFE4152-Digital-Camera-implementation/Digital_part_of_camera_implementation/DigitalCamera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 Timer_counter.sv (72): $finish called.
# KERNEL: Time: 13 ps,  Iteration: 0,  Instance: /Time_counter_TB,  Process: @INITIAL#68_3@.
# KERNEL: stopped at time: 13 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Timer_counter.sv : (12, 15): Syntax error. Unexpected token: reg[_REG].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+Time_counter_TB Time_counter_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: Timer_counter.sv (40): Length of connection (1) does not match the length of port "start" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (40): Length of connection (1) does not match the length of port "clk" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (40): Length of connection (1) does not match the length of port "reset" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 9 (81.82%) signals in SLP and 2 (18.18%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6029 kB (elbread=1280 elab2=4615 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\sebsk\Documents\Github\TFE4152-Digital-Camera-implementation\Digital_part_of_camera_implementation\DigitalCamera\src\wave.asdb
#  22:56, søndag 8. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/sebsk/Documents/Github/TFE4152-Digital-Camera-implementation/Digital_part_of_camera_implementation/DigitalCamera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 Timer_counter.sv (72): $finish called.
# KERNEL: Time: 11 ps,  Iteration: 0,  Instance: /Time_counter_TB,  Process: @INITIAL#68_3@.
# KERNEL: stopped at time: 11 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+Time_counter_TB Time_counter_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: Timer_counter.sv (40): Length of connection (1) does not match the length of port "start" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (40): Length of connection (1) does not match the length of port "clk" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (40): Length of connection (1) does not match the length of port "reset" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 9 (81.82%) signals in SLP and 2 (18.18%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6029 kB (elbread=1280 elab2=4615 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\sebsk\Documents\Github\TFE4152-Digital-Camera-implementation\Digital_part_of_camera_implementation\DigitalCamera\src\wave.asdb
#  22:57, søndag 8. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/sebsk/Documents/Github/TFE4152-Digital-Camera-implementation/Digital_part_of_camera_implementation/DigitalCamera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 Timer_counter.sv (72): $finish called.
# KERNEL: Time: 21 ps,  Iteration: 0,  Instance: /Time_counter_TB,  Process: @INITIAL#68_3@.
# KERNEL: stopped at time: 21 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2675 Timer_counter.sv : (23, 13): Cannot write to a variable 'ovf' that is also driven by an always_comb/always_latch/always_ff procedural block.
# Info: VCP2674 Timer_counter.sv : (20, 1):  ... see 'ovf' drive in always_comb/always_latch/always_ff procedural block.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2675 Timer_counter.sv : (23, 1): Cannot write to a variable 'ovf' that is also driven by an always_comb/always_latch/always_ff procedural block.
# Info: VCP2674 Timer_counter.sv : (20, 1):  ... see 'ovf' drive in always_comb/always_latch/always_ff procedural block.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+Time_counter_TB Time_counter_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: Timer_counter.sv (43): Length of connection (1) does not match the length of port "start" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (43): Length of connection (1) does not match the length of port "clk" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (43): Length of connection (1) does not match the length of port "reset" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 9 (81.82%) signals in SLP and 1 (9.09%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6028 kB (elbread=1280 elab2=4614 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\sebsk\Documents\Github\TFE4152-Digital-Camera-implementation\Digital_part_of_camera_implementation\DigitalCamera\src\wave.asdb
#  22:59, søndag 8. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/sebsk/Documents/Github/TFE4152-Digital-Camera-implementation/Digital_part_of_camera_implementation/DigitalCamera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 Timer_counter.sv (75): $finish called.
# KERNEL: Time: 21 ps,  Iteration: 0,  Instance: /Time_counter_TB,  Process: @INITIAL#71_3@.
# KERNEL: stopped at time: 21 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+Time_counter_TB Time_counter_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: Timer_counter.sv (43): Length of connection (1) does not match the length of port "start" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (43): Length of connection (1) does not match the length of port "clk" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (43): Length of connection (1) does not match the length of port "reset" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 9 (81.82%) signals in SLP and 1 (9.09%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6028 kB (elbread=1280 elab2=4615 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\sebsk\Documents\Github\TFE4152-Digital-Camera-implementation\Digital_part_of_camera_implementation\DigitalCamera\src\wave.asdb
#  22:59, søndag 8. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/sebsk/Documents/Github/TFE4152-Digital-Camera-implementation/Digital_part_of_camera_implementation/DigitalCamera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 Timer_counter.sv (75): $finish called.
# KERNEL: Time: 21 ps,  Iteration: 0,  Instance: /Time_counter_TB,  Process: @INITIAL#71_3@.
# KERNEL: stopped at time: 21 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+Time_counter_TB Time_counter_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: Timer_counter.sv (43): Length of connection (1) does not match the length of port "start" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (43): Length of connection (1) does not match the length of port "clk" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (43): Length of connection (1) does not match the length of port "reset" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 9 (81.82%) signals in SLP and 1 (9.09%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6028 kB (elbread=1280 elab2=4615 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\sebsk\Documents\Github\TFE4152-Digital-Camera-implementation\Digital_part_of_camera_implementation\DigitalCamera\src\wave.asdb
#  23:00, søndag 8. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/sebsk/Documents/Github/TFE4152-Digital-Camera-implementation/Digital_part_of_camera_implementation/DigitalCamera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 Timer_counter.sv (75): $finish called.
# KERNEL: Time: 22 ps,  Iteration: 0,  Instance: /Time_counter_TB,  Process: @INITIAL#71_3@.
# KERNEL: stopped at time: 22 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+Time_counter_TB Time_counter_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: Timer_counter.sv (43): Length of connection (1) does not match the length of port "start" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (43): Length of connection (1) does not match the length of port "clk" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (43): Length of connection (1) does not match the length of port "reset" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 9 (81.82%) signals in SLP and 1 (9.09%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6028 kB (elbread=1280 elab2=4615 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\sebsk\Documents\Github\TFE4152-Digital-Camera-implementation\Digital_part_of_camera_implementation\DigitalCamera\src\wave.asdb
#  23:00, søndag 8. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/sebsk/Documents/Github/TFE4152-Digital-Camera-implementation/Digital_part_of_camera_implementation/DigitalCamera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 Timer_counter.sv (75): $finish called.
# KERNEL: Time: 24 ps,  Iteration: 0,  Instance: /Time_counter_TB,  Process: @INITIAL#71_3@.
# KERNEL: stopped at time: 24 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+Time_counter_TB Time_counter_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Error: Timer_counter.sv (10): Variable 'ovf' has mixture of procedural and continuous assignments.
# SLP: Fatal Error: Cannot continue elaboration due to previous errors
# SLP: Failed : 0.0 [s]
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
asim -O5 +access +r +m+Time_counter_TB Time_counter_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Error: Timer_counter.sv (10): Variable 'ovf' has mixture of procedural and continuous assignments.
# SLP: Fatal Error: Cannot continue elaboration due to previous errors
# SLP: Failed : 0.0 [s]
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
alog -O2 -sve -msg 5 -sv2k12 -work DigitalCamera $dsn/src/Timer_counter.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter_TB.
# $root top modules: re_control FSM_ex_control counter FSM_control_TB CTRL_exp_time_TB Time_counter_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+Time_counter_TB Time_counter_TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: Timer_counter.sv (43): Length of connection (1) does not match the length of port "start" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (43): Length of connection (1) does not match the length of port "clk" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Warning: Timer_counter.sv (43): Length of connection (1) does not match the length of port "reset" (6) on instance "/Time_counter_TB/timeCounter".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 9 (81.82%) signals in SLP and 1 (9.09%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6028 kB (elbread=1280 elab2=4615 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\sebsk\Documents\Github\TFE4152-Digital-Camera-implementation\Digital_part_of_camera_implementation\DigitalCamera\src\wave.asdb
#  23:02, søndag 8. novem