# 1 "../arch/arm64/boot/dts/qcom/cheeseburger-v2.1-dvt1.dts"
# 1 "<built-in>" 1
# 1 "../arch/arm64/boot/dts/qcom/cheeseburger-v2.1-dvt1.dts" 2
# 14 "../arch/arm64/boot/dts/qcom/cheeseburger-v2.1-dvt1.dts"
/dts-v1/;


# 1 "../arch/arm64/boot/dts/qcom/msm8998-v2.1.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8998-v2.1.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/msm8998-v2.dtsi" 1
# 19 "../arch/arm64/boot/dts/qcom/msm8998-v2.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8998.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/skeleton64.dtsi" 1






/ {
 #address-cells = <2>;
 #size-cells = <2>;
 cpus { };
 soc { };
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0 0 0>; };
};
# 14 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "../arch/arm64/boot/dts/include/dt-bindings/clock/msm-clocks-8998.h" 1
# 16 "../arch/arm64/boot/dts/include/dt-bindings/clock/msm-clocks-8998.h"
# 1 "../arch/arm64/boot/dts/include/dt-bindings/clock/audio-ext-clk.h" 1
# 17 "../arch/arm64/boot/dts/include/dt-bindings/clock/msm-clocks-8998.h" 2
# 15 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "../arch/arm64/boot/dts/include/dt-bindings/regulator/qcom,rpm-smd-regulator.h" 1
# 16 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "../arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "../arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "../arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 17 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM 8998";
 compatible = "qcom,msm8998";
 qcom,msm-id = <292 0x0>;
 interrupt-parent = <&intc>;

 aliases {
  serial0 = &uartblsp2dm1;
  pci-domain0 = &pcie0;
  sdhc2 = &sdhc_2;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 chosen {
  stdout-path = "serial0";
  bootargs = "noirqdebug";
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x0>;
   qcom,limits-info = <&mitigation_profile0>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;
   enable-method = "psci";
   efficiency = <1024>;
   next-level-cache = <&L2_0>;
   qcom,ea = <&ea0>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   L2_0: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
      qcom,dump-size = <0x0>;
   };
   L1_I_0: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
   L1_D_0: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
   L1_TLB_0: l1-tlb {
    qcom,dump-size = <0x2000>;
   };
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x1>;
   qcom,limits-info = <&mitigation_profile1>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;
   enable-method = "psci";
   efficiency = <1024>;
   next-level-cache = <&L2_0>;
   qcom,ea = <&ea1>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   L1_I_1: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
   L1_D_1: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
   L1_TLB_1: l1-tlb {
    qcom,dump-size = <0x2000>;
   };
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x2>;
   qcom,limits-info = <&mitigation_profile2>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;
   enable-method = "psci";
   efficiency = <1024>;
   next-level-cache = <&L2_0>;
   qcom,ea = <&ea2>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   L1_I_2: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
   L1_D_2: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
   L1_TLB_2: l1-tlb {
    qcom,dump-size = <0x2000>;
   };
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x3>;
   qcom,limits-info = <&mitigation_profile3>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;
   enable-method = "psci";
   efficiency = <1024>;
   next-level-cache = <&L2_0>;
   qcom,ea = <&ea3>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   L1_I_3: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
   L1_D_3: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
   L1_TLB_3: l1-tlb {
    qcom,dump-size = <0x2000>;
   };
  };

  CPU4: cpu@100 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x100>;
   qcom,limits-info = <&mitigation_profile4>;
   qcom,lmh-dcvs = <&lmh_dcvs1>;
   enable-method = "psci";
   efficiency = <1536>;
   next-level-cache = <&L2_1>;
   qcom,ea = <&ea4>;
   sched-energy-costs = <&CPU_COST_1 &CLUSTER_COST_1>;
   L2_1: l2-cache {
    compatible = "arm,arch-cache";
    cache-level = <2>;
   };
   L1_I_100: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };
   L1_D_100: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };
   L1_TLB_100: l1-tlb {
    qcom,dump-size = <0x4800>;
   };
  };

  CPU5: cpu@101 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x101>;
   qcom,limits-info = <&mitigation_profile5>;
   qcom,lmh-dcvs = <&lmh_dcvs1>;
   enable-method = "psci";
   efficiency = <1536>;
   next-level-cache = <&L2_1>;
   qcom,ea = <&ea5>;
   sched-energy-costs = <&CPU_COST_1 &CLUSTER_COST_1>;
   L1_I_101: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };
   L1_D_101: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };
   L1_TLB_101: l1-tlb {
    qcom,dump-size = <0x4800>;
   };
  };

  CPU6: cpu@102 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x102>;
   qcom,limits-info = <&mitigation_profile6>;
   qcom,lmh-dcvs = <&lmh_dcvs1>;
   enable-method = "psci";
   efficiency = <1536>;
   next-level-cache = <&L2_1>;
   qcom,ea = <&ea6>;
   sched-energy-costs = <&CPU_COST_1 &CLUSTER_COST_1>;
   L1_I_102: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };
   L1_D_102: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };
   L1_TLB_102: l1-tlb {
    qcom,dump-size = <0x4800>;
   };
  };

  CPU7: cpu@103 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x103>;
   qcom,limits-info = <&mitigation_profile7>;
   qcom,lmh-dcvs = <&lmh_dcvs1>;
   enable-method = "psci";
   efficiency = <1536>;
   next-level-cache = <&L2_1>;
   qcom,ea = <&ea7>;
   sched-energy-costs = <&CPU_COST_1 &CLUSTER_COST_1>;
   L1_I_103: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };
   L1_D_103: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };
   L1_TLB_103: l1-tlb {
    qcom,dump-size = <0x4800>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU4>;
    };

    core1 {
     cpu = <&CPU5>;
    };

    core2 {
     cpu = <&CPU6>;
    };

    core3 {
     cpu = <&CPU7>;
    };
   };
  };
  energy-costs {
   CPU_COST_0: core-cost0 {
    busy-cost-data = <
     65 11
     80 20
     96 25
     113 30
     130 33
     147 35
     164 36
     181 42
     194 47
     211 54
     228 62
     243 67
     258 73
     275 79
     292 88
     308 95
     326 104
     342 111
     368 134
     384 155
     401 178
    >;
    idle-cost-data = <
     4 4 0 0
    >;
   };
   CPU_COST_1: core-cost1 {
    busy-cost-data = <
     129 56
     148 76
     182 91
     216 105
     247 118
     278 135
     312 150
     344 162
     391 181
     419 196
     453 214
     487 229
     509 248
     546 280
     581 316
     615 354
     650 392
     676 439
     712 495
     739 565
     776 622
     803 691
     834 792
     881 889
     914 1059
     957 1244
     975 1375
     996 1549
     1016 1617
    >;
    idle-cost-data = <
     10 10 0 0
    >;
   };
   CLUSTER_COST_0: cluster-cost0 {
    busy-cost-data = <
     65 17
     80 18
     96 18
     113 20
     130 21
     147 22
     164 23
     181 24
     194 27
     211 29
     228 30
     243 32
     258 33
     275 35
     292 38
     308 39
     326 42
     342 46
     368 48
     384 53
     401 59
    >;
    idle-cost-data = <
     31 31 31 0
    >;
   };
   CLUSTER_COST_1: cluster-cost1 {
    busy-cost-data = <
     129 24
     148 25
     182 26
     216 29
     247 30
     278 33
     312 35
     344 37
     391 38
     419 40
     453 43
     487 44
     509 46
     546 50
     581 54
     615 60
     650 63
     676 70
     712 74
     739 80
     776 87
     803 96
     834 104
     881 120
     914 130
     957 171
     975 178
     996 185
     1016 200
    >;
    idle-cost-data = <
     50 50 50 0
    >;
   };
  };
 };

 soc: soc { };

 vendor: vendor {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;
  compatible = "simple-bus";
 };

 firmware: firmware {
  android {
   compatible = "android,firmware";
   fstab {
    compatible = "android,fstab";
    vendor {
     compatible = "android,vendor";
     dev = "/dev/block/platform/soc/1da4000.ufshc/by-name/vendor";
     type = "ext4";
     mnt_flags = "ro,barrier=1,discard";
     fsmgr_flags = "wait,verify";
     status = "ok";
    };
    system {
     compatible = "android,system";
     dev = "/dev/block/platform/soc/1da4000.ufshc/by-name/system";
     type = "ext4";
     mnt_flags = "ro,barrier=1,discard";
     fsmgr_flags = "wait,verify";
     status = "ok";
    };
   };
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  removed_regions: removed_regions@85800000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x85800000 0 0x3700000>;
  };

  pil_ipa_gpu_mem: pil_ipa_gpu_region@95200000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x95200000 0 0x100000>;
  };

  pil_slpi_mem: pil_slpi_region@94300000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x94300000 0 0xf00000>;
  };

  pil_mba_mem: pil_mba_region@94100000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x94100000 0 0x200000>;
  };

  pil_video_mem: pil_video_region@93c00000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x93c00000 0 0x500000>;
  };

  modem_mem: modem_region@8cc00000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x8cc00000 0 0x7000000>;
  };

  pil_adsp_mem: pil_adsp_region@0x8b200000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x8b200000 0 0x1a00000>;
  };

  spss_mem: spss_region@8ab00000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x8ab00000 0 0x700000>;
  };

  adsp_mem: adsp_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x800000>;
  };

  qseecom_mem: qseecom_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x1400000>;
  };

  sp_mem: sp_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x100000>;
   size = <0 0x800000>;
  };

  secure_display_memory: secure_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x200000>;
   size = <0 0x5c00000>;
  };


  linux,cma {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x2000000>;
   linux,cma-default;
  };

  cont_splash_mem: splash_region@9d600000 {
   reg = <0x0 0x9d600000 0x0 0x02400000>;
   label = "cont_splash_mem";
  };
 };
};


# 1 "../arch/arm64/boot/dts/qcom/msm8998-smp2p.dtsi" 1
# 12 "../arch/arm64/boot/dts/qcom/msm8998-smp2p.dtsi"
&soc {
 qcom,smp2p-modem@17911008 {
  compatible = "qcom,smp2p";
  reg = <0x17911008 0x4>;
  qcom,remote-pid = <1>;
  qcom,irq-bitmask = <0x4000>;
  interrupts = <0 451 1>;
 };

 qcom,smp2p-adsp@17911008 {
  compatible = "qcom,smp2p";
  reg = <0x17911008 0x4>;
  qcom,remote-pid = <2>;
  qcom,irq-bitmask = <0x400>;
  interrupts = <0 158 1>;
 };

 qcom,smp2p-dsps@17911008 {
  compatible = "qcom,smp2p";
  reg = <0x17911008 0x4>;
  qcom,remote-pid = <3>;
  qcom,irq-bitmask = <0x4000000>;
  interrupts = <0 178 1>;
 };

 smp2pgpio_smp2p_15_in: qcom,smp2pgpio-smp2p-15-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <15>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_15_in {
  compatible = "qcom,smp2pgpio_test_smp2p_15_in";
  gpios = <&smp2pgpio_smp2p_15_in 0 0>;
 };

 smp2pgpio_smp2p_15_out: qcom,smp2pgpio-smp2p-15-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <15>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_15_out {
  compatible = "qcom,smp2pgpio_test_smp2p_15_out";
  gpios = <&smp2pgpio_smp2p_15_out 0 0>;
 };

 smp2pgpio_smp2p_1_in: qcom,smp2pgpio-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_in {
  compatible = "qcom,smp2pgpio_test_smp2p_1_in";
  gpios = <&smp2pgpio_smp2p_1_in 0 0>;
 };

 smp2pgpio_smp2p_1_out: qcom,smp2pgpio-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_out {
  compatible = "qcom,smp2pgpio_test_smp2p_1_out";
  gpios = <&smp2pgpio_smp2p_1_out 0 0>;
 };

 smp2pgpio_smp2p_2_in: qcom,smp2pgpio-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_in {
  compatible = "qcom,smp2pgpio_test_smp2p_2_in";
  gpios = <&smp2pgpio_smp2p_2_in 0 0>;
 };

 smp2pgpio_smp2p_2_out: qcom,smp2pgpio-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_out {
  compatible = "qcom,smp2pgpio_test_smp2p_2_out";
  gpios = <&smp2pgpio_smp2p_2_out 0 0>;
 };

 smp2pgpio_smp2p_3_in: qcom,smp2pgpio-smp2p-3-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <3>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_3_in {
  compatible = "qcom,smp2pgpio_test_smp2p_3_in";
  gpios = <&smp2pgpio_smp2p_3_in 0 0>;
 };

 smp2pgpio_smp2p_3_out: qcom,smp2pgpio-smp2p-3-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <3>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_1_in: qcom,smp2pgpio-ssr-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_1_out: qcom,smp2pgpio-ssr-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_2_in: qcom,smp2pgpio-ssr-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_2_out: qcom,smp2pgpio-ssr-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_3_in: qcom,smp2pgpio-ssr-smp2p-3-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <3>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_3_out: qcom,smp2pgpio-ssr-smp2p-3-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <3>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_3_out {
  compatible = "qcom,smp2pgpio_test_smp2p_3_out";
  gpios = <&smp2pgpio_smp2p_3_out 0 0>;
 };

 smp2pgpio_sleepstate_3_out: qcom,smp2pgpio-sleepstate-gpio-3-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "sleepstate";
  qcom,remote-pid = <3>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio-sleepstate-3-out {
  compatible = "qcom,smp2pgpio_sleepstate_3_out";
  gpios = <&smp2pgpio_sleepstate_3_out 0 0>;
 };


 smp2pgpio_ipa_1_out: qcom,smp2pgpio-ipa-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "ipa";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ipa_1_in: qcom,smp2pgpio-ipa-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "ipa";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };
};
# 551 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-gdsc-8998.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm-gdsc-8998.dtsi"
&soc {

 gdsc_usb30: qcom,gdsc@10f004 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_usb30";
  reg = <0x10f004 0x4>;
  status = "disabled";
 };

 gdsc_pcie_0: qcom,gdsc@16b004 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_pcie_0";
  reg = <0x16b004 0x4>;
  status = "disabled";
 };

 gdsc_ufs: qcom,gdsc@175004 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_ufs";
  reg = <0x175004 0x4>;
  status = "disabled";
 };

 gdsc_hlos1_vote_lpass_adsp: qcom,gdsc@17d034 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_hlos1_vote_lpass_adsp";
  reg = <0x17d034 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 gdsc_hlos1_vote_lpass_core: qcom,gdsc@17d038 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_hlos1_vote_lpass_core";
  reg = <0x17d038 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };


 gdsc_bimc_smmu: qcom,gdsc@c8ce020 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_bimc_smmu";
  reg = <0xc8ce020 0x4>,
        <0xc8ce024 0x4>;
  reg-names = "base", "hw_ctrl_addr";
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 gdsc_venus: qcom,gdsc@c8c1024 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus";
  reg = <0xc8c1024 0x4>;
  status = "disabled";
 };

 gdsc_venus_core0: qcom,gdsc@c8c1040 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core0";
  reg = <0xc8c1040 0x4>;
  status = "disabled";
 };

 gdsc_venus_core1: qcom,gdsc@c8c1044 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core1";
  reg = <0xc8c1044 0x4>;
  status = "disabled";
 };

 gdsc_camss_top: qcom,gdsc@c8c34a0 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_camss_top";
  reg = <0xc8c34a0 0x4>;
  status = "disabled";
 };

 gdsc_vfe0: qcom,gdsc@c8c3664 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe0";
  reg = <0xc8c3664 0x4>;
  status = "disabled";
 };

 gdsc_vfe1: qcom,gdsc@c8c3674 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe1";
  reg = <0xc8c3674 0x4>;
  status = "disabled";
 };

 gdsc_cpp: qcom,gdsc@c8c36d4 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_cpp";
  reg = <0xc8c36d4 0x4>;
  status = "disabled";
 };

 gdsc_mdss: qcom,gdsc@c8c2304 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_mdss";
  reg = <0xc8c2304 0x4>;
  status = "disabled";
 };


 gdsc_gpu_cx: qcom,gdsc@5066004 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_gpu_cx";
  reg = <0x5066004 0x4>,
        <0x5066008 0x4>;
  reg-names = "base", "hw_ctrl_addr";
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 gdsc_gpu_gx: qcom,gdsc@5066094 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_gpu_gx";
  reg = <0x5066094 0x4>,
        <0x5065130 0x4>,
        <0x5066090 0x4>;
  reg-names = "base", "domain_addr", "sw_reset";
  qcom,retain-periph;
  qcom,reset-aon-logic;
  status = "disabled";
 };
};
# 552 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2

&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 compatible = "simple-bus";

 intc: interrupt-controller@17a00000 {
  compatible = "arm,gic-v3";
  reg = <0x17a00000 0x10000>,
        <0x17b00000 0x100000>;
  #interrupt-cells = <3>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  interrupt-controller;
  #redistributor-regions = <1>;
  redistributor-stride = <0x0 0x20000>;
  interrupts = <1 9 4>;

  gic-its@0x17a20000{
   compatible = "arm,gic-v3-its";
   msi-contoller;
   reg = <0x17a20000 0x20000>;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 1 0xf08>,
        <1 2 0xf08>,
        <1 3 0xf08>,
        <1 0 0xf08>;
  clock-frequency = <19200000>;
 };

 restart@10ac000 {
  compatible = "qcom,pshold";
  reg = <0x10ac000 0x4>,
        <0x1fd3000 0x4>;
  reg-names = "pshold-base", "tcsr-boot-misc-detect";
 };

 spmi_bus: qcom,spmi@800f000 {
  compatible = "qcom,spmi-pmic-arb";
  reg = <0x800f000 0x1000>,
   <0x8400000 0x1000000>,
   <0x9400000 0x1000000>,
   <0xa400000 0x220000>,
   <0x800a000 0x3000>;
  reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
  interrupt-names = "periph_irq";
  interrupts = <0 326 0>;
  qcom,ee = <0>;
  qcom,channel = <0>;
  qcom,reserved-chan = <511>;
  #address-cells = <2>;
  #size-cells = <0>;
  interrupt-controller;
  #interrupt-cells = <4>;
  cell-index = <0>;
 };

 qcom,sps {
  compatible = "qcom,msm_sps_4k";
  qcom,device-type = <3>;
  qcom,pipe-attr-ee;
 };

 uartblsp1dm1: serial@0c170000 {
  compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
  reg = <0xc170000 0x1000>;
  interrupts = <0 108 0>;
  status = "disabled";
  clocks = <&clock_gcc 0xf8a61c96>,
    <&clock_gcc 0x8caa5b4f>;
  clock-names = "core", "iface";
 };

 uartblsp2dm1: serial@0c1b0000 {
  compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
  reg = <0xc1b0000 0x1000>;
  interrupts = <0 114 0>;
  status = "disabled";
  clocks = <&clock_gcc 0x1e1965a3>,
    <&clock_gcc 0x8f283c1d>;
  clock-names = "core", "iface";
 };

 slim_aud: slim@171c0000 {
  cell-index = <1>;
  compatible = "qcom,slim-ngd";
  reg = <0x171c0000 0x2C000>,
   <0x17184000 0x32000>;
  reg-names = "slimbus_physical", "slimbus_bam_physical";
  interrupts = <0 163 0>, <0 164 0>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  qcom,apps-ch-pipes = <0x00001f80>;
  qcom,ea-pc = <0x210>;
 };

 slim_qca: slim@17240000 {
  status = "ok";
  cell-index = <3>;
  compatible = "qcom,slim-ngd";
  reg = <0x17240000 0x2C000>,
   <0x17204000 0x26000>;
  reg-names = "slimbus_physical", "slimbus_bam_physical";
  interrupts = <0 291 0>, <0 292 0>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";


  btfmslim_codec: wcn3990 {
   compatible = "qcom,btfmslim_slave";
   elemental-addr = [00 01 20 02 17 02];
   qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
   qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
  };
 };

 timer@17920000 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0x17920000 0x1000>;
  clock-frequency = <19200000>;

  frame@17921000 {
   frame-number = <0>;
   interrupts = <0 8 0x4>,
         <0 7 0x4>;
   reg = <0x17921000 0x1000>,
         <0x17922000 0x1000>;
  };

  frame@17923000 {
   frame-number = <1>;
   interrupts = <0 9 0x4>;
   reg = <0x17923000 0x1000>;
   status = "disabled";
  };

  frame@17924000 {
   frame-number = <2>;
   interrupts = <0 10 0x4>;
   reg = <0x17924000 0x1000>;
   status = "disabled";
  };

  frame@17925000 {
   frame-number = <3>;
   interrupts = <0 11 0x4>;
   reg = <0x17925000 0x1000>;
   status = "disabled";
  };

  frame@17926000 {
   frame-number = <4>;
   interrupts = <0 12 0x4>;
   reg = <0x17926000 0x1000>;
   status = "disabled";
  };

  frame@17927000 {
   frame-number = <5>;
   interrupts = <0 13 0x4>;
   reg = <0x17927000 0x1000>;
   status = "disabled";
  };

  frame@17928000 {
   frame-number = <6>;
   interrupts = <0 14 0x4>;
   reg = <0x17928000 0x1000>;
   status = "disabled";
  };
 };

 cpubw: qcom,cpubw {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 762 >,
   < 1144 >,
   < 1525 >,
   < 2288 >,
   < 3143 >,
   < 4173 >,
   < 5195 >,
   < 5859 >,
   < 7759 >,
   < 9887 >,
   < 11863 >,
   < 13763 >;
 };

 bwmon: qcom,cpu-bwmon {
  compatible = "qcom,bimc-bwmon3";
  reg = <0x01008000 0x300>, <0x01001000 0x200>;
  reg-names = "base", "global_base";
  interrupts = <0 183 4>;
  qcom,mport = <0>;
  qcom,target-dev = <&cpubw>;
 };

 mincpubw: qcom,mincpubw {
  compatible = "qcom,devbw";
  governor = "powersave";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 762 >,
   < 1144 >,
   < 1525 >,
   < 2288 >,
   < 3143 >,
   < 4173 >,
   < 5195 >,
   < 5859 >,
   < 7759 >,
   < 9887 >,
   < 11863 >,
   < 13763 >;
 };

 memlat_cpu0: qcom,memlat-cpu0 {
  compatible = "qcom,devbw";
  governor = "powersave";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 762 >,
   < 1144 >,
   < 1525 >,
   < 2288 >,
   < 3143 >,
   < 4173 >,
   < 5195 >,
   < 5859 >,
   < 7759 >,
   < 9887 >,
   < 11863 >,
   < 13763 >;
 };

 memlat_cpu4: qcom,memlat-cpu4 {
  compatible = "qcom,devbw";
  governor = "powersave";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  status = "ok";
  qcom,bw-tbl =
   < 762 >,
   < 1144 >,
   < 1525 >,
   < 2288 >,
   < 3143 >,
   < 4173 >,
   < 5195 >,
   < 5859 >,
   < 7759 >,
   < 9887 >,
   < 11863 >,
   < 13763 >;
 };

 devfreq_memlat_0: qcom,arm-memlat-mon-0 {
  compatible = "qcom,arm-memlat-mon";
  qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3>;
  qcom,target-dev = <&memlat_cpu0>;
  qcom,core-dev-table =
   < 300000 1525 >,
   < 499200 3143 >,
   < 1113600 4173 >,
   < 1881600 5859 >;
 };

 devfreq_memlat_4: qcom,arm-memlat-mon-4 {
  compatible = "qcom,arm-memlat-mon";
  qcom,cpulist = <&CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,target-dev = <&memlat_cpu4>;
  qcom,core-dev-table =
   < 300000 1525 >,
   < 480000 3143 >,
   < 900000 4173 >,
   < 1017000 7759 >,
   < 1296000 9887 >,
   < 1555000 11863 >,
   < 1804000 13763 >;
 };

 devfreq_cpufreq: devfreq-cpufreq {
  mincpubw-cpufreq {
   target-dev = <&mincpubw>;
   cpu-to-dev-map-0 =
    < 1881600 1525 >;
   cpu-to-dev-map-4 =
    < 2016000 1525 >,
    < 2092800 5195 >;
  };
 };

 msm_cpufreq: qcom,msm-cpufreq {
  compatible = "qcom,msm-cpufreq";
  clock-names = "cpu0_clk", "cpu1_clk", "cpu2_clk",
    "cpu3_clk", "cpu4_clk", "cpu5_clk",
    "cpu6_clk", "cpu7_clk";
  clocks = <&clock_cpu 0xc554130e>,
    <&clock_cpu 0xc554130e>,
    <&clock_cpu 0xc554130e>,
    <&clock_cpu 0xc554130e>,
    <&clock_cpu 0x58869997>,
    <&clock_cpu 0x58869997>,
    <&clock_cpu 0x58869997>,
    <&clock_cpu 0x58869997>;

  qcom,governor-per-policy;

  qcom,cpufreq-table-0 =
   < 300000 >,
   < 345600 >,
   < 422400 >,
   < 499200 >,
   < 576000 >,
   < 633600 >,
   < 710400 >,
   < 806400 >,
   < 883200 >,
   < 960000 >,
   < 1036800 >,
   < 1113600 >,
   < 1190400 >,
   < 1248000 >,
   < 1324800 >,
   < 1401600 >,
   < 1478400 >,
   < 1574400 >,
   < 1651200 >,
   < 1728000 >,
   < 1804800 >,
   < 1881600 >;

  qcom,cpufreq-table-4 =
   < 300000 >,
   < 345600 >,
   < 422400 >,
   < 480000 >,
   < 556800 >,
   < 633600 >,
   < 710400 >,
   < 787200 >,
   < 844800 >,
   < 902400 >,
   < 979200 >,
   < 1056000 >,
   < 1171200 >,
   < 1248000 >,
   < 1324800 >,
   < 1401600 >,
   < 1478400 >,
   < 1536000 >,
   < 1632000 >,
   < 1708800 >,
   < 1785600 >,
   < 1862400 >,
   < 1939200 >,
   < 2016000 >,
   < 2092800 >;
 };

 arm64-cpu-erp {
  compatible = "arm,arm64-cpu-erp";
  interrupts = <0 43 4>,
        <0 44 4>,
        <0 41 4>,
        <0 42 4>;

  interrupt-names = "pri-dbe-irq",
      "sec-dbe-irq",
      "pri-ext-irq",
      "sec-ext-irq";

  poll-delay-ms = <5000>;
 };

 clock_gcc: qcom,gcc@100000 {
  compatible = "qcom,gcc-8998";
  reg = <0x100000 0xb0000>;
  reg-names = "cc_base";
  vdd_dig-supply = <&pm8998_s1_level>;
  vdd_dig_ao-supply = <&pm8998_s1_level_ao>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_mmss: qcom,mmsscc@c8c0000 {
  compatible = "qcom,mmsscc-8998";
  reg = <0xc8c0000 0x40000>;
  reg-names = "cc_base";
  vdd_dig-supply = <&pm8998_s1_level>;
  vdd_mmsscc_mx-supply = <&pm8998_s9_level>;
  clock-names = "xo", "gpll0", "gpll0_div",
    "pclk0_src", "pclk1_src",
    "byte0_src", "byte1_src",
    "dp_link_src", "dp_vco_div",
    "extpclk_src";
  clocks = <&clock_gcc 0x79e95308>,
    <&clock_gcc 0x8050f008>,
    <&clock_gcc 0xdd06848d>,
    <&mdss_dsi0_pll 0x6c9da335>,
    <&mdss_dsi1_pll 0x4c0518b5>,
    <&mdss_dsi0_pll 0xecf2c434>,
    <&mdss_dsi1_pll 0x14e2f38f>,
    <&mdss_dp_pll 0xcfe3f5dd>,
    <&mdss_dp_pll 0x3f8197c2>,
    <&mdss_hdmi_pll 0xbb7dc20d>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_gpu: qcom,gpucc@5065000 {
  compatible = "qcom,gpucc-8998";
  reg = <0x5065000 0x9000>;
  reg-names = "cc_base";
  vdd_dig-supply = <&pm8998_s1_level>;
  clock-names = "xo_ao", "gpll0";
  clocks = <&clock_gcc 0x64eb6004>,
   <&clock_gcc 0xdad7a7a4>;
  #clock-cells = <1>;
 };

 clock_gfx: qcom,gfxcc@5065000 {
  compatible = "qcom,gfxcc-8998";
  reg = <0x5065000 0x9000>;
  reg-names = "cc_base";
  vdd_gpucc-supply = <&gfx_vreg>;
  vdd_mx-supply = <&pm8998_s9_level>;
  vdd_gpu_mx-supply = <&pm8998_s9_level>;
  qcom,gfx3d_clk_src-opp-handle = <&msm_gpu>;
  qcom,gfxfreq-speedbin0 =
   < 0 0 0 >,
   < 171000000 1 128 >,
   < 251000000 2 128 >,
   < 332000000 3 128 >,
   < 403000000 4 128 >,
   < 504000000 5 256 >,
   < 650000000 6 384 >;
  qcom,gfxfreq-mx-speedbin0 =
   < 0 0 >,
   < 171000000 128 >,
   < 251000000 128 >,
   < 332000000 128 >,
   < 403000000 128 >,
   < 504000000 256 >,
   < 650000000 384 >;
  #clock-cells = <1>;
 };

 clock_cpu: qcom,cpu-clock-8998@179c0000 {
  compatible = "qcom,cpu-clock-osm-msm8998-v1";
  reg = <0x179c0000 0x4000>,
        <0x17916000 0x1000>,
        <0x17816000 0x1000>,
        <0x179d1000 0x1000>,
        <0x00784130 0x8>,
        <0x1791101c 0x8>;
  reg-names = "osm", "pwrcl_pll", "perfcl_pll",
       "apcs_common", "perfcl_efuse", "debug";

  vdd-pwrcl-supply = <&apc0_pwrcl_vreg>;
  vdd-perfcl-supply = <&apc1_perfcl_vreg>;

  interrupts = <0 35 1>,
        <0 36 1>;
  interrupt-names = "pwrcl-irq", "perfcl-irq";

  qcom,pwrcl-speedbin0-v0 =
   < 300000000 0x0004000f 0x01200020 0x1 1 >,
   < 345600000 0x05040012 0x02200020 0x1 2 >,
   < 422400000 0x05040016 0x02200020 0x1 3 >,
   < 499200000 0x0504001a 0x02200020 0x1 4 >,
   < 576000000 0x0504001e 0x03200020 0x1 5 >,
   < 633600000 0x05040021 0x03200020 0x1 6 >,
   < 710400000 0x05040025 0x03200020 0x1 7 >,
   < 806400000 0x0504002a 0x04200020 0x1 8 >,
   < 883200000 0x0404002e 0x04250025 0x1 9 >,
   < 960000000 0x04040032 0x05280028 0x1 10 >,
   < 1036800000 0x04040036 0x052b002b 0x2 11 >,
   < 1113600000 0x0404003a 0x052e002e 0x2 12 >,
   < 1190400000 0x0404003e 0x06320032 0x2 13 >,
   < 1248000000 0x04040041 0x06340034 0x2 14 >,
   < 1324800000 0x04040045 0x06370037 0x2 15 >,
   < 1401600000 0x04040049 0x073a003a 0x2 16 >,
   < 1478400000 0x0404004d 0x073e003e 0x2 17 >,
   < 1574400000 0x04040052 0x08420042 0x2 18 >,
   < 1651200000 0x04040056 0x08450045 0x2 19 >,
   < 1728000000 0x0404005a 0x08480048 0x2 20 >,
   < 1804800000 0x0404005e 0x094b004b 0x3 21 >,
   < 1881600000 0x04040062 0x094e004e 0x3 22 >;

  qcom,perfcl-speedbin0-v0 =
   < 300000000 0x0004000f 0x01200020 0x1 1 >,
   < 345600000 0x05040012 0x02200020 0x1 2 >,
   < 422400000 0x05040016 0x02200020 0x1 3 >,
   < 480000000 0x05040019 0x02200020 0x1 4 >,
   < 556800000 0x0504001d 0x03200020 0x1 5 >,
   < 633600000 0x05040021 0x03200020 0x1 6 >,
   < 710400000 0x05040025 0x03200020 0x1 7 >,
   < 787200000 0x05040029 0x04200020 0x1 8 >,
   < 844800000 0x0404002c 0x04230023 0x1 9 >,
   < 902400000 0x0404002f 0x04260026 0x1 10 >,
   < 979200000 0x04040033 0x05290029 0x1 11 >,
   < 1056000000 0x04040037 0x052c002c 0x1 12 >,
   < 1171200000 0x0404003d 0x06310031 0x2 13 >,
   < 1248000000 0x04040041 0x06340034 0x2 14 >,
   < 1324800000 0x04040045 0x06370037 0x2 15 >,
   < 1401600000 0x04040049 0x073a003a 0x2 16 >,
   < 1478400000 0x0404004d 0x073e003e 0x2 17 >,
   < 1536000000 0x04040050 0x07400040 0x2 18 >,
   < 1632000000 0x04040055 0x08440044 0x2 19 >,
   < 1708800000 0x04040059 0x08470047 0x2 20 >,
   < 1785600000 0x0404005d 0x094a004a 0x2 21 >,
   < 1862400000 0x04040061 0x094e004e 0x2 22 >,
   < 1939200000 0x04040065 0x09510051 0x3 23 >,
   < 2016000000 0x04040069 0x0a540054 0x3 24 >,
   < 2092800000 0x0404006d 0x0a570057 0x3 25 >;

  qcom,up-timer =
   <1000 1000>;
  qcom,down-timer =
   <1000 1000>;
  qcom,pc-override-index =
   <0 0>;
  qcom,set-ret-inactive;
  qcom,enable-llm-freq-vote;
  qcom,llm-freq-up-timer =
   <327675 327675>;
  qcom,llm-freq-down-timer =
   <327675 327675>;
  qcom,enable-llm-volt-vote;
  qcom,llm-volt-up-timer =
   <327675 327675>;
  qcom,llm-volt-down-timer =
   <327675 327675>;
  qcom,cc-reads = <10>;
  qcom,cc-delay = <5>;
  qcom,cc-factor = <100>;
  qcom,osm-clk-rate = <200000000>;
  qcom,xo-clk-rate = <19200000>;

  qcom,l-val-base =
   <0x17916004 0x17816004>;
  qcom,apcs-itm-present =
   <0x179d143c 0x179d143c>;
  qcom,apcs-pll-user-ctl =
   <0x1791600c 0x1781600c>;
  qcom,apcs-cfg-rcgr =
   <0x17911054 0x17811054>;
  qcom,apcs-cmd-rcgr =
   <0x17911050 0x17811050>;
  qcom,apm-mode-ctl =
   <0x179d0004 0x179d0010>;
  qcom,apm-ctrl-status =
   <0x179d000c 0x179d0018>;
  qcom,llm-sw-overr=
   <0x8fff0036 0x8fff003a 0x0fff0036>,
   <0x8fff003d 0x8fff0041 0x0fff003d>;

  qcom,apm-threshold-voltage = <832000>;
  qcom,boost-fsm-en;
  qcom,safe-fsm-en;
  qcom,ps-fsm-en;
  qcom,droop-fsm-en;
  qcom,wfx-fsm-en;
  qcom,pc-fsm-en;

  qcom,pwrcl-apcs-mem-acc-cfg =
   <0x179d1360 0x179d1364 0x179d1364>;
  qcom,perfcl-apcs-mem-acc-cfg =
   <0x179d1368 0x179d136C 0x179d1370>;
  qcom,pwrcl-apcs-mem-acc-val =
   <0x00000000 0x80000000 0x80000000>,
   <0x00000000 0x00000000 0x00000000>,
   <0x00000000 0x00000001 0x00000001>;
  qcom,perfcl-apcs-mem-acc-val =
   <0x00000000 0x00000000 0x80000000>,
   <0x00000000 0x00000000 0x00000000>,
   <0x00000000 0x00000000 0x00000001>;

  clock-names = "aux_clk", "xo_ao";
  clocks = <&clock_gcc 0x17eb05d0>,
   <&clock_gcc 0x64eb6004>;
  #clock-cells = <1>;
 };

 clock_debug: qcom,debugcc@162000 {
  compatible = "qcom,cc-debug-8998";
  reg = <0x162000 0x4>;
  reg-names = "cc_base";
  clock-names = "debug_gpu_clk", "debug_gfx_clk",
    "debug_mmss_clk", "debug_cpu_clk";
  clocks = <&clock_gpu 0x9ae8cd3c>,
    <&clock_gfx 0x3ed47625>,
    <&clock_mmss 0xe646ffda>,
    <&clock_cpu 0x3ae8bcb2>;
  #clock-cells = <1>;
 };

 qcom,rmtfs_sharedmem@0 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x0 0x00200000>;
  reg-names = "rmtfs";
  qcom,client-id = <0x00000001>;
 };

 qcom,msm_gsi {
  compatible = "qcom,msm_gsi";
 };

 qcom,rmnet-ipa {
  compatible = "qcom,rmnet-ipa3";
  qcom,rmnet-ipa-ssr;
  qcom,ipa-loaduC;
  qcom,ipa-advertise-sg-support;
 };

 ipa_hw: qcom,ipa@01e00000 {
  compatible = "qcom,ipa";
  reg = <0x01e00000 0x34000>,
   <0x01e84000 0x31fff>,
   <0x01e04000 0x2c000>;
  reg-names = "ipa-base", "bam-base", "gsi-base";
  interrupts =
   <0 333 0>,
   <0 432 0>,
   <0 432 0>;
  interrupt-names = "ipa-irq", "bam-irq", "gsi-irq";
  qcom,ipa-hw-ver = <11>;
  qcom,ipa-hw-mode = <0>;
  qcom,ee = <0>;
  qcom,use-gsi;
  qcom,use-ipa-tethering-bridge;
  qcom,modem-cfg-emb-pipe-flt;
  qcom,do-not-use-ch-gsi-20;
  qcom,ipa-wdi2;
  qcom,use-64-bit-dma-mask;
  clocks = <&clock_gcc 0xfa685cda>;
  clock-names = "core_clk";
  qcom,arm-smmu;
  qcom,smmu-disable-htw;
  qcom,smmu-s1-bypass;
  qcom,msm-bus,name = "ipa";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <4>;
  qcom,msm-bus,vectors-KBps =

   <90 512 0 0>,
   <90 585 0 0>,
   <1 676 0 0>,

   <81 10065 0 0>,

   <90 512 80000 640000>,
   <90 585 80000 640000>,
   <1 676 80000 80000>,

   <81 10065 0 16000>,

   <90 512 206000 960000>,
   <90 585 206000 960000>,
   <1 676 206000 160000>,

   <81 10065 0 16000>,

   <90 512 206000 3600000>,
   <90 585 206000 3600000>,
   <1 676 206000 300000>,

   <81 10065 0 16000>;
  qcom,bus-vector-names = "MIN", "SVS", "NOMINAL", "TURBO";


  qcom,ipa-ram-mmap = <
    0x280
    0x0
    0x0
    0x288
    0x78
    0x4000
    0x308
    0x78
    0x4000
    0x388
    0x78
    0x4000
    0x408
    0x78
    0x4000
    0xf
    0x0
    0x7
    0x8
    0xe
    0x488
    0x78
    0x4000
    0x508
    0x78
    0x4000
    0xf
    0x0
    0x7
    0x8
    0xe
    0x588
    0x78
    0x4000
    0x608
    0x78
    0x4000
    0x688
    0x140
    0x7c8
    0x0
    0x800
    0x7d0
    0x200
    0x9d0
    0x200
    0x0
    0x0
    0x0
    0xbd8
    0x1424
    0x1ffc
    0x0
    0x1ffc
    0x0
    0x1ffc
    0x0
    0x1ffc
    0x0
    0x80
    0x200
    0x2000
    0x1ffc
    0x0
    0x1ffc
    0x0
    0x1ffc
    0x0
    0x1ffc
    0x0
    >;


  qcom,smp2pgpio_map_ipa_1_out {
   compatible = "qcom,smp2pgpio-map-ipa-1-out";
   gpios = <&smp2pgpio_ipa_1_out 0 0>;
  };

  qcom,smp2pgpio_map_ipa_1_in {
   compatible = "qcom,smp2pgpio-map-ipa-1-in";
   gpios = <&smp2pgpio_ipa_1_in 0 0>;
  };

  ipa_smmu_ap: ipa_smmu_ap {
   compatible = "qcom,ipa-smmu-ap-cb";
   iommus = <&anoc2_smmu 0x18e0>;
   qcom,iova-mapping = <0x10000000 0x40000000>;
  };

  ipa_smmu_wlan: ipa_smmu_wlan {
   compatible = "qcom,ipa-smmu-wlan-cb";
   iommus = <&anoc2_smmu 0x18e1>;
  };

  ipa_smmu_uc: ipa_smmu_uc {
   compatible = "qcom,ipa-smmu-uc-cb";
   iommus = <&anoc2_smmu 0x18e2>;
   qcom,iova-mapping = <0x40000000 0x20000000>;
  };
 };

 qcom,ipa_fws@1e08000 {
  compatible = "qcom,pil-tz-generic";
  qcom,pas-id = <0xF>;
  qcom,firmware-name = "ipa_fws";
 };

 qcom,chd_silver {
  compatible = "qcom,core-hang-detect";
  label = "silver";
  qcom,threshold-arr = <0x179880b0 0x179980b0
  0x179a80b0 0x179b80b0>;
  qcom,config-arr = <0x179880b8 0x179980b8
  0x179a80b8 0x179b80b8>;
 };

 qcom,chd_gold {
  compatible = "qcom,core-hang-detect";
  label = "gold";
  qcom,threshold-arr = <0x178880b0 0x178980b0
  0x178a80b0 0x178b80b0>;
  qcom,config-arr = <0x178880b8 0x178980b8
  0x178a80b8 0x178b80b8>;
 };

 qcom,ipc-spinlock@1f40000 {
  compatible = "qcom,ipc-spinlock-sfpb";
  reg = <0x1f40000 0x8000>;
  qcom,num-locks = <8>;
 };

 qcom,ghd {
  compatible = "qcom,gladiator-hang-detect";
  qcom,threshold-arr = <0x179d141c 0x179d1420
  0x179d1424 0x179d1428 0x179d142c 0x179d1430>;
  qcom,config-reg = <0x179d1434>;
 };

 qcom,msm-gladiator-v2@17900000 {
  compatible = "qcom,msm-gladiator-v2";
  reg = <0x17900000 0xe000>;
  reg-names = "gladiator_base";
  interrupts = <0 22 0>;
  clock-names = "atb_clk";
  clocks = <&clock_gcc 0x1492202a>;
 };

 qcom,smem@86000000 {
  compatible = "qcom,smem";
  reg = <0x86000000 0x200000>,
   <0x17911008 0x4>,
   <0x778000 0x7000>,
   <0x1fd4000 0x8>;
  reg-names = "smem", "irq-reg-base", "aux-mem1",
   "smem_targ_info_reg";
  qcom,mpu-enabled;
 };

 qcom,msm-adsprpc-mem {
  compatible = "qcom,msm-adsprpc-mem-region";
  memory-region = <&adsp_mem>;
 };

 qcom,msm_fastrpc {
  compatible = "qcom,msm-fastrpc-adsp";
  qcom,fastrpc-glink;

  qcom,msm_fastrpc_cpz_cb1 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&lpass_q6_smmu 2>;
   qcom,secure-context-bank;
   dma-coherent;
  };
  qcom,msm_fastrpc_compute_cb1 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&lpass_q6_smmu 8>;
   dma-coherent;
  };
  qcom,msm_fastrpc_compute_cb2 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&lpass_q6_smmu 9>;
   dma-coherent;
  };
  qcom,msm_fastrpc_compute_cb3 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&lpass_q6_smmu 10>;
   dma-coherent;
  };
  qcom,msm_fastrpc_compute_cb4 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&lpass_q6_smmu 11>;
   dma-coherent;
  };
  qcom,msm_fastrpc_compute_cb6 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&lpass_q6_smmu 5>;
   dma-coherent;
  };
  qcom,msm_fastrpc_compute_cb7 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&lpass_q6_smmu 6>;
   dma-coherent;
  };
  qcom,msm_fastrpc_compute_cb8 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&lpass_q6_smmu 7>;
   dma-coherent;
  };
 };

 rpm_bus: qcom,rpm-smd {
  compatible = "qcom,rpm-glink";
  qcom,glink-edge = "rpm";
  rpm-channel-name = "rpm_requests";
 };

 glink_mpss: qcom,glink-ssr-modem {
  compatible = "qcom,glink_ssr";
  label = "modem";
  qcom,edge = "mpss";
  qcom,notify-edges = <&glink_lpass>, <&glink_dsps>, <&glink_rpm>;
  qcom,xprt = "smem";
 };

 glink_lpass: qcom,glink-ssr-adsp {
  compatible = "qcom,glink_ssr";
  label = "adsp";
  qcom,edge = "lpass";
  qcom,notify-edges = <&glink_mpss>, <&glink_dsps>, <&glink_rpm>;
  qcom,xprt = "smem";
 };

 glink_dsps: qcom,glink-ssr-dsps {
  compatible = "qcom,glink_ssr";
  label = "slpi";
  qcom,edge = "dsps";
  qcom,notify-edges = <&glink_mpss>, <&glink_lpass>, <&glink_rpm>;
  qcom,xprt = "smem";
 };

 glink_rpm: qcom,glink-ssr-rpm {
  compatible = "qcom,glink_ssr";
  label = "rpm";
  qcom,edge = "rpm";
  qcom,notify-edges = <&glink_lpass>, <&glink_mpss>,
     <&glink_dsps>, <&glink_spss>;
  qcom,xprt = "smem";
 };

 glink_spss: qcom,glink-ssr-spss {
  compatible = "qcom,glink_ssr";
  label = "spss";
  qcom,edge = "spss";
  qcom,notify-edges = <&glink_mpss>, <&glink_lpass>,
    <&glink_dsps>, <&glink_rpm>;
  qcom,xprt = "mailbox";
 };

 qcom,glink-smem-native-xprt-modem@86000000 {
  compatible = "qcom,glink-smem-native-xprt";
  reg = <0x86000000 0x200000>,
   <0x17911008 0x4>;
  reg-names = "smem", "irq-reg-base";
  qcom,irq-mask = <0x8000>;
  interrupts = <0 452 1>;
  label = "mpss";
 };

 qcom,glink-smem-native-xprt-adsp@86000000 {
  compatible = "qcom,glink-smem-native-xprt";
  reg = <0x86000000 0x200000>,
   <0x17911008 0x4>;
  reg-names = "smem", "irq-reg-base";
  qcom,irq-mask = <0x200>;
  interrupts = <0 157 1>;
  label = "lpass";
  qcom,qos-config = <&glink_qos_adsp>;
  qcom,ramp-time = <0xaf>;
 };

 glink_qos_adsp: qcom,glink-qos-config-adsp {
  compatible = "qcom,glink-qos-config";
  qcom,flow-info = <0x3c 0x0>,
    <0x3c 0x0>,
    <0x3c 0x0>,
    <0x3c 0x0>;
  qcom,mtu-size = <0x800>;
  qcom,tput-stats-cycle = <0xa>;
 };

 qcom,glink-smem-native-xprt-dsps@86000000 {
  compatible = "qcom,glink-smem-native-xprt";
  reg = <0x86000000 0x200000>,
   <0x17911008 0x4>;
  reg-names = "smem", "irq-reg-base";
  qcom,irq-mask = <0x8000000>;
  interrupts = <0 179 1>;
  label = "dsps";
 };

 qcom,glink-smem-native-xprt-rpm@778000 {
  compatible = "qcom,glink-rpm-native-xprt";
  reg = <0x778000 0x7000>,
   <0x17911008 0x4>;
  reg-names = "msgram", "irq-reg-base";
  qcom,irq-mask = <0x1>;
  interrupts = <0 168 1>;
  label = "rpm";
 };

 qcom,glink-mailbox-xprt-spss@1d05008 {
  compatible = "qcom,glink-mailbox-xprt";
  reg = <0x1d05008 0x8>,
   <0x1d05010 0x4>,
   <0x1d0501c 0x4>,
   <0x1d06008 0x4>;
  reg-names = "mbox-loc-addr", "mbox-loc-size", "irq-reg-base",
   "irq-rx-reset";
  qcom,irq-mask = <0x1>;
  interrupts = <0 348 4>;
  label = "spss";
  qcom,tx-ring-size = <0x800>;
  qcom,rx-ring-size = <0x800>;
 };

 glink_spi_xprt_wdsp: qcom,glink-spi-xprt-wdsp {
  compatible = "qcom,glink-spi-xprt";
  label = "wdsp";
  qcom,remote-fifo-config = <&glink_fifo_wdsp>;
  qcom,qos-config = <&glink_qos_wdsp>;
  qcom,ramp-time = <0x10>,
         <0x20>,
         <0x30>,
         <0x40>;
 };

 glink_fifo_wdsp: qcom,glink-fifo-config-wdsp {
  compatible = "qcom,glink-fifo-config";
  qcom,out-read-idx-reg = <0x12000>;
  qcom,out-write-idx-reg = <0x12004>;
  qcom,in-read-idx-reg = <0x1200C>;
  qcom,in-write-idx-reg = <0x12010>;
 };

 glink_qos_wdsp: qcom,glink-qos-config-wdsp {
  compatible = "qcom,glink-qos-config";
  qcom,flow-info = <0x80 0x0>,
     <0x70 0x1>,
     <0x60 0x2>,
     <0x50 0x3>;
  qcom,mtu-size = <0x800>;
  qcom,tput-stats-cycle = <0xa>;
 };

 qcom,glink_pkt {
  compatible = "qcom,glinkpkt";

  qcom,glinkpkt-at-mdm0 {
   qcom,glinkpkt-transport = "smem";
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DS";
   qcom,glinkpkt-dev-name = "at_mdm0";
  };

  qcom,glinkpkt-loopback_cntl {
   qcom,glinkpkt-transport = "lloop";
   qcom,glinkpkt-edge = "local";
   qcom,glinkpkt-ch-name = "LOCAL_LOOPBACK_CLNT";
   qcom,glinkpkt-dev-name = "glink_pkt_loopback_ctrl";
  };

  qcom,glinkpkt-loopback_data {
   qcom,glinkpkt-transport = "lloop";
   qcom,glinkpkt-edge = "local";
   qcom,glinkpkt-ch-name = "glink_pkt_lloop_CLNT";
   qcom,glinkpkt-dev-name = "glink_pkt_loopback";
  };

  qcom,glinkpkt-apr-apps2 {
   qcom,glinkpkt-transport = "smem";
   qcom,glinkpkt-edge = "adsp";
   qcom,glinkpkt-ch-name = "apr_apps2";
   qcom,glinkpkt-dev-name = "apr_apps2";
  };

  qcom,glinkpkt-data40-cntl {
   qcom,glinkpkt-transport = "smem";
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA40_CNTL";
   qcom,glinkpkt-dev-name = "smdcntl8";
  };

  qcom,glinkpkt-data1 {
   qcom,glinkpkt-transport = "smem";
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA1";
   qcom,glinkpkt-dev-name = "smd7";
  };

  qcom,glinkpkt-data4 {
   qcom,glinkpkt-transport = "smem";
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA4";
   qcom,glinkpkt-dev-name = "smd8";
  };

  qcom,glinkpkt-data11 {
   qcom,glinkpkt-transport = "smem";
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA11";
   qcom,glinkpkt-dev-name = "smd11";
  };
 };

 qcom,ipc_router {
  compatible = "qcom,ipc_router";
  qcom,node-id = <1>;
 };

 qcom,ipc_router_modem_xprt {
  compatible = "qcom,ipc_router_glink_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "mpss";
  qcom,glink-xprt = "smem";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 qcom,ipc_router_q6_xprt {
  compatible = "qcom,ipc_router_glink_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "lpass";
  qcom,glink-xprt = "smem";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 qcom,ipc_router_dsps_xprt {
  compatible = "qcom,ipc_router_glink_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "dsps";
  qcom,glink-xprt = "smem";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
  qcom,dynamic-wakeup-source;
 };

 qcom,spcom {
  compatible = "qcom,spcom";


  qcom,spcom-ch-names = "sp_kernel" , "sp_ssr";
  status = "ok";
 };

 spss_utils: qcom,spss_utils {
  compatible = "qcom,spss-utils";

  qcom,spss-fuse1-addr = <0x007841c4>;
  qcom,spss-fuse1-bit = <27>;
  qcom,spss-fuse2-addr = <0x0078413c>;
  qcom,spss-fuse2-bit = <31>;
  qcom,spss-test-firmware-name = "spss";
  qcom,spss-prod-firmware-name = "spss1p";
  qcom,spss-hybr-firmware-name = "spss1h";
  qcom,spss-debug-reg-addr = <0x01d06020>;
  status = "ok";
 };

 sdhc_2: sdhci@c0a4900 {
  compatible = "qcom,sdhci-msm";
  reg = <0xc0a4900 0x314>, <0xc0a4000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 125 0>, <0 221 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x23d5727f>,
    <&clock_gcc 0x861b20ac>;

  qcom,large-address-bus;
  qcom,bus-width = <4>;
  qcom,cpu-dma-latency-us = <701>;

  qcom,devfreq,freq-table = <52000000 200000000>;

  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <81 512 0 0>,
    <81 512 1600 3200>,
    <81 512 80000 160000>,
    <81 512 100000 200000>,
    <81 512 200000 400000>,
    <81 512 400000 800000>,
    <81 512 800000 800000>,
    <81 512 2048000 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
      100000000 200000000 4294967295>;

  qcom,sdr104-wa;

  status = "disabled";
 };

 ufsphy1: ufsphy@1da7000 {
  compatible = "qcom,ufs-phy-qmp-v3";
  reg = <0x1da7000 0xda8>;
  reg-names = "phy_mem";
  #phy-cells = <0>;
  clock-names = "ref_clk_src",
   "ref_clk",
   "ref_aux_clk";
  clocks = <&clock_gcc 0xb867b147>,
   <&clock_gcc 0x92aa126f>,
   <&clock_gcc 0x7dbdb2e2>;
  status = "disabled";
 };

 ufs_ice: ufsice@1db0000 {
  compatible = "qcom,ice";
  reg = <0x1db0000 0x8000>;
  qcom,enable-ice-clk;
  clock-names = "ufs_core_clk",
    "bus_clk",
    "iface_clk",
    "ice_core_clk";
  clocks = <&clock_gcc 0x47c743a7>,
    <&clock_gcc 0x873459d8>,
    <&clock_gcc 0x1914bb84>,
    <&clock_gcc 0x310b0710>;
  qcom,op-freq-hz = <0>,
     <0>,
     <0>,
     <300000000>;
  vdd-hba-supply = <&gdsc_ufs>;
  qcom,msm-bus,name = "ufs_ice_noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 650 0 0>,
    <1 650 1000 0>;
  qcom,bus-vector-names = "MIN",
     "MAX";
  qcom,instance-type = "ufs";
  status = "disabled";
 };

 ufs1: ufshc@1da4000 {
  compatible = "qcom,ufshc";
  reg = <0x1da4000 0x2500>;
  interrupts = <0 265 0>;
  phys = <&ufsphy1>;
  phy-names = "ufsphy";
  ufs-qcom-crypto = <&ufs_ice>;

  clock-names =
   "core_clk",
   "bus_aggr_clk",
   "iface_clk",
   "core_clk_unipro",
   "core_clk_ice",
   "ref_clk",
   "tx_lane0_sync_clk",
   "rx_lane0_sync_clk";
  clocks =
   <&clock_gcc 0x69385b45>,
   <&clock_gcc 0x117a6f39>,
   <&clock_gcc 0x1914bb84>,
   <&clock_gcc 0x4a4e0f3d>,
   <&clock_gcc 0x84e15a5b>,
   <&clock_gcc 0xb867b147>,
   <&clock_gcc 0x6a9f747a>,
   <&clock_gcc 0x7f43251c>;
  freq-table-hz =
   <50000000 200000000>,
   <0 0>,
   <0 0>,
   <37500000 150000000>,
   <75000000 300000000>,
   <0 0>,
   <0 0>,
   <0 0>;

  lanes-per-direction = <1>;

  qcom,msm-bus,name = "ufs1";
  qcom,msm-bus,num-cases = <22>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
# 1850 "../arch/arm64/boot/dts/qcom/msm8998.dtsi"
  <95 512 0 0>, <1 650 0 0>,
  <95 512 922 0>, <1 650 1000 0>,
  <95 512 1844 0>, <1 650 1000 0>,
  <95 512 3688 0>, <1 650 1000 0>,
  <95 512 7376 0>, <1 650 1000 0>,
  <95 512 1844 0>, <1 650 1000 0>,
  <95 512 3688 0>, <1 650 1000 0>,
  <95 512 7376 0>, <1 650 1000 0>,
  <95 512 14752 0>, <1 650 1000 0>,
  <95 512 127796 0>, <1 650 1000 0>,
  <95 512 255591 0>, <1 650 1000 0>,
  <95 512 2097152 0>, <1 650 102400 0>,
  <95 512 255591 0>, <1 650 1000 0>,
  <95 512 511181 0>, <1 650 1000 0>,
  <95 512 4194304 0>, <1 650 204800 0>,
  <95 512 149422 0>, <1 650 1000 0>,
  <95 512 298189 0>, <1 650 1000 0>,
  <95 512 2097152 0>, <1 650 102400 0>,
  <95 512 298189 0>, <1 650 1000 0>,
  <95 512 596378 0>, <1 650 1000 0>,
  <95 512 4194304 0>, <1 650 204800 0>,
  <95 512 7643136 0>, <1 650 307200 0>;
  qcom,bus-vector-names = "MIN",
  "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1",
  "PWM_G1_L2", "PWM_G2_L2", "PWM_G3_L2", "PWM_G4_L2",
  "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1",
  "HS_RA_G1_L2", "HS_RA_G2_L2", "HS_RA_G3_L2",
  "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1",
  "HS_RB_G1_L2", "HS_RB_G2_L2", "HS_RB_G3_L2",
  "MAX";


  qcom,pm-qos-cpu-groups = <0x0F 0xF0>;
  qcom,pm-qos-cpu-group-latency-us = <100 100>;
  qcom,pm-qos-default-cpu = <0>;

  pinctrl-names = "dev-reset-assert", "dev-reset-deassert";
  pinctrl-0 = <&ufs_dev_reset_assert>;
  pinctrl-1 = <&ufs_dev_reset_deassert>;

  resets = <&clock_gcc 6>;
  reset-names = "core_reset";

  status = "disabled";
 };

 usb3: ssusb@a800000 {
  compatible = "qcom,dwc-usb3-msm";
  reg = <0x0a800000 0xf8c00>,
        <0x0c016000 0x400>;
  reg-names = "core_base", "ahb2phy_base";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  interrupts = <0 347 0>, <0 243 0>, <0 180 0>;
  interrupt-names = "hs_phy_irq", "ss_phy_irq", "pwr_event_irq";

  USB3_GDSC-supply = <&gdsc_usb30>;
  qcom,usb-dbm = <&dbm_1p5>;
  qcom,msm-bus,name = "usb3";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
     <61 512 0 0>,
     <61 512 240000 800000>;

  qcom,dwc-usb3-msm-tx-fifo-size = <21288>;
  extcon = <&pmi8998_pdphy>;

  clocks = <&clock_gcc 0xb3b4e2cb>,
   <&clock_gcc 0x9ea4c2d9>,
   <&clock_gcc 0xc5c3fbe8>,
   <&clock_gcc 0xa800b65a>,
   <&clock_gcc 0xd0b65c92>,
   <&clock_gcc 0xf79c19f6>;

  clock-names = "core_clk", "iface_clk", "bus_aggr_clk",
    "utmi_clk", "sleep_clk", "xo";

  qcom,core-clk-rate = <120000000>;
  qcom,core-clk-rate-hs = <60000000>;

  resets = <&clock_gcc 7>;
  reset-names = "core_reset";

  dwc3@a800000 {
   compatible = "snps,dwc3";
   reg = <0x0a800000 0xcd00>;
   interrupt-parent = <&intc>;
   interrupts = <0 131 0>;
   usb-phy = <&qusb_phy0>, <&ssphy>;
   tx-fifo-resize;
   snps,nominal-elastic-buffer;
   snps,disable-clk-gating;
   snps,has-lpm-erratum;
   snps,hird-threshold = /bits/ 8 <0x10>;
   snps,num-gsi-evt-buffs = <0x3>;
  };

  qcom,usbbam@a904000 {
   compatible = "qcom,usb-bam-msm";
   reg = <0xa904000 0x17000>;
   interrupt-parent = <&intc>;
   interrupts = <0 132 0>;

   qcom,bam-type = <0>;
   qcom,usb-bam-fifo-baseaddr = <0x146bb000>;
   qcom,usb-bam-num-pipes = <8>;
   qcom,ignore-core-reset-ack;
   qcom,disable-clk-gating;
   qcom,usb-bam-override-threshold = <0x4001>;
   qcom,usb-bam-max-mbps-highspeed = <400>;
   qcom,usb-bam-max-mbps-superspeed = <3600>;
   qcom,reset-bam-on-connect;

   qcom,pipe0 {
    label = "ssusb-qdss-in-0";
    qcom,usb-bam-mem-type = <2>;
    qcom,dir = <1>;
    qcom,pipe-num = <0>;
    qcom,peer-bam = <0>;
    qcom,peer-bam-physical-address = <0x6064000>;
    qcom,src-bam-pipe-index = <0>;
    qcom,dst-bam-pipe-index = <0>;
    qcom,data-fifo-offset = <0x0>;
    qcom,data-fifo-size = <0x1800>;
    qcom,descriptor-fifo-offset = <0x1800>;
    qcom,descriptor-fifo-size = <0x800>;
   };
  };
 };

 qusb_phy0: qusb@c012000 {
  compatible = "qcom,qusb2phy-v2";
  reg = <0x0c012000 0x2a8>,
        <0x01fcb24c 0x4>;
  reg-names = "qusb_phy_base",
    "tcsr_clamp_dig_n_1p8";
  vdd-supply = <&pm8998_l1>;
  vdda12-supply = <&pm8998_l2>;
  vdda18-supply = <&pm8998_l12>;
  vdda33-supply = <&pm8998_l24>;
  qcom,vdd-voltage-level = <0 880000 880000>;
  qcom,vdda33-voltage-level = <2400000 3088000 3088000>;
  qcom,qusb-phy-init-seq =

     <0x80 0x0
     0x13 0x04
     0x7c 0x18c
     0x80 0x2c
     0x0a 0x184
     0x00 0x240>;
  phy_type= "utmi";

  clocks = <&clock_gcc 0xb867b147>,
    <&clock_gcc 0x53351d25>;
  clock-names = "ref_clk_src", "ref_clk";

  resets = <&clock_gcc 0>;
  reset-names = "phy_reset";
 };

 ssphy: ssphy@c010000 {
  compatible = "qcom,usb-ssphy-qmp-v2";
  reg = <0x0c010000 0xe0c>,
        <0x01fcb244 0x4>,
        <0x01fcb248 0x4>;
  reg-names = "qmp_phy_base",
       "vls_clamp_reg",
       "tcsr_usb3_dp_phymode";
  vdd-supply = <&pm8998_l1>;
  core-supply = <&pm8998_l2>;
  qcom,vdd-voltage-level = <0 880000 880000>;
  qcom,vbus-valid-override;
  qcom,qmp-phy-init-seq =

   <0x138 0x30 0x00
    0x034 0x04 0x01
    0x080 0x14 0x00
    0x03c 0x06 0x00
    0x08c 0x08 0x00
    0x15c 0x06 0x00
    0x164 0x01 0x00
    0x13c 0x80 0x00
    0x0b0 0x82 0x00
    0x0b8 0xab 0x00
    0x0bc 0xea 0x00
    0x0c0 0x02 0x00
    0x060 0x06 0x00
    0x068 0x16 0x00
    0x070 0x36 0x00
    0x0dc 0x00 0x00
    0x0d8 0x3f 0x00
    0x0f8 0x01 0x00
    0x0f4 0xc9 0x00
    0x148 0x0a 0x00
    0x0a0 0x00 0x00
    0x09c 0x34 0x00
    0x098 0x15 0x00
    0x090 0x04 0x00
    0x154 0x00 0x00
    0x094 0x00 0x00
    0x0f0 0x00 0x00
    0x00c 0x0a 0x00
    0x048 0x07 0x00
    0x0d0 0x80 0x00
    0x184 0x01 0x00
    0x010 0x01 0x00
    0x01c 0x31 0x00
    0x020 0x01 0x00
    0x014 0x00 0x00
    0x018 0x00 0x00
    0x024 0x85 0x00
    0x028 0x07 0x00
    0x430 0x0b 0x00
    0x4d4 0x0f 0x00
    0x4d8 0x4e 0x00
    0x4dc 0x18 0x00
    0x4f8 0x07 0x00
    0x4fc 0x80 0x00
    0x504 0x43 0x00
    0x50c 0x1c 0x00
    0x434 0x75 0x00
    0x43c 0x00 0x00
    0x440 0x00 0x00
    0x444 0x80 0x00
    0x408 0x0a 0x00
    0x414 0x06 0x00
    0x500 0x00 0x00
    0x4c0 0x03 0x00
    0x564 0x05 0x00
    0x830 0x0b 0x00
    0x8d4 0x0f 0x00
    0x8d8 0x4e 0x00
    0x8dc 0x18 0x00
    0x8f8 0x07 0x00
    0x8fc 0x80 0x00
    0x904 0x43 0x00
    0x90c 0x1c 0x00
    0x834 0x75 0x00
    0x83c 0x00 0x00
    0x840 0x00 0x00
    0x844 0x80 0x00
    0x808 0x0a 0x00
    0x814 0x06 0x00
    0x900 0x00 0x00
    0x8c0 0x03 0x00
    0x964 0x05 0x00
    0x260 0x10 0x00
    0x2a4 0x12 0x00
    0x28c 0x16 0x00
    0x244 0x00 0x00
    0x660 0x10 0x00
    0x6a4 0x12 0x00
    0x68c 0x16 0x00
    0x644 0x00 0x00
    0xcc8 0x83 0x00
    0xccc 0x09 0x00
    0xcd0 0xa2 0x00
    0xcd4 0x40 0x00
    0xcc4 0x02 0x00
    0xc80 0xd1 0x00
    0xc84 0x1f 0x00
    0xc88 0x47 0x00
    0xc64 0x1b 0x00
    0xc0c 0x9f 0x00
    0xc10 0x9f 0x00
    0xc14 0xb7 0x00
    0xc18 0x4e 0x00
    0xc1c 0x65 0x00
    0xc20 0x6b 0x00
    0xc24 0x15 0x00
    0xc28 0x0d 0x00
    0xc2c 0x15 0x00
    0xc30 0x0d 0x00
    0xc34 0x15 0x00
    0xc38 0x0d 0x00
    0xc3c 0x15 0x00
    0xc40 0x0d 0x00
    0xc44 0x15 0x00
    0xc48 0x0d 0x00
    0xc4c 0x15 0x00
    0xc50 0x0d 0x00
    0xc5c 0x02 0x00
    0xca0 0x04 0x00
    0xc8c 0x44 0x00
    0xc70 0xe7 0x00
    0xc74 0x03 0x00
    0xc78 0x40 0x00
    0xc7c 0x00 0x00
    0xdd8 0x8a 0x00
    0xcb8 0x75 0x00
    0xcb0 0x86 0x00
    0xcbc 0x13 0x00
    0xffffffff 0xffffffff 0x00>;

  qcom,qmp-phy-reg-offset =
    <0xd74
     0xcd8
     0xcdc
     0xc04
     0xc00
     0xc08
     0xa00>;

  clocks = <&clock_gcc 0x0d9a36e0>,
    <&clock_gcc 0xf279aff2>,
    <&clock_gcc 0xb867b147>,
    <&clock_gcc 0xb6cc8f00>;

  clock-names = "aux_clk", "pipe_clk", "ref_clk_src",
    "ref_clk";

  resets = <&clock_gcc 8>,
    <&clock_gcc 9>;
  reset-names = "phy_reset", "phy_phy_reset";
 };

 usb_audio_qmi_dev {
  compatible = "qcom,usb-audio-qmi-dev";
  iommus = <&lpass_q6_smmu 12>;
  qcom,usb-audio-stream-id = <12>;
  qcom,usb-audio-intr-num = <2>;
 };

 dbm_1p5: dbm@a8f8000 {
  compatible = "qcom,usb-dbm-1p5";
  reg = <0xa8f8000 0x300>;
  qcom,reset-ep-after-lpm-resume;
 };

 usb_nop_phy: usb_nop_phy {
  compatible = "usb-nop-xceiv";
 };

 qcom,lpass@17300000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x17300000 0x00100>;
  interrupts = <0 162 1>;

  vdd_cx-supply = <&pm8998_s1_level>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <384 100000>;

  clocks = <&clock_gcc 0xe17f0ff6>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  qcom,pas-id = <1>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <423>;
  qcom,sysmon-id = <1>;
  status = "ok";
  qcom,ssctl-instance-id = <0x14>;
  qcom,firmware-name = "adsp";
  memory-region = <&pil_adsp_mem>;


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_2_in 0 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_2_in 2 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_2_in 1 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_2_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_2_out 0 0>;
 };

 qcom,memshare {
  compatible = "qcom,memshare";

  qcom,client_1 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x200000>;
   qcom,client-id = <0>;
   qcom,allocate-boot-time;
   label = "modem";
  };

  qcom,client_2 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x300000>;
   qcom,client-id = <2>;
   label = "modem";
  };

  mem_client_3_size: qcom,client_3 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x0>;
   qcom,client-id = <1>;
   qcom,allocate-boot-time;
   label = "modem";
  };
 };

 pil_modem: qcom,mss@4080000 {
  compatible = "qcom,pil-q6v55-mss";
  reg = <0x4080000 0x100>,
        <0x1f63000 0x008>,
        <0x1f65000 0x008>,
        <0x1f64000 0x008>,
        <0x4180000 0x020>,
        <0x00179000 0x004>;
  reg-names = "qdsp6_base", "halt_q6", "halt_modem",
       "halt_nc", "rmb_base", "restart_reg";

  clocks = <&clock_gcc 0x79e95308>,
    <&clock_gcc 0x111cde81>,
    <&clock_gcc 0x7437988f>,
    <&clock_gcc 0xde2adeb1>,
    <&clock_gcc 0x7d794829>,
    <&clock_gcc 0x0e71de85>,
    <&clock_gcc 0xf665d03f>,
    <&clock_gcc 0x1492202a>;
  clock-names = "xo", "iface_clk", "bus_clk",
         "mem_clk", "gpll0_mss_clk", "snoc_axi_clk",
         "mnoc_axi_clk", "qdss_clk";
  qcom,proxy-clock-names = "xo", "qdss_clk", "mem_clk";
  qcom,active-clock-names = "iface_clk", "bus_clk",
   "gpll0_mss_clk", "snoc_axi_clk", "mnoc_axi_clk";

  interrupts = <0 448 1>;
  vdd_cx-supply = <&pm8998_s1_level>;
  vdd_cx-voltage = <384>;
  vdd_mx-supply = <&pm8998_s9_level>;
  vdd_mx-uV = <384>;
  qcom,firmware-name = "modem";
  qcom,pil-self-auth;
  qcom,sysmon-id = <0>;
  qcom,ssctl-instance-id = <0x12>;
  qcom,qdsp6v62-1-2;
  status = "ok";
  memory-region = <&modem_mem>;
  qcom,mem-protect-id = <0xF>;


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_1_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_1_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_1_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_1_in 3 0>;
  qcom,gpio-shutdown-ack = <&smp2pgpio_ssr_smp2p_1_in 7 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_1_out 0 0>;
  qcom,mba-mem@0 {
   compatible = "qcom,pil-mba-mem";
   memory-region = <&pil_mba_mem>;
  };
 };

 tsens0: tsens@10aa000 {
  compatible = "qcom,msm8998-tsens";
  reg = <0x10aa000 0x2000>;
  reg-names = "tsens_physical";
  interrupts = <0 458 0>, <0 445 0>;
  interrupt-names = "tsens-upper-lower", "tsens-critical";
  qcom,client-id = <0 1 2 3 4 7 8 9 10 11 12 13>;
  qcom,sensor-id = <0 1 2 3 4 7 8 9 10 11 12 13>;
  qcom,sensors = <12>;
 };

 tsens1: tsens@10ad000 {
  compatible = "qcom,msm8998-tsens";
  reg = <0x10ad000 0x2000>;
  reg-names = "tsens_physical";
  interrupts = <0 184 0>, <0 430 0>;
  interrupt-names = "tsens-upper-lower", "tsens-critical";
  qcom,client-id = <14 15 16 17 18 19 20 21>;
  qcom,sensor-id = <0 1 3 4 5 6 7 2>;
  qcom,sensors = <8>;
 };

 qcom,qbt1000 {
  compatible = "qcom,qbt1000";
  clock-names = "core", "iface";
  clocks = <&clock_gcc 0xfe1bd34a>,
   <&clock_gcc 0x8f283c1d>;
  clock-frequency = <15000000>;
  qcom,ipc-gpio = <&tlmm 121 0>;
  qcom,finger-detect-gpio = <&pm8998_gpios 2 0>;
 };

 qcom,sensor-information {
  compatible = "qcom,sensor-information";
  sensor_information0: qcom,sensor-information-0 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor0";
   qcom,scaling-factor = <10>;
  };
  sensor_information1: qcom,sensor-information-1 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor1";
   qcom,scaling-factor = <10>;
  };
  sensor_information2: qcom,sensor-information-2 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor2";
   qcom,scaling-factor = <10>;
  };
  sensor_information3: qcom,sensor-information-3 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor3";
   qcom,scaling-factor = <10>;
  };
  sensor_information4: qcom,sensor-information-4 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor4";
   qcom,scaling-factor = <10>;
  };
  sensor_information7: qcom,sensor-information-7 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor7";
   qcom,scaling-factor = <10>;
  };
  sensor_information8: qcom,sensor-information-8 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor8";
   qcom,scaling-factor = <10>;
  };
  sensor_information9: qcom,sensor-information-9 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor9";
   qcom,scaling-factor = <10>;
  };
  sensor_information10: qcom,sensor-information-10 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor10";
   qcom,scaling-factor = <10>;
  };
  sensor_information11: qcom,sensor-information-11 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor11";
   qcom,scaling-factor = <10>;
  };
  sensor_information12: qcom,sensor-information-12 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor12";
   qcom,scaling-factor = <10>;
   qcom,alias-name = "gpu_1";
  };
  sensor_information13: qcom,sensor-information-13 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor13";
   qcom,scaling-factor = <10>;
   qcom,alias-name = "gpu";
  };
  sensor_information14: qcom,sensor-information-14 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor14";
   qcom,scaling-factor = <10>;
  };
  sensor_information15: qcom,sensor-information-15 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor15";
   qcom,scaling-factor = <10>;
   qcom,alias-name = "modem_dsp";
  };
  sensor_information16: qcom,sensor-information-16 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor16";
   qcom,scaling-factor = <10>;
  };
  sensor_information17: qcom,sensor-information-17 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor17";
   qcom,scaling-factor = <10>;
   qcom,alias-name = "hvx";
  };
  sensor_information18: qcom,sensor-information-18 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor18";
   qcom,scaling-factor = <10>;
   qcom,alias-name = "camera";
  };
  sensor_information19: qcom,sensor-information-19 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor19";
   qcom,scaling-factor = <10>;
   qcom,alias-name = "multi_media_ss";
  };
  sensor_information20: qcom,sensor-information-20 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor20";
   qcom,scaling-factor = <10>;
   qcom,alias-name = "modem";
  };
  sensor_information21: qcom,sensor-information-21 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor21";
   qcom,scaling-factor = <10>;
   qcom,alias-name = "pop_mem";
  };
  sensor_information22: qcom,sensor-information-22 {
   qcom,sensor-type = "alarm";
   qcom,sensor-name = "pm8998_tz";
   qcom,scaling-factor = <1000>;
  };
  sensor_information23: qcom,sensor-information-23 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "msm_therm";
  };
  sensor_information24: qcom,sensor-information-24 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "emmc_therm";
  };
  sensor_information25: qcom,sensor-information-25 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "pa_therm0";
  };
  sensor_information26: qcom,sensor-information-26 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "pa_therm1";
  };
  sensor_information27: qcom,sensor-information-27 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "quiet_therm";
  };
  sensor_information28: qcom,sensor-information-28 {
   qcom,sensor-type = "llm";
   qcom,sensor-name = "limits_sensor-01";
  };
  sensor_information29: qcom,sensor-information-29 {
   qcom,sensor-type = "llm";
   qcom,sensor-name = "limits_sensor-02";
  };
 };

 qcom_seecom: qseecom@86600000 {
  compatible = "qcom,qseecom";
  reg = <0x86600000 0x2200000>;
  reg-names = "secapp-region";
  qcom,hlos-num-ce-hw-instances = <1>;
  qcom,hlos-ce-hw-instance = <0>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,disk-encrypt-pipe-pair = <2>;
  qcom,support-fde;
  qcom,no-clock-support;
  qcom,appsbl-qseecom-support;
  qcom,fde-key-size;
  qcom,commonlib64-loaded-by-uefi;
  qcom,msm-bus,name = "qseecom-noc";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 0 0>,
    <55 512 120000 1200000>,
    <55 512 393600 3936000>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  clocks = <&clock_gcc 0x42229c55>,
    <&clock_gcc 0xaa858373>,
    <&clock_gcc 0x2eb28c01>,
    <&clock_gcc 0xc174dfba>;
  qcom,ce-opp-freq = <171430000>;
  qcom,qsee-reentrancy-support = <2>;
 };

 qcom_tzlog: tz-log@146BF720 {
  compatible = "qcom,tz-log";
  reg = <0x146BF720 0x3000>;
  qcom,hyplog-enabled;
  hyplog-address-offset = <0x410>;
  hyplog-size-offset = <0x414>;
 };

 qcom_msmhdcp: qcom,msm_hdcp {
  compatible = "qcom,msm-hdcp";
 };

 qcom_crypto: qcrypto@1DE0000 {
  compatible = "qcom,qcrypto";
  reg = <0x1DE0000 0x20000>,
        <0x1DC4000 0x24000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 206 0>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,bam-ee = <0>;
  qcom,ce-hw-shared;
  qcom,clk-mgmt-sus-res;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 3936000 393600>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  clocks = <&clock_gcc 0xa6ac14df>,
    <&clock_gcc 0xa6ac14df>,
    <&clock_gcc 0x2eb28c01>,
    <&clock_gcc 0xc174dfba>;
  qcom,ce-opp-freq = <171430000>;
  qcom,use-sw-aes-cbc-ecb-ctr-algo;
  qcom,use-sw-aes-xts-algo;
  qcom,use-sw-aes-ccm-algo;
  qcom,use-sw-ahash-algo;
  qcom,use-sw-aead-algo;
  qcom,use-sw-hmac-algo;
 };

 qcom_cedev: qcedev@1DE0000{
  compatible = "qcom,qcedev";
  reg = <0x1DE0000 0x20000>,
        <0x1DC4000 0x24000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 206 0>;
  qcom,bam-pipe-pair = <1>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,bam-ee = <0>;
  qcom,msm-bus,name = "qcedev-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 3936000 393600>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  clocks = <&clock_gcc 0x293f97b0>,
    <&clock_gcc 0x293f97b0>,
    <&clock_gcc 0x2eb28c01>,
    <&clock_gcc 0xc174dfba>;
  qcom,ce-opp-freq = <171430000>;
 };

 qcom_rng: qrng@793000 {
  compatible = "qcom,msm-rng";
  reg = <0x793000 0x1000>;
  qcom,msm-rng-iface-clk;
  qcom,no-qrng-config;
  qcom,msm-bus,name = "msm-rng-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 618 0 0>,
   <1 618 0 800>;
  clocks = <&clock_gcc 0x397e7eaa>;
  clock-names = "iface_clk";
 };

 mitigation_profile0: qcom,limit_info-0 {
  qcom,temperature-sensor = <&sensor_information1>;
  qcom,hotplug-mitigation-enable;
 };

 mitigation_profile1: qcom,limit_info-1 {
  qcom,temperature-sensor = <&sensor_information2>;
  qcom,hotplug-mitigation-enable;
 };

 mitigation_profile2: qcom,limit_info-2 {
  qcom,temperature-sensor = <&sensor_information3>;
  qcom,hotplug-mitigation-enable;
 };

 mitigation_profile3: qcom,limit_info-3 {
  qcom,temperature-sensor = <&sensor_information4>;
  qcom,hotplug-mitigation-enable;
 };

 mitigation_profile4: qcom,limit_info-4 {
  qcom,temperature-sensor = <&sensor_information7>;
  qcom,hotplug-mitigation-enable;
 };

 mitigation_profile5: qcom,limit_info-5 {
  qcom,temperature-sensor = <&sensor_information8>;
  qcom,hotplug-mitigation-enable;
 };

 mitigation_profile6: qcom,limit_info-6 {
  qcom,temperature-sensor = <&sensor_information9>;
  qcom,hotplug-mitigation-enable;
 };

 mitigation_profile7: qcom,limit_info-7 {
  qcom,temperature-sensor = <&sensor_information10>;
  qcom,hotplug-mitigation-enable;
 };

 qcom,lmh {
  compatible = "qcom,lmh_v1";
  interrupts = <0 134 4>;
 };

 qcom,msm-thermal {
  compatible = "qcom,msm-thermal";
  qcom,sensor-id = <1>;
  qcom,poll-ms = <200>;
  qcom,therm-reset-temp = <115>;
  qcom,core-limit-temp = <70>;
  qcom,core-temp-hysteresis = <10>;
  qcom,hotplug-temp = <105>;
  qcom,hotplug-temp-hysteresis = <20>;
  qcom,online-hotplug-core;
  qcom,synchronous-cluster-id = <0 1>;
  qcom,synchronous-cluster-map = <0 4 &CPU0 &CPU1 &CPU2 &CPU3>,
      <1 4 &CPU4 &CPU5 &CPU6 &CPU7>;
  clock-names = "osm";
  clocks = <&clock_cpu 0xc554130e>;

  qcom,vdd-restriction-temp = <5>;
  qcom,vdd-restriction-temp-hysteresis = <10>;

  vdd-dig-supply = <&pm8998_s1_floor_level>;
  vdd-gfx-supply = <&gfx_vreg>;

  qcom,vdd-dig-rstr{
   qcom,vdd-rstr-reg = "vdd-dig";
   qcom,levels = <256
     384
     384>;

   qcom,min-level = <0>;

  };

  qcom,vdd-gfx-rstr{
   qcom,vdd-rstr-reg = "vdd-gfx";
   qcom,levels = <5 6 6>;
   qcom,min-level = <1>;
  };

  msm_thermal_freq: qcom,vdd-apps-rstr{
   qcom,vdd-rstr-reg = "vdd-apps";
   qcom,levels = <1248000>;
   qcom,freq-req;
  };
 };

 pcie0: qcom,pcie@01c00000 {
  compatible = "qcom,pci-msm";
  cell-index = <0>;

  reg = <0x1c00000 0x2000>,
        <0x1c06000 0x1000>,
        <0x1b000000 0xf1d>,
        <0x1b000f20 0xa8>,
        <0x1b100000 0x100000>,
        <0x1b200000 0x100000>,
        <0x1b300000 0xd00000>;

  reg-names = "parf", "phy", "dm_core", "elbi",
    "conf", "io", "bars";

  #address-cells = <3>;
  #size-cells = <2>;
  ranges = <0x01000000 0x0 0x1b200000 0x1b200000 0x0 0x100000>,
   <0x02000000 0x0 0x1b300000 0x1b300000 0x0 0xd00000>;
  interrupt-parent = <&pcie0>;
  interrupts = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
    20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
    36 37>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0xffffffff>;
  interrupt-map = <0 0 0 0 &intc 0 0 405 0
    0 0 0 1 &intc 0 0 135 0
    0 0 0 2 &intc 0 0 136 0
    0 0 0 3 &intc 0 0 138 0
    0 0 0 4 &intc 0 0 139 0
    0 0 0 5 &intc 0 0 278 0
    0 0 0 6 &intc 0 0 576 0
    0 0 0 7 &intc 0 0 577 0
    0 0 0 8 &intc 0 0 578 0
    0 0 0 9 &intc 0 0 579 0
    0 0 0 10 &intc 0 0 580 0
    0 0 0 11 &intc 0 0 581 0
    0 0 0 12 &intc 0 0 582 0
    0 0 0 13 &intc 0 0 583 0
    0 0 0 14 &intc 0 0 584 0
    0 0 0 15 &intc 0 0 585 0
    0 0 0 16 &intc 0 0 586 0
    0 0 0 17 &intc 0 0 587 0
    0 0 0 18 &intc 0 0 588 0
    0 0 0 19 &intc 0 0 589 0
    0 0 0 20 &intc 0 0 590 0
    0 0 0 21 &intc 0 0 591 0
    0 0 0 22 &intc 0 0 592 0
    0 0 0 23 &intc 0 0 593 0
    0 0 0 24 &intc 0 0 594 0
    0 0 0 25 &intc 0 0 595 0
    0 0 0 26 &intc 0 0 596 0
    0 0 0 27 &intc 0 0 597 0
    0 0 0 28 &intc 0 0 598 0
    0 0 0 29 &intc 0 0 599 0
    0 0 0 30 &intc 0 0 600 0
    0 0 0 31 &intc 0 0 601 0
    0 0 0 32 &intc 0 0 602 0
    0 0 0 33 &intc 0 0 603 0
    0 0 0 34 &intc 0 0 604 0
    0 0 0 35 &intc 0 0 605 0
    0 0 0 36 &intc 0 0 606 0
    0 0 0 37 &intc 0 0 607 0>;

  interrupt-names = "int_msi", "int_a", "int_b", "int_c",
    "int_d", "int_global_int",
    "msi_0", "msi_1", "msi_2", "msi_3",
    "msi_4", "msi_5", "msi_6", "msi_7",
    "msi_8", "msi_9", "msi_10", "msi_11",
    "msi_12", "msi_13", "msi_14", "msi_15",
    "msi_16", "msi_17", "msi_18", "msi_19",
    "msi_20", "msi_21", "msi_22", "msi_23",
    "msi_24", "msi_25", "msi_26", "msi_27",
    "msi_28", "msi_29", "msi_30", "msi_31";

  qcom,phy-sequence = <0x804 0x01 0x00
     0x034 0x14 0x00
     0x138 0x30 0x00
     0x048 0x0f 0x00
     0x15c 0x06 0x00
     0x090 0x01 0x00
     0x088 0x20 0x00
     0x0f0 0x00 0x00
     0x0f8 0x01 0x00
     0x0f4 0xc9 0x00
     0x11c 0xff 0x00
     0x120 0x3f 0x00
     0x164 0x01 0x00
     0x154 0x00 0x00
     0x148 0x0a 0x00
     0x05C 0x19 0x00
     0x038 0x90 0x00
     0x0b0 0x82 0x00
     0x0c0 0x03 0x00
     0x0bc 0x55 0x00
     0x0b8 0x55 0x00
     0x0a0 0x00 0x00
     0x09c 0x0d 0x00
     0x098 0x04 0x00
     0x13c 0x00 0x00
     0x060 0x08 0x00
     0x068 0x16 0x00
     0x070 0x34 0x00
     0x15c 0x06 0x00
     0x138 0x33 0x00
     0x03c 0x02 0x00
     0x040 0x0e 0x00
     0x080 0x04 0x00
     0x0dc 0x00 0x00
     0x0d8 0x3f 0x00
     0x00c 0x09 0x00
     0x010 0x01 0x00
     0x01c 0x40 0x00
     0x020 0x01 0x00
     0x014 0x02 0x00
     0x018 0x00 0x00
     0x024 0x7e 0x00
     0x028 0x15 0x00
     0x244 0x02 0x00
     0x2a4 0x12 0x00
     0x260 0x10 0x00
     0x28c 0x06 0x00
     0x504 0x03 0x00
     0x500 0x10 0x00
     0x50c 0x14 0x00
     0x4d4 0x0a 0x00
     0x4d8 0x04 0x00
     0x4dc 0x1a 0x00
     0x434 0x4b 0x00
     0x414 0x04 0x00
     0x40c 0x04 0x00
     0x4f8 0x00 0x00
     0x4fc 0x80 0x00
     0x51c 0x40 0x00
     0x444 0x71 0x00
     0x43c 0x40 0x00
     0x854 0x04 0x00
     0x62c 0x52 0x00
     0x9ac 0x00 0x00
     0x8a0 0x01 0x00
     0x9e0 0x00 0x00
     0x9dc 0x20 0x00
     0x9a8 0x00 0x00
     0x8a4 0x01 0x00
     0x8a8 0x73 0x00
     0x9d8 0xaa 0x00
     0x9b0 0x03 0x00
     0x804 0x03 0x00
     0x800 0x00 0x00
     0x808 0x03 0x00>;

  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&pcie0_clkreq_default
   &pcie0_perst_default
   &pcie0_wake_default>;
  pinctrl-1 = <&pcie0_clkreq_default
   &pcie0_perst_default
   &pcie0_wake_sleep>;

  perst-gpio = <&tlmm 35 0>;
  wake-gpio = <&tlmm 37 0>;

  gdsc-vdd-supply = <&gdsc_pcie_0>;
  vreg-1.8-supply = <&pm8998_l2>;
  vreg-0.9-supply = <&pm8998_l1>;
  vreg-cx-supply = <&pm8998_s1_level>;

  qcom,vreg-1.8-voltage-level = <1200000 1200000 24000>;
  qcom,vreg-0.9-voltage-level = <880000 880000 24000>;
  qcom,vreg-cx-voltage-level = <512
      128 0>;

  qcom,l1-supported;
  qcom,l1ss-supported;
  qcom,aux-clk-sync;

  qcom,ep-latency = <10>;

  qcom,boot-option = <0x1>;

  linux,pci-domain = <0>;

  qcom,msi-gicm-addr = <0x17a00040>;
  qcom,msi-gicm-base = <0x260>;

  qcom,pcie-phy-ver = <0x20>;
  qcom,use-19p2mhz-aux-clk;

  iommus = <&anoc1_smmu>;
  qcom,smmu-exist;
  qcom,smmu-sid-base = <0x1480>;

  qcom,msm-bus,name = "pcie0";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <45 512 0 0>,
    <45 512 500 800>;

  clocks = <&clock_gcc 0x4f37621e>,
   <&clock_gcc 0xb867b147>,
   <&clock_gcc 0x3d2e3ece>,
   <&clock_gcc 0x4dd325c3>,
   <&clock_gcc 0x3f85285b>,
   <&clock_gcc 0xd69638a1>,
   <&clock_gcc 0xa2e247fa>;

  clock-names = "pcie_0_pipe_clk", "pcie_0_ref_clk_src",
    "pcie_0_aux_clk", "pcie_0_cfg_ahb_clk",
    "pcie_0_mstr_axi_clk", "pcie_0_slv_axi_clk",
    "pcie_0_ldo";

  max-clock-frequency-hz = <0>, <0>, <19200000>,
     <0>, <0>, <0>, <0>, <0>, <0>,
     <0>, <0>, <0>, <0>, <0>, <0>,
     <0>, <0>;

  resets = <&clock_gcc 11>,
    <&clock_gcc 10>,
    <&clock_gcc 10>;

  reset-names = "pcie_phy_reset",
    "pcie_0_phy_reset",
    "pcie_0_phy_pipe_reset";
 };

 qcom,bcl {
  compatible = "qcom,bcl";
  qcom,bcl-enable;
  qcom,bcl-framework-interface;
  qcom,bcl-freq-control-list = <&CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,bcl-hotplug-list = <>;
  qcom,bcl-soc-hotplug-list = <>;
  qcom,ibat-monitor {
   qcom,low-threshold-uamp = <3400000>;
   qcom,high-threshold-uamp = <4200000>;
   qcom,mitigation-freq-khz = <576000>;
   qcom,vph-high-threshold-uv = <3500000>;
   qcom,vph-low-threshold-uv = <3300000>;
   qcom,soc-low-threshold = <10>;
   qcom,thermal-handle = <&msm_thermal_freq>;
  };
 };

 qcom,ssc@5c00000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x5c00000 0x4000>;
  interrupts = <0 390 1>;

  vdd_cx-supply = <&pm8998_l27_level>;
  vdd_px-supply = <&pm8998_lvs2>;
  qcom,vdd_cx-uV-uA = <384 0>;
  qcom,proxy-reg-names = "vdd_cx", "vdd_px";
  qcom,keep-proxy-regs-on;

  clocks = <&clock_gcc 0x81832015>,
    <&clock_gcc 0xaa681404>;
  clock-names = "xo", "aggre2";
  qcom,proxy-clock-names = "xo", "aggre2";

  qcom,pas-id = <12>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <424>;
  qcom,sysmon-id = <3>;
  qcom,ssctl-instance-id = <0x16>;
  qcom,firmware-name = "slpi";
  status = "ok";
  memory-region = <&pil_slpi_mem>;


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_3_in 0 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_3_in 2 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_3_in 1 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_3_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_3_out 0 0>;
 };

 qcom,venus@cce0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xcce0000 0x4000>;

  vdd-supply = <&gdsc_venus>;
  qcom,proxy-reg-names = "vdd";

  clocks = <&clock_mmss 0x78f14c85>,
    <&clock_mmss 0x49a394f4>,
    <&clock_mmss 0x94334ae9>,
    <&clock_gcc 0xdb4b31e6>,
    <&clock_mmss 0xf3178ba5>,
    <&clock_mmss 0x1785ef88>;
  clock-names = "core_clk", "mnoc_ahb_clk", "iface_clk",
         "noc_axi_clk", "bus_clk", "maxi_clk";
  qcom,proxy-clock-names = "core_clk","mnoc_ahb_clk",
   "iface_clk", "noc_axi_clk", "bus_clk", "maxi_clk";

  qcom,pas-id = <9>;
  qcom,msm-bus,name = "pil-venus";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <63 512 0 0>,
   <63 512 0 304000>;
  qcom,proxy-timeout-ms = <100>;
  qcom,firmware-name = "venus";
  memory-region = <&pil_video_mem>;
  status = "ok";
 };

 wdog: qcom,wdt@17817000 {
  compatible = "qcom,msm-watchdog";
  reg = <0x17817000 0x1000>;
  reg-names = "wdt-base";
  interrupts = <0 3 0>, <0 4 0>;
  qcom,bark-time = <11000>;
  qcom,pet-time = <10000>;
  qcom,ipi-ping;
  qcom,wakeup-enable;
  qcom,scandump-size = <0x40000>;
 };

 qcom,spss@1d00000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x1d0101c 0x4>,
        <0x1d01024 0x4>,
        <0x1d01028 0x4>,
        <0x1d0103c 0x4>,
        <0x1d02030 0x4>;
  reg-names = "sp2soc_irq_status", "sp2soc_irq_clr",
       "sp2soc_irq_mask", "rmb_err", "rmb_err_spare2";
  interrupts = <0 352 1>;

  vdd_cx-supply = <&pm8998_s1_level>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <384 100000>;

  clocks = <&clock_gcc 0x5cd71a61>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";
  qcom,pil-generic-irq-handler;
  status = "ok";

  qcom,pas-id = <14>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,firmware-name = "spss";
  memory-region = <&spss_mem>;
  qcom,spss-scsr-bits = <24 25>;
 };

 qcom,msm-rtb {
  compatible = "qcom,msm-rtb";
  qcom,rtb-size = <0x100000>;
 };

 qcom,mpm2-sleep-counter@10a3000 {
  compatible = "qcom,mpm2-sleep-counter";
  reg = <0x010a3000 0x1000>;
  clock-frequency = <32768>;
 };

 qcom,msm-imem@146bf000 {
  compatible = "qcom,msm-imem";
  reg = <0x146bf000 0x1000>;
  ranges = <0x0 0x146bf000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  mem_dump_table@10 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x10 8>;
  };

  dload_type@1c {
   compatible = "qcom,msm-imem-dload-type";
   reg = <0x1c 4>;
  };

  restart_reason@65c {
   compatible = "qcom,msm-imem-restart_reason";
   reg = <0x65c 4>;
  };

  boot_stats@6b0 {
   compatible = "qcom,msm-imem-boot_stats";
   reg = <0x6b0 32>;
  };

  kaslr_offset@6d0 {
   compatible = "qcom,msm-imem-kaslr_offset";
   reg = <0x6d0 12>;
  };

  pil@94c {
   compatible = "qcom,msm-imem-pil";
   reg = <0x94c 200>;
  };

  diag_dload@c8 {
   compatible = "qcom,msm-imem-diag-dload";
   reg = <0xc8 200>;
  };
 };

 cpu_pmu: cpu-pmu {
  compatible = "arm,armv8-pmuv3";
  qcom,irq-is-percpu;
  interrupts = <1 6 4>;
 };

 cpuss_dump {
  compatible = "qcom,cpuss-dump";
  qcom,l1_i_cache0 {
   qcom,dump-node = <&L1_I_0>;
   qcom,dump-id = <0x60>;
  };
  qcom,l1_i_cache1 {
   qcom,dump-node = <&L1_I_1>;
   qcom,dump-id = <0x61>;
  };
  qcom,l1_i_cache2 {
   qcom,dump-node = <&L1_I_2>;
   qcom,dump-id = <0x62>;
  };
  qcom,l1_i_cache3 {
   qcom,dump-node = <&L1_I_3>;
   qcom,dump-id = <0x63>;
  };
  qcom,l1_i_cache100 {
   qcom,dump-node = <&L1_I_100>;
   qcom,dump-id = <0x64>;
  };
  qcom,l1_i_cache101 {
   qcom,dump-node = <&L1_I_101>;
   qcom,dump-id = <0x65>;
  };
  qcom,l1_i_cache102 {
   qcom,dump-node = <&L1_I_102>;
   qcom,dump-id = <0x66>;
  };
  qcom,l1_i_cache103 {
   qcom,dump-node = <&L1_I_103>;
   qcom,dump-id = <0x67>;
  };
  qcom,l1_d_cache0 {
   qcom,dump-node = <&L1_D_0>;
   qcom,dump-id = <0x80>;
  };
  qcom,l1_d_cache1 {
   qcom,dump-node = <&L1_D_1>;
   qcom,dump-id = <0x81>;
  };
  qcom,l1_d_cache2 {
   qcom,dump-node = <&L1_D_2>;
   qcom,dump-id = <0x82>;
  };
  qcom,l1_d_cache3 {
   qcom,dump-node = <&L1_D_3>;
   qcom,dump-id = <0x83>;
  };
  qcom,l1_d_cache100 {
   qcom,dump-node = <&L1_D_100>;
   qcom,dump-id = <0x84>;
  };
  qcom,l1_d_cache101 {
   qcom,dump-node = <&L1_D_101>;
   qcom,dump-id = <0x85>;
  };
  qcom,l1_d_cache102 {
   qcom,dump-node = <&L1_D_102>;
   qcom,dump-id = <0x86>;
  };
  qcom,l1_d_cache103 {
   qcom,dump-node = <&L1_D_103>;
   qcom,dump-id = <0x87>;
  };
  qcom,l1_tlb_dump0 {
   qcom,dump-node = <&L1_TLB_0>;
   qcom,dump-id = <0x20>;
  };
  qcom,l1_tlb_dump1 {
   qcom,dump-node = <&L1_TLB_1>;
   qcom,dump-id = <0x21>;
  };
  qcom,l1_tlb_dump2 {
   qcom,dump-node = <&L1_TLB_2>;
   qcom,dump-id = <0x22>;
  };
  qcom,l1_tlb_dump3 {
   qcom,dump-node = <&L1_TLB_3>;
   qcom,dump-id = <0x23>;
  };
  qcom,l1_tlb_dump100 {
   qcom,dump-node = <&L1_TLB_100>;
   qcom,dump-id = <0x24>;
  };
  qcom,l1_tlb_dump101 {
   qcom,dump-node = <&L1_TLB_101>;
   qcom,dump-id = <0x25>;
  };
  qcom,l1_tlb_dump102 {
   qcom,dump-node = <&L1_TLB_102>;
   qcom,dump-id = <0x26>;
  };
  qcom,l1_tlb_dump103 {
   qcom,dump-node = <&L1_TLB_103>;
   qcom,dump-id = <0x27>;
  };
 };

 ssc_sensors: qcom,msm-ssc-sensors {
  compatible = "qcom,msm-ssc-sensors";
  status = "ok";
  qcom,firmware-name = "slpi_v1";
 };

 dcc: dcc@10b3000 {
  compatible = "qcom,dcc";
  reg = <0x10b3000 0x1000>,
        <0x10b4000 0x2000>;
  reg-names = "dcc-base", "dcc-ram-base";

  clocks = <&clock_gcc 0xfa14a88c>;
  clock-names = "dcc_clk";
 };

 qcom,msm-core@780000 {
  compatible = "qcom,apss-core-ea";
  reg = <0x780000 0x1000>;
  qcom,low-hyst-temp = <100>;
  qcom,high-hyst-temp = <100>;
  qcom,polling-interval = <50>;

  ea0: ea0 {
   sensor = <&sensor_information1>;
  };

  ea1: ea1 {
   sensor = <&sensor_information2>;
  };

  ea2: ea2 {
   sensor = <&sensor_information3>;
  };

  ea3: ea3 {
   sensor = <&sensor_information4>;
  };

  ea4: ea4 {
   sensor = <&sensor_information7>;
  };

  ea5: ea5 {
   sensor = <&sensor_information8>;
  };

  ea6: ea6 {
   sensor = <&sensor_information9>;
  };

  ea7: ea7 {
   sensor = <&sensor_information10>;
  };

 };

 msm_ath10k_wlan: qcom,msm_ath10k_wlan {
  status = "disabled";
  compatible = "qcom,wcn3990-wifi";
  reg = <0x18800000 0x800000>;
  reg-names = "membase";
  clocks = <&clock_gcc 0xa7c5602a>;
  clock-names = "cxo_ref_clk_pin";
  interrupts =
   <0 413 0 >,
   <0 414 0 >,
   <0 415 0 >,
   <0 416 0 >,
   <0 417 0 >,
   <0 418 0 >,
   <0 420 0 >,
   <0 421 0 >,
   <0 422 0 >,
   <0 423 0 >,
   <0 424 0 >,
   <0 425 0 >;
  vdd-0.8-cx-mx-supply = <&pm8998_l5>;
  vdd-1.8-xo-supply = <&pm8998_l7_pin_ctrl>;
  vdd-1.3-rfa-supply = <&pm8998_l17_pin_ctrl>;
  vdd-3.3-ch0-supply = <&pm8998_l25_pin_ctrl>;
  qcom,vdd-0.8-cx-mx-config = <800000 800000>;
  qcom,vdd-3.3-ch0-config = <3104000 3312000>;
 };

 qcom,icnss@18800000 {
  compatible = "qcom,icnss";
  reg = <0x18800000 0x800000>,
        <0xa0000000 0x10000000>,
        <0xb0000000 0x10000>;
  reg-names = "membase", "smmu_iova_base", "smmu_iova_ipa";
  clocks = <&clock_gcc 0xa7c5602a>;
  clock-names = "cxo_ref_clk_pin";
  iommus = <&anoc2_smmu 0x1900>,
    <&anoc2_smmu 0x1901>;
  interrupts = <0 413 0 >,
        <0 414 0 >,
        <0 415 0 >,
        <0 416 0 >,
        <0 417 0 >,
        <0 418 0 >,
        <0 420 0 >,
        <0 421 0 >,
        <0 422 0 >,
        <0 423 0 >,
        <0 424 0 >,
        <0 425 0 >;
  qcom,wlan-msa-memory = <0x100000>;
  vdd-0.8-cx-mx-supply = <&pm8998_l5>;
  vdd-1.8-xo-supply = <&pm8998_l7_pin_ctrl>;
  vdd-1.3-rfa-supply = <&pm8998_l17_pin_ctrl>;
  vdd-3.3-ch0-supply = <&pm8998_l25_pin_ctrl>;
  qcom,vdd-0.8-cx-mx-config = <800000 800000>;
  qcom,vdd-3.3-ch0-config = <3104000 3312000>;
  qcom,icnss-vadc = <&pm8998_vadc>;
  qcom,icnss-adc_tm = <&pm8998_adc_tm>;
 };

 tspp: msm_tspp@0c1e7000 {
  compatible = "qcom,msm_tspp";
  reg = <0x0c1e7000 0x200>,
        <0x0c1e8000 0x200>,
        <0x0c1e9000 0x1000>,
        <0x0c1c4000 0x23000>;
  reg-names = "MSM_TSIF0_PHYS",
   "MSM_TSIF1_PHYS",
   "MSM_TSPP_PHYS",
   "MSM_TSPP_BAM_PHYS";
  interrupts = <0 121 0>,
   <0 119 0>,
   <0 120 0>,
   <0 122 0>;
  interrupt-names = "TSIF_TSPP_IRQ",
   "TSIF0_IRQ",
   "TSIF1_IRQ",
   "TSIF_BAM_IRQ";

  clock-names = "iface_clk", "ref_clk";
  clocks = <&clock_gcc 0x88d2822c>,
   <&clock_gcc 0x8f1ed2c2>;

  qcom,msm-bus,name = "tsif";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <82 512 0 0>,
    <82 512 12288 24576>;


  pinctrl-names = "disabled",
   "tsif0-mode1", "tsif0-mode2",
   "tsif1-mode1", "tsif1-mode2",
   "dual-tsif-mode1", "dual-tsif-mode2";

  pinctrl-0 = <>;
  pinctrl-1 = <&tsif0_signals_active>;
  pinctrl-2 = <&tsif0_signals_active
   &tsif0_sync_active>;
  pinctrl-3 = <&tsif1_signals_active>;
  pinctrl-4 = <&tsif1_signals_active
   &tsif1_sync_active>;
  pinctrl-5 = <&tsif0_signals_active
   &tsif1_signals_active>;
  pinctrl-6 = <&tsif0_signals_active
   &tsif0_sync_active
   &tsif1_signals_active
   &tsif1_sync_active>;
 };

 wil6210: qcom,wil6210 {
  compatible = "qcom,wil6210";
  qcom,pcie-parent = <&pcie0>;
  qcom,wigig-en = <&tlmm 80 0>;
  qcom,msm-bus,name = "wil6210";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <45 512 0 0>,
   <45 512 600000 800000>;
  qcom,use-ext-supply;
  vdd-supply= <&pm8998_s7>;
  vddio-supply= <&pm8998_s5>;
  qcom,use-ext-clocks;
  clocks = <&clock_gcc 0xb673936b>,
    <&clock_gcc 0x726f53f5>;
  clock-names = "rf_clk3_clk", "rf_clk3_pin_clk";
  qcom,smmu-support;
  qcom,smmu-s1-en;
  qcom,smmu-fast-map;
  qcom,smmu-coherent;
  qcom,smmu-mapping = <0x20000000 0xe0000000>;
  qcom,keep-radio-on-during-sleep;
  status = "disabled";
 };

 qcom,qsee_ipc_irq_bridge {
  compatible = "qcom,qsee-ipc-irq-bridge";

  qcom,qsee-ipc-irq-spss {
   qcom,rx-irq-clr = <0x1d08008 0x4>;
   qcom,rx-irq-clr-mask = <0x1>;
   qcom,dev-name = "qsee_ipc_irq_spss";
   interrupts = <0 349 4>;
   label = "spss";
  };
 };
};

&clock_cpu {
 lmh_dcvs0: qcom,limits-dcvs@0 {
  compatible = "qcom,msm-hw-limits";
  interrupts = <0 37 4>;
 };

 lmh_dcvs1: qcom,limits-dcvs@1 {
  compatible = "qcom,msm-hw-limits";
  interrupts = <0 38 4>;
 };
};

&gdsc_usb30 {
 status = "ok";
};

&gdsc_pcie_0 {
 status = "ok";
};

&gdsc_ufs {
 status = "ok";
};

&gdsc_bimc_smmu {
 clock-names = "bus_clk";
 clocks = <&clock_mmss 0xc365ac39>;
 proxy-supply = <&gdsc_bimc_smmu>;
 qcom,proxy-consumer-enable;
 status = "ok";
};

&gdsc_hlos1_vote_lpass_adsp {
 status = "ok";
};

&gdsc_hlos1_vote_lpass_core {
 status = "ok";
};

&gdsc_venus {
 status = "ok";
};

&gdsc_venus_core0 {
 status = "ok";
 qcom,support-hw-trigger;
};

&gdsc_venus_core1 {
 status = "ok";
 qcom,support-hw-trigger;
};

&gdsc_camss_top {
 status = "ok";
};

&gdsc_vfe0 {
 parent-supply = <&gdsc_camss_top>;
 status = "ok";
};

&gdsc_vfe1 {
 parent-supply = <&gdsc_camss_top>;
 status = "ok";
};

&gdsc_cpp {
 parent-supply = <&gdsc_camss_top>;
 qcom,support-hw-trigger;
 status = "ok";
};

&gdsc_mdss {
 proxy-supply = <&gdsc_mdss>;
 qcom,proxy-consumer-enable;
 status = "ok";
};

&gdsc_gpu_gx {
 clock-names = "core_root_clk";
 clocks = <&clock_gfx 0x917f76ef>;
 qcom,force-enable-root-clk;
 parent-supply = <&gfx_vreg>;
 status = "ok";
};

&gdsc_gpu_cx {
 status = "ok";
};


# 1 "../arch/arm64/boot/dts/qcom/msm-pm8998.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm-pm8998.dtsi"
# 1 "../arch/arm64/boot/dts/include/dt-bindings/spmi/spmi.h" 1
# 14 "../arch/arm64/boot/dts/qcom/msm-pm8998.dtsi" 2

# 1 "../arch/arm64/boot/dts/include/dt-bindings/msm/power-on.h" 1
# 16 "../arch/arm64/boot/dts/qcom/msm-pm8998.dtsi" 2

&spmi_bus {
 qcom,pm8998@0 {
  compatible ="qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <2>;
  #size-cells = <0>;

  pm8998_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   interrupts = <0x0 0x8 0x0 0>,
         <0x0 0x8 0x1 0>,
         <0x0 0x8 0x4 0>,
         <0x0 0x8 0x5 0>;
   interrupt-names = "kpdpwr", "resin",
     "resin-bark", "kpdpwr-resin-bark";
   qcom,pon-dbc-delay = <15625>;
   qcom,system-reset;
   qcom,store-hard-reset-reason;

   qcom,pon_1 {
    qcom,pon-type = <0>;
    qcom,pull-up = <1>;
    linux,code = <116>;
    qcom,support-reset = <1>;
    qcom,s1-timer = <10256>;
    qcom,s2-timer = <2000>;
    qcom,s2-type = <7>;
   };

   qcom,pon_2 {
    qcom,pon-type = <1>;
    qcom,pull-up = <1>;
    linux,code = <114>;
   };

   qcom,pon_3 {
    qcom,pon-type = <3>;
    qcom,support-reset = <1>;
    qcom,pull-up = <1>;
    qcom,s1-timer = <6720>;
    qcom,s2-timer = <2000>;
    qcom,s2-type = <0x08>;
    qcom,use-bark;
   };
  };

  qcom,temp-alarm@2400 {
   compatible = "qcom,qpnp-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x0 0x24 0x0 1>;
   label = "pm8998_tz";
   qcom,channel-num = <6>;
   qcom,temp_alarm-vadc = <&pm8998_vadc>;
  };

  pm8998_gpios: gpios {
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8998-gpio";

   gpio@c000 {
    reg = <0xc000 0x100>;
    qcom,pin-num = <1>;
    status = "disabled";
   };

   gpio@c100 {
    reg = <0xc100 0x100>;
    qcom,pin-num = <2>;
    status = "disabled";
   };

   gpio@c200 {
    reg = <0xc200 0x100>;
    qcom,pin-num = <3>;
    status = "disabled";
   };

   gpio@c300 {
    reg = <0xc300 0x100>;
    qcom,pin-num = <4>;
    status = "disabled";
   };

   gpio@c400 {
    reg = <0xc400 0x100>;
    qcom,pin-num = <5>;
    status = "disabled";
   };

   gpio@c500 {
    reg = <0xc500 0x100>;
    qcom,pin-num = <6>;
    status = "disabled";
   };

   gpio@c600 {
    reg = <0xc600 0x100>;
    qcom,pin-num = <7>;
    status = "disabled";
   };

   gpio@c700 {
    reg = <0xc700 0x100>;
    qcom,pin-num = <8>;
    status = "disabled";
   };

   gpio@c800 {
    reg = <0xc800 0x100>;
    qcom,pin-num = <9>;
    status = "disabled";
   };

   gpio@c900 {
    reg = <0xc900 0x100>;
    qcom,pin-num = <10>;
    status = "disabled";
   };

   gpio@ca00 {
    reg = <0xca00 0x100>;
    qcom,pin-num = <11>;
    status = "disabled";
   };

   gpio@cb00 {
    reg = <0xcb00 0x100>;
    qcom,pin-num = <12>;
    status = "disabled";
   };

   gpio@cc00 {
    reg = <0xcc00 0x100>;
    qcom,pin-num = <13>;
    status = "disabled";
   };

   gpio@cd00 {
    reg = <0xcd00 0x100>;
    qcom,pin-num = <14>;
    status = "disabled";
   };

   gpio@ce00 {
    reg = <0xce00 0x100>;
    qcom,pin-num = <15>;
    status = "disabled";
   };

   gpio@cf00 {
    reg = <0xcf00 0x100>;
    qcom,pin-num = <16>;
    status = "disabled";
   };

   gpio@d000 {
    reg = <0xd000 0x100>;
    qcom,pin-num = <17>;
    status = "disabled";
   };

   gpio@d100 {
    reg = <0xd100 0x100>;
    qcom,pin-num = <18>;
    status = "disabled";
   };

   gpio@d200 {
    reg = <0xd200 0x100>;
    qcom,pin-num = <19>;
    status = "disabled";
   };

   gpio@d300 {
    reg = <0xd300 0x100>;
    qcom,pin-num = <20>;
    status = "disabled";
   };

   gpio@d400 {
    reg = <0xd400 0x100>;
    qcom,pin-num = <21>;
    status = "disabled";
   };

   gpio@d500 {
    reg = <0xd500 0x100>;
    qcom,pin-num = <22>;
    status = "disabled";
   };

   gpio@d600 {
    reg = <0xd600 0x100>;
    qcom,pin-num = <23>;
    status = "disabled";
   };

   gpio@d700 {
    reg = <0xd700 0x100>;
    qcom,pin-num = <24>;
    status = "disabled";
   };

   gpio@d800 {
    reg = <0xd800 0x100>;
    qcom,pin-num = <25>;
    status = "disabled";
   };

   gpio@d900 {
    reg = <0xd900 0x100>;
    qcom,pin-num = <26>;
    status = "disabled";
   };
  };

  pm8998_coincell: qcom,coincell@2800 {
   compatible = "qcom,qpnp-coincell";
   reg = <0x2800 0x100>;
  };

  pm8998_rtc: qcom,pm8998_rtc {
   compatible = "qcom,qpnp-rtc";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,qpnp-rtc-write = <0>;
   qcom,qpnp-rtc-alarm-pwrup = <0>;

   qcom,pm8998_rtc_rw@6000 {
    reg = <0x6000 0x100>;
   };
   qcom,pm8998_rtc_alarm@6100 {
    reg = <0x6100 0x100>;
    interrupts = <0x0 0x61 0x1 0>;
   };
  };

  pm8998_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc-hc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0 1>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1875>;

   chan@6 {
    label = "die_temp";
    reg = <6>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <3>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
    qcom,cal-val = <0>;
   };

   chan@0 {
    label = "ref_gnd";
    reg = <0>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
    qcom,cal-val = <0>;
   };

   chan@1 {
    label = "ref_1250v";
    reg = <1>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
    qcom,cal-val = <0>;
   };
  };

  pm8998_adc_tm: vadc@3400 {
   compatible = "qcom,qpnp-adc-tm-hc";
   reg = <0x3400 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x34 0x0 1>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1875>;
   qcom,adc_tm-vadc = <&pm8998_vadc>;
   qcom,decimation = <0>;
   qcom,fast-avg-setup = <0>;
  };
 };

 qcom,pm8998@1 {
  compatible ="qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <2>;
  #size-cells = <0>;
 };
};
# 3495 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-pmi8998.dtsi" 1
# 16 "../arch/arm64/boot/dts/qcom/msm-pmi8998.dtsi"
&spmi_bus {
 qcom,pmi8998@2 {
  compatible = "qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <2>;
  #size-cells = <0>;

  pmi8998_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
   qcom,fab-id-valid;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
  };

  pmi8998_misc: qcom,misc@900 {
   compatible = "qcom,qpnp-misc";
   reg = <0x900 0x100>;
  };

  qcom,temp-alarm@2400 {
   compatible = "qcom,qpnp-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x2 0x24 0x0 1>;
   label = "pmi8998_tz";
  };

  pmi8998_gpios: gpios {
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pmi8998-gpio";

   gpio@c000 {
    reg = <0xc000 0x100>;
    qcom,pin-num = <1>;
    status = "disabled";
   };

   gpio@c100 {
    reg = <0xc100 0x100>;
    qcom,pin-num = <2>;
    status = "disabled";
   };

   gpio@c200 {
    reg = <0xc200 0x100>;
    qcom,pin-num = <3>;
    status = "disabled";
   };

   gpio@c300 {
    reg = <0xc300 0x100>;
    qcom,pin-num = <4>;
    status = "disabled";
   };

   gpio@c400 {
    reg = <0xc400 0x100>;
    qcom,pin-num = <5>;
    status = "disabled";
   };

   gpio@c500 {
    reg = <0xc500 0x100>;
    qcom,pin-num = <6>;
    status = "disabled";
   };

   gpio@c600 {
    reg = <0xc600 0x100>;
    qcom,pin-num = <7>;
    status = "disabled";
   };

   gpio@c700 {
    reg = <0xc700 0x100>;
    qcom,pin-num = <8>;
    status = "disabled";
   };

   gpio@c800 {
    reg = <0xc800 0x100>;
    qcom,pin-num = <9>;
    status = "disabled";
   };

   gpio@c900 {
    reg = <0xc900 0x100>;
    qcom,pin-num = <10>;
    status = "disabled";
   };

   gpio@ca00 {
    reg = <0xca00 0x100>;
    qcom,pin-num = <11>;
    status = "disabled";
   };

   gpio@cb00 {
    reg = <0xcb00 0x100>;
    qcom,pin-num = <12>;
    status = "disabled";
   };

   gpio@cc00 {
    reg = <0xcc00 0x100>;
    qcom,pin-num = <13>;
    status = "disabled";
   };

   gpio@cd00 {
    reg = <0xcd00 0x100>;
    qcom,pin-num = <14>;
    status = "disabled";
   };
  };

  qcom,qpnp-qnovo@1500 {
   compatible = "qcom,qpnp-qnovo";
   reg = <0x1500 0x100>;
   interrupts = <0x2 0x15 0x0 0>;
   interrupt-names = "ptrain-done";
   qcom,pmic-revid = <&pmi8998_revid>;
  };

  pmi8998_charger: qcom,qpnp-smb2 {
   compatible = "qcom,qpnp-smb2";
   #address-cells = <1>;
   #size-cells = <1>;

   qcom,pmic-revid = <&pmi8998_revid>;

   io-channels = <&pmi8998_rradc 8>,
          <&pmi8998_rradc 10>,
          <&pmi8998_rradc 3>,
          <&pmi8998_rradc 4>;
   io-channel-names = "charger_temp",
        "charger_temp_max",
        "usbin_i",
        "usbin_v";

   qcom,boost-threshold-ua = <100000>;
   qcom,wipower-max-uw = <5000000>;
   dpdm-supply = <&qusb_phy0>;

   qcom,thermal-mitigation
     = <3000000 1500000 1000000 500000>;

   qcom,chgr@1000 {
    reg = <0x1000 0x100>;
    interrupts =
     <0x2 0x10 0x0 1>,
     <0x2 0x10 0x1 1>,
     <0x2 0x10 0x2 1>,
     <0x2 0x10 0x3 1>,
     <0x2 0x10 0x4 1>;

    interrupt-names = "chg-error",
        "chg-state-change",
        "step-chg-state-change",
        "step-chg-soc-update-fail",
        "step-chg-soc-update-request";
   };

   qcom,otg@1100 {
    reg = <0x1100 0x100>;
    interrupts = <0x2 0x11 0x0 (2 | 1)>,
          <0x2 0x11 0x1 (2 | 1)>,
          <0x2 0x11 0x2 (2 | 1)>,
          <0x2 0x11 0x3 (2 | 1)>;

    interrupt-names = "otg-fail",
        "otg-overcurrent",
        "otg-oc-dis-sw-sts",
        "testmode-change-detect";
   };

   qcom,bat-if@1200 {
    reg = <0x1200 0x100>;
    interrupts =
     <0x2 0x12 0x0 1>,
     <0x2 0x12 0x1 (2 | 1)>,
     <0x2 0x12 0x2 (2 | 1)>,
     <0x2 0x12 0x3 (2 | 1)>,
     <0x2 0x12 0x4 (2 | 1)>,
     <0x2 0x12 0x5 (2 | 1)>;

    interrupt-names = "bat-temp",
        "bat-ocp",
        "bat-ov",
        "bat-low",
        "bat-therm-or-id-missing",
        "bat-terminal-missing";
   };

   qcom,usb-chgpth@1300 {
    reg = <0x1300 0x100>;
    interrupts =
     <0x2 0x13 0x0 (2 | 1)>,
     <0x2 0x13 0x1 (2 | 1)>,
     <0x2 0x13 0x2 (2 | 1)>,
     <0x2 0x13 0x3 (2 | 1)>,
     <0x2 0x13 0x4 (2 | 1)>,
     <0x2 0x13 0x5 1>,
     <0x2 0x13 0x6 1>,
     <0x2 0x13 0x7 1>;

    interrupt-names = "usbin-collapse",
        "usbin-lt-3p6v",
        "usbin-uv",
        "usbin-ov",
        "usbin-plugin",
        "usbin-src-change",
        "usbin-icl-change",
        "type-c-change";
   };

   qcom,dc-chgpth@1400 {
    reg = <0x1400 0x100>;
    interrupts =
     <0x2 0x14 0x0 (2 | 1)>,
     <0x2 0x14 0x1 (2 | 1)>,
     <0x2 0x14 0x2 (2 | 1)>,
     <0x2 0x14 0x3 (2 | 1)>,
     <0x2 0x14 0x4 (2 | 1)>,
     <0x2 0x14 0x5 (2 | 1)>,
     <0x2 0x14 0x6 1>;

    interrupt-names = "dcin-collapse",
        "dcin-lt-3p6v",
        "dcin-uv",
        "dcin-ov",
        "dcin-plugin",
        "div2-en-dg",
        "dcin-icl-change";
   };

   qcom,chgr-misc@1600 {
    reg = <0x1600 0x100>;
    interrupts =
     <0x2 0x16 0x0 1>,
     <0x2 0x16 0x1 1>,
     <0x2 0x16 0x2 (2 | 1)>,
     <0x2 0x16 0x3 (2 | 1)>,
     <0x2 0x16 0x4 (2 | 1)>,
     <0x2 0x16 0x5 (2 | 1)>,
     <0x2 0x16 0x6 2>,
     <0x2 0x16 0x7 (2 | 1)>;

    interrupt-names = "wdog-snarl",
        "wdog-bark",
        "aicl-fail",
        "aicl-done",
        "high-duty-cycle",
        "input-current-limiting",
        "temperature-change",
        "switcher-power-ok";
   };
  };

  pmi8998_pdphy: qcom,usb-pdphy@1700 {
   compatible = "qcom,qpnp-pdphy";
   reg = <0x1700 0x100>;
   vdd-pdphy-supply = <&pm8998_l24>;
   vbus-supply = <&smb2_vbus>;
   vconn-supply = <&smb2_vconn>;
   interrupts = <0x2 0x17 0x0 1>,
         <0x2 0x17 0x1 1>,
         <0x2 0x17 0x2 1>,
         <0x2 0x17 0x3 1>,
         <0x2 0x17 0x4 1>,
         <0x2 0x17 0x5 1>,
         <0x2 0x17 0x6 1>;

   interrupt-names = "sig-tx",
       "sig-rx",
       "msg-tx",
       "msg-rx",
       "msg-tx-failed",
       "msg-tx-discarded",
       "msg-rx-discarded";

   qcom,default-sink-caps = <5000 3000>,
       <9000 3000>,
       <12000 2250>;
  };

  bcl@4200 {
   compatible = "qcom,msm-bcl-lmh";
   reg = <0x4200 0xff>,
    <0x4300 0xff>;
   reg-names = "fg_user_adc",
     "fg_lmh";
   interrupts = <0x2 0x42 0x0 0>,
     <0x2 0x42 0x2 0>;
   interrupt-names = "bcl-high-ibat-int",
     "bcl-low-vbat-int";
   qcom,vbat-polling-delay-ms = <100>;
   qcom,ibat-polling-delay-ms = <100>;
  };

  pmi8998_rradc: rradc@4500 {
   compatible = "qcom,rradc";
   reg = <0x4500 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;
   qcom,pmic-revid = <&pmi8998_revid>;
  };

  pmi8998_fg: qpnp,fg {
   compatible = "qcom,fg-gen3";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,pmic-revid = <&pmi8998_revid>;
   io-channels = <&pmi8998_rradc 0>;
   io-channel-names = "rradc_batt_id";
   qcom,rradc-base = <0x4500>;
   qcom,fg-esr-timer-awake = <96 96>;
   qcom,fg-esr-timer-asleep = <256 256>;
   qcom,fg-esr-timer-charging = <0 96>;
   qcom,cycle-counter-en;
   status = "okay";
   qcom,fg-sys-term-current = <190>;
   qcom,fg-chg-term-current = <180>;
   qcom,fg-batt-soc@4000 {
    status = "okay";
    reg = <0x4000 0x100>;
    interrupts = <0x2 0x40 0x0 (2 | 1)>,
          <0x2 0x40 0x1 (2 | 1)>,
          <0x2 0x40 0x2
       1>,
          <0x2 0x40 0x3
       1>,
          <0x2 0x40 0x4 (2 | 1)>,
          <0x2 0x40 0x5
       1>,
          <0x2 0x40 0x6 (2 | 1)>,
          <0x2 0x40 0x7 (2 | 1)>;
    interrupt-names = "soc-update",
        "soc-ready",
        "bsoc-delta",
        "msoc-delta",
        "msoc-low",
        "msoc-empty",
        "msoc-high",
        "msoc-full";
   };

   qcom,fg-batt-info@4100 {
    status = "okay";
    reg = <0x4100 0x100>;
    interrupts = <0x2 0x41 0x0 (2 | 1)>,
          <0x2 0x41 0x1 (2 | 1)>,
          <0x2 0x41 0x2 (2 | 1)>,
          <0x2 0x41 0x3 (2 | 1)>,
          <0x2 0x41 0x6 (2 | 1)>;
    interrupt-names = "vbatt-pred-delta",
        "vbatt-low",
        "esr-delta",
        "batt-missing",
        "batt-temp-delta";
   };

   qcom,fg-memif@4400 {
    status = "okay";
    reg = <0x4400 0x100>;
    interrupts = <0x2 0x44 0x0 (2 | 1)>,
          <0x2 0x44 0x1 (2 | 1)>,
          <0x2 0x44 0x2 (2 | 1)>;
    interrupt-names = "ima-rdy",
        "mem-xcp",
        "dma-grant";
   };
  };
 };

 qcom,pmi8998@3 {
  compatible ="qcom,spmi-pmic";
  reg = <0x3 0>;
  #address-cells = <2>;
  #size-cells = <0>;

  pmi8998_pwm_1: pwm@b100 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb100 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base",
     "qpnp-lpg-lut-base";
   qcom,lpg-lut-size = <0x7e>;
   qcom,channel-id = <1>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <0>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pmi8998_pwm_2: pwm@b200 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb200 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base",
      "qpnp-lpg-lut-base";
   qcom,lpg-lut-size = <0x7e>;
   qcom,channel-id = <2>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <1>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pmi8998_pwm_3: pwm@b300 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb300 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base",
      "qpnp-lpg-lut-base";
   qcom,lpg-lut-size = <0x7e>;
   qcom,channel-id = <3>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <2>;
   #pwm-cells = <2>;
  };

  pmi8998_pwm_4: pwm@b400 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb400 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base",
      "qpnp-lpg-lut-base";
   qcom,lpg-lut-size = <0x7e>;
   qcom,channel-id = <4>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <3>;
   #pwm-cells = <2>;
  };

  pmi8998_pwm_5: pwm@b500 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb500 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base",
      "qpnp-lpg-lut-base";
   qcom,lpg-lut-size = <0x7e>;
   qcom,channel-id = <5>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <4>;
   #pwm-cells = <2>;
  };

  pmi8998_pwm_6: pwm@b600 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb600 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base",
      "qpnp-lpg-lut-base";
   qcom,lpg-lut-size = <0x7e>;
   qcom,channel-id = <6>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <5>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  qcom,leds@d000 {
   compatible = "qcom,leds-qpnp";
   reg = <0xd000 0x100>;
   label = "rgb";
   status = "okay";

   red_led: qcom,rgb_0 {
    label = "rgb";
    qcom,id = <3>;
    qcom,mode = "pwm";
    pwms = <&pmi8998_pwm_5 0 0>;
    qcom,pwm-us = <1000>;
    qcom,max-current = <12>;
    qcom,default-state = "off";
    linux,name = "red";
    linux,default-trigger =
     "battery-charging";
   };

   green_led: qcom,rgb_1 {
    label = "rgb";
    qcom,id = <4>;
    qcom,mode = "pwm";
    pwms = <&pmi8998_pwm_4 0 0>;
    qcom,pwm-us = <1000>;
    qcom,max-current = <12>;
    qcom,default-state = "off";
    linux,name = "green";
    linux,default-trigger = "battery-full";
   };

   blue_led: qcom,rgb_2 {
    label = "rgb";
    qcom,id = <5>;
    qcom,mode = "pwm";
    pwms = <&pmi8998_pwm_3 0 0>;
    qcom,pwm-us = <1000>;
    qcom,max-current = <12>;
    qcom,default-state = "off";
    linux,name = "blue";
    linux,default-trigger = "boot-indication";
   };
  };

  labibb: qpnp-labibb-regulator {
   compatible = "qcom,qpnp-labibb-regulator";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,pmic-revid = <&pmi8998_revid>;
   status = "disabled";

   ibb_regulator: qcom,ibb@dc00 {
    reg = <0xdc00 0x100>;
    reg-names = "ibb_reg";
    regulator-name = "ibb_reg";

    regulator-min-microvolt = <4600000>;
    regulator-max-microvolt = <6000000>;

    interrupts = <0x3 0xdc 0x2
      1>;
    interrupt-names = "ibb-sc-err";

    qcom,qpnp-ibb-min-voltage = <1400000>;
    qcom,qpnp-ibb-step-size = <100000>;
    qcom,qpnp-ibb-slew-rate = <2000000>;
    qcom,qpnp-ibb-use-default-voltage;
    qcom,qpnp-ibb-init-voltage = <5500000>;
    qcom,qpnp-ibb-init-amoled-voltage = <4000000>;
    qcom,qpnp-ibb-init-lcd-voltage = <5500000>;

    qcom,qpnp-ibb-soft-start = <1000>;

    qcom,qpnp-ibb-lab-pwrup-delay = <8000>;
    qcom,qpnp-ibb-lab-pwrdn-delay = <8000>;
    qcom,qpnp-ibb-en-discharge;

    qcom,qpnp-ibb-full-pull-down;
    qcom,qpnp-ibb-pull-down-enable;
    qcom,qpnp-ibb-switching-clock-frequency =
         <1480>;
    qcom,qpnp-ibb-limit-maximum-current = <1550>;
    qcom,qpnp-ibb-debounce-cycle = <16>;
    qcom,qpnp-ibb-limit-max-current-enable;
    qcom,qpnp-ibb-ps-enable;
   };

   lab_regulator: qcom,lab@de00 {
    reg = <0xde00 0x100>;
    reg-names = "lab";
    regulator-name = "lab_reg";

    regulator-min-microvolt = <4600000>;
    regulator-max-microvolt = <6000000>;

    interrupts = <0x3 0xde 0x0
      1>,
          <0x3 0xde 0x1
      1>;
    interrupt-names = "lab-vreg-ok", "lab-sc-err";

    qcom,qpnp-lab-min-voltage = <4600000>;
    qcom,qpnp-lab-step-size = <100000>;
    qcom,qpnp-lab-slew-rate = <5000>;
    qcom,qpnp-lab-use-default-voltage;
    qcom,qpnp-lab-init-voltage = <5500000>;
    qcom,qpnp-lab-init-amoled-voltage = <4600000>;
    qcom,qpnp-lab-init-lcd-voltage = <5500000>;

    qcom,qpnp-lab-soft-start = <800>;

    qcom,qpnp-lab-full-pull-down;
    qcom,qpnp-lab-pull-down-enable;
    qcom,qpnp-lab-switching-clock-frequency =
         <1600>;
    qcom,qpnp-lab-limit-maximum-current = <1600>;
    qcom,qpnp-lab-limit-max-current-enable;
    qcom,qpnp-lab-ps-threshold = <70>;
    qcom,qpnp-lab-ps-enable;
    qcom,qpnp-lab-nfet-size = <100>;
    qcom,qpnp-lab-pfet-size = <100>;
    qcom,qpnp-lab-max-precharge-time = <500>;
   };
  };

  pmi8998_wled: qcom,leds@d800 {
   compatible = "qcom,qpnp-wled";
   reg = <0xd800 0x100>,
    <0xd900 0x100>;
   reg-names = "qpnp-wled-ctrl-base",
     "qpnp-wled-sink-base";
   interrupts = <0x3 0xd8 0x1 1>,
     <0x3 0xd8 0x2 1>;
   interrupt-names = "ovp-irq", "sc-irq";
   linux,name = "wled";
   linux,default-trigger = "bkl-trigger";
   qcom,fdbk-output = "auto";
   qcom,vref-uv = <127500>;
   qcom,switch-freq-khz = <800>;
   qcom,ovp-mv = <29600>;
   qcom,ilim-ma = <970>;
   qcom,boost-duty-ns = <26>;
   qcom,mod-freq-khz = <9600>;
   qcom,dim-mode = "hybrid";
   qcom,hyb-thres = <625>;
   qcom,sync-dly-us = <800>;
   qcom,fs-curr-ua = <25000>;
   qcom,cons-sync-write-delay-us = <1000>;
   qcom,led-strings-list = [00 01 02 03];
   qcom,en-ext-pfet-sc-pro;
   qcom,pmic-revid = <&pmi8998_revid>;
   qcom,loop-auto-gm-en;
   qcom,auto-calibration-enable;
   status = "okay";
  };

  pmi8998_haptics: qcom,haptic@c000 {
   status = "disabled";
   compatible = "qcom,qpnp-haptic";
   reg = <0xc000 0x100>;
   interrupts = <0x3 0xc0 0x0 (2 | 1)>,
         <0x3 0xc0 0x1 (2 | 1)>;
   interrupt-names = "sc-irq", "play-irq";
   qcom,pmic-revid = <&pmi8998_revid>;
   qcom,pmic-misc = <&pmi8998_misc>;
   qcom,misc-clk-trim-error-reg = <0xf3>;
   qcom,actuator-type = "lra";
   qcom,play-mode = "direct";
   qcom,vmax-mv = <3200>;
   qcom,ilim-ma = <800>;
   qcom,wave-shape = "square";
   qcom,wave-play-rate-us = <6667>;
   qcom,int-pwm-freq-khz = <505>;
   qcom,sc-deb-cycles = <8>;
   qcom,en-brake;
   qcom,brake-pattern = [03 03 00 00];
   qcom,lra-high-z = "opt1";
   qcom,lra-auto-res-mode = "qwd";
   qcom,lra-res-cal-period = <4>;
   qcom,correct-lra-drive-freq;
  };

  flash_led: qcom,leds@d300 {
   compatible = "qcom,qpnp-flash-led-v2";
   status = "okay";
   reg = <0xd300 0x100>;
   label = "flash";
   interrupts = <0x3 0xd3 0x0 1>,
     <0x3 0xd3 0x3 1>,
     <0x3 0xd3 0x4 1>;
   interrupt-names = "led-fault-irq",
     "all-ramp-down-done-irq",
     "all-ramp-up-done-irq";
   qcom,hdrm-auto-mode;
   qcom,short-circuit-det;
   qcom,open-circuit-det;
   qcom,vph-droop-det;
   qcom,thermal-derate-en;
   qcom,thermal-derate-current = <200 500 1000>;
   qcom,isc-delay = <192>;
   qcom,pmic-revid = <&pmi8998_revid>;

   pmi8998_flash0: qcom,flash_0 {
    label = "flash";
    qcom,led-name = "led:flash_0";
    qcom,max-current = <1500>;
    qcom,default-led-trigger = "flash0_trigger";
    qcom,id = <0>;
    qcom,current-ma = <1000>;
    qcom,duration-ms = <1280>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <325>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pmi8998_flash1: qcom,flash_1 {
    label = "flash";
    qcom,led-name = "led:flash_1";
    qcom,max-current = <1500>;
    qcom,default-led-trigger = "flash1_trigger";
    qcom,id = <1>;
    qcom,current-ma = <1000>;
    qcom,duration-ms = <1280>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <325>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pmi8998_flash2: qcom,flash_2 {
    label = "flash";
    qcom,led-name = "led:flash_2";
    qcom,max-current = <750>;
    qcom,default-led-trigger = "flash2_trigger";
    qcom,id = <2>;
    qcom,current-ma = <500>;
    qcom,duration-ms = <1280>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <325>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pmi8998_torch0: qcom,torch_0 {
    label = "torch";
    qcom,led-name = "led:torch_0";
    qcom,max-current = <500>;
    qcom,default-led-trigger = "torch0_trigger";
    qcom,id = <0>;
    qcom,current-ma = <300>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <325>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pmi8998_torch1: qcom,torch_1 {
    label = "torch";
    qcom,led-name = "led:torch_1";
    qcom,max-current = <500>;
    qcom,default-led-trigger = "torch1_trigger";
    qcom,id = <1>;
    qcom,current-ma = <300>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <325>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pmi8998_torch2: qcom,torch_2 {
    label = "torch";
    qcom,led-name = "led:torch_2";
    qcom,max-current = <500>;
    qcom,default-led-trigger = "torch2_trigger";
    qcom,id = <2>;
    qcom,current-ma = <300>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <325>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pmi8998_switch0: qcom,led_switch_0 {
    label = "switch";
    qcom,led-name = "led:switch_0";
    qcom,led-mask = <3>;
    qcom,default-led-trigger = "switch0_trigger";
   };

   pmi8998_switch1: qcom,led_switch_1 {
    label = "switch";
    qcom,led-name = "led:switch_1";
    qcom,led-mask = <4>;
    qcom,default-led-trigger = "switch1_trigger";
   };
  };
 };
};
# 3496 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-pm8005.dtsi" 1
# 16 "../arch/arm64/boot/dts/qcom/msm-pm8005.dtsi"
&spmi_bus {
 qcom,pm8005@4 {
  compatible = "qcom,spmi-pmic";
  reg = <0x4 0>;
  #address-cells = <2>;
  #size-cells = <0>;

  pm8005_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  qcom,temp-alarm@2400 {
   compatible = "qcom,qpnp-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x4 0x24 0x0 1>;
   label = "pm8005_tz";
  };

  pm8005_gpios: gpios {
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8005-gpio";
   status = "disabled";

   gpio@c000 {
    reg = <0xc000 0x100>;
    qcom,pin-num = <1>;
    status = "disabled";
   };

   gpio@c100 {
    reg = <0xc100 0x100>;
    qcom,pin-num = <2>;
    status = "disabled";
   };

   gpio@c200 {
    reg = <0xc200 0x100>;
    qcom,pin-num = <3>;
    status = "disabled";
   };

   gpio@c300 {
    reg = <0xc300 0x100>;
    qcom,pin-num = <4>;
    status = "disabled";
   };
  };
 };

 qcom,pm8005@5 {
  compatible ="qcom,spmi-pmic";
  reg = <0x5 0>;
  #address-cells = <2>;
  #size-cells = <0>;

  regulator@1400 {
   compatible = "qcom,qpnp-regulator";
   reg = <0x1400 0x100>;
   regulator-name = "pm8005_s1";
   status = "disabled";
  };

  regulator@1700 {
   compatible = "qcom,qpnp-regulator";
   reg = <0x1700 0x100>;
   regulator-name = "pm8005_s2";
   status = "disabled";
  };

  regulator@1a00 {
   compatible = "qcom,qpnp-regulator";
   reg = <0x1a00 0x100>;
   regulator-name = "pm8005_s3";
   status = "disabled";
  };

  regulator@1d00 {
   compatible = "qcom,qpnp-regulator";
   reg = <0x1d00 0x100>;
   regulator-name = "pm8005_s4";
   status = "disabled";
  };
 };
};
# 3497 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-pm8998-rpm-regulator.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm-pm8998-rpm-regulator.dtsi"
&rpm_bus {

 rpm-regulator-smpa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "rwcx";
  qcom,resource-id = <0>;
  qcom,regulator-type = <1>;
  status = "disabled";

  regulator-s1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_s1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <1>;
  status = "disabled";

  regulator-s2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_s2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <1>;
  status = "disabled";

  regulator-s3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_s3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <1>;
  status = "disabled";

  regulator-s4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_s4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <1>;
  status = "disabled";

  regulator-s5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_s5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <1>;
  status = "disabled";

  regulator-s7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_s7";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <1>;
  status = "disabled";

  regulator-s8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_s8";
   qcom,set = <3>;
   status = "disabled";
  };
 };


 rpm-regulator-smpa9 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "rwmx";
  qcom,resource-id = <0>;
  qcom,regulator-type = <1>;
  status = "disabled";

  regulator-s9 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_s9";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "rwsm";
  qcom,resource-id = <0>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l7";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa9 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <9>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l9 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l9";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa10 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <10>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l10 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l10";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa11 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <11>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l11 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l11";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa12 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <12>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l12 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l12";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa13 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <13>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l13 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l13";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa14 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <14>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l14 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l14";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa15 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <15>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l15 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l15";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa16 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <16>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l16 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l16";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa17 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <17>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l17 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l17";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa18 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <18>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l18 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l18";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa19 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <19>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l19 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l19";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa20 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <20>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l20 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l20";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa21 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <21>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l21 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l21";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa22 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <22>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l22 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l22";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa23 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <23>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l23 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l23";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa24 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <24>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l24 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l24";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa25 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <25>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l25 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l25";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa26 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <26>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l26 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l26";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa27 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "rwsc";
  qcom,resource-id = <0>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l27 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l27";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa28 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <28>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l28 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l28";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-vsa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "vsa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <2>;
  status = "disabled";

  regulator-lvs1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_lvs1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-vsa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "vsa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <2>;
  status = "disabled";

  regulator-lvs2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_lvs2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-bobb {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "bobb";
  qcom,resource-id = <1>;
  qcom,regulator-type = <4>;
  status = "disabled";

  regulator-bob {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_bob";
   qcom,set = <3>;
   status = "disabled";
  };
 };
};
# 3498 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8998-regulator.dtsi" 1
# 16 "../arch/arm64/boot/dts/qcom/msm8998-regulator.dtsi"
&rpm_bus {

 rpm-regulator-smpa1 {
  status = "okay";
  pm8998_s1_level: regulator-s1-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_s1_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,use-voltage-level;
  };

  pm8998_s1_floor_level: regulator-s1-floor-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_s1_floor_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,use-voltage-floor-level;
   qcom,always-send-voltage;
  };

  pm8998_s1_level_ao: regulator-s1-level-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_s1_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,use-voltage-level;
  };
 };

 rpm-regulator-smpa2 {
  status = "okay";
  pm8998_s2: regulator-s2 {
   regulator-min-microvolt = <1128000>;
   regulator-max-microvolt = <1128000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa3 {
  status = "okay";
  pm8998_s3: regulator-s3 {
   regulator-min-microvolt = <1352000>;
   regulator-max-microvolt = <1352000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa4 {
  status = "okay";
  pm8998_s4: regulator-s4 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa5 {
  status = "okay";
  pm8998_s5: regulator-s5 {
   regulator-min-microvolt = <1904000>;
   regulator-max-microvolt = <2040000>;
   qcom,init-pin-ctrl-mode = <8>;
   qcom,send-defaults;
   status = "okay";
  };
 };

 rpm-regulator-smpa7 {
  status = "okay";
  pm8998_s7: regulator-s7 {
   regulator-min-microvolt = <900000>;
   regulator-max-microvolt = <1028000>;
   qcom,init-pin-ctrl-mode = <8>;
   qcom,send-defaults;
   status = "okay";
  };
 };

 rpm-regulator-smpa8 {
  status = "okay";
  pm8998_s8: regulator-s8 {
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <800000>;
   status = "okay";
  };
 };


 rpm-regulator-smpa9 {
  status = "okay";
  pm8998_s9_level: regulator-s9-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_s9_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,use-voltage-level;
  };

  pm8998_s9_floor_level: regulator-s9-floor-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_s9_floor_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,use-voltage-floor-level;
   qcom,always-send-voltage;
  };

  pm8998_s9_level_ao: regulator-s9-level-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_s9_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,use-voltage-level;
  };
 };

 rpm-regulator-ldoa1 {
  status = "okay";
  pm8998_l1: regulator-l1 {
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <880000>;
   proxy-supply = <&pm8998_l1>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <73400>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa2 {
  status = "okay";
  pm8998_l2: regulator-l2 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   proxy-supply = <&pm8998_l2>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <12560>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa3 {
  status = "okay";
  pm8998_l3: regulator-l3 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
   status = "okay";
  };
 };


 rpm-regulator-ldoa4 {
  status = "okay";
  pm8998_l4_level: regulator-l4-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l4_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,use-voltage-level;
  };

  pm8998_l4_floor_level: regulator-l4-floor-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l4_floor_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,use-voltage-floor-level;
   qcom,always-send-voltage;
  };
 };

 rpm-regulator-ldoa5 {
  status = "okay";
  pm8998_l5: regulator-l5 {
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <800000>;

   qcom,init-pin-ctrl-mode = <1>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa6 {
  status = "okay";
  pm8998_l6: regulator-l6 {
   regulator-min-microvolt = <1808000>;
   regulator-max-microvolt = <1808000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa7 {
  status = "okay";
  pm8998_l7: regulator-l7 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   status = "okay";
  };

  pm8998_l7_pin_ctrl: regulator-l7-pin-ctrl {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l7_pin_ctrl";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;

   qcom,init-pin-ctrl-mode = <4>;

   qcom,enable-with-pin-ctrl = <0 4>;
  };
 };

 rpm-regulator-ldoa8 {
  status = "okay";
  pm8998_l8: regulator-l8 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa9 {
  status = "okay";
  pm8998_l9: regulator-l9 {
   regulator-min-microvolt = <1808000>;
   regulator-max-microvolt = <2960000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa10 {
  status = "okay";
  pm8998_l10: regulator-l10 {
   regulator-min-microvolt = <1808000>;
   regulator-max-microvolt = <2960000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa11 {
  status = "okay";
  pm8998_l11: regulator-l11 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa12 {
  status = "okay";
  pm8998_l12: regulator-l12 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa13 {
  status = "okay";
  pm8998_l13: regulator-l13 {
   regulator-min-microvolt = <1808000>;
   regulator-max-microvolt = <2960000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa14 {
  status = "okay";
  pm8998_l14: regulator-l14 {
   regulator-min-microvolt = <1880000>;
   regulator-max-microvolt = <1880000>;
   proxy-supply = <&pm8998_l14>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <32000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa15 {
  status = "okay";
  pm8998_l15: regulator-l15 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa16 {
  status = "okay";
  pm8998_l16: regulator-l16 {
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <2704000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa17 {
  status = "okay";
  pm8998_l17: regulator-l17 {
   regulator-min-microvolt = <1304000>;
   regulator-max-microvolt = <1304000>;
   status = "okay";
  };

  pm8998_l17_pin_ctrl: regulator-l17-pin-ctrl {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l17_pin_ctrl";
   qcom,set = <3>;
   regulator-min-microvolt = <1304000>;
   regulator-max-microvolt = <1304000>;

   qcom,init-pin-ctrl-mode = <4>;

   qcom,enable-with-pin-ctrl = <0 4>;
  };
 };

 rpm-regulator-ldoa18 {
  status = "okay";
  pm8998_l18: regulator-l18 {
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <2704000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa19 {
  status = "okay";
  pm8998_l19: regulator-l19 {
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <3008000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa20 {
  status = "okay";
  pm8998_l20: regulator-l20 {
   regulator-min-microvolt = <2960000>;
   regulator-max-microvolt = <2960000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa21 {
  status = "okay";
  pm8998_l21: regulator-l21 {
   regulator-min-microvolt = <2960000>;
   regulator-max-microvolt = <2960000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa22 {
  status = "okay";
  pm8998_l22: regulator-l22 {
   regulator-min-microvolt = <2864000>;
   regulator-max-microvolt = <2864000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa23 {
  status = "okay";
  pm8998_l23: regulator-l23 {
   regulator-min-microvolt = <3312000>;
   regulator-max-microvolt = <3312000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa24 {
  status = "okay";
  pm8998_l24: regulator-l24 {
   regulator-min-microvolt = <1848000>;
   regulator-max-microvolt = <3088000>;
   parent-supply = <&pm8998_l12>;
   status = "okay";
  };
 };
 rpm-regulator-ldoa25 {
  status = "okay";
  pm8998_l25: regulator-l25 {
   regulator-min-microvolt = <3104000>;
   regulator-max-microvolt = <3312000>;
   status = "okay";
  };

  pm8998_l25_pin_ctrl: regulator-l25-pin-ctrl {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l25_pin_ctrl";
   qcom,set = <3>;
   regulator-min-microvolt = <3104000>;
   regulator-max-microvolt = <3312000>;

   qcom,init-pin-ctrl-mode = <4>;

   qcom,enable-with-pin-ctrl = <0 4>;
  };
 };

 rpm-regulator-ldoa26 {
  status = "okay";
  pm8998_l26: regulator-l26 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   status = "okay";
  };
 };


 rpm-regulator-ldoa27 {
  status = "okay";
  pm8998_l27_level: regulator-l27-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l27_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,use-voltage-level;
  };

  pm8998_l27_floor_level: regulator-l27-floor-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_l27_floor_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,use-voltage-floor-level;
   qcom,always-send-voltage;
  };
 };

 rpm-regulator-ldoa28 {
  status = "okay";
  pm8998_l28: regulator-l28 {
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <3008000>;
   status = "okay";
  };
 };

 rpm-regulator-vsa1 {
  status = "okay";
  pm8998_lvs1: regulator-lvs1 {
   status = "okay";
  };
 };

 rpm-regulator-vsa2 {
  status = "okay";
  pm8998_lvs2: regulator-lvs2 {
   status = "okay";
  };
 };

 rpm-regulator-bobb {
  status = "okay";
  pmi8998_bob: regulator-bob {
   regulator-min-microvolt = <3312000>;
   regulator-max-microvolt = <3600000>;
   qcom,pwm-threshold-current = <2000000>;
   qcom,init-bob-mode = <2>;
   status = "okay";
  };
  pmi8998_bob_pin1: regulator-bob-pin1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_bob_pin1";
   qcom,set = <3>;
   regulator-min-microvolt = <3312000>;
   regulator-max-microvolt = <3600000>;
   qcom,pwm-threshold-current = <2000000>;
   qcom,init-bob-mode = <2>;
   qcom,use-pin-ctrl-voltage1;
  };
  pmi8998_bob_pin2: regulator-bob-pin2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_bob_pin2";
   qcom,set = <3>;
   regulator-min-microvolt = <3312000>;
   regulator-max-microvolt = <3600000>;
   qcom,pwm-threshold-current = <2000000>;
   qcom,init-bob-mode = <2>;
   qcom,use-pin-ctrl-voltage2;
  };
  pmi8998_bob_pin3: regulator-bob-pin3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8998_bob_pin3";
   qcom,set = <3>;
   regulator-min-microvolt = <3312000>;
   regulator-max-microvolt = <3600000>;
   qcom,pwm-threshold-current = <2000000>;
   qcom,init-bob-mode = <2>;
   qcom,use-pin-ctrl-voltage3;
  };
 };
};

&spmi_bus {
 qcom,pm8005@5 {

  pm8005_s1: regulator@1400 {
   regulator-name = "pm8005_s1";
   status = "okay";
   regulator-min-microvolt = <524000>;
   regulator-max-microvolt = <1100000>;
   qcom,enable-time = <500>;
  };
 };

 qcom,pm8998@1 {
  pm8998_s10: regulator@2f00 {
   compatible = "qcom,qpnp-regulator";
   reg = <0x2f00 0x100>;
   regulator-name = "pm8998_s10";
   regulator-min-microvolt = <572000>;
   regulator-max-microvolt = <1112000>;
   qcom,enable-time = <500>;
   regulator-always-on;
  };

  pm8998_s13: regulator@3800 {
   compatible = "qcom,qpnp-regulator";
   reg = <0x3800 0x100>;
   regulator-name = "pm8998_s13";
   regulator-min-microvolt = <572000>;
   regulator-max-microvolt = <1112000>;
   qcom,enable-time = <500>;
   regulator-always-on;
  };
 };
};



/ {
 gfx_stub_vreg: regulator-gfx-stub {
  compatible = "qcom,stub-regulator";
  regulator-name = "gfx_stub_corner";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <6>;
  status = "disabled";
 };
};

&soc {

 apc0_cpr: cprh-ctrl@179c8000 {
  compatible = "qcom,cprh-msm8998-v1-kbss-regulator";
  reg = <0x179c8000 0x4000>, <0x00784000 0x1000>;
  reg-names = "cpr_ctrl", "fuse_base";
  clocks = <&clock_gcc 0x699183be>;
  clock-names = "core_clk";
  qcom,cpr-ctrl-name = "apc0";
  qcom,cpr-controller-id = <0>;

  qcom,cpr-sensor-time = <1000>;
  qcom,cpr-loop-time = <5000000>;
  qcom,cpr-idle-cycles = <15>;
  qcom,cpr-up-down-delay-time = <3000>;
  qcom,cpr-step-quot-init-min = <11>;
  qcom,cpr-step-quot-init-max = <12>;
  qcom,cpr-count-mode = <0>;
  qcom,cpr-count-repeat = <1>;
  qcom,cpr-down-error-step-limit = <1>;
  qcom,cpr-up-error-step-limit = <1>;
  qcom,cpr-corner-switch-delay-time = <209>;
  qcom,cpr-voltage-settling-time = <1760>;

  qcom,apm-threshold-voltage = <832000>;
  qcom,apm-crossover-voltage = <880000>;
  qcom,apm-hysteresis-voltage = <32000>;
  qcom,voltage-step = <4000>;
  qcom,voltage-base = <352000>;
  qcom,cpr-saw-use-unit-mV;

  qcom,cpr-enable;
  qcom,cpr-hw-closed-loop;

  qcom,cpr-panic-reg-addr-list =
   <0x179cbaa4 0x17912c18>;
  qcom,cpr-panic-reg-name-list =
   "PWR_CPRH_STATUS", "APCLUS0_L2_SAW4_PMIC_STS";

  qcom,cpr-aging-ref-voltage = <1112000>;
  vdd-supply = <&pm8998_s10>;

  thread@0 {
   qcom,cpr-thread-id = <0>;
   qcom,cpr-consecutive-up = <0>;
   qcom,cpr-consecutive-down = <2>;
   qcom,cpr-up-threshold = <2>;
   qcom,cpr-down-threshold = <2>;

   apc0_pwrcl_vreg: regulator {
    regulator-name = "apc0_pwrcl_corner";
    regulator-min-microvolt = <1>;
    regulator-max-microvolt = <23>;

    qcom,cpr-fuse-corners = <4>;
    qcom,cpr-fuse-combos = <8>;
    qcom,cpr-corners = <22>;

    qcom,cpr-corner-fmax-map = <7 10 17 22>;

    qcom,cpr-voltage-ceiling =
     <896000 896000 896000 896000 896000
      896000 896000 896000 896000 896000
      896000 896000 896000 896000 896000
      896000 896000 1032000 1032000 1032000
     1112000 1112000>;

    qcom,cpr-voltage-floor =
     <896000 896000 896000 896000 896000
      896000 896000 896000 896000 896000
      896000 896000 896000 896000 896000
      896000 896000 896000 896000 896000
      896000 896000>,
     <572000 572000 572000 572000 572000
      572000 572000 572000 572000 572000
      664000 664000 664000 664000 664000
      664000 664000 752000 752000 752000
      752000 752000>,
     <572000 572000 572000 572000 572000
      572000 572000 572000 572000 572000
      664000 664000 664000 664000 664000
      664000 664000 752000 752000 752000
      752000 752000>,
     <572000 572000 572000 572000 572000
      572000 572000 572000 572000 572000
      664000 664000 664000 664000 664000
      664000 664000 752000 752000 752000
      752000 752000>,
     <572000 572000 572000 572000 572000
      572000 572000 572000 572000 572000
      664000 664000 664000 664000 664000
      664000 664000 752000 752000 752000
      752000 752000>,
     <572000 572000 572000 572000 572000
      572000 572000 572000 572000 572000
      664000 664000 664000 664000 664000
      664000 664000 752000 752000 752000
      752000 752000>,
     <572000 572000 572000 572000 572000
      572000 572000 572000 572000 572000
      664000 664000 664000 664000 664000
      664000 664000 752000 752000 752000
      752000 752000>,
     <572000 572000 572000 572000 572000
      572000 572000 572000 572000 572000
      664000 664000 664000 664000 664000
      664000 664000 752000 752000 752000
      752000 752000>;

    qcom,cpr-floor-to-ceiling-max-range =
     <55000 55000 55000 55000
      55000 55000 55000 55000
      55000 55000 65000 65000
      65000 65000 65000 65000
      65000 65000 65000 65000
      65000 65000>;

    qcom,corner-frequencies =
     <300000000 345600000 422400000
      499200000 576000000 633600000
      710400000 806400000 883200000
      960000000 1036800000 1113600000
     1190400000 1248000000 1324800000
     1401600000 1478400000 1574400000
     1651200000 1728000000 1804800000
     1881600000>;

    qcom,cpr-ro-scaling-factor =
     <3430 3512 3262 3426 3100 3238 2463
      2725 1749 2891 4058 4014 3195 2866
         0 0>,
     <3430 3512 3262 3426 3100 3238 2463
      2725 1749 2891 4058 4014 3195 2866
         0 0>,
     <3162 3153 3163 3261 3037 3135 2645
      2857 1864 2417 3499 3706 3315 2771
         0 0>,
     <2632 2539 2835 2857 2767 2813 2690
      2827 1857 1632 2596 3068 3212 2454
         0 0>;

    qcom,cpr-open-loop-voltage-fuse-adjustment =
     <0 0 0 0>,
     <40000 24000 0 0>,
     <40000 24000 0 0>,
     <40000 24000 0 0>,
     <40000 24000 0 0>,
     <40000 24000 0 0>,
     <40000 24000 0 0>,
     <40000 24000 0 0>;

    qcom,cpr-closed-loop-voltage-fuse-adjustment =
     <0 0 0 0>,
     <20000 26000 0 0>,
     <20000 26000 0 0>,
     <20000 26000 0 0>,
     <20000 26000 0 0>,
     <20000 26000 0 0>,
     <20000 26000 0 0>,
     <20000 26000 0 0>;

    qcom,allow-voltage-interpolation;
    qcom,allow-quotient-interpolation;
    qcom,cpr-scaled-open-loop-voltage-as-ceiling;

    qcom,cpr-aging-max-voltage-adjustment = <15000>;
    qcom,cpr-aging-ref-corner = <22>;
    qcom,cpr-aging-ro-scaling-factor = <1620>;
    qcom,allow-aging-voltage-adjustment = <0>;
    qcom,allow-aging-open-loop-voltage-adjustment =
     <1>;
   };
  };
 };

 apc1_cpr: cprh-ctrl@179c4000{
  compatible = "qcom,cprh-msm8998-v1-kbss-regulator";
  reg = <0x179c4000 0x4000>, <0x00784000 0x1000>;
  reg-names = "cpr_ctrl", "fuse_base";
  clocks = <&clock_gcc 0x699183be>;
  clock-names = "core_clk";
  qcom,cpr-ctrl-name = "apc1";
  qcom,cpr-controller-id = <1>;

  qcom,cpr-sensor-time = <1000>;
  qcom,cpr-loop-time = <5000000>;
  qcom,cpr-idle-cycles = <15>;
  qcom,cpr-up-down-delay-time = <3000>;
  qcom,cpr-step-quot-init-min = <9>;
  qcom,cpr-step-quot-init-max = <14>;
  qcom,cpr-count-mode = <0>;
  qcom,cpr-count-repeat = <1>;
  qcom,cpr-down-error-step-limit = <1>;
  qcom,cpr-up-error-step-limit = <1>;
  qcom,cpr-corner-switch-delay-time = <209>;
  qcom,cpr-voltage-settling-time = <1760>;

  qcom,apm-threshold-voltage = <832000>;
  qcom,apm-crossover-voltage = <880000>;
  qcom,apm-hysteresis-voltage = <32000>;
  qcom,voltage-step = <4000>;
  qcom,voltage-base = <352000>;
  qcom,cpr-saw-use-unit-mV;

  qcom,cpr-enable;
  qcom,cpr-hw-closed-loop;

  qcom,cpr-panic-reg-addr-list =
   <0x179c7aa4 0x17812c18>;
  qcom,cpr-panic-reg-name-list =
   "PERF_CPRH_STATUS", "APCLUS1_L2_SAW4_PMIC_STS";

  qcom,cpr-aging-ref-voltage = <1112000>;
  vdd-supply = <&pm8998_s13>;

  thread@0 {
   qcom,cpr-thread-id = <0>;
   qcom,cpr-consecutive-up = <0>;
   qcom,cpr-consecutive-down = <2>;
   qcom,cpr-up-threshold = <2>;
   qcom,cpr-down-threshold = <2>;

   apc1_perfcl_vreg: regulator {
    regulator-name = "apc1_perfcl_corner";
    regulator-min-microvolt = <1>;
    regulator-max-microvolt = <26>;

    qcom,cpr-fuse-corners = <4>;
    qcom,cpr-fuse-combos = <8>;
    qcom,cpr-corners = <25>;

    qcom,cpr-corner-fmax-map = <8 12 18 25>;

    qcom,cpr-voltage-ceiling =
     <896000 896000 896000 896000
      896000 896000 896000 896000
      896000 896000 896000 896000
      896000 896000 896000 896000
      896000 896000 1032000 1032000
     1032000 1032000 1112000 1112000
     1112000>;

    qcom,cpr-voltage-floor =
     <896000 896000 896000 896000
      896000 896000 896000 896000
      896000 896000 896000 896000
      896000 896000 896000 896000
      896000 896000 896000 896000
      896000 896000 896000 896000
      896000>,
     <572000 572000 572000 572000
      572000 572000 572000 572000
      572000 572000 572000 572000
      664000 664000 664000 664000
      664000 664000 752000 752000
      752000 752000 752000 752000
      752000>,
     <572000 572000 572000 572000
      572000 572000 572000 572000
      572000 572000 572000 572000
      664000 664000 664000 664000
      664000 664000 752000 752000
      752000 752000 752000 752000
      752000>,
     <572000 572000 572000 572000
      572000 572000 572000 572000
      572000 572000 572000 572000
      664000 664000 664000 664000
      664000 664000 752000 752000
      752000 752000 752000 752000
      752000>,
     <572000 572000 572000 572000
      572000 572000 572000 572000
      572000 572000 572000 572000
      664000 664000 664000 664000
      664000 664000 752000 752000
      752000 752000 752000 752000
      752000>,
     <572000 572000 572000 572000
      572000 572000 572000 572000
      572000 572000 572000 572000
      664000 664000 664000 664000
      664000 664000 752000 752000
      752000 752000 752000 752000
      752000>,
     <572000 572000 572000 572000
      572000 572000 572000 572000
      572000 572000 572000 572000
      664000 664000 664000 664000
      664000 664000 752000 752000
      752000 752000 752000 752000
      752000>,
     <572000 572000 572000 572000
      572000 572000 572000 572000
      572000 572000 572000 572000
      664000 664000 664000 664000
      664000 664000 752000 752000
      752000 752000 752000 752000
      752000>;

    qcom,cpr-floor-to-ceiling-max-range =
     <55000 55000 55000 55000
      55000 55000 55000 55000
      55000 55000 55000 55000
      65000 65000 65000 65000
      65000 65000 65000 65000
      65000 65000 65000 65000
      65000>;

    qcom,corner-frequencies =
     <300000000 345600000 422400000
      480000000 556800000 633600000
      710400000 787200000 844800000
      902400000 979200000 1056000000
     1171200000 1248000000 1324800000
     1401600000 1478400000 1536000000
     1632000000 1708800000 1785600000
     1862400000 1939200000 2016000000
     2092800000>;

    qcom,cpr-ro-scaling-factor =
     <3430 3512 3262 3426 3100 3238 2463
      2725 1749 2891 4058 4014 3195 2866
         0 0>,
     <3430 3512 3262 3426 3100 3238 2463
      2725 1749 2891 4058 4014 3195 2866
         0 0>,
     <3162 3153 3163 3261 3037 3135 2645
      2857 1864 2417 3499 3706 3315 2771
         0 0>,
     <2632 2539 2835 2857 2767 2813 2690
      2827 1857 1632 2596 3068 3212 2454
         0 0>;

    qcom,cpr-open-loop-voltage-fuse-adjustment =
     <0 0 0 0>,
     <8000 0 0 52000>,
     <8000 0 0 52000>,
     <8000 0 0 52000>,
     <8000 0 0 52000>,
     <8000 0 0 52000>,
     <8000 0 0 52000>,
     <8000 0 0 52000>;

    qcom,cpr-closed-loop-voltage-fuse-adjustment =
     <0 0 0 0>,
     <0 0 0 50000>,
     <0 0 0 50000>,
     <0 0 0 50000>,
     <0 0 0 50000>,
     <0 0 0 50000>,
     <0 0 0 50000>,
     <0 0 0 50000>;

    qcom,allow-voltage-interpolation;
    qcom,allow-quotient-interpolation;
    qcom,cpr-scaled-open-loop-voltage-as-ceiling;

    qcom,cpr-aging-max-voltage-adjustment = <15000>;
    qcom,cpr-aging-ref-corner = <25>;
    qcom,cpr-aging-ro-scaling-factor = <1700>;
    qcom,allow-aging-voltage-adjustment = <0>;
    qcom,allow-aging-open-loop-voltage-adjustment =
     <1>;
   };
  };
 };

 gfx_cpr: cpr4-ctrl@5061000 {
  compatible = "qcom,cpr4-msm8998-v1-mmss-regulator";
  reg = <0x05061000 0x4000>,
   <0x00784000 0x1000>,
   <0x05065204 0x4>;
  reg-names = "cpr_ctrl", "fuse_base", "aging_allowed";
  clocks = <&clock_gpu 0x7bd750e8>,
    <&clock_gcc 0xd5ccb7f4>;
  clock-names = "core_clk", "bus_clk";
  interrupts = <0 285 1>;
  interrupt-names = "cpr";
  qcom,cpr-ctrl-name = "gfx";

  qcom,cpr-sensor-time = <1000>;
  qcom,cpr-loop-time = <5000000>;
  qcom,cpr-idle-cycles = <15>;
  qcom,cpr-step-quot-init-min = <8>;
  qcom,cpr-step-quot-init-max = <12>;
  qcom,cpr-count-mode = <0>;
  qcom,cpr-count-repeat = <1>;

  vdd-supply = <&pm8005_s1>;
  qcom,voltage-step = <4000>;
  mem-acc-supply = <&gfx_mem_acc_vreg>;
  qcom,cpr-aging-ref-voltage = <1032000>;
  qcom,cpr-aging-allowed-reg-mask = <0x00000003>;
  qcom,cpr-aging-allowed-reg-value = <0x00000003>;

  qcom,cpr-enable;

  thread@0 {
   qcom,cpr-thread-id = <0>;
   qcom,cpr-consecutive-up = <0>;
   qcom,cpr-consecutive-down = <2>;
   qcom,cpr-up-threshold = <0>;
   qcom,cpr-down-threshold = <2>;

   gfx_vreg: regulator {
    regulator-name = "gfx_corner";
    regulator-min-microvolt = <1>;
    regulator-max-microvolt = <6>;

    qcom,cpr-fuse-corners = <4>;
    qcom,cpr-fuse-combos = <8>;
    qcom,cpr-corners = <6>;

    qcom,cpr-corner-fmax-map = <1 3 5 6>;

    qcom,cpr-voltage-ceiling =
     <896000 896000 896000 896000 896000
     1032000>,
     <672000 740000 800000 868000 976000
     1100000>,
     <672000 740000 800000 868000 976000
     1100000>,
     <672000 740000 800000 868000 976000
     1100000>,
     <672000 740000 800000 868000 976000
     1100000>,
     <672000 740000 800000 868000 976000
     1100000>,
     <672000 740000 800000 868000 976000
     1100000>,
     <672000 740000 800000 868000 976000
     1100000>;

    qcom,cpr-voltage-floor =
     <896000 896000 896000 896000 896000
      896000>,
     <528000 528000 568000 612000 664000
      752000>,
     <528000 528000 568000 612000 664000
      752000>,
     <528000 528000 568000 612000 664000
      752000>,
     <528000 528000 568000 612000 664000
      752000>,
     <528000 528000 568000 612000 664000
      752000>,
     <528000 528000 568000 612000 664000
      752000>,
     <528000 528000 568000 612000 664000
      752000>;

    qcom,mem-acc-voltage = <1 1 1 2 2 2>;

    qcom,corner-frequencies =
     <171000000 251000000 332000000
      403000000 504000000 650000000>;

    qcom,cpr-target-quotients =
          < 0 0 404 478 363 411 140 176
     105 0 0 0 0 0 0 0>,
          < 0 0 574 651 532 584 266 319
     196 0 0 0 0 0 0 0>,
          < 0 0 743 830 693 753 389 456
     285 0 0 0 0 0 0 0>,
          < 0 0 879 977 829 893 495 570
     365 0 0 0 0 0 0 0>,
          < 0 0 1168 1270 1097 1150 0 0
       0 0 0 1406 899 805 0 0>,
          <1669 1757 0 0 0 0 0 0
       0 1359 1902 1740 0 1033 0 0>;

    qcom,cpr-ro-scaling-factor =
          <2389 2287 2985 3112 2873 2904 2159 2399
           1580 1602 2158 3042 2780 2069 0 0>,
          <2389 2287 2985 3112 2873 2904 2159 2399
           1580 1602 2158 3042 2780 2069 0 0>,
          <2389 2287 2985 3112 2873 2904 2159 2399
           1580 1602 2158 3042 2780 2069 0 0>,
          <2389 2287 2985 3112 2873 2904 2159 2399
           1580 1602 2158 3042 2780 2069 0 0>,
          <2389 2287 2985 3112 2873 2904 2159 2399
           1580 1602 2158 3042 2780 2069 0 0>,
          <2389 2287 2985 3112 2873 2904 2159 2399
           1580 1602 2158 3042 2780 2069 0 0>;

    qcom,cpr-open-loop-voltage-fuse-adjustment =
     < 72000 0 0 0>,
     < 72000 0 0 0>,
     < 72000 0 0 0>,
     < 72000 0 0 0>,
     < 72000 0 0 0>,
     < 72000 0 0 0>,
     < 72000 0 0 0>,
     < 72000 0 0 0>;

    qcom,cpr-closed-loop-voltage-adjustment =
     < 65000 26000 8000 0
      0 0>,
     < 65000 26000 8000 0
      0 0>,
     < 65000 26000 8000 0
      0 0>,
     < 65000 26000 8000 0
      0 0>,
     < 65000 26000 8000 0
      0 0>,
     < 65000 26000 8000 0
      0 0>,
     < 65000 26000 8000 0
      0 0>,
     < 65000 26000 8000 0
      0 0>;

    qcom,cpr-floor-to-ceiling-max-range =
           <75000 75000 75000 75000 75000 75000>;

        qcom,cpr-fused-closed-loop-voltage-adjustment-map =
     <0 0 1 2 3 4>;

    qcom,allow-voltage-interpolation;
    qcom,cpr-scaled-open-loop-voltage-as-ceiling;

    qcom,cpr-aging-max-voltage-adjustment = <15000>;
    qcom,cpr-aging-ref-corner = <6>;
    qcom,cpr-aging-ro-scaling-factor = <2950>;
    qcom,allow-aging-voltage-adjustment = <0>;
    qcom,allow-aging-open-loop-voltage-adjustment =
     <1>;
   };
  };
 };

 gfx_mem_acc_vreg: regulator@1fcf004 {
  compatible = "qcom,mem-acc-regulator";
  reg = <0x01fcf004 0x4>;
  reg-names = "acc-sel-l1";
  regulator-name = "gfx_mem_acc_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <2>;

  qcom,corner-acc-map = <0x1 0x0>;
  qcom,acc-sel-l1-bit-pos = <0>;
  qcom,acc-sel-l1-bit-size = <1>;
 };
};

&pmi8998_charger {
 smb2_vbus: qcom,smb2-vbus {
  regulator-name = "smb2-vbus";
 };

 smb2_vconn: qcom,smb2-vconn {
  regulator-name = "smb2-vconn";
 };
};
# 3499 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2

# 1 "../arch/arm64/boot/dts/qcom/msm8998-pm.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8998-pm.dtsi"
&soc {
 qcom,spm@178120000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0x17812000 0x1000>;
  qcom,name = "gold-l2";
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,cpu-vctl-list = <&CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,vctl-timeout-us = <500>;
  qcom,vctl-port = <0x0>;
  qcom,phase-port = <0x1>;
  qcom,saw2-avs-ctl = <0x1010031>;
  qcom,saw2-avs-limit = <0x4580458>;
  qcom,pfm-port = <0x2>;
 };

 qcom,spm@179120000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0x17912000 0x1000>;
  qcom,name = "silver-l2";
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,cpu-vctl-list = <&CPU0 &CPU1 &CPU2 &CPU3>;
  qcom,vctl-timeout-us = <500>;
  qcom,vctl-port = <0x0>;
  qcom,phase-port = <0x1>;
  qcom,saw2-avs-ctl = <0x1010031>;
  qcom,saw2-avs-limit = <0x4580458>;
  qcom,pfm-port = <0x2>;
 };

 qcom,lpm-levels {
  compatible = "qcom,lpm-levels";
  qcom,use-psci;
  #address-cells = <1>;
  #size-cells = <0>;
  qcom,pm-cluster@0 {
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   label = "system";
   qcom,spm-device-names = "cci";
   qcom,psci-mode-shift = <8>;
   qcom,psci-mode-mask = <0xf>;

   qcom,pm-cluster-level@0{
    reg = <0>;
    label = "system-wfi";
    qcom,psci-mode = <0x0>;
    qcom,latency-us = <100>;
    qcom,ss-power = <725>;
    qcom,energy-overhead = <85000>;
    qcom,time-overhead = <120>;
   };

   qcom,pm-cluster-level@1{
    reg = <1>;
    label = "system-pc";
    qcom,psci-mode = <0x3>;
    qcom,latency-us = <5534>;
    qcom,ss-power = <399>;
    qcom,energy-overhead = <3340281>;
    qcom,time-overhead = <16744>;
    qcom,min-child-idx = <3>;
    qcom,is-reset;
    qcom,notify-rpm;
   };

   qcom,pm-cluster@0{
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <0>;
    label = "pwr";
    qcom,spm-device-names = "l2";
    qcom,cpu = <&CPU0 &CPU1 &CPU2 &CPU3>;
    qcom,psci-mode-shift = <4>;
    qcom,psci-mode-mask = <0xf>;

    qcom,pm-cluster-level@0{
     reg = <0>;
     label = "pwr-l2-wfi";
     qcom,psci-mode = <0x1>;
     qcom,latency-us = <51>;
     qcom,ss-power = <452>;
     qcom,energy-overhead = <69355>;
     qcom,time-overhead = <99>;
    };
    qcom,pm-cluster-level@1{
     reg = <1>;
     label = "pwr-l2-dynret";
     qcom,psci-mode = <0x2>;
     qcom,latency-us = <659>;
     qcom,ss-power = <434>;
     qcom,energy-overhead = <465725>;
     qcom,time-overhead = <976>;
     qcom,min-child-idx = <1>;
    };

    qcom,pm-cluster-level@2{
     reg = <2>;
     label = "pwr-l2-ret";
     qcom,psci-mode = <0x3>;
     qcom,latency-us = <743>;
     qcom,ss-power = <425>;
     qcom,energy-overhead = <629936>;
     qcom,time-overhead = <1312>;
     qcom,min-child-idx = <2>;
    };

    qcom,pm-cluster-level@3{
     reg = <3>;
     label = "pwr-l2-pc";
     qcom,psci-mode = <0x4>;
     qcom,latency-us = <4562>;
     qcom,ss-power = <408>;
     qcom,energy-overhead = <2421840>;
     qcom,time-overhead = <5376>;
     qcom,min-child-idx = <2>;
     qcom,is-reset;
    };

    qcom,pm-cpu {
     #address-cells = <1>;
     #size-cells = <0>;
     qcom,psci-mode-shift = <0>;
     qcom,psci-mode-mask = <0xf>;

     qcom,pm-cpu-level@0 {
      reg = <0>;
      qcom,spm-cpu-mode = "wfi";
      qcom,psci-cpu-mode = <0x1>;
      qcom,latency-us = <43>;
      qcom,ss-power = <454>;
      qcom,energy-overhead = <38639>;
      qcom,time-overhead = <83>;
     };

     qcom,pm-cpu-level@1 {
      reg = <1>;
      qcom,psci-cpu-mode = <2>;
      qcom,spm-cpu-mode = "ret";
      qcom,latency-us = <86>;
      qcom,ss-power = <449>;
      qcom,energy-overhead = <78456>;
      qcom,time-overhead = <167>;
     };

     qcom,pm-cpu-level@2 {
      reg = <2>;
      qcom,spm-cpu-mode = "pc";
      qcom,psci-cpu-mode = <0x3>;
      qcom,latency-us = <612>;
      qcom,ss-power = <436>;
      qcom,energy-overhead = <418225>;
      qcom,time-overhead = <885>;
      qcom,is-reset;
     };
    };
   };

   qcom,pm-cluster@1{
    reg = <1>;
    #address-cells = <1>;
    #size-cells = <0>;
    label = "perf";
    qcom,spm-device-names = "l2";
    qcom,cpu = <&CPU4 &CPU5 &CPU6 &CPU7>;
    qcom,psci-mode-shift = <4>;
    qcom,psci-mode-mask = <0xf>;

    qcom,pm-cluster-level@0{
     reg = <0>;
     label = "perf-l2-wfi";
     qcom,psci-mode = <0x1>;
     qcom,latency-us = <51>;
     qcom,ss-power = <512>;
     qcom,energy-overhead = <99986>;
     qcom,time-overhead = <99>;
    };

    qcom,pm-cluster-level@1{
     reg = <1>;
     label = "perf-l2-dynret";
     qcom,psci-mode = <2>;
     qcom,latency-us = <529>;
     qcom,ss-power = <468>;
     qcom,energy-overhead = <496783>;
     qcom,time-overhead = <871>;
     qcom,min-child-idx = <1>;
    };

    qcom,pm-cluster-level@2{
     reg = <2>;
     label = "perf-l2-ret";
     qcom,psci-mode = <3>;
     qcom,latency-us = <605>;
     qcom,ss-power = <456>;
     qcom,energy-overhead = <597126>;
     qcom,time-overhead = <1025>;
     qcom,min-child-idx = <2>;
    };

    qcom,pm-cluster-level@3{
     reg = <3>;
     label = "perf-l2-pc";
     qcom,psci-mode = <0x4>;
     qcom,latency-us = <2027>;
     qcom,ss-power = <420>;
     qcom,energy-overhead = <1624216>;
     qcom,time-overhead = <2751>;
     qcom,min-child-idx = <2>;
     qcom,is-reset;
    };

    qcom,pm-cpu {
     #address-cells = <1>;
     #size-cells = <0>;
     qcom,psci-mode-shift = <0>;
     qcom,psci-mode-mask = <0xf>;

     qcom,pm-cpu-level@0 {
      reg = <0>;
      qcom,spm-cpu-mode = "wfi";
      qcom,psci-cpu-mode = <0x1>;
      qcom,latency-us = <43>;
      qcom,ss-power = <515>;
      qcom,energy-overhead = <48502>;
      qcom,time-overhead = <86>;
     };

     qcom,pm-cpu-level@1 {
      reg = <1>;
      qcom,psci-cpu-mode = <2>;
      qcom,spm-cpu-mode = "ret";
      qcom,latency-us = <82>;
      qcom,ss-power = <505>;
      qcom,energy-overhead = <98530>;
      qcom,time-overhead = <161>;
     };

     qcom,pm-cpu-level@2 {
      reg = <2>;
      qcom,spm-cpu-mode = "pc";
      qcom,psci-cpu-mode = <0x3>;
      qcom,latency-us = <525>;
      qcom,ss-power = <476>;
      qcom,energy-overhead = <485037>;
      qcom,time-overhead = <861>;
      qcom,is-reset;
     };
    };
   };
  };
 };

 qcom,rpm-stats@200000 {
  compatible = "qcom,rpm-stats";
  reg = <0x200000 0x1000>,
   <0x290014 0x4>,
   <0x29001c 0x4>;
  reg-names = "phys_addr_base",
   "offset_addr",
   "heap_phys_addrbase";
  qcom,sleep-stats-version = <2>;
 };

 qcom,rpm-rail-stats@200000 {
  compatible = "qcom,rpm-rail-stats";
  reg = <0x200000 0x100>,
   <0x29000c 0x4>;
  reg-names = "phys_addr_base",
       "offset_addr";
 };

 qcom,rpm-log@200000 {
  compatible = "qcom,rpm-log";
  reg = <0x200000 0x4000>,
   <0x290018 0x4>;
  qcom,rpm-addr-phys = <0x200000>;
  qcom,offset-version = <4>;
  qcom,offset-page-buffer-addr = <36>;
  qcom,offset-log-len = <40>;
  qcom,offset-log-len-mask = <44>;
  qcom,offset-page-indices = <56>;
 };

 qcom,rpm-master-stats@778150 {
  compatible = "qcom,rpm-master-stats";
  reg = <0x778150 0x5000>;
  qcom,masters = "APSS", "MPSS", "ADSP", "SLPI", "TZ", "SPSS";
  qcom,master-stats-version = <2>;
  qcom,master-offset = <4096>;
 };

 rpm_msg_ram: memory@0x200000 {
  compatible = "qcom,rpm-msg-ram";
  reg = <0x200000 0x1000>,
   <0x290000 0x1000>;
 };

 rpm_code_ram: rpm-memory@0x778000 {
  compatible = "qcom,rpm-code-ram";
  reg = <0x778000 0x5000>;
 };

 qcom,system-stats {
  compatible = "qcom,system-stats";
  qcom,rpm-msg-ram = <&rpm_msg_ram>;
  qcom,rpm-code-ram = <&rpm_code_ram>;
  qcom,masters = "APSS", "MPSS", "ADSP", "SLPI", "TZ", "SPSS";
 };

 qcom,mpm@7781b8 {
  compatible = "qcom,mpm-v2";
  reg = <0x7781b8 0x1000>,
      <0x17911008 0x4>;
  reg-names = "vmpm", "ipc";
  interrupts = <0 171 1>;
  clocks = <&clock_gcc 0x94adbf3d>;
  clock-names = "xo";
  qcom,num-mpm-irqs = <96>;

  qcom,ipc-bit-offset = <1>;

  qcom,gic-parent = <&intc>;
  qcom,gic-map =
   <0x1f 212>,
   <0x2 216>,
   <0x34 275>,
   <0x57 358>,
   <0x4f 379>,
   <0x51 379>,
   <0x50 384>,
   <0xff 16>,
   <0xff 17>,
   <0xff 18>,
   <0xff 19>,
   <0xff 20>,
   <0xff 21>,
   <0xff 22>,
   <0xff 23>,
   <0xff 24>,
   <0xff 28>,
   <0xff 29>,
   <0xff 30>,
   <0xff 32>,
   <0xff 33>,
   <0xff 34>,
   <0xff 35>,
   <0xff 36>,
   <0xff 39>,
   <0xff 40>,
   <0xff 41>,
   <0xff 42>,
   <0xff 43>,
   <0xff 44>,
   <0xff 45>,
   <0xff 46>,
   <0xff 47>,
   <0xff 48>,
   <0xff 52>,
   <0xff 54>,
   <0xff 55>,
   <0xff 56>,
   <0xff 57>,
   <0xff 58>,
   <0xff 59>,
   <0xff 60>,
   <0xff 61>,
   <0xff 62>,
   <0xff 63>,
   <0xff 64>,
   <0xff 65>,
   <0xff 66>,
   <0xff 67>,
   <0xff 68>,
   <0xff 69>,
   <0xff 70>,
   <0xff 73>,
   <0xff 74>,
   <0xff 75>,
   <0xff 76>,
   <0xff 77>,
   <0xff 78>,
   <0xff 79>,
   <0xff 80>,
   <0xff 81>,
   <0xff 82>,
   <0xff 83>,
   <0xff 84>,
   <0xff 96>,
   <0xff 97>,
   <0xff 98>,
   <0xff 100>,
   <0xff 101>,
   <0xff 102>,
   <0xff 106>,
   <0xff 107>,
   <0xff 109>,
   <0xff 110>,
   <0xff 111>,
   <0xff 112>,
   <0xff 115>,
   <0xff 116>,
   <0xff 117>,
   <0xff 119>,
   <0xff 122>,
   <0xff 123>,
   <0xff 124>,
   <0xff 125>,
   <0xff 126>,
   <0xff 127>,
   <0xff 128>,
   <0xff 129>,
   <0xff 130>,
   <0xff 131>,
   <0xff 132>,
   <0xff 133>,
   <0xff 134>,
   <0xff 135>,
   <0xff 136>,
   <0xff 137>,
   <0xff 138>,
   <0xff 139>,
   <0xff 140>,
   <0xff 141>,
   <0xff 145>,
   <0xff 146>,
   <0xff 147>,
   <0xff 148>,
   <0xff 149>,
   <0xff 151>,
   <0xff 152>,
   <0xff 153>,
   <0xff 154>,
   <0xff 155>,
   <0xff 156>,
   <0xff 157>,
   <0xff 158>,
   <0xff 159>,
   <0xff 160>,
   <0xff 161>,
   <0xff 162>,
   <0xff 163>,
   <0xff 164>,
   <0xff 165>,
   <0xff 166>,
   <0xff 167>,
   <0xff 168>,
   <0xff 169>,
   <0xff 170>,
   <0xff 171>,
   <0xff 172>,
   <0xff 173>,
   <0xff 184>,
   <0xff 185>,
   <0xff 186>,
   <0xff 188>,
   <0xff 189>,
   <0xff 190>,
   <0xff 191>,
   <0xff 192>,
   <0xff 194>,
   <0xff 195>,
   <0xff 196>,
   <0xff 197>,
   <0xff 199>,
   <0xff 200>,
   <0xff 201>,
   <0xff 202>,
   <0xff 203>,
   <0xff 204>,
   <0xff 205>,
   <0xff 206>,
   <0xff 207>,
   <0xff 208>,
   <0xff 209>,
   <0xff 210>,
   <0xff 211>,
   <0xff 213>,
   <0xff 214>,
   <0xff 215>,
   <0xff 217>,
   <0xff 218>,
   <0xff 219>,
   <0xff 220>,
   <0xff 221>,
   <0xff 222>,
   <0xff 223>,
   <0xff 224>,
   <0xff 225>,
   <0xff 226>,
   <0xff 227>,
   <0xff 228>,
   <0xff 229>,
   <0xff 230>,
   <0xff 231>,
   <0xff 232>,
   <0xff 233>,
   <0xff 234>,
   <0xff 235>,
   <0xff 236>,
   <0xff 237>,
   <0xff 238>,
   <0xff 239>,
   <0xff 240>,
   <0xff 241>,
   <0xff 242>,
   <0xff 243>,
   <0xff 244>,
   <0xff 245>,
   <0xff 246>,
   <0xff 247>,
   <0xff 248>,
   <0xff 249>,
   <0xff 250>,
   <0xff 251>,
   <0xff 252>,
   <0xff 253>,
   <0xff 254>,
   <0xff 255>,
   <0xff 256>,
   <0xff 257>,
   <0xff 258>,
   <0xff 259>,
   <0xff 260>,
   <0xff 261>,
   <0xff 262>,
   <0xff 263>,
   <0xff 264>,
   <0xff 265>,
   <0xff 266>,
   <0xff 267>,
   <0xff 268>,
   <0xff 269>,
   <0xff 270>,
   <0xff 271>,
   <0xff 272>,
   <0xff 273>,
   <0xff 274>,
   <0xff 276>,
   <0xff 277>,
   <0xff 278>,
   <0xff 279>,
   <0xff 280>,
   <0xff 281>,
   <0xff 282>,
   <0xff 283>,
   <0xff 284>,
   <0xff 285>,
   <0xff 286>,
   <0xff 287>,
   <0xff 288>,
   <0xff 289>,
   <0xff 290>,
   <0xff 291>,
   <0xff 292>,
   <0xff 293>,
   <0xff 294>,
   <0xff 295>,
   <0xff 296>,
   <0xff 297>,
   <0xff 298>,
   <0xff 299>,
   <0xff 300>,
   <0xff 301>,
   <0xff 302>,
   <0xff 303>,
   <0xff 304>,
   <0xff 305>,
   <0xff 306>,
   <0xff 307>,
   <0xff 308>,
   <0xff 310>,
   <0xff 311>,
   <0xff 316>,
   <0xff 317>,
   <0xff 318>,
   <0xff 319>,
   <0xff 323>,
   <0xff 324>,
   <0xff 325>,
   <0xff 326>,
   <0xff 327>,
   <0xff 328>,
   <0xff 329>,
   <0xff 330>,
   <0xff 331>,
   <0xff 332>,
   <0xff 333>,
   <0xff 334>,
   <0xff 335>,
   <0xff 336>,
   <0xff 337>,
   <0xff 338>,
   <0xff 339>,
   <0xff 340>,
   <0xff 341>,
   <0xff 342>,
   <0xff 343>,
   <0xff 344>,
   <0xff 345>,
   <0xff 346>,
   <0xff 347>,
   <0xff 348>,
   <0xff 350>,
   <0xff 351>,
   <0xff 356>,
   <0xff 357>,
   <0xff 359>,
   <0xff 360>,
   <0xff 361>,
   <0xff 362>,
   <0xff 363>,
   <0xff 364>,
   <0xff 365>,
   <0xff 366>,
   <0xff 380>,
   <0xff 381>,
   <0xff 382>,
   <0xff 383>,
   <0xff 385>,
   <0xff 386>,
   <0xff 387>,
   <0xff 388>,
   <0xff 389>,
   <0xff 390>,
   <0xff 391>,
   <0xff 392>,
   <0xff 393>,
   <0xff 395>,
   <0xff 396>,
   <0xff 397>,
   <0xff 398>,
   <0xff 399>,
   <0xff 400>,
   <0xff 401>,
   <0xff 402>,
   <0xff 403>,
   <0xff 404>,
   <0xff 405>,
   <0xff 406>,
   <0xff 407>,
   <0xff 408>,
   <0xff 409>,
   <0xff 410>,
   <0xff 411>,
   <0xff 412>,
   <0xff 413>,
   <0xff 414>,
   <0xff 415>,
   <0xff 416>,
   <0xff 417>,
   <0xff 418>,
   <0xff 419>,
   <0xff 420>,
   <0xff 421>,
   <0xff 422>,
   <0xff 423>,
   <0xff 424>,
   <0xff 425>,
   <0xff 426>,
   <0xff 427>,
   <0xff 428>,
   <0xff 429>,
   <0xff 430>,
   <0xff 431>,
   <0xff 432>,
   <0xff 433>,
   <0xff 434>,
   <0xff 435>,
   <0xff 436>,
   <0xff 437>,
   <0xff 438>,
   <0xff 439>,
   <0xff 440>,
   <0xff 441>,
   <0xff 442>,
   <0xff 443>,
   <0xff 444>,
   <0xff 445>,
   <0xff 446>,
   <0xff 447>,
   <0xff 448>,
   <0xff 449>,
   <0xff 450>,
   <0xff 452>,
   <0xff 453>,
   <0xff 454>,
   <0xff 455>,
   <0xff 456>,
   <0xff 457>,
   <0xff 458>,
   <0xff 461>,
   <0xff 462>,
   <0xff 463>,
   <0xff 464>,
   <0xff 465>,
   <0xff 466>,
   <0xff 468>,
   <0xff 469>,
   <0xff 471>,
   <0xff 472>,
   <0xff 473>,
   <0xff 477>,
   <0xff 478>,
   <0xff 480>,
   <0xff 481>,
   <0xff 482>,
   <0xff 483>,
   <0xff 484>,
   <0xff 485>,
   <0xff 486>,
   <0xff 487>,
   <0xff 488>,
   <0xff 489>,
   <0xff 490>,
   <0xff 494>,
   <0xff 495>,
   <0xff 496>,
   <0xff 497>,
   <0xff 498>,
   <0xff 499>,
   <0xff 503>;

  qcom,gpio-parent = <&tlmm>;
  qcom,gpio-map = <3 1>,
   <4 5>,
   <5 9>,
   <6 11>,
   <7 66>,
   <8 22>,
   <9 24>,
   <10 26>,
   <11 34>,
   <12 36>,
   <13 37>,
   <14 38>,
   <15 40>,
   <16 42>,
   <17 46>,
   <18 50>,
   <19 53>,
   <20 54>,
   <21 56>,
   <22 57>,
   <23 58>,
   <24 59>,
   <25 60>,
   <26 61>,
   <27 62>,
   <28 63>,
   <29 64>,
   <30 71>,
   <31 73>,
   <32 77>,
   <33 78>,
   <34 79>,
   <35 80>,
   <36 82>,
   <37 86>,
   <38 91>,
   <39 92>,
   <40 95>,
   <41 97>,
   <42 101>,
   <43 104>,
   <44 106>,
   <45 108>,
   <46 112>,
   <47 113>,
   <48 110>,
   <50 127>,
   <51 115>,
   <54 116>,
   <55 117>,
   <56 118>,
   <57 119>,
   <58 120>,
   <59 121>,
   <60 122>,
   <61 123>,
   <62 124>,
   <63 125>,
   <64 126>,
   <65 129>,
   <66 131>,
   <67 132>,
   <68 133>,
   <69 145>;
 };
};
# 3501 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-arm-smmu-8998.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm-arm-smmu-8998.dtsi"
# 1 "../arch/arm64/boot/dts/include/dt-bindings/msm/msm-bus-ids.h" 1
# 15 "../arch/arm64/boot/dts/qcom/msm-arm-smmu-8998.dtsi" 2


&soc {
 anoc1_smmu: arm,smmu-anoc1@1680000 {
  status = "ok";
  compatible = "qcom,smmu-v2";
  reg = <0x1680000 0x10000>;
  #iommu-cells = <0>;
  qcom,register-save;
  qcom,skip-init;
  #global-interrupts = <0>;
  interrupts = <0 364 1>,
      <0 365 1>,
      <0 366 1>,
      <0 367 1>,
      <0 368 1>,
      <0 369 1>;
  qcom,msm-bus,name = "smmu-bus-client-anoc1";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,active-only;
  qcom,msm-bus,num-paths = <1>;

  qcom,msm-bus,vectors-KBps =
    <84 10062 0 0>,
    <84 10062 0 1000>;
 };

 anoc2_smmu: arm,smmu-anoc2@16c0000 {
  status = "ok";
  compatible = "qcom,smmu-v2";
  reg = <0x16c0000 0x40000>;
  #iommu-cells = <1>;
  qcom,register-save;
  qcom,skip-init;
  #global-interrupts = <0>;
  interrupts = <0 373 1>,
      <0 374 1>,
      <0 375 1>,
      <0 376 1>,
      <0 377 1>,
      <0 378 1>,
      <0 462 1>,
      <0 463 1>,
      <0 464 1>,
      <0 465 1>;
  qcom,msm-bus,name = "smmu-bus-client-anoc2";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,active-only;
  qcom,msm-bus,num-paths = <1>;

  qcom,msm-bus,vectors-KBps =
    <117 10065 0 0>,
    <117 10065 0 1000>;
 };

 lpass_q6_smmu: arm,smmu-lpass_q6@5100000 {
  status = "ok";
  compatible = "qcom,smmu-v2";
  reg = <0x5100000 0x40000>;
  #iommu-cells = <1>;
  qcom,tz-device-id = "LPASS";
  qcom,register-save;
  qcom,skip-init;
  #global-interrupts = <0>;
  interrupts = <0 226 4>,
      <0 393 4>,
      <0 394 4>,
      <0 395 4>,
      <0 396 4>,
      <0 397 4>,
      <0 398 4>,
      <0 399 4>,
      <0 400 4>,
      <0 401 4>,
      <0 402 4>,
      <0 403 4>,
      <0 137 4>;
  vdd-supply = <&gdsc_hlos1_vote_lpass_adsp>;
  clocks = <&clock_gcc 0xc76f702f>;
  clock-names = "lpass_q6_smmu_clk";
  #clock-cells = <1>;
 };

 mmss_smmu: arm,smmu-mmss@cd00000 {
  status = "ok";
  compatible = "qcom,smmu-v2";
  reg = <0xcd00000 0x40000>;
  #iommu-cells = <1>;
  qcom,register-save;
  qcom,no-smr-check;
  qcom,skip-init;
  #global-interrupts = <0>;
  interrupts = <0 263 4>,
      <0 266 4>,
      <0 267 4>,
      <0 268 4>,
      <0 244 4>,
      <0 245 4>,
      <0 247 4>,
      <0 248 4>,
      <0 249 4>,
      <0 250 4>,
      <0 251 4>,
      <0 252 4>,
      <0 253 4>,
      <0 254 4>,
      <0 255 4>,
      <0 256 4>,
      <0 260 4>,
      <0 261 4>,
      <0 262 4>,
      <0 272 4>;
  vdd-supply = <&gdsc_bimc_smmu>;
  clocks = <&clock_mmss 0x49a394f4>,
   <&clock_mmss 0x4825baf4>,
   <&clock_mmss 0xc365ac39>;
  clock-names = "mmss_mnoc_ahb_clk",
   "mmss_bimc_smmu_ahb_clk",
   "mmss_bimc_smmu_axi_clk";
  #clock-cells = <1>;
  qcom,msm-bus,name = "smmu-bus-client-mmss";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,active-only;
  qcom,msm-bus,num-paths = <2>;

  qcom,msm-bus,vectors-KBps =
    <102 722 0 0>, <29 512 0 0>,
    <102 722 0 1000>, <29 512 0 1000>;
 };

 kgsl_smmu: arm,smmu-kgsl@5040000 {
  status = "ok";
  compatible = "qcom,smmu-v2";
  reg = <0x5040000 0x10000>;
  #iommu-cells = <1>;
  qcom-tz-device-id = "GPU";
  qcom,dynamic;
  qcom,register-save;
  qcom,skip-init;
  #global-interrupts = <0>;
  interrupts = <0 329 4>,
      <0 330 4>,
      <0 331 1>;
  qcom,deferred-regulator-disable-delay = <80>;
  vdd-supply = <&gdsc_gpu_cx>;
  clocks = <&clock_gcc 0x72f20a57>,
   <&clock_gcc 0x3edd69ad>,
   <&clock_gcc 0x3909459b>;

  clock-names = "gcc_gpu_cfg_ahb_clk",
   "gcc_bimc_gfx_clk",
   "gcc_gpu_bimc_gfx_clk";
  #clock-cells = <1>;
 };

 iommu_test_device {
  compatible = "iommu-debug-test";






  iommus = <&mmss_smmu 42>;
 };

 iommu_coherent_test_device {
  compatible = "iommu-debug-test";






  iommus = <&mmss_smmu 43>;
  dma-coherent;
 };
};
# 3502 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-arm-smmu-impl-defs-8998.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm-arm-smmu-impl-defs-8998.dtsi"
&kgsl_smmu {
 attach-impl-defs = <0x6000 0x2378>,
  <0x6060 0x1055>,
  <0x6470 0x110011>,
  <0x6478 0x0>,
  <0x647c 0x1000100>,
  <0x6480 0x81108110>,
  <0x6484 0x81108110>,
  <0x6488 0x3e003e0>,
  <0x648c 0x3e003e0>,
  <0x6490 0x80008010>,
  <0x6494 0x8020>,
  <0x649c 0x6>,
  <0x6800 0x6>,
  <0x6900 0x3ff>,
  <0x6924 0x604>,
  <0x6928 0x11000>,
  <0x6930 0x800>,
  <0x6960 0x3>,
  <0x6b64 0x1a5551>,
  <0x6b68 0x2aaa2f82>;
};

&lpass_q6_smmu {
 attach-impl-defs = <0x6000 0x3270>,
  <0x6060 0x1055>,
  <0x6070 0xe0>,
  <0x6074 0xe0>,
  <0x6078 0xe0>,
  <0x607c 0xe0>,
  <0x60f0 0xc0>,
  <0x60f4 0xc8>,
  <0x60f8 0xd0>,
  <0x60fc 0xd8>,
  <0x6170 0x0>,
  <0x6174 0x30>,
  <0x6178 0x60>,
  <0x617c 0x90>,
  <0x6270 0x0>,
  <0x6274 0x2>,
  <0x6278 0x4>,
  <0x627c 0x6>,
  <0x62f0 0x8>,
  <0x62f4 0xe>,
  <0x62f8 0x14>,
  <0x62fc 0x1a>,
  <0x6370 0x20>,
  <0x6374 0x40>,
  <0x6378 0x60>,
  <0x637c 0x80>,
  <0x67a0 0x0>,
  <0x67a4 0x0>,
  <0x67a8 0x20>,
  <0x67b0 0x0>,
  <0x67b4 0x8>,
  <0x67b8 0xc8>,
  <0x67d0 0x4>,
  <0x67dc 0x8>,
  <0x67e0 0x8>,
  <0x6800 0x6>,
  <0x6900 0x3ff>,
  <0x6924 0x202>,
  <0x6928 0x10a00>,
  <0x6930 0x500>,
  <0x6b64 0x121151>,
  <0x6b68 0x8a840080>,
  <0x6c00 0x0>,
  <0x6c04 0x0>,
  <0x6c08 0x0>,
  <0x6c0c 0x0>,
  <0x6c10 0x1>,
  <0x6c14 0x1>,
  <0x6c18 0x1>,
  <0x6c1c 0x1>,
  <0x6c20 0x2>,
  <0x6c24 0x2>,
  <0x6c28 0x2>,
  <0x6c2c 0x2>,
  <0x6c30 0x3>,
  <0x6c34 0x3>,
  <0x6c38 0x3>,
  <0x6c3c 0x3>;
};

&mmss_smmu {
 attach-impl-defs = <0x6000 0x3270>,
  <0x6060 0x1055>,
  <0x6800 0x6>,
  <0x6900 0x3ff>,
  <0x6924 0x204>,
  <0x6928 0x11002>,
  <0x6930 0x800>,
  <0x6960 0xffffffff>,
  <0x6964 0xffffffff>,
  <0x6968 0xffffffff>,
  <0x696c 0xffffffff>,
  <0x6b48 0x330330>,
  <0x6b4c 0x81>,
  <0x6b50 0x3333>,
  <0x6b54 0x3333>,
  <0x6b64 0x1a5555>,
  <0x6b68 0x9aaa892a>,
  <0x6b70 0x10100002>,
  <0x6b74 0x10100002>,
  <0x6b78 0x10100002>,
  <0x6b80 0x20042004>,
  <0x6b84 0x20042004>;
};

&anoc1_smmu {
 attach-impl-defs = <0x6000 0x3270>,
  <0x6060 0x1055>,
  <0x6070 0x19>,
  <0x6074 0x39>,
  <0x6078 0x41>,
  <0x607c 0x59>,
  <0x6080 0x95>,
  <0x6084 0x98>,
  <0x6088 0xc0>,
  <0x608c 0xc0>,
  <0x60f0 0x0>,
  <0x60f4 0x2>,
  <0x60f8 0x5>,
  <0x60fc 0x8>,
  <0x6100 0x16>,
  <0x6104 0x17>,
  <0x6108 0x19>,
  <0x610c 0x19>,
  <0x6170 0x0>,
  <0x6174 0x0>,
  <0x6178 0x0>,
  <0x617c 0x0>,
  <0x6180 0x0>,
  <0x6184 0x0>,
  <0x6188 0x0>,
  <0x618c 0x0>,
  <0x6270 0x0>,
  <0x6274 0xd>,
  <0x6278 0xe>,
  <0x627c 0x12>,
  <0x6280 0x16>,
  <0x6284 0x16>,
  <0x6288 0x18>,
  <0x628c 0x18>,
  <0x62f0 0x18>,
  <0x62f4 0x1b>,
  <0x62f8 0x1c>,
  <0x62fc 0x24>,
  <0x6300 0x28>,
  <0x6304 0x2b>,
  <0x6308 0x31>,
  <0x630c 0x31>,
  <0x6370 0x31>,
  <0x6374 0x34>,
  <0x6378 0x35>,
  <0x637c 0x47>,
  <0x6380 0x4f>,
  <0x6384 0x54>,
  <0x6388 0x60>,
  <0x638c 0x60>,
  <0x67a0 0x0>,
  <0x67a4 0xa7>,
  <0x67a8 0xc0>,
  <0x67b0 0x0>,
  <0x67b4 0x18>,
  <0x67b8 0x7c>,
  <0x67d0 0x0>,
  <0x67dc 0x4>,
  <0x67e0 0x8>,
  <0x6800 0x6>,
  <0x6900 0x3ff>,
  <0x6b64 0x121151>,
  <0x6b68 0xbb804080>,
  <0x6c00 0x0>,
  <0x6c04 0x0>,
  <0x6c08 0x0>,
  <0x6c0c 0x0>,
  <0x6c10 0x0>,
  <0x6c14 0x0>,
  <0x6c18 0x0>,
  <0x6c1c 0x0>,
  <0x6c20 0x0>,
  <0x6c24 0x0>,
  <0x6c28 0x0>,
  <0x6c2c 0x0>,
  <0x6c30 0x0>,
  <0x6c34 0x0>,
  <0x6c38 0x0>,
  <0x6c3c 0x0>,
  <0x6c40 0x0>,
  <0x6c44 0x0>,
  <0x6c48 0x0>,
  <0x6c4c 0x0>,
  <0x6c50 0x0>,
  <0x6c54 0x0>,
  <0x6c58 0x0>,
  <0x6c5c 0x0>,
  <0x6c60 0x0>,
  <0x6c64 0x0>,
  <0x6c68 0x0>,
  <0x6c6c 0x0>,
  <0x6c70 0x0>,
  <0x6c74 0x0>,
  <0x6c78 0x0>,
  <0x6c7c 0x0>,
  <0x6c80 0x0>,
  <0x6c84 0x1>,
  <0x6c88 0x0>,
  <0x6c8c 0x0>,
  <0x6c90 0x4>,
  <0x6c94 0x3>,
  <0x6c98 0x2>,
  <0x6c9c 0x0>,
  <0x6ca0 0x5>,
  <0x6ca4 0x5>,
  <0x6ca8 0x0>,
  <0x6cac 0x0>,
  <0x6cb0 0x0>,
  <0x6cb4 0x0>,
  <0x6cb8 0x0>,
  <0x6cbc 0x0>,
  <0x6cc0 0x0>,
  <0x6cc4 0x0>,
  <0x6cc8 0x0>,
  <0x6ccc 0x0>,
  <0x6cd0 0x0>,
  <0x6cd4 0x0>,
  <0x6cd8 0x0>,
  <0x6cdc 0x0>,
  <0x6ce0 0x0>,
  <0x6ce4 0x0>,
  <0x6ce8 0x0>,
  <0x6cec 0x0>,
  <0x6cf0 0x0>,
  <0x6cf4 0x0>,
  <0x6cf8 0x0>,
  <0x6cfc 0x0>,
  <0x6d00 0x0>,
  <0x6d04 0x0>,
  <0x6d08 0x0>,
  <0x6d0c 0x0>,
  <0x6d10 0x0>,
  <0x6d14 0x0>,
  <0x6d18 0x0>,
  <0x6d1c 0x0>,
  <0x6d20 0x0>,
  <0x6d24 0x0>,
  <0x6d28 0x0>,
  <0x6d2c 0x0>,
  <0x6d30 0x0>,
  <0x6d34 0x0>,
  <0x6d38 0x0>,
  <0x6d3c 0x0>,
  <0x6d40 0x0>,
  <0x6d44 0x0>,
  <0x6d48 0x0>,
  <0x6d4c 0x0>,
  <0x6d50 0x0>,
  <0x6d54 0x0>,
  <0x6d58 0x0>,
  <0x6d5c 0x0>,
  <0x6d60 0x0>,
  <0x6d64 0x0>,
  <0x6d68 0x0>,
  <0x6d6c 0x0>,
  <0x6d70 0x0>,
  <0x6d74 0x0>,
  <0x6d78 0x0>,
  <0x6d7c 0x0>,
  <0x6d80 0x0>,
  <0x6d84 0x0>,
  <0x6d88 0x0>,
  <0x6d8c 0x0>,
  <0x6d90 0x0>,
  <0x6d94 0x0>,
  <0x6d98 0x0>,
  <0x6d9c 0x0>,
  <0x6da0 0x0>,
  <0x6da4 0x0>,
  <0x6da8 0x0>,
  <0x6dac 0x0>,
  <0x6db0 0x0>,
  <0x6db4 0x0>,
  <0x6db8 0x0>,
  <0x6dbc 0x0>,
  <0x6dc0 0x0>,
  <0x6dc4 0x0>,
  <0x6dc8 0x0>,
  <0x6dcc 0x0>,
  <0x6dd0 0x0>,
  <0x6dd4 0x0>,
  <0x6dd8 0x0>,
  <0x6ddc 0x0>,
  <0x6de0 0x0>,
  <0x6de4 0x0>,
  <0x6de8 0x0>,
  <0x6dec 0x0>,
  <0x6df0 0x0>,
  <0x6df4 0x0>,
  <0x6df8 0x0>,
  <0x6dfc 0x0>;
};

&anoc2_smmu {
 attach-impl-defs = <0x6000 0x3270>,
  <0x6060 0x1055>,
  <0x6070 0x12>,
  <0x6074 0x26>,
  <0x6078 0x3a>,
  <0x607c 0x3c>,
  <0x6080 0x3f>,
  <0x6084 0x67>,
  <0x6088 0x6c>,
  <0x608c 0x74>,
  <0x6090 0x7c>,
  <0x6094 0x80>,
  <0x6098 0xa0>,
  <0x609c 0xa0>,
  <0x60a0 0xa0>,
  <0x60a4 0xa0>,
  <0x60a8 0xa0>,
  <0x60ac 0xa0>,
  <0x60f0 0x0>,
  <0x60f4 0x1>,
  <0x60f8 0x3>,
  <0x60fc 0x4>,
  <0x6100 0x5>,
  <0x6104 0x7>,
  <0x6108 0x8>,
  <0x610c 0x10>,
  <0x6110 0x10>,
  <0x6114 0x10>,
  <0x6118 0x12>,
  <0x611c 0x12>,
  <0x6120 0x12>,
  <0x6124 0x12>,
  <0x6128 0x12>,
  <0x612c 0x12>,
  <0x6170 0x0>,
  <0x6174 0x0>,
  <0x6178 0x0>,
  <0x617c 0x0>,
  <0x6180 0x0>,
  <0x6184 0x0>,
  <0x6188 0x0>,
  <0x618c 0x0>,
  <0x6190 0x0>,
  <0x6194 0x0>,
  <0x6198 0x0>,
  <0x619c 0x0>,
  <0x61a0 0x0>,
  <0x61a4 0x0>,
  <0x61a8 0x0>,
  <0x61ac 0x0>,
  <0x6270 0x0>,
  <0x6274 0x1>,
  <0x6278 0x2>,
  <0x627c 0x4>,
  <0x6280 0x4>,
  <0x6284 0x6>,
  <0x6288 0x6>,
  <0x628c 0x18>,
  <0x6290 0x1a>,
  <0x6294 0x1a>,
  <0x6298 0x1e>,
  <0x629c 0x1e>,
  <0x62a0 0x1e>,
  <0x62a4 0x1e>,
  <0x62a8 0x1e>,
  <0x62ac 0x1e>,
  <0x62f0 0x1e>,
  <0x62f4 0x24>,
  <0x62f8 0x2a>,
  <0x62fc 0x2c>,
  <0x6300 0x2d>,
  <0x6304 0x33>,
  <0x6308 0x34>,
  <0x630c 0x3a>,
  <0x6310 0x3c>,
  <0x6314 0x44>,
  <0x6318 0x48>,
  <0x631c 0x48>,
  <0x6320 0x48>,
  <0x6324 0x48>,
  <0x6328 0x48>,
  <0x632c 0x48>,
  <0x6370 0x48>,
  <0x6374 0x4d>,
  <0x6378 0x52>,
  <0x637c 0x56>,
  <0x6380 0x59>,
  <0x6384 0x63>,
  <0x6388 0x68>,
  <0x638c 0x70>,
  <0x6390 0x78>,
  <0x6394 0x88>,
  <0x6398 0x90>,
  <0x639c 0x90>,
  <0x63a0 0x90>,
  <0x63a4 0x90>,
  <0x63a8 0x90>,
  <0x63ac 0x90>,
  <0x67a0 0x0>,
  <0x67a4 0x8e>,
  <0x67a8 0xa0>,
  <0x67b0 0x0>,
  <0x67b4 0x1e>,
  <0x67b8 0xc6>,
  <0x67d0 0x0>,
  <0x67dc 0x4>,
  <0x67e0 0x8>,
  <0x6800 0x6>,
  <0x6900 0x3ff>,
  <0x6b48 0x330331>,
  <0x6b4c 0x81>,
  <0x6b50 0x1313>,
  <0x6b64 0x121155>,
  <0x6b68 0xea880920>,
  <0x6b70 0x10100101>,
  <0x6b74 0xc0c0000>,
  <0x6b78 0xc0c0000>,
  <0x6b80 0x20012001>,
  <0x6b84 0x20012001>,
  <0x6c00 0x5>,
  <0x6c04 0x0>,
  <0x6c08 0x5>,
  <0x6c0c 0x0>,
  <0x6c10 0x5>,
  <0x6c14 0x0>,
  <0x6c18 0x5>,
  <0x6c1c 0x0>,
  <0x6c20 0x5>,
  <0x6c24 0x0>,
  <0x6c28 0x0>,
  <0x6c2c 0x0>,
  <0x6c30 0x0>,
  <0x6c34 0x0>,
  <0x6c38 0x0>,
  <0x6c3c 0x0>,
  <0x6c40 0x0>,
  <0x6c44 0x0>,
  <0x6c48 0x0>,
  <0x6c4c 0x0>,
  <0x6c50 0x0>,
  <0x6c54 0x0>,
  <0x6c58 0x0>,
  <0x6c5c 0x0>,
  <0x6c60 0x0>,
  <0x6c64 0x0>,
  <0x6c68 0x0>,
  <0x6c6c 0x0>,
  <0x6c70 0x0>,
  <0x6c74 0x0>,
  <0x6c78 0x0>,
  <0x6c7c 0x0>,
  <0x6c80 0x0>,
  <0x6c84 0x0>,
  <0x6c88 0x0>,
  <0x6c8c 0x0>,
  <0x6c90 0x0>,
  <0x6c94 0x0>,
  <0x6c98 0x0>,
  <0x6c9c 0x0>,
  <0x6ca0 0x0>,
  <0x6ca4 0x0>,
  <0x6ca8 0x0>,
  <0x6cac 0x0>,
  <0x6cb0 0x0>,
  <0x6cb4 0x0>,
  <0x6cb8 0x0>,
  <0x6cbc 0x0>,
  <0x6cc0 0x0>,
  <0x6cc4 0x0>,
  <0x6cc8 0x0>,
  <0x6ccc 0x0>,
  <0x6cd0 0x0>,
  <0x6cd4 0x0>,
  <0x6cd8 0x0>,
  <0x6cdc 0x0>,
  <0x6ce0 0x0>,
  <0x6ce4 0x0>,
  <0x6ce8 0x0>,
  <0x6cec 0x0>,
  <0x6cf0 0x0>,
  <0x6cf4 0x0>,
  <0x6cf8 0x0>,
  <0x6cfc 0x0>,
  <0x6d00 0x8>,
  <0x6d04 0x0>,
  <0x6d08 0x8>,
  <0x6d0c 0x0>,
  <0x6d10 0x7>,
  <0x6d14 0x0>,
  <0x6d18 0x3>,
  <0x6d1c 0x2>,
  <0x6d20 0x4>,
  <0x6d24 0x0>,
  <0x6d28 0x4>,
  <0x6d2c 0x0>,
  <0x6d30 0x6>,
  <0x6d34 0x0>,
  <0x6d38 0x9>,
  <0x6d3c 0x0>,
  <0x6d40 0x0>,
  <0x6d44 0x1>,
  <0x6d48 0x4>,
  <0x6d4c 0x0>,
  <0x6d50 0x4>,
  <0x6d54 0x0>,
  <0x6d58 0x0>,
  <0x6d5c 0x0>,
  <0x6d60 0x0>,
  <0x6d64 0x0>,
  <0x6d68 0x0>,
  <0x6d6c 0x0>,
  <0x6d70 0x0>,
  <0x6d74 0x0>,
  <0x6d78 0x0>,
  <0x6d7c 0x0>,
  <0x6d80 0x0>,
  <0x6d84 0x0>,
  <0x6d88 0x0>,
  <0x6d8c 0x0>,
  <0x6d90 0x0>,
  <0x6d94 0x0>,
  <0x6d98 0x0>,
  <0x6d9c 0x0>,
  <0x6da0 0x0>,
  <0x6da4 0x0>,
  <0x6da8 0x0>,
  <0x6dac 0x0>,
  <0x6db0 0x0>,
  <0x6db4 0x0>,
  <0x6db8 0x0>,
  <0x6dbc 0x0>,
  <0x6dc0 0x0>,
  <0x6dc4 0x0>,
  <0x6dc8 0x0>,
  <0x6dcc 0x0>,
  <0x6dd0 0x0>,
  <0x6dd4 0x0>,
  <0x6dd8 0x0>,
  <0x6ddc 0x0>,
  <0x6de0 0x0>,
  <0x6de4 0x0>,
  <0x6de8 0x0>,
  <0x6dec 0x0>,
  <0x6df0 0x0>,
  <0x6df4 0x0>,
  <0x6df8 0x0>,
  <0x6dfc 0x0>;
};
# 3503 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8998-ion.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8998-ion.dtsi"
&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  system_heap: qcom,ion-heap@25 {
   reg = <25>;
   qcom,ion-heap-type = "SYSTEM";
  };

  qcom,ion-heap@22 {
   reg = <22>;
   memory-region = <&adsp_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@27 {
   reg = <27>;
   memory-region = <&qseecom_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@13 {
   reg = <13>;
   memory-region = <&sp_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@10 {
   reg = <10>;
   memory-region = <&secure_display_memory>;
   qcom,ion-heap-type = "HYP_CMA";
  };

  qcom,ion-heap@9 {
   reg = <9>;
   qcom,ion-heap-type = "SYSTEM_SECURE";
  };
 };
};
# 3504 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8998-camera.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8998-camera.dtsi"
&soc {
 qcom,msm-cam@8c0000 {
  compatible = "qcom,msm-cam";
  reg = <0x8c0000 0x40000>;
  reg-names = "msm-cam";
  status = "ok";
  bus-vectors = "suspend", "svs", "nominal", "turbo";
  qcom,bus-votes = <0 300000000 640000000 640000000>;
 };

 qcom,csiphy@ca34000 {
  cell-index = <0>;
  compatible = "qcom,csiphy-v5.0", "qcom,csiphy";
  reg = <0xca34000 0x1000>;
  reg-names = "csiphy";
  interrupts = <0 78 0>;
  interrupt-names = "csiphy";
  gdscr-supply = <&gdsc_camss_top>;
  bimc_smmu-supply = <&gdsc_bimc_smmu>;
  qcom,cam-vreg-name = "gdscr", "bimc_smmu";
  clocks = <&clock_gcc 0xdb4b31e6>,
   <&clock_mmss 0x49a394f4>,
   <&clock_mmss 0x4825baf4>,
   <&clock_mmss 0xc365ac39>,
   <&clock_mmss 0xa51f2c1d>,
   <&clock_mmss 0x120618d6>,
   <&clock_mmss 0x227e65bc>,
   <&clock_mmss 0xccfe39ef>,
   <&clock_mmss 0x56114361>,
   <&clock_mmss 0xc8a309be>,
   <&clock_mmss 0x7a78864e>,
   <&clock_mmss 0xbda4f0e3>,
   <&clock_mmss 0x8cceb70a>,
   <&clock_mmss 0x96c81af8>;
  clock-names = "mmssnoc_axi", "mnoc_ahb",
   "bmic_smmu_ahb", "bmic_smmu_axi",
   "camss_ahb_clk", "camss_top_ahb_clk",
   "csi_src_clk", "csi_clk", "cphy_csid_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ispif_ahb_clk", "csiphy_clk_src", "csiphy_clk";
  qcom,clock-rates = <0 0 0 0 0 0 274290000 0 0 200000000 0
   0 274290000 0>;
  status = "ok";
 };

 qcom,csiphy@ca35000 {
  cell-index = <1>;
  compatible = "qcom,csiphy-v5.0", "qcom,csiphy";
  reg = <0xca35000 0x1000>;
  reg-names = "csiphy";
  interrupts = <0 79 0>;
  interrupt-names = "csiphy";
  gdscr-supply = <&gdsc_camss_top>;
  bimc_smmu-supply = <&gdsc_bimc_smmu>;
  qcom,cam-vreg-name = "gdscr", "bimc_smmu";
  clocks = <&clock_gcc 0xdb4b31e6>,
   <&clock_mmss 0x49a394f4>,
   <&clock_mmss 0x4825baf4>,
   <&clock_mmss 0xc365ac39>,
   <&clock_mmss 0xa51f2c1d>,
   <&clock_mmss 0x120618d6>,
   <&clock_mmss 0x6a2a6c36>,
   <&clock_mmss 0x3eeeaac0>,
   <&clock_mmss 0x79fbcd8a>,
   <&clock_mmss 0x7c0fe23a>,
   <&clock_mmss 0x6e6c1de5>,
   <&clock_mmss 0xbda4f0e3>,
   <&clock_mmss 0x8cceb70a>,
   <&clock_mmss 0xee9ac2bb>;
  clock-names = "mmssnoc_axi", "mnoc_ahb",
   "bmic_smmu_ahb", "bmic_smmu_axi",
   "camss_ahb_clk", "camss_top_ahb_clk",
   "csi_src_clk", "csi_clk", "cphy_csid_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ispif_ahb_clk", "csiphy_clk_src", "csiphy_clk";
  qcom,clock-rates = <0 0 0 0 0 0 274290000 0 0 200000000 0
   0 274290000 0>;
  status = "ok";
 };

 qcom,csiphy@ca36000 {
  cell-index = <2>;
  compatible = "qcom,csiphy-v5.0", "qcom,csiphy";
  reg = <0xca36000 0x1000>;
  reg-names = "csiphy";
  interrupts = <0 80 0>;
  interrupt-names = "csiphy";
  gdscr-supply = <&gdsc_camss_top>;
  bimc_smmu-supply = <&gdsc_bimc_smmu>;
  qcom,cam-vreg-name = "gdscr", "bimc_smmu";
  clocks = <&clock_gcc 0xdb4b31e6>,
   <&clock_mmss 0x49a394f4>,
   <&clock_mmss 0x4825baf4>,
   <&clock_mmss 0xc365ac39>,
   <&clock_mmss 0xa51f2c1d>,
   <&clock_mmss 0x120618d6>,
   <&clock_mmss 0x4113589f>,
   <&clock_mmss 0x94524569>,
   <&clock_mmss 0xf295e3ef>,
   <&clock_mmss 0x62ffea9c>,
   <&clock_mmss 0x0235e2de>,
   <&clock_mmss 0xbda4f0e3>,
   <&clock_mmss 0x8cceb70a>,
   <&clock_mmss 0x3365e70e>;
  clock-names = "mmssnoc_axi", "mnoc_ahb",
   "bmic_smmu_ahb", "bmic_smmu_axi",
   "camss_ahb_clk", "camss_top_ahb_clk",
   "csi_src_clk", "csi_clk", "cphy_csid_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ispif_ahb_clk", "csiphy_clk_src", "csiphy_clk";
  qcom,clock-rates = <0 0 0 0 0 0 274290000 0 0 200000000 0
   0 274290000 0>;
  status = "ok";
 };

 qcom,csid@ca30000 {
  cell-index = <0>;
  compatible = "qcom,csid-v5.0", "qcom,csid";
  reg = <0xca30000 0x400>;
  reg-names = "csid";
  interrupts = <0 296 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8998_l2>;
  gdscr-supply = <&gdsc_camss_top>;
  vdd_sec-supply = <&pm8998_l1>;
  bimc_smmu-supply = <&gdsc_bimc_smmu>;
  qcom,cam-vreg-name = "vdd_sec", "gdscr", "bimc_smmu";
  clocks = <&clock_gcc 0xdb4b31e6>,
   <&clock_mmss 0x49a394f4>,
   <&clock_mmss 0x4825baf4>,
   <&clock_mmss 0xc365ac39>,
   <&clock_mmss 0xa51f2c1d>,
   <&clock_mmss 0x120618d6>,
   <&clock_mmss 0xbda4f0e3>,
   <&clock_mmss 0x227e65bc>,
   <&clock_mmss 0x8cceb70a>,
   <&clock_mmss 0xccfe39ef>,
   <&clock_mmss 0x2b58d241>,
   <&clock_mmss 0x01d5bf83>,
   <&clock_mmss 0x9e26509d>,
   <&clock_mmss 0x56114361>;
  clock-names = "mmssnoc_axi", "mnoc_ahb",
   "bmic_smmu_ahb", "bmic_smmu_axi",
   "camss_ahb_clk", "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src",
   "csi_clk", "csi_ahb_clk", "csi_rdi_clk",
   "csi_pix_clk", "cphy_csid_clk";
  qcom,clock-rates = <0 0 0 0 0 0 0 274290000 274290000
   0 0 0 0 0>;
  status = "ok";
 };

 qcom,csid@ca30400 {
  cell-index = <1>;
  compatible = "qcom,csid-v5.0", "qcom,csid";
  reg = <0xca30400 0x400>;
  reg-names = "csid";
  interrupts = <0 297 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8998_l2>;
  gdscr-supply = <&gdsc_camss_top>;
  vdd_sec-supply = <&pm8998_l1>;
  bimc_smmu-supply = <&gdsc_bimc_smmu>;
  qcom,cam-vreg-name = "vdd_sec", "gdscr", "bimc_smmu";
  clocks = <&clock_gcc 0xdb4b31e6>,
   <&clock_mmss 0x49a394f4>,
   <&clock_mmss 0x4825baf4>,
   <&clock_mmss 0xc365ac39>,
   <&clock_mmss 0xa51f2c1d>,
   <&clock_mmss 0x120618d6>,
   <&clock_mmss 0xbda4f0e3>,
   <&clock_mmss 0x6a2a6c36>,
   <&clock_mmss 0x8cceb70a>,
   <&clock_mmss 0x3eeeaac0>,
   <&clock_mmss 0x7073244b>,
   <&clock_mmss 0x43185024>,
   <&clock_mmss 0xf1375139>,
   <&clock_mmss 0x79fbcd8a>;
  clock-names = "mmssnoc_axi", "mnoc_ahb",
   "bmic_smmu_ahb", "bmic_smmu_axi",
   "camss_ahb_clk", "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src",
   "csi_clk", "csi_ahb_clk", "csi_rdi_clk",
   "csi_pix_clk", "cphy_csid_clk";
  qcom,clock-rates = <0 0 0 0 0 0 0 274290000 274290000
    0 0 0 0 0>;
  status = "ok";
 };

 qcom,csid@ca30800 {
  cell-index = <2>;
  compatible = "qcom,csid-v5.0", "qcom,csid";
  reg = <0xca30800 0x400>;
  reg-names = "csid";
  interrupts = <0 298 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8998_l2>;
  gdscr-supply = <&gdsc_camss_top>;
  vdd_sec-supply = <&pm8998_l1>;
  bimc_smmu-supply = <&gdsc_bimc_smmu>;
  qcom,cam-vreg-name = "vdd_sec", "gdscr", "bimc_smmu";
  clocks = <&clock_gcc 0xdb4b31e6>,
   <&clock_mmss 0x49a394f4>,
   <&clock_mmss 0x4825baf4>,
   <&clock_mmss 0xc365ac39>,
   <&clock_mmss 0xa51f2c1d>,
   <&clock_mmss 0x120618d6>,
   <&clock_mmss 0xbda4f0e3>,
   <&clock_mmss 0x4113589f>,
   <&clock_mmss 0x8cceb70a>,
   <&clock_mmss 0x94524569>,
   <&clock_mmss 0x681c1479>,
   <&clock_mmss 0x4bf01dc5>,
   <&clock_mmss 0xf4de617d>,
   <&clock_mmss 0xf295e3ef>;
  clock-names = "mmssnoc_axi", "mnoc_ahb",
   "bmic_smmu_ahb", "bmic_smmu_axi",
   "camss_ahb_clk", "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src",
   "csi_clk", "csi_ahb_clk", "csi_rdi_clk",
   "csi_pix_clk", "cphy_csid_clk";
  qcom,clock-rates = <0 0 0 0 0 0 0 274290000 274290000
    0 0 0 0 0>;
  status = "ok";
 };

 qcom,csid@ca30c00 {
  cell-index = <3>;
  compatible = "qcom,csid-v5.0", "qcom,csid";
  reg = <0xca30c00 0x400>;
  reg-names = "csid";
  interrupts = <0 299 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8998_l2>;
  gdscr-supply = <&gdsc_camss_top>;
  vdd_sec-supply = <&pm8998_l1>;
  bimc_smmu-supply = <&gdsc_bimc_smmu>;
  qcom,cam-vreg-name = "vdd_sec", "gdscr", "bimc_smmu";
  clocks = <&clock_gcc 0xdb4b31e6>,
   <&clock_mmss 0x49a394f4>,
   <&clock_mmss 0x4825baf4>,
   <&clock_mmss 0xc365ac39>,
   <&clock_mmss 0xa51f2c1d>,
   <&clock_mmss 0x120618d6>,
   <&clock_mmss 0xbda4f0e3>,
   <&clock_mmss 0xfd934012>,
   <&clock_mmss 0x8cceb70a>,
   <&clock_mmss 0x55e4bbae>,
   <&clock_mmss 0xfae7c29b>,
   <&clock_mmss 0x6983a4cd>,
   <&clock_mmss 0xc166a015>,
   <&clock_mmss 0x100188e9>;
  clock-names = "mmssnoc_axi", "mnoc_ahb",
   "bmic_smmu_ahb", "bmic_smmu_axi",
   "camss_ahb_clk", "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src",
   "csi_clk", "csi_ahb_clk", "csi_rdi_clk",
   "csi_pix_clk", "cphy_csid_clk";
  qcom,clock-rates = <0 0 0 0 0 0 0 274290000 274290000
    0 0 0 0 0>;
  status = "ok";
 };

 qcom,cam_smmu {
  compatible = "qcom,msm-cam-smmu";
  status = "ok";

  msm_cam_smmu_cb1 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&mmss_smmu 0xc00>,
     <&mmss_smmu 0xc01>,
     <&mmss_smmu 0xc02>,
     <&mmss_smmu 0xc03>;
   label = "vfe";
   qcom,scratch-buf-support;
  };

  msm_cam_smmu_cb2 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&mmss_smmu 0xa00>;
   label = "cpp";
  };

  msm_cam_smmu_cb3 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&mmss_smmu 0xa01>;
   label = "camera_fd";
  };

  msm_cam_smmu_cb4 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&mmss_smmu 0x800>;
   label = "jpeg_enc0";
  };

  msm_cam_smmu_cb5 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&mmss_smmu 0x801>;
   label = "jpeg_dma";
  };
 };

 qcom,fd@caa4000 {
  cell-index = <0>;
  compatible = "qcom,face-detection";
  reg = <0xcaa4000 0x800>,
   <0xcaa5000 0x400>,
   <0xca80000 0x3000>;
  reg-names = "fd_core", "fd_misc", "fd_vbif";
  interrupts = <0 293 0>;
  interrupt-names = "fd";
  smmu-vdd-supply = <&gdsc_bimc_smmu>;
  camss-vdd-supply = <&gdsc_camss_top>;
  vdd-supply = <&gdsc_cpp>;
  qcom,vdd-names = "smmu-vdd", "camss-vdd", "vdd";
  clocks = <&clock_gcc 0xdb4b31e6>,
   <&clock_mmss 0x49a394f4>,
   <&clock_mmss 0x4825baf4>,
   <&clock_mmss 0xc365ac39>,
   <&clock_mmss 0xa51f2c1d>,
   <&clock_mmss 0x120618d6>,
   <&clock_mmss 0x749e7eb0>,
   <&clock_mmss 0x8ea480c5>,
   <&clock_mmss 0x4ff1da4d>,
   <&clock_mmss 0xd84e390b>,
   <&clock_mmss 0x1b33a88e>;
  clock-names = "mmssnoc_axi",
   "mmss_mnoc_ahb_clk",
   "mmss_bimc_smmu_ahb_clk",
   "mmss_bimc_smmu_axi_clk",
   "mmss_camss_ahb_clk",
   "mmss_camss_top_ahb_clk",
   "mmss_fd_core_clk",
   "mmss_fd_core_uar_clk",
   "mmss_fd_ahb_clk",
   "mmss_camss_cpp_axi_clk",
   "mmss_camss_cpp_vbif_ahb_clk";
  qcom,clock-rates =
   <0 0 0 0 0 0 404000000 0 0 0 0>,
   <0 0 0 0 0 0 100000000 0 0 0 0>,
   <0 0 0 0 0 0 404000000 0 0 0 0>,
   <0 0 0 0 0 0 404000000 0 0 0 0>;
  qcom,msm-bus,name = "msm_camera_fd";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <106 512 0 0>,
   <106 512 1625 0>,
   <106 512 2995 0>,
   <106 512 7200 0>;
  qcom,fd-vbif-reg-settings = <0x20 0x10000000 0x30000000>,
   <0x24 0x10000000 0x30000000>,
   <0x28 0x10000000 0x30000000>,
   <0x2c 0x10000000 0x30000000>;
  qcom,fd-misc-reg-settings = <0x20 0x2 0x3>,
   <0x24 0x2 0x3>;
  status = "ok";
 };

 qcom,cpp@ca04000 {
  cell-index = <0>;
  compatible = "qcom,cpp";
  reg = <0xca04000 0x100>,
   <0xca80000 0x3000>,
   <0xca18000 0x3000>,
   <0xc8c36D4 0x4>;
  reg-names = "cpp", "cpp_vbif", "cpp_hw", "camss_cpp";
  interrupts = <0 294 0>;
  interrupt-names = "cpp";
  smmu-vdd-supply = <&gdsc_bimc_smmu>;
  camss-vdd-supply = <&gdsc_camss_top>;
  vdd-supply = <&gdsc_cpp>;
  qcom,vdd-names = "smmu-vdd", "camss-vdd", "vdd";
  clocks = <&clock_gcc 0xdb4b31e6>,
   <&clock_mmss 0x49a394f4>,
   <&clock_mmss 0xa51f2c1d>,
   <&clock_mmss 0x120618d6>,
   <&clock_mmss 0x8382f56d>,
   <&clock_mmss 0x8e99ef57>,
   <&clock_mmss 0xd5554f15>,
   <&clock_mmss 0xd84e390b>,
   <&clock_mmss 0x6c6fd3c7>,
   <&clock_mmss 0xc365ac39>,
   <&clock_mmss 0x1b33a88e>;
  clock-names = "mmssnoc_axi_clk",
   "mnoc_ahb_clk",
   "camss_ahb_clk", "camss_top_ahb_clk",
   "cpp_src_clk",
   "cpp_core_clk", "camss_cpp_ahb_clk",
   "camss_cpp_axi_clk", "micro_iface_clk",
   "mmss_smmu_axi_clk", "cpp_vbif_ahb_clk";
  qcom,clock-rates = <0 0 0 0 200000000 200000000 0 0 0 0 0>;
  qcom,min-clock-rate = <200000000>;
  qcom,bus-master = <1>;
  qcom,vbif-qos-setting = <0x550 0x33333333>,
   <0x554 0x03333333>,
   <0x558 0x33333333>,
   <0x55c 0x03333333>,
   <0x560 0x33333333>,
   <0x564 0x03333333>,
   <0x568 0x33333333>,
   <0x56c 0x03333333>,
   <0x570 0x33333333>,
   <0x574 0x03333333>,
   <0x578 0x33333333>,
   <0x57c 0x03333333>,
   <0x580 0x33333333>,
   <0x584 0x03333333>,
   <0x588 0x33333333>,
   <0x58c 0x03333333>;
  status = "ok";
  qcom,msm-bus,name = "msm_camera_cpp";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <106 512 0 0>,
   <106 512 0 0>;
  qcom,msm-bus-vector-dyn-vote;
  resets = <&clock_mmss 0>;
  reset-names = "micro_iface_reset";
  qcom,src-clock-rates = <100000000 200000000 576000000
   600000000>;
  qcom,micro-reset;
  qcom,cpp-fw-payload-info {
   qcom,stripe-base = <790>;
   qcom,plane-base = <715>;
   qcom,stripe-size = <63>;
   qcom,plane-size = <25>;
   qcom,fe-ptr-off = <11>;
   qcom,we-ptr-off = <23>;
   qcom,ref-fe-ptr-off = <17>;
   qcom,ref-we-ptr-off = <36>;
   qcom,we-meta-ptr-off = <42>;
   qcom,fe-mmu-pf-ptr-off = <7>;
   qcom,ref-fe-mmu-pf-ptr-off = <10>;
   qcom,we-mmu-pf-ptr-off = <13>;
   qcom,dup-we-mmu-pf-ptr-off = <18>;
   qcom,ref-we-mmu-pf-ptr-off = <23>;
   qcom,set-group-buffer-len = <135>;
   qcom,dup-frame-indicator-off = <70>;
  };
 };

 qcom,ispif@ca31000 {
  cell-index = <0>;
  compatible = "qcom,ispif-v3.0", "qcom,ispif";
  reg = <0xca31000 0xc00>,
   <0xca00020 0x4>;
  reg-names = "ispif", "csi_clk_mux";
  interrupts = <0 309 0>;
  interrupt-names = "ispif";
  qcom,num-isps = <0x2>;
  camss-vdd-supply = <&gdsc_camss_top>;
  vfe0-vdd-supply = <&gdsc_vfe0>;
  vfe1-vdd-supply = <&gdsc_vfe1>;
  qcom,vdd-names = "camss-vdd", "vfe0-vdd",
    "vfe1-vdd";
  qcom,clock-cntl-support;
  clocks = <&clock_gcc 0xdb4b31e6>,
   <&clock_mmss 0x49a394f4>,
   <&clock_mmss 0xa51f2c1d>,
   <&clock_mmss 0x120618d6>,
   <&clock_mmss 0xbda4f0e3>,
   <&clock_mmss 0x227e65bc>,
   <&clock_mmss 0x6a2a6c36>,
   <&clock_mmss 0x4113589f>,
   <&clock_mmss 0xfd934012>,
   <&clock_mmss 0x01d5bf83>,
   <&clock_mmss 0x43185024>,
   <&clock_mmss 0x4bf01dc5>,
   <&clock_mmss 0x6983a4cd>,
   <&clock_mmss 0x9e26509d>,
   <&clock_mmss 0xf1375139>,
   <&clock_mmss 0xf4de617d>,
   <&clock_mmss 0xc166a015>,
   <&clock_mmss 0xccfe39ef>,
   <&clock_mmss 0x3eeeaac0>,
   <&clock_mmss 0x94524569>,
   <&clock_mmss 0x55e4bbae>,
   <&clock_mmss 0xa0c2bd8f>,
   <&clock_mmss 0xead28288>,
   <&clock_mmss 0x3b30b798>,
   <&clock_mmss 0x4e357366>,
   <&clock_mmss 0xc216b14d>,
   <&clock_mmss 0xfe729af7>;
  clock-names = "mmssnoc_axi", "mnoc_ahb_clk",
   "camss_ahb_clk",
   "camss_top_ahb_clk", "ispif_ahb_clk",
   "csi0_src_clk", "csi1_src_clk",
   "csi2_src_clk", "csi3_src_clk",
   "csi0_rdi_clk", "csi1_rdi_clk",
   "csi2_rdi_clk", "csi3_rdi_clk",
   "csi0_pix_clk", "csi1_pix_clk",
   "csi2_pix_clk", "csi3_pix_clk",
   "camss_csi0_clk", "camss_csi1_clk",
   "camss_csi2_clk", "camss_csi3_clk",
   "vfe0_clk_src",
   "camss_vfe_vfe0_clk",
   "camss_csi_vfe0_clk",
   "vfe1_clk_src",
   "camss_vfe_vfe1_clk",
   "camss_csi_vfe1_clk";
  qcom,clock-rates = <0 0 0 0 0
   0 0 0 0
   0 0 0 0
   0 0 0 0
   0 0 0 0
   0 0 0
   0 0 0>;
  qcom,clock-control = "INIT_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE",
   "INIT_RATE", "INIT_RATE",
   "INIT_RATE", "INIT_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "INIT_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "INIT_RATE",
   "NO_SET_RATE", "NO_SET_RATE";
  status = "ok";
 };

 vfe0: qcom,vfe0@ca10000 {
  cell-index = <0>;
  compatible = "qcom,vfe48";
  reg = <0xca10000 0x4000>,
   <0xca40000 0x3000>;
  reg-names = "vfe", "vfe_vbif";
  interrupts = <0 314 0>;
  interrupt-names = "vfe";
  vdd-supply = <&gdsc_vfe0>;
  camss-vdd-supply = <&gdsc_camss_top>;
  smmu-vdd-supply = <&gdsc_bimc_smmu>;
  qcom,vdd-names = "vdd", "camss-vdd", "smmu-vdd";
  clocks = <&clock_gcc 0xdb4b31e6>,
   <&clock_mmss 0x49a394f4>,
   <&clock_mmss 0x4825baf4>,
   <&clock_mmss 0xc365ac39>,
   <&clock_mmss 0xa51f2c1d>,
   <&clock_mmss 0x120618d6>,
   <&clock_mmss 0xa0c2bd8f>,
   <&clock_mmss 0xead28288>,
   <&clock_mmss 0xa0428287>,
   <&clock_mmss 0x137bd0bd>,
   <&clock_mmss 0x0109a9c6>,
   <&clock_mmss 0xe626d8a1>,
   <&clock_mmss 0x3b30b798>;
  clock-names = "mmssnoc_axi", "mnoc_ahb_clk",
   "bimc_smmu_ahb_clk", "bimc_smmu_axi_clk",
   "camss_ahb_clk", "camss_top_ahb_clk", "vfe_clk_src",
   "camss_vfe_clk", "camss_vfe_stream_clk",
   "camss_vfe_ahb_clk", "camss_vfe_vbif_ahb_clk",
   "camss_vfe_vbif_axi_clk",
   "camss_csi_vfe_clk";
  qcom,clock-rates = <0 0 0 0 0 0 480000000 0 0 0 0 0 0
     0 0 0 0 0 0 576000000 0 0 0 0 0 0
     0 0 0 0 0 0 600000000 0 0 0 0 0 0>;
  status = "ok";
  qos-entries = <8>;
  qos-regs = <0x404 0x408 0x40c 0x410 0x414 0x418
   0x41c 0x420>;
  qos-settings = <0xaaa9aaa9
   0xaaa9aaa9
   0xaaa9aaa9
   0xaaa9aaa9
   0xaaa9aaa9
   0xaaa9aaa9
   0xaaa9aaa9
   0xaaa9aaa9>;
  vbif-entries = <1>;
  vbif-regs = <0x124>;
  vbif-settings = <0x3>;
  ds-entries = <17>;
  ds-regs = <0x424 0x428 0x42c 0x430 0x434
   0x438 0x43c 0x440 0x444 0x448 0x44c
   0x450 0x454 0x458 0x45c 0x460 0x464>;
  ds-settings = <0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0x40000103>;
  qcom,msm-bus,name = "msm_camera_vfe";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <29 512 0 0>,
   <29 512 100000000 100000000>;
  qcom,msm-bus-vector-dyn-vote;
 };

 vfe1: qcom,vfe1@ca14000 {
  cell-index = <1>;
  compatible = "qcom,vfe48";
  reg = <0xca14000 0x4000>,
   <0xca40000 0x3000>;
  reg-names = "vfe", "vfe_vbif";
  interrupts = <0 315 0>;
  interrupt-names = "vfe";
  vdd-supply = <&gdsc_vfe1>;
  camss-vdd-supply = <&gdsc_camss_top>;
  smmu-vdd-supply = <&gdsc_bimc_smmu>;
  qcom,vdd-names = "vdd", "camss-vdd", "smmu-vdd";
  clocks = <&clock_gcc 0xdb4b31e6>,
   <&clock_mmss 0x49a394f4>,
   <&clock_mmss 0x4825baf4>,
   <&clock_mmss 0xc365ac39>,
   <&clock_mmss 0xa51f2c1d>,
   <&clock_mmss 0x120618d6>,
   <&clock_mmss 0x4e357366>,
   <&clock_mmss 0xc216b14d>,
   <&clock_mmss 0x745af3b6>,
   <&clock_mmss 0xac0154c0>,
   <&clock_mmss 0x0109a9c6>,
   <&clock_mmss 0xe626d8a1>,
   <&clock_mmss 0xfe729af7>;
  clock-names = "mmssnoc_axi", "mnoc_ahb_clk",
   "bimc_smmu_ahb_clk", "bimc_smmu_axi_clk",
   "camss_ahb_clk", "camss_top_ahb_clk", "vfe_clk_src",
   "camss_vfe_clk", "camss_vfe_stream_clk",
   "camss_vfe_ahb_clk", "camss_vfe_vbif_ahb_clk",
   "camss_vfe_vbif_axi_clk",
   "camss_csi_vfe_clk";
  qcom,clock-rates = <0 0 0 0 0 0 480000000 0 0 0 0 0 0
     0 0 0 0 0 0 576000000 0 0 0 0 0 0
     0 0 0 0 0 0 600000000 0 0 0 0 0 0>;
  status = "ok";
  qos-entries = <8>;
  qos-regs = <0x404 0x408 0x40c 0x410 0x414 0x418
   0x41c 0x420>;
  qos-settings = <0xaaa9aaa9
   0xaaa9aaa9
   0xaaa9aaa9
   0xaaa9aaa9
   0xaaa9aaa9
   0xaaa9aaa9
   0xaaa9aaa9
   0xaaa9aaa9>;
  vbif-entries = <1>;
  vbif-regs = <0x124>;
  vbif-settings = <0x3>;
  ds-entries = <17>;
  ds-regs = <0x424 0x428 0x42c 0x430 0x434
   0x438 0x43c 0x440 0x444 0x448 0x44c
   0x450 0x454 0x458 0x45c 0x460 0x464>;
  ds-settings = <0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0x40000103>;
  qcom,msm-bus,name = "msm_camera_vfe";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <29 512 0 0>,
   <29 512 100000000 100000000>;
  qcom,msm-bus-vector-dyn-vote;
 };

 qcom,vfe {
  compatible = "qcom,vfe";
  num_child = <2>;
 };

 cci: qcom,cci@ca0c000 {
  cell-index = <0>;
  compatible = "qcom,cci";
  reg = <0xca0c000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "cci";
  interrupts = <0 295 0>;
  interrupt-names = "cci";
  status = "ok";
  mmagic-supply = <&gdsc_bimc_smmu>;
  gdscr-supply = <&gdsc_camss_top>;
  qcom,cam-vreg-name = "mmagic", "gdscr";
  clocks = <&clock_gcc 0xdb4b31e6>,
   <&clock_mmss 0x49a394f4>,
   <&clock_mmss 0x4825baf4>,
   <&clock_mmss 0xc365ac39>,
   <&clock_mmss 0xa51f2c1d>,
   <&clock_mmss 0x120618d6>,
   <&clock_mmss 0x822f3d97>,
   <&clock_mmss 0xfda8bb6a>,
   <&clock_mmss 0x71bb5c97>;
  clock-names = "mmssnoc_axi", "mnoc_ahb", "smmu_ahb", "smmu_axi",
   "camss_ahb_clk", "camss_top_ahb_clk",
   "cci_src_clk", "cci_ahb_clk", "camss_cci_clk";
  qcom,clock-rates = <0 0 0 0 0 0 19200000 0 0>,
   <0 0 0 0 0 0 37500000 0 0>;
  pinctrl-names = "cci_default", "cci_suspend";
   pinctrl-0 = <&cci0_active &cci1_active>;
   pinctrl-1 = <&cci0_suspend &cci1_suspend>;
  gpios = <&tlmm 17 0>,
   <&tlmm 18 0>,
   <&tlmm 19 0>,
   <&tlmm 20 0>;
  qcom,gpio-tbl-num = <0 1 2 3>;
  qcom,gpio-tbl-flags = <1 1 1 1>;
  qcom,gpio-tbl-label = "CCI_I2C_DATA0",
          "CCI_I2C_CLK0",
          "CCI_I2C_DATA1",
          "CCI_I2C_CLK1";
  i2c_freq_100Khz: qcom,i2c_standard_mode {
   status = "disabled";
  };
  i2c_freq_400Khz: qcom,i2c_fast_mode {
   status = "disabled";
  };
  i2c_freq_custom: qcom,i2c_custom_mode {
   status = "disabled";
  };
  i2c_freq_1Mhz: qcom,i2c_fast_plus_mode {
   status = "disabled";
  };
 };

 qcom,jpeg@ca1c000 {
  cell-index = <0>;
  compatible = "qcom,jpeg";
  reg = <0xca1c000 0x4000>,
   <0xca60000 0x3000>;
  reg-names = "jpeg_hw", "jpeg_vbif";
  interrupts = <0 316 0>;
  interrupt-names = "jpeg";
  smmu-vdd-supply = <&gdsc_bimc_smmu>;
  camss-vdd-supply = <&gdsc_camss_top>;
  qcom,vdd-names = "smmu-vdd", "camss-vdd";
  clock-names = "mmssnoc_axi",
   "mmss_mnoc_ahb_clk",
   "mmss_bimc_smmu_ahb_clk",
   "mmss_bimc_smmu_axi_clk",
   "mmss_camss_ahb_clk",
   "mmss_camss_top_ahb_clk",
   "core_clk",
   "mmss_camss_jpeg_ahb_clk",
   "mmss_camss_jpeg_axi_clk";
  clocks = <&clock_gcc 0xdb4b31e6>,
   <&clock_mmss 0x49a394f4>,
   <&clock_mmss 0x4825baf4>,
   <&clock_mmss 0xc365ac39>,
   <&clock_mmss 0xa51f2c1d>,
   <&clock_mmss 0x120618d6>,
   <&clock_mmss 0xc9efa6ac>,
   <&clock_mmss 0xde1fece3>,
   <&clock_mmss 0x7534616b>;
  qcom,clock-rates = <0 0 0 0 0 0 480000000 0 0>;
  qcom,vbif-reg-settings = <0x4 0x1>;
  qcom,prefetch-reg-settings = <0x30c 0x1111>,
   <0x318 0x31>,
   <0x324 0x31>,
   <0x330 0x31>,
   <0x33c 0x0>;
  qcom,msm-bus,name = "msm_camera_jpeg0";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <62 512 0 0>,
   <62 512 1920000 2880000>;
  status = "ok";
 };

 qcom,jpeg@caa0000 {
  cell-index = <3>;
  compatible = "qcom,jpegdma";
  reg = <0xcaa0000 0x4000>,
   <0xca60000 0x3000>;
  reg-names = "jpeg_hw", "jpeg_vbif";
  interrupts = <0 304 0>;
  interrupt-names = "jpeg";
  smmu-vdd-supply = <&gdsc_bimc_smmu>;
  camss-vdd-supply = <&gdsc_camss_top>;
  qcom,vdd-names = "smmu-vdd", "camss-vdd";
  clock-names = "mmssnoc_axi",
   "mmss_mnoc_ahb_clk",
   "mmss_bimc_smmu_ahb_clk",
   "mmss_bimc_smmu_axi_clk",
   "mmss_camss_ahb_clk",
   "mmss_camss_top_ahb_clk",
   "core_clk",
   "mmss_camss_jpeg_ahb_clk",
   "mmss_camss_jpeg_axi_clk";
  clocks = <&clock_gcc 0xdb4b31e6>,
   <&clock_mmss 0x49a394f4>,
   <&clock_mmss 0x4825baf4>,
   <&clock_mmss 0xc365ac39>,
   <&clock_mmss 0xa51f2c1d>,
   <&clock_mmss 0x120618d6>,
   <&clock_mmss 0x371ec109>,
   <&clock_mmss 0xde1fece3>,
   <&clock_mmss 0x7534616b>;
  qcom,clock-rates = <0 0 0 0 0 0 480000000 0 0>;
  qcom,vbif-reg-settings = <0x4 0x1>;
  qcom,prefetch-reg-settings = <0x18c 0x11>,
   <0x1a0 0x31>,
   <0x1b0 0x31>;
  qcom,msm-bus,name = "msm_camera_jpeg_dma";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <62 512 0 0>,
   <62 512 1920000 2880000>;
  qcom,max-ds-factor = <128>;
  status = "ok";
 };
};

&i2c_freq_100Khz {
 qcom,hw-thigh = <201>;
 qcom,hw-tlow = <174>;
 qcom,hw-tsu-sto = <204>;
 qcom,hw-tsu-sta = <231>;
 qcom,hw-thd-dat = <22>;
 qcom,hw-thd-sta = <162>;
 qcom,hw-tbuf = <227>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 qcom,cci-clk-src = <37500000>;
 status = "ok";
};

&i2c_freq_400Khz {
 qcom,hw-thigh = <38>;
 qcom,hw-tlow = <56>;
 qcom,hw-tsu-sto = <40>;
 qcom,hw-tsu-sta = <40>;
 qcom,hw-thd-dat = <22>;
 qcom,hw-thd-sta = <35>;
 qcom,hw-tbuf = <62>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 qcom,cci-clk-src = <37500000>;
 status = "ok";
};

&i2c_freq_custom {
 qcom,hw-thigh = <38>;
 qcom,hw-tlow = <56>;
 qcom,hw-tsu-sto = <40>;
 qcom,hw-tsu-sta = <40>;
 qcom,hw-thd-dat = <22>;
 qcom,hw-thd-sta = <35>;
 qcom,hw-tbuf = <62>;
 qcom,hw-scl-stretch-en = <1>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 qcom,cci-clk-src = <37500000>;
 status = "ok";
};

&i2c_freq_1Mhz {
 qcom,hw-thigh = <16>;
 qcom,hw-tlow = <22>;
 qcom,hw-tsu-sto = <17>;
 qcom,hw-tsu-sta = <18>;
 qcom,hw-thd-dat = <16>;
 qcom,hw-thd-sta = <15>;
 qcom,hw-tbuf = <24>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <3>;
 qcom,hw-tsp = <3>;
 qcom,cci-clk-src = <37500000>;
 status = "ok";
};
# 3505 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8998-vidc.dtsi" 1
# 17 "../arch/arm64/boot/dts/qcom/msm8998-vidc.dtsi"
&soc {
 msm_vidc: qcom,vidc@cc00000 {
  compatible = "qcom,msm-vidc";
  status = "ok";
  reg = <0xcc00000 0x100000>;
  interrupts = <0 287 4>;
  qcom,hfi = "venus";
  qcom,hfi-version = "3xx";
  qcom,firmware-name = "venus";
  qcom,never-unload-fw;
  qcom,sw-power-collapse;
  qcom,max-secure-instances = <5>;
  qcom,reg-presets =
   <0x80124 0x00000003>,
   <0x80550 0x01111111>,
   <0x80560 0x01111111>,
   <0x80568 0x01111111>,
   <0x80570 0x01111111>,
   <0x80580 0x01111111>,
   <0x80588 0x01111111>,
   <0xe2010 0x00000000>;

  qcom,imem-size = <524288>;
  qcom,max-hw-load = <2563200>;
  qcom,power-conf = <8294400>;
  qcom,load-freq-tbl =

   <972000 465000000 0x55555555>,
   <489600 360000000 0x55555555>,
   <244800 186000000 0x55555555>,
   <108000 100000000 0x55555555>,


   <1944000 465000000 0xffffffff>,
   < 972000 360000000 0xffffffff>,
   < 489600 186000000 0xffffffff>,
   < 244800 100000000 0xffffffff>;

  qcom,dcvs-tbl =
   <972000 972000 19944000 0x3f00000c>,
   <489600 489600 972000 0x3f00000c>,
   <244800 244800 489600 0x3f00000c>,
   <829440 489600 972000 0x04000004>;

  qcom,dcvs-limit =
   <32400 30>,
   <14400 30>;





  qcom,imem-ab-tbl =
   <100000000 1560000>,
   <186000000 3570000>,
   <360000000 6750000>,
   <465000000 8490000>;


  smmu-vdd-supply = <&gdsc_bimc_smmu>;
  venus-supply = <&gdsc_venus>;
  venus-core0-supply = <&gdsc_venus_core0>;
  venus-core1-supply = <&gdsc_venus_core1>;


  clock-names = "sys_noc_axi_clk",
   "noc_axi_clk", "mnoc_ahb_clk",
   "smmu_ahb_clk", "smmu_axi_clk",
   "mnoc_maxi_clk",
   "core_clk", "iface_clk", "bus_clk",
   "maxi_clk", "core0_clk", "core1_clk";
  clocks = <&clock_gcc 0x4467b15b>,
   <&clock_gcc 0xdb4b31e6>,
   <&clock_mmss 0x49a394f4>,
   <&clock_mmss 0x4825baf4>,
   <&clock_mmss 0xc365ac39>,
   <&clock_mmss 0xd8b7278f>,
   <&clock_mmss 0x78f14c85>,
   <&clock_mmss 0x94334ae9>,
   <&clock_mmss 0xf3178ba5>,
   <&clock_mmss 0x1785ef88>,
   <&clock_mmss 0x23fae359>,
   <&clock_mmss 0x5213a0c7>;
  qcom,clock-configs = <0x0 0x0 0x0 0x0 0x0 0x0
    0x3 0x0 0x2 0x2 0x3 0x3>;


  bus_cnoc {
   compatible = "qcom,msm-vidc,bus";
   label = "cnoc";
   qcom,bus-master = <1>;
   qcom,bus-slave = <596>;
   qcom,bus-governor = "performance";
   qcom,bus-range-kbps = <1 1>;
  };

  venus_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "msm-vidc-ddr";
   qcom,bus-range-kbps = <1000 4946000>;
  };

  venus_bus_vmem {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-vmem";
   qcom,bus-master = <68>;
   qcom,bus-slave = <710>;
   qcom,bus-governor = "msm-vidc-vmem+";
   qcom,bus-range-kbps = <1000 8490000>;
  };

  arm9_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-arm9-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "performance";
   qcom,bus-range-kbps = <1 1>;
  };



  non_secure_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_ns";
   iommus =
    <&mmss_smmu 0x400>,
    <&mmss_smmu 0x401>,
    <&mmss_smmu 0x40a>,
    <&mmss_smmu 0x407>,
    <&mmss_smmu 0x40e>,
    <&mmss_smmu 0x40f>,
    <&mmss_smmu 0x408>,
    <&mmss_smmu 0x409>,
    <&mmss_smmu 0x40b>,
    <&mmss_smmu 0x40c>,
    <&mmss_smmu 0x40d>,
    <&mmss_smmu 0x410>,
    <&mmss_smmu 0x421>,
    <&mmss_smmu 0x428>,
    <&mmss_smmu 0x429>,
    <&mmss_smmu 0x42b>,
    <&mmss_smmu 0x42c>,
    <&mmss_smmu 0x42d>,
    <&mmss_smmu 0x411>,
    <&mmss_smmu 0x431>;
   buffer-types = <0xfff>;
   virtual-addr-pool = <0x70800000 0x6f800000>;
  };

  firmware_cb {
   compatible = "qcom,msm-vidc,context-bank";
   qcom,fw-context-bank;
   iommus = <&mmss_smmu 0x580>,
    <&mmss_smmu 0x586>;
  };
  secure_bitstream_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_bitstream";
   iommus = <&mmss_smmu 0x500>,
    <&mmss_smmu 0x502>,
    <&mmss_smmu 0x509>,
    <&mmss_smmu 0x50a>,
    <&mmss_smmu 0x50b>,
    <&mmss_smmu 0x50e>,
    <&mmss_smmu 0x526>,
    <&mmss_smmu 0x529>,
    <&mmss_smmu 0x52b>;
   buffer-types = <0x241>;
   virtual-addr-pool = <0x4b000000 0x25800000>;
   qcom,secure-context-bank;
  };

  venus_secure_pixel_cb: secure_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_pixel";
   iommus = <&mmss_smmu 0x504>,
    <&mmss_smmu 0x50c>,
    <&mmss_smmu 0x510>,
    <&mmss_smmu 0x52c>;
   buffer-types = <0x106>;
   virtual-addr-pool = <0x25800000 0x25800000>;
   qcom,secure-context-bank;
  };

  venus_secure_non_pixel_cb: secure_non_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_non_pixel";
   iommus = <&mmss_smmu 0x505>,
    <&mmss_smmu 0x507>,
    <&mmss_smmu 0x508>,
    <&mmss_smmu 0x50d>,
    <&mmss_smmu 0x50f>,
    <&mmss_smmu 0x525>,
    <&mmss_smmu 0x528>,
    <&mmss_smmu 0x52d>,
    <&mmss_smmu 0x540>;
   buffer-types = <0x480>;
   virtual-addr-pool = <0x1000000 0x24800000>;
   qcom,secure-context-bank;
  };
 };

 qcom,vmem@c880000 {
  compatible = "qcom,msm-vmem";
  status = "ok";
  interrupts = <0 429 4>;

  reg = <0xc880000 0x6b>,
      <0x14800000 0x80000>;
  reg-names = "reg-base", "mem-base";

  clocks = <&clock_mmss 0x49a394f4>,
   <&clock_mmss 0xd8b7278f>,
   <&clock_mmss 0x4b18955b>,
   <&clock_mmss 0xb6067889>;
  clock-names = "mnoc_ahb","mnoc_maxi",
   "ahb", "maxi";
  clock-config = <0x0 0x0 0x0 0x1>;

  qcom,msm-bus,name = "vmem";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
  <68 710 0 0>,
  <1 708 0 0>,
  <68 710 1000 1000>,
  <1 708 500 800>;

  qcom,bank-size = <131072>;
 };
};
# 3506 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8998-coresight.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8998-coresight.dtsi"
&soc {
 tmc_etr: tmc@6048000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b961>;

  reg = <0x6048000 0x1000>,
        <0x6064000 0x15000>;
  reg-names = "tmc-base", "bam-base";

  arm,buffer-size = <0x400000>;
  arm,sg-enable;

  coresight-ctis = <&cti0 &cti8>;

  coresight-name = "coresight-tmc-etr";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   tmc_etr_in_replicator: endpoint {
    slave-mode;
    remote-endpoint = <&replicator_out_tmc_etr>;
   };
  };
 };

 replicator: replicator@6046000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b909>;

  reg = <0x6046000 0x1000>;
  reg-names = "replicator-base";

  coresight-name = "coresight-replicator";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk", "core_a_clk";

  ports{
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    replicator_out_tmc_etr:endpoint {
     remote-endpoint =
      <&tmc_etr_in_replicator>;
    };
   };
   port@1 {
    reg = <0>;
    replicator_in_tmc_etf:endpoint {
     slave-mode;
     remote-endpoint =
      <&tmc_etf_out_replicator>;
    };
   };
  };
 };

 tmc_etf: tmc@6047000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b961>;

  reg = <0x6047000 0x1000>;
  reg-names = "tmc-base";

  coresight-ctis = <&cti0 &cti8>;

  coresight-name = "coresight-tmc-etf";

  arm,default-sink;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk", "core_a_clk";

  ports{
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    tmc_etf_out_replicator:endpoint {
     remote-endpoint =
      <&replicator_in_tmc_etf>;
    };
   };
   port@1 {
    reg = <0>;
    tmc_etf_in_funnel_merg:endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_merg_out_tmc_etf>;
    };
   };
  };
 };

 funnel_merg: funnel@6045000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6045000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-merg";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_merg_out_tmc_etf:endpoint {
     remote-endpoint =
      <&tmc_etf_in_funnel_merg>;
    };
   };
   port@1 {
    reg = <0>;
    funnel_merg_in_funnel_in0:endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_in0_out_funnel_merg>;
    };
   };
   port@2 {
    reg = <1>;
    funnel_merg_in_funnel_in1:endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_in1_out_funnel_merg>;
    };
   };
  };
 };

 funnel_in0: funnel@6041000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6041000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-in0";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_in0_out_funnel_merg: endpoint {
     remote-endpoint =
      <&funnel_merg_in_funnel_in0>;
    };
   };
   port@1 {
    reg = <0>;
    funnel_in0_in_rpm_etm0: endpoint {
     slave-mode;
     remote-endpoint =
      <&rpm_etm0_out_funnel_in0>;
    };
   };
   port@2 {
    reg = <3>;
    funnel_in0_in_funnel_spss: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_spss_out_funnel_in0>;
    };
   };
   port@3 {
    reg = <6>;
    funnel_in0_in_funnel_qatb: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_qatb_out_funnel_in0>;
    };
   };
   port@4 {
    reg = <7>;
    funnel_in0_in_stm: endpoint {
     slave-mode;
     remote-endpoint = <&stm_out_funnel_in0>;
    };
   };
  };
 };

 funnel_in1: funnel@6042000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6042000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-in1";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_in1_out_funnel_merg: endpoint {
     remote-endpoint =
      <&funnel_merg_in_funnel_in1>;
    };
   };
   port@1 {
    reg = <2>;
    funnel_in1_in_tpda_nav: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpda_nav_out_funnel_in1>;
    };
   };
   port@2 {
    reg = <3>;
    funnel_in1_in_tpda_mss: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpda_mss_out_funnel_in1>;
    };
   };
   port@3 {
    reg = <4>;
    funnel_in1_in_audio_etm0: endpoint {
     slave-mode;
     remote-endpoint =
         <&audio_etm0_out_funnel_in1>;
    };
   };
   port@4 {
    reg = <5>;
    funnel_in1_in_modem_etm0: endpoint {
     slave-mode;
     remote-endpoint =
         <&modem_etm0_out_funnel_in1>;
    };
   };
   port@5 {
    reg = <6>;
    funnel_in1_in_funnel_apss_merg: endpoint {
     slave-mode;
     remote-endpoint =
         <&funnel_apss_merg_out_funnel_in1>;
    };
   };
   port@6 {
    reg = <7>;
    funnel_in1_in_gfx: endpoint {
     slave-mode;
     remote-endpoint =
         <&gfx_out_funnel_in1>;
    };
   };
  };
 };

 funnel_apss_merg: funnel@7b70000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x7b70000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-apss-merg";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_apss_merg_out_funnel_in1: endpoint {
     remote-endpoint =
         <&funnel_in1_in_funnel_apss_merg>;
    };
   };
   port@1 {
    reg = <0>;
    funnel_apss_merg_in_funnel_apss: endpoint {
     slave-mode;
     remote-endpoint =
         <&funnel_apss_out_funnel_apss_merg>;
    };
   };
   port@2 {
    reg = <1>;
    funnel_apss_merg_in_tpda_olc: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpda_olc_out_funnel_apss_merg>;
    };
   };
   port@3 {
    reg = <3>;
    funnel_apss_merg_in_tpda_apss: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpda_apss_out_funnel_apss_merg>;
    };
   };
  };
 };

 funnel_apss: funnel@7b60000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x7b60000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-apss";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_apss_out_funnel_apss_merg: endpoint {
     remote-endpoint =
         <&funnel_apss_merg_in_funnel_apss>;
    };
   };
   port@1 {
    reg = <0>;
    funnel_apss_in_etm0: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm0_out_funnel_apss>;
    };
   };
   port@2 {
    reg = <1>;
    funnel_apss_in_etm1: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm1_out_funnel_apss>;
    };
   };
   port@3 {
    reg = <2>;
    funnel_apss_in_etm2: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm2_out_funnel_apss>;
    };
   };
   port@4 {
    reg = <3>;
    funnel_apss_in_etm3: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm3_out_funnel_apss>;
    };
   };
   port@5 {
    reg = <4>;
    funnel_apss_in_etm4: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm4_out_funnel_apss>;
    };
   };
   port@6 {
    reg = <5>;
    funnel_apss_in_etm5: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm5_out_funnel_apss>;
    };
   };
   port@7 {
    reg = <6>;
    funnel_apss_in_etm6: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm6_out_funnel_apss>;
    };
   };
   port@8 {
    reg = <7>;
    funnel_apss_in_etm7: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm7_out_funnel_apss>;
    };
   };
  };
 };

 stm: stm@6002000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b962>;

  reg = <0x6002000 0x1000>,
        <0x16280000 0x180000>;
  reg-names = "stm-base", "stm-data-base";

  coresight-name = "coresight-stm";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   stm_out_funnel_in0: endpoint {
    remote-endpoint = <&funnel_in0_in_stm>;
   };
  };
 };

 etm0: etm@7840000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b95d>;

  reg = <0x7840000 0x1000>;
  cpu = <&CPU0>;

  coresight-name = "coresight-etm0";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   etm0_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm0>;
   };
  };
 };

 etm1: etm@7940000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b95d>;

  reg = <0x7940000 0x1000>;
  cpu = <&CPU1>;

  coresight-name = "coresight-etm1";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   etm1_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm1>;
   };
  };
 };

 etm2: etm@7A40000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b95d>;

  reg = <0x7A40000 0x1000>;
  cpu = <&CPU2>;

  coresight-name = "coresight-etm2";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   etm2_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm2>;
   };
  };
 };

 etm3: etm@7B40000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b95d>;

  reg = <0x7B40000 0x1000>;
  cpu = <&CPU3>;

  coresight-name = "coresight-etm3";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   etm3_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm3>;
   };
  };
 };

 etm4: etm@7C40000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b95d>;

  reg = <0x7C40000 0x1000>;
  cpu = <&CPU4>;

  coresight-name = "coresight-etm4";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   etm4_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm4>;
   };
  };
 };

 etm5: etm@7D40000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b95d>;

  reg = <0x7D40000 0x1000>;
  cpu = <&CPU5>;

  coresight-name = "coresight-etm5";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   etm5_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm5>;
   };
  };
 };

 etm6: etm@7E40000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b95d>;

  reg = <0x7E40000 0x1000>;
  cpu = <&CPU6>;

  coresight-name = "coresight-etm6";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   etm6_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm6>;
   };
  };
 };

 etm7: etm@7F40000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b95d>;

  reg = <0x7F40000 0x1000>;
  cpu = <&CPU7>;

  coresight-name = "coresight-etm7";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   etm7_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm7>;
   };
  };
 };

 cti0: cti@6010000 {
  compatible = "arm,coresight-cti";
  reg = <0x6010000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti0";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti1: cti@6011000 {
  compatible = "arm,coresight-cti";
  reg = <0x6011000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti1";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti2: cti@6012000 {
  compatible = "arm,coresight-cti";
  reg = <0x6012000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti2";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-gpio-trigout = <4>;
  pinctrl-names = "cti-trigout-pctrl";
  pinctrl-0 = <&trigout_a>;
 };

 cti3: cti@6013000 {
  compatible = "arm,coresight-cti";
  reg = <0x6013000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti3";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti4: cti@6014000 {
  compatible = "arm,coresight-cti";
  reg = <0x6014000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti4";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti5: cti@6015000 {
  compatible = "arm,coresight-cti";
  reg = <0x6015000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti5";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti6: cti@6016000 {
  compatible = "arm,coresight-cti";
  reg = <0x6016000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti6";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti7: cti@6017000 {
  compatible = "arm,coresight-cti";
  reg = <0x6017000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti7";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti8: cti@6018000 {
  compatible = "arm,coresight-cti";
  reg = <0x6018000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti8";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti9: cti@6019000 {
  compatible = "arm,coresight-cti";
  reg = <0x6019000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti9";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti10: cti@601a000 {
  compatible = "arm,coresight-cti";
  reg = <0x601a000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti10";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti11: cti@601b000 {
  compatible = "arm,coresight-cti";
  reg = <0x601b000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti11";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti12: cti@601c000 {
  compatible = "arm,coresight-cti";
  reg = <0x601c000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti12";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti13: cti@601d000 {
  compatible = "arm,coresight-cti";
  reg = <0x601d000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti13";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti14: cti@601e000 {
  compatible = "arm,coresight-cti";
  reg = <0x601e000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti14";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti15: cti@601f000 {
  compatible = "arm,coresight-cti";
  reg = <0x601f000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti15";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu0: cti@7820000 {
  compatible = "arm,coresight-cti";
  reg = <0x7820000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu0";
  cpu = <&CPU0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu1: cti@7920000 {
  compatible = "arm,coresight-cti";
  reg = <0x7920000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu1";
  cpu = <&CPU1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu2: cti@7a20000 {
  compatible = "arm,coresight-cti";
  reg = <0x7a20000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu2";
  cpu = <&CPU2>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu3: cti@7b20000 {
  compatible = "arm,coresight-cti";
  reg = <0x7b20000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu3";
  cpu = <&CPU3>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu4: cti@7c20000 {
  compatible = "arm,coresight-cti";
  reg = <0x7c20000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu4";
  cpu = <&CPU4>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu5: cti@7d20000 {
  compatible = "arm,coresight-cti";
  reg = <0x7d20000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu5";
  cpu = <&CPU5>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu6: cti@7e20000 {
  compatible = "arm,coresight-cti";
  reg = <0x7e20000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu6";
  cpu = <&CPU6>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu7: cti@7f20000 {
  compatible = "arm,coresight-cti";
  reg = <0x7f20000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu7";
  cpu = <&CPU7>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_apss: cti@7b80000 {
  compatible = "arm,coresight-cti";
  reg = <0x7b80000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-apss";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_apss_dl: cti@7bc1000 {
  compatible = "arm,coresight-cti";
  reg = <0x7bc1000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-apss-dl";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_olc: cti@7b91000 {
  compatible = "arm,coresight-cti";
  reg = <0x7b91000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-olc";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_qatb: funnel@6005000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6005000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-qatb";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_qatb_out_funnel_in0: endpoint {
     remote-endpoint =
         <&funnel_in0_in_funnel_qatb>;
    };
   };
   port@1 {
    reg = <0>;
    funnel_qatb_in_tpda: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpda_out_funnel_qatb>;
    };
   };
   port@2 {
    reg = <3>;
    funnel_qatb_in_funnel_dlet_qatb: endpoint {
     slave-mode;
     remote-endpoint =
         <&funnel_dlet_qatb_out_funnel_qatb>;
    };
   };
  };
 };

 tpda: tpda@6004000 {
  compatible = "qcom,coresight-tpda";
  reg = <0x6004000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda";

  qcom,tpda-atid = <65>;
  qcom,bc-elem-size = <7 32>,
        <9 32>;
  qcom,tc-elem-size = <3 32>,
        <6 32>,
        <9 32>;
  qcom,dsb-elem-size = <7 32>,
         <9 32>;
  qcom,cmb-elem-size = <3 32>,
         <4 32>,
         <5 32>,
         <9 64>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_out_funnel_qatb: endpoint {
     remote-endpoint =
      <&funnel_qatb_in_tpda>;
    };
   };
   port@1 {
    reg = <3>;
    tpda_in_tpdm_vsense: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_vsense_out_tpda>;
    };
   };
   port@2 {
    reg = <4>;
    tpda_in_tpdm_dcc: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_dcc_out_tpda>;
    };
   };
   port@3 {
    reg = <5>;
    tpda_in_tpdm_prng: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_prng_out_tpda>;
    };
   };
   port@4 {
    reg = <7>;
    tpda_in_tpdm_qm: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_qm_out_tpda>;
    };
   };
   port@5 {
    reg = <9>;
    tpda_in_tpdm_pimem: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_pimem_out_tpda>;
    };
   };
  };
 };

 tpdm_vsense: tpdm@7038000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x7038000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-vsense";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  port{
   tpdm_vsense_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_vsense>;
   };
  };
 };

 tpdm_dcc: tpdm@7054000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x7054000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-dcc";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  port{
   tpdm_dcc_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_dcc>;
   };
  };
 };

 tpdm_prng: tpdm@704c000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x704c000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-prng";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  port{
   tpdm_prng_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_prng>;
   };
  };
 };

 tpdm_qm: tpdm@71d0000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x71d0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-qm";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,msr-fix-req;

  port{
   tpdm_qm_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_qm>;
   };
  };

 };

 tpdm_pimem: tpdm@7050000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x7050000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-pimem";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,msr-fix-req;

  port{
   tpdm_pimem_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_pimem>;
   };
  };

 };

 tpda_apss: tpda@7bc2000 {
  compatible = "qcom,coresight-tpda";
  reg = <0x7bc2000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-apss";

  qcom,tpda-atid = <66>;
  qcom,dsb-elem-size = <0 32>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_apss_out_funnel_apss_merg: endpoint {
     remote-endpoint =
            <&funnel_apss_merg_in_tpda_apss>;
    };
   };
   port@1 {
    reg = <0>;
    tpda_apss_in_tpdm_apss: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_apss_out_tpda_apss>;
    };
   };
  };
 };

 tpdm_apss: tpdm@7bc0000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x7bc0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-apss";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,msr-fix-req;

  port{
   tpdm_apss_out_tpda_apss: endpoint {
    remote-endpoint = <&tpda_apss_in_tpdm_apss>;
   };
  };
 };

 tpda_mss: tpda@7043000 {
  compatible = "qcom,coresight-tpda";
  reg = <0x7043000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-mss";

  qcom,tpda-atid = <67>;
  qcom,dsb-elem-size = <0 32>;
  qcom,cmb-elem-size = <0 32>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_mss_out_funnel_in1: endpoint {
     remote-endpoint =
      <&funnel_in1_in_tpda_mss>;
    };
   };
   port@1 {
    reg = <0>;
    tpda_mss_in_tpdm_mss: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_mss_out_tpda_mss>;
    };
   };
  };
 };

 tpdm_mss: tpdm@7042000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x7042000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-mss";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,msr-fix-req;

  port{
   tpdm_mss_out_tpda_mss: endpoint {
    remote-endpoint = <&tpda_mss_in_tpdm_mss>;
   };
  };
 };

 tpda_nav: tpda@7191000 {
  compatible = "qcom,coresight-tpda";
  reg = <0x7191000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-nav";

  qcom,tpda-atid = <68>;
  qcom,cmb-elem-size = <0 32>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_nav_out_funnel_in1: endpoint {
     remote-endpoint =
      <&funnel_in1_in_tpda_nav>;
    };
   };
   port@1 {
    reg = <0>;
    tpda_nav_in_tpdm_nav: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_nav_out_tpda_nav>;
    };
   };
  };
 };

 tpdm_nav: tpdm@7190000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x7190000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-nav";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  port{
   tpdm_nav_out_tpda_nav: endpoint {
    remote-endpoint = <&tpda_nav_in_tpdm_nav>;
   };
  };
 };

 tpda_olc: tpda@7b92000 {
  compatible = "qcom,coresight-tpda";
  reg = <0x7b92000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-olc";

  qcom,tpda-atid = <69>;
  qcom,cmb-elem-size = <0 64>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_olc_out_funnel_apss_merg: endpoint {
     remote-endpoint =
      <&funnel_apss_merg_in_tpda_olc>;
    };
   };
   port@1 {
    reg = <0>;
    tpda_olc_in_tpdm_olc: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_olc_out_tpda_olc>;
    };
   };
  };
 };

 tpdm_olc: tpdm@7b90000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x7b90000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-olc";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  port{
   tpdm_olc_out_tpda_olc: endpoint {
    remote-endpoint = <&tpda_olc_in_tpdm_olc>;
   };
  };
 };

 funnel_spss: funnel@7083000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x7083000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-spss";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_spss_out_funnel_in0: endpoint {
     remote-endpoint =
         <&funnel_in0_in_funnel_spss>;
    };
   };
   port@1 {
    reg = <0>;
    funnel_spss_in_tpda_spss: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpda_spss_out_funnel_spss>;
    };
   };
   port@2 {
    reg = <1>;
    funnel_spss_in_spss_etm0: endpoint {
     slave-mode;
     remote-endpoint =
      <&spss_etm0_out_funnel_spss>;
    };
   };
  };
 };

 tpda_spss: tpda@7082000 {
  compatible = "qcom,coresight-tpda";
  reg = <0x7082000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-spss";

  qcom,tpda-atid = <70>;
  qcom,dsb-elem-size = <0 32>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_spss_out_funnel_spss: endpoint {
     remote-endpoint =
      <&funnel_spss_in_tpda_spss>;
    };
   };
   port@1 {
    reg = <0>;
    tpda_spss_in_tpdm_spss: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_spss_out_tpda_spss>;
    };
   };
  };
 };

 tpdm_spss: tpdm@7080000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x7080000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-spss";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,msr-fix-req;

  port{
   tpdm_spss_out_tpda_spss: endpoint {
    remote-endpoint = <&tpda_spss_in_tpdm_spss>;
   };
  };
 };

 hwevent: hwevent@158000 {
  compatible = "qcom,coresight-hwevent";
  reg = <0x158000 0x80>,
        <0x17091000 0x80>,
        <0x1730200c 0x4>,
        <0xc90137c 0x4>,
        <0xc828018 0x80>,
        <0x1c00058 0x80>,
        <0x5e02038 0x4>,
        <0x5e02028 0x10>,
        <0x1fcb360 0x80>,
        <0x1fcb760 0x80>,
        <0x1fcbf60 0x80>,
        <0xa8f8860 0x4>,
        <0x500c260 0x4>,
        <0x500d040 0x4>,
        <0x1da6400 0x80>;
  reg-names = "gcc-ctrl", "lpass-stm", "lpass-qdsp", "mdss-mdp",
       "mdss-misc", "pcie0-hwev", "ssc-en", "ssc-hwev",
       "tcsr-qdss", "tcsr-mss0", "tcsr-mss1", "usb-ctrl",
       "vbif-stm", "vbif-stm-en", "ufs-mux";

  coresight-name = "coresight-hwevent";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>,
    <&clock_mmss 0xea30b0e7>;
  clock-names = "core_clk", "core_a_clk", "core_mmss_clk";

  qcom,hwevent-clks = "core_mmss_clk";
 };

 csr: csr@6001000 {
  compatible = "qcom,coresight-csr";
  reg = <0x6001000 0x1000>;
  reg-names = "csr-base";

  coresight-name = "coresight-csr";

  qcom,blk-size = <1>;
 };

 modem_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-modem-etm0";
  qcom,inst-id = <2>;

  port{
   modem_etm0_out_funnel_in1: endpoint {
    remote-endpoint = <&funnel_in1_in_modem_etm0>;
   };
  };
 };

 audio_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-audio-etm0";
  qcom,inst-id = <5>;

  port{
   audio_etm0_out_funnel_in1: endpoint {
    remote-endpoint = <&funnel_in1_in_audio_etm0>;
   };
  };
 };

 rpm_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-rpm-etm0";
  qcom,inst-id = <4>;

  port{
   rpm_etm0_out_funnel_in0: endpoint {
    remote-endpoint = <&funnel_in0_in_rpm_etm0>;
   };
  };
 };

 funnel_dlet_qatb: funnel@7225000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x7225000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-dlet-qatb";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_dlet_qatb_out_funnel_qatb: endpoint {
     remote-endpoint =
         <&funnel_qatb_in_funnel_dlet_qatb>;
    };
   };
   port@1 {
    reg = <1>;
    funnel_dlet_qatb_in_tpdm_wcss: endpoint {
     slave-mode;
     remote-endpoint =
           <&tpdm_wcss_out_funnel_dlet_qatb>;
    };
   };
  };
 };

 dummy-tpdm-wcss {
  compatible = "qcom,coresight-dummy";

  coresight-name = "coresight-tpdm-wcss";

  port{
   tpdm_wcss_out_funnel_dlet_qatb: endpoint {
    remote-endpoint =
     <&funnel_dlet_qatb_in_tpdm_wcss>;
   };
  };
 };

 dummy-spss-etm0 {
  compatible = "qcom,coresight-dummy";

  coresight-name = "coresight-spss-etm0";

  port{
   spss_etm0_out_funnel_spss: endpoint {
    remote-endpoint =
     <&funnel_spss_in_spss_etm0>;
   };
  };
 };
};
# 3507 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8998-bus.dtsi" 1
# 15 "../arch/arm64/boot/dts/qcom/msm8998-bus.dtsi"
&soc {
 ad_hoc_bus: ad-hoc-bus {

  compatible = "qcom,msm-bus-device";
  reg = <0x1620000 0x40000>,
   <0x1000000 0x80000>,
   <0x1500000 0x10000>,
   <0x1660000 0x60000>,
   <0x1700000 0x60000>,
   <0x17900000 0x10000>,
   <0x1740000 0x10000>,
   <0x1740000 0x10000>;

  reg-names = "snoc-base", "bimc-base", "cnoc-base",
   "a1noc-base", "a2noc-base", "gnoc-base",
   "mmnoc-ahb-base", "mnoc-base";


  fab_a1noc: fab-a1noc {
   cell-id = <6146>;
   label = "fab-a1noc";
   qcom,fab-dev;
   qcom,base-name = "a1noc-base";
   qcom,bus-type = <1>;
   qcom,qos-off = <4096>;
   qcom,base-offset = <36864>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0x049abba8>,
    <&clock_gcc 0xc12e4220>;
   qcom,node-qos-clks {
    clock-names =
    "clk-ufs-axi-clk",
    "clk-aggre1-ufs-axi-no-rate",
    "clk-aggre1-usb3-axi-cfg-no-rate",
    "clk-blsp2-ahb-no-rate";
    clocks =
    <&clock_gcc 0x47c743a7>,
    <&clock_gcc 0x873459d8>,
    <&clock_gcc 0xc5c3fbe8>,
    <&clock_gcc 0x8f283c1d>;
   };
  };

  fab_a2noc: fab-a2noc {
   cell-id = <6147>;
   label = "fab-a2noc";
   qcom,fab-dev;
   qcom,base-name = "a2noc-base";
   qcom,bus-type = <1>;
   qcom,qos-off = <4096>;
   qcom,base-offset = <20480>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0xaa681404>,
    <&clock_gcc 0xcab67089>;
   qcom,node-qos-clks {
    clock-names =
    "clk-ipa-clk",
    "clk-sdcc2-ahb-no-rate",
    "clk-sdcc4-ahb-no-rate",
    "clk-blsp1-ahb-no-rate";
    clocks =
    <&clock_gcc 0xfa685cda>,
    <&clock_gcc 0x23d5727f>,
    <&clock_gcc 0x64f3e6a8>,
    <&clock_gcc 0x8caa5b4f>;
   };
  };

  fab_bimc: fab-bimc {
   cell-id = <0>;
   label = "fab-bimc";
   qcom,fab-dev;
   qcom,base-name = "bimc-base";
   qcom,bus-type = <2>;
   qcom,util-fact = <153>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0xd212feea>,
    <&clock_gcc 0x71d1a499>;
  };

  fab_cnoc: fab-cnoc {
   cell-id = <5120>;
   label = "fab-cnoc";
   qcom,fab-dev;
   qcom,base-name = "cnoc-base";
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0xd5ccb7f4>,
    <&clock_gcc 0xd8fe2ccc>;
  };

  fab_cr_virt: fab-cr_virt {
   cell-id = <6149>;
   label = "fab-cr_virt";
   qcom,virt-dev;
   qcom,base-name = "cr_virt-base";
   qcom,bypass-qos-prg;
  };

  fab_gnoc: fab-gnoc {
   cell-id = <6148>;
   label = "fab-gnoc";
   qcom,virt-dev;
   qcom,base-name = "gnoc-base";
   qcom,bypass-qos-prg;
  };

  fab_mnoc: fab-mnoc {
   cell-id = <2048>;
   label = "fab-mnoc";
   qcom,fab-dev;
   qcom,base-name = "mnoc-base";
   qcom,bus-type = <1>;
   qcom,qos-off = <4096>;
   qcom,base-offset = <16384>;
   qcom,util-fact = <153>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0xdb4b31e6>,
    <&clock_gcc 0xd4970614>;
   clk-camss-ahb-no-rate-supply =
     <&gdsc_camss_top>;
   clk-video-ahb-no-rate-supply =
     <&gdsc_venus>;
   clk-video-axi-no-rate-supply =
     <&gdsc_venus>;
   qcom,node-qos-clks {
    clock-names =
    "clk-noc-cfg-ahb-no-rate",
    "clk-mnoc-ahb-no-rate",
    "clk-camss-ahb-no-rate",
    "clk-video-ahb-no-rate",
    "clk-video-axi-no-rate";
    clocks =
    <&clock_gcc 0xdb4b31e6>,
    <&clock_gcc 0xb41a9d99>,
    <&clock_mmss 0x49a394f4>,
    <&clock_mmss 0xa51f2c1d>,
    <&clock_mmss 0x94334ae9>,
    <&clock_mmss 0xf3178ba5>;
   };

  };

  fab_snoc: fab-snoc {
   cell-id = <1024>;
   label = "fab-snoc";
   qcom,fab-dev;
   qcom,base-name = "snoc-base";
   qcom,bus-type = <1>;
   qcom,qos-off = <4096>;
   qcom,base-offset = <20480>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0x2c341aa0>,
    <&clock_gcc 0x8fcef2af>;
  };

  fab_mnoc_ahb: fab-mnoc-ahb {
   cell-id = <2049>;
   label = "fab-mnoc-ahb";
   qcom,fab-dev;
   qcom,base-name = "mmnoc-ahb-base";
   qcom,bypass-qos-prg;
   qcom,setrate-only-clk;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_mmss 0x86f49203>,
        <&clock_mmss 0x86f49203>;
  };




  mas_pcie_0: mas-pcie-0 {
   cell-id = <45>;
   label = "mas-pcie-0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <1>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_a1noc_snoc>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_a1noc>;
   qcom,mas-rpm-id = <65>;
  };

  mas_usb3: mas-usb3 {
   cell-id = <61>;
   label = "mas-usb3";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <2>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_a1noc_snoc>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_a1noc>;
   qcom,mas-rpm-id = <32>;
  };

  mas_ufs: mas-ufs {
   cell-id = <95>;
   label = "mas-ufs";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_a1noc_snoc>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_a1noc>;
   qcom,mas-rpm-id = <68>;
  };

  mas_blsp_2: mas-blsp-2 {
   cell-id = <84>;
   label = "mas-blsp-2";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,qport = <4>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_a1noc_snoc>;
   qcom,bus-dev = <&fab_a1noc>;
   qcom,mas-rpm-id = <39>;
  };

  mas_cnoc_a2noc: mas-cnoc-a2noc {
   cell-id = <0>;
   label = "mas-cnoc-a2noc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_a2noc_snoc>;
   qcom,bus-dev = <&fab_a2noc>;
   qcom,mas-rpm-id = <146>;
  };

  mas_ipa: mas-ipa {
   cell-id = <90>;
   label = "mas-ipa";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <1>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_a2noc_snoc>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_a2noc>;
   qcom,mas-rpm-id = <59>;
  };

  mas_sdcc_2: mas-sdcc-2 {
   cell-id = <81>;
   label = "mas-sdcc-2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <6>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_a2noc_snoc>;
   qcom,bus-dev = <&fab_a2noc>;
   qcom,mas-rpm-id = <35>;
  };

  mas_sdcc_4: mas-sdcc-4 {
   cell-id = <80>;
   label = "mas-sdcc-4";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <7>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_a2noc_snoc>;
   qcom,bus-dev = <&fab_a2noc>;
   qcom,mas-rpm-id = <36>;
  };

  mas_tsif: mas-tsif {
   cell-id = <82>;
   label = "mas-tsif";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_a2noc_snoc>;
   qcom,bus-dev = <&fab_a2noc>;
   qcom,mas-rpm-id = <37>;
  };

  mas_blsp_1: mas-blsp-1 {
   cell-id = <86>;
   label = "mas-blsp-1";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,qport = <8>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_a2noc_snoc>;
   qcom,bus-dev = <&fab_a2noc>;
   qcom,mas-rpm-id = <41>;
  };

  mas_cr_virt_a2noc: mas-cr-virt-a2noc {
   cell-id = <117>;
   label = "mas-cr-virt-a2noc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <9>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_a2noc_snoc>;
   qcom,bus-dev = <&fab_a2noc>;
   qcom,mas-rpm-id = <145>;
  };

  mas_gnoc_bimc: mas-gnoc-bimc {
   cell-id = <116>;
   label = "mas-gnoc-bimc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <2>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_ebi &slv_bimc_snoc_0>;
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <144>;
  };

  mas_oxili: mas-oxili {
   cell-id = <26>;
   label = "mas-oxili";
   qcom,buswidth = <8>;
   qcom,agg-ports = <2>;
   qcom,ap-owned;
   qcom,qport = <1>;
   qcom,qos-mode = "bypass";
   qcom,connections = < &slv_bimc_snoc_1
    &slv_hmss_l3&slv_ebi &slv_bimc_snoc_0>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <6>;
  };

  mas_mnoc_bimc: mas-mnoc-bimc {
   cell-id = <10027>;
   label = "mas-mnoc-bimc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <2>;
   qcom,ap-owned;
   qcom,qport = <2>;
   qcom,qos-mode = "bypass";
   qcom,connections = < &slv_bimc_snoc_1
    &slv_hmss_l3&slv_ebi &slv_bimc_snoc_0>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <2>;
  };

  mas_snoc_bimc: mas-snoc-bimc {
   cell-id = <10031>;
   label = "mas-snoc-bimc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <2>;
   qcom,qport = <3>;
   qcom,qos-mode = "bypass";
   qcom,connections = < &slv_hmss_l3&slv_ebi>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <3>;
  };

  mas_snoc_cnoc: mas-snoc-cnoc {
   cell-id = <10035>;
   label = "mas-snoc-cnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = < &slv_skl &slv_blsp_2
    &slv_message_ram
    &slv_tlmm_west &slv_tsif
    &slv_mpm &slv_bimc_cfg
    &slv_tlmm_east &slv_spdm
    &slv_pimem_cfg &slv_a1noc_smmu_cfg
    &slv_blsp_1 &slv_clk_ctl
    &slv_prng &slv_usb3_0
    &slv_qdss_cfg &slv_qm_cfg
    &slv_a2noc_cfg &slv_pmic_arb
    &slv_ufs_cfg &slv_srvc_cnoc
    &slv_ahb2phy &slv_ipa
    &slv_glm &slv_snoc_cfg
    &slv_ssc_cfg &slv_sdcc_2
    &slv_sdcc_4 &slv_pdm
    &slv_cnoc_mnoc_mmss_cfg &slv_cnoc_mnoc_cfg
    &slv_mss_cfg &slv_imem_cfg
    &slv_a1noc_cfg &slv_gpuss_cfg
    &slv_tcsr &slv_tlmm_north>;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,mas-rpm-id = <52>;
  };

  mas_qdss_dap: mas-qdss-dap {
   cell-id = <76>;
   label = "mas-qdss-dap";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = < &slv_skl &slv_blsp_2
    &slv_message_ram
    &slv_tlmm_west &slv_tsif
    &slv_mpm &slv_bimc_cfg
    &slv_tlmm_east &slv_spdm
    &slv_pimem_cfg &slv_a1noc_smmu_cfg
    &slv_blsp_1 &slv_clk_ctl
    &slv_prng &slv_usb3_0
    &slv_qdss_cfg &slv_qm_cfg
    &slv_a2noc_cfg &slv_pmic_arb
    &slv_ufs_cfg &slv_srvc_cnoc
    &slv_ahb2phy &slv_ipa
    &slv_glm &slv_snoc_cfg
    &slv_sdcc_2 &slv_sdcc_4
    &slv_pdm &slv_cnoc_mnoc_mmss_cfg
    &slv_cnoc_mnoc_cfg &slv_mss_cfg
    &slv_imem_cfg &slv_a1noc_cfg
    &slv_gpuss_cfg &slv_ssc_cfg
    &slv_tcsr &slv_tlmm_north
    &slv_cnoc_a2noc>;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,mas-rpm-id = <49>;
  };

  mas_crypto_c0: mas-crypto-c0 {
   cell-id = <55>;
   label = "mas-crypto-c0";
   qcom,buswidth = <650>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_cr_virt_a2noc>;
   qcom,bus-dev = <&fab_a2noc>;
   qcom,mas-rpm-id = <23>;
  };

  mas_apps_proc: mas-apps-proc {
   cell-id = <1>;
   label = "mas-apps-proc";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_gnoc_bimc>;
   qcom,bus-dev = <&fab_gnoc>;
   qcom,mas-rpm-id = <0>;
  };

  mas_cnoc_mnoc_mmss_cfg: mas-cnoc-mnoc-mmss-cfg {
   cell-id = <102>;
   label = "mas-cnoc-mnoc-mmss-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = < &slv_camera_throttle_cfg
    &slv_venus_cfg &slv_misc_cfg
    &slv_camera_cfg &slv_display_throttle_cfg
    &slv_venus_throttle_cfg &slv_display_cfg
    &slv_mmss_clk_cfg &slv_vmem_cfg
    &slv_mmss_clk_xpu_cfg &slv_smmu_cfg>;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,mas-rpm-id = <4>;
  };

  mas_cnoc_mnoc_cfg: mas-cnoc-mnoc-cfg {
   cell-id = <103>;
   label = "mas-cnoc-mnoc-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_srvc_mnoc>;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,mas-rpm-id = <5>;
  };

  mas_cpp: mas-cpp {
   cell-id = <106>;
   label = "mas-cpp";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <5>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,mas-rpm-id = <115>;
  };

  mas_jpeg: mas-jpeg {
   cell-id = <62>;
   label = "mas-jpeg";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <7>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,mas-rpm-id = <7>;
  };

  mas_mdp_p0: mas-mdp-p0 {
   cell-id = <22>;
   label = "mas-mdp-p0";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <1>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,vrail-comp = <25>;
   qcom,mas-rpm-id = <8>;
   clk-mdss-axi-no-rate-supply =
     <&gdsc_mdss>;
   clk-mdss-ahb-no-rate-supply =
     <&gdsc_mdss>;
   qcom,node-qos-clks {
    clock-names =
    "clk-mdss-ahb-no-rate",
    "clk-mdss-axi-no-rate";
    clocks =
    <&clock_mmss 0x85d37ab5>,
    <&clock_mmss 0xdf04fc1d>;
   };

  };

  mas_mdp_p1: mas-mdp-p1 {
   cell-id = <23>;
   label = "mas-mdp-p1";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <2>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,vrail-comp = <25>;
   qcom,mas-rpm-id = <61>;
  };

  mas_rotator: mas-rotator {
   cell-id = <25>;
   label = "mas-rotator";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,mas-rpm-id = <120>;
  };

  mas_venus: mas-venus {
   cell-id = <63>;
   label = "mas-venus";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,ap-owned;
   qcom,qport = <3 4>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,mas-rpm-id = <9>;
  };

  mas_vfe: mas-vfe {
   cell-id = <29>;
   label = "mas-vfe";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <6>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,mas-rpm-id = <11>;
  };

  mas_venus_vmem: mas-venus-vmem {
   cell-id = <68>;
   label = "mas-venus-vmem";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_vmem>;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,mas-rpm-id = <121>;
  };

  mas_hmss: mas-hmss {
   cell-id = <43>;
   label = "mas-hmss";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <3>;
   qcom,qos-mode = "fixed";
   qcom,connections = < &slv_pimem &slv_imem
    &slv_snoc_bimc>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <118>;
  };

  mas_qdss_bam: mas-qdss-bam {
   cell-id = <53>;
   label = "mas-qdss-bam";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <1>;
   qcom,qos-mode = "fixed";
   qcom,connections = < &slv_imem &slv_pimem &slv_snoc_cnoc
    &slv_snoc_bimc>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <19>;
  };

  mas_snoc_cfg: mas-snoc-cfg {
   cell-id = <54>;
   label = "mas-snoc-cfg";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_srvc_snoc>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <20>;
  };

  mas_bimc_snoc_0: mas-bimc-snoc-0 {
   cell-id = <10016>;
   label = "mas-bimc-snoc-0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,connections = < &slv_pimem &slv_lpass&slv_hmss
     &slv_wlan &slv_snoc_cnoc
     &slv_imem &slv_qdss_stm>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <21>;
  };

  mas_bimc_snoc_1: mas-bimc-snoc-1 {
   cell-id = <10055>;
   label = "mas-bimc-snoc-1";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_pcie_0>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <109>;
  };

  mas_a1noc_snoc: mas-a1noc-snoc {
   cell-id = <10063>;
   label = "mas-a1noc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,connections = < &slv_pimem &slv_pcie_0 &slv_lpass
    &slv_hmss &slv_snoc_bimc
     &slv_snoc_cnoc &slv_imem
     &slv_qdss_stm>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <111>;
  };

  mas_a2noc_snoc: mas-a2noc-snoc {
   cell-id = <10064>;
   label = "mas-a2noc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,connections = < &slv_pimem &slv_pcie_0 &slv_lpass
    &slv_hmss &slv_snoc_bimc
     &slv_wlan &slv_snoc_cnoc
     &slv_imem &slv_qdss_stm>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <112>;
  };

  mas_qdss_etr: mas-qdss-etr {
   cell-id = <60>;
   label = "mas-qdss-etr";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <2>;
   qcom,qos-mode = "fixed";
   qcom,connections = < &slv_imem &slv_pimem &slv_snoc_cnoc
    &slv_snoc_bimc>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <31>;
  };





  slv_a1noc_snoc:slv-a1noc-snoc {
   cell-id = <10062>;
   label = "slv-a1noc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_a1noc>;
   qcom,connections = <&mas_a1noc_snoc>;
   qcom,slv-rpm-id = <142>;
  };

  slv_a2noc_snoc:slv-a2noc-snoc {
   cell-id = <10065>;
   label = "slv-a2noc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_a2noc>;
   qcom,connections = <&mas_a2noc_snoc>;
   qcom,slv-rpm-id = <143>;
  };

  slv_ebi:slv-ebi {
   cell-id = <512>;
   label = "slv-ebi";
   qcom,buswidth = <8>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,slv-rpm-id = <0>;
  };

  slv_hmss_l3:slv-hmss-l3 {
   cell-id = <680>;
   label = "slv-hmss-l3";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,slv-rpm-id = <160>;
  };

  slv_bimc_snoc_0:slv-bimc-snoc-0 {
   cell-id = <10017>;
   label = "slv-bimc-snoc-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,connections = <&mas_bimc_snoc_0>;
   qcom,slv-rpm-id = <2>;
  };

  slv_bimc_snoc_1:slv-bimc-snoc-1 {
   cell-id = <10056>;
   label = "slv-bimc-snoc-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_bimc>;
   qcom,connections = <&mas_bimc_snoc_1>;
   qcom,slv-rpm-id = <138>;
  };

  slv_cnoc_a2noc:slv-cnoc-a2noc {
   cell-id = <10034>;
   label = "slv-cnoc-a2noc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,connections = <&mas_cnoc_a2noc>;
   qcom,slv-rpm-id = <208>;
  };

  slv_ssc_cfg:slv-ssc-cfg {
   cell-id = <697>;
   label = "slv-ssc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <177>;
  };

  slv_mpm:slv-mpm {
   cell-id = <536>;
   label = "slv-mpm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <62>;
  };

  slv_pmic_arb:slv-pmic-arb {
   cell-id = <632>;
   label = "slv-pmic-arb";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <59>;
  };
  slv_tlmm_north:slv-tlmm-north {
   cell-id = <731>;
   label = "slv-tlmm-north";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <214>;
  };
  slv_pimem_cfg:slv-pimem-cfg {
   cell-id = <681>;
   label = "slv-pimem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <167>;
  };

  slv_imem_cfg:slv-imem-cfg {
   cell-id = <627>;
   label = "slv-imem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <54>;
  };

  slv_message_ram:slv-message-ram {
   cell-id = <628>;
   label = "slv-message-ram";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <55>;
  };

  slv_skl:slv-skl {
   cell-id = <733>;
   label = "slv-skl";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <196>;
  };

  slv_bimc_cfg:slv-bimc-cfg {
   cell-id = <629>;
   label = "slv-bimc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <56>;
  };

  slv_prng:slv-prng {
   cell-id = <618>;
   label = "slv-prng";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <44>;
  };

  slv_a2noc_cfg:slv-a2noc-cfg {
   cell-id = <688>;
   label = "slv-a2noc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <150>;
  };

  slv_ipa:slv-ipa {
   cell-id = <676>;
   label = "slv-ipa";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <183>;
  };

  slv_tcsr:slv-tcsr {
   cell-id = <623>;
   label = "slv-tcsr";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <50>;
  };

  slv_snoc_cfg:slv-snoc-cfg {
   cell-id = <642>;
   label = "slv-snoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <70>;
  };

  slv_clk_ctl:slv-clk-ctl {
   cell-id = <620>;
   label = "slv-clk-ctl";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <47>;
  };

  slv_glm:slv-glm {
   cell-id = <726>;
   label = "slv-glm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <209>;
  };

  slv_spdm:slv-spdm {
   cell-id = <633>;
   label = "slv-spdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <60>;
  };

  slv_gpuss_cfg:slv-gpuss-cfg {
   cell-id = <598>;
   label = "slv-gpuss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <11>;
  };

  slv_cnoc_mnoc_cfg:slv-cnoc-mnoc-cfg {
   cell-id = <640>;
   label = "slv-cnoc-mnoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,connections = <&mas_cnoc_mnoc_cfg>;
   qcom,slv-rpm-id = <66>;
  };

  slv_qm_cfg:slv-qm-cfg {
   cell-id = <729>;
   label = "slv-qm-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <212>;
  };

  slv_mss_cfg:slv-mss-cfg {
   cell-id = <621>;
   label = "slv-mss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <48>;
  };

  slv_ufs_cfg:slv-ufs-cfg {
   cell-id = <650>;
   label = "slv-ufs-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <92>;
  };

  slv_tlmm_west:slv-tlmm-west {
   cell-id = <732>;
   label = "slv-tlmm-west";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <215>;
  };

  slv_a1noc_cfg:slv-a1noc-cfg {
   cell-id = <687>;
   label = "slv-a1noc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <147>;
  };

  slv_ahb2phy:slv-ahb2phy {
   cell-id = <685>;
   label = "slv-ahb2phy";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <163>;
  };

  slv_blsp_2:slv-blsp-2 {
   cell-id = <611>;
   label = "slv-blsp-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <37>;
  };

  slv_pdm:slv-pdm {
   cell-id = <615>;
   label = "slv-pdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <41>;
  };

  slv_usb3_0:slv-usb3-0 {
   cell-id = <583>;
   label = "slv-usb3-0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <22>;
  };

  slv_a1noc_smmu_cfg:slv-a1noc-smmu-cfg {
   cell-id = <692>;
   label = "slv-a1noc-smmu-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <149>;
  };

  slv_blsp_1:slv-blsp-1 {
   cell-id = <613>;
   label = "slv-blsp-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <39>;
  };

  slv_sdcc_2:slv-sdcc-2 {
   cell-id = <608>;
   label = "slv-sdcc-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <33>;
  };

  slv_sdcc_4:slv-sdcc-4 {
   cell-id = <609>;
   label = "slv-sdcc-4";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <34>;
  };

  slv_tsif:slv-tsif {
   cell-id = <575>;
   label = "slv-tsif";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <35>;
  };

  slv_qdss_cfg:slv-qdss-cfg {
   cell-id = <635>;
   label = "slv-qdss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <63>;
  };

  slv_tlmm_east:slv-tlmm-east {
   cell-id = <730>;
   label = "slv-tlmm-east";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <213>;
  };

  slv_cnoc_mnoc_mmss_cfg:slv-cnoc-mnoc-mmss-cfg {
   cell-id = <631>;
   label = "slv-cnoc-mnoc-mmss-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,connections = <&mas_cnoc_mnoc_mmss_cfg>;
   qcom,slv-rpm-id = <58>;
  };

  slv_srvc_cnoc:slv-srvc-cnoc {
   cell-id = <646>;
   label = "slv-srvc-cnoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <76>;
  };

  slv_cr_virt_a2noc:slv-cr-virt-a2noc {
   cell-id = <724>;
   label = "slv-cr-virt-a2noc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_a2noc>;
   qcom,connections = <&mas_cr_virt_a2noc>;
   qcom,slv-rpm-id = <207>;
  };

  slv_gnoc_bimc:slv-gnoc-bimc {
   cell-id = <727>;
   label = "slv-gnoc-bimc";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_gnoc>;
   qcom,connections = <&mas_gnoc_bimc>;
   qcom,slv-rpm-id = <210>;
  };

  slv_camera_cfg:slv-camera-cfg {
   cell-id = <589>;
   label = "slv-camera-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <3>;
  };

  slv_camera_throttle_cfg:slv-camera-throttle-cfg {
   cell-id = <709>;
   label = "slv-camera-throttle-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <154>;
  };

  slv_misc_cfg:slv-misc-cfg {
   cell-id = <594>;
   label = "slv-misc-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <8>;
  };

  slv_venus_throttle_cfg:slv-venus-throttle-cfg {
   cell-id = <696>;
   label = "slv-venus-throttle-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <178>;
  };

  slv_venus_cfg:slv-venus-cfg {
   cell-id = <596>;
   label = "slv-venus-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <10>;
  };

  slv_vmem_cfg:slv-vmem-cfg {
   cell-id = <708>;
   label = "slv-vmem-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <180>;
   qcom,enable-only-clk;
   clock-names = "node_clk";
   clocks = <&clock_mmss 0xd8b7278f>;
  };

  slv_mmss_clk_xpu_cfg:slv-mmss-clk-xpu-cfg {
   cell-id = <600>;
   label = "slv-mmss-clk-xpu-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <13>;
  };

  slv_mmss_clk_cfg:slv-mmss-clk-cfg {
   cell-id = <599>;
   label = "slv-mmss-clk-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <12>;
  };

  slv_display_cfg:slv-display-cfg {
   cell-id = <590>;
   label = "slv-display-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <4>;
  };

  slv_display_throttle_cfg:slv-display-throttle-cfg {
   cell-id = <700>;
   label = "slv-display-throttle-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <156>;
  };

  slv_smmu_cfg:slv-smmu-cfg {
   cell-id = <722>;
   label = "slv-smmu-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <205>;
  };

  slv_mnoc_bimc:slv-mnoc-bimc {
   cell-id = <10028>;
   label = "slv-mnoc-bimc";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,connections = <&mas_mnoc_bimc>;
   qcom,slv-rpm-id = <16>;
   qcom,enable-only-clk;
   clock-names = "node_clk";
   clocks = <&clock_gcc 0xdb4b31e6>;
  };

  slv_vmem: slv-vmem {
   cell-id = <710>;
   label = "slv-vmem";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,slv-rpm-id = <179>;
   clock-names = "node_clk";
   clocks = <&clock_mmss 0xd8b7278f>;
  };

  slv_srvc_mnoc:slv-srvc-mnoc {
   cell-id = <603>;
   label = "slv-srvc-mnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,slv-rpm-id = <17>;
  };

  slv_hmss:slv-hmss {
   cell-id = <673>;
   label = "slv-hmss";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <20>;
  };

  slv_lpass:slv-lpass {
   cell-id = <522>;
   label = "slv-lpass";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <21>;
  };

  slv_wlan:slv-wlan {
   cell-id = <723>;
   label = "slv-wlan";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <206>;
  };

  slv_snoc_bimc:slv-snoc-bimc {
   cell-id = <10032>;
   label = "slv-snoc-bimc";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_snoc_bimc>;
   qcom,slv-rpm-id = <24>;
  };

  slv_snoc_cnoc:slv-snoc-cnoc {
   cell-id = <10036>;
   label = "slv-snoc-cnoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_snoc_cnoc>;
   qcom,slv-rpm-id = <25>;
  };

  slv_imem:slv-imem {
   cell-id = <585>;
   label = "slv-imem";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <26>;
  };

  slv_pimem:slv-pimem {
   cell-id = <712>;
   label = "slv-pimem";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <166>;
  };

  slv_qdss_stm:slv-qdss-stm {
   cell-id = <588>;
   label = "slv-qdss-stm";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <30>;
  };

  slv_pcie_0:slv-pcie-0 {
   cell-id = <665>;
   label = "slv-pcie-0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <84>;
  };

  slv_srvc_snoc:slv-srvc-snoc {
   cell-id = <587>;
   label = "slv-srvc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <29>;
  };
 };

 devfreq_spdm_cpu {
  compatible = "qcom,devfreq_spdm";
  qcom,msm-bus,name = "devfreq_spdm";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 512 0 0>,
    <1 512 0 0>;
  qcom,msm-bus,active-only;
  qcom,spdm-client = <0>;

  qcom,bw-upstep = <1000>;
  qcom,bw-dwnstep = <1000>;
  qcom,max-vote = <10000>;
  qcom,up-step-multp = <2>;
  qcom,spdm-interval = <100>;

  qcom,ports = <24>;
  qcom,alpha-up = <12>;
  qcom,alpha-down = <15>;
  qcom,bucket-size = <8>;


  qcom,pl-freqs = <260000 770000>;


  qcom,reject-rate = <5000 5000 5000 5000 5000 5000>;

  qcom,response-time-us = <10000 10000 10000 10000 10000 10000>;

  qcom,cci-response-time-us = <10000 10000 10000
      10000 10000 10000>;
  qcom,max-cci-freq = <1036800>;
 };

 devfreq_spdm_gov {
  compatible = "qcom,gov_spdm_hyp";
  interrupt-names = "spdm-irq";
  interrupts = <0 192 1>;
 };
};
# 3508 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8998-gpu.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8998-gpu.dtsi"
&soc {

 pil_gpu: qcom,kgsl-hyp {
  compatible = "qcom,pil-tz-generic";
  qcom,pas-id = <13>;
  qcom,firmware-name = "a540_zap";
 };

 msm_bus: qcom,kgsl-busmon{
  label = "kgsl-busmon";
  compatible = "qcom,kgsl-busmon";
 };

 gpubw: qcom,gpubw {
  compatible = "qcom,devbw";
  governor = "bw_vbif";
  qcom,src-dst-ports = <26 512>;





  qcom,active-only;
  qcom,bw-tbl =
   < 0 >,
   < 762 >,
   < 1144 >,
   < 1525 >,
   < 2288 >,
   < 3143 >,
   < 4173 >,
   < 5195 >,
   < 5859 >,
   < 7759 >,
   < 9887 >,
   < 11863 >,
   < 13763 >;
 };

 msm_gpu: qcom,kgsl-3d0@5000000 {
  label = "kgsl-3d0";
  compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
  status = "ok";
  reg = <0x5000000 0x40000>;
  reg-names = "kgsl_3d0_reg_memory";
  interrupts = <0 300 0>;
  interrupt-names = "kgsl_3d0_irq";
  qcom,id = <0>;

  qcom,chipid = <0x05040000>;
  qcom,gpu-efuse-leakage = <0x00070130 24>;
  qcom,base-leakage-coefficient = <34>;
  qcom,lm-limit = <6000>;

  qcom,initial-pwrlevel = <4>;

  qcom,idle-timeout = <64>;
  qcom,no-nap;

  qcom,highest-bank-bit = <15>;

  qcom,snapshot-size = <1048576>;

  qcom,gpu-qdss-stm = <0x161c0000 0x40000>;

  qcom,gpu-qtimer = <0x17921000 0x1000>;

  qcom,tsens-name = "tsens_tz_sensor12";


  qcom,l2pc-cpu-mask = <0x000000f0>;


  qcom,gpu-quirk-lmloadkill-disable;


  qcom,gpmu-tsens = <0x000c000d>;
  qcom,max-power = <5448>;
  qcom,gpmu-firmware = "a540_gpmu.fw2";
  qcom,gpmu-version = <3 0>;
  qcom,zap-shader = "a540_zap";

  clocks = <&clock_gfx 0x95f01bd5>,
   <&clock_gcc 0x72f20a57>,
   <&clock_gpu 0x58a0a7ca>,
   <&clock_gcc 0x3edd69ad>,
   <&clock_gcc 0x3909459b>,
   <&clock_gpu 0xb2678e80>,
   <&clock_gpu 0x7bd750e8>,
   <&clock_gcc 0xfd82abad>;

  clock-names = "core_clk", "iface_clk", "rbbmtimer_clk",
   "mem_clk", "mem_iface_clk", "isense_clk", "rbcpr_clk",
   "iref_clk";

  qcom,isense-clk-on-level = <1>;

  qcom,gpubw-dev = <&gpubw>;
  qcom,bus-control;
  qcom,msm-bus,name = "grp3d";
  qcom,bus-width = <32>;
  qcom,msm-bus,num-cases = <13>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <26 512 0 0>,

    <26 512 0 800000>,
    <26 512 0 1200000>,
    <26 512 0 1600000>,
    <26 512 0 2400000>,
    <26 512 0 3296000>,
    <26 512 0 4376000>,
    <26 512 0 5448000>,
    <26 512 0 6144000>,
    <26 512 0 8136000>,
    <26 512 0 10368000>,
    <26 512 0 12440000>,
    <26 512 0 14432000>;


  regulator-names = "vddcx", "vdd";

  vddcx-supply = <&gdsc_gpu_cx>;
  vdd-supply = <&gdsc_gpu_gx>;


  coresight-name = "coresight-gfx";
  coresight-atid = <3>;
  port {
   gfx_out_funnel_in1: endpoint {
    remote-endpoint = <&funnel_in1_in_gfx>;
   };
  };


  qcom,gpu-mempools {
   #address-cells= <1>;
   #size-cells = <0>;
   compatible = "qcom,gpu-mempools";


   qcom,gpu-mempool@0 {
    reg = <0>;
    qcom,mempool-page-size = <4096>;
    qcom,mempool-reserved = <2048>;
    qcom,mempool-allocate;
   };

   qcom,gpu-mempool@1 {
    reg = <1>;
    qcom,mempool-page-size = <8192>;
    qcom,mempool-reserved = <1024>;
    qcom,mempool-allocate;
   };

   qcom,gpu-mempool@2 {
    reg = <2>;
    qcom,mempool-page-size = <65536>;
    qcom,mempool-reserved = <256>;
   };

   qcom,gpu-mempool@3 {
    reg = <3>;
    qcom,mempool-page-size = <1048576>;
    qcom,mempool-reserved = <32>;
   };
  };


  qcom,gpu-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,gpu-pwrlevels";

   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <650000000>;
    qcom,bus-freq = <12>;
    qcom,bus-min = <11>;
    qcom,bus-max = <12>;
   };


   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <504000000>;
    qcom,bus-freq = <11>;
    qcom,bus-min = <10>;
    qcom,bus-max = <12>;
   };

   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <403000000>;
    qcom,bus-freq = <10>;
    qcom,bus-min = <9>;
    qcom,bus-max = <11>;
   };

   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <332000000>;
    qcom,bus-freq = <7>;
    qcom,bus-min = <6>;
    qcom,bus-max = <8>;
   };

   qcom,gpu-pwrlevel@4 {
    reg = <4>;
    qcom,gpu-freq = <251000000>;
    qcom,bus-freq = <4>;
    qcom,bus-min = <3>;
    qcom,bus-max = <5>;
   };

   qcom,gpu-pwrlevel@5 {
    reg = <5>;
    qcom,gpu-freq = <171000000>;
    qcom,bus-freq = <3>;
    qcom,bus-min = <1>;
    qcom,bus-max = <4>;
   };

   qcom,gpu-pwrlevel@6 {
    reg = <6>;
    qcom,gpu-freq = <27000000>;
    qcom,bus-freq = <0>;
    qcom,bus-min = <0>;
    qcom,bus-max = <0>;
   };
  };

 };

 kgsl_msm_iommu: qcom,kgsl-iommu {
  compatible = "qcom,kgsl-smmu-v2";

  reg = <0x05040000 0x10000>;
  qcom,protect = <0x40000 0x10000>;
  qcom,micro-mmu-control = <0x6000>;

  clocks =<&clock_gcc 0x72f20a57>,
   <&clock_gcc 0x3edd69ad>,
   <&clock_gcc 0x3909459b>;

  clock-names = "iface_clk", "mem_clk", "mem_iface_clk";

  qcom,secure_align_mask = <0xfff>;
  qcom,retention;
  qcom,hyp_secure_alloc;

  gfx3d_user: gfx3d_user {
   compatible = "qcom,smmu-kgsl-cb";
   label = "gfx3d_user";
   iommus = <&kgsl_smmu 0>;
   qcom,gpu-offset = <0x48000>;
  };

  gfx3d_secure: gfx3d_secure {
   compatible = "qcom,smmu-kgsl-cb";
   iommus = <&kgsl_smmu 2>;
  };
 };
};
# 3509 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8998-pinctrl.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8998-pinctrl.dtsi"
&soc {
 tlmm: pinctrl@03400000 {
  compatible = "qcom,msm8998-pinctrl";
  reg = <0x03400000 0xc00000>;
  interrupts = <0 208 0>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;

  uart_console_active: uart_console_active {
   mux {
    pins = "gpio4", "gpio5";
    function = "blsp_uart8_a";
   };

   config {
    pins = "gpio4", "gpio5";
    drive-strength = <2>;
    bias-disable;
   };
  };

  wcd9xxx_intr {
   wcd_intr_default: wcd_intr_default{
    mux {
     pins = "gpio54";
     function = "gpio";
    };

    config {
     pins = "gpio54";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
  };


  i2c_1 {
   i2c_1_active: i2c_1_active {
    mux {
     pins = "gpio2", "gpio3";
     function = "blsp_i2c1";
    };

    config {
     pins = "gpio2", "gpio3";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_1_sleep: i2c_1_sleep {
    mux {
     pins = "gpio2", "gpio3";
     function = "blsp_i2c1";
    };

    config {
     pins = "gpio2", "gpio3";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_1_bitbang: i2c_1_bitbang {
    mux {
     pins = "gpio2", "gpio3";
     function = "gpio";
    };

    config {
     pins = "gpio2", "gpio3";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_2 {
   i2c_2_active: i2c_2_active {
    mux {
     pins = "gpio32", "gpio33";
     function = "blsp_i2c2";
    };

    config {
     pins = "gpio32", "gpio33";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_2_sleep: i2c_2_sleep {
    mux {
     pins = "gpio32", "gpio33";
     function = "blsp_i2c2";
    };

    config {
     pins = "gpio32", "gpio33";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_2_bitbang: i2c_2_bitbang {
    mux {
     pins = "gpio32", "gpio33";
     function = "gpio";
    };

    config {
     pins = "gpio32", "gpio33";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_3 {
   i2c_3_active: i2c_3_active {
    mux {
     pins = "gpio47", "gpio48";
     function = "blsp_i2c3";
    };

    config {
     pins = "gpio47", "gpio48";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_3_sleep: i2c_3_sleep {
    mux {
     pins = "gpio47", "gpio48";
     function = "blsp_i2c3";
    };

    config {
     pins = "gpio47", "gpio48";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_3_bitbang: i2c_3_bitbang {
    mux {
     pins = "gpio47", "gpio48";
     function = "gpio";
    };

    config {
     pins = "gpio47", "gpio48";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_4 {
   i2c_4_active: i2c_4_active {
    mux {
     pins = "gpio10", "gpio11";
     function = "blsp_i2c4";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_4_sleep: i2c_4_sleep {
    mux {
     pins = "gpio10", "gpio11";
     function = "blsp_i2c4";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_4_bitbang: i2c_4_bitbang {
    mux {
     pins = "gpio10", "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_5 {
   i2c_5_active: i2c_5_active {
    mux {
     pins = "gpio87", "gpio88";
     function = "blsp_i2c5";
    };

    config {
     pins = "gpio87", "gpio88";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_5_sleep: i2c_5_sleep {
    mux {
     pins = "gpio87", "gpio88";
     function = "blsp_i2c5";
    };

    config {
     pins = "gpio87", "gpio88";
     drive-strength = <2>;
     bias-disable;
    };
   };
   i2c_5_bitbang: i2c_5_bitbang {
    mux {
     pins = "gpio87", "gpio88";
     function = "gpio";
    };

    config {
     pins = "gpio87", "gpio88";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_6 {
   i2c_6_active: i2c_6_active {
    mux {
     pins = "gpio43", "gpio44";
     function = "blsp_i2c6";
    };

    config {
     pins = "gpio43", "gpio44";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_6_sleep: i2c_6_sleep {
    mux {
     pins = "gpio43", "gpio44";
     function = "blsp_i2c6";
    };

    config {
     pins = "gpio43", "gpio44";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_6_bitbang: i2c_6_bitbang {
    mux {
     pins = "gpio43", "gpio44";
     function = "gpio";
    };

    config {
     pins = "gpio43", "gpio44";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  nfc {
   nfc_int_active: nfc_int_active {

    mux {

     pins = "gpio92";
     function = "gpio";
    };

    config {
     pins = "gpio92";
     drive-strength = <6>;
     bias-pull-up;
    };
   };

   nfc_int_suspend: nfc_int_suspend {

    mux {

     pins = "gpio92";
     function = "gpio";
    };

    config {
     pins = "gpio92";
     drive-strength = <6>;
     bias-pull-up;
    };
   };

   nfc_enable_active: nfc_enable_active {

    mux {

     pins = "gpio12", "gpio116";
     function = "gpio";
    };

    config {
     pins = "gpio12", "gpio116";
     drive-strength = <6>;
     bias-pull-up;
    };
   };

   nfc_enable_suspend: nfc_enable_suspend {

    mux {

     pins = "gpio12", "gpio116";
     function = "gpio";
    };

    config {
     pins = "gpio12", "gpio116";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  i2c_7 {
   i2c_7_active: i2c_7_active {
    mux {
     pins = "gpio55", "gpio56";
     function = "blsp_i2c7";
    };

    config {
     pins = "gpio55", "gpio56";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_7_sleep: i2c_7_sleep {
    mux {
     pins = "gpio55", "gpio56";
     function = "blsp_i2c7";
    };

    config {
     pins = "gpio55", "gpio56";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_7_bitbang: i2c_7_bitbang {
    mux {
     pins = "gpio55", "gpio56";
     function = "gpio";
    };

    config {
     pins = "gpio55", "gpio56";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_8 {
   i2c_8_active: i2c_8_active {
    mux {
     pins = "gpio6", "gpio7";
     function = "blsp_i2c8";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_8_sleep: i2c_8_sleep {
    mux {
     pins = "gpio6", "gpio7";
     function = "blsp_i2c8";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_8_bitbang: i2c_8_bitbang {
    mux {
     pins = "gpio6", "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_9 {
   i2c_9_active: i2c_9_active {
    mux {
     pins = "gpio51", "gpio52";
     function = "blsp_i2c9";
    };

    config {
     pins = "gpio51", "gpio52";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_9_sleep: i2c_9_sleep {
    mux {
     pins = "gpio51", "gpio52";
     function = "blsp_i2c9";
    };

    config {
     pins = "gpio51", "gpio52";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_9_bitbang: i2c_9_bitbang {
    mux {
     pins = "gpio51", "gpio52";
     function = "gpio";
    };

    config {
     pins = "gpio51", "gpio52";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_10 {
   i2c_10_active: i2c_10_active {
    mux {
     pins = "gpio67", "gpio68";
     function = "blsp_i2c10";
    };

    config {
     pins = "gpio67", "gpio68";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_10_sleep: i2c_10_sleep {
    mux {
     pins = "gpio67", "gpio68";
     function = "blsp_i2c10";
    };

    config {
     pins = "gpio67", "gpio68";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_10_bitbang: i2c_10_bitbang {
    mux {
     pins = "gpio67", "gpio68";
     function = "gpio";
    };

    config {
     pins = "gpio67", "gpio68";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_11 {
   i2c_11_active: i2c_11_active {
    mux {
     pins = "gpio60", "gpio61";
     function = "blsp_i2c11";
    };

    config {
     pins = "gpio60", "gpio61";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_11_sleep: i2c_11_sleep {
    mux {
     pins = "gpio60", "gpio61";
     function = "blsp_i2c11";
    };

    config {
     pins = "gpio60", "gpio61";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_11_bitbang: i2c_11_bitbang {
    mux {
     pins = "gpio60", "gpio61";
     function = "gpio";
    };

    config {
     pins = "gpio60", "gpio61";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_12 {
   i2c_12_active: i2c_12_active {
    mux {
     pins = "gpio83", "gpio84";
     function = "blsp_i2c12";
    };

    config {
     pins = "gpio83", "gpio84";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_12_sleep: i2c_12_sleep {
    mux {
     pins = "gpio83", "gpio84";
     function = "blsp_i2c12";
    };

    config {
     pins = "gpio83", "gpio84";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_12_bitbang: i2c_12_bitbang {
    mux {
     pins = "gpio83", "gpio84";
     function = "gpio";
    };

    config {
     pins = "gpio83", "gpio84";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };



  spi_1 {
   spi_1_active: spi_1_active {
    mux {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     function = "blsp_spi1";
    };

    config {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_1_sleep: spi_1_sleep {
    mux {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     function = "blsp_spi1";
    };

    config {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_2 {
   spi_2_active: spi_2_active {
    mux {
     pins = "gpio31", "gpio34",
       "gpio32", "gpio33";
     function = "blsp_spi2";
    };

    config {
     pins = "gpio31", "gpio34",
       "gpio32", "gpio33";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_2_sleep: spi_2_sleep {
    mux {
     pins = "gpio31", "gpio34",
       "gpio32", "gpio33";
     function = "blsp_spi2";
    };

    config {
     pins = "gpio31", "gpio34",
       "gpio32", "gpio33";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_3 {
   spi_3_active: spi_3_active {
    mux {
     pins = "gpio45", "gpio46",
       "gpio47", "gpio48";
     function = "blsp_spi3";
    };

    config {
     pins = "gpio45", "gpio46",
       "gpio47", "gpio48";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_3_sleep: spi_3_sleep {
    mux {
     pins = "gpio45", "gpio46",
       "gpio47", "gpio48";
     function = "blsp_spi3";
    };

    config {
     pins = "gpio45", "gpio46",
       "gpio47", "gpio48";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  pcie0 {
   pcie0_clkreq_default: pcie0_clkreq_default {
    mux {
     pins = "gpio36";
     function = "pci_e0";
    };

    config {
     pins = "gpio36";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie0_perst_default: pcie0_perst_default {
    mux {
     pins = "gpio35";
     function = "gpio";
    };

    config {
     pins = "gpio35";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   pcie0_wake_default: pcie0_wake_default {
    mux {
     pins = "gpio37";
     function = "gpio";
    };

    config {
     pins = "gpio37";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie0_wake_sleep: pcie0_wake_sleep {
    mux {
     pins = "gpio37";
     function = "gpio";
    };

    config {
     pins = "gpio37";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  hph_en0_ctrl {
   hph_en0_idle: hph_en0_idle {
    mux {
     pins = "gpio67";
     function = "gpio";
    };
    config {
     pins = "gpio67";
     drive-strength = <2>;
     bias-pull-down;
     output-low;
    };
   };
   hph_en0_active: hph_en0_active {
    mux {
     pins = "gpio67";
     function = "gpio";
    };
    config {
     pins = "gpio67";
     drive-strength = <2>;
     bias-disable;
     output-high;
    };
   };
  };

  hph_en1_ctrl {
   hph_en1_idle: hph_en1_idle {
    mux {
     pins = "gpio68";
     function = "gpio";
    };
    config {
     pins = "gpio68";
     drive-strength = <2>;
     bias-pull-down;
     output-low;
    };
   };
   hph_en1_active: hph_en1_active {
    mux {
     pins = "gpio68";
     function = "gpio";
    };
    config {
     pins = "gpio68";
     drive-strength = <2>;
     bias-disable;
     output-high;
    };
   };
  };

  wcd_gnd_mic_swap {
   wcd_gnd_mic_swap_idle: wcd_gnd_mic_swap_idle {
    mux {
     pins = "gpio75";
     function = "gpio";
    };
    config {
     pins = "gpio75";
     drive-strength = <2>;
     bias-pull-down;
     output-low;
    };
   };
   wcd_gnd_mic_swap_active: wcd_gnd_mic_swap_active {
    mux {
     pins = "gpio75";
     function = "gpio";
    };
    config {
     pins = "gpio75";
     drive-strength = <2>;
     bias-disable;
     output-high;
    };
   };
  };


  wcd_usbc_analog_en1 {
   wcd_usbc_analog_en1_idle: wcd_usbc_ana_en1_idle {
    mux {
     pins = "gpio59";
     function = "gpio";
    };
    config {
     pins = "gpio59";
     drive-strength = <2>;
     bias-pull-down;
     output-low;
    };
   };

   wcd_usbc_analog_en1_active: wcd_usbc_ana_en1_active {
    mux {
     pins = "gpio59";
     function = "gpio";
    };
    config {
     pins = "gpio59";
     drive-strength = <2>;
     bias-disable;
     output-high;
    };
   };
  };

  wcd_usbc_analog_en2n {
   wcd_usbc_analog_en2n_idle: wcd_usbc_ana_en2n_idle {
    mux {
     pins = "gpio60";
     function = "gpio";
    };
    config {
     pins = "gpio60";
     drive-strength = <2>;
     bias-disable;
     output-high;
    };
   };

   wcd_usbc_analog_en2n_active: wcd_usbc_ana_en2n_active {
    mux {
     pins = "gpio60";
     function = "gpio";
    };
    config {
     pins = "gpio60";
     drive-strength = <2>;
     bias-pull-down;
     output-low;
    };
   };
  };

  cdc_reset_ctrl {
   cdc_reset_sleep: cdc_reset_sleep {
    mux {
     pins = "gpio64";
     function = "gpio";
    };
    config {
     pins = "gpio64";
     drive-strength = <16>;
     bias-disable;
     output-low;
    };
   };
   cdc_reset_active:cdc_reset_active {
    mux {
     pins = "gpio64";
     function = "gpio";
    };
    config {
     pins = "gpio64";
     drive-strength = <16>;
     bias-pull-down;
     output-high;
    };
   };
  };

  spi_4 {
   spi_4_active: spi_4_active {
    mux {
     pins = "gpio8", "gpio9",
       "gpio10", "gpio11";
     function = "blsp_spi4";
    };

    config {
     pins = "gpio8", "gpio9",
       "gpio10", "gpio11";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_4_sleep: spi_4_sleep {
    mux {
     pins = "gpio8", "gpio9",
       "gpio10", "gpio11";
     function = "blsp_spi4";
    };

    config {
     pins = "gpio8", "gpio9",
       "gpio10", "gpio11";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spkr_1_sd_n {
   spkr_1_sd_n_sleep: spkr_1_sd_n_sleep {
    mux {
     pins = "gpio65";
     function = "gpio";
    };
    config {
     pins = "gpio65";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
   spkr_1_sd_n_active: spkr_1_sd_n_active {
    mux {
     pins = "gpio65";
     function = "gpio";
    };
    config {
     pins = "gpio65";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  spi_5 {
   spi_5_active: spi_5_active {
    mux {
     pins = "gpio85", "gpio86",
       "gpio87", "gpio88";
     function = "blsp_spi5";
    };

    config {
     pins = "gpio85", "gpio86",
       "gpio87", "gpio88";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_5_sleep: spi_5_sleep {
    mux {
     pins = "gpio85", "gpio86",
       "gpio87", "gpio88";
     function = "blsp_spi5";
    };

    config {
     pins = "gpio85", "gpio86",
       "gpio87", "gpio88";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spkr_2_sd_n {
   spkr_2_sd_n_sleep: spkr_2_sd_n_sleep {
    mux {
     pins = "gpio66";
     function = "gpio";
    };
    config {
     pins = "gpio66";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
   spkr_2_sd_n_active: spkr_2_sd_n_active {
    mux {
     pins = "gpio66";
     function = "gpio";
    };
    config {
     pins = "gpio66";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  cci0_active: cci0_active {
   mux {

    pins = "gpio17","gpio18";
    function = "cci_i2c";
   };

   config {
    pins = "gpio17","gpio18";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci0_suspend: cci0_suspend {
   mux {

    pins = "gpio17","gpio18";
    function = "cci_i2c";
   };

   config {
    pins = "gpio17","gpio18";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cci1_active: cci1_active {
   mux {

    pins = "gpio19","gpio20";
    function = "cci_i2c";
   };

   config {
    pins = "gpio19","gpio20";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci1_suspend: cci1_suspend {
   mux {

    pins = "gpio19","gpio20";
    function = "cci_i2c";
   };

   config {
    pins = "gpio19","gpio20";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_actuator_vaf_active: cam_actuator_vaf_active {

   mux {
    pins = "gpio27";
    function = "gpio";
   };

   config {
    pins = "gpio27";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_actuator_vaf_suspend: cam_actuator_vaf_suspend {

   mux {
    pins = "gpio27";
    function = "gpio";
   };

   config {
    pins = "gpio27";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_tof_active: cam_tof_active {
   mux {
    pins = "gpio26", "gpio126";
    function = "gpio";
   };

   config {
    pins = "gpio26", "gpio126";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cam_tof_suspend: cam_tof_suspend {
   mux {
    pins = "gpio26", "gpio126";
    function = "gpio";
   };

   config {
    pins = "gpio26", "gpio126";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_depth_default: cam_sensor_depth_default {
   mux {
    pins = "gpio28","gpio23","gpio7";
    function = "gpio";
   };

   config {
    pins = "gpio28","gpio23","gpio7";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_depth_sleep: cam_sensor_depth_sleep {
   mux {
    pins = "gpio28","gpio23","gpio7";
    function = "gpio";
   };

   config {
    pins = "gpio28","gpio23","gpio7";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_depth_v1_active: cam_sensor_depth_v1_active {

   mux {
    pins = "gpio24";
    function = "gpio";
   };

   config {
    pins = "gpio24";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_depth_v1_sleep: cam_sensor_depth_v1_sleep {
   mux {
    pins = "gpio24";
    function = "gpio";
   };

   config {
    pins = "gpio24";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_depth_v2_active: cam_sensor_depth_v2_active {

   mux {
    pins = "gpio21";
    function = "gpio";
   };

   config {
    pins = "gpio21";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_depth_v2_sleep: cam_sensor_depth_v2_sleep {
   mux {
    pins = "gpio21";
    function = "gpio";
   };

   config {
    pins = "gpio21";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk0_active: cam_sensor_mclk0_active {

   mux {

    pins = "gpio13";
    function = "cam_mclk";
   };

   config {
    pins = "gpio13";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk0_suspend: cam_sensor_mclk0_suspend {

   mux {

    pins = "gpio13";
    function = "cam_mclk";
   };

   config {
    pins = "gpio13";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_active: cam_sensor_rear_active {

   mux {
    pins = "gpio30","gpio29";
    function = "gpio";
   };

   config {
    pins = "gpio30","gpio29";
    bias-disable;
    drive-strength = <2>;
   };
  };

  spi_6 {
   spi_6_active: spi_6_active {
    mux {
     pins = "gpio41", "gpio42",
       "gpio43", "gpio44";
     function = "blsp_spi6";
    };

    config {
     pins = "gpio41", "gpio42",
       "gpio43", "gpio44";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_6_sleep: spi_6_sleep {
    mux {
     pins = "gpio41", "gpio42",
       "gpio43", "gpio44";
     function = "blsp_spi6";
    };

    config {
     pins = "gpio41", "gpio42",
       "gpio43", "gpio44";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_7 {
   spi_7_active: spi_7_active {
    mux {
     pins = "gpio53", "gpio54",
       "gpio55", "gpio56";
     function = "blsp_spi7";
    };

    config {
     pins = "gpio53", "gpio54",
       "gpio55", "gpio56";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_7_sleep: spi_7_sleep {
    mux {
     pins = "gpio53", "gpio54",
       "gpio55", "gpio56";
     function = "blsp_spi7";
    };

    config {
     pins = "gpio53", "gpio54",
       "gpio55", "gpio56";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_8 {
   spi_8_active: spi_8_active {
    mux {
     pins = "gpio4", "gpio5",
       "gpio6", "gpio7";
     function = "blsp_spi8";
    };

    config {
     pins = "gpio4", "gpio5",
       "gpio6", "gpio7";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_8_sleep: spi_8_sleep {
    mux {
     pins = "gpio4", "gpio5",
       "gpio6", "gpio7";
     function = "blsp_spi8";
    };

    config {
     pins = "gpio4", "gpio5",
       "gpio6", "gpio7";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_9 {
   spi_9_active: spi_9_active {
    mux {
     pins = "gpio49", "gpio50",
       "gpio51", "gpio52";
     function = "blsp_spi9";
    };

    config {
     pins = "gpio49", "gpio50",
       "gpio51", "gpio52";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_9_sleep: spi_9_sleep {
    mux {
     pins = "gpio49", "gpio50",
       "gpio51", "gpio52";
     function = "blsp_spi9";
    };

    config {
     pins = "gpio49", "gpio50",
       "gpio51", "gpio52";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_10 {
   spi_10_active: spi_10_active {
    mux {
     pins = "gpio65", "gpio66",
       "gpio67", "gpio68";
     function = "blsp_spi10";
    };

    config {
     pins = "gpio65", "gpio66",
       "gpio67", "gpio68";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_10_sleep: spi_10_sleep {
    mux {
     pins = "gpio65", "gpio66",
       "gpio67", "gpio68";
     function = "blsp_spi10";
    };

    config {
     pins = "gpio65", "gpio66",
       "gpio67", "gpio68";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_11 {
   spi_11_active: spi_11_active {
    mux {
     pins = "gpio58", "gpio59",
       "gpio60", "gpio61";
     function = "blsp_spi11";
    };

    config {
     pins = "gpio58", "gpio59",
       "gpio60", "gpio61";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_11_sleep: spi_11_sleep {
    mux {
     pins = "gpio58", "gpio59",
       "gpio60", "gpio61";
     function = "blsp_spi11";
    };

    config {
     pins = "gpio58", "gpio59",
       "gpio60", "gpio61";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_12 {
   spi_12_active: spi_12_active {
    mux {
     pins = "gpio81", "gpio82",
       "gpio83", "gpio84";
     function = "blsp_spi12";
    };

    config {
     pins = "gpio81", "gpio82",
       "gpio83", "gpio84";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_12_sleep: spi_12_sleep {
    mux {
     pins = "gpio81", "gpio82",
       "gpio83", "gpio84";
     function = "blsp_spi12";
    };

    config {
     pins = "gpio81", "gpio82",
       "gpio83", "gpio84";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  blsp1_uart1_active: blsp1_uart1_active {
   mux {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    function = "blsp_uart1_a";
   };

   config {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp1_uart1_sleep: blsp1_uart1_sleep {
   mux {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    function = "gpio";
   };

   config {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_rear_suspend: cam_sensor_rear_suspend {

   mux {
    pins = "gpio30","gpio29";
    function = "gpio";
   };

   config {
    pins = "gpio30","gpio29";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_active: cam_sensor_mclk1_active {

   mux {

    pins = "gpio14";
    function = "cam_mclk";
   };

   config {
    pins = "gpio14";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_suspend: cam_sensor_mclk1_suspend {

   mux {

    pins = "gpio14";
    function = "cam_mclk";
   };

   config {
    pins = "gpio14";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk3_active: cam_sensor_mclk3_active {

   mux {

    pins = "gpio16";
    function = "cam_mclk";
   };

   config {
    pins = "gpio16";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk3_suspend: cam_sensor_mclk3_suspend {

   mux {

    pins = "gpio16";
    function = "cam_mclk";
   };

   config {
    pins = "gpio16";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear2_active: cam_sensor_rear2_active {

   mux {
    pins = "gpio9","gpio8";
    function = "gpio";
   };

   config {
    pins = "gpio9","gpio8";
    bias-disable;
    drive-strength = <2>;
   };
  };

  blsp1_uart2_active: blsp1_uart2_active {
   mux {
    pins = "gpio31", "gpio34", "gpio33", "gpio32";
    function = "blsp_uart2_a";
   };

   config {
    pins = "gpio31", "gpio34", "gpio33", "gpio32";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp1_uart2_sleep: blsp1_uart2_sleep {
   mux {
    pins = "gpio31", "gpio34", "gpio33", "gpio32";
    function = "gpio";
   };

   config {
    pins = "gpio31", "gpio34", "gpio33", "gpio32";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp1_uart3: blsp1_uart3 {
   blsp1_uart3_tx_active: blsp1_uart3_tx_active {
    mux {
     pins = "gpio45";
     function = "blsp_uart3_a";
    };

    config {
     pins = "gpio45";
     drive-strength = <2>;
     bias-disable;
    };
   };

   blsp1_uart3_tx_sleep: blsp1_uart3_tx_sleep {
    mux {
     pins = "gpio45";
     function = "gpio";
    };

    config {
     pins = "gpio45";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   blsp1_uart3_rxcts_active: blsp1_uart3_rxcts_active {
    mux {
     pins = "gpio46", "gpio47";
     function = "blsp_uart3_a";
    };

    config {
     pins = "gpio46", "gpio47";
     drive-strength = <2>;
     bias-disable;
    };
   };

   blsp1_uart3_rxcts_sleep: blsp1_uart3_rxcts_sleep {
    mux {
     pins = "gpio46", "gpio47";
     function = "gpio";
    };

    config {
     pins = "gpio46", "gpio47";
     drive-strength = <2>;
     bias-no-pull;
    };
   };

   blsp1_uart3_rfr_active: blsp1_uart3_rfr_active {
    mux {
     pins = "gpio48";
     function = "blsp_uart3_a";
    };

    config {
     pins = "gpio48";
     drive-strength = <2>;
     bias-disable;
    };
   };

   blsp1_uart3_rfr_sleep: blsp1_uart3_rfr_sleep {
    mux {
     pins = "gpio48";
     function = "gpio";
    };

    config {
     pins = "gpio48";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };

  cam_sensor_rear2_suspend: cam_sensor_rear2_suspend {

   mux {
    pins = "gpio9","gpio8";
    function = "gpio";
   };
   config {
    pins = "gpio9","gpio8";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_active: cam_sensor_mclk2_active {

   mux {

    pins = "gpio15";
    function = "cam_mclk";
   };

   config {
    pins = "gpio15";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_suspend: cam_sensor_mclk2_suspend {

   mux {

    pins = "gpio15";
    function = "cam_mclk";
   };

   config {
    pins = "gpio15";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_active: cam_sensor_front_active {

   mux {
    pins = "gpio28", "gpio29";
    function = "gpio";
   };

   config {
    pins = "gpio28", "gpio29";
    bias-disable;
    drive-strength = <2>;
   };
  };


  cam_sensor_front_iris_active: cam_sensor_front_iris_active {

   mux {
    pins = "gpio23";
    function = "gpio";
   };

   config {
    pins = "gpio23";
    bias-disable;
    drive-strength = <2>;
   };
  };

  blsp2_uart1_active: blsp2_uart1_active {
   mux {
    pins = "gpio53", "gpio54", "gpio55", "gpio56";
    function = "blsp_uart7_a";
   };

   config {
    pins = "gpio53", "gpio54", "gpio55", "gpio56";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp2_uart1_sleep: blsp2_uart1_sleep {
   mux {
    pins = "gpio53", "gpio54", "gpio55", "gpio56";
    function = "gpio";
   };

   config {
    pins = "gpio53", "gpio54", "gpio55", "gpio56";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp2_uart2_active: blsp2_uart2_active {
   mux {
    pins = "gpio4", "gpio5", "gpio6", "gpio7";
    function = "blsp_uart8_a";
   };

   config {
    pins = "gpio4", "gpio5", "gpio6", "gpio7";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp2_uart2_sleep: blsp2_uart2_sleep {
   mux {
    pins = "gpio4", "gpio5", "gpio6", "gpio7";
    function = "gpio";
   };

   config {
    pins = "gpio4", "gpio5", "gpio6", "gpio7";
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_front_suspend: cam_sensor_front_suspend {

   mux {
    pins = "gpio28";
    function = "gpio";
   };

   config {
    pins = "gpio28";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_iris_suspend: cam_sensor_front_iris_suspend {

   mux {
    pins = "gpio23";
    function = "gpio";
   };

   config {
    pins = "gpio23";
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_mdss: pmx_mdss {
   mdss_dsi_active: mdss_dsi_active {
    mux {
     pins = "gpio94", "gpio91", "gpio51";
     function = "gpio";
    };

    config {
     pins = "gpio94", "gpio91", "gpio51";
     drive-strength = <8>;
     bias-disable = <0>;
    };
   };
   mdss_dsi_suspend: mdss_dsi_suspend {
    mux {
     pins = "gpio94", "gpio91", "gpio51";
     function = "gpio";
    };

    config {
     pins = "gpio94", "gpio91", "gpio51";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_mdss_te {
   mdss_te_active: mdss_te_active {
    mux {
     pins = "gpio10";
     function = "mdp_vsync_a";
    };
    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   mdss_te_suspend: mdss_te_suspend {
    mux {
     pins = "gpio10";
     function = "mdp_vsync_a";
    };
    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  mdss_dp_aux_active: mdss_dp_aux_active {
   mux {
    pins = "gpio77", "gpio78";
    function = "gpio";
   };

   config {
    pins = "gpio77", "gpio78";
    bias-disable = <0>;
    drive-strength = <8>;
   };
  };

  mdss_dp_aux_suspend: mdss_dp_aux_suspend {
   mux {
    pins = "gpio77", "gpio78";
    function = "gpio";
   };

   config {
    pins = "gpio77", "gpio78";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  mdss_dp_usbplug_cc_active: mdss_dp_usbplug_cc_active {
   mux {
    pins = "gpio38";
    function = "gpio";
   };

   config {
    pins = "gpio38";
    bias-disable;
    drive-strength = <16>;
   };
  };

  mdss_dp_usbplug_cc_suspend: mdss_dp_usbplug_cc_suspend {
   mux {
    pins = "gpio38";
    function = "gpio";
   };

   config {
    pins = "gpio38";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  mdss_dp_hpd_active: mdss_dp_hpd_active {
   mux {
    pins = "gpio34";
    function = "edp_hot";
   };

   config {
    pins = "gpio34";
    bias-pull-down;
    drive-strength = <16>;
   };
  };

  mdss_dp_hpd_suspend: mdss_dp_hpd_suspend {
   mux {
    pins = "gpio34";
    function = "edp_hot";
   };

   config {
    pins = "gpio34";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  blsp2_uart3_active: blsp2_uart3_active {
   mux {
    pins = "gpio49", "gpio50", "gpio51", "gpio52";
    function = "blsp_uart9_a";
   };

   config {
    pins = "gpio49", "gpio50", "gpio51", "gpio52";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp2_uart3_sleep: blsp2_uart3_sleep {
   mux {
    pins = "gpio49", "gpio50", "gpio51", "gpio52";
    function = "gpio";
   };

   config {
    pins = "gpio49", "gpio50", "gpio51", "gpio52";
    drive-strength = <2>;
    bias-disable;
   };
  };


  pmx_ts_int_active {
   ts_int_active: ts_int_active {
    mux {
     pins = "gpio125";
     function = "gpio";
    };

    config {
     pins = "gpio125";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_int_suspend {
   ts_int_suspend1: ts_int_suspend1 {
    mux {
     pins = "gpio125";
     function = "gpio";
    };

    config {
     pins = "gpio125";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_reset_active {
   ts_reset_active: ts_reset_active {
    mux {
     pins = "gpio89";
     function = "gpio";
    };

    config {
     pins = "gpio89";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_reset_suspend {
   ts_reset_suspend1: ts_reset_suspend1 {
    mux {
     pins = "gpio89";
     function = "gpio";
    };

    config {
     pins = "gpio89";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_release {
   ts_release: ts_release {
    mux {
     pins = "gpio125", "gpio89";
     function = "gpio";
    };

    config {
     pins = "gpio125", "gpio89";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  ts_mux {
   ts_active: ts_active {
    mux {
     pins = "gpio89", "gpio125";
     function = "gpio";
    };

    config {
     pins = "gpio89", "gpio125";
     drive-strength = <16>;
     bias-pull-up;
    };
   };

   ts_reset_suspend: ts_reset_suspend {
    mux {
     pins = "gpio89";
     function = "gpio";
    };

    config {
     pins = "gpio89";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   ts_int_suspend: ts_int_suspend {
    mux {
     pins = "gpio125";
     function = "gpio";
    };

    config {
     pins = "gpio125";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  ufs_dev_reset_assert: ufs_dev_reset_assert {
   config {
    pins = "ufs_reset";
    bias-pull-down;
# 2163 "../arch/arm64/boot/dts/qcom/msm8998-pinctrl.dtsi"
    drive-strength = <8>;
    output-low;
   };
  };

  ufs_dev_reset_deassert: ufs_dev_reset_deassert {
   config {
    pins = "ufs_reset";
    bias-pull-down;




    drive-strength = <8>;
    output-high;
   };
  };

  sdc2_clk_on: sdc2_clk_on {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc2_clk_off: sdc2_clk_off {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };

  sdc2_cmd_on: sdc2_cmd_on {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc2_cmd_off: sdc2_cmd_off {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_data_on: sdc2_data_on {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc2_data_off: sdc2_data_off {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_cd_on: sdc2_cd_on {
   mux {
    pins = "gpio95";
    function = "gpio";
   };

   config {
    pins = "gpio95";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_cd_off: sdc2_cd_off {
   mux {
    pins = "gpio95";
    function = "gpio";
   };

   config {
    pins = "gpio95";
    bias-pull-up;
    drive-strength = <2>;
   };

  };

  led_enable: led_enable {
   mux {
    pins = "gpio21";
    function = "gpio";
   };

   config {
    pins = "gpio21";
    drive_strength = <2>;
    output-high;
    bias-disable;
   };
  };

  led_disable: led_disable {
   mux {
    pins = "gpio21";
    function = "gpio";
   };

   config {
    pins = "gpio21";
    drive_strength = <2>;
    output-low;
    bias-disable;
   };
  };

  trigout_a: trigout_a {
   mux {
    pins = "gpio58";
    function = "qdss_cti1_a";
   };

   config {
    pins = "gpio58";
    drive-strength = <2>;
    bias-disable;
   };
  };

  mdss_hdmi_5v_active: mdss_hdmi_5v_active {
   mux {
    pins = "gpio133";
    function = "gpio";
   };

   config {
    pins = "gpio133";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  mdss_hdmi_5v_suspend: mdss_hdmi_5v_suspend {
   mux {
    pins = "gpio133";
    function = "gpio";
   };

   config {
    pins = "gpio133";
    bias-pull-down;
    drive-strength = <2>;
   };
  };


  mdss_hdmi_hpd_active: mdss_hdmi_hpd_active {
   mux {
    pins = "gpio34";
    function = "hdmi_hot";
   };

   config {
    pins = "gpio34";
    bias-pull-down;
    drive-strength = <16>;
   };
  };

  mdss_hdmi_hpd_suspend: mdss_hdmi_hpd_suspend {
   mux {
    pins = "gpio34";
    function = "hdmi_hot";
   };

   config {
    pins = "gpio34";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  mdss_hdmi_ddc_active: mdss_hdmi_ddc_active {
   mux {
    pins = "gpio32", "gpio33";
    function = "hdmi_ddc";
   };

   config {
    pins = "gpio32", "gpio33";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  mdss_hdmi_ddc_suspend: mdss_hdmi_ddc_suspend {
   mux {
    pins = "gpio32", "gpio33";
    function = "hdmi_ddc";
   };

   config {
    pins = "gpio32", "gpio33";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  mdss_hdmi_cec_active: mdss_hdmi_cec_active {
   mux {
    pins = "gpio31";
    function = "hdmi_cec";
   };

   config {
    pins = "gpio31";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  mdss_hdmi_cec_suspend: mdss_hdmi_cec_suspend {
   mux {
    pins = "gpio31";
    function = "hdmi_cec";
   };

   config {
    pins = "gpio31";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  tsif0_signals_active: tsif0_signals_active {
   tsif1_clk {
    pins = "gpio89";
    function = "tsif1_clk";
   };
   tsif1_en {
    pins = "gpio90";
    function = "tsif1_en";
   };
   tsif1_data {
    pins = "gpio91";
    function = "tsif1_data";
   };
   signals_cfg {
    pins = "gpio89", "gpio90", "gpio91";
    drive_strength = <2>;
    bias-pull-down;
   };
  };


  tsif0_sync_active: tsif0_sync_active {
   tsif1_sync {
    pins = "gpio9";
    function = "tsif1_sync";
    drive_strength = <2>;
    bias-pull-down;
   };
  };

  tsif1_signals_active: tsif1_signals_active {
   tsif2_clk {
    pins = "gpio93";
    function = "tsif2_clk";
   };
   tsif2_en {
    pins = "gpio94";
    function = "tsif2_en";
   };
   tsif2_data {
    pins = "gpio95";
    function = "tsif2_data";
   };
   signals_cfg {
    pins = "gpio93", "gpio94", "gpio95";
    drive_strength = <2>;
    bias-pull-down;
   };
  };


  tsif1_sync_active: tsif1_sync_active {
   tsif2_sync {
    pins = "gpio96";
    function = "tsif2_sync";
    drive_strength = <2>;
    bias-pull-down;
   };
  };

  pri_aux_pcm_clk {
   pri_aux_pcm_clk_sleep: pri_aux_pcm_clk_sleep {
    mux {
     pins = "gpio65";
     function = "gpio";
    };

    config {
     pins = "gpio65";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_aux_pcm_clk_active: pri_aux_pcm_clk_active {
    mux {
     pins = "gpio65";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio65";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_aux_pcm_sync {
   pri_aux_pcm_sync_sleep: pri_aux_pcm_sync_sleep {
    mux {
     pins = "gpio66";
     function = "gpio";
    };

    config {
     pins = "gpio66";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_aux_pcm_sync_active: pri_aux_pcm_sync_active {
    mux {
     pins = "gpio66";
     function = "pri_mi2s_ws";
    };

    config {
     pins = "gpio66";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_aux_pcm_din {
   pri_aux_pcm_din_sleep: pri_aux_pcm_din_sleep {
    mux {
     pins = "gpio67";
     function = "gpio";
    };

    config {
     pins = "gpio67";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_aux_pcm_din_active: pri_aux_pcm_din_active {
    mux {
     pins = "gpio67";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio67";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pri_aux_pcm_dout {
   pri_aux_pcm_dout_sleep: pri_aux_pcm_dout_sleep {
    mux {
     pins = "gpio68";
     function = "gpio";
    };

    config {
     pins = "gpio68";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_aux_pcm_dout_active: pri_aux_pcm_dout_active {
    mux {
     pins = "gpio68";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio68";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_aux_pcm {
   sec_aux_pcm_sleep: sec_aux_pcm_sleep {
    mux {
     pins = "gpio80", "gpio81";
     function = "gpio";
    };

    config {
     pins = "gpio80", "gpio81";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_aux_pcm_active: sec_aux_pcm_active {
    mux {
     pins = "gpio80", "gpio81";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio80", "gpio81";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_aux_pcm_din {
   sec_aux_pcm_din_sleep: sec_aux_pcm_din_sleep {
    mux {
     pins = "gpio82";
     function = "gpio";
    };

    config {
     pins = "gpio82";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_aux_pcm_din_active: sec_aux_pcm_din_active {
    mux {
     pins = "gpio82";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio82";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_aux_pcm_dout {
   sec_aux_pcm_dout_sleep: sec_aux_pcm_dout_sleep {
    mux {
     pins = "gpio83";
     function = "gpio";
    };

    config {
     pins = "gpio83";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_aux_pcm_dout_active: sec_aux_pcm_dout_active {
    mux {
     pins = "gpio83";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio83";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_aux_pcm {
   tert_aux_pcm_sleep: tert_aux_pcm_sleep {
    mux {
     pins = "gpio75", "gpio76";
     function = "gpio";
    };

    config {
     pins = "gpio75", "gpio76";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_aux_pcm_active: tert_aux_pcm_active {
    mux {
     pins = "gpio75", "gpio76";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio75", "gpio76";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  tert_aux_pcm_din {
   tert_aux_pcm_din_sleep: tert_aux_pcm_din_sleep {
    mux {
     pins = "gpio77";
     function = "gpio";
    };

    config {
     pins = "gpio77";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_aux_pcm_din_active: tert_aux_pcm_din_active {
    mux {
     pins = "gpio77";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio77";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_aux_pcm_dout {
   tert_aux_pcm_dout_sleep: tert_aux_pcm_dout_sleep {
    mux {
     pins = "gpio78";
     function = "gpio";
    };

    config {
     pins = "gpio78";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_aux_pcm_dout_active: tert_aux_pcm_dout_active {
    mux {
     pins = "gpio78";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio78";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_aux_pcm {
   quat_aux_pcm_sleep: quat_aux_pcm_sleep {
    mux {
     pins = "gpio58", "gpio59";
     function = "gpio";
    };

    config {
     pins = "gpio58", "gpio59";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_aux_pcm_active: quat_aux_pcm_active {
    mux {
     pins = "gpio58", "gpio59";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio58", "gpio59";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_aux_pcm_din {
   quat_aux_pcm_din_sleep: quat_aux_pcm_din_sleep {
    mux {
     pins = "gpio60";
     function = "gpio";
    };

    config {
     pins = "gpio60";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_aux_pcm_din_active: quat_aux_pcm_din_active {
    mux {
     pins = "gpio60";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio60";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_aux_pcm_dout {
   quat_aux_pcm_dout_sleep: quat_aux_pcm_dout_sleep {
    mux {
     pins = "gpio61";
     function = "gpio";
    };

    config {
     pins = "gpio61";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_aux_pcm_dout_active: quat_aux_pcm_dout_active {
    mux {
     pins = "gpio61";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio61";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pri_mi2s_mclk {
   pri_mi2s_mclk_sleep: pri_mi2s_mclk_sleep {
    mux {
     pins = "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio64";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_mclk_active: pri_mi2s_mclk_active {
    mux {
     pins = "gpio64";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio64";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_sck {
   pri_mi2s_sck_sleep: pri_mi2s_sck_sleep {
    mux {
     pins = "gpio65";
     function = "gpio";
    };

    config {
     pins = "gpio65";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sck_active: pri_mi2s_sck_active {
    mux {
     pins = "gpio65";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio65";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_ws {
   pri_mi2s_ws_sleep: pri_mi2s_ws_sleep {
    mux {
     pins = "gpio66";
     function = "gpio";
    };

    config {
     pins = "gpio66";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_ws_active: pri_mi2s_ws_active {
    mux {
     pins = "gpio66";
     function = "pri_mi2s_ws";
    };

    config {
     pins = "gpio66";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_sd0 {
   pri_mi2s_sd0_sleep: pri_mi2s_sd0_sleep {
    mux {
     pins = "gpio67";
     function = "gpio";
    };

    config {
     pins = "gpio67";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sd0_active: pri_mi2s_sd0_active {
    mux {
     pins = "gpio67";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio67";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pri_mi2s_sd1 {
   pri_mi2s_sd1_sleep: pri_mi2s_sd1_sleep {
    mux {
     pins = "gpio68";
     function = "gpio";
    };

    config {
     pins = "gpio68";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sd1_active: pri_mi2s_sd1_active {
    mux {
     pins = "gpio68";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio68";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_mi2s_mclk {
   sec_mi2s_mclk_sleep: sec_mi2s_mclk_sleep {
    mux {
     pins = "gpio79";
     function = "gpio";
    };

    config {
     pins = "gpio79";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_mi2s_mclk_active: sec_mi2s_mclk_active {
    mux {
     pins = "gpio79";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio79";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_mi2s {
   sec_mi2s_sleep: sec_mi2s_sleep {
    mux {
     pins = "gpio80", "gpio81";
     function = "gpio";
    };

    config {
     pins = "gpio80", "gpio81";
     drive-strength = <2>;
     bias-disable;
     input-enable;
    };
   };

   sec_mi2s_active: sec_mi2s_active {
    mux {
     pins = "gpio80", "gpio81";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio80", "gpio81";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_mi2s_sd0 {
   sec_mi2s_sd0_sleep: sec_mi2s_sd0_sleep {
    mux {
     pins = "gpio82";
     function = "gpio";
    };

    config {
     pins = "gpio82";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_mi2s_sd0_active: sec_mi2s_sd0_active {
    mux {
     pins = "gpio82";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio82";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_mi2s_sd1 {
   sec_mi2s_sd1_sleep: sec_mi2s_sd1_sleep {
    mux {
     pins = "gpio83";
     function = "gpio";
    };

    config {
     pins = "gpio83";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_mi2s_sd1_active: sec_mi2s_sd1_active {
    mux {
     pins = "gpio83";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio83";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_mi2s_mclk {
   tert_mi2s_mclk_sleep: tert_mi2s_mclk_sleep {
    mux {
     pins = "gpio74";
     function = "gpio";
    };

    config {
     pins = "gpio74";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_mi2s_mclk_active: tert_mi2s_mclk_active {
    mux {
     pins = "gpio74";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio74";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_mi2s {
   tert_mi2s_sleep: tert_mi2s_sleep {
    mux {
     pins = "gpio75", "gpio76";
     function = "gpio";
    };

    config {
     pins = "gpio75", "gpio76";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_mi2s_active: tert_mi2s_active {
    mux {
     pins = "gpio75", "gpio76";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio75", "gpio76";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  tert_mi2s_sd0 {
   tert_mi2s_sd0_sleep: tert_mi2s_sd0_sleep {
    mux {
     pins = "gpio77";
     function = "gpio";
    };

    config {
     pins = "gpio77";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_mi2s_sd0_active: tert_mi2s_sd0_active {
    mux {
     pins = "gpio77";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio77";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_mi2s_sd1 {
   tert_mi2s_sd1_sleep: tert_mi2s_sd1_sleep {
    mux {
     pins = "gpio78";
     function = "gpio";
    };

    config {
     pins = "gpio78";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_mi2s_sd1_active: tert_mi2s_sd1_active {
    mux {
     pins = "gpio78";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio78";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_mi2s_mclk {
   quat_mi2s_mclk_sleep: quat_mi2s_mclk_sleep {
    mux {
     pins = "gpio57";
     function = "gpio";
    };

    config {
     pins = "gpio57";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_mclk_active: quat_mi2s_mclk_active {
    mux {
     pins = "gpio57";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio57";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_mi2s {
   quat_mi2s_sleep: quat_mi2s_sleep {
    mux {
     pins = "gpio58", "gpio59";
     function = "gpio";
    };

    config {
     pins = "gpio58", "gpio59";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_active: quat_mi2s_active {
    mux {
     pins = "gpio58", "gpio59";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio58", "gpio59";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_mi2s_sd0 {
   quat_mi2s_sd0_sleep: quat_mi2s_sd0_sleep {
    mux {
     pins = "gpio60";
     function = "gpio";
    };

    config {
     pins = "gpio60";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_sd0_active: quat_mi2s_sd0_active {
    mux {
     pins = "gpio60";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio60";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_mi2s_sd1 {
   quat_mi2s_sd1_sleep: quat_mi2s_sd1_sleep {
    mux {
     pins = "gpio61";
     function = "gpio";
    };

    config {
     pins = "gpio61";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_sd1_active: quat_mi2s_sd1_active {
    mux {
     pins = "gpio61";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio61";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_mi2s_sd2 {
   quat_mi2s_sd2_sleep: quat_mi2s_sd2_sleep {
    mux {
     pins = "gpio62";
     function = "gpio";
    };

    config {
     pins = "gpio62";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_sd2_active: quat_mi2s_sd2_active {
    mux {
     pins = "gpio62";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio62";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_mi2s_sd3 {
   quat_mi2s_sd3_sleep: quat_mi2s_sd3_sleep {
    mux {
     pins = "gpio63";
     function = "gpio";
    };

    config {
     pins = "gpio63";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_sd3_active: quat_mi2s_sd3_active {
    mux {
     pins = "gpio63";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio63";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  spkr_i2s_clk_pin {
   spkr_i2s_clk_sleep: spkr_i2s_clk_sleep {
    mux {
     pins = "gpio69";
     function = "spkr_i2s";
    };

    config {
     pins = "gpio69";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   spkr_i2s_clk_active: spkr_i2s_clk_active {
    mux {
     pins = "gpio69";
     function = "spkr_i2s";
    };

    config {
     pins = "gpio69";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  spkr_1_sd_mediabox {
   spkr_1_sd_sleep_mediabox: spkr_1_sd_sleep_mediabox {
    mux {
     pins = "gpio85";
     function = "gpio";
    };
    config {
     pins = "gpio85";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
   spkr_1_sd_active_mediabox: spkr_1_sd_active_mediabox {
    mux {
     pins = "gpio85";
     function = "gpio";
    };
    config {
     pins = "gpio85";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  spkr_2_sd_mediabox_mediabox {
   spkr_2_sd_sleep_mediabox: spkr_2_sd_sleep_mediabox {
    mux {
     pins = "gpio112";
     function = "gpio";
    };
    config {
     pins = "gpio112";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
   spkr_2_sd_active_mediabox: spkr_2_sd_active_mediabox {
    mux {
     pins = "gpio112";
     function = "gpio";
    };
    config {
     pins = "gpio112";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  sdc2_cd_on_mediabox: sdc2_cd_on_mediabox {
   mux {
    pins = "gpio86";
    function = "gpio";
   };

   config {
    pins = "gpio86";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_cd_off_mediabox: sdc2_cd_off_mediabox {
   mux {
    pins = "gpio86";
    function = "gpio";
   };

   config {
    pins = "gpio86";
    bias-pull-up;
    drive-strength = <2>;
   };
  };
 };
};
# 3510 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-audio-lpass.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm-audio-lpass.dtsi"
&soc {

 qcom,msm-audio-apr {
  compatible = "qcom,msm-audio-apr";
  msm_audio_apr_dummy {
   compatible = "qcom,msm-audio-apr-dummy";
  };
 };

 pcm0: qcom,msm-pcm {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <0>;
 };

 routing: qcom,msm-pcm-routing {
  compatible = "qcom,msm-pcm-routing";
 };

 compr: qcom,msm-compr-dsp {
  compatible = "qcom,msm-compr-dsp";
 };

 pcm1: qcom,msm-pcm-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <1>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "regular";
 };

 pcm2: qcom,msm-ultra-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <2>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 pcm_noirq: qcom,msm-pcm-dsp-noirq {
  compatible = "qcom,msm-pcm-dsp-noirq";
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 compress: qcom,msm-compress-dsp {
  compatible = "qcom,msm-compress-dsp";
 };

 voip: qcom,msm-voip-dsp {
  compatible = "qcom,msm-voip-dsp";
 };

 voice: qcom,msm-pcm-voice {
  compatible = "qcom,msm-pcm-voice";
  qcom,destroy-cvd;
 };

 stub_codec: qcom,msm-stub-codec {
  compatible = "qcom,msm-stub-codec";
 };

 qcom,msm-dai-fe {
  compatible = "qcom,msm-dai-fe";
 };

 afe: qcom,msm-pcm-afe {
  compatible = "qcom,msm-pcm-afe";
 };

 dai_hdmi: qcom,msm-dai-q6-hdmi {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <8>;
 };

 dai_dp: qcom,msm-dai-q6-dp {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <24608>;
 };

 loopback: qcom,msm-pcm-loopback {
  compatible = "qcom,msm-pcm-loopback";
 };

 trans_loopback: qcom,msm-transcode-loopback {
  compatible = "qcom,msm-transcode-loopback";
 };

 qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_mi2s0: qcom,msm-dai-q6-mi2s-prim {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-rx-lines = <3>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s1: qcom,msm-dai-q6-mi2s-sec {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <1>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s2: qcom,msm-dai-q6-mi2s-tert {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <2>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };

  dai_mi2s3: qcom,msm-dai-q6-mi2s-quat {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <3>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s4: qcom,msm-dai-q6-mi2s-quin {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <5>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s5: qcom,msm-dai-q6-mi2s-senary {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <6>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };
 };

 lsm: qcom,msm-lsm-client {
  compatible = "qcom,msm-lsm-client";
 };

 qcom,msm-dai-q6 {
  compatible = "qcom,msm-dai-q6";
  sb_0_rx: qcom,msm-dai-q6-sb-0-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16384>;
  };

  sb_0_tx: qcom,msm-dai-q6-sb-0-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16385>;
  };

  sb_1_rx: qcom,msm-dai-q6-sb-1-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16386>;
  };

  sb_1_tx: qcom,msm-dai-q6-sb-1-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16387>;
  };

  sb_2_rx: qcom,msm-dai-q6-sb-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16388>;
  };

  sb_2_tx: qcom,msm-dai-q6-sb-2-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16389>;
  };


  sb_3_rx: qcom,msm-dai-q6-sb-3-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16390>;
  };

  sb_3_tx: qcom,msm-dai-q6-sb-3-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16391>;
  };

  sb_4_rx: qcom,msm-dai-q6-sb-4-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16392>;
  };

  sb_4_tx: qcom,msm-dai-q6-sb-4-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16393>;
  };

  sb_5_tx: qcom,msm-dai-q6-sb-5-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16395>;
  };

  sb_5_rx: qcom,msm-dai-q6-sb-5-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16394>;
  };

  sb_6_rx: qcom,msm-dai-q6-sb-6-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16396>;
  };

  sb_7_rx: qcom,msm-dai-q6-sb-7-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16398>;
  };

  sb_7_tx: qcom,msm-dai-q6-sb-7-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16399>;
  };

  sb_8_rx: qcom,msm-dai-q6-sb-8-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16400>;
  };

  sb_8_tx: qcom,msm-dai-q6-sb-8-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16401>;
  };

  bt_sco_rx: qcom,msm-dai-q6-bt-sco-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12288>;
  };

  bt_sco_tx: qcom,msm-dai-q6-bt-sco-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12289>;
  };

  int_fm_rx: qcom,msm-dai-q6-int-fm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12292>;
  };

  int_fm_tx: qcom,msm-dai-q6-int-fm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12293>;
  };

  afe_pcm_rx: qcom,msm-dai-q6-be-afe-pcm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <224>;
  };

  afe_pcm_tx: qcom,msm-dai-q6-be-afe-pcm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <225>;
  };

  afe_proxy_rx: qcom,msm-dai-q6-afe-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <241>;
  };

  afe_proxy_tx: qcom,msm-dai-q6-afe-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <240>;
  };

  incall_record_rx: qcom,msm-dai-q6-incall-record-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32771>;
  };

  incall_record_tx: qcom,msm-dai-q6-incall-record-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32772>;
  };

  incall_music_rx: qcom,msm-dai-q6-incall-music-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32773>;
  };

  incall_music_2_rx: qcom,msm-dai-q6-incall-music-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32770>;
  };

  usb_audio_rx: qcom,msm-dai-q6-usb-audio-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <28672>;
  };

  usb_audio_tx: qcom,msm-dai-q6-usb-audio-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <28673>;
  };
 };

 hostless: qcom,msm-pcm-hostless {
  compatible = "qcom,msm-pcm-hostless";
 };

 dai_pri_auxpcm: qcom,msm-pri-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "primary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_sec_auxpcm: qcom,msm-sec-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "secondary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_tert_auxpcm: qcom,msm-tert-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "tertiary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_quat_auxpcm: qcom,msm-quat-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "quaternary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 hdmi_dba: qcom,msm-hdmi-dba-codec-rx {
  compatible = "qcom,msm-hdmi-dba-codec-rx";
  qcom,dba-bridge-chip = "adv7533";
 };

 msm_audio_ion: qcom,msm-audio-ion {
  compatible = "qcom,msm-audio-ion";
  qcom,smmu-version = <1>;
  qcom,smmu-enabled;
  iommus = <&adsp_io 1>;
 };

 qcom,msm-adsp-loader {
  status = "ok";
  compatible = "qcom,adsp-loader";
  qcom,adsp-state = <0>;
 };

 qcom,msm-dai-tdm-pri-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37120>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36864>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_pri_tdm_rx_0: qcom,msm-dai-q6-tdm-pri-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36864>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-pri-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37121>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36865>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_pri_tdm_tx_0: qcom,msm-dai-q6-tdm-pri-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36865>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-sec-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37136>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36880>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sec_tdm_rx_0: qcom,msm-dai-q6-tdm-sec-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36880>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-sec-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37137>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36881>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sec_tdm_tx_0: qcom,msm-dai-q6-tdm-sec-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36881>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-tert-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37152>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36896>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_tert_tdm_rx_0: qcom,msm-dai-q6-tdm-tert-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36896>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-tert-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37153>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36897 >;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_tert_tdm_tx_0: qcom,msm-dai-q6-tdm-tert-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36897 >;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-quat-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37168>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36912>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quat_tdm_rx_0: qcom,msm-dai-q6-tdm-quat-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36912>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-quat-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37169>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36913 >;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quat_tdm_tx_0: qcom,msm-dai-q6-tdm-quat-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36913 >;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };
};
# 3511 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8998-mdss.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8998-mdss.dtsi"
&soc {
 mdss_mdp: qcom,mdss_mdp@c900000 {
  compatible = "qcom,mdss_mdp";
  status = "ok";
  reg = <0x0c900000 0x90000>,
        <0x0c9b0000 0x1040>;
  reg-names = "mdp_phys", "vbif_phys";
  interrupts = <0 83 0>;
  interrupt-controller;
  #interrupt-cells = <1>;
  vdd-supply = <&gdsc_mdss>;
  gdsc-core-supply = <&gdsc_bimc_smmu>;


  qcom,msm-bus,name = "mdss_mdp";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>, <23 512 0 0>,
   <22 512 0 6400000>, <23 512 0 6400000>,
   <22 512 0 6400000>, <23 512 0 6400000>;


  qcom,mdss-ab-factor = <1 1>;
  qcom,mdss-ib-factor = <1 1>;
  qcom,mdss-clk-factor = <105 100>;

  qcom,max-mixer-width = <2560>;
  qcom,max-pipe-width = <2560>;

  qcom,max-dest-scaler-input-width = <2048>;
  qcom,max-dest-scaler-output-width = <2560>;


  qcom,mdss-vbif-qos-rt-setting = <1 2 2 2>;
  qcom,mdss-vbif-qos-nrt-setting = <1 1 1 1>;
  qcom,vbif-settings = <0x00ac 0x00000040>,
         <0x00d0 0x00001010>;

  qcom,mdss-has-panic-ctrl;
  qcom,mdss-per-pipe-panic-luts = <0x000f>,
      <0xffff>,
      <0xfffc>,
      <0xff00>;

  qcom,mdss-mdp-reg-offset = <0x00001000>;
  qcom,max-bandwidth-low-kbps = <6700000>;
  qcom,max-bandwidth-high-kbps = <6700000>;
  qcom,max-bandwidth-per-pipe-kbps = <2400000>;
  qcom,max-clk-rate = <412500000>;
  qcom,mdss-default-ot-rd-limit = <32>;
  qcom,mdss-default-ot-wr-limit = <32>;
  qcom,mdss-dram-channels = <2>;

  qcom,mdss-pipe-vig-off = <0x00005000 0x00007000
       0x00009000 0x0000b000>;
  qcom,mdss-pipe-dma-off = <0x00025000 0x00027000
       0x00029000 0x0002b000>;
  qcom,mdss-pipe-cursor-off = <0x00035000 0x00037000>;

  qcom,mdss-pipe-vig-xin-id = <0 4 8 12>;
  qcom,mdss-pipe-dma-xin-id = <1 5 9 13>;
  qcom,mdss-pipe-cursor-xin-id = <2 10>;




  qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x2ac 0 0>,
            <0x2b4 0 0>,
            <0x2bc 0 0>,
            <0x2c4 0 0>;
  qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x2ac 8 12>,
            <0x2b4 8 12>,
            <0x2c4 8 12>,
            <0x2c4 12 14>;
  qcom,mdss-pipe-cursor-clk-ctrl-offsets = <0x3a8 16 15>,
        <0x3b0 16 15>;

  qcom,mdss-ctl-off = <0x00002000 0x00002200 0x00002400
         0x00002600 0x00002800>;
  qcom,mdss-mixer-intf-off = <0x00045000 0x00046000
         0x00047000 0x0004a000>;
  qcom,mdss-dspp-off = <0x00055000 0x00057000>;
  qcom,mdss-wb-off = <0x00066000>;
  qcom,mdss-intf-off = <0x0006b000 0x0006b800
     0x0006c000 0x0006c800>;
  qcom,mdss-pingpong-off = <0x00071000 0x00071800
       0x00072000 0x00072800>;
  qcom,mdss-slave-pingpong-off = <0x00073000>;
  qcom,mdss-ppb-ctl-off = <0x00000330 0x00000338 0x00000370
   0x00000374> ;
  qcom,mdss-ppb-cfg-off = <0x00000334 0x0000033C>;
  qcom,mdss-has-pingpong-split;
  qcom,mdss-has-separate-rotator;

  qcom,mdss-ad-off = <0x0079000 0x00079800>;
  qcom,mdss-cdm-off = <0x0007a200>;
  qcom,mdss-dsc-off = <0x00081000 0x00081400>;
  qcom,mdss-wfd-mode = "intf";
  qcom,mdss-has-source-split;
  qcom,mdss-highest-bank-bit = <0x2>;
  qcom,mdss-has-decimation;
  qcom,mdss-idle-power-collapse-enabled;
  clocks = <&clock_mmss 0x49a394f4>,
    <&clock_mmss 0x85d37ab5>,
    <&clock_mmss 0xdf04fc1d>,
    <&clock_mmss 0x6dc1f8f1>,
    <&clock_mmss 0x43539b0e>,
    <&clock_mmss 0x629b36dc>,
    <&clock_mmss 0x00627b2b>;
  clock-names = "mnoc_clk", "iface_clk", "bus_clk",
    "core_clk_src", "core_clk", "vsync_clk",
    "lut_clk";

  qcom,mdp-settings = <0x01190 0x00000000>,
        <0x012ac 0xc0000ccc>,
        <0x012b4 0xc0000ccc>,
        <0x012bc 0x00cccccc>,
        <0x012c4 0x0000cccc>,
        <0x013a8 0x0cccc0c0>,
        <0x013b0 0xccccc0c0>,
        <0x013b8 0xcccc0000>,
        <0x013d0 0x00cc0000>,
        <0x0506c 0x00000000>,
        <0x0706c 0x00000000>,
        <0x0906c 0x00000000>,
        <0x0b06c 0x00000000>,
        <0x1506c 0x00000000>,
        <0x1706c 0x00000000>,
        <0x1906c 0x00000000>,
        <0x1b06c 0x00000000>,
        <0x2506c 0x00000000>,
        <0x2706c 0x00000000>;

  qcom,regs-dump-mdp = <0x01000 0x01458>,
         <0x02000 0x02094>,
         <0x02200 0x02294>,
         <0x02400 0x02494>,
         <0x02600 0x02694>,
         <0x02800 0x02894>,
         <0x05000 0x05154>,
         <0x05a00 0x05b00>,
         <0x07000 0x07154>,
         <0x07a00 0x07b00>,
         <0x09000 0x09154>,
         <0x09a00 0x09b00>,
         <0x0b000 0x0b154>,
         <0x0ba00 0x0bb00>,
         <0x25000 0x25184>,
         <0x27000 0x27184>,
         <0x29000 0x29184>,
         <0x2b000 0x2b184>,
         <0x35000 0x35150>,
         <0x37000 0x37150>,
         <0x45000 0x452bc>,
         <0x46000 0x462bc>,
         <0x47000 0x472bc>,
         <0x48000 0x482bc>,
         <0x49000 0x492bc>,
         <0x4a000 0x4a2bc>,
         <0x55000 0x5522c>,
         <0x57000 0x5722c>,
         <0x61000 0x61014>,
         <0x61800 0x61888>,
         <0x62000 0x62088>,
         <0x66000 0x662c0>,
         <0x6b000 0x6b268>,
         <0x6b800 0x6ba68>,
         <0x6c000 0x6c268>,
         <0x6c800 0x6ca68>,
         <0x71000 0x710d4>,
         <0x71800 0x718d4>,
         <0x73000 0x730d4>,
         <0x81000 0x81140>,
         <0x81400 0x81540>;

  qcom,regs-dump-names-mdp = "MDP",
   "CTL_0", "CTL_1", "CTL_2", "CTL_3", "CTL_4",
   "VIG0_SSPP", "VIG0", "VIG1_SSPP", "VIG1",
   "VIG2_SSPP", "VIG2", "VIG3_SSPP", "VIG3",
   "DMA0_SSPP", "DMA1_SSPP",
   "DMA2_SSPP", "DMA3_SSPP",
   "CURSOR0_SSPP", "CURSOR1_SSPP",
   "LAYER_0", "LAYER_1", "LAYER_2",
   "LAYER_3", "LAYER_4", "LAYER_5",
   "DSPP_0", "DSPP_1",
   "DEST_SCALER_OP", "DEST_SCALER_0", "DEST_SCALER_1",
   "WB_2",
   "INTF_0", "INTF_1", "INTF_2", "INTF_3",
   "PP_0", "PP_1", "PP_4",
   "DSC_0", "DSC_1";


  qcom,mdss-prefill-outstanding-buffer-bytes = <0>;
  qcom,mdss-prefill-y-buffer-bytes = <0>;
  qcom,mdss-prefill-scaler-buffer-lines-bilinear = <2>;
  qcom,mdss-prefill-scaler-buffer-lines-caf = <4>;
  qcom,mdss-prefill-post-scaler-buffer-pixels = <2560>;
  qcom,mdss-prefill-pingpong-buffer-pixels = <5120>;

  qcom,mdss-pp-offsets {
   qcom,mdss-sspp-mdss-igc-lut-off = <0x2000>;
   qcom,mdss-sspp-vig-pcc-off = <0x1b00>;
   qcom,mdss-sspp-rgb-pcc-off = <0x380>;
   qcom,mdss-sspp-dma-pcc-off = <0x380>;
   qcom,mdss-lm-pgc-off = <0x3c0>;
   qcom,mdss-dspp-gamut-off = <0x1600>;
   qcom,mdss-dspp-pcc-off = <0x1700>;
   qcom,mdss-dspp-pgc-off = <0x17c0>;
  };

  qcom,mdss-scaler-offsets {
   qcom,mdss-vig-scaler-off = <0xa00>;
   qcom,mdss-vig-scaler-lut-off = <0xb00>;
   qcom,mdss-has-dest-scaler;
   qcom,mdss-dest-block-off = <0x00061000>;
   qcom,mdss-dest-scaler-off = <0x800 0x1000>;
   qcom,mdss-dest-scaler-lut-off = <0x900 0x1100>;
  };

  smmu_mdp_unsec: qcom,smmu_mdp_unsec_cb {
   compatible = "qcom,smmu_mdp_unsec";
   iommus = <&mmss_smmu 0>;
   gdsc-mmagic-mdss-supply = <&gdsc_bimc_smmu>;
   clocks = <&clock_gcc 0xdb4b31e6>,
    <&clock_mmss 0x49a394f4>,
    <&clock_mmss 0x4825baf4>,
    <&clock_mmss 0xc365ac39>;
   clock-names = "mmss_noc_axi_clk",
     "mmss_noc_ahb_clk",
     "mmss_smmu_ahb_clk",
     "mmss_smmu_axi_clk";
  };

  smmu_mdp_sec: qcom,smmu_mdp_sec_cb {
   compatible = "qcom,smmu_mdp_sec";
   iommus = <&mmss_smmu 1>;
   gdsc-mmagic-mdss-supply = <&gdsc_bimc_smmu>;
   clocks = <&clock_gcc 0xdb4b31e6>,
    <&clock_mmss 0x49a394f4>,
    <&clock_mmss 0x4825baf4>,
    <&clock_mmss 0xc365ac39>;
   clock-names = "mmss_noc_axi_clk",
     "mmss_noc_ahb_clk",
     "mmss_smmu_ahb_clk",
     "mmss_smmu_axi_clk";
  };

  mdss_fb0: qcom,mdss_fb_primary {
   cell-index = <0>;
   compatible = "qcom,mdss-fb";
   qcom,cont-splash-memory {
    linux,contiguous-region = <&cont_splash_mem>;
   };
  };

  mdss_fb1: qcom,mdss_fb_wfd {
   cell-index = <1>;
   compatible = "qcom,mdss-fb";
  };

  mdss_fb2: qcom,mdss_fb_hdmi {
   cell-index = <2>;
   compatible = "qcom,mdss-fb";
   qcom,mdss-intf = <&mdss_hdmi_tx>;
  };

  mdss_fb3: qcom,mdss_fb_dp {
   cell-index = <3>;
   compatible = "qcom,mdss-fb";
   qcom,mdss-intf = <&mdss_dp_ctrl>;
  };

 };

 mdss_dsi: qcom,mdss_dsi@0 {
  compatible = "qcom,mdss-dsi";
  #address-cells = <1>;
  #size-cells = <1>;
  gdsc-supply = <&gdsc_mdss>;
  vdda-1p2-supply = <&pm8998_l2>;
  vdda-0p9-supply = <&pm8998_l1>;
  ranges = <0xc994000 0xc994000 0x400
   0xc994400 0xc994400 0x7c0
   0xc828000 0xc828000 0xac
   0xc996000 0xc996000 0x400
   0xc996400 0xc996400 0x7c0
   0xc828000 0xc828000 0xac>;


  qcom,msm-bus,name = "mdss_dsi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>,
   <22 512 0 1000>;

  qcom,mmss-ulp-clamp-ctrl-offset = <0x14>;

  clocks = <&clock_mmss 0x43539b0e>,
    <&clock_mmss 0x49a394f4>,
    <&clock_mmss 0x85d37ab5>,
    <&clock_mmss 0xdf04fc1d>,
    <&clock_mmss 0xea30b0e7>,
    <&clock_mmss 0xfb32f31e>,
    <&clock_mmss 0x585ef6d4>,
    <&clock_mmss 0x087c1612>,
    <&clock_mmss 0x8067c5a3>;
  clock-names = "mdp_core_clk",
   "mnoc_clk", "iface_clk",
   "bus_clk", "core_mmss_clk",
   "ext_byte0_clk", "ext_byte1_clk",
   "ext_pixel0_clk", "ext_pixel1_clk";

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
    qcom,supply-lp-mode-disable-allowed;
   };
  };

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-1p2";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <12560>;
    qcom,supply-disable-load = <4>;
   };
  };

  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-0p9";
    qcom,supply-min-voltage = <880000>;
    qcom,supply-max-voltage = <880000>;
    qcom,supply-enable-load = <73400>;
    qcom,supply-disable-load = <32>;
    qcom,supply-lp-mode-disable-allowed;
   };
  };

  mdss_dsi0: qcom,mdss_dsi_ctrl0@c994000 {
   pinctrl-names = "mdss_default", "mdss_sleep";
   pinctrl-0 = <&mdss_dsi_active &mdss_te_active>;
   pinctrl-1 = <&mdss_dsi_suspend &mdss_te_suspend>;
   compatible = "qcom,mdss-dsi-ctrl";
   label = "MDSS DSI CTRL->0";
   cell-index = <0>;
   reg = <0xc994000 0x400>,
    <0xc994400 0x7c0>,
    <0xc828000 0xac>;
   reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys";

   qcom,timing-db-mode;
   wqhd-vddio-supply = <&pm8998_l14>;
   lab-supply = <&lab_regulator>;
   ibb-supply = <&ibb_regulator>;
   qcom,mdss-mdp = <&mdss_mdp>;
   qcom,mdss-fb-map = <&mdss_fb0>;

   qcom,null-insertion-enabled;

   clocks = <&clock_mmss 0x38105d25>,
     <&clock_mmss 0xcc0e909d>,
     <&clock_mmss 0x5721ff83>,
     <&clock_mmss 0x75cc885b>,
     <&clock_mmss 0xccac1f35>,
     <&clock_mmss 0x38e5aa79>;
   clock-names = "byte_clk", "pixel_clk", "core_clk",
    "byte_clk_rcg", "pixel_clk_rcg",
    "byte_intf_clk";

   qcom,platform-strength-ctrl = [55 03
       55 03
       55 03
       55 03
       55 00];
   qcom,platform-lane-config = [00 00 00 00
      00 00 00 00
      00 00 00 00
      00 00 00 00
      00 00 00 80];
  };

  mdss_dsi1: qcom,mdss_dsi_ctrl1@c996000 {
   compatible = "qcom,mdss-dsi-ctrl";
   label = "MDSS DSI CTRL->1";
   cell-index = <1>;
   reg = <0xc996000 0x400>,
    <0xc996400 0x7c0>,
    <0xc828000 0xac>;
   reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys";

   qcom,timing-db-mode;
   wqhd-vddio-supply = <&pm8998_l14>;
   lab-supply = <&lab_regulator>;
   ibb-supply = <&ibb_regulator>;
   qcom,mdss-mdp = <&mdss_mdp>;
   qcom,mdss-fb-map = <&mdss_fb0>;

   qcom,null-insertion-enabled;

   clocks = <&clock_mmss 0xe0c21354>,
     <&clock_mmss 0x850d9146>,
     <&clock_mmss 0xc3d0376b>,
     <&clock_mmss 0x63c2c955>,
     <&clock_mmss 0x090f68ac>,
     <&clock_mmss 0xcf654d8e>;
   clock-names = "byte_clk", "pixel_clk", "core_clk",
    "byte_clk_rcg", "pixel_clk_rcg",
    "byte_intf_clk";

   qcom,platform-strength-ctrl = [55 03
       55 03
       55 03
       55 03
       55 00];
   qcom,platform-lane-config = [00 00 00 00
      00 00 00 00
      00 00 00 00
      00 00 00 00
      00 00 00 80];
  };
 };

 qcom,mdss_wb_panel {
  compatible = "qcom,mdss_wb";
  qcom,mdss_pan_res = <640 480>;
  qcom,mdss_pan_bpp = <24>;
  qcom,mdss-fb-map = <&mdss_fb1>;
 };

 msm_ext_disp: qcom,msm_ext_disp {
  compatible = "qcom,msm-ext-disp";

  ext_disp_audio_codec: qcom,msm-ext-disp-audio-codec-rx {
   compatible = "qcom,msm-ext-disp-audio-codec-rx";
   qcom,msm_ext_disp = <&msm_ext_disp>;
  };
 };

 mdss_dp_ctrl: qcom,dp_ctrl@c990000 {
  cell-index = <0>;
  compatible = "qcom,mdss-dp";
  qcom,mdss-fb-map = <&mdss_fb3>;

  gdsc-supply = <&gdsc_mdss>;
  vdda-1p2-supply = <&pm8998_l2>;
  vdda-0p9-supply = <&pm8998_l1>;

  reg = <0xc990000 0xa84>,
   <0xc011000 0x910>,
   <0x1fcb200 0x050>,
   <0xc8c2200 0x1a0>,
   <0x780000 0x621c>,
   <0xc9e1000 0x02c>;
  reg-names = "dp_ctrl", "dp_phy", "tcsr_regs", "dp_mmss_cc",
    "qfprom_physical","hdcp_physical";

  clocks = <&clock_mmss 0x49a394f4>,
    <&clock_mmss 0x85d37ab5>,
    <&clock_mmss 0xdf04fc1d>,
    <&clock_mmss 0x43539b0e>,
    <&clock_mmss 0x5448519f>,
    <&clock_mmss 0x23125eb6>,
    <&clock_gcc 0xb867b147>,
    <&clock_gcc 0xb6cc8f00>,
    <&clock_mmss 0x8dd302d1>,
    <&clock_mmss 0x70e386e6>,
    <&clock_mmss 0x9a072d4e>,
    <&clock_mmss 0xb707b765>,
    <&mdss_dp_pll 0x3f8197c2>,
    <&mdss_dp_pll 0xb5cfc6a8>,
    <&mdss_dp_pll 0xe0da19c0>;
  clock-names = "core_mnoc_clk", "core_iface_clk", "core_bus_clk",
   "core_mdp_core_clk", "core_alt_iface_clk",
   "core_aux_clk", "core_ref_clk_src", "core_ref_clk",
   "ctrl_link_clk", "ctrl_link_iface_clk",
   "ctrl_crypto_clk", "ctrl_pixel_clk", "pixel_parent",
   "pixel_clk_two_div", "pixel_clk_four_div";

  qcom,dp-usbpd-detection = <&pmi8998_pdphy>;

  qcom,msm_ext_disp = <&msm_ext_disp>;

  qcom,aux-cfg0-settings = [1c 00];
  qcom,aux-cfg1-settings = [20 13 23 1d];
  qcom,aux-cfg2-settings = [24 00];
  qcom,aux-cfg3-settings = [28 00];
  qcom,aux-cfg4-settings = [2c 0a];
  qcom,aux-cfg5-settings = [30 26];
  qcom,aux-cfg6-settings = [34 0a];
  qcom,aux-cfg7-settings = [38 03];
  qcom,aux-cfg8-settings = [3c bb];
  qcom,aux-cfg9-settings = [40 03];
  qcom,logical2physical-lane-map = [02 03 01 00];

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-1p2";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <12560>;
    qcom,supply-disable-load = <4>;
   };
  };

  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-0p9";
    qcom,supply-min-voltage = <880000>;
    qcom,supply-max-voltage = <880000>;
    qcom,supply-enable-load = <73400>;
    qcom,supply-disable-load = <32>;
   };
  };
 };

 mdss_rotator: qcom,mdss_rotator {
  compatible = "qcom,sde_rotator";
  reg = <0x0c900000 0xab100>,
        <0x0c9b8000 0x1040>;
  reg-names = "mdp_phys",
   "rot_vbif_phys";

  qcom,mdss-rot-mode = <1>;
  qcom,mdss-highest-bank-bit = <0x2>;


  qcom,msm-bus,name = "mdss_rotator";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <25 512 0 0>,
   <25 512 0 6400000>,
   <25 512 0 6400000>;

  rot-vdd-supply = <&gdsc_mdss>;
  qcom,supply-names = "rot-vdd";

  clocks = <&clock_mmss 0x49a394f4>,
   <&clock_mmss 0x85d37ab5>,
   <&clock_mmss 0xce49b56c>,
   <&clock_mmss 0xbb7e71c4>,
   <&clock_mmss 0xdf04fc1d>;
  clock-names = "mnoc_clk",
   "iface_clk", "rot_core_clk",
   "rot_clk", "axi_clk";

  interrupt-parent = <&mdss_mdp>;
  interrupts = <2 0>;


  qcom,mdss-rot-vbif-qos-setting = <1 1 1 1>;

  qcom,mdss-default-ot-rd-limit = <32>;
  qcom,mdss-default-ot-wr-limit = <32>;

  smmu_rot_unsec: qcom,smmu_rot_unsec_cb {
   compatible = "qcom,smmu_sde_rot_unsec";
   iommus = <&mmss_smmu 0xe00>;
   gdsc-mdss-supply = <&gdsc_bimc_smmu>;
   clocks = <&clock_gcc 0xdb4b31e6>,
    <&clock_mmss 0x49a394f4>,
    <&clock_mmss 0x4825baf4>,
    <&clock_mmss 0xc365ac39>;
   clock-names = "mmss_noc_axi_clk",
     "mmss_noc_ahb_clk",
     "mmss_smmu_ahb_clk",
     "mmss_smmu_axi_clk";
  };

  smmu_rot_sec: qcom,smmu_rot_sec_cb {
   compatible = "qcom,smmu_sde_rot_sec";
   iommus = <&mmss_smmu 0xe01>;
   gdsc-mdss-supply = <&gdsc_bimc_smmu>;
   clocks = <&clock_gcc 0xdb4b31e6>,
    <&clock_mmss 0x49a394f4>,
    <&clock_mmss 0x4825baf4>,
    <&clock_mmss 0xc365ac39>;
   clock-names = "mmss_noc_axi_clk",
     "mmss_noc_ahb_clk",
     "mmss_smmu_ahb_clk",
     "mmss_smmu_axi_clk";
         };
 };

 mdss_hdmi_tx: qcom,hdmi_tx@c9a0000 {
  cell-index = <0>;
  compatible = "qcom,hdmi-tx";

  reg = <0xc9a0000 0x50c>,
   <0x780000 0x621c>,
   <0xc9e0000 0x28>;
  reg-names = "core_physical", "qfprom_physical", "hdcp_physical";

  hpd-gdsc-supply = <&gdsc_mdss>;

  qcom,supply-names = "hpd-gdsc";
  qcom,min-voltage-level = <0>;
  qcom,max-voltage-level = <0>;
  qcom,enable-load = <0>;
  qcom,disable-load = <0>;

  qcom,msm_ext_disp = <&msm_ext_disp>;

  clocks = <&clock_mmss 0x49a394f4>,
    <&clock_mmss 0x85d37ab5>,
    <&clock_mmss 0x28460a6d>,
    <&clock_mmss 0x43539b0e>,
    <&clock_mmss 0x5448519f>,
    <&clock_mmss 0x74d5a954>;

  clock-names = "hpd_mnoc_clk", "hpd_iface_clk",
    "hpd_core_clk", "hpd_mdp_core_clk",
    "hpd_alt_iface_clk", "core_extp_clk";

  qcom,mdss-fb-map = <&mdss_fb2>;
  qcom,pluggable;
 };
};
# 3512 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8998-mdss-pll.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8998-mdss-pll.dtsi"
&soc {
 mdss_dsi0_pll: qcom,mdss_dsi_pll@c994400 {
  compatible = "qcom,mdss_dsi_pll_8998";
  status = "ok";
  label = "MDSS DSI 0 PLL";
  cell-index = <0>;
  #clock-cells = <1>;

  reg = <0xc994a00 0x1c0>,
        <0xc994400 0x7c0>,
        <0x0c8c2300 0x8>;
  reg-names = "pll_base", "phy_base", "gdsc_base";

  gdsc-supply = <&gdsc_mdss>;

  clocks = <&clock_mmss 0x85d37ab5>;
  clock-names = "iface_clk";
  clock-rate = <0>;
  qcom,dsi-pll-ssc-en;
  qcom,dsi-pll-ssc-mode = "down-spread";

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };

  };
 };

 mdss_dsi1_pll: qcom,mdss_dsi_pll@c996400 {
  compatible = "qcom,mdss_dsi_pll_8998";
  status = "ok";
  label = "MDSS DSI 1 PLL";
  cell-index = <1>;
  #clock-cells = <1>;

  reg = <0x0c996a00 0x1c0>,
        <0x0c996400 0x7c0>,
        <0x008c2300 0x8>;
  reg-names = "pll_base", "phy_base", "gdsc_base";

  gdsc-supply = <&gdsc_mdss>;

  clocks = <&clock_mmss 0x85d37ab5>;
  clock-names = "iface_clk";
  clock-rate = <0>;
  qcom,dsi-pll-ssc-en;
  qcom,dsi-pll-ssc-mode = "down-spread";

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 mdss_dp_pll: qcom,mdss_dp_pll@c011000 {
  compatible = "qcom,mdss_dp_pll_8998";
  status = "ok";
  label = "MDSS DP PLL";
  cell-index = <0>;
  #clock-cells = <1>;

  reg = <0xc011c00 0x190>,
        <0xc011000 0x910>,
        <0x0c8c2300 0x8>;
  reg-names = "pll_base", "phy_base", "gdsc_base";

  gdsc-supply = <&gdsc_mdss>;

  clocks = <&clock_mmss 0x85d37ab5>,
    <&clock_gcc 0xb867b147>,
    <&clock_gcc 0xb6cc8f00>;
  clock-names = "iface_clk", "ref_clk_src", "ref_clk";
  clock-rate = <0>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };

  };
 };

 mdss_hdmi_pll: qcom,mdss_hdmi_pll@0xc9a0600 {
  compatible = "qcom,mdss_hdmi_pll_8998";
  label = "MDSS HDMI PLL";
  cell-index = <2>;
  #clock-cells = <1>;

  reg = <0xc9a0600 0xb10>,
        <0xc9a1200 0x0e4>,
        <0xc8c2300 0x8>;
  reg-names = "pll_base", "phy_base", "gdsc_base";

  gdsc-supply = <&gdsc_mdss>;
  vdda-pll-supply = <&pm8998_l2>;
  vdda-phy-supply = <&pm8998_l12>;

  clocks = <&clock_mmss 0x85d37ab5>,
    <&clock_gcc 0x4d4eec04>,
    <&clock_gcc 0xb867b147>;
  clock-names = "iface_clk", "ref_clk", "ref_clk_src";
  clock-rate = <0>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
   qcom,platform-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vdda-pll";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <14200>;
    qcom,supply-disable-load = <1>;
   };

   qcom,platform-supply-entry@2 {
    reg = <2>;
    qcom,supply-name = "vdda-phy";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <13100>;
    qcom,supply-disable-load = <4>;
   };
  };
 };
};
# 3513 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-rdbg.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm-rdbg.dtsi"
&soc {
 smp2pgpio_rdbg_2_in: qcom,smp2pgpio-rdbg-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_2_in {
  compatible = "qcom,smp2pgpio_client_rdbg_2_in";
  gpios = <&smp2pgpio_rdbg_2_in 0 0>;
 };

 smp2pgpio_rdbg_2_out: qcom,smp2pgpio-rdbg-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_2_out {
  compatible = "qcom,smp2pgpio_client_rdbg_2_out";
  gpios = <&smp2pgpio_rdbg_2_out 0 0>;
 };

 smp2pgpio_rdbg_1_in: qcom,smp2pgpio-rdbg-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_1_in {
  compatible = "qcom,smp2pgpio_client_rdbg_1_in";
  gpios = <&smp2pgpio_rdbg_1_in 0 0>;
 };

 smp2pgpio_rdbg_1_out: qcom,smp2pgpio-rdbg-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_1_out {
  compatible = "qcom,smp2pgpio_client_rdbg_1_out";
  gpios = <&smp2pgpio_rdbg_1_out 0 0>;
 };

 smp2pgpio_rdbg_5_in: qcom,smp2pgpio-rdbg-5-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <5>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_5_in {
  compatible = "qcom,smp2pgpio_client_rdbg_5_in";
  gpios = <&smp2pgpio_rdbg_5_in 0 0>;
 };

 smp2pgpio_rdbg_5_out: qcom,smp2pgpio-rdbg-5-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <5>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_5_out {
  compatible = "qcom,smp2pgpio_client_rdbg_5_out";
  gpios = <&smp2pgpio_rdbg_5_out 0 0>;
 };
};
# 3514 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8998-blsp.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8998-blsp.dtsi"
/ {
 aliases {
  i2c1 = &i2c_1;
  i2c2 = &i2c_2;
  i2c3 = &i2c_3;
  i2c4 = &i2c_4;
  i2c5 = &i2c_5;
  i2c6 = &i2c_6;
  i2c7 = &i2c_7;
  i2c8 = &i2c_8;
  i2c9 = &i2c_9;
  i2c10 = &i2c_10;
  i2c11 = &i2c_11;
  i2c12 = &i2c_12;
  spi1 = &spi_1;
  spi2 = &spi_2;
  spi3 = &spi_3;
  spi4 = &spi_4;
  spi5 = &spi_5;
  spi6 = &spi_6;
  spi7 = &spi_7;
  spi8 = &spi_8;
  spi9 = &spi_9;
  spi10 = &spi_10;
  spi11 = &spi_11;
  spi12 = &spi_12;
 };
};


# 1 "../arch/arm64/boot/dts/qcom/msm8998-pinctrl.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8998-pinctrl.dtsi"
&soc {
 tlmm: pinctrl@03400000 {
  compatible = "qcom,msm8998-pinctrl";
  reg = <0x03400000 0xc00000>;
  interrupts = <0 208 0>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;

  uart_console_active: uart_console_active {
   mux {
    pins = "gpio4", "gpio5";
    function = "blsp_uart8_a";
   };

   config {
    pins = "gpio4", "gpio5";
    drive-strength = <2>;
    bias-disable;
   };
  };

  wcd9xxx_intr {
   wcd_intr_default: wcd_intr_default{
    mux {
     pins = "gpio54";
     function = "gpio";
    };

    config {
     pins = "gpio54";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
  };


  i2c_1 {
   i2c_1_active: i2c_1_active {
    mux {
     pins = "gpio2", "gpio3";
     function = "blsp_i2c1";
    };

    config {
     pins = "gpio2", "gpio3";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_1_sleep: i2c_1_sleep {
    mux {
     pins = "gpio2", "gpio3";
     function = "blsp_i2c1";
    };

    config {
     pins = "gpio2", "gpio3";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_1_bitbang: i2c_1_bitbang {
    mux {
     pins = "gpio2", "gpio3";
     function = "gpio";
    };

    config {
     pins = "gpio2", "gpio3";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_2 {
   i2c_2_active: i2c_2_active {
    mux {
     pins = "gpio32", "gpio33";
     function = "blsp_i2c2";
    };

    config {
     pins = "gpio32", "gpio33";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_2_sleep: i2c_2_sleep {
    mux {
     pins = "gpio32", "gpio33";
     function = "blsp_i2c2";
    };

    config {
     pins = "gpio32", "gpio33";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_2_bitbang: i2c_2_bitbang {
    mux {
     pins = "gpio32", "gpio33";
     function = "gpio";
    };

    config {
     pins = "gpio32", "gpio33";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_3 {
   i2c_3_active: i2c_3_active {
    mux {
     pins = "gpio47", "gpio48";
     function = "blsp_i2c3";
    };

    config {
     pins = "gpio47", "gpio48";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_3_sleep: i2c_3_sleep {
    mux {
     pins = "gpio47", "gpio48";
     function = "blsp_i2c3";
    };

    config {
     pins = "gpio47", "gpio48";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_3_bitbang: i2c_3_bitbang {
    mux {
     pins = "gpio47", "gpio48";
     function = "gpio";
    };

    config {
     pins = "gpio47", "gpio48";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_4 {
   i2c_4_active: i2c_4_active {
    mux {
     pins = "gpio10", "gpio11";
     function = "blsp_i2c4";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_4_sleep: i2c_4_sleep {
    mux {
     pins = "gpio10", "gpio11";
     function = "blsp_i2c4";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_4_bitbang: i2c_4_bitbang {
    mux {
     pins = "gpio10", "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_5 {
   i2c_5_active: i2c_5_active {
    mux {
     pins = "gpio87", "gpio88";
     function = "blsp_i2c5";
    };

    config {
     pins = "gpio87", "gpio88";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_5_sleep: i2c_5_sleep {
    mux {
     pins = "gpio87", "gpio88";
     function = "blsp_i2c5";
    };

    config {
     pins = "gpio87", "gpio88";
     drive-strength = <2>;
     bias-disable;
    };
   };
   i2c_5_bitbang: i2c_5_bitbang {
    mux {
     pins = "gpio87", "gpio88";
     function = "gpio";
    };

    config {
     pins = "gpio87", "gpio88";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_6 {
   i2c_6_active: i2c_6_active {
    mux {
     pins = "gpio43", "gpio44";
     function = "blsp_i2c6";
    };

    config {
     pins = "gpio43", "gpio44";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_6_sleep: i2c_6_sleep {
    mux {
     pins = "gpio43", "gpio44";
     function = "blsp_i2c6";
    };

    config {
     pins = "gpio43", "gpio44";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_6_bitbang: i2c_6_bitbang {
    mux {
     pins = "gpio43", "gpio44";
     function = "gpio";
    };

    config {
     pins = "gpio43", "gpio44";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  nfc {
   nfc_int_active: nfc_int_active {

    mux {

     pins = "gpio92";
     function = "gpio";
    };

    config {
     pins = "gpio92";
     drive-strength = <6>;
     bias-pull-up;
    };
   };

   nfc_int_suspend: nfc_int_suspend {

    mux {

     pins = "gpio92";
     function = "gpio";
    };

    config {
     pins = "gpio92";
     drive-strength = <6>;
     bias-pull-up;
    };
   };

   nfc_enable_active: nfc_enable_active {

    mux {

     pins = "gpio12", "gpio116";
     function = "gpio";
    };

    config {
     pins = "gpio12", "gpio116";
     drive-strength = <6>;
     bias-pull-up;
    };
   };

   nfc_enable_suspend: nfc_enable_suspend {

    mux {

     pins = "gpio12", "gpio116";
     function = "gpio";
    };

    config {
     pins = "gpio12", "gpio116";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  i2c_7 {
   i2c_7_active: i2c_7_active {
    mux {
     pins = "gpio55", "gpio56";
     function = "blsp_i2c7";
    };

    config {
     pins = "gpio55", "gpio56";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_7_sleep: i2c_7_sleep {
    mux {
     pins = "gpio55", "gpio56";
     function = "blsp_i2c7";
    };

    config {
     pins = "gpio55", "gpio56";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_7_bitbang: i2c_7_bitbang {
    mux {
     pins = "gpio55", "gpio56";
     function = "gpio";
    };

    config {
     pins = "gpio55", "gpio56";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_8 {
   i2c_8_active: i2c_8_active {
    mux {
     pins = "gpio6", "gpio7";
     function = "blsp_i2c8";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_8_sleep: i2c_8_sleep {
    mux {
     pins = "gpio6", "gpio7";
     function = "blsp_i2c8";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_8_bitbang: i2c_8_bitbang {
    mux {
     pins = "gpio6", "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_9 {
   i2c_9_active: i2c_9_active {
    mux {
     pins = "gpio51", "gpio52";
     function = "blsp_i2c9";
    };

    config {
     pins = "gpio51", "gpio52";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_9_sleep: i2c_9_sleep {
    mux {
     pins = "gpio51", "gpio52";
     function = "blsp_i2c9";
    };

    config {
     pins = "gpio51", "gpio52";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_9_bitbang: i2c_9_bitbang {
    mux {
     pins = "gpio51", "gpio52";
     function = "gpio";
    };

    config {
     pins = "gpio51", "gpio52";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_10 {
   i2c_10_active: i2c_10_active {
    mux {
     pins = "gpio67", "gpio68";
     function = "blsp_i2c10";
    };

    config {
     pins = "gpio67", "gpio68";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_10_sleep: i2c_10_sleep {
    mux {
     pins = "gpio67", "gpio68";
     function = "blsp_i2c10";
    };

    config {
     pins = "gpio67", "gpio68";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_10_bitbang: i2c_10_bitbang {
    mux {
     pins = "gpio67", "gpio68";
     function = "gpio";
    };

    config {
     pins = "gpio67", "gpio68";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_11 {
   i2c_11_active: i2c_11_active {
    mux {
     pins = "gpio60", "gpio61";
     function = "blsp_i2c11";
    };

    config {
     pins = "gpio60", "gpio61";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_11_sleep: i2c_11_sleep {
    mux {
     pins = "gpio60", "gpio61";
     function = "blsp_i2c11";
    };

    config {
     pins = "gpio60", "gpio61";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_11_bitbang: i2c_11_bitbang {
    mux {
     pins = "gpio60", "gpio61";
     function = "gpio";
    };

    config {
     pins = "gpio60", "gpio61";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_12 {
   i2c_12_active: i2c_12_active {
    mux {
     pins = "gpio83", "gpio84";
     function = "blsp_i2c12";
    };

    config {
     pins = "gpio83", "gpio84";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_12_sleep: i2c_12_sleep {
    mux {
     pins = "gpio83", "gpio84";
     function = "blsp_i2c12";
    };

    config {
     pins = "gpio83", "gpio84";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_12_bitbang: i2c_12_bitbang {
    mux {
     pins = "gpio83", "gpio84";
     function = "gpio";
    };

    config {
     pins = "gpio83", "gpio84";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };



  spi_1 {
   spi_1_active: spi_1_active {
    mux {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     function = "blsp_spi1";
    };

    config {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_1_sleep: spi_1_sleep {
    mux {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     function = "blsp_spi1";
    };

    config {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_2 {
   spi_2_active: spi_2_active {
    mux {
     pins = "gpio31", "gpio34",
       "gpio32", "gpio33";
     function = "blsp_spi2";
    };

    config {
     pins = "gpio31", "gpio34",
       "gpio32", "gpio33";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_2_sleep: spi_2_sleep {
    mux {
     pins = "gpio31", "gpio34",
       "gpio32", "gpio33";
     function = "blsp_spi2";
    };

    config {
     pins = "gpio31", "gpio34",
       "gpio32", "gpio33";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_3 {
   spi_3_active: spi_3_active {
    mux {
     pins = "gpio45", "gpio46",
       "gpio47", "gpio48";
     function = "blsp_spi3";
    };

    config {
     pins = "gpio45", "gpio46",
       "gpio47", "gpio48";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_3_sleep: spi_3_sleep {
    mux {
     pins = "gpio45", "gpio46",
       "gpio47", "gpio48";
     function = "blsp_spi3";
    };

    config {
     pins = "gpio45", "gpio46",
       "gpio47", "gpio48";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  pcie0 {
   pcie0_clkreq_default: pcie0_clkreq_default {
    mux {
     pins = "gpio36";
     function = "pci_e0";
    };

    config {
     pins = "gpio36";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie0_perst_default: pcie0_perst_default {
    mux {
     pins = "gpio35";
     function = "gpio";
    };

    config {
     pins = "gpio35";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   pcie0_wake_default: pcie0_wake_default {
    mux {
     pins = "gpio37";
     function = "gpio";
    };

    config {
     pins = "gpio37";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie0_wake_sleep: pcie0_wake_sleep {
    mux {
     pins = "gpio37";
     function = "gpio";
    };

    config {
     pins = "gpio37";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  hph_en0_ctrl {
   hph_en0_idle: hph_en0_idle {
    mux {
     pins = "gpio67";
     function = "gpio";
    };
    config {
     pins = "gpio67";
     drive-strength = <2>;
     bias-pull-down;
     output-low;
    };
   };
   hph_en0_active: hph_en0_active {
    mux {
     pins = "gpio67";
     function = "gpio";
    };
    config {
     pins = "gpio67";
     drive-strength = <2>;
     bias-disable;
     output-high;
    };
   };
  };

  hph_en1_ctrl {
   hph_en1_idle: hph_en1_idle {
    mux {
     pins = "gpio68";
     function = "gpio";
    };
    config {
     pins = "gpio68";
     drive-strength = <2>;
     bias-pull-down;
     output-low;
    };
   };
   hph_en1_active: hph_en1_active {
    mux {
     pins = "gpio68";
     function = "gpio";
    };
    config {
     pins = "gpio68";
     drive-strength = <2>;
     bias-disable;
     output-high;
    };
   };
  };

  wcd_gnd_mic_swap {
   wcd_gnd_mic_swap_idle: wcd_gnd_mic_swap_idle {
    mux {
     pins = "gpio75";
     function = "gpio";
    };
    config {
     pins = "gpio75";
     drive-strength = <2>;
     bias-pull-down;
     output-low;
    };
   };
   wcd_gnd_mic_swap_active: wcd_gnd_mic_swap_active {
    mux {
     pins = "gpio75";
     function = "gpio";
    };
    config {
     pins = "gpio75";
     drive-strength = <2>;
     bias-disable;
     output-high;
    };
   };
  };


  wcd_usbc_analog_en1 {
   wcd_usbc_analog_en1_idle: wcd_usbc_ana_en1_idle {
    mux {
     pins = "gpio59";
     function = "gpio";
    };
    config {
     pins = "gpio59";
     drive-strength = <2>;
     bias-pull-down;
     output-low;
    };
   };

   wcd_usbc_analog_en1_active: wcd_usbc_ana_en1_active {
    mux {
     pins = "gpio59";
     function = "gpio";
    };
    config {
     pins = "gpio59";
     drive-strength = <2>;
     bias-disable;
     output-high;
    };
   };
  };

  wcd_usbc_analog_en2n {
   wcd_usbc_analog_en2n_idle: wcd_usbc_ana_en2n_idle {
    mux {
     pins = "gpio60";
     function = "gpio";
    };
    config {
     pins = "gpio60";
     drive-strength = <2>;
     bias-disable;
     output-high;
    };
   };

   wcd_usbc_analog_en2n_active: wcd_usbc_ana_en2n_active {
    mux {
     pins = "gpio60";
     function = "gpio";
    };
    config {
     pins = "gpio60";
     drive-strength = <2>;
     bias-pull-down;
     output-low;
    };
   };
  };

  cdc_reset_ctrl {
   cdc_reset_sleep: cdc_reset_sleep {
    mux {
     pins = "gpio64";
     function = "gpio";
    };
    config {
     pins = "gpio64";
     drive-strength = <16>;
     bias-disable;
     output-low;
    };
   };
   cdc_reset_active:cdc_reset_active {
    mux {
     pins = "gpio64";
     function = "gpio";
    };
    config {
     pins = "gpio64";
     drive-strength = <16>;
     bias-pull-down;
     output-high;
    };
   };
  };

  spi_4 {
   spi_4_active: spi_4_active {
    mux {
     pins = "gpio8", "gpio9",
       "gpio10", "gpio11";
     function = "blsp_spi4";
    };

    config {
     pins = "gpio8", "gpio9",
       "gpio10", "gpio11";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_4_sleep: spi_4_sleep {
    mux {
     pins = "gpio8", "gpio9",
       "gpio10", "gpio11";
     function = "blsp_spi4";
    };

    config {
     pins = "gpio8", "gpio9",
       "gpio10", "gpio11";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spkr_1_sd_n {
   spkr_1_sd_n_sleep: spkr_1_sd_n_sleep {
    mux {
     pins = "gpio65";
     function = "gpio";
    };
    config {
     pins = "gpio65";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
   spkr_1_sd_n_active: spkr_1_sd_n_active {
    mux {
     pins = "gpio65";
     function = "gpio";
    };
    config {
     pins = "gpio65";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  spi_5 {
   spi_5_active: spi_5_active {
    mux {
     pins = "gpio85", "gpio86",
       "gpio87", "gpio88";
     function = "blsp_spi5";
    };

    config {
     pins = "gpio85", "gpio86",
       "gpio87", "gpio88";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_5_sleep: spi_5_sleep {
    mux {
     pins = "gpio85", "gpio86",
       "gpio87", "gpio88";
     function = "blsp_spi5";
    };

    config {
     pins = "gpio85", "gpio86",
       "gpio87", "gpio88";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spkr_2_sd_n {
   spkr_2_sd_n_sleep: spkr_2_sd_n_sleep {
    mux {
     pins = "gpio66";
     function = "gpio";
    };
    config {
     pins = "gpio66";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
   spkr_2_sd_n_active: spkr_2_sd_n_active {
    mux {
     pins = "gpio66";
     function = "gpio";
    };
    config {
     pins = "gpio66";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  cci0_active: cci0_active {
   mux {

    pins = "gpio17","gpio18";
    function = "cci_i2c";
   };

   config {
    pins = "gpio17","gpio18";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci0_suspend: cci0_suspend {
   mux {

    pins = "gpio17","gpio18";
    function = "cci_i2c";
   };

   config {
    pins = "gpio17","gpio18";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cci1_active: cci1_active {
   mux {

    pins = "gpio19","gpio20";
    function = "cci_i2c";
   };

   config {
    pins = "gpio19","gpio20";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci1_suspend: cci1_suspend {
   mux {

    pins = "gpio19","gpio20";
    function = "cci_i2c";
   };

   config {
    pins = "gpio19","gpio20";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_actuator_vaf_active: cam_actuator_vaf_active {

   mux {
    pins = "gpio27";
    function = "gpio";
   };

   config {
    pins = "gpio27";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_actuator_vaf_suspend: cam_actuator_vaf_suspend {

   mux {
    pins = "gpio27";
    function = "gpio";
   };

   config {
    pins = "gpio27";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_tof_active: cam_tof_active {
   mux {
    pins = "gpio26", "gpio126";
    function = "gpio";
   };

   config {
    pins = "gpio26", "gpio126";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cam_tof_suspend: cam_tof_suspend {
   mux {
    pins = "gpio26", "gpio126";
    function = "gpio";
   };

   config {
    pins = "gpio26", "gpio126";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_depth_default: cam_sensor_depth_default {
   mux {
    pins = "gpio28","gpio23","gpio7";
    function = "gpio";
   };

   config {
    pins = "gpio28","gpio23","gpio7";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_depth_sleep: cam_sensor_depth_sleep {
   mux {
    pins = "gpio28","gpio23","gpio7";
    function = "gpio";
   };

   config {
    pins = "gpio28","gpio23","gpio7";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_depth_v1_active: cam_sensor_depth_v1_active {

   mux {
    pins = "gpio24";
    function = "gpio";
   };

   config {
    pins = "gpio24";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_depth_v1_sleep: cam_sensor_depth_v1_sleep {
   mux {
    pins = "gpio24";
    function = "gpio";
   };

   config {
    pins = "gpio24";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_depth_v2_active: cam_sensor_depth_v2_active {

   mux {
    pins = "gpio21";
    function = "gpio";
   };

   config {
    pins = "gpio21";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_depth_v2_sleep: cam_sensor_depth_v2_sleep {
   mux {
    pins = "gpio21";
    function = "gpio";
   };

   config {
    pins = "gpio21";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk0_active: cam_sensor_mclk0_active {

   mux {

    pins = "gpio13";
    function = "cam_mclk";
   };

   config {
    pins = "gpio13";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk0_suspend: cam_sensor_mclk0_suspend {

   mux {

    pins = "gpio13";
    function = "cam_mclk";
   };

   config {
    pins = "gpio13";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_active: cam_sensor_rear_active {

   mux {
    pins = "gpio30","gpio29";
    function = "gpio";
   };

   config {
    pins = "gpio30","gpio29";
    bias-disable;
    drive-strength = <2>;
   };
  };

  spi_6 {
   spi_6_active: spi_6_active {
    mux {
     pins = "gpio41", "gpio42",
       "gpio43", "gpio44";
     function = "blsp_spi6";
    };

    config {
     pins = "gpio41", "gpio42",
       "gpio43", "gpio44";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_6_sleep: spi_6_sleep {
    mux {
     pins = "gpio41", "gpio42",
       "gpio43", "gpio44";
     function = "blsp_spi6";
    };

    config {
     pins = "gpio41", "gpio42",
       "gpio43", "gpio44";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_7 {
   spi_7_active: spi_7_active {
    mux {
     pins = "gpio53", "gpio54",
       "gpio55", "gpio56";
     function = "blsp_spi7";
    };

    config {
     pins = "gpio53", "gpio54",
       "gpio55", "gpio56";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_7_sleep: spi_7_sleep {
    mux {
     pins = "gpio53", "gpio54",
       "gpio55", "gpio56";
     function = "blsp_spi7";
    };

    config {
     pins = "gpio53", "gpio54",
       "gpio55", "gpio56";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_8 {
   spi_8_active: spi_8_active {
    mux {
     pins = "gpio4", "gpio5",
       "gpio6", "gpio7";
     function = "blsp_spi8";
    };

    config {
     pins = "gpio4", "gpio5",
       "gpio6", "gpio7";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_8_sleep: spi_8_sleep {
    mux {
     pins = "gpio4", "gpio5",
       "gpio6", "gpio7";
     function = "blsp_spi8";
    };

    config {
     pins = "gpio4", "gpio5",
       "gpio6", "gpio7";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_9 {
   spi_9_active: spi_9_active {
    mux {
     pins = "gpio49", "gpio50",
       "gpio51", "gpio52";
     function = "blsp_spi9";
    };

    config {
     pins = "gpio49", "gpio50",
       "gpio51", "gpio52";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_9_sleep: spi_9_sleep {
    mux {
     pins = "gpio49", "gpio50",
       "gpio51", "gpio52";
     function = "blsp_spi9";
    };

    config {
     pins = "gpio49", "gpio50",
       "gpio51", "gpio52";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_10 {
   spi_10_active: spi_10_active {
    mux {
     pins = "gpio65", "gpio66",
       "gpio67", "gpio68";
     function = "blsp_spi10";
    };

    config {
     pins = "gpio65", "gpio66",
       "gpio67", "gpio68";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_10_sleep: spi_10_sleep {
    mux {
     pins = "gpio65", "gpio66",
       "gpio67", "gpio68";
     function = "blsp_spi10";
    };

    config {
     pins = "gpio65", "gpio66",
       "gpio67", "gpio68";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_11 {
   spi_11_active: spi_11_active {
    mux {
     pins = "gpio58", "gpio59",
       "gpio60", "gpio61";
     function = "blsp_spi11";
    };

    config {
     pins = "gpio58", "gpio59",
       "gpio60", "gpio61";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_11_sleep: spi_11_sleep {
    mux {
     pins = "gpio58", "gpio59",
       "gpio60", "gpio61";
     function = "blsp_spi11";
    };

    config {
     pins = "gpio58", "gpio59",
       "gpio60", "gpio61";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_12 {
   spi_12_active: spi_12_active {
    mux {
     pins = "gpio81", "gpio82",
       "gpio83", "gpio84";
     function = "blsp_spi12";
    };

    config {
     pins = "gpio81", "gpio82",
       "gpio83", "gpio84";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_12_sleep: spi_12_sleep {
    mux {
     pins = "gpio81", "gpio82",
       "gpio83", "gpio84";
     function = "blsp_spi12";
    };

    config {
     pins = "gpio81", "gpio82",
       "gpio83", "gpio84";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  blsp1_uart1_active: blsp1_uart1_active {
   mux {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    function = "blsp_uart1_a";
   };

   config {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp1_uart1_sleep: blsp1_uart1_sleep {
   mux {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    function = "gpio";
   };

   config {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_rear_suspend: cam_sensor_rear_suspend {

   mux {
    pins = "gpio30","gpio29";
    function = "gpio";
   };

   config {
    pins = "gpio30","gpio29";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_active: cam_sensor_mclk1_active {

   mux {

    pins = "gpio14";
    function = "cam_mclk";
   };

   config {
    pins = "gpio14";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_suspend: cam_sensor_mclk1_suspend {

   mux {

    pins = "gpio14";
    function = "cam_mclk";
   };

   config {
    pins = "gpio14";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk3_active: cam_sensor_mclk3_active {

   mux {

    pins = "gpio16";
    function = "cam_mclk";
   };

   config {
    pins = "gpio16";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk3_suspend: cam_sensor_mclk3_suspend {

   mux {

    pins = "gpio16";
    function = "cam_mclk";
   };

   config {
    pins = "gpio16";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear2_active: cam_sensor_rear2_active {

   mux {
    pins = "gpio9","gpio8";
    function = "gpio";
   };

   config {
    pins = "gpio9","gpio8";
    bias-disable;
    drive-strength = <2>;
   };
  };

  blsp1_uart2_active: blsp1_uart2_active {
   mux {
    pins = "gpio31", "gpio34", "gpio33", "gpio32";
    function = "blsp_uart2_a";
   };

   config {
    pins = "gpio31", "gpio34", "gpio33", "gpio32";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp1_uart2_sleep: blsp1_uart2_sleep {
   mux {
    pins = "gpio31", "gpio34", "gpio33", "gpio32";
    function = "gpio";
   };

   config {
    pins = "gpio31", "gpio34", "gpio33", "gpio32";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp1_uart3: blsp1_uart3 {
   blsp1_uart3_tx_active: blsp1_uart3_tx_active {
    mux {
     pins = "gpio45";
     function = "blsp_uart3_a";
    };

    config {
     pins = "gpio45";
     drive-strength = <2>;
     bias-disable;
    };
   };

   blsp1_uart3_tx_sleep: blsp1_uart3_tx_sleep {
    mux {
     pins = "gpio45";
     function = "gpio";
    };

    config {
     pins = "gpio45";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   blsp1_uart3_rxcts_active: blsp1_uart3_rxcts_active {
    mux {
     pins = "gpio46", "gpio47";
     function = "blsp_uart3_a";
    };

    config {
     pins = "gpio46", "gpio47";
     drive-strength = <2>;
     bias-disable;
    };
   };

   blsp1_uart3_rxcts_sleep: blsp1_uart3_rxcts_sleep {
    mux {
     pins = "gpio46", "gpio47";
     function = "gpio";
    };

    config {
     pins = "gpio46", "gpio47";
     drive-strength = <2>;
     bias-no-pull;
    };
   };

   blsp1_uart3_rfr_active: blsp1_uart3_rfr_active {
    mux {
     pins = "gpio48";
     function = "blsp_uart3_a";
    };

    config {
     pins = "gpio48";
     drive-strength = <2>;
     bias-disable;
    };
   };

   blsp1_uart3_rfr_sleep: blsp1_uart3_rfr_sleep {
    mux {
     pins = "gpio48";
     function = "gpio";
    };

    config {
     pins = "gpio48";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };

  cam_sensor_rear2_suspend: cam_sensor_rear2_suspend {

   mux {
    pins = "gpio9","gpio8";
    function = "gpio";
   };
   config {
    pins = "gpio9","gpio8";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_active: cam_sensor_mclk2_active {

   mux {

    pins = "gpio15";
    function = "cam_mclk";
   };

   config {
    pins = "gpio15";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_suspend: cam_sensor_mclk2_suspend {

   mux {

    pins = "gpio15";
    function = "cam_mclk";
   };

   config {
    pins = "gpio15";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_active: cam_sensor_front_active {

   mux {
    pins = "gpio28", "gpio29";
    function = "gpio";
   };

   config {
    pins = "gpio28", "gpio29";
    bias-disable;
    drive-strength = <2>;
   };
  };


  cam_sensor_front_iris_active: cam_sensor_front_iris_active {

   mux {
    pins = "gpio23";
    function = "gpio";
   };

   config {
    pins = "gpio23";
    bias-disable;
    drive-strength = <2>;
   };
  };

  blsp2_uart1_active: blsp2_uart1_active {
   mux {
    pins = "gpio53", "gpio54", "gpio55", "gpio56";
    function = "blsp_uart7_a";
   };

   config {
    pins = "gpio53", "gpio54", "gpio55", "gpio56";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp2_uart1_sleep: blsp2_uart1_sleep {
   mux {
    pins = "gpio53", "gpio54", "gpio55", "gpio56";
    function = "gpio";
   };

   config {
    pins = "gpio53", "gpio54", "gpio55", "gpio56";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp2_uart2_active: blsp2_uart2_active {
   mux {
    pins = "gpio4", "gpio5", "gpio6", "gpio7";
    function = "blsp_uart8_a";
   };

   config {
    pins = "gpio4", "gpio5", "gpio6", "gpio7";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp2_uart2_sleep: blsp2_uart2_sleep {
   mux {
    pins = "gpio4", "gpio5", "gpio6", "gpio7";
    function = "gpio";
   };

   config {
    pins = "gpio4", "gpio5", "gpio6", "gpio7";
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_front_suspend: cam_sensor_front_suspend {

   mux {
    pins = "gpio28";
    function = "gpio";
   };

   config {
    pins = "gpio28";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_iris_suspend: cam_sensor_front_iris_suspend {

   mux {
    pins = "gpio23";
    function = "gpio";
   };

   config {
    pins = "gpio23";
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_mdss: pmx_mdss {
   mdss_dsi_active: mdss_dsi_active {
    mux {
     pins = "gpio94", "gpio91", "gpio51";
     function = "gpio";
    };

    config {
     pins = "gpio94", "gpio91", "gpio51";
     drive-strength = <8>;
     bias-disable = <0>;
    };
   };
   mdss_dsi_suspend: mdss_dsi_suspend {
    mux {
     pins = "gpio94", "gpio91", "gpio51";
     function = "gpio";
    };

    config {
     pins = "gpio94", "gpio91", "gpio51";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_mdss_te {
   mdss_te_active: mdss_te_active {
    mux {
     pins = "gpio10";
     function = "mdp_vsync_a";
    };
    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   mdss_te_suspend: mdss_te_suspend {
    mux {
     pins = "gpio10";
     function = "mdp_vsync_a";
    };
    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  mdss_dp_aux_active: mdss_dp_aux_active {
   mux {
    pins = "gpio77", "gpio78";
    function = "gpio";
   };

   config {
    pins = "gpio77", "gpio78";
    bias-disable = <0>;
    drive-strength = <8>;
   };
  };

  mdss_dp_aux_suspend: mdss_dp_aux_suspend {
   mux {
    pins = "gpio77", "gpio78";
    function = "gpio";
   };

   config {
    pins = "gpio77", "gpio78";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  mdss_dp_usbplug_cc_active: mdss_dp_usbplug_cc_active {
   mux {
    pins = "gpio38";
    function = "gpio";
   };

   config {
    pins = "gpio38";
    bias-disable;
    drive-strength = <16>;
   };
  };

  mdss_dp_usbplug_cc_suspend: mdss_dp_usbplug_cc_suspend {
   mux {
    pins = "gpio38";
    function = "gpio";
   };

   config {
    pins = "gpio38";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  mdss_dp_hpd_active: mdss_dp_hpd_active {
   mux {
    pins = "gpio34";
    function = "edp_hot";
   };

   config {
    pins = "gpio34";
    bias-pull-down;
    drive-strength = <16>;
   };
  };

  mdss_dp_hpd_suspend: mdss_dp_hpd_suspend {
   mux {
    pins = "gpio34";
    function = "edp_hot";
   };

   config {
    pins = "gpio34";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  blsp2_uart3_active: blsp2_uart3_active {
   mux {
    pins = "gpio49", "gpio50", "gpio51", "gpio52";
    function = "blsp_uart9_a";
   };

   config {
    pins = "gpio49", "gpio50", "gpio51", "gpio52";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp2_uart3_sleep: blsp2_uart3_sleep {
   mux {
    pins = "gpio49", "gpio50", "gpio51", "gpio52";
    function = "gpio";
   };

   config {
    pins = "gpio49", "gpio50", "gpio51", "gpio52";
    drive-strength = <2>;
    bias-disable;
   };
  };


  pmx_ts_int_active {
   ts_int_active: ts_int_active {
    mux {
     pins = "gpio125";
     function = "gpio";
    };

    config {
     pins = "gpio125";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_int_suspend {
   ts_int_suspend1: ts_int_suspend1 {
    mux {
     pins = "gpio125";
     function = "gpio";
    };

    config {
     pins = "gpio125";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_reset_active {
   ts_reset_active: ts_reset_active {
    mux {
     pins = "gpio89";
     function = "gpio";
    };

    config {
     pins = "gpio89";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_reset_suspend {
   ts_reset_suspend1: ts_reset_suspend1 {
    mux {
     pins = "gpio89";
     function = "gpio";
    };

    config {
     pins = "gpio89";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_release {
   ts_release: ts_release {
    mux {
     pins = "gpio125", "gpio89";
     function = "gpio";
    };

    config {
     pins = "gpio125", "gpio89";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  ts_mux {
   ts_active: ts_active {
    mux {
     pins = "gpio89", "gpio125";
     function = "gpio";
    };

    config {
     pins = "gpio89", "gpio125";
     drive-strength = <16>;
     bias-pull-up;
    };
   };

   ts_reset_suspend: ts_reset_suspend {
    mux {
     pins = "gpio89";
     function = "gpio";
    };

    config {
     pins = "gpio89";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   ts_int_suspend: ts_int_suspend {
    mux {
     pins = "gpio125";
     function = "gpio";
    };

    config {
     pins = "gpio125";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  ufs_dev_reset_assert: ufs_dev_reset_assert {
   config {
    pins = "ufs_reset";
    bias-pull-down;
# 2163 "../arch/arm64/boot/dts/qcom/msm8998-pinctrl.dtsi"
    drive-strength = <8>;
    output-low;
   };
  };

  ufs_dev_reset_deassert: ufs_dev_reset_deassert {
   config {
    pins = "ufs_reset";
    bias-pull-down;




    drive-strength = <8>;
    output-high;
   };
  };

  sdc2_clk_on: sdc2_clk_on {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc2_clk_off: sdc2_clk_off {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };

  sdc2_cmd_on: sdc2_cmd_on {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc2_cmd_off: sdc2_cmd_off {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_data_on: sdc2_data_on {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc2_data_off: sdc2_data_off {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_cd_on: sdc2_cd_on {
   mux {
    pins = "gpio95";
    function = "gpio";
   };

   config {
    pins = "gpio95";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_cd_off: sdc2_cd_off {
   mux {
    pins = "gpio95";
    function = "gpio";
   };

   config {
    pins = "gpio95";
    bias-pull-up;
    drive-strength = <2>;
   };

  };

  led_enable: led_enable {
   mux {
    pins = "gpio21";
    function = "gpio";
   };

   config {
    pins = "gpio21";
    drive_strength = <2>;
    output-high;
    bias-disable;
   };
  };

  led_disable: led_disable {
   mux {
    pins = "gpio21";
    function = "gpio";
   };

   config {
    pins = "gpio21";
    drive_strength = <2>;
    output-low;
    bias-disable;
   };
  };

  trigout_a: trigout_a {
   mux {
    pins = "gpio58";
    function = "qdss_cti1_a";
   };

   config {
    pins = "gpio58";
    drive-strength = <2>;
    bias-disable;
   };
  };

  mdss_hdmi_5v_active: mdss_hdmi_5v_active {
   mux {
    pins = "gpio133";
    function = "gpio";
   };

   config {
    pins = "gpio133";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  mdss_hdmi_5v_suspend: mdss_hdmi_5v_suspend {
   mux {
    pins = "gpio133";
    function = "gpio";
   };

   config {
    pins = "gpio133";
    bias-pull-down;
    drive-strength = <2>;
   };
  };


  mdss_hdmi_hpd_active: mdss_hdmi_hpd_active {
   mux {
    pins = "gpio34";
    function = "hdmi_hot";
   };

   config {
    pins = "gpio34";
    bias-pull-down;
    drive-strength = <16>;
   };
  };

  mdss_hdmi_hpd_suspend: mdss_hdmi_hpd_suspend {
   mux {
    pins = "gpio34";
    function = "hdmi_hot";
   };

   config {
    pins = "gpio34";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  mdss_hdmi_ddc_active: mdss_hdmi_ddc_active {
   mux {
    pins = "gpio32", "gpio33";
    function = "hdmi_ddc";
   };

   config {
    pins = "gpio32", "gpio33";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  mdss_hdmi_ddc_suspend: mdss_hdmi_ddc_suspend {
   mux {
    pins = "gpio32", "gpio33";
    function = "hdmi_ddc";
   };

   config {
    pins = "gpio32", "gpio33";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  mdss_hdmi_cec_active: mdss_hdmi_cec_active {
   mux {
    pins = "gpio31";
    function = "hdmi_cec";
   };

   config {
    pins = "gpio31";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  mdss_hdmi_cec_suspend: mdss_hdmi_cec_suspend {
   mux {
    pins = "gpio31";
    function = "hdmi_cec";
   };

   config {
    pins = "gpio31";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  tsif0_signals_active: tsif0_signals_active {
   tsif1_clk {
    pins = "gpio89";
    function = "tsif1_clk";
   };
   tsif1_en {
    pins = "gpio90";
    function = "tsif1_en";
   };
   tsif1_data {
    pins = "gpio91";
    function = "tsif1_data";
   };
   signals_cfg {
    pins = "gpio89", "gpio90", "gpio91";
    drive_strength = <2>;
    bias-pull-down;
   };
  };


  tsif0_sync_active: tsif0_sync_active {
   tsif1_sync {
    pins = "gpio9";
    function = "tsif1_sync";
    drive_strength = <2>;
    bias-pull-down;
   };
  };

  tsif1_signals_active: tsif1_signals_active {
   tsif2_clk {
    pins = "gpio93";
    function = "tsif2_clk";
   };
   tsif2_en {
    pins = "gpio94";
    function = "tsif2_en";
   };
   tsif2_data {
    pins = "gpio95";
    function = "tsif2_data";
   };
   signals_cfg {
    pins = "gpio93", "gpio94", "gpio95";
    drive_strength = <2>;
    bias-pull-down;
   };
  };


  tsif1_sync_active: tsif1_sync_active {
   tsif2_sync {
    pins = "gpio96";
    function = "tsif2_sync";
    drive_strength = <2>;
    bias-pull-down;
   };
  };

  pri_aux_pcm_clk {
   pri_aux_pcm_clk_sleep: pri_aux_pcm_clk_sleep {
    mux {
     pins = "gpio65";
     function = "gpio";
    };

    config {
     pins = "gpio65";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_aux_pcm_clk_active: pri_aux_pcm_clk_active {
    mux {
     pins = "gpio65";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio65";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_aux_pcm_sync {
   pri_aux_pcm_sync_sleep: pri_aux_pcm_sync_sleep {
    mux {
     pins = "gpio66";
     function = "gpio";
    };

    config {
     pins = "gpio66";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_aux_pcm_sync_active: pri_aux_pcm_sync_active {
    mux {
     pins = "gpio66";
     function = "pri_mi2s_ws";
    };

    config {
     pins = "gpio66";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_aux_pcm_din {
   pri_aux_pcm_din_sleep: pri_aux_pcm_din_sleep {
    mux {
     pins = "gpio67";
     function = "gpio";
    };

    config {
     pins = "gpio67";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_aux_pcm_din_active: pri_aux_pcm_din_active {
    mux {
     pins = "gpio67";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio67";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pri_aux_pcm_dout {
   pri_aux_pcm_dout_sleep: pri_aux_pcm_dout_sleep {
    mux {
     pins = "gpio68";
     function = "gpio";
    };

    config {
     pins = "gpio68";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_aux_pcm_dout_active: pri_aux_pcm_dout_active {
    mux {
     pins = "gpio68";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio68";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_aux_pcm {
   sec_aux_pcm_sleep: sec_aux_pcm_sleep {
    mux {
     pins = "gpio80", "gpio81";
     function = "gpio";
    };

    config {
     pins = "gpio80", "gpio81";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_aux_pcm_active: sec_aux_pcm_active {
    mux {
     pins = "gpio80", "gpio81";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio80", "gpio81";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_aux_pcm_din {
   sec_aux_pcm_din_sleep: sec_aux_pcm_din_sleep {
    mux {
     pins = "gpio82";
     function = "gpio";
    };

    config {
     pins = "gpio82";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_aux_pcm_din_active: sec_aux_pcm_din_active {
    mux {
     pins = "gpio82";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio82";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_aux_pcm_dout {
   sec_aux_pcm_dout_sleep: sec_aux_pcm_dout_sleep {
    mux {
     pins = "gpio83";
     function = "gpio";
    };

    config {
     pins = "gpio83";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_aux_pcm_dout_active: sec_aux_pcm_dout_active {
    mux {
     pins = "gpio83";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio83";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_aux_pcm {
   tert_aux_pcm_sleep: tert_aux_pcm_sleep {
    mux {
     pins = "gpio75", "gpio76";
     function = "gpio";
    };

    config {
     pins = "gpio75", "gpio76";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_aux_pcm_active: tert_aux_pcm_active {
    mux {
     pins = "gpio75", "gpio76";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio75", "gpio76";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  tert_aux_pcm_din {
   tert_aux_pcm_din_sleep: tert_aux_pcm_din_sleep {
    mux {
     pins = "gpio77";
     function = "gpio";
    };

    config {
     pins = "gpio77";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_aux_pcm_din_active: tert_aux_pcm_din_active {
    mux {
     pins = "gpio77";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio77";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_aux_pcm_dout {
   tert_aux_pcm_dout_sleep: tert_aux_pcm_dout_sleep {
    mux {
     pins = "gpio78";
     function = "gpio";
    };

    config {
     pins = "gpio78";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_aux_pcm_dout_active: tert_aux_pcm_dout_active {
    mux {
     pins = "gpio78";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio78";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_aux_pcm {
   quat_aux_pcm_sleep: quat_aux_pcm_sleep {
    mux {
     pins = "gpio58", "gpio59";
     function = "gpio";
    };

    config {
     pins = "gpio58", "gpio59";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_aux_pcm_active: quat_aux_pcm_active {
    mux {
     pins = "gpio58", "gpio59";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio58", "gpio59";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_aux_pcm_din {
   quat_aux_pcm_din_sleep: quat_aux_pcm_din_sleep {
    mux {
     pins = "gpio60";
     function = "gpio";
    };

    config {
     pins = "gpio60";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_aux_pcm_din_active: quat_aux_pcm_din_active {
    mux {
     pins = "gpio60";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio60";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_aux_pcm_dout {
   quat_aux_pcm_dout_sleep: quat_aux_pcm_dout_sleep {
    mux {
     pins = "gpio61";
     function = "gpio";
    };

    config {
     pins = "gpio61";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_aux_pcm_dout_active: quat_aux_pcm_dout_active {
    mux {
     pins = "gpio61";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio61";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pri_mi2s_mclk {
   pri_mi2s_mclk_sleep: pri_mi2s_mclk_sleep {
    mux {
     pins = "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio64";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_mclk_active: pri_mi2s_mclk_active {
    mux {
     pins = "gpio64";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio64";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_sck {
   pri_mi2s_sck_sleep: pri_mi2s_sck_sleep {
    mux {
     pins = "gpio65";
     function = "gpio";
    };

    config {
     pins = "gpio65";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sck_active: pri_mi2s_sck_active {
    mux {
     pins = "gpio65";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio65";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_ws {
   pri_mi2s_ws_sleep: pri_mi2s_ws_sleep {
    mux {
     pins = "gpio66";
     function = "gpio";
    };

    config {
     pins = "gpio66";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_ws_active: pri_mi2s_ws_active {
    mux {
     pins = "gpio66";
     function = "pri_mi2s_ws";
    };

    config {
     pins = "gpio66";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_sd0 {
   pri_mi2s_sd0_sleep: pri_mi2s_sd0_sleep {
    mux {
     pins = "gpio67";
     function = "gpio";
    };

    config {
     pins = "gpio67";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sd0_active: pri_mi2s_sd0_active {
    mux {
     pins = "gpio67";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio67";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pri_mi2s_sd1 {
   pri_mi2s_sd1_sleep: pri_mi2s_sd1_sleep {
    mux {
     pins = "gpio68";
     function = "gpio";
    };

    config {
     pins = "gpio68";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sd1_active: pri_mi2s_sd1_active {
    mux {
     pins = "gpio68";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio68";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_mi2s_mclk {
   sec_mi2s_mclk_sleep: sec_mi2s_mclk_sleep {
    mux {
     pins = "gpio79";
     function = "gpio";
    };

    config {
     pins = "gpio79";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_mi2s_mclk_active: sec_mi2s_mclk_active {
    mux {
     pins = "gpio79";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio79";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_mi2s {
   sec_mi2s_sleep: sec_mi2s_sleep {
    mux {
     pins = "gpio80", "gpio81";
     function = "gpio";
    };

    config {
     pins = "gpio80", "gpio81";
     drive-strength = <2>;
     bias-disable;
     input-enable;
    };
   };

   sec_mi2s_active: sec_mi2s_active {
    mux {
     pins = "gpio80", "gpio81";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio80", "gpio81";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_mi2s_sd0 {
   sec_mi2s_sd0_sleep: sec_mi2s_sd0_sleep {
    mux {
     pins = "gpio82";
     function = "gpio";
    };

    config {
     pins = "gpio82";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_mi2s_sd0_active: sec_mi2s_sd0_active {
    mux {
     pins = "gpio82";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio82";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_mi2s_sd1 {
   sec_mi2s_sd1_sleep: sec_mi2s_sd1_sleep {
    mux {
     pins = "gpio83";
     function = "gpio";
    };

    config {
     pins = "gpio83";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_mi2s_sd1_active: sec_mi2s_sd1_active {
    mux {
     pins = "gpio83";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio83";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_mi2s_mclk {
   tert_mi2s_mclk_sleep: tert_mi2s_mclk_sleep {
    mux {
     pins = "gpio74";
     function = "gpio";
    };

    config {
     pins = "gpio74";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_mi2s_mclk_active: tert_mi2s_mclk_active {
    mux {
     pins = "gpio74";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio74";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_mi2s {
   tert_mi2s_sleep: tert_mi2s_sleep {
    mux {
     pins = "gpio75", "gpio76";
     function = "gpio";
    };

    config {
     pins = "gpio75", "gpio76";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_mi2s_active: tert_mi2s_active {
    mux {
     pins = "gpio75", "gpio76";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio75", "gpio76";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  tert_mi2s_sd0 {
   tert_mi2s_sd0_sleep: tert_mi2s_sd0_sleep {
    mux {
     pins = "gpio77";
     function = "gpio";
    };

    config {
     pins = "gpio77";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_mi2s_sd0_active: tert_mi2s_sd0_active {
    mux {
     pins = "gpio77";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio77";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_mi2s_sd1 {
   tert_mi2s_sd1_sleep: tert_mi2s_sd1_sleep {
    mux {
     pins = "gpio78";
     function = "gpio";
    };

    config {
     pins = "gpio78";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_mi2s_sd1_active: tert_mi2s_sd1_active {
    mux {
     pins = "gpio78";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio78";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_mi2s_mclk {
   quat_mi2s_mclk_sleep: quat_mi2s_mclk_sleep {
    mux {
     pins = "gpio57";
     function = "gpio";
    };

    config {
     pins = "gpio57";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_mclk_active: quat_mi2s_mclk_active {
    mux {
     pins = "gpio57";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio57";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_mi2s {
   quat_mi2s_sleep: quat_mi2s_sleep {
    mux {
     pins = "gpio58", "gpio59";
     function = "gpio";
    };

    config {
     pins = "gpio58", "gpio59";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_active: quat_mi2s_active {
    mux {
     pins = "gpio58", "gpio59";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio58", "gpio59";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_mi2s_sd0 {
   quat_mi2s_sd0_sleep: quat_mi2s_sd0_sleep {
    mux {
     pins = "gpio60";
     function = "gpio";
    };

    config {
     pins = "gpio60";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_sd0_active: quat_mi2s_sd0_active {
    mux {
     pins = "gpio60";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio60";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_mi2s_sd1 {
   quat_mi2s_sd1_sleep: quat_mi2s_sd1_sleep {
    mux {
     pins = "gpio61";
     function = "gpio";
    };

    config {
     pins = "gpio61";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_sd1_active: quat_mi2s_sd1_active {
    mux {
     pins = "gpio61";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio61";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_mi2s_sd2 {
   quat_mi2s_sd2_sleep: quat_mi2s_sd2_sleep {
    mux {
     pins = "gpio62";
     function = "gpio";
    };

    config {
     pins = "gpio62";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_sd2_active: quat_mi2s_sd2_active {
    mux {
     pins = "gpio62";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio62";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_mi2s_sd3 {
   quat_mi2s_sd3_sleep: quat_mi2s_sd3_sleep {
    mux {
     pins = "gpio63";
     function = "gpio";
    };

    config {
     pins = "gpio63";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_sd3_active: quat_mi2s_sd3_active {
    mux {
     pins = "gpio63";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio63";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  spkr_i2s_clk_pin {
   spkr_i2s_clk_sleep: spkr_i2s_clk_sleep {
    mux {
     pins = "gpio69";
     function = "spkr_i2s";
    };

    config {
     pins = "gpio69";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   spkr_i2s_clk_active: spkr_i2s_clk_active {
    mux {
     pins = "gpio69";
     function = "spkr_i2s";
    };

    config {
     pins = "gpio69";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  spkr_1_sd_mediabox {
   spkr_1_sd_sleep_mediabox: spkr_1_sd_sleep_mediabox {
    mux {
     pins = "gpio85";
     function = "gpio";
    };
    config {
     pins = "gpio85";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
   spkr_1_sd_active_mediabox: spkr_1_sd_active_mediabox {
    mux {
     pins = "gpio85";
     function = "gpio";
    };
    config {
     pins = "gpio85";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  spkr_2_sd_mediabox_mediabox {
   spkr_2_sd_sleep_mediabox: spkr_2_sd_sleep_mediabox {
    mux {
     pins = "gpio112";
     function = "gpio";
    };
    config {
     pins = "gpio112";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
   spkr_2_sd_active_mediabox: spkr_2_sd_active_mediabox {
    mux {
     pins = "gpio112";
     function = "gpio";
    };
    config {
     pins = "gpio112";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  sdc2_cd_on_mediabox: sdc2_cd_on_mediabox {
   mux {
    pins = "gpio86";
    function = "gpio";
   };

   config {
    pins = "gpio86";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_cd_off_mediabox: sdc2_cd_off_mediabox {
   mux {
    pins = "gpio86";
    function = "gpio";
   };

   config {
    pins = "gpio86";
    bias-pull-up;
    drive-strength = <2>;
   };
  };
 };
};
# 43 "../arch/arm64/boot/dts/qcom/msm8998-blsp.dtsi" 2

&soc {
 dma_blsp1: qcom,sps-dma@0xc144000 {
  #dma-cells = <4>;
  compatible = "qcom,sps-dma";
  reg = <0xc144000 0x25000>;
  interrupts = <0 238 0>;
  qcom,summing-threshold = <0x10>;
 };

 dma_blsp2: qcom,sps-dma@0xc184000 {
  #dma-cells = <4>;
  compatible = "qcom,sps-dma";
  reg = <0xc184000 0x25000>;
  interrupts = <0 239 0>;
  qcom,summing-threshold = <0x10>;
 };

 i2c_1: i2c@c175000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0xC175000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 95 0>;
  dmas = <&dma_blsp1 6 64 0x20000020 0x20>,
   <&dma_blsp1 7 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <86>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0xc303fae9>;
  qcom,i2c-dat = <&tlmm 2 0x00>;
  qcom,i2c-clk = <&tlmm 3 0x00>;
  pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
  pinctrl-0 = <&i2c_1_active>;
  pinctrl-1 = <&i2c_1_sleep>;
  pinctrl-2 = <&i2c_1_bitbang>;
  status = "disabled";
 };

 i2c_2: i2c@c176000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0xC176000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 96 0>;
  dmas = <&dma_blsp1 8 64 0x20000020 0x20>,
   <&dma_blsp1 9 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <86>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x1076f220>;
  qcom,i2c-dat = <&tlmm 33 0x00>;
  qcom,i2c-clk = <&tlmm 32 0x00>;
  pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
  pinctrl-0 = <&i2c_2_active>;
  pinctrl-1 = <&i2c_2_sleep>;
  pinctrl-2 = <&i2c_2_bitbang>;
  status = "disabled";
 };

 i2c_3: i2c@c177000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0xC177000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 97 0>;
  dmas = <&dma_blsp1 10 64 0x20000020 0x20>,
   <&dma_blsp1 11 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <86>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x9e25ac82>;
  qcom,i2c-dat = <&tlmm 47 0x00>;
  qcom,i2c-clk = <&tlmm 48 0x00>;
  pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
  pinctrl-0 = <&i2c_3_active>;
  pinctrl-1 = <&i2c_3_sleep>;
  pinctrl-2 = <&i2c_3_bitbang>;
  status = "disabled";
 };

 i2c_4: i2c@c178000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0xC178000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 98 0>;
  dmas = <&dma_blsp1 12 64 0x20000020 0x20>,
   <&dma_blsp1 13 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <86>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0xd7f40f6f>;
  qcom,i2c-dat = <&tlmm 10 0x00>;
  qcom,i2c-clk = <&tlmm 11 0x00>;
  pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
  pinctrl-0 = <&i2c_4_active>;
  pinctrl-1 = <&i2c_4_sleep>;
  pinctrl-2 = <&i2c_4_bitbang>;
  status = "disabled";
 };

 i2c_5: i2c@c179000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0xC179000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 99 0>;
  dmas = <&dma_blsp1 14 64 0x20000020 0x20>,
   <&dma_blsp1 15 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <86>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0xacae5604>;
  qcom,i2c-dat = <&tlmm 87 0x00>;
  qcom,i2c-clk = <&tlmm 88 0x00>;
  pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
  pinctrl-0 = <&i2c_5_active>;
  pinctrl-1 = <&i2c_5_sleep>;
  pinctrl-2 = <&i2c_5_bitbang>;
  status = "disabled";
 };

 i2c_6: i2c@c17a000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0xC17A000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 100 0>;
  dmas = <&dma_blsp1 16 64 0x20000020 0x20>,
   <&dma_blsp1 17 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <86>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x5c6ad820>;
  qcom,i2c-dat = <&tlmm 43 0x00>;
  qcom,i2c-clk = <&tlmm 44 0x00>;
  pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
  pinctrl-0 = <&i2c_6_active>;
  pinctrl-1 = <&i2c_6_sleep>;
  pinctrl-2 = <&i2c_6_bitbang>;
  status = "disabled";
 };

 i2c_7: i2c@c1b5000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0xC1B5000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 101 0>;
  dmas = <&dma_blsp2 6 64 0x20000020 0x20>,
   <&dma_blsp2 7 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <84>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
    <&clock_gcc 0x9ace11dd>;
  qcom,i2c-dat = <&tlmm 55 0x00>;
  qcom,i2c-clk = <&tlmm 56 0x00>;
  pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
  pinctrl-0 = <&i2c_7_active>;
  pinctrl-1 = <&i2c_7_sleep>;
  pinctrl-2 = <&i2c_7_bitbang>;
  status = "disabled";
 };

 i2c_8: i2c@c1b6000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0xC1B6000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 102 0>;
  dmas = <&dma_blsp2 8 64 0x20000020 0x20>,
   <&dma_blsp2 9 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <84>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
    <&clock_gcc 0x1bf9a57e>;
  qcom,i2c-dat = <&tlmm 6 0x00>;
  qcom,i2c-clk = <&tlmm 7 0x00>;
  pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
  pinctrl-0 = <&i2c_8_active>;
  pinctrl-1 = <&i2c_8_sleep>;
  pinctrl-2 = <&i2c_8_bitbang>;
  status = "disabled";
 };

 i2c_9: i2c@c1b7000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0xC1B7000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 103 0>;
  dmas = <&dma_blsp2 10 64 0x20000020 0x20>,
   <&dma_blsp2 11 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <84>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
    <&clock_gcc 0x336d4170>;
  qcom,i2c-dat = <&tlmm 51 0x00>;
  qcom,i2c-clk = <&tlmm 52 0x00>;
  pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
  pinctrl-0 = <&i2c_9_active>;
  pinctrl-1 = <&i2c_9_sleep>;
  pinctrl-2 = <&i2c_9_bitbang>;
  status = "disabled";
 };

 i2c_10: i2c@c1b8000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0xC1B8000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 104 0>;
  dmas = <&dma_blsp2 12 64 0x20000020 0x20>,
   <&dma_blsp2 13 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <84>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
    <&clock_gcc 0xbd22539d>;
  qcom,i2c-dat = <&tlmm 67 0x00>;
  qcom,i2c-clk = <&tlmm 68 0x00>;
  pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
  pinctrl-0 = <&i2c_10_active>;
  pinctrl-1 = <&i2c_10_sleep>;
  pinctrl-2 = <&i2c_10_bitbang>;
  status = "disabled";
 };

 i2c_11: i2c@c1b9000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0xC1B9000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 105 0>;
  dmas = <&dma_blsp2 14 64 0x20000020 0x20>,
   <&dma_blsp2 15 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <84>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
    <&clock_gcc 0xe2b2ce1d>;
  qcom,i2c-dat = <&tlmm 60 0x00>;
  qcom,i2c-clk = <&tlmm 61 0x00>;
  pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
  pinctrl-0 = <&i2c_11_active>;
  pinctrl-1 = <&i2c_11_sleep>;
  pinctrl-2 = <&i2c_11_bitbang>;
  status = "disabled";
 };

 i2c_12: i2c@c1ba000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0xC1BA000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 106 0>;
  dmas = <&dma_blsp2 16 64 0x20000020 0x20>,
   <&dma_blsp2 17 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <84>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
    <&clock_gcc 0x894bcea4>;
  qcom,i2c-dat = <&tlmm 83 0x00>;
  qcom,i2c-clk = <&tlmm 84 0x00>;
  pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
  pinctrl-0 = <&i2c_12_active>;
  pinctrl-1 = <&i2c_12_sleep>;
  pinctrl-2 = <&i2c_12_bitbang>;
  status = "disabled";
 };

 spi_1: spi@c175000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0xC175000 0x600>,
        <0xC144000 0x25000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 95 0>, <0 238 0>;
  spi-max-frequency = <50000000>;
  qcom,use-bam;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <6>;
  qcom,bam-producer-pipe-index = <7>;
  qcom,master-id = <86>;
  qcom,use-pinctrl;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_1_active>;
  pinctrl-1 = <&spi_1_sleep>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x759a76b0>;
  status = "disabled";
 };

 spi_2: spi@c176000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0xC176000 0x600>,
        <0xC144000 0x25000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 96 0>, <0 238 0>;
  spi-max-frequency = <50000000>;
  qcom,use-bam;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <8>;
  qcom,bam-producer-pipe-index = <9>;
  qcom,master-id = <86>;
  qcom,use-pinctrl;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_2_active>;
  pinctrl-1 = <&spi_2_sleep>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x3e77d48f>;
  status = "disabled";
 };

 spi_3: spi@c177000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0xC177000 0x600>,
        <0xC144000 0x25000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 97 0>, <0 238 0>;
  spi-max-frequency = <50000000>;
  qcom,use-bam;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <10>;
  qcom,bam-producer-pipe-index = <11>;
  qcom,master-id = <86>;
  qcom,use-pinctrl;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_3_active>;
  pinctrl-1 = <&spi_3_sleep>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0xfb978880>;
  status = "disabled";
 };

 spi_4: spi@c178000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0xC178000 0x600>,
        <0xC144000 0x25000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 98 0>, <0 238 0>;
  spi-max-frequency = <50000000>;
  qcom,use-bam;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <12>;
  qcom,bam-producer-pipe-index = <13>;
  qcom,master-id = <86>;
  qcom,use-pinctrl;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_4_active>;
  pinctrl-1 = <&spi_4_sleep>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x80f8722f>;
  status = "disabled";
 };

 spi_5: spi@c179000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0xC179000 0x600>,
        <0xC144000 0x25000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 99 0>, <0 238 0>;
  spi-max-frequency = <50000000>;
  qcom,use-bam;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <14>;
  qcom,bam-producer-pipe-index = <15>;
  qcom,master-id = <86>;
  qcom,use-pinctrl;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_5_active>;
  pinctrl-1 = <&spi_5_sleep>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0xbf3e15d7>;
  status = "disabled";
 };

 spi_6: spi@c17a000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0xC17A000 0x600>,
        <0xC144000 0x25000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 100 0>, <0 238 0>;
  spi-max-frequency = <50000000>;
  qcom,use-bam;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <16>;
  qcom,bam-producer-pipe-index = <17>;
  qcom,master-id = <86>;
  qcom,use-pinctrl;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_6_active>;
  pinctrl-1 = <&spi_6_sleep>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x780d9f85>;
  status = "disabled";
 };


 spi_7: spi@c1b5000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0xC1B5000 0x600>,
        <0xC184000 0x25000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 101 0>, <0 239 0>;
  spi-max-frequency = <50000000>;
  qcom,use-bam;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <6>;
  qcom,bam-producer-pipe-index = <7>;
  qcom,master-id = <84>;
  qcom,use-pinctrl;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_7_active>;
  pinctrl-1 = <&spi_7_sleep>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
    <&clock_gcc 0xa32604cc>;
  status = "disabled";
 };

 spi_8: spi@c1b6000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0xC1B6000 0x600>,
        <0xC184000 0x25000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 102 0>, <0 239 0>;
  spi-max-frequency = <50000000>;
  qcom,use-bam;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <8>;
  qcom,bam-producer-pipe-index = <9>;
  qcom,master-id = <84>;
  qcom,use-pinctrl;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_8_active>;
  pinctrl-1 = <&spi_8_sleep>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
    <&clock_gcc 0xbf54ca6d>;
  status = "disabled";
 };

 spi_9: spi@c1b7000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0xC1B7000 0x600>,
        <0xC184000 0x25000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 103 0>, <0 239 0>;
  spi-max-frequency = <50000000>;
  qcom,use-bam;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <10>;
  qcom,bam-producer-pipe-index = <11>;
  qcom,master-id = <84>;
  qcom,use-pinctrl;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_9_active>;
  pinctrl-1 = <&spi_9_sleep>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
    <&clock_gcc 0xc68509d6>;
  status = "disabled";
 };

 spi_10: spi@c1b8000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0xC1B8000 0x600>,
        <0xC184000 0x25000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 104 0>, <0 239 0>;
  spi-max-frequency = <50000000>;
  qcom,use-bam;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <12>;
  qcom,bam-producer-pipe-index = <13>;
  qcom,master-id = <84>;
  qcom,use-pinctrl;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_10_active>;
  pinctrl-1 = <&spi_10_sleep>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
    <&clock_gcc 0x01a72b93>;
  status = "disabled";
 };

 spi_11: spi@c1b9000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0xC1B9000 0x600>,
        <0xC184000 0x25000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 105 0>, <0 239 0>;
  spi-max-frequency = <50000000>;
  qcom,use-bam;
  qcom,ver-reg-exists;

  qcom,bam-consumer-pipe-index = <14>;
  qcom,bam-producer-pipe-index = <15>;
  qcom,master-id = <84>;
  qcom,use-pinctrl;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_11_active>;
  pinctrl-1 = <&spi_11_sleep>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
    <&clock_gcc 0xf40999cd>;
  status = "disabled";
 };

 spi_12: spi@c1ba000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0xC1BA000 0x600>,
        <0xC184000 0x25000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 106 0>, <0 239 0>;
  spi-max-frequency = <50000000>;
  qcom,use-bam;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <16>;
  qcom,bam-producer-pipe-index = <17>;
  qcom,master-id = <84>;
  qcom,use-pinctrl;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_12_active>;
  pinctrl-1 = <&spi_12_sleep>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
    <&clock_gcc 0xfe1bd34a>;
  status = "disabled";
 };


 blsp1_uart1_hs: uart@c16f000 {
  compatible = "qcom,msm-hsuart-v14";
  reg = <0xC16F000 0x200>,
      <0xC144000 0x25000>;
  reg-names = "core_mem", "bam_mem";
  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp1_uart1_hs>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 0 107 0
       1 &intc 0 0 238 0
       2 &tlmm 1 0>;

  qcom,inject-rx-on-wakeup;
  qcom,rx-char-to-inject = <0xFD>;

  qcom,bam-tx-ep-pipe-index = <0>;
  qcom,bam-rx-ep-pipe-index = <1>;
  qcom,master-id = <86>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0xc7c62f90>,
      <&clock_gcc 0x8caa5b4f>;
  pinctrl-names = "sleep", "default";
  pinctrl-0 = <&blsp1_uart1_sleep>;
  pinctrl-1 = <&blsp1_uart1_active>;

  qcom,msm-bus,name = "buart1";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
       <86 512 0 0>,
       <86 512 500 800>;
  status = "disabled";
 };

 blsp1_uart2_hs: uart@c170000 {
  compatible = "qcom,msm-hsuart-v14";
  reg = <0xC170000 0x200>,
      <0xC144000 0x25000>;
  reg-names = "core_mem", "bam_mem";
  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp1_uart2_hs>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 0 108 0
       1 &intc 0 0 238 0
       2 &tlmm 34 0>;

  qcom,inject-rx-on-wakeup;
  qcom,rx-char-to-inject = <0xFD>;

  qcom,bam-tx-ep-pipe-index = <2>;
  qcom,bam-rx-ep-pipe-index = <3>;
  qcom,master-id = <86>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0xf8a61c96>,
      <&clock_gcc 0x8caa5b4f>;
  pinctrl-names = "sleep", "default";
  pinctrl-0 = <&blsp1_uart2_sleep>;
  pinctrl-1 = <&blsp1_uart2_active>;

  qcom,msm-bus,name = "buart2";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
       <86 512 0 0>,
       <86 512 500 800>;
  status = "disabled";
 };

 blsp1_uart3_hs: uart@c171000 {
  compatible = "qcom,msm-hsuart-v14";
  reg = <0xC171000 0x200>,
      <0xC144000 0x25000>;
  reg-names = "core_mem", "bam_mem";
  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp1_uart3_hs>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 0 109 0
       1 &intc 0 0 238 0
       2 &tlmm 46 0>;

  qcom,inject-rx-on-wakeup;
  qcom,rx-char-to-inject = <0xFD>;

  qcom,bam-tx-ep-pipe-index = <4>;
  qcom,bam-rx-ep-pipe-index = <5>;
  qcom,master-id = <86>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0xc3298bd7>,
      <&clock_gcc 0x8caa5b4f>;
  pinctrl-names = "sleep", "default";
  pinctrl-0 = <&blsp1_uart3_tx_sleep>, <&blsp1_uart3_rxcts_sleep>,
     <&blsp1_uart3_rfr_sleep>;
  pinctrl-1 = <&blsp1_uart3_tx_active>,
   <&blsp1_uart3_rxcts_active>, <&blsp1_uart3_rfr_active>;

  qcom,msm-bus,name = "buart3";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
       <86 512 0 0>,
       <86 512 500 800>;
  status = "disabled";
 };

 blsp2_uart1_hs: uart@c1af000 {
  compatible = "qcom,msm-hsuart-v14";
  reg = <0xC1AF000 0x200>,
      <0xC184000 0x25000>;
  reg-names = "core_mem", "bam_mem";
  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp2_uart1_hs>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 0 113 0
       1 &intc 0 0 239 0
       2 &tlmm 54 0>;

  qcom,inject-rx-on-wakeup;
  qcom,rx-char-to-inject = <0xFD>;

  qcom,bam-tx-ep-pipe-index = <0>;
  qcom,bam-rx-ep-pipe-index = <1>;
  qcom,master-id = <84>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0x8c3512ff>,
      <&clock_gcc 0x8f283c1d>;
  pinctrl-names = "sleep", "default";
  pinctrl-0 = <&blsp2_uart1_sleep>;
  pinctrl-1 = <&blsp2_uart1_active>;

  qcom,msm-bus,name = "buart1";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
       <86 512 0 0>,
       <86 512 500 800>;
  status = "disabled";
 };

 blsp2_uart2_hs: uart@c1b0000 {
  compatible = "qcom,msm-hsuart-v14";
  reg = <0xC1B0000 0x200>,
      <0xC184000 0x25000>;
  reg-names = "core_mem", "bam_mem";
  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp2_uart2_hs>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 0 114 0
       1 &intc 0 0 239 0
       2 &tlmm 5 0>;

  qcom,inject-rx-on-wakeup;
  qcom,rx-char-to-inject = <0xFD>;

  qcom,bam-tx-ep-pipe-index = <2>;
  qcom,bam-rx-ep-pipe-index = <3>;
  qcom,master-id = <84>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0x1e1965a3>,
      <&clock_gcc 0x8f283c1d>;
  pinctrl-names = "sleep", "default";
  pinctrl-0 = <&blsp2_uart2_sleep>;
  pinctrl-1 = <&blsp2_uart2_active>;

  qcom,msm-bus,name = "buart2";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
       <86 512 0 0>,
       <86 512 500 800>;
  status = "disabled";
 };

 blsp2_uart3_hs: uart@c1b1000 {
  compatible = "qcom,msm-hsuart-v14";
  reg = <0xC1B1000 0x200>,
      <0xC184000 0x25000>;
  reg-names = "core_mem", "bam_mem";
  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp2_uart3_hs>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 0 115 0
       1 &intc 0 0 239 0
       2 &tlmm 50 0>;

  qcom,inject-rx-on-wakeup;
  qcom,rx-char-to-inject = <0xFD>;

  qcom,bam-tx-ep-pipe-index = <4>;
  qcom,bam-rx-ep-pipe-index = <5>;
  qcom,master-id = <84>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0x382415ab>,
      <&clock_gcc 0x8f283c1d>;
  pinctrl-names = "sleep", "default";
  pinctrl-0 = <&blsp2_uart3_sleep>;
  pinctrl-1 = <&blsp2_uart3_active>;

  qcom,msm-bus,name = "buart3";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
       <86 512 0 0>,
       <86 512 500 800>;
  status = "disabled";
 };
};
# 3515 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8998-audio.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8998-audio.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/msm8998-wsa881x.dtsi" 1
# 12 "../arch/arm64/boot/dts/qcom/msm8998-wsa881x.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/msm8998-wcd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8998-wcd.dtsi"
&slim_aud {
 tasha_codec {
  wsa_spkr_sd1: msm_cdc_pinctrll {
        compatible = "qcom,msm-cdc-pinctrl";
        pinctrl-names = "aud_active", "aud_sleep";
        pinctrl-0 = <&spkr_1_sd_n_active>;
        pinctrl-1 = <&spkr_1_sd_n_sleep>;
  };

  wsa_spkr_sd2: msm_cdc_pinctrlr {
        compatible = "qcom,msm-cdc-pinctrl";
        pinctrl-names = "aud_active", "aud_sleep";
        pinctrl-0 = <&spkr_2_sd_n_active>;
        pinctrl-1 = <&spkr_2_sd_n_sleep>;
  };
 };

 tavil_codec {
  wcd: wcd_pinctrl@5 {
   compatible = "qcom,wcd-pinctrl";
   qcom,num-gpios = <5>;
   gpio-controller;
   #gpio-cells = <2>;

   us_euro_sw_wcd_active: us_euro_sw_wcd_active {
    mux {
     pins = "gpio1";
    };

    config {
     pins = "gpio1";
     output-high;
    };
   };

   us_euro_sw_wcd_sleep: us_euro_sw_wcd_sleep {
    mux {
     pins = "gpio1";
    };

    config {
     pins = "gpio1";
     output-low;
    };
   };

   spkr_1_wcd_en_active: spkr_1_wcd_en_active {
    mux {
     pins = "gpio2";
    };

    config {
     pins = "gpio2";
     output-high;
    };
   };

   spkr_1_wcd_en_sleep: spkr_1_wcd_en_sleep {
    mux {
     pins = "gpio2";
    };

    config {
     pins = "gpio2";
     input-enable;
    };
   };

   spkr_2_wcd_en_active: spkr_2_sd_n_active {
    mux {
     pins = "gpio3";
    };

    config {
     pins = "gpio3";
     output-high;
    };
   };

   spkr_2_wcd_en_sleep: spkr_2_sd_n_sleep {
    mux {
     pins = "gpio3";
    };

    config {
     pins = "gpio3";
     input-enable;
    };
   };

   hph_en0_wcd_active: hph_en0_wcd_active {
    mux {
     pins = "gpio4";
    };

    config {
     pins = "gpio4";
     output-high;
    };
   };

   hph_en0_wcd_sleep: hph_en0_wcd_sleep {
    mux {
     pins = "gpio4";
    };

    config {
     pins = "gpio4";
     output-low;
    };
   };

   hph_en1_wcd_active: hph_en1_wcd_active {
    mux {
     pins = "gpio5";
    };

    config {
     pins = "gpio5";
     output-high;
    };
   };

   hph_en1_wcd_sleep: hph_en1_wcd_sleep {
    mux {
     pins = "gpio5";
    };

    config {
     pins = "gpio5";
     output-low;
    };
   };
  };

  wsa_spkr_wcd_sd1: msm_cdc_pinctrll {
        compatible = "qcom,msm-cdc-pinctrl";
        pinctrl-names = "aud_active", "aud_sleep";
        pinctrl-0 = <&spkr_1_wcd_en_active>;
        pinctrl-1 = <&spkr_1_wcd_en_sleep>;
  };

  wsa_spkr_wcd_sd2: msm_cdc_pinctrlr {
        compatible = "qcom,msm-cdc-pinctrl";
        pinctrl-names = "aud_active", "aud_sleep";
        pinctrl-0 = <&spkr_2_wcd_en_active>;
        pinctrl-1 = <&spkr_2_wcd_en_sleep>;
  };

  tavil_us_euro_sw: msm_cdc_pinctrl_us_euro_sw {
        compatible = "qcom,msm-cdc-pinctrl";
        pinctrl-names = "aud_active", "aud_sleep";
        pinctrl-0 = <&us_euro_sw_wcd_active>;
        pinctrl-1 = <&us_euro_sw_wcd_sleep>;
  };

  tavil_hph_en0: msm_cdc_pinctrl_hph_en0 {
        compatible = "qcom,msm-cdc-pinctrl";
        pinctrl-names = "aud_active", "aud_sleep";
        pinctrl-0 = <&hph_en0_wcd_active>;
        pinctrl-1 = <&hph_en0_wcd_sleep>;
  };

  tavil_hph_en1: msm_cdc_pinctrl_hph_en1 {
        compatible = "qcom,msm-cdc-pinctrl";
        pinctrl-names = "aud_active", "aud_sleep";
        pinctrl-0 = <&hph_en1_wcd_active>;
        pinctrl-1 = <&hph_en1_wcd_sleep>;
  };
 };
};
# 13 "../arch/arm64/boot/dts/qcom/msm8998-wsa881x.dtsi" 2

&slim_aud {
 tasha_codec {
  swr_master {
   compatible = "qcom,swr-wcd";
   #address-cells = <2>;
   #size-cells = <0>;

   wsa881x_211: wsa881x@20170211 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x20170211>;
    qcom,spkr-sd-n-node = <&wsa_spkr_sd1>;
   };

   wsa881x_212: wsa881x@20170212 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x20170212>;
    qcom,spkr-sd-n-node = <&wsa_spkr_sd2>;
   };

   wsa881x_213: wsa881x@21170213 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x21170213>;
    qcom,spkr-sd-n-node = <&wsa_spkr_sd1>;
   };

   wsa881x_214: wsa881x@21170214 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x21170214>;
    qcom,spkr-sd-n-node = <&wsa_spkr_sd2>;
   };
  };
 };

 tavil_codec {
  swr_master {
   compatible = "qcom,swr-wcd";
   #address-cells = <2>;
   #size-cells = <0>;

   wsa881x_0211: wsa881x@20170211 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x20170211>;
    qcom,spkr-sd-n-node = <&wsa_spkr_wcd_sd1>;
   };

   wsa881x_0212: wsa881x@20170212 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x20170212>;
    qcom,spkr-sd-n-node = <&wsa_spkr_wcd_sd2>;
   };

   wsa881x_0213: wsa881x@21170213 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x21170213>;
    qcom,spkr-sd-n-node = <&wsa_spkr_wcd_sd1>;
   };

   wsa881x_0214: wsa881x@21170214 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x21170214>;
    qcom,spkr-sd-n-node = <&wsa_spkr_wcd_sd2>;
   };
  };
 };
};
# 15 "../arch/arm64/boot/dts/qcom/msm8998-audio.dtsi" 2

&msm_audio_ion {
 qcom,smmu-version = <2>;
 iommus = <&lpass_q6_smmu 1>;
};

&spi_10 {
 status = "ok";
};

&soc {
 qcom,msm-audio-apr {
  compatible = "qcom,msm-audio-apr";
  msm_audio_apr_dummy {
   compatible = "qcom,msm-audio-apr-dummy";
  };
 };

 qcom,avtimer@170f7000 {
  compatible = "qcom,avtimer";
  reg = <0x170f700c 0x4>,
        <0x170f7010 0x4>;
  reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
  qcom,clk-div = <27>;
 };

 snd_9335: sound-9335 {
  compatible = "qcom,msm8998-asoc-snd-tasha";
  qcom,model = "msm8998-tasha-snd-card";
  qcom,ext-disp-audio-rx;
  qcom,wcn-btfm;
  qcom,mi2s-audio-intf;
  qcom,auxpcm-audio-intf;
  qcom,msm-mi2s-master = <1>, <1>, <1>, <1>;

  reg = <0x1711a000 0x4>,
        <0x1711b000 0x4>,
        <0x1711c000 0x4>,
        <0x1711d000 0x4>;
  reg-names = "lpaif_pri_mode_muxsel",
       "lpaif_sec_mode_muxsel",
       "lpaif_tert_mode_muxsel",
       "lpaif_quat_mode_muxsel";

  qcom,audio-routing =
   "AIF4 VI", "MCLK",
   "RX_BIAS", "MCLK",
   "MADINPUT", "MCLK",
   "hifi amp", "LINEOUT1",
   "hifi amp", "LINEOUT2",
   "AMIC2", "MIC BIAS2",
   "MIC BIAS2", "Headset Mic",
   "AMIC3", "MIC BIAS2",
   "MIC BIAS2", "ANCRight Headset Mic",
   "AMIC4", "MIC BIAS2",
   "MIC BIAS2", "ANCLeft Headset Mic",
   "AMIC5", "MIC BIAS3",
   "MIC BIAS3", "Handset Mic",
   "AMIC6", "MIC BIAS4",
   "MIC BIAS4", "Analog Mic6",
   "DMIC0", "MIC BIAS1",
   "MIC BIAS1", "Digital Mic0",
   "DMIC1", "MIC BIAS1",
   "MIC BIAS1", "Digital Mic1",
   "DMIC2", "MIC BIAS3",
   "MIC BIAS3", "Digital Mic2",
   "DMIC3", "MIC BIAS3",
   "MIC BIAS3", "Digital Mic3",
   "DMIC4", "MIC BIAS4",
   "MIC BIAS4", "Digital Mic4",
   "DMIC5", "MIC BIAS4",
   "MIC BIAS4", "Digital Mic5",
   "SpkrLeft IN", "SPK1 OUT",
   "SpkrRight IN", "SPK2 OUT";

  qcom,msm-mbhc-hphl-swh = <0>;
  qcom,msm-mbhc-gnd-swh = <0>;
  qcom,us-euro-gpios = <&wcd_us_euro_gpio>;
  qcom,hph-en0-gpio = <&hph_en0_gpio>;
  qcom,hph-en1-gpio = <&hph_en1_gpio>;
  qcom,tasha-mclk-clk-freq = <9600000>;
  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&cpe>, <&compr>,
    <&pcm_noirq>, <&cpe3>, <&trans_loopback>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-pcm-dsp.2", "msm-voip-dsp",
    "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless",
    "msm-pcm-afe", "msm-lsm-client",
    "msm-pcm-routing", "msm-cpe-lsm",
    "msm-compr-dsp", "msm-pcm-dsp-noirq",
    "msm-cpe-lsm.3", "msm-transcode-loopback";
  asoc-cpu = <&dai_hdmi>, <&dai_dp>,
    <&dai_mi2s0>, <&dai_mi2s1>,
    <&dai_mi2s2>, <&dai_mi2s3>,
    <&dai_pri_auxpcm>, <&dai_sec_auxpcm>,
    <&dai_tert_auxpcm>, <&dai_quat_auxpcm>,
    <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
    <&sb_2_rx>, <&sb_2_tx>, <&sb_3_rx>, <&sb_3_tx>,
    <&sb_4_rx>, <&sb_4_tx>, <&sb_5_tx>,
    <&afe_pcm_rx>, <&afe_pcm_tx>, <&afe_proxy_rx>,
    <&afe_proxy_tx>, <&incall_record_rx>,
    <&incall_record_tx>, <&incall_music_rx>,
    <&incall_music_2_rx>, <&sb_5_rx>, <&sb_6_rx>,
    <&sb_7_rx>, <&sb_7_tx>, <&sb_8_tx>,
    <&usb_audio_rx>, <&usb_audio_tx>,
    <&dai_pri_tdm_rx_0>, <&dai_pri_tdm_tx_0>,
    <&dai_sec_tdm_rx_0>, <&dai_sec_tdm_tx_0>,
    <&dai_tert_tdm_rx_0>, <&dai_tert_tdm_tx_0>,
    <&dai_quat_tdm_rx_0>, <&dai_quat_tdm_tx_0>;
  asoc-cpu-names = "msm-dai-q6-hdmi.8", "msm-dai-q6-dp.24608",
    "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2",
    "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4",
    "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385",
    "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387",
    "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389",
    "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391",
    "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393",
    "msm-dai-q6-dev.16395", "msm-dai-q6-dev.224",
    "msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
    "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
    "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
    "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16394",
    "msm-dai-q6-dev.16396", "msm-dai-q6-dev.16398",
    "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401",
    "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673",
    "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865",
    "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881",
    "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897",
    "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913";
  asoc-codec = <&stub_codec>, <&ext_disp_audio_codec>;
  asoc-codec-names = "msm-stub-codec.1",
       "msm-ext-disp-audio-codec-rx";
  qcom,wsa-max-devs = <2>;
  qcom,wsa-devs = <&wsa881x_211>, <&wsa881x_212>,
    <&wsa881x_213>, <&wsa881x_214>;
  qcom,wsa-aux-dev-prefix = "SpkrLeft", "SpkrRight",
       "SpkrLeft", "SpkrRight";

  hph_en0_gpio: msm_cdc_pinctrl@67 {
   compatible = "qcom,msm-cdc-pinctrl";
   pinctrl-names = "aud_active", "aud_sleep";
   pinctrl-0 = <&hph_en0_active>;
   pinctrl-1 = <&hph_en0_idle>;
  };

  hph_en1_gpio: msm_cdc_pinctrl@68 {
   compatible = "qcom,msm-cdc-pinctrl";
   pinctrl-names = "aud_active", "aud_sleep";
   pinctrl-0 = <&hph_en1_active>;
   pinctrl-1 = <&hph_en1_idle>;
  };
 };

 snd_934x: sound-tavil {
  compatible = "qcom,msm8998-asoc-snd-tavil";
  qcom,model = "msm8998-tavil-snd-card";
  qcom,ext-disp-audio-rx;
  qcom,wcn-btfm;
  qcom,mi2s-audio-intf;
  qcom,auxpcm-audio-intf;
  qcom,msm-mi2s-master = <1>, <1>, <1>, <1>;

  reg = <0x1711a000 0x4>,
        <0x1711b000 0x4>,
        <0x1711c000 0x4>,
        <0x1711d000 0x4>;
  reg-names = "lpaif_pri_mode_muxsel",
       "lpaif_sec_mode_muxsel",
       "lpaif_tert_mode_muxsel",
       "lpaif_quat_mode_muxsel";

  qcom,audio-routing =
   "AIF4 VI", "MCLK",
   "RX_BIAS", "MCLK",
   "MADINPUT", "MCLK",
   "hifi amp", "LINEOUT1",
   "hifi amp", "LINEOUT2",
   "AMIC2", "MIC BIAS2",
   "MIC BIAS2", "Headset Mic",
   "AMIC3", "MIC BIAS2",
   "MIC BIAS2", "ANCRight Headset Mic",
   "AMIC4", "MIC BIAS2",
   "MIC BIAS2", "ANCLeft Headset Mic",
   "AMIC5", "MIC BIAS3",
   "MIC BIAS3", "Handset Mic",
   "DMIC0", "MIC BIAS1",
   "MIC BIAS1", "Digital Mic0",
   "DMIC1", "MIC BIAS1",
   "MIC BIAS1", "Digital Mic1",
   "DMIC2", "MIC BIAS3",
   "MIC BIAS3", "Digital Mic2",
   "DMIC3", "MIC BIAS3",
   "MIC BIAS3", "Digital Mic3",
   "DMIC4", "MIC BIAS4",
   "MIC BIAS4", "Digital Mic4",
   "DMIC5", "MIC BIAS4",
   "MIC BIAS4", "Digital Mic5",
   "SpkrLeft IN", "SPK1 OUT",
   "SpkrRight IN", "SPK2 OUT";

  qcom,msm-mbhc-hphl-swh = <0>;
  qcom,msm-mbhc-gnd-swh = <0>;
  qcom,us-euro-gpios = <&tavil_us_euro_sw>;
  qcom,hph-en0-gpio = <&tavil_hph_en0>;
  qcom,hph-en1-gpio = <&tavil_hph_en1>;
  qcom,tavil-mclk-clk-freq = <9600000>;

  qcom,usbc-analog-en1_gpio = <&wcd_usbc_analog_en1_gpio>;
  qcom,usbc-analog-en2_n_gpio = <&wcd_usbc_analog_en2n_gpio>;

  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&cpe>, <&compr>,
    <&pcm_noirq>, <&trans_loopback>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-pcm-dsp.2", "msm-voip-dsp",
    "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless",
    "msm-pcm-afe", "msm-lsm-client",
    "msm-pcm-routing", "msm-cpe-lsm",
    "msm-compr-dsp", "msm-pcm-dsp-noirq",
    "msm-transcode-loopback";
  asoc-cpu = <&dai_hdmi>, <&dai_dp>,
    <&dai_mi2s0>, <&dai_mi2s1>,
    <&dai_mi2s2>, <&dai_mi2s3>,
    <&dai_pri_auxpcm>, <&dai_sec_auxpcm>,
    <&dai_tert_auxpcm>, <&dai_quat_auxpcm>,
    <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
    <&sb_2_rx>, <&sb_2_tx>, <&sb_3_rx>, <&sb_3_tx>,
    <&sb_4_rx>, <&sb_4_tx>, <&sb_5_tx>,
    <&afe_pcm_rx>, <&afe_pcm_tx>, <&afe_proxy_rx>,
    <&afe_proxy_tx>, <&incall_record_rx>,
    <&incall_record_tx>, <&incall_music_rx>,
    <&incall_music_2_rx>, <&sb_5_rx>, <&sb_6_rx>,
    <&sb_7_rx>, <&sb_7_tx>, <&sb_8_tx>,
    <&usb_audio_rx>, <&usb_audio_tx>,
    <&dai_pri_tdm_rx_0>, <&dai_pri_tdm_tx_0>,
    <&dai_sec_tdm_rx_0>, <&dai_sec_tdm_tx_0>,
    <&dai_tert_tdm_rx_0>, <&dai_tert_tdm_tx_0>,
    <&dai_quat_tdm_rx_0>, <&dai_quat_tdm_tx_0>;
  asoc-cpu-names = "msm-dai-q6-hdmi.8", "msm-dai-q6-dp.24608",
    "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2",
    "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4",
    "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385",
    "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387",
    "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389",
    "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391",
    "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393",
    "msm-dai-q6-dev.16395", "msm-dai-q6-dev.224",
    "msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
    "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
    "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
    "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16394",
    "msm-dai-q6-dev.16396", "msm-dai-q6-dev.16398",
    "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401",
    "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673",
    "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865",
    "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881",
    "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897",
    "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913";
  asoc-codec = <&stub_codec>, <&ext_disp_audio_codec>;
  asoc-codec-names = "msm-stub-codec.1",
       "msm-ext-disp-audio-codec-rx";
  qcom,wsa-max-devs = <2>;
  qcom,wsa-devs = <&wsa881x_0211>, <&wsa881x_0212>,
    <&wsa881x_0213>, <&wsa881x_0214>;
  qcom,wsa-aux-dev-prefix = "SpkrLeft", "SpkrRight",
       "SpkrLeft", "SpkrRight";
 };

 cpe: qcom,msm-cpe-lsm {
  compatible = "qcom,msm-cpe-lsm";
  qcom,msm-cpe-lsm-id = <1>;
 };

 cpe3: qcom,msm-cpe-lsm@3 {
  compatible = "qcom,msm-cpe-lsm";
  qcom,msm-cpe-lsm-id = <3>;
 };

 qcom,wcd-dsp-mgr {
  compatible = "qcom,wcd-dsp-mgr";
  qcom,wdsp-components = <&wcd934x_cdc 0>,
           <&wcd_spi_0 1>,
           <&glink_spi_xprt_wdsp 2>;
  qcom,img-filename = "cpe_9340";
 };

 wcd_us_euro_gpio: msm_cdc_pinctrl@75 {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&wcd_gnd_mic_swap_active>;
  pinctrl-1 = <&wcd_gnd_mic_swap_idle>;
 };

 wcd_usbc_analog_en1_gpio: msm_cdc_pinctrl@59 {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&wcd_usbc_analog_en1_active>;
  pinctrl-1 = <&wcd_usbc_analog_en1_idle>;
 };

 wcd_usbc_analog_en2n_gpio: msm_cdc_pinctrl@60 {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&wcd_usbc_analog_en2n_active>;
  pinctrl-1 = <&wcd_usbc_analog_en2n_idle>;
 };

 wcd9xxx_intc: wcd9xxx-irq {
  status = "ok";
  compatible = "qcom,wcd9xxx-irq";
  interrupt-controller;
  #interrupt-cells = <1>;
  interrupt-parent = <&tlmm>;
  qcom,gpio-connect = <&tlmm 54 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&wcd_intr_default>;
 };

 clock_audio: audio_ext_clk {
  status = "ok";
  compatible = "qcom,audio-ref-clk";
  qcom,audio-ref-clk-gpio = <&pm8998_gpios 13 0>;
  clock-names = "osr_clk";
  clocks = <&clock_gcc 0xaa1157a6>;
  qcom,node_has_rpm_clock;
  #clock-cells = <1>;
  pinctrl-names = "sleep", "active";
  pinctrl-0 = <&spkr_i2s_clk_sleep>;
  pinctrl-1 = <&spkr_i2s_clk_active>;
 };

 clock_audio_lnbb: audio_ext_clk_lnbb {
  status = "ok";
  compatible = "qcom,audio-ref-clk";
  clock-names = "osr_clk";
  clocks = <&clock_gcc 0xf83e6387>;
  qcom,node_has_rpm_clock;
  #clock-cells = <1>;
 };

 wcd_rst_gpio: msm_cdc_pinctrl@64 {
  compatible = "qcom,msm-cdc-pinctrl";
  qcom,cdc-rst-n-gpio = <&tlmm 64 0>;
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&cdc_reset_active>;
  pinctrl-1 = <&cdc_reset_sleep>;
 };

 qocm,wcd-dsp-glink {
  compatible = "qcom,wcd-dsp-glink";
 };
};

&slim_aud {
 msm_dai_slim {
  compatible = "qcom,msm-dai-slim";
  elemental-addr = [ff ff ff fe 17 02];
 };

 tasha_codec {
  compatible = "qcom,tasha-slim-pgd";
  elemental-addr = [00 01 A0 01 17 02];

  interrupt-parent = <&wcd9xxx_intc>;
  interrupts = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
         17 18 19 20 21 22 23 24 25 26 27 28 29
         30>;

  qcom,wcd-rst-gpio-node = <&wcd_rst_gpio>;

  clock-names = "wcd_clk", "wcd_native_clk";
  clocks = <&clock_audio 0xcbfe416d>,
    <&clock_audio 0x454d1e91>;

  cdc-vdd-buck-supply = <&pm8998_s4>;
  qcom,cdc-vdd-buck-voltage = <1800000 1800000>;
  qcom,cdc-vdd-buck-current = <650000>;

  cdc-buck-sido-supply = <&pm8998_s4>;
  qcom,cdc-buck-sido-voltage = <1800000 1800000>;
  qcom,cdc-buck-sido-current = <250000>;

  cdc-vdd-tx-h-supply = <&pm8998_s4>;
  qcom,cdc-vdd-tx-h-voltage = <1800000 1800000>;
  qcom,cdc-vdd-tx-h-current = <25000>;

  cdc-vdd-rx-h-supply = <&pm8998_s4>;
  qcom,cdc-vdd-rx-h-voltage = <1800000 1800000>;
  qcom,cdc-vdd-rx-h-current = <25000>;

  cdc-vddpx-1-supply = <&pm8998_s4>;
  qcom,cdc-vddpx-1-voltage = <1800000 1800000>;
  qcom,cdc-vddpx-1-current = <10000>;

  qcom,cdc-static-supplies = "cdc-vdd-buck",
        "cdc-buck-sido",
        "cdc-vdd-tx-h",
        "cdc-vdd-rx-h",
        "cdc-vddpx-1";

  qcom,cdc-micbias1-mv = <1800>;
  qcom,cdc-micbias2-mv = <1800>;
  qcom,cdc-micbias3-mv = <1800>;
  qcom,cdc-micbias4-mv = <1800>;

  qcom,cdc-mclk-clk-rate = <9600000>;
  qcom,cdc-slim-ifd = "tasha-slim-ifd";
  qcom,cdc-slim-ifd-elemental-addr = [00 00 A0 01 17 02];
  qcom,cdc-dmic-sample-rate = <4800000>;
  qcom,cdc-mad-dmic-rate = <600000>;
  qcom,cdc-ecpp-dmic-rate = <1200000>;
 };

 wcd934x_cdc: tavil_codec {
  compatible = "qcom,tavil-slim-pgd";
  elemental-addr = [00 01 50 02 17 02];

  interrupt-parent = <&wcd9xxx_intc>;
  interrupts = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
         17 18 19 20 21 22 23 24 25 26 27 28 29
         30 31>;

  qcom,wcd-rst-gpio-node = <&wcd_rst_gpio>;

  clock-names = "wcd_clk";
  clocks = <&clock_audio_lnbb 0x57312343>;

  cdc-vdd-buck-supply = <&pm8998_s4>;
  qcom,cdc-vdd-buck-voltage = <1800000 1800000>;
  qcom,cdc-vdd-buck-current = <650000>;

  cdc-buck-sido-supply = <&pm8998_s4>;
  qcom,cdc-buck-sido-voltage = <1800000 1800000>;
  qcom,cdc-buck-sido-current = <250000>;

  cdc-vdd-tx-h-supply = <&pm8998_s4>;
  qcom,cdc-vdd-tx-h-voltage = <1800000 1800000>;
  qcom,cdc-vdd-tx-h-current = <25000>;

  cdc-vdd-rx-h-supply = <&pm8998_s4>;
  qcom,cdc-vdd-rx-h-voltage = <1800000 1800000>;
  qcom,cdc-vdd-rx-h-current = <25000>;

  cdc-vddpx-1-supply = <&pm8998_s4>;
  qcom,cdc-vddpx-1-voltage = <1800000 1800000>;
  qcom,cdc-vddpx-1-current = <10000>;

  qcom,cdc-static-supplies = "cdc-vdd-buck",
        "cdc-buck-sido",
        "cdc-vdd-tx-h",
        "cdc-vdd-rx-h",
        "cdc-vddpx-1";

  qcom,cdc-micbias1-mv = <1800>;
  qcom,cdc-micbias2-mv = <1800>;
  qcom,cdc-micbias3-mv = <1800>;
  qcom,cdc-micbias4-mv = <1800>;

  qcom,cdc-mclk-clk-rate = <9600000>;
  qcom,cdc-slim-ifd = "tavil-slim-ifd";
  qcom,cdc-slim-ifd-elemental-addr = [00 00 50 02 17 02];
  qcom,cdc-dmic-sample-rate = <4800000>;
  qcom,cdc-mad-dmic-rate = <600000>;

  qcom,wdsp-cmpnt-dev-name = "tavil_codec";

  wcd_spi_0: wcd_spi {
   compatible = "qcom,wcd-spi-v2";
   qcom,master-bus-num = <10>;
   qcom,chip-select = <0>;
   qcom,max-frequency = <24000000>;
   qcom,mem-base-addr = <0x100000>;
  };
 };
};
# 3516 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-smb138x.dtsi" 1
# 15 "../arch/arm64/boot/dts/qcom/msm-smb138x.dtsi"
&i2c_7 {
 status = "okay";
 smb138x: qcom,smb138x@8 {
  compatible = "qcom,i2c-pmic";
  reg = <0x8>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupt-parent = <&spmi_bus>;
  interrupts = <0x0 0xd1 0x0 8>;
  interrupt_names = "smb138x";
  interrupt-controller;
  #interrupt-cells = <3>;
  qcom,periph-map = <0x10 0x11 0x12 0x13 0x14 0x16 0x36>;

  smb138x_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  smb138x_tadc: qcom,tadc@3600 {
   compatible = "qcom,tadc";
   reg = <0x3600 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;
   interrupt-parent = <&smb138x>;
   interrupts = <0x36 0x0 (2 | 1)>;
   interrupt-names = "eoc";

   batt_temp@0 {
    reg = <0>;
    qcom,rbias = <68100>;
    qcom,rtherm-at-25degc = <68000>;
    qcom,beta-coefficient = <3450>;
   };

   skin_temp@1 {
    reg = <1>;
    qcom,rbias = <33000>;
    qcom,rtherm-at-25degc = <68000>;
    qcom,beta-coefficient = <3450>;
   };

   die_temp@2 {
    reg = <2>;
    qcom,scale = <(-1306)>;
    qcom,offset = <397904>;
   };

   batt_i@3 {
    reg = <3>;
    qcom,channel = <3>;
    qcom,scale = <(-20000000)>;
   };

   batt_v@4 {
    reg = <4>;
    qcom,scale = <5000000>;
   };

   input_i@5 {
    reg = <5>;
    qcom,scale = <14285714>;
   };

   input_v@6 {
    reg = <6>;
    qcom,scale = <25000000>;
   };

   otg_i@7 {
    reg = <7>;
    qcom,scale = <5714286>;
   };
  };

  smb1381_charger: qcom,smb1381-charger@1000 {
   compatible = "qcom,smb138x-parallel-slave";
   qcom,pmic-revid = <&smb138x_revid>;
   reg = <0x1000 0x700>;
   #address-cells = <1>;
   #size-cells = <1>;
   interrupt-parent = <&smb138x>;
   io-channels =
    <&smb138x_tadc 1>,
    <&smb138x_tadc 2>,
    <&smb138x_tadc 3>,
    <&smb138x_tadc 14>,
    <&smb138x_tadc 15>,
    <&smb138x_tadc 16>,
    <&smb138x_tadc 17>;
   io-channel-names =
    "connector_temp",
    "charger_temp",
    "batt_i",
    "connector_temp_thr1",
    "connector_temp_thr2",
    "connector_temp_thr3",
    "charger_temp_max";

   qcom,chgr@1000 {
    reg = <0x1000 0x100>;
    interrupts = <0x10 0x1 1>;
    interrupt-names = "chg-state-change";
   };

   qcom,chgr-misc@1600 {
    reg = <0x1600 0x100>;
    interrupts = <0x16 0x1 1>,
          <0x16 0x6 1>;
    interrupt-names = "wdog-bark",
        "temperature-change";
   };
  };
 };
};

&smb1381_charger {
 smb138x_vbus: qcom,smb138x-vbus {
  status = "disabled";
  regulator-name = "smb138x-vbus";
 };
};
# 3517 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8998-sde.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8998-sde.dtsi"
&soc {
 sde_kms: qcom,sde_kms@c900000 {
  compatible = "qcom,sde-kms";
  reg = <0x0c900000 0x90000>,
        <0x0c9b0000 0x2008>;
  reg-names = "mdp_phys", "vbif_phys";


  clocks = <&clock_gcc 0xdb4b31e6>,
   <&clock_mmss 0x49a394f4>,
   <&clock_mmss 0x4825baf4>,
   <&clock_mmss 0xc365ac39>,
   <&clock_mmss 0x49a394f4>,
    <&clock_mmss 0x85d37ab5>,
    <&clock_mmss 0xdf04fc1d>,
    <&clock_mmss 0x6dc1f8f1>,
    <&clock_mmss 0x43539b0e>,
    <&clock_mmss 0x629b36dc>,
    <&clock_mmss 0x00627b2b>;
  clock-names = "mmss_noc_axi_clk",
     "mmss_noc_ahb_clk",
     "mmss_smmu_ahb_clk",
     "mmss_smmu_axi_clk",
       "mnoc_clk", "iface_clk", "bus_clk",
    "core_clk_src", "core_clk", "vsync_clk",
    "lut_clk";
  clock-rate = <0 0 0 0 0 0 0 330000000 0 0 0 0>;
  clock-max-rate = <0 0 0 0 0 0 412500000 412500000 0 0 0 0>;
  qcom,sde-max-bw-low-kbps = <6700000>;
  qcom,sde-max-bw-high-kbps = <6700000>;


  interrupt-parent = <&intc>;
  interrupts = <0 83 0>;
  interrupt-controller;
  #interrupt-cells = <1>;
  iommus = <&mmss_smmu 0>;

  gpus = <&msm_gpu>;


  qcom,sde-off = <0x1000>;
  qcom,sde-len = <0x458>;

  qcom,sde-ctl-off = <0x2000 0x2200 0x2400
         0x2600 0x2800>;
  qcom,sde-ctl-size = <0x94>;

  qcom,sde-mixer-off = <0x45000 0x46000 0x47000
          0x48000 0x49000 0x4a000>;
  qcom,sde-mixer-size = <0x31c>;

  qcom,sde-dspp-off = <0x55000 0x57000>;
  qcom,sde-dspp-size = <0x17e0>;

  qcom,sde-wb-off = <0x66000>;
  qcom,sde-wb-size = <0x2dc>;

  qcom,sde-wb-id = <2>;
  qcom,sde-wb-xin-id = <6>;
  qcom,sde-wb-clk-ctrl = <0x2bc 0x10>;
  qcom,sde-intf-off = <0x6b000 0x6b800
     0x6c000 0x6c800>;
  qcom,sde-intf-size = <0x280>;

  qcom,sde-intf-type = "dp", "dsi", "dsi", "hdmi";

  qcom,sde-pp-off = <0x71000 0x71800
    0x72000 0x72800 0x73000>;
  qcom,sde-pp-slave = <0x0 0x0 0x0 0x0 0x1>;

  qcom,sde-pp-size = <0xd4>;

  qcom,sde-te2-off = <0x2000 0x2000 0x0 0x0 0x0>;
  qcom,sde-cdm-off = <0x7a200>;
  qcom,sde-cdm-size = <0x224>;

  qcom,sde-dsc-off = <0x81000 0x81400>;
  qcom,sde-dsc-size = <0x140>;

  qcom,sde-intf-max-prefetch-lines = <0x15 0x15 0x15 0x15>;

  qcom,sde-sspp-type = "vig", "vig", "vig", "vig",
      "dma", "dma", "dma", "dma",
      "cursor", "cursor";

  qcom,sde-sspp-off = <0x5000 0x7000 0x9000 0xb000
      0x25000 0x27000 0x29000 0x2b000
      0x35000 0x37000>;
  qcom,sde-sspp-src-size = <0x1ac>;

  qcom,sde-sspp-xin-id = <0 4 8 12 1 5 9 13 2 10>;


  qcom,sde-sspp-clk-ctrl = <0x2ac 0x8>, <0x2b4 0x8>,
      <0x2c4 0x8>, <0x2c4 0xc>, <0x3a8 0x10>,
      <0x3b0 0x10>;

  qcom,sde-qseed-type = "qseedv3";
  qcom,sde-mixer-linewidth = <2560>;
  qcom,sde-sspp-linewidth = <2560>;
  qcom,sde-mixer-blendstages = <0x7>;
  qcom,sde-highest-bank-bit = <0x2>;
  qcom,sde-panic-per-pipe;
  qcom,sde-has-cdp;
  qcom,sde-has-src-split;
  qcom,sde-sspp-danger-lut = <0x000f 0xffff 0x0000>;
  qcom,sde-sspp-safe-lut = <0xfffc 0xff00 0xffff>;

  qcom,sde-vbif-off = <0>;
  qcom,sde-vbif-id = <0>;
  qcom,sde-vbif-default-ot-rd-limit = <32>;
  qcom,sde-vbif-default-ot-wr-limit = <32>;
  qcom,sde-vbif-dynamic-ot-rd-limit = <62208000 2>,
   <124416000 4>, <248832000 16>;
  qcom,sde-vbif-dynamic-ot-wr-limit = <62208000 2>,
   <124416000 4>, <248832000 16>;

  vdd-supply = <&gdsc_mdss>;
  gdsc-mmagic-mdss-supply = <&gdsc_bimc_smmu>;
  qcom,sde-csc-type = "csc-10bit";

  qcom,sde-sspp-vig-blocks {
   qcom,sde-vig-csc-off = <0x1a00>;
   qcom,sde-vig-qseed-off = <0xa00>;
   qcom,sde-vig-qseed-size = <0xa0>;
  };

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc-mmagic-mdss";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };

   qcom,platform-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vdd";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  smmu_kms_unsec: qcom,smmu_kms_unsec_cb {
   compatible = "qcom,smmu_sde_unsec";
   iommus = <&mmss_smmu 0>;
  };

  smmu_kms_sec: qcom,smmu_kms_sec_cb {
   compatible = "qcom,smmu_sde_sec";
   iommus = <&mmss_smmu 1>;
  };


  qcom,sde-data-bus {
   qcom,msm-bus,name = "mdss_sde";
   qcom,msm-bus,num-cases = <3>;
   qcom,msm-bus,num-paths = <2>;
   qcom,msm-bus,vectors-KBps =
    <22 512 0 0>, <23 512 0 0>,
    <22 512 0 6400000>, <23 512 0 6400000>,
    <22 512 0 6400000>, <23 512 0 6400000>;
  };
  qcom,sde-reg-bus {
   qcom,msm-bus,name = "mdss_reg";
   qcom,msm-bus,num-cases = <4>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,vectors-KBps =
    <1 590 0 0>,
    <1 590 0 76800>,
    <1 590 0 160000>,
    <1 590 0 320000>;
  };
 };

 sde_hdmi_tx: qcom,hdmi_tx_8998@c9a0000 {
  cell-index = <0>;
  compatible = "qcom,hdmi-tx-8998";
  reg = <0xc9a0000 0x50c>,
   <0x780000 0x621c>,
   <0xc9e0000 0x28>;
  reg-names = "core_physical", "qfprom_physical", "hdcp_physical";
  interrupt-parent = <&sde_kms>;
  interrupts = <8 0>;
  interrupt-controller;
  #interrupt-cells = <1>;
  qcom,hdmi-tx-ddc-clk-gpio = <&tlmm 32 0>;
  qcom,hdmi-tx-ddc-data-gpio = <&tlmm 33 0>;
  qcom,hdmi-tx-hpd-gpio = <&tlmm 34 0>;
  qcom,hdmi-tx-hpd5v-gpio = <&tlmm 133 0>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&mdss_hdmi_hpd_active
   &mdss_hdmi_ddc_active
   &mdss_hdmi_5v_active>;
  pinctrl-1 = <&mdss_hdmi_hpd_suspend
   &mdss_hdmi_ddc_suspend
   &mdss_hdmi_5v_suspend>;
  hpd-gdsc-supply = <&gdsc_mdss>;
  qcom,supply-names = "hpd-gdsc";
  qcom,min-voltage-level = <0>;
  qcom,max-voltage-level = <0>;
  qcom,enable-load = <0>;
  qcom,disable-load = <0>;

  clocks = <&clock_mmss 0x49a394f4>,
    <&clock_mmss 0x85d37ab5>,
    <&clock_mmss 0x28460a6d>,
    <&clock_mmss 0x43539b0e>,
    <&clock_mmss 0x5448519f>,
    <&clock_mmss 0x74d5a954>,
    <&clock_mmss 0x49a394f4>,
    <&clock_mmss 0xea30b0e7>,
    <&clock_mmss 0xdf04fc1d>;
  clock-names = "hpd_mnoc_clk", "hpd_iface_clk",
    "hpd_core_clk", "hpd_mdp_core_clk",
    "hpd_alt_iface_clk", "core_extp_clk",
    "mnoc_clk","hpd_misc_ahb_clk",
    "hpd_bus_clk";


  qcom,pluggable;
 };
};

# 1 "../arch/arm64/boot/dts/qcom/msm8998-sde-display.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8998-sde-display.dtsi"
&soc {

 sde_wb: qcom,wb-display@0 {
  compatible = "qcom,wb-display";
  cell-index = <0>;
  label = "wb_display";
 };

 msm_ext_disp: qcom,msm_ext_disp {
  compatible = "qcom,msm-ext-disp";

  ext_disp_audio_codec: qcom,msm-ext-disp-audio-codec-rx {
   compatible = "qcom,msm-ext-disp-audio-codec-rx";
   qcom,msm_ext_disp = <&msm_ext_disp>;
  };
 };

 sde_hdmi: qcom,hdmi-display {
  compatible = "qcom,hdmi-display";
  label = "sde_hdmi";
  qcom,display-type = "secondary";
  qcom,msm_ext_disp = <&msm_ext_disp>;
 };

 sde_hdmi_cec: qcom,hdmi-cec@c9a0000 {
  compatible = "qcom,hdmi-cec";
  label = "sde_hdmi_cec";
  qcom,hdmi-dev = <&sde_hdmi>;
  interrupt-parent = <&sde_hdmi_tx>;
  interrupts = <1 0>;

  reg = <0xc9a0000 0x50c>;
  reg-names = "hdmi_cec";

  clocks = <&clock_mmss 0x49a394f4>,
         <&clock_mmss 0x85d37ab5>,
         <&clock_mmss 0x28460a6d>;
  clock-names = "cec_mnoc_clk", "cec_iface_clk", "cec_core_clk";

  pinctrl-names = "cec_active", "cec_sleep";
  pinctrl-0 = <&mdss_hdmi_cec_active>;
  pinctrl-1 = <&mdss_hdmi_cec_suspend>;

  cec-gdsc-supply = <&gdsc_mdss>;
  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "cec-gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };
};

&sde_kms {
 connectors = <&sde_hdmi_tx &sde_hdmi &sde_wb>;
};
# 246 "../arch/arm64/boot/dts/qcom/msm8998-sde.dtsi" 2
# 3518 "../arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 20 "../arch/arm64/boot/dts/qcom/msm8998-v2.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8998-v2-camera.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8998-v2-camera.dtsi"
&soc {
 qcom,csiphy@ca34000 {
  cell-index = <0>;
  compatible = "qcom,csiphy-v5.01", "qcom,csiphy";
  reg = <0xca34000 0x1000>;
  reg-names = "csiphy";
  interrupts = <0 78 0>;
  interrupt-names = "csiphy";
  gdscr-supply = <&gdsc_camss_top>;
  bimc_smmu-supply = <&gdsc_bimc_smmu>;
  qcom,cam-vreg-name = "gdscr", "bimc_smmu";
  clocks = <&clock_gcc 0xdb4b31e6>,
   <&clock_mmss 0x49a394f4>,
   <&clock_mmss 0x4825baf4>,
   <&clock_mmss 0xc365ac39>,
   <&clock_mmss 0xa51f2c1d>,
   <&clock_mmss 0x120618d6>,
   <&clock_mmss 0x227e65bc>,
   <&clock_mmss 0xccfe39ef>,
   <&clock_mmss 0x56114361>,
   <&clock_mmss 0xc8a309be>,
   <&clock_mmss 0x7a78864e>,
   <&clock_mmss 0xbda4f0e3>,
   <&clock_mmss 0x8cceb70a>,
   <&clock_mmss 0x96c81af8>;
  clock-names = "mmssnoc_axi", "mnoc_ahb",
   "bmic_smmu_ahb", "bmic_smmu_axi",
   "camss_ahb_clk", "camss_top_ahb_clk",
   "csi_src_clk", "csi_clk", "cphy_csid_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ispif_ahb_clk", "csiphy_clk_src", "csiphy_clk";
  qcom,clock-rates = <0 0 0 0 0 0 274290000 0 0 200000000 0
   0 274290000 0>;
  status = "ok";
 };

 qcom,csiphy@ca35000 {
  cell-index = <1>;
  compatible = "qcom,csiphy-v5.01", "qcom,csiphy";
  reg = <0xca35000 0x1000>;
  reg-names = "csiphy";
  interrupts = <0 79 0>;
  interrupt-names = "csiphy";
  gdscr-supply = <&gdsc_camss_top>;
  bimc_smmu-supply = <&gdsc_bimc_smmu>;
  qcom,cam-vreg-name = "gdscr", "bimc_smmu";
  clocks = <&clock_gcc 0xdb4b31e6>,
   <&clock_mmss 0x49a394f4>,
   <&clock_mmss 0x4825baf4>,
   <&clock_mmss 0xc365ac39>,
   <&clock_mmss 0xa51f2c1d>,
   <&clock_mmss 0x120618d6>,
   <&clock_mmss 0x6a2a6c36>,
   <&clock_mmss 0x3eeeaac0>,
   <&clock_mmss 0x79fbcd8a>,
   <&clock_mmss 0x7c0fe23a>,
   <&clock_mmss 0x6e6c1de5>,
   <&clock_mmss 0xbda4f0e3>,
   <&clock_mmss 0x8cceb70a>,
   <&clock_mmss 0xee9ac2bb>;
  clock-names = "mmssnoc_axi", "mnoc_ahb",
   "bmic_smmu_ahb", "bmic_smmu_axi",
   "camss_ahb_clk", "camss_top_ahb_clk",
   "csi_src_clk", "csi_clk", "cphy_csid_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ispif_ahb_clk", "csiphy_clk_src", "csiphy_clk";
  qcom,clock-rates = <0 0 0 0 0 0 274290000 0 0 200000000 0
   0 274290000 0>;
  status = "ok";
 };

 qcom,csiphy@ca36000 {
  cell-index = <2>;
  compatible = "qcom,csiphy-v5.01", "qcom,csiphy";
  reg = <0xca36000 0x1000>;
  reg-names = "csiphy";
  interrupts = <0 80 0>;
  interrupt-names = "csiphy";
  gdscr-supply = <&gdsc_camss_top>;
  bimc_smmu-supply = <&gdsc_bimc_smmu>;
  qcom,cam-vreg-name = "gdscr", "bimc_smmu";
  clocks = <&clock_gcc 0xdb4b31e6>,
   <&clock_mmss 0x49a394f4>,
   <&clock_mmss 0x4825baf4>,
   <&clock_mmss 0xc365ac39>,
   <&clock_mmss 0xa51f2c1d>,
   <&clock_mmss 0x120618d6>,
   <&clock_mmss 0x4113589f>,
   <&clock_mmss 0x94524569>,
   <&clock_mmss 0xf295e3ef>,
   <&clock_mmss 0x62ffea9c>,
   <&clock_mmss 0x0235e2de>,
   <&clock_mmss 0xbda4f0e3>,
   <&clock_mmss 0x8cceb70a>,
   <&clock_mmss 0x3365e70e>;
  clock-names = "mmssnoc_axi", "mnoc_ahb",
   "bmic_smmu_ahb", "bmic_smmu_axi",
   "camss_ahb_clk", "camss_top_ahb_clk",
   "csi_src_clk", "csi_clk", "cphy_csid_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ispif_ahb_clk", "csiphy_clk_src", "csiphy_clk";
  qcom,clock-rates = <0 0 0 0 0 0 274290000 0 0 200000000 0
   0 274290000 0>;
  status = "ok";
 };

 qcom,cpp@ca04000 {
  cell-index = <0>;
  compatible = "qcom,cpp";
  reg = <0xca04000 0x100>,
   <0xca80000 0x3000>,
   <0xca18000 0x3000>,
   <0xc8c36d4 0x4>;
  reg-names = "cpp", "cpp_vbif", "cpp_hw", "camss_cpp";
  interrupts = <0 294 0>;
  interrupt-names = "cpp";
  smmu-vdd-supply = <&gdsc_bimc_smmu>;
  camss-vdd-supply = <&gdsc_camss_top>;
  vdd-supply = <&gdsc_cpp>;
  qcom,vdd-names = "smmu-vdd", "camss-vdd", "vdd";
  clocks = <&clock_gcc 0xdb4b31e6>,
   <&clock_mmss 0x49a394f4>,
   <&clock_mmss 0xa51f2c1d>,
   <&clock_mmss 0x120618d6>,
   <&clock_mmss 0x8382f56d>,
   <&clock_mmss 0x8e99ef57>,
   <&clock_mmss 0xd5554f15>,
   <&clock_mmss 0xd84e390b>,
   <&clock_mmss 0x6c6fd3c7>,
   <&clock_mmss 0xc365ac39>,
   <&clock_mmss 0x1b33a88e>;
  clock-names = "mmssnoc_axi_clk",
   "mnoc_ahb_clk",
   "camss_ahb_clk", "camss_top_ahb_clk",
   "cpp_src_clk",
   "cpp_core_clk", "camss_cpp_ahb_clk",
   "camss_cpp_axi_clk", "micro_iface_clk",
   "mmss_smmu_axi_clk", "cpp_vbif_ahb_clk";
  qcom,clock-rates = <0 0 0 0 200000000 200000000 0 0 0 0 0>;
  qcom,min-clock-rate = <200000000>;
  qcom,bus-master = <1>;
  qcom,vbif-qos-setting = <0x20 0x10000000>,
   <0x24 0x10000000>,
   <0x28 0x10000000>,
   <0x2C 0x10000000>;
  status = "ok";
  qcom,msm-bus,name = "msm_camera_cpp";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <106 512 0 0>,
   <106 512 0 0>;
  qcom,msm-bus-vector-dyn-vote;
  resets = <&clock_mmss 0>;
  reset-names = "micro_iface_reset";
  qcom,src-clock-rates = <100000000 200000000 384000000 404000000
   480000000 576000000 600000000>;
  qcom,micro-reset;
  qcom,cpp-fw-payload-info {
   qcom,stripe-base = <790>;
   qcom,plane-base = <715>;
   qcom,stripe-size = <63>;
   qcom,plane-size = <25>;
   qcom,fe-ptr-off = <11>;
   qcom,we-ptr-off = <23>;
   qcom,ref-fe-ptr-off = <17>;
   qcom,ref-we-ptr-off = <36>;
   qcom,we-meta-ptr-off = <42>;
   qcom,fe-mmu-pf-ptr-off = <7>;
   qcom,ref-fe-mmu-pf-ptr-off = <10>;
   qcom,we-mmu-pf-ptr-off = <13>;
   qcom,dup-we-mmu-pf-ptr-off = <18>;
   qcom,ref-we-mmu-pf-ptr-off = <23>;
   qcom,set-group-buffer-len = <135>;
   qcom,dup-frame-indicator-off = <70>;
  };
 };
};
# 21 "../arch/arm64/boot/dts/qcom/msm8998-v2.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM8998 v2";
 qcom,msm-id = <292 0x20000>;
};

&clock_cpu {
 compatible = "qcom,cpu-clock-osm-msm8998-v2";
 reg = <0x179c0000 0x4000>,
       <0x17916000 0x1000>,
       <0x17816000 0x1000>,
       <0x179d1000 0x1000>,
       <0x17914800 0x800>,
       <0x17814800 0x800>,
       <0x00784130 0x8>,
       <0x1791101c 0x8>;
 reg-names = "osm", "pwrcl_pll", "perfcl_pll",
      "apcs_common", "pwrcl_acd", "perfcl_acd",
      "perfcl_efuse", "debug";

 qcom,acdtd-val = <0x00009611 0x00009611>;
 qcom,acdcr-val = <0x002b5ffd 0x002b5ffd>;
 qcom,acdsscr-val = <0x00000501 0x00000501>;
 qcom,acdextint0-val = <0x2cf9ae8 0x2cf9ae8>;
 qcom,acdextint1-val = <0x2cf9afe 0x2cf9afe>;
 qcom,acdautoxfer-val = <0x00000015 0x00000015>;
 qcom,pwrcl-apcs-mem-acc-threshold-voltage = <852000>;
 qcom,perfcl-apcs-mem-acc-threshold-voltage = <852000>;
 qcom,apm-threshold-voltage = <800000>;

 /delete-property/ qcom,llm-sw-overr;
 qcom,pwrcl-speedbin0-v0 =
  < 175000000 0x0004000c 0x01200020 0x1 1 >,
  < 300000000 0x0004000f 0x01200020 0x1 1 >,
  < 364800000 0x05040013 0x01200020 0x1 2 >,
  < 441600000 0x05040017 0x02200020 0x1 3 >,
  < 518400000 0x0504001b 0x02200020 0x1 4 >,
  < 595200000 0x0504001f 0x02200020 0x1 5 >,
  < 672000000 0x05040023 0x03200020 0x1 6 >,
  < 748800000 0x05040027 0x03200020 0x1 7 >,
  < 825600000 0x0404002b 0x03220022 0x1 8 >,
  < 883200000 0x0404002e 0x04250025 0x1 9 >,
  < 960000000 0x04040032 0x04280028 0x1 10 >,
  < 1036800000 0x04040036 0x042b002b 0x1 11 >,
  < 1094400000 0x04040039 0x052e002e 0x2 12 >,
  < 1171200000 0x0404003d 0x05310031 0x2 13 >,
  < 1248000000 0x04040041 0x05340034 0x2 14 >,
  < 1324800000 0x04040045 0x06370037 0x2 15 >,
  < 1401600000 0x04040049 0x063a003a 0x2 16 >,
  < 1478400000 0x0404004d 0x073e003e 0x2 17 >,
  < 1555200000 0x04040051 0x07410041 0x2 18 >,
  < 1670400000 0x04040057 0x08460046 0x2 19 >,
  < 1747200000 0x0404005b 0x08490049 0x2 20 >,
  < 1824000000 0x0404005f 0x084c004c 0x3 21 >,
  < 1900800000 0x04040063 0x094f004f 0x3 22 >,
  < 2035200000 0x0404006a 0x09550055 0x3 22 >;

 qcom,perfcl-speedbin0-v0 =
  < 175000000 0x0004000c 0x01200020 0x1 1 >,
  < 300000000 0x0004000f 0x01200020 0x1 1 >,
  < 345600000 0x05040012 0x01200020 0x1 2 >,
  < 422400000 0x05040016 0x02200020 0x1 3 >,
  < 499200000 0x0504001a 0x02200020 0x1 4 >,
  < 576000000 0x0504001e 0x02200020 0x1 5 >,
  < 652800000 0x05040022 0x03200020 0x1 6 >,
  < 729600000 0x05040026 0x03200020 0x1 7 >,
  < 806400000 0x0504002a 0x03220022 0x1 8 >,
  < 902400000 0x0404002f 0x04260026 0x1 9 >,
  < 979200000 0x04040033 0x04290029 0x1 10 >,
  < 1056000000 0x04040037 0x052c002c 0x1 11 >,
  < 1132800000 0x0404003b 0x052f002f 0x1 12 >,
  < 1190400000 0x0404003e 0x05320032 0x2 13 >,
  < 1267200000 0x04040042 0x06350035 0x2 14 >,
  < 1344000000 0x04040046 0x06380038 0x2 15 >,
  < 1420800000 0x0404004a 0x063b003b 0x2 16 >,
  < 1497600000 0x0404004e 0x073e003e 0x2 17 >,
  < 1574400000 0x04040052 0x07420042 0x2 18 >,
  < 1651200000 0x04040056 0x07450045 0x2 19 >,
  < 1728000000 0x0404005a 0x08480048 0x2 20 >,
  < 1804800000 0x0404005e 0x084b004b 0x2 21 >,
  < 1881600000 0x04040062 0x094e004e 0x2 22 >,
  < 1958400000 0x04040066 0x09520052 0x2 23 >,
  < 2035200000 0x0404006a 0x09550055 0x3 24 >,
  < 2112000000 0x0404006e 0x0a580058 0x3 25 >,
  < 2208000000 0x04040073 0x0a5c005c 0x3 26 >,
  < 2265600000 0x04010076 0x0a5e005e 0x3 26 >,
  < 2265600000 0x04040076 0x0a5e005e 0x3 27 >,
  < 2342400000 0x0401007a 0x0a620062 0x3 27 >,
  < 2342400000 0x0404007a 0x0a620062 0x3 28 >,
  < 2419200000 0x0401007e 0x0a650065 0x3 28 >,
  < 2419200000 0x0404007e 0x0a650065 0x3 29 >,
  < 2496000000 0x04010082 0x0a680068 0x3 29 >,
  < 2457600000 0x04040080 0x0a660066 0x3 30 >,
  < 2553600000 0x04010085 0x0a6a006a 0x3 30 >,
  < 2476800000 0x04040081 0x0a670067 0x3 31 >,
  < 2572800000 0x04010086 0x0a6b006b 0x3 31 >,
  < 2496000000 0x04040082 0x0a680068 0x3 32 >,
  < 2592000000 0x04010087 0x0a6c006c 0x3 32 >;

 qcom,perfcl-speedbin1-v0 =
  < 175000000 0x0004000c 0x01200020 0x1 1 >,
  < 300000000 0x0004000f 0x01200020 0x1 1 >,
  < 345600000 0x05040012 0x01200020 0x1 2 >,
  < 422400000 0x05040016 0x02200020 0x1 3 >,
  < 499200000 0x0504001a 0x02200020 0x1 4 >,
  < 576000000 0x0504001e 0x02200020 0x1 5 >,
  < 652800000 0x05040022 0x03200020 0x1 6 >,
  < 729600000 0x05040026 0x03200020 0x1 7 >,
  < 806400000 0x0504002a 0x03220022 0x1 8 >,
  < 902400000 0x0404002f 0x04260026 0x1 9 >,
  < 979200000 0x04040033 0x04290029 0x1 10 >,
  < 1056000000 0x04040037 0x052c002c 0x1 11 >,
  < 1132800000 0x0404003b 0x052f002f 0x1 12 >,
  < 1190400000 0x0404003e 0x05320032 0x2 13 >,
  < 1267200000 0x04040042 0x06350035 0x2 14 >,
  < 1344000000 0x04040046 0x06380038 0x2 15 >,
  < 1420800000 0x0404004a 0x063b003b 0x2 16 >,
  < 1497600000 0x0404004e 0x073e003e 0x2 17 >,
  < 1574400000 0x04040052 0x07420042 0x2 18 >,
  < 1651200000 0x04040056 0x07450045 0x2 19 >,
  < 1728000000 0x0404005a 0x08480048 0x2 20 >,
  < 1804800000 0x0404005e 0x084b004b 0x2 21 >,
  < 1881600000 0x04040062 0x094e004e 0x2 22 >,
  < 1958400000 0x04040066 0x09520052 0x2 23 >,
  < 2035200000 0x0404006a 0x09550055 0x3 24 >,
  < 2112000000 0x0404006e 0x0a580058 0x3 25 >,
  < 2208000000 0x04040073 0x0a5c005c 0x3 26 >,
  < 2304000000 0x04010078 0x0a600060 0x3 26 >;

 qcom,perfcl-speedbin2-v0 =
  < 175000000 0x0004000c 0x01200020 0x1 1 >,
  < 300000000 0x0004000f 0x01200020 0x1 1 >,
  < 345600000 0x05040012 0x01200020 0x1 2 >,
  < 422400000 0x05040016 0x02200020 0x1 3 >,
  < 499200000 0x0504001a 0x02200020 0x1 4 >,
  < 576000000 0x0504001e 0x02200020 0x1 5 >,
  < 652800000 0x05040022 0x03200020 0x1 6 >,
  < 729600000 0x05040026 0x03200020 0x1 7 >,
  < 806400000 0x0504002a 0x03220022 0x1 8 >,
  < 902400000 0x0404002f 0x04260026 0x1 9 >,
  < 979200000 0x04040033 0x04290029 0x1 10 >,
  < 1056000000 0x04040037 0x052c002c 0x1 11 >,
  < 1132800000 0x0404003b 0x052f002f 0x1 12 >,
  < 1190400000 0x0404003e 0x05320032 0x2 13 >,
  < 1267200000 0x04040042 0x06350035 0x2 14 >,
  < 1344000000 0x04040046 0x06380038 0x2 15 >,
  < 1420800000 0x0404004a 0x063b003b 0x2 16 >,
  < 1497600000 0x0404004e 0x073e003e 0x2 17 >,
  < 1574400000 0x04040052 0x07420042 0x2 18 >,
  < 1651200000 0x04040056 0x07450045 0x2 19 >,
  < 1728000000 0x0404005a 0x08480048 0x2 20 >,
  < 1804800000 0x0404005e 0x084b004b 0x2 21 >,
  < 1881600000 0x04040062 0x094e004e 0x2 22 >,
  < 1958400000 0x04040066 0x09520052 0x2 23 >,
  < 2035200000 0x0404006a 0x09550055 0x3 24 >,
  < 2112000000 0x0404006e 0x0a580058 0x3 25 >,
  < 2208000000 0x04040073 0x0a5c005c 0x3 26 >,
  < 2265600000 0x04010076 0x0a5e005e 0x3 26 >,
  < 2265600000 0x04040076 0x0a5e005e 0x3 27 >,
  < 2342400000 0x0401007a 0x0a620062 0x3 27 >,
  < 2323200000 0x04040079 0x0a610061 0x3 28 >,
  < 2419200000 0x0401007e 0x0a650065 0x3 28 >,
  < 2342400000 0x0404007a 0x0a620062 0x3 29 >,
  < 2438400000 0x0401007f 0x0a660066 0x3 29 >,
  < 2361600000 0x0404007b 0x0a620062 0x3 30 >,
  < 2457600000 0x04040080 0x0a660066 0x3 30 >,
  < 2553600000 0x04010085 0x0a6a006a 0x3 30 >,
  < 2592000000 0x04010087 0x0a6c006c 0x3 30 >;

 qcom,perfcl-speedbin3-v0 =
  < 175000000 0x0004000c 0x01200020 0x1 1 >,
  < 300000000 0x0004000f 0x01200020 0x1 1 >,
  < 345600000 0x05040012 0x01200020 0x1 2 >,
  < 422400000 0x05040016 0x02200020 0x1 3 >,
  < 499200000 0x0504001a 0x02200020 0x1 4 >,
  < 576000000 0x0504001e 0x02200020 0x1 5 >,
  < 652800000 0x05040022 0x03200020 0x1 6 >,
  < 729600000 0x05040026 0x03200020 0x1 7 >,
  < 806400000 0x0504002a 0x03220022 0x1 8 >,
  < 902400000 0x0404002f 0x04260026 0x1 9 >,
  < 979200000 0x04040033 0x04290029 0x1 10 >,
  < 1056000000 0x04040037 0x052c002c 0x1 11 >,
  < 1132800000 0x0404003b 0x052f002f 0x1 12 >,
  < 1190400000 0x0404003e 0x05320032 0x2 13 >,
  < 1267200000 0x04040042 0x06350035 0x2 14 >,
  < 1344000000 0x04040046 0x06380038 0x2 15 >,
  < 1420800000 0x0404004a 0x063b003b 0x2 16 >,
  < 1497600000 0x0404004e 0x073e003e 0x2 17 >,
  < 1574400000 0x04040052 0x07420042 0x2 18 >,
  < 1651200000 0x04040056 0x07450045 0x2 19 >,
  < 1728000000 0x0404005a 0x08480048 0x2 20 >,
  < 1804800000 0x0404005e 0x084b004b 0x2 21 >,
  < 1881600000 0x04040062 0x094e004e 0x2 22 >,
  < 1958400000 0x04040066 0x09520052 0x2 23 >,
  < 2035200000 0x0404006a 0x09550055 0x3 24 >,
  < 2112000000 0x0404006e 0x0a580058 0x3 25 >,
  < 2208000000 0x04040073 0x0a5c005c 0x3 26 >,
  < 2265600000 0x04010076 0x0a5e005e 0x3 26 >,
  < 2265600000 0x04040076 0x0a5e005e 0x3 27 >,
  < 2342400000 0x0401007a 0x0a620062 0x3 27 >,
  < 2323200000 0x04040079 0x0a610061 0x3 28 >,
  < 2419200000 0x0401007e 0x0a650065 0x3 28 >,
  < 2342400000 0x0404007a 0x0a620062 0x3 29 >,
  < 2438400000 0x0401007f 0x0a660066 0x3 29 >,
  < 2361600000 0x0404007b 0x0a620062 0x3 30 >,
  < 2457600000 0x04040080 0x0a660066 0x3 30 >,
  < 2553600000 0x04010085 0x0a6a006a 0x3 30 >,
  < 2592000000 0x04010087 0x0a6c006c 0x3 30 >;
};

&msm_cpufreq {
 qcom,cpufreq-table-0 =
  < 175000 >,
  < 300000 >,
  < 364800 >,
  < 441600 >,
  < 518400 >,
  < 595200 >,
  < 672000 >,
  < 748800 >,
  < 825600 >,
  < 883200 >,
  < 960000 >,
  < 1036800 >,
  < 1094400 >,
  < 1171200 >,
  < 1248000 >,
  < 1324800 >,
  < 1401600 >,
  < 1478400 >,
  < 1555200 >,
  < 1670400 >,
  < 1747200 >,
  < 1824000 >,
  < 1900800 >,
  < 2035200 >;

 qcom,cpufreq-table-4 =
  < 175000 >,
  < 300000 >,
  < 345600 >,
  < 422400 >,
  < 499200 >,
  < 576000 >,
  < 652800 >,
  < 729600 >,
  < 806400 >,
  < 902400 >,
  < 979200 >,
  < 1056000 >,
  < 1132800 >,
  < 1190400 >,
  < 1267200 >,
  < 1344000 >,
  < 1420800 >,
  < 1497600 >,
  < 1574400 >,
  < 1651200 >,
  < 1728000 >,
  < 1804800 >,
  < 1881600 >,
  < 1958400 >,
  < 2035200 >,
  < 2112000 >,
  < 2208000 >,
  < 2265600 >,
  < 2304000 >,
  < 2323200 >,
  < 2342400 >,
  < 2361600 >,
  < 2419200 >,
  < 2457600 >,
  < 2476800 >,
  < 2496000 >,
  < 2592000 >;
};

&bwmon {
 compatible = "qcom,bimc-bwmon4";
 qcom,hw-timer-hz = <19200000>;
};

&clock_gcc {
 compatible = "qcom,gcc-8998-v2";
};

&clock_mmss {
 compatible = "qcom,mmsscc-8998-v2";
};

&clock_gpu {
 compatible = "qcom,gpucc-8998-v2";
};

&clock_gfx {
 compatible = "qcom,gfxcc-8998-v2";
 qcom,gfxfreq-speedbin0 =
  < 0 0 0 >,
  < 180000000 1 128 >,
  < 257000000 2 128 >,
  < 342000000 3 128 >,
  < 414000000 4 128 >,
  < 515000000 5 256 >,
  < 596000000 6 256 >,
  < 670000000 7 384 >,
  < 710000000 8 384 >;
 qcom,gfxfreq-mx-speedbin0 =
  < 0 0 >,
  < 180000000 128 >,
  < 257000000 128 >,
  < 342000000 128 >,
  < 414000000 128 >,
  < 515000000 256 >,
  < 596000000 256 >,
  < 670000000 384 >,
  < 710000000 384 >;
};

&mdss_mdp {
 qcom,vbif-settings = <0x00d0 0x00002020>;
 qcom,max-bandwidth-low-kbps = <9400000>;
 qcom,max-bandwidth-high-kbps = <9400000>;
 qcom,max-bandwidth-per-pipe-kbps = <4700000>;
};

&pm8998_s10 {
 regulator-min-microvolt = <568000>;
 regulator-max-microvolt = <940000>;
};

&pm8998_s13 {
 regulator-min-microvolt = <568000>;
 regulator-max-microvolt = <1136000>;
};

&pcie0 {
 qcom,phy-sequence = <0x804 0x01 0x00
    0x034 0x14 0x00
    0x138 0x30 0x00
    0x048 0x0f 0x00
    0x15c 0x06 0x00
    0x090 0x01 0x00
    0x088 0x20 0x00
    0x0f0 0x00 0x00
    0x0f8 0x01 0x00
    0x0f4 0xc9 0x00
    0x11c 0xff 0x00
    0x120 0x3f 0x00
    0x164 0x01 0x00
    0x154 0x00 0x00
    0x148 0x0a 0x00
    0x05C 0x19 0x00
    0x038 0x90 0x00
    0x0b0 0x82 0x00
    0x0c0 0x03 0x00
    0x0bc 0x55 0x00
    0x0b8 0x55 0x00
    0x0a0 0x00 0x00
    0x09c 0x0d 0x00
    0x098 0x04 0x00
    0x13c 0x00 0x00
    0x060 0x08 0x00
    0x068 0x16 0x00
    0x070 0x34 0x00
    0x15c 0x06 0x00
    0x138 0x33 0x00
    0x03c 0x02 0x00
    0x040 0x07 0x00
    0x080 0x04 0x00
    0x0dc 0x00 0x00
    0x0d8 0x3f 0x00
    0x00c 0x09 0x00
    0x010 0x01 0x00
    0x01c 0x40 0x00
    0x020 0x01 0x00
    0x014 0x02 0x00
    0x018 0x00 0x00
    0x024 0x7e 0x00
    0x028 0x15 0x00
    0x244 0x02 0x00
    0x2a4 0x12 0x00
    0x260 0x10 0x00
    0x28c 0x06 0x00
    0x504 0x03 0x00
    0x500 0x1c 0x00
    0x50c 0x14 0x00
    0x4d4 0x0a 0x00
    0x4d8 0x04 0x00
    0x4dc 0x1a 0x00
    0x434 0x4b 0x00
    0x414 0x04 0x00
    0x40c 0x04 0x00
    0x4f8 0x00 0x00
    0x4fc 0x80 0x00
    0x51c 0x40 0x00
    0x444 0x71 0x00
    0x43c 0x40 0x00
    0x854 0x04 0x00
    0x62c 0x52 0x00
    0x9ac 0x00 0x00
    0x8a0 0x01 0x00
    0x9e0 0x00 0x00
    0x9dc 0x20 0x00
    0x9a8 0x00 0x00
    0x8a4 0x01 0x00
    0x8a8 0x73 0x00
    0x9d8 0x99 0x00
    0x9b0 0x03 0x00
    0x804 0x03 0x00
    0x800 0x00 0x00
    0x808 0x03 0x00>;
};

&apc0_cpr {
 compatible = "qcom,cprh-msm8998-v2-kbss-regulator";
 qcom,cpr-corner-switch-delay-time = <1042>;
 qcom,cpr-aging-ref-voltage = <940000>;
 qcom,apm-threshold-voltage = <800000>;
 qcom,apm-hysteresis-voltage = <0>;
 qcom,mem-acc-threshold-voltage = <852000>;
 qcom,mem-acc-crossover-voltage = <852000>;
};

&apc0_pwrcl_vreg {
 regulator-max-microvolt = <23>;

 qcom,cpr-fuse-combos = <32>;
 qcom,cpr-speed-bins = <4>;
 qcom,cpr-speed-bin-corners = <22 22 22 22>;
 qcom,cpr-corners = <22>;

 qcom,cpr-corner-fmax-map = <8 11 18 22>;

 qcom,cpr-voltage-ceiling =
  <628000 628000 628000 628000 628000
   628000 628000 628000 628000 628000
   628000 700000 700000 800000 800000
   800000 800000 800000 852000 852000
   940000 940000>;

 qcom,cpr-voltage-floor =
  <568000 568000 568000 568000 568000
   568000 568000 568000 568000 568000
   568000 632000 632000 632000 632000
   632000 632000 632000 712000 712000
   772000 772000>;

 qcom,cpr-floor-to-ceiling-max-range =
  <32000 32000 32000 32000
   32000 32000 32000 32000
   32000 32000 32000 32000
   32000 32000 32000 32000
   32000 32000 40000 40000
   40000 40000>;

 qcom,corner-frequencies =
  <300000000 364800000 441600000
   518400000 595200000 672000000
   748800000 825600000 883200000
   960000000 1036800000 1094400000
  1171200000 1248000000 1324800000
  1401600000 1478400000 1555200000
  1670400000 1747200000 1824000000
  1900800000>;

 qcom,cpr-ro-scaling-factor =
  <2595 2794 2577 2762 2471 2674 2199
   2553 3189 3255 3192 2962 3054 2982
   2042 2945>,
  <2595 2794 2577 2762 2471 2674 2199
   2553 3189 3255 3192 2962 3054 2982
   2042 2945>,
  <2391 2550 2483 2638 2382 2564 2259
   2555 2766 3041 2988 2935 2873 2688
   2013 2784>,
  <2066 2153 2300 2434 2220 2386 2288
   2465 2028 2511 2487 2734 2554 2117
   1892 2377>;

 qcom,cpr-open-loop-voltage-fuse-adjustment =

  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>,

  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>,

  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>,

  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>,
  <40000 24000 12000 30000>;

 qcom,cpr-closed-loop-voltage-fuse-adjustment =

  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>,

  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>,

  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>,

  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>,
  <20000 26000 12000 30000>;

 qcom,cpr-open-loop-voltage-adjustment =

  < 0 0 0 0 0
        0 0 0 0 0
        0 (-12000) (-12000) (-12000) (-12000)
  (-12000) (-16000) (-16000) (-20000) (-24000)
  (-28000) (-28000)>,

  < 0 0 0 0 0
        0 0 0 0 0
        0 (-12000) (-12000) (-12000) (-12000)
  (-12000) (-16000) (-16000) (-20000) (-24000)
  (-28000) (-28000)>,

  < 0 0 0 0 0
        0 0 0 0 0
        0 (-12000) (-12000) (-12000) (-12000)
  (-12000) (-16000) (-16000) (-20000) (-24000)
  (-28000) (-28000)>,

  < 0 0 0 0 0
        0 0 0 0 0
        0 (-12000) (-12000) (-12000) (-12000)
  (-12000) (-16000) (-16000) (-20000) (-24000)
  (-28000) (-28000)>;

 qcom,cpr-closed-loop-voltage-adjustment =

  < 0 0 0 0 0
        0 0 0 0 0
        0 (-10000) (-11000) (-12000) (-13000)
  (-14000) (-14000) (-15000) (-21000) (-24000)
  (-26000) (-28000)>,

  < 0 0 0 0 0
        0 0 0 0 0
        0 (-10000) (-11000) (-12000) (-13000)
  (-14000) (-14000) (-15000) (-21000) (-24000)
  (-26000) (-28000)>,

  < 0 0 0 0 0
        0 0 0 0 0
        0 (-10000) (-11000) (-12000) (-13000)
  (-14000) (-14000) (-15000) (-21000) (-24000)
  (-26000) (-28000)>,

  < 0 0 0 0 0
        0 0 0 0 0
        0 (-10000) (-11000) (-12000) (-13000)
  (-14000) (-14000) (-15000) (-21000) (-24000)
  (-26000) (-28000)>;

 qcom,allow-voltage-interpolation;
 qcom,allow-quotient-interpolation;
 qcom,cpr-scaled-open-loop-voltage-as-ceiling;

 qcom,cpr-aging-ref-corner = <22>;
 qcom,cpr-aging-ro-scaling-factor = <1620>;
 qcom,allow-aging-voltage-adjustment = <0>;
};

&apc1_cpr {
 compatible = "qcom,cprh-msm8998-v2-kbss-regulator";
 qcom,cpr-corner-switch-delay-time = <1042>;
 qcom,cpr-aging-ref-voltage = <1070000>;
 qcom,apm-threshold-voltage = <800000>;
 qcom,apm-hysteresis-voltage = <0>;
 qcom,mem-acc-threshold-voltage = <852000>;
 qcom,mem-acc-crossover-voltage = <852000>;
};

&apc1_perfcl_vreg {
 regulator-max-microvolt = <34>;

 qcom,cpr-fuse-combos = <32>;
 qcom,cpr-speed-bins = <4>;
 qcom,cpr-speed-bin-corners = <32 26 30 31>;
 qcom,cpr-corners =

  <32 32 32 32 32 32 32 32>,

  <26 26 26 26 26 26 26 26>,

  <30 30 30 30 30 30 30 30>,

  <31 31 31 31 31 31 31 31>;

 qcom,cpr-corner-fmax-map =

  <8 12 20 32>,

  <8 12 20 26>,

  <8 12 20 30>,

  <8 12 20 31>;

 qcom,cpr-voltage-ceiling =

  <628000 628000 628000 628000 628000
   628000 628000 628000 628000 628000
   628000 628000 800000 800000 800000
   800000 800000 800000 800000 800000
   852000 852000 852000 1000000 1000000
  1000000 1030000 1030000 1050000 1050000
  1050000 1050000>,

  <628000 628000 628000 628000 628000
   628000 628000 628000 628000 628000
   628000 628000 800000 800000 800000
   800000 800000 800000 800000 800000
   852000 852000 852000 1070000 1070000
  1070000>,

  <628000 628000 628000 628000 628000
   628000 628000 628000 628000 628000
   628000 628000 800000 800000 800000
   800000 800000 800000 800000 800000
   852000 852000 852000 1000000 1000000
  1030000 1050000 1050000 1070000 1070000>,

  <628000 628000 628000 628000 628000
   628000 628000 628000 628000 628000
   628000 628000 800000 800000 800000
   800000 800000 800000 800000 800000
   852000 852000 852000 1000000 1000000
  1000000 1000000 1030000 1030000 1030000
  1070000>;

 qcom,cpr-voltage-floor =

  <568000 568000 568000 568000 568000
   568000 568000 568000 568000 568000
   568000 568000 632000 632000 632000
   632000 632000 632000 632000 632000
   712000 712000 712000 772000 772000
   772000 772000 772000 772000 772000
   772000 772000>,

  <568000 568000 568000 568000 568000
   568000 568000 568000 568000 568000
   568000 568000 632000 632000 632000
   632000 632000 632000 632000 632000
   712000 712000 712000 772000 772000
   772000>,

  <568000 568000 568000 568000 568000
   568000 568000 568000 568000 568000
   568000 568000 632000 632000 632000
   632000 632000 632000 632000 632000
   712000 712000 712000 772000 772000
   772000 772000 772000 772000 772000>,

  <568000 568000 568000 568000 568000
   568000 568000 568000 568000 568000
   568000 568000 632000 632000 632000
   632000 632000 632000 632000 632000
   712000 712000 712000 772000 772000
   772000 772000 772000 772000 772000
   772000>;

 qcom,cpr-floor-to-ceiling-max-range =

  <32000 32000 32000 32000
   32000 32000 32000 32000
   32000 32000 32000 32000
   32000 32000 32000 32000
   32000 32000 32000 32000
   40000 40000 40000 40000
   40000 40000 40000 40000
   40000 40000 40000 40000>,

  <32000 32000 32000 32000
   32000 32000 32000 32000
   32000 32000 32000 32000
   32000 32000 32000 32000
   32000 32000 32000 32000
   40000 40000 40000 40000
   40000 40000>,

  <32000 32000 32000 32000
   32000 32000 32000 32000
   32000 32000 32000 32000
   32000 32000 32000 32000
   32000 32000 32000 32000
   40000 40000 40000 40000
   40000 40000 40000 40000
   40000 40000>,

  <32000 32000 32000 32000
   32000 32000 32000 32000
   32000 32000 32000 32000
   32000 32000 32000 32000
   32000 32000 32000 32000
   40000 40000 40000 40000
   40000 40000 40000 40000
   40000 40000 40000>;

 qcom,corner-frequencies =

  <300000000 345600000 422400000
   499200000 576000000 652800000
   729600000 806400000 902400000
   979200000 1056000000 1132800000
  1190400000 1267200000 1344000000
  1420800000 1497600000 1574400000
  1651200000 1728000000 1804800000
  1881600000 1958400000 2035200000
  2112000000 2208000000 2265600000
  2342400000 2419200000 2457600000
  2476800000 2496000000>,

  <300000000 345600000 422400000
   499200000 576000000 652800000
   729600000 806400000 902400000
   979200000 1056000000 1132800000
  1190400000 1267200000 1344000000
  1420800000 1497600000 1574400000
  1651200000 1728000000 1804800000
  1881600000 1958400000 2035200000
  2112000000 2208000000>,

  <300000000 345600000 422400000
   499200000 576000000 652800000
   729600000 806400000 902400000
   979200000 1056000000 1132800000
  1190400000 1267200000 1344000000
  1420800000 1497600000 1574400000
  1651200000 1728000000 1804800000
  1881600000 1958400000 2035200000
  2112000000 2208000000 2265600000
  2323200000 2342400000 2361600000>,

  <300000000 345600000 422400000
   499200000 576000000 652800000
   729600000 806400000 902400000
   979200000 1056000000 1132800000
  1190400000 1267200000 1344000000
  1420800000 1497600000 1574400000
  1651200000 1728000000 1804800000
  1881600000 1958400000 2035200000
  2112000000 2208000000 2265600000
  2323200000 2342400000 2361600000
  2457600000>;

 qcom,cpr-ro-scaling-factor =
  <2857 3057 2828 2952 2699 2798 2446
   2631 2629 2578 2244 3344 3289 3137
   3164 2655>,
  <2857 3057 2828 2952 2699 2798 2446
   2631 2629 2578 2244 3344 3289 3137
   3164 2655>,
  <2603 2755 2676 2777 2573 2685 2465
   2610 2312 2423 2243 3104 3022 3036
   2740 2303>,
  <1901 2016 2096 2228 2034 2161 2077
   2188 1565 1870 1925 2235 2205 2413
   1762 1478>;

 qcom,cpr-open-loop-voltage-fuse-adjustment =

  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>,

  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>,

  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>,

  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>,
  < 8000 0 12000 52000>;

 qcom,cpr-closed-loop-voltage-fuse-adjustment =

  < 0 0 12000 50000>,
  < 0 0 12000 50000>,
  < 0 0 12000 50000>,
  < 0 0 12000 50000>,
  < 0 0 12000 50000>,
  < 0 0 12000 50000>,
  < 0 0 12000 50000>,
  < 0 0 12000 50000>,

  < 0 0 12000 50000>,
  < 0 0 12000 50000>,
  < 0 0 12000 50000>,
  < 0 0 12000 50000>,
  < 0 0 12000 50000>,
  < 0 0 12000 50000>,
  < 0 0 12000 50000>,
  < 0 0 12000 50000>,

  < 0 0 12000 50000>,
  < 0 0 12000 50000>,
  < 0 0 12000 50000>,
  < 0 0 12000 50000>,
  < 0 0 12000 50000>,
  < 0 0 12000 50000>,
  < 0 0 12000 50000>,
  < 0 0 12000 50000>,

  < 0 0 12000 50000>,
  < 0 0 12000 50000>,
  < 0 0 12000 50000>,
  < 0 0 12000 50000>,
  < 0 0 12000 50000>,
  < 0 0 12000 50000>,
  < 0 0 12000 50000>,
  < 0 0 12000 50000>;

 qcom,cpr-open-loop-voltage-adjustment =

  < 0 0 0 0 0
        0 0 0 0 0
        0 (-8000) (-12000) (-12000) (-12000)
  (-12000) (-12000) (-12000) (-16000) (-16000)
  (-20000) (-16000) (-16000) (-16000) (-12000)
  (-28000) (-28000) (-28000) (-28000) (-28000)
  (-28000) (-28000)>,

  < 0 0 0 0 0
        0 0 0 0 0
        0 (-8000) (-12000) (-12000) (-12000)
  (-12000) (-12000) (-12000) (-16000) (-16000)
  (-20000) (-16000) (-16000) (-16000) (-16000)
  (-28000)>,

  < 0 0 0 0 0
        0 0 0 0 0
        0 (-8000) (-12000) (-12000) (-12000)
  (-12000) (-12000) (-12000) (-16000) (-16000)
  (-20000) (-16000) (-16000) (-16000) (-12000)
  (-28000) (-28000) (-28000) (-28000) (-28000)>,

  < 0 0 0 0 0
        0 0 0 0 0
        0 (-8000) (-12000) (-12000) (-12000)
  (-12000) (-12000) (-12000) (-16000) (-16000)
  (-20000) (-16000) (-16000) (-16000) (-12000)
  (-28000) (-28000) (-28000) (-28000) (-28000)
  (-28000)>;

 qcom,cpr-closed-loop-voltage-adjustment =

  < 0 0 0 0 0
        0 0 0 0 0
        0 (-10000) (-10000) (-11000) (-12000)
  (-12000) (-13000) (-14000) (-14000) (-15000)
  (-16000) (-16000) (-17000) (-15000) (-13000)
  (-26000) (-26000) (-27000) (-27000) (-28000)
  (-28000) (-28000)>,

  < 0 0 0 0 0
        0 0 0 0 0
        0 (-10000) (-10000) (-11000) (-12000)
  (-12000) (-13000) (-14000) (-14000) (-15000)
  (-16000) (-16000) (-17000) (-16000) (-15000)
  (-28000)>,

  < 0 0 0 0 0
        0 0 0 0 0
        0 (-10000) (-10000) (-11000) (-12000)
  (-12000) (-13000) (-14000) (-14000) (-15000)
  (-16000) (-16000) (-17000) (-15000) (-14000)
  (-27000) (-27000) (-28000) (-28000) (-28000)>,

  < 0 0 0 0 0
        0 0 0 0 0
        0 (-10000) (-10000) (-11000) (-12000)
  (-12000) (-13000) (-14000) (-14000) (-15000)
  (-16000) (-16000) (-17000) (-15000) (-14000)
  (-26000) (-27000) (-27000) (-28000) (-28000)
  (-28000)>;

 qcom,allow-voltage-interpolation;
 qcom,allow-quotient-interpolation;
 qcom,cpr-scaled-open-loop-voltage-as-ceiling;

 qcom,cpr-aging-ref-corner = <32 26 30 31>;
 qcom,cpr-aging-ro-scaling-factor = <1700>;
 qcom,allow-aging-voltage-adjustment = <0>;
};

&pm8005_s1 {
 regulator-min-microvolt = <516000>;
 regulator-max-microvolt = <988000>;
};

&gfx_cpr {
 compatible = "qcom,cpr4-msm8998-v2-mmss-regulator";
 qcom,cpr-aging-ref-voltage = <988000>;
};

&gfx_vreg {
 regulator-min-microvolt = <1>;
 regulator-max-microvolt = <8>;

 qcom,cpr-fuse-corners = <4>;
 qcom,cpr-fuse-combos = <8>;
 qcom,cpr-corners = <8>;

 qcom,cpr-corner-fmax-map = <1 3 5 8>;

 qcom,cpr-voltage-ceiling =
  <616000 616000 672000 780000 808000 848000 916000 988000>,
  <624000 624000 672000 732000 816000 868000 924000 988000>,
  <624000 624000 672000 732000 816000 868000 924000 988000>,
  <624000 624000 672000 732000 816000 868000 924000 988000>,
  <624000 624000 672000 732000 816000 868000 924000 988000>,
  <624000 624000 672000 732000 816000 868000 924000 988000>,
  <624000 624000 672000 732000 816000 868000 924000 988000>,
  <624000 624000 672000 732000 816000 868000 924000 988000>;


 qcom,cpr-voltage-floor =
  <516000 516000 532000 584000 632000 672000 712000 756000>;

 qcom,mem-acc-voltage = <1 1 1 2 2 2 2 2>;

 qcom,corner-frequencies =
  <180000000 257000000 342000000 414000000
   515000000 596000000 670000000 710000000>;

 qcom,cpr-target-quotients =
  < 0 0 0 0 331 357 0 0
      0 0 0 0 0 0 115 0>,
  < 0 0 0 0 467 500 0 0
      0 0 0 0 0 0 199 0>,
  < 0 0 0 0 628 665 0 0
      0 0 0 0 0 0 290 0>,
  < 0 0 0 0 762 805 0 0
      0 0 0 0 0 0 397 0>,
  < 0 0 0 0 964 1013 0 0
      0 0 1143 0 1138 1055 0 0>,
  < 0 0 0 0 0 0 0 0
      0 0 1306 0 1289 1168 0 0>,
  < 0 0 0 0 0 0 0 0
      0 0 1468 0 1429 1256 0 0>,
  < 0 0 0 0 0 0 0 0
      0 0 1627 0 1578 1353 0 0>;

 qcom,cpr-ro-scaling-factor =
  < 0 0 0 0 2377 2571 0 0
      0 0 2168 0 2209 1849 1997 0>,
  < 0 0 0 0 2377 2571 0 0
      0 0 2168 0 2209 1849 1997 0>,
  < 0 0 0 0 2377 2571 0 0
      0 0 2168 0 2209 1849 1997 0>,
  < 0 0 0 0 2377 2571 0 0
      0 0 2168 0 2209 1849 1997 0>,
  < 0 0 0 0 2377 2571 0 0
      0 0 2168 0 2209 1849 1997 0>,
  < 0 0 0 0 2377 2571 0 0
      0 0 2168 0 2209 1849 1997 0>,
  < 0 0 0 0 2377 2571 0 0
      0 0 2168 0 2209 1849 1997 0>,
  < 0 0 0 0 2377 2571 0 0
      0 0 2168 0 2209 1849 1997 0>;

 qcom,cpr-open-loop-voltage-fuse-adjustment =
  < 60000 0 0 0>,
  < 60000 0 0 0>,
  < 60000 0 0 0>,
  < 60000 0 0 0>,
  < 60000 0 0 0>,
  < 60000 0 0 0>,
  < 60000 0 0 0>,
  < 60000 0 0 0>;

 qcom,cpr-closed-loop-voltage-adjustment =
  < 90000 38000 28000 8000
   0 29000 11000 0>,
  < 90000 38000 28000 8000
   0 29000 11000 0>,
  < 90000 38000 28000 8000
   0 29000 11000 0>,
  < 90000 38000 28000 8000
   0 29000 11000 0>,
  < 90000 38000 28000 8000
   0 29000 11000 0>,
  < 90000 38000 28000 8000
   0 29000 11000 0>,
  < 90000 38000 28000 8000
   0 29000 11000 0>,
  < 90000 38000 28000 8000
   0 29000 11000 0>;

 qcom,cpr-floor-to-ceiling-max-range =
        <40000 40000 40000 40000 40000 40000 50000 50000>;

 qcom,cpr-fused-closed-loop-voltage-adjustment-map =
  <0 0 0 0 1 2 3 4>;

 qcom,allow-voltage-interpolation;
 qcom,cpr-scaled-open-loop-voltage-as-ceiling;

 qcom,cpr-aging-max-voltage-adjustment = <15000>;
 qcom,cpr-aging-ref-corner = <8>;
 qcom,cpr-aging-ro-scaling-factor = <1620>;
 qcom,allow-aging-voltage-adjustment = <0>;
};

&qusb_phy0 {
 reg = <0x0c012000 0x2a8>,
       <0x01fcb24c 0x4>,
       <0x00784238 0x4>;
 reg-names = "qusb_phy_base",
   "tcsr_clamp_dig_n_1p8",
   "efuse_addr";
 qcom,efuse-bit-pos = <16>;
 qcom,efuse-num-bits = <4>;
 qcom,qusb-phy-init-seq =

    <0x13 0x04
    0x7c 0x18c
    0x80 0x2c
    0x0a 0x184
    0xa5 0x23c
    0x09 0x240
    0x19 0xb4>;
};

&msm_vidc {
 qcom,load-freq-tbl =

  <1105920 533000000 0x55555555>,
  <1036800 444000000 0x55555555>,

  < 829440 355200000 0x55555555>,
  < 489600 269330000 0x55555555>,
  < 345600 200000000 0x55555555>,



  <2211840 533000000 0xffffffff>,

  <1728000 444000000 0xffffffff>,

  <1675472 355200000 0xffffffff>,
  <1105920 269330000 0xffffffff>,

  < 829440 200000000 0xffffffff>;


 qcom,imem-ab-tbl =
  <200000000 1560000>,
  <269330000 3570000>,
  <355200000 3570000>,
  <444000000 6750000>,
  <533000000 8490000>;

 qcom,dcvs-tbl =


  <1728000 1728000 2211840 0x3f00000c>,


  <1036800 1036800 1105920 0x04000004>,

  < 829440 829440 1036800 0x04000004>,

  < 489600 489600 829440 0x04000004>;

 qcom,dcvs-limit =
  <32400 30>,
  <32400 60>;

};

&soc {

 qcom,spm@178120000 {
  qcom,saw2-avs-limit = <0x4700470>;
 };


 qcom,spm@179120000 {
  qcom,saw2-avs-limit = <0x4200420>;
 };
};


&msm_gpu {

 qcom,chipid = <0x05040001>;
 qcom,restrict-pwrlevel = <1>;
 qcom,initial-pwrlevel = <7>;

 qcom,gpu-pwrlevels {
  #address-cells = <1>;
  #size-cells = <0>;

  compatible = "qcom,gpu-pwrlevels";

  qcom,gpu-pwrlevel@0 {
   reg = <0>;
   qcom,gpu-freq = <710000000>;
   qcom,bus-freq = <12>;
   qcom,bus-min = <12>;
   qcom,bus-max = <12>;
  };

  qcom,gpu-pwrlevel@1 {
   reg = <1>;
   qcom,gpu-freq = <670000000>;
   qcom,bus-freq = <12>;
   qcom,bus-min = <11>;
   qcom,bus-max = <12>;
  };

  qcom,gpu-pwrlevel@2 {
   reg = <2>;
   qcom,gpu-freq = <596000000>;
   qcom,bus-freq = <11>;
   qcom,bus-min = <9>;
   qcom,bus-max = <12>;
  };

  qcom,gpu-pwrlevel@3 {
   reg = <3>;
   qcom,gpu-freq = <515000000>;
   qcom,bus-freq = <11>;
   qcom,bus-min = <9>;
   qcom,bus-max = <12>;
  };

  qcom,gpu-pwrlevel@4 {
   reg = <4>;
   qcom,gpu-freq = <414000000>;
   qcom,bus-freq = <9>;
   qcom,bus-min = <8>;
   qcom,bus-max = <11>;
  };

  qcom,gpu-pwrlevel@5 {
   reg = <5>;
   qcom,gpu-freq = <342000000>;
   qcom,bus-freq = <8>;
   qcom,bus-min = <5>;
   qcom,bus-max = <9>;
  };

  qcom,gpu-pwrlevel@6 {
   reg = <6>;
   qcom,gpu-freq = <257000000>;
   qcom,bus-freq = <5>;
   qcom,bus-min = <3>;
   qcom,bus-max = <8>;
  };

  qcom,gpu-pwrlevel@7 {
   reg = <7>;
   qcom,gpu-freq = <175000000>;
   qcom,bus-freq = <0>;
   qcom,bus-min = <0>;
   qcom,bus-max = <0>;
  };
 };
};

&spss_utils {
 qcom,spss-test-firmware-name = "spss2t";
 qcom,spss-prod-firmware-name = "spss2p";
 qcom,spss-hybr-firmware-name = "spss2h";
};

&ufs1 {
 clock-names =
  "core_clk",
  "bus_aggr_clk",
  "iface_clk",
  "core_clk_unipro",
  "core_clk_ice",
  "ref_clk",
  "tx_lane0_sync_clk",
  "rx_lane0_sync_clk",
  "rx_lane1_sync_clk";
 clocks =
  <&clock_gcc 0x69385b45>,
  <&clock_gcc 0x873459d8>,
  <&clock_gcc 0x1914bb84>,
  <&clock_gcc 0x4a4e0f3d>,
  <&clock_gcc 0x84e15a5b>,
  <&clock_gcc 0xb867b147>,
  <&clock_gcc 0x6a9f747a>,
  <&clock_gcc 0x7f43251c>,
  <&clock_gcc 0x03182fde>;
 freq-table-hz =
  <50000000 200000000>,
  <0 0>,
  <0 0>,
  <37500000 150000000>,
  <75000000 300000000>,
  <0 0>,
  <0 0>,
  <0 0>,
  <0 0>;

 lanes-per-direction = <2>;
};

&ssc_sensors {
 qcom,firmware-name = "slpi_v2";
};
# 14 "../arch/arm64/boot/dts/qcom/msm8998-v2.1.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM8998 v2.1";
 qcom,msm-id = <292 0x20001>;
};
# 17 "../arch/arm64/boot/dts/qcom/cheeseburger-v2.1-dvt1.dts" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8998-mdss-panels.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8998-mdss-panels.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-dualmipi-wqxga-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-dualmipi-wqxga-video.dtsi"
&mdss_mdp {
 dsi_dual_nt35597_video: qcom,mdss_dsi_nt35597_wqxga_video {
  qcom,mdss-dsi-panel-name = "Dual nt35597 video mode dsi panel without DSC";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <32>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0x3ff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-panel-hdr-enabled;
  qcom,mdss-dsi-panel-hdr-color-primaries = <14500 15500 32000
   17000 15500 30000 8000 3000>;
  qcom,mdss-dsi-panel-peak-brightness = <4200000>;
  qcom,mdss-dsi-panel-blackness-level = <3230>;
  qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 10
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 ba 03
   15 01 00 00 00 00 02 e5 01
   15 01 00 00 00 00 02 35 00
   15 01 00 00 00 00 02 bb 03
   15 01 00 00 00 00 02 b0 03
   39 01 00 00 00 00 06 3b 03 08 08 64 9a
   15 01 00 00 00 00 02 ff e0
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 6b 3d
   15 01 00 00 00 00 02 6c 3d
   15 01 00 00 00 00 02 6d 3d
   15 01 00 00 00 00 02 6e 3d
   15 01 00 00 00 00 02 6f 3d
   15 01 00 00 00 00 02 35 02
   15 01 00 00 00 00 02 36 72
   15 01 00 00 00 00 02 37 10
   15 01 00 00 00 00 02 08 c0
   15 01 00 00 00 00 02 ff 10
   05 01 00 00 78 00 02 11 00
   05 01 00 00 32 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 0a 00 02 28 00
     05 01 00 00 3c 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [e2 36 24 00 66 6a 28 38 2a 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x2d>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-pan-physical-width-dimension = <74>;
  qcom,mdss-pan-physical-height-dimension = <131>;
  qcom,mdss-dsi-min-refresh-rate = <55>;
  qcom,mdss-dsi-max-refresh-rate = <60>;
  qcom,mdss-dsi-pan-enable-dynamic-fps;
  qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";

  qcom,config-select = <&dsi_dual_nt35597_video_config0>;

  dsi_dual_nt35597_video_config0: config0 {
   qcom,split-mode = "dualctl-split";
  };

  dsi_dual_nt35597_video_config1: config1 {
   qcom,split-mode = "pingpong-split";
  };
 };
};
# 14 "../arch/arm64/boot/dts/qcom/msm8998-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-dualmipi-wqxga-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-dualmipi-wqxga-cmd.dtsi"
&mdss_mdp {
 dsi_dual_nt35597_cmd: qcom,mdss_dsi_nt35597_wqxga_cmd{
  qcom,mdss-dsi-panel-name =
   "Dual nt35597 cmd mode dsi panel without DSC";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <32>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,adjust-timer-wakeup-ms = <1>;
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-pan-physical-width-dimension = <74>;
  qcom,mdss-pan-physical-height-dimension = <131>;
  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x2d>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,ulps-enabled;
  qcom,mdss-dsi-on-command = [15 01 00 00 10 00 02 ff 10
   15 01 00 00 10 00 02 fb 01
   15 01 00 00 10 00 02 ba 03
   15 01 00 00 10 00 02 e5 01
   15 01 00 00 10 00 02 35 00
   15 01 00 00 10 00 02 bb 10
   15 01 00 00 10 00 02 b0 03
   15 01 00 00 10 00 02 ff e0
   15 01 00 00 10 00 02 fb 01
   15 01 00 00 10 00 02 6b 3d
   15 01 00 00 10 00 02 6c 3d
   15 01 00 00 10 00 02 6d 3d
   15 01 00 00 10 00 02 6e 3d
   15 01 00 00 10 00 02 6f 3d
   15 01 00 00 10 00 02 35 02
   15 01 00 00 10 00 02 36 72
   15 01 00 00 10 00 02 37 10
   15 01 00 00 10 00 02 08 c0
   15 01 00 00 10 00 02 ff 24
   15 01 00 00 10 00 02 fb 01
   15 01 00 00 10 00 02 c6 06
   15 01 00 00 10 00 02 ff 10
   05 01 00 00 a0 00 02 11 00
   05 01 00 00 a0 00 02 29 00];

  qcom,mdss-dsi-off-command = [05 01 00 00 0a 00 02 28 00
   05 01 00 00 3c 00 02 10 00];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

  qcom,config-select = <&dsi_dual_nt35597_cmd_config0>;

  dsi_dual_nt35597_cmd_config0: config0 {
   qcom,split-mode = "dualctl-split";
  };

  dsi_dual_nt35597_cmd_config1: config1 {
   qcom,split-mode = "pingpong-split";
  };
 };
};
# 15 "../arch/arm64/boot/dts/qcom/msm8998-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-truly-dualmipi-wqxga-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-truly-dualmipi-wqxga-video.dtsi"
&mdss_mdp {
 dsi_dual_nt35597_truly_video: qcom,mdss_dsi_nt35597_wqxga_video_truly {
  qcom,mdss-dsi-panel-name =
   "Dual nt35597 video mode dsi truly panel without DSC";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <32>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0x3ff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [

   15 01 00 00 00 00 02 FF 20
   15 01 00 00 00 00 02 FB 01
   15 01 00 00 00 00 02 00 01
   15 01 00 00 00 00 02 01 55
   15 01 00 00 00 00 02 02 45
   15 01 00 00 00 00 02 05 40
   15 01 00 00 00 00 02 06 19
   15 01 00 00 00 00 02 07 1E
   15 01 00 00 00 00 02 0B 73
   15 01 00 00 00 00 02 0C 73
   15 01 00 00 00 00 02 0E B0
   15 01 00 00 00 00 02 0F AE
   15 01 00 00 00 00 02 11 B8
   15 01 00 00 00 00 02 13 00
   15 01 00 00 00 00 02 58 80
   15 01 00 00 00 00 02 59 01
   15 01 00 00 00 00 02 5A 00
   15 01 00 00 00 00 02 5B 01
   15 01 00 00 00 00 02 5C 80
   15 01 00 00 00 00 02 5D 81
   15 01 00 00 00 00 02 5E 00
   15 01 00 00 00 00 02 5F 01
   15 01 00 00 00 00 02 72 11
   15 01 00 00 00 00 02 68 03

   15 01 00 00 00 00 02 FF 24
   15 01 00 00 00 00 02 FB 01
   15 01 00 00 00 00 02 00 1C
   15 01 00 00 00 00 02 01 0B
   15 01 00 00 00 00 02 02 0C
   15 01 00 00 00 00 02 03 01
   15 01 00 00 00 00 02 04 0F
   15 01 00 00 00 00 02 05 10
   15 01 00 00 00 00 02 06 10
   15 01 00 00 00 00 02 07 10
   15 01 00 00 00 00 02 08 89
   15 01 00 00 00 00 02 09 8A
   15 01 00 00 00 00 02 0A 13
   15 01 00 00 00 00 02 0B 13
   15 01 00 00 00 00 02 0C 15
   15 01 00 00 00 00 02 0D 15
   15 01 00 00 00 00 02 0E 17
   15 01 00 00 00 00 02 0F 17
   15 01 00 00 00 00 02 10 1C
   15 01 00 00 00 00 02 11 0B
   15 01 00 00 00 00 02 12 0C
   15 01 00 00 00 00 02 13 01
   15 01 00 00 00 00 02 14 0F
   15 01 00 00 00 00 02 15 10
   15 01 00 00 00 00 02 16 10
   15 01 00 00 00 00 02 17 10
   15 01 00 00 00 00 02 18 89
   15 01 00 00 00 00 02 19 8A
   15 01 00 00 00 00 02 1A 13
   15 01 00 00 00 00 02 1B 13
   15 01 00 00 00 00 02 1C 15
   15 01 00 00 00 00 02 1D 15
   15 01 00 00 00 00 02 1E 17
   15 01 00 00 00 00 02 1F 17

   15 01 00 00 00 00 02 20 40
   15 01 00 00 00 00 02 21 01
   15 01 00 00 00 00 02 22 00
   15 01 00 00 00 00 02 23 40
   15 01 00 00 00 00 02 24 40
   15 01 00 00 00 00 02 25 6D
   15 01 00 00 00 00 02 26 40
   15 01 00 00 00 00 02 27 40

   15 01 00 00 00 00 02 E0 00
   15 01 00 00 00 00 02 DC 21
   15 01 00 00 00 00 02 DD 22
   15 01 00 00 00 00 02 DE 07
   15 01 00 00 00 00 02 DF 07
   15 01 00 00 00 00 02 E3 6D
   15 01 00 00 00 00 02 E1 07
   15 01 00 00 00 00 02 E2 07

   15 01 00 00 00 00 02 29 D8
   15 01 00 00 00 00 02 2A 2A

   15 01 00 00 00 00 02 4B 03
   15 01 00 00 00 00 02 4C 11
   15 01 00 00 00 00 02 4D 10
   15 01 00 00 00 00 02 4E 01
   15 01 00 00 00 00 02 4F 01
   15 01 00 00 00 00 02 50 10
   15 01 00 00 00 00 02 51 00
   15 01 00 00 00 00 02 52 80
   15 01 00 00 00 00 02 53 00
   15 01 00 00 00 00 02 56 00
   15 01 00 00 00 00 02 54 07
   15 01 00 00 00 00 02 58 07
   15 01 00 00 00 00 02 55 25

   15 01 00 00 00 00 02 5B 43
   15 01 00 00 00 00 02 5C 00
   15 01 00 00 00 00 02 5F 73
   15 01 00 00 00 00 02 60 73
   15 01 00 00 00 00 02 63 22
   15 01 00 00 00 00 02 64 00
   15 01 00 00 00 00 02 67 08
   15 01 00 00 00 00 02 68 04

   15 01 00 00 00 00 02 72 02

   15 01 00 00 00 00 02 7A 80
   15 01 00 00 00 00 02 7B 91
   15 01 00 00 00 00 02 7C D8
   15 01 00 00 00 00 02 7D 60
   15 01 00 00 00 00 02 7F 15
   15 01 00 00 00 00 02 75 15

   15 01 00 00 00 00 02 B3 C0
   15 01 00 00 00 00 02 B4 00
   15 01 00 00 00 00 02 B5 00

   15 01 00 00 00 00 02 78 00
   15 01 00 00 00 00 02 79 00
   15 01 00 00 00 00 02 80 00
   15 01 00 00 00 00 02 83 00

   15 01 00 00 00 00 02 93 0A
   15 01 00 00 00 00 02 94 0A

   15 01 00 00 00 00 02 8A 00
   15 01 00 00 00 00 02 9B FF

   15 01 00 00 00 00 02 9D B0
   15 01 00 00 00 00 02 9F 63
   15 01 00 00 00 00 02 98 10

   15 01 00 00 00 00 02 EC 00

   15 01 00 00 00 00 02 FF 10

   15 01 00 00 00 00 04 3B 03 0A 0A

   15 01 00 00 00 00 02 35 00

   15 01 00 00 00 00 02 E5 01

   15 01 00 00 00 00 02 BB 03

   15 01 00 00 00 00 02 FB 01

   05 01 00 00 78 00 02 11 00
   05 01 00 00 78 00 02 29 00
   ];
  qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [e2 36 24 00 66 6a 28 38 2a 03
    04 00];
  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x2d>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 20>, <1 50>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-pan-physical-width-dimension = <74>;
  qcom,mdss-pan-physical-height-dimension = <131>;

  qcom,config-select = <&dsi_dual_nt35597_truly_video_config0>;

  dsi_dual_nt35597_truly_video_config0: config0 {
   qcom,split-mode = "dualctl-split";
  };


 };
};
# 16 "../arch/arm64/boot/dts/qcom/msm8998-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-truly-dualmipi-wqxga-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-truly-dualmipi-wqxga-cmd.dtsi"
&mdss_mdp {
 dsi_dual_nt35597_truly_cmd: qcom,mdss_dsi_nt35597_truly_wqxga_cmd{
  qcom,mdss-dsi-panel-name =
   "Dual nt35597 cmd mode dsi truly panel without DSC";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <32>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,adjust-timer-wakeup-ms = <1>;
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x2d>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,ulps-enabled;
  qcom,mdss-dsi-on-command = [

   15 01 00 00 00 00 02 FF 20
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 00 01
   15 01 00 00 00 00 02 01 55
   15 01 00 00 00 00 02 02 45
   15 01 00 00 00 00 02 05 40
   15 01 00 00 00 00 02 06 19
   15 01 00 00 00 00 02 07 1E
   15 01 00 00 00 00 02 0B 73
   15 01 00 00 00 00 02 0C 73
   15 01 00 00 00 00 02 0E B0
   15 01 00 00 00 00 02 0F AE
   15 01 00 00 00 00 02 11 B8
   15 01 00 00 00 00 02 13 00
   15 01 00 00 00 00 02 58 80
   15 01 00 00 00 00 02 59 01
   15 01 00 00 00 00 02 5A 00
   15 01 00 00 00 00 02 5B 01
   15 01 00 00 00 00 02 5C 80
   15 01 00 00 00 00 02 5D 81
   15 01 00 00 00 00 02 5E 00
   15 01 00 00 00 00 02 5F 01
   15 01 00 00 00 00 02 72 11
   15 01 00 00 00 00 02 68 03

   15 01 00 00 00 00 02 ff 24
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 00 1C
   15 01 00 00 00 00 02 01 0B
   15 01 00 00 00 00 02 02 0C
   15 01 00 00 00 00 02 03 01
   15 01 00 00 00 00 02 04 0F
   15 01 00 00 00 00 02 05 10
   15 01 00 00 00 00 02 06 10
   15 01 00 00 00 00 02 07 10
   15 01 00 00 00 00 02 08 89
   15 01 00 00 00 00 02 09 8A
   15 01 00 00 00 00 02 0A 13
   15 01 00 00 00 00 02 0B 13
   15 01 00 00 00 00 02 0C 15
   15 01 00 00 00 00 02 0D 15
   15 01 00 00 00 00 02 0E 17
   15 01 00 00 00 00 02 0F 17
   15 01 00 00 00 00 02 10 1C
   15 01 00 00 00 00 02 11 0B
   15 01 00 00 00 00 02 12 0C
   15 01 00 00 00 00 02 13 01
   15 01 00 00 00 00 02 14 0F
   15 01 00 00 00 00 02 15 10
   15 01 00 00 00 00 02 16 10
   15 01 00 00 00 00 02 17 10
   15 01 00 00 00 00 02 18 89
   15 01 00 00 00 00 02 19 8A
   15 01 00 00 00 00 02 1A 13
   15 01 00 00 00 00 02 1B 13
   15 01 00 00 00 00 02 1C 15
   15 01 00 00 00 00 02 1D 15
   15 01 00 00 00 00 02 1E 17
   15 01 00 00 00 00 02 1F 17

   15 01 00 00 00 00 02 20 40
   15 01 00 00 00 00 02 21 01
   15 01 00 00 00 00 02 22 00
   15 01 00 00 00 00 02 23 40
   15 01 00 00 00 00 02 24 40
   15 01 00 00 00 00 02 25 6D
   15 01 00 00 00 00 02 26 40
   15 01 00 00 00 00 02 27 40

   15 01 00 00 00 00 02 E0 00
   15 01 00 00 00 00 02 DC 21
   15 01 00 00 00 00 02 DD 22
   15 01 00 00 00 00 02 DE 07
   15 01 00 00 00 00 02 DF 07
   15 01 00 00 00 00 02 E3 6D
   15 01 00 00 00 00 02 E1 07
   15 01 00 00 00 00 02 E2 07

   15 01 00 00 00 00 02 29 D8
   15 01 00 00 00 00 02 2A 2A

   15 01 00 00 00 00 02 4B 03
   15 01 00 00 00 00 02 4C 11
   15 01 00 00 00 00 02 4D 10
   15 01 00 00 00 00 02 4E 01
   15 01 00 00 00 00 02 4F 01
   15 01 00 00 00 00 02 50 10
   15 01 00 00 00 00 02 51 00
   15 01 00 00 00 00 02 52 80
   15 01 00 00 00 00 02 53 00
   15 01 00 00 00 00 02 56 00
   15 01 00 00 00 00 02 54 07
   15 01 00 00 00 00 02 58 07
   15 01 00 00 00 00 02 55 25

   15 01 00 00 00 00 02 5B 43
   15 01 00 00 00 00 02 5C 00
   15 01 00 00 00 00 02 5F 73
   15 01 00 00 00 00 02 60 73
   15 01 00 00 00 00 02 63 22
   15 01 00 00 00 00 02 64 00
   15 01 00 00 00 00 02 67 08
   15 01 00 00 00 00 02 68 04

   15 01 00 00 00 00 02 72 02

   15 01 00 00 00 00 02 7A 80
   15 01 00 00 00 00 02 7B 91
   15 01 00 00 00 00 02 7C D8
   15 01 00 00 00 00 02 7D 60
   15 01 00 00 00 00 02 7F 15
   15 01 00 00 00 00 02 75 15

   15 01 00 00 00 00 02 B3 C0
   15 01 00 00 00 00 02 B4 00
   15 01 00 00 00 00 02 B5 00

   15 01 00 00 00 00 02 78 00
   15 01 00 00 00 00 02 79 00
   15 01 00 00 00 00 02 80 00
   15 01 00 00 00 00 02 83 00

   15 01 00 00 00 00 02 93 0A
   15 01 00 00 00 00 02 94 0A

   15 01 00 00 00 00 02 8A 00
   15 01 00 00 00 00 02 9B FF

   15 01 00 00 00 00 02 9D B0
   15 01 00 00 00 00 02 9F 63
   15 01 00 00 00 00 02 98 10

   15 01 00 00 00 00 02 EC 00

   15 01 00 00 00 00 02 ff 10

   15 01 00 00 00 00 04 3B 03 0A 0A

   15 01 00 00 00 00 02 35 00

   15 01 00 00 00 00 02 E5 01

   15 01 00 00 00 00 02 BB 10

   15 01 00 00 00 00 02 FB 01

   05 01 00 00 78 00 02 11 00
   05 01 00 00 78 00 02 29 00
   ];
  qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00
   05 01 00 00 78 00 02 10 00];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-pan-physical-width-dimension = <74>;
  qcom,mdss-pan-physical-height-dimension = <131>;

  qcom,config-select = <&dsi_dual_nt35597_truly_cmd_config0>;

  dsi_dual_nt35597_truly_cmd_config0: config0 {
   qcom,split-mode = "dualctl-split";
  };
 };
};
# 17 "../arch/arm64/boot/dts/qcom/msm8998-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-dsc-wqxga-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-dsc-wqxga-video.dtsi"
&mdss_mdp {
 dsi_nt35597_dsc_video: qcom,mdss_dsi_nt35597_dsc_wqxga_video {
  qcom,mdss-dsi-panel-name = "NT35597 video mode dsc dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1440>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <32>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-panel-hdr-enabled;
  qcom,mdss-dsi-panel-hdr-color-primaries = <14500 15500 32000
   17000 15500 30000 8000 3000>;
  qcom,mdss-dsi-panel-peak-brightness = <4200000>;
  qcom,mdss-dsi-panel-blackness-level = <3230>;
  qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 10
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 ba 03
   15 01 00 00 00 00 02 e5 01
   15 01 00 00 00 00 02 b0 03
   39 01 00 00 00 00 06 3B 03 08 08 2e 64
   15 01 00 00 00 00 02 ff 28
   15 01 00 00 00 00 02 7a 02
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 ff 10
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 c0 03
   15 01 00 00 00 00 02 bb 03
   15 01 00 00 00 00 02 ff e0
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 6b 3d
   15 01 00 00 00 00 02 6c 3d
   15 01 00 00 00 00 02 6d 3d
   15 01 00 00 00 00 02 6e 3d
   15 01 00 00 00 00 02 6f 3d
   15 01 00 00 00 00 02 35 02
   15 01 00 00 00 00 02 36 72
   15 01 00 00 00 00 02 37 10
   15 01 00 00 00 00 02 08 c0
   15 01 00 00 00 00 02 ff 10
   05 01 00 00 a0 00 01 11
   05 01 00 00 00 00 01 29
   07 01 00 00 0a 00 01 01];

  qcom,mdss-dsi-off-command = [05 01 00 00 0a 00 02 28 00
     05 01 00 00 0a 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [e2 36 24 00 66 6a 28 38 2a 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0xb>;
  qcom,mdss-dsi-t-clk-pre = <0x24>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-pan-physical-width-dimension = <74>;
  qcom,mdss-pan-physical-height-dimension = <131>;

  qcom,compression-mode = "dsc";
  qcom,config-select = <&dsi_nt35597_dsc_video_config0>;

  dsi_nt35597_dsc_video_config0: config0 {
   qcom,mdss-dsc-encoders = <1>;
   qcom,mdss-dsc-slice-height = <16>;
   qcom,mdss-dsc-slice-width = <720>;
   qcom,mdss-dsc-slice-per-pkt = <2>;

   qcom,mdss-dsc-bit-per-component = <8>;
   qcom,mdss-dsc-bit-per-pixel = <8>;
   qcom,mdss-dsc-block-prediction-enable;
  };

  dsi_nt35597_dsc_video_config1: config1 {
   qcom,lm-split = <720 720>;
   qcom,mdss-dsc-encoders = <1>;
   qcom,mdss-dsc-slice-height = <16>;
   qcom,mdss-dsc-slice-width = <720>;
   qcom,mdss-dsc-slice-per-pkt = <2>;

   qcom,mdss-dsc-bit-per-component = <8>;
   qcom,mdss-dsc-bit-per-pixel = <8>;
   qcom,mdss-dsc-block-prediction-enable;
  };

  dsi_nt35597_dsc_video_config2: config2 {
   qcom,lm-split = <720 720>;
   qcom,mdss-dsc-encoders = <2>;
   qcom,mdss-dsc-slice-height = <16>;
   qcom,mdss-dsc-slice-width = <720>;
   qcom,mdss-dsc-slice-per-pkt = <2>;

   qcom,mdss-dsc-bit-per-component = <8>;
   qcom,mdss-dsc-bit-per-pixel = <8>;
   qcom,mdss-dsc-block-prediction-enable;
  };
 };
};
# 18 "../arch/arm64/boot/dts/qcom/msm8998-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-dsc-wqxga-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-dsc-wqxga-cmd.dtsi"
&mdss_mdp {
 dsi_nt35597_dsc_cmd: qcom,mdss_dsi_nt35597_dsc_wqxga_cmd {
  qcom,mdss-dsi-panel-name = "NT35597 cmd mode dsc dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1440>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <32>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [e2 36 24 00 66 6a 28 38 2a 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0xb>;
  qcom,mdss-dsi-t-clk-pre = <0x24>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-pan-physical-width-dimension = <74>;
  qcom,mdss-pan-physical-height-dimension = <131>;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,ulps-enabled;
  qcom,mdss-dsi-panel-hdr-enabled;
  qcom,mdss-dsi-panel-hdr-color-primaries = <14500 15500 32000
   17000 15500 30000 8000 3000>;
  qcom,mdss-dsi-panel-peak-brightness = <4200000>;
  qcom,mdss-dsi-panel-blackness-level = <3230>;
  qcom,adjust-timer-wakeup-ms = <1>;
  qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 10
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 ba 03
   15 01 00 00 00 00 02 e5 01
   15 01 00 00 00 00 02 b0 03
   15 01 00 00 00 00 02 ff 28
   15 01 00 00 00 00 02 7a 02
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 ff 10
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 c0 03
   15 01 00 00 00 00 02 bb 10
   15 01 00 00 00 00 02 ff e0
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 6b 3d
   15 01 00 00 00 00 02 6c 3d
   15 01 00 00 00 00 02 6d 3d
   15 01 00 00 00 00 02 6e 3d
   15 01 00 00 00 00 02 6f 3d
   15 01 00 00 00 00 02 35 02
   15 01 00 00 00 00 02 36 72
   15 01 00 00 00 00 02 37 10
   15 01 00 00 00 00 02 08 c0
   15 01 00 00 00 00 02 ff 24
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 c6 06
   15 01 00 00 00 00 02 ff 10
   05 01 00 00 a0 00 01 11
   05 01 00 00 00 00 01 29
   07 01 00 00 0a 00 02 01 00];

  qcom,mdss-dsi-post-panel-on-command = [05 01 00 00 a0 00 01 29];

  qcom,mdss-dsi-off-command = [05 01 00 00 0a 00 02 28 00
     05 01 00 00 0a 00 02 10 00];

  qcom,compression-mode = "dsc";
  qcom,config-select = <&dsi_nt35597_dsc_cmd_config2>;

  dsi_nt35597_dsc_cmd_config0: config0 {
   qcom,mdss-dsc-encoders = <1>;
   qcom,mdss-dsc-slice-height = <16>;
   qcom,mdss-dsc-slice-width = <720>;
   qcom,mdss-dsc-slice-per-pkt = <2>;

   qcom,mdss-dsc-bit-per-component = <8>;
   qcom,mdss-dsc-bit-per-pixel = <8>;
   qcom,mdss-dsc-block-prediction-enable;
  };

  dsi_nt35597_dsc_cmd_config1: config1 {
   qcom,lm-split = <720 720>;
   qcom,mdss-dsc-encoders = <1>;
   qcom,mdss-dsc-slice-height = <16>;
   qcom,mdss-dsc-slice-width = <720>;
   qcom,mdss-dsc-slice-per-pkt = <2>;

   qcom,mdss-dsc-bit-per-component = <8>;
   qcom,mdss-dsc-bit-per-pixel = <8>;
   qcom,mdss-dsc-block-prediction-enable;
  };

  dsi_nt35597_dsc_cmd_config2: config2 {
   qcom,lm-split = <720 720>;
   qcom,mdss-dsc-encoders = <2>;
   qcom,mdss-dsc-slice-height = <16>;
   qcom,mdss-dsc-slice-width = <720>;
   qcom,mdss-dsc-slice-per-pkt = <2>;

   qcom,mdss-dsc-bit-per-component = <8>;
   qcom,mdss-dsc-bit-per-pixel = <8>;
   qcom,mdss-dsc-block-prediction-enable;
  };
 };
};
# 19 "../arch/arm64/boot/dts/qcom/msm8998-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-sharp-dsc-4k-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-sharp-dsc-4k-video.dtsi"
&mdss_mdp {
 dsi_sharp_4k_dsc_video: qcom,mdss_dsi_sharp_4k_dsc_video {
  qcom,mdss-dsi-panel-name = "Sharp 4k video mode dsc dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <3840>;
  qcom,mdss-dsi-h-front-porch = <30>;
  qcom,mdss-dsi-h-back-porch = <100>;
  qcom,mdss-dsi-h-pulse-width = <4>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [d9 6a 48 00 b0 b0 52 6c 57 03 04
   00];
  qcom,mdss-dsi-t-clk-post = <0xc>;
  qcom,mdss-dsi-t-clk-pre = <0x28>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 20>, <1 20>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-pan-physical-width-dimension = <68>;
  qcom,mdss-pan-physical-height-dimension = <121>;

  qcom,adjust-timer-wakeup-ms = <1>;
  qcom,mdss-dsi-on-command = [
   39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00
   0f 03 19 01 97
   39 01 00 00 00 00 03 92 10 f0
   15 01 00 00 00 00 02 90 03
   15 01 00 00 00 00 02 03 01
   39 01 00 00 00 00 06 f0 55 aa 52 08 04
   15 01 00 00 00 00 02 c0 03
   39 01 00 00 00 00 06 f0 55 aa 52 08 07
   15 01 00 00 00 00 02 ef 01
   39 01 00 00 00 00 06 f0 55 aa 52 08 00
   15 01 00 00 00 00 02 b4 10
   15 01 00 00 00 00 02 35 00
   39 01 00 00 00 00 06 f0 55 aa 52 08 01
   39 01 00 00 00 00 05 ff aa 55 a5 80
   15 01 00 00 00 00 02 6f 01
   15 01 00 00 00 00 02 f3 10
   39 01 00 00 00 00 05 ff aa 55 a5 00
   05 01 00 00 78 00 01 11
   05 01 00 00 78 00 01 29
   ];

  qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00
     05 01 00 00 78 00 02 10 00];

  qcom,compression-mode = "dsc";
  qcom,config-select = <&dsi_sharp_dsc_video_config0>;

  dsi_sharp_dsc_video_config0: config0 {
   qcom,mdss-dsc-encoders = <1>;
   qcom,mdss-dsc-slice-height = <32>;
   qcom,mdss-dsc-slice-width = <1080>;
   qcom,mdss-dsc-slice-per-pkt = <1>;

   qcom,mdss-dsc-bit-per-component = <8>;
   qcom,mdss-dsc-bit-per-pixel = <8>;
   qcom,mdss-dsc-block-prediction-enable;
  };
 };
};
# 20 "../arch/arm64/boot/dts/qcom/msm8998-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-sharp-dsc-4k-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-sharp-dsc-4k-cmd.dtsi"
&mdss_mdp {
 dsi_sharp_4k_dsc_cmd: qcom,mdss_dsi_sharp_4k_dsc_cmd {
  qcom,mdss-dsi-panel-name = "Sharp 4k cmd mode dsc dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <3840>;
  qcom,mdss-dsi-h-front-porch = <30>;
  qcom,mdss-dsi-h-back-porch = <100>;
  qcom,mdss-dsi-h-pulse-width = <4>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [d9 6a 48 00 b0 b0 52 6c 57 03 04
   00];
  qcom,mdss-dsi-t-clk-post = <0xc>;
  qcom,mdss-dsi-t-clk-pre = <0x28>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 20>, <1 20>;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,ulps-enabled;
  qcom,dcs-cmd-by-left;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-pan-physical-width-dimension = <68>;
  qcom,mdss-pan-physical-height-dimension = <121>;

  qcom,adjust-timer-wakeup-ms = <1>;
  qcom,mdss-dsi-on-command = [
   39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00
   0f 03 19 01 97
   39 01 00 00 00 00 03 92 10 f0
   15 01 00 00 00 00 02 90 03
   15 01 00 00 00 00 02 03 01
   39 01 00 00 00 00 06 f0 55 aa 52 08 04
   15 01 00 00 00 00 02 c0 03
   39 01 00 00 00 00 06 f0 55 aa 52 08 07
   15 01 00 00 00 00 02 ef 01
   39 01 00 00 00 00 06 f0 55 aa 52 08 00
   15 01 00 00 00 00 02 b4 01
   15 01 00 00 00 00 02 35 00
   39 01 00 00 00 00 06 f0 55 aa 52 08 01
   39 01 00 00 00 00 05 ff aa 55 a5 80
   15 01 00 00 00 00 02 6f 01
   15 01 00 00 00 00 02 f3 10
   39 01 00 00 00 00 05 ff aa 55 a5 00
   05 01 00 00 78 00 01 11
   05 01 00 00 78 00 01 29
   ];

  qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00
     05 01 00 00 78 00 02 10 00];

  qcom,compression-mode = "dsc";
  qcom,config-select = <&dsi_sharp_dsc_cmd_config0>;

  dsi_sharp_dsc_cmd_config0: config0 {
   qcom,mdss-dsc-encoders = <1>;
   qcom,mdss-dsc-slice-height = <32>;
   qcom,mdss-dsc-slice-width = <1080>;
   qcom,mdss-dsc-slice-per-pkt = <1>;

   qcom,mdss-dsc-bit-per-component = <8>;
   qcom,mdss-dsc-bit-per-pixel = <8>;
   qcom,mdss-dsc-block-prediction-enable;
  };
 };
};
# 21 "../arch/arm64/boot/dts/qcom/msm8998-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-jdi-dualmipi-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-jdi-dualmipi-video.dtsi"
&mdss_mdp {
 dsi_dual_jdi_video: qcom,dsi_jdi_qhd_video {
  qcom,mdss-dsi-panel-name = "Dual JDI video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1280>;
  qcom,mdss-dsi-panel-height = <1440>;
  qcom,mdss-dsi-h-front-porch = <120>;
  qcom,mdss-dsi-h-back-porch = <44>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <4>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,cmd-sync-wait-broadcast;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
  qcom,mdss-dsi-on-command = [05 01 00 00 0a 00 01 00

     15 01 00 00 0a 00 02 3a 77

     39 01 00 00 0a 00 05 2a 00 00 04 ff

     39 01 00 00 0a 00 05 2b 00 00 05 9f

     15 01 00 00 0a 00 02 35 00

     39 01 00 00 0a 00 03 44 00 00

     15 01 00 00 0a 00 02 51 ff

     15 01 00 00 0a 00 02 53 24

     15 01 00 00 0a 00 02 55 00

     05 01 00 00 78 00 01 11

     23 01 00 00 0a 00 02 b0 00

     29 01 00 00 0a 00 02 b3 14

     29 01 00 00 0a 00 14 ce 7d 40 48 56 67
     78 88 98 a7 b5 c3 d1 de e9 f2 fa ff 04
     00
     23 01 00 00 0a 00 02 b0 03

     05 01 00 00 10 00 01 29];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-post-mode-switch-on-command =
   [29 01 00 00 00 00 02 b0 03
   05 01 00 00 0a 00 01 00

   15 01 00 00 0a 00 02 3a 77

   39 01 00 00 0a 00 05 2a 00 00 04 ff

   39 01 00 00 0a 00 05 2b 00 00 05 9f

   15 01 00 00 0a 00 02 35 00

   39 01 00 00 0a 00 03 44 00 00

   15 01 00 00 0a 00 02 51 ff

   15 01 00 00 0a 00 02 53 24

   15 01 00 00 0a 00 02 55 00

   05 01 00 00 78 00 01 11

   05 01 00 00 10 00 01 29];

  qcom,mdss-dsi-post-mode-switch-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,dynamic-mode-switch-enabled;
  qcom,dynamic-mode-switch-type = "dynamic-switch-immediate";
  qcom,video-to-cmd-mode-switch-commands =
   [23 00 00 00 00 00 02 b0 00
   29 00 00 00 00 00 02 b3 0c
   23 01 00 00 00 00 02 b0 03];
  qcom,cmd-to-video-mode-switch-commands =
   [23 00 00 00 00 00 02 b0 00
   29 00 00 00 00 00 02 b3 1c
   23 01 00 00 00 00 02 b0 03];
 };
};
# 22 "../arch/arm64/boot/dts/qcom/msm8998-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-jdi-dualmipi-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-jdi-dualmipi-cmd.dtsi"
&mdss_mdp {
 dsi_dual_jdi_cmd: qcom,mdss_dsi_jdi_qhd_dualmipi_cmd{
  qcom,mdss-dsi-panel-name = "Dual cmd mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1280>;
  qcom,mdss-dsi-panel-height = <1440>;
  qcom,mdss-dsi-h-front-porch = <120>;
  qcom,mdss-dsi-h-back-porch = <44>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <4>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,cmd-sync-wait-broadcast;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-hor-line-idle = <0 40 256>,
      <40 120 128>,
      <120 240 64>;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,ulps-enabled;
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 b0 03
   05 01 00 00 0a 00 01 00

   15 01 00 00 0a 00 02 3a 77

   39 01 00 00 0a 00 05 2a 00 00 04 ff

   39 01 00 00 0a 00 05 2b 00 00 05 9f

   15 01 00 00 0a 00 02 35 00

   39 01 00 00 0a 00 03 44 00 00

   15 01 00 00 0a 00 02 51 ff

   15 01 00 00 0a 00 02 53 24

   15 01 00 00 0a 00 02 55 00

   05 01 00 00 78 00 01 11

   05 01 00 00 10 00 01 29];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-post-mode-switch-on-command =
     [05 01 00 00 0a 00 01 00

     15 01 00 00 0a 00 02 3a 77

     39 01 00 00 0a 00 05 2a 00 00 04 ff

     39 01 00 00 0a 00 05 2b 00 00 05 9f

     15 01 00 00 0a 00 02 35 00

     39 01 00 00 0a 00 03 44 00 00

     15 01 00 00 0a 00 02 51 ff

     15 01 00 00 0a 00 02 53 24

     15 01 00 00 0a 00 02 55 00

     05 01 00 00 78 00 01 11

     23 01 00 00 0a 00 02 b0 00

     29 01 00 00 0a 00 02 b3 14

     29 01 00 00 0a 00 14 ce 7d 40 48 56 67
     78 88 98 a7 b5 c3 d1 de e9 f2 fa ff 04
     00
     23 01 00 00 0a 00 02 b0 03

     05 01 00 00 10 00 01 29];

  qcom,mdss-dsi-post-mode-switch-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command =[05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,dynamic-mode-switch-enabled;
  qcom,dynamic-mode-switch-type = "dynamic-switch-immediate";
  qcom,mode-switch-commands-state = "dsi_hs_mode";
  qcom,video-to-cmd-mode-switch-commands =
   [23 00 00 00 00 00 02 b0 00
   29 00 00 00 00 00 02 b3 0c
   23 01 00 00 00 00 02 b0 03];
  qcom,cmd-to-video-mode-switch-commands =
   [23 00 00 00 00 00 02 b0 00
   29 00 00 00 00 00 02 b3 1c
   23 01 00 00 00 00 02 b0 03];
 };
};
# 23 "../arch/arm64/boot/dts/qcom/msm8998-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-sharp-1080p-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-sharp-1080p-cmd.dtsi"
&mdss_mdp {
 dsi_sharp_1080_cmd: qcom,mdss_dsi_sharp_1080p_cmd {
  qcom,mdss-dsi-panel-name = "sharp 1080p cmd mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-panel-clockrate = <850000000>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <0>;
  qcom,mdss-dsi-h-back-porch = <0>;
  qcom,mdss-dsi-h-pulse-width = <0>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <0>;
  qcom,mdss-dsi-v-front-porch = <0>;
  qcom,mdss-dsi-v-pulse-width = <0>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-on-command = [
   15 01 00 00 00 00 02 bb 10
   15 01 00 00 00 00 02 b0 03
   05 01 00 00 78 00 01 11
   15 01 00 00 00 00 02 51 ff
   15 01 00 00 00 00 02 53 24
   15 01 00 00 00 00 02 ff 23
   15 01 00 00 00 00 02 08 05
   15 01 00 00 00 00 02 46 90
   15 01 00 00 00 00 02 ff 10
   15 01 00 00 00 00 02 ff f0
   15 01 00 00 00 00 02 92 01
   15 01 00 00 00 00 02 ff 10
   05 01 00 00 28 00 01 29];
  qcom,mdss-dsi-off-command = [
   05 01 00 00 10 00 01 28
   05 01 00 00 40 00 01 10];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [e7 36 24 00 66 6a 2a 3a 2d 03 04
   00];
  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x2e>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
 };
};
# 24 "../arch/arm64/boot/dts/qcom/msm8998-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-jdi-1080p-video.dtsi" 1
# 19 "../arch/arm64/boot/dts/qcom/dsi-panel-jdi-1080p-video.dtsi"
&mdss_mdp {
 dsi_jdi_1080p_video: qcom,mdss_dsi_jdi_1080p_video {
  qcom,mdss-dsi-panel-name = "jdi 1080p video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <96>;
  qcom,mdss-dsi-h-back-porch = <64>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <16>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 55 00
    15 01 00 00 00 00 02 53 2C
    15 01 00 00 00 00 02 35 00
    05 01 00 00 78 00 02 29 00
    05 01 00 00 78 00 02 11 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 02 00 02 28 00
     05 01 00 00 79 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings =
     [ce 2e 1e 00 5a 5c 24 30 24 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x2f>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-pan-physical-width-dimension = <61>;
  qcom,mdss-pan-physical-heigth-dimenstion = <110>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,ulps-enabled;
 };
};
# 25 "../arch/arm64/boot/dts/qcom/msm8998-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-sharp-dualmipi-1080p-120hz.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-sharp-dualmipi-1080p-120hz.dtsi"
&mdss_mdp {
 dsi_dual_sharp_1080_120hz_cmd: qcom,mdss_dual_sharp_1080p_120hz_cmd {
  qcom,mdss-dsi-panel-name =
   "sharp 1080p 120hz dual dsi cmd mode panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <120>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <540>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <28>;
  qcom,mdss-dsi-h-back-porch = <4>;
  qcom,mdss-dsi-h-pulse-width = <4>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <12>;
  qcom,mdss-dsi-v-front-porch = <12>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 1>, <1 10>;
  qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 10
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 ba 07
   15 01 00 00 00 00 02 c0 00
   15 01 00 00 00 00 02 bb 10
   15 01 00 00 00 00 02 d9 00
   15 01 00 00 00 00 02 ef 70
   15 01 00 00 00 00 02 f7 80
   39 01 00 00 00 00 06 3b 03 0e 0c 08 1c
   15 01 00 00 00 00 02 e9 0e
   15 01 00 00 00 00 02 ea 0c
   15 01 00 00 00 00 02 35 00
   15 01 00 00 00 00 02 c0 00
   15 01 00 00 00 00 02 ff 20
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 59 6a
   15 01 00 00 00 00 02 0b 1b
   15 01 00 00 00 00 02 61 f7
   15 01 00 00 00 00 02 62 6c
   15 01 00 00 00 00 02 00 01
   15 01 00 00 00 00 02 01 55
   15 01 00 00 00 00 02 04 c8
   15 01 00 00 00 00 02 05 1a
   15 01 00 00 00 00 02 0d 93
   15 01 00 00 00 00 02 0e 93
   15 01 00 00 00 00 02 0f 7e
   15 01 00 00 00 00 02 06 69
   15 01 00 00 00 00 02 07 bc
   15 01 00 00 00 00 02 10 03
   15 01 00 00 00 00 02 11 64
   15 01 00 00 00 00 02 12 5a
   15 01 00 00 00 00 02 13 40
   15 01 00 00 00 00 02 14 40
   15 01 00 00 00 00 02 15 00
   15 01 00 00 00 00 02 33 13
   15 01 00 00 00 00 02 5a 40
   15 01 00 00 00 00 02 5b 40
   15 01 00 00 00 00 02 5e 80
   15 01 00 00 00 00 02 ff 24
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 00 80
   15 01 00 00 00 00 02 14 80
   15 01 00 00 00 00 02 01 80
   15 01 00 00 00 00 02 15 80
   15 01 00 00 00 00 02 02 80
   15 01 00 00 00 00 02 16 80
   15 01 00 00 00 00 02 03 0a
   15 01 00 00 00 00 02 17 0c
   15 01 00 00 00 00 02 04 06
   15 01 00 00 00 00 02 18 08
   15 01 00 00 00 00 02 05 80
   15 01 00 00 00 00 02 19 80
   15 01 00 00 00 00 02 06 80
   15 01 00 00 00 00 02 1a 80
   15 01 00 00 00 00 02 07 80
   15 01 00 00 00 00 02 1b 80
   15 01 00 00 00 00 02 08 80
   15 01 00 00 00 00 02 1c 80
   15 01 00 00 00 00 02 09 80
   15 01 00 00 00 00 02 1d 80
   15 01 00 00 00 00 02 0a 80
   15 01 00 00 00 00 02 1e 80
   15 01 00 00 00 00 02 0b 1a
   15 01 00 00 00 00 02 1f 1b
   15 01 00 00 00 00 02 0c 16
   15 01 00 00 00 00 02 20 17
   15 01 00 00 00 00 02 0d 1c
   15 01 00 00 00 00 02 21 1d
   15 01 00 00 00 00 02 0e 18
   15 01 00 00 00 00 02 22 19
   15 01 00 00 00 00 02 0f 0e
   15 01 00 00 00 00 02 23 10
   15 01 00 00 00 00 02 10 80
   15 01 00 00 00 00 02 24 80
   15 01 00 00 00 00 02 11 80
   15 01 00 00 00 00 02 25 80
   15 01 00 00 00 00 02 12 80
   15 01 00 00 00 00 02 26 80
   15 01 00 00 00 00 02 13 80
   15 01 00 00 00 00 02 27 80
   15 01 00 00 00 00 02 74 ff
   15 01 00 00 00 00 02 75 ff
   15 01 00 00 00 00 02 8d 00
   15 01 00 00 00 00 02 8e 00
   15 01 00 00 00 00 02 8f 9c
   15 01 00 00 00 00 02 90 0c
   15 01 00 00 00 00 02 91 0e
   15 01 00 00 00 00 02 d6 00
   15 01 00 00 00 00 02 d7 20
   15 01 00 00 00 00 02 d8 00
   15 01 00 00 00 00 02 d9 88
   15 01 00 00 00 00 02 e5 05
   15 01 00 00 00 00 02 e6 10
   15 01 00 00 00 00 02 54 06
   15 01 00 00 00 00 02 55 05
   15 01 00 00 00 00 02 56 04
   15 01 00 00 00 00 02 58 03
   15 01 00 00 00 00 02 59 33
   15 01 00 00 00 00 02 5a 33
   15 01 00 00 00 00 02 5b 01
   15 01 00 00 00 00 02 5c 00
   15 01 00 00 00 00 02 5d 01
   15 01 00 00 00 00 02 5e 0a
   15 01 00 00 00 00 02 5f 0a
   15 01 00 00 00 00 02 60 0a
   15 01 00 00 00 00 02 61 0a
   15 01 00 00 00 00 02 62 10
   15 01 00 00 00 00 02 63 01
   15 01 00 00 00 00 02 64 00
   15 01 00 00 00 00 02 65 00
   15 01 00 00 00 00 02 ef 00
   15 01 00 00 00 00 02 f0 00
   15 01 00 00 00 00 02 6d 20
   15 01 00 00 00 00 02 66 44
   15 01 00 00 00 00 02 68 01
   15 01 00 00 00 00 02 69 00
   15 01 00 00 00 00 02 67 11
   15 01 00 00 00 00 02 6a 06
   15 01 00 00 00 00 02 6b 31
   15 01 00 00 00 00 02 6c 90
   15 01 00 00 00 00 02 ab c3
   15 01 00 00 00 00 02 b1 49
   15 01 00 00 00 00 02 aa 80
   15 01 00 00 00 00 02 b0 90
   15 01 00 00 00 00 02 b2 a4
   15 01 00 00 00 00 02 b3 00
   15 01 00 00 00 00 02 b4 23
   15 01 00 00 00 00 02 b5 00
   15 01 00 00 00 00 02 b6 00
   15 01 00 00 00 00 02 b7 00
   15 01 00 00 00 00 02 b8 00
   15 01 00 00 00 00 02 b9 00
   15 01 00 00 00 00 02 ba 00
   15 01 00 00 00 00 02 bb 00
   15 01 00 00 00 00 02 bc 00
   15 01 00 00 00 00 02 bd 00
   15 01 00 00 00 00 02 be 00
   15 01 00 00 00 00 02 bf 00
   15 01 00 00 00 00 02 c0 00
   15 01 00 00 00 00 02 c7 40
   15 01 00 00 00 00 02 c9 00
   15 01 00 00 00 00 02 c1 2a
   15 01 00 00 00 00 02 c2 2a
   15 01 00 00 00 00 02 c3 00
   15 01 00 00 00 00 02 c4 00
   15 01 00 00 00 00 02 c5 00
   15 01 00 00 00 00 02 c6 00
   15 01 00 00 00 00 02 c8 ab
   15 01 00 00 00 00 02 ca 00
   15 01 00 00 00 00 02 cb 00
   15 01 00 00 00 00 02 cc 20
   15 01 00 00 00 00 02 cd 40
   15 01 00 00 00 00 02 ce a8
   15 01 00 00 00 00 02 cf a8
   15 01 00 00 00 00 02 d0 00
   15 01 00 00 00 00 02 d1 00
   15 01 00 00 00 00 02 d2 00
   15 01 00 00 00 00 02 d3 00
   15 01 00 00 00 00 02 af 01
   15 01 00 00 00 00 02 a4 1e
   15 01 00 00 00 00 02 95 41
   15 01 00 00 00 00 02 96 03
   15 01 00 00 00 00 02 98 00
   15 01 00 00 00 00 02 9a 9a
   15 01 00 00 00 00 02 9b 03
   15 01 00 00 00 00 02 9d 80
   15 01 00 00 00 00 02 ff 26
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 fa d0
   15 01 00 00 00 00 02 6b 80
   15 01 00 00 00 00 02 6c 5c
   15 01 00 00 00 00 02 6d 0c
   15 01 00 00 00 00 02 6e 0e
   15 01 00 00 00 00 02 58 01
   15 01 00 00 00 00 02 59 15
   15 01 00 00 00 00 02 5a 01
   15 01 00 00 00 00 02 5b 00
   15 01 00 00 00 00 02 5c 01
   15 01 00 00 00 00 02 5d 2b
   15 01 00 00 00 00 02 74 00
   15 01 00 00 00 00 02 75 ba
   15 01 00 00 00 00 02 81 0a
   15 01 00 00 00 00 02 4e 81
   15 01 00 00 00 00 02 4f 83
   15 01 00 00 00 00 02 51 00
   15 01 00 00 00 00 02 53 4d
   15 01 00 00 00 00 02 54 03
   15 01 00 00 00 00 02 ff e0
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 b2 81
   15 01 00 00 00 00 02 62 28
   15 01 00 00 00 00 02 a2 09
   15 01 00 00 00 00 02 b3 01
   15 01 00 00 00 00 02 ed 00
   15 01 00 00 00 00 02 ff 10
   05 01 00 00 78 00 01 11
   15 01 00 00 00 00 02 ff 20
   15 01 00 00 00 00 02 75 00
   15 01 00 00 00 00 02 76 71
   15 01 00 00 00 00 02 77 00
   15 01 00 00 00 00 02 78 84
   15 01 00 00 00 00 02 79 00
   15 01 00 00 00 00 02 7a a5
   15 01 00 00 00 00 02 7b 00
   15 01 00 00 00 00 02 7c bb
   15 01 00 00 00 00 02 7d 00
   15 01 00 00 00 00 02 7e ce
   15 01 00 00 00 00 02 7f 00
   15 01 00 00 00 00 02 80 e0
   15 01 00 00 00 00 02 81 00
   15 01 00 00 00 00 02 82 ef
   15 01 00 00 00 00 02 83 00
   15 01 00 00 00 00 02 84 ff
   15 01 00 00 00 00 02 85 01
   15 01 00 00 00 00 02 86 0b
   15 01 00 00 00 00 02 87 01
   15 01 00 00 00 00 02 88 38
   15 01 00 00 00 00 02 89 01
   15 01 00 00 00 00 02 8a 5b
   15 01 00 00 00 00 02 8b 01
   15 01 00 00 00 00 02 8c 95
   15 01 00 00 00 00 02 8d 01
   15 01 00 00 00 00 02 8e c4
   15 01 00 00 00 00 02 8f 02
   15 01 00 00 00 00 02 90 0d
   15 01 00 00 00 00 02 91 02
   15 01 00 00 00 00 02 92 4a
   15 01 00 00 00 00 02 93 02
   15 01 00 00 00 00 02 94 4c
   15 01 00 00 00 00 02 95 02
   15 01 00 00 00 00 02 96 85
   15 01 00 00 00 00 02 97 02
   15 01 00 00 00 00 02 98 c3
   15 01 00 00 00 00 02 99 02
   15 01 00 00 00 00 02 9a e9
   15 01 00 00 00 00 02 9b 03
   15 01 00 00 00 00 02 9c 16
   15 01 00 00 00 00 02 9d 03
   15 01 00 00 00 00 02 9e 34
   15 01 00 00 00 00 02 9f 03
   15 01 00 00 00 00 02 a0 56
   15 01 00 00 00 00 02 a2 03
   15 01 00 00 00 00 02 a3 62
   15 01 00 00 00 00 02 a4 03
   15 01 00 00 00 00 02 a5 6c
   15 01 00 00 00 00 02 a6 03
   15 01 00 00 00 00 02 a7 74
   15 01 00 00 00 00 02 a9 03
   15 01 00 00 00 00 02 aa 80
   15 01 00 00 00 00 02 ab 03
   15 01 00 00 00 00 02 ac 89
   15 01 00 00 00 00 02 ad 03
   15 01 00 00 00 00 02 ae 8b
   15 01 00 00 00 00 02 af 03
   15 01 00 00 00 00 02 b0 8d
   15 01 00 00 00 00 02 b1 03
   15 01 00 00 00 00 02 b2 8e
   15 01 00 00 00 00 02 b3 00
   15 01 00 00 00 00 02 b4 71
   15 01 00 00 00 00 02 b5 00
   15 01 00 00 00 00 02 b6 84
   15 01 00 00 00 00 02 b7 00
   15 01 00 00 00 00 02 b8 a5
   15 01 00 00 00 00 02 b9 00
   15 01 00 00 00 00 02 ba bb
   15 01 00 00 00 00 02 bb 00
   15 01 00 00 00 00 02 bc ce
   15 01 00 00 00 00 02 bd 00
   15 01 00 00 00 00 02 be e0
   15 01 00 00 00 00 02 bf 00
   15 01 00 00 00 00 02 c0 ef
   15 01 00 00 00 00 02 c1 00
   15 01 00 00 00 00 02 c2 ff
   15 01 00 00 00 00 02 c3 01
   15 01 00 00 00 00 02 c4 0b
   15 01 00 00 00 00 02 c5 01
   15 01 00 00 00 00 02 c6 38
   15 01 00 00 00 00 02 c7 01
   15 01 00 00 00 00 02 c8 5b
   15 01 00 00 00 00 02 c9 01
   15 01 00 00 00 00 02 ca 95
   15 01 00 00 00 00 02 cb 01
   15 01 00 00 00 00 02 cc c4
   15 01 00 00 00 00 02 cd 02
   15 01 00 00 00 00 02 ce 0d
   15 01 00 00 00 00 02 cf 02
   15 01 00 00 00 00 02 d0 4a
   15 01 00 00 00 00 02 d1 02
   15 01 00 00 00 00 02 d2 4c
   15 01 00 00 00 00 02 d3 02
   15 01 00 00 00 00 02 d4 85
   15 01 00 00 00 00 02 d5 02
   15 01 00 00 00 00 02 d6 c3
   15 01 00 00 00 00 02 d7 02
   15 01 00 00 00 00 02 d8 e9
   15 01 00 00 00 00 02 d9 03
   15 01 00 00 00 00 02 da 16
   15 01 00 00 00 00 02 db 03
   15 01 00 00 00 00 02 dc 34
   15 01 00 00 00 00 02 dd 03
   15 01 00 00 00 00 02 de 56
   15 01 00 00 00 00 02 df 03
   15 01 00 00 00 00 02 e0 62
   15 01 00 00 00 00 02 e1 03
   15 01 00 00 00 00 02 e2 6c
   15 01 00 00 00 00 02 e3 03
   15 01 00 00 00 00 02 e4 74
   15 01 00 00 00 00 02 e5 03
   15 01 00 00 00 00 02 e6 80
   15 01 00 00 00 00 02 e7 03
   15 01 00 00 00 00 02 e8 89
   15 01 00 00 00 00 02 e9 03
   15 01 00 00 00 00 02 ea 8b
   15 01 00 00 00 00 02 eb 03
   15 01 00 00 00 00 02 ec 8d
   15 01 00 00 00 00 02 ed 03
   15 01 00 00 00 00 02 ee 8e
   15 01 00 00 00 00 02 ef 00
   15 01 00 00 00 00 02 f0 71
   15 01 00 00 00 00 02 f1 00
   15 01 00 00 00 00 02 f2 84
   15 01 00 00 00 00 02 f3 00
   15 01 00 00 00 00 02 f4 a5
   15 01 00 00 00 00 02 f5 00
   15 01 00 00 00 00 02 f6 bb
   15 01 00 00 00 00 02 f7 00
   15 01 00 00 00 00 02 f8 ce
   15 01 00 00 00 00 02 f9 00
   15 01 00 00 00 00 02 fa e0
   15 01 00 00 00 00 02 ff 21
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 00 00
   15 01 00 00 00 00 02 01 ef
   15 01 00 00 00 00 02 02 00
   15 01 00 00 00 00 02 03 ff
   15 01 00 00 00 00 02 04 01
   15 01 00 00 00 00 02 05 0b
   15 01 00 00 00 00 02 06 01
   15 01 00 00 00 00 02 07 38
   15 01 00 00 00 00 02 08 01
   15 01 00 00 00 00 02 09 5b
   15 01 00 00 00 00 02 0a 01
   15 01 00 00 00 00 02 0b 95
   15 01 00 00 00 00 02 0c 01
   15 01 00 00 00 00 02 0d c4
   15 01 00 00 00 00 02 0e 02
   15 01 00 00 00 00 02 0f 0d
   15 01 00 00 00 00 02 10 02
   15 01 00 00 00 00 02 11 4a
   15 01 00 00 00 00 02 12 02
   15 01 00 00 00 00 02 13 4c
   15 01 00 00 00 00 02 14 02
   15 01 00 00 00 00 02 15 85
   15 01 00 00 00 00 02 16 02
   15 01 00 00 00 00 02 17 c3
   15 01 00 00 00 00 02 18 02
   15 01 00 00 00 00 02 19 e9
   15 01 00 00 00 00 02 1a 03
   15 01 00 00 00 00 02 1b 16
   15 01 00 00 00 00 02 1c 03
   15 01 00 00 00 00 02 1d 34
   15 01 00 00 00 00 02 1e 03
   15 01 00 00 00 00 02 1f 56
   15 01 00 00 00 00 02 20 03
   15 01 00 00 00 00 02 21 62
   15 01 00 00 00 00 02 22 03
   15 01 00 00 00 00 02 23 6c
   15 01 00 00 00 00 02 24 03
   15 01 00 00 00 00 02 25 74
   15 01 00 00 00 00 02 26 03
   15 01 00 00 00 00 02 27 80
   15 01 00 00 00 00 02 28 03
   15 01 00 00 00 00 02 29 89
   15 01 00 00 00 00 02 2a 03
   15 01 00 00 00 00 02 2b 8b
   15 01 00 00 00 00 02 2d 03
   15 01 00 00 00 00 02 2f 8d
   15 01 00 00 00 00 02 30 03
   15 01 00 00 00 00 02 31 8e
   15 01 00 00 00 00 02 32 00
   15 01 00 00 00 00 02 33 71
   15 01 00 00 00 00 02 34 00
   15 01 00 00 00 00 02 35 84
   15 01 00 00 00 00 02 36 00
   15 01 00 00 00 00 02 37 a5
   15 01 00 00 00 00 02 38 00
   15 01 00 00 00 00 02 39 bb
   15 01 00 00 00 00 02 3a 00
   15 01 00 00 00 00 02 3b ce
   15 01 00 00 00 00 02 3d 00
   15 01 00 00 00 00 02 3f e0
   15 01 00 00 00 00 02 40 00
   15 01 00 00 00 00 02 41 ef
   15 01 00 00 00 00 02 42 00
   15 01 00 00 00 00 02 43 ff
   15 01 00 00 00 00 02 44 01
   15 01 00 00 00 00 02 45 0b
   15 01 00 00 00 00 02 46 01
   15 01 00 00 00 00 02 47 38
   15 01 00 00 00 00 02 48 01
   15 01 00 00 00 00 02 49 5b
   15 01 00 00 00 00 02 4a 01
   15 01 00 00 00 00 02 4b 95
   15 01 00 00 00 00 02 4c 01
   15 01 00 00 00 00 02 4d c4
   15 01 00 00 00 00 02 4e 02
   15 01 00 00 00 00 02 4f 0d
   15 01 00 00 00 00 02 50 02
   15 01 00 00 00 00 02 51 4a
   15 01 00 00 00 00 02 52 02
   15 01 00 00 00 00 02 53 4c
   15 01 00 00 00 00 02 54 02
   15 01 00 00 00 00 02 55 85
   15 01 00 00 00 00 02 56 02
   15 01 00 00 00 00 02 58 c3
   15 01 00 00 00 00 02 59 02
   15 01 00 00 00 00 02 5a e9
   15 01 00 00 00 00 02 5b 03
   15 01 00 00 00 00 02 5c 16
   15 01 00 00 00 00 02 5d 03
   15 01 00 00 00 00 02 5e 34
   15 01 00 00 00 00 02 5f 03
   15 01 00 00 00 00 02 60 56
   15 01 00 00 00 00 02 61 03
   15 01 00 00 00 00 02 62 62
   15 01 00 00 00 00 02 63 03
   15 01 00 00 00 00 02 64 6c
   15 01 00 00 00 00 02 65 03
   15 01 00 00 00 00 02 66 74
   15 01 00 00 00 00 02 67 03
   15 01 00 00 00 00 02 68 80
   15 01 00 00 00 00 02 69 03
   15 01 00 00 00 00 02 6a 89
   15 01 00 00 00 00 02 6b 03
   15 01 00 00 00 00 02 6c 8b
   15 01 00 00 00 00 02 6d 03
   15 01 00 00 00 00 02 6e 8d
   15 01 00 00 00 00 02 6f 03
   15 01 00 00 00 00 02 70 8e
   15 01 00 00 00 00 02 71 00
   15 01 00 00 00 00 02 72 71
   15 01 00 00 00 00 02 73 00
   15 01 00 00 00 00 02 74 84
   15 01 00 00 00 00 02 75 00
   15 01 00 00 00 00 02 76 a5
   15 01 00 00 00 00 02 77 00
   15 01 00 00 00 00 02 78 bb
   15 01 00 00 00 00 02 79 00
   15 01 00 00 00 00 02 7a ce
   15 01 00 00 00 00 02 7b 00
   15 01 00 00 00 00 02 7c e0
   15 01 00 00 00 00 02 7d 00
   15 01 00 00 00 00 02 7e ef
   15 01 00 00 00 00 02 7f 00
   15 01 00 00 00 00 02 80 ff
   15 01 00 00 00 00 02 81 01
   15 01 00 00 00 00 02 82 0b
   15 01 00 00 00 00 02 83 01
   15 01 00 00 00 00 02 84 38
   15 01 00 00 00 00 02 85 01
   15 01 00 00 00 00 02 86 5b
   15 01 00 00 00 00 02 87 01
   15 01 00 00 00 00 02 88 95
   15 01 00 00 00 00 02 89 01
   15 01 00 00 00 00 02 8a c4
   15 01 00 00 00 00 02 8b 02
   15 01 00 00 00 00 02 8c 0d
   15 01 00 00 00 00 02 8d 02
   15 01 00 00 00 00 02 8e 4a
   15 01 00 00 00 00 02 8f 02
   15 01 00 00 00 00 02 90 4c
   15 01 00 00 00 00 02 91 02
   15 01 00 00 00 00 02 92 85
   15 01 00 00 00 00 02 93 02
   15 01 00 00 00 00 02 94 c3
   15 01 00 00 00 00 02 95 02
   15 01 00 00 00 00 02 96 e9
   15 01 00 00 00 00 02 97 03
   15 01 00 00 00 00 02 98 16
   15 01 00 00 00 00 02 99 03
   15 01 00 00 00 00 02 9a 34
   15 01 00 00 00 00 02 9b 03
   15 01 00 00 00 00 02 9c 56
   15 01 00 00 00 00 02 9d 03
   15 01 00 00 00 00 02 9e 62
   15 01 00 00 00 00 02 9f 03
   15 01 00 00 00 00 02 a0 6c
   15 01 00 00 00 00 02 a2 03
   15 01 00 00 00 00 02 a3 74
   15 01 00 00 00 00 02 a4 03
   15 01 00 00 00 00 02 a5 80
   15 01 00 00 00 00 02 a6 03
   15 01 00 00 00 00 02 a7 89
   15 01 00 00 00 00 02 a9 03
   15 01 00 00 00 00 02 aa 8b
   15 01 00 00 00 00 02 ab 03
   15 01 00 00 00 00 02 ac 8d
   15 01 00 00 00 00 02 ad 03
   15 01 00 00 00 00 02 ae 8e
   15 01 00 00 00 00 02 af 00
   15 01 00 00 00 00 02 b0 71
   15 01 00 00 00 00 02 b1 00
   15 01 00 00 00 00 02 b2 84
   15 01 00 00 00 00 02 b3 00
   15 01 00 00 00 00 02 b4 a5
   15 01 00 00 00 00 02 b5 00
   15 01 00 00 00 00 02 b6 bb
   15 01 00 00 00 00 02 b7 00
   15 01 00 00 00 00 02 b8 ce
   15 01 00 00 00 00 02 b9 00
   15 01 00 00 00 00 02 ba e0
   15 01 00 00 00 00 02 bb 00
   15 01 00 00 00 00 02 bc ef
   15 01 00 00 00 00 02 bd 00
   15 01 00 00 00 00 02 be ff
   15 01 00 00 00 00 02 bf 01
   15 01 00 00 00 00 02 c0 0b
   15 01 00 00 00 00 02 c1 01
   15 01 00 00 00 00 02 c2 38
   15 01 00 00 00 00 02 c3 01
   15 01 00 00 00 00 02 c4 5b
   15 01 00 00 00 00 02 c5 01
   15 01 00 00 00 00 02 c6 95
   15 01 00 00 00 00 02 c7 01
   15 01 00 00 00 00 02 c8 c4
   15 01 00 00 00 00 02 c9 02
   15 01 00 00 00 00 02 ca 0d
   15 01 00 00 00 00 02 cb 02
   15 01 00 00 00 00 02 cc 4a
   15 01 00 00 00 00 02 cd 02
   15 01 00 00 00 00 02 ce 4c
   15 01 00 00 00 00 02 cf 02
   15 01 00 00 00 00 02 d0 85
   15 01 00 00 00 00 02 d1 02
   15 01 00 00 00 00 02 d2 c3
   15 01 00 00 00 00 02 d3 02
   15 01 00 00 00 00 02 d4 e9
   15 01 00 00 00 00 02 d5 03
   15 01 00 00 00 00 02 d6 16
   15 01 00 00 00 00 02 d7 03
   15 01 00 00 00 00 02 d8 34
   15 01 00 00 00 00 02 d9 03
   15 01 00 00 00 00 02 da 56
   15 01 00 00 00 00 02 db 03
   15 01 00 00 00 00 02 dc 62
   15 01 00 00 00 00 02 dd 03
   15 01 00 00 00 00 02 de 6c
   15 01 00 00 00 00 02 df 03
   15 01 00 00 00 00 02 e0 74
   15 01 00 00 00 00 02 e1 03
   15 01 00 00 00 00 02 e2 80
   15 01 00 00 00 00 02 e3 03
   15 01 00 00 00 00 02 e4 89
   15 01 00 00 00 00 02 e5 03
   15 01 00 00 00 00 02 e6 8b
   15 01 00 00 00 00 02 e7 03
   15 01 00 00 00 00 02 e8 8d
   15 01 00 00 00 00 02 e9 03
   15 01 00 00 00 00 02 ea 8e
   15 01 00 00 00 00 02 FF 10
   05 01 00 00 00 00 01 29];
  qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10
   05 01 00 00 10 00 01 28
   15 01 00 00 00 00 02 b0 00
   05 01 00 00 40 00 01 10
   15 01 00 00 00 00 02 4f 01];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,cmd-sync-wait-broadcast;
  qcom,cmd-sync-wait-trigger;
  qcom,mdss-tear-check-frame-rate = <12000>;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [d6 32 22 00 60 66 26 36 28 03 04
   00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1b>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;

  qcom,config-select = <&dsi_dual_sharp_cmd_config0>;

  dsi_dual_sharp_cmd_config0: config0 {
   qcom,split-mode = "dualctl-split";
  };
 };
};
# 26 "../arch/arm64/boot/dts/qcom/msm8998-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-jdi-a407-dualmipi-wqhd-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-jdi-a407-dualmipi-wqhd-cmd.dtsi"
&mdss_mdp {
 dsi_dual_jdi_a407_cmd: qcom,mdss_dsi_jdi_a407_wqhd_cmd {
  qcom,mdss-dsi-panel-name = "JDI a407 wqhd cmd mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-panel-clockrate = <838600000>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <16>;
  qcom,mdss-dsi-h-back-porch = <40>;
  qcom,mdss-dsi-h-pulse-width = <4>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <20>;
  qcom,mdss-dsi-v-front-porch = <7>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
   29 01 00 00 01 00 02 00 00
   29 01 00 00 01 00 04 FF 25 03 01
   29 01 00 00 01 00 02 00 80
   29 01 00 00 01 00 03 FF 25 03
   29 01 00 00 01 00 02 00 80
   29 01 00 00 01 00 10
    A7 27 00 FF 01 15 11 02
    98 0F 07 70 69 14 00 00
   29 01 00 00 01 00 02 00 C0
   29 01 00 00 01 00 10
    A7 13 00 FF 01 FF 10 02
    08 0F 07 74 69 14 00 00
   15 01 00 00 00 00 02 35 00
   05 01 00 00 78 00 02 11 00
   05 01 00 00 32 00 02 29 00];
  qcom,mdss-dsi-off-command = [
   05 01 00 00 32 00 02 28 00
   05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";

  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;

  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-te-v-sync-rd-ptr-irq-line = <0x2c>;
  qcom,mdss-dsi-te-dcs-command = <1>;

  qcom,mdss-dsi-lp11-init;
  qcom,adjust-timer-wakeup-ms = <1>;
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 10>, <1 20>;

  qcom,dcs-cmd-by-left;

  qcom,config-select = <&dsi_dual_jdi_a407_cmd_config0>;

  dsi_dual_jdi_a407_cmd_config0: config0 {
   qcom,split-mode = "dualctl-split";
  };

  dsi_dual_jdi_a407_cmd_config1: config1 {
   qcom,split-mode = "pingpong-split";
  };
 };
};
# 27 "../arch/arm64/boot/dts/qcom/msm8998-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-sim-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-sim-video.dtsi"
&mdss_mdp {
 dsi_sim_vid: qcom,mdss_dsi_sim_video {
  qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <640>;
  qcom,mdss-dsi-panel-height = <480>;
  qcom,mdss-dsi-h-front-porch = <8>;
  qcom,mdss-dsi-h-back-porch = <8>;
  qcom,mdss-dsi-h-pulse-width = <8>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <6>;
  qcom,mdss-dsi-v-front-porch = <6>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [00 00 00 00 00 00 00 00 00 00 00 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1b>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 0>, <0 0>, <1 0>;
  qcom,panel-ack-disabled;
 };
};
# 28 "../arch/arm64/boot/dts/qcom/msm8998-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-sim-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-sim-cmd.dtsi"
&mdss_mdp {
 dsi_sim_cmd: qcom,mdss_dsi_sim_cmd{
  qcom,mdss-dsi-panel-name = "Simulator cmd mode dsi DSC panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1440>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <152>;
  qcom,mdss-dsi-h-back-porch = <156>;
  qcom,mdss-dsi-h-pulse-width = <52>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <160>;
  qcom,mdss-dsi-v-front-porch = <150>;
  qcom,mdss-dsi-v-pulse-width = <100>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-hor-line-idle = <0 40 256>,
      <40 120 128>,
      <120 240 64>;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 b0 03
   05 01 00 00 0a 00 01 00

   15 01 00 00 0a 00 02 3a 77

   39 01 00 00 0a 00 05 2a 00 00 04 ff

   39 01 00 00 0a 00 05 2b 00 00 05 9f

   15 01 00 00 0a 00 02 35 00

   39 01 00 00 0a 00 03 44 00 00

   15 01 00 00 0a 00 02 51 ff

   15 01 00 00 0a 00 02 53 24

   15 01 00 00 0a 00 02 55 00

   05 01 00 00 78 00 01 11

   05 01 00 00 10 00 01 29];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,panel-ack-disabled;

  qcom,ulps-enabled;

  qcom,partial-update-enabled = "single_roi";
  qcom,panel-roi-alignment=<720 32 720 32 720 32>;

  qcom,compression-mode = "dsc";
  qcom,config-select = <&dsi_sim_single_dsi_dsc_cmd_config0>;
  dsi_sim_single_dsi_dsc_cmd_config0: config0 {
   qcom,lm-split = <720 720>;
   qcom,mdss-dsc-encoders = <2>;
   qcom,mdss-dsc-slice-height = <32>;
   qcom,mdss-dsc-slice-width = <720>;
   qcom,mdss-dsc-slice-per-pkt = <1>;
   qcom,mdss-dsc-bit-per-component = <8>;
   qcom,mdss-dsc-bit-per-pixel = <8>;
   qcom,mdss-dsc-block-prediction-enable;
  };
 };
};
# 29 "../arch/arm64/boot/dts/qcom/msm8998-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-sim-dualmipi-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-sim-dualmipi-video.dtsi"
&mdss_mdp {
 dsi_dual_sim_vid: qcom,mdss_dsi_dual_sim_video {
  qcom,mdss-dsi-panel-name = "Sim dual video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1280>;
  qcom,mdss-dsi-panel-height = <1440>;
  qcom,mdss-dsi-h-front-porch = <120>;
  qcom,mdss-dsi-h-back-porch = <44>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <4>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-panel-broadcast-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 200>, <1 20>;
  qcom,panel-ack-disabled;
 };
};
# 30 "../arch/arm64/boot/dts/qcom/msm8998-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-sim-dualmipi-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-sim-dualmipi-cmd.dtsi"
&mdss_mdp {
 dsi_dual_sim_cmd: qcom,mdss_dsi_dual_sim_cmd {
  qcom,mdss-dsi-panel-name = "Sim dual cmd mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1280>;
  qcom,mdss-dsi-panel-height = <1440>;
  qcom,mdss-dsi-h-front-porch = <120>;
  qcom,mdss-dsi-h-back-porch = <44>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <4>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,cmd-sync-wait-broadcast;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-hor-line-idle = <0 40 256>,
      <40 120 128>,
      <120 240 64>;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 b0 03
   05 01 00 00 0a 00 01 00

   15 01 00 00 0a 00 02 3a 77

   39 01 00 00 0a 00 05 2a 00 00 04 ff

   39 01 00 00 0a 00 05 2b 00 00 05 9f

   15 01 00 00 0a 00 02 35 00

   39 01 00 00 0a 00 03 44 00 00

   15 01 00 00 0a 00 02 51 ff

   15 01 00 00 0a 00 02 53 24

   15 01 00 00 0a 00 02 55 00

   05 01 00 00 78 00 01 11

   05 01 00 00 10 00 01 29];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,panel-ack-disabled;
 };
};
# 31 "../arch/arm64/boot/dts/qcom/msm8998-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-s6e3ha3-amoled-dualmipi-wqhd-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-s6e3ha3-amoled-dualmipi-wqhd-cmd.dtsi"
&mdss_mdp {
 dsi_dual_s6e3ha3_amoled_cmd: qcom,mdss_dsi_s6e3ha3_amoled_wqhd_cmd{
  qcom,mdss-dsi-panel-name =
   "Dual s6e3ha3 amoled cmd mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <100>;
  qcom,mdss-dsi-h-pulse-width = <40>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <31>;
  qcom,mdss-dsi-v-front-porch = <30>;
  qcom,mdss-dsi-v-pulse-width = <8>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-on-command = [05 01 00 00 05 00 02 11 00
     39 01 00 00 00 00 05 2a 00 00 05 9f
     39 01 00 00 00 00 05 2b 00 00 09 ff
     39 01 00 00 00 00 03 f0 5a 5a
     39 01 00 00 00 00 02 b0 10
     39 01 00 00 00 00 02 b5 a0
     39 01 00 00 00 00 02 c4 03
     39 01 00 00 00 00 0a
      f6 42 57 37 00 aa cc d0 00 00
     39 01 00 00 00 00 02 f9 03
     39 01 00 00 00 00 14
      c2 00 00 d8 d8 00 80 2b 05 08
      0e 07 0b 05 0d 0a 15 13 20 1e
     39 01 00 00 78 00 03 f0 a5 a5
     39 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 02 53 20
     05 01 00 00 05 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 3c 00 02 28 00
     05 01 00 00 b4 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-lp-mode-on = [39 00 00 00 05 00 03 f0 5a 5a
     39 00 00 00 05 00 03 f1 5a 5a
     39 00 00 00 05 00 03 fc 5a 5a
     39 00 00 00 05 00 02 b0 17
     39 00 00 00 05 00 02 cb 10
     39 00 00 00 05 00 02 b0 2d
     39 00 00 00 05 00 02 cb cd
     39 00 00 00 05 00 02 b0 0e
     39 00 00 00 05 00 02 cb 02
     39 00 00 00 05 00 02 b0 0f
     39 00 00 00 05 00 02 cb 09
     39 00 00 00 05 00 02 b0 02
     39 00 00 00 05 00 02 f2 c9
     39 00 00 00 05 00 02 b0 03
     39 00 00 00 05 00 02 f2 c0
     39 00 00 00 05 00 02 b0 03
     39 00 00 00 05 00 02 f4 aa
     39 00 00 00 05 00 02 b0 08
     39 00 00 00 05 00 02 b1 30
     39 00 00 00 05 00 02 b0 09
     39 00 00 00 05 00 02 b1 0a
     39 00 00 00 05 00 02 b0 0d
     39 00 00 00 05 00 02 b1 10
     39 00 00 00 05 00 02 b0 00
     39 00 00 00 05 00 02 f7 03
     39 00 00 00 05 00 02 fe 30
     39 01 00 00 05 00 02 fe b0];
  qcom,mdss-dsi-lp-mode-off = [39 00 00 00 05 00 03 f0 5a 5a
     39 00 00 00 05 00 03 f1 5a 5a
     39 00 00 00 05 00 03 fc 5a 5a
     39 00 00 00 05 00 02 b0 2d
     39 00 00 00 05 00 02 cb 4d
     39 00 00 00 05 00 02 b0 17
     39 00 00 00 05 00 02 cb 04
     39 00 00 00 05 00 02 b0 0e
     39 00 00 00 05 00 02 cb 06
     39 00 00 00 05 00 02 b0 0f
     39 00 00 00 05 00 02 cb 05
     39 00 00 00 05 00 02 b0 02
     39 00 00 00 05 00 02 f2 b8
     39 00 00 00 05 00 02 b0 03
     39 00 00 00 05 00 02 f2 80
     39 00 00 00 05 00 02 b0 03
     39 00 00 00 05 00 02 f4 8a
     39 00 00 00 05 00 02 b0 08
     39 00 00 00 05 00 02 b1 10
     39 00 00 00 05 00 02 b0 09
     39 00 00 00 05 00 02 b1 0a
     39 00 00 00 05 00 02 b0 0d
     39 00 00 00 05 00 02 b1 80
     39 00 00 00 05 00 02 b0 00
     39 00 00 00 05 00 02 f7 03
     39 00 00 00 05 00 02 fe 30
     39 01 00 00 05 00 02 fe b0];
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-tx-eot-append;
  qcom,dcs-cmd-by-left;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-panel-timings =
   [eb 38 26 00 6a 66 32 3c 2f 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x2c>;
  qcom,mdss-dsi-t-clk-pre = <0x1c>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
  qcom,mdss-dsi-bl-dcs-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <255>;
  qcom,mdss-pan-physical-width-dimension = <68>;
  qcom,mdss-pan-physical-height-dimension = <122>;
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
 };
};
# 32 "../arch/arm64/boot/dts/qcom/msm8998-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-nt36850-truly-dualmipi-wqhd-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-nt36850-truly-dualmipi-wqhd-cmd.dtsi"
&mdss_mdp {
 dsi_dual_nt36850_truly_cmd: qcom,mdss_dsi_nt36850_truly_wqhd_cmd{
  qcom,mdss-dsi-panel-name =
   "Dual nt36850 cmd mode dsi truly panel without DSC";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <120>;
  qcom,mdss-dsi-h-back-porch = <140>;
  qcom,mdss-dsi-h-pulse-width = <20>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <20>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
    15 01 00 00 00 00 02 ff 24
    15 01 00 00 00 00 02 fb 01
    15 01 00 00 00 00 02 00 19
    15 01 00 00 00 00 02 01 03
    15 01 00 00 00 00 02 02 04
    15 01 00 00 00 00 02 03 1b
    15 01 00 00 00 00 02 04 1d
    15 01 00 00 00 00 02 05 01
    15 01 00 00 00 00 02 06 0c
    15 01 00 00 00 00 02 07 0f
    15 01 00 00 00 00 02 08 1f
    15 01 00 00 00 00 02 09 00
    15 01 00 00 00 00 02 0a 00
    15 01 00 00 00 00 02 0b 13
    15 01 00 00 00 00 02 0c 16
    15 01 00 00 00 00 02 0d 14
    15 01 00 00 00 00 02 0e 15
    15 01 00 00 00 00 02 0f 00
    15 01 00 00 00 00 02 10 19
    15 01 00 00 00 00 02 11 03
    15 01 00 00 00 00 02 12 04
    15 01 00 00 00 00 02 13 1b
    15 01 00 00 00 00 02 14 1d
    15 01 00 00 00 00 02 15 01
    15 01 00 00 00 00 02 16 0c
    15 01 00 00 00 00 02 17 0f
    15 01 00 00 00 00 02 18 1f
    15 01 00 00 00 00 02 19 00
    15 01 00 00 00 00 02 1a 00
    15 01 00 00 00 00 02 1b 13
    15 01 00 00 00 00 02 1c 16
    15 01 00 00 00 00 02 1d 14
    15 01 00 00 00 00 02 1e 15
    15 01 00 00 00 00 02 1f 00
    15 01 00 00 00 00 02 21 01
    15 01 00 00 00 00 02 22 10
    15 01 00 00 00 00 02 23 28
    15 01 00 00 00 00 02 24 28
    15 01 00 00 00 00 02 25 5d
    15 01 00 00 00 00 02 26 28
    15 01 00 00 00 00 02 27 28
    15 01 00 00 00 00 02 29 d8
    15 01 00 00 00 00 02 2a 15
    15 01 00 00 00 00 02 2b 00
    15 01 00 00 00 00 02 2d 00
    15 01 00 00 00 00 02 2f 02
    15 01 00 00 00 00 02 30 02
    15 01 00 00 00 00 02 31 00
    15 01 00 00 00 00 02 32 23
    15 01 00 00 00 00 02 33 01
    15 01 00 00 00 00 02 34 03
    15 01 00 00 00 00 02 35 49
    15 01 00 00 00 00 02 36 00
    15 01 00 00 00 00 02 37 1d
    15 01 00 00 00 00 02 38 08
    15 01 00 00 00 00 02 39 03
    15 01 00 00 00 00 02 3a 49
    15 01 00 00 00 00 02 42 01
    15 01 00 00 00 00 02 43 8c
    15 01 00 00 00 00 02 44 a3
    15 01 00 00 00 00 02 48 8c
    15 01 00 00 00 00 02 49 a3
    15 01 00 00 00 00 02 5b 00
    15 01 00 00 00 00 02 5f 4d
    15 01 00 00 00 00 02 63 00
    15 01 00 00 00 00 02 67 04
    15 01 00 00 00 00 02 6e 10
    15 01 00 00 00 00 02 72 02
    15 01 00 00 00 00 02 73 00
    15 01 00 00 00 00 02 74 04
    15 01 00 00 00 00 02 75 1b
    15 01 00 00 00 00 02 76 05
    15 01 00 00 00 00 02 77 01
    15 01 00 00 00 00 02 78 00
    15 01 00 00 00 00 02 79 00
    15 01 00 00 00 00 02 7a 00
    15 01 00 00 00 00 02 7b 91
    15 01 00 00 00 00 02 7c da
    15 01 00 00 00 00 02 7d 10
    15 01 00 00 00 00 02 7e 04
    15 01 00 00 00 00 02 7f 1b
    15 01 00 00 00 00 02 80 00
    15 01 00 00 00 00 02 81 05
    15 01 00 00 00 00 02 82 01
    15 01 00 00 00 00 02 83 00
    15 01 00 00 00 00 02 84 05
    15 01 00 00 00 00 02 85 05
    15 01 00 00 00 00 02 86 1b
    15 01 00 00 00 00 02 87 1b
    15 01 00 00 00 00 02 88 1b
    15 01 00 00 00 00 02 89 1b
    15 01 00 00 00 00 02 8a 00
    15 01 00 00 00 00 02 8b f0
    15 01 00 00 00 00 02 8c 00
    15 01 00 00 00 00 02 8f 63
    15 01 00 00 00 00 02 90 51
    15 01 00 00 00 00 02 91 40
    15 01 00 00 00 00 02 92 51
    15 01 00 00 00 00 02 93 08
    15 01 00 00 00 00 02 94 08
    15 01 00 00 00 00 02 95 51
    15 01 00 00 00 00 02 96 51
    15 01 00 00 00 00 02 97 00
    15 01 00 00 00 00 02 98 00
    15 01 00 00 00 00 02 99 33
    15 01 00 00 00 00 02 9b ff
    15 01 00 00 00 00 02 9c 01
    15 01 00 00 00 00 02 9d 30
    15 01 00 00 00 00 02 a5 10
    15 01 00 00 00 00 02 a6 01
    15 01 00 00 00 00 02 a9 21
    15 01 00 00 00 00 02 b3 2a
    15 01 00 00 00 00 02 b4 da
    15 01 00 00 00 00 02 ba 83
    15 01 00 00 00 00 02 c4 24
    15 01 00 00 00 00 02 c5 aa
    15 01 00 00 00 00 02 c6 09
    15 01 00 00 00 00 02 c7 00
    15 01 00 00 00 00 02 c9 c0
    15 01 00 00 00 00 02 ca 04
    15 01 00 00 00 00 02 d5 3f
    15 01 00 00 00 00 02 d6 10
    15 01 00 00 00 00 02 d7 3f
    15 01 00 00 00 00 02 d8 10
    15 01 00 00 00 00 02 d9 ee
    15 01 00 00 00 00 02 da 49
    15 01 00 00 00 00 02 db 94
    15 01 00 00 00 00 02 e9 33
    15 01 00 00 00 00 02 eb 28
    15 01 00 00 00 00 02 ec 00
    15 01 00 00 00 00 02 ee 00
    15 01 00 00 00 00 02 ef 06
    15 01 00 00 00 00 02 f0 01
    15 01 00 00 00 00 02 f1 01
    15 01 00 00 00 00 02 f2 0d
    15 01 00 00 00 00 02 f3 48
    15 01 00 00 00 00 02 f6 00
    15 01 00 00 00 00 02 f7 00
    15 01 00 00 00 00 02 f8 00
    15 01 00 00 00 00 02 f9 00
    15 01 00 00 00 00 02 ff 26
    15 01 00 00 00 00 02 fb 01
    15 01 00 00 00 00 02 00 ab
    15 01 00 00 00 00 02 01 00
    15 01 00 00 00 00 02 02 80
    15 01 00 00 00 00 02 03 08
    15 01 00 00 00 00 02 04 01
    15 01 00 00 00 00 02 05 32
    15 01 00 00 00 00 02 06 4c
    15 01 00 00 00 00 02 07 26
    15 01 00 00 00 00 02 08 09
    15 01 00 00 00 00 02 09 02
    15 01 00 00 00 00 02 0a 32
    15 01 00 00 00 00 02 0b 55
    15 01 00 00 00 00 02 0c 14
    15 01 00 00 00 00 02 0d 28
    15 01 00 00 00 00 02 0e 40
    15 01 00 00 00 00 02 0f 80
    15 01 00 00 00 00 02 10 00
    15 01 00 00 00 00 02 11 22
    15 01 00 00 00 00 02 12 0a
    15 01 00 00 00 00 02 13 20
    15 01 00 00 00 00 02 14 06
    15 01 00 00 00 00 02 15 00
    15 01 00 00 00 00 02 16 40
    15 01 00 00 00 00 02 19 43
    15 01 00 00 00 00 02 1a 03
    15 01 00 00 00 00 02 1b 25
    15 01 00 00 00 00 02 1c 11
    15 01 00 00 00 00 02 1d 00
    15 01 00 00 00 00 02 1e 80
    15 01 00 00 00 00 02 1f 00
    15 01 00 00 00 00 02 20 03
    15 01 00 00 00 00 02 21 03
    15 01 00 00 00 00 02 22 25
    15 01 00 00 00 00 02 23 25
    15 01 00 00 00 00 02 24 00
    15 01 00 00 00 00 02 25 a7
    15 01 00 00 00 00 02 26 80
    15 01 00 00 00 00 02 27 a5
    15 01 00 00 00 00 02 28 06
    15 01 00 00 00 00 02 29 85
    15 01 00 00 00 00 02 2a 30
    15 01 00 00 00 00 02 2b 97
    15 01 00 00 00 00 02 2f 25
    15 01 00 00 00 00 02 30 26
    15 01 00 00 00 00 02 31 41
    15 01 00 00 00 00 02 32 04
    15 01 00 00 00 00 02 33 04
    15 01 00 00 00 00 02 34 2b
    15 01 00 00 00 00 02 35 00
    15 01 00 00 00 00 02 36 00
    15 01 00 00 00 00 02 37 c8
    15 01 00 00 00 00 02 38 26
    15 01 00 00 00 00 02 39 25
    15 01 00 00 00 00 02 3a 26
    15 01 00 00 00 00 02 3f eb
    15 01 00 00 00 00 02 41 21
    15 01 00 00 00 00 02 42 03
    15 01 00 00 00 00 02 43 00
    15 01 00 00 00 00 02 44 11
    15 01 00 00 00 00 02 45 00
    15 01 00 00 00 00 02 46 00
    15 01 00 00 00 00 02 47 00
    15 01 00 00 00 00 02 48 03
    15 01 00 00 00 00 02 49 03
    15 01 00 00 00 00 02 4a 00
    15 01 00 00 00 00 02 4b 00
    15 01 00 00 00 00 02 4c 01
    15 01 00 00 00 00 02 4d 4e
    15 01 00 00 00 00 02 4e 01
    15 01 00 00 00 00 02 4f 4c
    15 01 00 00 00 00 02 50 0d
    15 01 00 00 00 00 02 51 0e
    15 01 00 00 00 00 02 52 20
    15 01 00 00 00 00 02 53 97
    15 01 00 00 00 00 02 54 4b
    15 01 00 00 00 00 02 55 4c
    15 01 00 00 00 00 02 56 20
    15 01 00 00 00 00 02 58 04
    15 01 00 00 00 00 02 59 04
    15 01 00 00 00 00 02 5a 09
    15 01 00 00 00 00 02 5b 00
    15 01 00 00 00 00 02 5c 00
    15 01 00 00 00 00 02 5d c8
    15 01 00 00 00 00 02 5e 4c
    15 01 00 00 00 00 02 5f 4b
    15 01 00 00 00 00 02 60 00
    15 01 00 00 00 00 02 80 2b
    15 01 00 00 00 00 02 81 43
    15 01 00 00 00 00 02 82 03
    15 01 00 00 00 00 02 83 25
    15 01 00 00 00 00 02 84 11
    15 01 00 00 00 00 02 85 00
    15 01 00 00 00 00 02 86 80
    15 01 00 00 00 00 02 87 00
    15 01 00 00 00 00 02 88 00
    15 01 00 00 00 00 02 89 03
    15 01 00 00 00 00 02 8a 22
    15 01 00 00 00 00 02 8b 25
    15 01 00 00 00 00 02 8c 00
    15 01 00 00 00 00 02 8d a4
    15 01 00 00 00 00 02 8e 00
    15 01 00 00 00 00 02 8f a2
    15 01 00 00 00 00 02 90 06
    15 01 00 00 00 00 02 91 63
    15 01 00 00 00 00 02 92 30
    15 01 00 00 00 00 02 93 97
    15 01 00 00 00 00 02 94 25
    15 01 00 00 00 00 02 95 26
    15 01 00 00 00 00 02 96 41
    15 01 00 00 00 00 02 97 04
    15 01 00 00 00 00 02 98 04
    15 01 00 00 00 00 02 99 f0
    15 01 00 00 00 00 02 9a 00
    15 01 00 00 00 00 02 9b 00
    15 01 00 00 00 00 02 9c c8
    15 01 00 00 00 00 02 9d 50
    15 01 00 00 00 00 02 9e 26
    15 01 00 00 00 00 02 9f 25
    15 01 00 00 00 00 02 a0 26
    15 01 00 00 00 00 02 a2 00
    15 01 00 00 00 00 02 a3 33
    15 01 00 00 00 00 02 a5 40
    15 01 00 00 00 00 02 a6 40
    15 01 00 00 00 00 02 ac 91
    15 01 00 00 00 00 02 ad 66
    15 01 00 00 00 00 02 ae 66
    15 01 00 00 00 00 02 b1 40
    15 01 00 00 00 00 02 b2 40
    15 01 00 00 00 00 02 b4 40
    15 01 00 00 00 00 02 b5 40
    15 01 00 00 00 00 02 b7 40
    15 01 00 00 00 00 02 b8 40
    15 01 00 00 00 00 02 ba 22
    15 01 00 00 00 00 02 bb 00
    15 01 00 00 00 00 02 c2 01
    15 01 00 00 00 00 02 c3 01
    15 01 00 00 00 00 02 c4 01
    15 01 00 00 00 00 02 c5 01
    15 01 00 00 00 00 02 c6 01
    15 01 00 00 00 00 02 c8 00
    15 01 00 00 00 00 02 c9 00
    15 01 00 00 00 00 02 ca 00
    15 01 00 00 00 00 02 cd 00
    15 01 00 00 00 00 02 ce 00
    15 01 00 00 00 00 02 d6 04
    15 01 00 00 00 00 02 d7 00
    15 01 00 00 00 00 02 d8 0d
    15 01 00 00 00 00 02 d9 00
    15 01 00 00 00 00 02 da 00
    15 01 00 00 00 00 02 db 00
    15 01 00 00 00 00 02 dc 00
    15 01 00 00 00 00 02 dd 00
    15 01 00 00 00 00 02 de 00
    15 01 00 00 00 00 02 df 01
    15 01 00 00 00 00 02 e0 00
    15 01 00 00 00 00 02 e1 00
    15 01 00 00 00 00 02 e2 19
    15 01 00 00 00 00 02 e3 04
    15 01 00 00 00 00 02 e4 00
    15 01 00 00 00 00 02 e5 04
    15 01 00 00 00 00 02 e6 00
    15 01 00 00 00 00 02 e7 12
    15 01 00 00 00 00 02 e8 00
    15 01 00 00 00 00 02 e9 50
    15 01 00 00 00 00 02 ea 10
    15 01 00 00 00 00 02 eb 02
    15 01 00 00 00 00 02 ff 27
    15 01 00 00 00 00 02 fb 01
    15 01 00 00 00 00 02 ff 28
    15 01 00 00 00 00 02 fb 01
    15 01 00 00 00 00 02 60 0a
    15 01 00 00 00 00 02 63 32
    15 01 00 00 00 00 02 64 01
    15 01 00 00 00 00 02 68 da
    15 01 00 00 00 00 02 69 00
    15 01 00 00 00 00 02 ff 29
    15 01 00 00 00 00 02 fb 01
    15 01 00 00 00 00 02 60 0a
    15 01 00 00 00 00 02 63 32
    15 01 00 00 00 00 02 64 01
    15 01 00 00 00 00 02 68 da
    15 01 00 00 00 00 02 69 00
    15 01 00 00 00 00 02 ff e0
    15 01 00 00 00 00 02 fb 01
    15 01 00 00 00 00 02 35 40
    15 01 00 00 00 00 02 36 40
    15 01 00 00 00 00 02 37 00
    15 01 00 00 00 00 02 89 c6
    15 01 00 00 00 00 02 ff f0
    15 01 00 00 00 00 02 fb 01
    15 01 00 00 00 00 02 ea 40
    15 01 00 00 00 00 02 ff 10
    15 01 00 00 00 00 02 36 00
    15 01 00 00 00 00 02 35 00
    39 01 00 00 00 00 03 44 03 e8
    15 01 00 00 00 00 02 51 ff
    15 01 00 00 00 00 02 53 2c
    15 01 00 00 00 00 02 55 01
    05 01 00 00 0a 00 02 20 00
    15 01 00 00 00 00 02 bb 10
    05 01 00 00 78 00 02 11 00
    05 01 00 00 14 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00
    05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-tx-eot-append;
  qcom,cmd-sync-wait-broadcast;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-panel-timings =
   [da 34 24 00 64 68 28 38 2a 03 04 00];
  qcom,mdss-dsi-t-clk-pre = <0x29>;
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
 };
};
# 33 "../arch/arm64/boot/dts/qcom/msm8998-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-sharp-dualdsi-wqhd-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-sharp-dualdsi-wqhd-video.dtsi"
&mdss_mdp {
 dsi_dual_sharp_wqhd_video: qcom,mdss_dsi_sharp_wqhd_video {
  qcom,mdss-dsi-panel-name =
    "Dual Sharp wqhd video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <30>;
  qcom,mdss-dsi-h-back-porch = <100>;
  qcom,mdss-dsi-h-pulse-width = <4>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <8>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [00 2e 08 0a 12 18 08 0b 09 03 04
   00];
  qcom,mdss-dsi-t-clk-post = <0xc>;
  qcom,mdss-dsi-t-clk-pre = <0x21>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 20>, <1 20>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-pan-physical-width-dimension = <68>;
  qcom,mdss-pan-physical-height-dimension = <121>;

  qcom,adjust-timer-wakeup-ms = <1>;
  qcom,mdss-dsi-on-command = [
   39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00
   0f 03 19 01 97
   39 01 00 00 00 00 03 92 10 f0
   15 01 00 00 00 00 02 90 03
   15 01 00 00 00 00 02 03 01
   39 01 00 00 00 00 06 f0 55 aa 52 08 04
   15 01 00 00 00 00 02 c0 03
   39 01 00 00 00 00 06 f0 55 aa 52 08 07
   15 01 00 00 00 00 02 ef 01
   39 01 00 00 00 00 06 f0 55 aa 52 08 00
   15 01 00 00 00 00 02 b4 10
   15 01 00 00 00 00 02 35 00
   39 01 00 00 00 00 06 f0 55 aa 52 08 01
   39 01 00 00 00 00 05 ff aa 55 a5 80
   15 01 00 00 00 00 02 6f 01
   15 01 00 00 00 00 02 f3 10
   39 01 00 00 00 00 05 ff aa 55 a5 00
   15 01 00 00 00 00 02 90 01
   15 01 00 00 00 00 02 03 00
   15 01 00 00 00 00 02 58 01
   15 01 00 00 00 00 02 c9 00
   15 01 00 00 00 00 02 c0 15
   05 01 00 00 78 00 01 11
   05 01 00 00 78 00 01 29
   ];

  qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00
     05 01 00 00 78 00 02 10 00];


  qcom,config-select = <&dsi_dual_sharp_wqhd_video_config0>;

  dsi_dual_sharp_wqhd_video_config0: config0 {
   qcom,split-mode = "dualctl-split";
  };

  dsi_dual_sharp_wqhd_video_config1: config1 {
   qcom,split-mode = "pingpong-split";
  };
 };
};
# 34 "../arch/arm64/boot/dts/qcom/msm8998-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-sharp-dualdsi-wqhd-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-sharp-dualdsi-wqhd-cmd.dtsi"
&mdss_mdp {
 dsi_dual_sharp_wqhd_cmd: qcom,mdss_dsi_sharp_wqhd_cmd {
  qcom,mdss-dsi-panel-name =
    "Dual Sharp WQHD cmd mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <30>;
  qcom,mdss-dsi-h-back-porch = <100>;
  qcom,mdss-dsi-h-pulse-width = <4>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <8>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [d9 6a 48 00 b0 b0 52 6c 57 03 04
   00];
  qcom,mdss-dsi-t-clk-post = <0xc>;
  qcom,mdss-dsi-t-clk-pre = <0x28>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 20>, <1 20>;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,ulps-enabled;
  qcom,dcs-cmd-by-left;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-pan-physical-width-dimension = <68>;
  qcom,mdss-pan-physical-height-dimension = <121>;

  qcom,adjust-timer-wakeup-ms = <1>;
  qcom,mdss-dsi-on-command = [
   39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00
   0f 03 19 01 97
   39 01 00 00 00 00 03 92 10 f0
   15 01 00 00 00 00 02 90 03
   15 01 00 00 00 00 02 03 01
   39 01 00 00 00 00 06 f0 55 aa 52 08 04
   15 01 00 00 00 00 02 c0 03
   39 01 00 00 00 00 06 f0 55 aa 52 08 07
   15 01 00 00 00 00 02 ef 01
   39 01 00 00 00 00 06 f0 55 aa 52 08 00
   15 01 00 00 00 00 02 b4 01
   15 01 00 00 00 00 02 35 00
   39 01 00 00 00 00 06 f0 55 aa 52 08 01
   39 01 00 00 00 00 05 ff aa 55 a5 80
   15 01 00 00 00 00 02 6f 01
   15 01 00 00 00 00 02 f3 10
   39 01 00 00 00 00 05 ff aa 55 a5 00
   15 01 00 00 00 00 02 90 01
   15 01 00 00 00 00 02 03 00
   15 01 00 00 00 00 02 58 01
   15 01 00 00 00 00 02 c9 00
   15 01 00 00 00 00 02 c0 15
   05 01 00 00 78 00 01 11
   05 01 00 00 78 00 01 29
   ];

  qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00
     05 01 00 00 78 00 02 10 00];

  qcom,config-select = <&dsi_dual_sharp_wqhd_cmd_config0>;

  dsi_dual_sharp_wqhd_cmd_config0: config0 {
   qcom,split-mode = "dualctl-split";
  };

  dsi_dual_sharp_wqhd_cmd_config1: config1 {
   qcom,split-mode = "pingpong-split";
  };
 };
};
# 35 "../arch/arm64/boot/dts/qcom/msm8998-mdss-panels.dtsi" 2

&soc {
 dsi_panel_pwr_supply: dsi_panel_pwr_supply {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,panel-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "wqhd-vddio";
   qcom,supply-min-voltage = <1880000>;
   qcom,supply-max-voltage = <1880000>;
   qcom,supply-enable-load = <32000>;
   qcom,supply-disable-load = <80>;
  };

  qcom,panel-supply-entry@1 {
   reg = <1>;
   qcom,supply-name = "lab";
   qcom,supply-min-voltage = <4600000>;
   qcom,supply-max-voltage = <6000000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
  };

  qcom,panel-supply-entry@2 {
   reg = <2>;
   qcom,supply-name = "ibb";
   qcom,supply-min-voltage = <4600000>;
   qcom,supply-max-voltage = <6000000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
   qcom,supply-post-on-sleep = <10>;
  };
 };
};

&soc {
 dsi_panel_pwr_supply_no_labibb: dsi_panel_pwr_supply_no_labibb {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,panel-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "wqhd-vddio";
   qcom,supply-min-voltage = <1880000>;
   qcom,supply-max-voltage = <1880000>;
   qcom,supply-enable-load = <32000>;
   qcom,supply-disable-load = <80>;
  };
 };
};

&dsi_dual_nt35597_video {
 qcom,mdss-dsi-panel-timings = [00 1a 04 06 0a 0a 05 06 05 03 04 00];
 qcom,mdss-dsi-t-clk-post = <0x07>;
 qcom,mdss-dsi-t-clk-pre = <0x25>;
 qcom,mdss-dsi-tx-eot-append;
 qcom,esd-check-enabled;
 qcom,mdss-dsi-min-refresh-rate = <55>;
 qcom,mdss-dsi-max-refresh-rate = <60>;
 qcom,mdss-dsi-pan-enable-dynamic-fps;
 qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
 qcom,mdss-dsi-panel-status-check-mode = "reg_read";
 qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
 qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
 qcom,mdss-dsi-panel-status-value = <0x9c>;
 qcom,mdss-dsi-panel-on-check-value = <0x9c>;
 qcom,mdss-dsi-panel-status-read-length = <1>;
 qcom,mdss-dsi-panel-max-error-count = <3>;
};

&dsi_dual_nt35597_cmd {
 qcom,mdss-dsi-panel-timings = [00 1c 08 07 23 22 07 07 05 03 04 00];
 qcom,mdss-dsi-t-clk-post = <0x0d>;
 qcom,mdss-dsi-t-clk-pre = <0x2d>;
 qcom,mdss-dsi-tx-eot-append;
 qcom,esd-check-enabled;
 qcom,mdss-dsi-panel-status-check-mode = "reg_read";
 qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
 qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
 qcom,mdss-dsi-panel-status-value = <0x9c>;
 qcom,mdss-dsi-panel-on-check-value = <0x9c>;
 qcom,mdss-dsi-panel-status-read-length = <1>;
 qcom,mdss-dsi-panel-max-error-count = <3>;
};

&dsi_dual_nt35597_truly_video {
 qcom,mdss-dsi-panel-timings = [00 19 05 06 0a 0f 05 06 05 03 04 00];
 qcom,mdss-dsi-t-clk-post = <0x07>;
 qcom,mdss-dsi-t-clk-pre = <0x26>;
};

&dsi_dual_nt35597_truly_cmd {
 qcom,mdss-dsi-panel-timings = [00 19 05 06 0a 0f 05 06 05 03 04 00];
 qcom,mdss-dsi-t-clk-post = <0x07>;
 qcom,mdss-dsi-t-clk-pre = <0x26>;
};

&dsi_nt35597_dsc_video {
 qcom,mdss-dsi-panel-timings = [00 11 04 04 07 0c 04 04 03 03 04 00];
 qcom,mdss-dsi-t-clk-post = <0x05>;
 qcom,mdss-dsi-t-clk-pre = <0x1b>;
 qcom,mdss-dsi-tx-eot-append;
 qcom,esd-check-enabled;
 qcom,mdss-dsi-panel-status-check-mode = "reg_read";
 qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
 qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
 qcom,mdss-dsi-panel-status-value = <0x9c>;
 qcom,mdss-dsi-panel-on-check-value = <0x9c>;
 qcom,mdss-dsi-panel-status-read-length = <1>;
 qcom,mdss-dsi-panel-max-error-count = <3>;
 qcom,mdss-dsi-min-refresh-rate = <55>;
 qcom,mdss-dsi-max-refresh-rate = <60>;
 qcom,mdss-dsi-pan-enable-dynamic-fps;
 qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
};

&dsi_nt35597_dsc_cmd {
 qcom,mdss-dsi-panel-timings = [00 11 04 04 07 0c 04 04 03 03 04 00];
 qcom,mdss-dsi-t-clk-post = <0x05>;
 qcom,mdss-dsi-t-clk-pre = <0x1b>;
 qcom,mdss-dsi-tx-eot-append;
 qcom,esd-check-enabled;
 qcom,mdss-dsi-panel-status-check-mode = "reg_read";
 qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
 qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
 qcom,mdss-dsi-panel-status-value = <0x9c>;
 qcom,mdss-dsi-panel-on-check-value = <0x9c>;
 qcom,mdss-dsi-panel-status-read-length = <1>;
 qcom,mdss-dsi-panel-max-error-count = <3>;
};

&dsi_sharp_4k_dsc_video {
 qcom,mdss-dsi-panel-timings = [00 35 0a 0c 15 1b 09 0d 0a 03 04 00];
 qcom,mdss-dsi-t-clk-post = <0x0d>;
 qcom,mdss-dsi-t-clk-pre = <0x26>;
 qcom,mdss-dsi-min-refresh-rate = <55>;
 qcom,mdss-dsi-max-refresh-rate = <60>;
 qcom,mdss-dsi-pan-enable-dynamic-fps;
 qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
};

&dsi_sharp_4k_dsc_cmd {
 qcom,mdss-dsi-panel-timings = [00 35 0a 0c 15 1b 09 0d 0a 03 04 00];
 qcom,mdss-dsi-t-clk-post = <0x0d>;
 qcom,mdss-dsi-t-clk-pre = <0x26>;
};

&dsi_dual_jdi_video {
 qcom,mdss-dsi-panel-timings = [00 17 05 05 09 0f 05 06 04 03 04 00];
 qcom,mdss-dsi-t-clk-post = <0x06>;
 qcom,mdss-dsi-t-clk-pre = <0x23>;
};

&dsi_dual_jdi_cmd {
 qcom,mdss-dsi-panel-timings = [00 17 05 05 09 0f 05 06 04 03 04 00];
 qcom,mdss-dsi-t-clk-post = <0x06>;
 qcom,mdss-dsi-t-clk-pre = <0x23>;
 qcom,esd-check-enabled;
 qcom,mdss-dsi-panel-status-check-mode = "te_signal_check";
};

&dsi_sharp_1080_cmd {
 qcom,mdss-dsi-panel-timings = [00 16 05 05 09 0e 05 06 04 03 04 00];
 qcom,mdss-dsi-t-clk-post = <0x06>;
 qcom,mdss-dsi-t-clk-pre = <0x22>;
};

&dsi_jdi_1080p_video {
 qcom,mdss-dsi-panel-timings = [00 1a 06 06 0a 11 05 07 05 03 04 00];
 qcom,mdss-dsi-t-clk-post = <0x07>;
 qcom,mdss-dsi-t-clk-pre = <0x28>;
};

&dsi_dual_sharp_1080_120hz_cmd {
 qcom,mdss-dsi-panel-timings = [00 19 05 06 0a 0f 05 06 05 03 04 00];
 qcom,mdss-dsi-t-clk-post = <0x7>;
 qcom,mdss-dsi-t-clk-pre = <0x26>;
};

&dsi_dual_jdi_a407_cmd {
 qcom,mdss-dsi-panel-timings = [00 16 05 05 09 0e 05 05 04 03 04 00];
 qcom,mdss-dsi-t-clk-post = <0x06>;
 qcom,mdss-dsi-t-clk-pre = <0x22>;
};

&dsi_dual_s6e3ha3_amoled_cmd {
 qcom,mdss-dsi-panel-timings = [00 1c 06 06 0b 10 06 07 05 03 04 00];
 qcom,mdss-dsi-t-clk-post = <0x07>;
 qcom,mdss-dsi-t-clk-pre = <0x2a>;
};

&dsi_dual_nt36850_truly_cmd {
 qcom,mdss-dsi-panel-timings = [00 1c 06 06 0b 11 06 07 05 03 04 00];
 qcom,mdss-dsi-t-clk-post = <0x34>;
 qcom,mdss-dsi-t-clk-pre = <0x2a>;
};

&dsi_dual_sharp_wqhd_video {
 qcom,mdss-dsi-panel-timings = [00 2e 08 0a 12 18 08 0b 09 03 04 00];
 qcom,mdss-dsi-t-clk-post = <0x0c>;
 qcom,mdss-dsi-t-clk-pre = <0x21>;
};

&dsi_dual_sharp_wqhd_cmd {
 qcom,mdss-dsi-panel-timings = [00 2e 08 0a 12 18 08 0b 09 03 04 00];
 qcom,mdss-dsi-t-clk-post = <0x0c>;
 qcom,mdss-dsi-t-clk-pre = <0x21>;
};
# 18 "../arch/arm64/boot/dts/qcom/cheeseburger-v2.1-dvt1.dts" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8998-mtp.dtsi" 1
# 15 "../arch/arm64/boot/dts/qcom/msm8998-mtp.dtsi"
&vendor {
 bluetooth: bt_wcn3990 {
  compatible = "qca,wcn3990";
  qca,bt-vdd-io-supply = <&pm8998_s3>;
  qca,bt-vdd-xtal-supply = <&pm8998_s5>;
  qca,bt-vdd-core-supply = <&pm8998_l7>;
  qca,bt-vdd-pa-supply = <&pm8998_l17>;
  qca,bt-vdd-ldo-supply = <&pm8998_l25>;
  qca,bt-chip-pwd-supply = <&pmi8998_bob_pin1>;
  clocks = <&clock_gcc 0xa7c5602a>;
  clock-names = "rf_clk2";

  qca,bt-vdd-io-voltage-level = <1352000 1352000>;
  qca,bt-vdd-xtal-voltage-level = <2040000 2040000>;
  qca,bt-vdd-core-voltage-level = <1800000 1800000>;
  qca,bt-vdd-pa-voltage-level = <1304000 1304000>;
  qca,bt-vdd-ldo-voltage-level = <3312000 3312000>;
  qca,bt-chip-pwd-voltage-level = <3600000 3600000>;

  qca,bt-vdd-io-current-level = <1>;
  qca,bt-vdd-xtal-current-level = <1>;
  qca,bt-vdd-core-current-level = <1>;
  qca,bt-vdd-pa-current-level = <1>;
  qca,bt-vdd-ldo-current-level = <1>;
 };
};

&blsp1_uart3_hs {
 status = "ok";
};

&ufsphy1 {
 vdda-phy-supply = <&pm8998_l1>;
 vdda-pll-supply = <&pm8998_l2>;
 vddp-ref-clk-supply = <&pm8998_l26>;
 vdda-phy-max-microamp = <51400>;
 vdda-pll-max-microamp = <14600>;
 vddp-ref-clk-max-microamp = <100>;
 vddp-ref-clk-always-on;
 status = "ok";
};

&ufs1 {
 vdd-hba-supply = <&gdsc_ufs>;
 vdd-hba-fixed-regulator;
 vcc-supply = <&pm8998_l20>;
 vccq-supply = <&pm8998_l26>;
 vccq2-supply = <&pm8998_s4>;
 vcc-max-microamp = <750000>;
 vccq-max-microamp = <560000>;
 vccq2-max-microamp = <750000>;
 status = "ok";
};

&ufs_ice {
 status = "ok";
};

&sdhc_2 {
 vdd-supply = <&pm8998_l21>;
 qcom,vdd-voltage-level = <2950000 2960000>;
 qcom,vdd-current-level = <200 800000>;

 vdd-io-supply = <&pm8998_l13>;
 qcom,vdd-io-voltage-level = <1808000 2960000>;
 qcom,vdd-io-current-level = <200 22000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc2_clk_on &sdc2_cmd_on &sdc2_data_on &sdc2_cd_on>;
 pinctrl-1 = <&sdc2_clk_off &sdc2_cmd_off &sdc2_data_off &sdc2_cd_off>;

 qcom,clk-rates = <400000 20000000 25000000
    50000000 100000000 200000000>;
 qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";

 cd-gpios = <&tlmm 95 0x1>;

 status = "ok";
};

&uartblsp2dm1 {
 status = "ok";
 pinctrl-names = "default";
 pinctrl-0 = <&uart_console_active>;
};

&pm8998_gpios {

 gpio@c100 {
  status = "okay";
  qcom,mode = <0>;
  qcom,pull = <0>;
  qcom,vin-sel = <0>;
  qcom,src-sel = <0>;
  qcom,out-strength = <1>;
 };


 gpio@c500 {
  status = "okay";
  qcom,mode = <0>;
  qcom,pull = <0>;
  qcom,vin-sel = <0>;
  qcom,src-sel = <0>;
  qcom,out-strength = <1>;
 };


 gpio@c600 {
  status = "okay";
  qcom,mode = <0>;
  qcom,pull = <0>;
  qcom,vin-sel = <0>;
  qcom,src-sel = <0>;
  qcom,out-strength = <1>;
 };


 gpio@c700 {
  status = "okay";
  qcom,mode = <0>;
  qcom,pull = <0>;
  qcom,vin-sel = <0>;
  qcom,src-sel = <0>;
  qcom,out-strength = <1>;
 };

 gpio@cc00 {
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <0>;
  qcom,out-strength = <1>;
  qcom,src-sel = <3>;
  qcom,master-en = <1>;
  status = "okay";
 };


 gpio@d400 {
  qcom,mode = <0>;
  qcom,vin-sel = <1>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };


 gpio@d100 {
  qcom,mode = <0>;
  qcom,pull = <0>;
  qcom,vin-sel = <0>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };
};

&pmi8998_gpios {

 gpio@c500 {
  status = "okay";
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,vin-sel = <0>;
  qcom,src-sel = <2>;
  qcom,out-strength = <1>;
  qcom,master-en = <1>;
 };
};

&i2c_5 {
 status = "okay";
 synaptics@20 {
  compatible = "synaptics,dsx";
  reg = <0x20>;
  interrupt-parent = <&tlmm>;
  interrupts = <125 0x2008>;
  vdd-supply = <&pm8998_l6>;
  avdd-supply = <&pm8998_l28>;
  synaptics,vdd-voltage = <1808000 1808000>;
  synaptics,avdd-voltage = <3008000 3008000>;
  synaptics,vdd-current = <40000>;
  synaptics,avdd-current = <20000>;
  pinctrl-names = "pmx_ts_active", "pmx_ts_suspend";
  pinctrl-0 = <&ts_active>;
  pinctrl-1 = <&ts_int_suspend &ts_reset_suspend>;
  synaptics,display-coords = <0 0 1439 2559>;
  synaptics,panel-coords = <0 0 1439 2559>;
  synaptics,reset-gpio = <&tlmm 89 0x00>;
  synaptics,irq-gpio = <&tlmm 125 0x2008>;
  synaptics,disable-gpios;
  synaptics,fw-name = "PR1702898-s3528t_60QHD_00400001.img";
 };
};

&i2c_6 {
 status = "okay";
 nq@28 {
  compatible = "qcom,nq-nci";
  reg = <0x28>;
  qcom,nq-irq = <&tlmm 92 0x00>;
  qcom,nq-ven = <&tlmm 12 0x00>;
  qcom,nq-firm = <&tlmm 93 0x00>;
  qcom,nq-clkreq = <&pm8998_gpios 21 0x00>;
  qcom,nq-esepwr = <&tlmm 116 0x00>;
  interrupt-parent = <&tlmm>;
  qcom,clk-src = "BBCLK3";
  interrupts = <92 0>;
  interrupt-names = "nfc_irq";
  pinctrl-names = "nfc_active", "nfc_suspend";
  pinctrl-0 = <&nfc_int_active &nfc_enable_active>;
  pinctrl-1 = <&nfc_int_suspend &nfc_enable_suspend>;
  clocks = <&clock_gcc 0xc4de7dad>;
  clock-names = "ref_clk";
 };
};

&mdss_hdmi_tx {
 pinctrl-names = "hdmi_hpd_active", "hdmi_ddc_active", "hdmi_cec_active",
    "hdmi_active", "hdmi_sleep";
 pinctrl-0 = <&mdss_hdmi_5v_active &mdss_hdmi_hpd_active
   &mdss_hdmi_ddc_suspend &mdss_hdmi_cec_suspend>;
 pinctrl-1 = <&mdss_hdmi_5v_active &mdss_hdmi_hpd_active
   &mdss_hdmi_ddc_active &mdss_hdmi_cec_suspend>;
 pinctrl-2 = <&mdss_hdmi_5v_active &mdss_hdmi_hpd_active
   &mdss_hdmi_cec_active &mdss_hdmi_ddc_suspend>;
 pinctrl-3 = <&mdss_hdmi_5v_active &mdss_hdmi_hpd_active
   &mdss_hdmi_ddc_active &mdss_hdmi_cec_active>;
 pinctrl-4 = <&mdss_hdmi_5v_suspend &mdss_hdmi_hpd_suspend
   &mdss_hdmi_ddc_suspend &mdss_hdmi_cec_suspend>;
};

&mdss_dp_ctrl {
 pinctrl-names = "mdss_dp_active", "mdss_dp_sleep";
 pinctrl-0 = <&mdss_dp_aux_active &mdss_dp_usbplug_cc_active>;
 pinctrl-1 = <&mdss_dp_aux_suspend &mdss_dp_usbplug_cc_suspend>;
 qcom,aux-en-gpio = <&tlmm 77 0>;
 qcom,aux-sel-gpio = <&tlmm 78 0>;
 qcom,usbplug-cc-gpio = <&tlmm 38 0>;
};

&mdss_mdp {
 qcom,mdss-pref-prim-intf = "dsi";
};

&mdss_dsi {
 hw-config = "split_dsi";
};

&mdss_dsi0 {
 qcom,dsi-pref-prim-pan = <&dsi_dual_nt35597_video>;
 pinctrl-names = "mdss_default", "mdss_sleep";
 pinctrl-0 = <&mdss_dsi_active &mdss_te_active>;
 pinctrl-1 = <&mdss_dsi_suspend &mdss_te_suspend>;
 qcom,platform-reset-gpio = <&tlmm 94 0>;
 qcom,platform-te-gpio = <&tlmm 10 0>;
 qcom,panel-mode-gpio = <&tlmm 91 0>;
};

&mdss_dsi1 {
 qcom,dsi-pref-prim-pan = <&dsi_dual_nt35597_video>;
 pinctrl-names = "mdss_default", "mdss_sleep";
 pinctrl-0 = <&mdss_dsi_active &mdss_te_active>;
 pinctrl-1 = <&mdss_dsi_suspend &mdss_te_suspend>;
 qcom,platform-reset-gpio = <&tlmm 94 0>;
 qcom,platform-te-gpio = <&tlmm 10 0>;
 qcom,panel-mode-gpio = <&tlmm 91 0>;
};

&labibb {
 status = "ok";
 qcom,qpnp-labibb-mode = "lcd";
};

&pmi8998_wled {
 qcom,led-strings-list = [00 01];
};

&red_led {
 /delete-property/ linux,default-trigger;
 qcom,start-idx = <0>;
 qcom,idx-len = <10>;
 qcom,duty-pcts = [00 19 32 4b 64
   64 4b 32 19 00];
 qcom,use-blink;
};

&green_led {
 /delete-property/ linux,default-trigger;
};

&dsi_dual_nt35597_video {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,mdss-dsi-mode-sel-gpio-state = "dual_port";
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_dual_nt35597_cmd {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,mdss-dsi-mode-sel-gpio-state = "dual_port";
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
 qcom,partial-update-enabled = "single_roi";
 qcom,panel-roi-alignment = <720 256 720 256 1440 256>;
};

&dsi_dual_nt35597_truly_video {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,mdss-dsi-mode-sel-gpio-state = "dual_port";
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_dual_nt35597_truly_cmd {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,mdss-dsi-mode-sel-gpio-state = "dual_port";
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_nt35597_dsc_video {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,mdss-dsi-mode-sel-gpio-state = "single_port";
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_nt35597_dsc_cmd {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,mdss-dsi-mode-sel-gpio-state = "single_port";
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_sharp_4k_dsc_video {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_sharp_4k_dsc_cmd {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_dual_jdi_video {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,5v-boost-gpio = <&tlmm 51 0>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_dual_jdi_cmd {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,5v-boost-gpio = <&tlmm 51 0>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_sharp_1080_cmd {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_jdi_1080p_video {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply_no_labibb>;
 qcom,5v-boost-gpio = <&tlmm 51 0>;
};

&dsi_dual_sharp_1080_120hz_cmd {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_sim_cmd {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_sim_vid {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_dual_sim_cmd {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_dual_sim_vid {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_dual_sharp_wqhd_video {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_dual_sharp_wqhd_cmd {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&mem_client_3_size {
 qcom,peripheral-size = <0x500000>;
};

&pmi8998_haptics {
 status = "okay";
};

&pm8998_vadc {
 chan@83 {
  label = "vph_pwr";
  reg = <0x83>;
  qcom,decimation = <2>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@85 {
  label = "vcoin";
  reg = <0x85>;
  qcom,decimation = <2>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@4c {
  label = "xo_therm";
  reg = <0x4c>;
  qcom,decimation = <2>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <4>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@4d {
  label = "msm_therm";
  reg = <0x4d>;
  qcom,decimation = <2>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@51 {
  label = "quiet_therm";
  reg = <0x51>;
  qcom,decimation = <2>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };
};

&pm8998_adc_tm {
 chan@83 {
  label = "vph_pwr";
  reg = <0x83>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,btm-channel-number = <0x60>;
 };

 chan@4d {
  label = "msm_therm";
  reg = <0x4d>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,btm-channel-number = <0x68>;
  qcom,thermal-node;
 };

 chan@51 {
  label = "quiet_therm";
  reg = <0x51>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,btm-channel-number = <0x70>;
  qcom,thermal-node;
 };

 chan@4c {
  label = "xo_therm";
  reg = <0x4c>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <4>;
  qcom,hw-settle-time = <2>;
  qcom,btm-channel-number = <0x78>;
  qcom,thermal-node;
 };
};

&wil6210 {
 status = "ok";
};

&snd_9335 {
 qcom,mbhc-audio-jack-type = "6-pole-jack";
};

&soc {
 gpio_keys {
  compatible = "gpio-keys";
  input-name = "gpio-keys";
  status = "okay";

  vol_up {
   label = "volume_up";
   gpios = <&pm8998_gpios 6 0x1>;
   linux,input-type = <1>;
   linux,code = <115>;
   gpio-key,wakeup;
   debounce-interval = <15>;
  };

  cam_snapshot {
   label = "cam_snapshot";
   gpios = <&pm8998_gpios 7 0x1>;
   linux,input-type = <1>;
   linux,code = <766>;
   gpio-key,wakeup;
   debounce-interval = <15>;
  };

  cam_focus {
   label = "cam_focus";
   gpios = <&pm8998_gpios 8 0x1>;
   linux,input-type = <1>;
   linux,code = <528>;
   gpio-key,wakeup;
   debounce-interval = <15>;
  };
 };
};

&vendor {
 mtp_batterydata: qcom,battery-data {
  qcom,batt-id-range-pct = <15>;

# 1 "../arch/arm64/boot/dts/qcom/OP-batterydata-3300mah.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/OP-batterydata-3300mah.dtsi"
qcom,OP_3300mah {
 qcom,max-voltage-uv = <4370000>;
 qcom,fg-cc-cv-threshold-mv = <4360>;
 qcom,fastchg-current-ma = <3000>;
 qcom,batt-id-kohm = <200>;
 qcom,battery-beta = <3450>;
 qcom,battery-type = "OP_3300mah";
 qcom,checksum = <0xE06B>;
 qcom,gui-version = "PMI8998GUI - 0.0.0.82";
 qcom,fg-profile-data = [
   A4 1F 6E 05
   9C 0A 16 06
   32 1D 24 E5
   61 0B 1B 15
   AD 17 8C 22
   EB 3C 87 4A
   5B 00 00 00
   12 00 00 00
   00 00 62 C2
   0C CD D8 C2
   19 00 0C 00
   7E 00 C7 EC
   E3 05 5D FA
   97 F5 12 12
   C2 05 90 3B
   22 09 40 40
   07 00 05 00
   7D 1F DE 05
   3F 0A 73 06
   72 1D E2 F5
   6F 12 BF 1D
   88 18 FB 22
   8D 45 C6 52
   54 00 00 00
   0F 00 00 00
   00 00 BD CD
   55 C2 5D C5
   14 00 00 00
   7E 00 C7 EC
   60 06 BB 00
   B3 FC 61 03
   6A 06 78 1B
   B3 33 08 33
   07 10 00 00
   3E 0B 99 45
   14 00 19 00
   AE 01 0A FA
   FF 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
 ];
};
# 608 "../arch/arm64/boot/dts/qcom/msm8998-mtp.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/fg-gen3-batterydata-itech-3000mah.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/fg-gen3-batterydata-itech-3000mah.dtsi"
qcom,itech_3000mah {

 qcom,max-voltage-uv = <4350000>;
 qcom,fg-cc-cv-threshold-mv = <4340>;
 qcom,fastchg-current-ma = <2000>;
 qcom,batt-id-kohm = <100>;
 qcom,battery-beta = <3435>;
 qcom,battery-type = "itech_b00826lf_3000mah_ver1660_jan10th2017";
 qcom,checksum = <0xFB8F>;
 qcom,gui-version = "PMI8998GUI - 2.0.0.54";
 qcom,fg-profile-data = [
   A4 1F 6E 05
   9C 0A 2B FC
   32 1D 23 E5
   60 0B 1B 15
   AD 17 8C 22
   EA 3C 89 4A
   5B 00 00 00
   12 00 00 00
   00 00 62 C2
   0C CD D8 C2
   19 00 08 00
   85 EA C7 EC
   E2 05 2F 01
   9B F5 12 12
   5E 05 88 3B
   22 06 09 20
   27 00 14 00
   7D 1F DD 05
   3F 0A E5 FC
   72 1D E3 F5
   6F 12 C0 1D
   88 18 FB 22
   8D 45 C6 52
   54 00 00 00
   0F 00 00 00
   00 00 BD CD
   55 C2 5D C5
   14 00 00 00
   7E 00 C7 EC
   60 06 BB 00
   59 06 61 03
   D9 FC 75 1B
   B3 33 CC FF
   07 10 00 00
   3E 0B 99 45
   14 00 40 00
   AE 01 0A FA
   FF 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
 ];
};
# 609 "../arch/arm64/boot/dts/qcom/msm8998-mtp.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/fg-gen3-batterydata-ascent-3450mah.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/fg-gen3-batterydata-ascent-3450mah.dtsi"
qcom,ascent_3450mah {

 qcom,max-voltage-uv = <4350000>;
 qcom,fg-cc-cv-threshold-mv = <4340>;
 qcom,fastchg-current-ma = <3450>;
 qcom,batt-id-kohm = <60>;
 qcom,battery-beta = <3435>;
 qcom,battery-type = "ascent_3450mah_averaged_masterslave_jul11th2017";
 qcom,checksum = <0x7C33>;
 qcom,gui-version = "PMI8998GUI - 2.0.0.58";
 qcom,fg-profile-data = [
  8F 1F 94 05
  73 0A 4A 06
  27 1D 21 EA
  16 0A 3B 0C
  07 18 97 22
  A5 3C EC 4A
  5C 00 00 00
  10 00 00 00
  00 00 92 BC
  CD BD 02 B4
  11 00 08 00
  69 DA AD 07
  4B FD 19 FA
  1D 0C B0 0C
  EB F3 78 3B
  24 06 09 20
  27 00 14 00
  7E 1F F2 05
  19 0A 55 FD
  6C 1D C6 ED
  1A 12 FF 1D
  6F 18 EB 22
  B9 45 6F 52
  55 00 00 00
  0E 00 00 00
  00 00 A1 D5
  34 BA A0 CA
  0F 00 00 00
  93 00 AD 07
  8D FD F6 00
  BA 0D 5C 04
  B3 FC F4 1B
  C3 33 CC FF
  07 10 00 00
  A4 0D 99 45
  0F 00 40 00
  A4 01 0A FA
  FF 00 00 00
  00 00 00 00
  00 00 00 00
  00 00 00 00
  00 00 00 00
  00 00 00 00
  00 00 00 00
  00 00 00 00
  00 00 00 00
  00 00 00 00
  00 00 00 00
  00 00 00 00
  00 00 00 00
  00 00 00 00
  00 00 00 00
  00 00 00 00
  00 00 00 00
  00 00 00 00
  00 00 00 00
 ];
};
# 610 "../arch/arm64/boot/dts/qcom/msm8998-mtp.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/fg-gen3-batterydata-demo-6000mah.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/fg-gen3-batterydata-demo-6000mah.dtsi"
qcom,demo_6000mah {
 qcom,max-voltage-uv = <4350000>;
 qcom,fg-cc-cv-threshold-mv = <4340>;
 qcom,fastchg-current-ma = <6000>;
 qcom,batt-id-kohm = <75>;
 qcom,battery-beta = <3435>;
 qcom,battery-type = "Demo_battery_6000mah";
 qcom,fg-profile-data = [
   2C 1F 3F FC
   E9 03 A1 FD
   58 1D FD F5
   27 12 2C 14
   3F 18 FF 22
   9B 45 A3 52
   55 00 00 00
   0E 00 00 00
   00 00 1C AC
   F7 CD 71 B5
   1A 00 0C 00
   3C EB 54 E4
   EC 05 7F FA
   76 05 F5 02
   CA F3 82 3A
   2A 09 40 40
   07 00 05 00
   58 1F 42 06
   85 03 35 F4
   4D 1D 37 F2
   23 0A 79 15
   B7 18 32 23
   26 45 72 53
   55 00 00 00
   0D 00 00 00
   00 00 13 CC
   03 00 98 BD
   16 00 00 00
   3C EB 54 E4
   9F FC A3 F3
   0F FC DF FA
   FF E5 A9 23
   CB 33 08 33
   07 10 00 00
   81 0D 99 45
   16 00 19 00
   75 01 0A FA
   FF 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
 ];
};
# 611 "../arch/arm64/boot/dts/qcom/msm8998-mtp.dtsi" 2
 };
};

&pmi8998_fg {
 qcom,battery-data = <&mtp_batterydata>;
};
# 19 "../arch/arm64/boot/dts/qcom/cheeseburger-v2.1-dvt1.dts" 2
# 1 "../arch/arm64/boot/dts/qcom/cheeseburger.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/cheeseburger.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/pxlw-iris-settings.dtsi" 1
# 18 "../arch/arm64/boot/dts/qcom/pxlw-iris-settings.dtsi"
&mdss_mdp {
 pxlw_iris_settings: pxlw,mdss_iris_settings {

  pxlw,iris-last-frame-repeat-cnt = <0x00>;


  pxlw,iris-disable-dbc-dlv-sensitivity = <0x00>;
  pxlw,iris-disable-dbc-quality = <0x00>;


  pxlw,iris-disable-pq-peaking = <0x00>;
  pxlw,iris-disable-pq-peaking-demo= <0x00>;
  pxlw,iris-disable-pq-gamma = <0x00>;
  pxlw,iris-disable-pq-contrast = <0x32>;


  pxlw,iris-disable-lce = <0x00>;


  pxlw,iris-disable-cm-c6axes = <0x00>;
  pxlw,iris-disable-cm-c3d = <0x00>;
  pxlw,iris-disable-cm-fleshtone = <0x00>;
  pxlw,iris-disable-color-temp-en = <0x00>;
    pxlw,iris-disable-reading-mode = <0x00>;

  pxlw,iris-disable-color-adjust = <0x32>;


  pxlw,iris-is-analog-bypass = <0x1>;


  pxlw,iris-pq-peaking-default = <0x00>;
  pxlw,iris-pq-sharpness-default = <0x00>;
  pxlw,iris-pq-memc-demo-mode-default = <0x00>;
  pxlw,iris-pq-peaking-demo-mode-default = <0x00>;
  pxlw,iris-pq-gamma-mode-default = <0x00>;
  pxlw,iris-pq-memclevel-default = <0x03>;
  pxlw,iris-pq-contrast-default = <0x32>;
  pxlw,iris-pq-cinema-default = <0x00>;

  pxlw,iris-cabcmode-default = <0x01>;

  pxlw,iris-color-adjust-default = <0x32>;

  pxlw,iris-lce-mode-default = <0x00>;
  pxlw,iris-lce-mode1-level-default = <0x01>;
  pxlw,iris-lce-mode2-level-default = <0x01>;
  pxlw,iris-lce-demo-mode-default = <0x00>;
  pxlw,iris-lux-value-default = <0x00>;
  pxlw,iris-cct-value-default = <0x00>;

  pxlw,iris-reading-mode-default = <0x00>;

  pxlw,iris-cm-6axes-default = <0x00>;
  pxlw,iris-cm-3d-default = <0x00>;
  pxlw,iris-cm-demo-mode-default = <0x00>;
  pxlw,iris-cm-fleshtone-default = <0x00>;
  pxlw,iris-color-temp-en-default = <0x00>;
  pxlw,iris-color-temp-default = <0x00>;
  pxlw,iris-sensor-auto-en-default = <0x00>;


  pxlw,iris-pq-peaking-init = <0x00>;
  pxlw,iris-pq-sharpness-init = <0x00>;
  pxlw,iris-pq-memc-demo-mode-init = <0x00>;
  pxlw,iris-pq-peaking-demo-mode-init = <0x00>;
  pxlw,iris-pq-gamma-mode-init = <0x00>;
  pxlw,iris-pq-memclevel-init = <0x03>;
  pxlw,iris-pq-contrast-init = <0x32>;
  pxlw,iris-pq-cinema-init = <0x00>;

  pxlw,iris-cabcmode-init = <0x00>;

  pxlw,iris-color-adjust-init = <0x32>;

  pxlw,iris-lce-mode-init = <0x00>;
  pxlw,iris-lce-mode1-level-init = <0x01>;
  pxlw,iris-lce-mode2-level-init = <0x01>;
  pxlw,iris-lce-demo-mode-init = <0x00>;

  pxlw,iris-lux-value-init = <0x00>;
  pxlw,iris-cct-value-init = <0x00>;
  pxlw,iris-reading-mode-init = <0x00>;
  pxlw,iris-cm-6axes-init = <0x00>;
  pxlw,iris-cm-3d-init = <0x00>;
  pxlw,iris-cm-demo-mode-init = <0x00>;
  pxlw,iris-cm-fleshtone-init = <0x00>;
  pxlw,iris-color-temp-en-init = <0x00>;
  pxlw,iris-color-temp-init = <0x00>;
  pxlw,iris-sensor-auto-en-init = <0x00>;
 };
};
# 15 "../arch/arm64/boot/dts/qcom/cheeseburger.dtsi" 2

/ {
    reserved-memory {
        ramoops_mem: ramoops_mem@ac000000 {
            reg = <0 0xAC000000 0 0x00200000>;
            label = "ramoops_mem";
        };
        param_mem: param_mem@ac200000 {
            reg = <0 0xAC200000 0 0x00100000>;
            label = "param_mem";
        };
        mtp_mem: mtp_mem@ac400000 {
            reg = <0 0xAC400000 0 0x00B00000>;
            label = "mtp_mem";
        };
        bootloader_log_mem: bootloader_log_mem@9fff7000 {
            reg = <0 0x9FFF7000 0 0x00100000>;
            label = "bootloader_log_mem";
        };
    };
};

&pil_ipa_gpu_mem{
    reg = <0 0x95600000 0 0x100000>;
};

&pil_slpi_mem{
    reg = <0 0x94700000 0 0xf00000>;
};

&pil_mba_mem{
    reg = <0 0x94500000 0 0x200000>;
};

&pil_video_mem{
    reg = <0 0x94000000 0 0x500000>;
};

&modem_mem{
    reg = <0 0x8d000000 0 0x7000000>;
};

&pil_adsp_mem{
    reg = <0 0x8b200000 0 0x1e00000>;
};


&soc {
 gpio_keys {
  vol_up {
   /delete-property/ gpio-key,wakeup;
  };
  vol_down {
   label = "volume_down";
   gpios = <&pm8998_gpios 5 0x1>;
   linux,input-type = <1>;
   linux,code = <114>;
   debounce-interval = <15>;
  };
  hallsensor_key {
   label = "hallsensor_key";
   gpios = <&tlmm 124 1>;
   interrupt-parent = <&tlmm>;
   interrupts = <124 0x0>;
   linux,input-type = <5>;
   linux,code = <0>;
   gpio-key,wakeup;
   debounce-interval = <15>;
  };
 };

 tlmm: pinctrl@03400000 {
  tri_state_key_mux {
   tri_state_key_active: tri_state_key_active {
    mux {
     pins = "gpio42","gpio26","gpio40";
     function = "gpio";
    };

    config {
     pins = "gpio42","gpio26","gpio40";
     drive-strength = <2>;
     bias-disable;
    };
   };

   tri_state_key_suspend: tri_state_key_suspend {
    mux {
     pins = "gpio42","gpio26","gpio40";
     function = "gpio";
    };

    config {
     pins = "gpio42","gpio26","gpio40";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  oem_rf_cable_mux {
   oem_rf_cable_active: oem_rf_cable_active {
    mux {
     pins = "gpio36";
     function = "gpio";
    };

    config {
     pins = "gpio36";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   oem_rf_cable_suspend: oem_rf_cable_suspend {
    mux {
     pins = "gpio36";
     function = "gpio";
    };

    config {
     pins = "gpio36";
     drive-strength = <2>;
     bias-pull-up;
    };

   };
  };
 };


 tri_state_key {
  compatible = "oneplus,tri-state-key";
  status = "okay";
  interrupt-parent = <&tlmm>;
  tristate,gpio_key1 = <&tlmm 40 0x00>;
  tristate,gpio_key2 = <&tlmm 42 0x00>;
  tristate,gpio_key3 = <&tlmm 26 0x00>;

  pinctrl-names = "pmx_tri_state_key_active", "pmx_tri_state_key_suspend";
  pinctrl-0 = <&tri_state_key_active>;
  pinctrl-1 = <&tri_state_key_suspend>;
 };

 oem_rf_cable {
  compatible = "oem,rf_cable";
  interrupt-parent = <&tlmm>;
  rf,cable-gpio = <&tlmm 36 0>;
  pinctrl-names = "oem_rf_cable_active", "oem_rf_cable_suspend";
  pinctrl-0 = <&oem_rf_cable_active >;
  pinctrl-1 = <&oem_rf_cable_suspend>;
 };

 qcom,qbt1000 {
        status = "disabled";
 };


 fpc_fpc1020 {
  compatible = "fpc,fpc1020";
  interrupt-parent = <&tlmm>;
  fpc,irq-gpio = <&tlmm 121 0>;





 };

 goodix_fp {
 compatible = "goodix,fingerprint";
 interrupt-parent = <&tlmm>;
 fp-gpio-irq = <&tlmm 121 0x00>;
 fp-gpio-reset = <&tlmm 75 0x00>;
 status = "okay";
 };

 tlmm: pinctrl@03400000 {
  fp_enable: fp_enable {
   mux {
    pins = "gpio25";
    function = "gpio";
   };

   config {
    pins = "gpio25";
    drive-strength = <2>;
    bias-pull-up;
    output-enable;
    output-high;
   };
  };
  fp_id0_init: fp_id0_init {
   mux {
    pins = "gpio39";
    function = "gpio";
   };

   config {
    pins = "gpio39";
    drive-strength = <2>;
    bias-disable;
    input-enable;
   };
  };
  fp_id1_init: fp_id1_init {
   mux {
    pins = "gpio41";
    function = "gpio";
   };

   config {
    pins = "gpio41";
    drive-strength = <2>;
    bias-disable;
    input-enable;
   };
  };
  fp_id2_init: fp_id2_init {
   mux {
    pins = "gpio63";
    function = "gpio";
   };

   config {
    pins = "gpio63";
    drive-strength = <2>;
    bias-disable;
    input-enable;
   };
  };
 };

 fingerprint_detect {
  compatible = "oneplus,fpdetect";
  fp-gpio-enable = <&tlmm 25 0>;
  fp-gpio-id0 = <&tlmm 39 0>;
  fp-gpio-id1 = <&tlmm 41 0>;
  fp-gpio-id2 = <&tlmm 63 0>;
  pinctrl-names = "fp_enable", "fp_id_init";
  pinctrl-0 = <&fp_enable>;
  pinctrl-1 = <&fp_id0_init &fp_id1_init &fp_id2_init>;
 };

 qcom,bcl {
  qcom,bcl-soc-hotplug-list = <&CPU6 &CPU7>;
  qcom,ibat-monitor {
   qcom,soc-low-threshold = <5>;
  };
 };
    ramoops {
        compatible = "ramoops";
        status = "ok";
        memory-region = <&ramoops_mem>;
    };


 qusb_phy0: qusb@c012000 {
 qcom,qusb-phy-init-seq =

    <0x80 0x0
    0x13 0x04
    0x7c 0x18c
    0x80 0x2c
    0x0a 0x184
    0x9c 0x21C
    0xf0 0x23C
    0x0f 0x240>;
 };
 force_enable_serial {
  compatible = "oem,force_serial";
 };
 oem_serial_pinctrl {
  compatible = "oem,oem_serial_pinctrl";
  pinctrl-names = "uart_pinctrl_active", "uart_pinctrl_deactive";
  pinctrl-0 = <&uart_console_active>;
  pinctrl-1 = <&uart_console_deactive>;
 };
    bootloader_log {
        compatible = "bootloader_log";
        linux,contiguous-region = <&bootloader_log_mem>;
    };
};






&pm8998_gpios {

 gpio@c400 {
  status = "okay";
  qcom,mode = <0>;
  qcom,pull = <0>;
  qcom,vin-sel = <0>;
  qcom,src-sel = <0>;
  qcom,out-strength = <1>;
 };
};

&pm8998_rtc {
 compatible = "qcom,qpnp-rtc";
 qcom,qpnp-rtc-alarm-pwrup = <1>;
};

&pmi8998_gpios {

 gpio@c400 {
  qcom,mode = <1>;
  qcom,pull = <4>;
  qcom,master-en = <1>;
  qcom,invert = <1>;
  qcom,out-strength = <1>;
  status = "okay";
 };
};

&sdhc_2 {
 status = "disabled";
};

&pmi8998_haptics {
 status = "okay";
 qcom,wave-shape = "sine";
 qcom,play-mode = "buffer";
 qcom,wave-samples = [28 28 28 28 28 28 28 28];
 qcom,wave-samples-overdrive = [7e 7e 7e 7e 7e 28 28 28];
 qcom,brake-pattern = [03 03 03 03];
 qcom,wave-rep-cnt = <1>;
 qcom,wave-samp-rep-cnt = <1>;
 qcom,use-play-irq;
 qcom,vmax-mv = <2088>;
 qcom,wave-play-rate-us = <4255>;
 qcom,lra-auto-res-mode = "zxd-eop";
 qcom,lra-res-cal-period = <32>;
};

&spmi_bus {
 qcom,pmi8998@2 {

  gpio-leds {
   compatible = "gpio-leds";
   status = "okay";
   vdd-supply = <&pmi8998_bob>;
   keypad-led-vbob-min = <3312000>;
   keypad-led-vbob-max = <3600000>;
   keypad-backlight {
    gpios = <&pmi8998_gpios 5 0>;
    label = "button-backlight";
    linux,default-trigger = "none";
    default-state = "off";
   };
  };
 };


 qcom,pm8998@0{
  qcom,power-on@800 {
      qcom,pon-dbc-delay = <31250>;
      qcom,kpdpwr-sw-debounce;
     };
 };
 qcom,pmi8998@3 {
  qcom,leds@d000 {
   qcom,rgb-sync;
  };
 };
};

&red_led {
 qcom,use-blink;
 qcom,duty-pcts = [00 05 0a 0f 14 1d 28 32 3c 4b 64];
 qcom,duty-ms = <20>;
 qcom,start-idx = <1>;
 qcom,idx-len = <11>;
 qcom,lut-flags = <0x1f>;
 qcom,ramp-step-ms = <100>;
 qcom,pause-lo = <2000>;
 qcom,pause-hi = <1000>;
 /delete-property/ linux,default-trigger;
};

&green_led {
 qcom,use-blink;
 qcom,duty-pcts = [00 05 0a 0f 14 1d 28 32 3c 4b 64];
 qcom,duty-ms = <20>;
 qcom,start-idx = <13>;
 qcom,idx-len = <11>;
 qcom,lut-flags = <0x1f>;
 qcom,ramp-step-ms = <100>;
 qcom,pause-lo = <2000>;
 qcom,pause-hi = <1000>;
 /delete-property/ linux,default-trigger;
};

&blue_led {
 qcom,use-blink;
 qcom,duty-pcts = [00 05 0a 0f 14 1d 28 32 3c 4b 64];
 qcom,duty-ms = <20>;
 qcom,start-idx = <13>;
 qcom,idx-len = <11>;
 qcom,lut-flags = <0x1f>;
 qcom,ramp-step-ms = <100>;
 qcom,pause-lo = <2000>;
 qcom,pause-hi = <1000>;
 /delete-property/ linux,default-trigger;
};
# 458 "../arch/arm64/boot/dts/qcom/cheeseburger.dtsi"
&soc {
 tlmm: pinctrl@03400000 {
  oneplus_fastchg {
   usb_sw_active: usb_sw_active {
    mux {
     pins = "gpio90", "gpio91";
     function = "gpio";
    };

    config {
     pins = "gpio90", "gpio91";
     drive-strength = <16>;
     bias-pull-up;
    };
   };

   usb_sw_suspend: usb_sw_suspend {
    mux {
     pins = "gpio90", "gpio91";
     function = "gpio";
    };

    config {
     pins = "gpio90", "gpio91";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };
 };
};

&i2c_7 {
 bq27541-battery@55 {
  status = "ok";
  compatible = "ti,bq27541-battery";
  reg = <0x55>;
  qcom,modify-soc-smooth;
 };
 oneplus_fastcg@26{
  status = "ok";
  compatible = "microchip,oneplus_fastcg";
  reg = <0x26>;
  microchip,mcu-en-gpio = <&tlmm 96 0x00>;
  microchip,usb-sw-1-gpio = <&tlmm 90 0x00>;
  microchip,usb-sw-2-gpio = <&tlmm 91 0x00>;
  microchip,ap-clk = <&tlmm 79 0x00>;
  microchip,ap-data = <&tlmm 80 0x00>;
  pinctrl-names = "mux_fastchg_active",
  "mux_fastchg_suspend",
  "mcu_data_active",
  "mcu_data_suspend";
  pinctrl-0 = <&fastchg_active
  &usb_sw_active
  &ap_clk_active >;
  pinctrl-1 = <&usb_sw_suspend
  &fastchg_suspend
  &ap_clk_suspend>;
  pinctrl-2 =<&ap_data_active>;
  pinctrl-3 =<&ap_data_suspend>;
  clocks = <&clock_gcc 0xe623f321>,
   <&clock_gcc 0x799be48c>;
  clock-names = "snoc", "cnoc";
 };
};
&soc {
 tlmm: pinctrl@03400000 {
  oneplus_fastchg {
   fastchg_active: fastchg_active {
    mux {
     pins = "gpio96";
     function = "gpio";
    };

    config {
     pins = "gpio96";
     drive-strength = <16>;
     bias-pull-up;
    };
   };

   fastchg_suspend: fastchg_suspend {
    mux {
     pins = "gpio96";
     function = "gpio";
    };

    config {
     pins = "gpio96";
     drive-strength = <2>;
     bias-disable;
    };
   };

   ap_clk_active: ap_clk_active {
    mux {
     pins = "gpio79";
     function = "gpio";
    };

    config {
     pins = "gpio79";
     drive-strength = <16>;
     bias-pull-up;
    };
   };

   ap_clk_suspend: ap_clk_suspend {
    mux {
     pins = "gpio79";
     function = "gpio";
    };

    config {
     pins = "gpio79";
     drive-strength = <2>;
     bias-disable;
    };
   };

   ap_data_active: ap_data_active {
    mux {
     pins = "gpio80";
     function = "gpio";
    };

    config {
     pins = "gpio80";
     drive-strength = <16>;
     bias-pull-up;
    };
   };

   ap_data_suspend: ap_data_suspend {
    mux {
     pins = "gpio80";
     function = "gpio";
    };

    config {
     pins = "gpio80";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };
 };
};

&pmi8998_charger {


 qcom,fcc-max-ua = <500000>;
 qcom,usb-icl-ua = <1800000>;
 qcom,fv-max-uv = <4365000>;

 ibatmax-little-cold-ma = <325>;
 ibatmax-cool-ma = <450>;
 ibatmax-little-cool-ma = <775>;
 ibatmax-pre-normal-ma = <1425>;
 ibatmax-normal-ma = <1950>;
 ibatmax-warm-ma = <750>;

 vbatmax-little-cold-mv = <3975>;
 vbatmax-cool-mv = <4380>;
 vbatmax-little-cool-mv = <4380>;
 vbatmax-pre-normal-mv = <4380>;
 vbatmax-normal-mv = <4380>;
 vbatmax-warm-mv = <4080>;

 vbatdet-little-cold-mv = <3700>;
 vbatdet-cool-mv = <4150>;
 vbatdet-little-cool-mv = <4270>;
 vbatdet-pre-normal-mv = <4270>;
 vbatdet-normal-mv = <4270>;
 vbatdet-warm-mv = <3980>;

 cold-bat-decidegc = <30>;
 little-cold-bat-decidegc = <0>;
 cool-bat-decidegc = <50>;
 little-cool-bat-decidegc = <120>;
 pre-normal-bat-decidegc = <160>;
 warm-bat-decidegc = <450>;
 hot-bat-decidegc = <530>;

 qcom,cutoff-voltage-with-charger = <3250>;
 disable-pd;
};

&pmi8998_fg {
 oem,use_external_fg;
 qcom,fg-rsense-sel = <0>;
};



&i2c_5 {
 synaptics@20 {
  status = "disabled";
 };
 synaptics-rmi-ts@20 {
  compatible = "synaptics,s3320";
  reg = <0x20>;
  interrupt-parent = <&tlmm>;
  interrupts = <125 0x2008>;
  vcc_i2c_1v8-supply = <&pm8998_l6>;
  vdd_2v8-supply = <&pm8998_l28>;
  synaptics,tx-rx-num = <17 30>;
  synaptics,vdd-voltage = <1808000 1808000>;
  synaptics,avdd-voltage = <3008000 3008000>;
  synaptics,vdd-current = <40000>;
  synaptics,avdd-current = <20000>;
  synaptics,display-coords = <1080 1920>;
  synaptics,reset-gpio = <&tlmm 89 0x00>;
  synaptics,irq-gpio = <&tlmm 125 0x2008>;
  oem,support_hw_poweroff;
  pinctrl-names = "pmx_ts_active", "pmx_ts_suspend";
  pinctrl-0 = <&ts_active>;
  pinctrl-1 = <&ts_int_suspend &ts_reset_suspend>;
 };
};
&pcie0_clkreq_default {
 mux {
  pins = "gpio36";
  function = "gpio";
 };

 config {
  pins = "gpio36";
  drive-strength = <2>;
  bias-pull-up;
 };
};

&mdss_dp_ctrl {
 status = "disabled";
};

&mdss_dp_pll {
 status = "disabled";
};

&mdss_dsi {
 hw-config = "single_dsi";
};

&mdss_dsi1 {
 status = "disabled";
};

&labibb {
 status = "disabled";
};

&mdss_hdmi_tx {
 status = "disabled";
};

&mdss_hdmi_pll {
 status = "disabled";
};

&snd_9335 {
 qcom,mbhc-audio-jack-type = "4-pole-jack";
};




&slim_aud {
 tasha_codec {
  qcom,cdc-micbias1-mv = <1800>;
  qcom,cdc-micbias2-mv = <2700>;
  qcom,cdc-micbias3-mv = <1800>;
  qcom,cdc-micbias4-mv = <1800>;
 };
};


&soc {
 i2c@c1b7000 {
  status = "ok";
  test_tfa9891: tfa9891@36 {
   compatible = "nxp,tfa9891";
   reg = <0x36>;
   reset-gpio= <&tlmm 49 0>;
   irq-gpio= <&tlmm 50 0>;
   bob_power-supply = <&pmi8998_bob>;
   qcom,bob_power-voltage-level = <2950000 2960000>;
   qcom,bob_power-current-level = <200 800000>;
   status = "ok";
  };
 };

 sound-9335 {
  qcom,audio-routing =
   "AIF4 VI", "MCLK",
   "RX_BIAS", "MCLK",
   "MADINPUT", "MCLK",
   "AMIC2", "MIC BIAS2",
   "MIC BIAS2", "Headset Mic",
   "AMIC3", "MIC BIAS2",
   "MIC BIAS2", "ANCRight Headset Mic",
   "AMIC4", "MIC BIAS2",
   "MIC BIAS2", "ANCLeft Headset Mic",
   "AMIC5", "MIC BIAS3",
   "MIC BIAS3", "Handset Mic",
   "AMIC6", "MIC BIAS4",
   "MIC BIAS4", "Analog Mic6",
   "DMIC0", "MIC BIAS1",
   "MIC BIAS1", "Digital Mic0",
   "DMIC1", "MIC BIAS1",
   "MIC BIAS1", "Digital Mic1",
   "DMIC2", "MIC BIAS4",
   "MIC BIAS4", "Digital Mic2",
   "DMIC3", "MIC BIAS4",
   "MIC BIAS4", "Digital Mic3",
   "DMIC4", "MIC BIAS3",
   "MIC BIAS3", "Digital Mic4",
   "DMIC5", "MIC BIAS3",
   "MIC BIAS3", "Digital Mic5",
   "SpkrLeft IN", "SPK1 OUT",
   "SpkrRight IN", "SPK2 OUT";
  qcom,us-euro-gpios = <>;
  qcom,msm-mbhc-hphl-swh = <1>;
  qcom,msm-mbhc-gnd-swh = <1>;
  qcom,wsa-max-devs = <>;
  qcom,wsa-devs = <>;
  qcom,wsa-aux-dev-prefix = <>;
 };

 sound-tavil {
  qcom,usbc-analog-en1_gpio = <>;
  qcom,usbc-analog-en2_n_gpio = <>;
 };
};

&i2c_9 {
 qcom,master-id = <86>;
 qcom,clk-freq-out = <400000>;
 status = "ok";
};

&dai_mi2s3 {
 qcom,msm-mi2s-rx-lines = <2>;
 qcom,msm-mi2s-tx-lines = <1>;
 qcom,msm-mi2s-slave = <0>;
 qcom,msm-mi2s-ext-mclk = <0>;
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&quat_mi2s_active
   &quat_mi2s_sd0_active
   &quat_mi2s_sd1_active>;
 pinctrl-1 = <&quat_mi2s_sleep
   &quat_mi2s_sd0_sleep
   &quat_mi2s_sd1_sleep>;
};

&wcd_us_euro_gpio {
 status = "disabled";
};

&wcd_usbc_analog_en1_gpio {
 status = "disabled";
};

&wcd_usbc_analog_en2n_gpio {
 status = "disabled";
};
&clock_audio_lnbb {
 status = "disabled";
};


&cci {
 qcom,eeprom@1 {
  status = "disabled";
 };

 qcom,camera@1 {
  status = "disabled";
 };
};

&firmware {
 android {
  compatible = "android,firmware";
  fstab {
   compatible = "android,fstab";
   vendor {
    compatible = "android,vendor";
    dev = "/dev/block/platform/soc/1da4000.ufshc/by-name/vendor";
    type = "ext4";
    mnt_flags = "ro,barrier=1,discard";
    fsmgr_flags = "wait";
    status = "ok";
   };
   system {
    compatible = "android,system";
    dev = "/dev/block/platform/soc/1da4000.ufshc/by-name/system";
    type = "ext4";
    mnt_flags = "ro,barrier=1,discard";
    fsmgr_flags = "wait";
    status = "ok";
   };
  };
 };
};


&soc {
 tlmm: pinctrl@03400000 {
  uart_console_deactive: uart_console_deactive {
   mux {
    pins = "gpio4", "gpio5";
    function = "gpio";
   };

   config {
    pins = "gpio4", "gpio5";
    drive-strength = <2>;
    bias-pull-down;
   };
  };
 };
};

&uartblsp2dm1 {
 status = "disabled";
};



&pm8998_vadc {
 chan@4e {
  label = "ufs_therm";
  reg = <0x4e>;
  qcom,decimation = <2>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@4f {
  label = "pa_therm0";
  reg = <0x4f>;
  qcom,decimation = <2>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@50 {
  label = "pa_therm1";
  reg = <0x50>;
  qcom,decimation = <2>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };
};

&pm8998_adc_tm {
 chan@4e {
  label = "ufs_therm";
  reg = <0x4e>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,btm-channel-number = <0x80>;
  qcom,thermal-node;
 };

 chan@4f {
  label = "pa_therm0";
  reg = <0x4f>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,btm-channel-number = <0x88>;
  qcom,thermal-node;
 };

 chan@50 {
  label = "pa_therm1";
  reg = <0x50>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,btm-channel-number = <0x90>;
  qcom,thermal-node;
 };
};




&pcie0 {
 status = "disabled";
};

&pm8998_gpios {
 gpio@d400 {
  qcom,pull = <4>;
 };
};

&spi_1 {
    status = "ok";
    qcom,disable-autosuspend;

    ese@0 {
        compatible = "nxp,p61";
        reg = <0>;
        spi-max-frequency = <8000000>;
    };
};

&i2c_6 {
 nq@28 {
  status = "disabled";
 };

 pn5xx@28 {
  compatible = "nxp,pn544";
  reg = <0x28>;
  nxp,pn544-irq = <&tlmm 92 0x00>;
  nxp,pn544-ven = <&tlmm 12 0x00>;
  nxp,pn544-fw-dwnld = <&tlmm 93 0x00>;
  nxp,pn544-clk-gpio = <&pm8998_gpios 21 0x00>;
  nxp,pn544-ese-pwr = <&tlmm 37 0x00>;
  nfc_voltage_s4-supply = <&pm8998_s4>;
  nxp,pn544-wake-up = <&tlmm 116 0x00>;
  interrupt-parent = <&tlmm>;
  qcom,clk-src = "BBCLK3";
  interrupts = <92 0>;
  interrupt-names = "nfc_irq";
  pinctrl-names = "nfc_active", "nfc_suspend";
  pinctrl-0 = <&nfc_int_active &nfc_enable_active>;
  pinctrl-1 = <&nfc_int_suspend &nfc_enable_suspend>;
  clocks = <&clock_gcc 0xc4de7dad>;
  clock-names = "ref_clk";
 };
};


&soc {
 tlmm: pinctrl@03400000 {
  uart_console_deactive: uart_console_deactive {
   mux {
    pins = "gpio4", "gpio5";
    function = "gpio";
   };

   config {
    pins = "gpio4", "gpio5";
    drive-strength = <2>;
    bias-disable;
   };
  };
 };
};

&uartblsp2dm1 {
 pinctrl-names = "uart_active", "uart_deactive";
 pinctrl-0 = <&uart_console_active>;
 pinctrl-1 = <&uart_console_deactive>;
};
# 20 "../arch/arm64/boot/dts/qcom/cheeseburger-v2.1-dvt1.dts" 2
# 1 "../arch/arm64/boot/dts/qcom/cheeseburger-dvt1.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/cheeseburger-dvt1.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-samsung_s6e3fa5_1080p_cmd.dtsi" 1
# 18 "../arch/arm64/boot/dts/qcom/dsi-panel-samsung_s6e3fa5_1080p_cmd.dtsi"
&mdss_mdp {
 dsi_samsung_s6e3fa5_1080p_cmd: qcom,mdss_dsi_samsung_s6e3fa5_1080p_cmd {
  qcom,cont-splash-enabled;
  qcom,mdss-dsi-panel-name = "samsung s6e3fa5 1080p cmd mode dsi panel";
  qcom,mdss-dsi-panel-manufacture = "SAMSUNG";
  qcom,mdss-dsi-panel-version = "S6E3FA5";
  qcom,mdss-dsi-backlight-version = "SAMSUNG";
  qcom,mdss-dsi-backlight-manufacture = "SAMSUNG";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <120>;
  qcom,mdss-dsi-h-back-porch = <70>;
  qcom,mdss-dsi-h-pulse-width = <19>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <4>;
  qcom,mdss-dsi-v-front-porch = <18>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
     05 01 00 00 14 00 02 11 00
     15 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 03 F0 5A 5A
     39 01 00 00 00 00 02 B0 04
     39 01 00 00 00 00 04 B4 06 0C 12
     39 01 00 00 00 00 03 F0 A5 A5
     15 01 00 00 00 00 02 53 20
     15 01 00 00 00 00 02 55 00
     39 01 00 00 00 00 03 F0 5A 5A
     39 01 00 00 00 00 02 C3 01
     39 01 00 00 00 00 02 B0 18
     39 01 00 00 00 00 02 C3 00
     39 01 00 00 00 00 03 F0 A5 A5
     05 01 00 00 00 00 02 29 00
  ];
  qcom,mdss-dsi-off-command = [05 01 00 00 28 00 02 28 00
     05 01 00 00 A0 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [00 1b 06 06 0b 10 06 07 05 03 04 00];
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-te-v-sync-rd-ptr-irq-line = <0x2c>;
  qcom,mdss-dsi-te-v-sync-continue-lines = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,esd-check-enabled;
  qcom,mdss-dsi-panel-status-check-mode = "te_signal_check";
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-t-clk-post = <0x07>;
  qcom,mdss-dsi-t-clk-pre = <0x29>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <255>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "trigger_sw";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
  qcom,mdss-dsi-reset-sequence = <1 2>,<0 2>, <1 2>;

  qcom,mdss-pan-physical-width-dimension = <68>;
  qcom,mdss-pan-physical-height-dimension = <122>;
  qcom,mdss-tear-check-frame-rate=<6000>;







  qcom,mdss-dsi-high-brightness-panel;
  qcom,mdss-dsi-panel-acl-command = [15 01 00 00 00 00 02 55 00];
  qcom,mdss-dsi-acl-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-acl-ncmds = <0>;
  qcom,mdss-dsi-acl-npayload = <1>;
  qcom,mdss-dsi-panel-hbm-on-command = [15 01 00 00 00 00 02 53 E8];
  qcom,mdss-dsi-panel-hbm-off-command = [15 01 00 00 00 00 02 53 28];
  qcom,mdss-dsi-hbm-command-state = "dsi_hs_mode";


  qcom,mdss-dsi-read-reg-enable-command = [39 01 00 00 00 00 03 F0 5A 5A];
  qcom,mdss-dsi-read-reg-disable-command = [29 01 00 00 00 00 03 F0 A5 A5];
  qcom,mdss-dsi-packetsizetxcmds-command = [37 01 00 00 00 00 02 07 00];
  qcom,mdss-dsi-readpostxcmds-command = [15 01 00 00 00 00 02 B0 00];
  qcom,mdss-dsi-id-command = [ 06 01 00 00 00 00 01 C3 0A 19];
  qcom,mdss-dsi-packetsizetxcmds-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-readpostxcmds-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-read-reg-enable-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-read-reg-disable-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-id-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-panel-srgb-on-command = [
    39 01 00 00 00 00 03 f0 5A 5A
    39 01 00 00 00 00 02 C3 81
    39 01 00 00 00 00 02 B0 19
    39 01 00 00 00 00 16 C3 B2 06 05 3C CF 14 07 07 B2 4B E7 C9 BF 0A B9 E5 DA 18 FF F6 D7
    39 01 00 00 00 00 02 B0 18
    39 01 00 00 00 00 02 C3 01
    39 01 00 00 00 00 03 f0 A5 A5];
    qcom,mdss-dsi-panel-srgb-off-command = [
    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 02 C3 01
    39 01 00 00 00 00 02 B0 18
    39 01 00 00 00 00 02 C3 00
    39 01 00 00 00 00 03 F0 A5 A5];
    qcom,mdss-dsi-srgb-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-panel-dci-p3-on-command = [
    39 01 00 00 00 00 03 f0 5A 5A
    39 01 00 00 00 00 02 C3 81
    39 01 00 00 00 00 02 B0 19
    39 01 00 00 00 00 16 C3 D8 00 00 16 D2 00 08 08 C3 1C F1 CF E8 02 C8 E9 DF 00 FF F6 D7
    39 01 00 00 00 00 02 B0 18
    39 01 00 00 00 00 02 C3 01
    39 01 00 00 00 00 03 f0 A5 A5];
    qcom,mdss-dsi-panel-dci-p3-off-command = [
    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 02 C3 01
    39 01 00 00 00 00 02 B0 18
    39 01 00 00 00 00 02 C3 00
    39 01 00 00 00 00 03 F0 A5 A5];
    qcom,mdss-dsi-panel-orientation = "180";
    qcom,mdss-dsi-dci-p3-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-panel-night-mode-on-command = [
    39 01 00 00 00 00 03 f0 5a 5a
    39 01 00 00 00 00 02 C3 81
    39 01 00 00 00 00 02 B0 19
    39 01 00 00 00 00 16 C3 B2 06 05 3C CF 14 07 07 B2 4B E7 C9 BF 0A B9 E5 DA 18 FD FE FA
    39 01 00 00 00 00 02 B0 18
    39 01 00 00 00 00 02 C3 01
    39 01 00 00 00 00 03 f0 A5 A5];
    qcom,mdss-dsi-panel-night-mode-off-command = [
    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 02 C3 01
    39 01 00 00 00 00 02 B0 18
    39 01 00 00 00 00 02 C3 00
    39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-night-mode-command-state = "dsi_hs_mode";
   qcom,ulps-enabled;
   qcom,panel-allow-phy-poweroff;
 };
};
# 14 "../arch/arm64/boot/dts/qcom/cheeseburger-dvt1.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-samsung_s6e3fa6_1080p_cmd.dtsi" 1
# 18 "../arch/arm64/boot/dts/qcom/dsi-panel-samsung_s6e3fa6_1080p_cmd.dtsi"
&mdss_mdp {
 dsi_samsung_s6e3fa6_1080p_cmd: qcom,mdss_dsi_samsung_s6e3fa6_1080p_cmd {
  qcom,cont-splash-enabled;
  qcom,mdss-dsi-panel-name = "samsung s6e3fa6 1080p cmd mode dsi panel";
  qcom,mdss-dsi-panel-manufacture = "SAMSUNG";
  qcom,mdss-dsi-panel-version = "S6E3FA6";
  qcom,mdss-dsi-backlight-version = "SAMSUNG";
  qcom,mdss-dsi-backlight-manufacture = "SAMSUNG";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <120>;
  qcom,mdss-dsi-h-back-porch = <70>;
  qcom,mdss-dsi-h-pulse-width = <19>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <4>;
  qcom,mdss-dsi-v-front-porch = <18>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
   05 01 00 00 14 00 02 11 00
   15 01 00 00 00 00 02 35 00
   15 01 00 00 00 00 02 53 20
   15 01 00 00 00 00 02 55 00
   05 01 00 00 00 00 02 29 00
                ];
  qcom,mdss-dsi-off-command = [05 01 00 00 28 00 02 28 00
     05 01 00 00 A0 00 02 10 00];
  qcom,mdss-dsi-post-panel-on-command = [05 01 00 00 00 00 02 29 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [00 1b 06 06 0b 10 06 07 05 03 04 00];
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-te-v-sync-rd-ptr-irq-line = <0x2c>;
  qcom,mdss-dsi-te-v-sync-continue-lines = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,esd-check-enabled;
  qcom,mdss-dsi-panel-status-check-mode = "te_signal_check";
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-t-clk-post = <0x07>;
  qcom,mdss-dsi-t-clk-pre = <0x29>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <1023>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "trigger_sw";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
  qcom,mdss-dsi-reset-sequence = <1 2>,<0 2>, <1 2>;

  qcom,mdss-pan-physical-width-dimension = <68>;
  qcom,mdss-pan-physical-height-dimension = <122>;
  qcom,mdss-tear-check-frame-rate=<6000>;







  qcom,mdss-dsi-high-brightness-panel;
  qcom,mdss-dsi-panel-acl-command = [15 01 00 00 00 00 02 55 00];
  qcom,mdss-dsi-acl-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-acl-ncmds = <0>;
  qcom,mdss-dsi-acl-npayload = <1>;
  qcom,mdss-dsi-panel-hbm-on-command = [15 01 00 00 00 00 02 53 E8];
  qcom,mdss-dsi-panel-hbm-off-command = [15 01 00 00 00 00 02 53 28];
  qcom,mdss-dsi-hbm-command-state = "dsi_hs_mode";


  qcom,mdss-dsi-read-reg-enable-command = [39 01 00 00 00 00 03 F0 5A 5A];
  qcom,mdss-dsi-read-reg-disable-command = [29 01 00 00 00 00 03 F0 A5 A5];
  qcom,mdss-dsi-packetsizetxcmds-command = [37 01 00 00 00 00 02 07 00];
  qcom,mdss-dsi-readpostxcmds-command = [15 01 00 00 00 00 02 B0 00];
  qcom,mdss-dsi-id-command = [ 06 01 00 00 00 00 01 C3 0A 19];
  qcom,mdss-dsi-packetsizetxcmds-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-readpostxcmds-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-read-reg-enable-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-read-reg-disable-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-id-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-panel-orientation = "180";

   qcom,mdss-dsi-panel-srgb-on-command = [
    39 01 00 00 00 00 03 f0 5A 5A
    39 01 00 00 00 00 02 80 01
    39 01 00 00 00 00 02 C3 13
    39 01 00 00 00 00 02 B0 0E
    39 01 00 00 00 00 16 C3 A0 02 04 3B C7 12 08 07 A8 4B E7 C9 BF 0A B9 E3 DA 18 FF F6 D4
    39 01 00 00 00 00 03 f0 A5 A5


    ];
   qcom,mdss-dsi-panel-srgb-off-command = [
    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 02 80 00
    39 01 00 00 00 00 02 C3 10
    39 01 00 00 00 00 03 F0 A5 A5
    ];
   qcom,mdss-dsi-srgb-command-state = "dsi_hs_mode";

   qcom,mdss-dsi-panel-dci-p3-on-command = [
    39 01 00 00 00 00 03 f0 5A 5A
    39 01 00 00 00 00 02 80 01
    39 01 00 00 00 00 02 C3 13
    39 01 00 00 00 00 02 B0 0E
    39 01 00 00 00 00 16 C3 C6 00 00 16 D2 00 04 08 C3 1C F1 CF E2 02 CE E9 DF 00 FF F6 D4
    39 01 00 00 00 00 03 f0 A5 A5

    ];
   qcom,mdss-dsi-panel-dci-p3-off-command = [
    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 02 80 00
    39 01 00 00 00 00 02 C3 10
    39 01 00 00 00 00 03 F0 A5 A5

    ];
   qcom,mdss-dsi-dci-p3-command-state = "dsi_hs_mode";

   qcom,mdss-dsi-panel-night-mode-on-command = [
    39 01 00 00 00 00 03 f0 5A 5A
    39 01 00 00 00 00 02 80 01
    39 01 00 00 00 00 02 C3 13
    39 01 00 00 00 00 02 B0 0E
    39 01 00 00 00 00 16 C3 A0 02 04 3B C7 12 08 07 A8 4B E7 C9 BF 0A B9 E3 DA 18 FF FE FA
    39 01 00 00 00 00 03 f0 A5 A5

    ];
   qcom,mdss-dsi-panel-night-mode-off-command = [
    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 02 80 00
    39 01 00 00 00 00 02 C3 10
    39 01 00 00 00 00 03 F0 A5 A5

    ];
   qcom,mdss-dsi-night-mode-command-state = "dsi_hs_mode";
   qcom,mdss-dsi-panel-read-mode-on-command = [
    39 01 00 00 00 00 03 f0 5A 5A
    39 01 00 00 00 00 02 80 01
    39 01 00 00 00 00 02 C3 13
    39 01 00 00 00 00 02 B0 0E
    39 01 00 00 00 00 16 C3 A0 02 04 3B C7 12 08 07 A8 4B E7 C9 BF 0A B9 E3 DA 18 FF FF FF
    39 01 00 00 00 00 03 f0 A5 A5

    ];
   qcom,mdss-dsi-panel-read-mode-off-command = [
    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 02 80 00
    39 01 00 00 00 00 02 C3 10
    39 01 00 00 00 00 03 F0 A5 A5

    ];
   qcom,mdss-dsi-read-mode-command-state = "dsi_hs_mode";



   qcom,ulps-enabled;
   qcom,panel-allow-phy-poweroff;
 };
};
# 15 "../arch/arm64/boot/dts/qcom/cheeseburger-dvt1.dtsi" 2

&mdss_dsi_active {
 mux {
  pins = "gpio94", "gpio21", "gpio62";
 };
    config {
  pins = "gpio94", "gpio21", "gpio62";
 };
};

&mdss_dsi_suspend {
 mux {
  pins = "gpio94", "gpio21", "gpio62";
 };
 config {
  pins = "gpio94", "gpio21", "gpio62";
 };
};

&mdss_dsi0 {
 qcom,dsi-pref-prim-pan = <&dsi_samsung_s6e3fa5_1080p_cmd>;
 pinctrl-names = "mdss_default", "mdss_sleep";
 pinctrl-0 = <&mdss_dsi_active &mdss_te_active>;
 pinctrl-1 = <&mdss_dsi_suspend &mdss_te_suspend>;
 qcom,platform-reset-gpio = <&tlmm 94 0>;
 qcom,platform-te-gpio = <&tlmm 11 0>;
  qcom,platform-vci-gpio = <&tlmm 21 0>;
  qcom,panel-mode-gpio = <>;
  lab-supply = <>;
  ibb-supply = <>;
 clocks = <&clock_mmss 0x38105d25>,
  <&clock_mmss 0xcc0e909d>,
  <&clock_mmss 0x5721ff83>,
  <&clock_mmss 0x75cc885b>,
  <&clock_mmss 0xccac1f35>,
  <&clock_mmss 0x38e5aa79>;
 clock-names = "byte_clk", "pixel_clk", "core_clk",
  "byte_clk_rcg", "pixel_clk_rcg",
  "byte_intf_clk";
};

&dsi_samsung_s6e3fa5_1080p_cmd {
  qcom,panel-supply-entries = <&dsi_panel_pwr_supply_no_labibb>;
};

&dsi_samsung_s6e3fa6_1080p_cmd {
  qcom,panel-supply-entries = <&dsi_panel_pwr_supply_no_labibb>;
};


&soc {
        tlmm: pinctrl@03400000 {
                tri_state_key_mux {
                        tri_state_key_active: tri_state_key_active {
                                mux {
                                        pins = "gpio42","gpio26","gpio40";
                                        function = "gpio";
                                };

                                config {
                                        pins = "gpio42","gpio26","gpio40";
                                        drive-strength = <2>;
                                        bias-disable;
                                };
                        };

                        tri_state_key_suspend: tri_state_key_suspend {
                                mux {
                                        pins = "gpio42","gpio26","gpio40";
                                        function = "gpio";
                                };

                                config {
                                        pins = "gpio42","gpio26","gpio40";
                                        drive-strength = <2>;
                                        bias-disable;
                                };
                        };
                };
        };

        tri_state_key {
                compatible = "oneplus,tri-state-key";
                status = "okay";
                interrupt-parent = <&tlmm>;
                tristate,gpio_key1 = <&tlmm 40 0x00>;
                tristate,gpio_key2 = <&tlmm 42 0x00>;
                tristate,gpio_key3 = <&tlmm 26 0x00>;

                pinctrl-names = "pmx_tri_state_key_active", "pmx_tri_state_key_suspend";
                pinctrl-0 = <&tri_state_key_active>;
                pinctrl-1 = <&tri_state_key_suspend>;
        };

};


&soc {
 tlmm: pinctrl@03400000 {
  cam_sensor_rear_0_mclk_active: cam_sensor_rear_0_mclk_active {

   mux {

    pins = "gpio13";
    function = "cam_mclk";
   };

   config {
    pins = "gpio13";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_0_mclk_suspend: cam_sensor_rear_0_mclk_suspend {

   mux {

    pins = "gpio13";
    function = "cam_mclk";
   };

   config {
    pins = "gpio13";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_0_active: cam_sensor_rear_0_active {

   mux {
    pins = "gpio30","gpio7";
    function = "gpio";
   };

   config {
    pins = "gpio30","gpio7";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_0_suspend: cam_sensor_rear_0_suspend {

   mux {
    pins = "gpio30","gpio7";
    function = "gpio";
   };

   config {
    pins = "gpio30","gpio7";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_0_ana_active: cam_sensor_rear_0_ana_active {

   mux {
    pins = "gpio27";
    function = "gpio";
   };

   config {
    pins = "gpio27";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_0_ana_suspend: cam_sensor_rear_0_ana_suspend {

   mux {
    pins = "gpio27";
    function = "gpio";
   };

   config {
    pins = "gpio27";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_0_actuator_vaf_active: cam_sensor_rear_0_actuator_vaf_active {

   mux {
    pins = "gpio6";
    function = "gpio";
   };

   config {
    pins = "gpio6";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_0_actuator_vaf_suspend: cam_sensor_rear_0_actuator_vaf_suspend {

   mux {
    pins = "gpio6";
    function = "gpio";
   };

   config {
    pins = "gpio6";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_1_mclk_active: cam_sensor_rear_1_mclk_active {

   mux {

    pins = "gpio15";
    function = "cam_mclk";
   };

   config {
    pins = "gpio15";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_1_mclk_suspend: cam_sensor_rear_1_mclk_suspend {

   mux {

    pins = "gpio15";
    function = "cam_mclk";
   };

   config {
    pins = "gpio15";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_1_active: cam_sensor_rear_1_active {

   mux {
    pins = "gpio9","gpio8";
    function = "gpio";
   };

   config {
    pins = "gpio9","gpio8";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_1_suspend: cam_sensor_rear_1_suspend {

   mux {
    pins = "gpio9","gpio8";
    function = "gpio";
   };
   config {
    pins = "gpio9","gpio8";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_1_ana_active: cam_sensor_rear_1_ana_active {

   mux {
    pins = "gpio23";
    function = "gpio";
   };

   config {
    pins = "gpio23";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_1_ana_suspend: cam_sensor_rear_1_ana_suspend {

   mux {
    pins = "gpio23";
    function = "gpio";
   };

   config {
    pins = "gpio23";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_1_vaf_active: cam_sensor_rear_1_vaf_active {

   mux {
    pins = "gpio77";
    function = "gpio";
   };

   config {
    pins = "gpio77";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_1_vaf_suspend: cam_sensor_rear_1_vaf_suspend {

   mux {
    pins = "gpio77";
    function = "gpio";
   };

   config {
    pins = "gpio77";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_0_mclk_active: cam_sensor_front_0_mclk_active {

   mux {

    pins = "gpio14";
    function = "cam_mclk";
   };

   config {
    pins = "gpio14";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_0_mclk_suspend: cam_sensor_front_0_mclk_suspend {

   mux {

    pins = "gpio14";
    function = "cam_mclk";
   };

   config {
    pins = "gpio14";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_0_active: cam_sensor_front_0_active {

   mux {
    pins = "gpio28", "gpio78";
    function = "gpio";
   };

   config {
    pins = "gpio28", "gpio78";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_0_suspend: cam_sensor_front_0_suspend {

   mux {
    pins = "gpio28", "gpio78";
    function = "gpio";
   };

   config {
    pins = "gpio28", "gpio78";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_0_ana_active: cam_sensor_front_0_ana_active {

   mux {
    pins = "gpio85";
    function = "gpio";
   };

   config {
    pins = "gpio85";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_0_ana_suspend: cam_sensor_front_0_ana_suspend {

   mux {
    pins = "gpio85";
    function = "gpio";
   };

   config {
    pins = "gpio85";
    bias-pull-down;
    drive-strength = <2>;
   };
  };
 };

 led_flash0: qcom,camera-flash@0 {
  cell-index = <0>;
  compatible = "qcom,camera-flash";
  qcom,flash-source = <&pmi8998_flash0 &pmi8998_flash1>;
  qcom,torch-source = <&pmi8998_torch0 &pmi8998_torch1>;
  qcom,switch-source = <&pmi8998_switch0>;
  status = "ok";
 };

 led_flash1: qcom,camera-flash@1 {
  cell-index = <1>;
  compatible = "qcom,camera-flash";
  qcom,flash-source = <&pmi8998_flash2>;
  qcom,torch-source = <&pmi8998_torch2>;
  qcom,switch-source = <&pmi8998_switch1>;
  status = "disabled";
 };
};

&cci {
 actuator0: qcom,actuator@0 {
  cell-index = <0>;
  reg = <0x0>;
  compatible = "qcom,actuator";
  qcom,cci-master = <0>;







  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_rear_0_actuator_vaf_active>;
  pinctrl-1 = <&cam_actuator_vaf_suspend>;
  status = "ok";
 };

 actuator1: qcom,actuator@1 {
  cell-index = <1>;
  reg = <0x1>;
  compatible = "qcom,actuator";
  qcom,cci-master = <1>;







  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_rear_1_vaf_active>;
  pinctrl-1 = <&cam_sensor_rear_1_vaf_suspend>;
  status = "ok";
 };

 ois0: qcom,ois@0 {
  cell-index = <0>;
  reg = <0x0>;
  compatible = "qcom,ois";
  qcom,cci-master = <0>;







  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_rear_0_actuator_vaf_active>;
  pinctrl-1 = <&cam_actuator_vaf_suspend>;
  status = "ok";
 };

 eeprom0: qcom,eeprom@0 {
  cell-index = <0>;
  reg = <0>;
  compatible = "qcom,eeprom";

  position = <0x00>;
  qcom,slave-addr = <0xa0>;
  qcom,cci-master = <0>;
  qcom,i2c-freq-mode = <1>;
  qcom,num-blocks = <9>;

  qcom,page0 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen0 = <0 0x0000 2 0x00 1 5>;
  qcom,poll0 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr0 = <0xa0>;
  qcom,mem0 = <0x0100 0x0000 2 0 1 0>;

  qcom,page1 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen1 = <0 0x0000 2 0x00 1 5>;
  qcom,poll1 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr1 = <0xa0>;
  qcom,mem1 = <0x0100 0x0100 2 0 1 0>;

  qcom,page2 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen2 = <0 0x0000 2 0x00 1 5>;
  qcom,poll2 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr2 = <0xa0>;
  qcom,mem2 = <0x0100 0x0200 2 0 1 0>;

  qcom,page3 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen3 = <0 0x0000 2 0x00 1 5>;
  qcom,poll3 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr3 = <0xa0>;
  qcom,mem3 = <0x0100 0x0300 2 0 1 0>;

  qcom,page4 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen4 = <0 0x0000 2 0x00 1 5>;
  qcom,poll4 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr4 = <0xa0>;
  qcom,mem4 = <0x0100 0x0400 2 0 1 0>;

  qcom,page5 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen5 = <0 0x0000 2 0x00 1 5>;
  qcom,poll5 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr5 = <0xa0>;
  qcom,mem5 = <0x0100 0x0500 2 0 1 0>;

  qcom,page6 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen6 = <0 0x0000 2 0x00 1 5>;
  qcom,poll6 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr6 = <0xa0>;
  qcom,mem6 = <0x0100 0x0600 2 0 1 0>;

  qcom,page7 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen7 = <0 0x0000 2 0x00 1 5>;
  qcom,poll7 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr7 = <0xa0>;
  qcom,mem7 = <0x0100 0x0700 2 0 1 0>;

  qcom,page8 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen8 = <0 0x0000 2 0x00 1 5>;
  qcom,poll8 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr8 = <0xa0>;
  qcom,mem8 = <0x0100 0x0800 2 0 1 0>;

  cam_vio-supply = <&pm8998_lvs1>;
  qcom,cam-vreg-name = "cam_vio";
  qcom,cam-vreg-min-voltage = <0>;
  qcom,cam-vreg-max-voltage = <0>;
  qcom,cam-vreg-op-mode = <0>;

  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_rear_0_active>;
  pinctrl-1 = <&cam_sensor_rear_suspend>;
  gpios = <&tlmm 30 0>;
  qcom,gpio-vio = <0>;
  qcom,gpio-req-tbl-num = <0>;
  qcom,gpio-req-tbl-flags = <0>;
  qcom,gpio-req-tbl-label = "CAM_VIO";

  qcom,cam-power-seq-type = "sensor_vreg";
  qcom,cam-power-seq-val = "cam_vio";
  qcom,cam-power-seq-cfg-val = <1>;
  qcom,cam-power-seq-delay = <1>;

  clocks = <&clock_mmss 0x42545468>,
   <&clock_mmss 0x8820556e>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
  status = "ok";
 };

 eeprom1: qcom,eeprom@1 {
  cell-index = <1>;
  reg = <0x1>;
  compatible = "qcom,eeprom";

  position = <0x01>;
  qcom,slave-addr = <0xa2>;
  qcom,cci-master = <1>;
  qcom,num-blocks = <24>;
  qcom,i2c-freq-mode = <1>;

  qcom,page0 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen0 = <0 0x0000 2 0x00 1 5>;
  qcom,poll0 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr0 = <0xa2>;
  qcom,mem0 = <0x0100 0x0000 2 0 1 0>;

  qcom,page1 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen1 = <0 0x0000 2 0x00 1 5>;
  qcom,poll1 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr1 = <0xa2>;
  qcom,mem1 = <0x0100 0x0100 2 0 1 0>;

  qcom,page2 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen2 = <0 0x0000 2 0x00 1 5>;
  qcom,poll2 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr2 = <0xa2>;
  qcom,mem2 = <0x0100 0x0200 2 0 1 0>;

  qcom,page3 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen3 = <0 0x0000 2 0x00 1 5>;
  qcom,poll3 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr3 = <0xa2>;
  qcom,mem3 = <0x0100 0x0300 2 0 1 0>;

  qcom,page4 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen4 = <0 0x0000 2 0x00 1 5>;
  qcom,poll4 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr4 = <0xa2>;
  qcom,mem4 = <0x0100 0x0400 2 0 1 0>;

  qcom,page5 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen5 = <0 0x0000 2 0x00 1 5>;
  qcom,poll5 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr5 = <0xa2>;
  qcom,mem5 = <0x0100 0x0500 2 0 1 0>;

  qcom,page6 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen6 = <0 0x0000 2 0x00 1 5>;
  qcom,poll6 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr6 = <0xa2>;
  qcom,mem6 = <0x0100 0x0600 2 0 1 0>;

  qcom,page7 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen7 = <0 0x0000 2 0x00 1 5>;
  qcom,poll7 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr7 = <0xa2>;
  qcom,mem7 = <0x0100 0x0700 2 0 1 0>;

  qcom,page8 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen8 = <0 0x0000 2 0x00 1 5>;
  qcom,poll8 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr8 = <0xa2>;
  qcom,mem8 = <0x0100 0x0800 2 0 1 0>;

  qcom,page9 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen9 = <0 0x0000 2 0x00 1 5>;
  qcom,poll9 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr9 = <0xa2>;
  qcom,mem9 = <0x0100 0x0900 2 0 1 0>;

  qcom,page10 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen10 = <0 0x0000 2 0x00 1 5>;
  qcom,poll10 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr10 = <0xa2>;
  qcom,mem10 = <0x0100 0x0A00 2 0 1 0>;

  qcom,page11 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen11 = <0 0x0000 2 0x00 1 5>;
  qcom,poll11 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr11 = <0xa2>;
  qcom,mem11 = <0x0100 0x0B00 2 0 1 0>;

  qcom,page12 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen12 = <0 0x0000 2 0x00 1 5>;
  qcom,poll12 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr12 = <0xa2>;
  qcom,mem12 = <0x0100 0x0C00 2 0 1 0>;

  qcom,page13 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen13 = <0 0x0000 2 0x00 1 5>;
  qcom,poll13 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr13 = <0xa2>;
  qcom,mem13 = <0x0100 0x0D00 2 0 1 0>;

  qcom,page14 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen14 = <0 0x0000 2 0x00 1 5>;
  qcom,poll14 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr14 = <0xa2>;
  qcom,mem14 = <0x0100 0x0E00 2 0 1 0>;

  qcom,page15 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen15 = <0 0x0000 2 0x00 1 5>;
  qcom,poll15 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr15 = <0xa2>;
  qcom,mem15 = <0x0100 0x0F00 2 0 1 0>;

  qcom,page16 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen16 = <0 0x0000 2 0x00 1 5>;
  qcom,poll16 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr16 = <0xa2>;
  qcom,mem16 = <0x0100 0x1000 2 0 1 0>;

  qcom,page17 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen17 = <0 0x0000 2 0x00 1 5>;
  qcom,poll17 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr17 = <0xa2>;
  qcom,mem17 = <0x0100 0x1100 2 0 1 0>;

  qcom,page18 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen18 = <0 0x0000 2 0x00 1 5>;
  qcom,poll18 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr18 = <0xa2>;
  qcom,mem18 = <0x0100 0x1200 2 0 1 0>;

  qcom,page19 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen19 = <0 0x0000 2 0x00 1 5>;
  qcom,poll19 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr19 = <0xa2>;
  qcom,mem19 = <0x0100 0x1300 2 0 1 0>;

  qcom,page20 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen20 = <0 0x0000 2 0x00 1 5>;
  qcom,poll20 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr20 = <0xa2>;
  qcom,mem20 = <0x0100 0x1400 2 0 1 0>;

  qcom,page21 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen21 = <0 0x0000 2 0x00 1 5>;
  qcom,poll21 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr21 = <0xa2>;
  qcom,mem21 = <0x0100 0x1500 2 0 1 0>;

  qcom,page22 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen22 = <0 0x0000 2 0x00 1 5>;
  qcom,poll22 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr22 = <0xa2>;
  qcom,mem22 = <0x0100 0x1600 2 0 1 0>;

  qcom,page23= <0 0x0000 2 0x00 1 5>;
  qcom,pageen23 = <0 0x0000 2 0x00 1 5>;
  qcom,poll23 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr23 = <0xa2>;
  qcom,mem23 = <0x0002 0x1700 2 0 1 0>;

  cam_vio-supply = <&pm8998_lvs1>;
  qcom,cam-vreg-name = "cam_vio";
  qcom,cam-vreg-min-voltage = <0>;
  qcom,cam-vreg-max-voltage = <0>;
  qcom,cam-vreg-op-mode = <0>;

  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_rear_1_active>;
  pinctrl-1 = <&cam_sensor_rear_1_suspend>;
  gpios = <&tlmm 9 0>;
  qcom,gpio-vio = <0>;
  qcom,gpio-req-tbl-num = <0>;
  qcom,gpio-req-tbl-flags = <0>;
  qcom,gpio-req-tbl-label = "CAM_VIO";

  qcom,cam-power-seq-type = "sensor_vreg";
  qcom,cam-power-seq-val = "cam_vio";
  qcom,cam-power-seq-cfg-val = <1>;
  qcom,cam-power-seq-delay = <1>;

  clocks = <&clock_mmss 0x42545468>,
   <&clock_mmss 0x8820556e>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
  status = "ok";
 };

 eeprom2: qcom,eeprom@2 {
  cell-index = <2>;
  reg = <0x2>;
  compatible = "qcom,eeprom";

  position = <0x02>;
  qcom,slave-addr = <0xa2>;
  qcom,cci-master = <0>;
  qcom,num-blocks = <24>;
  qcom,i2c-freq-mode = <1>;

  qcom,page0 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen0 = <0 0x0000 2 0x00 1 5>;
  qcom,poll0 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr0 = <0xa2>;
  qcom,mem0 = <0x0100 0x0000 2 0 1 0>;

  qcom,page1 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen1 = <0 0x0000 2 0x00 1 5>;
  qcom,poll1 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr1 = <0xa2>;
  qcom,mem1 = <0x0100 0x0100 2 0 1 0>;

  qcom,page2 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen2 = <0 0x0000 2 0x00 1 5>;
  qcom,poll2 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr2 = <0xa2>;
  qcom,mem2 = <0x0100 0x0200 2 0 1 0>;

  qcom,page3 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen3 = <0 0x0000 2 0x00 1 5>;
  qcom,poll3 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr3 = <0xa2>;
  qcom,mem3 = <0x0100 0x0300 2 0 1 0>;

  qcom,page4 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen4 = <0 0x0000 2 0x00 1 5>;
  qcom,poll4 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr4 = <0xa2>;
  qcom,mem4 = <0x0100 0x0400 2 0 1 0>;

  qcom,page5 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen5 = <0 0x0000 2 0x00 1 5>;
  qcom,poll5 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr5 = <0xa2>;
  qcom,mem5 = <0x0100 0x0500 2 0 1 0>;

  qcom,page6 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen6 = <0 0x0000 2 0x00 1 5>;
  qcom,poll6 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr6 = <0xa2>;
  qcom,mem6 = <0x0100 0x0600 2 0 1 0>;

  qcom,page7 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen7 = <0 0x0000 2 0x00 1 5>;
  qcom,poll7 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr7 = <0xa2>;
  qcom,mem7 = <0x0100 0x0700 2 0 1 0>;

  qcom,page8 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen8 = <0 0x0000 2 0x00 1 5>;
  qcom,poll8 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr8 = <0xa2>;
  qcom,mem8 = <0x0100 0x0800 2 0 1 0>;

  qcom,page9 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen9 = <0 0x0000 2 0x00 1 5>;
  qcom,poll9 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr9 = <0xa2>;
  qcom,mem9 = <0x0100 0x0900 2 0 1 0>;

  qcom,page10 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen10 = <0 0x0000 2 0x00 1 5>;
  qcom,poll10 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr10 = <0xa2>;
  qcom,mem10 = <0x0100 0x0A00 2 0 1 0>;

  qcom,page11 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen11 = <0 0x0000 2 0x00 1 5>;
  qcom,poll11 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr11 = <0xa2>;
  qcom,mem11 = <0x0100 0x0B00 2 0 1 0>;

  qcom,page12 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen12 = <0 0x0000 2 0x00 1 5>;
  qcom,poll12 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr12 = <0xa2>;
  qcom,mem12 = <0x0100 0x0C00 2 0 1 0>;

  qcom,page13 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen13 = <0 0x0000 2 0x00 1 5>;
  qcom,poll13 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr13 = <0xa2>;
  qcom,mem13 = <0x0100 0x0D00 2 0 1 0>;

  qcom,page14 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen14 = <0 0x0000 2 0x00 1 5>;
  qcom,poll14 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr14 = <0xa2>;
  qcom,mem14 = <0x0100 0x0E00 2 0 1 0>;

  qcom,page15 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen15 = <0 0x0000 2 0x00 1 5>;
  qcom,poll15 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr15 = <0xa2>;
  qcom,mem15 = <0x0100 0x0F00 2 0 1 0>;

  qcom,page16 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen16 = <0 0x0000 2 0x00 1 5>;
  qcom,poll16 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr16 = <0xa2>;
  qcom,mem16 = <0x0100 0x1000 2 0 1 0>;

  qcom,page17 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen17 = <0 0x0000 2 0x00 1 5>;
  qcom,poll17 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr17 = <0xa2>;
  qcom,mem17 = <0x0100 0x1100 2 0 1 0>;

  qcom,page18 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen18 = <0 0x0000 2 0x00 1 5>;
  qcom,poll18 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr18 = <0xa2>;
  qcom,mem18 = <0x0100 0x1200 2 0 1 0>;

  qcom,page19 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen19 = <0 0x0000 2 0x00 1 5>;
  qcom,poll19 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr19 = <0xa2>;
  qcom,mem19 = <0x0100 0x1300 2 0 1 0>;

  qcom,page20 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen20 = <0 0x0000 2 0x00 1 5>;
  qcom,poll20 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr20 = <0xa2>;
  qcom,mem20 = <0x0100 0x1400 2 0 1 0>;

  qcom,page21 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen21 = <0 0x0000 2 0x00 1 5>;
  qcom,poll21 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr21 = <0xa2>;
  qcom,mem21 = <0x0100 0x1500 2 0 1 0>;

  qcom,page22 = <0 0x0000 2 0x00 1 5>;
  qcom,pageen22 = <0 0x0000 2 0x00 1 5>;
  qcom,poll22 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr22 = <0xa2>;
  qcom,mem22 = <0x0100 0x1600 2 0 1 0>;

  qcom,page23= <0 0x0000 2 0x00 1 5>;
  qcom,pageen23 = <0 0x0000 2 0x00 1 5>;
  qcom,poll23 = <0 0x0000 2 0x00 1 5>;
  qcom,saddr23 = <0xa2>;
  qcom,mem23 = <0x0002 0x1700 2 0 1 0>;

  cam_vio-supply = <&pm8998_lvs1>;
  qcom,cam-vreg-name = "cam_vio";
  qcom,cam-vreg-min-voltage = <0>;
  qcom,cam-vreg-max-voltage = <0>;
  qcom,cam-vreg-op-mode = <0>;

  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_front_0_active>;
  pinctrl-1 = <&cam_sensor_front_0_suspend>;
  gpios = <&tlmm 28 0>;
  qcom,gpio-vio = <0>;
  qcom,gpio-req-tbl-num = <0>;
  qcom,gpio-req-tbl-flags = <0>;
  qcom,gpio-req-tbl-label = "CAM_VIO";

  qcom,cam-power-seq-type = "sensor_vreg";
  qcom,cam-power-seq-val = "cam_vio";
  qcom,cam-power-seq-cfg-val = <1>;
  qcom,cam-power-seq-delay = <1>;

  clocks = <&clock_mmss 0x42545468>,
   <&clock_mmss 0x8820556e>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
  status = "ok";
 };
 qcom,camera@0 {
  cell-index = <0>;
  compatible = "qcom,camera";
  reg = <0x0>;
  qcom,csiphy-sd-index = <0>;
  qcom,csid-sd-index = <0>;
  qcom,mount-angle = <270>;
  qcom,led-flash-src = <&led_flash0>;
  qcom,actuator-src = <&actuator0>;
  qcom,eeprom-src = <&eeprom0>;
  cam_vio-supply = <&pm8998_lvs1>;
  cam_vana-supply = <&pmi8998_bob>;
  cam_vaf-supply = <&pm8998_l22>;
  cam_v_custom1-supply = <&pm8998_s3>;
  qcom,cam-vreg-name = "cam_vio",
  "cam_vana", "cam_vaf", "cam_vdig";
  qcom,cam-vreg-min-voltage = <0 3312000 2864000 1352000>;
  qcom,cam-vreg-max-voltage = <0 3600000 2864000 1352000>;
  qcom,cam-vreg-op-mode = <0 3600000 2864000 1352000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_rear_0_mclk_active
     &cam_sensor_rear_0_active
     &cam_sensor_rear_0_ana_active
     &cam_sensor_rear_0_actuator_vaf_active>;
  pinctrl-1 = <&cam_sensor_rear_0_mclk_suspend
     &cam_sensor_rear_0_suspend
     &cam_sensor_rear_0_ana_suspend
     &cam_sensor_rear_0_actuator_vaf_suspend>;
  gpios = <&tlmm 13 0>,
   <&tlmm 30 0>,
   <&tlmm 7 0>,
   <&tlmm 27 0>,
   <&tlmm 6 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-vdig = <2>;
  qcom,gpio-vana = <3>;
  qcom,gpio-vaf = <4>;
  qcom,gpio-req-tbl-num = <0 1 2 3 4>;
  qcom,gpio-req-tbl-flags = <1 0 0 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK_0",
     "CAM_RESET_0",
     "CAM_VDIG_0",
     "CAM_VANA_0",
     "CAM_AF_EN_0";
  qcom,sensor-position = <0>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_mmss 0x266b3853>,
    <&clock_mmss 0x056293a7>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };

 qcom,camera@1 {
  cell-index = <1>;
  compatible = "qcom,camera";
  reg = <0x1>;
  qcom,csiphy-sd-index = <1>;
  qcom,csid-sd-index = <1>;
  qcom,mount-angle = <90>;
  qcom,led-flash-src = <&led_flash0>;
  qcom,actuator-src = <&actuator1>;
  qcom,eeprom-src = <&eeprom1>;
  cam_vio-supply = <&pm8998_lvs1>;
  cam_vana-supply = <&pmi8998_bob>;
  cam_vaf-supply = <&pmi8998_bob>;
  cam_v_custom1-supply = <&pm8998_s3>;
  qcom,cam-vreg-name = "cam_vio",
  "cam_vana", "cam_vaf", "cam_vdig";
  qcom,cam-vreg-min-voltage = <0 3312000 3312000 1352000>;
  qcom,cam-vreg-max-voltage = <0 3600000 3600000 1352000>;
  qcom,cam-vreg-op-mode = <0 3600000 3600000 1352000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_rear_1_mclk_active
     &cam_sensor_rear_1_active
     &cam_sensor_rear_1_ana_active
     &cam_sensor_rear_1_vaf_active>;
  pinctrl-1 = <&cam_sensor_rear_1_mclk_suspend
     &cam_sensor_rear_1_suspend
     &cam_sensor_rear_1_ana_suspend
     &cam_sensor_rear_1_vaf_suspend>;
  gpios = <&tlmm 15 0>,
   <&tlmm 9 0>,
   <&tlmm 8 0>,
   <&tlmm 23 0>,
   <&tlmm 77 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-vdig = <2>;
  qcom,gpio-vana = <3>;
  qcom,gpio-vaf = <4>;
  qcom,gpio-req-tbl-num = <0 1 2 3 4>;
  qcom,gpio-req-tbl-flags = <1 0 0 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK_1",
     "CAM_RESET_1",
     "CAM_VDIG_1",
     "CAM_VANA_1",
     "CAM_AF_EN_1";
  qcom,sensor-position = <0>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <1>;
  status = "ok";
  clocks = <&clock_mmss 0x42545468>,
   <&clock_mmss 0x8820556e>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };

 qcom,camera@2 {
  cell-index = <2>;
  compatible = "qcom,camera";
  reg = <0x02>;
  qcom,csiphy-sd-index = <2>;
  qcom,csid-sd-index = <2>;
  qcom,mount-angle = <90>;
  qcom,eeprom-src = <&eeprom2>;
  cam_vio-supply = <&pm8998_lvs1>;
  cam_vana-supply = <&pmi8998_bob>;
  cam_vdig-supply = <&pm8998_s3>;
  qcom,cam-vreg-name = "cam_vio", "cam_vana", "cam_vdig";
  qcom,cam-vreg-min-voltage = <0 3312000 1352000>;
  qcom,cam-vreg-max-voltage = <0 3600000 1352000>;
  qcom,cam-vreg-op-mode = <0 3600000 1352000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_front_0_mclk_active
     &cam_sensor_front_0_active
     &cam_sensor_front_0_ana_active>;
  pinctrl-1 = <&cam_sensor_front_0_mclk_suspend
     &cam_sensor_front_0_suspend
     &cam_sensor_front_0_ana_suspend>;
  gpios = <&tlmm 14 0>,
   <&tlmm 28 0>,
   <&tlmm 78 0>,
   <&tlmm 85 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-vdig = <2>;
  qcom,gpio-vana = <3>;
  qcom,gpio-req-tbl-num = <0 1 2 3>;
  qcom,gpio-req-tbl-flags = <1 0 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK_2",
       "CAM_RESET_2",
       "CAM_VDIG_2",
       "CAM_VANA_2";
  qcom,sensor-position = <1>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_mmss 0xa73cad0c>,
   <&clock_mmss 0x96c7b69b>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };
};
&pm8998_gpios {
 gpio@c800 {
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,vin-sel = <0>;
  qcom,src-sel = <0>;
  qcom,invert = <0>;
  qcom,master-en = <1>;
  status = "ok";
 };

 gpio@d300 {
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,vin-sel = <1>;
  qcom,src-sel = <0>;
  qcom,invert = <0>;
  qcom,master-en = <1>;
  status = "ok";
 };
};
&wsa_spkr_sd2 {
 pinctrl-0 = <>;
 pinctrl-1 = <>;
};
# 21 "../arch/arm64/boot/dts/qcom/cheeseburger-v2.1-dvt1.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM 8998 v2.1 MTP";
 compatible = "qcom,msm8998-mtp", "qcom,msm8998", "qcom,mtp";
 qcom,board-id = <8 0 16859 22>;
};
