Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Tue Aug  7 18:03:16 2018
| Host             : DESKTOP-IVCKHT4 running 64-bit major release  (build 9200)
| Command          : report_power -file lab_8_power_routed.rpt -pb lab_8_power_summary_routed.pb -rpx lab_8_power_routed.rpx
| Design           : lab_8
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.244        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.146        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.009 |        8 |       --- |             --- |
| Slice Logic    |     0.003 |     4493 |       --- |             --- |
|   LUT as Logic |     0.003 |     2205 |     63400 |            3.48 |
|   Register     |    <0.001 |     1473 |    126800 |            1.16 |
|   CARRY4       |    <0.001 |       31 |     15850 |            0.20 |
|   F7/F8 Muxes  |    <0.001 |       40 |     63400 |            0.06 |
|   Others       |     0.000 |      107 |       --- |             --- |
| Signals        |     0.003 |     3033 |       --- |             --- |
| MMCM           |     0.124 |        1 |         6 |           16.67 |
| I/O            |     0.007 |       54 |       210 |           25.71 |
| Static Power   |     0.098 |          |           |                 |
| Total          |     0.244 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.031 |       0.015 |      0.015 |
| Vccaux    |       1.800 |     0.087 |       0.069 |      0.018 |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+------------------------------+-----------------+
| Clock                | Domain                       | Constraint (ns) |
+----------------------+------------------------------+-----------------+
| CLK100MHZ            | CLK100MHZ                    |            10.0 |
| clk_out1_clk_wiz_0   | inst/inst/clk_out1_clk_wiz_0 |            12.2 |
| clk_out1_clk_wiz_0_1 | inst/inst/clk_out1_clk_wiz_0 |            12.2 |
| clkfbout_clk_wiz_0   | inst/inst/clkfbout_clk_wiz_0 |            10.0 |
| clkfbout_clk_wiz_0_1 | inst/inst/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_pin          | CLK100MHZ                    |            10.0 |
+----------------------+------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------+-----------+
| Name             | Power (W) |
+------------------+-----------+
| lab_8            |     0.146 |
|   BC             |    <0.001 |
|   BD             |    <0.001 |
|   BL             |    <0.001 |
|   BR             |    <0.001 |
|   BU             |    <0.001 |
|   CL             |    <0.001 |
|   NUM            |    <0.001 |
|   OP1            |    <0.001 |
|   OP2            |    <0.001 |
|   inst           |     0.124 |
|     inst         |     0.124 |
|   nolabel_line53 |     0.013 |
|     ce           |    <0.001 |
|     ch_00        |    <0.001 |
|       m_ch       |    <0.001 |
|     ch_01        |    <0.001 |
|       m_ch       |    <0.001 |
|     ch_02        |    <0.001 |
|       m_ch       |    <0.001 |
|     ch_03        |    <0.001 |
|       m_ch       |    <0.001 |
|     ch_04        |    <0.001 |
|       m_ch       |    <0.001 |
|     ch_05        |    <0.001 |
|       m_ch       |    <0.001 |
|     ch_06        |    <0.001 |
|       m_ch       |    <0.001 |
|     ch_07        |    <0.001 |
|       m_ch       |    <0.001 |
|     ch_08        |    <0.001 |
|     ch_09        |    <0.001 |
|     ch_10        |    <0.001 |
|     ch_11        |    <0.001 |
|     ch_12        |    <0.001 |
|       m_ch       |    <0.001 |
|     ch_13        |    <0.001 |
|       m_ch       |    <0.001 |
|     ch_14        |    <0.001 |
|       m_ch       |    <0.001 |
|     ch_15        |    <0.001 |
|       m_ch       |    <0.001 |
|     ch_16        |    <0.001 |
|     ch_17        |    <0.001 |
|     ch_18        |    <0.001 |
|       m_ch       |    <0.001 |
|     ch_19        |    <0.001 |
|       m_ch       |    <0.001 |
|     ch_20        |    <0.001 |
|     ch_39        |    <0.001 |
|       m_ch       |    <0.001 |
|     clr          |    <0.001 |
|     exe          |    <0.001 |
|     m_driver     |     0.005 |
|     p24          |    <0.001 |
|     p25          |    <0.001 |
|     p26          |    <0.001 |
|     p27          |    <0.001 |
|     p28          |    <0.001 |
|       m_ch       |     0.000 |
|     p29          |    <0.001 |
|     p30          |    <0.001 |
|     p31          |    <0.001 |
|     p32          |    <0.001 |
|     p33          |    <0.001 |
|     p34          |    <0.001 |
|     p35          |    <0.001 |
|       m_ch       |    <0.001 |
|     p36          |    <0.001 |
|       m_ch       |    <0.001 |
|     p37          |    <0.001 |
|     p38          |    <0.001 |
|     template_1   |    <0.001 |
|   nolabel_line74 |    <0.001 |
+------------------+-----------+


