//
//Written by GowinSynthesis
//Tool Version "V1.9.9"
//Sat Nov 30 06:04:23 2024

//Source file index table:
//file0 "\D:/File_Work/FPGA/GOWIN/top_buzzer_SoC/Documents/buzzer_SoC/Documents/final_buzzer/src/VexRiscv.v"
//file1 "\D:/File_Work/FPGA/GOWIN/top_buzzer_SoC/Documents/buzzer_SoC/Documents/final_buzzer/src/pwm_generator.v"
//file2 "\D:/File_Work/FPGA/GOWIN/top_buzzer_SoC/Documents/buzzer_SoC/Documents/final_buzzer/src/top.v"
//file3 "\D:/File_Work/FPGA/GOWIN/top_buzzer_SoC/Documents/buzzer_SoC/Documents/final_buzzer/src/music_player_2.v"
//file4 "\D:/File_Work/FPGA/GOWIN/top_buzzer_SoC/Documents/buzzer_SoC/Documents/final_buzzer/src/sipeed_tang_mega_138k_pro.v"
`timescale 100 ps/100 ps
module pwm_generator (
  clk50_d,
  rst_d,
  pwm_enable,
  n296_10,
  n295_11,
  n294_11,
  n293_10,
  n292_11,
  n291_10,
  n290_10,
  n289_13,
  n287_10,
  current_freq_31_7,
  n14757_38,
  _zz_execute_SRC1_1_9,
  gpio_stop,
  _zz_execute_SRC1_2,
  _zz_execute_SRC1_29,
  _zz_execute_SRC1_30,
  _zz_execute_SRC2_4,
  current_freq,
  state,
  buzzer_out_pwm_d,
  pwm_done,
  n2_67
)
;
input clk50_d;
input rst_d;
input pwm_enable;
input n296_10;
input n295_11;
input n294_11;
input n293_10;
input n292_11;
input n291_10;
input n290_10;
input n289_13;
input n287_10;
input current_freq_31_7;
input n14757_38;
input _zz_execute_SRC1_1_9;
input gpio_stop;
input _zz_execute_SRC1_2;
input _zz_execute_SRC1_29;
input _zz_execute_SRC1_30;
input [0:0] _zz_execute_SRC2_4;
input [9:0] current_freq;
input [1:0] state;
output buzzer_out_pwm_d;
output pwm_done;
output n2_67;
wire n2_68;
wire n374_4;
wire n371_5;
wire n370_5;
wire n369_5;
wire n368_5;
wire n367_5;
wire n366_5;
wire n365_5;
wire n364_5;
wire n363_5;
wire n362_5;
wire n361_5;
wire n360_5;
wire n359_5;
wire n358_5;
wire n357_5;
wire n356_5;
wire n355_5;
wire n354_5;
wire n353_5;
wire n352_5;
wire n351_5;
wire n350_5;
wire n349_5;
wire n348_5;
wire n347_5;
wire n346_5;
wire n345_5;
wire n344_5;
wire n343_5;
wire n342_5;
wire n341_5;
wire n191_5;
wire n190_6;
wire n189_6;
wire n188_6;
wire n187_6;
wire n186_6;
wire n185_6;
wire n184_6;
wire n183_6;
wire n182_6;
wire n181_6;
wire n180_6;
wire n179_6;
wire n178_6;
wire n177_6;
wire n176_6;
wire n175_6;
wire n174_6;
wire n173_6;
wire n172_6;
wire n171_6;
wire n170_6;
wire n169_6;
wire n168_6;
wire n167_6;
wire n166_6;
wire n165_6;
wire n369_6;
wire n368_6;
wire n366_6;
wire n365_6;
wire n363_6;
wire n361_6;
wire n360_6;
wire n358_6;
wire n355_6;
wire n354_6;
wire n352_6;
wire n351_6;
wire n349_6;
wire n348_6;
wire n346_6;
wire n345_6;
wire n343_6;
wire n341_6;
wire n191_6;
wire n191_7;
wire n191_8;
wire n190_7;
wire n190_8;
wire n190_9;
wire n189_7;
wire n188_7;
wire n187_7;
wire n186_7;
wire n185_7;
wire n184_7;
wire n183_7;
wire n181_7;
wire n180_7;
wire n179_7;
wire n178_7;
wire n177_7;
wire n176_7;
wire n175_7;
wire n174_7;
wire n173_7;
wire n172_7;
wire n171_7;
wire n170_7;
wire n169_7;
wire n168_7;
wire n167_7;
wire n166_7;
wire n165_7;
wire n191_10;
wire n191_11;
wire n191_12;
wire n191_13;
wire n191_14;
wire n191_15;
wire n191_16;
wire n191_18;
wire n191_19;
wire n191_20;
wire n190_11;
wire n190_12;
wire n190_13;
wire n190_14;
wire n190_15;
wire n190_16;
wire n190_17;
wire n190_18;
wire n190_19;
wire n190_20;
wire n187_8;
wire n186_8;
wire n184_8;
wire n183_8;
wire n182_8;
wire n179_8;
wire n177_8;
wire n176_8;
wire n174_8;
wire n173_8;
wire n171_8;
wire n170_8;
wire n168_8;
wire n167_8;
wire n165_8;
wire n191_22;
wire n191_23;
wire n191_24;
wire n191_25;
wire n191_26;
wire n191_27;
wire n191_28;
wire n191_29;
wire n191_30;
wire n191_31;
wire n191_34;
wire n191_35;
wire n191_36;
wire n191_37;
wire n191_38;
wire n191_39;
wire n191_40;
wire n191_42;
wire n191_43;
wire n191_44;
wire n191_46;
wire n191_47;
wire n190_22;
wire n190_24;
wire n190_25;
wire n190_26;
wire n190_27;
wire n190_28;
wire n190_29;
wire n190_30;
wire n190_31;
wire n190_32;
wire n190_33;
wire n190_34;
wire n190_35;
wire n190_36;
wire n190_37;
wire n190_39;
wire n190_42;
wire n190_43;
wire n190_44;
wire n190_45;
wire n190_46;
wire n190_47;
wire n191_50;
wire n191_51;
wire n191_52;
wire n191_53;
wire n191_54;
wire n191_55;
wire n191_56;
wire n191_57;
wire n191_58;
wire n191_59;
wire n191_60;
wire n191_61;
wire n191_62;
wire n191_63;
wire n191_64;
wire n191_65;
wire n191_66;
wire n191_67;
wire n191_68;
wire n191_69;
wire n191_71;
wire n191_72;
wire n191_73;
wire n191_75;
wire n191_77;
wire n191_79;
wire n191_80;
wire n191_81;
wire n191_82;
wire n191_83;
wire n191_84;
wire n191_85;
wire n191_86;
wire n191_87;
wire n191_88;
wire n191_89;
wire n191_90;
wire n191_91;
wire n190_48;
wire n190_50;
wire n190_51;
wire n190_52;
wire n190_53;
wire n190_54;
wire n190_55;
wire n190_56;
wire n190_57;
wire n190_58;
wire n190_59;
wire n190_60;
wire n190_61;
wire n190_62;
wire n190_63;
wire n190_65;
wire n190_66;
wire n190_67;
wire n190_68;
wire n190_69;
wire n190_70;
wire n190_71;
wire n190_72;
wire n190_73;
wire n190_76;
wire n190_78;
wire n190_79;
wire n190_80;
wire n190_81;
wire n190_82;
wire n190_84;
wire n190_86;
wire n190_87;
wire n190_88;
wire n190_89;
wire n190_90;
wire n190_91;
wire n190_92;
wire n191_92;
wire n191_93;
wire n191_94;
wire n191_95;
wire n191_96;
wire n191_98;
wire n191_99;
wire n191_100;
wire n191_101;
wire n191_102;
wire n191_103;
wire n191_104;
wire n191_105;
wire n191_106;
wire n191_107;
wire n191_108;
wire n191_109;
wire n191_110;
wire n191_111;
wire n191_112;
wire n191_113;
wire n191_114;
wire n191_115;
wire n191_116;
wire n191_117;
wire n191_119;
wire n191_120;
wire n191_121;
wire n191_122;
wire n191_123;
wire n191_124;
wire n191_125;
wire n191_126;
wire n191_127;
wire n191_128;
wire n191_129;
wire n191_130;
wire n191_132;
wire n191_133;
wire n191_134;
wire n191_135;
wire n191_138;
wire n191_139;
wire n191_140;
wire n191_141;
wire n191_142;
wire n191_143;
wire n191_144;
wire n191_145;
wire n191_146;
wire n191_147;
wire n191_148;
wire n191_149;
wire n191_150;
wire n191_151;
wire n190_93;
wire n190_94;
wire n190_95;
wire n190_96;
wire n190_98;
wire n190_99;
wire n190_100;
wire n190_101;
wire n190_102;
wire n190_103;
wire n190_104;
wire n190_105;
wire n190_106;
wire n190_107;
wire n190_108;
wire n190_109;
wire n190_110;
wire n190_111;
wire n190_112;
wire n190_115;
wire n190_116;
wire n190_117;
wire n190_118;
wire n190_119;
wire n190_121;
wire n190_122;
wire n190_123;
wire n190_124;
wire n190_125;
wire n190_126;
wire n190_127;
wire n190_128;
wire n190_129;
wire n190_130;
wire n190_131;
wire n190_132;
wire n190_133;
wire n190_134;
wire n190_136;
wire n190_137;
wire n190_138;
wire n190_139;
wire n190_140;
wire n190_141;
wire n190_142;
wire n190_143;
wire n190_144;
wire n190_145;
wire n190_146;
wire n190_147;
wire n190_148;
wire n190_150;
wire n190_151;
wire n190_152;
wire n190_153;
wire n191_153;
wire n191_156;
wire n191_157;
wire n191_158;
wire n191_159;
wire n191_160;
wire n191_161;
wire n191_162;
wire n191_163;
wire n191_164;
wire n191_165;
wire n191_166;
wire n191_167;
wire n191_168;
wire n191_170;
wire n191_171;
wire n191_172;
wire n191_173;
wire n191_174;
wire n191_175;
wire n191_176;
wire n191_177;
wire n191_178;
wire n191_179;
wire n191_180;
wire n191_182;
wire n191_183;
wire n191_184;
wire n191_185;
wire n191_186;
wire n191_187;
wire n191_188;
wire n191_189;
wire n191_190;
wire n191_191;
wire n191_192;
wire n191_193;
wire n191_194;
wire n191_195;
wire n191_196;
wire n191_197;
wire n191_198;
wire n191_199;
wire n191_200;
wire n191_201;
wire n191_202;
wire n191_203;
wire n191_204;
wire n191_206;
wire n191_208;
wire n191_209;
wire n191_210;
wire n191_211;
wire n191_212;
wire n191_215;
wire n191_216;
wire n191_218;
wire n191_219;
wire n191_220;
wire n191_221;
wire n191_222;
wire n191_223;
wire n191_224;
wire n191_225;
wire n191_226;
wire n191_227;
wire n191_228;
wire n191_229;
wire n191_230;
wire n191_231;
wire n191_232;
wire n191_233;
wire n191_235;
wire n191_236;
wire n191_237;
wire n191_238;
wire n191_239;
wire n191_240;
wire n191_241;
wire n191_242;
wire n191_243;
wire n191_244;
wire n191_245;
wire n191_246;
wire n191_249;
wire n191_252;
wire n191_253;
wire n191_256;
wire n191_257;
wire n191_258;
wire n191_260;
wire n190_154;
wire n190_155;
wire n190_156;
wire n190_157;
wire n190_158;
wire n190_159;
wire n190_160;
wire n190_163;
wire n190_164;
wire n190_165;
wire n190_166;
wire n190_167;
wire n190_168;
wire n190_169;
wire n190_170;
wire n190_171;
wire n190_172;
wire n190_173;
wire n190_174;
wire n190_175;
wire n190_176;
wire n190_177;
wire n190_179;
wire n190_180;
wire n190_181;
wire n190_184;
wire n190_185;
wire n190_186;
wire n190_187;
wire n190_188;
wire n190_189;
wire n190_190;
wire n190_192;
wire n190_193;
wire n190_195;
wire n190_196;
wire n190_197;
wire n190_198;
wire n190_199;
wire n190_201;
wire n190_202;
wire n190_203;
wire n190_204;
wire n190_205;
wire n190_206;
wire n190_207;
wire n190_208;
wire n190_209;
wire n190_210;
wire n190_211;
wire n190_212;
wire n190_213;
wire n190_214;
wire n190_215;
wire n190_216;
wire n190_217;
wire n190_218;
wire n190_219;
wire n190_220;
wire n190_221;
wire n190_224;
wire n190_225;
wire n190_227;
wire n190_228;
wire n190_229;
wire n190_230;
wire n190_231;
wire n190_232;
wire n190_233;
wire n190_234;
wire n190_235;
wire n190_236;
wire n190_237;
wire n190_238;
wire n190_239;
wire n190_240;
wire n190_241;
wire n190_242;
wire n190_243;
wire n190_244;
wire n190_245;
wire n190_246;
wire n190_247;
wire n190_248;
wire n190_249;
wire n190_250;
wire n190_251;
wire n190_252;
wire n190_253;
wire n190_254;
wire n190_255;
wire n190_256;
wire n190_257;
wire n190_258;
wire n190_259;
wire n190_260;
wire n190_262;
wire n190_263;
wire n190_264;
wire n190_265;
wire n190_266;
wire n190_267;
wire n190_268;
wire n190_269;
wire n190_270;
wire n190_271;
wire n190_272;
wire n190_273;
wire n190_274;
wire n190_275;
wire n190_276;
wire n190_277;
wire n190_278;
wire n190_279;
wire n190_280;
wire n190_281;
wire n190_282;
wire n190_283;
wire n190_284;
wire n190_285;
wire n190_286;
wire n191_262;
wire n191_264;
wire n191_265;
wire n191_266;
wire n191_269;
wire n191_270;
wire n191_271;
wire n191_272;
wire n191_273;
wire n191_274;
wire n191_275;
wire n191_276;
wire n191_277;
wire n191_278;
wire n191_279;
wire n191_280;
wire n191_281;
wire n191_282;
wire n191_283;
wire n191_284;
wire n191_285;
wire n191_286;
wire n191_287;
wire n191_288;
wire n191_289;
wire n191_290;
wire n191_291;
wire n191_292;
wire n191_293;
wire n191_294;
wire n191_295;
wire n191_296;
wire n191_297;
wire n191_298;
wire n191_299;
wire n191_300;
wire n191_301;
wire n191_302;
wire n191_303;
wire n191_304;
wire n191_305;
wire n191_306;
wire n191_307;
wire n191_308;
wire n191_309;
wire n191_311;
wire n191_312;
wire n191_313;
wire n191_314;
wire n191_315;
wire n191_316;
wire n191_317;
wire n191_318;
wire n191_319;
wire n191_320;
wire n191_321;
wire n191_322;
wire n191_323;
wire n191_324;
wire n191_325;
wire n191_326;
wire n191_327;
wire n191_328;
wire n191_329;
wire n191_330;
wire n191_331;
wire n191_332;
wire n191_333;
wire n191_334;
wire n191_335;
wire n191_336;
wire n191_337;
wire n191_338;
wire n191_339;
wire n191_340;
wire n191_341;
wire n191_342;
wire n191_344;
wire n191_345;
wire n191_346;
wire n191_347;
wire n191_348;
wire n191_350;
wire n191_351;
wire n191_352;
wire n191_353;
wire n191_354;
wire n191_355;
wire n191_356;
wire n191_357;
wire n191_358;
wire n191_359;
wire n191_360;
wire n191_361;
wire n191_362;
wire n191_363;
wire n191_364;
wire n191_365;
wire n191_366;
wire n191_367;
wire n191_368;
wire n191_369;
wire n191_371;
wire n191_372;
wire n191_373;
wire n191_374;
wire n191_375;
wire n191_376;
wire n191_377;
wire n191_378;
wire n191_379;
wire n191_381;
wire n191_382;
wire n191_383;
wire n191_384;
wire n191_385;
wire n191_386;
wire n191_387;
wire n191_388;
wire n191_389;
wire n191_390;
wire n191_391;
wire n191_392;
wire n191_393;
wire n191_394;
wire n191_395;
wire n191_396;
wire n191_397;
wire n191_398;
wire n191_399;
wire n191_400;
wire n191_401;
wire n191_402;
wire n191_403;
wire n191_404;
wire n191_405;
wire n191_406;
wire n191_408;
wire n191_409;
wire n191_410;
wire n191_411;
wire n191_412;
wire n191_413;
wire n191_414;
wire n191_415;
wire n191_416;
wire n191_417;
wire n191_418;
wire n191_419;
wire n191_420;
wire n191_421;
wire n191_422;
wire n191_423;
wire n191_424;
wire n191_425;
wire n191_426;
wire n191_427;
wire n191_428;
wire n191_429;
wire n191_430;
wire n191_431;
wire n191_432;
wire n191_433;
wire n191_434;
wire n191_435;
wire n191_438;
wire n191_439;
wire n191_441;
wire n190_288;
wire n190_289;
wire n190_290;
wire n190_291;
wire n190_292;
wire n190_293;
wire n190_294;
wire n190_296;
wire n190_297;
wire n190_298;
wire n190_299;
wire n190_300;
wire n190_301;
wire n190_302;
wire n190_303;
wire n190_304;
wire n190_305;
wire n190_306;
wire n190_307;
wire n190_308;
wire n190_309;
wire n190_310;
wire n190_311;
wire n190_312;
wire n190_313;
wire n190_314;
wire n190_315;
wire n190_316;
wire n190_317;
wire n190_318;
wire n190_319;
wire n190_321;
wire n190_322;
wire n190_323;
wire n190_324;
wire n190_325;
wire n190_326;
wire n190_327;
wire n190_328;
wire n190_329;
wire n190_330;
wire n190_331;
wire n190_332;
wire n190_333;
wire n190_335;
wire n190_336;
wire n190_337;
wire n190_340;
wire n190_341;
wire n190_342;
wire n190_345;
wire n190_347;
wire n190_349;
wire n190_350;
wire n190_352;
wire n190_353;
wire n190_354;
wire n190_355;
wire n190_356;
wire n190_357;
wire n190_358;
wire n190_359;
wire n190_360;
wire n190_361;
wire n190_362;
wire n190_363;
wire n190_364;
wire n190_365;
wire n190_366;
wire n190_367;
wire n190_368;
wire n190_369;
wire n190_370;
wire n190_371;
wire n190_372;
wire n190_373;
wire n190_374;
wire n190_375;
wire n190_376;
wire n190_377;
wire n190_379;
wire n190_380;
wire n190_381;
wire n190_382;
wire n190_383;
wire n190_384;
wire n190_385;
wire n190_386;
wire n190_387;
wire n190_388;
wire n190_389;
wire n190_390;
wire n190_391;
wire n190_392;
wire n190_393;
wire n190_394;
wire n190_395;
wire n190_396;
wire n190_397;
wire n190_398;
wire n190_399;
wire n190_400;
wire n190_401;
wire n190_404;
wire n190_405;
wire n190_406;
wire n190_407;
wire n190_408;
wire n190_410;
wire n190_412;
wire n190_413;
wire n190_415;
wire n190_416;
wire n190_417;
wire n190_418;
wire n190_419;
wire n190_420;
wire n190_421;
wire n190_422;
wire n190_423;
wire n190_424;
wire n190_425;
wire n190_426;
wire n190_427;
wire n190_428;
wire n190_429;
wire n190_430;
wire n190_431;
wire n190_432;
wire n190_433;
wire n190_434;
wire n190_435;
wire n190_436;
wire n190_437;
wire n190_438;
wire n190_439;
wire n190_440;
wire n190_441;
wire n190_442;
wire n190_443;
wire n190_444;
wire n190_445;
wire n190_446;
wire n190_447;
wire n190_448;
wire n190_449;
wire n190_450;
wire n190_451;
wire n190_452;
wire n190_453;
wire n190_454;
wire n190_455;
wire n190_456;
wire n190_457;
wire n190_458;
wire n190_459;
wire n190_460;
wire n190_461;
wire n190_462;
wire n190_466;
wire n190_467;
wire n190_468;
wire n190_469;
wire n190_470;
wire n190_471;
wire n190_472;
wire n190_475;
wire n191_442;
wire n191_443;
wire n191_445;
wire n191_447;
wire n191_448;
wire n191_449;
wire n191_450;
wire n191_451;
wire n191_452;
wire n191_453;
wire n191_454;
wire n191_455;
wire n191_457;
wire n191_458;
wire n191_460;
wire n191_461;
wire n191_462;
wire n191_463;
wire n191_464;
wire n191_465;
wire n191_466;
wire n191_467;
wire n191_469;
wire n191_470;
wire n191_471;
wire n191_472;
wire n191_473;
wire n191_474;
wire n191_475;
wire n191_476;
wire n191_478;
wire n191_479;
wire n191_481;
wire n191_482;
wire n191_483;
wire n191_485;
wire n191_486;
wire n191_487;
wire n191_488;
wire n191_490;
wire n191_491;
wire n191_492;
wire n191_494;
wire n191_495;
wire n191_496;
wire n191_499;
wire n191_500;
wire n191_503;
wire n191_504;
wire n191_505;
wire n191_507;
wire n191_508;
wire n191_509;
wire n191_511;
wire n191_512;
wire n191_513;
wire n191_514;
wire n191_515;
wire n191_516;
wire n191_517;
wire n191_519;
wire n191_520;
wire n191_521;
wire n191_522;
wire n191_523;
wire n191_525;
wire n191_526;
wire n191_527;
wire n191_528;
wire n191_529;
wire n191_530;
wire n191_531;
wire n191_532;
wire n191_533;
wire n191_534;
wire n191_537;
wire n191_538;
wire n191_539;
wire n191_540;
wire n191_541;
wire n191_542;
wire n191_543;
wire n191_544;
wire n191_545;
wire n191_546;
wire n191_547;
wire n191_548;
wire n191_550;
wire n191_551;
wire n191_552;
wire n191_553;
wire n191_554;
wire n191_557;
wire n191_558;
wire n191_559;
wire n191_560;
wire n191_561;
wire n191_563;
wire n191_564;
wire n191_565;
wire n191_566;
wire n191_567;
wire n191_568;
wire n191_570;
wire n191_571;
wire n191_572;
wire n191_573;
wire n191_574;
wire n191_575;
wire n191_576;
wire n191_577;
wire n191_578;
wire n191_579;
wire n191_580;
wire n191_581;
wire n191_583;
wire n191_584;
wire n191_585;
wire n191_586;
wire n191_588;
wire n191_589;
wire n191_590;
wire n191_592;
wire n191_593;
wire n191_594;
wire n191_595;
wire n191_598;
wire n191_599;
wire n191_600;
wire n191_601;
wire n191_602;
wire n191_603;
wire n191_604;
wire n191_605;
wire n191_606;
wire n191_607;
wire n191_617;
wire n191_618;
wire n191_619;
wire n191_620;
wire n191_623;
wire n191_624;
wire n191_625;
wire n191_626;
wire n191_627;
wire n191_628;
wire n191_630;
wire n191_631;
wire n191_632;
wire n191_633;
wire n191_634;
wire n191_635;
wire n191_636;
wire n191_637;
wire n191_640;
wire n191_641;
wire n191_642;
wire n191_644;
wire n191_645;
wire n191_646;
wire n191_647;
wire n191_648;
wire n191_650;
wire n191_652;
wire n191_653;
wire n191_656;
wire n191_657;
wire n191_658;
wire n191_661;
wire n191_662;
wire n191_663;
wire n191_664;
wire n191_667;
wire n191_668;
wire n191_670;
wire n191_671;
wire n191_672;
wire n191_673;
wire n191_674;
wire n190_476;
wire n190_478;
wire n190_479;
wire n190_480;
wire n190_481;
wire n190_482;
wire n190_484;
wire n190_485;
wire n190_486;
wire n190_488;
wire n190_490;
wire n190_492;
wire n190_493;
wire n190_494;
wire n190_497;
wire n190_498;
wire n190_501;
wire n190_503;
wire n190_504;
wire n190_505;
wire n190_506;
wire n190_507;
wire n190_508;
wire n190_509;
wire n190_510;
wire n190_511;
wire n190_512;
wire n190_513;
wire n190_514;
wire n190_516;
wire n190_517;
wire n190_519;
wire n190_520;
wire n190_522;
wire n190_524;
wire n190_527;
wire n190_528;
wire n190_530;
wire n190_531;
wire n190_532;
wire n190_533;
wire n190_534;
wire n190_535;
wire n190_536;
wire n190_538;
wire n190_540;
wire n190_541;
wire n190_542;
wire n190_543;
wire n190_544;
wire n190_545;
wire n190_547;
wire n190_548;
wire n190_549;
wire n190_552;
wire n190_553;
wire n190_554;
wire n190_555;
wire n190_556;
wire n190_557;
wire n190_558;
wire n190_560;
wire n190_561;
wire n190_562;
wire n190_563;
wire n190_564;
wire n190_566;
wire n190_567;
wire n190_568;
wire n190_569;
wire n190_572;
wire n190_573;
wire n190_574;
wire n190_575;
wire n190_576;
wire n190_577;
wire n190_578;
wire n190_580;
wire n190_581;
wire n190_582;
wire n190_583;
wire n190_584;
wire n190_585;
wire n190_586;
wire n190_587;
wire n190_588;
wire n190_590;
wire n190_591;
wire n190_592;
wire n190_593;
wire n190_594;
wire n190_595;
wire n190_596;
wire n190_597;
wire n190_598;
wire n190_599;
wire n190_600;
wire n190_601;
wire n190_602;
wire n190_603;
wire n190_606;
wire n190_607;
wire n190_609;
wire n190_611;
wire n190_612;
wire n190_613;
wire n190_615;
wire n190_616;
wire n190_617;
wire n190_618;
wire n190_619;
wire n190_620;
wire n190_621;
wire n190_622;
wire n190_623;
wire n190_624;
wire n190_625;
wire n190_627;
wire n190_629;
wire n190_630;
wire n190_631;
wire n190_632;
wire n190_633;
wire n190_634;
wire n190_635;
wire n190_636;
wire n190_637;
wire n190_638;
wire n190_639;
wire n190_640;
wire n190_641;
wire n190_644;
wire n190_645;
wire n190_646;
wire n190_647;
wire n190_648;
wire n190_649;
wire n190_650;
wire n190_651;
wire n190_652;
wire n190_653;
wire n190_654;
wire n190_655;
wire n190_656;
wire n190_657;
wire n190_658;
wire n190_659;
wire n190_661;
wire n190_662;
wire n190_663;
wire n190_664;
wire n190_665;
wire n190_667;
wire n190_668;
wire n190_669;
wire n190_670;
wire n190_671;
wire n190_672;
wire n190_673;
wire n190_674;
wire n190_675;
wire n190_676;
wire n190_677;
wire n190_678;
wire n190_679;
wire n190_680;
wire n190_681;
wire n190_682;
wire n190_683;
wire n190_684;
wire n190_685;
wire n190_686;
wire n190_687;
wire n190_688;
wire n190_689;
wire n190_690;
wire n190_691;
wire n190_693;
wire n191_676;
wire n191_678;
wire n191_679;
wire n191_682;
wire n191_683;
wire n191_684;
wire n191_686;
wire n191_687;
wire n191_688;
wire n191_689;
wire n191_690;
wire n191_691;
wire n191_692;
wire n191_693;
wire n191_694;
wire n191_695;
wire n191_696;
wire n191_697;
wire n191_698;
wire n191_699;
wire n191_700;
wire n191_701;
wire n191_702;
wire n191_704;
wire n191_705;
wire n191_707;
wire n191_708;
wire n191_709;
wire n191_711;
wire n191_713;
wire n191_715;
wire n191_718;
wire n191_720;
wire n191_721;
wire n191_722;
wire n191_723;
wire n191_724;
wire n191_725;
wire n191_726;
wire n191_727;
wire n191_728;
wire n191_729;
wire n191_730;
wire n191_731;
wire n191_734;
wire n191_735;
wire n191_736;
wire n191_737;
wire n191_738;
wire n191_740;
wire n191_742;
wire n191_743;
wire n191_746;
wire n191_747;
wire n191_750;
wire n191_751;
wire n191_754;
wire n191_755;
wire n191_756;
wire n191_757;
wire n191_759;
wire n191_760;
wire n191_761;
wire n191_762;
wire n191_764;
wire n191_765;
wire n191_766;
wire n191_767;
wire n191_768;
wire n191_769;
wire n191_770;
wire n191_771;
wire n191_772;
wire n191_773;
wire n191_774;
wire n191_775;
wire n191_776;
wire n191_777;
wire n191_778;
wire n191_779;
wire n191_780;
wire n191_781;
wire n191_784;
wire n191_785;
wire n191_786;
wire n191_787;
wire n191_788;
wire n191_791;
wire n191_792;
wire n191_793;
wire n191_794;
wire n191_796;
wire n191_797;
wire n191_798;
wire n191_800;
wire n191_802;
wire n191_808;
wire n191_809;
wire n191_810;
wire n191_812;
wire n191_813;
wire n191_814;
wire n191_815;
wire n191_816;
wire n191_818;
wire n191_819;
wire n191_820;
wire n191_822;
wire n191_823;
wire n191_824;
wire n191_825;
wire n190_695;
wire n190_696;
wire n190_697;
wire n190_698;
wire n190_699;
wire n190_701;
wire n190_702;
wire n190_703;
wire n190_704;
wire n190_705;
wire n190_707;
wire n190_708;
wire n190_711;
wire n190_716;
wire n190_718;
wire n190_720;
wire n190_721;
wire n190_723;
wire n190_724;
wire n190_725;
wire n190_726;
wire n190_727;
wire n190_730;
wire n190_731;
wire n190_732;
wire n190_735;
wire n190_736;
wire n190_737;
wire n190_738;
wire n190_739;
wire n190_740;
wire n190_741;
wire n190_743;
wire n190_744;
wire n190_745;
wire n190_746;
wire n190_747;
wire n190_748;
wire n190_749;
wire n190_750;
wire n190_751;
wire n190_755;
wire n190_756;
wire n190_757;
wire n190_758;
wire n190_761;
wire n190_763;
wire n190_764;
wire n190_765;
wire n190_767;
wire n190_769;
wire n190_772;
wire n190_773;
wire n190_774;
wire n190_776;
wire n190_779;
wire n190_780;
wire n190_781;
wire n190_782;
wire n190_783;
wire n190_784;
wire n190_787;
wire n190_788;
wire n190_789;
wire n190_790;
wire n190_791;
wire n190_792;
wire n190_793;
wire n190_795;
wire n190_796;
wire n190_797;
wire n190_798;
wire n190_801;
wire n190_802;
wire n190_804;
wire n190_805;
wire n190_806;
wire n190_808;
wire n190_810;
wire n190_811;
wire n190_813;
wire n190_814;
wire n190_815;
wire n190_816;
wire n190_818;
wire n190_820;
wire n190_821;
wire n190_822;
wire n190_823;
wire n190_824;
wire n190_825;
wire n190_826;
wire n190_827;
wire n190_828;
wire n190_829;
wire n190_830;
wire n190_831;
wire n190_832;
wire n190_833;
wire n190_834;
wire n190_835;
wire n190_836;
wire n190_837;
wire n190_838;
wire n191_826;
wire n191_828;
wire n191_830;
wire n191_831;
wire n191_832;
wire n191_834;
wire n191_835;
wire n191_836;
wire n191_837;
wire n191_838;
wire n191_839;
wire n191_840;
wire n191_841;
wire n191_842;
wire n191_843;
wire n191_844;
wire n191_845;
wire n191_846;
wire n191_847;
wire n191_848;
wire n191_849;
wire n191_850;
wire n191_853;
wire n191_854;
wire n191_855;
wire n191_856;
wire n191_857;
wire n191_858;
wire n191_859;
wire n191_860;
wire n191_861;
wire n191_862;
wire n191_863;
wire n191_865;
wire n191_866;
wire n191_867;
wire n191_869;
wire n191_871;
wire n191_873;
wire n191_874;
wire n190_839;
wire n190_840;
wire n190_841;
wire n190_842;
wire n190_843;
wire n190_844;
wire n190_845;
wire n190_846;
wire n190_847;
wire n190_848;
wire n190_849;
wire n190_851;
wire n190_852;
wire n190_853;
wire n190_854;
wire n190_855;
wire n190_856;
wire n190_857;
wire n190_858;
wire n190_859;
wire n190_860;
wire n190_861;
wire n190_862;
wire n190_865;
wire n190_869;
wire n190_870;
wire n190_872;
wire n190_873;
wire n190_874;
wire n190_876;
wire n190_877;
wire n190_878;
wire n190_879;
wire n190_880;
wire n190_881;
wire n190_883;
wire n190_884;
wire n190_885;
wire n190_887;
wire n190_888;
wire n190_889;
wire n190_890;
wire n190_892;
wire n190_893;
wire n190_895;
wire n190_897;
wire n190_898;
wire n190_899;
wire n190_900;
wire n190_902;
wire n190_903;
wire n190_905;
wire n190_906;
wire n190_907;
wire n190_908;
wire n190_909;
wire n190_910;
wire n190_911;
wire n190_913;
wire n191_875;
wire n191_877;
wire n191_879;
wire n191_880;
wire n191_881;
wire n191_883;
wire n191_884;
wire n191_886;
wire n191_888;
wire n191_889;
wire n191_890;
wire n191_891;
wire n190_914;
wire n190_915;
wire n190_916;
wire n190_917;
wire n190_919;
wire n190_920;
wire n190_921;
wire n190_922;
wire n190_925;
wire n190_926;
wire n191_893;
wire n191_894;
wire n191_896;
wire n190_927;
wire n190_929;
wire n190_931;
wire n191_899;
wire n190_933;
wire n190_935;
wire n190_937;
wire n190_939;
wire n190_941;
wire n190_943;
wire n190_945;
wire n190_947;
wire n190_949;
wire n190_951;
wire n190_953;
wire n190_955;
wire n190_957;
wire n190_959;
wire n190_961;
wire n190_963;
wire n190_965;
wire n190_969;
wire n190_971;
wire n190_973;
wire n190_975;
wire n190_977;
wire n190_979;
wire n190_981;
wire n190_983;
wire n190_985;
wire n190_987;
wire n191_901;
wire n191_903;
wire n191_905;
wire n191_907;
wire n191_911;
wire n191_913;
wire n191_915;
wire n191_917;
wire n191_919;
wire n191_921;
wire n191_923;
wire n191_925;
wire n191_927;
wire n191_929;
wire n191_933;
wire n191_935;
wire n191_937;
wire n191_939;
wire n191_941;
wire duration_counter_31_10;
wire n190_991;
wire n190_993;
wire n190_995;
wire n190_997;
wire n191_943;
wire n190_999;
wire n190_1001;
wire n190_1003;
wire n190_1009;
wire n190_1011;
wire n191_945;
wire n191_947;
wire n191_949;
wire n190_1013;
wire n191_951;
wire n190_1015;
wire n191_957;
wire n191_959;
wire n191_961;
wire n191_963;
wire n191_965;
wire n191_967;
wire n191_969;
wire n191_971;
wire n191_973;
wire n191_975;
wire n191_977;
wire n191_979;
wire n191_981;
wire n191_983;
wire n191_985;
wire n191_987;
wire n191_989;
wire n191_991;
wire n191_993;
wire n191_995;
wire n191_997;
wire n191_999;
wire n191_1001;
wire n190_1017;
wire n191_1003;
wire n191_1005;
wire n191_1007;
wire n191_1009;
wire n191_1011;
wire n191_1017;
wire n191_1021;
wire n357_8;
wire n180_10;
wire n182_10;
wire n190_1019;
wire n190_1021;
wire n191_1023;
wire n190_1023;
wire n190_1025;
wire n190_1027;
wire n191_1025;
wire n191_1027;
wire n191_1029;
wire n191_1031;
wire n191_1033;
wire n191_1035;
wire n191_1037;
wire n191_1039;
wire n191_1041;
wire n191_1043;
wire n191_1045;
wire n190_1031;
wire n191_1047;
wire n191_1049;
wire n191_1051;
wire n190_1033;
wire n190_1035;
wire n190_1039;
wire n191_1053;
wire n191_1055;
wire n190_1043;
wire n190_1045;
wire n190_1047;
wire n190_1049;
wire n190_1051;
wire n190_1053;
wire n190_1055;
wire n190_1057;
wire n190_1061;
wire n190_1063;
wire n190_1067;
wire n190_1069;
wire n190_1071;
wire n190_1073;
wire n190_1075;
wire n190_1077;
wire n191_1057;
wire n191_1059;
wire n191_1061;
wire n191_1063;
wire n191_1065;
wire n191_1067;
wire n191_1069;
wire n191_1071;
wire n191_1073;
wire n190_1079;
wire n190_1081;
wire n190_1083;
wire n190_1085;
wire n190_1087;
wire n190_1089;
wire n190_1091;
wire n191_1075;
wire n191_1077;
wire n191_1079;
wire n190_1093;
wire n191_1081;
wire n191_1083;
wire n191_1085;
wire n190_1095;
wire n190_1099;
wire n190_1103;
wire n191_1089;
wire n191_1091;
wire n191_1093;
wire n191_1097;
wire n191_1099;
wire n190_1105;
wire n190_1107;
wire n190_1111;
wire n191_1101;
wire n191_1103;
wire n191_1105;
wire n191_1107;
wire n190_1113;
wire n190_1117;
wire n190_1119;
wire n190_1121;
wire n190_1125;
wire n190_1127;
wire n190_1129;
wire n191_1109;
wire n190_1133;
wire n191_1111;
wire n191_1113;
wire n191_1115;
wire n190_1135;
wire n190_1137;
wire n190_1139;
wire n190_1141;
wire n190_1143;
wire n191_1117;
wire n190_1145;
wire n190_1147;
wire n190_1149;
wire n190_1151;
wire n190_1153;
wire n190_1155;
wire n190_1157;
wire n190_1159;
wire n190_1161;
wire n191_1119;
wire n191_1121;
wire n191_1123;
wire n190_1163;
wire n191_1125;
wire n191_1127;
wire n190_1165;
wire n191_1129;
wire n191_1131;
wire n190_1167;
wire n190_1169;
wire n372_7;
wire n190_1171;
wire n190_1173;
wire n190_1175;
wire n191_1133;
wire n190_1177;
wire n190_1179;
wire n191_1135;
wire n190_1181;
wire n190_1183;
wire n191_1137;
wire n191_1139;
wire n191_1141;
wire n191_1143;
wire n191_1145;
wire n191_1147;
wire n191_1149;
wire n191_1151;
wire n190_1185;
wire n191_1153;
wire n191_1155;
wire n190_1187;
wire n191_1157;
wire n191_1159;
wire n190_1189;
wire n190_1191;
wire n191_1161;
wire n191_1163;
wire n191_1165;
wire n190_1193;
wire n191_1167;
wire n191_1169;
wire n191_1171;
wire n190_1195;
wire n190_1197;
wire n190_1199;
wire n274_4;
wire n275_4;
wire n276_4;
wire n277_4;
wire n278_4;
wire n279_4;
wire n280_4;
wire n281_4;
wire n282_4;
wire n283_4;
wire n284_4;
wire n285_4;
wire n286_4;
wire n287_4;
wire n288_4;
wire n289_4;
wire n290_4;
wire n291_4;
wire n292_4;
wire n293_4;
wire n294_4;
wire n295_2;
wire n296_2;
wire n297_2;
wire n298_2;
wire n299_2;
wire n300_2;
wire n301_2;
wire n302_2;
wire n303_2;
wire n304_2;
wire n305_2;
wire n306_65_SUM;
wire n306_68;
wire n306_66_SUM;
wire n306_70;
wire n306_67_SUM;
wire n306_72;
wire n306_68_SUM;
wire n306_74;
wire n306_69_SUM;
wire n306_76;
wire n306_70_SUM;
wire n306_78;
wire n306_71_SUM;
wire n306_80;
wire n306_72_SUM;
wire n306_82;
wire n306_73_SUM;
wire n306_84;
wire n306_74_SUM;
wire n306_86;
wire n306_75_SUM;
wire n306_88;
wire n306_76_SUM;
wire n306_90;
wire n306_77_SUM;
wire n306_92;
wire n306_78_SUM;
wire n306_94;
wire n306_79_SUM;
wire n306_96;
wire n306_80_SUM;
wire n306_98;
wire n306_81_SUM;
wire n306_100;
wire n306_82_SUM;
wire n306_102;
wire n306_83_SUM;
wire n306_104;
wire n306_84_SUM;
wire n306_106;
wire n306_85_SUM;
wire n306_108;
wire n306_86_SUM;
wire n306_110;
wire n306_87_SUM;
wire n306_112;
wire n306_88_SUM;
wire n306_114;
wire n306_89_SUM;
wire n306_116;
wire n306_90_SUM;
wire n306_118;
wire n306_91_SUM;
wire n306_120;
wire n306_92_SUM;
wire n306_122;
wire n306_93_SUM;
wire n306_124;
wire n306_94_SUM;
wire n306_126;
wire n306_95_SUM;
wire n306_128;
wire [25:0] counter;
wire [31:0] duration_counter;
wire [62:32] DOUT;
wire VCC;
wire GND;
  LUT4 n2_s65 (
    .F(n2_67),
    .I0(n2_68),
    .I1(n14757_38),
    .I2(_zz_execute_SRC1_2),
    .I3(_zz_execute_SRC1_1_9) 
);
defparam n2_s65.INIT=16'hEA62;
  LUT4 n2_s66 (
    .F(n2_68),
    .I0(n14757_38),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(_zz_execute_SRC1_29),
    .I3(_zz_execute_SRC1_30) 
);
defparam n2_s66.INIT=16'h7362;
  LUT4 n374_s1 (
    .F(n374_4),
    .I0(n306_128),
    .I1(n274_4),
    .I2(duration_counter[31]),
    .I3(pwm_enable) 
);
defparam n374_s1.INIT=16'hB200;
  LUT3 n371_s1 (
    .F(n371_5),
    .I0(duration_counter[1]),
    .I1(duration_counter[0]),
    .I2(pwm_enable) 
);
defparam n371_s1.INIT=8'h60;
  LUT4 n370_s1 (
    .F(n370_5),
    .I0(duration_counter[1]),
    .I1(duration_counter[0]),
    .I2(duration_counter[2]),
    .I3(pwm_enable) 
);
defparam n370_s1.INIT=16'h7800;
  LUT3 n369_s1 (
    .F(n369_5),
    .I0(n369_6),
    .I1(duration_counter[3]),
    .I2(pwm_enable) 
);
defparam n369_s1.INIT=8'h60;
  LUT3 n368_s1 (
    .F(n368_5),
    .I0(duration_counter[4]),
    .I1(n368_6),
    .I2(pwm_enable) 
);
defparam n368_s1.INIT=8'h60;
  LUT4 n367_s1 (
    .F(n367_5),
    .I0(duration_counter[4]),
    .I1(n368_6),
    .I2(duration_counter[5]),
    .I3(pwm_enable) 
);
defparam n367_s1.INIT=16'h7800;
  LUT3 n366_s1 (
    .F(n366_5),
    .I0(n366_6),
    .I1(duration_counter[6]),
    .I2(pwm_enable) 
);
defparam n366_s1.INIT=8'h60;
  LUT3 n365_s1 (
    .F(n365_5),
    .I0(duration_counter[7]),
    .I1(n365_6),
    .I2(pwm_enable) 
);
defparam n365_s1.INIT=8'h60;
  LUT4 n364_s1 (
    .F(n364_5),
    .I0(duration_counter[7]),
    .I1(n365_6),
    .I2(duration_counter[8]),
    .I3(pwm_enable) 
);
defparam n364_s1.INIT=16'h7800;
  LUT3 n363_s1 (
    .F(n363_5),
    .I0(duration_counter[9]),
    .I1(n363_6),
    .I2(pwm_enable) 
);
defparam n363_s1.INIT=8'h60;
  LUT4 n362_s1 (
    .F(n362_5),
    .I0(duration_counter[9]),
    .I1(n363_6),
    .I2(duration_counter[10]),
    .I3(pwm_enable) 
);
defparam n362_s1.INIT=16'h7800;
  LUT3 n361_s1 (
    .F(n361_5),
    .I0(n361_6),
    .I1(duration_counter[11]),
    .I2(pwm_enable) 
);
defparam n361_s1.INIT=8'h60;
  LUT3 n360_s1 (
    .F(n360_5),
    .I0(duration_counter[12]),
    .I1(n360_6),
    .I2(pwm_enable) 
);
defparam n360_s1.INIT=8'h60;
  LUT4 n359_s1 (
    .F(n359_5),
    .I0(duration_counter[12]),
    .I1(n360_6),
    .I2(duration_counter[13]),
    .I3(pwm_enable) 
);
defparam n359_s1.INIT=16'h7800;
  LUT3 n358_s1 (
    .F(n358_5),
    .I0(duration_counter[14]),
    .I1(n358_6),
    .I2(pwm_enable) 
);
defparam n358_s1.INIT=8'h60;
  LUT3 n357_s1 (
    .F(n357_5),
    .I0(duration_counter[15]),
    .I1(n357_8),
    .I2(pwm_enable) 
);
defparam n357_s1.INIT=8'h60;
  LUT4 n356_s1 (
    .F(n356_5),
    .I0(duration_counter[15]),
    .I1(n357_8),
    .I2(duration_counter[16]),
    .I3(pwm_enable) 
);
defparam n356_s1.INIT=16'h7800;
  LUT3 n355_s1 (
    .F(n355_5),
    .I0(duration_counter[17]),
    .I1(n355_6),
    .I2(pwm_enable) 
);
defparam n355_s1.INIT=8'h60;
  LUT3 n354_s1 (
    .F(n354_5),
    .I0(duration_counter[18]),
    .I1(n354_6),
    .I2(pwm_enable) 
);
defparam n354_s1.INIT=8'h60;
  LUT4 n353_s1 (
    .F(n353_5),
    .I0(duration_counter[18]),
    .I1(n354_6),
    .I2(duration_counter[19]),
    .I3(pwm_enable) 
);
defparam n353_s1.INIT=16'h7800;
  LUT3 n352_s1 (
    .F(n352_5),
    .I0(duration_counter[20]),
    .I1(n352_6),
    .I2(pwm_enable) 
);
defparam n352_s1.INIT=8'h60;
  LUT3 n351_s1 (
    .F(n351_5),
    .I0(duration_counter[21]),
    .I1(n351_6),
    .I2(pwm_enable) 
);
defparam n351_s1.INIT=8'h60;
  LUT4 n350_s1 (
    .F(n350_5),
    .I0(duration_counter[21]),
    .I1(n351_6),
    .I2(duration_counter[22]),
    .I3(pwm_enable) 
);
defparam n350_s1.INIT=16'h7800;
  LUT3 n349_s1 (
    .F(n349_5),
    .I0(duration_counter[23]),
    .I1(n349_6),
    .I2(pwm_enable) 
);
defparam n349_s1.INIT=8'h60;
  LUT3 n348_s1 (
    .F(n348_5),
    .I0(duration_counter[24]),
    .I1(n348_6),
    .I2(pwm_enable) 
);
defparam n348_s1.INIT=8'h60;
  LUT4 n347_s1 (
    .F(n347_5),
    .I0(duration_counter[24]),
    .I1(n348_6),
    .I2(duration_counter[25]),
    .I3(pwm_enable) 
);
defparam n347_s1.INIT=16'h7800;
  LUT3 n346_s1 (
    .F(n346_5),
    .I0(duration_counter[26]),
    .I1(n346_6),
    .I2(pwm_enable) 
);
defparam n346_s1.INIT=8'h60;
  LUT3 n345_s1 (
    .F(n345_5),
    .I0(duration_counter[27]),
    .I1(n345_6),
    .I2(pwm_enable) 
);
defparam n345_s1.INIT=8'h60;
  LUT4 n344_s1 (
    .F(n344_5),
    .I0(duration_counter[27]),
    .I1(n345_6),
    .I2(duration_counter[28]),
    .I3(pwm_enable) 
);
defparam n344_s1.INIT=16'h7800;
  LUT3 n343_s1 (
    .F(n343_5),
    .I0(duration_counter[29]),
    .I1(n343_6),
    .I2(pwm_enable) 
);
defparam n343_s1.INIT=8'h60;
  LUT4 n342_s1 (
    .F(n342_5),
    .I0(duration_counter[29]),
    .I1(n343_6),
    .I2(duration_counter[30]),
    .I3(pwm_enable) 
);
defparam n342_s1.INIT=16'h7800;
  LUT3 n341_s1 (
    .F(n341_5),
    .I0(n341_6),
    .I1(duration_counter[31]),
    .I2(pwm_enable) 
);
defparam n341_s1.INIT=8'h60;
  LUT4 n191_s1 (
    .F(n191_5),
    .I0(n191_6),
    .I1(n191_7),
    .I2(n191_8),
    .I3(n191_1133) 
);
defparam n191_s1.INIT=16'h4F00;
  LUT4 n190_s2 (
    .F(n190_6),
    .I0(n190_7),
    .I1(n190_8),
    .I2(n190_9),
    .I3(n190_1199) 
);
defparam n190_s2.INIT=16'h4F00;
  LUT4 n189_s2 (
    .F(n189_6),
    .I0(n190_7),
    .I1(n190_8),
    .I2(n190_9),
    .I3(n189_7) 
);
defparam n189_s2.INIT=16'h4F00;
  LUT4 n188_s2 (
    .F(n188_6),
    .I0(n190_7),
    .I1(n190_8),
    .I2(n190_9),
    .I3(n188_7) 
);
defparam n188_s2.INIT=16'h4F00;
  LUT4 n187_s2 (
    .F(n187_6),
    .I0(n190_7),
    .I1(n190_8),
    .I2(n190_9),
    .I3(n187_7) 
);
defparam n187_s2.INIT=16'h4F00;
  LUT4 n186_s2 (
    .F(n186_6),
    .I0(n190_7),
    .I1(n190_8),
    .I2(n190_9),
    .I3(n186_7) 
);
defparam n186_s2.INIT=16'h4F00;
  LUT4 n185_s2 (
    .F(n185_6),
    .I0(n190_7),
    .I1(n190_8),
    .I2(n190_9),
    .I3(n185_7) 
);
defparam n185_s2.INIT=16'h4F00;
  LUT4 n184_s2 (
    .F(n184_6),
    .I0(n190_7),
    .I1(n190_8),
    .I2(n190_9),
    .I3(n184_7) 
);
defparam n184_s2.INIT=16'h4F00;
  LUT4 n183_s2 (
    .F(n183_6),
    .I0(n190_7),
    .I1(n190_8),
    .I2(n190_9),
    .I3(n183_7) 
);
defparam n183_s2.INIT=16'h4F00;
  LUT4 n182_s2 (
    .F(n182_6),
    .I0(n190_7),
    .I1(n190_8),
    .I2(n190_9),
    .I3(n182_10) 
);
defparam n182_s2.INIT=16'h4F00;
  LUT4 n181_s2 (
    .F(n181_6),
    .I0(n190_7),
    .I1(n190_8),
    .I2(n190_9),
    .I3(n181_7) 
);
defparam n181_s2.INIT=16'h4F00;
  LUT4 n180_s2 (
    .F(n180_6),
    .I0(n190_7),
    .I1(n190_8),
    .I2(n190_9),
    .I3(n180_7) 
);
defparam n180_s2.INIT=16'h4F00;
  LUT4 n179_s2 (
    .F(n179_6),
    .I0(n190_7),
    .I1(n190_8),
    .I2(n190_9),
    .I3(n179_7) 
);
defparam n179_s2.INIT=16'h4F00;
  LUT4 n178_s2 (
    .F(n178_6),
    .I0(n190_7),
    .I1(n190_8),
    .I2(n190_9),
    .I3(n178_7) 
);
defparam n178_s2.INIT=16'h4F00;
  LUT4 n177_s2 (
    .F(n177_6),
    .I0(n190_7),
    .I1(n190_8),
    .I2(n190_9),
    .I3(n177_7) 
);
defparam n177_s2.INIT=16'h4F00;
  LUT4 n176_s2 (
    .F(n176_6),
    .I0(n190_7),
    .I1(n190_8),
    .I2(n190_9),
    .I3(n176_7) 
);
defparam n176_s2.INIT=16'h4F00;
  LUT4 n175_s2 (
    .F(n175_6),
    .I0(n190_7),
    .I1(n190_8),
    .I2(n190_9),
    .I3(n175_7) 
);
defparam n175_s2.INIT=16'h4F00;
  LUT4 n174_s2 (
    .F(n174_6),
    .I0(n190_7),
    .I1(n190_8),
    .I2(n190_9),
    .I3(n174_7) 
);
defparam n174_s2.INIT=16'h4F00;
  LUT4 n173_s2 (
    .F(n173_6),
    .I0(n190_7),
    .I1(n190_8),
    .I2(n190_9),
    .I3(n173_7) 
);
defparam n173_s2.INIT=16'h4F00;
  LUT4 n172_s2 (
    .F(n172_6),
    .I0(n190_7),
    .I1(n190_8),
    .I2(n190_9),
    .I3(n172_7) 
);
defparam n172_s2.INIT=16'h4F00;
  LUT4 n171_s2 (
    .F(n171_6),
    .I0(n190_7),
    .I1(n190_8),
    .I2(n190_9),
    .I3(n171_7) 
);
defparam n171_s2.INIT=16'h4F00;
  LUT4 n170_s2 (
    .F(n170_6),
    .I0(n190_7),
    .I1(n190_8),
    .I2(n190_9),
    .I3(n170_7) 
);
defparam n170_s2.INIT=16'h4F00;
  LUT4 n169_s2 (
    .F(n169_6),
    .I0(n190_7),
    .I1(n190_8),
    .I2(n190_9),
    .I3(n169_7) 
);
defparam n169_s2.INIT=16'h4F00;
  LUT4 n168_s2 (
    .F(n168_6),
    .I0(n190_7),
    .I1(n190_8),
    .I2(n190_9),
    .I3(n168_7) 
);
defparam n168_s2.INIT=16'h4F00;
  LUT4 n167_s2 (
    .F(n167_6),
    .I0(n190_7),
    .I1(n190_8),
    .I2(n190_9),
    .I3(n167_7) 
);
defparam n167_s2.INIT=16'h4F00;
  LUT4 n166_s2 (
    .F(n166_6),
    .I0(n190_7),
    .I1(n190_8),
    .I2(n190_9),
    .I3(n166_7) 
);
defparam n166_s2.INIT=16'h4F00;
  LUT4 n165_s2 (
    .F(n165_6),
    .I0(n190_7),
    .I1(n190_8),
    .I2(n190_9),
    .I3(n165_7) 
);
defparam n165_s2.INIT=16'h4F00;
  LUT3 n369_s2 (
    .F(n369_6),
    .I0(duration_counter[1]),
    .I1(duration_counter[0]),
    .I2(duration_counter[2]) 
);
defparam n369_s2.INIT=8'h80;
  LUT4 n368_s2 (
    .F(n368_6),
    .I0(duration_counter[1]),
    .I1(duration_counter[0]),
    .I2(duration_counter[2]),
    .I3(duration_counter[3]) 
);
defparam n368_s2.INIT=16'h8000;
  LUT3 n366_s2 (
    .F(n366_6),
    .I0(duration_counter[4]),
    .I1(duration_counter[5]),
    .I2(n368_6) 
);
defparam n366_s2.INIT=8'h80;
  LUT4 n365_s2 (
    .F(n365_6),
    .I0(duration_counter[4]),
    .I1(duration_counter[5]),
    .I2(duration_counter[6]),
    .I3(n368_6) 
);
defparam n365_s2.INIT=16'h8000;
  LUT3 n363_s2 (
    .F(n363_6),
    .I0(duration_counter[7]),
    .I1(duration_counter[8]),
    .I2(n365_6) 
);
defparam n363_s2.INIT=8'h80;
  LUT3 n361_s2 (
    .F(n361_6),
    .I0(duration_counter[9]),
    .I1(duration_counter[10]),
    .I2(n363_6) 
);
defparam n361_s2.INIT=8'h80;
  LUT4 n360_s2 (
    .F(n360_6),
    .I0(duration_counter[9]),
    .I1(duration_counter[10]),
    .I2(duration_counter[11]),
    .I3(n363_6) 
);
defparam n360_s2.INIT=16'h8000;
  LUT3 n358_s2 (
    .F(n358_6),
    .I0(duration_counter[12]),
    .I1(duration_counter[13]),
    .I2(n360_6) 
);
defparam n358_s2.INIT=8'h80;
  LUT4 n355_s2 (
    .F(n355_6),
    .I0(duration_counter[14]),
    .I1(duration_counter[15]),
    .I2(duration_counter[16]),
    .I3(n358_6) 
);
defparam n355_s2.INIT=16'h8000;
  LUT4 n354_s2 (
    .F(n354_6),
    .I0(duration_counter[15]),
    .I1(duration_counter[16]),
    .I2(duration_counter[17]),
    .I3(n357_8) 
);
defparam n354_s2.INIT=16'h8000;
  LUT4 n352_s2 (
    .F(n352_6),
    .I0(duration_counter[17]),
    .I1(duration_counter[18]),
    .I2(duration_counter[19]),
    .I3(n355_6) 
);
defparam n352_s2.INIT=16'h8000;
  LUT4 n351_s2 (
    .F(n351_6),
    .I0(duration_counter[18]),
    .I1(duration_counter[19]),
    .I2(duration_counter[20]),
    .I3(n354_6) 
);
defparam n351_s2.INIT=16'h8000;
  LUT4 n349_s2 (
    .F(n349_6),
    .I0(duration_counter[20]),
    .I1(duration_counter[21]),
    .I2(duration_counter[22]),
    .I3(n352_6) 
);
defparam n349_s2.INIT=16'h8000;
  LUT4 n348_s2 (
    .F(n348_6),
    .I0(duration_counter[21]),
    .I1(duration_counter[22]),
    .I2(duration_counter[23]),
    .I3(n351_6) 
);
defparam n348_s2.INIT=16'h8000;
  LUT4 n346_s2 (
    .F(n346_6),
    .I0(duration_counter[23]),
    .I1(duration_counter[24]),
    .I2(duration_counter[25]),
    .I3(n349_6) 
);
defparam n346_s2.INIT=16'h8000;
  LUT4 n345_s2 (
    .F(n345_6),
    .I0(duration_counter[24]),
    .I1(duration_counter[25]),
    .I2(duration_counter[26]),
    .I3(n348_6) 
);
defparam n345_s2.INIT=16'h8000;
  LUT4 n343_s2 (
    .F(n343_6),
    .I0(duration_counter[26]),
    .I1(duration_counter[27]),
    .I2(duration_counter[28]),
    .I3(n346_6) 
);
defparam n343_s2.INIT=16'h8000;
  LUT3 n341_s2 (
    .F(n341_6),
    .I0(duration_counter[29]),
    .I1(duration_counter[30]),
    .I2(n343_6) 
);
defparam n341_s2.INIT=8'h80;
  LUT3 n191_s2 (
    .F(n191_6),
    .I0(n191_10),
    .I1(n191_11),
    .I2(n191_12) 
);
defparam n191_s2.INIT=8'hB0;
  LUT4 n191_s3 (
    .F(n191_7),
    .I0(n191_13),
    .I1(n191_14),
    .I2(n191_15),
    .I3(n191_16) 
);
defparam n191_s3.INIT=16'hB000;
  LUT4 n191_s4 (
    .F(n191_8),
    .I0(n191_1157),
    .I1(n191_18),
    .I2(n191_15),
    .I3(n191_19) 
);
defparam n191_s4.INIT=16'hEF00;
  LUT4 n190_s3 (
    .F(n190_7),
    .I0(n190_11),
    .I1(n190_12),
    .I2(n190_13),
    .I3(n190_14) 
);
defparam n190_s3.INIT=16'h8F00;
  LUT4 n190_s4 (
    .F(n190_8),
    .I0(n190_15),
    .I1(n190_16),
    .I2(n190_17),
    .I3(n190_18) 
);
defparam n190_s4.INIT=16'h1000;
  LUT4 n190_s5 (
    .F(n190_9),
    .I0(n191_1157),
    .I1(n190_19),
    .I2(n190_18),
    .I3(n190_20) 
);
defparam n190_s5.INIT=16'hEF00;
  LUT3 n189_s3 (
    .F(n189_7),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(n190_1177) 
);
defparam n189_s3.INIT=8'h60;
  LUT4 n188_s3 (
    .F(n188_7),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(counter[2]),
    .I3(n190_1177) 
);
defparam n188_s3.INIT=16'h7800;
  LUT3 n187_s3 (
    .F(n187_7),
    .I0(n187_8),
    .I1(counter[3]),
    .I2(n190_1177) 
);
defparam n187_s3.INIT=8'h60;
  LUT3 n186_s3 (
    .F(n186_7),
    .I0(counter[4]),
    .I1(n186_8),
    .I2(n190_1177) 
);
defparam n186_s3.INIT=8'h60;
  LUT4 n185_s3 (
    .F(n185_7),
    .I0(counter[4]),
    .I1(n186_8),
    .I2(counter[5]),
    .I3(n190_1177) 
);
defparam n185_s3.INIT=16'h7800;
  LUT3 n184_s3 (
    .F(n184_7),
    .I0(n184_8),
    .I1(counter[6]),
    .I2(n190_1177) 
);
defparam n184_s3.INIT=8'h60;
  LUT3 n183_s3 (
    .F(n183_7),
    .I0(counter[7]),
    .I1(n183_8),
    .I2(n190_1177) 
);
defparam n183_s3.INIT=8'h60;
  LUT4 n181_s3 (
    .F(n181_7),
    .I0(counter[8]),
    .I1(n182_8),
    .I2(counter[9]),
    .I3(n190_1177) 
);
defparam n181_s3.INIT=16'h7800;
  LUT3 n180_s3 (
    .F(n180_7),
    .I0(n180_10),
    .I1(counter[10]),
    .I2(n190_1177) 
);
defparam n180_s3.INIT=8'h60;
  LUT3 n179_s3 (
    .F(n179_7),
    .I0(counter[11]),
    .I1(n179_8),
    .I2(n190_1177) 
);
defparam n179_s3.INIT=8'h60;
  LUT4 n178_s3 (
    .F(n178_7),
    .I0(counter[11]),
    .I1(n179_8),
    .I2(counter[12]),
    .I3(n190_1177) 
);
defparam n178_s3.INIT=16'h7800;
  LUT3 n177_s3 (
    .F(n177_7),
    .I0(n177_8),
    .I1(counter[13]),
    .I2(n190_1177) 
);
defparam n177_s3.INIT=8'h60;
  LUT3 n176_s3 (
    .F(n176_7),
    .I0(counter[14]),
    .I1(n176_8),
    .I2(n190_1177) 
);
defparam n176_s3.INIT=8'h60;
  LUT4 n175_s3 (
    .F(n175_7),
    .I0(counter[14]),
    .I1(n176_8),
    .I2(counter[15]),
    .I3(n190_1177) 
);
defparam n175_s3.INIT=16'h7800;
  LUT3 n174_s3 (
    .F(n174_7),
    .I0(n174_8),
    .I1(counter[16]),
    .I2(n190_1177) 
);
defparam n174_s3.INIT=8'h60;
  LUT3 n173_s3 (
    .F(n173_7),
    .I0(counter[17]),
    .I1(n173_8),
    .I2(n190_1177) 
);
defparam n173_s3.INIT=8'h60;
  LUT4 n172_s3 (
    .F(n172_7),
    .I0(counter[17]),
    .I1(n173_8),
    .I2(counter[18]),
    .I3(n190_1177) 
);
defparam n172_s3.INIT=16'h7800;
  LUT3 n171_s3 (
    .F(n171_7),
    .I0(n171_8),
    .I1(counter[19]),
    .I2(n190_1177) 
);
defparam n171_s3.INIT=8'h60;
  LUT3 n170_s3 (
    .F(n170_7),
    .I0(counter[20]),
    .I1(n170_8),
    .I2(n190_1177) 
);
defparam n170_s3.INIT=8'h60;
  LUT4 n169_s3 (
    .F(n169_7),
    .I0(counter[20]),
    .I1(n170_8),
    .I2(counter[21]),
    .I3(n190_1177) 
);
defparam n169_s3.INIT=16'h7800;
  LUT3 n168_s3 (
    .F(n168_7),
    .I0(n168_8),
    .I1(counter[22]),
    .I2(n190_1177) 
);
defparam n168_s3.INIT=8'h60;
  LUT3 n167_s3 (
    .F(n167_7),
    .I0(counter[23]),
    .I1(n167_8),
    .I2(n190_1177) 
);
defparam n167_s3.INIT=8'h60;
  LUT4 n166_s3 (
    .F(n166_7),
    .I0(counter[23]),
    .I1(n167_8),
    .I2(counter[24]),
    .I3(n190_1177) 
);
defparam n166_s3.INIT=16'h7800;
  LUT3 n165_s3 (
    .F(n165_7),
    .I0(counter[25]),
    .I1(n165_8),
    .I2(n190_1177) 
);
defparam n165_s3.INIT=8'hE0;
  LUT4 n191_s6 (
    .F(n191_10),
    .I0(n191_22),
    .I1(n191_23),
    .I2(n191_24),
    .I3(n191_25) 
);
defparam n191_s6.INIT=16'h0B00;
  LUT4 n191_s7 (
    .F(n191_11),
    .I0(n191_26),
    .I1(n191_27),
    .I2(n191_28),
    .I3(n191_29) 
);
defparam n191_s7.INIT=16'hEF00;
  LUT4 n191_s8 (
    .F(n191_12),
    .I0(n191_30),
    .I1(n191_31),
    .I2(counter[11]),
    .I3(n191_1161) 
);
defparam n191_s8.INIT=16'h7100;
  LUT4 n191_s9 (
    .F(n191_13),
    .I0(n191_1127),
    .I1(counter[13]),
    .I2(n191_34),
    .I3(counter[12]) 
);
defparam n191_s9.INIT=16'hB0BB;
  LUT4 n191_s10 (
    .F(n191_14),
    .I0(n191_1127),
    .I1(counter[13]),
    .I2(n191_35),
    .I3(n191_36) 
);
defparam n191_s10.INIT=16'h0D00;
  LUT4 n191_s11 (
    .F(n191_15),
    .I0(n191_1157),
    .I1(n191_37),
    .I2(counter[18]),
    .I3(n191_38) 
);
defparam n191_s11.INIT=16'h4F00;
  LUT3 n191_s12 (
    .F(n191_16),
    .I0(n191_39),
    .I1(counter[17]),
    .I2(n191_40) 
);
defparam n191_s12.INIT=8'h0B;
  LUT4 n191_s14 (
    .F(n191_18),
    .I0(counter[18]),
    .I1(n191_37),
    .I2(counter[17]),
    .I3(n191_43) 
);
defparam n191_s14.INIT=16'hB0BB;
  LUT4 n191_s15 (
    .F(n191_19),
    .I0(n191_44),
    .I1(n191_1081),
    .I2(counter[22]),
    .I3(n191_46) 
);
defparam n191_s15.INIT=16'hB200;
  LUT4 n191_s16 (
    .F(n191_20),
    .I0(counter[24]),
    .I1(n191_47),
    .I2(n191_1113),
    .I3(counter[23]) 
);
defparam n191_s16.INIT=16'hD4DD;
  LUT4 n190_s7 (
    .F(n190_11),
    .I0(n190_22),
    .I1(n190_63),
    .I2(n190_24),
    .I3(n190_25) 
);
defparam n190_s7.INIT=16'hB0BB;
  LUT4 n190_s8 (
    .F(n190_12),
    .I0(n190_26),
    .I1(n190_27),
    .I2(n190_28),
    .I3(n190_29) 
);
defparam n190_s8.INIT=16'h000B;
  LUT3 n190_s9 (
    .F(n190_13),
    .I0(n190_30),
    .I1(n190_31),
    .I2(n190_32) 
);
defparam n190_s9.INIT=8'h10;
  LUT4 n190_s10 (
    .F(n190_14),
    .I0(n190_33),
    .I1(n190_34),
    .I2(n191_1157),
    .I3(n190_35) 
);
defparam n190_s10.INIT=16'hF100;
  LUT4 n190_s11 (
    .F(n190_15),
    .I0(n191_1127),
    .I1(counter[14]),
    .I2(n190_36),
    .I3(n190_37) 
);
defparam n190_s11.INIT=16'hF400;
  LUT4 n190_s12 (
    .F(n190_16),
    .I0(n190_1191),
    .I1(n191_34),
    .I2(counter[13]),
    .I3(n190_39) 
);
defparam n190_s12.INIT=16'hB200;
  LUT4 n190_s13 (
    .F(n190_17),
    .I0(n190_1197),
    .I1(counter[17]),
    .I2(n190_1145),
    .I3(counter[16]) 
);
defparam n190_s13.INIT=16'hB0BB;
  LUT4 n190_s14 (
    .F(n190_18),
    .I0(n191_1157),
    .I1(n191_37),
    .I2(counter[19]),
    .I3(n190_42) 
);
defparam n190_s14.INIT=16'h4F00;
  LUT4 n190_s15 (
    .F(n190_19),
    .I0(counter[18]),
    .I1(n191_43),
    .I2(counter[17]),
    .I3(n190_43) 
);
defparam n190_s15.INIT=16'hB0BB;
  LUT4 n190_s16 (
    .F(n190_20),
    .I0(counter[21]),
    .I1(n190_44),
    .I2(n190_45),
    .I3(n190_46) 
);
defparam n190_s16.INIT=16'hB200;
  LUT3 n187_s4 (
    .F(n187_8),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(counter[2]) 
);
defparam n187_s4.INIT=8'h80;
  LUT4 n186_s4 (
    .F(n186_8),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(counter[2]),
    .I3(counter[3]) 
);
defparam n186_s4.INIT=16'h8000;
  LUT3 n184_s4 (
    .F(n184_8),
    .I0(counter[4]),
    .I1(counter[5]),
    .I2(n186_8) 
);
defparam n184_s4.INIT=8'h80;
  LUT4 n183_s4 (
    .F(n183_8),
    .I0(counter[4]),
    .I1(counter[5]),
    .I2(counter[6]),
    .I3(n186_8) 
);
defparam n183_s4.INIT=16'h8000;
  LUT2 n182_s4 (
    .F(n182_8),
    .I0(counter[7]),
    .I1(n183_8) 
);
defparam n182_s4.INIT=4'h8;
  LUT4 n179_s4 (
    .F(n179_8),
    .I0(counter[8]),
    .I1(counter[9]),
    .I2(counter[10]),
    .I3(n182_8) 
);
defparam n179_s4.INIT=16'h8000;
  LUT3 n177_s4 (
    .F(n177_8),
    .I0(counter[11]),
    .I1(counter[12]),
    .I2(n179_8) 
);
defparam n177_s4.INIT=8'h80;
  LUT4 n176_s4 (
    .F(n176_8),
    .I0(counter[11]),
    .I1(counter[12]),
    .I2(counter[13]),
    .I3(n179_8) 
);
defparam n176_s4.INIT=16'h8000;
  LUT3 n174_s4 (
    .F(n174_8),
    .I0(counter[14]),
    .I1(counter[15]),
    .I2(n176_8) 
);
defparam n174_s4.INIT=8'h80;
  LUT4 n173_s4 (
    .F(n173_8),
    .I0(counter[14]),
    .I1(counter[15]),
    .I2(counter[16]),
    .I3(n176_8) 
);
defparam n173_s4.INIT=16'h8000;
  LUT3 n171_s4 (
    .F(n171_8),
    .I0(counter[17]),
    .I1(counter[18]),
    .I2(n173_8) 
);
defparam n171_s4.INIT=8'h80;
  LUT4 n170_s4 (
    .F(n170_8),
    .I0(counter[17]),
    .I1(counter[18]),
    .I2(counter[19]),
    .I3(n173_8) 
);
defparam n170_s4.INIT=16'h8000;
  LUT3 n168_s4 (
    .F(n168_8),
    .I0(counter[20]),
    .I1(counter[21]),
    .I2(n170_8) 
);
defparam n168_s4.INIT=8'h80;
  LUT4 n167_s4 (
    .F(n167_8),
    .I0(counter[20]),
    .I1(counter[21]),
    .I2(counter[22]),
    .I3(n170_8) 
);
defparam n167_s4.INIT=16'h8000;
  LUT3 n165_s4 (
    .F(n165_8),
    .I0(counter[23]),
    .I1(counter[24]),
    .I2(n167_8) 
);
defparam n165_s4.INIT=8'h80;
  LUT4 n191_s18 (
    .F(n191_22),
    .I0(n191_50),
    .I1(n191_51),
    .I2(n191_52),
    .I3(n191_53) 
);
defparam n191_s18.INIT=16'h0700;
  LUT4 n191_s19 (
    .F(n191_23),
    .I0(n191_54),
    .I1(current_freq[6]),
    .I2(n191_55),
    .I3(n191_56) 
);
defparam n191_s19.INIT=16'hB000;
  LUT4 n191_s20 (
    .F(n191_24),
    .I0(n191_57),
    .I1(n191_58),
    .I2(n191_59),
    .I3(n191_60) 
);
defparam n191_s20.INIT=16'hBF00;
  LUT4 n191_s21 (
    .F(n191_25),
    .I0(n191_61),
    .I1(n191_62),
    .I2(n191_1157),
    .I3(n191_28) 
);
defparam n191_s21.INIT=16'hF400;
  LUT2 n191_s22 (
    .F(n191_26),
    .I0(counter[2]),
    .I1(counter[3]) 
);
defparam n191_s22.INIT=4'h1;
  LUT4 n191_s23 (
    .F(n191_27),
    .I0(counter[3]),
    .I1(n191_63),
    .I2(n191_64),
    .I3(n191_1157) 
);
defparam n191_s23.INIT=16'h0071;
  LUT3 n191_s24 (
    .F(n191_28),
    .I0(n191_65),
    .I1(counter[4]),
    .I2(n191_66) 
);
defparam n191_s24.INIT=8'hD0;
  LUT4 n191_s25 (
    .F(n191_29),
    .I0(n191_67),
    .I1(counter[7]),
    .I2(n191_68),
    .I3(n191_69) 
);
defparam n191_s25.INIT=16'h00B0;
  LUT3 n191_s26 (
    .F(n191_30),
    .I0(counter[10]),
    .I1(n191_1119),
    .I2(n191_71) 
);
defparam n191_s26.INIT=8'hD4;
  LUT2 n191_s27 (
    .F(n191_31),
    .I0(n191_1157),
    .I1(n191_72) 
);
defparam n191_s27.INIT=4'h1;
  LUT2 n191_s30 (
    .F(n191_34),
    .I0(n191_1157),
    .I1(n191_1109) 
);
defparam n191_s30.INIT=4'h1;
  LUT3 n191_s31 (
    .F(n191_35),
    .I0(counter[14]),
    .I1(n191_1157),
    .I2(n191_75) 
);
defparam n191_s31.INIT=8'h10;
  LUT4 n191_s32 (
    .F(n191_36),
    .I0(counter[16]),
    .I1(n190_1197),
    .I2(counter[15]),
    .I3(n190_1145) 
);
defparam n191_s32.INIT=16'hB0BB;
  LUT3 n191_s33 (
    .F(n191_37),
    .I0(n191_949),
    .I1(n191_77),
    .I2(n191_903) 
);
defparam n191_s33.INIT=8'h3E;
  LUT4 n191_s34 (
    .F(n191_38),
    .I0(n191_79),
    .I1(counter[21]),
    .I2(n191_80),
    .I3(n191_81) 
);
defparam n191_s34.INIT=16'h4100;
  LUT2 n191_s35 (
    .F(n191_39),
    .I0(n191_1157),
    .I1(n191_43) 
);
defparam n191_s35.INIT=4'h4;
  LUT3 n191_s36 (
    .F(n191_40),
    .I0(n191_82),
    .I1(counter[16]),
    .I2(n190_1197) 
);
defparam n191_s36.INIT=8'h4D;
  LUT4 n191_s38 (
    .F(n191_42),
    .I0(current_freq[5]),
    .I1(current_freq[6]),
    .I2(current_freq[9]),
    .I3(n191_84) 
);
defparam n191_s38.INIT=16'h0100;
  LUT4 n191_s39 (
    .F(n191_43),
    .I0(n191_85),
    .I1(n191_86),
    .I2(n191_87),
    .I3(n191_88) 
);
defparam n191_s39.INIT=16'hF400;
  LUT4 n191_s40 (
    .F(n191_44),
    .I0(counter[21]),
    .I1(n191_79),
    .I2(n191_89),
    .I3(n191_80) 
);
defparam n191_s40.INIT=16'hA8FE;
  LUT4 n191_s42 (
    .F(n191_46),
    .I0(counter[24]),
    .I1(counter[25]),
    .I2(n191_47),
    .I3(n191_91) 
);
defparam n191_s42.INIT=16'h00EF;
  LUT4 n191_s43 (
    .F(n191_47),
    .I0(current_freq[1]),
    .I1(current_freq[2]),
    .I2(current_freq[0]),
    .I3(n191_42) 
);
defparam n191_s43.INIT=16'h1000;
  LUT4 n190_s18 (
    .F(n190_22),
    .I0(n190_48),
    .I1(n190_1057),
    .I2(n190_50),
    .I3(n190_51) 
);
defparam n190_s18.INIT=16'h4000;
  LUT4 n190_s20 (
    .F(n190_24),
    .I0(n190_54),
    .I1(n190_55),
    .I2(n190_56),
    .I3(n190_57) 
);
defparam n190_s20.INIT=16'h0700;
  LUT4 n190_s21 (
    .F(n190_25),
    .I0(n190_58),
    .I1(current_freq[7]),
    .I2(n190_27),
    .I3(n190_59) 
);
defparam n190_s21.INIT=16'hB000;
  LUT4 n190_s22 (
    .F(n190_26),
    .I0(current_freq[8]),
    .I1(current_freq[7]),
    .I2(n190_58),
    .I3(n190_60) 
);
defparam n190_s22.INIT=16'hEF8A;
  LUT4 n190_s23 (
    .F(n190_27),
    .I0(current_freq[9]),
    .I1(n190_61),
    .I2(n190_62),
    .I3(n190_63) 
);
defparam n190_s23.INIT=16'hD700;
  LUT4 n190_s24 (
    .F(n190_28),
    .I0(counter[3]),
    .I1(n190_933),
    .I2(n190_65),
    .I3(n191_1157) 
);
defparam n190_s24.INIT=16'h004F;
  LUT4 n190_s25 (
    .F(n190_29),
    .I0(counter[4]),
    .I1(n190_66),
    .I2(n190_67),
    .I3(n191_1157) 
);
defparam n190_s25.INIT=16'h001F;
  LUT4 n190_s26 (
    .F(n190_30),
    .I0(n190_68),
    .I1(counter[6]),
    .I2(n190_69),
    .I3(n191_1157) 
);
defparam n190_s26.INIT=16'hF00E;
  LUT4 n190_s27 (
    .F(n190_31),
    .I0(n191_1157),
    .I1(n190_70),
    .I2(n191_26),
    .I3(n190_29) 
);
defparam n190_s27.INIT=16'h000B;
  LUT4 n190_s28 (
    .F(n190_32),
    .I0(n190_68),
    .I1(counter[6]),
    .I2(n190_71),
    .I3(n190_72) 
);
defparam n190_s28.INIT=16'h4300;
  LUT4 n190_s29 (
    .F(n190_33),
    .I0(counter[10]),
    .I1(n190_73),
    .I2(n190_1169),
    .I3(n190_1189) 
);
defparam n190_s29.INIT=16'h00D4;
  LUT4 n190_s30 (
    .F(n190_34),
    .I0(counter[7]),
    .I1(n190_76),
    .I2(n190_1143),
    .I3(n190_72) 
);
defparam n190_s30.INIT=16'hF100;
  LUT4 n190_s31 (
    .F(n190_35),
    .I0(n191_1119),
    .I1(counter[11]),
    .I2(n190_78),
    .I3(n190_39) 
);
defparam n190_s31.INIT=16'hD000;
  LUT2 n190_s32 (
    .F(n190_36),
    .I0(n190_79),
    .I1(counter[15]) 
);
defparam n190_s32.INIT=4'h4;
  LUT4 n190_s33 (
    .F(n190_37),
    .I0(counter[15]),
    .I1(n191_1157),
    .I2(n191_75),
    .I3(n190_80) 
);
defparam n190_s33.INIT=16'h00EF;
  LUT3 n190_s35 (
    .F(n190_39),
    .I0(n191_1127),
    .I1(counter[14]),
    .I2(n190_37) 
);
defparam n190_s35.INIT=8'hD0;
  LUT3 n190_s38 (
    .F(n190_42),
    .I0(n191_39),
    .I1(counter[18]),
    .I2(n190_82) 
);
defparam n190_s38.INIT=8'hB0;
  LUT3 n190_s39 (
    .F(n190_43),
    .I0(n190_991),
    .I1(n190_84),
    .I2(n190_1187) 
);
defparam n190_s39.INIT=8'hD0;
  LUT4 n190_s40 (
    .F(n190_44),
    .I0(current_freq[5]),
    .I1(n190_86),
    .I2(n191_1157),
    .I3(n190_87) 
);
defparam n190_s40.INIT=16'h0100;
  LUT3 n190_s41 (
    .F(n190_45),
    .I0(n190_88),
    .I1(counter[20]),
    .I2(n190_89) 
);
defparam n190_s41.INIT=8'h4D;
  LUT4 n190_s42 (
    .F(n190_46),
    .I0(n191_80),
    .I1(counter[22]),
    .I2(n190_90),
    .I3(n190_91) 
);
defparam n190_s42.INIT=16'h0D00;
  LUT4 n190_s43 (
    .F(n190_47),
    .I0(counter[24]),
    .I1(n191_1113),
    .I2(n190_90),
    .I3(n190_92) 
);
defparam n190_s43.INIT=16'hDDD4;
  LUT4 n191_s46 (
    .F(n191_50),
    .I0(n191_92),
    .I1(n191_93),
    .I2(n191_94),
    .I3(current_freq[4]) 
);
defparam n191_s46.INIT=16'h0EEE;
  LUT4 n191_s47 (
    .F(n191_51),
    .I0(n191_95),
    .I1(current_freq[5]),
    .I2(n191_96),
    .I3(n191_1159) 
);
defparam n191_s47.INIT=16'h0BBB;
  LUT2 n191_s48 (
    .F(n191_52),
    .I0(current_freq[6]),
    .I1(n191_54) 
);
defparam n191_s48.INIT=4'h4;
  LUT4 n191_s49 (
    .F(n191_53),
    .I0(current_freq[5]),
    .I1(n191_95),
    .I2(current_freq[4]),
    .I3(n191_94) 
);
defparam n191_s49.INIT=16'hBBB2;
  LUT4 n191_s50 (
    .F(n191_54),
    .I0(n191_98),
    .I1(n191_99),
    .I2(current_freq[5]),
    .I3(n191_100) 
);
defparam n191_s50.INIT=16'hEB14;
  LUT3 n191_s51 (
    .F(n191_55),
    .I0(n191_101),
    .I1(current_freq[8]),
    .I2(n191_102) 
);
defparam n191_s51.INIT=8'h0B;
  LUT4 n191_s52 (
    .F(n191_56),
    .I0(n191_103),
    .I1(n191_98),
    .I2(counter[1]),
    .I3(n190_53) 
);
defparam n191_s52.INIT=16'h2400;
  LUT4 n191_s53 (
    .F(n191_57),
    .I0(n191_104),
    .I1(current_freq[8]),
    .I2(n191_101),
    .I3(n191_102) 
);
defparam n191_s53.INIT=16'h00B2;
  LUT3 n191_s54 (
    .F(n191_58),
    .I0(n191_105),
    .I1(n191_106),
    .I2(n191_107) 
);
defparam n191_s54.INIT=8'h20;
  LUT3 n191_s55 (
    .F(n191_59),
    .I0(n191_108),
    .I1(n191_109),
    .I2(n191_110) 
);
defparam n191_s55.INIT=8'h10;
  LUT3 n191_s56 (
    .F(n191_60),
    .I0(counter[1]),
    .I1(n191_98),
    .I2(n190_53) 
);
defparam n191_s56.INIT=8'h60;
  LUT2 n191_s57 (
    .F(n191_61),
    .I0(counter[3]),
    .I1(n191_64) 
);
defparam n191_s57.INIT=4'h4;
  LUT4 n191_s58 (
    .F(n191_62),
    .I0(n191_111),
    .I1(counter[2]),
    .I2(counter[1]),
    .I3(n191_98) 
);
defparam n191_s58.INIT=16'hEEE0;
  LUT2 n191_s59 (
    .F(n191_63),
    .I0(counter[2]),
    .I1(n191_111) 
);
defparam n191_s59.INIT=4'h8;
  LUT4 n191_s60 (
    .F(n191_64),
    .I0(n191_112),
    .I1(n191_113),
    .I2(n191_114),
    .I3(n191_115) 
);
defparam n191_s60.INIT=16'h004F;
  LUT2 n191_s61 (
    .F(n191_65),
    .I0(n191_1157),
    .I1(n191_116) 
);
defparam n191_s61.INIT=4'h1;
  LUT4 n191_s62 (
    .F(n191_66),
    .I0(counter[6]),
    .I1(n191_117),
    .I2(counter[5]),
    .I3(n191_1131) 
);
defparam n191_s62.INIT=16'hB0BB;
  LUT2 n191_s63 (
    .F(n191_67),
    .I0(n191_1157),
    .I1(n191_119) 
);
defparam n191_s63.INIT=4'h1;
  LUT3 n191_s64 (
    .F(n191_68),
    .I0(n191_120),
    .I1(counter[8]),
    .I2(n191_121) 
);
defparam n191_s64.INIT=8'hB0;
  LUT3 n191_s65 (
    .F(n191_69),
    .I0(n191_122),
    .I1(counter[6]),
    .I2(n191_117) 
);
defparam n191_s65.INIT=8'h4D;
  LUT3 n191_s67 (
    .F(n191_71),
    .I0(n191_124),
    .I1(n191_125),
    .I2(counter[9]) 
);
defparam n191_s67.INIT=8'h4D;
  LUT4 n191_s68 (
    .F(n191_72),
    .I0(n191_126),
    .I1(n191_127),
    .I2(n191_128),
    .I3(n191_129) 
);
defparam n191_s68.INIT=16'h4F00;
  LUT2 n191_s69 (
    .F(n191_73),
    .I0(n191_130),
    .I1(n191_905) 
);
defparam n191_s69.INIT=4'h4;
  LUT4 n191_s71 (
    .F(n191_75),
    .I0(n191_134),
    .I1(n191_135),
    .I2(n191_959),
    .I3(n191_961) 
);
defparam n191_s71.INIT=16'h004F;
  LUT4 n191_s73 (
    .F(n191_77),
    .I0(n191_140),
    .I1(current_freq[0]),
    .I2(n191_141),
    .I3(current_freq[3]) 
);
defparam n191_s73.INIT=16'hB400;
  LUT2 n191_s75 (
    .F(n191_79),
    .I0(n190_44),
    .I1(counter[20]) 
);
defparam n191_s75.INIT=4'h4;
  LUT2 n191_s76 (
    .F(n191_80),
    .I0(n191_140),
    .I1(n191_1157) 
);
defparam n191_s76.INIT=4'h1;
  LUT4 n191_s77 (
    .F(n191_81),
    .I0(n190_89),
    .I1(counter[19]),
    .I2(counter[22]),
    .I3(n191_1081) 
);
defparam n191_s77.INIT=16'hB00B;
  LUT4 n191_s78 (
    .F(n191_82),
    .I0(counter[15]),
    .I1(n190_1145),
    .I2(n190_79),
    .I3(counter[14]) 
);
defparam n191_s78.INIT=16'hD4DD;
  LUT2 n191_s79 (
    .F(n191_83),
    .I0(current_freq[0]),
    .I1(current_freq[2]) 
);
defparam n191_s79.INIT=4'h1;
  LUT4 n191_s80 (
    .F(n191_84),
    .I0(current_freq[3]),
    .I1(current_freq[4]),
    .I2(current_freq[7]),
    .I3(current_freq[8]) 
);
defparam n191_s80.INIT=16'h0001;
  LUT3 n191_s81 (
    .F(n191_85),
    .I0(n191_144),
    .I1(n191_145),
    .I2(n191_1081) 
);
defparam n191_s81.INIT=8'h60;
  LUT4 n191_s82 (
    .F(n191_86),
    .I0(n191_146),
    .I1(current_freq[4]),
    .I2(n191_147),
    .I3(n191_148) 
);
defparam n191_s82.INIT=16'h2BBB;
  LUT3 n191_s83 (
    .F(n191_87),
    .I0(n191_149),
    .I1(n191_150),
    .I2(current_freq[6]) 
);
defparam n191_s83.INIT=8'h76;
  LUT4 n191_s84 (
    .F(n191_88),
    .I0(n191_151),
    .I1(n191_899),
    .I2(current_freq[9]),
    .I3(current_freq[8]) 
);
defparam n191_s84.INIT=16'h000E;
  LUT4 n191_s85 (
    .F(n191_89),
    .I0(counter[20]),
    .I1(n190_44),
    .I2(counter[19]),
    .I3(n190_89) 
);
defparam n191_s85.INIT=16'hB0BB;
  LUT2 n191_s86 (
    .F(n191_90),
    .I0(current_freq[1]),
    .I1(current_freq[2]) 
);
defparam n191_s86.INIT=4'h8;
  LUT2 n191_s87 (
    .F(n191_91),
    .I0(counter[23]),
    .I1(n191_1113) 
);
defparam n191_s87.INIT=4'h4;
  LUT3 n190_s44 (
    .F(n190_48),
    .I0(current_freq[9]),
    .I1(n190_61),
    .I2(n190_62) 
);
defparam n190_s44.INIT=8'h41;
  LUT4 n190_s46 (
    .F(n190_50),
    .I0(n190_95),
    .I1(n190_96),
    .I2(n190_937),
    .I3(n190_98) 
);
defparam n190_s46.INIT=16'hFEA8;
  LUT4 n190_s47 (
    .F(n190_51),
    .I0(n190_52),
    .I1(n190_99),
    .I2(n190_937),
    .I3(n190_100) 
);
defparam n190_s47.INIT=16'hBF00;
  LUT2 n190_s48 (
    .F(n190_52),
    .I0(n190_101),
    .I1(n190_102) 
);
defparam n190_s48.INIT=4'h4;
  LUT2 n190_s49 (
    .F(n190_53),
    .I0(counter[0]),
    .I1(n191_1157) 
);
defparam n190_s49.INIT=4'h1;
  LUT4 n190_s50 (
    .F(n190_54),
    .I0(current_freq[3]),
    .I1(n190_103),
    .I2(n190_104),
    .I3(n190_105) 
);
defparam n190_s50.INIT=16'h7177;
  LUT4 n190_s51 (
    .F(n190_55),
    .I0(n190_106),
    .I1(current_freq[5]),
    .I2(n190_107),
    .I3(current_freq[4]) 
);
defparam n190_s51.INIT=16'h0777;
  LUT2 n190_s52 (
    .F(n190_56),
    .I0(current_freq[6]),
    .I1(n190_108) 
);
defparam n190_s52.INIT=4'h4;
  LUT4 n190_s53 (
    .F(n190_57),
    .I0(current_freq[5]),
    .I1(current_freq[4]),
    .I2(n190_106),
    .I3(n190_107) 
);
defparam n190_s53.INIT=16'hFAE8;
  LUT4 n190_s54 (
    .F(n190_58),
    .I0(n190_52),
    .I1(n190_109),
    .I2(current_freq[6]),
    .I3(n190_110) 
);
defparam n190_s54.INIT=16'hBE41;
  LUT4 n190_s55 (
    .F(n190_59),
    .I0(n190_60),
    .I1(current_freq[8]),
    .I2(current_freq[6]),
    .I3(n190_108) 
);
defparam n190_s55.INIT=16'h7707;
  LUT4 n190_s56 (
    .F(n190_60),
    .I0(n190_101),
    .I1(n190_102),
    .I2(n190_111),
    .I3(n190_112) 
);
defparam n190_s56.INIT=16'h0BF4;
  LUT4 n190_s57 (
    .F(n190_61),
    .I0(n190_1105),
    .I1(n190_1181),
    .I2(current_freq[7]),
    .I3(n190_115) 
);
defparam n190_s57.INIT=16'hEB14;
  LUT4 n190_s58 (
    .F(n190_62),
    .I0(n190_101),
    .I1(n190_102),
    .I2(n190_116),
    .I3(current_freq[8]) 
);
defparam n190_s58.INIT=16'hB00B;
  LUT4 n190_s59 (
    .F(n190_63),
    .I0(n190_101),
    .I1(counter[1]),
    .I2(n190_102),
    .I3(n190_53) 
);
defparam n190_s59.INIT=16'hBF00;
  LUT4 n190_s61 (
    .F(n190_65),
    .I0(n190_1105),
    .I1(counter[2]),
    .I2(counter[1]),
    .I3(n190_52) 
);
defparam n190_s61.INIT=16'hEEE0;
  LUT3 n190_s62 (
    .F(n190_66),
    .I0(n190_995),
    .I1(n190_121),
    .I2(n190_122) 
);
defparam n190_s62.INIT=8'hD0;
  LUT4 n190_s63 (
    .F(n190_67),
    .I0(n190_68),
    .I1(counter[6]),
    .I2(counter[5]),
    .I3(n190_123) 
);
defparam n190_s63.INIT=16'hEEE0;
  LUT4 n190_s64 (
    .F(n190_68),
    .I0(n190_124),
    .I1(n190_125),
    .I2(n190_126),
    .I3(n190_127) 
);
defparam n190_s64.INIT=16'h4F00;
  LUT4 n190_s65 (
    .F(n190_69),
    .I0(n190_123),
    .I1(counter[5]),
    .I2(n190_128),
    .I3(n191_1157) 
);
defparam n190_s65.INIT=16'hFC17;
  LUT4 n190_s66 (
    .F(n190_70),
    .I0(counter[3]),
    .I1(n190_933),
    .I2(counter[2]),
    .I3(n190_1105) 
);
defparam n190_s66.INIT=16'h4DDD;
  LUT4 n190_s67 (
    .F(n190_71),
    .I0(n190_76),
    .I1(n191_1157),
    .I2(counter[7]),
    .I3(counter[6]) 
);
defparam n190_s67.INIT=16'h13E0;
  LUT4 n190_s68 (
    .F(n190_72),
    .I0(n191_125),
    .I1(counter[10]),
    .I2(n190_1189),
    .I3(n190_129) 
);
defparam n190_s68.INIT=16'h0B00;
  LUT4 n190_s69 (
    .F(n190_73),
    .I0(n190_130),
    .I1(n190_131),
    .I2(n190_132),
    .I3(n190_133) 
);
defparam n190_s69.INIT=16'h4F00;
  LUT4 n190_s72 (
    .F(n190_76),
    .I0(n190_997),
    .I1(n190_136),
    .I2(n190_137),
    .I3(n190_138) 
);
defparam n190_s72.INIT=16'h8F00;
  LUT4 n190_s74 (
    .F(n190_78),
    .I0(counter[13]),
    .I1(n191_34),
    .I2(counter[12]),
    .I3(n191_31) 
);
defparam n190_s74.INIT=16'hB0BB;
  LUT2 n190_s75 (
    .F(n190_79),
    .I0(n191_1157),
    .I1(n191_75) 
);
defparam n190_s75.INIT=4'h4;
  LUT2 n190_s76 (
    .F(n190_80),
    .I0(counter[16]),
    .I1(n190_1145) 
);
defparam n190_s76.INIT=4'h4;
  LUT3 n190_s77 (
    .F(n190_81),
    .I0(n190_140),
    .I1(n190_141),
    .I2(n190_142) 
);
defparam n190_s77.INIT=8'h0D;
  LUT4 n190_s78 (
    .F(n190_82),
    .I0(n190_44),
    .I1(counter[21]),
    .I2(n190_89),
    .I3(counter[20]) 
);
defparam n190_s78.INIT=16'hB0BB;
  LUT4 n190_s80 (
    .F(n190_84),
    .I0(n190_145),
    .I1(n190_146),
    .I2(n190_147),
    .I3(n190_148) 
);
defparam n190_s80.INIT=16'h30B0;
  LUT4 n190_s82 (
    .F(n190_86),
    .I0(n190_150),
    .I1(n190_151),
    .I2(n191_84),
    .I3(n190_152) 
);
defparam n190_s82.INIT=16'hDC0C;
  LUT4 n190_s83 (
    .F(n190_87),
    .I0(current_freq[6]),
    .I1(current_freq[7]),
    .I2(current_freq[8]),
    .I3(current_freq[9]) 
);
defparam n190_s83.INIT=16'h0001;
  LUT3 n190_s84 (
    .F(n190_88),
    .I0(counter[19]),
    .I1(n191_1157),
    .I2(n191_37) 
);
defparam n190_s84.INIT=8'h10;
  LUT3 n190_s85 (
    .F(n190_89),
    .I0(n190_153),
    .I1(n191_1157),
    .I2(n190_87) 
);
defparam n190_s85.INIT=8'h10;
  LUT2 n190_s86 (
    .F(n190_90),
    .I0(counter[23]),
    .I1(n191_1081) 
);
defparam n190_s86.INIT=4'h4;
  LUT4 n190_s87 (
    .F(n190_91),
    .I0(counter[25]),
    .I1(n191_47),
    .I2(counter[24]),
    .I3(n191_1113) 
);
defparam n190_s87.INIT=16'hB0BB;
  LUT4 n190_s88 (
    .F(n190_92),
    .I0(n191_1081),
    .I1(counter[23]),
    .I2(n191_80),
    .I3(counter[22]) 
);
defparam n190_s88.INIT=16'hB0BB;
  LUT4 n191_s88 (
    .F(n191_92),
    .I0(n191_153),
    .I1(n191_1167),
    .I2(current_freq[3]),
    .I3(n191_98) 
);
defparam n191_s88.INIT=16'h0C0A;
  LUT2 n191_s89 (
    .F(n191_93),
    .I0(n191_156),
    .I1(n191_157) 
);
defparam n191_s89.INIT=4'h9;
  LUT4 n191_s90 (
    .F(n191_94),
    .I0(n191_98),
    .I1(current_freq[3]),
    .I2(n191_158),
    .I3(n191_159) 
);
defparam n191_s90.INIT=16'hBE41;
  LUT4 n191_s91 (
    .F(n191_95),
    .I0(n191_98),
    .I1(current_freq[4]),
    .I2(n191_160),
    .I3(n191_161) 
);
defparam n191_s91.INIT=16'hBE41;
  LUT4 n191_s92 (
    .F(n191_96),
    .I0(n191_98),
    .I1(current_freq[0]),
    .I2(n191_162),
    .I3(n191_111) 
);
defparam n191_s92.INIT=16'hBEE3;
  LUT4 n191_s94 (
    .F(n191_98),
    .I0(n191_163),
    .I1(n191_164),
    .I2(n191_165),
    .I3(n191_166) 
);
defparam n191_s94.INIT=16'hF400;
  LUT3 n191_s95 (
    .F(n191_99),
    .I0(current_freq[4]),
    .I1(n191_161),
    .I2(n191_160) 
);
defparam n191_s95.INIT=8'h2B;
  LUT4 n191_s96 (
    .F(n191_100),
    .I0(n191_111),
    .I1(current_freq[4]),
    .I2(n191_167),
    .I3(n191_168) 
);
defparam n191_s96.INIT=16'hEB14;
  LUT4 n191_s97 (
    .F(n191_101),
    .I0(n191_98),
    .I1(n191_1027),
    .I2(current_freq[7]),
    .I3(n191_170) 
);
defparam n191_s97.INIT=16'hEB14;
  LUT4 n191_s98 (
    .F(n191_102),
    .I0(n191_98),
    .I1(n191_171),
    .I2(n191_172),
    .I3(current_freq[9]) 
);
defparam n191_s98.INIT=16'h4B00;
  LUT4 n191_s99 (
    .F(n191_103),
    .I0(n191_173),
    .I1(n191_174),
    .I2(counter[1]),
    .I3(current_freq[7]) 
);
defparam n191_s99.INIT=16'h9CF0;
  LUT4 n191_s100 (
    .F(n191_104),
    .I0(n191_98),
    .I1(n191_173),
    .I2(current_freq[7]),
    .I3(n191_174) 
);
defparam n191_s100.INIT=16'h040B;
  LUT4 n191_s101 (
    .F(n191_105),
    .I0(n191_175),
    .I1(n191_176),
    .I2(n191_177),
    .I3(n191_178) 
);
defparam n191_s101.INIT=16'hBF40;
  LUT4 n191_s102 (
    .F(n191_106),
    .I0(n191_179),
    .I1(n191_180),
    .I2(n191_1025),
    .I3(n191_182) 
);
defparam n191_s102.INIT=16'h07F0;
  LUT4 n191_s103 (
    .F(n191_107),
    .I0(n191_166),
    .I1(n191_183),
    .I2(current_freq[9]),
    .I3(n191_184) 
);
defparam n191_s103.INIT=16'h3CEB;
  LUT4 n191_s104 (
    .F(n191_108),
    .I0(n191_105),
    .I1(n191_1025),
    .I2(n191_179),
    .I3(n191_185) 
);
defparam n191_s104.INIT=16'hDF00;
  LUT4 n191_s105 (
    .F(n191_109),
    .I0(n191_186),
    .I1(n191_171),
    .I2(current_freq[9]),
    .I3(n191_172) 
);
defparam n191_s105.INIT=16'h0B04;
  LUT4 n191_s106 (
    .F(n191_110),
    .I0(n191_187),
    .I1(n191_188),
    .I2(n191_189),
    .I3(n191_190) 
);
defparam n191_s106.INIT=16'h0400;
  LUT3 n191_s107 (
    .F(n191_111),
    .I0(n191_175),
    .I1(n191_177),
    .I2(n191_191) 
);
defparam n191_s107.INIT=8'h40;
  LUT4 n191_s108 (
    .F(n191_112),
    .I0(n191_192),
    .I1(n191_193),
    .I2(n191_194),
    .I3(n191_195) 
);
defparam n191_s108.INIT=16'h4F00;
  LUT4 n191_s109 (
    .F(n191_113),
    .I0(current_freq[8]),
    .I1(n191_196),
    .I2(current_freq[7]),
    .I3(n191_197) 
);
defparam n191_s109.INIT=16'hDD0D;
  LUT4 n191_s110 (
    .F(n191_114),
    .I0(n191_198),
    .I1(n191_199),
    .I2(n191_200),
    .I3(n191_201) 
);
defparam n191_s110.INIT=16'h8000;
  LUT4 n191_s111 (
    .F(n191_115),
    .I0(n191_1157),
    .I1(n191_202),
    .I2(n191_201),
    .I3(n191_203) 
);
defparam n191_s111.INIT=16'h4000;
  LUT4 n191_s112 (
    .F(n191_116),
    .I0(n191_204),
    .I1(n191_977),
    .I2(n191_206),
    .I3(n191_1079) 
);
defparam n191_s112.INIT=16'hB000;
  LUT2 n191_s113 (
    .F(n191_117),
    .I0(n191_1157),
    .I1(n191_208) 
);
defparam n191_s113.INIT=4'h4;
  LUT4 n191_s115 (
    .F(n191_119),
    .I0(n191_210),
    .I1(n191_211),
    .I2(n191_212),
    .I3(n191_1139) 
);
defparam n191_s115.INIT=16'hF400;
  LUT2 n191_s116 (
    .F(n191_120),
    .I0(n191_1157),
    .I1(n191_983) 
);
defparam n191_s116.INIT=4'h1;
  LUT3 n191_s117 (
    .F(n191_121),
    .I0(n191_125),
    .I1(counter[9]),
    .I2(n191_215) 
);
defparam n191_s117.INIT=8'hB0;
  LUT4 n191_s118 (
    .F(n191_122),
    .I0(counter[5]),
    .I1(n191_1131),
    .I2(n191_65),
    .I3(counter[4]) 
);
defparam n191_s118.INIT=16'hD4DD;
  LUT2 n191_s119 (
    .F(n191_123),
    .I0(n191_216),
    .I1(n191_985) 
);
defparam n191_s119.INIT=4'h4;
  LUT4 n191_s120 (
    .F(n191_124),
    .I0(counter[8]),
    .I1(counter[7]),
    .I2(n191_120),
    .I3(n191_67) 
);
defparam n191_s120.INIT=16'h8EAF;
  LUT2 n191_s121 (
    .F(n191_125),
    .I0(n191_1157),
    .I1(n190_73) 
);
defparam n191_s121.INIT=4'h4;
  LUT4 n191_s122 (
    .F(n191_126),
    .I0(n191_218),
    .I1(current_freq[4]),
    .I2(n191_219),
    .I3(n191_220) 
);
defparam n191_s122.INIT=16'h002B;
  LUT4 n191_s123 (
    .F(n191_127),
    .I0(n191_221),
    .I1(current_freq[6]),
    .I2(current_freq[5]),
    .I3(n191_222) 
);
defparam n191_s123.INIT=16'hDDD0;
  LUT2 n191_s124 (
    .F(n191_128),
    .I0(n191_223),
    .I1(n191_224) 
);
defparam n191_s124.INIT=4'h8;
  LUT4 n191_s125 (
    .F(n191_129),
    .I0(n191_225),
    .I1(n191_226),
    .I2(n191_224),
    .I3(n191_227) 
);
defparam n191_s125.INIT=16'h001F;
  LUT4 n191_s126 (
    .F(n191_130),
    .I0(n191_228),
    .I1(n191_229),
    .I2(n191_230),
    .I3(n191_231) 
);
defparam n191_s126.INIT=16'h4F00;
  LUT4 n191_s128 (
    .F(n191_132),
    .I0(n191_235),
    .I1(n191_236),
    .I2(n191_237),
    .I3(n191_238) 
);
defparam n191_s128.INIT=16'h1000;
  LUT3 n191_s129 (
    .F(n191_133),
    .I0(n191_239),
    .I1(n191_238),
    .I2(n191_240) 
);
defparam n191_s129.INIT=8'hB0;
  LUT4 n191_s130 (
    .F(n191_134),
    .I0(n191_241),
    .I1(n191_242),
    .I2(n191_243),
    .I3(n191_244) 
);
defparam n191_s130.INIT=16'h0D00;
  LUT4 n191_s131 (
    .F(n191_135),
    .I0(n191_245),
    .I1(current_freq[8]),
    .I2(current_freq[7]),
    .I3(n191_246) 
);
defparam n191_s131.INIT=16'h7707;
  LUT3 n191_s134 (
    .F(n191_138),
    .I0(current_freq[7]),
    .I1(current_freq[8]),
    .I2(current_freq[9]) 
);
defparam n191_s134.INIT=8'h01;
  LUT2 n191_s135 (
    .F(n191_139),
    .I0(n190_87),
    .I1(n191_252) 
);
defparam n191_s135.INIT=4'h2;
  LUT4 n191_s136 (
    .F(n191_140),
    .I0(n191_84),
    .I1(n190_150),
    .I2(n190_87),
    .I3(n191_253) 
);
defparam n191_s136.INIT=16'h0777;
  LUT4 n191_s137 (
    .F(n191_141),
    .I0(current_freq[5]),
    .I1(n190_151),
    .I2(n190_87),
    .I3(current_freq[1]) 
);
defparam n191_s137.INIT=16'h1000;
  LUT4 n191_s138 (
    .F(n191_142),
    .I0(current_freq[6]),
    .I1(current_freq[3]),
    .I2(current_freq[5]),
    .I3(current_freq[4]) 
);
defparam n191_s138.INIT=16'h5C00;
  LUT2 n191_s139 (
    .F(n191_143),
    .I0(current_freq[4]),
    .I1(current_freq[5]) 
);
defparam n191_s139.INIT=4'h1;
  LUT4 n191_s140 (
    .F(n191_144),
    .I0(n191_77),
    .I1(n191_143),
    .I2(n191_947),
    .I3(n191_1059) 
);
defparam n191_s140.INIT=16'h4F00;
  LUT3 n191_s141 (
    .F(n191_145),
    .I0(n190_153),
    .I1(n190_87),
    .I2(current_freq[0]) 
);
defparam n191_s141.INIT=8'h40;
  LUT3 n191_s142 (
    .F(n191_146),
    .I0(n190_153),
    .I1(n191_256),
    .I2(n191_257) 
);
defparam n191_s142.INIT=8'h9C;
  LUT4 n191_s143 (
    .F(n191_147),
    .I0(n190_150),
    .I1(n191_84),
    .I2(current_freq[3]),
    .I3(n190_152) 
);
defparam n191_s143.INIT=16'hF400;
  LUT4 n191_s144 (
    .F(n191_148),
    .I0(n191_258),
    .I1(n191_949),
    .I2(current_freq[0]),
    .I3(current_freq[1]) 
);
defparam n191_s144.INIT=16'hF0E0;
  LUT4 n191_s145 (
    .F(n191_149),
    .I0(n191_1107),
    .I1(n190_87),
    .I2(n191_256),
    .I3(current_freq[3]) 
);
defparam n191_s145.INIT=16'h4F00;
  LUT4 n191_s146 (
    .F(n191_150),
    .I0(current_freq[4]),
    .I1(current_freq[2]),
    .I2(current_freq[5]),
    .I3(current_freq[3]) 
);
defparam n191_s146.INIT=16'h0E00;
  LUT3 n191_s147 (
    .F(n191_151),
    .I0(n191_260),
    .I1(current_freq[5]),
    .I2(current_freq[6]) 
);
defparam n191_s147.INIT=8'h0B;
  LUT4 n190_s89 (
    .F(n190_93),
    .I0(n190_154),
    .I1(n190_155),
    .I2(n190_156),
    .I3(current_freq[9]) 
);
defparam n190_s89.INIT=16'hFA03;
  LUT4 n190_s90 (
    .F(n190_94),
    .I0(n190_1105),
    .I1(n190_157),
    .I2(current_freq[8]),
    .I3(n190_158) 
);
defparam n190_s90.INIT=16'hBE41;
  LUT3 n190_s91 (
    .F(n190_95),
    .I0(n190_159),
    .I1(n190_98),
    .I2(n190_99) 
);
defparam n190_s91.INIT=8'hE0;
  LUT4 n190_s92 (
    .F(n190_96),
    .I0(n190_1105),
    .I1(n190_160),
    .I2(n190_158),
    .I3(current_freq[9]) 
);
defparam n190_s92.INIT=16'hE100;
  LUT4 n190_s94 (
    .F(n190_98),
    .I0(n190_1107),
    .I1(n190_163),
    .I2(n191_1157),
    .I3(n190_164) 
);
defparam n190_s94.INIT=16'hBF40;
  LUT4 n190_s95 (
    .F(n190_99),
    .I0(n190_165),
    .I1(n190_166),
    .I2(n190_167),
    .I3(current_freq[9]) 
);
defparam n190_s95.INIT=16'hCBBC;
  LUT4 n190_s96 (
    .F(n190_100),
    .I0(n191_1157),
    .I1(n190_168),
    .I2(n190_169),
    .I3(n190_170) 
);
defparam n190_s96.INIT=16'h4000;
  LUT4 n190_s97 (
    .F(n190_101),
    .I0(n190_96),
    .I1(n190_171),
    .I2(n190_172),
    .I3(n190_173) 
);
defparam n190_s97.INIT=16'h1000;
  LUT4 n190_s98 (
    .F(n190_102),
    .I0(n190_174),
    .I1(n190_175),
    .I2(n190_176),
    .I3(n190_177) 
);
defparam n190_s98.INIT=16'h00B0;
  LUT4 n190_s99 (
    .F(n190_103),
    .I0(n190_154),
    .I1(n190_935),
    .I2(n190_179),
    .I3(n190_180) 
);
defparam n190_s99.INIT=16'h4FB0;
  LUT4 n190_s100 (
    .F(n190_104),
    .I0(n190_935),
    .I1(n190_154),
    .I2(n190_181),
    .I3(n190_1183) 
);
defparam n190_s100.INIT=16'h0D00;
  LUT4 n190_s101 (
    .F(n190_105),
    .I0(n190_101),
    .I1(n190_102),
    .I2(n190_1085),
    .I3(n191_1115) 
);
defparam n190_s101.INIT=16'h00BF;
  LUT4 n190_s102 (
    .F(n190_106),
    .I0(n190_154),
    .I1(n190_935),
    .I2(n190_184),
    .I3(n190_185) 
);
defparam n190_s102.INIT=16'h4FB0;
  LUT4 n190_s103 (
    .F(n190_107),
    .I0(n190_154),
    .I1(n190_935),
    .I2(n190_186),
    .I3(n190_187) 
);
defparam n190_s103.INIT=16'hB04F;
  LUT4 n190_s104 (
    .F(n190_108),
    .I0(n190_101),
    .I1(n190_102),
    .I2(n190_188),
    .I3(n190_189) 
);
defparam n190_s104.INIT=16'h0BF4;
  LUT2 n190_s105 (
    .F(n190_109),
    .I0(n190_190),
    .I1(n190_171) 
);
defparam n190_s105.INIT=4'h1;
  LUT4 n190_s106 (
    .F(n190_110),
    .I0(n190_1105),
    .I1(n190_945),
    .I2(current_freq[5]),
    .I3(n190_192) 
);
defparam n190_s106.INIT=16'hEB14;
  LUT4 n190_s107 (
    .F(n190_111),
    .I0(n190_172),
    .I1(n190_171),
    .I2(n190_193),
    .I3(current_freq[7]) 
);
defparam n190_s107.INIT=16'h0DF2;
  LUT3 n190_s108 (
    .F(n190_112),
    .I0(n190_1105),
    .I1(n190_949),
    .I2(n190_195) 
);
defparam n190_s108.INIT=8'h4B;
  LUT4 n190_s111 (
    .F(n190_115),
    .I0(n190_933),
    .I1(n190_953),
    .I2(current_freq[6]),
    .I3(n190_201) 
);
defparam n190_s111.INIT=16'h7D82;
  LUT4 n190_s112 (
    .F(n190_116),
    .I0(n190_202),
    .I1(n190_203),
    .I2(n190_204),
    .I3(n190_205) 
);
defparam n190_s112.INIT=16'h000D;
  LUT3 n190_s113 (
    .F(n190_117),
    .I0(n190_206),
    .I1(n190_207),
    .I2(n190_208) 
);
defparam n190_s113.INIT=8'h40;
  LUT4 n190_s114 (
    .F(n190_118),
    .I0(n190_209),
    .I1(n190_210),
    .I2(n190_211),
    .I3(n190_212) 
);
defparam n190_s114.INIT=16'hD000;
  LUT2 n190_s115 (
    .F(n190_119),
    .I0(n190_208),
    .I1(n190_213) 
);
defparam n190_s115.INIT=4'h8;
  LUT4 n190_s117 (
    .F(n190_121),
    .I0(n190_217),
    .I1(n190_218),
    .I2(n190_215),
    .I3(n190_219) 
);
defparam n190_s117.INIT=16'hD000;
  LUT4 n190_s118 (
    .F(n190_122),
    .I0(n190_220),
    .I1(n190_221),
    .I2(n190_503),
    .I3(n190_1055) 
);
defparam n190_s118.INIT=16'h1000;
  LUT4 n190_s119 (
    .F(n190_123),
    .I0(n190_224),
    .I1(n190_225),
    .I2(n190_1103),
    .I3(n190_227) 
);
defparam n190_s119.INIT=16'h4F00;
  LUT4 n190_s120 (
    .F(n190_124),
    .I0(n190_228),
    .I1(n190_229),
    .I2(n190_230),
    .I3(n190_231) 
);
defparam n190_s120.INIT=16'h4F00;
  LUT4 n190_s121 (
    .F(n190_125),
    .I0(current_freq[8]),
    .I1(n190_232),
    .I2(current_freq[7]),
    .I3(n190_233) 
);
defparam n190_s121.INIT=16'hB0BB;
  LUT4 n190_s122 (
    .F(n190_126),
    .I0(n190_234),
    .I1(current_freq[9]),
    .I2(current_freq[8]),
    .I3(n190_232) 
);
defparam n190_s122.INIT=16'hBB0B;
  LUT4 n190_s123 (
    .F(n190_127),
    .I0(n190_234),
    .I1(current_freq[9]),
    .I2(n190_235),
    .I3(n190_236) 
);
defparam n190_s123.INIT=16'hD000;
  LUT3 n190_s124 (
    .F(n190_128),
    .I0(n190_66),
    .I1(n191_1157),
    .I2(counter[4]) 
);
defparam n190_s124.INIT=8'hE0;
  LUT4 n190_s125 (
    .F(n190_129),
    .I0(n190_139),
    .I1(counter[9]),
    .I2(n190_237),
    .I3(counter[8]) 
);
defparam n190_s125.INIT=16'h143F;
  LUT4 n190_s126 (
    .F(n190_130),
    .I0(current_freq[4]),
    .I1(n190_238),
    .I2(n190_239),
    .I3(n190_240) 
);
defparam n190_s126.INIT=16'h2B00;
  LUT4 n190_s127 (
    .F(n190_131),
    .I0(current_freq[6]),
    .I1(n190_241),
    .I2(n190_242),
    .I3(n190_243) 
);
defparam n190_s127.INIT=16'h004D;
  LUT4 n190_s128 (
    .F(n190_132),
    .I0(n190_244),
    .I1(n190_245),
    .I2(n190_246),
    .I3(n190_247) 
);
defparam n190_s128.INIT=16'h0001;
  LUT4 n190_s129 (
    .F(n190_133),
    .I0(n190_248),
    .I1(n190_249),
    .I2(current_freq[9]),
    .I3(n190_250) 
);
defparam n190_s129.INIT=16'h1FF7;
  LUT3 n190_s130 (
    .F(n190_134),
    .I0(n190_251),
    .I1(n190_252),
    .I2(n190_253) 
);
defparam n190_s130.INIT=8'hD0;
  LUT4 n190_s132 (
    .F(n190_136),
    .I0(n190_257),
    .I1(n190_258),
    .I2(n190_259),
    .I3(n190_260) 
);
defparam n190_s132.INIT=16'h000D;
  LUT4 n190_s133 (
    .F(n190_137),
    .I0(n190_1141),
    .I1(n190_262),
    .I2(n190_263),
    .I3(current_freq[9]) 
);
defparam n190_s133.INIT=16'h0ACF;
  LUT4 n190_s134 (
    .F(n190_138),
    .I0(n190_139),
    .I1(n190_264),
    .I2(n191_1157),
    .I3(n190_265) 
);
defparam n190_s134.INIT=16'h040B;
  LUT2 n190_s135 (
    .F(n190_139),
    .I0(n190_266),
    .I1(n190_267) 
);
defparam n190_s135.INIT=4'h4;
  LUT4 n190_s136 (
    .F(n190_140),
    .I0(n190_268),
    .I1(current_freq[6]),
    .I2(n190_269),
    .I3(n190_270) 
);
defparam n190_s136.INIT=16'h0D00;
  LUT4 n190_s137 (
    .F(n190_141),
    .I0(n190_271),
    .I1(n190_272),
    .I2(n190_273),
    .I3(n190_274) 
);
defparam n190_s137.INIT=16'h000D;
  LUT4 n190_s138 (
    .F(n190_142),
    .I0(n190_270),
    .I1(n190_275),
    .I2(n190_276),
    .I3(n190_277) 
);
defparam n190_s138.INIT=16'h008F;
  LUT3 n190_s139 (
    .F(n190_143),
    .I0(current_freq[7]),
    .I1(current_freq[8]),
    .I2(n191_43) 
);
defparam n190_s139.INIT=8'h02;
  LUT4 n190_s140 (
    .F(n190_144),
    .I0(current_freq[6]),
    .I1(n190_278),
    .I2(n190_279),
    .I3(n191_43) 
);
defparam n190_s140.INIT=16'h14AF;
  LUT2 n190_s141 (
    .F(n190_145),
    .I0(current_freq[4]),
    .I1(n190_280) 
);
defparam n190_s141.INIT=4'h9;
  LUT4 n190_s142 (
    .F(n190_146),
    .I0(current_freq[5]),
    .I1(n190_281),
    .I2(current_freq[4]),
    .I3(n190_280) 
);
defparam n190_s142.INIT=16'hB0BB;
  LUT4 n190_s143 (
    .F(n190_147),
    .I0(n190_279),
    .I1(current_freq[6]),
    .I2(current_freq[5]),
    .I3(n190_281) 
);
defparam n190_s143.INIT=16'hBB0B;
  LUT4 n190_s144 (
    .F(n190_148),
    .I0(current_freq[3]),
    .I1(n190_282),
    .I2(n190_283),
    .I3(n190_284) 
);
defparam n190_s144.INIT=16'hE8FA;
  LUT4 n190_s146 (
    .F(n190_150),
    .I0(current_freq[5]),
    .I1(current_freq[6]),
    .I2(current_freq[9]),
    .I3(current_freq[1]) 
);
defparam n190_s146.INIT=16'h0100;
  LUT3 n190_s147 (
    .F(n190_151),
    .I0(current_freq[4]),
    .I1(current_freq[2]),
    .I2(current_freq[3]) 
);
defparam n190_s147.INIT=8'hB0;
  LUT2 n190_s148 (
    .F(n190_152),
    .I0(current_freq[0]),
    .I1(current_freq[2]) 
);
defparam n190_s148.INIT=4'h8;
  LUT4 n190_s149 (
    .F(n190_153),
    .I0(n191_140),
    .I1(n190_285),
    .I2(n190_286),
    .I3(n191_150) 
);
defparam n190_s149.INIT=16'h004F;
  LUT3 n191_s149 (
    .F(n191_153),
    .I0(current_freq[2]),
    .I1(current_freq[1]),
    .I2(n191_262) 
);
defparam n191_s149.INIT=8'h35;
  LUT4 n191_s152 (
    .F(n191_156),
    .I0(n191_64),
    .I1(current_freq[1]),
    .I2(current_freq[0]),
    .I3(n191_111) 
);
defparam n191_s152.INIT=16'h5F63;
  LUT4 n191_s153 (
    .F(n191_157),
    .I0(n191_163),
    .I1(n191_166),
    .I2(n191_164),
    .I3(n191_264) 
);
defparam n191_s153.INIT=16'hBF00;
  LUT4 n191_s154 (
    .F(n191_158),
    .I0(n191_265),
    .I1(n191_266),
    .I2(n191_111),
    .I3(n191_913) 
);
defparam n191_s154.INIT=16'h001F;
  LUT4 n191_s155 (
    .F(n191_159),
    .I0(n191_111),
    .I1(n191_969),
    .I2(current_freq[2]),
    .I3(n191_269) 
);
defparam n191_s155.INIT=16'hBE41;
  LUT3 n191_s156 (
    .F(n191_160),
    .I0(current_freq[3]),
    .I1(n191_159),
    .I2(n191_158) 
);
defparam n191_s156.INIT=8'h71;
  LUT4 n191_s157 (
    .F(n191_161),
    .I0(n191_111),
    .I1(current_freq[3]),
    .I2(n191_270),
    .I3(n191_271) 
);
defparam n191_s157.INIT=16'hEB14;
  LUT4 n191_s158 (
    .F(n191_162),
    .I0(current_freq[1]),
    .I1(current_freq[2]),
    .I2(current_freq[0]),
    .I3(n191_111) 
);
defparam n191_s158.INIT=16'h5CC3;
  LUT4 n191_s159 (
    .F(n191_163),
    .I0(n191_272),
    .I1(n191_273),
    .I2(n191_274),
    .I3(n191_275) 
);
defparam n191_s159.INIT=16'h0D00;
  LUT4 n191_s160 (
    .F(n191_164),
    .I0(current_freq[9]),
    .I1(n191_184),
    .I2(current_freq[8]),
    .I3(n191_172) 
);
defparam n191_s160.INIT=16'hB0BB;
  LUT2 n191_s161 (
    .F(n191_165),
    .I0(current_freq[9]),
    .I1(n191_184) 
);
defparam n191_s161.INIT=4'h2;
  LUT4 n191_s162 (
    .F(n191_166),
    .I0(n191_187),
    .I1(n191_276),
    .I2(n191_277),
    .I3(n191_278) 
);
defparam n191_s162.INIT=16'h4000;
  LUT3 n191_s163 (
    .F(n191_167),
    .I0(current_freq[3]),
    .I1(n191_271),
    .I2(n191_270) 
);
defparam n191_s163.INIT=8'hB2;
  LUT4 n191_s164 (
    .F(n191_168),
    .I0(n191_279),
    .I1(n191_115),
    .I2(n191_280),
    .I3(n191_281) 
);
defparam n191_s164.INIT=16'hFE01;
  LUT4 n191_s166 (
    .F(n191_170),
    .I0(n191_111),
    .I1(current_freq[6]),
    .I2(n191_283),
    .I3(n191_284) 
);
defparam n191_s166.INIT=16'hBE41;
  LUT4 n191_s167 (
    .F(n191_171),
    .I0(n191_273),
    .I1(n191_272),
    .I2(n191_285),
    .I3(current_freq[8]) 
);
defparam n191_s167.INIT=16'hB04F;
  LUT4 n191_s168 (
    .F(n191_172),
    .I0(n191_111),
    .I1(n191_286),
    .I2(current_freq[7]),
    .I3(n191_287) 
);
defparam n191_s168.INIT=16'hEB14;
  LUT2 n191_s169 (
    .F(n191_173),
    .I0(current_freq[6]),
    .I1(n191_282) 
);
defparam n191_s169.INIT=4'h9;
  LUT2 n191_s170 (
    .F(n191_174),
    .I0(n191_288),
    .I1(n191_289) 
);
defparam n191_s170.INIT=4'h6;
  LUT4 n191_s171 (
    .F(n191_175),
    .I0(n191_290),
    .I1(n191_291),
    .I2(n191_292),
    .I3(n191_293) 
);
defparam n191_s171.INIT=16'hB000;
  LUT4 n191_s172 (
    .F(n191_176),
    .I0(n191_294),
    .I1(n191_295),
    .I2(n191_296),
    .I3(n191_297) 
);
defparam n191_s172.INIT=16'h7000;
  LUT3 n191_s173 (
    .F(n191_177),
    .I0(n191_298),
    .I1(n191_293),
    .I2(n191_299) 
);
defparam n191_s173.INIT=8'hB0;
  LUT2 n191_s174 (
    .F(n191_178),
    .I0(n191_300),
    .I1(n191_301) 
);
defparam n191_s174.INIT=4'h9;
  LUT3 n191_s175 (
    .F(n191_179),
    .I0(n191_187),
    .I1(n191_278),
    .I2(n191_190) 
);
defparam n191_s175.INIT=8'h40;
  LUT4 n191_s176 (
    .F(n191_180),
    .I0(n191_175),
    .I1(n191_302),
    .I2(n191_303),
    .I3(n191_1157) 
);
defparam n191_s176.INIT=16'h004F;
  LUT3 n191_s178 (
    .F(n191_182),
    .I0(n191_191),
    .I1(n191_304),
    .I2(n191_305) 
);
defparam n191_s178.INIT=8'h3E;
  LUT3 n191_s179 (
    .F(n191_183),
    .I0(n191_172),
    .I1(current_freq[8]),
    .I2(n191_163) 
);
defparam n191_s179.INIT=8'h0D;
  LUT4 n191_s180 (
    .F(n191_184),
    .I0(n191_111),
    .I1(n191_306),
    .I2(current_freq[8]),
    .I3(n191_307) 
);
defparam n191_s180.INIT=16'hBE41;
  LUT4 n191_s181 (
    .F(n191_185),
    .I0(n191_308),
    .I1(n191_64),
    .I2(n191_309),
    .I3(n191_1157) 
);
defparam n191_s181.INIT=16'hD000;
  LUT3 n191_s182 (
    .F(n191_186),
    .I0(n191_163),
    .I1(n191_164),
    .I2(n191_166) 
);
defparam n191_s182.INIT=8'h40;
  LUT4 n191_s183 (
    .F(n191_187),
    .I0(n191_915),
    .I1(n191_311),
    .I2(n191_312),
    .I3(n191_313) 
);
defparam n191_s183.INIT=16'hC8BF;
  LUT4 n191_s184 (
    .F(n191_188),
    .I0(n191_308),
    .I1(n191_303),
    .I2(n191_309),
    .I3(n191_1157) 
);
defparam n191_s184.INIT=16'hB0BB;
  LUT4 n191_s185 (
    .F(n191_189),
    .I0(n191_175),
    .I1(n191_191),
    .I2(n191_177),
    .I3(n191_314) 
);
defparam n191_s185.INIT=16'hEF10;
  LUT3 n191_s186 (
    .F(n191_190),
    .I0(n191_315),
    .I1(n191_316),
    .I2(n191_277) 
);
defparam n191_s186.INIT=8'h60;
  LUT2 n191_s187 (
    .F(n191_191),
    .I0(n191_295),
    .I1(n191_294) 
);
defparam n191_s187.INIT=4'h8;
  LUT4 n191_s188 (
    .F(n191_192),
    .I0(n191_317),
    .I1(current_freq[4]),
    .I2(n191_318),
    .I3(n191_319) 
);
defparam n191_s188.INIT=16'h0700;
  LUT4 n191_s189 (
    .F(n191_193),
    .I0(current_freq[5]),
    .I1(n191_320),
    .I2(current_freq[4]),
    .I3(n191_317) 
);
defparam n191_s189.INIT=16'hBBB0;
  LUT4 n191_s190 (
    .F(n191_194),
    .I0(current_freq[6]),
    .I1(n191_321),
    .I2(current_freq[5]),
    .I3(n191_320) 
);
defparam n191_s190.INIT=16'hDD0D;
  LUT4 n191_s191 (
    .F(n191_195),
    .I0(current_freq[7]),
    .I1(n191_197),
    .I2(current_freq[6]),
    .I3(n191_321) 
);
defparam n191_s191.INIT=16'hB0BB;
  LUT4 n191_s192 (
    .F(n191_196),
    .I0(n191_322),
    .I1(current_freq[7]),
    .I2(n191_323),
    .I3(n191_324) 
);
defparam n191_s192.INIT=16'hEB14;
  LUT4 n191_s193 (
    .F(n191_197),
    .I0(n191_322),
    .I1(current_freq[6]),
    .I2(n191_325),
    .I3(n191_326) 
);
defparam n191_s193.INIT=16'hBE41;
  LUT3 n191_s194 (
    .F(n191_198),
    .I0(n191_327),
    .I1(n191_328),
    .I2(n191_329) 
);
defparam n191_s194.INIT=8'h40;
  LUT4 n191_s195 (
    .F(n191_199),
    .I0(n191_330),
    .I1(n191_331),
    .I2(n191_332),
    .I3(n191_333) 
);
defparam n191_s195.INIT=16'h0305;
  LUT4 n191_s196 (
    .F(n191_200),
    .I0(n191_333),
    .I1(n191_334),
    .I2(current_freq[8]),
    .I3(n191_196) 
);
defparam n191_s196.INIT=16'h7077;
  LUT4 n191_s197 (
    .F(n191_201),
    .I0(n191_335),
    .I1(n191_301),
    .I2(n191_312),
    .I3(n191_336) 
);
defparam n191_s197.INIT=16'h2000;
  LUT4 n191_s198 (
    .F(n191_202),
    .I0(n191_337),
    .I1(n191_327),
    .I2(n191_338),
    .I3(n191_339) 
);
defparam n191_s198.INIT=16'h0001;
  LUT4 n191_s199 (
    .F(n191_203),
    .I0(n191_340),
    .I1(n191_341),
    .I2(n191_342),
    .I3(n191_1045) 
);
defparam n191_s199.INIT=16'h0100;
  LUT4 n191_s200 (
    .F(n191_204),
    .I0(n191_344),
    .I1(n191_345),
    .I2(n191_346),
    .I3(n191_347) 
);
defparam n191_s200.INIT=16'h0700;
  LUT2 n191_s202 (
    .F(n191_206),
    .I0(n191_350),
    .I1(n191_351) 
);
defparam n191_s202.INIT=4'h2;
  LUT4 n191_s204 (
    .F(n191_208),
    .I0(n191_354),
    .I1(n191_355),
    .I2(n191_356),
    .I3(n191_357) 
);
defparam n191_s204.INIT=16'h004F;
  LUT3 n191_s205 (
    .F(n191_209),
    .I0(n191_358),
    .I1(n191_359),
    .I2(n191_360) 
);
defparam n191_s205.INIT=8'hD0;
  LUT4 n191_s206 (
    .F(n191_210),
    .I0(current_freq[5]),
    .I1(n191_361),
    .I2(n191_362),
    .I3(n191_363) 
);
defparam n191_s206.INIT=16'h004D;
  LUT4 n191_s207 (
    .F(n191_211),
    .I0(current_freq[6]),
    .I1(n191_364),
    .I2(n191_365),
    .I3(n191_366) 
);
defparam n191_s207.INIT=16'h00EB;
  LUT3 n191_s208 (
    .F(n191_212),
    .I0(n191_367),
    .I1(current_freq[9]),
    .I2(n191_368) 
);
defparam n191_s208.INIT=8'h4D;
  LUT4 n191_s211 (
    .F(n191_215),
    .I0(n191_31),
    .I1(counter[11]),
    .I2(n191_1119),
    .I3(counter[10]) 
);
defparam n191_s211.INIT=16'hB0BB;
  LUT4 n191_s212 (
    .F(n191_216),
    .I0(n191_372),
    .I1(n191_373),
    .I2(n191_374),
    .I3(n191_375) 
);
defparam n191_s212.INIT=16'h0100;
  LUT3 n191_s214 (
    .F(n191_218),
    .I0(current_freq[3]),
    .I1(n191_378),
    .I2(n191_379) 
);
defparam n191_s214.INIT=8'hD4;
  LUT4 n191_s215 (
    .F(n191_219),
    .I0(n191_1125),
    .I1(n191_381),
    .I2(n191_1109),
    .I3(n191_382) 
);
defparam n191_s215.INIT=16'hF700;
  LUT4 n191_s216 (
    .F(n191_220),
    .I0(n191_383),
    .I1(n191_384),
    .I2(n191_385),
    .I3(current_freq[5]) 
);
defparam n191_s216.INIT=16'h0D00;
  LUT4 n191_s217 (
    .F(n191_221),
    .I0(n191_132),
    .I1(n191_133),
    .I2(n191_386),
    .I3(n191_387) 
);
defparam n191_s217.INIT=16'h4FB0;
  LUT4 n191_s218 (
    .F(n191_222),
    .I0(n191_388),
    .I1(n191_389),
    .I2(n191_383),
    .I3(n191_385) 
);
defparam n191_s218.INIT=16'h004F;
  LUT4 n191_s219 (
    .F(n191_223),
    .I0(n191_390),
    .I1(current_freq[7]),
    .I2(current_freq[6]),
    .I3(n191_221) 
);
defparam n191_s219.INIT=16'h7707;
  LUT4 n191_s220 (
    .F(n191_224),
    .I0(current_freq[8]),
    .I1(n191_391),
    .I2(n191_392),
    .I3(current_freq[9]) 
);
defparam n191_s220.INIT=16'hD0DD;
  LUT2 n191_s221 (
    .F(n191_225),
    .I0(current_freq[7]),
    .I1(n191_390) 
);
defparam n191_s221.INIT=4'h1;
  LUT2 n191_s222 (
    .F(n191_226),
    .I0(current_freq[8]),
    .I1(n191_391) 
);
defparam n191_s222.INIT=4'h4;
  LUT4 n191_s223 (
    .F(n191_227),
    .I0(n191_393),
    .I1(n191_394),
    .I2(n191_395),
    .I3(n191_396) 
);
defparam n191_s223.INIT=16'h0E00;
  LUT4 n191_s224 (
    .F(n191_228),
    .I0(current_freq[3]),
    .I1(n191_397),
    .I2(n191_398),
    .I3(n191_399) 
);
defparam n191_s224.INIT=16'h00B2;
  LUT4 n191_s225 (
    .F(n191_229),
    .I0(n191_400),
    .I1(current_freq[5]),
    .I2(current_freq[4]),
    .I3(n191_401) 
);
defparam n191_s225.INIT=16'h0777;
  LUT4 n191_s226 (
    .F(n191_230),
    .I0(current_freq[6]),
    .I1(n191_402),
    .I2(current_freq[5]),
    .I3(n191_400) 
);
defparam n191_s226.INIT=16'hBBB0;
  LUT4 n191_s227 (
    .F(n191_231),
    .I0(n191_403),
    .I1(n191_404),
    .I2(n191_233),
    .I3(n191_405) 
);
defparam n191_s227.INIT=16'h0001;
  LUT4 n191_s228 (
    .F(n191_232),
    .I0(current_freq[8]),
    .I1(n191_406),
    .I2(n191_919),
    .I3(n191_408) 
);
defparam n191_s228.INIT=16'h2B00;
  LUT2 n191_s229 (
    .F(n191_233),
    .I0(n191_245),
    .I1(current_freq[9]) 
);
defparam n191_s229.INIT=4'h8;
  LUT2 n191_s231 (
    .F(n191_235),
    .I0(n191_410),
    .I1(n191_411) 
);
defparam n191_s231.INIT=4'h1;
  LUT4 n191_s232 (
    .F(n191_236),
    .I0(n191_412),
    .I1(n191_413),
    .I2(n191_410),
    .I3(n191_414) 
);
defparam n191_s232.INIT=16'h0E00;
  LUT2 n191_s233 (
    .F(n191_237),
    .I0(n191_415),
    .I1(n191_416) 
);
defparam n191_s233.INIT=4'h1;
  LUT4 n191_s234 (
    .F(n191_238),
    .I0(n191_417),
    .I1(current_freq[9]),
    .I2(current_freq[8]),
    .I3(n191_418) 
);
defparam n191_s234.INIT=16'hBB0B;
  LUT3 n191_s235 (
    .F(n191_239),
    .I0(n191_418),
    .I1(current_freq[8]),
    .I2(n191_419) 
);
defparam n191_s235.INIT=8'h0D;
  LUT4 n191_s236 (
    .F(n191_240),
    .I0(n191_420),
    .I1(n191_421),
    .I2(n191_422),
    .I3(n191_423) 
);
defparam n191_s236.INIT=16'h0010;
  LUT4 n191_s237 (
    .F(n191_241),
    .I0(n191_424),
    .I1(current_freq[4]),
    .I2(n191_425),
    .I3(n191_426) 
);
defparam n191_s237.INIT=16'h000B;
  LUT4 n191_s238 (
    .F(n191_242),
    .I0(current_freq[3]),
    .I1(n191_427),
    .I2(n191_428),
    .I3(n191_429) 
);
defparam n191_s238.INIT=16'h2BBB;
  LUT4 n191_s239 (
    .F(n191_243),
    .I0(current_freq[5]),
    .I1(n191_430),
    .I2(n191_431),
    .I3(n191_426) 
);
defparam n191_s239.INIT=16'h00D4;
  LUT4 n191_s240 (
    .F(n191_244),
    .I0(current_freq[7]),
    .I1(n191_246),
    .I2(current_freq[6]),
    .I3(n191_432) 
);
defparam n191_s240.INIT=16'hB0BB;
  LUT4 n191_s241 (
    .F(n191_245),
    .I0(n190_81),
    .I1(current_freq[7]),
    .I2(n191_433),
    .I3(n191_434) 
);
defparam n191_s241.INIT=16'h7D82;
  LUT4 n191_s242 (
    .F(n191_246),
    .I0(n190_81),
    .I1(n191_435),
    .I2(current_freq[6]),
    .I3(n190_268) 
);
defparam n191_s242.INIT=16'hD728;
  LUT2 n191_s245 (
    .F(n191_249),
    .I0(current_freq[8]),
    .I1(n191_245) 
);
defparam n191_s245.INIT=4'h1;
  LUT4 n191_s248 (
    .F(n191_252),
    .I0(current_freq[4]),
    .I1(current_freq[2]),
    .I2(current_freq[5]),
    .I3(current_freq[3]) 
);
defparam n191_s248.INIT=16'hA0F3;
  LUT3 n191_s249 (
    .F(n191_253),
    .I0(current_freq[2]),
    .I1(current_freq[4]),
    .I2(current_freq[5]) 
);
defparam n191_s249.INIT=8'h01;
  LUT3 n191_s252 (
    .F(n191_256),
    .I0(n191_140),
    .I1(current_freq[0]),
    .I2(n191_141) 
);
defparam n191_s252.INIT=8'h4B;
  LUT4 n191_s253 (
    .F(n191_257),
    .I0(n190_86),
    .I1(n191_1105),
    .I2(current_freq[2]),
    .I3(n190_87) 
);
defparam n191_s253.INIT=16'hB400;
  LUT2 n191_s254 (
    .F(n191_258),
    .I0(n191_140),
    .I1(n191_903) 
);
defparam n191_s254.INIT=4'h8;
  LUT4 n191_s256 (
    .F(n191_260),
    .I0(n191_439),
    .I1(n191_1057),
    .I2(n191_139),
    .I3(n191_441) 
);
defparam n191_s256.INIT=16'hCCC5;
  LUT4 n190_s150 (
    .F(n190_154),
    .I0(n190_202),
    .I1(n190_203),
    .I2(n190_205),
    .I3(n190_173) 
);
defparam n190_s150.INIT=16'h0D00;
  LUT4 n190_s151 (
    .F(n190_155),
    .I0(n190_171),
    .I1(n190_172),
    .I2(n190_174),
    .I3(n190_173) 
);
defparam n190_s151.INIT=16'h4F00;
  LUT4 n190_s152 (
    .F(n190_156),
    .I0(n190_1039),
    .I1(n190_1105),
    .I2(current_freq[8]),
    .I3(n190_115) 
);
defparam n190_s152.INIT=16'h020D;
  LUT2 n190_s153 (
    .F(n190_157),
    .I0(n190_288),
    .I1(n190_289) 
);
defparam n190_s153.INIT=4'h1;
  LUT4 n190_s154 (
    .F(n190_158),
    .I0(n190_933),
    .I1(n190_290),
    .I2(current_freq[7]),
    .I3(n190_291) 
);
defparam n190_s154.INIT=16'hD728;
  LUT3 n190_s155 (
    .F(n190_159),
    .I0(n190_292),
    .I1(n190_293),
    .I2(n190_294) 
);
defparam n190_s155.INIT=8'h80;
  LUT3 n190_s156 (
    .F(n190_160),
    .I0(n190_288),
    .I1(n190_289),
    .I2(current_freq[8]) 
);
defparam n190_s156.INIT=8'hE1;
  LUT4 n190_s159 (
    .F(n190_163),
    .I0(n190_941),
    .I1(n190_296),
    .I2(n190_297),
    .I3(n190_298) 
);
defparam n190_s159.INIT=16'h8000;
  LUT4 n190_s160 (
    .F(n190_164),
    .I0(n190_168),
    .I1(n190_299),
    .I2(n190_300),
    .I3(n190_301) 
);
defparam n190_s160.INIT=16'h807F;
  LUT2 n190_s161 (
    .F(n190_165),
    .I0(n190_298),
    .I1(n190_302) 
);
defparam n190_s161.INIT=4'h8;
  LUT3 n190_s162 (
    .F(n190_166),
    .I0(n190_303),
    .I1(n190_933),
    .I2(n190_304) 
);
defparam n190_s162.INIT=8'h78;
  LUT3 n190_s163 (
    .F(n190_167),
    .I0(n190_158),
    .I1(current_freq[8]),
    .I2(n190_305) 
);
defparam n190_s163.INIT=8'h0E;
  LUT4 n190_s164 (
    .F(n190_168),
    .I0(n190_306),
    .I1(n190_307),
    .I2(n190_308),
    .I3(n190_309) 
);
defparam n190_s164.INIT=16'hB2BB;
  LUT4 n190_s165 (
    .F(n190_169),
    .I0(n190_310),
    .I1(n190_311),
    .I2(n190_312),
    .I3(n190_313) 
);
defparam n190_s165.INIT=16'h6000;
  LUT2 n190_s166 (
    .F(n190_170),
    .I0(n190_314),
    .I1(n190_292) 
);
defparam n190_s166.INIT=4'h4;
  LUT4 n190_s167 (
    .F(n190_171),
    .I0(n190_315),
    .I1(n190_316),
    .I2(n190_317),
    .I3(n190_318) 
);
defparam n190_s167.INIT=16'hFE00;
  LUT3 n190_s168 (
    .F(n190_172),
    .I0(n190_110),
    .I1(current_freq[6]),
    .I2(n190_190) 
);
defparam n190_s168.INIT=8'h0B;
  LUT3 n190_s169 (
    .F(n190_173),
    .I0(n190_61),
    .I1(current_freq[8]),
    .I2(n190_204) 
);
defparam n190_s169.INIT=8'h07;
  LUT2 n190_s170 (
    .F(n190_174),
    .I0(n190_193),
    .I1(n190_319) 
);
defparam n190_s170.INIT=4'h1;
  LUT4 n190_s171 (
    .F(n190_175),
    .I0(n190_61),
    .I1(current_freq[8]),
    .I2(n190_204),
    .I3(n190_96) 
);
defparam n190_s171.INIT=16'h0007;
  LUT4 n190_s172 (
    .F(n190_176),
    .I0(n191_1157),
    .I1(n190_292),
    .I2(n190_1001),
    .I3(n190_99) 
);
defparam n190_s172.INIT=16'h4000;
  LUT3 n190_s173 (
    .F(n190_177),
    .I0(current_freq[9]),
    .I1(n190_94),
    .I2(n190_156) 
);
defparam n190_s173.INIT=8'h71;
  LUT4 n190_s175 (
    .F(n190_179),
    .I0(current_freq[1]),
    .I1(n190_321),
    .I2(n190_181),
    .I3(current_freq[2]) 
);
defparam n190_s175.INIT=16'h010E;
  LUT4 n190_s176 (
    .F(n190_180),
    .I0(n190_933),
    .I1(current_freq[1]),
    .I2(current_freq[0]),
    .I3(n190_1105) 
);
defparam n190_s176.INIT=16'h5F63;
  LUT4 n190_s177 (
    .F(n190_181),
    .I0(n190_292),
    .I1(n190_322),
    .I2(n190_99),
    .I3(n190_96) 
);
defparam n190_s177.INIT=16'h8000;
  LUT3 n190_s180 (
    .F(n190_184),
    .I0(n190_181),
    .I1(current_freq[4]),
    .I2(n190_324) 
);
defparam n190_s180.INIT=8'h14;
  LUT3 n190_s181 (
    .F(n190_185),
    .I0(n190_1105),
    .I1(n190_325),
    .I2(n190_326) 
);
defparam n190_s181.INIT=8'h4B;
  LUT3 n190_s182 (
    .F(n190_186),
    .I0(n190_181),
    .I1(current_freq[3]),
    .I2(n190_327) 
);
defparam n190_s182.INIT=8'h14;
  LUT3 n190_s183 (
    .F(n190_187),
    .I0(n190_328),
    .I1(n190_329),
    .I2(n190_330) 
);
defparam n190_s183.INIT=8'h0B;
  LUT4 n190_s184 (
    .F(n190_188),
    .I0(current_freq[4]),
    .I1(n190_185),
    .I2(n190_331),
    .I3(current_freq[5]) 
);
defparam n190_s184.INIT=16'h8E71;
  LUT3 n190_s185 (
    .F(n190_189),
    .I0(n190_1105),
    .I1(n190_332),
    .I2(n190_333) 
);
defparam n190_s185.INIT=8'h4B;
  LUT4 n190_s186 (
    .F(n190_190),
    .I0(n190_1105),
    .I1(n190_332),
    .I2(n190_333),
    .I3(current_freq[5]) 
);
defparam n190_s186.INIT=16'h4B00;
  LUT4 n190_s188 (
    .F(n190_192),
    .I0(n190_118),
    .I1(n190_117),
    .I2(n190_336),
    .I3(n190_337) 
);
defparam n190_s188.INIT=16'hB04F;
  LUT4 n190_s189 (
    .F(n190_193),
    .I0(n190_1105),
    .I1(n190_943),
    .I2(current_freq[6]),
    .I3(n190_192) 
);
defparam n190_s189.INIT=16'h0E01;
  LUT4 n190_s191 (
    .F(n190_195),
    .I0(n190_118),
    .I1(n190_117),
    .I2(n190_341),
    .I3(n190_342) 
);
defparam n190_s191.INIT=16'h4FB0;
  LUT4 n190_s192 (
    .F(n190_196),
    .I0(n190_947),
    .I1(n190_340),
    .I2(n190_1035),
    .I3(n190_345) 
);
defparam n190_s192.INIT=16'hD000;
  LUT2 n190_s193 (
    .F(n190_197),
    .I0(n190_1033),
    .I1(n190_347) 
);
defparam n190_s193.INIT=4'h1;
  LUT2 n190_s194 (
    .F(n190_198),
    .I0(current_freq[6]),
    .I1(n190_195) 
);
defparam n190_s194.INIT=4'h1;
  LUT2 n190_s195 (
    .F(n190_199),
    .I0(n190_340),
    .I1(n190_947) 
);
defparam n190_s195.INIT=4'h4;
  LUT4 n190_s197 (
    .F(n190_201),
    .I0(n190_66),
    .I1(current_freq[5]),
    .I2(n190_350),
    .I3(n190_1021) 
);
defparam n190_s197.INIT=16'hBE41;
  LUT4 n190_s198 (
    .F(n190_202),
    .I0(n190_193),
    .I1(n190_352),
    .I2(n190_319),
    .I3(n190_353) 
);
defparam n190_s198.INIT=16'h0400;
  LUT3 n190_s199 (
    .F(n190_203),
    .I0(n190_315),
    .I1(n190_316),
    .I2(n190_317) 
);
defparam n190_s199.INIT=8'h01;
  LUT4 n190_s200 (
    .F(n190_204),
    .I0(n190_1105),
    .I1(n190_949),
    .I2(n190_195),
    .I3(current_freq[7]) 
);
defparam n190_s200.INIT=16'hB400;
  LUT4 n190_s201 (
    .F(n190_205),
    .I0(current_freq[6]),
    .I1(n190_110),
    .I2(n190_190),
    .I3(n190_319) 
);
defparam n190_s201.INIT=16'h00B2;
  LUT4 n190_s202 (
    .F(n190_206),
    .I0(current_freq[7]),
    .I1(n190_291),
    .I2(n190_354),
    .I3(n190_355) 
);
defparam n190_s202.INIT=16'h0071;
  LUT4 n190_s203 (
    .F(n190_207),
    .I0(current_freq[9]),
    .I1(n190_356),
    .I2(current_freq[8]),
    .I3(n190_304) 
);
defparam n190_s203.INIT=16'hBBB0;
  LUT4 n190_s204 (
    .F(n190_208),
    .I0(n190_312),
    .I1(n190_357),
    .I2(n190_358),
    .I3(n190_359) 
);
defparam n190_s204.INIT=16'h0800;
  LUT4 n190_s205 (
    .F(n190_209),
    .I0(current_freq[5]),
    .I1(n190_342),
    .I2(current_freq[4]),
    .I3(n190_337) 
);
defparam n190_s205.INIT=16'hEEE0;
  LUT4 n190_s206 (
    .F(n190_210),
    .I0(n190_360),
    .I1(n190_361),
    .I2(n190_362),
    .I3(n190_363) 
);
defparam n190_s206.INIT=16'h0007;
  LUT4 n190_s207 (
    .F(n190_211),
    .I0(n190_304),
    .I1(current_freq[8]),
    .I2(n190_291),
    .I3(current_freq[7]) 
);
defparam n190_s207.INIT=16'h0777;
  LUT4 n190_s208 (
    .F(n190_212),
    .I0(n190_201),
    .I1(current_freq[6]),
    .I2(n190_342),
    .I3(current_freq[5]) 
);
defparam n190_s208.INIT=16'h0777;
  LUT4 n190_s209 (
    .F(n190_213),
    .I0(n190_66),
    .I1(n190_364),
    .I2(n190_365),
    .I3(current_freq[9]) 
);
defparam n190_s209.INIT=16'h1E00;
  LUT2 n190_s210 (
    .F(n190_214),
    .I0(n190_366),
    .I1(n190_367) 
);
defparam n190_s210.INIT=4'h1;
  LUT4 n190_s211 (
    .F(n190_215),
    .I0(n190_365),
    .I1(current_freq[8]),
    .I2(current_freq[7]),
    .I3(n190_368) 
);
defparam n190_s211.INIT=16'hDDD0;
  LUT4 n190_s212 (
    .F(n190_216),
    .I0(current_freq[9]),
    .I1(n190_369),
    .I2(current_freq[8]),
    .I3(n190_365) 
);
defparam n190_s212.INIT=16'hDD0D;
  LUT3 n190_s213 (
    .F(n190_217),
    .I0(n190_1021),
    .I1(current_freq[5]),
    .I2(n190_370) 
);
defparam n190_s213.INIT=8'h07;
  LUT4 n190_s214 (
    .F(n190_218),
    .I0(current_freq[3]),
    .I1(n190_371),
    .I2(n190_372),
    .I3(n190_373) 
);
defparam n190_s214.INIT=16'hE800;
  LUT3 n190_s215 (
    .F(n190_219),
    .I0(n190_374),
    .I1(current_freq[6]),
    .I2(n190_375) 
);
defparam n190_s215.INIT=8'h0E;
  LUT4 n190_s216 (
    .F(n190_220),
    .I0(n190_376),
    .I1(n190_377),
    .I2(n190_939),
    .I3(n190_379) 
);
defparam n190_s216.INIT=16'h35F3;
  LUT4 n190_s217 (
    .F(n190_221),
    .I0(n190_123),
    .I1(n190_380),
    .I2(current_freq[9]),
    .I3(n190_381) 
);
defparam n190_s217.INIT=16'h0B04;
  LUT3 n190_s220 (
    .F(n190_224),
    .I0(n190_385),
    .I1(n190_386),
    .I2(n190_387) 
);
defparam n190_s220.INIT=8'hD0;
  LUT2 n190_s221 (
    .F(n190_225),
    .I0(n190_388),
    .I1(n190_389) 
);
defparam n190_s221.INIT=4'h8;
  LUT2 n190_s223 (
    .F(n190_227),
    .I0(n190_376),
    .I1(n190_379) 
);
defparam n190_s223.INIT=4'h8;
  LUT4 n190_s224 (
    .F(n190_228),
    .I0(current_freq[3]),
    .I1(n190_392),
    .I2(n190_393),
    .I3(n190_394) 
);
defparam n190_s224.INIT=16'h00B2;
  LUT4 n190_s225 (
    .F(n190_229),
    .I0(n190_395),
    .I1(current_freq[5]),
    .I2(n190_396),
    .I3(current_freq[4]) 
);
defparam n190_s225.INIT=16'h0777;
  LUT4 n190_s226 (
    .F(n190_230),
    .I0(current_freq[6]),
    .I1(n190_397),
    .I2(current_freq[5]),
    .I3(n190_395) 
);
defparam n190_s226.INIT=16'hBBB0;
  LUT4 n190_s227 (
    .F(n190_231),
    .I0(current_freq[7]),
    .I1(n190_233),
    .I2(current_freq[6]),
    .I3(n190_397) 
);
defparam n190_s227.INIT=16'hDD0D;
  LUT4 n190_s228 (
    .F(n190_232),
    .I0(n190_398),
    .I1(n190_399),
    .I2(current_freq[7]),
    .I3(n190_400) 
);
defparam n190_s228.INIT=16'hEB14;
  LUT4 n190_s229 (
    .F(n190_233),
    .I0(n190_398),
    .I1(current_freq[6]),
    .I2(n190_401),
    .I3(n190_1091) 
);
defparam n190_s229.INIT=16'h41BE;
  LUT4 n190_s230 (
    .F(n190_234),
    .I0(n190_398),
    .I1(current_freq[8]),
    .I2(n190_969),
    .I3(n190_404) 
);
defparam n190_s230.INIT=16'hBE41;
  LUT4 n190_s231 (
    .F(n190_235),
    .I0(n190_405),
    .I1(n190_406),
    .I2(n190_969),
    .I3(n190_407) 
);
defparam n190_s231.INIT=16'h3500;
  LUT2 n190_s232 (
    .F(n190_236),
    .I0(n191_1157),
    .I1(n190_306) 
);
defparam n190_s232.INIT=4'h1;
  LUT3 n190_s233 (
    .F(n190_237),
    .I0(n190_134),
    .I1(n191_1157),
    .I2(counter[9]) 
);
defparam n190_s233.INIT=8'hE3;
  LUT4 n190_s234 (
    .F(n190_238),
    .I0(current_freq[3]),
    .I1(n190_408),
    .I2(n190_1017),
    .I3(n190_410) 
);
defparam n190_s234.INIT=16'h1777;
  LUT4 n190_s235 (
    .F(n190_239),
    .I0(n191_216),
    .I1(n191_985),
    .I2(n190_1073),
    .I3(n190_412) 
);
defparam n190_s235.INIT=16'h4FB0;
  LUT4 n190_s236 (
    .F(n190_240),
    .I0(current_freq[5]),
    .I1(n190_413),
    .I2(current_freq[6]),
    .I3(n190_241) 
);
defparam n190_s236.INIT=16'hB00B;
  LUT4 n190_s237 (
    .F(n190_241),
    .I0(n191_216),
    .I1(n191_985),
    .I2(n190_929),
    .I3(n190_415) 
);
defparam n190_s237.INIT=16'h4FB0;
  LUT2 n190_s238 (
    .F(n190_242),
    .I0(current_freq[5]),
    .I1(n190_413) 
);
defparam n190_s238.INIT=4'h2;
  LUT2 n190_s239 (
    .F(n190_243),
    .I0(current_freq[7]),
    .I1(n190_416) 
);
defparam n190_s239.INIT=4'h2;
  LUT4 n190_s240 (
    .F(n190_244),
    .I0(n191_123),
    .I1(n190_417),
    .I2(current_freq[9]),
    .I3(n190_418) 
);
defparam n190_s240.INIT=16'h010E;
  LUT2 n190_s241 (
    .F(n190_245),
    .I0(current_freq[7]),
    .I1(n190_416) 
);
defparam n190_s241.INIT=4'h4;
  LUT4 n190_s242 (
    .F(n190_246),
    .I0(n191_123),
    .I1(n190_419),
    .I2(current_freq[8]),
    .I3(n190_420) 
);
defparam n190_s242.INIT=16'h0E01;
  LUT4 n190_s243 (
    .F(n190_247),
    .I0(n191_123),
    .I1(current_freq[9]),
    .I2(n190_421),
    .I3(n190_422) 
);
defparam n190_s243.INIT=16'hEB14;
  LUT4 n190_s244 (
    .F(n190_248),
    .I0(n191_123),
    .I1(n190_423),
    .I2(current_freq[8]),
    .I3(n190_418) 
);
defparam n190_s244.INIT=16'hBE41;
  LUT4 n190_s245 (
    .F(n190_249),
    .I0(n191_123),
    .I1(n190_419),
    .I2(n190_420),
    .I3(current_freq[8]) 
);
defparam n190_s245.INIT=16'h1E00;
  LUT4 n190_s246 (
    .F(n190_250),
    .I0(current_freq[9]),
    .I1(n190_421),
    .I2(n191_123),
    .I3(n190_422) 
);
defparam n190_s246.INIT=16'h53AC;
  LUT4 n190_s247 (
    .F(n190_251),
    .I0(current_freq[9]),
    .I1(n190_424),
    .I2(current_freq[8]),
    .I3(n190_425) 
);
defparam n190_s247.INIT=16'hDD0D;
  LUT4 n190_s248 (
    .F(n190_252),
    .I0(n190_426),
    .I1(n190_427),
    .I2(n190_428),
    .I3(n190_429) 
);
defparam n190_s248.INIT=16'h0D00;
  LUT4 n190_s249 (
    .F(n190_253),
    .I0(n190_248),
    .I1(n190_430),
    .I2(n190_431),
    .I3(n190_432) 
);
defparam n190_s249.INIT=16'h0A03;
  LUT2 n190_s250 (
    .F(n190_254),
    .I0(current_freq[8]),
    .I1(n190_404) 
);
defparam n190_s250.INIT=4'h4;
  LUT4 n190_s251 (
    .F(n190_255),
    .I0(n190_139),
    .I1(n190_433),
    .I2(current_freq[9]),
    .I3(n190_434) 
);
defparam n190_s251.INIT=16'h0B04;
  LUT4 n190_s252 (
    .F(n190_256),
    .I0(n190_435),
    .I1(current_freq[7]),
    .I2(current_freq[6]),
    .I3(n190_436) 
);
defparam n190_s252.INIT=16'hD0DD;
  LUT4 n190_s253 (
    .F(n190_257),
    .I0(n190_437),
    .I1(current_freq[4]),
    .I2(n190_438),
    .I3(current_freq[3]) 
);
defparam n190_s253.INIT=16'h0777;
  LUT4 n190_s254 (
    .F(n190_258),
    .I0(n190_438),
    .I1(current_freq[3]),
    .I2(n190_439),
    .I3(n190_440) 
);
defparam n190_s254.INIT=16'h0E00;
  LUT2 n190_s255 (
    .F(n190_259),
    .I0(current_freq[5]),
    .I1(n190_441) 
);
defparam n190_s255.INIT=4'h4;
  LUT2 n190_s256 (
    .F(n190_260),
    .I0(current_freq[4]),
    .I1(n190_437) 
);
defparam n190_s256.INIT=4'h1;
  LUT3 n190_s258 (
    .F(n190_262),
    .I0(n190_433),
    .I1(n190_442),
    .I2(n190_434) 
);
defparam n190_s258.INIT=8'hD2;
  LUT4 n190_s259 (
    .F(n190_263),
    .I0(current_freq[8]),
    .I1(n190_443),
    .I2(n190_444),
    .I3(n190_445) 
);
defparam n190_s259.INIT=16'hB22B;
  LUT4 n190_s260 (
    .F(n190_264),
    .I0(n190_446),
    .I1(n190_447),
    .I2(n190_448),
    .I3(current_freq[9]) 
);
defparam n190_s260.INIT=16'hB04F;
  LUT3 n190_s261 (
    .F(n190_265),
    .I0(n190_134),
    .I1(n190_449),
    .I2(n190_425) 
);
defparam n190_s261.INIT=8'hE1;
  LUT4 n190_s262 (
    .F(n190_266),
    .I0(n190_450),
    .I1(n190_451),
    .I2(n190_452),
    .I3(n190_453) 
);
defparam n190_s262.INIT=16'h4F00;
  LUT4 n190_s263 (
    .F(n190_267),
    .I0(n190_265),
    .I1(current_freq[9]),
    .I2(n191_1157),
    .I3(n190_454) 
);
defparam n190_s263.INIT=16'h0D00;
  LUT4 n190_s264 (
    .F(n190_268),
    .I0(n190_43),
    .I1(current_freq[5]),
    .I2(n190_455),
    .I3(n190_281) 
);
defparam n190_s264.INIT=16'h7D82;
  LUT2 n190_s265 (
    .F(n190_269),
    .I0(current_freq[5]),
    .I1(n190_456) 
);
defparam n190_s265.INIT=4'h4;
  LUT4 n190_s266 (
    .F(n190_270),
    .I0(n190_457),
    .I1(n190_43),
    .I2(current_freq[8]),
    .I3(n190_458) 
);
defparam n190_s266.INIT=16'h0B04;
  LUT4 n190_s267 (
    .F(n190_271),
    .I0(current_freq[4]),
    .I1(n190_459),
    .I2(current_freq[3]),
    .I3(n190_460) 
);
defparam n190_s267.INIT=16'h0BB0;
  LUT4 n190_s268 (
    .F(n190_272),
    .I0(n190_461),
    .I1(current_freq[2]),
    .I2(current_freq[0]),
    .I3(n190_462) 
);
defparam n190_s268.INIT=16'h23BF;
  LUT2 n190_s269 (
    .F(n190_273),
    .I0(current_freq[5]),
    .I1(n190_456) 
);
defparam n190_s269.INIT=4'h2;
  LUT3 n190_s270 (
    .F(n190_274),
    .I0(current_freq[4]),
    .I1(n190_459),
    .I2(n190_973) 
);
defparam n190_s270.INIT=8'hB2;
  LUT4 n190_s271 (
    .F(n190_275),
    .I0(n190_959),
    .I1(n190_43),
    .I2(n190_281),
    .I3(current_freq[6]) 
);
defparam n190_s271.INIT=16'h8700;
  LUT3 n190_s272 (
    .F(n190_276),
    .I0(n190_999),
    .I1(current_freq[7]),
    .I2(current_freq[8]) 
);
defparam n190_s272.INIT=8'h07;
  LUT3 n190_s273 (
    .F(n190_277),
    .I0(current_freq[9]),
    .I1(n190_43),
    .I2(current_freq[8]) 
);
defparam n190_s273.INIT=8'h10;
  LUT4 n190_s274 (
    .F(n190_278),
    .I0(n190_466),
    .I1(n190_467),
    .I2(current_freq[4]),
    .I3(current_freq[5]) 
);
defparam n190_s274.INIT=16'h708F;
  LUT2 n190_s275 (
    .F(n190_279),
    .I0(n191_149),
    .I1(n191_260) 
);
defparam n190_s275.INIT=4'h4;
  LUT4 n190_s276 (
    .F(n190_280),
    .I0(n191_43),
    .I1(current_freq[3]),
    .I2(n190_468),
    .I3(n190_469) 
);
defparam n190_s276.INIT=16'h7D82;
  LUT4 n190_s277 (
    .F(n190_281),
    .I0(n191_43),
    .I1(current_freq[4]),
    .I2(n190_466),
    .I3(n190_467) 
);
defparam n190_s277.INIT=16'h7D82;
  LUT4 n190_s278 (
    .F(n190_282),
    .I0(n190_468),
    .I1(n191_90),
    .I2(n190_470),
    .I3(n191_88) 
);
defparam n190_s278.INIT=16'hC0CD;
  LUT4 n190_s279 (
    .F(n190_283),
    .I0(n190_471),
    .I1(n190_472),
    .I2(n190_1013),
    .I3(n191_899) 
);
defparam n190_s279.INIT=16'hC387;
  LUT4 n190_s280 (
    .F(n190_284),
    .I0(current_freq[1]),
    .I1(n190_1095),
    .I2(n190_470),
    .I3(n190_475) 
);
defparam n190_s280.INIT=16'h3037;
  LUT2 n190_s281 (
    .F(n190_285),
    .I0(current_freq[1]),
    .I1(current_freq[3]) 
);
defparam n190_s281.INIT=4'h8;
  LUT4 n190_s282 (
    .F(n190_286),
    .I0(current_freq[5]),
    .I1(current_freq[0]),
    .I2(n191_90),
    .I3(current_freq[4]) 
);
defparam n190_s282.INIT=16'h00BF;
  LUT2 n191_s258 (
    .F(n191_262),
    .I0(current_freq[0]),
    .I1(n191_111) 
);
defparam n191_s258.INIT=4'h8;
  LUT4 n191_s260 (
    .F(n191_264),
    .I0(n191_165),
    .I1(n191_166),
    .I2(n191_442),
    .I3(current_freq[2]) 
);
defparam n191_s260.INIT=16'h7007;
  LUT2 n191_s261 (
    .F(n191_265),
    .I0(current_freq[0]),
    .I1(current_freq[1]) 
);
defparam n191_s261.INIT=4'h4;
  LUT2 n191_s262 (
    .F(n191_266),
    .I0(n191_64),
    .I1(current_freq[0]) 
);
defparam n191_s262.INIT=4'h4;
  LUT4 n191_s265 (
    .F(n191_269),
    .I0(current_freq[1]),
    .I1(current_freq[0]),
    .I2(n191_322),
    .I3(n191_64) 
);
defparam n191_s265.INIT=16'h95F3;
  LUT3 n191_s266 (
    .F(n191_270),
    .I0(n191_64),
    .I1(n191_445),
    .I2(n191_1169) 
);
defparam n191_s266.INIT=8'h0D;
  LUT4 n191_s267 (
    .F(n191_271),
    .I0(n191_279),
    .I1(n191_115),
    .I2(n191_447),
    .I3(n191_448) 
);
defparam n191_s267.INIT=16'h01FE;
  LUT4 n191_s268 (
    .F(n191_272),
    .I0(n191_449),
    .I1(n191_450),
    .I2(n191_451),
    .I3(n191_452) 
);
defparam n191_s268.INIT=16'h0001;
  LUT4 n191_s269 (
    .F(n191_273),
    .I0(n191_453),
    .I1(current_freq[3]),
    .I2(n191_159),
    .I3(n191_454) 
);
defparam n191_s269.INIT=16'h002B;
  LUT4 n191_s270 (
    .F(n191_274),
    .I0(current_freq[6]),
    .I1(n191_174),
    .I2(n191_455),
    .I3(n191_450) 
);
defparam n191_s270.INIT=16'h00E8;
  LUT4 n191_s271 (
    .F(n191_275),
    .I0(current_freq[8]),
    .I1(n191_172),
    .I2(current_freq[7]),
    .I3(n191_170) 
);
defparam n191_s271.INIT=16'hDD0D;
  LUT4 n191_s272 (
    .F(n191_276),
    .I0(n191_105),
    .I1(n191_315),
    .I2(n191_316),
    .I3(n191_180) 
);
defparam n191_s272.INIT=16'h2800;
  LUT4 n191_s273 (
    .F(n191_277),
    .I0(n191_991),
    .I1(n191_311),
    .I2(n191_457),
    .I3(n191_458) 
);
defparam n191_s273.INIT=16'h8F00;
  LUT4 n191_s274 (
    .F(n191_278),
    .I0(n191_191),
    .I1(n191_304),
    .I2(n191_305),
    .I3(n191_189) 
);
defparam n191_s274.INIT=16'h003E;
  LUT3 n191_s275 (
    .F(n191_279),
    .I0(n191_112),
    .I1(n191_113),
    .I2(n191_114) 
);
defparam n191_s275.INIT=8'hB0;
  LUT2 n191_s276 (
    .F(n191_280),
    .I0(current_freq[3]),
    .I1(n191_460) 
);
defparam n191_s276.INIT=4'h9;
  LUT4 n191_s277 (
    .F(n191_281),
    .I0(n191_322),
    .I1(current_freq[2]),
    .I2(n191_461),
    .I3(n191_462) 
);
defparam n191_s277.INIT=16'hBE41;
  LUT4 n191_s278 (
    .F(n191_282),
    .I0(n191_451),
    .I1(n191_452),
    .I2(n191_273),
    .I3(n191_455) 
);
defparam n191_s278.INIT=16'h00FE;
  LUT4 n191_s279 (
    .F(n191_283),
    .I0(current_freq[5]),
    .I1(n191_288),
    .I2(n191_463),
    .I3(n191_290) 
);
defparam n191_s279.INIT=16'h7771;
  LUT4 n191_s280 (
    .F(n191_284),
    .I0(n191_464),
    .I1(n191_279),
    .I2(n191_115),
    .I3(n191_320) 
);
defparam n191_s280.INIT=16'hFD02;
  LUT3 n191_s281 (
    .F(n191_285),
    .I0(n191_170),
    .I1(current_freq[7]),
    .I2(n191_274) 
);
defparam n191_s281.INIT=8'h0B;
  LUT3 n191_s282 (
    .F(n191_286),
    .I0(n191_284),
    .I1(current_freq[6]),
    .I2(n191_465) 
);
defparam n191_s282.INIT=8'h0D;
  LUT3 n191_s283 (
    .F(n191_287),
    .I0(n191_279),
    .I1(n191_466),
    .I2(n191_321) 
);
defparam n191_s283.INIT=8'hB4;
  LUT4 n191_s284 (
    .F(n191_288),
    .I0(n191_467),
    .I1(n191_279),
    .I2(n191_115),
    .I3(n191_317) 
);
defparam n191_s284.INIT=16'hFD02;
  LUT4 n191_s285 (
    .F(n191_289),
    .I0(n191_175),
    .I1(n191_177),
    .I2(n191_191),
    .I3(n191_989) 
);
defparam n191_s285.INIT=16'h00BF;
  LUT4 n191_s286 (
    .F(n191_290),
    .I0(n191_271),
    .I1(n191_469),
    .I2(n191_470),
    .I3(n191_471) 
);
defparam n191_s286.INIT=16'h00F2;
  LUT4 n191_s287 (
    .F(n191_291),
    .I0(current_freq[5]),
    .I1(n191_288),
    .I2(current_freq[4]),
    .I3(n191_168) 
);
defparam n191_s287.INIT=16'hE0EE;
  LUT4 n191_s288 (
    .F(n191_292),
    .I0(current_freq[6]),
    .I1(n191_284),
    .I2(n191_288),
    .I3(current_freq[5]) 
);
defparam n191_s288.INIT=16'h0DDD;
  LUT4 n191_s289 (
    .F(n191_293),
    .I0(n191_304),
    .I1(current_freq[9]),
    .I2(n191_472),
    .I3(n191_473) 
);
defparam n191_s289.INIT=16'h000B;
  LUT2 n191_s290 (
    .F(n191_294),
    .I0(n191_1157),
    .I1(n191_303) 
);
defparam n191_s290.INIT=4'h1;
  LUT4 n191_s291 (
    .F(n191_295),
    .I0(n191_474),
    .I1(n191_475),
    .I2(n191_314),
    .I3(n191_476) 
);
defparam n191_s291.INIT=16'h0800;
  LUT2 n191_s292 (
    .F(n191_296),
    .I0(n191_475),
    .I1(n191_314) 
);
defparam n191_s292.INIT=4'h2;
  LUT3 n191_s293 (
    .F(n191_297),
    .I0(n191_1065),
    .I1(n191_476),
    .I2(n191_478) 
);
defparam n191_s293.INIT=8'h08;
  LUT4 n191_s294 (
    .F(n191_298),
    .I0(current_freq[7]),
    .I1(n191_287),
    .I2(current_freq[6]),
    .I3(n191_284) 
);
defparam n191_s294.INIT=16'hB0BB;
  LUT4 n191_s295 (
    .F(n191_299),
    .I0(current_freq[9]),
    .I1(n191_304),
    .I2(n191_307),
    .I3(current_freq[8]) 
);
defparam n191_s295.INIT=16'hBB2B;
  LUT4 n191_s296 (
    .F(n191_300),
    .I0(n191_327),
    .I1(n191_312),
    .I2(n191_479),
    .I3(n191_911) 
);
defparam n191_s296.INIT=16'h4000;
  LUT4 n191_s297 (
    .F(n191_301),
    .I0(n191_481),
    .I1(n191_482),
    .I2(n191_116),
    .I3(n191_1157) 
);
defparam n191_s297.INIT=16'h6900;
  LUT4 n191_s298 (
    .F(n191_302),
    .I0(n191_298),
    .I1(n191_293),
    .I2(n191_299),
    .I3(n191_295) 
);
defparam n191_s298.INIT=16'hB000;
  LUT4 n191_s299 (
    .F(n191_303),
    .I0(n191_483),
    .I1(n191_923),
    .I2(n191_485),
    .I3(n191_64) 
);
defparam n191_s299.INIT=16'hB400;
  LUT4 n191_s300 (
    .F(n191_304),
    .I0(n191_486),
    .I1(n191_279),
    .I2(n191_115),
    .I3(n191_196) 
);
defparam n191_s300.INIT=16'hFD02;
  LUT4 n191_s301 (
    .F(n191_305),
    .I0(n191_487),
    .I1(n191_488),
    .I2(n191_1035),
    .I3(current_freq[9]) 
);
defparam n191_s301.INIT=16'h0BF4;
  LUT2 n191_s302 (
    .F(n191_306),
    .I0(n191_472),
    .I1(n191_487) 
);
defparam n191_s302.INIT=4'h1;
  LUT3 n191_s303 (
    .F(n191_307),
    .I0(n191_279),
    .I1(n191_490),
    .I2(n191_197) 
);
defparam n191_s303.INIT=8'hB4;
  LUT3 n191_s304 (
    .F(n191_308),
    .I0(n191_175),
    .I1(n191_177),
    .I2(n191_295) 
);
defparam n191_s304.INIT=8'h40;
  LUT3 n191_s305 (
    .F(n191_309),
    .I0(n191_483),
    .I1(n191_485),
    .I2(n191_923) 
);
defparam n191_s305.INIT=8'h10;
  LUT4 n191_s307 (
    .F(n191_311),
    .I0(n191_175),
    .I1(n191_191),
    .I2(n191_296),
    .I3(n191_177) 
);
defparam n191_s307.INIT=16'h1000;
  LUT3 n191_s308 (
    .F(n191_312),
    .I0(n191_491),
    .I1(n191_492),
    .I2(n191_315) 
);
defparam n191_s308.INIT=8'h06;
  LUT2 n191_s309 (
    .F(n191_313),
    .I0(n191_335),
    .I1(n191_993) 
);
defparam n191_s309.INIT=4'h6;
  LUT4 n191_s310 (
    .F(n191_314),
    .I0(n191_64),
    .I1(current_freq[9]),
    .I2(n191_494),
    .I3(n191_495) 
);
defparam n191_s310.INIT=16'h28D7;
  LUT4 n191_s311 (
    .F(n191_315),
    .I0(n191_977),
    .I1(n191_204),
    .I2(n191_496),
    .I3(n191_1165) 
);
defparam n191_s311.INIT=16'hD02F;
  LUT4 n191_s312 (
    .F(n191_316),
    .I0(n191_175),
    .I1(n191_177),
    .I2(n191_971),
    .I3(n191_479) 
);
defparam n191_s312.INIT=16'h00BF;
  LUT4 n191_s313 (
    .F(n191_317),
    .I0(n191_322),
    .I1(current_freq[3]),
    .I2(n191_499),
    .I3(n191_500) 
);
defparam n191_s313.INIT=16'hEB14;
  LUT4 n191_s314 (
    .F(n191_318),
    .I0(n191_1141),
    .I1(n191_322),
    .I2(n191_462),
    .I3(current_freq[3]) 
);
defparam n191_s314.INIT=16'h2D00;
  LUT4 n191_s315 (
    .F(n191_319),
    .I0(n191_1171),
    .I1(n191_503),
    .I2(n191_322),
    .I3(n191_504) 
);
defparam n191_s315.INIT=16'hFCA3;
  LUT4 n191_s316 (
    .F(n191_320),
    .I0(n191_322),
    .I1(n191_505),
    .I2(n191_1047),
    .I3(n191_507) 
);
defparam n191_s316.INIT=16'h4BB4;
  LUT4 n191_s317 (
    .F(n191_321),
    .I0(n191_322),
    .I1(n191_508),
    .I2(current_freq[5]),
    .I3(n191_509) 
);
defparam n191_s317.INIT=16'hEB14;
  LUT3 n191_s318 (
    .F(n191_322),
    .I0(n191_204),
    .I1(n191_977),
    .I2(n191_1077) 
);
defparam n191_s318.INIT=8'hB0;
  LUT4 n191_s319 (
    .F(n191_323),
    .I0(n191_326),
    .I1(n191_511),
    .I2(n191_512),
    .I3(n191_513) 
);
defparam n191_s319.INIT=16'h00FD;
  LUT3 n191_s320 (
    .F(n191_324),
    .I0(n191_209),
    .I1(n191_514),
    .I2(n191_515) 
);
defparam n191_s320.INIT=8'hE1;
  LUT3 n191_s321 (
    .F(n191_325),
    .I0(n191_516),
    .I1(n191_517),
    .I2(n191_511) 
);
defparam n191_s321.INIT=8'h01;
  LUT4 n191_s322 (
    .F(n191_326),
    .I0(n191_209),
    .I1(current_freq[5]),
    .I2(n191_927),
    .I3(n191_519) 
);
defparam n191_s322.INIT=16'hBE41;
  LUT4 n191_s323 (
    .F(n191_327),
    .I0(n191_520),
    .I1(n191_521),
    .I2(n191_522),
    .I3(n191_523) 
);
defparam n191_s323.INIT=16'hE817;
  LUT2 n191_s324 (
    .F(n191_328),
    .I0(n191_1157),
    .I1(n191_337) 
);
defparam n191_s324.INIT=4'h1;
  LUT4 n191_s325 (
    .F(n191_329),
    .I0(n191_322),
    .I1(n191_975),
    .I2(n191_348),
    .I3(n191_338) 
);
defparam n191_s325.INIT=16'h001E;
  LUT4 n191_s326 (
    .F(n191_330),
    .I0(n191_1077),
    .I1(n191_204),
    .I2(n191_525),
    .I3(n191_526) 
);
defparam n191_s326.INIT=16'h8700;
  LUT4 n191_s327 (
    .F(n191_331),
    .I0(n191_1077),
    .I1(current_freq[9]),
    .I2(n191_525),
    .I3(current_freq[8]) 
);
defparam n191_s327.INIT=16'h0130;
  LUT4 n191_s328 (
    .F(n191_332),
    .I0(current_freq[7]),
    .I1(n191_324),
    .I2(n191_323),
    .I3(n191_527) 
);
defparam n191_s328.INIT=16'hB200;
  LUT3 n191_s329 (
    .F(n191_333),
    .I0(current_freq[7]),
    .I1(n191_324),
    .I2(n191_323) 
);
defparam n191_s329.INIT=8'h4D;
  LUT4 n191_s330 (
    .F(n191_334),
    .I0(n191_1077),
    .I1(n191_204),
    .I2(current_freq[8]),
    .I3(n191_528) 
);
defparam n191_s330.INIT=16'h8700;
  LUT4 n191_s331 (
    .F(n191_335),
    .I0(n191_529),
    .I1(n191_530),
    .I2(n191_496),
    .I3(n191_350) 
);
defparam n191_s331.INIT=16'hBF40;
  LUT2 n191_s332 (
    .F(n191_336),
    .I0(n191_531),
    .I1(n191_532) 
);
defparam n191_s332.INIT=4'h2;
  LUT4 n191_s333 (
    .F(n191_337),
    .I0(n191_204),
    .I1(n191_977),
    .I2(n191_533),
    .I3(n191_534) 
);
defparam n191_s333.INIT=16'h4F00;
  LUT4 n191_s334 (
    .F(n191_338),
    .I0(n191_977),
    .I1(n191_204),
    .I2(n191_1075),
    .I3(n191_351) 
);
defparam n191_s334.INIT=16'h2FD0;
  LUT4 n191_s335 (
    .F(n191_339),
    .I0(n191_322),
    .I1(n191_973),
    .I2(current_freq[9]),
    .I3(n191_348) 
);
defparam n191_s335.INIT=16'hBE41;
  LUT4 n191_s336 (
    .F(n191_340),
    .I0(n191_323),
    .I1(n191_537),
    .I2(n191_538),
    .I3(n191_539) 
);
defparam n191_s336.INIT=16'h8F00;
  LUT4 n191_s337 (
    .F(n191_341),
    .I0(n191_323),
    .I1(n191_540),
    .I2(n191_541),
    .I3(n191_525) 
);
defparam n191_s337.INIT=16'h8F00;
  LUT3 n191_s338 (
    .F(n191_342),
    .I0(n191_542),
    .I1(n191_543),
    .I2(n191_323) 
);
defparam n191_s338.INIT=8'h01;
  LUT4 n191_s340 (
    .F(n191_344),
    .I0(n191_545),
    .I1(n191_546),
    .I2(n191_500),
    .I3(n191_499) 
);
defparam n191_s340.INIT=16'h233F;
  LUT4 n191_s341 (
    .F(n191_345),
    .I0(n191_543),
    .I1(n191_547),
    .I2(n191_548),
    .I3(n191_517) 
);
defparam n191_s341.INIT=16'h0001;
  LUT4 n191_s342 (
    .F(n191_346),
    .I0(n191_326),
    .I1(current_freq[6]),
    .I2(n191_550),
    .I3(n191_543) 
);
defparam n191_s342.INIT=16'h00B2;
  LUT4 n191_s343 (
    .F(n191_347),
    .I0(current_freq[8]),
    .I1(n191_525),
    .I2(current_freq[7]),
    .I3(n191_324) 
);
defparam n191_s343.INIT=16'hB0BB;
  LUT4 n191_s344 (
    .F(n191_348),
    .I0(n191_209),
    .I1(current_freq[8]),
    .I2(n191_551),
    .I3(n191_552) 
);
defparam n191_s344.INIT=16'hEB14;
  LUT4 n191_s346 (
    .F(n191_350),
    .I0(n191_553),
    .I1(n191_554),
    .I2(n191_929),
    .I3(n191_1137) 
);
defparam n191_s346.INIT=16'h0BF4;
  LUT4 n191_s347 (
    .F(n191_351),
    .I0(n191_209),
    .I1(n191_557),
    .I2(current_freq[9]),
    .I3(n191_558) 
);
defparam n191_s347.INIT=16'hEB14;
  LUT2 n191_s348 (
    .F(n191_352),
    .I0(current_freq[9]),
    .I1(n191_348) 
);
defparam n191_s348.INIT=4'h4;
  LUT4 n191_s349 (
    .F(n191_353),
    .I0(n191_531),
    .I1(n191_523),
    .I2(n191_559),
    .I3(n191_530) 
);
defparam n191_s349.INIT=16'h8000;
  LUT4 n191_s350 (
    .F(n191_354),
    .I0(n191_560),
    .I1(n191_561),
    .I2(n191_1069),
    .I3(n191_563) 
);
defparam n191_s350.INIT=16'hF800;
  LUT3 n191_s351 (
    .F(n191_355),
    .I0(current_freq[6]),
    .I1(n191_564),
    .I2(n191_565) 
);
defparam n191_s351.INIT=8'hD4;
  LUT4 n191_s352 (
    .F(n191_356),
    .I0(n191_1157),
    .I1(n191_566),
    .I2(n191_567),
    .I3(n191_568) 
);
defparam n191_s352.INIT=16'h4000;
  LUT4 n191_s353 (
    .F(n191_357),
    .I0(n191_1073),
    .I1(n191_570),
    .I2(n191_571),
    .I3(n191_567) 
);
defparam n191_s353.INIT=16'hE000;
  LUT4 n191_s354 (
    .F(n191_358),
    .I0(n191_558),
    .I1(current_freq[9]),
    .I2(n191_572),
    .I3(n191_573) 
);
defparam n191_s354.INIT=16'h0B00;
  LUT4 n191_s355 (
    .F(n191_359),
    .I0(n191_574),
    .I1(n191_575),
    .I2(n191_576),
    .I3(n191_577) 
);
defparam n191_s355.INIT=16'h4F00;
  LUT4 n191_s356 (
    .F(n191_360),
    .I0(n191_578),
    .I1(n191_579),
    .I2(n191_580),
    .I3(n191_581) 
);
defparam n191_s356.INIT=16'hE000;
  LUT3 n191_s357 (
    .F(n191_361),
    .I0(n191_1145),
    .I1(n191_583),
    .I2(n191_584) 
);
defparam n191_s357.INIT=8'h4B;
  LUT3 n191_s358 (
    .F(n191_362),
    .I0(current_freq[4]),
    .I1(n191_585),
    .I2(n191_586) 
);
defparam n191_s358.INIT=8'h2B;
  LUT2 n191_s359 (
    .F(n191_363),
    .I0(current_freq[6]),
    .I1(n191_979) 
);
defparam n191_s359.INIT=4'h2;
  LUT3 n191_s360 (
    .F(n191_364),
    .I0(n191_588),
    .I1(n191_589),
    .I2(n190_239) 
);
defparam n191_s360.INIT=8'hB4;
  LUT3 n191_s361 (
    .F(n191_365),
    .I0(n191_1145),
    .I1(current_freq[5]),
    .I2(n191_590) 
);
defparam n191_s361.INIT=8'h41;
  LUT4 n191_s362 (
    .F(n191_366),
    .I0(n191_368),
    .I1(n191_1067),
    .I2(current_freq[9]),
    .I3(n191_592) 
);
defparam n191_s362.INIT=16'h0A3F;
  LUT3 n191_s363 (
    .F(n191_367),
    .I0(current_freq[8]),
    .I1(n191_593),
    .I2(n191_594) 
);
defparam n191_s363.INIT=8'h4D;
  LUT3 n191_s364 (
    .F(n191_368),
    .I0(n191_1145),
    .I1(n190_449),
    .I2(n190_425) 
);
defparam n191_s364.INIT=8'hE1;
  LUT4 n191_s365 (
    .F(n191_369),
    .I0(n191_595),
    .I1(current_freq[9]),
    .I2(n191_1009),
    .I3(n190_424) 
);
defparam n191_s365.INIT=16'hC3BE;
  LUT3 n191_s367 (
    .F(n191_371),
    .I0(n191_599),
    .I1(n190_244),
    .I2(n190_247) 
);
defparam n191_s367.INIT=8'hE0;
  LUT2 n191_s368 (
    .F(n191_372),
    .I0(current_freq[7]),
    .I1(n190_420) 
);
defparam n191_s368.INIT=4'h2;
  LUT2 n191_s369 (
    .F(n191_373),
    .I0(current_freq[9]),
    .I1(n190_422) 
);
defparam n191_s369.INIT=4'h2;
  LUT4 n191_s370 (
    .F(n191_374),
    .I0(n191_600),
    .I1(current_freq[4]),
    .I2(n191_601),
    .I3(n191_602) 
);
defparam n191_s370.INIT=16'h004D;
  LUT3 n191_s371 (
    .F(n191_375),
    .I0(n190_418),
    .I1(current_freq[8]),
    .I2(n191_603) 
);
defparam n191_s371.INIT=8'h70;
  LUT4 n191_s372 (
    .F(n191_376),
    .I0(current_freq[8]),
    .I1(n190_418),
    .I2(n191_604),
    .I3(n191_605) 
);
defparam n191_s372.INIT=16'h00E8;
  LUT4 n191_s373 (
    .F(n191_377),
    .I0(n191_1109),
    .I1(n191_606),
    .I2(n191_418),
    .I3(n191_607) 
);
defparam n191_s373.INIT=16'h1EE1;
  LUT4 n191_s374 (
    .F(n191_378),
    .I0(n191_132),
    .I1(n191_133),
    .I2(n191_1135),
    .I3(n191_1123) 
);
defparam n191_s374.INIT=16'h004F;
  LUT4 n191_s375 (
    .F(n191_379),
    .I0(n191_132),
    .I1(n191_133),
    .I2(n191_1103),
    .I3(n191_935) 
);
defparam n191_s375.INIT=16'h4FB0;
  LUT4 n191_s377 (
    .F(n191_381),
    .I0(n191_933),
    .I1(n191_73),
    .I2(n191_1085),
    .I3(current_freq[3]) 
);
defparam n191_s377.INIT=16'h0DF2;
  LUT4 n191_s378 (
    .F(n191_382),
    .I0(n191_1033),
    .I1(n191_617),
    .I2(n191_618),
    .I3(n191_240) 
);
defparam n191_s378.INIT=16'h0DF0;
  LUT4 n191_s379 (
    .F(n191_383),
    .I0(n191_130),
    .I1(n191_905),
    .I2(n191_619),
    .I3(n191_397) 
);
defparam n191_s379.INIT=16'h4FB0;
  LUT3 n191_s380 (
    .F(n191_384),
    .I0(n191_620),
    .I1(n191_240),
    .I2(n191_389) 
);
defparam n191_s380.INIT=8'hB0;
  LUT4 n191_s381 (
    .F(n191_385),
    .I0(n191_133),
    .I1(n191_132),
    .I2(n191_389),
    .I3(n191_383) 
);
defparam n191_s381.INIT=16'h00D0;
  LUT4 n191_s382 (
    .F(n191_386),
    .I0(current_freq[4]),
    .I1(n191_383),
    .I2(n191_1153),
    .I3(current_freq[5]) 
);
defparam n191_s382.INIT=16'hD42B;
  LUT4 n191_s383 (
    .F(n191_387),
    .I0(n191_130),
    .I1(n191_905),
    .I2(n191_937),
    .I3(n191_401) 
);
defparam n191_s383.INIT=16'h0BF4;
  LUT2 n191_s384 (
    .F(n191_388),
    .I0(n191_620),
    .I1(n191_240) 
);
defparam n191_s384.INIT=4'h4;
  LUT2 n191_s385 (
    .F(n191_389),
    .I0(current_freq[4]),
    .I1(n191_1153) 
);
defparam n191_s385.INIT=4'h9;
  LUT4 n191_s386 (
    .F(n191_390),
    .I0(n191_132),
    .I1(n191_133),
    .I2(n191_623),
    .I3(n191_624) 
);
defparam n191_s386.INIT=16'h4FB0;
  LUT4 n191_s387 (
    .F(n191_391),
    .I0(n191_132),
    .I1(n191_133),
    .I2(n191_625),
    .I3(n191_626) 
);
defparam n191_s387.INIT=16'h4FB0;
  LUT4 n191_s388 (
    .F(n191_392),
    .I0(n191_132),
    .I1(n191_133),
    .I2(n191_606),
    .I3(n191_418) 
);
defparam n191_s388.INIT=16'hF40B;
  LUT4 n191_s389 (
    .F(n191_393),
    .I0(n191_132),
    .I1(n191_133),
    .I2(n191_627),
    .I3(n191_628) 
);
defparam n191_s389.INIT=16'h00F4;
  LUT2 n191_s390 (
    .F(n191_394),
    .I0(n191_419),
    .I1(n191_617) 
);
defparam n191_s390.INIT=4'h1;
  LUT4 n191_s391 (
    .F(n191_395),
    .I0(current_freq[7]),
    .I1(n191_1031),
    .I2(n191_626),
    .I3(n191_630) 
);
defparam n191_s391.INIT=16'h002B;
  LUT4 n191_s392 (
    .F(n191_396),
    .I0(n191_132),
    .I1(n191_631),
    .I2(n191_632),
    .I3(current_freq[9]) 
);
defparam n191_s392.INIT=16'hB0BB;
  LUT4 n191_s393 (
    .F(n191_397),
    .I0(n191_633),
    .I1(n191_634),
    .I2(n191_961),
    .I3(n191_635) 
);
defparam n191_s393.INIT=16'hFD02;
  LUT4 n191_s394 (
    .F(n191_398),
    .I0(n191_636),
    .I1(n191_637),
    .I2(n191_1149),
    .I3(n191_409) 
);
defparam n191_s394.INIT=16'h0A03;
  LUT4 n191_s395 (
    .F(n191_399),
    .I0(n191_917),
    .I1(n191_640),
    .I2(n191_641),
    .I3(current_freq[4]) 
);
defparam n191_s395.INIT=16'h00EF;
  LUT4 n191_s396 (
    .F(n191_400),
    .I0(n191_424),
    .I1(n191_409),
    .I2(n191_642),
    .I3(n191_957) 
);
defparam n191_s396.INIT=16'h95A5;
  LUT4 n191_s397 (
    .F(n191_401),
    .I0(n191_644),
    .I1(n191_645),
    .I2(n191_640),
    .I3(n191_641) 
);
defparam n191_s397.INIT=16'h0D00;
  LUT3 n191_s398 (
    .F(n191_402),
    .I0(n191_634),
    .I1(n191_646),
    .I2(n191_430) 
);
defparam n191_s398.INIT=8'hB4;
  LUT4 n191_s399 (
    .F(n191_403),
    .I0(n191_634),
    .I1(n191_646),
    .I2(n191_430),
    .I3(current_freq[6]) 
);
defparam n191_s399.INIT=16'h4B00;
  LUT4 n191_s400 (
    .F(n191_404),
    .I0(n191_634),
    .I1(n191_647),
    .I2(n191_246),
    .I3(current_freq[8]) 
);
defparam n191_s400.INIT=16'h1E00;
  LUT4 n191_s401 (
    .F(n191_405),
    .I0(n191_634),
    .I1(n191_432),
    .I2(current_freq[7]),
    .I3(n191_648) 
);
defparam n191_s401.INIT=16'h6030;
  LUT4 n191_s402 (
    .F(n191_406),
    .I0(n191_634),
    .I1(n191_907),
    .I2(current_freq[7]),
    .I3(n191_432) 
);
defparam n191_s402.INIT=16'h0B04;
  LUT3 n191_s404 (
    .F(n191_408),
    .I0(n191_634),
    .I1(n191_650),
    .I2(n191_245) 
);
defparam n191_s404.INIT=8'hE5;
  LUT2 n191_s405 (
    .F(n191_409),
    .I0(n191_134),
    .I1(n191_135) 
);
defparam n191_s405.INIT=4'h4;
  LUT4 n191_s406 (
    .F(n191_410),
    .I0(n191_1011),
    .I1(n191_73),
    .I2(current_freq[6]),
    .I3(n191_400) 
);
defparam n191_s406.INIT=16'h020D;
  LUT4 n191_s407 (
    .F(n191_411),
    .I0(current_freq[5]),
    .I1(n191_387),
    .I2(n191_383),
    .I3(current_freq[4]) 
);
defparam n191_s407.INIT=16'hD4DD;
  LUT3 n191_s408 (
    .F(n191_412),
    .I0(n191_1085),
    .I1(n191_652),
    .I2(current_freq[3]) 
);
defparam n191_s408.INIT=8'hB0;
  LUT4 n191_s409 (
    .F(n191_413),
    .I0(n191_73),
    .I1(n191_1085),
    .I2(n191_1101),
    .I3(n191_653) 
);
defparam n191_s409.INIT=16'hD409;
  LUT4 n191_s410 (
    .F(n191_414),
    .I0(current_freq[5]),
    .I1(n191_387),
    .I2(current_freq[4]),
    .I3(n191_383) 
);
defparam n191_s410.INIT=16'hB0BB;
  LUT4 n191_s411 (
    .F(n191_415),
    .I0(n191_1011),
    .I1(n191_73),
    .I2(n191_400),
    .I3(current_freq[6]) 
);
defparam n191_s411.INIT=16'hD200;
  LUT4 n191_s412 (
    .F(n191_416),
    .I0(n191_1017),
    .I1(n191_73),
    .I2(n191_402),
    .I3(current_freq[7]) 
);
defparam n191_s412.INIT=16'h2D00;
  LUT4 n191_s413 (
    .F(n191_417),
    .I0(n191_73),
    .I1(current_freq[8]),
    .I2(n191_656),
    .I3(n191_919) 
);
defparam n191_s413.INIT=16'hBE41;
  LUT4 n191_s414 (
    .F(n191_418),
    .I0(n191_73),
    .I1(n191_657),
    .I2(current_freq[7]),
    .I3(n191_658) 
);
defparam n191_s414.INIT=16'hBE41;
  LUT4 n191_s415 (
    .F(n191_419),
    .I0(n191_1017),
    .I1(n191_73),
    .I2(current_freq[7]),
    .I3(n191_402) 
);
defparam n191_s415.INIT=16'h0D02;
  LUT2 n191_s416 (
    .F(n191_420),
    .I0(n191_656),
    .I1(n191_1155) 
);
defparam n191_s416.INIT=4'h8;
  LUT4 n191_s417 (
    .F(n191_421),
    .I0(current_freq[9]),
    .I1(n191_919),
    .I2(n191_130),
    .I3(n191_905) 
);
defparam n191_s417.INIT=16'h0400;
  LUT4 n191_s418 (
    .F(n191_422),
    .I0(n191_130),
    .I1(n191_905),
    .I2(n191_661),
    .I3(n191_662) 
);
defparam n191_s418.INIT=16'hF40B;
  LUT4 n191_s419 (
    .F(n191_423),
    .I0(n191_919),
    .I1(current_freq[9]),
    .I2(n191_663),
    .I3(n191_656) 
);
defparam n191_s419.INIT=16'h3002;
  LUT2 n191_s420 (
    .F(n191_424),
    .I0(n190_460),
    .I1(n191_664) 
);
defparam n191_s420.INIT=4'h9;
  LUT4 n191_s421 (
    .F(n191_425),
    .I0(n191_921),
    .I1(n190_81),
    .I2(n190_459),
    .I3(current_freq[5]) 
);
defparam n191_s421.INIT=16'h4B00;
  LUT4 n191_s422 (
    .F(n191_426),
    .I0(n191_999),
    .I1(n190_81),
    .I2(n190_456),
    .I3(current_freq[6]) 
);
defparam n191_s422.INIT=16'h4B00;
  LUT4 n191_s423 (
    .F(n191_427),
    .I0(n191_667),
    .I1(n190_142),
    .I2(n191_668),
    .I3(n190_462) 
);
defparam n191_s423.INIT=16'h01FE;
  LUT4 n191_s424 (
    .F(n191_428),
    .I0(current_freq[1]),
    .I1(n191_667),
    .I2(n190_142),
    .I3(n191_1083) 
);
defparam n191_s424.INIT=16'h017F;
  LUT4 n191_s425 (
    .F(n191_429),
    .I0(n191_670),
    .I1(current_freq[0]),
    .I2(current_freq[1]),
    .I3(n190_81) 
);
defparam n191_s425.INIT=16'hC7AF;
  LUT4 n191_s426 (
    .F(n191_430),
    .I0(n190_81),
    .I1(current_freq[4]),
    .I2(n191_671),
    .I3(n190_459) 
);
defparam n191_s426.INIT=16'h7D82;
  LUT3 n191_s427 (
    .F(n191_431),
    .I0(current_freq[4]),
    .I1(n190_460),
    .I2(n191_664) 
);
defparam n191_s427.INIT=8'h41;
  LUT4 n191_s428 (
    .F(n191_432),
    .I0(n190_81),
    .I1(current_freq[5]),
    .I2(n190_456),
    .I3(n191_672) 
);
defparam n191_s428.INIT=16'h78D2;
  LUT4 n191_s429 (
    .F(n191_433),
    .I0(n190_269),
    .I1(n190_141),
    .I2(current_freq[6]),
    .I3(n190_275) 
);
defparam n191_s429.INIT=16'h00EF;
  LUT4 n191_s430 (
    .F(n191_434),
    .I0(n190_43),
    .I1(current_freq[6]),
    .I2(n191_673),
    .I3(n190_999) 
);
defparam n191_s430.INIT=16'hD728;
  LUT3 n191_s431 (
    .F(n191_435),
    .I0(current_freq[5]),
    .I1(n191_672),
    .I2(n190_456) 
);
defparam n191_s431.INIT=8'h2B;
  LUT2 n191_s434 (
    .F(n191_438),
    .I0(current_freq[0]),
    .I1(current_freq[1]) 
);
defparam n191_s434.INIT=4'h8;
  LUT4 n191_s435 (
    .F(n191_439),
    .I0(current_freq[6]),
    .I1(current_freq[5]),
    .I2(current_freq[4]),
    .I3(n191_138) 
);
defparam n191_s435.INIT=16'h7000;
  LUT4 n191_s437 (
    .F(n191_441),
    .I0(current_freq[5]),
    .I1(n191_674),
    .I2(n191_84),
    .I3(n190_87) 
);
defparam n191_s437.INIT=16'h1000;
  LUT4 n190_s284 (
    .F(n190_288),
    .I0(n190_947),
    .I1(n190_340),
    .I2(n190_476),
    .I3(n190_198) 
);
defparam n190_s284.INIT=16'h000D;
  LUT4 n190_s285 (
    .F(n190_289),
    .I0(n190_951),
    .I1(n190_933),
    .I2(n190_201),
    .I3(current_freq[7]) 
);
defparam n190_s285.INIT=16'hB400;
  LUT2 n190_s286 (
    .F(n190_290),
    .I0(n190_478),
    .I1(n190_354) 
);
defparam n190_s286.INIT=4'h1;
  LUT3 n190_s287 (
    .F(n190_291),
    .I0(n190_66),
    .I1(n190_479),
    .I2(n190_374) 
);
defparam n190_s287.INIT=8'hE1;
  LUT4 n190_s288 (
    .F(n190_292),
    .I0(n190_1107),
    .I1(n190_480),
    .I2(n190_481),
    .I3(n190_482) 
);
defparam n190_s288.INIT=16'hF40B;
  LUT3 n190_s289 (
    .F(n190_293),
    .I0(n190_941),
    .I1(n190_297),
    .I2(n190_169) 
);
defparam n190_s289.INIT=8'h80;
  LUT4 n190_s290 (
    .F(n190_294),
    .I0(n190_197),
    .I1(n190_165),
    .I2(n190_196),
    .I3(n190_298) 
);
defparam n190_s290.INIT=16'hCEF5;
  LUT2 n190_s292 (
    .F(n190_296),
    .I0(n190_312),
    .I1(n190_357) 
);
defparam n190_s292.INIT=4'h8;
  LUT3 n190_s293 (
    .F(n190_297),
    .I0(n190_208),
    .I1(n190_1129),
    .I2(n190_358) 
);
defparam n190_s293.INIT=8'h3E;
  LUT4 n190_s294 (
    .F(n190_298),
    .I0(n190_208),
    .I1(current_freq[9]),
    .I2(n190_484),
    .I3(n190_356) 
);
defparam n190_s294.INIT=16'h3CEB;
  LUT2 n190_s295 (
    .F(n190_299),
    .I0(n190_312),
    .I1(n190_313) 
);
defparam n190_s295.INIT=4'h8;
  LUT4 n190_s296 (
    .F(n190_300),
    .I0(n190_311),
    .I1(n190_1129),
    .I2(n190_482),
    .I3(n190_485) 
);
defparam n190_s296.INIT=16'h0200;
  LUT4 n190_s297 (
    .F(n190_301),
    .I0(n190_307),
    .I1(n190_306),
    .I2(n190_486),
    .I3(n191_1157) 
);
defparam n190_s297.INIT=16'h0D00;
  LUT4 n190_s298 (
    .F(n190_302),
    .I0(n190_1129),
    .I1(n190_358),
    .I2(n191_1157),
    .I3(n190_1003) 
);
defparam n190_s298.INIT=16'h0700;
  LUT4 n190_s299 (
    .F(n190_303),
    .I0(n190_478),
    .I1(n190_488),
    .I2(n190_1047),
    .I3(current_freq[8]) 
);
defparam n190_s299.INIT=16'h0BF4;
  LUT3 n190_s300 (
    .F(n190_304),
    .I0(n190_66),
    .I1(n190_490),
    .I2(n190_368) 
);
defparam n190_s300.INIT=8'hE1;
  LUT4 n190_s301 (
    .F(n190_305),
    .I0(n190_340),
    .I1(n190_947),
    .I2(n190_1035),
    .I3(n190_492) 
);
defparam n190_s301.INIT=16'h4F00;
  LUT4 n190_s302 (
    .F(n190_306),
    .I0(n190_493),
    .I1(n190_997),
    .I2(n190_494),
    .I3(n190_1139) 
);
defparam n190_s302.INIT=16'hB000;
  LUT3 n190_s303 (
    .F(n190_307),
    .I0(n190_235),
    .I1(n190_965),
    .I2(n190_497) 
);
defparam n190_s303.INIT=8'hE8;
  LUT2 n190_s304 (
    .F(n190_308),
    .I0(n190_121),
    .I1(n190_995) 
);
defparam n190_s304.INIT=4'h4;
  LUT4 n190_s305 (
    .F(n190_309),
    .I0(n190_221),
    .I1(n190_498),
    .I2(n190_961),
    .I3(n190_1053) 
);
defparam n190_s305.INIT=16'h1000;
  LUT3 n190_s306 (
    .F(n190_310),
    .I0(n190_208),
    .I1(n190_1129),
    .I2(n190_358) 
);
defparam n190_s306.INIT=8'h01;
  LUT4 n190_s307 (
    .F(n190_311),
    .I0(n190_216),
    .I1(n190_501),
    .I2(n190_1185),
    .I3(n190_503) 
);
defparam n190_s307.INIT=16'h2FD0;
  LUT4 n190_s308 (
    .F(n190_312),
    .I0(n190_504),
    .I1(n190_505),
    .I2(n190_497),
    .I3(n190_384) 
);
defparam n190_s308.INIT=16'h320D;
  LUT4 n190_s309 (
    .F(n190_313),
    .I0(n190_506),
    .I1(n190_309),
    .I2(n190_507),
    .I3(n190_508) 
);
defparam n190_s309.INIT=16'h00F4;
  LUT4 n190_s310 (
    .F(n190_314),
    .I0(n190_165),
    .I1(n190_297),
    .I2(n190_1107),
    .I3(n190_298) 
);
defparam n190_s310.INIT=16'h35F3;
  LUT4 n190_s311 (
    .F(n190_315),
    .I0(n190_328),
    .I1(n190_329),
    .I2(n190_330),
    .I3(current_freq[3]) 
);
defparam n190_s311.INIT=16'hF400;
  LUT4 n190_s312 (
    .F(n190_316),
    .I0(n190_509),
    .I1(n190_510),
    .I2(n190_511),
    .I3(n190_512) 
);
defparam n190_s312.INIT=16'h000E;
  LUT4 n190_s313 (
    .F(n190_317),
    .I0(n190_1105),
    .I1(n190_325),
    .I2(n190_326),
    .I3(current_freq[4]) 
);
defparam n190_s313.INIT=16'h4B00;
  LUT4 n190_s314 (
    .F(n190_318),
    .I0(n190_513),
    .I1(current_freq[4]),
    .I2(n190_352),
    .I3(n190_514) 
);
defparam n190_s314.INIT=16'hE000;
  LUT4 n190_s315 (
    .F(n190_319),
    .I0(n190_1105),
    .I1(n190_949),
    .I2(current_freq[7]),
    .I3(n190_195) 
);
defparam n190_s315.INIT=16'h040B;
  LUT2 n190_s317 (
    .F(n190_321),
    .I0(current_freq[0]),
    .I1(n190_1105) 
);
defparam n190_s317.INIT=4'h8;
  LUT3 n190_s318 (
    .F(n190_322),
    .I0(n191_1157),
    .I1(n190_293),
    .I2(n190_294) 
);
defparam n190_s318.INIT=8'h40;
  LUT2 n190_s319 (
    .F(n190_323),
    .I0(current_freq[2]),
    .I1(current_freq[0]) 
);
defparam n190_s319.INIT=4'h4;
  LUT3 n190_s320 (
    .F(n190_324),
    .I0(current_freq[3]),
    .I1(n190_327),
    .I2(n190_187) 
);
defparam n190_s320.INIT=8'h8E;
  LUT4 n190_s321 (
    .F(n190_325),
    .I0(n190_516),
    .I1(n190_933),
    .I2(n190_517),
    .I3(current_freq[3]) 
);
defparam n190_s321.INIT=16'hE01F;
  LUT4 n190_s322 (
    .F(n190_326),
    .I0(n190_1129),
    .I1(n190_208),
    .I2(n190_519),
    .I3(n190_520) 
);
defparam n190_s322.INIT=16'hB04F;
  LUT4 n190_s323 (
    .F(n190_327),
    .I0(n190_1173),
    .I1(n190_1105),
    .I2(current_freq[2]),
    .I3(n190_522) 
);
defparam n190_s323.INIT=16'hEEF8;
  LUT4 n190_s324 (
    .F(n190_328),
    .I0(n190_305),
    .I1(n190_1155),
    .I2(n190_524),
    .I3(n190_1063) 
);
defparam n190_s324.INIT=16'h0B00;
  LUT4 n190_s325 (
    .F(n190_329),
    .I0(current_freq[1]),
    .I1(current_freq[0]),
    .I2(n190_66),
    .I3(n190_933) 
);
defparam n190_s325.INIT=16'h95F3;
  LUT4 n190_s326 (
    .F(n190_330),
    .I0(n190_1033),
    .I1(n190_305),
    .I2(n190_1153),
    .I3(n190_527) 
);
defparam n190_s326.INIT=16'h4F00;
  LUT2 n190_s327 (
    .F(n190_331),
    .I0(n190_315),
    .I1(n190_316) 
);
defparam n190_s327.INIT=4'h1;
  LUT4 n190_s328 (
    .F(n190_332),
    .I0(n190_528),
    .I1(current_freq[3]),
    .I2(n190_326),
    .I3(current_freq[4]) 
);
defparam n190_s328.INIT=16'hB24D;
  LUT4 n190_s329 (
    .F(n190_333),
    .I0(n190_1019),
    .I1(n190_119),
    .I2(n190_530),
    .I3(n190_531) 
);
defparam n190_s329.INIT=16'hEF10;
  LUT3 n190_s331 (
    .F(n190_335),
    .I0(n190_533),
    .I1(n190_534),
    .I2(n190_535) 
);
defparam n190_s331.INIT=8'h10;
  LUT3 n190_s332 (
    .F(n190_336),
    .I0(n190_213),
    .I1(n190_208),
    .I2(n190_536) 
);
defparam n190_s332.INIT=8'h07;
  LUT4 n190_s333 (
    .F(n190_337),
    .I0(n190_975),
    .I1(n190_538),
    .I2(n190_979),
    .I3(n190_540) 
);
defparam n190_s333.INIT=16'h004F;
  LUT4 n190_s336 (
    .F(n190_340),
    .I0(n190_532),
    .I1(n190_326),
    .I2(n190_533),
    .I3(n190_541) 
);
defparam n190_s336.INIT=16'h0700;
  LUT4 n190_s337 (
    .F(n190_341),
    .I0(n190_208),
    .I1(n190_213),
    .I2(current_freq[5]),
    .I3(n190_542) 
);
defparam n190_s337.INIT=16'h0770;
  LUT4 n190_s338 (
    .F(n190_342),
    .I0(n190_66),
    .I1(current_freq[4]),
    .I2(n190_543),
    .I3(n190_544) 
);
defparam n190_s338.INIT=16'hEB14;
  LUT4 n190_s341 (
    .F(n190_345),
    .I0(current_freq[9]),
    .I1(n190_166),
    .I2(current_freq[8]),
    .I3(n190_158) 
);
defparam n190_s341.INIT=16'hEEE0;
  LUT4 n190_s343 (
    .F(n190_347),
    .I0(current_freq[8]),
    .I1(n190_158),
    .I2(n190_289),
    .I3(n190_545) 
);
defparam n190_s343.INIT=16'h00E8;
  LUT3 n190_s345 (
    .F(n190_349),
    .I0(n190_363),
    .I1(n190_957),
    .I2(n190_209) 
);
defparam n190_s345.INIT=8'hB0;
  LUT2 n190_s346 (
    .F(n190_350),
    .I0(n190_370),
    .I1(n190_218) 
);
defparam n190_s346.INIT=4'h1;
  LUT4 n190_s348 (
    .F(n190_352),
    .I0(n190_549),
    .I1(n190_1151),
    .I2(n190_196),
    .I3(n190_197) 
);
defparam n190_s348.INIT=16'h3533;
  LUT3 n190_s349 (
    .F(n190_353),
    .I0(n190_513),
    .I1(current_freq[4]),
    .I2(n190_514) 
);
defparam n190_s349.INIT=8'hE0;
  LUT4 n190_s350 (
    .F(n190_354),
    .I0(n190_955),
    .I1(n190_66),
    .I2(current_freq[6]),
    .I3(n190_1021) 
);
defparam n190_s350.INIT=16'h020D;
  LUT4 n190_s351 (
    .F(n190_355),
    .I0(n190_66),
    .I1(n190_490),
    .I2(n190_368),
    .I3(current_freq[8]) 
);
defparam n190_s351.INIT=16'hE100;
  LUT3 n190_s352 (
    .F(n190_356),
    .I0(n190_66),
    .I1(n190_364),
    .I2(n190_365) 
);
defparam n190_s352.INIT=8'hE1;
  LUT4 n190_s353 (
    .F(n190_357),
    .I0(n190_552),
    .I1(n190_311),
    .I2(n190_508),
    .I3(n190_482) 
);
defparam n190_s353.INIT=16'h0004;
  LUT4 n190_s354 (
    .F(n190_358),
    .I0(n190_66),
    .I1(current_freq[9]),
    .I2(n190_553),
    .I3(n190_369) 
);
defparam n190_s354.INIT=16'hBE41;
  LUT4 n190_s355 (
    .F(n190_359),
    .I0(n190_554),
    .I1(n190_306),
    .I2(n190_307),
    .I3(n191_1157) 
);
defparam n190_s355.INIT=16'h004D;
  LUT2 n190_s356 (
    .F(n190_360),
    .I0(n190_555),
    .I1(n190_556) 
);
defparam n190_s356.INIT=4'h1;
  LUT2 n190_s357 (
    .F(n190_361),
    .I0(n190_557),
    .I1(n190_558) 
);
defparam n190_s357.INIT=4'h1;
  LUT4 n190_s358 (
    .F(n190_362),
    .I0(n190_66),
    .I1(n190_1077),
    .I2(n190_560),
    .I3(current_freq[3]) 
);
defparam n190_s358.INIT=16'hE100;
  LUT4 n190_s359 (
    .F(n190_363),
    .I0(n190_979),
    .I1(n190_561),
    .I2(n190_540),
    .I3(current_freq[4]) 
);
defparam n190_s359.INIT=16'h0D00;
  LUT4 n190_s360 (
    .F(n190_364),
    .I0(current_freq[7]),
    .I1(n190_368),
    .I2(n190_562),
    .I3(current_freq[8]) 
);
defparam n190_s360.INIT=16'h0EF1;
  LUT4 n190_s361 (
    .F(n190_365),
    .I0(n190_123),
    .I1(n190_563),
    .I2(current_freq[7]),
    .I3(n190_564) 
);
defparam n190_s361.INIT=16'hEB14;
  LUT4 n190_s362 (
    .F(n190_366),
    .I0(n190_123),
    .I1(n190_963),
    .I2(n190_566),
    .I3(current_freq[6]) 
);
defparam n190_s362.INIT=16'hE100;
  LUT4 n190_s363 (
    .F(n190_367),
    .I0(n190_567),
    .I1(n190_123),
    .I2(n190_568),
    .I3(current_freq[7]) 
);
defparam n190_s363.INIT=16'hD200;
  LUT4 n190_s364 (
    .F(n190_368),
    .I0(n190_123),
    .I1(current_freq[6]),
    .I2(n190_569),
    .I3(n190_568) 
);
defparam n190_s364.INIT=16'hBE41;
  LUT3 n190_s365 (
    .F(n190_369),
    .I0(n190_123),
    .I1(n190_380),
    .I2(n190_381) 
);
defparam n190_s365.INIT=8'hB4;
  LUT4 n190_s366 (
    .F(n190_370),
    .I0(n190_123),
    .I1(n190_981),
    .I2(n190_1195),
    .I3(current_freq[4]) 
);
defparam n190_s366.INIT=16'hE100;
  LUT4 n190_s367 (
    .F(n190_371),
    .I0(n190_572),
    .I1(n190_573),
    .I2(n190_574),
    .I3(n190_575) 
);
defparam n190_s367.INIT=16'hEB00;
  LUT4 n190_s368 (
    .F(n190_372),
    .I0(n190_576),
    .I1(n190_939),
    .I2(n190_577),
    .I3(n190_578) 
);
defparam n190_s368.INIT=16'h0D00;
  LUT4 n190_s369 (
    .F(n190_373),
    .I0(n190_1193),
    .I1(n190_574),
    .I2(n190_580),
    .I3(n190_581) 
);
defparam n190_s369.INIT=16'h0D00;
  LUT4 n190_s370 (
    .F(n190_374),
    .I0(n190_123),
    .I1(current_freq[5]),
    .I2(n190_582),
    .I3(n190_566) 
);
defparam n190_s370.INIT=16'hEB14;
  LUT4 n190_s371 (
    .F(n190_375),
    .I0(n190_123),
    .I1(n190_547),
    .I2(current_freq[5]),
    .I3(n190_548) 
);
defparam n190_s371.INIT=16'h010E;
  LUT4 n190_s372 (
    .F(n190_376),
    .I0(n190_583),
    .I1(n190_584),
    .I2(n190_235),
    .I3(n190_236) 
);
defparam n190_s372.INIT=16'hF100;
  LUT3 n190_s373 (
    .F(n190_377),
    .I0(n190_235),
    .I1(n190_965),
    .I2(n190_306) 
);
defparam n190_s373.INIT=8'h87;
  LUT4 n190_s375 (
    .F(n190_379),
    .I0(n190_585),
    .I1(current_freq[9]),
    .I2(n190_586),
    .I3(n190_234) 
);
defparam n190_s375.INIT=16'hC3BE;
  LUT4 n190_s376 (
    .F(n190_380),
    .I0(current_freq[7]),
    .I1(n190_564),
    .I2(n190_587),
    .I3(current_freq[8]) 
);
defparam n190_s376.INIT=16'h0DF2;
  LUT3 n190_s377 (
    .F(n190_381),
    .I0(n190_68),
    .I1(n190_588),
    .I2(n190_233) 
);
defparam n190_s377.INIT=8'hB4;
  LUT3 n190_s378 (
    .F(n190_382),
    .I0(n190_587),
    .I1(n190_390),
    .I2(n190_1087) 
);
defparam n190_s378.INIT=8'h0B;
  LUT4 n190_s379 (
    .F(n190_383),
    .I0(n190_68),
    .I1(n190_590),
    .I2(current_freq[8]),
    .I3(n190_232) 
);
defparam n190_s379.INIT=16'hEB14;
  LUT2 n190_s380 (
    .F(n190_384),
    .I0(n190_235),
    .I1(n190_965) 
);
defparam n190_s380.INIT=4'h9;
  LUT4 n190_s381 (
    .F(n190_385),
    .I0(n190_591),
    .I1(n190_592),
    .I2(n190_593),
    .I3(n190_594) 
);
defparam n190_s381.INIT=16'h000D;
  LUT4 n190_s382 (
    .F(n190_386),
    .I0(n190_595),
    .I1(n190_596),
    .I2(n190_597),
    .I3(n190_592) 
);
defparam n190_s382.INIT=16'h000B;
  LUT4 n190_s383 (
    .F(n190_387),
    .I0(n190_568),
    .I1(current_freq[6]),
    .I2(n190_566),
    .I3(current_freq[5]) 
);
defparam n190_s383.INIT=16'h0777;
  LUT4 n190_s384 (
    .F(n190_388),
    .I0(current_freq[7]),
    .I1(n190_564),
    .I2(current_freq[6]),
    .I3(n190_568) 
);
defparam n190_s384.INIT=16'hBBB0;
  LUT4 n190_s385 (
    .F(n190_389),
    .I0(n190_383),
    .I1(current_freq[9]),
    .I2(current_freq[8]),
    .I3(n190_381) 
);
defparam n190_s385.INIT=16'hD0DD;
  LUT4 n190_s386 (
    .F(n190_390),
    .I0(current_freq[8]),
    .I1(n190_381),
    .I2(current_freq[7]),
    .I3(n190_564) 
);
defparam n190_s386.INIT=16'hDD0D;
  LUT2 n190_s387 (
    .F(n190_391),
    .I0(current_freq[9]),
    .I1(n190_383) 
);
defparam n190_s387.INIT=4'h2;
  LUT4 n190_s388 (
    .F(n190_392),
    .I0(n190_598),
    .I1(n190_599),
    .I2(n190_600),
    .I3(n190_1139) 
);
defparam n190_s388.INIT=16'h3335;
  LUT4 n190_s389 (
    .F(n190_393),
    .I0(n190_600),
    .I1(n190_601),
    .I2(n190_602),
    .I3(n190_603) 
);
defparam n190_s389.INIT=16'h004F;
  LUT4 n190_s390 (
    .F(n190_394),
    .I0(n190_398),
    .I1(n190_1071),
    .I2(current_freq[4]),
    .I3(n190_438) 
);
defparam n190_s390.INIT=16'h010E;
  LUT4 n190_s391 (
    .F(n190_395),
    .I0(n190_398),
    .I1(n190_1069),
    .I2(current_freq[4]),
    .I3(n190_437) 
);
defparam n190_s391.INIT=16'hBE41;
  LUT4 n190_s392 (
    .F(n190_396),
    .I0(n190_398),
    .I1(current_freq[3]),
    .I2(n190_606),
    .I3(n190_438) 
);
defparam n190_s392.INIT=16'hEB14;
  LUT4 n190_s393 (
    .F(n190_397),
    .I0(n190_398),
    .I1(n190_607),
    .I2(current_freq[5]),
    .I3(n190_441) 
);
defparam n190_s393.INIT=16'hBE41;
  LUT4 n190_s394 (
    .F(n190_398),
    .I0(n190_493),
    .I1(n190_997),
    .I2(n190_494),
    .I3(n190_138) 
);
defparam n190_s394.INIT=16'h4F00;
  LUT4 n190_s395 (
    .F(n190_399),
    .I0(current_freq[6]),
    .I1(n190_609),
    .I2(n190_1135),
    .I3(n190_493) 
);
defparam n190_s395.INIT=16'h00EB;
  LUT4 n190_s396 (
    .F(n190_400),
    .I0(n190_266),
    .I1(n190_267),
    .I2(n190_611),
    .I3(n190_612) 
);
defparam n190_s396.INIT=16'hF40B;
  LUT4 n190_s397 (
    .F(n190_401),
    .I0(current_freq[5]),
    .I1(n190_260),
    .I2(n190_613),
    .I3(n190_441) 
);
defparam n190_s397.INIT=16'hFD54;
  LUT4 n190_s400 (
    .F(n190_404),
    .I0(n190_266),
    .I1(n190_267),
    .I2(n190_615),
    .I3(n190_445) 
);
defparam n190_s400.INIT=16'h4FB0;
  LUT4 n190_s401 (
    .F(n190_405),
    .I0(n190_138),
    .I1(n190_254),
    .I2(current_freq[9]),
    .I3(n190_1141) 
);
defparam n190_s401.INIT=16'h3001;
  LUT4 n190_s402 (
    .F(n190_406),
    .I0(n190_1139),
    .I1(n190_616),
    .I2(n190_1141),
    .I3(current_freq[9]) 
);
defparam n190_s402.INIT=16'h0230;
  LUT3 n190_s403 (
    .F(n190_407),
    .I0(n190_138),
    .I1(n190_1141),
    .I2(n190_617) 
);
defparam n190_s403.INIT=8'h3E;
  LUT4 n190_s404 (
    .F(n190_408),
    .I0(n191_216),
    .I1(n191_985),
    .I2(n190_618),
    .I3(n190_619) 
);
defparam n190_s404.INIT=16'h0BF4;
  LUT4 n190_s406 (
    .F(n190_410),
    .I0(n191_985),
    .I1(n190_620),
    .I2(n191_216),
    .I3(n190_621) 
);
defparam n190_s406.INIT=16'h303B;
  LUT4 n190_s408 (
    .F(n190_412),
    .I0(n190_623),
    .I1(n190_624),
    .I2(n190_625),
    .I3(n190_1163) 
);
defparam n190_s408.INIT=16'hB44B;
  LUT4 n190_s409 (
    .F(n190_413),
    .I0(n191_216),
    .I1(n191_985),
    .I2(n190_627),
    .I3(n191_601) 
);
defparam n190_s409.INIT=16'h4FB0;
  LUT4 n190_s411 (
    .F(n190_415),
    .I0(n190_629),
    .I1(n190_623),
    .I2(n190_630),
    .I3(n191_219) 
);
defparam n190_s411.INIT=16'h01FE;
  LUT4 n190_s412 (
    .F(n190_416),
    .I0(n191_216),
    .I1(n191_985),
    .I2(n190_631),
    .I3(n190_632) 
);
defparam n190_s412.INIT=16'hF40B;
  LUT4 n190_s413 (
    .F(n190_417),
    .I0(n190_633),
    .I1(n190_634),
    .I2(n190_635),
    .I3(current_freq[8]) 
);
defparam n190_s413.INIT=16'h8F70;
  LUT4 n190_s414 (
    .F(n190_418),
    .I0(n191_72),
    .I1(n190_636),
    .I2(current_freq[7]),
    .I3(n191_390) 
);
defparam n190_s414.INIT=16'hBE41;
  LUT4 n190_s415 (
    .F(n190_419),
    .I0(current_freq[6]),
    .I1(n190_637),
    .I2(n190_638),
    .I3(current_freq[7]) 
);
defparam n190_s415.INIT=16'h0EF1;
  LUT4 n190_s416 (
    .F(n190_420),
    .I0(n191_72),
    .I1(current_freq[6]),
    .I2(n190_639),
    .I3(n191_221) 
);
defparam n190_s416.INIT=16'hBE41;
  LUT4 n190_s417 (
    .F(n190_421),
    .I0(current_freq[8]),
    .I1(n190_640),
    .I2(n191_372),
    .I3(n190_418) 
);
defparam n190_s417.INIT=16'hFEA8;
  LUT4 n190_s418 (
    .F(n190_422),
    .I0(n191_72),
    .I1(n190_641),
    .I2(current_freq[8]),
    .I3(n191_391) 
);
defparam n190_s418.INIT=16'hEB14;
  LUT3 n190_s419 (
    .F(n190_423),
    .I0(n190_634),
    .I1(n190_633),
    .I2(n190_635) 
);
defparam n190_s419.INIT=8'h70;
  LUT4 n190_s420 (
    .F(n190_424),
    .I0(n190_73),
    .I1(current_freq[8]),
    .I2(n190_1043),
    .I3(n190_1161) 
);
defparam n190_s420.INIT=16'hD728;
  LUT4 n190_s421 (
    .F(n190_425),
    .I0(n190_73),
    .I1(current_freq[7]),
    .I2(n190_644),
    .I3(n190_416) 
);
defparam n190_s421.INIT=16'hD728;
  LUT4 n190_s422 (
    .F(n190_426),
    .I0(n190_645),
    .I1(n190_646),
    .I2(n190_647),
    .I3(n190_648) 
);
defparam n190_s422.INIT=16'h0001;
  LUT4 n190_s423 (
    .F(n190_427),
    .I0(n190_649),
    .I1(current_freq[3]),
    .I2(n190_650),
    .I3(n190_651) 
);
defparam n190_s423.INIT=16'h00D4;
  LUT4 n190_s424 (
    .F(n190_428),
    .I0(current_freq[6]),
    .I1(n190_652),
    .I2(n190_653),
    .I3(n190_646) 
);
defparam n190_s424.INIT=16'h00D4;
  LUT4 n190_s425 (
    .F(n190_429),
    .I0(current_freq[8]),
    .I1(n190_425),
    .I2(current_freq[7]),
    .I3(n190_654) 
);
defparam n190_s425.INIT=16'hB0BB;
  LUT4 n190_s426 (
    .F(n190_430),
    .I0(n191_599),
    .I1(n190_247),
    .I2(n190_73),
    .I3(n190_248) 
);
defparam n190_s426.INIT=16'hEE0F;
  LUT4 n190_s427 (
    .F(n190_431),
    .I0(n190_655),
    .I1(n190_73),
    .I2(current_freq[9]),
    .I3(n190_1161) 
);
defparam n190_s427.INIT=16'h0708;
  LUT4 n190_s428 (
    .F(n190_432),
    .I0(current_freq[8]),
    .I1(n190_1161),
    .I2(n190_1043),
    .I3(current_freq[9]) 
);
defparam n190_s428.INIT=16'hB24D;
  LUT4 n190_s429 (
    .F(n190_433),
    .I0(n190_656),
    .I1(n190_446),
    .I2(n190_657),
    .I3(current_freq[8]) 
);
defparam n190_s429.INIT=16'h0DF2;
  LUT3 n190_s430 (
    .F(n190_434),
    .I0(n190_658),
    .I1(n190_134),
    .I2(n190_654) 
);
defparam n190_s430.INIT=8'hD2;
  LUT4 n190_s431 (
    .F(n190_435),
    .I0(n190_659),
    .I1(n190_266),
    .I2(n190_611),
    .I3(n190_612) 
);
defparam n190_s431.INIT=16'hF20D;
  LUT4 n190_s432 (
    .F(n190_436),
    .I0(n190_659),
    .I1(n190_266),
    .I2(n190_661),
    .I3(n190_609) 
);
defparam n190_s432.INIT=16'hF20D;
  LUT4 n190_s433 (
    .F(n190_437),
    .I0(n190_266),
    .I1(n190_267),
    .I2(n190_662),
    .I3(n190_663) 
);
defparam n190_s433.INIT=16'hF40B;
  LUT4 n190_s434 (
    .F(n190_438),
    .I0(n190_266),
    .I1(n190_267),
    .I2(n190_664),
    .I3(n190_665) 
);
defparam n190_s434.INIT=16'hF40B;
  LUT4 n190_s435 (
    .F(n190_439),
    .I0(n190_267),
    .I1(n190_266),
    .I2(n190_1167),
    .I3(current_freq[0]) 
);
defparam n190_s435.INIT=16'h0D00;
  LUT4 n190_s436 (
    .F(n190_440),
    .I0(n190_667),
    .I1(current_freq[2]),
    .I2(n190_668),
    .I3(n190_669) 
);
defparam n190_s436.INIT=16'hC0CE;
  LUT4 n190_s437 (
    .F(n190_441),
    .I0(n190_266),
    .I1(n190_267),
    .I2(n190_670),
    .I3(n190_671) 
);
defparam n190_s437.INIT=16'hF40B;
  LUT3 n190_s438 (
    .F(n190_442),
    .I0(n190_672),
    .I1(n191_1157),
    .I2(n190_266) 
);
defparam n190_s438.INIT=8'h01;
  LUT4 n190_s439 (
    .F(n190_443),
    .I0(n190_673),
    .I1(n190_256),
    .I2(current_freq[7]),
    .I3(n190_435) 
);
defparam n190_s439.INIT=16'hBB0B;
  LUT4 n190_s440 (
    .F(n190_444),
    .I0(n190_674),
    .I1(n190_446),
    .I2(n190_442),
    .I3(current_freq[7]) 
);
defparam n190_s440.INIT=16'h0E01;
  LUT3 n190_s441 (
    .F(n190_445),
    .I0(n190_675),
    .I1(n190_134),
    .I2(n190_652) 
);
defparam n190_s441.INIT=8'hD2;
  LUT2 n190_s442 (
    .F(n190_446),
    .I0(n190_450),
    .I1(n190_451) 
);
defparam n190_s442.INIT=4'h4;
  LUT4 n190_s443 (
    .F(n190_447),
    .I0(n190_434),
    .I1(current_freq[8]),
    .I2(n190_674),
    .I3(n190_676) 
);
defparam n190_s443.INIT=16'h000D;
  LUT3 n190_s444 (
    .F(n190_448),
    .I0(current_freq[8]),
    .I1(n190_434),
    .I2(n190_657) 
);
defparam n190_s444.INIT=8'h4D;
  LUT4 n190_s445 (
    .F(n190_449),
    .I0(current_freq[7]),
    .I1(n190_654),
    .I2(n190_677),
    .I3(current_freq[8]) 
);
defparam n190_s445.INIT=16'hB04F;
  LUT4 n190_s446 (
    .F(n190_450),
    .I0(n190_678),
    .I1(n190_679),
    .I2(n190_680),
    .I3(n190_681) 
);
defparam n190_s446.INIT=16'h1F00;
  LUT4 n190_s447 (
    .F(n190_451),
    .I0(current_freq[6]),
    .I1(n190_612),
    .I2(current_freq[5]),
    .I3(n190_609) 
);
defparam n190_s447.INIT=16'hDD0D;
  LUT4 n190_s448 (
    .F(n190_452),
    .I0(n190_676),
    .I1(n190_674),
    .I2(current_freq[8]),
    .I3(n190_434) 
);
defparam n190_s448.INIT=16'h1001;
  LUT4 n190_s449 (
    .F(n190_453),
    .I0(current_freq[8]),
    .I1(n190_434),
    .I2(n190_657),
    .I3(n190_682) 
);
defparam n190_s449.INIT=16'h004D;
  LUT4 n190_s450 (
    .F(n190_454),
    .I0(n190_134),
    .I1(current_freq[9]),
    .I2(n191_1009),
    .I3(n190_424) 
);
defparam n190_s450.INIT=16'hC3BE;
  LUT3 n190_s451 (
    .F(n190_455),
    .I0(current_freq[4]),
    .I1(n190_280),
    .I2(n190_148) 
);
defparam n190_s451.INIT=8'h4D;
  LUT4 n190_s452 (
    .F(n190_456),
    .I0(n190_84),
    .I1(n190_991),
    .I2(n190_683),
    .I3(n190_280) 
);
defparam n190_s452.INIT=16'h4FB0;
  LUT2 n190_s453 (
    .F(n190_457),
    .I0(current_freq[6]),
    .I1(n191_673) 
);
defparam n190_s453.INIT=4'h9;
  LUT2 n190_s454 (
    .F(n190_458),
    .I0(current_freq[7]),
    .I1(n190_999) 
);
defparam n190_s454.INIT=4'h6;
  LUT4 n190_s455 (
    .F(n190_459),
    .I0(n190_84),
    .I1(n190_991),
    .I2(n190_684),
    .I3(n190_283) 
);
defparam n190_s455.INIT=16'hB04F;
  LUT4 n190_s456 (
    .F(n190_460),
    .I0(n190_685),
    .I1(n190_686),
    .I2(n190_84),
    .I3(n190_687) 
);
defparam n190_s456.INIT=16'hD700;
  LUT4 n190_s457 (
    .F(n190_461),
    .I0(n190_84),
    .I1(n190_991),
    .I2(n190_1187),
    .I3(current_freq[1]) 
);
defparam n190_s457.INIT=16'h004F;
  LUT4 n190_s458 (
    .F(n190_462),
    .I0(n190_688),
    .I1(n190_689),
    .I2(n190_144),
    .I3(n190_84) 
);
defparam n190_s458.INIT=16'hCCAC;
  LUT3 n190_s462 (
    .F(n190_466),
    .I0(n190_690),
    .I1(current_freq[3]),
    .I2(n190_469) 
);
defparam n190_s462.INIT=8'hB2;
  LUT3 n190_s463 (
    .F(n190_467),
    .I0(n190_691),
    .I1(n191_37),
    .I2(n191_146) 
);
defparam n190_s463.INIT=8'h78;
  LUT3 n190_s464 (
    .F(n190_468),
    .I0(current_freq[2]),
    .I1(n191_148),
    .I2(n190_1013) 
);
defparam n190_s464.INIT=8'h71;
  LUT4 n190_s465 (
    .F(n190_469),
    .I0(n191_37),
    .I1(n190_1111),
    .I2(current_freq[2]),
    .I3(n190_693) 
);
defparam n190_s465.INIT=16'hD728;
  LUT3 n190_s466 (
    .F(n190_470),
    .I0(n191_85),
    .I1(n191_86),
    .I2(n191_87) 
);
defparam n190_s466.INIT=8'h0B;
  LUT3 n190_s467 (
    .F(n190_471),
    .I0(n191_151),
    .I1(n191_85),
    .I2(n191_86) 
);
defparam n190_s467.INIT=8'h20;
  LUT4 n190_s468 (
    .F(n190_472),
    .I0(current_freq[8]),
    .I1(current_freq[9]),
    .I2(current_freq[2]),
    .I3(n191_148) 
);
defparam n190_s468.INIT=16'h0110;
  LUT4 n190_s471 (
    .F(n190_475),
    .I0(n190_1119),
    .I1(current_freq[1]),
    .I2(current_freq[0]),
    .I3(n191_88) 
);
defparam n190_s471.INIT=16'h2C00;
  LUT2 n191_s438 (
    .F(n191_442),
    .I0(current_freq[1]),
    .I1(n191_262) 
);
defparam n191_s438.INIT=4'h1;
  LUT3 n191_s439 (
    .F(n191_443),
    .I0(current_freq[1]),
    .I1(n191_64),
    .I2(current_freq[0]) 
);
defparam n191_s439.INIT=8'h10;
  LUT4 n191_s441 (
    .F(n191_445),
    .I0(current_freq[1]),
    .I1(n191_322),
    .I2(current_freq[2]),
    .I3(current_freq[0]) 
);
defparam n191_s441.INIT=16'hBBF0;
  LUT3 n191_s443 (
    .F(n191_447),
    .I0(current_freq[1]),
    .I1(n191_1121),
    .I2(current_freq[2]) 
);
defparam n191_s443.INIT=8'hE1;
  LUT4 n191_s444 (
    .F(n191_448),
    .I0(current_freq[1]),
    .I1(current_freq[0]),
    .I2(n191_209),
    .I3(n191_322) 
);
defparam n191_s444.INIT=16'hF395;
  LUT3 n191_s445 (
    .F(n191_449),
    .I0(current_freq[6]),
    .I1(n191_288),
    .I2(n191_289) 
);
defparam n191_s445.INIT=8'h41;
  LUT4 n191_s446 (
    .F(n191_450),
    .I0(n191_111),
    .I1(n191_676),
    .I2(current_freq[7]),
    .I3(n191_284) 
);
defparam n191_s446.INIT=16'h0E01;
  LUT4 n191_s447 (
    .F(n191_451),
    .I0(n191_111),
    .I1(n191_951),
    .I2(current_freq[5]),
    .I3(n191_168) 
);
defparam n191_s447.INIT=16'h0E01;
  LUT4 n191_s448 (
    .F(n191_452),
    .I0(n191_111),
    .I1(n191_678),
    .I2(current_freq[4]),
    .I3(n191_271) 
);
defparam n191_s448.INIT=16'h0E01;
  LUT4 n191_s449 (
    .F(n191_453),
    .I0(n191_111),
    .I1(n191_443),
    .I2(n191_967),
    .I3(n191_679) 
);
defparam n191_s449.INIT=16'h00F4;
  LUT4 n191_s450 (
    .F(n191_454),
    .I0(n191_111),
    .I1(n191_678),
    .I2(n191_271),
    .I3(current_freq[4]) 
);
defparam n191_s450.INIT=16'h1E00;
  LUT4 n191_s451 (
    .F(n191_455),
    .I0(n191_111),
    .I1(n191_951),
    .I2(n191_168),
    .I3(current_freq[5]) 
);
defparam n191_s451.INIT=16'h1E00;
  LUT3 n191_s453 (
    .F(n191_457),
    .I0(n191_682),
    .I1(n191_522),
    .I2(n191_531) 
);
defparam n191_s453.INIT=8'hE1;
  LUT4 n191_s454 (
    .F(n191_458),
    .I0(n191_993),
    .I1(n191_911),
    .I2(n191_327),
    .I3(n191_683) 
);
defparam n191_s454.INIT=16'h8700;
  LUT4 n191_s456 (
    .F(n191_460),
    .I0(n191_684),
    .I1(current_freq[2]),
    .I2(n191_209),
    .I3(current_freq[0]) 
);
defparam n191_s456.INIT=16'hACEE;
  LUT2 n191_s457 (
    .F(n191_461),
    .I0(current_freq[1]),
    .I1(n191_1129) 
);
defparam n191_s457.INIT=4'h1;
  LUT4 n191_s458 (
    .F(n191_462),
    .I0(n191_208),
    .I1(current_freq[1]),
    .I2(current_freq[0]),
    .I3(n191_209) 
);
defparam n191_s458.INIT=16'h5F63;
  LUT2 n191_s459 (
    .F(n191_463),
    .I0(current_freq[4]),
    .I1(n191_168) 
);
defparam n191_s459.INIT=4'h4;
  LUT4 n191_s460 (
    .F(n191_464),
    .I0(current_freq[4]),
    .I1(n191_317),
    .I2(n191_192),
    .I3(current_freq[5]) 
);
defparam n191_s460.INIT=16'hF10E;
  LUT4 n191_s461 (
    .F(n191_465),
    .I0(n191_463),
    .I1(n191_290),
    .I2(n191_686),
    .I3(n191_292) 
);
defparam n191_s461.INIT=16'hFE00;
  LUT3 n191_s462 (
    .F(n191_466),
    .I0(n191_115),
    .I1(current_freq[6]),
    .I2(n191_687) 
);
defparam n191_s462.INIT=8'h41;
  LUT4 n191_s463 (
    .F(n191_467),
    .I0(current_freq[3]),
    .I1(n191_460),
    .I2(n191_281),
    .I3(current_freq[4]) 
);
defparam n191_s463.INIT=16'h718E;
  LUT4 n191_s465 (
    .F(n191_469),
    .I0(n191_279),
    .I1(n191_115),
    .I2(n191_445),
    .I3(n191_688) 
);
defparam n191_s465.INIT=16'hFE00;
  LUT4 n191_s466 (
    .F(n191_470),
    .I0(n191_1169),
    .I1(n191_483),
    .I2(n191_689),
    .I3(n191_690) 
);
defparam n191_s466.INIT=16'hEF00;
  LUT4 n191_s467 (
    .F(n191_471),
    .I0(n191_279),
    .I1(n191_691),
    .I2(n191_281),
    .I3(current_freq[4]) 
);
defparam n191_s467.INIT=16'h4B00;
  LUT4 n191_s468 (
    .F(n191_472),
    .I0(n191_279),
    .I1(n191_466),
    .I2(n191_321),
    .I3(current_freq[7]) 
);
defparam n191_s468.INIT=16'h4B00;
  LUT4 n191_s469 (
    .F(n191_473),
    .I0(n191_279),
    .I1(n191_490),
    .I2(n191_197),
    .I3(current_freq[8]) 
);
defparam n191_s469.INIT=16'h4B00;
  LUT4 n191_s470 (
    .F(n191_474),
    .I0(n191_483),
    .I1(n191_692),
    .I2(n191_532),
    .I3(n191_693) 
);
defparam n191_s470.INIT=16'h4B00;
  LUT4 n191_s471 (
    .F(n191_475),
    .I0(n191_694),
    .I1(n191_695),
    .I2(n191_483),
    .I3(n191_338) 
);
defparam n191_s471.INIT=16'h0035;
  LUT4 n191_s472 (
    .F(n191_476),
    .I0(n191_483),
    .I1(n191_696),
    .I2(n191_327),
    .I3(n191_697) 
);
defparam n191_s472.INIT=16'h004B;
  LUT3 n191_s474 (
    .F(n191_478),
    .I0(n191_483),
    .I1(n191_692),
    .I2(n191_532) 
);
defparam n191_s474.INIT=8'hB4;
  LUT3 n191_s475 (
    .F(n191_479),
    .I0(n191_483),
    .I1(n191_329),
    .I2(n191_64) 
);
defparam n191_s475.INIT=8'h40;
  LUT3 n191_s477 (
    .F(n191_481),
    .I0(n191_698),
    .I1(n191_699),
    .I2(n191_700) 
);
defparam n191_s477.INIT=8'h10;
  LUT4 n191_s478 (
    .F(n191_482),
    .I0(n191_701),
    .I1(n191_702),
    .I2(n191_553),
    .I3(n191_580) 
);
defparam n191_s478.INIT=16'h0200;
  LUT4 n191_s479 (
    .F(n191_483),
    .I0(n191_112),
    .I1(n191_113),
    .I2(n191_704),
    .I3(n191_203) 
);
defparam n191_s479.INIT=16'h004F;
  LUT4 n191_s481 (
    .F(n191_485),
    .I0(n191_481),
    .I1(n191_482),
    .I2(n191_1157),
    .I3(n191_337) 
);
defparam n191_s481.INIT=16'h7F00;
  LUT4 n191_s482 (
    .F(n191_486),
    .I0(current_freq[7]),
    .I1(n191_197),
    .I2(n191_112),
    .I3(current_freq[8]) 
);
defparam n191_s482.INIT=16'h0DF2;
  LUT4 n191_s483 (
    .F(n191_487),
    .I0(n191_290),
    .I1(n191_291),
    .I2(n191_292),
    .I3(n191_298) 
);
defparam n191_s483.INIT=16'h4F00;
  LUT3 n191_s484 (
    .F(n191_488),
    .I0(n191_307),
    .I1(current_freq[8]),
    .I2(n191_472) 
);
defparam n191_s484.INIT=8'h0B;
  LUT3 n191_s486 (
    .F(n191_490),
    .I0(n191_115),
    .I1(current_freq[7]),
    .I2(n191_707) 
);
defparam n191_s486.INIT=8'h14;
  LUT3 n191_s487 (
    .F(n191_491),
    .I0(n191_708),
    .I1(n191_698),
    .I2(n191_567) 
);
defparam n191_s487.INIT=8'hE3;
  LUT3 n191_s488 (
    .F(n191_492),
    .I0(n191_553),
    .I1(n191_709),
    .I2(n191_1099) 
);
defparam n191_s488.INIT=8'h10;
  LUT4 n191_s490 (
    .F(n191_494),
    .I0(current_freq[8]),
    .I1(n191_196),
    .I2(n191_112),
    .I3(n191_711) 
);
defparam n191_s490.INIT=16'hBBB2;
  LUT4 n191_s491 (
    .F(n191_495),
    .I0(n191_1043),
    .I1(n191_340),
    .I2(n191_341),
    .I3(n191_342) 
);
defparam n191_s491.INIT=16'h0001;
  LUT4 n191_s492 (
    .F(n191_496),
    .I0(n191_713),
    .I1(n191_353),
    .I2(n191_352),
    .I3(n191_351) 
);
defparam n191_s492.INIT=16'h0007;
  LUT4 n191_s495 (
    .F(n191_499),
    .I0(n191_715),
    .I1(n191_83),
    .I2(n191_209),
    .I3(n191_1001) 
);
defparam n191_s495.INIT=16'h3500;
  LUT4 n191_s496 (
    .F(n191_500),
    .I0(n191_209),
    .I1(current_freq[2]),
    .I2(n191_718),
    .I3(n191_941) 
);
defparam n191_s496.INIT=16'hEB14;
  LUT4 n191_s499 (
    .F(n191_503),
    .I0(current_freq[1]),
    .I1(current_freq[2]),
    .I2(n191_504),
    .I3(n191_1129) 
);
defparam n191_s499.INIT=16'hD8B8;
  LUT2 n191_s500 (
    .F(n191_504),
    .I0(current_freq[3]),
    .I1(n191_462) 
);
defparam n191_s500.INIT=4'h6;
  LUT4 n191_s501 (
    .F(n191_505),
    .I0(current_freq[3]),
    .I1(n191_499),
    .I2(n191_500),
    .I3(current_freq[4]) 
);
defparam n191_s501.INIT=16'h17E8;
  LUT4 n191_s503 (
    .F(n191_507),
    .I0(n191_208),
    .I1(n191_721),
    .I2(current_freq[2]),
    .I3(n191_722) 
);
defparam n191_s503.INIT=16'h28D7;
  LUT2 n191_s504 (
    .F(n191_508),
    .I0(n191_545),
    .I1(n191_723) 
);
defparam n191_s504.INIT=4'h1;
  LUT4 n191_s505 (
    .F(n191_509),
    .I0(n191_209),
    .I1(current_freq[4]),
    .I2(n191_724),
    .I3(n191_725) 
);
defparam n191_s505.INIT=16'hBE41;
  LUT3 n191_s507 (
    .F(n191_511),
    .I0(n191_548),
    .I1(n191_344),
    .I2(current_freq[5]) 
);
defparam n191_s507.INIT=8'hB0;
  LUT4 n191_s508 (
    .F(n191_512),
    .I0(n191_545),
    .I1(n191_723),
    .I2(current_freq[5]),
    .I3(n191_509) 
);
defparam n191_s508.INIT=16'h00F1;
  LUT4 n191_s509 (
    .F(n191_513),
    .I0(n191_344),
    .I1(n191_726),
    .I2(n191_727),
    .I3(current_freq[6]) 
);
defparam n191_s509.INIT=16'h008F;
  LUT4 n191_s510 (
    .F(n191_514),
    .I0(n191_728),
    .I1(n191_576),
    .I2(n191_729),
    .I3(current_freq[6]) 
);
defparam n191_s510.INIT=16'h0BF4;
  LUT4 n191_s511 (
    .F(n191_515),
    .I0(n191_208),
    .I1(n191_730),
    .I2(current_freq[5]),
    .I3(n191_731) 
);
defparam n191_s511.INIT=16'hD728;
  LUT3 n191_s512 (
    .F(n191_516),
    .I0(n191_545),
    .I1(n191_723),
    .I2(n191_509) 
);
defparam n191_s512.INIT=8'h01;
  LUT4 n191_s513 (
    .F(n191_517),
    .I0(n191_209),
    .I1(n191_1005),
    .I2(n191_725),
    .I3(current_freq[5]) 
);
defparam n191_s513.INIT=16'h1E00;
  LUT4 n191_s515 (
    .F(n191_519),
    .I0(n191_208),
    .I1(n191_734),
    .I2(current_freq[4]),
    .I3(n191_735) 
);
defparam n191_s515.INIT=16'h7D82;
  LUT3 n191_s516 (
    .F(n191_520),
    .I0(n191_736),
    .I1(n191_737),
    .I2(n191_738) 
);
defparam n191_s516.INIT=8'h1E;
  LUT4 n191_s517 (
    .F(n191_521),
    .I0(n191_1091),
    .I1(n191_701),
    .I2(n191_553),
    .I3(n191_740) 
);
defparam n191_s517.INIT=16'h0400;
  LUT4 n191_s518 (
    .F(n191_522),
    .I0(n191_204),
    .I1(n191_977),
    .I2(n191_1029),
    .I3(n191_1075) 
);
defparam n191_s518.INIT=16'hB000;
  LUT4 n191_s519 (
    .F(n191_523),
    .I0(n191_1157),
    .I1(n191_698),
    .I2(n191_700),
    .I3(n191_699) 
);
defparam n191_s519.INIT=16'h30DF;
  LUT4 n191_s521 (
    .F(n191_525),
    .I0(n191_209),
    .I1(n191_742),
    .I2(current_freq[7]),
    .I3(n191_743) 
);
defparam n191_s521.INIT=16'hBE41;
  LUT2 n191_s522 (
    .F(n191_526),
    .I0(current_freq[8]),
    .I1(current_freq[9]) 
);
defparam n191_s522.INIT=4'h1;
  LUT3 n191_s523 (
    .F(n191_527),
    .I0(current_freq[9]),
    .I1(n191_525),
    .I2(current_freq[8]) 
);
defparam n191_s523.INIT=8'h40;
  LUT2 n191_s524 (
    .F(n191_528),
    .I0(current_freq[9]),
    .I1(n191_525) 
);
defparam n191_s524.INIT=4'h4;
  LUT2 n191_s525 (
    .F(n191_529),
    .I0(n191_204),
    .I1(n191_977) 
);
defparam n191_s525.INIT=4'h4;
  LUT4 n191_s526 (
    .F(n191_530),
    .I0(n191_553),
    .I1(n191_1093),
    .I2(n191_1071),
    .I3(n191_491) 
);
defparam n191_s526.INIT=16'h4B00;
  LUT4 n191_s527 (
    .F(n191_531),
    .I0(n191_553),
    .I1(n191_746),
    .I2(n191_740),
    .I3(n191_520) 
);
defparam n191_s527.INIT=16'hBF40;
  LUT4 n191_s528 (
    .F(n191_532),
    .I0(n191_204),
    .I1(n191_977),
    .I2(n191_747),
    .I3(n191_559) 
);
defparam n191_s528.INIT=16'hB04F;
  LUT4 n191_s529 (
    .F(n191_533),
    .I0(n191_352),
    .I1(n191_995),
    .I2(n191_353),
    .I3(n191_206) 
);
defparam n191_s529.INIT=16'h1000;
  LUT3 n191_s530 (
    .F(n191_534),
    .I0(n191_482),
    .I1(n191_1157),
    .I2(n191_209) 
);
defparam n191_s530.INIT=8'h0E;
  LUT2 n191_s533 (
    .F(n191_537),
    .I0(current_freq[8]),
    .I1(n191_1089) 
);
defparam n191_s533.INIT=4'h1;
  LUT3 n191_s534 (
    .F(n191_538),
    .I0(current_freq[7]),
    .I1(n191_324),
    .I2(current_freq[8]) 
);
defparam n191_s534.INIT=8'hBD;
  LUT4 n191_s535 (
    .F(n191_539),
    .I0(n191_204),
    .I1(n191_977),
    .I2(n191_1077),
    .I3(n191_525) 
);
defparam n191_s535.INIT=16'h004F;
  LUT2 n191_s536 (
    .F(n191_540),
    .I0(n191_1089),
    .I1(current_freq[8]) 
);
defparam n191_s536.INIT=4'h4;
  LUT3 n191_s537 (
    .F(n191_541),
    .I0(current_freq[7]),
    .I1(current_freq[8]),
    .I2(n191_324) 
);
defparam n191_s537.INIT=8'hE7;
  LUT3 n191_s538 (
    .F(n191_542),
    .I0(n191_1077),
    .I1(n191_525),
    .I2(current_freq[8]) 
);
defparam n191_s538.INIT=8'hE3;
  LUT4 n191_s539 (
    .F(n191_543),
    .I0(n191_209),
    .I1(n191_514),
    .I2(n191_515),
    .I3(current_freq[7]) 
);
defparam n191_s539.INIT=16'h1E00;
  LUT4 n191_s540 (
    .F(n191_544),
    .I0(n191_1157),
    .I1(n191_525),
    .I2(n191_206),
    .I3(n191_1079) 
);
defparam n191_s540.INIT=16'h4000;
  LUT4 n191_s541 (
    .F(n191_545),
    .I0(n191_209),
    .I1(n191_720),
    .I2(current_freq[4]),
    .I3(n191_507) 
);
defparam n191_s541.INIT=16'h0B04;
  LUT4 n191_s542 (
    .F(n191_546),
    .I0(n191_750),
    .I1(n191_209),
    .I2(n191_751),
    .I3(current_freq[3]) 
);
defparam n191_s542.INIT=16'h1E00;
  LUT4 n191_s543 (
    .F(n191_547),
    .I0(n191_925),
    .I1(n191_209),
    .I2(n191_519),
    .I3(current_freq[6]) 
);
defparam n191_s543.INIT=16'h2D00;
  LUT4 n191_s544 (
    .F(n191_548),
    .I0(n191_209),
    .I1(n191_720),
    .I2(n191_507),
    .I3(current_freq[4]) 
);
defparam n191_s544.INIT=16'h4B00;
  LUT4 n191_s546 (
    .F(n191_550),
    .I0(n191_1003),
    .I1(n191_209),
    .I2(current_freq[5]),
    .I3(n191_725) 
);
defparam n191_s546.INIT=16'h0D02;
  LUT4 n191_s547 (
    .F(n191_551),
    .I0(current_freq[7]),
    .I1(n191_743),
    .I2(n191_359),
    .I3(n191_754) 
);
defparam n191_s547.INIT=16'hBBB2;
  LUT4 n191_s548 (
    .F(n191_552),
    .I0(n191_208),
    .I1(n191_755),
    .I2(current_freq[7]),
    .I3(n191_756) 
);
defparam n191_s548.INIT=16'h7D82;
  LUT4 n191_s549 (
    .F(n191_553),
    .I0(n191_359),
    .I1(n191_757),
    .I2(n191_578),
    .I3(n191_579) 
);
defparam n191_s549.INIT=16'h004F;
  LUT3 n191_s550 (
    .F(n191_554),
    .I0(n191_709),
    .I1(n191_491),
    .I2(n191_1099) 
);
defparam n191_s550.INIT=8'h40;
  LUT3 n191_s553 (
    .F(n191_557),
    .I0(n191_757),
    .I1(n191_359),
    .I2(n191_578) 
);
defparam n191_s553.INIT=8'hD0;
  LUT4 n191_s554 (
    .F(n191_558),
    .I0(n191_208),
    .I1(current_freq[8]),
    .I2(n191_761),
    .I3(n191_762) 
);
defparam n191_s554.INIT=16'hD728;
  LUT4 n191_s555 (
    .F(n191_559),
    .I0(n191_1091),
    .I1(n191_553),
    .I2(n191_740),
    .I3(n191_701) 
);
defparam n191_s555.INIT=16'hEF30;
  LUT4 n191_s556 (
    .F(n191_560),
    .I0(n191_764),
    .I1(n191_765),
    .I2(n191_766),
    .I3(n191_1139) 
);
defparam n191_s556.INIT=16'h5333;
  LUT3 n191_s557 (
    .F(n191_561),
    .I0(n191_767),
    .I1(current_freq[3]),
    .I2(n191_768) 
);
defparam n191_s557.INIT=8'h0D;
  LUT4 n191_s559 (
    .F(n191_563),
    .I0(n191_735),
    .I1(current_freq[4]),
    .I2(n191_769),
    .I3(n191_770) 
);
defparam n191_s559.INIT=16'h000D;
  LUT4 n191_s560 (
    .F(n191_564),
    .I0(current_freq[5]),
    .I1(n191_731),
    .I2(n191_735),
    .I3(current_freq[4]) 
);
defparam n191_s560.INIT=16'hD4DD;
  LUT4 n191_s561 (
    .F(n191_565),
    .I0(n191_119),
    .I1(current_freq[5]),
    .I2(n191_362),
    .I3(n191_361) 
);
defparam n191_s561.INIT=16'hEB14;
  LUT3 n191_s562 (
    .F(n191_566),
    .I0(n191_738),
    .I1(n191_771),
    .I2(n191_1137) 
);
defparam n191_s562.INIT=8'h80;
  LUT4 n191_s563 (
    .F(n191_567),
    .I0(n191_1139),
    .I1(n191_772),
    .I2(current_freq[9]),
    .I3(n191_368) 
);
defparam n191_s563.INIT=16'hC3BE;
  LUT4 n191_s564 (
    .F(n191_568),
    .I0(n191_773),
    .I1(current_freq[9]),
    .I2(n191_774),
    .I3(n191_775) 
);
defparam n191_s564.INIT=16'h000D;
  LUT4 n191_s566 (
    .F(n191_570),
    .I0(current_freq[8]),
    .I1(n191_762),
    .I2(n191_776),
    .I3(n191_777) 
);
defparam n191_s566.INIT=16'h00B2;
  LUT4 n191_s567 (
    .F(n191_571),
    .I0(n191_1157),
    .I1(n191_738),
    .I2(n191_771),
    .I3(n191_1137) 
);
defparam n191_s567.INIT=16'h4000;
  LUT2 n191_s568 (
    .F(n191_572),
    .I0(current_freq[7]),
    .I1(n191_743) 
);
defparam n191_s568.INIT=4'h2;
  LUT4 n191_s569 (
    .F(n191_573),
    .I0(current_freq[8]),
    .I1(n191_552),
    .I2(current_freq[6]),
    .I3(n191_515) 
);
defparam n191_s569.INIT=16'hDD0D;
  LUT4 n191_s570 (
    .F(n191_574),
    .I0(current_freq[2]),
    .I1(n191_718),
    .I2(n191_941),
    .I3(n191_778) 
);
defparam n191_s570.INIT=16'h0017;
  LUT4 n191_s571 (
    .F(n191_575),
    .I0(current_freq[4]),
    .I1(n191_725),
    .I2(current_freq[3]),
    .I3(n191_507) 
);
defparam n191_s571.INIT=16'hB0BB;
  LUT4 n191_s572 (
    .F(n191_576),
    .I0(current_freq[5]),
    .I1(n191_519),
    .I2(current_freq[4]),
    .I3(n191_725) 
);
defparam n191_s572.INIT=16'hDD0D;
  LUT4 n191_s573 (
    .F(n191_577),
    .I0(current_freq[6]),
    .I1(n191_515),
    .I2(current_freq[5]),
    .I3(n191_519) 
);
defparam n191_s573.INIT=16'hB0BB;
  LUT4 n191_s574 (
    .F(n191_578),
    .I0(current_freq[8]),
    .I1(n191_552),
    .I2(current_freq[7]),
    .I3(n191_743) 
);
defparam n191_s574.INIT=16'hB2BB;
  LUT2 n191_s575 (
    .F(n191_579),
    .I0(current_freq[9]),
    .I1(n191_558) 
);
defparam n191_s575.INIT=4'h2;
  LUT4 n191_s576 (
    .F(n191_580),
    .I0(n191_773),
    .I1(n191_779),
    .I2(n191_780),
    .I3(n191_523) 
);
defparam n191_s576.INIT=16'h9000;
  LUT4 n191_s577 (
    .F(n191_581),
    .I0(n191_558),
    .I1(current_freq[9]),
    .I2(n191_1157),
    .I3(n191_701) 
);
defparam n191_s577.INIT=16'h0D00;
  LUT4 n191_s579 (
    .F(n191_583),
    .I0(current_freq[3]),
    .I1(n190_650),
    .I2(n190_649),
    .I3(current_freq[4]) 
);
defparam n191_s579.INIT=16'h718E;
  LUT3 n191_s580 (
    .F(n191_584),
    .I0(n191_784),
    .I1(n191_785),
    .I2(n191_786) 
);
defparam n191_s580.INIT=8'h01;
  LUT3 n191_s581 (
    .F(n191_585),
    .I0(current_freq[3]),
    .I1(n191_787),
    .I2(n191_788) 
);
defparam n191_s581.INIT=8'h71;
  LUT3 n191_s582 (
    .F(n191_586),
    .I0(n191_1145),
    .I1(n191_1049),
    .I2(n190_650) 
);
defparam n191_s582.INIT=8'h4B;
  LUT4 n191_s584 (
    .F(n191_588),
    .I0(n190_130),
    .I1(n190_131),
    .I2(n191_1055),
    .I3(n190_247) 
);
defparam n191_s584.INIT=16'h00B0;
  LUT3 n191_s585 (
    .F(n191_589),
    .I0(current_freq[4]),
    .I1(n190_238),
    .I2(n190_133) 
);
defparam n191_s585.INIT=8'h90;
  LUT3 n191_s586 (
    .F(n191_590),
    .I0(current_freq[4]),
    .I1(n191_791),
    .I2(n191_584) 
);
defparam n191_s586.INIT=8'h17;
  LUT4 n191_s588 (
    .F(n191_592),
    .I0(n191_593),
    .I1(current_freq[8]),
    .I2(current_freq[7]),
    .I3(n191_792) 
);
defparam n191_s588.INIT=16'hD0DD;
  LUT3 n191_s589 (
    .F(n191_593),
    .I0(n191_1145),
    .I1(n190_658),
    .I2(n190_654) 
);
defparam n191_s589.INIT=8'hB4;
  LUT4 n191_s590 (
    .F(n191_594),
    .I0(n191_1145),
    .I1(n190_675),
    .I2(n190_652),
    .I3(current_freq[7]) 
);
defparam n191_s590.INIT=16'h4B00;
  LUT2 n191_s591 (
    .F(n191_595),
    .I0(n191_981),
    .I1(n191_793) 
);
defparam n191_s591.INIT=4'h2;
  LUT4 n191_s594 (
    .F(n191_598),
    .I0(n191_981),
    .I1(n191_781),
    .I2(n190_431),
    .I3(n191_793) 
);
defparam n191_s594.INIT=16'h03FE;
  LUT4 n191_s595 (
    .F(n191_599),
    .I0(n190_130),
    .I1(n190_131),
    .I2(n191_1053),
    .I3(n191_796) 
);
defparam n191_s595.INIT=16'h4F00;
  LUT4 n191_s596 (
    .F(n191_600),
    .I0(current_freq[3]),
    .I1(n191_797),
    .I2(n190_412),
    .I3(n191_798) 
);
defparam n191_s596.INIT=16'hD4F5;
  LUT3 n191_s597 (
    .F(n191_601),
    .I0(n190_623),
    .I1(n191_1023),
    .I2(n191_379) 
);
defparam n191_s597.INIT=8'hB4;
  LUT2 n191_s598 (
    .F(n191_602),
    .I0(current_freq[5]),
    .I1(n190_415) 
);
defparam n191_s598.INIT=4'h4;
  LUT4 n191_s599 (
    .F(n191_603),
    .I0(current_freq[6]),
    .I1(n190_632),
    .I2(current_freq[5]),
    .I3(n190_415) 
);
defparam n191_s599.INIT=16'hDD0D;
  LUT4 n191_s600 (
    .F(n191_604),
    .I0(current_freq[7]),
    .I1(n190_420),
    .I2(current_freq[6]),
    .I3(n190_632) 
);
defparam n191_s600.INIT=16'hB2BB;
  LUT2 n191_s601 (
    .F(n191_605),
    .I0(current_freq[9]),
    .I1(n190_422) 
);
defparam n191_s601.INIT=4'h4;
  LUT4 n191_s602 (
    .F(n191_606),
    .I0(n191_800),
    .I1(n191_236),
    .I2(n191_419),
    .I3(current_freq[8]) 
);
defparam n191_s602.INIT=16'h0DF2;
  LUT4 n191_s603 (
    .F(n191_607),
    .I0(n191_945),
    .I1(n191_802),
    .I2(n191_72),
    .I3(current_freq[9]) 
);
defparam n191_s603.INIT=16'h010E;
  LUT4 n191_s613 (
    .F(n191_617),
    .I0(n191_235),
    .I1(n191_415),
    .I2(n191_416),
    .I3(n191_236) 
);
defparam n191_s613.INIT=16'h0001;
  LUT4 n191_s614 (
    .F(n191_618),
    .I0(n191_238),
    .I1(n191_1125),
    .I2(n191_381),
    .I3(n191_240) 
);
defparam n191_s614.INIT=16'h13FC;
  LUT2 n191_s615 (
    .F(n191_619),
    .I0(current_freq[3]),
    .I1(n191_398) 
);
defparam n191_s615.INIT=4'h6;
  LUT4 n191_s616 (
    .F(n191_620),
    .I0(n191_236),
    .I1(n191_800),
    .I2(n191_239),
    .I3(n191_238) 
);
defparam n191_s616.INIT=16'h4F00;
  LUT4 n191_s619 (
    .F(n191_623),
    .I0(n191_809),
    .I1(current_freq[5]),
    .I2(n191_387),
    .I3(current_freq[6]) 
);
defparam n191_s619.INIT=16'h718E;
  LUT4 n191_s620 (
    .F(n191_624),
    .I0(n191_73),
    .I1(current_freq[5]),
    .I2(n191_810),
    .I3(n191_400) 
);
defparam n191_s620.INIT=16'hEB14;
  LUT4 n191_s621 (
    .F(n191_625),
    .I0(n191_235),
    .I1(n191_415),
    .I2(n191_236),
    .I3(current_freq[7]) 
);
defparam n191_s621.INIT=16'h01FE;
  LUT4 n191_s622 (
    .F(n191_626),
    .I0(n191_73),
    .I1(n191_1021),
    .I2(current_freq[6]),
    .I3(n191_402) 
);
defparam n191_s622.INIT=16'hEB14;
  LUT4 n191_s623 (
    .F(n191_627),
    .I0(n191_418),
    .I1(current_freq[8]),
    .I2(current_freq[9]),
    .I3(n191_417) 
);
defparam n191_s623.INIT=16'h4FF7;
  LUT3 n191_s624 (
    .F(n191_628),
    .I0(current_freq[8]),
    .I1(current_freq[9]),
    .I2(n191_418) 
);
defparam n191_s624.INIT=8'h01;
  LUT4 n191_s626 (
    .F(n191_630),
    .I0(current_freq[8]),
    .I1(n191_418),
    .I2(current_freq[9]),
    .I3(n191_417) 
);
defparam n191_s626.INIT=16'hFD4B;
  LUT4 n191_s627 (
    .F(n191_631),
    .I0(n191_239),
    .I1(n191_238),
    .I2(n191_812),
    .I3(n191_417) 
);
defparam n191_s627.INIT=16'h00B0;
  LUT3 n191_s628 (
    .F(n191_632),
    .I0(current_freq[8]),
    .I1(n191_417),
    .I2(n191_418) 
);
defparam n191_s628.INIT=8'hBD;
  LUT3 n191_s629 (
    .F(n191_633),
    .I0(n191_1117),
    .I1(current_freq[1]),
    .I2(current_freq[2]) 
);
defparam n191_s629.INIT=8'hB4;
  LUT3 n191_s630 (
    .F(n191_634),
    .I0(n191_134),
    .I1(n191_135),
    .I2(n191_959) 
);
defparam n191_s630.INIT=8'hB0;
  LUT4 n191_s631 (
    .F(n191_635),
    .I0(n190_43),
    .I1(current_freq[1]),
    .I2(current_freq[0]),
    .I3(n190_81) 
);
defparam n191_s631.INIT=16'h635F;
  LUT4 n191_s632 (
    .F(n191_636),
    .I0(n191_961),
    .I1(n191_265),
    .I2(current_freq[2]),
    .I3(n191_1117) 
);
defparam n191_s632.INIT=16'hBBB0;
  LUT4 n191_s633 (
    .F(n191_637),
    .I0(n191_1117),
    .I1(n191_813),
    .I2(n191_636),
    .I3(n191_957) 
);
defparam n191_s633.INIT=16'hAB89;
  LUT4 n191_s636 (
    .F(n191_640),
    .I0(n191_134),
    .I1(n191_135),
    .I2(n191_427),
    .I3(n191_957) 
);
defparam n191_s636.INIT=16'hB080;
  LUT4 n191_s637 (
    .F(n191_641),
    .I0(n191_957),
    .I1(n191_963),
    .I2(n191_427),
    .I3(n191_814) 
);
defparam n191_s637.INIT=16'h03FE;
  LUT3 n191_s638 (
    .F(n191_642),
    .I0(n191_961),
    .I1(current_freq[4]),
    .I2(n191_242) 
);
defparam n191_s638.INIT=8'h14;
  LUT4 n191_s640 (
    .F(n191_644),
    .I0(current_freq[3]),
    .I1(n191_815),
    .I2(n191_816),
    .I3(n191_135) 
);
defparam n191_s640.INIT=16'h9000;
  LUT2 n191_s641 (
    .F(n191_645),
    .I0(n191_243),
    .I1(n191_244) 
);
defparam n191_s641.INIT=4'h4;
  LUT3 n191_s642 (
    .F(n191_646),
    .I0(n191_961),
    .I1(current_freq[5]),
    .I2(n191_1041) 
);
defparam n191_s642.INIT=8'h14;
  LUT2 n191_s643 (
    .F(n191_647),
    .I0(current_freq[7]),
    .I1(n191_818) 
);
defparam n191_s643.INIT=4'h9;
  LUT2 n191_s644 (
    .F(n191_648),
    .I0(current_freq[6]),
    .I1(n191_819) 
);
defparam n191_s644.INIT=4'h6;
  LUT4 n191_s646 (
    .F(n191_650),
    .I0(current_freq[7]),
    .I1(n191_246),
    .I2(n191_818),
    .I3(current_freq[8]) 
);
defparam n191_s646.INIT=16'hB24D;
  LUT4 n191_s648 (
    .F(n191_652),
    .I0(n191_1151),
    .I1(n191_820),
    .I2(n191_130),
    .I3(n191_905) 
);
defparam n191_s648.INIT=16'hC5CC;
  LUT4 n191_s649 (
    .F(n191_653),
    .I0(n191_933),
    .I1(n191_1101),
    .I2(n191_1151),
    .I3(n191_1085) 
);
defparam n191_s649.INIT=16'hC3B1;
  LUT4 n191_s652 (
    .F(n191_656),
    .I0(n191_228),
    .I1(n191_229),
    .I2(n191_823),
    .I3(n191_824) 
);
defparam n191_s652.INIT=16'h4F00;
  LUT4 n191_s653 (
    .F(n191_657),
    .I0(n191_228),
    .I1(n191_229),
    .I2(n191_230),
    .I3(n191_403) 
);
defparam n191_s653.INIT=16'h004F;
  LUT4 n191_s654 (
    .F(n191_658),
    .I0(n191_648),
    .I1(n191_634),
    .I2(n191_961),
    .I3(n191_432) 
);
defparam n191_s654.INIT=16'hFD02;
  LUT3 n191_s657 (
    .F(n191_661),
    .I0(n191_662),
    .I1(current_freq[9]),
    .I2(current_freq[8]) 
);
defparam n191_s657.INIT=8'hA2;
  LUT3 n191_s658 (
    .F(n191_662),
    .I0(n191_75),
    .I1(n191_650),
    .I2(n191_245) 
);
defparam n191_s658.INIT=8'hD2;
  LUT4 n191_s659 (
    .F(n191_663),
    .I0(n191_232),
    .I1(n191_987),
    .I2(n191_919),
    .I3(current_freq[8]) 
);
defparam n191_s659.INIT=16'h0DF0;
  LUT4 n191_s660 (
    .F(n191_664),
    .I0(n190_140),
    .I1(n190_141),
    .I2(n191_825),
    .I3(n190_142) 
);
defparam n191_s660.INIT=16'h00D0;
  LUT2 n191_s663 (
    .F(n191_667),
    .I0(n190_141),
    .I1(n190_140) 
);
defparam n191_s663.INIT=4'h4;
  LUT3 n191_s664 (
    .F(n191_668),
    .I0(n190_461),
    .I1(current_freq[0]),
    .I2(current_freq[2]) 
);
defparam n191_s664.INIT=8'h4B;
  LUT4 n191_s666 (
    .F(n191_670),
    .I0(current_freq[0]),
    .I1(n190_43),
    .I2(current_freq[1]),
    .I3(current_freq[2]) 
);
defparam n191_s666.INIT=16'h0371;
  LUT3 n191_s667 (
    .F(n191_671),
    .I0(current_freq[3]),
    .I1(n190_272),
    .I2(n190_460) 
);
defparam n191_s667.INIT=8'h4D;
  LUT3 n191_s668 (
    .F(n191_672),
    .I0(n190_272),
    .I1(n190_271),
    .I2(n190_274) 
);
defparam n191_s668.INIT=8'h0B;
  LUT4 n191_s669 (
    .F(n191_673),
    .I0(n190_145),
    .I1(n190_148),
    .I2(n190_281),
    .I3(current_freq[5]) 
);
defparam n191_s669.INIT=16'h8F00;
  LUT2 n191_s670 (
    .F(n191_674),
    .I0(current_freq[0]),
    .I1(current_freq[1]) 
);
defparam n191_s670.INIT=4'h1;
  LUT2 n190_s472 (
    .F(n190_476),
    .I0(current_freq[7]),
    .I1(n190_115) 
);
defparam n190_s472.INIT=4'h1;
  LUT4 n190_s474 (
    .F(n190_478),
    .I0(n190_363),
    .I1(n190_957),
    .I2(n190_209),
    .I3(n190_212) 
);
defparam n190_s474.INIT=16'h4F00;
  LUT4 n190_s475 (
    .F(n190_479),
    .I0(n190_695),
    .I1(n190_696),
    .I2(current_freq[6]),
    .I3(n190_697) 
);
defparam n190_s475.INIT=16'hA300;
  LUT4 n190_s476 (
    .F(n190_480),
    .I0(n190_311),
    .I1(n190_302),
    .I2(n190_298),
    .I3(n190_297) 
);
defparam n190_s476.INIT=16'h2000;
  LUT4 n190_s477 (
    .F(n190_481),
    .I0(n190_311),
    .I1(n190_208),
    .I2(n190_1129),
    .I3(n190_358) 
);
defparam n190_s477.INIT=16'h0002;
  LUT4 n190_s478 (
    .F(n190_482),
    .I0(n190_121),
    .I1(n190_995),
    .I2(n190_698),
    .I3(n190_961) 
);
defparam n190_s478.INIT=16'hB04F;
  LUT4 n190_s480 (
    .F(n190_484),
    .I0(n190_478),
    .I1(n190_488),
    .I2(n190_211),
    .I3(n190_1049) 
);
defparam n190_s480.INIT=16'h004F;
  LUT2 n190_s481 (
    .F(n190_485),
    .I0(n190_208),
    .I1(n190_358) 
);
defparam n190_s481.INIT=4'h1;
  LUT4 n190_s482 (
    .F(n190_486),
    .I0(n190_221),
    .I1(n190_308),
    .I2(n190_384),
    .I3(n190_701) 
);
defparam n190_s482.INIT=16'h0100;
  LUT3 n190_s484 (
    .F(n190_488),
    .I0(n190_291),
    .I1(current_freq[7]),
    .I2(n190_354) 
);
defparam n190_s484.INIT=8'h0E;
  LUT4 n190_s486 (
    .F(n190_490),
    .I0(n190_702),
    .I1(n190_374),
    .I2(n190_703),
    .I3(current_freq[7]) 
);
defparam n190_s486.INIT=16'h4DB2;
  LUT3 n190_s488 (
    .F(n190_492),
    .I0(n190_158),
    .I1(current_freq[8]),
    .I2(n190_289) 
);
defparam n190_s488.INIT=8'h07;
  LUT4 n190_s489 (
    .F(n190_493),
    .I0(n190_258),
    .I1(n190_257),
    .I2(n190_704),
    .I3(n190_673) 
);
defparam n190_s489.INIT=16'h4F00;
  LUT3 n190_s490 (
    .F(n190_494),
    .I0(current_freq[9]),
    .I1(n190_705),
    .I2(n190_1141) 
);
defparam n190_s490.INIT=8'hD4;
  LUT3 n190_s493 (
    .F(n190_497),
    .I0(n190_939),
    .I1(n190_376),
    .I2(n190_379) 
);
defparam n190_s493.INIT=8'h10;
  LUT3 n190_s494 (
    .F(n190_498),
    .I0(n190_220),
    .I1(n190_503),
    .I2(n190_1055) 
);
defparam n190_s494.INIT=8'h40;
  LUT4 n190_s497 (
    .F(n190_501),
    .I0(n190_707),
    .I1(n190_218),
    .I2(n190_708),
    .I3(n190_215) 
);
defparam n190_s497.INIT=16'h0D00;
  LUT4 n190_s499 (
    .F(n190_503),
    .I0(n190_227),
    .I1(n190_382),
    .I2(current_freq[9]),
    .I3(n190_383) 
);
defparam n190_s499.INIT=16'h3CEB;
  LUT4 n190_s500 (
    .F(n190_504),
    .I0(n190_995),
    .I1(n190_121),
    .I2(n190_503),
    .I3(n190_1185) 
);
defparam n190_s500.INIT=16'hD000;
  LUT2 n190_s501 (
    .F(n190_505),
    .I0(n190_379),
    .I1(n190_939) 
);
defparam n190_s501.INIT=4'h4;
  LUT2 n190_s502 (
    .F(n190_506),
    .I0(n190_501),
    .I1(n190_216) 
);
defparam n190_s502.INIT=4'h4;
  LUT3 n190_s503 (
    .F(n190_507),
    .I0(n190_376),
    .I1(n190_377),
    .I2(n190_1051) 
);
defparam n190_s503.INIT=8'hBC;
  LUT4 n190_s504 (
    .F(n190_508),
    .I0(n190_995),
    .I1(n190_121),
    .I2(n190_309),
    .I3(n190_507) 
);
defparam n190_s504.INIT=16'hD000;
  LUT4 n190_s505 (
    .F(n190_509),
    .I0(n190_305),
    .I1(n190_1155),
    .I2(n190_711),
    .I3(n190_1093) 
);
defparam n190_s505.INIT=16'hB000;
  LUT4 n190_s506 (
    .F(n190_510),
    .I0(n190_305),
    .I1(n190_1155),
    .I2(n190_1093),
    .I3(n190_983) 
);
defparam n190_s506.INIT=16'h4F00;
  LUT4 n190_s507 (
    .F(n190_511),
    .I0(n190_196),
    .I1(n190_197),
    .I2(n190_1149),
    .I3(n190_323) 
);
defparam n190_s507.INIT=16'hB000;
  LUT4 n190_s508 (
    .F(n190_512),
    .I0(n190_196),
    .I1(n190_197),
    .I2(n190_165),
    .I3(n190_1061) 
);
defparam n190_s508.INIT=16'h4F00;
  LUT4 n190_s509 (
    .F(n190_513),
    .I0(n190_197),
    .I1(n190_196),
    .I2(n190_716),
    .I3(n190_326) 
);
defparam n190_s509.INIT=16'h2FFC;
  LUT3 n190_s510 (
    .F(n190_514),
    .I0(current_freq[5]),
    .I1(n190_1147),
    .I2(n190_718) 
);
defparam n190_s510.INIT=8'h0E;
  LUT3 n190_s512 (
    .F(n190_516),
    .I0(n190_66),
    .I1(current_freq[1]),
    .I2(current_freq[0]) 
);
defparam n190_s512.INIT=8'hD3;
  LUT4 n190_s513 (
    .F(n190_517),
    .I0(n190_516),
    .I1(current_freq[2]),
    .I2(current_freq[0]),
    .I3(n190_66) 
);
defparam n190_s513.INIT=16'h5333;
  LUT3 n190_s515 (
    .F(n190_519),
    .I0(current_freq[1]),
    .I1(n190_1165),
    .I2(current_freq[2]) 
);
defparam n190_s515.INIT=8'h1E;
  LUT4 n190_s516 (
    .F(n190_520),
    .I0(current_freq[0]),
    .I1(current_freq[1]),
    .I2(n190_66),
    .I3(n190_720) 
);
defparam n190_s516.INIT=16'hFC53;
  LUT2 n190_s518 (
    .F(n190_522),
    .I0(n190_933),
    .I1(current_freq[0]) 
);
defparam n190_s518.INIT=4'h4;
  LUT4 n190_s520 (
    .F(n190_524),
    .I0(n190_166),
    .I1(current_freq[9]),
    .I2(n190_298),
    .I3(n190_302) 
);
defparam n190_s520.INIT=16'h8000;
  LUT2 n190_s523 (
    .F(n190_527),
    .I0(n190_329),
    .I1(n190_1063) 
);
defparam n190_s523.INIT=4'h4;
  LUT4 n190_s524 (
    .F(n190_528),
    .I0(current_freq[2]),
    .I1(n190_933),
    .I2(n190_1165),
    .I3(n190_516) 
);
defparam n190_s524.INIT=16'h05C4;
  LUT2 n190_s526 (
    .F(n190_530),
    .I0(current_freq[3]),
    .I1(n190_721) 
);
defparam n190_s526.INIT=4'h9;
  LUT4 n190_s527 (
    .F(n190_531),
    .I0(n190_66),
    .I1(n190_1075),
    .I2(current_freq[2]),
    .I3(n190_560) 
);
defparam n190_s527.INIT=16'h41BE;
  LUT4 n190_s528 (
    .F(n190_532),
    .I0(n190_723),
    .I1(n190_724),
    .I2(n190_725),
    .I3(n190_726) 
);
defparam n190_s528.INIT=16'h0D00;
  LUT4 n190_s529 (
    .F(n190_533),
    .I0(current_freq[3]),
    .I1(n190_725),
    .I2(n190_727),
    .I3(n190_726) 
);
defparam n190_s529.INIT=16'h0100;
  LUT4 n190_s530 (
    .F(n190_534),
    .I0(n190_699),
    .I1(n190_118),
    .I2(n190_213),
    .I3(n190_1089) 
);
defparam n190_s530.INIT=16'h0D00;
  LUT4 n190_s531 (
    .F(n190_535),
    .I0(n190_118),
    .I1(n190_699),
    .I2(n190_730),
    .I3(n190_731) 
);
defparam n190_s531.INIT=16'hBF00;
  LUT4 n190_s532 (
    .F(n190_536),
    .I0(current_freq[3]),
    .I1(n190_721),
    .I2(n190_531),
    .I3(current_freq[4]) 
);
defparam n190_s532.INIT=16'h2BD4;
  LUT3 n190_s534 (
    .F(n190_538),
    .I0(n190_216),
    .I1(n190_215),
    .I2(n190_122) 
);
defparam n190_s534.INIT=8'hD0;
  LUT4 n190_s536 (
    .F(n190_540),
    .I0(n190_122),
    .I1(n190_501),
    .I2(n190_977),
    .I3(n190_371) 
);
defparam n190_s536.INIT=16'h008F;
  LUT4 n190_s537 (
    .F(n190_541),
    .I0(n190_534),
    .I1(n190_735),
    .I2(n190_535),
    .I3(n190_736) 
);
defparam n190_s537.INIT=16'h1000;
  LUT4 n190_s538 (
    .F(n190_542),
    .I0(current_freq[4]),
    .I1(n190_337),
    .I2(n190_362),
    .I3(n190_737) 
);
defparam n190_s538.INIT=16'hEEE8;
  LUT3 n190_s539 (
    .F(n190_543),
    .I0(current_freq[3]),
    .I1(n190_371),
    .I2(n190_372) 
);
defparam n190_s539.INIT=8'hE8;
  LUT3 n190_s540 (
    .F(n190_544),
    .I0(n190_123),
    .I1(n190_981),
    .I2(n190_1195) 
);
defparam n190_s540.INIT=8'hE1;
  LUT4 n190_s541 (
    .F(n190_545),
    .I0(n190_303),
    .I1(n190_933),
    .I2(current_freq[9]),
    .I3(n190_304) 
);
defparam n190_s541.INIT=16'h0807;
  LUT3 n190_s543 (
    .F(n190_547),
    .I0(n190_738),
    .I1(n190_739),
    .I2(n190_740) 
);
defparam n190_s543.INIT=8'h0E;
  LUT2 n190_s544 (
    .F(n190_548),
    .I0(n190_393),
    .I1(n190_741) 
);
defparam n190_s544.INIT=4'h9;
  LUT3 n190_s545 (
    .F(n190_549),
    .I0(current_freq[5]),
    .I1(n190_332),
    .I2(n190_333) 
);
defparam n190_s545.INIT=8'h04;
  LUT4 n190_s548 (
    .F(n190_552),
    .I0(n190_501),
    .I1(n190_216),
    .I2(n190_309),
    .I3(n190_507) 
);
defparam n190_s548.INIT=16'h004F;
  LUT4 n190_s549 (
    .F(n190_553),
    .I0(n190_365),
    .I1(current_freq[8]),
    .I2(n190_993),
    .I3(n190_121) 
);
defparam n190_s549.INIT=16'h000B;
  LUT3 n190_s550 (
    .F(n190_554),
    .I0(n190_995),
    .I1(n190_121),
    .I2(n190_309) 
);
defparam n190_s550.INIT=8'hD0;
  LUT4 n190_s551 (
    .F(n190_555),
    .I0(n190_123),
    .I1(current_freq[2]),
    .I2(current_freq[1]),
    .I3(current_freq[0]) 
);
defparam n190_s551.INIT=16'h1003;
  LUT4 n190_s552 (
    .F(n190_556),
    .I0(n190_121),
    .I1(n190_995),
    .I2(n190_122),
    .I3(n190_743) 
);
defparam n190_s552.INIT=16'h4F00;
  LUT4 n190_s553 (
    .F(n190_557),
    .I0(n190_121),
    .I1(n190_995),
    .I2(n190_744),
    .I3(n190_745) 
);
defparam n190_s553.INIT=16'h4F00;
  LUT4 n190_s554 (
    .F(n190_558),
    .I0(n190_995),
    .I1(n190_121),
    .I2(n190_744),
    .I3(n190_122) 
);
defparam n190_s554.INIT=16'h0D00;
  LUT4 n190_s556 (
    .F(n190_560),
    .I0(current_freq[1]),
    .I1(current_freq[0]),
    .I2(n190_68),
    .I3(n190_123) 
);
defparam n190_s556.INIT=16'hF395;
  LUT4 n190_s557 (
    .F(n190_561),
    .I0(n190_732),
    .I1(n190_708),
    .I2(n190_216),
    .I3(n190_538) 
);
defparam n190_s557.INIT=16'h1F00;
  LUT4 n190_s558 (
    .F(n190_562),
    .I0(n190_218),
    .I1(n190_217),
    .I2(n190_219),
    .I3(n190_214) 
);
defparam n190_s558.INIT=16'h4F00;
  LUT3 n190_s559 (
    .F(n190_563),
    .I0(n190_568),
    .I1(current_freq[6]),
    .I2(n190_224) 
);
defparam n190_s559.INIT=8'h0E;
  LUT4 n190_s560 (
    .F(n190_564),
    .I0(n190_68),
    .I1(n190_746),
    .I2(current_freq[6]),
    .I3(n190_397) 
);
defparam n190_s560.INIT=16'hBE41;
  LUT4 n190_s562 (
    .F(n190_566),
    .I0(n190_68),
    .I1(current_freq[4]),
    .I2(n190_747),
    .I3(n190_396) 
);
defparam n190_s562.INIT=16'hEB14;
  LUT2 n190_s563 (
    .F(n190_567),
    .I0(current_freq[6]),
    .I1(n190_569) 
);
defparam n190_s563.INIT=4'h9;
  LUT4 n190_s564 (
    .F(n190_568),
    .I0(n190_68),
    .I1(current_freq[5]),
    .I2(n190_748),
    .I3(n190_395) 
);
defparam n190_s564.INIT=16'hEB14;
  LUT4 n190_s565 (
    .F(n190_569),
    .I0(current_freq[5]),
    .I1(n190_566),
    .I2(n190_386),
    .I3(n190_749) 
);
defparam n190_s565.INIT=16'h7177;
  LUT4 n190_s568 (
    .F(n190_572),
    .I0(n190_391),
    .I1(n190_1179),
    .I2(n190_1117),
    .I3(n190_573) 
);
defparam n190_s568.INIT=16'h0FBB;
  LUT4 n190_s569 (
    .F(n190_573),
    .I0(current_freq[1]),
    .I1(current_freq[0]),
    .I2(n190_398),
    .I3(n190_68) 
);
defparam n190_s569.INIT=16'hF395;
  LUT2 n190_s570 (
    .F(n190_574),
    .I0(n190_587),
    .I1(n190_390) 
);
defparam n190_s570.INIT=4'h4;
  LUT4 n190_s571 (
    .F(n190_575),
    .I0(n190_1117),
    .I1(n190_1113),
    .I2(n190_1179),
    .I3(n190_573) 
);
defparam n190_s571.INIT=16'h30EF;
  LUT4 n190_s572 (
    .F(n190_576),
    .I0(current_freq[2]),
    .I1(n190_68),
    .I2(n191_438),
    .I3(n190_227) 
);
defparam n190_s572.INIT=16'h1000;
  LUT4 n190_s573 (
    .F(n190_577),
    .I0(n190_587),
    .I1(n190_390),
    .I2(n190_1117),
    .I3(n190_755) 
);
defparam n190_s573.INIT=16'h4F00;
  LUT4 n190_s574 (
    .F(n190_578),
    .I0(current_freq[1]),
    .I1(n190_587),
    .I2(n190_756),
    .I3(n190_757) 
);
defparam n190_s574.INIT=16'h00EF;
  LUT4 n190_s576 (
    .F(n190_580),
    .I0(n190_587),
    .I1(n190_390),
    .I2(n190_1099),
    .I3(n190_981) 
);
defparam n190_s576.INIT=16'h0040;
  LUT4 n190_s577 (
    .F(n190_581),
    .I0(n190_1117),
    .I1(n190_1113),
    .I2(n190_981),
    .I3(n190_758) 
);
defparam n190_s577.INIT=16'hFE03;
  LUT2 n190_s578 (
    .F(n190_582),
    .I0(n190_386),
    .I1(n190_749) 
);
defparam n190_s578.INIT=4'h4;
  LUT2 n190_s579 (
    .F(n190_583),
    .I0(current_freq[9]),
    .I1(n190_234) 
);
defparam n190_s579.INIT=4'h4;
  LUT3 n190_s580 (
    .F(n190_584),
    .I0(n190_125),
    .I1(n190_124),
    .I2(n190_126) 
);
defparam n190_s580.INIT=8'hD0;
  LUT2 n190_s581 (
    .F(n190_585),
    .I0(n190_235),
    .I1(n190_236) 
);
defparam n190_s581.INIT=4'h8;
  LUT4 n190_s582 (
    .F(n190_586),
    .I0(current_freq[8]),
    .I1(n190_761),
    .I2(n190_124),
    .I3(n190_232) 
);
defparam n190_s582.INIT=16'hFD54;
  LUT4 n190_s583 (
    .F(n190_587),
    .I0(n190_386),
    .I1(n190_385),
    .I2(n190_387),
    .I3(n190_388) 
);
defparam n190_s583.INIT=16'h4F00;
  LUT4 n190_s584 (
    .F(n190_588),
    .I0(current_freq[6]),
    .I1(n190_397),
    .I2(n190_763),
    .I3(current_freq[7]) 
);
defparam n190_s584.INIT=16'h0DF2;
  LUT3 n190_s586 (
    .F(n190_590),
    .I0(n190_233),
    .I1(current_freq[7]),
    .I2(n190_124) 
);
defparam n190_s586.INIT=8'h0D;
  LUT3 n190_s587 (
    .F(n190_591),
    .I0(n190_764),
    .I1(n190_765),
    .I2(current_freq[3]) 
);
defparam n190_s587.INIT=8'h0B;
  LUT4 n190_s588 (
    .F(n190_592),
    .I0(n190_68),
    .I1(n190_767),
    .I2(n190_393),
    .I3(current_freq[4]) 
);
defparam n190_s588.INIT=16'hE100;
  LUT3 n190_s589 (
    .F(n190_593),
    .I0(current_freq[4]),
    .I1(n190_393),
    .I2(n190_741) 
);
defparam n190_s589.INIT=8'h14;
  LUT4 n190_s590 (
    .F(n190_594),
    .I0(n190_68),
    .I1(n190_1023),
    .I2(current_freq[5]),
    .I3(n190_396) 
);
defparam n190_s590.INIT=16'h010E;
  LUT4 n190_s591 (
    .F(n190_595),
    .I0(n190_769),
    .I1(n190_68),
    .I2(current_freq[0]),
    .I3(current_freq[1]) 
);
defparam n190_s591.INIT=16'h001F;
  LUT4 n190_s592 (
    .F(n190_596),
    .I0(n190_584),
    .I1(n190_127),
    .I2(n191_83),
    .I3(n190_1083) 
);
defparam n190_s592.INIT=16'h00BF;
  LUT3 n190_s593 (
    .F(n190_597),
    .I0(n190_751),
    .I1(n190_738),
    .I2(current_freq[3]) 
);
defparam n190_s593.INIT=8'h60;
  LUT4 n190_s594 (
    .F(n190_598),
    .I0(current_freq[1]),
    .I1(n190_139),
    .I2(current_freq[0]),
    .I3(current_freq[2]) 
);
defparam n190_s594.INIT=16'hEF80;
  LUT4 n190_s595 (
    .F(n190_599),
    .I0(current_freq[0]),
    .I1(n190_139),
    .I2(current_freq[2]),
    .I3(current_freq[1]) 
);
defparam n190_s595.INIT=16'hA2F8;
  LUT3 n190_s596 (
    .F(n190_600),
    .I0(n190_493),
    .I1(n190_997),
    .I2(n190_494) 
);
defparam n190_s596.INIT=8'hB0;
  LUT2 n190_s597 (
    .F(n190_601),
    .I0(n190_772),
    .I1(n190_138) 
);
defparam n190_s597.INIT=4'h8;
  LUT3 n190_s598 (
    .F(n190_602),
    .I0(n190_773),
    .I1(n190_772),
    .I2(n190_774) 
);
defparam n190_s598.INIT=8'h3E;
  LUT4 n190_s599 (
    .F(n190_603),
    .I0(n190_493),
    .I1(n190_256),
    .I2(n190_971),
    .I3(n190_776) 
);
defparam n190_s599.INIT=16'h4F00;
  LUT2 n190_s602 (
    .F(n190_606),
    .I0(n190_439),
    .I1(n190_440) 
);
defparam n190_s602.INIT=4'h4;
  LUT3 n190_s603 (
    .F(n190_607),
    .I0(current_freq[4]),
    .I1(n190_437),
    .I2(n190_1067) 
);
defparam n190_s603.INIT=8'h17;
  LUT3 n190_s605 (
    .F(n190_609),
    .I0(n191_583),
    .I1(n190_134),
    .I2(n191_584) 
);
defparam n190_s605.INIT=8'h2D;
  LUT4 n190_s607 (
    .F(n190_611),
    .I0(current_freq[5]),
    .I1(n190_609),
    .I2(n190_779),
    .I3(current_freq[6]) 
);
defparam n190_s607.INIT=16'hB24D;
  LUT4 n190_s608 (
    .F(n190_612),
    .I0(n190_134),
    .I1(current_freq[5]),
    .I2(n191_590),
    .I3(n191_364) 
);
defparam n190_s608.INIT=16'hBE41;
  LUT4 n190_s609 (
    .F(n190_613),
    .I0(current_freq[3]),
    .I1(n190_606),
    .I2(n190_438),
    .I3(n190_780) 
);
defparam n190_s609.INIT=16'h0017;
  LUT4 n190_s611 (
    .F(n190_615),
    .I0(n190_450),
    .I1(n190_451),
    .I2(n190_674),
    .I3(current_freq[7]) 
);
defparam n190_s611.INIT=16'hF40B;
  LUT2 n190_s612 (
    .F(n190_616),
    .I0(current_freq[8]),
    .I1(n190_404) 
);
defparam n190_s612.INIT=4'h2;
  LUT4 n190_s613 (
    .F(n190_617),
    .I0(n190_1141),
    .I1(current_freq[9]),
    .I2(current_freq[8]),
    .I3(n190_404) 
);
defparam n190_s613.INIT=16'h53C5;
  LUT4 n190_s614 (
    .F(n190_618),
    .I0(current_freq[1]),
    .I1(n191_72),
    .I2(current_freq[0]),
    .I3(current_freq[2]) 
);
defparam n190_s614.INIT=16'hB04F;
  LUT4 n190_s615 (
    .F(n190_619),
    .I0(n190_781),
    .I1(n190_782),
    .I2(n190_783),
    .I3(n190_784) 
);
defparam n190_s615.INIT=16'h00D0;
  LUT2 n190_s616 (
    .F(n190_620),
    .I0(current_freq[1]),
    .I1(n191_72) 
);
defparam n190_s616.INIT=4'h1;
  LUT4 n190_s617 (
    .F(n190_621),
    .I0(n191_376),
    .I1(n191_373),
    .I2(n191_83),
    .I3(n191_377) 
);
defparam n190_s617.INIT=16'h00E0;
  LUT2 n190_s618 (
    .F(n190_622),
    .I0(n191_797),
    .I1(n191_798) 
);
defparam n190_s618.INIT=4'h4;
  LUT4 n190_s619 (
    .F(n190_623),
    .I0(n191_126),
    .I1(n191_127),
    .I2(n191_223),
    .I3(n190_1015) 
);
defparam n190_s619.INIT=16'h4F00;
  LUT4 n190_s620 (
    .F(n190_624),
    .I0(n191_1109),
    .I1(n191_438),
    .I2(n190_629),
    .I3(current_freq[2]) 
);
defparam n190_s620.INIT=16'h0B04;
  LUT2 n190_s621 (
    .F(n190_625),
    .I0(n191_1109),
    .I1(current_freq[1]) 
);
defparam n190_s621.INIT=4'h4;
  LUT4 n190_s623 (
    .F(n190_627),
    .I0(current_freq[3]),
    .I1(n190_412),
    .I2(n190_622),
    .I3(current_freq[4]) 
);
defparam n190_s623.INIT=16'h4DB2;
  LUT2 n190_s625 (
    .F(n190_629),
    .I0(n191_227),
    .I1(n191_224) 
);
defparam n190_s625.INIT=4'h1;
  LUT4 n190_s626 (
    .F(n190_630),
    .I0(current_freq[3]),
    .I1(n191_378),
    .I2(n191_379),
    .I3(current_freq[4]) 
);
defparam n190_s626.INIT=16'h2BD4;
  LUT4 n190_s627 (
    .F(n190_631),
    .I0(n190_787),
    .I1(n190_788),
    .I2(n190_789),
    .I3(current_freq[6]) 
);
defparam n190_s627.INIT=16'h10EF;
  LUT3 n190_s628 (
    .F(n190_632),
    .I0(n191_72),
    .I1(n190_790),
    .I2(n191_222) 
);
defparam n190_s628.INIT=8'h1E;
  LUT4 n190_s629 (
    .F(n190_633),
    .I0(n190_420),
    .I1(current_freq[7]),
    .I2(current_freq[6]),
    .I3(n190_632) 
);
defparam n190_s629.INIT=16'hD0DD;
  LUT4 n190_s630 (
    .F(n190_634),
    .I0(n191_602),
    .I1(n190_788),
    .I2(n190_791),
    .I3(n190_789) 
);
defparam n190_s630.INIT=16'h0100;
  LUT4 n190_s631 (
    .F(n190_635),
    .I0(current_freq[7]),
    .I1(n190_420),
    .I2(current_freq[6]),
    .I3(n190_632) 
);
defparam n190_s631.INIT=16'hDD4D;
  LUT3 n190_s632 (
    .F(n190_636),
    .I0(current_freq[6]),
    .I1(n190_639),
    .I2(n191_221) 
);
defparam n190_s632.INIT=8'hD4;
  LUT4 n190_s633 (
    .F(n190_637),
    .I0(n190_788),
    .I1(n190_791),
    .I2(n190_792),
    .I3(n190_793) 
);
defparam n190_s633.INIT=16'h0100;
  LUT4 n190_s634 (
    .F(n190_638),
    .I0(n190_788),
    .I1(n190_787),
    .I2(n190_789),
    .I3(n190_632) 
);
defparam n190_s634.INIT=16'hEF00;
  LUT4 n190_s635 (
    .F(n190_639),
    .I0(current_freq[5]),
    .I1(n190_795),
    .I2(n190_796),
    .I3(n191_222) 
);
defparam n190_s635.INIT=16'h54FD;
  LUT3 n190_s636 (
    .F(n190_640),
    .I0(n191_374),
    .I1(n191_603),
    .I2(n190_633) 
);
defparam n190_s636.INIT=8'hB0;
  LUT4 n190_s637 (
    .F(n190_641),
    .I0(n191_126),
    .I1(n191_127),
    .I2(n191_223),
    .I3(n191_225) 
);
defparam n190_s637.INIT=16'h004F;
  LUT4 n190_s640 (
    .F(n190_644),
    .I0(current_freq[6]),
    .I1(n190_241),
    .I2(n190_797),
    .I3(n190_242) 
);
defparam n190_s640.INIT=16'hBBB2;
  LUT4 n190_s641 (
    .F(n190_645),
    .I0(n191_784),
    .I1(n191_785),
    .I2(current_freq[4]),
    .I3(n191_786) 
);
defparam n190_s641.INIT=16'h0010;
  LUT4 n190_s642 (
    .F(n190_646),
    .I0(n190_798),
    .I1(n190_73),
    .I2(n190_241),
    .I3(current_freq[7]) 
);
defparam n190_s642.INIT=16'h4B00;
  LUT4 n190_s643 (
    .F(n190_647),
    .I0(n191_588),
    .I1(n191_589),
    .I2(n190_239),
    .I3(current_freq[5]) 
);
defparam n190_s643.INIT=16'h4B00;
  LUT4 n190_s644 (
    .F(n190_648),
    .I0(n190_1025),
    .I1(n190_73),
    .I2(n190_413),
    .I3(current_freq[6]) 
);
defparam n190_s644.INIT=16'h4B00;
  LUT3 n190_s645 (
    .F(n190_649),
    .I0(n190_1081),
    .I1(n191_599),
    .I2(n190_801) 
);
defparam n190_s645.INIT=8'hD0;
  LUT4 n190_s646 (
    .F(n190_650),
    .I0(n190_802),
    .I1(n190_1079),
    .I2(n190_804),
    .I3(n190_805) 
);
defparam n190_s646.INIT=16'h3500;
  LUT4 n190_s647 (
    .F(n190_651),
    .I0(n191_784),
    .I1(n191_785),
    .I2(n191_786),
    .I3(current_freq[4]) 
);
defparam n190_s647.INIT=16'h00FE;
  LUT4 n190_s648 (
    .F(n190_652),
    .I0(n190_73),
    .I1(current_freq[5]),
    .I2(n190_806),
    .I3(n190_413) 
);
defparam n190_s648.INIT=16'hD728;
  LUT4 n190_s649 (
    .F(n190_653),
    .I0(n191_588),
    .I1(n191_589),
    .I2(current_freq[5]),
    .I3(n190_239) 
);
defparam n190_s649.INIT=16'h0B04;
  LUT4 n190_s650 (
    .F(n190_654),
    .I0(n190_73),
    .I1(n190_985),
    .I2(current_freq[6]),
    .I3(n190_241) 
);
defparam n190_s650.INIT=16'hD728;
  LUT4 n190_s651 (
    .F(n190_655),
    .I0(n190_130),
    .I1(n190_131),
    .I2(n190_245),
    .I3(current_freq[8]) 
);
defparam n190_s651.INIT=16'hF40B;
  LUT2 n190_s652 (
    .F(n190_656),
    .I0(n190_676),
    .I1(n190_674) 
);
defparam n190_s652.INIT=4'h1;
  LUT4 n190_s653 (
    .F(n190_657),
    .I0(n190_675),
    .I1(n190_134),
    .I2(n190_652),
    .I3(current_freq[7]) 
);
defparam n190_s653.INIT=16'h2D00;
  LUT4 n190_s654 (
    .F(n190_658),
    .I0(n190_808),
    .I1(n190_653),
    .I2(n190_648),
    .I3(current_freq[7]) 
);
defparam n190_s654.INIT=16'h0DF2;
  LUT4 n190_s655 (
    .F(n190_659),
    .I0(n190_1045),
    .I1(current_freq[9]),
    .I2(n191_1157),
    .I3(n190_810) 
);
defparam n190_s655.INIT=16'h0A0C;
  LUT2 n190_s657 (
    .F(n190_661),
    .I0(current_freq[5]),
    .I1(n190_779) 
);
defparam n190_s657.INIT=4'h9;
  LUT2 n190_s658 (
    .F(n190_662),
    .I0(current_freq[3]),
    .I1(n190_811) 
);
defparam n190_s658.INIT=4'h6;
  LUT3 n190_s659 (
    .F(n190_663),
    .I0(n190_1127),
    .I1(n190_134),
    .I2(n190_813) 
);
defparam n190_s659.INIT=8'hD2;
  LUT3 n190_s660 (
    .F(n190_664),
    .I0(current_freq[1]),
    .I1(n190_814),
    .I2(current_freq[2]) 
);
defparam n190_s660.INIT=8'hE1;
  LUT4 n190_s661 (
    .F(n190_665),
    .I0(n190_73),
    .I1(current_freq[1]),
    .I2(current_freq[0]),
    .I3(n190_134) 
);
defparam n190_s661.INIT=16'h5F63;
  LUT4 n190_s663 (
    .F(n190_667),
    .I0(n190_134),
    .I1(current_freq[0]),
    .I2(current_freq[1]),
    .I3(n190_267) 
);
defparam n190_s663.INIT=16'hB000;
  LUT4 n190_s664 (
    .F(n190_668),
    .I0(n190_450),
    .I1(n190_451),
    .I2(n190_447),
    .I3(n190_453) 
);
defparam n190_s664.INIT=16'h4F00;
  LUT4 n190_s665 (
    .F(n190_669),
    .I0(current_freq[1]),
    .I1(n190_134),
    .I2(current_freq[0]),
    .I3(n190_267) 
);
defparam n190_s665.INIT=16'h1000;
  LUT2 n190_s666 (
    .F(n190_670),
    .I0(current_freq[4]),
    .I1(n190_815) 
);
defparam n190_s666.INIT=4'h6;
  LUT3 n190_s667 (
    .F(n190_671),
    .I0(n191_1049),
    .I1(n190_134),
    .I2(n190_650) 
);
defparam n190_s667.INIT=8'h2D;
  LUT3 n190_s668 (
    .F(n190_672),
    .I0(n190_265),
    .I1(current_freq[9]),
    .I2(n190_810) 
);
defparam n190_s668.INIT=8'hE3;
  LUT4 n190_s669 (
    .F(n190_673),
    .I0(current_freq[5]),
    .I1(n190_441),
    .I2(n190_816),
    .I3(current_freq[6]) 
);
defparam n190_s669.INIT=16'hD0DD;
  LUT4 n190_s670 (
    .F(n190_674),
    .I0(n190_1031),
    .I1(n190_134),
    .I2(current_freq[6]),
    .I3(n191_364) 
);
defparam n190_s670.INIT=16'h0D02;
  LUT4 n190_s671 (
    .F(n190_675),
    .I0(current_freq[5]),
    .I1(n191_364),
    .I2(n191_590),
    .I3(current_freq[6]) 
);
defparam n190_s671.INIT=16'hD42B;
  LUT4 n190_s672 (
    .F(n190_676),
    .I0(n190_675),
    .I1(n190_134),
    .I2(current_freq[7]),
    .I3(n190_652) 
);
defparam n190_s672.INIT=16'h0D02;
  LUT4 n190_s673 (
    .F(n190_677),
    .I0(n190_427),
    .I1(n190_426),
    .I2(n190_646),
    .I3(n190_818) 
);
defparam n190_s673.INIT=16'hBBB0;
  LUT4 n190_s674 (
    .F(n190_678),
    .I0(n190_134),
    .I1(n190_1125),
    .I2(n190_820),
    .I3(n190_821) 
);
defparam n190_s674.INIT=16'hEEF0;
  LUT4 n190_s675 (
    .F(n190_679),
    .I0(n190_822),
    .I1(n190_814),
    .I2(n190_823),
    .I3(current_freq[2]) 
);
defparam n190_s675.INIT=16'h000E;
  LUT4 n190_s676 (
    .F(n190_680),
    .I0(n190_824),
    .I1(n190_825),
    .I2(n190_826),
    .I3(n190_827) 
);
defparam n190_s676.INIT=16'h0001;
  LUT4 n190_s677 (
    .F(n190_681),
    .I0(n190_828),
    .I1(n190_829),
    .I2(n190_830),
    .I3(n190_831) 
);
defparam n190_s677.INIT=16'h1000;
  LUT4 n190_s678 (
    .F(n190_682),
    .I0(n190_134),
    .I1(n190_449),
    .I2(n190_425),
    .I3(current_freq[9]) 
);
defparam n190_s678.INIT=16'h1E00;
  LUT4 n190_s679 (
    .F(n190_683),
    .I0(current_freq[9]),
    .I1(n190_1171),
    .I2(current_freq[4]),
    .I3(n190_148) 
);
defparam n190_s679.INIT=16'h0110;
  LUT4 n190_s680 (
    .F(n190_684),
    .I0(current_freq[9]),
    .I1(n190_1171),
    .I2(n190_832),
    .I3(current_freq[3]) 
);
defparam n190_s680.INIT=16'h1001;
  LUT2 n190_s681 (
    .F(n190_685),
    .I0(n190_144),
    .I1(n190_833) 
);
defparam n190_s681.INIT=4'h8;
  LUT4 n190_s682 (
    .F(n190_686),
    .I0(n191_37),
    .I1(current_freq[1]),
    .I2(current_freq[0]),
    .I3(n191_43) 
);
defparam n190_s682.INIT=16'h635F;
  LUT3 n190_s683 (
    .F(n190_687),
    .I0(n190_144),
    .I1(n190_686),
    .I2(n190_833) 
);
defparam n190_s683.INIT=8'hE3;
  LUT3 n190_s684 (
    .F(n190_688),
    .I0(current_freq[9]),
    .I1(n190_143),
    .I2(n190_834) 
);
defparam n190_s684.INIT=8'hCB;
  LUT4 n190_s685 (
    .F(n190_689),
    .I0(current_freq[9]),
    .I1(n190_1171),
    .I2(current_freq[1]),
    .I3(n190_834) 
);
defparam n190_s685.INIT=16'h10EF;
  LUT4 n190_s686 (
    .F(n190_690),
    .I0(current_freq[2]),
    .I1(n191_148),
    .I2(n191_144),
    .I3(n191_145) 
);
defparam n190_s686.INIT=16'h7117;
  LUT3 n190_s687 (
    .F(n190_691),
    .I0(n190_693),
    .I1(n190_835),
    .I2(current_freq[3]) 
);
defparam n190_s687.INIT=8'hE1;
  LUT4 n190_s689 (
    .F(n190_693),
    .I0(n190_836),
    .I1(n190_837),
    .I2(n190_838),
    .I3(n190_153) 
);
defparam n190_s689.INIT=16'hE5E1;
  LUT2 n191_s672 (
    .F(n191_676),
    .I0(current_freq[6]),
    .I1(n191_283) 
);
defparam n191_s672.INIT=4'h6;
  LUT2 n191_s674 (
    .F(n191_678),
    .I0(current_freq[3]),
    .I1(n191_270) 
);
defparam n191_s674.INIT=4'h9;
  LUT4 n191_s675 (
    .F(n191_679),
    .I0(n191_175),
    .I1(n191_265),
    .I2(n191_826),
    .I3(n191_177) 
);
defparam n191_s675.INIT=16'h4000;
  LUT3 n191_s678 (
    .F(n191_682),
    .I0(n191_483),
    .I1(n191_532),
    .I2(n191_692) 
);
defparam n191_s678.INIT=8'h10;
  LUT4 n191_s679 (
    .F(n191_683),
    .I0(n191_491),
    .I1(n191_1163),
    .I2(n191_478),
    .I3(n191_475) 
);
defparam n191_s679.INIT=16'h0900;
  LUT3 n191_s680 (
    .F(n191_684),
    .I0(current_freq[0]),
    .I1(current_freq[1]),
    .I2(n191_322) 
);
defparam n191_s680.INIT=8'hE8;
  LUT2 n191_s682 (
    .F(n191_686),
    .I0(current_freq[5]),
    .I1(n191_288) 
);
defparam n191_s682.INIT=4'h1;
  LUT4 n191_s683 (
    .F(n191_687),
    .I0(n191_192),
    .I1(n191_193),
    .I2(current_freq[5]),
    .I3(n191_320) 
);
defparam n191_s683.INIT=16'hBB0B;
  LUT2 n191_s684 (
    .F(n191_688),
    .I0(n191_1169),
    .I1(current_freq[3]) 
);
defparam n191_s684.INIT=4'h4;
  LUT4 n191_s685 (
    .F(n191_689),
    .I0(n191_327),
    .I1(n191_328),
    .I2(n191_329),
    .I3(n191_201) 
);
defparam n191_s685.INIT=16'h4000;
  LUT3 n191_s686 (
    .F(n191_690),
    .I0(n191_1169),
    .I1(n191_445),
    .I2(current_freq[3]) 
);
defparam n191_s686.INIT=8'h0B;
  LUT4 n191_s687 (
    .F(n191_691),
    .I0(n191_203),
    .I1(n191_705),
    .I2(n191_828),
    .I3(n191_280) 
);
defparam n191_s687.INIT=16'h007F;
  LUT3 n191_s688 (
    .F(n191_692),
    .I0(n191_689),
    .I1(n191_329),
    .I2(n191_1065) 
);
defparam n191_s688.INIT=8'h40;
  LUT2 n191_s689 (
    .F(n191_693),
    .I0(n191_301),
    .I1(n191_1065) 
);
defparam n191_s689.INIT=4'h4;
  LUT2 n191_s690 (
    .F(n191_694),
    .I0(n191_689),
    .I1(n191_339) 
);
defparam n191_s690.INIT=4'h1;
  LUT2 n191_s691 (
    .F(n191_695),
    .I0(n191_339),
    .I1(n191_203) 
);
defparam n191_s691.INIT=4'h2;
  LUT4 n191_s692 (
    .F(n191_696),
    .I0(n191_689),
    .I1(n191_532),
    .I2(n191_329),
    .I3(n191_1065) 
);
defparam n191_s692.INIT=16'h1000;
  LUT2 n191_s693 (
    .F(n191_697),
    .I0(n191_531),
    .I1(n191_522) 
);
defparam n191_s693.INIT=4'h9;
  LUT4 n191_s694 (
    .F(n191_698),
    .I0(n191_354),
    .I1(n191_355),
    .I2(n191_568),
    .I3(n191_830) 
);
defparam n191_s694.INIT=16'h4F00;
  LUT4 n191_s695 (
    .F(n191_699),
    .I0(n191_737),
    .I1(n191_738),
    .I2(n191_983),
    .I3(n191_1157) 
);
defparam n191_s695.INIT=16'h0700;
  LUT4 n191_s696 (
    .F(n191_700),
    .I0(n191_738),
    .I1(n191_567),
    .I2(n191_771),
    .I3(n191_1137) 
);
defparam n191_s696.INIT=16'h8000;
  LUT4 n191_s697 (
    .F(n191_701),
    .I0(n191_698),
    .I1(n191_1137),
    .I2(n191_759),
    .I3(n191_771) 
);
defparam n191_s697.INIT=16'hBF40;
  LUT2 n191_s698 (
    .F(n191_702),
    .I0(current_freq[9]),
    .I1(n191_558) 
);
defparam n191_s698.INIT=4'h4;
  LUT2 n191_s700 (
    .F(n191_704),
    .I0(n191_199),
    .I1(n191_200) 
);
defparam n191_s700.INIT=4'h8;
  LUT2 n191_s701 (
    .F(n191_705),
    .I0(n191_329),
    .I1(n191_201) 
);
defparam n191_s701.INIT=4'h8;
  LUT4 n191_s703 (
    .F(n191_707),
    .I0(n191_192),
    .I1(n191_193),
    .I2(n191_194),
    .I3(n191_831) 
);
defparam n191_s703.INIT=16'h004F;
  LUT4 n191_s704 (
    .F(n191_708),
    .I0(n191_1157),
    .I1(n191_832),
    .I2(n191_738),
    .I3(n191_567) 
);
defparam n191_s704.INIT=16'h4000;
  LUT3 n191_s705 (
    .F(n191_709),
    .I0(n191_1157),
    .I1(n191_701),
    .I2(n191_580) 
);
defparam n191_s705.INIT=8'h40;
  LUT2 n191_s707 (
    .F(n191_711),
    .I0(current_freq[7]),
    .I1(n191_197) 
);
defparam n191_s707.INIT=4'h2;
  LUT3 n191_s709 (
    .F(n191_713),
    .I0(n191_1157),
    .I1(n191_350),
    .I2(n191_351) 
);
defparam n191_s709.INIT=8'h04;
  LUT2 n191_s711 (
    .F(n191_715),
    .I0(current_freq[1]),
    .I1(n191_208) 
);
defparam n191_s711.INIT=4'h4;
  LUT4 n191_s714 (
    .F(n191_718),
    .I0(current_freq[1]),
    .I1(n191_698),
    .I2(n191_708),
    .I3(current_freq[0]) 
);
defparam n191_s714.INIT=16'hEF00;
  LUT2 n191_s716 (
    .F(n191_720),
    .I0(current_freq[3]),
    .I1(n191_834) 
);
defparam n191_s716.INIT=4'h9;
  LUT3 n191_s717 (
    .F(n191_721),
    .I0(n191_835),
    .I1(current_freq[0]),
    .I2(current_freq[1]) 
);
defparam n191_s717.INIT=8'hB0;
  LUT4 n191_s718 (
    .F(n191_722),
    .I0(current_freq[1]),
    .I1(current_freq[0]),
    .I2(n191_1145),
    .I3(n191_835) 
);
defparam n191_s718.INIT=16'hF395;
  LUT4 n191_s719 (
    .F(n191_723),
    .I0(current_freq[3]),
    .I1(n191_499),
    .I2(n191_500),
    .I3(n191_548) 
);
defparam n191_s719.INIT=16'h0017;
  LUT3 n191_s720 (
    .F(n191_724),
    .I0(current_freq[3]),
    .I1(n191_834),
    .I2(n191_507) 
);
defparam n191_s720.INIT=8'hD4;
  LUT4 n191_s721 (
    .F(n191_725),
    .I0(n191_208),
    .I1(current_freq[3]),
    .I2(n191_836),
    .I3(n191_767) 
);
defparam n191_s721.INIT=16'hD728;
  LUT2 n191_s722 (
    .F(n191_726),
    .I0(n191_548),
    .I1(n191_517) 
);
defparam n191_s722.INIT=4'h1;
  LUT2 n191_s723 (
    .F(n191_727),
    .I0(n191_550),
    .I1(n191_326) 
);
defparam n191_s723.INIT=4'h1;
  LUT3 n191_s724 (
    .F(n191_728),
    .I0(n191_834),
    .I1(n191_778),
    .I2(n191_575) 
);
defparam n191_s724.INIT=8'hD0;
  LUT2 n191_s725 (
    .F(n191_729),
    .I0(current_freq[5]),
    .I1(n191_519) 
);
defparam n191_s725.INIT=4'h4;
  LUT3 n191_s726 (
    .F(n191_730),
    .I0(current_freq[4]),
    .I1(n191_735),
    .I2(n191_837) 
);
defparam n191_s726.INIT=8'h2B;
  LUT4 n191_s727 (
    .F(n191_731),
    .I0(n191_119),
    .I1(current_freq[4]),
    .I2(n191_585),
    .I3(n191_586) 
);
defparam n191_s727.INIT=16'hBE41;
  LUT3 n191_s730 (
    .F(n191_734),
    .I0(current_freq[3]),
    .I1(n191_767),
    .I2(n191_836) 
);
defparam n191_s730.INIT=8'h4D;
  LUT4 n191_s731 (
    .F(n191_735),
    .I0(n191_119),
    .I1(current_freq[3]),
    .I2(n191_787),
    .I3(n191_788) 
);
defparam n191_s731.INIT=16'hEB14;
  LUT3 n191_s732 (
    .F(n191_736),
    .I0(n191_771),
    .I1(n191_1137),
    .I2(n191_929) 
);
defparam n191_s732.INIT=8'h80;
  LUT4 n191_s733 (
    .F(n191_737),
    .I0(n191_981),
    .I1(n191_760),
    .I2(n191_598),
    .I3(n191_369) 
);
defparam n191_s733.INIT=16'h1000;
  LUT3 n191_s734 (
    .F(n191_738),
    .I0(n191_1157),
    .I1(n191_371),
    .I2(n190_134) 
);
defparam n191_s734.INIT=8'hD3;
  LUT3 n191_s736 (
    .F(n191_740),
    .I0(n191_1137),
    .I1(n191_491),
    .I2(n191_1099) 
);
defparam n191_s736.INIT=8'h80;
  LUT3 n191_s738 (
    .F(n191_742),
    .I0(n191_515),
    .I1(current_freq[6]),
    .I2(n191_359) 
);
defparam n191_s738.INIT=8'h0B;
  LUT4 n191_s739 (
    .F(n191_743),
    .I0(n191_838),
    .I1(n191_839),
    .I2(n191_208),
    .I3(n191_565) 
);
defparam n191_s739.INIT=16'h2FD0;
  LUT4 n191_s742 (
    .F(n191_746),
    .I0(n191_1157),
    .I1(n191_702),
    .I2(n191_580),
    .I3(n191_701) 
);
defparam n191_s742.INIT=16'hEF00;
  LUT4 n191_s743 (
    .F(n191_747),
    .I0(n191_713),
    .I1(n191_353),
    .I2(n191_352),
    .I3(n191_840) 
);
defparam n191_s743.INIT=16'h0700;
  LUT4 n191_s746 (
    .F(n191_750),
    .I0(n191_720),
    .I1(n191_834),
    .I2(n191_841),
    .I3(n191_751) 
);
defparam n191_s746.INIT=16'hD53F;
  LUT2 n191_s747 (
    .F(n191_751),
    .I0(current_freq[4]),
    .I1(n191_507) 
);
defparam n191_s747.INIT=4'h4;
  LUT2 n191_s750 (
    .F(n191_754),
    .I0(current_freq[6]),
    .I1(n191_515) 
);
defparam n191_s750.INIT=4'h2;
  LUT4 n191_s751 (
    .F(n191_755),
    .I0(current_freq[6]),
    .I1(n191_565),
    .I2(n191_564),
    .I3(n191_354) 
);
defparam n191_s751.INIT=16'h00D4;
  LUT4 n191_s752 (
    .F(n191_756),
    .I0(n191_842),
    .I1(n191_979),
    .I2(current_freq[6]),
    .I3(n191_843) 
);
defparam n191_s752.INIT=16'hC55C;
  LUT3 n191_s753 (
    .F(n191_757),
    .I0(n191_743),
    .I1(current_freq[7]),
    .I2(n191_573) 
);
defparam n191_s753.INIT=8'hB0;
  LUT2 n191_s755 (
    .F(n191_759),
    .I0(n191_708),
    .I1(n191_567) 
);
defparam n191_s755.INIT=4'h4;
  LUT4 n191_s756 (
    .F(n191_760),
    .I0(n191_210),
    .I1(n191_844),
    .I2(n191_366),
    .I3(n191_212) 
);
defparam n191_s756.INIT=16'h00FE;
  LUT4 n191_s757 (
    .F(n191_761),
    .I0(n191_354),
    .I1(n191_776),
    .I2(n191_845),
    .I3(n191_774) 
);
defparam n191_s757.INIT=16'h00FE;
  LUT4 n191_s758 (
    .F(n191_762),
    .I0(n191_119),
    .I1(n191_846),
    .I2(current_freq[7]),
    .I3(n191_792) 
);
defparam n191_s758.INIT=16'hEB14;
  LUT3 n191_s760 (
    .F(n191_764),
    .I0(current_freq[1]),
    .I1(n191_1145),
    .I2(current_freq[0]) 
);
defparam n191_s760.INIT=8'h10;
  LUT3 n191_s761 (
    .F(n191_765),
    .I0(current_freq[1]),
    .I1(n191_1145),
    .I2(current_freq[0]) 
);
defparam n191_s761.INIT=8'h60;
  LUT4 n191_s762 (
    .F(n191_766),
    .I0(current_freq[9]),
    .I1(n191_368),
    .I2(n191_1067),
    .I3(n191_847) 
);
defparam n191_s762.INIT=16'hBBB2;
  LUT3 n191_s763 (
    .F(n191_767),
    .I0(n191_119),
    .I1(n191_848),
    .I2(n191_849) 
);
defparam n191_s763.INIT=8'h4B;
  LUT4 n191_s764 (
    .F(n191_768),
    .I0(n191_850),
    .I1(current_freq[1]),
    .I2(n191_119),
    .I3(current_freq[2]) 
);
defparam n191_s764.INIT=16'h00BF;
  LUT4 n191_s765 (
    .F(n191_769),
    .I0(n191_119),
    .I1(n191_997),
    .I2(current_freq[5]),
    .I3(n191_586) 
);
defparam n191_s765.INIT=16'h0E01;
  LUT4 n191_s766 (
    .F(n191_770),
    .I0(n191_119),
    .I1(n191_1037),
    .I2(current_freq[6]),
    .I3(n191_361) 
);
defparam n191_s766.INIT=16'h0E01;
  LUT4 n191_s767 (
    .F(n191_771),
    .I0(n191_981),
    .I1(n191_760),
    .I2(n191_369),
    .I3(n191_598) 
);
defparam n191_s767.INIT=16'hEF30;
  LUT2 n191_s768 (
    .F(n191_772),
    .I0(n191_1067),
    .I1(n191_847) 
);
defparam n191_s768.INIT=4'h1;
  LUT3 n191_s769 (
    .F(n191_773),
    .I0(n191_119),
    .I1(n191_853),
    .I2(n191_593) 
);
defparam n191_s769.INIT=8'hB4;
  LUT2 n191_s770 (
    .F(n191_774),
    .I0(current_freq[7]),
    .I1(n191_756) 
);
defparam n191_s770.INIT=4'h4;
  LUT4 n191_s771 (
    .F(n191_775),
    .I0(n191_854),
    .I1(n191_119),
    .I2(current_freq[8]),
    .I3(n191_792) 
);
defparam n191_s771.INIT=16'h0D02;
  LUT2 n191_s772 (
    .F(n191_776),
    .I0(current_freq[7]),
    .I1(n191_756) 
);
defparam n191_s772.INIT=4'h2;
  LUT4 n191_s773 (
    .F(n191_777),
    .I0(n191_119),
    .I1(n191_853),
    .I2(current_freq[9]),
    .I3(n191_593) 
);
defparam n191_s773.INIT=16'h0B04;
  LUT4 n191_s774 (
    .F(n191_778),
    .I0(n191_855),
    .I1(n191_208),
    .I2(n191_722),
    .I3(current_freq[3]) 
);
defparam n191_s774.INIT=16'hB400;
  LUT4 n191_s775 (
    .F(n191_779),
    .I0(n191_775),
    .I1(n191_856),
    .I2(current_freq[9]),
    .I3(n191_208) 
);
defparam n191_s775.INIT=16'hE100;
  LUT4 n191_s776 (
    .F(n191_780),
    .I0(n191_708),
    .I1(n191_567),
    .I2(n191_698),
    .I3(n191_857) 
);
defparam n191_s776.INIT=16'hCB00;
  LUT2 n191_s777 (
    .F(n191_781),
    .I0(n190_252),
    .I1(n190_251) 
);
defparam n191_s777.INIT=4'h4;
  LUT4 n191_s780 (
    .F(n191_784),
    .I0(n190_130),
    .I1(n190_131),
    .I2(n191_1053),
    .I3(n191_858) 
);
defparam n191_s780.INIT=16'h4F00;
  LUT4 n191_s781 (
    .F(n191_785),
    .I0(n190_130),
    .I1(n190_131),
    .I2(n191_1053),
    .I3(n191_859) 
);
defparam n191_s781.INIT=16'hB000;
  LUT4 n191_s782 (
    .F(n191_786),
    .I0(n190_133),
    .I1(n191_860),
    .I2(n191_861),
    .I3(n190_408) 
);
defparam n191_s782.INIT=16'h03F5;
  LUT4 n191_s783 (
    .F(n191_787),
    .I0(current_freq[2]),
    .I1(n191_862),
    .I2(n191_863),
    .I3(n191_1145) 
);
defparam n191_s783.INIT=16'hF332;
  LUT4 n191_s784 (
    .F(n191_788),
    .I0(n191_1145),
    .I1(n191_1147),
    .I2(n190_1127),
    .I3(n190_813) 
);
defparam n191_s784.INIT=16'hC0AF;
  LUT3 n191_s787 (
    .F(n191_791),
    .I0(current_freq[3]),
    .I1(n190_650),
    .I2(n190_649) 
);
defparam n191_s787.INIT=8'h8E;
  LUT3 n191_s788 (
    .F(n191_792),
    .I0(n191_1145),
    .I1(n190_675),
    .I2(n190_652) 
);
defparam n191_s788.INIT=8'hB4;
  LUT4 n191_s789 (
    .F(n191_793),
    .I0(n190_73),
    .I1(n191_865),
    .I2(n190_432),
    .I3(n190_248) 
);
defparam n191_s789.INIT=16'h03F5;
  LUT2 n191_s790 (
    .F(n191_794),
    .I0(current_freq[8]),
    .I1(n190_425) 
);
defparam n191_s790.INIT=4'h2;
  LUT2 n191_s792 (
    .F(n191_796),
    .I0(n190_249),
    .I1(n191_866) 
);
defparam n191_s792.INIT=4'h1;
  LUT4 n191_s793 (
    .F(n191_797),
    .I0(n190_781),
    .I1(n190_782),
    .I2(n190_784),
    .I3(n191_867) 
);
defparam n191_s793.INIT=16'h0D00;
  LUT4 n191_s794 (
    .F(n191_798),
    .I0(n191_90),
    .I1(current_freq[0]),
    .I2(n191_901),
    .I3(n191_869) 
);
defparam n191_s794.INIT=16'hE0EE;
  LUT4 n191_s796 (
    .F(n191_800),
    .I0(n191_411),
    .I1(n191_410),
    .I2(n191_415),
    .I3(n191_416) 
);
defparam n191_s796.INIT=16'h000E;
  LUT2 n191_s798 (
    .F(n191_802),
    .I0(current_freq[8]),
    .I1(n191_391) 
);
defparam n191_s798.INIT=4'h2;
  LUT3 n191_s804 (
    .F(n191_808),
    .I0(current_freq[3]),
    .I1(n191_397),
    .I2(n191_398) 
);
defparam n191_s804.INIT=8'h4D;
  LUT4 n191_s805 (
    .F(n191_809),
    .I0(current_freq[4]),
    .I1(n191_383),
    .I2(n191_413),
    .I3(n191_412) 
);
defparam n191_s805.INIT=16'hBBB2;
  LUT3 n191_s806 (
    .F(n191_810),
    .I0(current_freq[4]),
    .I1(n191_401),
    .I2(n191_808) 
);
defparam n191_s806.INIT=8'h8E;
  LUT3 n191_s808 (
    .F(n191_812),
    .I0(n191_418),
    .I1(current_freq[9]),
    .I2(n191_240) 
);
defparam n191_s808.INIT=8'hD0;
  LUT4 n191_s809 (
    .F(n191_813),
    .I0(n191_965),
    .I1(n191_963),
    .I2(current_freq[2]),
    .I3(n191_249) 
);
defparam n191_s809.INIT=16'h0010;
  LUT4 n191_s810 (
    .F(n191_814),
    .I0(current_freq[9]),
    .I1(n191_963),
    .I2(current_freq[3]),
    .I3(n191_815) 
);
defparam n191_s810.INIT=16'hE33E;
  LUT2 n191_s811 (
    .F(n191_815),
    .I0(n191_429),
    .I1(n191_428) 
);
defparam n191_s811.INIT=4'h8;
  LUT2 n191_s812 (
    .F(n191_816),
    .I0(current_freq[9]),
    .I1(n191_427) 
);
defparam n191_s812.INIT=4'h1;
  LUT4 n191_s814 (
    .F(n191_818),
    .I0(n191_241),
    .I1(n191_242),
    .I2(n191_871),
    .I3(n191_243) 
);
defparam n191_s814.INIT=16'h000D;
  LUT4 n191_s815 (
    .F(n191_819),
    .I0(n191_431),
    .I1(n191_242),
    .I2(n191_1039),
    .I3(n191_873) 
);
defparam n191_s815.INIT=16'h004F;
  LUT3 n191_s816 (
    .F(n191_820),
    .I0(n191_933),
    .I1(n191_1151),
    .I2(n191_1101) 
);
defparam n191_s816.INIT=8'h14;
  LUT2 n191_s818 (
    .F(n191_822),
    .I0(n191_228),
    .I1(n191_229) 
);
defparam n191_s818.INIT=4'h4;
  LUT4 n191_s819 (
    .F(n191_823),
    .I0(n191_400),
    .I1(current_freq[5]),
    .I2(n191_874),
    .I3(n191_406) 
);
defparam n191_s819.INIT=16'h000E;
  LUT3 n191_s820 (
    .F(n191_824),
    .I0(current_freq[7]),
    .I1(n191_658),
    .I2(n191_403) 
);
defparam n191_s820.INIT=8'h4D;
  LUT2 n191_s821 (
    .F(n191_825),
    .I0(current_freq[3]),
    .I1(n190_272) 
);
defparam n191_s821.INIT=4'h9;
  LUT4 n190_s691 (
    .F(n190_695),
    .I0(current_freq[5]),
    .I1(n190_839),
    .I2(n190_370),
    .I3(n190_1021) 
);
defparam n190_s691.INIT=16'hFEA8;
  LUT4 n190_s692 (
    .F(n190_696),
    .I0(n190_218),
    .I1(current_freq[5]),
    .I2(n190_370),
    .I3(n190_1021) 
);
defparam n190_s692.INIT=16'hFCC8;
  LUT4 n190_s693 (
    .F(n190_697),
    .I0(n190_370),
    .I1(n190_840),
    .I2(n190_543),
    .I3(current_freq[6]) 
);
defparam n190_s693.INIT=16'hFE3F;
  LUT3 n190_s694 (
    .F(n190_698),
    .I0(n190_221),
    .I1(n190_498),
    .I2(n190_503) 
);
defparam n190_s694.INIT=8'h10;
  LUT2 n190_s695 (
    .F(n190_699),
    .I0(n190_206),
    .I1(n190_207) 
);
defparam n190_s695.INIT=4'h4;
  LUT3 n190_s697 (
    .F(n190_701),
    .I0(n190_961),
    .I1(n190_503),
    .I2(n190_507) 
);
defparam n190_s697.INIT=8'h80;
  LUT4 n190_s698 (
    .F(n190_702),
    .I0(n190_543),
    .I1(n190_841),
    .I2(n190_842),
    .I3(n190_374) 
);
defparam n190_s698.INIT=16'h7707;
  LUT3 n190_s699 (
    .F(n190_703),
    .I0(n190_374),
    .I1(n190_843),
    .I2(current_freq[6]) 
);
defparam n190_s699.INIT=8'h0D;
  LUT4 n190_s700 (
    .F(n190_704),
    .I0(current_freq[5]),
    .I1(n190_441),
    .I2(current_freq[4]),
    .I3(n190_437) 
);
defparam n190_s700.INIT=16'hBBB0;
  LUT4 n190_s701 (
    .F(n190_705),
    .I0(current_freq[8]),
    .I1(n190_404),
    .I2(current_freq[7]),
    .I3(n190_400) 
);
defparam n190_s701.INIT=16'hDD4D;
  LUT4 n190_s703 (
    .F(n190_707),
    .I0(n190_844),
    .I1(n190_370),
    .I2(n190_366),
    .I3(n190_367) 
);
defparam n190_s703.INIT=16'h0001;
  LUT4 n190_s704 (
    .F(n190_708),
    .I0(current_freq[6]),
    .I1(n190_374),
    .I2(n190_375),
    .I3(n190_367) 
);
defparam n190_s704.INIT=16'h0071;
  LUT4 n190_s707 (
    .F(n190_711),
    .I0(n190_522),
    .I1(current_freq[2]),
    .I2(current_freq[1]),
    .I3(n190_845) 
);
defparam n190_s707.INIT=16'hF400;
  LUT4 n190_s712 (
    .F(n190_716),
    .I0(n190_347),
    .I1(n190_846),
    .I2(n190_165),
    .I3(n190_326) 
);
defparam n190_s712.INIT=16'hF0BB;
  LUT4 n190_s714 (
    .F(n190_718),
    .I0(n190_165),
    .I1(current_freq[4]),
    .I2(n190_325),
    .I3(n190_326) 
);
defparam n190_s714.INIT=16'h0310;
  LUT2 n190_s716 (
    .F(n190_720),
    .I0(current_freq[0]),
    .I1(n190_123) 
);
defparam n190_s716.INIT=4'h8;
  LUT4 n190_s717 (
    .F(n190_721),
    .I0(n190_121),
    .I1(n190_995),
    .I2(n190_847),
    .I3(n190_848) 
);
defparam n190_s717.INIT=16'h4F00;
  LUT4 n190_s719 (
    .F(n190_723),
    .I0(n191_1063),
    .I1(n190_1165),
    .I2(n190_849),
    .I3(current_freq[3]) 
);
defparam n190_s719.INIT=16'h1C00;
  LUT4 n190_s720 (
    .F(n190_724),
    .I0(n190_699),
    .I1(n190_118),
    .I2(n190_1133),
    .I3(n190_213) 
);
defparam n190_s720.INIT=16'h000D;
  LUT2 n190_s721 (
    .F(n190_725),
    .I0(n190_851),
    .I1(current_freq[4]) 
);
defparam n190_s721.INIT=4'h4;
  LUT4 n190_s722 (
    .F(n190_726),
    .I0(n190_699),
    .I1(n190_852),
    .I2(n190_118),
    .I3(n190_853) 
);
defparam n190_s722.INIT=16'h303B;
  LUT4 n190_s723 (
    .F(n190_727),
    .I0(n190_118),
    .I1(n190_699),
    .I2(n190_854),
    .I3(n190_855) 
);
defparam n190_s723.INIT=16'h4F00;
  LUT3 n190_s726 (
    .F(n190_730),
    .I0(current_freq[4]),
    .I1(n190_531),
    .I2(n190_208) 
);
defparam n190_s726.INIT=8'h40;
  LUT4 n190_s727 (
    .F(n190_731),
    .I0(n190_1089),
    .I1(n190_530),
    .I2(n190_856),
    .I3(n190_208) 
);
defparam n190_s727.INIT=16'hC345;
  LUT2 n190_s728 (
    .F(n190_732),
    .I0(n190_218),
    .I1(n190_707) 
);
defparam n190_s728.INIT=4'h4;
  LUT4 n190_s731 (
    .F(n190_735),
    .I0(n190_118),
    .I1(n190_699),
    .I2(n190_213),
    .I3(n190_857) 
);
defparam n190_s731.INIT=16'hF400;
  LUT4 n190_s732 (
    .F(n190_736),
    .I0(n190_118),
    .I1(n190_699),
    .I2(n190_858),
    .I3(n190_859) 
);
defparam n190_s732.INIT=16'h004F;
  LUT4 n190_s733 (
    .F(n190_737),
    .I0(n190_557),
    .I1(n190_558),
    .I2(n190_555),
    .I3(n190_556) 
);
defparam n190_s733.INIT=16'h0001;
  LUT4 n190_s734 (
    .F(n190_738),
    .I0(n190_124),
    .I1(n190_125),
    .I2(n190_127),
    .I3(n190_860) 
);
defparam n190_s734.INIT=16'hBF00;
  LUT4 n190_s735 (
    .F(n190_739),
    .I0(n190_861),
    .I1(current_freq[3]),
    .I2(n190_751),
    .I3(current_freq[4]) 
);
defparam n190_s735.INIT=16'hFA3F;
  LUT4 n190_s736 (
    .F(n190_740),
    .I0(n190_750),
    .I1(current_freq[3]),
    .I2(n190_862),
    .I3(current_freq[4]) 
);
defparam n190_s736.INIT=16'h53AC;
  LUT4 n190_s737 (
    .F(n190_741),
    .I0(n190_124),
    .I1(n190_125),
    .I2(n190_1011),
    .I3(n190_1009) 
);
defparam n190_s737.INIT=16'h004F;
  LUT4 n190_s739 (
    .F(n190_743),
    .I0(n190_123),
    .I1(current_freq[2]),
    .I2(current_freq[1]),
    .I3(current_freq[0]) 
);
defparam n190_s739.INIT=16'h0230;
  LUT4 n190_s740 (
    .F(n190_744),
    .I0(n190_123),
    .I1(n190_323),
    .I2(n190_865),
    .I3(n190_122) 
);
defparam n190_s740.INIT=16'h0B00;
  LUT4 n190_s741 (
    .F(n190_745),
    .I0(n190_720),
    .I1(n190_865),
    .I2(current_freq[1]),
    .I3(current_freq[2]) 
);
defparam n190_s741.INIT=16'hCB3F;
  LUT3 n190_s742 (
    .F(n190_746),
    .I0(current_freq[5]),
    .I1(n190_395),
    .I2(n190_748) 
);
defparam n190_s742.INIT=8'h17;
  LUT3 n190_s743 (
    .F(n190_747),
    .I0(current_freq[3]),
    .I1(n190_392),
    .I2(n190_393) 
);
defparam n190_s743.INIT=8'hB2;
  LUT3 n190_s744 (
    .F(n190_748),
    .I0(current_freq[4]),
    .I1(n190_747),
    .I2(n190_396) 
);
defparam n190_s744.INIT=8'hE8;
  LUT4 n190_s745 (
    .F(n190_749),
    .I0(n190_592),
    .I1(n190_591),
    .I2(current_freq[4]),
    .I3(n190_548) 
);
defparam n190_s745.INIT=16'hBBB0;
  LUT2 n190_s746 (
    .F(n190_750),
    .I0(n190_595),
    .I1(n190_596) 
);
defparam n190_s746.INIT=4'h4;
  LUT3 n190_s747 (
    .F(n190_751),
    .I0(n190_398),
    .I1(current_freq[1]),
    .I2(n190_1137) 
);
defparam n190_s747.INIT=8'h4B;
  LUT4 n190_s751 (
    .F(n190_755),
    .I0(n190_227),
    .I1(n190_391),
    .I2(current_freq[2]),
    .I3(n190_1027) 
);
defparam n190_s751.INIT=16'h0007;
  LUT4 n190_s752 (
    .F(n190_756),
    .I0(n190_869),
    .I1(current_freq[2]),
    .I2(n190_391),
    .I3(n190_390) 
);
defparam n190_s752.INIT=16'h0B00;
  LUT4 n190_s753 (
    .F(n190_757),
    .I0(n190_227),
    .I1(n190_869),
    .I2(n190_870),
    .I3(n190_931) 
);
defparam n190_s753.INIT=16'h7F00;
  LUT2 n190_s754 (
    .F(n190_758),
    .I0(current_freq[4]),
    .I1(n190_1195) 
);
defparam n190_s754.INIT=4'h6;
  LUT2 n190_s757 (
    .F(n190_761),
    .I0(current_freq[7]),
    .I1(n190_233) 
);
defparam n190_s757.INIT=4'h4;
  LUT4 n190_s759 (
    .F(n190_763),
    .I0(n190_394),
    .I1(n190_747),
    .I2(n190_229),
    .I3(n190_230) 
);
defparam n190_s759.INIT=16'h4F00;
  LUT4 n190_s760 (
    .F(n190_764),
    .I0(n190_124),
    .I1(n190_125),
    .I2(n190_872),
    .I3(n190_751) 
);
defparam n190_s760.INIT=16'h0B04;
  LUT4 n190_s761 (
    .F(n190_765),
    .I0(n190_127),
    .I1(n190_873),
    .I2(n190_874),
    .I3(n190_751) 
);
defparam n190_s761.INIT=16'hFA03;
  LUT2 n190_s763 (
    .F(n190_767),
    .I0(current_freq[3]),
    .I1(n190_392) 
);
defparam n190_s763.INIT=4'h6;
  LUT2 n190_s765 (
    .F(n190_769),
    .I0(current_freq[2]),
    .I1(n190_398) 
);
defparam n190_s765.INIT=4'h8;
  LUT4 n190_s768 (
    .F(n190_772),
    .I0(current_freq[1]),
    .I1(current_freq[0]),
    .I2(n190_134),
    .I3(n190_139) 
);
defparam n190_s768.INIT=16'hF395;
  LUT3 n190_s769 (
    .F(n190_773),
    .I0(current_freq[9]),
    .I1(n190_1141),
    .I2(n190_138) 
);
defparam n190_s769.INIT=8'h20;
  LUT3 n190_s770 (
    .F(n190_774),
    .I0(n190_1137),
    .I1(current_freq[1]),
    .I2(current_freq[2]) 
);
defparam n190_s770.INIT=8'h4B;
  LUT4 n190_s772 (
    .F(n190_776),
    .I0(n190_254),
    .I1(n190_255),
    .I2(n190_772),
    .I3(n190_138) 
);
defparam n190_s772.INIT=16'h0100;
  LUT4 n190_s775 (
    .F(n190_779),
    .I0(n190_678),
    .I1(n190_679),
    .I2(n190_680),
    .I3(n190_876) 
);
defparam n190_s775.INIT=16'h001F;
  LUT2 n190_s776 (
    .F(n190_780),
    .I0(n190_437),
    .I1(current_freq[4]) 
);
defparam n190_s776.INIT=4'h8;
  LUT4 n190_s777 (
    .F(n190_781),
    .I0(n190_877),
    .I1(n191_227),
    .I2(n191_225),
    .I3(n190_878) 
);
defparam n190_s777.INIT=16'h0100;
  LUT3 n190_s778 (
    .F(n190_782),
    .I0(n191_127),
    .I1(n191_126),
    .I2(n191_223) 
);
defparam n190_s778.INIT=8'hD0;
  LUT4 n190_s779 (
    .F(n190_783),
    .I0(n191_129),
    .I1(n190_629),
    .I2(current_freq[1]),
    .I3(n190_878) 
);
defparam n190_s779.INIT=16'h30AF;
  LUT3 n190_s780 (
    .F(n190_784),
    .I0(n191_127),
    .I1(n191_126),
    .I2(n190_879) 
);
defparam n190_s780.INIT=8'hD0;
  LUT4 n190_s783 (
    .F(n190_787),
    .I0(n190_880),
    .I1(n190_881),
    .I2(current_freq[5]),
    .I3(n190_415) 
);
defparam n190_s783.INIT=16'hEF00;
  LUT4 n190_s784 (
    .F(n190_788),
    .I0(n191_600),
    .I1(current_freq[4]),
    .I2(n191_601),
    .I3(current_freq[5]) 
);
defparam n190_s784.INIT=16'h00B2;
  LUT4 n190_s785 (
    .F(n190_789),
    .I0(n190_883),
    .I1(n190_884),
    .I2(n190_885),
    .I3(n190_622) 
);
defparam n190_s785.INIT=16'h3F14;
  LUT4 n190_s786 (
    .F(n190_790),
    .I0(n191_218),
    .I1(n191_219),
    .I2(n190_796),
    .I3(current_freq[5]) 
);
defparam n190_s786.INIT=16'h0DF2;
  LUT3 n190_s787 (
    .F(n190_791),
    .I0(n190_881),
    .I1(n190_880),
    .I2(n190_415) 
);
defparam n190_s787.INIT=8'hE0;
  LUT4 n190_s788 (
    .F(n190_792),
    .I0(current_freq[4]),
    .I1(n190_622),
    .I2(n190_884),
    .I3(n190_887) 
);
defparam n190_s788.INIT=16'hF100;
  LUT4 n190_s789 (
    .F(n190_793),
    .I0(n190_883),
    .I1(n190_622),
    .I2(n191_602),
    .I3(n190_632) 
);
defparam n190_s789.INIT=16'h000D;
  LUT4 n190_s791 (
    .F(n190_795),
    .I0(current_freq[3]),
    .I1(n191_379),
    .I2(n191_378),
    .I3(n191_219) 
);
defparam n190_s791.INIT=16'h00D4;
  LUT3 n190_s792 (
    .F(n190_796),
    .I0(n191_219),
    .I1(n190_888),
    .I2(current_freq[4]) 
);
defparam n190_s792.INIT=8'h07;
  LUT4 n190_s793 (
    .F(n190_797),
    .I0(current_freq[4]),
    .I1(n190_239),
    .I2(n190_238),
    .I3(n190_889) 
);
defparam n190_s793.INIT=16'h2F00;
  LUT4 n190_s794 (
    .F(n190_798),
    .I0(n190_242),
    .I1(n190_806),
    .I2(n190_890),
    .I3(current_freq[6]) 
);
defparam n190_s794.INIT=16'h0EF1;
  LUT3 n190_s797 (
    .F(n190_801),
    .I0(current_freq[2]),
    .I1(current_freq[1]),
    .I2(n190_1159) 
);
defparam n190_s797.INIT=8'h35;
  LUT4 n190_s798 (
    .F(n190_802),
    .I0(n190_892),
    .I1(n190_249),
    .I2(n191_866),
    .I3(n190_893) 
);
defparam n190_s798.INIT=16'h0100;
  LUT3 n190_s800 (
    .F(n190_804),
    .I0(n190_130),
    .I1(n190_131),
    .I2(n191_1053) 
);
defparam n190_s800.INIT=8'hB0;
  LUT4 n190_s801 (
    .F(n190_805),
    .I0(n191_796),
    .I1(n190_893),
    .I2(n191_860),
    .I3(n190_892) 
);
defparam n190_s801.INIT=16'h8CF3;
  LUT3 n190_s802 (
    .F(n190_806),
    .I0(current_freq[4]),
    .I1(n190_239),
    .I2(n190_238) 
);
defparam n190_s802.INIT=8'h2B;
  LUT4 n190_s804 (
    .F(n190_808),
    .I0(n190_427),
    .I1(n190_895),
    .I2(current_freq[6]),
    .I3(n190_652) 
);
defparam n190_s804.INIT=16'hB0BB;
  LUT4 n190_s806 (
    .F(n190_810),
    .I0(current_freq[9]),
    .I1(n190_253),
    .I2(n190_424),
    .I3(n191_1009) 
);
defparam n190_s806.INIT=16'h57F4;
  LUT4 n190_s807 (
    .F(n190_811),
    .I0(n190_1175),
    .I1(current_freq[2]),
    .I2(n190_134),
    .I3(n191_863) 
);
defparam n190_s807.INIT=16'h0523;
  LUT4 n190_s809 (
    .F(n190_813),
    .I0(current_freq[0]),
    .I1(current_freq[1]),
    .I2(n190_1159),
    .I3(n190_73) 
);
defparam n190_s809.INIT=16'hC3F5;
  LUT4 n190_s810 (
    .F(n190_814),
    .I0(n190_251),
    .I1(n190_252),
    .I2(current_freq[0]),
    .I3(n190_253) 
);
defparam n190_s810.INIT=16'hD000;
  LUT4 n190_s811 (
    .F(n190_815),
    .I0(current_freq[3]),
    .I1(n190_663),
    .I2(n190_679),
    .I3(n190_897) 
);
defparam n190_s811.INIT=16'h7771;
  LUT4 n190_s812 (
    .F(n190_816),
    .I0(n190_266),
    .I1(n190_267),
    .I2(n190_661),
    .I3(n190_609) 
);
defparam n190_s812.INIT=16'hF40B;
  LUT3 n190_s814 (
    .F(n190_818),
    .I0(current_freq[6]),
    .I1(n190_652),
    .I2(n190_653) 
);
defparam n190_s814.INIT=8'h2B;
  LUT4 n190_s816 (
    .F(n190_820),
    .I0(n190_253),
    .I1(n190_252),
    .I2(n191_90),
    .I3(n190_898) 
);
defparam n190_s816.INIT=16'h0007;
  LUT4 n190_s817 (
    .F(n190_821),
    .I0(n190_899),
    .I1(current_freq[1]),
    .I2(current_freq[0]),
    .I3(n190_900) 
);
defparam n190_s817.INIT=16'hBE00;
  LUT4 n190_s818 (
    .F(n190_822),
    .I0(n190_252),
    .I1(n190_251),
    .I2(n190_253),
    .I3(n190_1121) 
);
defparam n190_s818.INIT=16'h004F;
  LUT4 n190_s819 (
    .F(n190_823),
    .I0(n190_253),
    .I1(n190_252),
    .I2(n190_902),
    .I3(n191_863) 
);
defparam n190_s819.INIT=16'h8F00;
  LUT4 n190_s820 (
    .F(n190_824),
    .I0(n190_903),
    .I1(n190_650),
    .I2(n190_252),
    .I3(current_freq[4]) 
);
defparam n190_s820.INIT=16'h8100;
  LUT4 n190_s821 (
    .F(n190_825),
    .I0(n190_650),
    .I1(n190_898),
    .I2(n190_905),
    .I3(current_freq[4]) 
);
defparam n190_s821.INIT=16'h8F00;
  LUT4 n190_s822 (
    .F(n190_826),
    .I0(n190_906),
    .I1(n190_813),
    .I2(n190_252),
    .I3(current_freq[3]) 
);
defparam n190_s822.INIT=16'h8100;
  LUT4 n190_s823 (
    .F(n190_827),
    .I0(n190_813),
    .I1(n190_898),
    .I2(n190_907),
    .I3(current_freq[3]) 
);
defparam n190_s823.INIT=16'h8F00;
  LUT4 n190_s824 (
    .F(n190_828),
    .I0(current_freq[5]),
    .I1(n190_908),
    .I2(n190_252),
    .I3(n191_584) 
);
defparam n190_s824.INIT=16'h0140;
  LUT4 n190_s825 (
    .F(n190_829),
    .I0(n190_898),
    .I1(n190_909),
    .I2(current_freq[5]),
    .I3(n191_584) 
);
defparam n190_s825.INIT=16'h0C0B;
  LUT4 n190_s826 (
    .F(n190_830),
    .I0(n190_253),
    .I1(n190_910),
    .I2(n190_911),
    .I3(n190_252) 
);
defparam n190_s826.INIT=16'h770F;
  LUT4 n190_s827 (
    .F(n190_831),
    .I0(n190_898),
    .I1(n190_910),
    .I2(n190_987),
    .I3(n191_1049) 
);
defparam n190_s827.INIT=16'h0733;
  LUT2 n190_s828 (
    .F(n190_832),
    .I0(n190_282),
    .I1(n190_284) 
);
defparam n190_s828.INIT=4'h4;
  LUT4 n190_s829 (
    .F(n190_833),
    .I0(n190_834),
    .I1(current_freq[1]),
    .I2(current_freq[2]),
    .I3(n190_913) 
);
defparam n190_s829.INIT=16'hB400;
  LUT3 n190_s830 (
    .F(n190_834),
    .I0(n190_470),
    .I1(current_freq[0]),
    .I2(n191_88) 
);
defparam n190_s830.INIT=8'h40;
  LUT3 n190_s831 (
    .F(n190_835),
    .I0(n190_86),
    .I1(current_freq[0]),
    .I2(current_freq[2]) 
);
defparam n190_s831.INIT=8'h07;
  LUT4 n190_s832 (
    .F(n190_836),
    .I0(current_freq[5]),
    .I1(n190_87),
    .I2(n190_285),
    .I3(n191_253) 
);
defparam n190_s832.INIT=16'h0040;
  LUT3 n190_s833 (
    .F(n190_837),
    .I0(n190_87),
    .I1(current_freq[1]),
    .I2(n190_286) 
);
defparam n190_s833.INIT=8'h80;
  LUT4 n190_s834 (
    .F(n190_838),
    .I0(current_freq[5]),
    .I1(n190_86),
    .I2(n190_87),
    .I3(current_freq[0]) 
);
defparam n190_s834.INIT=16'h1000;
  LUT2 n191_s822 (
    .F(n191_826),
    .I0(n191_303),
    .I1(n191_295) 
);
defparam n191_s822.INIT=4'h4;
  LUT2 n191_s824 (
    .F(n191_828),
    .I0(n191_327),
    .I1(n191_328) 
);
defparam n191_s824.INIT=4'h4;
  LUT4 n191_s826 (
    .F(n191_830),
    .I0(current_freq[9]),
    .I1(n191_775),
    .I2(n191_1007),
    .I3(n191_773) 
);
defparam n191_s826.INIT=16'hFD54;
  LUT2 n191_s827 (
    .F(n191_831),
    .I0(current_freq[6]),
    .I1(n191_321) 
);
defparam n191_s827.INIT=4'h4;
  LUT2 n191_s828 (
    .F(n191_832),
    .I0(n191_771),
    .I1(n191_1137) 
);
defparam n191_s828.INIT=4'h8;
  LUT4 n191_s830 (
    .F(n191_834),
    .I0(n191_941),
    .I1(n191_718),
    .I2(n191_877),
    .I3(current_freq[2]) 
);
defparam n191_s830.INIT=16'h0777;
  LUT2 n191_s831 (
    .F(n191_835),
    .I0(n191_1139),
    .I1(n191_766) 
);
defparam n191_s831.INIT=4'h8;
  LUT3 n191_s832 (
    .F(n191_836),
    .I0(current_freq[0]),
    .I1(n191_879),
    .I2(n191_768) 
);
defparam n191_s832.INIT=8'h07;
  LUT3 n191_s833 (
    .F(n191_837),
    .I0(n191_561),
    .I1(n191_560),
    .I2(n191_1069) 
);
defparam n191_s833.INIT=8'h07;
  LUT4 n191_s834 (
    .F(n191_838),
    .I0(n191_880),
    .I1(current_freq[5]),
    .I2(n191_731),
    .I3(current_freq[6]) 
);
defparam n191_s834.INIT=16'h8EF3;
  LUT4 n191_s835 (
    .F(n191_839),
    .I0(current_freq[4]),
    .I1(n191_837),
    .I2(n191_735),
    .I3(n191_881) 
);
defparam n191_s835.INIT=16'h2B00;
  LUT3 n191_s836 (
    .F(n191_840),
    .I0(n191_350),
    .I1(n191_351),
    .I2(n191_530) 
);
defparam n191_s836.INIT=8'h20;
  LUT2 n191_s837 (
    .F(n191_841),
    .I0(current_freq[4]),
    .I1(n191_507) 
);
defparam n191_s837.INIT=4'h1;
  LUT4 n191_s838 (
    .F(n191_842),
    .I0(n191_366),
    .I1(n191_212),
    .I2(n191_1139),
    .I3(n191_979) 
);
defparam n191_s838.INIT=16'h3FD0;
  LUT3 n191_s839 (
    .F(n191_843),
    .I0(current_freq[5]),
    .I1(n191_361),
    .I2(n191_362) 
);
defparam n191_s839.INIT=8'hB2;
  LUT2 n191_s840 (
    .F(n191_844),
    .I0(current_freq[6]),
    .I1(n191_979) 
);
defparam n191_s840.INIT=4'h4;
  LUT3 n191_s841 (
    .F(n191_845),
    .I0(current_freq[6]),
    .I1(n191_565),
    .I2(n191_564) 
);
defparam n191_s841.INIT=8'h2B;
  LUT3 n191_s842 (
    .F(n191_846),
    .I0(current_freq[6]),
    .I1(n191_979),
    .I2(n191_843) 
);
defparam n191_s842.INIT=8'hB2;
  LUT4 n191_s843 (
    .F(n191_847),
    .I0(n191_210),
    .I1(n191_844),
    .I2(n191_594),
    .I3(n191_592) 
);
defparam n191_s843.INIT=16'hF100;
  LUT4 n191_s844 (
    .F(n191_848),
    .I0(n191_1145),
    .I1(current_freq[0]),
    .I2(n191_883),
    .I3(current_freq[2]) 
);
defparam n191_s844.INIT=16'h700F;
  LUT4 n191_s845 (
    .F(n191_849),
    .I0(n190_73),
    .I1(current_freq[1]),
    .I2(current_freq[0]),
    .I3(n191_1145) 
);
defparam n191_s845.INIT=16'h5F63;
  LUT2 n191_s846 (
    .F(n191_850),
    .I0(n191_1145),
    .I1(current_freq[0]) 
);
defparam n191_s846.INIT=4'h4;
  LUT4 n191_s849 (
    .F(n191_853),
    .I0(n191_884),
    .I1(n191_210),
    .I2(n191_594),
    .I3(current_freq[8]) 
);
defparam n191_s849.INIT=16'h0DF2;
  LUT4 n191_s850 (
    .F(n191_854),
    .I0(current_freq[6]),
    .I1(n191_979),
    .I2(n191_843),
    .I3(current_freq[7]) 
);
defparam n191_s850.INIT=16'h4DB2;
  LUT4 n191_s851 (
    .F(n191_855),
    .I0(current_freq[0]),
    .I1(n191_835),
    .I2(current_freq[1]),
    .I3(current_freq[2]) 
);
defparam n191_s851.INIT=16'hD02F;
  LUT4 n191_s852 (
    .F(n191_856),
    .I0(n191_354),
    .I1(n191_845),
    .I2(n191_774),
    .I3(n191_1007) 
);
defparam n191_s852.INIT=16'hF100;
  LUT3 n191_s853 (
    .F(n191_857),
    .I0(n191_738),
    .I1(n191_737),
    .I2(n191_1137) 
);
defparam n191_s853.INIT=8'h60;
  LUT4 n191_s854 (
    .F(n191_858),
    .I0(n190_249),
    .I1(n190_408),
    .I2(n191_866),
    .I3(n191_861) 
);
defparam n191_s854.INIT=16'h0004;
  LUT3 n191_s855 (
    .F(n191_859),
    .I0(n190_244),
    .I1(n190_247),
    .I2(n190_408) 
);
defparam n191_s855.INIT=8'h01;
  LUT2 n191_s856 (
    .F(n191_860),
    .I0(n190_244),
    .I1(n190_247) 
);
defparam n191_s856.INIT=4'h1;
  LUT4 n191_s857 (
    .F(n191_861),
    .I0(n191_123),
    .I1(n190_620),
    .I2(n191_886),
    .I3(current_freq[3]) 
);
defparam n191_s857.INIT=16'hB04F;
  LUT4 n191_s858 (
    .F(n191_862),
    .I0(current_freq[1]),
    .I1(current_freq[2]),
    .I2(n191_863),
    .I3(current_freq[0]) 
);
defparam n191_s858.INIT=16'h5331;
  LUT2 n191_s859 (
    .F(n191_863),
    .I0(n190_73),
    .I1(current_freq[0]) 
);
defparam n191_s859.INIT=4'h4;
  LUT2 n191_s861 (
    .F(n191_865),
    .I0(n191_599),
    .I1(n190_247) 
);
defparam n191_s861.INIT=4'h1;
  LUT4 n191_s862 (
    .F(n191_866),
    .I0(n191_888),
    .I1(n191_123),
    .I2(n190_418),
    .I3(current_freq[9]) 
);
defparam n191_s862.INIT=16'hD200;
  LUT3 n191_s863 (
    .F(n191_867),
    .I0(current_freq[2]),
    .I1(n191_889),
    .I2(n191_890) 
);
defparam n191_s863.INIT=8'h01;
  LUT3 n191_s865 (
    .F(n191_869),
    .I0(n191_1061),
    .I1(n191_224),
    .I2(n191_891) 
);
defparam n191_s865.INIT=8'hB0;
  LUT2 n191_s867 (
    .F(n191_871),
    .I0(current_freq[6]),
    .I1(n191_432) 
);
defparam n191_s867.INIT=4'h4;
  LUT2 n191_s869 (
    .F(n191_873),
    .I0(current_freq[5]),
    .I1(n191_430) 
);
defparam n191_s869.INIT=4'h4;
  LUT4 n191_s870 (
    .F(n191_874),
    .I0(n191_634),
    .I1(n191_646),
    .I2(current_freq[6]),
    .I3(n191_430) 
);
defparam n191_s870.INIT=16'h0B04;
  LUT2 n190_s835 (
    .F(n190_839),
    .I0(current_freq[6]),
    .I1(n190_373) 
);
defparam n190_s835.INIT=4'h8;
  LUT4 n190_s836 (
    .F(n190_840),
    .I0(n190_373),
    .I1(current_freq[5]),
    .I2(n190_1021),
    .I3(current_freq[6]) 
);
defparam n190_s836.INIT=16'hC0A0;
  LUT2 n190_s837 (
    .F(n190_841),
    .I0(n190_375),
    .I1(n190_373) 
);
defparam n190_s837.INIT=4'h4;
  LUT3 n190_s838 (
    .F(n190_842),
    .I0(current_freq[5]),
    .I1(n190_370),
    .I2(n190_1021) 
);
defparam n190_s838.INIT=8'hE8;
  LUT3 n190_s839 (
    .F(n190_843),
    .I0(current_freq[5]),
    .I1(n190_1021),
    .I2(n190_370) 
);
defparam n190_s839.INIT=8'h17;
  LUT4 n190_s840 (
    .F(n190_844),
    .I0(n190_123),
    .I1(n190_547),
    .I2(n190_548),
    .I3(current_freq[5]) 
);
defparam n190_s840.INIT=16'hE100;
  LUT2 n190_s841 (
    .F(n190_845),
    .I0(current_freq[3]),
    .I1(n190_329) 
);
defparam n190_s841.INIT=4'h9;
  LUT3 n190_s842 (
    .F(n190_846),
    .I0(n190_166),
    .I1(current_freq[9]),
    .I2(n190_325) 
);
defparam n190_s842.INIT=8'h70;
  LUT4 n190_s843 (
    .F(n190_847),
    .I0(n190_720),
    .I1(current_freq[0]),
    .I2(current_freq[1]),
    .I3(n190_122) 
);
defparam n190_s843.INIT=16'h3A00;
  LUT4 n190_s844 (
    .F(n190_848),
    .I0(current_freq[1]),
    .I1(current_freq[2]),
    .I2(current_freq[0]),
    .I3(n190_123) 
);
defparam n190_s844.INIT=16'h5333;
  LUT4 n190_s845 (
    .F(n190_849),
    .I0(current_freq[1]),
    .I1(n190_208),
    .I2(n191_83),
    .I3(n190_1165) 
);
defparam n190_s845.INIT=16'h31CF;
  LUT4 n190_s847 (
    .F(n190_851),
    .I0(n190_213),
    .I1(n190_530),
    .I2(n190_208),
    .I3(n190_531) 
);
defparam n190_s847.INIT=16'hF34C;
  LUT4 n190_s848 (
    .F(n190_852),
    .I0(n190_531),
    .I1(n190_213),
    .I2(n190_530),
    .I3(current_freq[4]) 
);
defparam n190_s848.INIT=16'h2000;
  LUT4 n190_s849 (
    .F(n190_853),
    .I0(n190_206),
    .I1(n190_207),
    .I2(n190_914),
    .I3(n190_296) 
);
defparam n190_s849.INIT=16'h4000;
  LUT4 n190_s850 (
    .F(n190_854),
    .I0(current_freq[1]),
    .I1(n190_1165),
    .I2(n191_83),
    .I3(n190_213) 
);
defparam n190_s850.INIT=16'h00F4;
  LUT4 n190_s851 (
    .F(n190_855),
    .I0(current_freq[2]),
    .I1(n190_915),
    .I2(n190_1165),
    .I3(n190_208) 
);
defparam n190_s851.INIT=16'hF332;
  LUT4 n190_s852 (
    .F(n190_856),
    .I0(n190_213),
    .I1(current_freq[4]),
    .I2(n190_531),
    .I3(n190_530) 
);
defparam n190_s852.INIT=16'hDF30;
  LUT3 n190_s853 (
    .F(n190_857),
    .I0(current_freq[5]),
    .I1(n190_337),
    .I2(n190_208) 
);
defparam n190_s853.INIT=8'h10;
  LUT4 n190_s854 (
    .F(n190_858),
    .I0(current_freq[5]),
    .I1(n190_213),
    .I2(n190_337),
    .I3(n190_536) 
);
defparam n190_s854.INIT=16'h0010;
  LUT4 n190_s855 (
    .F(n190_859),
    .I0(n190_208),
    .I1(current_freq[5]),
    .I2(n190_337),
    .I3(n190_536) 
);
defparam n190_s855.INIT=16'h0310;
  LUT3 n190_s856 (
    .F(n190_860),
    .I0(n190_585),
    .I1(n190_916),
    .I2(n190_874) 
);
defparam n190_s856.INIT=8'h0D;
  LUT4 n190_s857 (
    .F(n190_861),
    .I0(current_freq[1]),
    .I1(n190_917),
    .I2(current_freq[3]),
    .I3(n190_596) 
);
defparam n190_s857.INIT=16'hE000;
  LUT4 n190_s858 (
    .F(n190_862),
    .I0(current_freq[4]),
    .I1(n190_751),
    .I2(current_freq[3]),
    .I3(n190_738) 
);
defparam n190_s858.INIT=16'hC35E;
  LUT2 n190_s861 (
    .F(n190_865),
    .I0(current_freq[3]),
    .I1(n190_560) 
);
defparam n190_s861.INIT=4'h9;
  LUT2 n190_s865 (
    .F(n190_869),
    .I0(current_freq[0]),
    .I1(n190_68) 
);
defparam n190_s865.INIT=4'h8;
  LUT4 n190_s866 (
    .F(n190_870),
    .I0(current_freq[9]),
    .I1(n190_383),
    .I2(current_freq[8]),
    .I3(n190_381) 
);
defparam n190_s866.INIT=16'hB2BB;
  LUT4 n190_s868 (
    .F(n190_872),
    .I0(n190_874),
    .I1(n190_126),
    .I2(n190_127),
    .I3(n190_751) 
);
defparam n190_s868.INIT=16'hBB0F;
  LUT4 n190_s869 (
    .F(n190_873),
    .I0(n190_919),
    .I1(current_freq[9]),
    .I2(n190_234),
    .I3(n190_585) 
);
defparam n190_s869.INIT=16'h8E00;
  LUT4 n190_s870 (
    .F(n190_874),
    .I0(current_freq[1]),
    .I1(n190_398),
    .I2(current_freq[0]),
    .I3(current_freq[2]) 
);
defparam n190_s870.INIT=16'hB04F;
  LUT4 n190_s872 (
    .F(n190_876),
    .I0(n190_830),
    .I1(n190_831),
    .I2(n190_824),
    .I3(n190_825) 
);
defparam n190_s872.INIT=16'h0007;
  LUT4 n190_s873 (
    .F(n190_877),
    .I0(current_freq[8]),
    .I1(current_freq[7]),
    .I2(n191_626),
    .I3(n191_1031) 
);
defparam n190_s873.INIT=16'h1441;
  LUT2 n190_s874 (
    .F(n190_878),
    .I0(n191_1109),
    .I1(current_freq[0]) 
);
defparam n190_s874.INIT=4'h4;
  LUT4 n190_s875 (
    .F(n190_879),
    .I0(n191_802),
    .I1(n190_920),
    .I2(n190_921),
    .I3(n191_223) 
);
defparam n190_s875.INIT=16'h1000;
  LUT4 n190_s876 (
    .F(n190_880),
    .I0(n191_798),
    .I1(n191_797),
    .I2(current_freq[3]),
    .I3(current_freq[4]) 
);
defparam n190_s876.INIT=16'h000D;
  LUT4 n190_s877 (
    .F(n190_881),
    .I0(n190_412),
    .I1(current_freq[3]),
    .I2(n191_601),
    .I3(current_freq[4]) 
);
defparam n190_s877.INIT=16'h00F2;
  LUT4 n190_s879 (
    .F(n190_883),
    .I0(n190_412),
    .I1(current_freq[3]),
    .I2(n191_601),
    .I3(n190_415) 
);
defparam n190_s879.INIT=16'hB000;
  LUT4 n190_s880 (
    .F(n190_884),
    .I0(n190_623),
    .I1(n191_1023),
    .I2(current_freq[3]),
    .I3(n191_379) 
);
defparam n190_s880.INIT=16'h0B04;
  LUT4 n190_s881 (
    .F(n190_885),
    .I0(current_freq[4]),
    .I1(n190_412),
    .I2(n190_415),
    .I3(n190_884) 
);
defparam n190_s881.INIT=16'hC0BF;
  LUT2 n190_s883 (
    .F(n190_887),
    .I0(n190_412),
    .I1(n190_415) 
);
defparam n190_s883.INIT=4'h8;
  LUT4 n190_s884 (
    .F(n190_888),
    .I0(current_freq[3]),
    .I1(n191_379),
    .I2(n190_922),
    .I3(n191_1123) 
);
defparam n190_s884.INIT=16'hBBB2;
  LUT4 n190_s885 (
    .F(n190_889),
    .I0(current_freq[5]),
    .I1(n190_413),
    .I2(current_freq[4]),
    .I3(n190_239) 
);
defparam n190_s885.INIT=16'hB0BB;
  LUT2 n190_s886 (
    .F(n190_890),
    .I0(current_freq[5]),
    .I1(n190_413) 
);
defparam n190_s886.INIT=4'h4;
  LUT4 n190_s888 (
    .F(n190_892),
    .I0(current_freq[1]),
    .I1(current_freq[0]),
    .I2(n191_72),
    .I3(n191_123) 
);
defparam n190_s888.INIT=16'hF395;
  LUT3 n190_s889 (
    .F(n190_893),
    .I0(current_freq[1]),
    .I1(n190_1159),
    .I2(current_freq[2]) 
);
defparam n190_s889.INIT=8'h1E;
  LUT2 n190_s891 (
    .F(n190_895),
    .I0(n190_645),
    .I1(n190_647) 
);
defparam n190_s891.INIT=4'h1;
  LUT4 n190_s893 (
    .F(n190_897),
    .I0(n191_863),
    .I1(current_freq[2]),
    .I2(current_freq[1]),
    .I3(n190_814) 
);
defparam n190_s893.INIT=16'h000B;
  LUT4 n190_s894 (
    .F(n190_898),
    .I0(current_freq[9]),
    .I1(n190_424),
    .I2(n191_794),
    .I3(n191_793) 
);
defparam n190_s894.INIT=16'h00B2;
  LUT4 n190_s895 (
    .F(n190_899),
    .I0(current_freq[2]),
    .I1(n191_123),
    .I2(current_freq[3]),
    .I3(current_freq[1]) 
);
defparam n190_s895.INIT=16'hC3F5;
  LUT4 n190_s896 (
    .F(n190_900),
    .I0(current_freq[1]),
    .I1(n190_1157),
    .I2(current_freq[0]),
    .I3(n190_73) 
);
defparam n190_s896.INIT=16'hBDC7;
  LUT3 n190_s898 (
    .F(n190_902),
    .I0(n191_793),
    .I1(n190_925),
    .I2(current_freq[1]) 
);
defparam n190_s898.INIT=8'h0E;
  LUT4 n190_s899 (
    .F(n190_903),
    .I0(n191_1049),
    .I1(n190_251),
    .I2(n190_253),
    .I3(n190_650) 
);
defparam n190_s899.INIT=16'hF077;
  LUT4 n190_s901 (
    .F(n190_905),
    .I0(n190_253),
    .I1(n190_650),
    .I2(current_freq[3]),
    .I3(n190_649) 
);
defparam n190_s901.INIT=16'hE33E;
  LUT4 n190_s902 (
    .F(n190_906),
    .I0(n190_1127),
    .I1(n190_251),
    .I2(n190_253),
    .I3(n190_813) 
);
defparam n190_s902.INIT=16'hF077;
  LUT4 n190_s903 (
    .F(n190_907),
    .I0(n190_253),
    .I1(n190_813),
    .I2(current_freq[2]),
    .I3(n190_1121) 
);
defparam n190_s903.INIT=16'hE33E;
  LUT4 n190_s904 (
    .F(n190_908),
    .I0(n191_583),
    .I1(n190_251),
    .I2(n190_253),
    .I3(n191_584) 
);
defparam n190_s904.INIT=16'h77F0;
  LUT4 n190_s905 (
    .F(n190_909),
    .I0(n191_584),
    .I1(n190_253),
    .I2(current_freq[4]),
    .I3(n191_791) 
);
defparam n190_s905.INIT=16'h0770;
  LUT2 n190_s906 (
    .F(n190_910),
    .I0(current_freq[4]),
    .I1(n190_650) 
);
defparam n190_s906.INIT=4'h1;
  LUT3 n190_s907 (
    .F(n190_911),
    .I0(n191_1049),
    .I1(n190_251),
    .I2(n190_926) 
);
defparam n190_s907.INIT=8'h80;
  LUT4 n190_s909 (
    .F(n190_913),
    .I0(current_freq[8]),
    .I1(n191_43),
    .I2(current_freq[7]),
    .I3(current_freq[9]) 
);
defparam n190_s909.INIT=16'h001F;
  LUT4 n191_s871 (
    .F(n191_875),
    .I0(n191_529),
    .I1(n191_1097),
    .I2(n191_1075),
    .I3(n191_351) 
);
defparam n191_s871.INIT=16'h0010;
  LUT4 n191_s873 (
    .F(n191_877),
    .I0(n191_698),
    .I1(n191_939),
    .I2(n191_265),
    .I3(n191_208) 
);
defparam n191_s873.INIT=16'h0BBB;
  LUT4 n191_s875 (
    .F(n191_879),
    .I0(n191_1139),
    .I1(n191_766),
    .I2(current_freq[1]),
    .I3(n191_1145) 
);
defparam n191_s875.INIT=16'h0778;
  LUT4 n191_s876 (
    .F(n191_880),
    .I0(n191_560),
    .I1(n191_561),
    .I2(n191_893),
    .I3(n191_894) 
);
defparam n191_s876.INIT=16'h008F;
  LUT2 n191_s877 (
    .F(n191_881),
    .I0(current_freq[6]),
    .I1(n191_769) 
);
defparam n191_s877.INIT=4'h1;
  LUT4 n191_s879 (
    .F(n191_883),
    .I0(current_freq[2]),
    .I1(n191_981),
    .I2(n190_814),
    .I3(current_freq[1]) 
);
defparam n191_s879.INIT=16'h00BF;
  LUT4 n191_s880 (
    .F(n191_884),
    .I0(current_freq[6]),
    .I1(n191_364),
    .I2(n191_365),
    .I3(n191_1051) 
);
defparam n191_s880.INIT=16'h00EB;
  LUT3 n191_s882 (
    .F(n191_886),
    .I0(n190_621),
    .I1(n191_216),
    .I2(n190_1017) 
);
defparam n191_s882.INIT=8'hD0;
  LUT4 n191_s884 (
    .F(n191_888),
    .I0(n190_633),
    .I1(n190_634),
    .I2(n190_635),
    .I3(current_freq[8]) 
);
defparam n191_s884.INIT=16'h708F;
  LUT4 n191_s885 (
    .F(n191_889),
    .I0(n191_227),
    .I1(n191_224),
    .I2(current_freq[1]),
    .I3(n190_878) 
);
defparam n191_s885.INIT=16'h1F00;
  LUT4 n191_s886 (
    .F(n191_890),
    .I0(n190_920),
    .I1(n191_896),
    .I2(n191_227),
    .I3(n190_921) 
);
defparam n191_s886.INIT=16'hF100;
  LUT4 n191_s887 (
    .F(n191_891),
    .I0(n191_1109),
    .I1(n190_152),
    .I2(n191_438),
    .I3(n191_227) 
);
defparam n191_s887.INIT=16'h000B;
  LUT4 n190_s910 (
    .F(n190_914),
    .I0(current_freq[4]),
    .I1(n190_531),
    .I2(n190_358),
    .I3(n190_168) 
);
defparam n190_s910.INIT=16'h0200;
  LUT4 n190_s911 (
    .F(n190_915),
    .I0(current_freq[2]),
    .I1(current_freq[0]),
    .I2(n190_1165),
    .I3(current_freq[1]) 
);
defparam n190_s911.INIT=16'h14F5;
  LUT4 n190_s912 (
    .F(n190_916),
    .I0(current_freq[9]),
    .I1(n190_234),
    .I2(current_freq[8]),
    .I3(n190_232) 
);
defparam n190_s912.INIT=16'hDD4D;
  LUT4 n190_s913 (
    .F(n190_917),
    .I0(current_freq[2]),
    .I1(n190_398),
    .I2(n190_68),
    .I3(current_freq[0]) 
);
defparam n190_s913.INIT=16'hF800;
  LUT2 n190_s915 (
    .F(n190_919),
    .I0(current_freq[8]),
    .I1(n190_232) 
);
defparam n190_s915.INIT=4'h2;
  LUT4 n190_s916 (
    .F(n190_920),
    .I0(n191_1109),
    .I1(n191_606),
    .I2(n191_418),
    .I3(current_freq[9]) 
);
defparam n190_s916.INIT=16'h1E00;
  LUT3 n190_s917 (
    .F(n190_921),
    .I0(n191_1109),
    .I1(current_freq[0]),
    .I2(current_freq[1]) 
);
defparam n190_s917.INIT=8'hB0;
  LUT3 n190_s918 (
    .F(n190_922),
    .I0(n191_133),
    .I1(n191_132),
    .I2(n191_1135) 
);
defparam n190_s918.INIT=8'hD0;
  LUT4 n190_s921 (
    .F(n190_925),
    .I0(current_freq[9]),
    .I1(n190_424),
    .I2(n190_425),
    .I3(current_freq[8]) 
);
defparam n190_s921.INIT=16'hD4DD;
  LUT3 n190_s922 (
    .F(n190_926),
    .I0(current_freq[4]),
    .I1(n190_927),
    .I2(n190_805) 
);
defparam n190_s922.INIT=8'h40;
  LUT4 n191_s889 (
    .F(n191_893),
    .I0(current_freq[4]),
    .I1(n191_735),
    .I2(current_freq[3]),
    .I3(n191_767) 
);
defparam n191_s889.INIT=16'hDD0D;
  LUT2 n191_s890 (
    .F(n191_894),
    .I0(current_freq[4]),
    .I1(n191_735) 
);
defparam n191_s890.INIT=4'h4;
  LUT4 n191_s892 (
    .F(n191_896),
    .I0(current_freq[8]),
    .I1(n191_391),
    .I2(current_freq[7]),
    .I3(n191_390) 
);
defparam n191_s892.INIT=16'hBBB2;
  LUT4 n190_s923 (
    .F(n190_927),
    .I0(n190_892),
    .I1(n191_860),
    .I2(n190_802),
    .I3(n190_804) 
);
defparam n190_s923.INIT=16'h770F;
  LUT4 n190_s924 (
    .F(n190_929),
    .I0(current_freq[5]),
    .I1(n191_600),
    .I2(current_freq[4]),
    .I3(n191_601) 
);
defparam n190_s924.INIT=16'h9A59;
  LUT4 n190_s925 (
    .F(n190_931),
    .I0(current_freq[1]),
    .I1(n190_68),
    .I2(current_freq[0]),
    .I3(current_freq[2]) 
);
defparam n190_s925.INIT=16'h4055;
  LUT4 n191_s894 (
    .F(n191_899),
    .I0(current_freq[7]),
    .I1(current_freq[6]),
    .I2(n191_903),
    .I3(current_freq[5]) 
);
defparam n191_s894.INIT=16'hF400;
  LUT4 n190_s926 (
    .F(n190_933),
    .I0(n190_117),
    .I1(n190_118),
    .I2(n190_208),
    .I3(n190_213) 
);
defparam n190_s926.INIT=16'h0DDD;
  LUT4 n190_s927 (
    .F(n190_935),
    .I0(n190_176),
    .I1(n190_94),
    .I2(current_freq[9]),
    .I3(n190_156) 
);
defparam n190_s927.INIT=16'h00A8;
  LUT4 n190_s928 (
    .F(n190_937),
    .I0(n190_154),
    .I1(n190_94),
    .I2(current_freq[9]),
    .I3(n190_156) 
);
defparam n190_s928.INIT=16'h0054;
  LUT4 n190_s929 (
    .F(n190_939),
    .I0(n190_388),
    .I1(n190_389),
    .I2(n190_224),
    .I3(n190_1103) 
);
defparam n190_s929.INIT=16'hF700;
  LUT4 n190_s930 (
    .F(n190_941),
    .I0(n190_312),
    .I1(n190_313),
    .I2(n190_300),
    .I3(n190_168) 
);
defparam n190_s930.INIT=16'h7F80;
  LUT4 n190_s931 (
    .F(n190_943),
    .I0(n190_326),
    .I1(n190_532),
    .I2(n190_335),
    .I3(current_freq[5]) 
);
defparam n190_s931.INIT=16'h708F;
  LUT3 n190_s932 (
    .F(n190_945),
    .I0(n190_326),
    .I1(n190_532),
    .I2(n190_335) 
);
defparam n190_s932.INIT=8'h70;
  LUT4 n190_s933 (
    .F(n190_947),
    .I0(n190_195),
    .I1(current_freq[6]),
    .I2(current_freq[5]),
    .I3(n190_192) 
);
defparam n190_s933.INIT=16'h7707;
  LUT4 n190_s934 (
    .F(n190_949),
    .I0(current_freq[5]),
    .I1(n190_192),
    .I2(n190_340),
    .I3(current_freq[6]) 
);
defparam n190_s934.INIT=16'h0DF2;
  LUT4 n190_s935 (
    .F(n190_951),
    .I0(n190_342),
    .I1(current_freq[5]),
    .I2(n190_349),
    .I3(current_freq[6]) 
);
defparam n190_s935.INIT=16'hF807;
  LUT3 n190_s936 (
    .F(n190_953),
    .I0(n190_342),
    .I1(current_freq[5]),
    .I2(n190_349) 
);
defparam n190_s936.INIT=8'h07;
  LUT3 n190_s937 (
    .F(n190_955),
    .I0(current_freq[5]),
    .I1(n190_370),
    .I2(n190_218) 
);
defparam n190_s937.INIT=8'h56;
  LUT4 n190_s938 (
    .F(n190_957),
    .I0(n190_555),
    .I1(n190_556),
    .I2(n190_361),
    .I3(n190_362) 
);
defparam n190_s938.INIT=16'h00EF;
  LUT4 n190_s939 (
    .F(n190_959),
    .I0(current_freq[5]),
    .I1(current_freq[4]),
    .I2(n190_280),
    .I3(n190_148) 
);
defparam n190_s939.INIT=16'h65A6;
  LUT3 n190_s940 (
    .F(n190_961),
    .I0(n190_379),
    .I1(n190_939),
    .I2(n190_497) 
);
defparam n190_s940.INIT=8'h0B;
  LUT3 n190_s941 (
    .F(n190_963),
    .I0(current_freq[5]),
    .I1(n190_386),
    .I2(n190_749) 
);
defparam n190_s941.INIT=8'h65;
  LUT4 n190_s942 (
    .F(n190_965),
    .I0(current_freq[9]),
    .I1(n190_234),
    .I2(n190_585),
    .I3(n190_584) 
);
defparam n190_s942.INIT=16'h000B;
  LUT4 n190_s944 (
    .F(n190_969),
    .I0(n190_493),
    .I1(n190_256),
    .I2(current_freq[7]),
    .I3(n190_400) 
);
defparam n190_s944.INIT=16'hBB0B;
  LUT4 n190_s945 (
    .F(n190_971),
    .I0(current_freq[7]),
    .I1(n190_400),
    .I2(current_freq[8]),
    .I3(n190_404) 
);
defparam n190_s945.INIT=16'hDD0D;
  LUT4 n190_s946 (
    .F(n190_973),
    .I0(current_freq[3]),
    .I1(n190_144),
    .I2(n190_686),
    .I3(n190_833) 
);
defparam n190_s946.INIT=16'hA80A;
  LUT4 n190_s947 (
    .F(n190_975),
    .I0(n190_708),
    .I1(n190_218),
    .I2(n190_707),
    .I3(n190_216) 
);
defparam n190_s947.INIT=16'hBA00;
  LUT4 n190_s948 (
    .F(n190_977),
    .I0(n190_122),
    .I1(n190_216),
    .I2(current_freq[3]),
    .I3(n190_372) 
);
defparam n190_s948.INIT=16'h0DD0;
  LUT3 n190_s949 (
    .F(n190_979),
    .I0(n190_371),
    .I1(current_freq[3]),
    .I2(n190_372) 
);
defparam n190_s949.INIT=8'h28;
  LUT3 n190_s950 (
    .F(n190_981),
    .I0(current_freq[3]),
    .I1(n190_595),
    .I2(n190_596) 
);
defparam n190_s950.INIT=8'h65;
  LUT3 n190_s951 (
    .F(n190_983),
    .I0(n191_1115),
    .I1(current_freq[3]),
    .I2(n190_329) 
);
defparam n190_s951.INIT=8'h14;
  LUT4 n190_s952 (
    .F(n190_985),
    .I0(n190_806),
    .I1(n190_242),
    .I2(current_freq[5]),
    .I3(n190_413) 
);
defparam n190_s952.INIT=16'hE0EE;
  LUT4 n190_s953 (
    .F(n190_987),
    .I0(n190_253),
    .I1(current_freq[4]),
    .I2(n190_927),
    .I3(n190_805) 
);
defparam n190_s953.INIT=16'h1000;
  LUT4 n191_s895 (
    .F(n191_901),
    .I0(n191_127),
    .I1(n191_126),
    .I2(n191_223),
    .I3(n191_224) 
);
defparam n191_s895.INIT=16'hD000;
  LUT4 n191_s896 (
    .F(n191_903),
    .I0(n191_142),
    .I1(current_freq[4]),
    .I2(current_freq[5]),
    .I3(n191_138) 
);
defparam n191_s896.INIT=16'hAB00;
  LUT4 n191_s897 (
    .F(n191_905),
    .I0(n191_232),
    .I1(n191_245),
    .I2(current_freq[9]),
    .I3(n191_987) 
);
defparam n191_s897.INIT=16'h00EA;
  LUT4 n191_s898 (
    .F(n191_907),
    .I0(current_freq[8]),
    .I1(current_freq[9]),
    .I2(current_freq[6]),
    .I3(n191_819) 
);
defparam n191_s898.INIT=16'h0BB0;
  LUT3 n191_s900 (
    .F(n191_911),
    .I0(n191_335),
    .I1(n191_531),
    .I2(n191_532) 
);
defparam n191_s900.INIT=8'h08;
  LUT4 n191_s901 (
    .F(n191_913),
    .I0(current_freq[1]),
    .I1(n191_64),
    .I2(current_freq[0]),
    .I3(n191_967) 
);
defparam n191_s901.INIT=16'h00EF;
  LUT4 n191_s902 (
    .F(n191_915),
    .I0(n191_682),
    .I1(n191_522),
    .I2(n191_531),
    .I3(n191_991) 
);
defparam n191_s902.INIT=16'h1E00;
  LUT3 n191_s903 (
    .F(n191_917),
    .I0(n191_243),
    .I1(n191_244),
    .I2(n191_644) 
);
defparam n191_s903.INIT=8'hB0;
  LUT4 n191_s904 (
    .F(n191_919),
    .I0(n191_75),
    .I1(current_freq[7]),
    .I2(n191_818),
    .I3(n191_246) 
);
defparam n191_s904.INIT=16'hD728;
  LUT4 n191_s905 (
    .F(n191_921),
    .I0(current_freq[4]),
    .I1(current_freq[3]),
    .I2(n190_272),
    .I3(n190_460) 
);
defparam n191_s905.INIT=16'h9A59;
  LUT3 n191_s906 (
    .F(n191_923),
    .I0(n191_327),
    .I1(n191_329),
    .I2(n191_201) 
);
defparam n191_s906.INIT=8'h40;
  LUT4 n191_s907 (
    .F(n191_925),
    .I0(current_freq[4]),
    .I1(n191_725),
    .I2(n191_728),
    .I3(current_freq[5]) 
);
defparam n191_s907.INIT=16'h0DF2;
  LUT3 n191_s908 (
    .F(n191_927),
    .I0(current_freq[4]),
    .I1(n191_725),
    .I2(n191_728) 
);
defparam n191_s908.INIT=8'h0D;
  LUT3 n191_s909 (
    .F(n191_929),
    .I0(n191_698),
    .I1(n191_708),
    .I2(n191_567) 
);
defparam n191_s909.INIT=8'h10;
  LUT3 n191_s911 (
    .F(n191_933),
    .I0(current_freq[0]),
    .I1(n191_75),
    .I2(n191_1111) 
);
defparam n191_s911.INIT=8'h70;
  LUT4 n191_s912 (
    .F(n191_935),
    .I0(n191_73),
    .I1(current_freq[1]),
    .I2(current_freq[0]),
    .I3(n191_75) 
);
defparam n191_s912.INIT=16'h4BBB;
  LUT4 n191_s913 (
    .F(n191_937),
    .I0(current_freq[4]),
    .I1(current_freq[3]),
    .I2(n191_397),
    .I3(n191_398) 
);
defparam n191_s913.INIT=16'h9A59;
  LUT4 n191_s914 (
    .F(n191_939),
    .I0(current_freq[1]),
    .I1(n191_708),
    .I2(n191_119),
    .I3(current_freq[0]) 
);
defparam n191_s914.INIT=16'h0400;
  LUT4 n191_s915 (
    .F(n191_941),
    .I0(current_freq[1]),
    .I1(n191_208),
    .I2(n191_119),
    .I3(current_freq[0]) 
);
defparam n191_s915.INIT=16'h7877;
  LUT4 duration_counter_31_s4 (
    .F(duration_counter_31_10),
    .I0(n306_128),
    .I1(n274_4),
    .I2(duration_counter[31]),
    .I3(pwm_enable) 
);
defparam duration_counter_31_s4.INIT=16'h4DFF;
  LUT4 n190_s955 (
    .F(n190_991),
    .I0(current_freq[7]),
    .I1(current_freq[8]),
    .I2(n191_43),
    .I3(n190_144) 
);
defparam n190_s955.INIT=16'hFD00;
  LUT3 n190_s956 (
    .F(n190_993),
    .I0(n190_366),
    .I1(n190_367),
    .I2(n190_215) 
);
defparam n190_s956.INIT=8'hE0;
  LUT4 n190_s957 (
    .F(n190_995),
    .I0(n190_366),
    .I1(n190_367),
    .I2(n190_215),
    .I3(n190_216) 
);
defparam n190_s957.INIT=16'h1F00;
  LUT4 n190_s958 (
    .F(n190_997),
    .I0(current_freq[8]),
    .I1(n190_404),
    .I2(n190_255),
    .I3(n190_256) 
);
defparam n190_s958.INIT=16'h0B00;
  LUT4 n191_s916 (
    .F(n191_943),
    .I0(current_freq[5]),
    .I1(n190_456),
    .I2(current_freq[7]),
    .I3(current_freq[6]) 
);
defparam n191_s916.INIT=16'hB000;
  LUT4 n190_s959 (
    .F(n190_999),
    .I0(n191_43),
    .I1(n190_278),
    .I2(n191_149),
    .I3(n191_260) 
);
defparam n190_s959.INIT=16'hD2DD;
  LUT4 n190_s960 (
    .F(n190_1001),
    .I0(n190_941),
    .I1(n190_297),
    .I2(n190_169),
    .I3(n190_294) 
);
defparam n190_s960.INIT=16'h8000;
  LUT3 n190_s961 (
    .F(n190_1003),
    .I0(n190_312),
    .I1(n190_357),
    .I2(n190_168) 
);
defparam n190_s961.INIT=8'h80;
  LUT3 n190_s964 (
    .F(n190_1009),
    .I0(n190_127),
    .I1(current_freq[3]),
    .I2(n190_392) 
);
defparam n190_s964.INIT=8'h41;
  LUT3 n190_s965 (
    .F(n190_1011),
    .I0(current_freq[3]),
    .I1(n190_392),
    .I2(n190_126) 
);
defparam n190_s965.INIT=8'h90;
  LUT4 n191_s917 (
    .F(n191_945),
    .I0(n191_127),
    .I1(n191_126),
    .I2(n191_223),
    .I3(n191_1061) 
);
defparam n191_s917.INIT=16'h2F00;
  LUT4 n191_s918 (
    .F(n191_947),
    .I0(current_freq[5]),
    .I1(n191_142),
    .I2(n190_87),
    .I3(n191_252) 
);
defparam n191_s918.INIT=16'h2232;
  LUT4 n191_s919 (
    .F(n191_949),
    .I0(current_freq[5]),
    .I1(n191_138),
    .I2(n190_87),
    .I3(n191_252) 
);
defparam n191_s919.INIT=16'h4404;
  LUT4 n190_s966 (
    .F(n190_1013),
    .I0(n191_144),
    .I1(n190_153),
    .I2(n190_87),
    .I3(current_freq[0]) 
);
defparam n190_s966.INIT=16'h6555;
  LUT4 n191_s920 (
    .F(n191_951),
    .I0(current_freq[4]),
    .I1(current_freq[3]),
    .I2(n191_271),
    .I3(n191_270) 
);
defparam n191_s920.INIT=16'h9A59;
  LUT4 n190_s967 (
    .F(n190_1015),
    .I0(n191_227),
    .I1(n191_225),
    .I2(current_freq[8]),
    .I3(n191_391) 
);
defparam n190_s967.INIT=16'h1011;
  LUT3 n191_s923 (
    .F(n191_957),
    .I0(n191_965),
    .I1(current_freq[8]),
    .I2(n191_245) 
);
defparam n191_s923.INIT=8'h54;
  LUT4 n191_s924 (
    .F(n191_959),
    .I0(n191_965),
    .I1(n191_963),
    .I2(current_freq[8]),
    .I3(n191_245) 
);
defparam n191_s924.INIT=16'h1110;
  LUT4 n191_s925 (
    .F(n191_961),
    .I0(n190_141),
    .I1(n191_943),
    .I2(current_freq[8]),
    .I3(current_freq[9]) 
);
defparam n191_s925.INIT=16'h0B00;
  LUT4 n191_s926 (
    .F(n191_963),
    .I0(n190_141),
    .I1(n191_943),
    .I2(current_freq[8]),
    .I3(current_freq[9]) 
);
defparam n191_s926.INIT=16'hF400;
  LUT4 n191_s927 (
    .F(n191_965),
    .I0(n190_141),
    .I1(n191_943),
    .I2(n190_81),
    .I3(current_freq[8]) 
);
defparam n191_s927.INIT=16'hB000;
  LUT3 n191_s928 (
    .F(n191_967),
    .I0(current_freq[2]),
    .I1(n191_64),
    .I2(current_freq[0]) 
);
defparam n191_s928.INIT=8'h45;
  LUT3 n191_s929 (
    .F(n191_969),
    .I0(current_freq[1]),
    .I1(n191_64),
    .I2(current_freq[0]) 
);
defparam n191_s929.INIT=8'h45;
  LUT4 n191_s930 (
    .F(n191_971),
    .I0(n191_294),
    .I1(n191_295),
    .I2(n191_475),
    .I3(n191_314) 
);
defparam n191_s930.INIT=16'h0070;
  LUT3 n191_s931 (
    .F(n191_973),
    .I0(current_freq[8]),
    .I1(n191_525),
    .I2(n191_204) 
);
defparam n191_s931.INIT=8'h0D;
  LUT4 n191_s932 (
    .F(n191_975),
    .I0(current_freq[8]),
    .I1(n191_525),
    .I2(n191_204),
    .I3(current_freq[9]) 
);
defparam n191_s932.INIT=16'hF20D;
  LUT4 n191_s933 (
    .F(n191_977),
    .I0(n191_348),
    .I1(current_freq[9]),
    .I2(current_freq[8]),
    .I3(n191_525) 
);
defparam n191_s933.INIT=16'hBB0B;
  LUT4 n191_s934 (
    .F(n191_979),
    .I0(n191_364),
    .I1(n191_1145),
    .I2(current_freq[5]),
    .I3(n191_590) 
);
defparam n191_s934.INIT=16'h9AA9;
  LUT4 n191_s935 (
    .F(n191_981),
    .I0(n191_1157),
    .I1(n191_599),
    .I2(n190_244),
    .I3(n190_247) 
);
defparam n191_s935.INIT=16'h0155;
  LUT4 n191_s936 (
    .F(n191_983),
    .I0(n191_599),
    .I1(n190_244),
    .I2(n190_247),
    .I3(n190_134) 
);
defparam n191_s936.INIT=16'h1F00;
  LUT4 n191_s937 (
    .F(n191_985),
    .I0(n191_376),
    .I1(current_freq[9]),
    .I2(n190_422),
    .I3(n191_377) 
);
defparam n191_s937.INIT=16'h00AE;
  LUT3 n191_s938 (
    .F(n191_987),
    .I0(n191_134),
    .I1(n191_135),
    .I2(n191_963) 
);
defparam n191_s938.INIT=8'h40;
  LUT4 n191_s939 (
    .F(n191_989),
    .I0(current_freq[4]),
    .I1(n191_168),
    .I2(n191_290),
    .I3(current_freq[5]) 
);
defparam n191_s939.INIT=16'h0BF4;
  LUT4 n191_s940 (
    .F(n191_991),
    .I0(n191_1065),
    .I1(n191_483),
    .I2(n191_692),
    .I3(n191_532) 
);
defparam n191_s940.INIT=16'h208A;
  LUT4 n191_s941 (
    .F(n191_993),
    .I0(n191_312),
    .I1(n191_483),
    .I2(n191_329),
    .I3(n191_64) 
);
defparam n191_s941.INIT=16'h2000;
  LUT4 n191_s942 (
    .F(n191_995),
    .I0(n191_698),
    .I1(n191_699),
    .I2(n191_700),
    .I3(n191_482) 
);
defparam n191_s942.INIT=16'h00EF;
  LUT4 n191_s943 (
    .F(n191_997),
    .I0(current_freq[4]),
    .I1(current_freq[3]),
    .I2(n191_787),
    .I3(n191_788) 
);
defparam n191_s943.INIT=16'h95A9;
  LUT4 n191_s944 (
    .F(n191_999),
    .I0(n190_272),
    .I1(n190_271),
    .I2(n190_274),
    .I3(current_freq[5]) 
);
defparam n191_s944.INIT=16'hF40B;
  LUT4 n191_s945 (
    .F(n191_1001),
    .I0(n191_208),
    .I1(n190_323),
    .I2(current_freq[0]),
    .I3(current_freq[1]) 
);
defparam n191_s945.INIT=16'hBBB0;
  LUT4 n190_s968 (
    .F(n190_1017),
    .I0(n190_323),
    .I1(n191_72),
    .I2(current_freq[0]),
    .I3(current_freq[1]) 
);
defparam n190_s968.INIT=16'h7770;
  LUT4 n191_s946 (
    .F(n191_1003),
    .I0(current_freq[4]),
    .I1(current_freq[3]),
    .I2(n191_834),
    .I3(n191_507) 
);
defparam n191_s946.INIT=16'hA665;
  LUT4 n191_s947 (
    .F(n191_1005),
    .I0(current_freq[4]),
    .I1(current_freq[3]),
    .I2(n191_834),
    .I3(n191_507) 
);
defparam n191_s947.INIT=16'h599A;
  LUT4 n191_s948 (
    .F(n191_1007),
    .I0(n191_762),
    .I1(current_freq[8]),
    .I2(current_freq[7]),
    .I3(n191_756) 
);
defparam n191_s948.INIT=16'hBB0B;
  LUT3 n191_s949 (
    .F(n191_1009),
    .I0(n190_252),
    .I1(current_freq[8]),
    .I2(n190_425) 
);
defparam n191_s949.INIT=8'h51;
  LUT4 n191_s950 (
    .F(n191_1011),
    .I0(current_freq[5]),
    .I1(current_freq[4]),
    .I2(n191_401),
    .I3(n191_808) 
);
defparam n191_s950.INIT=16'h6A56;
  LUT4 n191_s953 (
    .F(n191_1017),
    .I0(current_freq[5]),
    .I1(n191_400),
    .I2(n191_822),
    .I3(current_freq[6]) 
);
defparam n191_s953.INIT=16'hF10E;
  LUT4 n191_s955 (
    .F(n191_1021),
    .I0(current_freq[5]),
    .I1(n191_400),
    .I2(n191_228),
    .I3(n191_229) 
);
defparam n191_s955.INIT=16'hE0EE;
  LUT4 n357_s3 (
    .F(n357_8),
    .I0(duration_counter[14]),
    .I1(duration_counter[12]),
    .I2(duration_counter[13]),
    .I3(n360_6) 
);
defparam n357_s3.INIT=16'h8000;
  LUT4 n180_s5 (
    .F(n180_10),
    .I0(counter[8]),
    .I1(counter[9]),
    .I2(counter[7]),
    .I3(n183_8) 
);
defparam n180_s5.INIT=16'h8000;
  LUT4 n182_s5 (
    .F(n182_10),
    .I0(counter[8]),
    .I1(counter[7]),
    .I2(n183_8),
    .I3(n190_1177) 
);
defparam n182_s5.INIT=16'h6A00;
  LUT4 n190_s969 (
    .F(n190_1019),
    .I0(n190_118),
    .I1(n190_206),
    .I2(n190_207),
    .I3(n190_208) 
);
defparam n190_s969.INIT=16'h1000;
  LUT4 n190_s970 (
    .F(n190_1021),
    .I0(n190_123),
    .I1(n190_547),
    .I2(n190_393),
    .I3(n190_741) 
);
defparam n190_s970.INIT=16'hE11E;
  LUT4 n191_s956 (
    .F(n191_1023),
    .I0(n191_227),
    .I1(n191_224),
    .I2(n191_378),
    .I3(current_freq[3]) 
);
defparam n191_s956.INIT=16'hE00E;
  LUT4 n190_s971 (
    .F(n190_1023),
    .I0(current_freq[4]),
    .I1(current_freq[3]),
    .I2(n190_392),
    .I3(n190_393) 
);
defparam n190_s971.INIT=16'h9A59;
  LUT4 n190_s972 (
    .F(n190_1025),
    .I0(current_freq[5]),
    .I1(current_freq[4]),
    .I2(n190_239),
    .I3(n190_238) 
);
defparam n190_s972.INIT=16'h599A;
  LUT3 n190_s973 (
    .F(n190_1027),
    .I0(current_freq[1]),
    .I1(current_freq[0]),
    .I2(n190_68) 
);
defparam n190_s973.INIT=8'h95;
  LUT4 n191_s957 (
    .F(n191_1025),
    .I0(n191_164),
    .I1(n191_163),
    .I2(current_freq[9]),
    .I3(n191_184) 
);
defparam n191_s957.INIT=16'hDD0D;
  LUT4 n191_s958 (
    .F(n191_1027),
    .I0(current_freq[6]),
    .I1(n191_288),
    .I2(n191_289),
    .I3(n191_282) 
);
defparam n191_s958.INIT=16'h28BE;
  LUT4 n191_s959 (
    .F(n191_1029),
    .I0(n191_350),
    .I1(n191_351),
    .I2(n191_559),
    .I3(n191_530) 
);
defparam n191_s959.INIT=16'h2000;
  LUT4 n191_s960 (
    .F(n191_1031),
    .I0(n191_410),
    .I1(n191_411),
    .I2(n191_415),
    .I3(n191_236) 
);
defparam n191_s960.INIT=16'h000E;
  LUT4 n191_s961 (
    .F(n191_1033),
    .I0(n191_418),
    .I1(current_freq[8]),
    .I2(n191_419),
    .I3(n191_1125) 
);
defparam n191_s961.INIT=16'h000D;
  LUT4 n191_s962 (
    .F(n191_1035),
    .I0(current_freq[8]),
    .I1(n191_279),
    .I2(n191_490),
    .I3(n191_197) 
);
defparam n191_s962.INIT=16'h4510;
  LUT4 n191_s963 (
    .F(n191_1037),
    .I0(current_freq[5]),
    .I1(current_freq[4]),
    .I2(n191_585),
    .I3(n191_586) 
);
defparam n191_s963.INIT=16'h599A;
  LUT4 n191_s964 (
    .F(n191_1039),
    .I0(n190_460),
    .I1(n191_664),
    .I2(current_freq[4]),
    .I3(n191_425) 
);
defparam n191_s964.INIT=16'h009F;
  LUT4 n191_s965 (
    .F(n191_1041),
    .I0(current_freq[4]),
    .I1(n191_242),
    .I2(n190_460),
    .I3(n191_664) 
);
defparam n191_s965.INIT=16'h8EE8;
  LUT3 n191_s966 (
    .F(n191_1043),
    .I0(n191_204),
    .I1(n191_977),
    .I2(n191_544) 
);
defparam n191_s966.INIT=8'hB0;
  LUT4 n191_s967 (
    .F(n191_1045),
    .I0(n191_544),
    .I1(n191_204),
    .I2(n191_977),
    .I3(current_freq[9]) 
);
defparam n191_s967.INIT=16'h7500;
  LUT4 n190_s975 (
    .F(n190_1031),
    .I0(current_freq[5]),
    .I1(current_freq[4]),
    .I2(n191_791),
    .I3(n191_584) 
);
defparam n190_s975.INIT=16'h566A;
  LUT3 n191_s968 (
    .F(n191_1047),
    .I0(n191_209),
    .I1(current_freq[3]),
    .I2(n191_834) 
);
defparam n191_s968.INIT=8'h41;
  LUT4 n191_s969 (
    .F(n191_1049),
    .I0(current_freq[3]),
    .I1(n190_1081),
    .I2(n191_599),
    .I3(n190_801) 
);
defparam n191_s969.INIT=16'hA655;
  LUT4 n191_s970 (
    .F(n191_1051),
    .I0(current_freq[7]),
    .I1(n191_1145),
    .I2(n190_675),
    .I3(n190_652) 
);
defparam n191_s970.INIT=16'h4510;
  LUT4 n190_s976 (
    .F(n190_1033),
    .I0(n190_303),
    .I1(n190_933),
    .I2(n190_304),
    .I3(current_freq[9]) 
);
defparam n190_s976.INIT=16'h7800;
  LUT4 n190_s977 (
    .F(n190_1035),
    .I0(n190_115),
    .I1(current_freq[7]),
    .I2(current_freq[6]),
    .I3(n190_195) 
);
defparam n190_s977.INIT=16'hEEE0;
  LUT4 n190_s979 (
    .F(n190_1039),
    .I0(current_freq[6]),
    .I1(n190_195),
    .I2(n190_199),
    .I3(current_freq[7]) 
);
defparam n190_s979.INIT=16'hF10E;
  LUT3 n191_s971 (
    .F(n191_1053),
    .I0(current_freq[7]),
    .I1(n190_416),
    .I2(n190_246) 
);
defparam n191_s971.INIT=8'h0B;
  LUT4 n191_s972 (
    .F(n191_1055),
    .I0(n190_244),
    .I1(current_freq[7]),
    .I2(n190_416),
    .I3(n190_246) 
);
defparam n191_s972.INIT=16'h0045;
  LUT4 n190_s981 (
    .F(n190_1043),
    .I0(n190_130),
    .I1(n190_131),
    .I2(current_freq[7]),
    .I3(n190_416) 
);
defparam n190_s981.INIT=16'hB0BB;
  LUT4 n190_s982 (
    .F(n190_1045),
    .I0(current_freq[9]),
    .I1(n190_134),
    .I2(n190_449),
    .I3(n190_425) 
);
defparam n190_s982.INIT=16'h0154;
  LUT4 n190_s983 (
    .F(n190_1047),
    .I0(n190_66),
    .I1(n190_479),
    .I2(n190_374),
    .I3(current_freq[7]) 
);
defparam n190_s983.INIT=16'hE100;
  LUT4 n190_s984 (
    .F(n190_1049),
    .I0(current_freq[8]),
    .I1(n190_66),
    .I2(n190_490),
    .I3(n190_368) 
);
defparam n190_s984.INIT=16'h0154;
  LUT4 n190_s985 (
    .F(n190_1051),
    .I0(n190_939),
    .I1(n190_379),
    .I2(n190_235),
    .I3(n190_965) 
);
defparam n190_s985.INIT=16'h0440;
  LUT3 n190_s986 (
    .F(n190_1053),
    .I0(n190_235),
    .I1(n190_965),
    .I2(n190_503) 
);
defparam n190_s986.INIT=8'h60;
  LUT3 n190_s987 (
    .F(n190_1055),
    .I0(n191_1157),
    .I1(n190_235),
    .I2(n190_965) 
);
defparam n190_s987.INIT=8'h14;
  LUT4 n190_s988 (
    .F(n190_1057),
    .I0(n190_93),
    .I1(n190_101),
    .I2(n190_102),
    .I3(n190_94) 
);
defparam n190_s988.INIT=16'h758A;
  LUT4 n190_s990 (
    .F(n190_1061),
    .I0(current_freq[2]),
    .I1(current_freq[1]),
    .I2(n190_933),
    .I3(current_freq[0]) 
);
defparam n190_s990.INIT=16'h4144;
  LUT4 n190_s991 (
    .F(n190_1063),
    .I0(current_freq[1]),
    .I1(n190_933),
    .I2(current_freq[0]),
    .I3(current_freq[2]) 
);
defparam n190_s991.INIT=16'h45BA;
  LUT4 n190_s993 (
    .F(n190_1067),
    .I0(current_freq[3]),
    .I1(n190_439),
    .I2(n190_440),
    .I3(n190_438) 
);
defparam n190_s993.INIT=16'hBA20;
  LUT4 n190_s994 (
    .F(n190_1069),
    .I0(current_freq[3]),
    .I1(n190_438),
    .I2(n190_439),
    .I3(n190_440) 
);
defparam n190_s994.INIT=16'h7177;
  LUT3 n190_s995 (
    .F(n190_1071),
    .I0(current_freq[3]),
    .I1(n190_439),
    .I2(n190_440) 
);
defparam n190_s995.INIT=8'h65;
  LUT3 n190_s996 (
    .F(n190_1073),
    .I0(current_freq[3]),
    .I1(n191_797),
    .I2(n191_798) 
);
defparam n190_s996.INIT=8'h9A;
  LUT3 n190_s997 (
    .F(n190_1075),
    .I0(current_freq[1]),
    .I1(current_freq[0]),
    .I2(n190_123) 
);
defparam n190_s997.INIT=8'h15;
  LUT4 n190_s998 (
    .F(n190_1077),
    .I0(current_freq[1]),
    .I1(current_freq[0]),
    .I2(n190_123),
    .I3(current_freq[2]) 
);
defparam n190_s998.INIT=16'hEA15;
  LUT4 n191_s973 (
    .F(n191_1057),
    .I0(current_freq[7]),
    .I1(current_freq[8]),
    .I2(current_freq[9]),
    .I3(n191_142) 
);
defparam n191_s973.INIT=16'h0100;
  LUT4 n191_s974 (
    .F(n191_1059),
    .I0(current_freq[1]),
    .I1(current_freq[7]),
    .I2(current_freq[8]),
    .I3(current_freq[9]) 
);
defparam n191_s974.INIT=16'h0002;
  LUT4 n191_s975 (
    .F(n191_1061),
    .I0(current_freq[7]),
    .I1(n191_390),
    .I2(current_freq[8]),
    .I3(n191_391) 
);
defparam n191_s975.INIT=16'hE0EE;
  LUT3 n191_s976 (
    .F(n191_1063),
    .I0(current_freq[2]),
    .I1(current_freq[0]),
    .I2(current_freq[1]) 
);
defparam n191_s976.INIT=8'h45;
  LUT4 n191_s977 (
    .F(n191_1065),
    .I0(n191_335),
    .I1(n191_491),
    .I2(n191_492),
    .I3(n191_315) 
);
defparam n191_s977.INIT=16'h0028;
  LUT4 n191_s978 (
    .F(n191_1067),
    .I0(current_freq[8]),
    .I1(n191_1145),
    .I2(n190_658),
    .I3(n190_654) 
);
defparam n191_s978.INIT=16'h208A;
  LUT4 n191_s979 (
    .F(n191_1069),
    .I0(current_freq[3]),
    .I1(n191_119),
    .I2(n191_848),
    .I3(n191_849) 
);
defparam n191_s979.INIT=16'h8A20;
  LUT4 n191_s980 (
    .F(n191_1071),
    .I0(n191_119),
    .I1(n191_853),
    .I2(n191_593),
    .I3(n191_779) 
);
defparam n191_s980.INIT=16'h4BB4;
  LUT4 n191_s981 (
    .F(n191_1073),
    .I0(current_freq[9]),
    .I1(n191_119),
    .I2(n191_853),
    .I3(n191_593) 
);
defparam n191_s981.INIT=16'h208A;
  LUT3 n190_s999 (
    .F(n190_1079),
    .I0(n190_244),
    .I1(n190_247),
    .I2(n190_892) 
);
defparam n190_s999.INIT=8'h10;
  LUT4 n190_s1000 (
    .F(n190_1081),
    .I0(n191_1063),
    .I1(n190_1159),
    .I2(n190_244),
    .I3(n190_247) 
);
defparam n190_s1000.INIT=16'h000D;
  LUT3 n190_s1001 (
    .F(n190_1083),
    .I0(current_freq[2]),
    .I1(current_freq[0]),
    .I2(n190_398) 
);
defparam n190_s1001.INIT=8'h40;
  LUT3 n190_s1002 (
    .F(n190_1085),
    .I0(n190_1105),
    .I1(current_freq[2]),
    .I2(current_freq[0]) 
);
defparam n190_s1002.INIT=8'h10;
  LUT4 n190_s1003 (
    .F(n190_1087),
    .I0(current_freq[8]),
    .I1(n190_68),
    .I2(n190_588),
    .I3(n190_233) 
);
defparam n190_s1003.INIT=16'h4510;
  LUT4 n190_s1004 (
    .F(n190_1089),
    .I0(current_freq[4]),
    .I1(current_freq[3]),
    .I2(n190_721),
    .I3(n190_531) 
);
defparam n190_s1004.INIT=16'h0041;
  LUT4 n190_s1005 (
    .F(n190_1091),
    .I0(n191_583),
    .I1(n190_134),
    .I2(n191_584),
    .I3(n190_1135) 
);
defparam n190_s1005.INIT=16'h2DD2;
  LUT4 n191_s982 (
    .F(n191_1075),
    .I0(n191_713),
    .I1(n191_353),
    .I2(current_freq[9]),
    .I3(n191_348) 
);
defparam n191_s982.INIT=16'h7077;
  LUT4 n191_s983 (
    .F(n191_1077),
    .I0(current_freq[9]),
    .I1(n191_348),
    .I2(n191_353),
    .I3(n191_713) 
);
defparam n191_s983.INIT=16'hB000;
  LUT3 n191_s984 (
    .F(n191_1079),
    .I0(current_freq[9]),
    .I1(n191_348),
    .I2(n191_353) 
);
defparam n191_s984.INIT=8'hB0;
  LUT3 n190_s1006 (
    .F(n190_1093),
    .I0(current_freq[1]),
    .I1(current_freq[2]),
    .I2(n190_524) 
);
defparam n190_s1006.INIT=8'h07;
  LUT4 n191_s985 (
    .F(n191_1081),
    .I0(n191_83),
    .I1(current_freq[1]),
    .I2(current_freq[2]),
    .I3(n191_42) 
);
defparam n191_s985.INIT=16'h1500;
  LUT3 n191_s986 (
    .F(n191_1083),
    .I0(current_freq[0]),
    .I1(current_freq[2]),
    .I2(n190_43) 
);
defparam n191_s986.INIT=8'h80;
  LUT3 n191_s987 (
    .F(n191_1085),
    .I0(current_freq[0]),
    .I1(current_freq[2]),
    .I2(n191_75) 
);
defparam n191_s987.INIT=8'h80;
  LUT3 n190_s1007 (
    .F(n190_1095),
    .I0(current_freq[0]),
    .I1(current_freq[2]),
    .I2(n191_37) 
);
defparam n190_s1007.INIT=8'h80;
  LUT3 n190_s1009 (
    .F(n190_1099),
    .I0(current_freq[9]),
    .I1(n190_383),
    .I2(n190_758) 
);
defparam n190_s1009.INIT=8'hD0;
  LUT4 n190_s1011 (
    .F(n190_1103),
    .I0(n190_390),
    .I1(n190_389),
    .I2(current_freq[9]),
    .I3(n190_383) 
);
defparam n190_s1011.INIT=16'hBB0B;
  LUT4 n191_s989 (
    .F(n191_1089),
    .I0(current_freq[7]),
    .I1(n191_209),
    .I2(n191_514),
    .I3(n191_515) 
);
defparam n191_s989.INIT=16'h5401;
  LUT4 n191_s990 (
    .F(n191_1091),
    .I0(n191_1157),
    .I1(current_freq[9]),
    .I2(n191_558),
    .I3(n191_580) 
);
defparam n191_s990.INIT=16'h4500;
  LUT4 n191_s991 (
    .F(n191_1093),
    .I0(n191_709),
    .I1(n191_1071),
    .I2(current_freq[9]),
    .I3(n191_558) 
);
defparam n191_s991.INIT=16'hD0DD;
  LUT4 n191_s993 (
    .F(n191_1097),
    .I0(n191_553),
    .I1(current_freq[9]),
    .I2(n191_558),
    .I3(n191_1071) 
);
defparam n191_s993.INIT=16'hBA00;
  LUT3 n191_s994 (
    .F(n191_1099),
    .I0(current_freq[9]),
    .I1(n191_558),
    .I2(n191_1071) 
);
defparam n191_s994.INIT=8'h0B;
  LUT4 n190_s1012 (
    .F(n190_1105),
    .I0(n190_196),
    .I1(n190_1033),
    .I2(n190_347),
    .I3(n190_165) 
);
defparam n190_s1012.INIT=16'hFE00;
  LUT3 n190_s1013 (
    .F(n190_1107),
    .I0(n190_196),
    .I1(n190_1033),
    .I2(n190_347) 
);
defparam n190_s1013.INIT=8'h01;
  LUT4 n190_s1015 (
    .F(n190_1111),
    .I0(n190_153),
    .I1(current_freq[0]),
    .I2(current_freq[1]),
    .I3(n190_87) 
);
defparam n190_s1015.INIT=16'h4000;
  LUT4 n191_s995 (
    .F(n191_1101),
    .I0(current_freq[0]),
    .I1(current_freq[1]),
    .I2(n191_75),
    .I3(current_freq[2]) 
);
defparam n191_s995.INIT=16'h807F;
  LUT4 n191_s996 (
    .F(n191_1103),
    .I0(n191_73),
    .I1(current_freq[0]),
    .I2(current_freq[1]),
    .I3(current_freq[2]) 
);
defparam n191_s996.INIT=16'hBF40;
  LUT3 n191_s997 (
    .F(n191_1105),
    .I0(current_freq[5]),
    .I1(current_freq[0]),
    .I2(current_freq[1]) 
);
defparam n191_s997.INIT=8'h40;
  LUT3 n191_s998 (
    .F(n191_1107),
    .I0(current_freq[2]),
    .I1(current_freq[0]),
    .I2(current_freq[1]) 
);
defparam n191_s998.INIT=8'h15;
  LUT4 n190_s1016 (
    .F(n190_1113),
    .I0(current_freq[9]),
    .I1(n190_383),
    .I2(n190_376),
    .I3(n190_379) 
);
defparam n190_s1016.INIT=16'h2000;
  LUT3 n190_s1018 (
    .F(n190_1117),
    .I0(n190_389),
    .I1(n190_376),
    .I2(n190_379) 
);
defparam n190_s1018.INIT=8'h80;
  LUT4 n190_s1019 (
    .F(n190_1119),
    .I0(n191_949),
    .I1(n191_77),
    .I2(n191_903),
    .I3(current_freq[2]) 
);
defparam n190_s1019.INIT=16'hC100;
  LUT3 n190_s1020 (
    .F(n190_1121),
    .I0(current_freq[1]),
    .I1(n190_73),
    .I2(current_freq[0]) 
);
defparam n190_s1020.INIT=8'h45;
  LUT4 n190_s1022 (
    .F(n190_1125),
    .I0(n190_73),
    .I1(current_freq[0]),
    .I2(current_freq[1]),
    .I3(current_freq[2]) 
);
defparam n190_s1022.INIT=16'hF40F;
  LUT4 n190_s1023 (
    .F(n190_1127),
    .I0(current_freq[1]),
    .I1(n190_73),
    .I2(current_freq[0]),
    .I3(current_freq[2]) 
);
defparam n190_s1023.INIT=16'h45BA;
  LUT4 n190_s1024 (
    .F(n190_1129),
    .I0(n190_206),
    .I1(n190_207),
    .I2(n190_118),
    .I3(n190_213) 
);
defparam n190_s1024.INIT=16'h00FB;
  LUT4 n191_s999 (
    .F(n191_1109),
    .I0(n191_132),
    .I1(n191_239),
    .I2(n191_238),
    .I3(n191_240) 
);
defparam n191_s999.INIT=16'h4500;
  LUT4 n190_s1026 (
    .F(n190_1133),
    .I0(n190_1165),
    .I1(current_freq[1]),
    .I2(current_freq[0]),
    .I3(current_freq[2]) 
);
defparam n190_s1026.INIT=16'hDDD0;
  LUT3 n191_s1000 (
    .F(n191_1111),
    .I0(current_freq[0]),
    .I1(current_freq[2]),
    .I2(current_freq[1]) 
);
defparam n191_s1000.INIT=8'hE0;
  LUT4 n191_s1001 (
    .F(n191_1113),
    .I0(current_freq[1]),
    .I1(current_freq[0]),
    .I2(current_freq[2]),
    .I3(n191_42) 
);
defparam n191_s1001.INIT=16'h0200;
  LUT3 n191_s1002 (
    .F(n191_1115),
    .I0(current_freq[1]),
    .I1(current_freq[0]),
    .I2(current_freq[2]) 
);
defparam n191_s1002.INIT=8'h01;
  LUT4 n190_s1027 (
    .F(n190_1135),
    .I0(n190_266),
    .I1(n190_267),
    .I2(current_freq[5]),
    .I3(n190_779) 
);
defparam n190_s1027.INIT=16'h0BB0;
  LUT3 n190_s1028 (
    .F(n190_1137),
    .I0(n190_266),
    .I1(n190_267),
    .I2(current_freq[0]) 
);
defparam n190_s1028.INIT=8'hB0;
  LUT4 n190_s1029 (
    .F(n190_1139),
    .I0(n190_266),
    .I1(n190_267),
    .I2(n190_264),
    .I3(n190_265) 
);
defparam n190_s1029.INIT=16'h4FB0;
  LUT4 n190_s1030 (
    .F(n190_1141),
    .I0(n190_266),
    .I1(n190_267),
    .I2(n190_433),
    .I3(n190_434) 
);
defparam n190_s1030.INIT=16'h4FB0;
  LUT3 n190_s1031 (
    .F(n190_1143),
    .I0(counter[8]),
    .I1(n190_266),
    .I2(n190_267) 
);
defparam n190_s1031.INIT=8'h45;
  LUT4 n191_s1003 (
    .F(n191_1117),
    .I0(current_freq[0]),
    .I1(n190_140),
    .I2(n190_141),
    .I3(n190_142) 
);
defparam n191_s1003.INIT=16'h00A2;
  LUT4 n190_s1032 (
    .F(n190_1145),
    .I0(n191_1157),
    .I1(n190_140),
    .I2(n190_141),
    .I3(n190_142) 
);
defparam n190_s1032.INIT=16'h0051;
  LUT4 n190_s1033 (
    .F(n190_1147),
    .I0(n190_298),
    .I1(n190_302),
    .I2(n190_332),
    .I3(n190_333) 
);
defparam n190_s1033.INIT=16'hF08F;
  LUT3 n190_s1034 (
    .F(n190_1149),
    .I0(n190_933),
    .I1(n190_298),
    .I2(n190_302) 
);
defparam n190_s1034.INIT=8'h80;
  LUT4 n190_s1035 (
    .F(n190_1151),
    .I0(current_freq[5]),
    .I1(n190_333),
    .I2(n190_298),
    .I3(n190_302) 
);
defparam n190_s1035.INIT=16'h4000;
  LUT4 n190_s1036 (
    .F(n190_1153),
    .I0(n190_1033),
    .I1(n190_345),
    .I2(n190_298),
    .I3(n190_302) 
);
defparam n190_s1036.INIT=16'hE000;
  LUT3 n190_s1037 (
    .F(n190_1155),
    .I0(n190_345),
    .I1(n190_298),
    .I2(n190_302) 
);
defparam n190_s1037.INIT=8'h80;
  LUT4 n190_s1038 (
    .F(n190_1157),
    .I0(current_freq[0]),
    .I1(n191_216),
    .I2(n191_985),
    .I3(current_freq[3]) 
);
defparam n190_s1038.INIT=16'h20DF;
  LUT3 n190_s1039 (
    .F(n190_1159),
    .I0(current_freq[0]),
    .I1(n191_216),
    .I2(n191_985) 
);
defparam n190_s1039.INIT=8'h20;
  LUT4 n190_s1040 (
    .F(n190_1161),
    .I0(n191_216),
    .I1(n191_985),
    .I2(n190_419),
    .I3(n190_420) 
);
defparam n190_s1040.INIT=16'hF40B;
  LUT3 n191_s1004 (
    .F(n191_1119),
    .I0(n191_1157),
    .I1(n191_216),
    .I2(n191_985) 
);
defparam n191_s1004.INIT=8'h45;
  LUT4 n191_s1005 (
    .F(n191_1121),
    .I0(current_freq[0]),
    .I1(n191_204),
    .I2(n191_977),
    .I3(n191_1077) 
);
defparam n191_s1005.INIT=16'h8A00;
  LUT4 n191_s1006 (
    .F(n191_1123),
    .I0(n191_130),
    .I1(n191_905),
    .I2(current_freq[0]),
    .I3(current_freq[2]) 
);
defparam n191_s1006.INIT=16'hB000;
  LUT3 n190_s1041 (
    .F(n190_1163),
    .I0(n191_130),
    .I1(n191_905),
    .I2(current_freq[0]) 
);
defparam n190_s1041.INIT=8'hB0;
  LUT4 n191_s1007 (
    .F(n191_1125),
    .I0(n191_130),
    .I1(n191_905),
    .I2(n191_1101),
    .I3(n191_1151) 
);
defparam n191_s1007.INIT=16'hF40B;
  LUT3 n191_s1008 (
    .F(n191_1127),
    .I0(n191_1157),
    .I1(n191_130),
    .I2(n191_905) 
);
defparam n191_s1008.INIT=8'h45;
  LUT4 n190_s1042 (
    .F(n190_1165),
    .I0(current_freq[0]),
    .I1(n190_995),
    .I2(n190_121),
    .I3(n190_122) 
);
defparam n190_s1042.INIT=16'hA200;
  LUT4 n191_s1009 (
    .F(n191_1129),
    .I0(current_freq[0]),
    .I1(n191_358),
    .I2(n191_359),
    .I3(n191_360) 
);
defparam n191_s1009.INIT=16'hA200;
  LUT4 n191_s1010 (
    .F(n191_1131),
    .I0(n191_1157),
    .I1(n191_358),
    .I2(n191_359),
    .I3(n191_360) 
);
defparam n191_s1010.INIT=16'h0455;
  LUT4 n190_s1043 (
    .F(n190_1167),
    .I0(current_freq[1]),
    .I1(n190_251),
    .I2(n190_252),
    .I3(n190_253) 
);
defparam n190_s1043.INIT=16'hA655;
  LUT4 n190_s1044 (
    .F(n190_1169),
    .I0(counter[9]),
    .I1(n190_251),
    .I2(n190_252),
    .I3(n190_253) 
);
defparam n190_s1044.INIT=16'h0455;
  LUT4 n372_s2 (
    .F(n372_7),
    .I0(duration_counter[0]),
    .I1(state[1]),
    .I2(gpio_stop),
    .I3(state[0]) 
);
defparam n372_s2.INIT=16'h1000;
  LUT3 n190_s1045 (
    .F(n190_1171),
    .I0(current_freq[7]),
    .I1(current_freq[8]),
    .I2(n191_43) 
);
defparam n190_s1045.INIT=8'hA8;
  LUT3 n190_s1046 (
    .F(n190_1173),
    .I0(n190_933),
    .I1(current_freq[0]),
    .I2(current_freq[1]) 
);
defparam n190_s1046.INIT=8'h70;
  LUT3 n190_s1047 (
    .F(n190_1175),
    .I0(current_freq[0]),
    .I1(current_freq[1]),
    .I2(n190_73) 
);
defparam n190_s1047.INIT=8'hB9;
  LUT3 n191_s1011 (
    .F(n191_1133),
    .I0(counter[25]),
    .I1(n191_20),
    .I2(pwm_enable) 
);
defparam n191_s1011.INIT=8'h40;
  LUT3 n190_s1048 (
    .F(n190_1177),
    .I0(counter[25]),
    .I1(n190_47),
    .I2(n191_47) 
);
defparam n190_s1048.INIT=8'hD4;
  LUT4 n190_s1049 (
    .F(n190_1179),
    .I0(current_freq[2]),
    .I1(current_freq[1]),
    .I2(current_freq[0]),
    .I3(n190_68) 
);
defparam n190_s1049.INIT=16'h5666;
  LUT4 n191_s1012 (
    .F(n191_1135),
    .I0(n191_130),
    .I1(n191_905),
    .I2(current_freq[0]),
    .I3(n191_1111) 
);
defparam n191_s1012.INIT=16'h4F00;
  LUT4 n190_s1050 (
    .F(n190_1181),
    .I0(current_freq[6]),
    .I1(n190_195),
    .I2(n190_340),
    .I3(n190_947) 
);
defparam n190_s1050.INIT=16'hE0EE;
  LUT4 n190_s1051 (
    .F(n190_1183),
    .I0(current_freq[2]),
    .I1(current_freq[1]),
    .I2(current_freq[0]),
    .I3(n190_1105) 
);
defparam n190_s1051.INIT=16'h3555;
  LUT4 n191_s1013 (
    .F(n191_1137),
    .I0(n191_981),
    .I1(n191_598),
    .I2(n191_760),
    .I3(n191_369) 
);
defparam n191_s1013.INIT=16'hF80F;
  LUT3 n191_s1014 (
    .F(n191_1139),
    .I0(n191_369),
    .I1(n191_981),
    .I2(n191_598) 
);
defparam n191_s1014.INIT=8'h80;
  LUT3 n191_s1015 (
    .F(n191_1141),
    .I0(current_freq[2]),
    .I1(current_freq[1]),
    .I2(n191_1129) 
);
defparam n191_s1015.INIT=8'h56;
  LUT4 n191_s1016 (
    .F(n191_1143),
    .I0(current_freq[9]),
    .I1(n190_424),
    .I2(n191_981),
    .I3(n191_793) 
);
defparam n191_s1016.INIT=16'h0020;
  LUT4 n191_s1017 (
    .F(n191_1145),
    .I0(n190_252),
    .I1(n190_251),
    .I2(n191_981),
    .I3(n190_253) 
);
defparam n191_s1017.INIT=16'hB000;
  LUT4 n191_s1018 (
    .F(n191_1147),
    .I0(n191_1009),
    .I1(n191_981),
    .I2(n190_253),
    .I3(n191_1143) 
);
defparam n191_s1018.INIT=16'h00BF;
  LUT3 n191_s1019 (
    .F(n191_1149),
    .I0(n191_961),
    .I1(current_freq[1]),
    .I2(n191_1117) 
);
defparam n191_s1019.INIT=8'hB0;
  LUT4 n191_s1020 (
    .F(n191_1151),
    .I0(n191_634),
    .I1(n191_961),
    .I2(current_freq[1]),
    .I3(n191_1117) 
);
defparam n191_s1020.INIT=16'h10EF;
  LUT4 n190_s1052 (
    .F(n190_1185),
    .I0(n190_221),
    .I1(n190_220),
    .I2(n190_503),
    .I3(n190_1055) 
);
defparam n190_s1052.INIT=16'h4555;
  LUT4 n191_s1021 (
    .F(n191_1153),
    .I0(n191_413),
    .I1(n191_1085),
    .I2(n191_652),
    .I3(current_freq[3]) 
);
defparam n191_s1021.INIT=16'h1055;
  LUT4 n191_s1022 (
    .F(n191_1155),
    .I0(n191_134),
    .I1(n191_135),
    .I2(n191_963),
    .I3(n191_404) 
);
defparam n191_s1022.INIT=16'h0040;
  LUT4 n190_s1053 (
    .F(n190_1187),
    .I0(current_freq[9]),
    .I1(current_freq[7]),
    .I2(current_freq[8]),
    .I3(n191_43) 
);
defparam n190_s1053.INIT=16'h1115;
  LUT4 n191_s1023 (
    .F(n191_1157),
    .I0(current_freq[1]),
    .I1(current_freq[0]),
    .I2(current_freq[2]),
    .I3(n191_42) 
);
defparam n191_s1023.INIT=16'h0100;
  LUT4 n191_s1024 (
    .F(n191_1159),
    .I0(current_freq[1]),
    .I1(current_freq[0]),
    .I2(current_freq[2]),
    .I3(current_freq[3]) 
);
defparam n191_s1024.INIT=16'hFE00;
  LUT4 n190_s1054 (
    .F(n190_1189),
    .I0(n191_1157),
    .I1(n191_216),
    .I2(n191_985),
    .I3(counter[11]) 
);
defparam n190_s1054.INIT=16'hBA00;
  LUT3 n190_s1055 (
    .F(n190_1191),
    .I0(n191_1157),
    .I1(n191_72),
    .I2(counter[12]) 
);
defparam n190_s1055.INIT=8'hE0;
  LUT4 n191_s1025 (
    .F(n191_1161),
    .I0(n191_1157),
    .I1(n191_1109),
    .I2(counter[12]),
    .I3(n191_14) 
);
defparam n191_s1025.INIT=16'hFE00;
  LUT4 n191_s1026 (
    .F(n191_1163),
    .I0(n191_875),
    .I1(n191_553),
    .I2(n191_709),
    .I3(n191_1099) 
);
defparam n191_s1026.INIT=16'h5455;
  LUT4 n191_s1027 (
    .F(n191_1165),
    .I0(n191_553),
    .I1(n191_709),
    .I2(n191_1099),
    .I3(n191_1097) 
);
defparam n191_s1027.INIT=16'h00EF;
  LUT4 n190_s1056 (
    .F(n190_1193),
    .I0(n190_758),
    .I1(n190_389),
    .I2(n190_376),
    .I3(n190_379) 
);
defparam n190_s1056.INIT=16'h4000;
  LUT4 n191_s1028 (
    .F(n191_1167),
    .I0(n191_262),
    .I1(current_freq[2]),
    .I2(current_freq[0]),
    .I3(current_freq[1]) 
);
defparam n191_s1028.INIT=16'h1011;
  LUT4 n191_s1029 (
    .F(n191_1169),
    .I0(n191_1121),
    .I1(current_freq[2]),
    .I2(current_freq[0]),
    .I3(current_freq[1]) 
);
defparam n191_s1029.INIT=16'h1011;
  LUT4 n191_s1030 (
    .F(n191_1171),
    .I0(n191_1129),
    .I1(current_freq[2]),
    .I2(current_freq[0]),
    .I3(current_freq[1]) 
);
defparam n191_s1030.INIT=16'h1011;
  LUT4 n190_s1057 (
    .F(n190_1195),
    .I0(n190_398),
    .I1(current_freq[1]),
    .I2(n190_1137),
    .I3(n190_738) 
);
defparam n190_s1057.INIT=16'hB44B;
  LUT4 n190_s1058 (
    .F(n190_1197),
    .I0(n191_1157),
    .I1(n190_991),
    .I2(n190_84),
    .I3(n190_1187) 
);
defparam n190_s1058.INIT=16'h5100;
  LUT4 n190_s1059 (
    .F(n190_1199),
    .I0(counter[0]),
    .I1(counter[25]),
    .I2(n190_47),
    .I3(n191_47) 
);
defparam n190_s1059.INIT=16'h5110;
  DFFCE counter_25_s0 (
    .Q(counter[25]),
    .D(n165_6),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(pwm_enable) 
);
  DFFCE counter_24_s0 (
    .Q(counter[24]),
    .D(n166_6),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(pwm_enable) 
);
  DFFCE counter_23_s0 (
    .Q(counter[23]),
    .D(n167_6),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(pwm_enable) 
);
  DFFCE counter_22_s0 (
    .Q(counter[22]),
    .D(n168_6),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(pwm_enable) 
);
  DFFCE counter_21_s0 (
    .Q(counter[21]),
    .D(n169_6),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(pwm_enable) 
);
  DFFCE counter_20_s0 (
    .Q(counter[20]),
    .D(n170_6),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(pwm_enable) 
);
  DFFCE counter_19_s0 (
    .Q(counter[19]),
    .D(n171_6),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(pwm_enable) 
);
  DFFCE counter_18_s0 (
    .Q(counter[18]),
    .D(n172_6),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(pwm_enable) 
);
  DFFCE counter_17_s0 (
    .Q(counter[17]),
    .D(n173_6),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(pwm_enable) 
);
  DFFCE counter_16_s0 (
    .Q(counter[16]),
    .D(n174_6),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(pwm_enable) 
);
  DFFCE counter_15_s0 (
    .Q(counter[15]),
    .D(n175_6),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(pwm_enable) 
);
  DFFCE counter_14_s0 (
    .Q(counter[14]),
    .D(n176_6),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(pwm_enable) 
);
  DFFCE counter_13_s0 (
    .Q(counter[13]),
    .D(n177_6),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(pwm_enable) 
);
  DFFCE counter_12_s0 (
    .Q(counter[12]),
    .D(n178_6),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(pwm_enable) 
);
  DFFCE counter_11_s0 (
    .Q(counter[11]),
    .D(n179_6),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(pwm_enable) 
);
  DFFCE counter_10_s0 (
    .Q(counter[10]),
    .D(n180_6),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(pwm_enable) 
);
  DFFCE counter_9_s0 (
    .Q(counter[9]),
    .D(n181_6),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(pwm_enable) 
);
  DFFCE counter_8_s0 (
    .Q(counter[8]),
    .D(n182_6),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(pwm_enable) 
);
  DFFCE counter_7_s0 (
    .Q(counter[7]),
    .D(n183_6),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(pwm_enable) 
);
  DFFCE counter_6_s0 (
    .Q(counter[6]),
    .D(n184_6),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(pwm_enable) 
);
  DFFCE counter_5_s0 (
    .Q(counter[5]),
    .D(n185_6),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(pwm_enable) 
);
  DFFCE counter_4_s0 (
    .Q(counter[4]),
    .D(n186_6),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(pwm_enable) 
);
  DFFCE counter_3_s0 (
    .Q(counter[3]),
    .D(n187_6),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(pwm_enable) 
);
  DFFCE counter_2_s0 (
    .Q(counter[2]),
    .D(n188_6),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(pwm_enable) 
);
  DFFCE counter_1_s0 (
    .Q(counter[1]),
    .D(n189_6),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(pwm_enable) 
);
  DFFCE counter_0_s0 (
    .Q(counter[0]),
    .D(n190_6),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(pwm_enable) 
);
  DFFCE pwm_reg_s0 (
    .Q(buzzer_out_pwm_d),
    .D(n191_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(VCC) 
);
  DFFCE done_s0 (
    .Q(pwm_done),
    .D(n374_4),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(VCC) 
);
  DFFCE duration_counter_31_s1 (
    .Q(duration_counter[31]),
    .D(n341_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_31_s1.INIT=1'b0;
  DFFCE duration_counter_30_s1 (
    .Q(duration_counter[30]),
    .D(n342_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_30_s1.INIT=1'b0;
  DFFCE duration_counter_29_s1 (
    .Q(duration_counter[29]),
    .D(n343_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_29_s1.INIT=1'b0;
  DFFCE duration_counter_28_s1 (
    .Q(duration_counter[28]),
    .D(n344_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_28_s1.INIT=1'b0;
  DFFCE duration_counter_27_s1 (
    .Q(duration_counter[27]),
    .D(n345_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_27_s1.INIT=1'b0;
  DFFCE duration_counter_26_s1 (
    .Q(duration_counter[26]),
    .D(n346_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_26_s1.INIT=1'b0;
  DFFCE duration_counter_25_s1 (
    .Q(duration_counter[25]),
    .D(n347_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_25_s1.INIT=1'b0;
  DFFCE duration_counter_24_s1 (
    .Q(duration_counter[24]),
    .D(n348_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_24_s1.INIT=1'b0;
  DFFCE duration_counter_23_s1 (
    .Q(duration_counter[23]),
    .D(n349_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_23_s1.INIT=1'b0;
  DFFCE duration_counter_22_s1 (
    .Q(duration_counter[22]),
    .D(n350_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_22_s1.INIT=1'b0;
  DFFCE duration_counter_21_s1 (
    .Q(duration_counter[21]),
    .D(n351_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_21_s1.INIT=1'b0;
  DFFCE duration_counter_20_s1 (
    .Q(duration_counter[20]),
    .D(n352_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_20_s1.INIT=1'b0;
  DFFCE duration_counter_19_s1 (
    .Q(duration_counter[19]),
    .D(n353_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_19_s1.INIT=1'b0;
  DFFCE duration_counter_18_s1 (
    .Q(duration_counter[18]),
    .D(n354_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_18_s1.INIT=1'b0;
  DFFCE duration_counter_17_s1 (
    .Q(duration_counter[17]),
    .D(n355_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_17_s1.INIT=1'b0;
  DFFCE duration_counter_16_s1 (
    .Q(duration_counter[16]),
    .D(n356_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_16_s1.INIT=1'b0;
  DFFCE duration_counter_15_s1 (
    .Q(duration_counter[15]),
    .D(n357_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_15_s1.INIT=1'b0;
  DFFCE duration_counter_14_s1 (
    .Q(duration_counter[14]),
    .D(n358_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_14_s1.INIT=1'b0;
  DFFCE duration_counter_13_s1 (
    .Q(duration_counter[13]),
    .D(n359_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_13_s1.INIT=1'b0;
  DFFCE duration_counter_12_s1 (
    .Q(duration_counter[12]),
    .D(n360_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_12_s1.INIT=1'b0;
  DFFCE duration_counter_11_s1 (
    .Q(duration_counter[11]),
    .D(n361_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_11_s1.INIT=1'b0;
  DFFCE duration_counter_10_s1 (
    .Q(duration_counter[10]),
    .D(n362_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_10_s1.INIT=1'b0;
  DFFCE duration_counter_9_s1 (
    .Q(duration_counter[9]),
    .D(n363_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_9_s1.INIT=1'b0;
  DFFCE duration_counter_8_s1 (
    .Q(duration_counter[8]),
    .D(n364_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_8_s1.INIT=1'b0;
  DFFCE duration_counter_7_s1 (
    .Q(duration_counter[7]),
    .D(n365_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_7_s1.INIT=1'b0;
  DFFCE duration_counter_6_s1 (
    .Q(duration_counter[6]),
    .D(n366_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_6_s1.INIT=1'b0;
  DFFCE duration_counter_5_s1 (
    .Q(duration_counter[5]),
    .D(n367_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_5_s1.INIT=1'b0;
  DFFCE duration_counter_4_s1 (
    .Q(duration_counter[4]),
    .D(n368_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_4_s1.INIT=1'b0;
  DFFCE duration_counter_3_s1 (
    .Q(duration_counter[3]),
    .D(n369_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_3_s1.INIT=1'b0;
  DFFCE duration_counter_2_s1 (
    .Q(duration_counter[2]),
    .D(n370_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_2_s1.INIT=1'b0;
  DFFCE duration_counter_1_s1 (
    .Q(duration_counter[1]),
    .D(n371_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_1_s1.INIT=1'b0;
  DFFCE duration_counter_0_s1 (
    .Q(duration_counter[0]),
    .D(n372_7),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(duration_counter_31_10) 
);
defparam duration_counter_0_s1.INIT=1'b0;
  MULT27X36 mult_175_s1 (
    .DOUT({DOUT[62:32],n274_4,n275_4,n276_4,n277_4,n278_4,n279_4,n280_4,n281_4,n282_4,n283_4,n284_4,n285_4,n286_4,n287_4,n288_4,n289_4,n290_4,n291_4,n292_4,n293_4,n294_4,n295_2,n296_2,n297_2,n298_2,n299_2,n300_2,n301_2,n302_2,n303_2,n304_2,n305_2}),
    .A({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,VCC,VCC,GND,GND,GND,GND,VCC,VCC,GND,VCC,GND,VCC,GND,GND,GND,GND}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,n287_10,n291_10,n289_13,n290_10,n291_10,n292_11,n293_10,n294_11,n295_11,n296_10}),
    .D({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CLK({GND,clk50_d}),
    .CE({VCC,current_freq_31_7}),
    .RESET({GND,GND}),
    .PSEL(GND),
    .PADDSUB(GND) 
);
defparam mult_175_s1.MULT_RESET_MODE="SYNC";
defparam mult_175_s1.OREG_CLK="BYPASS";
defparam mult_175_s1.OREG_CE="CE0";
defparam mult_175_s1.OREG_RESET="RESET0";
defparam mult_175_s1.AREG_CLK="BYPASS";
defparam mult_175_s1.AREG_CE="CE0";
defparam mult_175_s1.AREG_RESET="RESET0";
defparam mult_175_s1.BREG_CLK="CLK0";
defparam mult_175_s1.BREG_CE="CE0";
defparam mult_175_s1.BREG_RESET="RESET0";
defparam mult_175_s1.DREG_CLK="BYPASS";
defparam mult_175_s1.DREG_CE="CE0";
defparam mult_175_s1.DREG_RESET="RESET0";
defparam mult_175_s1.PREG_CLK="BYPASS";
defparam mult_175_s1.PREG_CE="CE0";
defparam mult_175_s1.PREG_RESET="RESET0";
defparam mult_175_s1.DYN_P_SEL="FALSE";
defparam mult_175_s1.P_SEL=1'b0;
defparam mult_175_s1.DYN_P_ADDSUB="FALSE";
defparam mult_175_s1.P_ADDSUB=1'b0;
defparam mult_175_s1.PADDSUB_IREG_CE="CE0";
defparam mult_175_s1.PADDSUB_IREG_CLK="BYPASS";
defparam mult_175_s1.PADDSUB_IREG_RESET="RESET0";
defparam mult_175_s1.PSEL_IREG_CE="CE0";
defparam mult_175_s1.PSEL_IREG_CLK="BYPASS";
defparam mult_175_s1.PSEL_IREG_RESET="RESET0";
  ALU n306_s64 (
    .SUM(n306_65_SUM),
    .COUT(n306_68),
    .I0(VCC),
    .I1(n305_2),
    .I3(GND),
    .CIN(duration_counter[0]) 
);
defparam n306_s64.ALU_MODE=1;
  ALU n306_s65 (
    .SUM(n306_66_SUM),
    .COUT(n306_70),
    .I0(duration_counter[1]),
    .I1(n304_2),
    .I3(GND),
    .CIN(n306_68) 
);
defparam n306_s65.ALU_MODE=1;
  ALU n306_s66 (
    .SUM(n306_67_SUM),
    .COUT(n306_72),
    .I0(duration_counter[2]),
    .I1(n303_2),
    .I3(GND),
    .CIN(n306_70) 
);
defparam n306_s66.ALU_MODE=1;
  ALU n306_s67 (
    .SUM(n306_68_SUM),
    .COUT(n306_74),
    .I0(duration_counter[3]),
    .I1(n302_2),
    .I3(GND),
    .CIN(n306_72) 
);
defparam n306_s67.ALU_MODE=1;
  ALU n306_s68 (
    .SUM(n306_69_SUM),
    .COUT(n306_76),
    .I0(duration_counter[4]),
    .I1(n301_2),
    .I3(GND),
    .CIN(n306_74) 
);
defparam n306_s68.ALU_MODE=1;
  ALU n306_s69 (
    .SUM(n306_70_SUM),
    .COUT(n306_78),
    .I0(duration_counter[5]),
    .I1(n300_2),
    .I3(GND),
    .CIN(n306_76) 
);
defparam n306_s69.ALU_MODE=1;
  ALU n306_s70 (
    .SUM(n306_71_SUM),
    .COUT(n306_80),
    .I0(duration_counter[6]),
    .I1(n299_2),
    .I3(GND),
    .CIN(n306_78) 
);
defparam n306_s70.ALU_MODE=1;
  ALU n306_s71 (
    .SUM(n306_72_SUM),
    .COUT(n306_82),
    .I0(duration_counter[7]),
    .I1(n298_2),
    .I3(GND),
    .CIN(n306_80) 
);
defparam n306_s71.ALU_MODE=1;
  ALU n306_s72 (
    .SUM(n306_73_SUM),
    .COUT(n306_84),
    .I0(duration_counter[8]),
    .I1(n297_2),
    .I3(GND),
    .CIN(n306_82) 
);
defparam n306_s72.ALU_MODE=1;
  ALU n306_s73 (
    .SUM(n306_74_SUM),
    .COUT(n306_86),
    .I0(duration_counter[9]),
    .I1(n296_2),
    .I3(GND),
    .CIN(n306_84) 
);
defparam n306_s73.ALU_MODE=1;
  ALU n306_s74 (
    .SUM(n306_75_SUM),
    .COUT(n306_88),
    .I0(duration_counter[10]),
    .I1(n295_2),
    .I3(GND),
    .CIN(n306_86) 
);
defparam n306_s74.ALU_MODE=1;
  ALU n306_s75 (
    .SUM(n306_76_SUM),
    .COUT(n306_90),
    .I0(duration_counter[11]),
    .I1(n294_4),
    .I3(GND),
    .CIN(n306_88) 
);
defparam n306_s75.ALU_MODE=1;
  ALU n306_s76 (
    .SUM(n306_77_SUM),
    .COUT(n306_92),
    .I0(duration_counter[12]),
    .I1(n293_4),
    .I3(GND),
    .CIN(n306_90) 
);
defparam n306_s76.ALU_MODE=1;
  ALU n306_s77 (
    .SUM(n306_78_SUM),
    .COUT(n306_94),
    .I0(duration_counter[13]),
    .I1(n292_4),
    .I3(GND),
    .CIN(n306_92) 
);
defparam n306_s77.ALU_MODE=1;
  ALU n306_s78 (
    .SUM(n306_79_SUM),
    .COUT(n306_96),
    .I0(duration_counter[14]),
    .I1(n291_4),
    .I3(GND),
    .CIN(n306_94) 
);
defparam n306_s78.ALU_MODE=1;
  ALU n306_s79 (
    .SUM(n306_80_SUM),
    .COUT(n306_98),
    .I0(duration_counter[15]),
    .I1(n290_4),
    .I3(GND),
    .CIN(n306_96) 
);
defparam n306_s79.ALU_MODE=1;
  ALU n306_s80 (
    .SUM(n306_81_SUM),
    .COUT(n306_100),
    .I0(duration_counter[16]),
    .I1(n289_4),
    .I3(GND),
    .CIN(n306_98) 
);
defparam n306_s80.ALU_MODE=1;
  ALU n306_s81 (
    .SUM(n306_82_SUM),
    .COUT(n306_102),
    .I0(duration_counter[17]),
    .I1(n288_4),
    .I3(GND),
    .CIN(n306_100) 
);
defparam n306_s81.ALU_MODE=1;
  ALU n306_s82 (
    .SUM(n306_83_SUM),
    .COUT(n306_104),
    .I0(duration_counter[18]),
    .I1(n287_4),
    .I3(GND),
    .CIN(n306_102) 
);
defparam n306_s82.ALU_MODE=1;
  ALU n306_s83 (
    .SUM(n306_84_SUM),
    .COUT(n306_106),
    .I0(duration_counter[19]),
    .I1(n286_4),
    .I3(GND),
    .CIN(n306_104) 
);
defparam n306_s83.ALU_MODE=1;
  ALU n306_s84 (
    .SUM(n306_85_SUM),
    .COUT(n306_108),
    .I0(duration_counter[20]),
    .I1(n285_4),
    .I3(GND),
    .CIN(n306_106) 
);
defparam n306_s84.ALU_MODE=1;
  ALU n306_s85 (
    .SUM(n306_86_SUM),
    .COUT(n306_110),
    .I0(duration_counter[21]),
    .I1(n284_4),
    .I3(GND),
    .CIN(n306_108) 
);
defparam n306_s85.ALU_MODE=1;
  ALU n306_s86 (
    .SUM(n306_87_SUM),
    .COUT(n306_112),
    .I0(duration_counter[22]),
    .I1(n283_4),
    .I3(GND),
    .CIN(n306_110) 
);
defparam n306_s86.ALU_MODE=1;
  ALU n306_s87 (
    .SUM(n306_88_SUM),
    .COUT(n306_114),
    .I0(duration_counter[23]),
    .I1(n282_4),
    .I3(GND),
    .CIN(n306_112) 
);
defparam n306_s87.ALU_MODE=1;
  ALU n306_s88 (
    .SUM(n306_89_SUM),
    .COUT(n306_116),
    .I0(duration_counter[24]),
    .I1(n281_4),
    .I3(GND),
    .CIN(n306_114) 
);
defparam n306_s88.ALU_MODE=1;
  ALU n306_s89 (
    .SUM(n306_90_SUM),
    .COUT(n306_118),
    .I0(duration_counter[25]),
    .I1(n280_4),
    .I3(GND),
    .CIN(n306_116) 
);
defparam n306_s89.ALU_MODE=1;
  ALU n306_s90 (
    .SUM(n306_91_SUM),
    .COUT(n306_120),
    .I0(duration_counter[26]),
    .I1(n279_4),
    .I3(GND),
    .CIN(n306_118) 
);
defparam n306_s90.ALU_MODE=1;
  ALU n306_s91 (
    .SUM(n306_92_SUM),
    .COUT(n306_122),
    .I0(duration_counter[27]),
    .I1(n278_4),
    .I3(GND),
    .CIN(n306_120) 
);
defparam n306_s91.ALU_MODE=1;
  ALU n306_s92 (
    .SUM(n306_93_SUM),
    .COUT(n306_124),
    .I0(duration_counter[28]),
    .I1(n277_4),
    .I3(GND),
    .CIN(n306_122) 
);
defparam n306_s92.ALU_MODE=1;
  ALU n306_s93 (
    .SUM(n306_94_SUM),
    .COUT(n306_126),
    .I0(duration_counter[29]),
    .I1(n276_4),
    .I3(GND),
    .CIN(n306_124) 
);
defparam n306_s93.ALU_MODE=1;
  ALU n306_s94 (
    .SUM(n306_95_SUM),
    .COUT(n306_128),
    .I0(duration_counter[30]),
    .I1(n275_4),
    .I3(GND),
    .CIN(n306_126) 
);
defparam n306_s94.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* pwm_generator */
module music_player (
  clk50_d,
  rst_d,
  gpio_stop,
  n14757_38,
  _zz_execute_SRC1_1_9,
  _zz_execute_SRC1_2,
  _zz_execute_SRC1_29,
  _zz_execute_SRC1_30,
  _zz_execute_SRC2_4,
  buzzer_out_pwm_d,
  n2_67
)
;
input clk50_d;
input rst_d;
input gpio_stop;
input n14757_38;
input _zz_execute_SRC1_1_9;
input _zz_execute_SRC1_2;
input _zz_execute_SRC1_29;
input _zz_execute_SRC1_30;
input [0:0] _zz_execute_SRC2_4;
output buzzer_out_pwm_d;
output n2_67;
wire pwm_enable;
wire n232_14;
wire note_index_7_8;
wire current_freq_31_7;
wire n98_6;
wire n97_5;
wire n96_5;
wire n95_5;
wire n94_5;
wire n93_5;
wire n92_5;
wire n91_5;
wire n296_10;
wire n293_10;
wire n291_10;
wire n290_10;
wire n287_10;
wire n264_10;
wire n262_10;
wire n260_10;
wire n259_10;
wire n257_10;
wire n255_10;
wire n256_11;
wire n295_11;
wire n294_11;
wire n292_11;
wire n263_11;
wire n261_11;
wire n258_11;
wire n232_15;
wire n95_6;
wire n92_6;
wire n296_11;
wire n296_12;
wire n293_11;
wire n293_12;
wire n291_11;
wire n291_12;
wire n290_11;
wire n287_11;
wire n287_12;
wire n264_11;
wire n264_12;
wire n262_11;
wire n262_12;
wire n260_11;
wire n260_12;
wire n259_11;
wire n259_12;
wire n257_11;
wire n257_12;
wire n255_11;
wire n256_12;
wire n256_13;
wire n256_14;
wire n295_12;
wire n295_13;
wire n295_14;
wire n294_12;
wire n292_12;
wire n263_12;
wire n263_14;
wire n261_12;
wire n261_13;
wire n258_12;
wire n232_16;
wire n232_17;
wire n296_13;
wire n296_15;
wire n296_16;
wire n293_13;
wire n293_14;
wire n293_15;
wire n293_16;
wire n293_17;
wire n291_13;
wire n291_14;
wire n291_15;
wire n291_16;
wire n291_17;
wire n290_12;
wire n287_13;
wire n287_14;
wire n287_15;
wire n264_13;
wire n264_14;
wire n264_15;
wire n262_13;
wire n262_14;
wire n262_15;
wire n262_16;
wire n262_17;
wire n260_13;
wire n260_14;
wire n260_15;
wire n260_16;
wire n259_13;
wire n259_14;
wire n259_15;
wire n257_13;
wire n257_14;
wire n257_15;
wire n257_16;
wire n257_17;
wire n255_13;
wire n256_15;
wire n256_16;
wire n256_17;
wire n256_18;
wire n295_15;
wire n295_16;
wire n292_14;
wire n292_15;
wire n263_15;
wire n263_16;
wire n263_17;
wire n263_18;
wire n263_19;
wire n261_14;
wire n261_15;
wire n261_16;
wire n261_17;
wire n261_18;
wire n258_13;
wire n258_14;
wire n296_17;
wire n296_18;
wire n296_19;
wire n296_20;
wire n293_18;
wire n293_19;
wire n293_20;
wire n293_21;
wire n293_22;
wire n293_23;
wire n293_24;
wire n291_18;
wire n291_19;
wire n290_14;
wire n264_17;
wire n264_18;
wire n264_19;
wire n262_18;
wire n262_19;
wire n262_20;
wire n262_21;
wire n262_22;
wire n262_23;
wire n262_24;
wire n262_25;
wire n260_17;
wire n260_18;
wire n260_19;
wire n260_20;
wire n260_21;
wire n260_22;
wire n260_23;
wire n259_16;
wire n259_17;
wire n259_19;
wire n259_20;
wire n259_21;
wire n257_18;
wire n257_19;
wire n257_20;
wire n257_21;
wire n257_22;
wire n257_23;
wire n257_24;
wire n255_14;
wire n256_19;
wire n256_20;
wire n256_21;
wire n256_22;
wire n295_17;
wire n295_18;
wire n292_16;
wire n263_20;
wire n263_21;
wire n263_22;
wire n263_23;
wire n263_24;
wire n263_25;
wire n261_19;
wire n261_20;
wire n261_21;
wire n261_22;
wire n261_23;
wire n261_24;
wire n261_25;
wire n261_26;
wire n258_15;
wire n258_16;
wire n258_17;
wire n258_18;
wire n258_19;
wire n296_21;
wire n293_25;
wire n293_27;
wire n293_28;
wire n293_29;
wire n291_20;
wire n290_15;
wire n264_20;
wire n262_26;
wire n262_27;
wire n262_28;
wire n262_29;
wire n262_30;
wire n260_24;
wire n260_25;
wire n260_26;
wire n259_22;
wire n259_23;
wire n259_24;
wire n259_25;
wire n257_25;
wire n257_26;
wire n257_27;
wire n256_23;
wire n256_24;
wire n256_25;
wire n256_26;
wire n256_27;
wire n263_26;
wire n263_27;
wire n263_28;
wire n263_29;
wire n263_30;
wire n263_31;
wire n261_27;
wire n261_28;
wire n261_29;
wire n258_20;
wire n258_21;
wire n258_22;
wire n258_24;
wire n258_25;
wire n262_31;
wire n258_26;
wire n258_27;
wire n258_28;
wire n290_17;
wire n293_31;
wire n289_13;
wire n94_11;
wire n258_30;
wire n255_16;
wire n259_27;
wire n264_22;
wire n296_23;
wire n263_33;
wire n292_18;
wire n231_14;
wire pwm_done;
wire [1:0] state;
wire [7:0] note_index;
wire [9:0] current_freq;
wire VCC;
wire GND;
  LUT3 pwm_enable_s0 (
    .F(pwm_enable),
    .I0(state[1]),
    .I1(gpio_stop),
    .I2(state[0]) 
);
defparam pwm_enable_s0.INIT=8'h40;
  LUT4 n232_s8 (
    .F(n232_14),
    .I0(state[0]),
    .I1(state[1]),
    .I2(n231_14),
    .I3(n232_15) 
);
defparam n232_s8.INIT=16'h0007;
  LUT4 note_index_7_s4 (
    .F(note_index_7_8),
    .I0(gpio_stop),
    .I1(pwm_done),
    .I2(state[0]),
    .I3(state[1]) 
);
defparam note_index_7_s4.INIT=16'h008F;
  LUT3 current_freq_31_s3 (
    .F(current_freq_31_7),
    .I0(rst_d),
    .I1(state[0]),
    .I2(n232_15) 
);
defparam current_freq_31_s3.INIT=8'h01;
  LUT2 n98_s2 (
    .F(n98_6),
    .I0(note_index[0]),
    .I1(state[0]) 
);
defparam n98_s2.INIT=4'h4;
  LUT3 n97_s1 (
    .F(n97_5),
    .I0(note_index[0]),
    .I1(note_index[1]),
    .I2(state[0]) 
);
defparam n97_s1.INIT=8'h60;
  LUT4 n96_s1 (
    .F(n96_5),
    .I0(note_index[0]),
    .I1(note_index[1]),
    .I2(note_index[2]),
    .I3(state[0]) 
);
defparam n96_s1.INIT=16'h7800;
  LUT4 n95_s1 (
    .F(n95_5),
    .I0(note_index[1]),
    .I1(n95_6),
    .I2(note_index[3]),
    .I3(state[0]) 
);
defparam n95_s1.INIT=16'h7800;
  LUT3 n94_s1 (
    .F(n94_5),
    .I0(note_index[4]),
    .I1(n94_11),
    .I2(state[0]) 
);
defparam n94_s1.INIT=8'h60;
  LUT4 n93_s1 (
    .F(n93_5),
    .I0(note_index[4]),
    .I1(n94_11),
    .I2(note_index[5]),
    .I3(state[0]) 
);
defparam n93_s1.INIT=16'h7800;
  LUT3 n92_s1 (
    .F(n92_5),
    .I0(note_index[6]),
    .I1(n92_6),
    .I2(state[0]) 
);
defparam n92_s1.INIT=8'h60;
  LUT4 n91_s1 (
    .F(n91_5),
    .I0(note_index[6]),
    .I1(n92_6),
    .I2(note_index[7]),
    .I3(state[0]) 
);
defparam n91_s1.INIT=16'h7800;
  LUT4 n296_s5 (
    .F(n296_10),
    .I0(note_index[7]),
    .I1(n296_11),
    .I2(n296_12),
    .I3(state[1]) 
);
defparam n296_s5.INIT=16'h0700;
  LUT4 n293_s5 (
    .F(n293_10),
    .I0(n293_11),
    .I1(n293_12),
    .I2(note_index[7]),
    .I3(state[1]) 
);
defparam n293_s5.INIT=16'h3500;
  LUT4 n291_s5 (
    .F(n291_10),
    .I0(n291_11),
    .I1(n291_12),
    .I2(note_index[7]),
    .I3(state[1]) 
);
defparam n291_s5.INIT=16'h5C00;
  LUT3 n290_s5 (
    .F(n290_10),
    .I0(n290_11),
    .I1(state[1]),
    .I2(n287_10) 
);
defparam n290_s5.INIT=8'hF8;
  LUT4 n287_s5 (
    .F(n287_10),
    .I0(n287_11),
    .I1(n287_12),
    .I2(note_index[7]),
    .I3(state[1]) 
);
defparam n287_s5.INIT=16'hE000;
  LUT4 n264_s5 (
    .F(n264_10),
    .I0(n264_11),
    .I1(n264_12),
    .I2(note_index[7]),
    .I3(state[1]) 
);
defparam n264_s5.INIT=16'hAC00;
  LUT4 n262_s5 (
    .F(n262_10),
    .I0(n262_11),
    .I1(n262_12),
    .I2(note_index[7]),
    .I3(state[1]) 
);
defparam n262_s5.INIT=16'h5300;
  LUT4 n260_s5 (
    .F(n260_10),
    .I0(n260_11),
    .I1(n260_12),
    .I2(note_index[7]),
    .I3(state[1]) 
);
defparam n260_s5.INIT=16'h5300;
  LUT4 n259_s5 (
    .F(n259_10),
    .I0(n259_11),
    .I1(n259_12),
    .I2(note_index[7]),
    .I3(state[1]) 
);
defparam n259_s5.INIT=16'hA300;
  LUT4 n257_s5 (
    .F(n257_10),
    .I0(n257_11),
    .I1(n257_12),
    .I2(note_index[7]),
    .I3(state[1]) 
);
defparam n257_s5.INIT=16'h5300;
  LUT3 n255_s5 (
    .F(n255_10),
    .I0(note_index[5]),
    .I1(state[1]),
    .I2(n255_11) 
);
defparam n255_s5.INIT=8'h40;
  LUT4 n256_s6 (
    .F(n256_11),
    .I0(n256_12),
    .I1(n256_13),
    .I2(note_index[7]),
    .I3(n256_14) 
);
defparam n256_s6.INIT=16'hC5FF;
  LUT4 n295_s6 (
    .F(n295_11),
    .I0(n295_12),
    .I1(n295_13),
    .I2(note_index[7]),
    .I3(n295_14) 
);
defparam n295_s6.INIT=16'h40FF;
  LUT4 n294_s6 (
    .F(n294_11),
    .I0(note_index[7]),
    .I1(n294_12),
    .I2(n290_11),
    .I3(state[1]) 
);
defparam n294_s6.INIT=16'h0DFF;
  LUT4 n292_s6 (
    .F(n292_11),
    .I0(n292_12),
    .I1(n292_18),
    .I2(note_index[7]),
    .I3(n295_14) 
);
defparam n292_s6.INIT=16'hE0FF;
  LUT4 n263_s6 (
    .F(n263_11),
    .I0(n263_12),
    .I1(n263_33),
    .I2(n263_14),
    .I3(n256_14) 
);
defparam n263_s6.INIT=16'h70FF;
  LUT4 n261_s6 (
    .F(n261_11),
    .I0(n261_12),
    .I1(n261_13),
    .I2(note_index[7]),
    .I3(state[1]) 
);
defparam n261_s6.INIT=16'h3AFF;
  LUT2 n258_s6 (
    .F(n258_11),
    .I0(n258_12),
    .I1(state[1]) 
);
defparam n258_s6.INIT=4'hB;
  LUT4 n232_s9 (
    .F(n232_15),
    .I0(n232_16),
    .I1(note_index[7]),
    .I2(note_index[5]),
    .I3(n232_17) 
);
defparam n232_s9.INIT=16'h4000;
  LUT2 n95_s2 (
    .F(n95_6),
    .I0(note_index[0]),
    .I1(note_index[2]) 
);
defparam n95_s2.INIT=4'h8;
  LUT3 n92_s2 (
    .F(n92_6),
    .I0(note_index[4]),
    .I1(note_index[5]),
    .I2(n94_11) 
);
defparam n92_s2.INIT=8'h80;
  LUT4 n296_s6 (
    .F(n296_11),
    .I0(note_index[6]),
    .I1(n296_13),
    .I2(note_index[5]),
    .I3(n296_23) 
);
defparam n296_s6.INIT=16'h00EF;
  LUT4 n296_s7 (
    .F(n296_12),
    .I0(n296_15),
    .I1(n296_16),
    .I2(note_index[7]),
    .I3(note_index[4]) 
);
defparam n296_s7.INIT=16'h0C05;
  LUT3 n293_s6 (
    .F(n293_11),
    .I0(n293_13),
    .I1(n293_14),
    .I2(note_index[6]) 
);
defparam n293_s6.INIT=8'h35;
  LUT4 n293_s7 (
    .F(n293_12),
    .I0(n293_15),
    .I1(n293_16),
    .I2(n293_17),
    .I3(n287_12) 
);
defparam n293_s7.INIT=16'h0007;
  LUT4 n291_s6 (
    .F(n291_11),
    .I0(n291_13),
    .I1(n291_14),
    .I2(n291_15),
    .I3(n293_17) 
);
defparam n291_s6.INIT=16'h007F;
  LUT4 n291_s7 (
    .F(n291_12),
    .I0(n291_16),
    .I1(n291_17),
    .I2(n293_14),
    .I3(note_index[6]) 
);
defparam n291_s7.INIT=16'hF0BB;
  LUT3 n290_s6 (
    .F(n290_11),
    .I0(note_index[7]),
    .I1(note_index[6]),
    .I2(n290_12) 
);
defparam n290_s6.INIT=8'h01;
  LUT4 n287_s6 (
    .F(n287_11),
    .I0(note_index[3]),
    .I1(n293_15),
    .I2(n287_13),
    .I3(n287_14) 
);
defparam n287_s6.INIT=16'h0080;
  LUT3 n287_s7 (
    .F(n287_12),
    .I0(note_index[6]),
    .I1(n287_15),
    .I2(note_index[5]) 
);
defparam n287_s7.INIT=8'h10;
  LUT4 n264_s6 (
    .F(n264_11),
    .I0(n264_13),
    .I1(note_index[0]),
    .I2(note_index[5]),
    .I3(note_index[6]) 
);
defparam n264_s6.INIT=16'h0001;
  LUT3 n264_s7 (
    .F(n264_12),
    .I0(n264_14),
    .I1(n264_15),
    .I2(note_index[6]) 
);
defparam n264_s7.INIT=8'h35;
  LUT4 n262_s6 (
    .F(n262_11),
    .I0(n291_13),
    .I1(n262_13),
    .I2(n262_14),
    .I3(note_index[6]) 
);
defparam n262_s6.INIT=16'h77F0;
  LUT3 n262_s7 (
    .F(n262_12),
    .I0(n262_15),
    .I1(n262_16),
    .I2(n262_17) 
);
defparam n262_s7.INIT=8'h5C;
  LUT4 n260_s6 (
    .F(n260_11),
    .I0(n260_13),
    .I1(n260_14),
    .I2(note_index[5]),
    .I3(note_index[6]) 
);
defparam n260_s6.INIT=16'hF33A;
  LUT3 n260_s7 (
    .F(n260_12),
    .I0(n260_15),
    .I1(n260_16),
    .I2(note_index[6]) 
);
defparam n260_s7.INIT=8'h3A;
  LUT4 n259_s6 (
    .F(n259_11),
    .I0(n291_15),
    .I1(n291_14),
    .I2(note_index[6]),
    .I3(n259_13) 
);
defparam n259_s6.INIT=16'h008F;
  LUT3 n259_s7 (
    .F(n259_12),
    .I0(n259_14),
    .I1(n259_15),
    .I2(note_index[6]) 
);
defparam n259_s7.INIT=8'hCA;
  LUT4 n257_s6 (
    .F(n257_11),
    .I0(note_index[6]),
    .I1(n257_13),
    .I2(n257_14),
    .I3(note_index[5]) 
);
defparam n257_s6.INIT=16'hEEF0;
  LUT4 n257_s7 (
    .F(n257_12),
    .I0(n257_15),
    .I1(n257_16),
    .I2(note_index[5]),
    .I3(n257_17) 
);
defparam n257_s7.INIT=16'hAFC0;
  LUT4 n255_s6 (
    .F(n255_11),
    .I0(n255_16),
    .I1(n255_13),
    .I2(note_index[7]),
    .I3(note_index[6]) 
);
defparam n255_s6.INIT=16'h0230;
  LUT4 n256_s7 (
    .F(n256_12),
    .I0(n256_15),
    .I1(note_index[6]),
    .I2(note_index[5]),
    .I3(n256_16) 
);
defparam n256_s7.INIT=16'h08DF;
  LUT4 n256_s8 (
    .F(n256_13),
    .I0(n256_17),
    .I1(n291_13),
    .I2(n263_12),
    .I3(note_index[6]) 
);
defparam n256_s8.INIT=16'h004F;
  LUT4 n256_s9 (
    .F(n256_14),
    .I0(n256_18),
    .I1(n232_16),
    .I2(n293_15),
    .I3(state[1]) 
);
defparam n256_s9.INIT=16'h7F00;
  LUT4 n295_s7 (
    .F(n295_12),
    .I0(note_index[2]),
    .I1(note_index[0]),
    .I2(n232_16),
    .I3(note_index[6]) 
);
defparam n295_s7.INIT=16'h4F00;
  LUT4 n295_s8 (
    .F(n295_13),
    .I0(n295_15),
    .I1(n295_16),
    .I2(note_index[6]),
    .I3(note_index[5]) 
);
defparam n295_s8.INIT=16'h0CF5;
  LUT3 n295_s9 (
    .F(n295_14),
    .I0(n293_11),
    .I1(n296_12),
    .I2(state[1]) 
);
defparam n295_s9.INIT=8'h70;
  LUT4 n294_s7 (
    .F(n294_12),
    .I0(n232_16),
    .I1(n287_15),
    .I2(note_index[5]),
    .I3(note_index[6]) 
);
defparam n294_s7.INIT=16'h0ACF;
  LUT4 n292_s7 (
    .F(n292_12),
    .I0(n295_15),
    .I1(n292_14),
    .I2(note_index[6]),
    .I3(note_index[5]) 
);
defparam n292_s7.INIT=16'h0305;
  LUT4 n263_s7 (
    .F(n263_12),
    .I0(n263_15),
    .I1(note_index[5]),
    .I2(n263_16),
    .I3(note_index[4]) 
);
defparam n263_s7.INIT=16'h0F77;
  LUT4 n263_s9 (
    .F(n263_14),
    .I0(n263_18),
    .I1(n263_19),
    .I2(note_index[7]),
    .I3(note_index[6]) 
);
defparam n263_s9.INIT=16'h0CF5;
  LUT4 n261_s7 (
    .F(n261_12),
    .I0(n261_14),
    .I1(n261_15),
    .I2(note_index[5]),
    .I3(n261_16) 
);
defparam n261_s7.INIT=16'h3E32;
  LUT3 n261_s8 (
    .F(n261_13),
    .I0(n261_17),
    .I1(note_index[5]),
    .I2(n261_18) 
);
defparam n261_s8.INIT=8'h0E;
  LUT4 n258_s7 (
    .F(n258_12),
    .I0(n261_18),
    .I1(n258_13),
    .I2(n258_14),
    .I3(note_index[7]) 
);
defparam n258_s7.INIT=16'hBB0F;
  LUT2 n232_s10 (
    .F(n232_16),
    .I0(note_index[3]),
    .I1(note_index[4]) 
);
defparam n232_s10.INIT=4'h1;
  LUT2 n232_s11 (
    .F(n232_17),
    .I0(note_index[6]),
    .I1(state[1]) 
);
defparam n232_s11.INIT=4'h8;
  LUT4 n296_s8 (
    .F(n296_13),
    .I0(note_index[3]),
    .I1(note_index[4]),
    .I2(n287_14),
    .I3(note_index[0]) 
);
defparam n296_s8.INIT=16'hF4BF;
  LUT4 n296_s10 (
    .F(n296_15),
    .I0(n296_18),
    .I1(note_index[1]),
    .I2(note_index[3]),
    .I3(note_index[2]) 
);
defparam n296_s10.INIT=16'h1001;
  LUT4 n296_s11 (
    .F(n296_16),
    .I0(note_index[0]),
    .I1(n296_19),
    .I2(n293_15),
    .I3(n296_20) 
);
defparam n296_s11.INIT=16'hEF00;
  LUT3 n293_s8 (
    .F(n293_13),
    .I0(n293_18),
    .I1(n293_19),
    .I2(note_index[5]) 
);
defparam n293_s8.INIT=8'h35;
  LUT3 n293_s9 (
    .F(n293_14),
    .I0(n293_20),
    .I1(n293_21),
    .I2(note_index[5]) 
);
defparam n293_s9.INIT=8'h35;
  LUT2 n293_s10 (
    .F(n293_15),
    .I0(note_index[5]),
    .I1(note_index[6]) 
);
defparam n293_s10.INIT=4'h4;
  LUT4 n293_s11 (
    .F(n293_16),
    .I0(note_index[0]),
    .I1(note_index[1]),
    .I2(note_index[3]),
    .I3(n293_22) 
);
defparam n293_s11.INIT=16'h1800;
  LUT4 n293_s12 (
    .F(n293_17),
    .I0(n293_23),
    .I1(n293_24),
    .I2(note_index[6]),
    .I3(note_index[5]) 
);
defparam n293_s12.INIT=16'h0C05;
  LUT2 n291_s8 (
    .F(n291_13),
    .I0(note_index[4]),
    .I1(note_index[5]) 
);
defparam n291_s8.INIT=4'h1;
  LUT2 n291_s9 (
    .F(n291_14),
    .I0(note_index[3]),
    .I1(note_index[0]) 
);
defparam n291_s9.INIT=4'h4;
  LUT2 n291_s10 (
    .F(n291_15),
    .I0(note_index[2]),
    .I1(note_index[1]) 
);
defparam n291_s10.INIT=4'h4;
  LUT4 n291_s11 (
    .F(n291_16),
    .I0(note_index[1]),
    .I1(note_index[3]),
    .I2(n95_6),
    .I3(n291_13) 
);
defparam n291_s11.INIT=16'h2C00;
  LUT4 n291_s12 (
    .F(n291_17),
    .I0(n291_18),
    .I1(note_index[4]),
    .I2(n291_19),
    .I3(note_index[5]) 
);
defparam n291_s12.INIT=16'hF0BB;
  LUT4 n290_s7 (
    .F(n290_12),
    .I0(n290_17),
    .I1(n290_14),
    .I2(note_index[4]),
    .I3(note_index[5]) 
);
defparam n290_s7.INIT=16'h54CF;
  LUT2 n287_s8 (
    .F(n287_13),
    .I0(note_index[0]),
    .I1(note_index[2]) 
);
defparam n287_s8.INIT=4'h1;
  LUT4 n287_s9 (
    .F(n287_14),
    .I0(note_index[1]),
    .I1(note_index[2]),
    .I2(note_index[4]),
    .I3(note_index[3]) 
);
defparam n287_s9.INIT=16'h3E23;
  LUT4 n287_s10 (
    .F(n287_15),
    .I0(note_index[4]),
    .I1(n291_15),
    .I2(note_index[3]),
    .I3(n290_17) 
);
defparam n287_s10.INIT=16'h007F;
  LUT4 n264_s8 (
    .F(n264_13),
    .I0(note_index[1]),
    .I1(note_index[3]),
    .I2(note_index[4]),
    .I3(note_index[2]) 
);
defparam n264_s8.INIT=16'hEDF3;
  LUT4 n264_s9 (
    .F(n264_14),
    .I0(n264_22),
    .I1(note_index[4]),
    .I2(n264_17),
    .I3(note_index[5]) 
);
defparam n264_s9.INIT=16'hF0BB;
  LUT4 n264_s10 (
    .F(n264_15),
    .I0(n264_18),
    .I1(note_index[5]),
    .I2(n264_19),
    .I3(note_index[4]) 
);
defparam n264_s10.INIT=16'hE3FE;
  LUT4 n262_s8 (
    .F(n262_13),
    .I0(note_index[0]),
    .I1(note_index[3]),
    .I2(note_index[1]),
    .I3(note_index[2]) 
);
defparam n262_s8.INIT=16'h2235;
  LUT3 n262_s9 (
    .F(n262_14),
    .I0(n262_18),
    .I1(n262_19),
    .I2(note_index[5]) 
);
defparam n262_s9.INIT=8'hCA;
  LUT4 n262_s10 (
    .F(n262_15),
    .I0(n262_20),
    .I1(note_index[4]),
    .I2(n262_21),
    .I3(note_index[6]) 
);
defparam n262_s10.INIT=16'h8300;
  LUT4 n262_s11 (
    .F(n262_16),
    .I0(n262_22),
    .I1(n262_23),
    .I2(note_index[4]),
    .I3(note_index[6]) 
);
defparam n262_s11.INIT=16'h3500;
  LUT4 n262_s12 (
    .F(n262_17),
    .I0(n262_24),
    .I1(n262_25),
    .I2(note_index[6]),
    .I3(note_index[5]) 
);
defparam n262_s12.INIT=16'h03FA;
  LUT4 n260_s8 (
    .F(n260_13),
    .I0(note_index[4]),
    .I1(note_index[0]),
    .I2(n260_17),
    .I3(note_index[2]) 
);
defparam n260_s8.INIT=16'hF4CF;
  LUT4 n260_s9 (
    .F(n260_14),
    .I0(note_index[5]),
    .I1(note_index[3]),
    .I2(n260_18),
    .I3(n260_19) 
);
defparam n260_s9.INIT=16'h0090;
  LUT4 n260_s10 (
    .F(n260_15),
    .I0(n291_15),
    .I1(note_index[4]),
    .I2(n260_20),
    .I3(note_index[5]) 
);
defparam n260_s10.INIT=16'hF077;
  LUT4 n260_s11 (
    .F(n260_16),
    .I0(n260_21),
    .I1(n260_22),
    .I2(n260_23),
    .I3(note_index[5]) 
);
defparam n260_s11.INIT=16'hEEF0;
  LUT4 n259_s8 (
    .F(n259_13),
    .I0(note_index[2]),
    .I1(n259_16),
    .I2(n259_17),
    .I3(note_index[5]) 
);
defparam n259_s8.INIT=16'hBBF0;
  LUT4 n259_s9 (
    .F(n259_14),
    .I0(n259_27),
    .I1(note_index[4]),
    .I2(n259_19),
    .I3(note_index[5]) 
);
defparam n259_s9.INIT=16'h0FBB;
  LUT4 n259_s10 (
    .F(n259_15),
    .I0(n259_20),
    .I1(note_index[3]),
    .I2(n259_21),
    .I3(note_index[5]) 
);
defparam n259_s10.INIT=16'hF0BB;
  LUT3 n257_s8 (
    .F(n257_13),
    .I0(n94_11),
    .I1(note_index[4]),
    .I2(n290_17) 
);
defparam n257_s8.INIT=8'h0D;
  LUT4 n257_s9 (
    .F(n257_14),
    .I0(note_index[1]),
    .I1(n257_18),
    .I2(note_index[6]),
    .I3(n257_19) 
);
defparam n257_s9.INIT=16'hFE3E;
  LUT3 n257_s10 (
    .F(n257_15),
    .I0(n257_20),
    .I1(n257_21),
    .I2(note_index[4]) 
);
defparam n257_s10.INIT=8'h5C;
  LUT3 n257_s11 (
    .F(n257_16),
    .I0(n257_22),
    .I1(note_index[0]),
    .I2(note_index[1]) 
);
defparam n257_s11.INIT=8'hBD;
  LUT4 n257_s12 (
    .F(n257_17),
    .I0(n257_23),
    .I1(n257_24),
    .I2(note_index[5]),
    .I3(note_index[6]) 
);
defparam n257_s12.INIT=16'h0CFA;
  LUT4 n255_s8 (
    .F(n255_13),
    .I0(n255_14),
    .I1(note_index[0]),
    .I2(note_index[7]),
    .I3(n264_13) 
);
defparam n255_s8.INIT=16'hF3E2;
  LUT3 n256_s10 (
    .F(n256_15),
    .I0(n256_19),
    .I1(n256_20),
    .I2(note_index[5]) 
);
defparam n256_s10.INIT=8'hC5;
  LUT4 n256_s11 (
    .F(n256_16),
    .I0(n256_21),
    .I1(n256_22),
    .I2(note_index[6]),
    .I3(note_index[5]) 
);
defparam n256_s11.INIT=16'hA0FC;
  LUT4 n256_s12 (
    .F(n256_17),
    .I0(note_index[0]),
    .I1(note_index[2]),
    .I2(note_index[1]),
    .I3(note_index[3]) 
);
defparam n256_s12.INIT=16'hB7CA;
  LUT4 n256_s13 (
    .F(n256_18),
    .I0(note_index[0]),
    .I1(note_index[2]),
    .I2(note_index[1]),
    .I3(note_index[7]) 
);
defparam n256_s13.INIT=16'h3D00;
  LUT3 n295_s10 (
    .F(n295_15),
    .I0(n295_17),
    .I1(n293_23),
    .I2(note_index[4]) 
);
defparam n295_s10.INIT=8'h35;
  LUT4 n295_s11 (
    .F(n295_16),
    .I0(n291_15),
    .I1(note_index[3]),
    .I2(note_index[4]),
    .I3(n295_18) 
);
defparam n295_s11.INIT=16'h700F;
  LUT4 n292_s9 (
    .F(n292_14),
    .I0(note_index[1]),
    .I1(note_index[0]),
    .I2(n292_16),
    .I3(note_index[4]) 
);
defparam n292_s9.INIT=16'h0EC3;
  LUT4 n292_s10 (
    .F(n292_15),
    .I0(note_index[1]),
    .I1(note_index[3]),
    .I2(note_index[0]),
    .I3(note_index[2]) 
);
defparam n292_s10.INIT=16'h3307;
  LUT4 n263_s10 (
    .F(n263_15),
    .I0(note_index[0]),
    .I1(note_index[3]),
    .I2(note_index[2]),
    .I3(note_index[1]) 
);
defparam n263_s10.INIT=16'h1CD5;
  LUT4 n263_s11 (
    .F(n263_16),
    .I0(n263_20),
    .I1(note_index[3]),
    .I2(note_index[0]),
    .I3(note_index[5]) 
);
defparam n263_s11.INIT=16'h7457;
  LUT4 n263_s12 (
    .F(n263_17),
    .I0(note_index[1]),
    .I1(note_index[2]),
    .I2(note_index[3]),
    .I3(note_index[0]) 
);
defparam n263_s12.INIT=16'h02BF;
  LUT4 n263_s13 (
    .F(n263_18),
    .I0(n263_21),
    .I1(note_index[5]),
    .I2(n263_22),
    .I3(n263_23) 
);
defparam n263_s13.INIT=16'hBB0F;
  LUT3 n263_s14 (
    .F(n263_19),
    .I0(n263_24),
    .I1(n263_25),
    .I2(note_index[5]) 
);
defparam n263_s14.INIT=8'h3A;
  LUT3 n261_s9 (
    .F(n261_14),
    .I0(n261_19),
    .I1(n261_20),
    .I2(note_index[4]) 
);
defparam n261_s9.INIT=8'h53;
  LUT4 n261_s10 (
    .F(n261_15),
    .I0(n261_21),
    .I1(n261_22),
    .I2(note_index[5]),
    .I3(note_index[6]) 
);
defparam n261_s10.INIT=16'hC0AF;
  LUT4 n261_s11 (
    .F(n261_16),
    .I0(note_index[3]),
    .I1(note_index[4]),
    .I2(note_index[0]),
    .I3(n261_23) 
);
defparam n261_s11.INIT=16'h9E09;
  LUT3 n261_s12 (
    .F(n261_17),
    .I0(n261_24),
    .I1(n261_25),
    .I2(note_index[6]) 
);
defparam n261_s12.INIT=8'h3A;
  LUT4 n261_s13 (
    .F(n261_18),
    .I0(n261_26),
    .I1(note_index[6]),
    .I2(note_index[5]),
    .I3(note_index[3]) 
);
defparam n261_s13.INIT=16'h1000;
  LUT4 n258_s8 (
    .F(n258_13),
    .I0(n258_15),
    .I1(n290_17),
    .I2(note_index[6]),
    .I3(n258_16) 
);
defparam n258_s8.INIT=16'hFA03;
  LUT3 n258_s9 (
    .F(n258_14),
    .I0(n258_17),
    .I1(n258_18),
    .I2(n258_19) 
);
defparam n258_s9.INIT=8'hA3;
  LUT4 n296_s12 (
    .F(n296_17),
    .I0(note_index[3]),
    .I1(note_index[6]),
    .I2(note_index[1]),
    .I3(note_index[2]) 
);
defparam n296_s12.INIT=16'hCFF8;
  LUT4 n296_s13 (
    .F(n296_18),
    .I0(note_index[5]),
    .I1(note_index[6]),
    .I2(note_index[2]),
    .I3(note_index[0]) 
);
defparam n296_s13.INIT=16'hFE9F;
  LUT3 n296_s14 (
    .F(n296_19),
    .I0(note_index[3]),
    .I1(note_index[1]),
    .I2(note_index[2]) 
);
defparam n296_s14.INIT=8'hE3;
  LUT4 n296_s15 (
    .F(n296_20),
    .I0(n296_21),
    .I1(note_index[1]),
    .I2(note_index[3]),
    .I3(note_index[5]) 
);
defparam n296_s15.INIT=16'hDBFD;
  LUT3 n293_s13 (
    .F(n293_18),
    .I0(note_index[4]),
    .I1(n293_25),
    .I2(n291_16) 
);
defparam n293_s13.INIT=8'h07;
  LUT3 n293_s14 (
    .F(n293_19),
    .I0(n293_31),
    .I1(n293_27),
    .I2(note_index[4]) 
);
defparam n293_s14.INIT=8'h35;
  LUT4 n293_s15 (
    .F(n293_20),
    .I0(n260_19),
    .I1(note_index[2]),
    .I2(note_index[4]),
    .I3(note_index[3]) 
);
defparam n293_s15.INIT=16'hB66F;
  LUT4 n293_s16 (
    .F(n293_21),
    .I0(note_index[3]),
    .I1(note_index[2]),
    .I2(n293_28),
    .I3(note_index[0]) 
);
defparam n293_s16.INIT=16'h5B3F;
  LUT2 n293_s17 (
    .F(n293_22),
    .I0(note_index[2]),
    .I1(note_index[4]) 
);
defparam n293_s17.INIT=4'h1;
  LUT4 n293_s18 (
    .F(n293_23),
    .I0(note_index[3]),
    .I1(note_index[0]),
    .I2(n293_29),
    .I3(note_index[2]) 
);
defparam n293_s18.INIT=16'hDE3D;
  LUT4 n293_s19 (
    .F(n293_24),
    .I0(note_index[0]),
    .I1(note_index[1]),
    .I2(note_index[3]),
    .I3(n293_22) 
);
defparam n293_s19.INIT=16'h8F00;
  LUT4 n291_s13 (
    .F(n291_18),
    .I0(note_index[0]),
    .I1(note_index[2]),
    .I2(note_index[3]),
    .I3(note_index[1]) 
);
defparam n291_s13.INIT=16'hA8FE;
  LUT4 n291_s14 (
    .F(n291_19),
    .I0(note_index[3]),
    .I1(note_index[2]),
    .I2(note_index[0]),
    .I3(n291_20) 
);
defparam n291_s14.INIT=16'h3DCF;
  LUT4 n290_s9 (
    .F(n290_14),
    .I0(note_index[3]),
    .I1(n260_18),
    .I2(n290_15),
    .I3(note_index[4]) 
);
defparam n290_s9.INIT=16'hF077;
  LUT4 n264_s12 (
    .F(n264_17),
    .I0(note_index[4]),
    .I1(n264_20),
    .I2(note_index[2]),
    .I3(note_index[0]) 
);
defparam n264_s12.INIT=16'hE3FC;
  LUT4 n264_s13 (
    .F(n264_18),
    .I0(note_index[0]),
    .I1(note_index[2]),
    .I2(note_index[3]),
    .I3(note_index[1]) 
);
defparam n264_s13.INIT=16'h7CF5;
  LUT4 n264_s14 (
    .F(n264_19),
    .I0(note_index[3]),
    .I1(n260_18),
    .I2(note_index[5]),
    .I3(note_index[0]) 
);
defparam n264_s14.INIT=16'hBFF0;
  LUT4 n262_s13 (
    .F(n262_18),
    .I0(n262_26),
    .I1(note_index[0]),
    .I2(note_index[1]),
    .I3(note_index[4]) 
);
defparam n262_s13.INIT=16'hD6BF;
  LUT4 n262_s14 (
    .F(n262_19),
    .I0(n262_27),
    .I1(note_index[4]),
    .I2(note_index[3]),
    .I3(note_index[0]) 
);
defparam n262_s14.INIT=16'hE356;
  LUT3 n262_s15 (
    .F(n262_20),
    .I0(note_index[0]),
    .I1(note_index[1]),
    .I2(note_index[2]) 
);
defparam n262_s15.INIT=8'h90;
  LUT4 n262_s16 (
    .F(n262_21),
    .I0(note_index[0]),
    .I1(note_index[1]),
    .I2(note_index[2]),
    .I3(note_index[3]) 
);
defparam n262_s16.INIT=16'hBE23;
  LUT4 n262_s17 (
    .F(n262_22),
    .I0(note_index[2]),
    .I1(note_index[1]),
    .I2(note_index[0]),
    .I3(note_index[3]) 
);
defparam n262_s17.INIT=16'h50F3;
  LUT4 n262_s18 (
    .F(n262_23),
    .I0(note_index[3]),
    .I1(note_index[1]),
    .I2(note_index[0]),
    .I3(note_index[2]) 
);
defparam n262_s18.INIT=16'h63A2;
  LUT4 n262_s19 (
    .F(n262_24),
    .I0(n262_28),
    .I1(note_index[1]),
    .I2(note_index[4]),
    .I3(note_index[0]) 
);
defparam n262_s19.INIT=16'h3F56;
  LUT3 n262_s20 (
    .F(n262_25),
    .I0(n262_29),
    .I1(n262_30),
    .I2(note_index[4]) 
);
defparam n262_s20.INIT=8'h53;
  LUT4 n260_s12 (
    .F(n260_17),
    .I0(note_index[1]),
    .I1(note_index[3]),
    .I2(note_index[2]),
    .I3(note_index[4]) 
);
defparam n260_s12.INIT=16'hE573;
  LUT2 n260_s13 (
    .F(n260_18),
    .I0(note_index[2]),
    .I1(note_index[1]) 
);
defparam n260_s13.INIT=4'h8;
  LUT4 n260_s14 (
    .F(n260_19),
    .I0(note_index[4]),
    .I1(note_index[1]),
    .I2(note_index[2]),
    .I3(note_index[0]) 
);
defparam n260_s14.INIT=16'hACCF;
  LUT4 n260_s15 (
    .F(n260_20),
    .I0(note_index[0]),
    .I1(note_index[3]),
    .I2(n260_24),
    .I3(note_index[4]) 
);
defparam n260_s15.INIT=16'hCB1F;
  LUT4 n260_s16 (
    .F(n260_21),
    .I0(note_index[1]),
    .I1(note_index[2]),
    .I2(note_index[4]),
    .I3(n291_14) 
);
defparam n260_s16.INIT=16'hB000;
  LUT4 n260_s17 (
    .F(n260_22),
    .I0(note_index[2]),
    .I1(note_index[3]),
    .I2(note_index[4]),
    .I3(n260_25) 
);
defparam n260_s17.INIT=16'h0041;
  LUT4 n260_s18 (
    .F(n260_23),
    .I0(note_index[2]),
    .I1(note_index[3]),
    .I2(note_index[0]),
    .I3(n260_26) 
);
defparam n260_s18.INIT=16'hD300;
  LUT4 n259_s11 (
    .F(n259_16),
    .I0(note_index[0]),
    .I1(note_index[1]),
    .I2(note_index[4]),
    .I3(note_index[3]) 
);
defparam n259_s11.INIT=16'h1800;
  LUT4 n259_s12 (
    .F(n259_17),
    .I0(note_index[2]),
    .I1(note_index[0]),
    .I2(note_index[3]),
    .I3(n259_22) 
);
defparam n259_s12.INIT=16'hFA47;
  LUT3 n259_s14 (
    .F(n259_19),
    .I0(n259_23),
    .I1(n259_24),
    .I2(note_index[4]) 
);
defparam n259_s14.INIT=8'hC5;
  LUT4 n259_s15 (
    .F(n259_20),
    .I0(note_index[1]),
    .I1(note_index[4]),
    .I2(note_index[0]),
    .I3(note_index[2]) 
);
defparam n259_s15.INIT=16'hE91E;
  LUT4 n259_s16 (
    .F(n259_21),
    .I0(note_index[1]),
    .I1(n259_25),
    .I2(note_index[3]),
    .I3(note_index[0]) 
);
defparam n259_s16.INIT=16'hE3FE;
  LUT4 n257_s13 (
    .F(n257_18),
    .I0(note_index[0]),
    .I1(note_index[2]),
    .I2(note_index[4]),
    .I3(note_index[3]) 
);
defparam n257_s13.INIT=16'hE73F;
  LUT4 n257_s14 (
    .F(n257_19),
    .I0(note_index[0]),
    .I1(note_index[2]),
    .I2(note_index[1]),
    .I3(note_index[3]) 
);
defparam n257_s14.INIT=16'hFE7F;
  LUT4 n257_s15 (
    .F(n257_20),
    .I0(note_index[3]),
    .I1(note_index[0]),
    .I2(note_index[2]),
    .I3(note_index[1]) 
);
defparam n257_s15.INIT=16'h0C07;
  LUT4 n257_s16 (
    .F(n257_21),
    .I0(note_index[2]),
    .I1(note_index[0]),
    .I2(note_index[1]),
    .I3(note_index[3]) 
);
defparam n257_s16.INIT=16'h8373;
  LUT4 n257_s17 (
    .F(n257_22),
    .I0(note_index[3]),
    .I1(note_index[0]),
    .I2(note_index[2]),
    .I3(note_index[4]) 
);
defparam n257_s17.INIT=16'h07C9;
  LUT3 n257_s18 (
    .F(n257_23),
    .I0(n257_25),
    .I1(n257_26),
    .I2(note_index[4]) 
);
defparam n257_s18.INIT=8'hC5;
  LUT4 n257_s19 (
    .F(n257_24),
    .I0(n257_27),
    .I1(note_index[2]),
    .I2(note_index[1]),
    .I3(note_index[4]) 
);
defparam n257_s19.INIT=16'h7E9F;
  LUT2 n255_s9 (
    .F(n255_14),
    .I0(note_index[3]),
    .I1(note_index[1]) 
);
defparam n255_s9.INIT=4'h1;
  LUT4 n256_s14 (
    .F(n256_19),
    .I0(note_index[4]),
    .I1(n256_23),
    .I2(note_index[1]),
    .I3(note_index[3]) 
);
defparam n256_s14.INIT=16'h7B14;
  LUT3 n256_s15 (
    .F(n256_20),
    .I0(n256_24),
    .I1(n256_25),
    .I2(note_index[4]) 
);
defparam n256_s15.INIT=8'hC5;
  LUT4 n256_s16 (
    .F(n256_21),
    .I0(note_index[2]),
    .I1(n256_26),
    .I2(note_index[0]),
    .I3(note_index[1]) 
);
defparam n256_s16.INIT=16'hC073;
  LUT4 n256_s17 (
    .F(n256_22),
    .I0(note_index[0]),
    .I1(n256_27),
    .I2(note_index[4]),
    .I3(note_index[3]) 
);
defparam n256_s17.INIT=16'hD40D;
  LUT4 n295_s12 (
    .F(n295_17),
    .I0(note_index[3]),
    .I1(note_index[0]),
    .I2(note_index[1]),
    .I3(note_index[2]) 
);
defparam n295_s12.INIT=16'h2D13;
  LUT4 n295_s13 (
    .F(n295_18),
    .I0(note_index[3]),
    .I1(note_index[2]),
    .I2(note_index[4]),
    .I3(note_index[0]) 
);
defparam n295_s13.INIT=16'h77E1;
  LUT3 n292_s11 (
    .F(n292_16),
    .I0(note_index[0]),
    .I1(note_index[2]),
    .I2(note_index[3]) 
);
defparam n292_s11.INIT=8'h7E;
  LUT4 n263_s15 (
    .F(n263_20),
    .I0(note_index[5]),
    .I1(note_index[0]),
    .I2(note_index[2]),
    .I3(note_index[1]) 
);
defparam n263_s15.INIT=16'hCEC1;
  LUT4 n263_s16 (
    .F(n263_21),
    .I0(note_index[0]),
    .I1(note_index[1]),
    .I2(note_index[2]),
    .I3(note_index[3]) 
);
defparam n263_s16.INIT=16'h7BF4;
  LUT4 n263_s17 (
    .F(n263_22),
    .I0(note_index[4]),
    .I1(n263_26),
    .I2(n263_27),
    .I3(note_index[5]) 
);
defparam n263_s17.INIT=16'h0F77;
  LUT3 n263_s18 (
    .F(n263_23),
    .I0(note_index[5]),
    .I1(n263_28),
    .I2(note_index[4]) 
);
defparam n263_s18.INIT=8'h0E;
  LUT3 n263_s19 (
    .F(n263_24),
    .I0(n263_29),
    .I1(n263_30),
    .I2(note_index[4]) 
);
defparam n263_s19.INIT=8'h5C;
  LUT4 n263_s20 (
    .F(n263_25),
    .I0(note_index[0]),
    .I1(note_index[3]),
    .I2(note_index[2]),
    .I3(n263_31) 
);
defparam n263_s20.INIT=16'h15CF;
  LUT4 n261_s14 (
    .F(n261_19),
    .I0(note_index[1]),
    .I1(note_index[2]),
    .I2(note_index[0]),
    .I3(note_index[3]) 
);
defparam n261_s14.INIT=16'h3E8F;
  LUT4 n261_s15 (
    .F(n261_20),
    .I0(note_index[0]),
    .I1(note_index[2]),
    .I2(note_index[3]),
    .I3(note_index[1]) 
);
defparam n261_s15.INIT=16'h68FE;
  LUT4 n261_s16 (
    .F(n261_21),
    .I0(note_index[2]),
    .I1(note_index[0]),
    .I2(note_index[3]),
    .I3(n261_27) 
);
defparam n261_s16.INIT=16'h3AF7;
  LUT4 n261_s17 (
    .F(n261_22),
    .I0(note_index[1]),
    .I1(note_index[2]),
    .I2(n261_28),
    .I3(note_index[0]) 
);
defparam n261_s17.INIT=16'h3DEF;
  LUT4 n261_s18 (
    .F(n261_23),
    .I0(note_index[4]),
    .I1(note_index[3]),
    .I2(note_index[1]),
    .I3(note_index[2]) 
);
defparam n261_s18.INIT=16'h32AC;
  LUT4 n261_s19 (
    .F(n261_24),
    .I0(note_index[0]),
    .I1(note_index[3]),
    .I2(note_index[2]),
    .I3(n261_29) 
);
defparam n261_s19.INIT=16'h4BFE;
  LUT4 n261_s20 (
    .F(n261_25),
    .I0(note_index[0]),
    .I1(note_index[1]),
    .I2(note_index[2]),
    .I3(n232_16) 
);
defparam n261_s20.INIT=16'h9000;
  LUT4 n261_s21 (
    .F(n261_26),
    .I0(note_index[1]),
    .I1(note_index[4]),
    .I2(note_index[0]),
    .I3(note_index[2]) 
);
defparam n261_s21.INIT=16'hDEBF;
  LUT4 n258_s10 (
    .F(n258_15),
    .I0(note_index[4]),
    .I1(n258_20),
    .I2(note_index[0]),
    .I3(note_index[2]) 
);
defparam n258_s10.INIT=16'hDEF3;
  LUT4 n258_s11 (
    .F(n258_16),
    .I0(note_index[4]),
    .I1(n258_21),
    .I2(note_index[5]),
    .I3(note_index[6]) 
);
defparam n258_s11.INIT=16'hFE0F;
  LUT4 n258_s12 (
    .F(n258_17),
    .I0(n255_16),
    .I1(note_index[0]),
    .I2(n260_22),
    .I3(note_index[6]) 
);
defparam n258_s12.INIT=16'h0700;
  LUT4 n258_s13 (
    .F(n258_18),
    .I0(n258_22),
    .I1(n258_30),
    .I2(note_index[4]),
    .I3(note_index[6]) 
);
defparam n258_s13.INIT=16'hC500;
  LUT4 n258_s14 (
    .F(n258_19),
    .I0(n258_24),
    .I1(n258_25),
    .I2(note_index[6]),
    .I3(note_index[5]) 
);
defparam n258_s14.INIT=16'hF503;
  LUT4 n296_s16 (
    .F(n296_21),
    .I0(note_index[0]),
    .I1(note_index[2]),
    .I2(note_index[6]),
    .I3(note_index[1]) 
);
defparam n296_s16.INIT=16'hEF08;
  LUT4 n293_s20 (
    .F(n293_25),
    .I0(note_index[2]),
    .I1(note_index[3]),
    .I2(note_index[0]),
    .I3(note_index[1]) 
);
defparam n293_s20.INIT=16'h3F45;
  LUT4 n293_s22 (
    .F(n293_27),
    .I0(note_index[0]),
    .I1(note_index[1]),
    .I2(note_index[2]),
    .I3(note_index[3]) 
);
defparam n293_s22.INIT=16'h8523;
  LUT4 n293_s23 (
    .F(n293_28),
    .I0(note_index[0]),
    .I1(note_index[1]),
    .I2(note_index[3]),
    .I3(note_index[4]) 
);
defparam n293_s23.INIT=16'h4BF6;
  LUT4 n293_s24 (
    .F(n293_29),
    .I0(note_index[3]),
    .I1(note_index[4]),
    .I2(note_index[0]),
    .I3(note_index[1]) 
);
defparam n293_s24.INIT=16'hBC4F;
  LUT4 n291_s15 (
    .F(n291_20),
    .I0(note_index[3]),
    .I1(note_index[1]),
    .I2(note_index[4]),
    .I3(note_index[2]) 
);
defparam n291_s15.INIT=16'h97E8;
  LUT4 n290_s10 (
    .F(n290_15),
    .I0(note_index[0]),
    .I1(note_index[3]),
    .I2(note_index[2]),
    .I3(note_index[1]) 
);
defparam n290_s10.INIT=16'hDFF3;
  LUT4 n264_s15 (
    .F(n264_20),
    .I0(note_index[0]),
    .I1(note_index[4]),
    .I2(note_index[3]),
    .I3(note_index[1]) 
);
defparam n264_s15.INIT=16'h6117;
  LUT4 n262_s21 (
    .F(n262_26),
    .I0(note_index[0]),
    .I1(note_index[2]),
    .I2(note_index[3]),
    .I3(note_index[1]) 
);
defparam n262_s21.INIT=16'hFC2B;
  LUT4 n262_s22 (
    .F(n262_27),
    .I0(note_index[3]),
    .I1(note_index[4]),
    .I2(note_index[1]),
    .I3(n262_31) 
);
defparam n262_s22.INIT=16'h3E88;
  LUT4 n262_s23 (
    .F(n262_28),
    .I0(note_index[1]),
    .I1(note_index[4]),
    .I2(note_index[2]),
    .I3(note_index[3]) 
);
defparam n262_s23.INIT=16'h233D;
  LUT4 n262_s24 (
    .F(n262_29),
    .I0(note_index[2]),
    .I1(note_index[3]),
    .I2(note_index[0]),
    .I3(note_index[1]) 
);
defparam n262_s24.INIT=16'h5CFB;
  LUT4 n262_s25 (
    .F(n262_30),
    .I0(note_index[2]),
    .I1(note_index[0]),
    .I2(note_index[3]),
    .I3(note_index[1]) 
);
defparam n262_s25.INIT=16'hC3B2;
  LUT3 n260_s19 (
    .F(n260_24),
    .I0(note_index[2]),
    .I1(note_index[0]),
    .I2(note_index[1]) 
);
defparam n260_s19.INIT=8'h14;
  LUT2 n260_s20 (
    .F(n260_25),
    .I0(note_index[0]),
    .I1(note_index[1]) 
);
defparam n260_s20.INIT=4'h6;
  LUT4 n260_s21 (
    .F(n260_26),
    .I0(note_index[2]),
    .I1(note_index[1]),
    .I2(note_index[3]),
    .I3(note_index[4]) 
);
defparam n260_s21.INIT=16'hD06C;
  LUT4 n259_s17 (
    .F(n259_22),
    .I0(note_index[0]),
    .I1(note_index[2]),
    .I2(note_index[1]),
    .I3(note_index[4]) 
);
defparam n259_s17.INIT=16'h8BBD;
  LUT4 n259_s18 (
    .F(n259_23),
    .I0(note_index[0]),
    .I1(note_index[3]),
    .I2(note_index[1]),
    .I3(note_index[2]) 
);
defparam n259_s18.INIT=16'hD73C;
  LUT4 n259_s19 (
    .F(n259_24),
    .I0(note_index[2]),
    .I1(note_index[3]),
    .I2(note_index[0]),
    .I3(note_index[1]) 
);
defparam n259_s19.INIT=16'hA81C;
  LUT3 n259_s20 (
    .F(n259_25),
    .I0(note_index[0]),
    .I1(note_index[2]),
    .I2(note_index[4]) 
);
defparam n259_s20.INIT=8'h3D;
  LUT4 n257_s20 (
    .F(n257_25),
    .I0(note_index[1]),
    .I1(note_index[2]),
    .I2(note_index[0]),
    .I3(note_index[3]) 
);
defparam n257_s20.INIT=16'h0B00;
  LUT4 n257_s21 (
    .F(n257_26),
    .I0(note_index[2]),
    .I1(note_index[0]),
    .I2(note_index[3]),
    .I3(note_index[1]) 
);
defparam n257_s21.INIT=16'hE09C;
  LUT4 n257_s22 (
    .F(n257_27),
    .I0(note_index[2]),
    .I1(note_index[4]),
    .I2(note_index[0]),
    .I3(note_index[3]) 
);
defparam n257_s22.INIT=16'hE375;
  LUT4 n256_s18 (
    .F(n256_23),
    .I0(note_index[2]),
    .I1(note_index[3]),
    .I2(note_index[1]),
    .I3(note_index[0]) 
);
defparam n256_s18.INIT=16'h14EB;
  LUT4 n256_s19 (
    .F(n256_24),
    .I0(note_index[2]),
    .I1(note_index[3]),
    .I2(note_index[0]),
    .I3(note_index[1]) 
);
defparam n256_s19.INIT=16'h6FFE;
  LUT4 n256_s20 (
    .F(n256_25),
    .I0(note_index[1]),
    .I1(note_index[2]),
    .I2(note_index[0]),
    .I3(note_index[3]) 
);
defparam n256_s20.INIT=16'hACFB;
  LUT4 n256_s21 (
    .F(n256_26),
    .I0(note_index[2]),
    .I1(note_index[4]),
    .I2(note_index[3]),
    .I3(note_index[1]) 
);
defparam n256_s21.INIT=16'h9E71;
  LUT4 n256_s22 (
    .F(n256_27),
    .I0(note_index[2]),
    .I1(note_index[3]),
    .I2(note_index[1]),
    .I3(note_index[4]) 
);
defparam n256_s22.INIT=16'hC72C;
  LUT4 n263_s21 (
    .F(n263_26),
    .I0(note_index[0]),
    .I1(note_index[2]),
    .I2(note_index[1]),
    .I3(note_index[3]) 
);
defparam n263_s21.INIT=16'h3EDF;
  LUT4 n263_s22 (
    .F(n263_27),
    .I0(note_index[2]),
    .I1(note_index[1]),
    .I2(note_index[0]),
    .I3(note_index[3]) 
);
defparam n263_s22.INIT=16'h7457;
  LUT4 n263_s23 (
    .F(n263_28),
    .I0(note_index[0]),
    .I1(note_index[3]),
    .I2(note_index[1]),
    .I3(note_index[2]) 
);
defparam n263_s23.INIT=16'hCAEE;
  LUT4 n263_s24 (
    .F(n263_29),
    .I0(note_index[1]),
    .I1(note_index[2]),
    .I2(note_index[3]),
    .I3(note_index[0]) 
);
defparam n263_s24.INIT=16'h08BF;
  LUT4 n263_s25 (
    .F(n263_30),
    .I0(note_index[2]),
    .I1(note_index[3]),
    .I2(note_index[1]),
    .I3(note_index[0]) 
);
defparam n263_s25.INIT=16'hE897;
  LUT4 n263_s26 (
    .F(n263_31),
    .I0(note_index[2]),
    .I1(note_index[4]),
    .I2(note_index[1]),
    .I3(note_index[3]) 
);
defparam n263_s26.INIT=16'h1DE5;
  LUT4 n261_s22 (
    .F(n261_27),
    .I0(note_index[1]),
    .I1(note_index[2]),
    .I2(note_index[3]),
    .I3(note_index[4]) 
);
defparam n261_s22.INIT=16'h2BFC;
  LUT4 n261_s23 (
    .F(n261_28),
    .I0(note_index[2]),
    .I1(note_index[4]),
    .I2(note_index[1]),
    .I3(note_index[3]) 
);
defparam n261_s23.INIT=16'h94CD;
  LUT4 n261_s24 (
    .F(n261_29),
    .I0(note_index[1]),
    .I1(note_index[3]),
    .I2(note_index[4]),
    .I3(note_index[0]) 
);
defparam n261_s24.INIT=16'h145F;
  LUT4 n258_s15 (
    .F(n258_20),
    .I0(note_index[4]),
    .I1(note_index[2]),
    .I2(note_index[1]),
    .I3(note_index[3]) 
);
defparam n258_s15.INIT=16'h8EF3;
  LUT4 n258_s16 (
    .F(n258_21),
    .I0(note_index[0]),
    .I1(note_index[1]),
    .I2(note_index[2]),
    .I3(note_index[3]) 
);
defparam n258_s16.INIT=16'hFE6F;
  LUT4 n258_s17 (
    .F(n258_22),
    .I0(note_index[3]),
    .I1(note_index[1]),
    .I2(note_index[0]),
    .I3(note_index[2]) 
);
defparam n258_s17.INIT=16'h5B3E;
  LUT4 n258_s19 (
    .F(n258_24),
    .I0(n258_26),
    .I1(note_index[0]),
    .I2(note_index[3]),
    .I3(note_index[4]) 
);
defparam n258_s19.INIT=16'hE917;
  LUT3 n258_s20 (
    .F(n258_25),
    .I0(n258_27),
    .I1(n258_28),
    .I2(note_index[4]) 
);
defparam n258_s20.INIT=8'h5C;
  LUT3 n262_s26 (
    .F(n262_31),
    .I0(note_index[1]),
    .I1(note_index[0]),
    .I2(note_index[2]) 
);
defparam n262_s26.INIT=8'h07;
  LUT4 n258_s21 (
    .F(n258_26),
    .I0(note_index[2]),
    .I1(note_index[0]),
    .I2(note_index[1]),
    .I3(note_index[4]) 
);
defparam n258_s21.INIT=16'hD43C;
  LUT4 n258_s22 (
    .F(n258_27),
    .I0(note_index[0]),
    .I1(note_index[2]),
    .I2(note_index[1]),
    .I3(note_index[3]) 
);
defparam n258_s22.INIT=16'h61F4;
  LUT4 n258_s23 (
    .F(n258_28),
    .I0(note_index[2]),
    .I1(note_index[3]),
    .I2(note_index[0]),
    .I3(note_index[1]) 
);
defparam n258_s23.INIT=16'hD2FC;
  LUT4 n290_s11 (
    .F(n290_17),
    .I0(note_index[4]),
    .I1(n287_13),
    .I2(note_index[3]),
    .I3(note_index[1]) 
);
defparam n290_s11.INIT=16'h0008;
  LUT4 n293_s25 (
    .F(n293_31),
    .I0(note_index[2]),
    .I1(note_index[0]),
    .I2(note_index[3]),
    .I3(note_index[1]) 
);
defparam n293_s25.INIT=16'hBCCC;
  LUT4 n289_s7 (
    .F(n289_13),
    .I0(note_index[7]),
    .I1(note_index[6]),
    .I2(n290_12),
    .I3(n295_11) 
);
defparam n289_s7.INIT=16'hFF01;
  LUT4 n94_s5 (
    .F(n94_11),
    .I0(note_index[0]),
    .I1(note_index[2]),
    .I2(note_index[3]),
    .I3(note_index[1]) 
);
defparam n94_s5.INIT=16'h8000;
  LUT4 n258_s24 (
    .F(n258_30),
    .I0(note_index[2]),
    .I1(note_index[1]),
    .I2(note_index[3]),
    .I3(note_index[0]) 
);
defparam n258_s24.INIT=16'h7000;
  LUT4 n255_s10 (
    .F(n255_16),
    .I0(note_index[3]),
    .I1(note_index[2]),
    .I2(note_index[1]),
    .I3(note_index[4]) 
);
defparam n255_s10.INIT=16'h1500;
  LUT4 n259_s21 (
    .F(n259_27),
    .I0(note_index[0]),
    .I1(note_index[3]),
    .I2(note_index[2]),
    .I3(note_index[1]) 
);
defparam n259_s21.INIT=16'hE9EE;
  LUT4 n264_s16 (
    .F(n264_22),
    .I0(note_index[3]),
    .I1(note_index[0]),
    .I2(note_index[2]),
    .I3(note_index[1]) 
);
defparam n264_s16.INIT=16'hE3EE;
  LUT4 n296_s17 (
    .F(n296_23),
    .I0(n296_17),
    .I1(note_index[0]),
    .I2(note_index[4]),
    .I3(note_index[5]) 
);
defparam n296_s17.INIT=16'h0004;
  LUT4 n263_s27 (
    .F(n263_33),
    .I0(note_index[4]),
    .I1(note_index[5]),
    .I2(n263_17),
    .I3(note_index[7]) 
);
defparam n263_s27.INIT=16'hEF00;
  LUT4 n292_s12 (
    .F(n292_18),
    .I0(n292_15),
    .I1(note_index[6]),
    .I2(note_index[4]),
    .I3(note_index[5]) 
);
defparam n292_s12.INIT=16'h0008;
  LUT4 n231_s7 (
    .F(n231_14),
    .I0(pwm_done),
    .I1(state[1]),
    .I2(gpio_stop),
    .I3(state[0]) 
);
defparam n231_s7.INIT=16'h2000;
  DFFCE state_1_s0 (
    .Q(state[1]),
    .D(n231_14),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(VCC) 
);
  DFFCE state_0_s0 (
    .Q(state[0]),
    .D(n232_14),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(VCC) 
);
  DFFCE note_index_7_s0 (
    .Q(note_index[7]),
    .D(n91_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(note_index_7_8) 
);
  DFFCE note_index_6_s0 (
    .Q(note_index[6]),
    .D(n92_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(note_index_7_8) 
);
  DFFCE note_index_5_s0 (
    .Q(note_index[5]),
    .D(n93_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(note_index_7_8) 
);
  DFFCE note_index_4_s0 (
    .Q(note_index[4]),
    .D(n94_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(note_index_7_8) 
);
  DFFCE note_index_3_s0 (
    .Q(note_index[3]),
    .D(n95_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(note_index_7_8) 
);
  DFFCE note_index_2_s0 (
    .Q(note_index[2]),
    .D(n96_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(note_index_7_8) 
);
  DFFCE note_index_1_s0 (
    .Q(note_index[1]),
    .D(n97_5),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(note_index_7_8) 
);
  DFFCE note_index_0_s0 (
    .Q(note_index[0]),
    .D(n98_6),
    .CLK(clk50_d),
    .CLEAR(rst_d),
    .CE(note_index_7_8) 
);
  DFFRE current_freq_9_s0 (
    .Q(current_freq[9]),
    .D(n255_10),
    .CLK(clk50_d),
    .RESET(GND),
    .CE(current_freq_31_7) 
);
  DFFRE current_freq_8_s0 (
    .Q(current_freq[8]),
    .D(n256_11),
    .CLK(clk50_d),
    .RESET(GND),
    .CE(current_freq_31_7) 
);
  DFFRE current_freq_7_s0 (
    .Q(current_freq[7]),
    .D(n257_10),
    .CLK(clk50_d),
    .RESET(GND),
    .CE(current_freq_31_7) 
);
  DFFRE current_freq_6_s0 (
    .Q(current_freq[6]),
    .D(n258_11),
    .CLK(clk50_d),
    .RESET(GND),
    .CE(current_freq_31_7) 
);
  DFFRE current_freq_5_s0 (
    .Q(current_freq[5]),
    .D(n259_10),
    .CLK(clk50_d),
    .RESET(GND),
    .CE(current_freq_31_7) 
);
  DFFRE current_freq_4_s0 (
    .Q(current_freq[4]),
    .D(n260_10),
    .CLK(clk50_d),
    .RESET(GND),
    .CE(current_freq_31_7) 
);
  DFFRE current_freq_3_s0 (
    .Q(current_freq[3]),
    .D(n261_11),
    .CLK(clk50_d),
    .RESET(GND),
    .CE(current_freq_31_7) 
);
  DFFRE current_freq_2_s0 (
    .Q(current_freq[2]),
    .D(n262_10),
    .CLK(clk50_d),
    .RESET(GND),
    .CE(current_freq_31_7) 
);
  DFFRE current_freq_1_s0 (
    .Q(current_freq[1]),
    .D(n263_11),
    .CLK(clk50_d),
    .RESET(GND),
    .CE(current_freq_31_7) 
);
  DFFRE current_freq_0_s0 (
    .Q(current_freq[0]),
    .D(n264_10),
    .CLK(clk50_d),
    .RESET(GND),
    .CE(current_freq_31_7) 
);
  pwm_generator pwm_inst (
    .clk50_d(clk50_d),
    .rst_d(rst_d),
    .pwm_enable(pwm_enable),
    .n296_10(n296_10),
    .n295_11(n295_11),
    .n294_11(n294_11),
    .n293_10(n293_10),
    .n292_11(n292_11),
    .n291_10(n291_10),
    .n290_10(n290_10),
    .n289_13(n289_13),
    .n287_10(n287_10),
    .current_freq_31_7(current_freq_31_7),
    .n14757_38(n14757_38),
    ._zz_execute_SRC1_1_9(_zz_execute_SRC1_1_9),
    .gpio_stop(gpio_stop),
    ._zz_execute_SRC1_2(_zz_execute_SRC1_2),
    ._zz_execute_SRC1_29(_zz_execute_SRC1_29),
    ._zz_execute_SRC1_30(_zz_execute_SRC1_30),
    ._zz_execute_SRC2_4(_zz_execute_SRC2_4[0]),
    .current_freq(current_freq[9:0]),
    .state(state[1:0]),
    .buzzer_out_pwm_d(buzzer_out_pwm_d),
    .pwm_done(pwm_done),
    .n2_67(n2_67)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* music_player */
module InstructionCache (
  main_clkout0,
  iBus_cmd_ready,
  n29443_5,
  IBusCachedPlugin_iBusRsp_stages_2_input_ready,
  _zz_iBus_rsp_valid,
  _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1,
  n18009_7,
  n24524_4,
  _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid,
  when_IBusCachedPlugin_l256_11,
  IBusCachedPlugin_fetchPc_pc,
  iBusWishbone_DAT_MISO_regNext,
  IBusCachedPlugin_fetchPc_pcReg,
  _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload,
  lineLoader_cmdSent,
  _zz_when_InstructionCache_l342,
  decodeStage_hit_valid,
  lineLoader_write_tag_0_valid_5,
  lineLoader_flushPending_9,
  lineLoader_valid,
  lineLoader_flushPending,
  lineLoader_address,
  IBusCachedPlugin_cache_io_cpu_decode_data,
  lineLoader_flushCounter,
  IBusCachedPlugin_cache_io_cpu_fetch_data
)
;
input main_clkout0;
input iBus_cmd_ready;
input n29443_5;
input IBusCachedPlugin_iBusRsp_stages_2_input_ready;
input _zz_iBus_rsp_valid;
input _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1;
input n18009_7;
input n24524_4;
input _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid;
input when_IBusCachedPlugin_l256_11;
input [11:2] IBusCachedPlugin_fetchPc_pc;
input [31:0] iBusWishbone_DAT_MISO_regNext;
input [31:12] IBusCachedPlugin_fetchPc_pcReg;
input [31:5] _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload;
output lineLoader_cmdSent;
output _zz_when_InstructionCache_l342;
output decodeStage_hit_valid;
output lineLoader_write_tag_0_valid_5;
output lineLoader_flushPending_9;
output lineLoader_valid;
output lineLoader_flushPending;
output [31:5] lineLoader_address;
output [31:0] IBusCachedPlugin_cache_io_cpu_decode_data;
output [7:7] lineLoader_flushCounter;
output [24:15] IBusCachedPlugin_cache_io_cpu_fetch_data;
wire when_InstructionCache_l351;
wire lineLoader_write_tag_0_valid;
wire n702_3;
wire n703_3;
wire n704_4;
wire n1144_3;
wire lineLoader_flushPending_10;
wire n747_5;
wire n746_5;
wire n745_5;
wire n744_5;
wire n743_5;
wire n742_5;
wire n741_5;
wire n740_5;
wire n739_5;
wire n738_5;
wire n737_5;
wire n736_5;
wire n735_5;
wire n734_5;
wire n733_5;
wire n732_5;
wire n731_5;
wire n730_5;
wire n729_5;
wire n728_5;
wire n727_5;
wire n726_5;
wire n725_5;
wire n724_5;
wire n723_5;
wire n722_5;
wire n721_5;
wire n761_8;
wire n693_11;
wire n693_13;
wire fetchStage_hit_hits_0;
wire n760_1;
wire n760_2;
wire n759_1;
wire n759_2;
wire n758_1;
wire n758_2;
wire n757_1;
wire n757_2;
wire n756_1;
wire n756_2;
wire n755_1;
wire n755_2;
wire n754_1;
wire n754_0_COUT;
wire n457_1_SUM;
wire n457_3;
wire n458_1_SUM;
wire n458_3;
wire n459_1_SUM;
wire n459_3;
wire n460_1_SUM;
wire n460_3;
wire n461_1_SUM;
wire n461_3;
wire n462_1_SUM;
wire n462_3;
wire n463_1_SUM;
wire n463_3;
wire n464_1_SUM;
wire n464_3;
wire n465_1_SUM;
wire n465_3;
wire n466_1_SUM;
wire n466_3;
wire n467_1_SUM;
wire n467_3;
wire n468_1_SUM;
wire n468_3;
wire n469_1_SUM;
wire n469_3;
wire n470_1_SUM;
wire n470_3;
wire n471_1_SUM;
wire n471_3;
wire n472_1_SUM;
wire n472_3;
wire n473_1_SUM;
wire n473_3;
wire n474_1_SUM;
wire n474_3;
wire n475_1_SUM;
wire n475_3;
wire lineLoader_flushCounter_6_9;
wire [6:0] lineLoader_write_tag_0_payload_address;
wire [2:0] lineLoader_wordIndex;
wire [6:0] lineLoader_flushCounter_0;
wire [31:0] IBusCachedPlugin_cache_io_cpu_fetch_data_0;
wire [21:0] _zz_ways_0_tags_port1;
wire [31:16] DO;
wire [31:16] DO_0;
wire [31:21] DO_1;
wire VCC;
wire GND;
  LUT3 when_InstructionCache_l351_s0 (
    .F(when_InstructionCache_l351),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1),
    .I1(lineLoader_valid),
    .I2(lineLoader_flushPending) 
);
defparam when_InstructionCache_l351_s0.INIT=8'h10;
  LUT2 lineLoader_write_tag_0_valid_s1 (
    .F(lineLoader_write_tag_0_valid),
    .I0(lineLoader_write_tag_0_valid_5),
    .I1(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_valid_s1.INIT=4'hB;
  LUT3 lineLoader_write_tag_0_payload_address_6_s2 (
    .F(lineLoader_write_tag_0_payload_address[6]),
    .I0(lineLoader_flushCounter_0[6]),
    .I1(lineLoader_address[11]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_6_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_5_s2 (
    .F(lineLoader_write_tag_0_payload_address[5]),
    .I0(lineLoader_flushCounter_0[5]),
    .I1(lineLoader_address[10]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_5_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_4_s2 (
    .F(lineLoader_write_tag_0_payload_address[4]),
    .I0(lineLoader_flushCounter_0[4]),
    .I1(lineLoader_address[9]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_4_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_3_s2 (
    .F(lineLoader_write_tag_0_payload_address[3]),
    .I0(lineLoader_flushCounter_0[3]),
    .I1(lineLoader_address[8]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_3_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_2_s2 (
    .F(lineLoader_write_tag_0_payload_address[2]),
    .I0(lineLoader_flushCounter_0[2]),
    .I1(lineLoader_address[7]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_2_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_1_s2 (
    .F(lineLoader_write_tag_0_payload_address[1]),
    .I0(lineLoader_flushCounter_0[1]),
    .I1(lineLoader_address[6]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_1_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_0_s2 (
    .F(lineLoader_write_tag_0_payload_address[0]),
    .I0(lineLoader_flushCounter_0[0]),
    .I1(lineLoader_address[5]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_0_s2.INIT=8'hCA;
  LUT4 n702_s0 (
    .F(n702_3),
    .I0(lineLoader_wordIndex[0]),
    .I1(lineLoader_wordIndex[1]),
    .I2(_zz_iBus_rsp_valid),
    .I3(lineLoader_wordIndex[2]) 
);
defparam n702_s0.INIT=16'h7F80;
  LUT3 n703_s0 (
    .F(n703_3),
    .I0(lineLoader_wordIndex[0]),
    .I1(_zz_iBus_rsp_valid),
    .I2(lineLoader_wordIndex[1]) 
);
defparam n703_s0.INIT=8'h78;
  LUT2 n704_s1 (
    .F(n704_4),
    .I0(lineLoader_wordIndex[0]),
    .I1(_zz_iBus_rsp_valid) 
);
defparam n704_s1.INIT=4'h6;
  LUT2 n1144_s0 (
    .F(n1144_3),
    .I0(lineLoader_write_tag_0_valid_5),
    .I1(n18009_7) 
);
defparam n1144_s0.INIT=4'hB;
  LUT4 lineLoader_write_tag_0_valid_s2 (
    .F(lineLoader_write_tag_0_valid_5),
    .I0(lineLoader_wordIndex[0]),
    .I1(lineLoader_wordIndex[1]),
    .I2(lineLoader_wordIndex[2]),
    .I3(_zz_iBus_rsp_valid) 
);
defparam lineLoader_write_tag_0_valid_s2.INIT=16'h8000;
  LUT4 lineLoader_flushPending_s4 (
    .F(lineLoader_flushPending_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I2(lineLoader_flushPending_10),
    .I3(n24524_4) 
);
defparam lineLoader_flushPending_s4.INIT=16'h4000;
  LUT2 lineLoader_flushPending_s5 (
    .F(lineLoader_flushPending_10),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]) 
);
defparam lineLoader_flushPending_s5.INIT=4'h4;
  LUT4 n747_s1 (
    .F(n747_5),
    .I0(lineLoader_address[5]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n747_s1.INIT=16'hACAA;
  LUT4 n746_s1 (
    .F(n746_5),
    .I0(lineLoader_address[6]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n746_s1.INIT=16'hACAA;
  LUT4 n745_s1 (
    .F(n745_5),
    .I0(lineLoader_address[7]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n745_s1.INIT=16'hACAA;
  LUT4 n744_s1 (
    .F(n744_5),
    .I0(lineLoader_address[8]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n744_s1.INIT=16'hACAA;
  LUT4 n743_s1 (
    .F(n743_5),
    .I0(lineLoader_address[9]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n743_s1.INIT=16'hACAA;
  LUT4 n742_s1 (
    .F(n742_5),
    .I0(lineLoader_address[10]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n742_s1.INIT=16'hACAA;
  LUT4 n741_s1 (
    .F(n741_5),
    .I0(lineLoader_address[11]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n741_s1.INIT=16'hACAA;
  LUT4 n740_s1 (
    .F(n740_5),
    .I0(lineLoader_address[12]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n740_s1.INIT=16'hACAA;
  LUT4 n739_s1 (
    .F(n739_5),
    .I0(lineLoader_address[13]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n739_s1.INIT=16'hACAA;
  LUT4 n738_s1 (
    .F(n738_5),
    .I0(lineLoader_address[14]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n738_s1.INIT=16'hACAA;
  LUT4 n737_s1 (
    .F(n737_5),
    .I0(lineLoader_address[15]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n737_s1.INIT=16'hACAA;
  LUT4 n736_s1 (
    .F(n736_5),
    .I0(lineLoader_address[16]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n736_s1.INIT=16'hACAA;
  LUT4 n735_s1 (
    .F(n735_5),
    .I0(lineLoader_address[17]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n735_s1.INIT=16'hACAA;
  LUT4 n734_s1 (
    .F(n734_5),
    .I0(lineLoader_address[18]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n734_s1.INIT=16'hACAA;
  LUT4 n733_s1 (
    .F(n733_5),
    .I0(lineLoader_address[19]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n733_s1.INIT=16'hACAA;
  LUT4 n732_s1 (
    .F(n732_5),
    .I0(lineLoader_address[20]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n732_s1.INIT=16'hACAA;
  LUT4 n731_s1 (
    .F(n731_5),
    .I0(lineLoader_address[21]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n731_s1.INIT=16'hACAA;
  LUT4 n730_s1 (
    .F(n730_5),
    .I0(lineLoader_address[22]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n730_s1.INIT=16'hACAA;
  LUT4 n729_s1 (
    .F(n729_5),
    .I0(lineLoader_address[23]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n729_s1.INIT=16'hACAA;
  LUT4 n728_s1 (
    .F(n728_5),
    .I0(lineLoader_address[24]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n728_s1.INIT=16'hACAA;
  LUT4 n727_s1 (
    .F(n727_5),
    .I0(lineLoader_address[25]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n727_s1.INIT=16'hACAA;
  LUT4 n726_s1 (
    .F(n726_5),
    .I0(lineLoader_address[26]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n726_s1.INIT=16'hACAA;
  LUT4 n725_s1 (
    .F(n725_5),
    .I0(lineLoader_address[27]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n725_s1.INIT=16'hACAA;
  LUT4 n724_s1 (
    .F(n724_5),
    .I0(lineLoader_address[28]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n724_s1.INIT=16'hACAA;
  LUT4 n723_s1 (
    .F(n723_5),
    .I0(lineLoader_address[29]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n723_s1.INIT=16'hACAA;
  LUT4 n722_s1 (
    .F(n722_5),
    .I0(lineLoader_address[30]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n722_s1.INIT=16'hACAA;
  LUT4 n721_s1 (
    .F(n721_5),
    .I0(lineLoader_address[31]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n721_s1.INIT=16'hACAA;
  LUT2 n761_s3 (
    .F(n761_8),
    .I0(lineLoader_flushCounter_0[0]),
    .I1(lineLoader_flushCounter[7]) 
);
defparam n761_s3.INIT=4'h9;
  LUT3 n693_s5 (
    .F(n693_11),
    .I0(n693_13),
    .I1(lineLoader_flushPending),
    .I2(lineLoader_flushPending_9) 
);
defparam n693_s5.INIT=8'hA8;
  LUT3 n693_s6 (
    .F(n693_13),
    .I0(lineLoader_valid),
    .I1(lineLoader_flushPending),
    .I2(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1) 
);
defparam n693_s6.INIT=8'hFB;
  LUT4 fetchStage_hit_hits_0_s1 (
    .F(fetchStage_hit_hits_0),
    .I0(_zz_ways_0_tags_port1[21]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[31]),
    .I2(n475_3),
    .I3(_zz_ways_0_tags_port1[0]) 
);
defparam fetchStage_hit_hits_0_s1.INIT=16'h0900;
  DFFRE lineLoader_cmdSent_s0 (
    .Q(lineLoader_cmdSent),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n1144_3),
    .CE(iBus_cmd_ready) 
);
  DFFRE lineLoader_wordIndex_2_s1 (
    .Q(lineLoader_wordIndex[2]),
    .D(n702_3),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(VCC) 
);
  DFFRE lineLoader_wordIndex_1_s1 (
    .Q(lineLoader_wordIndex[1]),
    .D(n703_3),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(VCC) 
);
  DFFRE lineLoader_wordIndex_0_s1 (
    .Q(lineLoader_wordIndex[0]),
    .D(n704_4),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(VCC) 
);
  DFFRE lineLoader_address_31_s1 (
    .Q(lineLoader_address[31]),
    .D(n721_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_30_s1 (
    .Q(lineLoader_address[30]),
    .D(n722_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_29_s1 (
    .Q(lineLoader_address[29]),
    .D(n723_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_28_s1 (
    .Q(lineLoader_address[28]),
    .D(n724_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_27_s1 (
    .Q(lineLoader_address[27]),
    .D(n725_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_26_s1 (
    .Q(lineLoader_address[26]),
    .D(n726_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_25_s1 (
    .Q(lineLoader_address[25]),
    .D(n727_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_24_s1 (
    .Q(lineLoader_address[24]),
    .D(n728_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_23_s1 (
    .Q(lineLoader_address[23]),
    .D(n729_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_22_s1 (
    .Q(lineLoader_address[22]),
    .D(n730_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_21_s1 (
    .Q(lineLoader_address[21]),
    .D(n731_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_20_s1 (
    .Q(lineLoader_address[20]),
    .D(n732_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_19_s1 (
    .Q(lineLoader_address[19]),
    .D(n733_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_18_s1 (
    .Q(lineLoader_address[18]),
    .D(n734_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_17_s1 (
    .Q(lineLoader_address[17]),
    .D(n735_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_16_s1 (
    .Q(lineLoader_address[16]),
    .D(n736_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_15_s1 (
    .Q(lineLoader_address[15]),
    .D(n737_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_14_s1 (
    .Q(lineLoader_address[14]),
    .D(n738_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_13_s1 (
    .Q(lineLoader_address[13]),
    .D(n739_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_12_s1 (
    .Q(lineLoader_address[12]),
    .D(n740_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_11_s1 (
    .Q(lineLoader_address[11]),
    .D(n741_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_10_s1 (
    .Q(lineLoader_address[10]),
    .D(n742_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_9_s1 (
    .Q(lineLoader_address[9]),
    .D(n743_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_8_s1 (
    .Q(lineLoader_address[8]),
    .D(n744_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_7_s1 (
    .Q(lineLoader_address[7]),
    .D(n745_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_6_s1 (
    .Q(lineLoader_address[6]),
    .D(n746_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_5_s1 (
    .Q(lineLoader_address[5]),
    .D(n747_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_flushCounter_6_s0 (
    .Q(lineLoader_flushCounter_0[6]),
    .D(n755_1),
    .CLK(main_clkout0),
    .RESET(when_InstructionCache_l351),
    .CE(lineLoader_flushCounter_6_9) 
);
  DFFRE lineLoader_flushCounter_5_s0 (
    .Q(lineLoader_flushCounter_0[5]),
    .D(n756_1),
    .CLK(main_clkout0),
    .RESET(when_InstructionCache_l351),
    .CE(lineLoader_flushCounter_6_9) 
);
  DFFRE lineLoader_flushCounter_4_s0 (
    .Q(lineLoader_flushCounter_0[4]),
    .D(n757_1),
    .CLK(main_clkout0),
    .RESET(when_InstructionCache_l351),
    .CE(lineLoader_flushCounter_6_9) 
);
  DFFRE lineLoader_flushCounter_3_s0 (
    .Q(lineLoader_flushCounter_0[3]),
    .D(n758_1),
    .CLK(main_clkout0),
    .RESET(when_InstructionCache_l351),
    .CE(lineLoader_flushCounter_6_9) 
);
  DFFRE lineLoader_flushCounter_2_s0 (
    .Q(lineLoader_flushCounter_0[2]),
    .D(n759_1),
    .CLK(main_clkout0),
    .RESET(when_InstructionCache_l351),
    .CE(lineLoader_flushCounter_6_9) 
);
  DFFRE lineLoader_flushCounter_1_s0 (
    .Q(lineLoader_flushCounter_0[1]),
    .D(n760_1),
    .CLK(main_clkout0),
    .RESET(when_InstructionCache_l351),
    .CE(lineLoader_flushCounter_6_9) 
);
  DFFRE _zz_when_InstructionCache_l342_s0 (
    .Q(_zz_when_InstructionCache_l342),
    .D(lineLoader_flushCounter[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_31_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_30_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_29_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_28_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_27_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_26_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_25_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_24_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_23_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_22_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_21_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_20_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_19_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_18_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_17_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_16_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_15_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_14_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_13_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_12_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_11_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[11]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_10_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[10]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_9_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[9]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_8_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_7_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[7]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_6_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_5_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_4_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_3_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_2_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_1_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_0_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE decodeStage_hit_valid_s0 (
    .Q(decodeStage_hit_valid),
    .D(fetchStage_hit_hits_0),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE lineLoader_flushCounter_7_s1 (
    .Q(lineLoader_flushCounter[7]),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(when_InstructionCache_l351),
    .CE(n754_1) 
);
defparam lineLoader_flushCounter_7_s1.INIT=1'b0;
  DFFRE lineLoader_flushCounter_0_s2 (
    .Q(lineLoader_flushCounter_0[0]),
    .D(n761_8),
    .CLK(main_clkout0),
    .RESET(when_InstructionCache_l351),
    .CE(VCC) 
);
defparam lineLoader_flushCounter_0_s2.INIT=1'b0;
  DFFRE lineLoader_valid_s5 (
    .Q(lineLoader_valid),
    .D(when_IBusCachedPlugin_l256_11),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(VCC) 
);
defparam lineLoader_valid_s5.INIT=1'b0;
  DFFSE lineLoader_flushPending_s7 (
    .Q(lineLoader_flushPending),
    .D(n693_11),
    .CLK(main_clkout0),
    .SET(n29443_5),
    .CE(VCC) 
);
defparam lineLoader_flushPending_s7.INIT=1'b1;
  SDPB banks_0_banks_0_0_0_s (
    .DO({DO[31:16],IBusCachedPlugin_cache_io_cpu_fetch_data[15],IBusCachedPlugin_cache_io_cpu_fetch_data_0[14:0]}),
    .CLKA(main_clkout0),
    .CEA(_zz_iBus_rsp_valid),
    .CLKB(main_clkout0),
    .CEB(IBusCachedPlugin_iBusRsp_stages_2_input_ready),
    .OCE(GND),
    .RESET(GND),
    .ADA({lineLoader_address[11:5],lineLoader_wordIndex[2:0],GND,GND,VCC,VCC}),
    .ADB({IBusCachedPlugin_fetchPc_pc[11:2],GND,GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,iBusWishbone_DAT_MISO_regNext[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam banks_0_banks_0_0_0_s.BIT_WIDTH_0=16;
defparam banks_0_banks_0_0_0_s.BIT_WIDTH_1=16;
defparam banks_0_banks_0_0_0_s.READ_MODE=1'b0;
defparam banks_0_banks_0_0_0_s.RESET_MODE="SYNC";
defparam banks_0_banks_0_0_0_s.BLK_SEL_0=3'b000;
defparam banks_0_banks_0_0_0_s.BLK_SEL_1=3'b000;
  SDPB banks_0_banks_0_0_1_s (
    .DO({DO_0[31:16],IBusCachedPlugin_cache_io_cpu_fetch_data_0[31:25],IBusCachedPlugin_cache_io_cpu_fetch_data[24:16]}),
    .CLKA(main_clkout0),
    .CEA(_zz_iBus_rsp_valid),
    .CLKB(main_clkout0),
    .CEB(IBusCachedPlugin_iBusRsp_stages_2_input_ready),
    .OCE(GND),
    .RESET(GND),
    .ADA({lineLoader_address[11:5],lineLoader_wordIndex[2:0],GND,GND,VCC,VCC}),
    .ADB({IBusCachedPlugin_fetchPc_pc[11:2],GND,GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,iBusWishbone_DAT_MISO_regNext[31:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam banks_0_banks_0_0_1_s.BIT_WIDTH_0=16;
defparam banks_0_banks_0_0_1_s.BIT_WIDTH_1=16;
defparam banks_0_banks_0_0_1_s.READ_MODE=1'b0;
defparam banks_0_banks_0_0_1_s.RESET_MODE="SYNC";
defparam banks_0_banks_0_0_1_s.BLK_SEL_0=3'b000;
defparam banks_0_banks_0_0_1_s.BLK_SEL_1=3'b000;
  SDPB ways_0_tags_ways_0_tags_0_0_s (
    .DO({DO_1[31:21],_zz_ways_0_tags_port1[21:2],_zz_ways_0_tags_port1[0]}),
    .CLKA(main_clkout0),
    .CEA(lineLoader_write_tag_0_valid),
    .CLKB(main_clkout0),
    .CEB(IBusCachedPlugin_iBusRsp_stages_2_input_ready),
    .OCE(GND),
    .RESET(GND),
    .ADA({GND,GND,lineLoader_write_tag_0_payload_address[6:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,IBusCachedPlugin_fetchPc_pc[11:5],GND,GND,GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,lineLoader_address[31:12],lineLoader_flushCounter[7]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam ways_0_tags_ways_0_tags_0_0_s.BIT_WIDTH_0=32;
defparam ways_0_tags_ways_0_tags_0_0_s.BIT_WIDTH_1=32;
defparam ways_0_tags_ways_0_tags_0_0_s.READ_MODE=1'b0;
defparam ways_0_tags_ways_0_tags_0_0_s.RESET_MODE="SYNC";
defparam ways_0_tags_ways_0_tags_0_0_s.BLK_SEL_0=3'b000;
defparam ways_0_tags_ways_0_tags_0_0_s.BLK_SEL_1=3'b000;
  ALU n760_s (
    .SUM(n760_1),
    .COUT(n760_2),
    .I0(lineLoader_flushCounter_0[1]),
    .I1(lineLoader_flushCounter_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n760_s.ALU_MODE=0;
  ALU n759_s (
    .SUM(n759_1),
    .COUT(n759_2),
    .I0(lineLoader_flushCounter_0[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n760_2) 
);
defparam n759_s.ALU_MODE=0;
  ALU n758_s (
    .SUM(n758_1),
    .COUT(n758_2),
    .I0(lineLoader_flushCounter_0[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n759_2) 
);
defparam n758_s.ALU_MODE=0;
  ALU n757_s (
    .SUM(n757_1),
    .COUT(n757_2),
    .I0(lineLoader_flushCounter_0[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n758_2) 
);
defparam n757_s.ALU_MODE=0;
  ALU n756_s (
    .SUM(n756_1),
    .COUT(n756_2),
    .I0(lineLoader_flushCounter_0[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n757_2) 
);
defparam n756_s.ALU_MODE=0;
  ALU n755_s (
    .SUM(n755_1),
    .COUT(n755_2),
    .I0(lineLoader_flushCounter_0[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n756_2) 
);
defparam n755_s.ALU_MODE=0;
  ALU n754_s (
    .SUM(n754_1),
    .COUT(n754_0_COUT),
    .I0(lineLoader_flushCounter[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n755_2) 
);
defparam n754_s.ALU_MODE=0;
  ALU n457_s0 (
    .SUM(n457_1_SUM),
    .COUT(n457_3),
    .I0(_zz_ways_0_tags_port1[2]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[12]),
    .I3(GND),
    .CIN(GND) 
);
defparam n457_s0.ALU_MODE=3;
  ALU n458_s0 (
    .SUM(n458_1_SUM),
    .COUT(n458_3),
    .I0(_zz_ways_0_tags_port1[3]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[13]),
    .I3(GND),
    .CIN(n457_3) 
);
defparam n458_s0.ALU_MODE=3;
  ALU n459_s0 (
    .SUM(n459_1_SUM),
    .COUT(n459_3),
    .I0(_zz_ways_0_tags_port1[4]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I3(GND),
    .CIN(n458_3) 
);
defparam n459_s0.ALU_MODE=3;
  ALU n460_s0 (
    .SUM(n460_1_SUM),
    .COUT(n460_3),
    .I0(_zz_ways_0_tags_port1[5]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[15]),
    .I3(GND),
    .CIN(n459_3) 
);
defparam n460_s0.ALU_MODE=3;
  ALU n461_s0 (
    .SUM(n461_1_SUM),
    .COUT(n461_3),
    .I0(_zz_ways_0_tags_port1[6]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[16]),
    .I3(GND),
    .CIN(n460_3) 
);
defparam n461_s0.ALU_MODE=3;
  ALU n462_s0 (
    .SUM(n462_1_SUM),
    .COUT(n462_3),
    .I0(_zz_ways_0_tags_port1[7]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[17]),
    .I3(GND),
    .CIN(n461_3) 
);
defparam n462_s0.ALU_MODE=3;
  ALU n463_s0 (
    .SUM(n463_1_SUM),
    .COUT(n463_3),
    .I0(_zz_ways_0_tags_port1[8]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[18]),
    .I3(GND),
    .CIN(n462_3) 
);
defparam n463_s0.ALU_MODE=3;
  ALU n464_s0 (
    .SUM(n464_1_SUM),
    .COUT(n464_3),
    .I0(_zz_ways_0_tags_port1[9]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[19]),
    .I3(GND),
    .CIN(n463_3) 
);
defparam n464_s0.ALU_MODE=3;
  ALU n465_s0 (
    .SUM(n465_1_SUM),
    .COUT(n465_3),
    .I0(_zz_ways_0_tags_port1[10]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I3(GND),
    .CIN(n464_3) 
);
defparam n465_s0.ALU_MODE=3;
  ALU n466_s0 (
    .SUM(n466_1_SUM),
    .COUT(n466_3),
    .I0(_zz_ways_0_tags_port1[11]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[21]),
    .I3(GND),
    .CIN(n465_3) 
);
defparam n466_s0.ALU_MODE=3;
  ALU n467_s0 (
    .SUM(n467_1_SUM),
    .COUT(n467_3),
    .I0(_zz_ways_0_tags_port1[12]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[22]),
    .I3(GND),
    .CIN(n466_3) 
);
defparam n467_s0.ALU_MODE=3;
  ALU n468_s0 (
    .SUM(n468_1_SUM),
    .COUT(n468_3),
    .I0(_zz_ways_0_tags_port1[13]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[23]),
    .I3(GND),
    .CIN(n467_3) 
);
defparam n468_s0.ALU_MODE=3;
  ALU n469_s0 (
    .SUM(n469_1_SUM),
    .COUT(n469_3),
    .I0(_zz_ways_0_tags_port1[14]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[24]),
    .I3(GND),
    .CIN(n468_3) 
);
defparam n469_s0.ALU_MODE=3;
  ALU n470_s0 (
    .SUM(n470_1_SUM),
    .COUT(n470_3),
    .I0(_zz_ways_0_tags_port1[15]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[25]),
    .I3(GND),
    .CIN(n469_3) 
);
defparam n470_s0.ALU_MODE=3;
  ALU n471_s0 (
    .SUM(n471_1_SUM),
    .COUT(n471_3),
    .I0(_zz_ways_0_tags_port1[16]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[26]),
    .I3(GND),
    .CIN(n470_3) 
);
defparam n471_s0.ALU_MODE=3;
  ALU n472_s0 (
    .SUM(n472_1_SUM),
    .COUT(n472_3),
    .I0(_zz_ways_0_tags_port1[17]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[27]),
    .I3(GND),
    .CIN(n471_3) 
);
defparam n472_s0.ALU_MODE=3;
  ALU n473_s0 (
    .SUM(n473_1_SUM),
    .COUT(n473_3),
    .I0(_zz_ways_0_tags_port1[18]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[28]),
    .I3(GND),
    .CIN(n472_3) 
);
defparam n473_s0.ALU_MODE=3;
  ALU n474_s0 (
    .SUM(n474_1_SUM),
    .COUT(n474_3),
    .I0(_zz_ways_0_tags_port1[19]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[29]),
    .I3(GND),
    .CIN(n473_3) 
);
defparam n474_s0.ALU_MODE=3;
  ALU n475_s0 (
    .SUM(n475_1_SUM),
    .COUT(n475_3),
    .I0(_zz_ways_0_tags_port1[20]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[30]),
    .I3(GND),
    .CIN(n474_3) 
);
defparam n475_s0.ALU_MODE=3;
  INV lineLoader_flushCounter_6_s4 (
    .O(lineLoader_flushCounter_6_9),
    .I(lineLoader_flushCounter[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* InstructionCache */
module DataCache (
  main_clkout0,
  n19216_6,
  execute_to_memory_MEMORY_WR,
  memory_to_writeBack_INSTRUCTION_29_10,
  n29443_5,
  execute_arbitration_isValid,
  decode_to_execute_MEMORY_ENABLE,
  toplevel_dataCache_1_io_mem_cmd_rValidN,
  n18009_7,
  toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6,
  _zz_execute_SRC1_0_10,
  decode_to_execute_SRC2_FORCE_ZERO,
  _zz_dBus_rsp_valid,
  decode_to_execute_MEMORY_MANAGMENT,
  _zz_execute_SRC1_1_9,
  writeBack_arbitration_isValid,
  memory_to_writeBack_MEMORY_ENABLE,
  execute_to_memory_MEMORY_ENABLE,
  memory_arbitration_isValid,
  execute_to_memory_INSTRUCTION,
  execute_to_memory_REGFILE_WRITE_DATA,
  execute_SrcPlugin_addSub,
  execute_RS1,
  decode_to_execute_INSTRUCTION_12,
  decode_to_execute_INSTRUCTION_13,
  decode_to_execute_INSTRUCTION_15,
  decode_to_execute_INSTRUCTION_16,
  decode_to_execute_INSTRUCTION_17,
  decode_to_execute_INSTRUCTION_18,
  decode_to_execute_INSTRUCTION_19,
  _zz_execute_SrcPlugin_addSub,
  dBusWishbone_DAT_MISO_regNext,
  dataCache_1_io_mem_cmd_payload_data,
  stageB_request_wr,
  stageB_unaligned,
  dataCache_1_io_cpu_execute_refilling,
  stageB_flusher_waitDone,
  n1546_5,
  io_mem_cmd_payload_address_4_5,
  n4_6,
  n1248_6,
  stage0_mask_3_3,
  io_mem_cmd_payload_size_2_6,
  dataCache_1_io_mem_cmd_valid,
  io_mem_cmd_payload_size_2_8,
  stageB_request_size,
  dataCache_1_io_mem_cmd_payload_address,
  stageB_mmuRsp_physicalAddress,
  stageB_waysHitsBeforeInvalidate,
  dataCache_1_io_mem_cmd_payload_mask,
  stageB_flusher_counter,
  stageB_dataReadRsp_0
)
;
input main_clkout0;
input n19216_6;
input execute_to_memory_MEMORY_WR;
input memory_to_writeBack_INSTRUCTION_29_10;
input n29443_5;
input execute_arbitration_isValid;
input decode_to_execute_MEMORY_ENABLE;
input toplevel_dataCache_1_io_mem_cmd_rValidN;
input n18009_7;
input toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6;
input _zz_execute_SRC1_0_10;
input decode_to_execute_SRC2_FORCE_ZERO;
input _zz_dBus_rsp_valid;
input decode_to_execute_MEMORY_MANAGMENT;
input _zz_execute_SRC1_1_9;
input writeBack_arbitration_isValid;
input memory_to_writeBack_MEMORY_ENABLE;
input execute_to_memory_MEMORY_ENABLE;
input memory_arbitration_isValid;
input [13:12] execute_to_memory_INSTRUCTION;
input [31:0] execute_to_memory_REGFILE_WRITE_DATA;
input [11:2] execute_SrcPlugin_addSub;
input [11:5] execute_RS1;
input decode_to_execute_INSTRUCTION_12;
input decode_to_execute_INSTRUCTION_13;
input decode_to_execute_INSTRUCTION_15;
input decode_to_execute_INSTRUCTION_16;
input decode_to_execute_INSTRUCTION_17;
input decode_to_execute_INSTRUCTION_18;
input decode_to_execute_INSTRUCTION_19;
input [1:0] _zz_execute_SrcPlugin_addSub;
input [31:0] dBusWishbone_DAT_MISO_regNext;
input [31:0] dataCache_1_io_mem_cmd_payload_data;
output stageB_request_wr;
output stageB_unaligned;
output dataCache_1_io_cpu_execute_refilling;
output stageB_flusher_waitDone;
output n1546_5;
output io_mem_cmd_payload_address_4_5;
output n4_6;
output n1248_6;
output stage0_mask_3_3;
output io_mem_cmd_payload_size_2_6;
output dataCache_1_io_mem_cmd_valid;
output io_mem_cmd_payload_size_2_8;
output [1:0] stageB_request_size;
output [31:5] dataCache_1_io_mem_cmd_payload_address;
output [4:2] stageB_mmuRsp_physicalAddress;
output [0:0] stageB_waysHitsBeforeInvalidate;
output [3:0] dataCache_1_io_mem_cmd_payload_mask;
output [7:7] stageB_flusher_counter;
output [31:0] stageB_dataReadRsp_0;
wire when_DataCache_l667;
wire io_mem_cmd_fire;
wire when_DataCache_l829;
wire loader_counter_willOverflow;
wire n1230_3;
wire n1231_3;
wire n1232_3;
wire n1233_3;
wire n1234_3;
wire n1235_3;
wire n1236_3;
wire n1248_4;
wire n1571_3;
wire n1572_3;
wire n1052_5;
wire n1277_4;
wire stageB_flusher_waitDone_8;
wire stageB_flusher_counter_6_8;
wire n1220_5;
wire tagsWriteCmd_valid;
wire n3_7;
wire n919_4;
wire dataWriteCmd_payload_address_2_12;
wire stage0_dataColisions_0_4;
wire stageA_dataColisions_0_4;
wire stageA_dataColisions_0_5;
wire n1230_4;
wire n1230_5;
wire n1231_4;
wire n1232_4;
wire n1233_4;
wire n1234_4;
wire n1235_4;
wire dataCache_1_io_mem_cmd_valid_4;
wire n1220_6;
wire stage0_dataColisions_0_5;
wire stage0_dataColisions_0_6;
wire stageA_dataColisions_0_6;
wire stageA_dataColisions_0_7;
wire stageA_dataColisions_0_8;
wire n1230_6;
wire n1230_7;
wire n1248_7;
wire n1248_8;
wire stageA_dataColisions_0_9;
wire \o[1]_8 ;
wire stageB_loaderValid;
wire n1248_10;
wire n920_6;
wire n921_6;
wire ways_0_data_symbol3_7;
wire ways_0_data_symbol2_7;
wire ways_0_data_symbol1_7;
wire ways_0_data_symbol0_7;
wire loader_valid_regNext;
wire memCmdSent;
wire stageB_flusher_start;
wire n490_1_SUM;
wire n490_3;
wire n491_1_SUM;
wire n491_3;
wire n492_1_SUM;
wire n492_3;
wire n493_1_SUM;
wire n493_3;
wire n494_1_SUM;
wire n494_3;
wire n495_1_SUM;
wire n495_3;
wire n496_1_SUM;
wire n496_3;
wire n497_1_SUM;
wire n497_3;
wire n498_1_SUM;
wire n498_3;
wire n499_1_SUM;
wire n499_3;
wire n515_1_SUM;
wire n515_3;
wire n516_1_SUM;
wire n516_3;
wire n517_1_SUM;
wire n517_3;
wire n518_1_SUM;
wire n518_3;
wire n519_1_SUM;
wire n519_3;
wire n520_1_SUM;
wire n520_3;
wire n521_1_SUM;
wire n521_3;
wire n522_1_SUM;
wire n522_3;
wire n523_1_SUM;
wire n523_3;
wire n524_1_SUM;
wire n524_3;
wire n525_1_SUM;
wire n525_3;
wire n526_1_SUM;
wire n526_3;
wire n527_1_SUM;
wire n527_3;
wire n528_1_SUM;
wire n528_3;
wire n529_1_SUM;
wire n529_3;
wire n530_1_SUM;
wire n530_3;
wire n531_1_SUM;
wire n531_3;
wire n532_1_SUM;
wire n532_3;
wire n533_1_SUM;
wire n533_3;
wire n540_1_SUM;
wire n540_3;
wire n541_1_SUM;
wire n541_3;
wire n542_1_SUM;
wire n542_3;
wire n543_1_SUM;
wire n543_3;
wire n544_1_SUM;
wire n544_3;
wire n545_1_SUM;
wire n545_3;
wire n546_1_SUM;
wire n546_3;
wire n547_1_SUM;
wire n547_3;
wire n548_1_SUM;
wire n548_3;
wire n549_1_SUM;
wire n549_3;
wire [6:0] tagsWriteCmd_payload_address;
wire [0:0] stage0_dataColisions;
wire [0:0] stageA_dataColisions;
wire [3:2] stage0_mask;
wire [31:0] dataWriteCmd_payload_data;
wire [2:0] dataWriteCmd_payload_address;
wire [0:0] stageA_wayHits;
wire [3:0] stageA_mask;
wire [0:0] stage0_dataColisions_regNextWhen;
wire [0:0] stageB_dataColisions;
wire [2:0] loader_counter_value;
wire [6:0] stageB_flusher_counter_0;
wire [21:0] _zz_ways_0_tags_port0;
wire [31:8] DO;
wire [31:8] DO_0;
wire [31:8] DO_1;
wire [31:8] DO_2;
wire [31:21] DO_3;
wire VCC;
wire GND;
  LUT3 tagsWriteCmd_payload_address_6_s2 (
    .F(tagsWriteCmd_payload_address[6]),
    .I0(stageB_flusher_counter_0[6]),
    .I1(dataCache_1_io_mem_cmd_payload_address[11]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_6_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_5_s2 (
    .F(tagsWriteCmd_payload_address[5]),
    .I0(stageB_flusher_counter_0[5]),
    .I1(dataCache_1_io_mem_cmd_payload_address[10]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_5_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_4_s2 (
    .F(tagsWriteCmd_payload_address[4]),
    .I0(stageB_flusher_counter_0[4]),
    .I1(dataCache_1_io_mem_cmd_payload_address[9]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_4_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_3_s2 (
    .F(tagsWriteCmd_payload_address[3]),
    .I0(stageB_flusher_counter_0[3]),
    .I1(dataCache_1_io_mem_cmd_payload_address[8]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_3_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_2_s2 (
    .F(tagsWriteCmd_payload_address[2]),
    .I0(stageB_flusher_counter_0[2]),
    .I1(dataCache_1_io_mem_cmd_payload_address[7]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_2_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_1_s2 (
    .F(tagsWriteCmd_payload_address[1]),
    .I0(stageB_flusher_counter_0[1]),
    .I1(dataCache_1_io_mem_cmd_payload_address[6]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_1_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_0_s2 (
    .F(tagsWriteCmd_payload_address[0]),
    .I0(stageB_flusher_counter_0[0]),
    .I1(dataCache_1_io_mem_cmd_payload_address[5]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_0_s2.INIT=8'hCA;
  LUT3 when_DataCache_l667_s1 (
    .F(when_DataCache_l667),
    .I0(execute_arbitration_isValid),
    .I1(decode_to_execute_MEMORY_ENABLE),
    .I2(n19216_6) 
);
defparam when_DataCache_l667_s1.INIT=8'h80;
  LUT2 io_mem_cmd_fire_s0 (
    .F(io_mem_cmd_fire),
    .I0(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .I1(dataCache_1_io_mem_cmd_valid) 
);
defparam io_mem_cmd_fire_s0.INIT=4'h8;
  LUT4 stage0_dataColisions_0_s0 (
    .F(stage0_dataColisions[0]),
    .I0(stage0_mask[3]),
    .I1(ways_0_data_symbol3_7),
    .I2(stage0_dataColisions_0_4),
    .I3(n499_3) 
);
defparam stage0_dataColisions_0_s0.INIT=16'h00F8;
  LUT4 stageA_dataColisions_0_s0 (
    .F(stageA_dataColisions[0]),
    .I0(n549_3),
    .I1(stageA_dataColisions_0_4),
    .I2(stageA_dataColisions_0_5),
    .I3(stage0_dataColisions_regNextWhen[0]) 
);
defparam stageA_dataColisions_0_s0.INIT=16'hFF01;
  LUT2 when_DataCache_l829_s1 (
    .F(when_DataCache_l829),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(memory_to_writeBack_INSTRUCTION_29_10) 
);
defparam when_DataCache_l829_s1.INIT=4'h4;
  LUT3 n1546_s2 (
    .F(n1546_5),
    .I0(dataCache_1_io_mem_cmd_payload_address[31]),
    .I1(stageB_request_wr),
    .I2(stageB_waysHitsBeforeInvalidate[0]) 
);
defparam n1546_s2.INIT=8'h01;
  LUT4 loader_counter_willOverflow_s0 (
    .F(loader_counter_willOverflow),
    .I0(loader_counter_value[2]),
    .I1(loader_counter_value[1]),
    .I2(loader_counter_value[0]),
    .I3(dataWriteCmd_payload_address_2_12) 
);
defparam loader_counter_willOverflow_s0.INIT=16'h8000;
  LUT4 n1230_s0 (
    .F(n1230_3),
    .I0(execute_RS1[11]),
    .I1(n1230_4),
    .I2(n1230_5),
    .I3(stageB_flusher_start) 
);
defparam n1230_s0.INIT=16'h88F0;
  LUT4 n1231_s0 (
    .F(n1231_3),
    .I0(execute_RS1[10]),
    .I1(n1230_4),
    .I2(n1231_4),
    .I3(stageB_flusher_start) 
);
defparam n1231_s0.INIT=16'h88F0;
  LUT4 n1232_s0 (
    .F(n1232_3),
    .I0(execute_RS1[9]),
    .I1(n1230_4),
    .I2(n1232_4),
    .I3(stageB_flusher_start) 
);
defparam n1232_s0.INIT=16'h88F0;
  LUT4 n1233_s0 (
    .F(n1233_3),
    .I0(execute_RS1[8]),
    .I1(n1230_4),
    .I2(n1233_4),
    .I3(stageB_flusher_start) 
);
defparam n1233_s0.INIT=16'h88F0;
  LUT4 n1234_s0 (
    .F(n1234_3),
    .I0(execute_RS1[7]),
    .I1(n1230_4),
    .I2(n1234_4),
    .I3(stageB_flusher_start) 
);
defparam n1234_s0.INIT=16'h88F0;
  LUT4 n1235_s0 (
    .F(n1235_3),
    .I0(execute_RS1[6]),
    .I1(n1230_4),
    .I2(n1235_4),
    .I3(stageB_flusher_start) 
);
defparam n1235_s0.INIT=16'h88F0;
  LUT4 n1236_s0 (
    .F(n1236_3),
    .I0(execute_RS1[5]),
    .I1(n1230_4),
    .I2(stageB_flusher_counter_0[0]),
    .I3(stageB_flusher_start) 
);
defparam n1236_s0.INIT=16'h880F;
  LUT4 n1248_s1 (
    .F(n1248_4),
    .I0(decode_to_execute_MEMORY_ENABLE),
    .I1(execute_arbitration_isValid),
    .I2(n1248_10),
    .I3(n1248_6) 
);
defparam n1248_s1.INIT=16'h4000;
  LUT2 n1571_s0 (
    .F(n1571_3),
    .I0(stageB_flusher_start),
    .I1(n18009_7) 
);
defparam n1571_s0.INIT=4'hB;
  LUT2 n1572_s0 (
    .F(n1572_3),
    .I0(loader_counter_willOverflow),
    .I1(n18009_7) 
);
defparam n1572_s0.INIT=4'hB;
  LUT3 stage0_mask_3_s (
    .F(stage0_mask[3]),
    .I0(n3_7),
    .I1(decode_to_execute_INSTRUCTION_13),
    .I2(stage0_mask_3_3) 
);
defparam stage0_mask_3_s.INIT=8'hAC;
  LUT4 stage0_mask_2_s (
    .F(stage0_mask[2]),
    .I0(decode_to_execute_INSTRUCTION_12),
    .I1(n4_6),
    .I2(decode_to_execute_INSTRUCTION_13),
    .I3(stage0_mask_3_3) 
);
defparam stage0_mask_2_s.INIT=16'hCCD2;
  LUT4 n1052_s1 (
    .F(n1052_5),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[1]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[0]),
    .I2(execute_to_memory_INSTRUCTION[13]),
    .I3(execute_to_memory_INSTRUCTION[12]) 
);
defparam n1052_s1.INIT=16'h0CE0;
  LUT2 io_mem_cmd_payload_wr_s3 (
    .F(io_mem_cmd_payload_address_4_5),
    .I0(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6) 
);
defparam io_mem_cmd_payload_wr_s3.INIT=4'h8;
  LUT2 n1277_s1 (
    .F(n1277_4),
    .I0(memory_to_writeBack_INSTRUCTION_29_10),
    .I1(n18009_7) 
);
defparam n1277_s1.INIT=4'hB;
  LUT3 stageB_flusher_waitDone_s3 (
    .F(stageB_flusher_waitDone_8),
    .I0(stageB_flusher_waitDone),
    .I1(stageB_flusher_counter[7]),
    .I2(stageB_flusher_start) 
);
defparam stageB_flusher_waitDone_s3.INIT=8'hF8;
  LUT2 stageB_flusher_counter_6_s3 (
    .F(stageB_flusher_counter_6_8),
    .I0(stageB_flusher_start),
    .I1(stageB_flusher_counter[7]) 
);
defparam stageB_flusher_counter_6_s3.INIT=4'hB;
  LUT3 n4_s2 (
    .F(n4_6),
    .I0(_zz_execute_SrcPlugin_addSub[0]),
    .I1(_zz_execute_SRC1_0_10),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam n4_s2.INIT=8'h35;
  LUT3 n1220_s1 (
    .F(n1220_5),
    .I0(n1230_4),
    .I1(stageB_flusher_counter[7]),
    .I2(n1220_6) 
);
defparam n1220_s1.INIT=8'hBE;
  LUT4 tagsWriteCmd_valid_s1 (
    .F(tagsWriteCmd_valid),
    .I0(stageB_unaligned),
    .I1(io_mem_cmd_payload_size_2_6),
    .I2(stageB_flusher_counter[7]),
    .I3(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_valid_s1.INIT=16'hFF07;
  LUT3 n3_s2 (
    .F(n3_7),
    .I0(decode_to_execute_INSTRUCTION_12),
    .I1(decode_to_execute_INSTRUCTION_13),
    .I2(n4_6) 
);
defparam n3_s2.INIT=8'h6F;
  LUT4 n919_s0 (
    .F(n919_4),
    .I0(loader_counter_value[1]),
    .I1(loader_counter_value[0]),
    .I2(dataWriteCmd_payload_address_2_12),
    .I3(loader_counter_value[2]) 
);
defparam n919_s0.INIT=16'h7F80;
  LUT2 dataWriteCmd_payload_address_2_s9 (
    .F(dataWriteCmd_payload_address_2_12),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_address_2_s9.INIT=4'h8;
  LUT4 stage0_dataColisions_0_s1 (
    .F(stage0_dataColisions_0_4),
    .I0(stage0_dataColisions_0_5),
    .I1(stage0_dataColisions_0_6),
    .I2(stageA_dataColisions_0_4),
    .I3(stage0_mask_3_3) 
);
defparam stage0_dataColisions_0_s1.INIT=16'h0C07;
  LUT4 stageA_dataColisions_0_s1 (
    .F(stageA_dataColisions_0_4),
    .I0(dataCache_1_io_mem_cmd_payload_address[31]),
    .I1(io_mem_cmd_payload_size_2_6),
    .I2(stageA_dataColisions_0_6),
    .I3(dataWriteCmd_payload_address_2_12) 
);
defparam stageA_dataColisions_0_s1.INIT=16'h00BF;
  LUT4 stageA_dataColisions_0_s2 (
    .F(stageA_dataColisions_0_5),
    .I0(dataCache_1_io_mem_cmd_payload_mask[0]),
    .I1(stageA_mask[0]),
    .I2(stageA_dataColisions_0_7),
    .I3(stageA_dataColisions_0_8) 
);
defparam stageA_dataColisions_0_s2.INIT=16'h0700;
  LUT4 n1230_s1 (
    .F(n1230_4),
    .I0(decode_to_execute_INSTRUCTION_18),
    .I1(n1230_6),
    .I2(decode_to_execute_MEMORY_MANAGMENT),
    .I3(execute_arbitration_isValid) 
);
defparam n1230_s1.INIT=16'hB000;
  LUT4 n1230_s2 (
    .F(n1230_5),
    .I0(stageB_flusher_counter_0[5]),
    .I1(stageB_flusher_counter_0[4]),
    .I2(n1230_7),
    .I3(stageB_flusher_counter_0[6]) 
);
defparam n1230_s2.INIT=16'h7F80;
  LUT3 n1231_s1 (
    .F(n1231_4),
    .I0(stageB_flusher_counter_0[4]),
    .I1(n1230_7),
    .I2(stageB_flusher_counter_0[5]) 
);
defparam n1231_s1.INIT=8'h78;
  LUT2 n1232_s1 (
    .F(n1232_4),
    .I0(stageB_flusher_counter_0[4]),
    .I1(n1230_7) 
);
defparam n1232_s1.INIT=4'h6;
  LUT4 n1233_s1 (
    .F(n1233_4),
    .I0(stageB_flusher_counter_0[2]),
    .I1(stageB_flusher_counter_0[1]),
    .I2(stageB_flusher_counter_0[0]),
    .I3(stageB_flusher_counter_0[3]) 
);
defparam n1233_s1.INIT=16'h7F80;
  LUT3 n1234_s1 (
    .F(n1234_4),
    .I0(stageB_flusher_counter_0[1]),
    .I1(stageB_flusher_counter_0[0]),
    .I2(stageB_flusher_counter_0[2]) 
);
defparam n1234_s1.INIT=8'h78;
  LUT2 n1235_s1 (
    .F(n1235_4),
    .I0(stageB_flusher_counter_0[1]),
    .I1(stageB_flusher_counter_0[0]) 
);
defparam n1235_s1.INIT=4'h6;
  LUT4 n1248_s3 (
    .F(n1248_6),
    .I0(loader_valid_regNext),
    .I1(dataCache_1_io_cpu_execute_refilling),
    .I2(n1248_8),
    .I3(io_mem_cmd_payload_size_2_6) 
);
defparam n1248_s3.INIT=16'h0BBB;
  LUT3 stage0_mask_3_s0 (
    .F(stage0_mask_3_3),
    .I0(_zz_execute_SrcPlugin_addSub[1]),
    .I1(_zz_execute_SRC1_1_9),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam stage0_mask_3_s0.INIT=8'hCA;
  LUT2 io_mem_cmd_payload_size_2_s4 (
    .F(io_mem_cmd_payload_size_2_6),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam io_mem_cmd_payload_size_2_s4.INIT=4'h8;
  LUT4 dataCache_1_io_mem_cmd_valid_s0 (
    .F(dataCache_1_io_mem_cmd_valid_4),
    .I0(stageB_waysHitsBeforeInvalidate[0]),
    .I1(memCmdSent),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(stageB_request_wr) 
);
defparam dataCache_1_io_mem_cmd_valid_s0.INIT=16'hC0CE;
  LUT4 n1220_s2 (
    .F(n1220_6),
    .I0(stageB_flusher_counter_0[6]),
    .I1(stageB_flusher_counter_0[5]),
    .I2(stageB_flusher_counter_0[4]),
    .I3(n1230_7) 
);
defparam n1220_s2.INIT=16'h8000;
  LUT4 stage0_dataColisions_0_s2 (
    .F(stage0_dataColisions_0_5),
    .I0(n4_6),
    .I1(dataCache_1_io_mem_cmd_payload_mask[0]),
    .I2(dataCache_1_io_mem_cmd_payload_mask[1]),
    .I3(n3_7) 
);
defparam stage0_dataColisions_0_s2.INIT=16'h0777;
  LUT4 stage0_dataColisions_0_s3 (
    .F(stage0_dataColisions_0_6),
    .I0(dataCache_1_io_mem_cmd_payload_mask[2]),
    .I1(dataWriteCmd_payload_address_2_12),
    .I2(stage0_mask[2]),
    .I3(stage0_mask_3_3) 
);
defparam stage0_dataColisions_0_s3.INIT=16'hE013;
  LUT3 stageA_dataColisions_0_s3 (
    .F(stageA_dataColisions_0_6),
    .I0(stageB_unaligned),
    .I1(stageB_waysHitsBeforeInvalidate[0]),
    .I2(stageB_request_wr) 
);
defparam stageA_dataColisions_0_s3.INIT=8'h40;
  LUT4 stageA_dataColisions_0_s4 (
    .F(stageA_dataColisions_0_7),
    .I0(dataCache_1_io_mem_cmd_payload_mask[2]),
    .I1(stageA_mask[0]),
    .I2(stageA_mask[2]),
    .I3(dataWriteCmd_payload_address_2_12) 
);
defparam stageA_dataColisions_0_s4.INIT=16'hFCA0;
  LUT4 stageA_dataColisions_0_s5 (
    .F(stageA_dataColisions_0_8),
    .I0(stageA_mask[3]),
    .I1(dataWriteCmd_payload_address_2_12),
    .I2(dataCache_1_io_mem_cmd_payload_mask[1]),
    .I3(stageA_dataColisions_0_9) 
);
defparam stageA_dataColisions_0_s5.INIT=16'h7107;
  LUT4 n1230_s3 (
    .F(n1230_6),
    .I0(decode_to_execute_INSTRUCTION_15),
    .I1(decode_to_execute_INSTRUCTION_16),
    .I2(decode_to_execute_INSTRUCTION_17),
    .I3(decode_to_execute_INSTRUCTION_19) 
);
defparam n1230_s3.INIT=16'h0001;
  LUT4 n1230_s4 (
    .F(n1230_7),
    .I0(stageB_flusher_counter_0[3]),
    .I1(stageB_flusher_counter_0[2]),
    .I2(stageB_flusher_counter_0[1]),
    .I3(stageB_flusher_counter_0[0]) 
);
defparam n1230_s4.INIT=16'h8000;
  LUT4 n1248_s4 (
    .F(n1248_7),
    .I0(execute_to_memory_MEMORY_ENABLE),
    .I1(memory_arbitration_isValid),
    .I2(stageB_flusher_waitDone),
    .I3(stageB_flusher_start) 
);
defparam n1248_s4.INIT=16'h0007;
  LUT4 n1248_s5 (
    .F(n1248_8),
    .I0(dataCache_1_io_mem_cmd_payload_address[31]),
    .I1(stageB_request_wr),
    .I2(stageB_waysHitsBeforeInvalidate[0]),
    .I3(stageB_dataColisions[0]) 
);
defparam n1248_s5.INIT=16'h1000;
  LUT4 stageA_dataColisions_0_s6 (
    .F(stageA_dataColisions_0_9),
    .I0(dataCache_1_io_mem_cmd_payload_mask[3]),
    .I1(stageA_mask[3]),
    .I2(stageA_mask[1]),
    .I3(dataCache_1_io_mem_cmd_payload_mask[1]) 
);
defparam stageA_dataColisions_0_s6.INIT=16'h07B8;
  LUT4 \o[1]_s5  (
    .F(\o[1]_8 ),
    .I0(_zz_execute_SrcPlugin_addSub[1]),
    .I1(_zz_execute_SRC1_1_9),
    .I2(decode_to_execute_SRC2_FORCE_ZERO),
    .I3(n19216_6) 
);
defparam \o[1]_s5 .INIT=16'hCA00;
  LUT3 stageB_loaderValid_s4 (
    .F(stageB_loaderValid),
    .I0(stageB_unaligned),
    .I1(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .I2(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6) 
);
defparam stageB_loaderValid_s4.INIT=8'h40;
  LUT4 n1248_s6 (
    .F(n1248_10),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_to_writeBack_MEMORY_ENABLE),
    .I2(decode_to_execute_MEMORY_MANAGMENT),
    .I3(n1248_7) 
);
defparam n1248_s6.INIT=16'h7000;
  LUT4 dataCache_1_io_mem_cmd_valid_s1 (
    .F(dataCache_1_io_mem_cmd_valid),
    .I0(dataCache_1_io_mem_cmd_valid_4),
    .I1(stageB_unaligned),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam dataCache_1_io_mem_cmd_valid_s1.INIT=16'h1000;
  LUT3 io_mem_cmd_payload_size_2_s5 (
    .F(io_mem_cmd_payload_size_2_8),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_to_writeBack_MEMORY_ENABLE),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam io_mem_cmd_payload_size_2_s5.INIT=8'h70;
  LUT4 n920_s1 (
    .F(n920_6),
    .I0(loader_counter_value[0]),
    .I1(dataCache_1_io_cpu_execute_refilling),
    .I2(_zz_dBus_rsp_valid),
    .I3(loader_counter_value[1]) 
);
defparam n920_s1.INIT=16'h7F80;
  LUT3 n921_s1 (
    .F(n921_6),
    .I0(loader_counter_value[0]),
    .I1(dataCache_1_io_cpu_execute_refilling),
    .I2(_zz_dBus_rsp_valid) 
);
defparam n921_s1.INIT=8'h6A;
  LUT4 ways_0_data_symbol3_s4 (
    .F(ways_0_data_symbol3_7),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(_zz_dBus_rsp_valid),
    .I2(dataCache_1_io_mem_cmd_payload_mask[3]),
    .I3(stageA_dataColisions_0_4) 
);
defparam ways_0_data_symbol3_s4.INIT=16'h00F8;
  LUT4 ways_0_data_symbol2_s4 (
    .F(ways_0_data_symbol2_7),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(_zz_dBus_rsp_valid),
    .I2(dataCache_1_io_mem_cmd_payload_mask[2]),
    .I3(stageA_dataColisions_0_4) 
);
defparam ways_0_data_symbol2_s4.INIT=16'h00F8;
  LUT4 ways_0_data_symbol1_s4 (
    .F(ways_0_data_symbol1_7),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(_zz_dBus_rsp_valid),
    .I2(dataCache_1_io_mem_cmd_payload_mask[1]),
    .I3(stageA_dataColisions_0_4) 
);
defparam ways_0_data_symbol1_s4.INIT=16'h00F8;
  LUT4 ways_0_data_symbol0_s4 (
    .F(ways_0_data_symbol0_7),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(_zz_dBus_rsp_valid),
    .I2(dataCache_1_io_mem_cmd_payload_mask[0]),
    .I3(stageA_dataColisions_0_4) 
);
defparam ways_0_data_symbol0_s4.INIT=16'h00F8;
  LUT4 dataWriteCmd_payload_data_0_s1 (
    .F(dataWriteCmd_payload_data[0]),
    .I0(dBusWishbone_DAT_MISO_regNext[0]),
    .I1(dataCache_1_io_mem_cmd_payload_data[0]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_0_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_1_s1 (
    .F(dataWriteCmd_payload_data[1]),
    .I0(dBusWishbone_DAT_MISO_regNext[1]),
    .I1(dataCache_1_io_mem_cmd_payload_data[1]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_1_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_2_s1 (
    .F(dataWriteCmd_payload_data[2]),
    .I0(dBusWishbone_DAT_MISO_regNext[2]),
    .I1(dataCache_1_io_mem_cmd_payload_data[2]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_2_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_3_s1 (
    .F(dataWriteCmd_payload_data[3]),
    .I0(dBusWishbone_DAT_MISO_regNext[3]),
    .I1(dataCache_1_io_mem_cmd_payload_data[3]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_3_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_4_s1 (
    .F(dataWriteCmd_payload_data[4]),
    .I0(dBusWishbone_DAT_MISO_regNext[4]),
    .I1(dataCache_1_io_mem_cmd_payload_data[4]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_4_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_5_s1 (
    .F(dataWriteCmd_payload_data[5]),
    .I0(dBusWishbone_DAT_MISO_regNext[5]),
    .I1(dataCache_1_io_mem_cmd_payload_data[5]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_5_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_6_s1 (
    .F(dataWriteCmd_payload_data[6]),
    .I0(dBusWishbone_DAT_MISO_regNext[6]),
    .I1(dataCache_1_io_mem_cmd_payload_data[6]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_6_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_7_s1 (
    .F(dataWriteCmd_payload_data[7]),
    .I0(dBusWishbone_DAT_MISO_regNext[7]),
    .I1(dataCache_1_io_mem_cmd_payload_data[7]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_7_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_8_s1 (
    .F(dataWriteCmd_payload_data[8]),
    .I0(dBusWishbone_DAT_MISO_regNext[8]),
    .I1(dataCache_1_io_mem_cmd_payload_data[8]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_8_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_9_s1 (
    .F(dataWriteCmd_payload_data[9]),
    .I0(dBusWishbone_DAT_MISO_regNext[9]),
    .I1(dataCache_1_io_mem_cmd_payload_data[9]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_9_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_10_s1 (
    .F(dataWriteCmd_payload_data[10]),
    .I0(dBusWishbone_DAT_MISO_regNext[10]),
    .I1(dataCache_1_io_mem_cmd_payload_data[10]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_10_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_11_s1 (
    .F(dataWriteCmd_payload_data[11]),
    .I0(dBusWishbone_DAT_MISO_regNext[11]),
    .I1(dataCache_1_io_mem_cmd_payload_data[11]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_11_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_12_s1 (
    .F(dataWriteCmd_payload_data[12]),
    .I0(dBusWishbone_DAT_MISO_regNext[12]),
    .I1(dataCache_1_io_mem_cmd_payload_data[12]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_12_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_13_s1 (
    .F(dataWriteCmd_payload_data[13]),
    .I0(dBusWishbone_DAT_MISO_regNext[13]),
    .I1(dataCache_1_io_mem_cmd_payload_data[13]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_13_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_14_s1 (
    .F(dataWriteCmd_payload_data[14]),
    .I0(dBusWishbone_DAT_MISO_regNext[14]),
    .I1(dataCache_1_io_mem_cmd_payload_data[14]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_14_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_15_s1 (
    .F(dataWriteCmd_payload_data[15]),
    .I0(dBusWishbone_DAT_MISO_regNext[15]),
    .I1(dataCache_1_io_mem_cmd_payload_data[15]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_15_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_16_s1 (
    .F(dataWriteCmd_payload_data[16]),
    .I0(dBusWishbone_DAT_MISO_regNext[16]),
    .I1(dataCache_1_io_mem_cmd_payload_data[16]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_16_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_17_s1 (
    .F(dataWriteCmd_payload_data[17]),
    .I0(dBusWishbone_DAT_MISO_regNext[17]),
    .I1(dataCache_1_io_mem_cmd_payload_data[17]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_17_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_18_s1 (
    .F(dataWriteCmd_payload_data[18]),
    .I0(dBusWishbone_DAT_MISO_regNext[18]),
    .I1(dataCache_1_io_mem_cmd_payload_data[18]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_18_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_19_s1 (
    .F(dataWriteCmd_payload_data[19]),
    .I0(dBusWishbone_DAT_MISO_regNext[19]),
    .I1(dataCache_1_io_mem_cmd_payload_data[19]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_19_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_20_s1 (
    .F(dataWriteCmd_payload_data[20]),
    .I0(dBusWishbone_DAT_MISO_regNext[20]),
    .I1(dataCache_1_io_mem_cmd_payload_data[20]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_20_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_21_s1 (
    .F(dataWriteCmd_payload_data[21]),
    .I0(dBusWishbone_DAT_MISO_regNext[21]),
    .I1(dataCache_1_io_mem_cmd_payload_data[21]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_21_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_22_s1 (
    .F(dataWriteCmd_payload_data[22]),
    .I0(dBusWishbone_DAT_MISO_regNext[22]),
    .I1(dataCache_1_io_mem_cmd_payload_data[22]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_22_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_23_s1 (
    .F(dataWriteCmd_payload_data[23]),
    .I0(dBusWishbone_DAT_MISO_regNext[23]),
    .I1(dataCache_1_io_mem_cmd_payload_data[23]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_23_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_24_s1 (
    .F(dataWriteCmd_payload_data[24]),
    .I0(dBusWishbone_DAT_MISO_regNext[24]),
    .I1(dataCache_1_io_mem_cmd_payload_data[24]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_24_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_25_s1 (
    .F(dataWriteCmd_payload_data[25]),
    .I0(dBusWishbone_DAT_MISO_regNext[25]),
    .I1(dataCache_1_io_mem_cmd_payload_data[25]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_25_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_26_s1 (
    .F(dataWriteCmd_payload_data[26]),
    .I0(dBusWishbone_DAT_MISO_regNext[26]),
    .I1(dataCache_1_io_mem_cmd_payload_data[26]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_26_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_27_s1 (
    .F(dataWriteCmd_payload_data[27]),
    .I0(dBusWishbone_DAT_MISO_regNext[27]),
    .I1(dataCache_1_io_mem_cmd_payload_data[27]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_27_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_28_s1 (
    .F(dataWriteCmd_payload_data[28]),
    .I0(dBusWishbone_DAT_MISO_regNext[28]),
    .I1(dataCache_1_io_mem_cmd_payload_data[28]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_28_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_29_s1 (
    .F(dataWriteCmd_payload_data[29]),
    .I0(dBusWishbone_DAT_MISO_regNext[29]),
    .I1(dataCache_1_io_mem_cmd_payload_data[29]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_29_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_30_s1 (
    .F(dataWriteCmd_payload_data[30]),
    .I0(dBusWishbone_DAT_MISO_regNext[30]),
    .I1(dataCache_1_io_mem_cmd_payload_data[30]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_30_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_31_s1 (
    .F(dataWriteCmd_payload_data[31]),
    .I0(dBusWishbone_DAT_MISO_regNext[31]),
    .I1(dataCache_1_io_mem_cmd_payload_data[31]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_31_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_address_0_s9 (
    .F(dataWriteCmd_payload_address[0]),
    .I0(loader_counter_value[0]),
    .I1(stageB_mmuRsp_physicalAddress[2]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_address_0_s9.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_address_1_s9 (
    .F(dataWriteCmd_payload_address[1]),
    .I0(loader_counter_value[1]),
    .I1(stageB_mmuRsp_physicalAddress[3]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_address_1_s9.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_address_2_s10 (
    .F(dataWriteCmd_payload_address[2]),
    .I0(loader_counter_value[2]),
    .I1(stageB_mmuRsp_physicalAddress[4]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_address_2_s10.INIT=16'hACCC;
  LUT4 stageA_wayHits_0_s1 (
    .F(stageA_wayHits[0]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[31]),
    .I1(_zz_ways_0_tags_port0[21]),
    .I2(n533_3),
    .I3(_zz_ways_0_tags_port0[0]) 
);
defparam stageA_wayHits_0_s1.INIT=16'h0900;
  DFFRE stageA_mask_3_s0 (
    .Q(stageA_mask[3]),
    .D(stage0_mask[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE stageA_mask_2_s0 (
    .Q(stageA_mask[2]),
    .D(stage0_mask[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE stageA_mask_1_s0 (
    .Q(stageA_mask[1]),
    .D(n3_7),
    .CLK(main_clkout0),
    .RESET(\o[1]_8 ),
    .CE(n19216_6) 
);
  DFFRE stageA_mask_0_s0 (
    .Q(stageA_mask[0]),
    .D(n4_6),
    .CLK(main_clkout0),
    .RESET(\o[1]_8 ),
    .CE(n19216_6) 
);
  DFFRE stage0_dataColisions_regNextWhen_0_s0 (
    .Q(stage0_dataColisions_regNextWhen[0]),
    .D(stage0_dataColisions[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE stageB_request_wr_s0 (
    .Q(stageB_request_wr),
    .D(execute_to_memory_MEMORY_WR),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE stageB_request_size_1_s0 (
    .Q(stageB_request_size[1]),
    .D(execute_to_memory_INSTRUCTION[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE stageB_request_size_0_s0 (
    .Q(stageB_request_size[0]),
    .D(execute_to_memory_INSTRUCTION[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE stageB_mmuRsp_physicalAddress_31_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[31]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_30_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[30]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_29_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[29]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_28_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[28]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_27_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[27]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_26_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[26]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_25_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[25]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_24_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[24]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_23_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[23]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_22_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[22]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_21_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[21]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_20_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[20]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_19_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[19]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_18_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[18]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_17_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[17]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_16_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[16]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_15_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[15]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_14_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[14]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_13_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[13]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_12_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[12]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_11_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[11]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_10_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[10]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_9_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[9]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_8_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[8]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_7_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[7]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_6_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[6]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_5_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[5]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_4_s0 (
    .Q(stageB_mmuRsp_physicalAddress[4]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_3_s0 (
    .Q(stageB_mmuRsp_physicalAddress[3]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_2_s0 (
    .Q(stageB_mmuRsp_physicalAddress[2]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_dataColisions_0_s0 (
    .Q(stageB_dataColisions[0]),
    .D(stageA_dataColisions[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE stageB_unaligned_s0 (
    .Q(stageB_unaligned),
    .D(n1052_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE stageB_waysHitsBeforeInvalidate_0_s0 (
    .Q(stageB_waysHitsBeforeInvalidate[0]),
    .D(stageA_wayHits[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE stageB_mask_3_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_mask[3]),
    .D(stageA_mask[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE stageB_mask_2_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_mask[2]),
    .D(stageA_mask[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE stageB_mask_1_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_mask[1]),
    .D(stageA_mask[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE stageB_mask_0_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_mask[0]),
    .D(stageA_mask[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE loader_valid_regNext_s0 (
    .Q(loader_valid_regNext),
    .D(dataCache_1_io_cpu_execute_refilling),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE memCmdSent_s0 (
    .Q(memCmdSent),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n1277_4),
    .CE(io_mem_cmd_fire) 
);
  DFFSE stageB_flusher_start_s0 (
    .Q(stageB_flusher_start),
    .D(n1248_4),
    .CLK(main_clkout0),
    .SET(n29443_5),
    .CE(VCC) 
);
  DFFRE loader_valid_s0 (
    .Q(dataCache_1_io_cpu_execute_refilling),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n1572_3),
    .CE(stageB_loaderValid) 
);
  DFFRE loader_counter_value_2_s0 (
    .Q(loader_counter_value[2]),
    .D(n919_4),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(VCC) 
);
  DFFRE loader_counter_value_1_s0 (
    .Q(loader_counter_value[1]),
    .D(n920_6),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(VCC) 
);
  DFFRE loader_counter_value_0_s0 (
    .Q(loader_counter_value[0]),
    .D(n921_6),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(VCC) 
);
  DFFRE stageB_flusher_waitDone_s1 (
    .Q(stageB_flusher_waitDone),
    .D(stageB_flusher_start),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(stageB_flusher_waitDone_8) 
);
defparam stageB_flusher_waitDone_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_7_s1 (
    .Q(stageB_flusher_counter[7]),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n1571_3),
    .CE(n1220_5) 
);
defparam stageB_flusher_counter_7_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_6_s1 (
    .Q(stageB_flusher_counter_0[6]),
    .D(n1230_3),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(stageB_flusher_counter_6_8) 
);
defparam stageB_flusher_counter_6_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_5_s1 (
    .Q(stageB_flusher_counter_0[5]),
    .D(n1231_3),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(stageB_flusher_counter_6_8) 
);
defparam stageB_flusher_counter_5_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_4_s1 (
    .Q(stageB_flusher_counter_0[4]),
    .D(n1232_3),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(stageB_flusher_counter_6_8) 
);
defparam stageB_flusher_counter_4_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_3_s1 (
    .Q(stageB_flusher_counter_0[3]),
    .D(n1233_3),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(stageB_flusher_counter_6_8) 
);
defparam stageB_flusher_counter_3_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_2_s1 (
    .Q(stageB_flusher_counter_0[2]),
    .D(n1234_3),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(stageB_flusher_counter_6_8) 
);
defparam stageB_flusher_counter_2_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_1_s1 (
    .Q(stageB_flusher_counter_0[1]),
    .D(n1235_3),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(stageB_flusher_counter_6_8) 
);
defparam stageB_flusher_counter_1_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_0_s1 (
    .Q(stageB_flusher_counter_0[0]),
    .D(n1236_3),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(stageB_flusher_counter_6_8) 
);
defparam stageB_flusher_counter_0_s1.INIT=1'b0;
  SDPB ways_0_data_symbol0_ways_0_data_symbol0_0_0_s (
    .DO({DO[31:8],stageB_dataReadRsp_0[7:0]}),
    .CLKA(main_clkout0),
    .CEA(ways_0_data_symbol0_7),
    .CLKB(main_clkout0),
    .CEB(when_DataCache_l667),
    .OCE(memory_to_writeBack_INSTRUCTION_29_10),
    .RESET(GND),
    .ADA({GND,dataCache_1_io_mem_cmd_payload_address[11:5],dataWriteCmd_payload_address[2:0],GND,GND,GND}),
    .ADB({GND,execute_SrcPlugin_addSub[11:2],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,dataWriteCmd_payload_data[7:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0_s.BIT_WIDTH_0=8;
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0_s.BIT_WIDTH_1=8;
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0_s.READ_MODE=1'b1;
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0_s.RESET_MODE="SYNC";
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0_s.BLK_SEL_0=3'b000;
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0_s.BLK_SEL_1=3'b000;
  SDPB ways_0_data_symbol1_ways_0_data_symbol1_0_0_s (
    .DO({DO_0[31:8],stageB_dataReadRsp_0[15:8]}),
    .CLKA(main_clkout0),
    .CEA(ways_0_data_symbol1_7),
    .CLKB(main_clkout0),
    .CEB(when_DataCache_l667),
    .OCE(memory_to_writeBack_INSTRUCTION_29_10),
    .RESET(GND),
    .ADA({GND,dataCache_1_io_mem_cmd_payload_address[11:5],dataWriteCmd_payload_address[2:0],GND,GND,GND}),
    .ADB({GND,execute_SrcPlugin_addSub[11:2],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,dataWriteCmd_payload_data[15:8]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0_s.BIT_WIDTH_0=8;
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0_s.BIT_WIDTH_1=8;
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0_s.READ_MODE=1'b1;
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0_s.RESET_MODE="SYNC";
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0_s.BLK_SEL_0=3'b000;
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0_s.BLK_SEL_1=3'b000;
  SDPB ways_0_data_symbol2_ways_0_data_symbol2_0_0_s (
    .DO({DO_1[31:8],stageB_dataReadRsp_0[23:16]}),
    .CLKA(main_clkout0),
    .CEA(ways_0_data_symbol2_7),
    .CLKB(main_clkout0),
    .CEB(when_DataCache_l667),
    .OCE(memory_to_writeBack_INSTRUCTION_29_10),
    .RESET(GND),
    .ADA({GND,dataCache_1_io_mem_cmd_payload_address[11:5],dataWriteCmd_payload_address[2:0],GND,GND,GND}),
    .ADB({GND,execute_SrcPlugin_addSub[11:2],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,dataWriteCmd_payload_data[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0_s.BIT_WIDTH_0=8;
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0_s.BIT_WIDTH_1=8;
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0_s.READ_MODE=1'b1;
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0_s.RESET_MODE="SYNC";
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0_s.BLK_SEL_0=3'b000;
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0_s.BLK_SEL_1=3'b000;
  SDPB ways_0_data_symbol3_ways_0_data_symbol3_0_0_s (
    .DO({DO_2[31:8],stageB_dataReadRsp_0[31:24]}),
    .CLKA(main_clkout0),
    .CEA(ways_0_data_symbol3_7),
    .CLKB(main_clkout0),
    .CEB(when_DataCache_l667),
    .OCE(memory_to_writeBack_INSTRUCTION_29_10),
    .RESET(GND),
    .ADA({GND,dataCache_1_io_mem_cmd_payload_address[11:5],dataWriteCmd_payload_address[2:0],GND,GND,GND}),
    .ADB({GND,execute_SrcPlugin_addSub[11:2],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,dataWriteCmd_payload_data[31:24]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0_s.BIT_WIDTH_0=8;
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0_s.BIT_WIDTH_1=8;
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0_s.READ_MODE=1'b1;
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0_s.RESET_MODE="SYNC";
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0_s.BLK_SEL_0=3'b000;
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0_s.BLK_SEL_1=3'b000;
  SDPB ways_0_tags_ways_0_tags_0_0_s (
    .DO({DO_3[31:21],_zz_ways_0_tags_port0[21:2],_zz_ways_0_tags_port0[0]}),
    .CLKA(main_clkout0),
    .CEA(tagsWriteCmd_valid),
    .CLKB(main_clkout0),
    .CEB(when_DataCache_l667),
    .OCE(GND),
    .RESET(GND),
    .ADA({GND,GND,tagsWriteCmd_payload_address[6:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,execute_SrcPlugin_addSub[11:5],GND,GND,GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,dataCache_1_io_mem_cmd_payload_address[31:12],loader_counter_willOverflow}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam ways_0_tags_ways_0_tags_0_0_s.BIT_WIDTH_0=32;
defparam ways_0_tags_ways_0_tags_0_0_s.BIT_WIDTH_1=32;
defparam ways_0_tags_ways_0_tags_0_0_s.READ_MODE=1'b0;
defparam ways_0_tags_ways_0_tags_0_0_s.RESET_MODE="SYNC";
defparam ways_0_tags_ways_0_tags_0_0_s.BLK_SEL_0=3'b000;
defparam ways_0_tags_ways_0_tags_0_0_s.BLK_SEL_1=3'b000;
  ALU n490_s0 (
    .SUM(n490_1_SUM),
    .COUT(n490_3),
    .I0(dataWriteCmd_payload_address[0]),
    .I1(execute_SrcPlugin_addSub[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n490_s0.ALU_MODE=3;
  ALU n491_s0 (
    .SUM(n491_1_SUM),
    .COUT(n491_3),
    .I0(dataWriteCmd_payload_address[1]),
    .I1(execute_SrcPlugin_addSub[3]),
    .I3(GND),
    .CIN(n490_3) 
);
defparam n491_s0.ALU_MODE=3;
  ALU n492_s0 (
    .SUM(n492_1_SUM),
    .COUT(n492_3),
    .I0(dataWriteCmd_payload_address[2]),
    .I1(execute_SrcPlugin_addSub[4]),
    .I3(GND),
    .CIN(n491_3) 
);
defparam n492_s0.ALU_MODE=3;
  ALU n493_s0 (
    .SUM(n493_1_SUM),
    .COUT(n493_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[5]),
    .I1(execute_SrcPlugin_addSub[5]),
    .I3(GND),
    .CIN(n492_3) 
);
defparam n493_s0.ALU_MODE=3;
  ALU n494_s0 (
    .SUM(n494_1_SUM),
    .COUT(n494_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[6]),
    .I1(execute_SrcPlugin_addSub[6]),
    .I3(GND),
    .CIN(n493_3) 
);
defparam n494_s0.ALU_MODE=3;
  ALU n495_s0 (
    .SUM(n495_1_SUM),
    .COUT(n495_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[7]),
    .I1(execute_SrcPlugin_addSub[7]),
    .I3(GND),
    .CIN(n494_3) 
);
defparam n495_s0.ALU_MODE=3;
  ALU n496_s0 (
    .SUM(n496_1_SUM),
    .COUT(n496_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[8]),
    .I1(execute_SrcPlugin_addSub[8]),
    .I3(GND),
    .CIN(n495_3) 
);
defparam n496_s0.ALU_MODE=3;
  ALU n497_s0 (
    .SUM(n497_1_SUM),
    .COUT(n497_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[9]),
    .I1(execute_SrcPlugin_addSub[9]),
    .I3(GND),
    .CIN(n496_3) 
);
defparam n497_s0.ALU_MODE=3;
  ALU n498_s0 (
    .SUM(n498_1_SUM),
    .COUT(n498_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[10]),
    .I1(execute_SrcPlugin_addSub[10]),
    .I3(GND),
    .CIN(n497_3) 
);
defparam n498_s0.ALU_MODE=3;
  ALU n499_s0 (
    .SUM(n499_1_SUM),
    .COUT(n499_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[11]),
    .I1(execute_SrcPlugin_addSub[11]),
    .I3(GND),
    .CIN(n498_3) 
);
defparam n499_s0.ALU_MODE=3;
  ALU n515_s0 (
    .SUM(n515_1_SUM),
    .COUT(n515_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[12]),
    .I1(_zz_ways_0_tags_port0[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n515_s0.ALU_MODE=3;
  ALU n516_s0 (
    .SUM(n516_1_SUM),
    .COUT(n516_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[13]),
    .I1(_zz_ways_0_tags_port0[3]),
    .I3(GND),
    .CIN(n515_3) 
);
defparam n516_s0.ALU_MODE=3;
  ALU n517_s0 (
    .SUM(n517_1_SUM),
    .COUT(n517_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[14]),
    .I1(_zz_ways_0_tags_port0[4]),
    .I3(GND),
    .CIN(n516_3) 
);
defparam n517_s0.ALU_MODE=3;
  ALU n518_s0 (
    .SUM(n518_1_SUM),
    .COUT(n518_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[15]),
    .I1(_zz_ways_0_tags_port0[5]),
    .I3(GND),
    .CIN(n517_3) 
);
defparam n518_s0.ALU_MODE=3;
  ALU n519_s0 (
    .SUM(n519_1_SUM),
    .COUT(n519_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[16]),
    .I1(_zz_ways_0_tags_port0[6]),
    .I3(GND),
    .CIN(n518_3) 
);
defparam n519_s0.ALU_MODE=3;
  ALU n520_s0 (
    .SUM(n520_1_SUM),
    .COUT(n520_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[17]),
    .I1(_zz_ways_0_tags_port0[7]),
    .I3(GND),
    .CIN(n519_3) 
);
defparam n520_s0.ALU_MODE=3;
  ALU n521_s0 (
    .SUM(n521_1_SUM),
    .COUT(n521_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[18]),
    .I1(_zz_ways_0_tags_port0[8]),
    .I3(GND),
    .CIN(n520_3) 
);
defparam n521_s0.ALU_MODE=3;
  ALU n522_s0 (
    .SUM(n522_1_SUM),
    .COUT(n522_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[19]),
    .I1(_zz_ways_0_tags_port0[9]),
    .I3(GND),
    .CIN(n521_3) 
);
defparam n522_s0.ALU_MODE=3;
  ALU n523_s0 (
    .SUM(n523_1_SUM),
    .COUT(n523_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[20]),
    .I1(_zz_ways_0_tags_port0[10]),
    .I3(GND),
    .CIN(n522_3) 
);
defparam n523_s0.ALU_MODE=3;
  ALU n524_s0 (
    .SUM(n524_1_SUM),
    .COUT(n524_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[21]),
    .I1(_zz_ways_0_tags_port0[11]),
    .I3(GND),
    .CIN(n523_3) 
);
defparam n524_s0.ALU_MODE=3;
  ALU n525_s0 (
    .SUM(n525_1_SUM),
    .COUT(n525_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[22]),
    .I1(_zz_ways_0_tags_port0[12]),
    .I3(GND),
    .CIN(n524_3) 
);
defparam n525_s0.ALU_MODE=3;
  ALU n526_s0 (
    .SUM(n526_1_SUM),
    .COUT(n526_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[23]),
    .I1(_zz_ways_0_tags_port0[13]),
    .I3(GND),
    .CIN(n525_3) 
);
defparam n526_s0.ALU_MODE=3;
  ALU n527_s0 (
    .SUM(n527_1_SUM),
    .COUT(n527_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[24]),
    .I1(_zz_ways_0_tags_port0[14]),
    .I3(GND),
    .CIN(n526_3) 
);
defparam n527_s0.ALU_MODE=3;
  ALU n528_s0 (
    .SUM(n528_1_SUM),
    .COUT(n528_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[25]),
    .I1(_zz_ways_0_tags_port0[15]),
    .I3(GND),
    .CIN(n527_3) 
);
defparam n528_s0.ALU_MODE=3;
  ALU n529_s0 (
    .SUM(n529_1_SUM),
    .COUT(n529_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[26]),
    .I1(_zz_ways_0_tags_port0[16]),
    .I3(GND),
    .CIN(n528_3) 
);
defparam n529_s0.ALU_MODE=3;
  ALU n530_s0 (
    .SUM(n530_1_SUM),
    .COUT(n530_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[27]),
    .I1(_zz_ways_0_tags_port0[17]),
    .I3(GND),
    .CIN(n529_3) 
);
defparam n530_s0.ALU_MODE=3;
  ALU n531_s0 (
    .SUM(n531_1_SUM),
    .COUT(n531_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[28]),
    .I1(_zz_ways_0_tags_port0[18]),
    .I3(GND),
    .CIN(n530_3) 
);
defparam n531_s0.ALU_MODE=3;
  ALU n532_s0 (
    .SUM(n532_1_SUM),
    .COUT(n532_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[29]),
    .I1(_zz_ways_0_tags_port0[19]),
    .I3(GND),
    .CIN(n531_3) 
);
defparam n532_s0.ALU_MODE=3;
  ALU n533_s0 (
    .SUM(n533_1_SUM),
    .COUT(n533_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[30]),
    .I1(_zz_ways_0_tags_port0[20]),
    .I3(GND),
    .CIN(n532_3) 
);
defparam n533_s0.ALU_MODE=3;
  ALU n540_s0 (
    .SUM(n540_1_SUM),
    .COUT(n540_3),
    .I0(dataWriteCmd_payload_address[0]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n540_s0.ALU_MODE=3;
  ALU n541_s0 (
    .SUM(n541_1_SUM),
    .COUT(n541_3),
    .I0(dataWriteCmd_payload_address[1]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[3]),
    .I3(GND),
    .CIN(n540_3) 
);
defparam n541_s0.ALU_MODE=3;
  ALU n542_s0 (
    .SUM(n542_1_SUM),
    .COUT(n542_3),
    .I0(dataWriteCmd_payload_address[2]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[4]),
    .I3(GND),
    .CIN(n541_3) 
);
defparam n542_s0.ALU_MODE=3;
  ALU n543_s0 (
    .SUM(n543_1_SUM),
    .COUT(n543_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[5]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[5]),
    .I3(GND),
    .CIN(n542_3) 
);
defparam n543_s0.ALU_MODE=3;
  ALU n544_s0 (
    .SUM(n544_1_SUM),
    .COUT(n544_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[6]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[6]),
    .I3(GND),
    .CIN(n543_3) 
);
defparam n544_s0.ALU_MODE=3;
  ALU n545_s0 (
    .SUM(n545_1_SUM),
    .COUT(n545_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[7]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[7]),
    .I3(GND),
    .CIN(n544_3) 
);
defparam n545_s0.ALU_MODE=3;
  ALU n546_s0 (
    .SUM(n546_1_SUM),
    .COUT(n546_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[8]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[8]),
    .I3(GND),
    .CIN(n545_3) 
);
defparam n546_s0.ALU_MODE=3;
  ALU n547_s0 (
    .SUM(n547_1_SUM),
    .COUT(n547_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[9]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[9]),
    .I3(GND),
    .CIN(n546_3) 
);
defparam n547_s0.ALU_MODE=3;
  ALU n548_s0 (
    .SUM(n548_1_SUM),
    .COUT(n548_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[10]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[10]),
    .I3(GND),
    .CIN(n547_3) 
);
defparam n548_s0.ALU_MODE=3;
  ALU n549_s0 (
    .SUM(n549_1_SUM),
    .COUT(n549_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[11]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[11]),
    .I3(GND),
    .CIN(n548_3) 
);
defparam n549_s0.ALU_MODE=3;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DataCache */
module VexRiscv (
  main_clkout0,
  n29443_5,
  main_basesoc_reset,
  sys_rst,
  main_basesoc_timer_enable_storage,
  n7553_3,
  n7552_3,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_15,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_30_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_29_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_28_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_27_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_26_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_25_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_24_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_23_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_22_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_21_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_20_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_19_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_18_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_17_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_16_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_15_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_14_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_13_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_12_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_11_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_10_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_9_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_8_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_7_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_6_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_5_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_4_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_3_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_2_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_1_13,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_0_14,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_18,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_30_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_29_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_28_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_27_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_26_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_25_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_24_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_23_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_22_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_21_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_20_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_19_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_18_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_17_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_16_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_15_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_14_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_13_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_12_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_11_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_10_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_9_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_8_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_7_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_6_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_5_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_4_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_3_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_2_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_1_16,
  main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_20,
  main_basesoc_socbushandler_interface0_adapted_interface_dat_r_0_12,
  builder_fsm0_state,
  builder_wishbone2axi1_next_state_1_19,
  n2_67,
  builder_wishbone2axi0_next_state_1_20,
  main_basesoc_reset_re,
  builder_fsm1_state,
  builder_rr_read_grant_10,
  builder_wishbone2axi1_next_state_0_16,
  main_basesoc_timer_zero_pending,
  builder_wishbone2axi0_state,
  builder_wishbone2axi1_state,
  main_basesoc_reset_storage,
  main_basesoc_dbus_stb,
  main_basesoc_dbus_we,
  n14757_38,
  _zz_execute_SRC1_1_9,
  n24506_4,
  n17969_8,
  main_basesoc_ibus_adr,
  _zz_dBusWishbone_ADR,
  main_basesoc_dbus_adr,
  toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address,
  main_basesoc_dbus_dat_w,
  toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask,
  _zz_execute_SRC1_2,
  _zz_execute_SRC1_29,
  _zz_execute_SRC1_30,
  _zz_execute_SRC2_4,
  lineLoader_address
)
;
input main_clkout0;
input n29443_5;
input main_basesoc_reset;
input sys_rst;
input main_basesoc_timer_enable_storage;
input n7553_3;
input n7552_3;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_15;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_30_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_29_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_28_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_27_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_26_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_25_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_24_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_23_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_22_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_21_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_20_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_19_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_18_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_17_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_16_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_15_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_14_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_13_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_12_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_11_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_10_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_9_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_8_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_7_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_6_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_5_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_4_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_3_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_2_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_1_13;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_0_14;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_18;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_30_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_29_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_28_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_27_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_26_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_25_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_24_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_23_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_22_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_21_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_20_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_19_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_18_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_17_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_16_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_15_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_14_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_13_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_12_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_11_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_10_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_9_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_8_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_7_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_6_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_5_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_4_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_3_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_2_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_1_16;
input main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_20;
input main_basesoc_socbushandler_interface0_adapted_interface_dat_r_0_12;
input builder_fsm0_state;
input builder_wishbone2axi1_next_state_1_19;
input n2_67;
input builder_wishbone2axi0_next_state_1_20;
input main_basesoc_reset_re;
input builder_fsm1_state;
input builder_rr_read_grant_10;
input builder_wishbone2axi1_next_state_0_16;
input main_basesoc_timer_zero_pending;
input [1:0] builder_wishbone2axi0_state;
input [1:0] builder_wishbone2axi1_state;
input [1:0] main_basesoc_reset_storage;
output main_basesoc_dbus_stb;
output main_basesoc_dbus_we;
output n14757_38;
output _zz_execute_SRC1_1_9;
output n24506_4;
output n17969_8;
output [2:0] main_basesoc_ibus_adr;
output [2:0] _zz_dBusWishbone_ADR;
output [29:3] main_basesoc_dbus_adr;
output [4:2] toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address;
output [31:0] main_basesoc_dbus_dat_w;
output [3:0] toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask;
output _zz_execute_SRC1_2;
output _zz_execute_SRC1_29;
output _zz_execute_SRC1_30;
output [0:0] _zz_execute_SRC2_4;
output [31:5] lineLoader_address;
wire n11_4;
wire n21_3;
wire n12_3;
wire n20_3;
wire n13_3;
wire n19_3;
wire n14_3;
wire n18_3;
wire n15_3;
wire n17_3;
wire n30_3;
wire n3_5;
wire n29_3;
wire n4_3;
wire n28_3;
wire n5_3;
wire n27_3;
wire n6_3;
wire n26_3;
wire n7_3;
wire n25_3;
wire n8_3;
wire n24_3;
wire n9_3;
wire n23_3;
wire n10_3;
wire n22_3;
wire n3_6;
wire n4_4;
wire n5_4;
wire n6_4;
wire n7_4;
wire n8_4;
wire n9_4;
wire n10_4;
wire _zz_execute_SRC2_4_4_6;
wire _zz_execute_SRC2_4_4_7;
wire _zz_execute_SRC2_4_3_6;
wire _zz_execute_SRC2_4_3_7;
wire _zz_execute_SRC2_4_2_6;
wire _zz_execute_SRC2_4_2_7;
wire _zz__zz_decode_IS_RS2_SIGNED_4;
wire _zz__zz_decode_IS_RS2_SIGNED_15;
wire _zz__zz_decode_IS_RS2_SIGNED_55;
wire _zz__zz_decode_IS_RS2_SIGNED_97;
wire _zz__zz_decode_IS_RS2_SIGNED_110;
wire execute_BRANCH_DO;
wire decode_SRC2_FORCE_ZERO;
wire n17460_4;
wire when_Fetcher_l160;
wire n12955_3;
wire n13040_3;
wire n13041_3;
wire n13042_3;
wire n13043_3;
wire n13044_3;
wire n13045_3;
wire n13046_3;
wire n13047_3;
wire n13048_3;
wire n13049_3;
wire n13050_3;
wire n13051_3;
wire toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid;
wire toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr;
wire HazardSimplePlugin_writeBackWrites_valid;
wire n24913_3;
wire when_MulDivIterativePlugin_l126;
wire iBus_cmd_ready;
wire _zz_dBus_cmd_ready;
wire n17810_3;
wire n17813_3;
wire n17815_4;
wire n24444_3;
wire n17857_5;
wire n17858_4;
wire n24471_3;
wire n24474_3;
wire n24511_3;
wire n24516_3;
wire n24517_3;
wire n24521_3;
wire n24524_3;
wire n18807_4;
wire n18808_4;
wire n18809_4;
wire n18810_4;
wire n18811_4;
wire n18812_4;
wire n18813_4;
wire n18814_4;
wire n18815_4;
wire n18816_4;
wire n18817_4;
wire n18818_4;
wire n18819_4;
wire n18820_4;
wire n18821_4;
wire n18822_4;
wire n18823_4;
wire n18824_4;
wire n18825_4;
wire n18826_4;
wire n18827_4;
wire n18828_4;
wire n18829_4;
wire n18830_4;
wire n18831_4;
wire n18832_4;
wire n18833_4;
wire n18834_4;
wire n18835_4;
wire n18836_4;
wire n18837_4;
wire n18877_5;
wire n18910_4;
wire n19151_3;
wire n19152_3;
wire n19153_3;
wire n19154_3;
wire n19155_3;
wire n19156_3;
wire n19157_3;
wire n19158_3;
wire n19159_3;
wire n19160_3;
wire n19161_3;
wire n19162_3;
wire n19163_3;
wire n19164_3;
wire n19165_3;
wire n19166_3;
wire n19167_3;
wire n19168_3;
wire n19169_3;
wire n19170_3;
wire n19171_3;
wire n19172_3;
wire n19173_3;
wire n19174_3;
wire n19175_3;
wire n19176_3;
wire n19177_3;
wire n19178_3;
wire n19179_3;
wire n19180_3;
wire n19345_3;
wire n19346_3;
wire n19347_3;
wire n19348_3;
wire n19349_3;
wire n19350_3;
wire n19351_3;
wire n19352_3;
wire n19353_3;
wire n19354_3;
wire n19355_3;
wire n19356_3;
wire n19357_3;
wire n19358_3;
wire n19359_3;
wire n19360_3;
wire n19361_3;
wire n19362_3;
wire n19363_3;
wire n19364_3;
wire n19365_3;
wire n19366_3;
wire n19367_3;
wire n19368_3;
wire n19369_3;
wire n19370_3;
wire n19371_3;
wire n19372_3;
wire n19373_3;
wire n19374_3;
wire n19375_3;
wire n19376_3;
wire n24749_4;
wire n19646_3;
wire n20595_7;
wire n20599_5;
wire n20605_7;
wire n20610_6;
wire n20616_7;
wire n20622_7;
wire n20628_7;
wire n20635_8;
wire n20642_8;
wire n20650_9;
wire n24846_3;
wire _zz_execute_SRC2_4_31_8;
wire _zz_execute_SRC2_4_30_8;
wire _zz_execute_SRC2_4_29_8;
wire _zz_execute_SRC2_4_28_8;
wire _zz_execute_SRC2_4_27_8;
wire _zz_execute_SRC2_4_26_8;
wire _zz_execute_SRC2_4_25_8;
wire _zz_execute_SRC2_4_24_8;
wire _zz_execute_SRC2_4_23_8;
wire _zz_execute_SRC2_4_22_8;
wire _zz_execute_SRC2_4_21_8;
wire _zz_execute_SRC2_4_20_8;
wire _zz_execute_SRC2_4_19_8;
wire _zz_execute_SRC2_4_18_8;
wire _zz_execute_SRC2_4_17_8;
wire _zz_execute_SRC2_4_16_8;
wire _zz_execute_SRC2_4_15_8;
wire _zz_execute_SRC2_4_14_8;
wire _zz_execute_SRC2_4_13_8;
wire _zz_execute_SRC2_4_12_8;
wire _zz_execute_SRC2_4_11_8;
wire _zz_execute_SRC2_4_10_8;
wire _zz_execute_SRC2_4_9_8;
wire _zz_execute_SRC2_4_8_8;
wire _zz_execute_SRC2_4_7_8;
wire _zz_execute_SRC2_4_6_8;
wire _zz_execute_SRC2_4_5_9;
wire _zz__zz_decode_IS_RS2_SIGNED_86;
wire _zz__zz_decode_IS_RS2_SIGNED_125;
wire n18221_4;
wire n18225_4;
wire n20653_4;
wire n18959_4;
wire decode_to_execute_PC_31_6;
wire n20089_4;
wire IBusCachedPlugin_decodePrediction_cmd_hadBranch_7;
wire n20176_4;
wire _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_8;
wire memory_arbitration_isValid_8;
wire writeBack_arbitration_isValid_8;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_8;
wire CsrPlugin_interrupt_code_3_6;
wire n19634_7;
wire n19632_7;
wire n19630_7;
wire n19628_7;
wire n19626_7;
wire n19624_7;
wire n19622_7;
wire n19620_7;
wire n19618_7;
wire n19614_7;
wire n19611_7;
wire n19610_7;
wire n19608_7;
wire n19606_5;
wire _zz_memory_DivPlugin_div_result_3_0_8;
wire execute_FullBarrelShifterPlugin_reversed_0_578;
wire n19181_5;
wire n19182_5;
wire n17865_5;
wire n17863_5;
wire n17462_5;
wire _zz_execute_SRC1_0_10;
wire _zz_execute_SRC1_3_9;
wire _zz_execute_SRC1_4_9;
wire n17968_6;
wire n17967_6;
wire CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack;
wire CsrPlugin_exceptionPortCtrl_exceptionValids_decode;
wire n17845_6;
wire toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready;
wire lastStageRegFileWrite_valid;
wire n18879_8;
wire n18880_8;
wire n18881_8;
wire n18882_8;
wire n18883_8;
wire n18884_8;
wire n18885_8;
wire n18886_8;
wire n18887_8;
wire n18888_8;
wire n18889_8;
wire n18890_8;
wire n18891_8;
wire n18892_8;
wire n18893_8;
wire n18894_8;
wire n18895_8;
wire n18896_8;
wire n18897_8;
wire n18898_8;
wire n18899_8;
wire n18900_8;
wire n18901_8;
wire n18902_8;
wire n18903_8;
wire n18904_8;
wire n18905_8;
wire n18906_8;
wire n18907_8;
wire n18908_8;
wire n18909_8;
wire n17952_4;
wire _zz__zz_decode_IS_RS2_SIGNED_3_0_6;
wire _zz__zz_decode_IS_RS2_SIGNED_3_0_7;
wire _zz__zz_decode_IS_RS2_SIGNED_15_7;
wire _zz__zz_decode_IS_RS2_SIGNED_42_12_4;
wire _zz__zz_decode_IS_RS2_SIGNED_55_4;
wire _zz__zz_decode_IS_RS2_SIGNED_113_0_4;
wire execute_BRANCH_DO_4;
wire execute_BRANCH_DO_5;
wire _zz_decode_RS2_31_4;
wire _zz_decode_RS2_31_5;
wire _zz_decode_RS2_31_6;
wire _zz_decode_RS2_30_4;
wire _zz_decode_RS2_30_5;
wire _zz_decode_RS2_29_4;
wire _zz_decode_RS2_29_5;
wire _zz_decode_RS2_28_4;
wire _zz_decode_RS2_28_5;
wire _zz_decode_RS2_27_4;
wire _zz_decode_RS2_27_5;
wire _zz_decode_RS2_26_4;
wire _zz_decode_RS2_26_5;
wire _zz_decode_RS2_25_4;
wire _zz_decode_RS2_25_5;
wire _zz_decode_RS2_24_4;
wire _zz_decode_RS2_24_5;
wire _zz_decode_RS2_23_4;
wire _zz_decode_RS2_23_5;
wire _zz_decode_RS2_22_4;
wire _zz_decode_RS2_22_5;
wire _zz_decode_RS2_21_4;
wire _zz_decode_RS2_21_5;
wire _zz_decode_RS2_20_4;
wire _zz_decode_RS2_20_5;
wire _zz_decode_RS2_19_4;
wire _zz_decode_RS2_19_5;
wire _zz_decode_RS2_18_4;
wire _zz_decode_RS2_18_5;
wire _zz_decode_RS2_17_4;
wire _zz_decode_RS2_17_5;
wire _zz_decode_RS2_16_4;
wire _zz_decode_RS2_16_5;
wire _zz_decode_RS2_15_4;
wire _zz_decode_RS2_15_5;
wire _zz_decode_RS2_14_4;
wire _zz_decode_RS2_14_5;
wire _zz_decode_RS2_13_4;
wire _zz_decode_RS2_13_5;
wire _zz_decode_RS2_12_4;
wire _zz_decode_RS2_12_5;
wire _zz_decode_RS2_11_4;
wire _zz_decode_RS2_11_5;
wire _zz_decode_RS2_10_4;
wire _zz_decode_RS2_10_5;
wire _zz_decode_RS2_9_4;
wire _zz_decode_RS2_9_5;
wire _zz_decode_RS2_8_4;
wire _zz_decode_RS2_8_5;
wire _zz_decode_RS2_7_4;
wire _zz_decode_RS2_7_5;
wire _zz_decode_RS2_6_4;
wire _zz_decode_RS2_6_5;
wire _zz_decode_RS2_5_4;
wire _zz_decode_RS2_5_5;
wire _zz_decode_RS2_4_4;
wire _zz_decode_RS2_4_5;
wire _zz_decode_RS2_3_4;
wire _zz_decode_RS2_3_5;
wire _zz_decode_RS2_2_4;
wire _zz_decode_RS2_2_5;
wire _zz_decode_RS2_1_4;
wire _zz_decode_RS2_1_5;
wire _zz_decode_RS2_0_4;
wire _zz_decode_RS2_0_5;
wire decode_RS2_31_5;
wire decode_RS2_31_6;
wire decode_RS2_30_5;
wire decode_RS2_29_5;
wire decode_RS2_28_5;
wire decode_RS2_27_5;
wire decode_RS2_26_5;
wire decode_RS2_25_5;
wire decode_RS2_24_5;
wire decode_RS2_23_5;
wire decode_RS2_22_5;
wire decode_RS2_21_5;
wire decode_RS2_20_5;
wire decode_RS2_19_5;
wire decode_RS2_18_5;
wire decode_RS2_17_5;
wire decode_RS2_16_5;
wire decode_RS2_15_5;
wire decode_RS2_14_5;
wire decode_RS2_13_5;
wire decode_RS2_12_5;
wire decode_RS2_11_5;
wire decode_RS2_10_5;
wire decode_RS2_9_5;
wire decode_RS2_8_5;
wire decode_RS2_7_5;
wire decode_RS2_6_5;
wire decode_RS2_5_5;
wire decode_RS2_4_5;
wire decode_RS2_3_5;
wire decode_RS2_2_5;
wire decode_RS2_1_5;
wire decode_RS2_0_5;
wire decode_RS1_31_5;
wire decode_RS1_31_6;
wire decode_RS1_30_5;
wire decode_RS1_29_5;
wire decode_RS1_28_5;
wire decode_RS1_27_5;
wire decode_RS1_26_5;
wire decode_RS1_25_5;
wire decode_RS1_24_5;
wire decode_RS1_23_5;
wire decode_RS1_22_5;
wire decode_RS1_21_5;
wire decode_RS1_20_5;
wire decode_RS1_19_5;
wire decode_RS1_18_5;
wire decode_RS1_17_5;
wire decode_RS1_16_5;
wire decode_RS1_15_5;
wire decode_RS1_14_5;
wire decode_RS1_13_5;
wire decode_RS1_12_5;
wire decode_RS1_11_5;
wire decode_RS1_10_5;
wire decode_RS1_9_5;
wire decode_RS1_8_5;
wire decode_RS1_7_5;
wire decode_RS1_6_5;
wire decode_RS1_5_5;
wire decode_RS1_4_5;
wire decode_RS1_3_5;
wire decode_RS1_2_5;
wire decode_RS1_1_5;
wire decode_RS1_0_5;
wire _zz_decode_RS2_1_31_4;
wire _zz_decode_RS2_1_30_4;
wire _zz_decode_RS2_1_29_4;
wire _zz_decode_RS2_1_28_4;
wire _zz_decode_RS2_1_27_4;
wire _zz_decode_RS2_1_26_4;
wire _zz_decode_RS2_1_25_4;
wire _zz_decode_RS2_1_24_4;
wire _zz_decode_RS2_1_23_4;
wire _zz_decode_RS2_1_22_4;
wire _zz_decode_RS2_1_21_4;
wire _zz_decode_RS2_1_20_4;
wire _zz_decode_RS2_1_19_4;
wire _zz_decode_RS2_1_18_4;
wire _zz_decode_RS2_1_17_4;
wire _zz_decode_RS2_1_16_4;
wire _zz_decode_RS2_1_15_4;
wire _zz_decode_RS2_1_14_4;
wire _zz_decode_RS2_1_13_4;
wire _zz_decode_RS2_1_12_4;
wire _zz_decode_RS2_1_11_4;
wire _zz_decode_RS2_1_10_4;
wire _zz_decode_RS2_1_9_4;
wire _zz_decode_RS2_1_8_4;
wire _zz_decode_RS2_1_7_4;
wire _zz_decode_RS2_1_6_4;
wire _zz_decode_RS2_1_5_4;
wire _zz_decode_RS2_1_4_4;
wire _zz_decode_RS2_1_3_4;
wire _zz_decode_RS2_1_2_4;
wire _zz_decode_RS2_1_1_4;
wire _zz_decode_RS2_1_0_4;
wire decode_INSTRUCTION_ANTICIPATED_24_6;
wire _zz_decode_RS2_2_31_5;
wire _zz_decode_RS2_2_30_5;
wire _zz_decode_RS2_2_29_5;
wire _zz_decode_RS2_2_28_5;
wire _zz_decode_RS2_2_27_5;
wire _zz_decode_RS2_2_26_5;
wire _zz_decode_RS2_2_25_5;
wire _zz_decode_RS2_2_24_5;
wire _zz_decode_RS2_2_23_5;
wire _zz_decode_RS2_2_22_5;
wire _zz_decode_RS2_2_21_5;
wire _zz_decode_RS2_2_20_5;
wire _zz_decode_RS2_2_19_5;
wire _zz_decode_RS2_2_18_5;
wire _zz_decode_RS2_2_17_5;
wire _zz_decode_RS2_2_16_5;
wire _zz_decode_RS2_2_15_5;
wire _zz_decode_RS2_2_14_5;
wire _zz_decode_RS2_2_13_5;
wire _zz_decode_RS2_2_12_5;
wire _zz_decode_RS2_2_11_5;
wire _zz_decode_RS2_2_10_5;
wire _zz_decode_RS2_2_9_5;
wire _zz_decode_RS2_2_8_5;
wire _zz_decode_RS2_2_7_5;
wire _zz_decode_RS2_2_6_5;
wire _zz_decode_RS2_2_5_5;
wire _zz_decode_RS2_2_4_5;
wire _zz_decode_RS2_2_3_5;
wire _zz_decode_RS2_2_2_5;
wire _zz_decode_RS2_2_1_5;
wire _zz_decode_RS2_2_0_5;
wire IBusCachedPlugin_fetchPc_output_fire_4;
wire IBusCachedPlugin_fetchPc_output_fire_5;
wire IBusCachedPlugin_fetchPc_pc_31_4;
wire IBusCachedPlugin_fetchPc_pc_31_5;
wire IBusCachedPlugin_fetchPc_pc_30_4;
wire IBusCachedPlugin_fetchPc_pc_30_5;
wire IBusCachedPlugin_fetchPc_pc_30_6;
wire IBusCachedPlugin_fetchPc_pc_29_4;
wire IBusCachedPlugin_fetchPc_pc_29_5;
wire IBusCachedPlugin_fetchPc_pc_28_4;
wire IBusCachedPlugin_fetchPc_pc_28_5;
wire IBusCachedPlugin_fetchPc_pc_27_4;
wire IBusCachedPlugin_fetchPc_pc_27_5;
wire IBusCachedPlugin_fetchPc_pc_26_4;
wire IBusCachedPlugin_fetchPc_pc_26_5;
wire IBusCachedPlugin_fetchPc_pc_25_4;
wire IBusCachedPlugin_fetchPc_pc_25_5;
wire IBusCachedPlugin_fetchPc_pc_24_4;
wire IBusCachedPlugin_fetchPc_pc_24_5;
wire IBusCachedPlugin_fetchPc_pc_23_4;
wire IBusCachedPlugin_fetchPc_pc_23_5;
wire IBusCachedPlugin_fetchPc_pc_22_4;
wire IBusCachedPlugin_fetchPc_pc_22_5;
wire IBusCachedPlugin_fetchPc_pc_21_4;
wire IBusCachedPlugin_fetchPc_pc_21_5;
wire IBusCachedPlugin_fetchPc_pc_20_4;
wire IBusCachedPlugin_fetchPc_pc_20_5;
wire IBusCachedPlugin_fetchPc_pc_19_4;
wire IBusCachedPlugin_fetchPc_pc_19_5;
wire IBusCachedPlugin_fetchPc_pc_18_4;
wire IBusCachedPlugin_fetchPc_pc_18_5;
wire IBusCachedPlugin_fetchPc_pc_17_4;
wire IBusCachedPlugin_fetchPc_pc_17_5;
wire IBusCachedPlugin_fetchPc_pc_16_4;
wire IBusCachedPlugin_fetchPc_pc_16_5;
wire IBusCachedPlugin_fetchPc_pc_16_6;
wire IBusCachedPlugin_fetchPc_pc_15_4;
wire IBusCachedPlugin_fetchPc_pc_15_5;
wire IBusCachedPlugin_fetchPc_pc_14_4;
wire IBusCachedPlugin_fetchPc_pc_14_5;
wire IBusCachedPlugin_fetchPc_pc_14_6;
wire IBusCachedPlugin_fetchPc_pc_13_4;
wire IBusCachedPlugin_fetchPc_pc_13_5;
wire IBusCachedPlugin_fetchPc_pc_12_4;
wire IBusCachedPlugin_fetchPc_pc_12_5;
wire IBusCachedPlugin_fetchPc_pc_11_8;
wire IBusCachedPlugin_fetchPc_pc_11_9;
wire IBusCachedPlugin_fetchPc_pc_10_8;
wire IBusCachedPlugin_fetchPc_pc_10_9;
wire IBusCachedPlugin_fetchPc_pc_9_8;
wire IBusCachedPlugin_fetchPc_pc_9_9;
wire IBusCachedPlugin_fetchPc_pc_8_8;
wire IBusCachedPlugin_fetchPc_pc_8_9;
wire IBusCachedPlugin_fetchPc_pc_7_8;
wire IBusCachedPlugin_fetchPc_pc_7_9;
wire IBusCachedPlugin_fetchPc_pc_6_8;
wire IBusCachedPlugin_fetchPc_pc_6_9;
wire IBusCachedPlugin_fetchPc_pc_5_8;
wire IBusCachedPlugin_fetchPc_pc_5_9;
wire IBusCachedPlugin_fetchPc_pc_4_6;
wire IBusCachedPlugin_fetchPc_pc_4_7;
wire IBusCachedPlugin_fetchPc_pc_3_6;
wire IBusCachedPlugin_fetchPc_pc_3_7;
wire IBusCachedPlugin_fetchPc_pc_2_6;
wire IBusCachedPlugin_fetchPc_pc_2_7;
wire HazardSimplePlugin_writeBackWrites_valid_5;
wire execute_BranchPlugin_branch_src2_19_4;
wire execute_BranchPlugin_branch_src2_19_5;
wire execute_BranchPlugin_branch_src2_11_4;
wire execute_BranchPlugin_branch_src2_4_4;
wire execute_BranchPlugin_branch_src2_4_5;
wire execute_BranchPlugin_branch_src2_2_4;
wire when_CsrPlugin_l1390_4;
wire n24913_4;
wire when_MulDivIterativePlugin_l126_5;
wire iBus_cmd_ready_4;
wire _zz_dBus_cmd_ready_4;
wire n17810_4;
wire n17813_4;
wire n17857_6;
wire n24524_4;
wire n24524_5;
wire n18807_5;
wire n18910_5;
wire n19151_4;
wire n19345_4;
wire n19346_4;
wire n19347_4;
wire n19348_4;
wire n19349_4;
wire n19350_4;
wire n19351_4;
wire n19352_4;
wire n19353_4;
wire n19354_4;
wire n19355_4;
wire n19356_4;
wire n19357_4;
wire n19358_4;
wire n19359_4;
wire n19360_4;
wire n19361_4;
wire n19362_4;
wire n19363_4;
wire n19364_4;
wire n19365_4;
wire n19366_4;
wire n19367_4;
wire n19368_4;
wire n19369_4;
wire n19370_4;
wire n19372_4;
wire n19373_4;
wire n19374_4;
wire n19646_4;
wire n19646_5;
wire n19646_6;
wire n20595_8;
wire n20599_6;
wire n20605_8;
wire n20605_9;
wire n20616_8;
wire n20616_9;
wire n20616_10;
wire n20628_8;
wire _zz_execute_SHIFT_RIGHT_1_6_3;
wire _zz_execute_SHIFT_RIGHT_1_6_4;
wire _zz_execute_SHIFT_RIGHT_1_7_3;
wire _zz_execute_SHIFT_RIGHT_1_7_4;
wire _zz_execute_SHIFT_RIGHT_1_8_3;
wire _zz_execute_SHIFT_RIGHT_1_8_4;
wire _zz_execute_SHIFT_RIGHT_1_8_5;
wire _zz_execute_SHIFT_RIGHT_1_9_3;
wire _zz_execute_SHIFT_RIGHT_1_9_4;
wire _zz_execute_SHIFT_RIGHT_1_9_5;
wire _zz_execute_SHIFT_RIGHT_1_10_3;
wire _zz_execute_SHIFT_RIGHT_1_10_4;
wire _zz_execute_SHIFT_RIGHT_1_11_3;
wire _zz_execute_SHIFT_RIGHT_1_11_4;
wire _zz_execute_SHIFT_RIGHT_1_11_5;
wire _zz_execute_SHIFT_RIGHT_1_12_4;
wire _zz_execute_SHIFT_RIGHT_1_13_4;
wire _zz_execute_SHIFT_RIGHT_1_14_3;
wire _zz_execute_SHIFT_RIGHT_1_14_4;
wire _zz_execute_SHIFT_RIGHT_1_15_3;
wire _zz_execute_SHIFT_RIGHT_1_15_4;
wire _zz_execute_SHIFT_RIGHT_1_16_3;
wire _zz_execute_SHIFT_RIGHT_1_17_3;
wire _zz_execute_SHIFT_RIGHT_1_18_3;
wire _zz_execute_SHIFT_RIGHT_1_19_3;
wire _zz_execute_SHIFT_RIGHT_1_20_3;
wire _zz_execute_SHIFT_RIGHT_1_21_3;
wire _zz_execute_SHIFT_RIGHT_1_28_3;
wire _zz_execute_SHIFT_RIGHT_1_28_4;
wire _zz_execute_SHIFT_RIGHT_1_29_3;
wire _zz_execute_SHIFT_RIGHT_1_30_3;
wire _zz_execute_SRC2_4_31_9;
wire _zz_execute_SRC2_4_30_9;
wire _zz_execute_SRC2_4_29_9;
wire _zz_execute_SRC2_4_28_9;
wire _zz_execute_SRC2_4_27_9;
wire _zz_execute_SRC2_4_26_9;
wire _zz_execute_SRC2_4_25_9;
wire _zz_execute_SRC2_4_24_9;
wire _zz_execute_SRC2_4_23_9;
wire _zz_execute_SRC2_4_22_9;
wire _zz_execute_SRC2_4_21_9;
wire _zz_execute_SRC2_4_20_9;
wire _zz_execute_SRC2_4_19_9;
wire _zz_execute_SRC2_4_18_9;
wire _zz_execute_SRC2_4_17_9;
wire _zz_execute_SRC2_4_16_9;
wire _zz_execute_SRC2_4_15_9;
wire _zz_execute_SRC2_4_14_9;
wire _zz_execute_SRC2_4_13_9;
wire _zz_execute_SRC2_4_12_9;
wire _zz_execute_SRC2_4_11_9;
wire _zz_execute_SRC2_4_10_9;
wire _zz_execute_SRC2_4_9_9;
wire _zz_execute_SRC2_4_8_9;
wire _zz_execute_SRC2_4_7_9;
wire _zz_execute_SRC2_4_6_9;
wire _zz_execute_SRC2_4_5_10;
wire _zz_execute_SRC2_4_1_12;
wire _zz_execute_SRC2_4_0_12;
wire decode_to_execute_PC_31_7;
wire memory_to_writeBack_INSTRUCTION_29_7;
wire decode_REGFILE_WRITE_VALID_6;
wire n20176_5;
wire _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_9;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9;
wire _zz_execute_MEMORY_STORE_DATA_RF_31_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_30_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_29_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_28_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_27_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_26_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_25_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_24_12;
wire n19635_8;
wire n19631_8;
wire n19629_8;
wire n19627_8;
wire n19625_8;
wire n19623_8;
wire n19621_8;
wire n19617_8;
wire n19616_8;
wire n19615_8;
wire n19613_8;
wire n19612_8;
wire n19609_8;
wire n19607_8;
wire _zz_memory_DivPlugin_div_result_3_1_9;
wire _zz_memory_DivPlugin_div_result_3_2_10;
wire _zz_memory_DivPlugin_div_result_3_3_10;
wire _zz_memory_DivPlugin_div_result_3_4_10;
wire _zz_memory_DivPlugin_div_result_3_5_10;
wire _zz_memory_DivPlugin_div_result_3_6_10;
wire _zz_memory_DivPlugin_div_result_3_7_10;
wire _zz_memory_DivPlugin_div_result_3_8_10;
wire _zz_memory_DivPlugin_div_result_3_9_9;
wire _zz_memory_DivPlugin_div_result_3_9_10;
wire _zz_memory_DivPlugin_div_result_3_10_9;
wire _zz_memory_DivPlugin_div_result_3_10_10;
wire _zz_memory_DivPlugin_div_result_3_11_9;
wire _zz_memory_DivPlugin_div_result_3_11_10;
wire _zz_memory_DivPlugin_div_result_3_12_9;
wire _zz_memory_DivPlugin_div_result_3_12_10;
wire _zz_memory_DivPlugin_div_result_3_13_9;
wire _zz_memory_DivPlugin_div_result_3_13_10;
wire _zz_memory_DivPlugin_div_result_3_14_9;
wire _zz_memory_DivPlugin_div_result_3_14_10;
wire _zz_memory_DivPlugin_div_result_3_15_9;
wire _zz_memory_DivPlugin_div_result_3_15_10;
wire _zz_memory_DivPlugin_div_result_3_16_9;
wire _zz_memory_DivPlugin_div_result_3_16_10;
wire _zz_memory_DivPlugin_div_result_3_17_9;
wire _zz_memory_DivPlugin_div_result_3_17_10;
wire _zz_memory_DivPlugin_div_result_3_18_9;
wire _zz_memory_DivPlugin_div_result_3_18_10;
wire _zz_memory_DivPlugin_div_result_3_19_9;
wire _zz_memory_DivPlugin_div_result_3_19_10;
wire _zz_memory_DivPlugin_div_result_3_20_9;
wire _zz_memory_DivPlugin_div_result_3_20_10;
wire _zz_memory_DivPlugin_div_result_3_21_9;
wire _zz_memory_DivPlugin_div_result_3_21_10;
wire _zz_memory_DivPlugin_div_result_3_22_9;
wire _zz_memory_DivPlugin_div_result_3_22_10;
wire _zz_memory_DivPlugin_div_result_3_23_9;
wire _zz_memory_DivPlugin_div_result_3_23_10;
wire _zz_memory_DivPlugin_div_result_3_24_9;
wire _zz_memory_DivPlugin_div_result_3_24_10;
wire _zz_memory_DivPlugin_div_result_3_25_9;
wire _zz_memory_DivPlugin_div_result_3_25_10;
wire _zz_memory_DivPlugin_div_result_3_26_9;
wire _zz_memory_DivPlugin_div_result_3_26_10;
wire _zz_memory_DivPlugin_div_result_3_27_9;
wire _zz_memory_DivPlugin_div_result_3_27_10;
wire _zz_memory_DivPlugin_div_result_3_28_9;
wire _zz_memory_DivPlugin_div_result_3_28_10;
wire _zz_memory_DivPlugin_div_result_3_29_9;
wire _zz_memory_DivPlugin_div_result_3_29_10;
wire _zz_memory_DivPlugin_div_result_3_30_9;
wire _zz_memory_DivPlugin_div_result_3_30_10;
wire _zz_memory_DivPlugin_div_result_3_31_7;
wire execute_FullBarrelShifterPlugin_reversed_0_579;
wire execute_FullBarrelShifterPlugin_reversed_0_580;
wire execute_FullBarrelShifterPlugin_reversed_0_581;
wire n17865_6;
wire n17845_7;
wire toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_6;
wire _zz_execute_SHIFT_RIGHT_1_1_7;
wire _zz_execute_SHIFT_RIGHT_1_1_8;
wire _zz_execute_SHIFT_RIGHT_1_2_7;
wire _zz_execute_SHIFT_RIGHT_1_3_7;
wire _zz_execute_SHIFT_RIGHT_1_3_8;
wire _zz_execute_SHIFT_RIGHT_1_4_7;
wire _zz_execute_SHIFT_RIGHT_1_4_8;
wire _zz_execute_SHIFT_RIGHT_1_5_7;
wire _zz__zz_decode_IS_RS2_SIGNED_15_8;
wire _zz__zz_decode_IS_RS2_SIGNED_55_5;
wire execute_BRANCH_DO_6;
wire _zz_decode_RS2_31_7;
wire _zz_decode_RS2_31_8;
wire _zz_decode_RS2_31_9;
wire _zz_decode_RS2_31_10;
wire _zz_decode_RS2_30_6;
wire _zz_decode_RS2_30_7;
wire _zz_decode_RS2_30_8;
wire _zz_decode_RS2_29_6;
wire _zz_decode_RS2_29_7;
wire _zz_decode_RS2_29_8;
wire _zz_decode_RS2_28_6;
wire _zz_decode_RS2_28_7;
wire _zz_decode_RS2_28_8;
wire _zz_decode_RS2_27_6;
wire _zz_decode_RS2_27_7;
wire _zz_decode_RS2_27_8;
wire _zz_decode_RS2_26_6;
wire _zz_decode_RS2_26_7;
wire _zz_decode_RS2_26_8;
wire _zz_decode_RS2_25_6;
wire _zz_decode_RS2_25_7;
wire _zz_decode_RS2_25_8;
wire _zz_decode_RS2_24_6;
wire _zz_decode_RS2_24_7;
wire _zz_decode_RS2_24_8;
wire _zz_decode_RS2_23_6;
wire _zz_decode_RS2_23_7;
wire _zz_decode_RS2_23_8;
wire _zz_decode_RS2_22_6;
wire _zz_decode_RS2_22_7;
wire _zz_decode_RS2_22_8;
wire _zz_decode_RS2_21_6;
wire _zz_decode_RS2_21_7;
wire _zz_decode_RS2_21_8;
wire _zz_decode_RS2_20_6;
wire _zz_decode_RS2_20_7;
wire _zz_decode_RS2_20_8;
wire _zz_decode_RS2_19_6;
wire _zz_decode_RS2_19_7;
wire _zz_decode_RS2_19_8;
wire _zz_decode_RS2_18_6;
wire _zz_decode_RS2_18_7;
wire _zz_decode_RS2_18_8;
wire _zz_decode_RS2_17_6;
wire _zz_decode_RS2_17_7;
wire _zz_decode_RS2_17_8;
wire _zz_decode_RS2_16_6;
wire _zz_decode_RS2_16_7;
wire _zz_decode_RS2_16_8;
wire _zz_decode_RS2_15_6;
wire _zz_decode_RS2_15_7;
wire _zz_decode_RS2_15_8;
wire _zz_decode_RS2_14_6;
wire _zz_decode_RS2_14_7;
wire _zz_decode_RS2_14_8;
wire _zz_decode_RS2_13_6;
wire _zz_decode_RS2_13_7;
wire _zz_decode_RS2_13_8;
wire _zz_decode_RS2_12_6;
wire _zz_decode_RS2_12_7;
wire _zz_decode_RS2_12_8;
wire _zz_decode_RS2_11_6;
wire _zz_decode_RS2_11_7;
wire _zz_decode_RS2_11_8;
wire _zz_decode_RS2_11_9;
wire _zz_decode_RS2_10_6;
wire _zz_decode_RS2_10_7;
wire _zz_decode_RS2_9_6;
wire _zz_decode_RS2_9_7;
wire _zz_decode_RS2_8_6;
wire _zz_decode_RS2_8_7;
wire _zz_decode_RS2_7_6;
wire _zz_decode_RS2_7_7;
wire _zz_decode_RS2_7_8;
wire _zz_decode_RS2_6_6;
wire _zz_decode_RS2_6_7;
wire _zz_decode_RS2_5_6;
wire _zz_decode_RS2_5_7;
wire _zz_decode_RS2_4_6;
wire _zz_decode_RS2_4_7;
wire _zz_decode_RS2_3_6;
wire _zz_decode_RS2_3_7;
wire _zz_decode_RS2_2_6;
wire _zz_decode_RS2_2_7;
wire _zz_decode_RS2_2_8;
wire _zz_decode_RS2_1_6;
wire _zz_decode_RS2_1_7;
wire _zz_decode_RS2_1_8;
wire _zz_decode_RS2_0_6;
wire _zz_decode_RS2_0_7;
wire _zz_decode_RS2_0_8;
wire decode_RS2_31_7;
wire decode_RS2_31_8;
wire decode_RS2_30_6;
wire decode_RS2_29_6;
wire decode_RS2_28_6;
wire decode_RS2_27_6;
wire decode_RS2_26_6;
wire decode_RS2_25_6;
wire decode_RS2_24_6;
wire decode_RS2_23_6;
wire decode_RS2_22_6;
wire decode_RS2_21_6;
wire decode_RS2_20_6;
wire decode_RS2_19_6;
wire decode_RS2_18_6;
wire decode_RS2_17_6;
wire decode_RS2_16_6;
wire decode_RS2_15_6;
wire decode_RS2_14_6;
wire decode_RS2_13_6;
wire decode_RS2_12_6;
wire decode_RS2_11_6;
wire decode_RS2_10_6;
wire decode_RS2_9_6;
wire decode_RS2_8_6;
wire decode_RS2_7_6;
wire decode_RS2_6_6;
wire decode_RS2_5_6;
wire decode_RS2_4_6;
wire decode_RS2_3_6;
wire decode_RS2_2_6;
wire decode_RS2_1_6;
wire decode_RS2_0_6;
wire decode_RS1_31_7;
wire decode_RS1_31_8;
wire decode_RS1_30_6;
wire decode_RS1_29_6;
wire decode_RS1_28_6;
wire decode_RS1_27_6;
wire decode_RS1_26_6;
wire decode_RS1_25_6;
wire decode_RS1_24_6;
wire decode_RS1_23_6;
wire decode_RS1_22_6;
wire decode_RS1_21_6;
wire decode_RS1_20_6;
wire decode_RS1_19_6;
wire decode_RS1_18_6;
wire decode_RS1_17_6;
wire decode_RS1_16_6;
wire decode_RS1_15_6;
wire decode_RS1_14_6;
wire decode_RS1_13_6;
wire decode_RS1_12_6;
wire decode_RS1_11_6;
wire decode_RS1_10_6;
wire decode_RS1_9_6;
wire decode_RS1_8_6;
wire decode_RS1_7_6;
wire decode_RS1_6_6;
wire decode_RS1_5_6;
wire decode_RS1_4_6;
wire decode_RS1_3_6;
wire decode_RS1_2_6;
wire decode_RS1_1_6;
wire decode_RS1_0_6;
wire _zz_decode_RS2_1_31_5;
wire _zz_decode_RS2_1_30_5;
wire _zz_decode_RS2_1_29_5;
wire _zz_decode_RS2_1_28_5;
wire _zz_decode_RS2_1_27_5;
wire _zz_decode_RS2_1_26_5;
wire _zz_decode_RS2_1_25_5;
wire _zz_decode_RS2_1_24_5;
wire _zz_decode_RS2_1_23_5;
wire _zz_decode_RS2_1_22_5;
wire _zz_decode_RS2_1_21_5;
wire _zz_decode_RS2_1_20_5;
wire _zz_decode_RS2_1_19_5;
wire _zz_decode_RS2_1_18_5;
wire _zz_decode_RS2_1_17_5;
wire _zz_decode_RS2_1_16_5;
wire _zz_decode_RS2_1_15_5;
wire _zz_decode_RS2_1_14_5;
wire _zz_decode_RS2_1_13_5;
wire _zz_decode_RS2_1_12_5;
wire _zz_decode_RS2_1_11_5;
wire _zz_decode_RS2_1_10_5;
wire _zz_decode_RS2_1_9_5;
wire _zz_decode_RS2_1_8_5;
wire _zz_decode_RS2_1_7_5;
wire _zz_decode_RS2_1_6_5;
wire _zz_decode_RS2_1_5_5;
wire _zz_decode_RS2_1_4_5;
wire _zz_decode_RS2_1_3_5;
wire _zz_decode_RS2_1_2_5;
wire _zz_decode_RS2_1_1_5;
wire _zz_decode_RS2_1_0_5;
wire decode_INSTRUCTION_ANTICIPATED_24_7;
wire decode_INSTRUCTION_ANTICIPATED_24_8;
wire _zz_decode_RS2_2_31_6;
wire _zz_decode_RS2_2_31_7;
wire _zz_decode_RS2_2_30_6;
wire _zz_decode_RS2_2_29_6;
wire _zz_decode_RS2_2_28_6;
wire _zz_decode_RS2_2_27_6;
wire _zz_decode_RS2_2_26_6;
wire _zz_decode_RS2_2_25_6;
wire _zz_decode_RS2_2_24_6;
wire _zz_decode_RS2_2_23_6;
wire _zz_decode_RS2_2_22_6;
wire _zz_decode_RS2_2_21_6;
wire _zz_decode_RS2_2_20_6;
wire _zz_decode_RS2_2_19_6;
wire _zz_decode_RS2_2_18_6;
wire _zz_decode_RS2_2_17_6;
wire _zz_decode_RS2_2_16_6;
wire _zz_decode_RS2_2_15_6;
wire _zz_decode_RS2_2_14_6;
wire _zz_decode_RS2_2_13_6;
wire _zz_decode_RS2_2_12_6;
wire _zz_decode_RS2_2_11_6;
wire _zz_decode_RS2_2_10_6;
wire _zz_decode_RS2_2_9_6;
wire _zz_decode_RS2_2_7_6;
wire _zz_decode_RS2_2_6_6;
wire _zz_decode_RS2_2_5_6;
wire _zz_decode_RS2_2_4_6;
wire _zz_decode_RS2_2_3_6;
wire _zz_decode_RS2_2_2_6;
wire _zz_decode_RS2_2_1_6;
wire _zz_decode_RS2_2_1_7;
wire _zz_decode_RS2_2_0_6;
wire _zz_decode_RS2_2_0_7;
wire IBusCachedPlugin_fetchPc_output_fire_6;
wire IBusCachedPlugin_fetchPc_output_fire_8;
wire IBusCachedPlugin_fetchPc_pc_31_7;
wire IBusCachedPlugin_fetchPc_pc_31_9;
wire IBusCachedPlugin_fetchPc_pc_31_10;
wire IBusCachedPlugin_fetchPc_pc_30_7;
wire IBusCachedPlugin_fetchPc_pc_30_8;
wire IBusCachedPlugin_fetchPc_pc_30_9;
wire IBusCachedPlugin_fetchPc_pc_29_6;
wire IBusCachedPlugin_fetchPc_pc_29_7;
wire IBusCachedPlugin_fetchPc_pc_28_6;
wire IBusCachedPlugin_fetchPc_pc_28_7;
wire IBusCachedPlugin_fetchPc_pc_27_6;
wire IBusCachedPlugin_fetchPc_pc_27_7;
wire IBusCachedPlugin_fetchPc_pc_26_6;
wire IBusCachedPlugin_fetchPc_pc_26_7;
wire IBusCachedPlugin_fetchPc_pc_25_6;
wire IBusCachedPlugin_fetchPc_pc_25_7;
wire IBusCachedPlugin_fetchPc_pc_24_6;
wire IBusCachedPlugin_fetchPc_pc_24_7;
wire IBusCachedPlugin_fetchPc_pc_23_6;
wire IBusCachedPlugin_fetchPc_pc_23_7;
wire IBusCachedPlugin_fetchPc_pc_22_6;
wire IBusCachedPlugin_fetchPc_pc_22_7;
wire IBusCachedPlugin_fetchPc_pc_21_6;
wire IBusCachedPlugin_fetchPc_pc_21_7;
wire IBusCachedPlugin_fetchPc_pc_20_6;
wire IBusCachedPlugin_fetchPc_pc_20_7;
wire IBusCachedPlugin_fetchPc_pc_19_6;
wire IBusCachedPlugin_fetchPc_pc_18_6;
wire IBusCachedPlugin_fetchPc_pc_17_6;
wire IBusCachedPlugin_fetchPc_pc_17_7;
wire IBusCachedPlugin_fetchPc_pc_16_7;
wire IBusCachedPlugin_fetchPc_pc_16_8;
wire IBusCachedPlugin_fetchPc_pc_15_6;
wire IBusCachedPlugin_fetchPc_pc_15_7;
wire IBusCachedPlugin_fetchPc_pc_15_8;
wire IBusCachedPlugin_fetchPc_pc_14_7;
wire IBusCachedPlugin_fetchPc_pc_13_6;
wire IBusCachedPlugin_fetchPc_pc_13_7;
wire IBusCachedPlugin_fetchPc_pc_12_6;
wire IBusCachedPlugin_fetchPc_pc_12_7;
wire IBusCachedPlugin_fetchPc_pc_11_10;
wire IBusCachedPlugin_fetchPc_pc_11_11;
wire IBusCachedPlugin_fetchPc_pc_10_10;
wire IBusCachedPlugin_fetchPc_pc_10_11;
wire IBusCachedPlugin_fetchPc_pc_9_10;
wire IBusCachedPlugin_fetchPc_pc_8_10;
wire IBusCachedPlugin_fetchPc_pc_8_11;
wire IBusCachedPlugin_fetchPc_pc_7_10;
wire IBusCachedPlugin_fetchPc_pc_7_11;
wire IBusCachedPlugin_fetchPc_pc_6_10;
wire IBusCachedPlugin_fetchPc_pc_6_11;
wire IBusCachedPlugin_fetchPc_pc_5_10;
wire IBusCachedPlugin_fetchPc_pc_4_8;
wire IBusCachedPlugin_fetchPc_pc_3_8;
wire IBusCachedPlugin_fetchPc_pc_3_9;
wire IBusCachedPlugin_fetchPc_pc_2_8;
wire when_CsrPlugin_l1390_5;
wire iBus_cmd_ready_5;
wire n24506_5;
wire n19345_5;
wire n19347_5;
wire n19349_5;
wire n19352_5;
wire n19354_5;
wire n19356_5;
wire n19358_5;
wire n19360_5;
wire n19362_5;
wire n19364_5;
wire n19366_5;
wire n19368_5;
wire n19370_5;
wire n19646_7;
wire n19646_8;
wire n19646_9;
wire n20595_9;
wire n20599_8;
wire _zz_execute_SHIFT_RIGHT_1_6_5;
wire _zz_execute_SHIFT_RIGHT_1_6_6;
wire _zz_execute_SHIFT_RIGHT_1_6_7;
wire _zz_execute_SHIFT_RIGHT_1_6_8;
wire _zz_execute_SHIFT_RIGHT_1_7_5;
wire _zz_execute_SHIFT_RIGHT_1_7_6;
wire _zz_execute_SHIFT_RIGHT_1_7_7;
wire _zz_execute_SHIFT_RIGHT_1_7_8;
wire _zz_execute_SHIFT_RIGHT_1_8_6;
wire _zz_execute_SHIFT_RIGHT_1_8_7;
wire _zz_execute_SHIFT_RIGHT_1_8_8;
wire _zz_execute_SHIFT_RIGHT_1_9_6;
wire _zz_execute_SHIFT_RIGHT_1_9_7;
wire _zz_execute_SHIFT_RIGHT_1_9_8;
wire _zz_execute_SHIFT_RIGHT_1_9_9;
wire _zz_execute_SHIFT_RIGHT_1_10_5;
wire _zz_execute_SHIFT_RIGHT_1_10_6;
wire _zz_execute_SHIFT_RIGHT_1_10_7;
wire _zz_execute_SHIFT_RIGHT_1_11_6;
wire _zz_execute_SHIFT_RIGHT_1_11_8;
wire _zz_execute_SHIFT_RIGHT_1_11_9;
wire _zz_execute_SHIFT_RIGHT_1_11_10;
wire _zz_execute_SHIFT_RIGHT_1_12_5;
wire _zz_execute_SHIFT_RIGHT_1_12_6;
wire _zz_execute_SHIFT_RIGHT_1_12_7;
wire _zz_execute_SHIFT_RIGHT_1_13_5;
wire _zz_execute_SHIFT_RIGHT_1_13_6;
wire _zz_execute_SHIFT_RIGHT_1_15_5;
wire _zz_execute_SHIFT_RIGHT_1_20_4;
wire _zz_execute_SHIFT_RIGHT_1_21_4;
wire _zz_execute_SHIFT_RIGHT_1_29_4;
wire decode_to_execute_PC_31_8;
wire memory_to_writeBack_INSTRUCTION_29_8;
wire decode_REGFILE_WRITE_VALID_7;
wire n20176_6;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_10;
wire n19621_9;
wire n19619_9;
wire execute_FullBarrelShifterPlugin_reversed_0_582;
wire execute_FullBarrelShifterPlugin_reversed_0_583;
wire execute_FullBarrelShifterPlugin_reversed_0_585;
wire execute_FullBarrelShifterPlugin_reversed_0_586;
wire _zz_execute_SHIFT_RIGHT_1_1_9;
wire _zz_execute_SHIFT_RIGHT_1_2_8;
wire _zz_execute_SHIFT_RIGHT_1_3_9;
wire _zz_execute_SHIFT_RIGHT_1_4_9;
wire _zz_execute_SHIFT_RIGHT_1_5_8;
wire execute_BRANCH_DO_7;
wire execute_BRANCH_DO_8;
wire _zz_decode_RS2_12_9;
wire _zz_decode_RS2_3_8;
wire _zz_decode_RS2_3_9;
wire _zz_decode_RS2_0_9;
wire decode_RS2_31_9;
wire decode_RS2_31_10;
wire decode_RS2_30_7;
wire decode_RS2_29_7;
wire decode_RS2_28_7;
wire decode_RS2_27_7;
wire decode_RS2_26_7;
wire decode_RS2_25_7;
wire decode_RS2_24_7;
wire decode_RS2_23_7;
wire decode_RS2_22_7;
wire decode_RS2_21_7;
wire decode_RS2_20_7;
wire decode_RS2_19_7;
wire decode_RS2_18_7;
wire decode_RS2_17_7;
wire decode_RS2_16_7;
wire decode_RS2_15_7;
wire decode_RS2_14_7;
wire decode_RS2_13_7;
wire decode_RS2_12_7;
wire decode_RS2_11_7;
wire decode_RS2_10_7;
wire decode_RS2_9_7;
wire decode_RS2_8_7;
wire decode_RS2_7_7;
wire decode_RS2_6_7;
wire decode_RS2_5_7;
wire decode_RS2_4_7;
wire decode_RS2_3_7;
wire decode_RS2_2_7;
wire decode_RS2_1_7;
wire decode_RS2_0_7;
wire decode_RS1_31_9;
wire decode_RS1_31_10;
wire decode_RS1_30_7;
wire decode_RS1_29_7;
wire decode_RS1_28_7;
wire decode_RS1_27_7;
wire decode_RS1_26_7;
wire decode_RS1_25_7;
wire decode_RS1_24_7;
wire decode_RS1_23_7;
wire decode_RS1_22_7;
wire decode_RS1_21_7;
wire decode_RS1_20_7;
wire decode_RS1_19_7;
wire decode_RS1_18_7;
wire decode_RS1_17_7;
wire decode_RS1_16_7;
wire decode_RS1_15_7;
wire decode_RS1_14_7;
wire decode_RS1_13_7;
wire decode_RS1_12_7;
wire decode_RS1_11_7;
wire decode_RS1_10_7;
wire decode_RS1_9_7;
wire decode_RS1_8_7;
wire decode_RS1_7_7;
wire decode_RS1_6_7;
wire decode_RS1_5_7;
wire decode_RS1_4_7;
wire decode_RS1_3_7;
wire decode_RS1_2_7;
wire decode_RS1_1_7;
wire decode_RS1_0_7;
wire _zz_decode_RS2_1_31_6;
wire _zz_decode_RS2_1_30_6;
wire _zz_decode_RS2_1_29_6;
wire _zz_decode_RS2_1_28_6;
wire _zz_decode_RS2_1_27_6;
wire _zz_decode_RS2_1_26_6;
wire _zz_decode_RS2_1_25_6;
wire _zz_decode_RS2_1_24_6;
wire _zz_decode_RS2_1_23_6;
wire _zz_decode_RS2_1_22_6;
wire _zz_decode_RS2_1_21_6;
wire _zz_decode_RS2_1_20_6;
wire _zz_decode_RS2_1_19_6;
wire _zz_decode_RS2_1_18_6;
wire _zz_decode_RS2_1_17_6;
wire _zz_decode_RS2_1_16_6;
wire _zz_decode_RS2_1_15_6;
wire _zz_decode_RS2_1_14_6;
wire _zz_decode_RS2_1_13_6;
wire _zz_decode_RS2_1_12_6;
wire _zz_decode_RS2_1_11_6;
wire _zz_decode_RS2_1_10_6;
wire _zz_decode_RS2_1_9_6;
wire _zz_decode_RS2_1_8_6;
wire _zz_decode_RS2_1_7_6;
wire _zz_decode_RS2_1_6_6;
wire _zz_decode_RS2_1_5_6;
wire _zz_decode_RS2_1_4_6;
wire _zz_decode_RS2_1_3_6;
wire _zz_decode_RS2_1_2_6;
wire _zz_decode_RS2_1_1_6;
wire _zz_decode_RS2_1_0_6;
wire decode_INSTRUCTION_ANTICIPATED_24_9;
wire decode_INSTRUCTION_ANTICIPATED_24_10;
wire decode_INSTRUCTION_ANTICIPATED_24_11;
wire _zz_decode_RS2_2_31_8;
wire _zz_decode_RS2_2_31_9;
wire _zz_decode_RS2_2_30_7;
wire _zz_decode_RS2_2_29_7;
wire _zz_decode_RS2_2_28_7;
wire _zz_decode_RS2_2_27_7;
wire _zz_decode_RS2_2_26_7;
wire _zz_decode_RS2_2_25_7;
wire _zz_decode_RS2_2_24_7;
wire _zz_decode_RS2_2_23_7;
wire _zz_decode_RS2_2_22_7;
wire _zz_decode_RS2_2_21_7;
wire _zz_decode_RS2_2_20_7;
wire _zz_decode_RS2_2_19_7;
wire _zz_decode_RS2_2_18_7;
wire _zz_decode_RS2_2_17_7;
wire _zz_decode_RS2_2_16_7;
wire _zz_decode_RS2_2_15_8;
wire _zz_decode_RS2_2_14_7;
wire _zz_decode_RS2_2_13_7;
wire _zz_decode_RS2_2_12_7;
wire _zz_decode_RS2_2_11_7;
wire _zz_decode_RS2_2_10_7;
wire _zz_decode_RS2_2_9_7;
wire _zz_decode_RS2_2_7_7;
wire _zz_decode_RS2_2_6_7;
wire _zz_decode_RS2_2_5_7;
wire _zz_decode_RS2_2_4_7;
wire _zz_decode_RS2_2_3_7;
wire _zz_decode_RS2_2_2_7;
wire _zz_decode_RS2_2_1_8;
wire _zz_decode_RS2_2_0_8;
wire _zz_decode_RS2_2_0_9;
wire IBusCachedPlugin_fetchPc_pc_31_12;
wire IBusCachedPlugin_fetchPc_pc_31_13;
wire IBusCachedPlugin_fetchPc_pc_29_8;
wire IBusCachedPlugin_fetchPc_pc_28_8;
wire IBusCachedPlugin_fetchPc_pc_27_8;
wire IBusCachedPlugin_fetchPc_pc_26_8;
wire IBusCachedPlugin_fetchPc_pc_25_8;
wire IBusCachedPlugin_fetchPc_pc_24_8;
wire IBusCachedPlugin_fetchPc_pc_23_8;
wire IBusCachedPlugin_fetchPc_pc_22_8;
wire IBusCachedPlugin_fetchPc_pc_21_8;
wire IBusCachedPlugin_fetchPc_pc_20_8;
wire IBusCachedPlugin_fetchPc_pc_19_8;
wire IBusCachedPlugin_fetchPc_pc_18_8;
wire IBusCachedPlugin_fetchPc_pc_17_8;
wire IBusCachedPlugin_fetchPc_pc_13_8;
wire IBusCachedPlugin_fetchPc_pc_12_8;
wire IBusCachedPlugin_fetchPc_pc_11_12;
wire IBusCachedPlugin_fetchPc_pc_10_12;
wire IBusCachedPlugin_fetchPc_pc_9_12;
wire IBusCachedPlugin_fetchPc_pc_8_12;
wire IBusCachedPlugin_fetchPc_pc_7_12;
wire IBusCachedPlugin_fetchPc_pc_6_12;
wire IBusCachedPlugin_fetchPc_pc_5_12;
wire IBusCachedPlugin_fetchPc_pc_4_10;
wire IBusCachedPlugin_fetchPc_pc_3_10;
wire IBusCachedPlugin_fetchPc_pc_2_9;
wire n19646_10;
wire n19646_11;
wire n19646_12;
wire n19646_13;
wire _zz_execute_SHIFT_RIGHT_1_6_9;
wire _zz_execute_SHIFT_RIGHT_1_6_10;
wire _zz_execute_SHIFT_RIGHT_1_6_11;
wire _zz_execute_SHIFT_RIGHT_1_7_9;
wire _zz_execute_SHIFT_RIGHT_1_7_10;
wire _zz_execute_SHIFT_RIGHT_1_8_9;
wire _zz_execute_SHIFT_RIGHT_1_8_10;
wire _zz_execute_SHIFT_RIGHT_1_8_11;
wire _zz_execute_SHIFT_RIGHT_1_9_10;
wire _zz_execute_SHIFT_RIGHT_1_9_11;
wire _zz_execute_SHIFT_RIGHT_1_9_12;
wire _zz_execute_SHIFT_RIGHT_1_10_8;
wire _zz_execute_SHIFT_RIGHT_1_10_9;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_11;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_12;
wire execute_FullBarrelShifterPlugin_reversed_0_587;
wire execute_FullBarrelShifterPlugin_reversed_0_588;
wire execute_FullBarrelShifterPlugin_reversed_0_589;
wire _zz_execute_SHIFT_RIGHT_1_2_9;
wire _zz_decode_RS2_3_10;
wire decode_INSTRUCTION_ANTICIPATED_24_12;
wire decode_INSTRUCTION_ANTICIPATED_24_13;
wire decode_INSTRUCTION_ANTICIPATED_24_14;
wire decode_INSTRUCTION_ANTICIPATED_24_15;
wire _zz_decode_RS2_2_31_10;
wire _zz_decode_RS2_2_7_8;
wire _zz_decode_RS2_2_6_8;
wire _zz_decode_RS2_2_5_8;
wire _zz_decode_RS2_2_4_8;
wire _zz_decode_RS2_2_3_8;
wire _zz_decode_RS2_2_2_8;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_13;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_14;
wire execute_FullBarrelShifterPlugin_reversed_0_591;
wire execute_FullBarrelShifterPlugin_reversed_0_592;
wire execute_FullBarrelShifterPlugin_reversed_0_593;
wire execute_FullBarrelShifterPlugin_reversed_0_594;
wire decode_INSTRUCTION_ANTICIPATED_24_16;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_15;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_16;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_17;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_18;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_19;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_20;
wire execute_FullBarrelShifterPlugin_reversed_0_596;
wire execute_FullBarrelShifterPlugin_reversed_0_597;
wire execute_FullBarrelShifterPlugin_reversed_0_598;
wire execute_FullBarrelShifterPlugin_reversed_0_599;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_21;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_22;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_23;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_24;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_25;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_26;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_27;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_28;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_29;
wire execute_FullBarrelShifterPlugin_reversed_0_600;
wire execute_FullBarrelShifterPlugin_reversed_0_602;
wire execute_FullBarrelShifterPlugin_reversed_0_603;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_30;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_32;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_33;
wire execute_FullBarrelShifterPlugin_reversed_0_604;
wire execute_FullBarrelShifterPlugin_reversed_0_605;
wire execute_FullBarrelShifterPlugin_reversed_0_606;
wire execute_FullBarrelShifterPlugin_reversed_0_607;
wire execute_FullBarrelShifterPlugin_reversed_0_608;
wire execute_FullBarrelShifterPlugin_reversed_0_609;
wire execute_FullBarrelShifterPlugin_reversed_0_610;
wire execute_FullBarrelShifterPlugin_reversed_0_611;
wire execute_FullBarrelShifterPlugin_reversed_0_612;
wire execute_FullBarrelShifterPlugin_reversed_0_614;
wire execute_FullBarrelShifterPlugin_reversed_0_615;
wire execute_FullBarrelShifterPlugin_reversed_0_616;
wire execute_FullBarrelShifterPlugin_reversed_0_617;
wire execute_FullBarrelShifterPlugin_reversed_0_618;
wire execute_FullBarrelShifterPlugin_reversed_0_619;
wire execute_FullBarrelShifterPlugin_reversed_0_620;
wire execute_FullBarrelShifterPlugin_reversed_0_621;
wire execute_FullBarrelShifterPlugin_reversed_0_622;
wire execute_FullBarrelShifterPlugin_reversed_0_623;
wire execute_FullBarrelShifterPlugin_reversed_0_624;
wire execute_FullBarrelShifterPlugin_reversed_0_625;
wire execute_FullBarrelShifterPlugin_reversed_0_627;
wire execute_FullBarrelShifterPlugin_reversed_0_628;
wire execute_FullBarrelShifterPlugin_reversed_0_629;
wire execute_FullBarrelShifterPlugin_reversed_0_630;
wire execute_FullBarrelShifterPlugin_reversed_0_631;
wire execute_FullBarrelShifterPlugin_reversed_0_632;
wire execute_FullBarrelShifterPlugin_reversed_0_633;
wire execute_FullBarrelShifterPlugin_reversed_0_634;
wire execute_FullBarrelShifterPlugin_reversed_0_635;
wire execute_FullBarrelShifterPlugin_reversed_0_636;
wire execute_FullBarrelShifterPlugin_reversed_0_637;
wire execute_FullBarrelShifterPlugin_reversed_0_638;
wire execute_FullBarrelShifterPlugin_reversed_0_639;
wire execute_FullBarrelShifterPlugin_reversed_0_640;
wire execute_FullBarrelShifterPlugin_reversed_0_641;
wire execute_FullBarrelShifterPlugin_reversed_0_643;
wire execute_FullBarrelShifterPlugin_reversed_0_644;
wire execute_FullBarrelShifterPlugin_reversed_0_645;
wire execute_FullBarrelShifterPlugin_reversed_0_646;
wire execute_FullBarrelShifterPlugin_reversed_0_647;
wire execute_FullBarrelShifterPlugin_reversed_0_648;
wire execute_FullBarrelShifterPlugin_reversed_0_652;
wire execute_FullBarrelShifterPlugin_reversed_0_653;
wire execute_FullBarrelShifterPlugin_reversed_0_656;
wire _zz__zz_decode_IS_RS2_SIGNED_2;
wire _zz_memory_DivPlugin_div_result_3_3_12;
wire toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6;
wire n24813_5;
wire n18009_7;
wire n13040_6;
wire execute_FullBarrelShifterPlugin_reversed_0_658;
wire IBusCachedPlugin_fetchPc_output_fire_10;
wire n19619_11;
wire IBusCachedPlugin_fetchPc_pc_14_10;
wire IBusCachedPlugin_fetchPc_pc_18_10;
wire IBusCachedPlugin_fetchPc_pc_19_10;
wire IBusCachedPlugin_fetchPc_pc_4_12;
wire IBusCachedPlugin_fetchPc_pc_5_14;
wire IBusCachedPlugin_fetchPc_pc_9_14;
wire n17975_5;
wire n19633_10;
wire n19635_10;
wire n20622_10;
wire n20599_10;
wire execute_FullBarrelShifterPlugin_reversed_0_660;
wire _zz_execute_SHIFT_RIGHT_1_13_8;
wire _zz_execute_SHIFT_RIGHT_1_12_9;
wire IBusCachedPlugin_fetchPc_pc_31_16;
wire execute_arbitration_isValid_11;
wire n18877_8;
wire IBusCachedPlugin_fetchPc_pc_31_18;
wire execute_FullBarrelShifterPlugin_reversed_0_662;
wire execute_FullBarrelShifterPlugin_reversed_0_664;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_35;
wire _zz__zz_decode_IS_RS2_SIGNED_68_0_7;
wire execute_FullBarrelShifterPlugin_reversed_0_666;
wire execute_FullBarrelShifterPlugin_reversed_0_668;
wire execute_FullBarrelShifterPlugin_reversed_0_670;
wire IBusCachedPlugin_fetchPc_pc_31_20;
wire n17861_7;
wire CsrPlugin_pipelineLiberator_pcValids_2_8;
wire CsrPlugin_pipelineLiberator_pcValids_0_8;
wire CsrPlugin_mepc_31_10;
wire CsrPlugin_mstatus_MPP_1_10;
wire execute_FullBarrelShifterPlugin_reversed_0_672;
wire n17969_10;
wire execute_FullBarrelShifterPlugin_reversed_0_674;
wire _zz_execute_SHIFT_RIGHT_1_11_12;
wire _zz_execute_SHIFT_RIGHT_1_31_6;
wire HazardSimplePlugin_writeBackWrites_valid_7;
wire DBusCachedPlugin_exceptionBus_valid;
wire memory_to_writeBack_INSTRUCTION_29_10;
wire n19610_10;
wire n19607_10;
wire n19609_10;
wire n19612_10;
wire n19613_10;
wire n19615_10;
wire n19616_10;
wire n19617_10;
wire n19619_13;
wire n19621_11;
wire n19623_10;
wire n19625_10;
wire n19627_10;
wire n19629_10;
wire n19631_10;
wire n19633_12;
wire n19636_9;
wire n19375_6;
wire n19371_6;
wire _zz_dBus_cmd_ready_7;
wire n18875_9;
wire memory_DivPlugin_rs1_31_10;
wire n19216_6;
wire CsrPlugin_pipelineLiberator_pcValids_1_8;
wire _zz_decode_RS2_2_8_8;
wire _zz_decode_RS2_2_15_10;
wire _zz_decode_RS2_2_0_11;
wire _zz_decode_RS2_2_1_10;
wire _zz_decode_RS2_2_2_10;
wire _zz_decode_RS2_2_3_10;
wire _zz_decode_RS2_2_4_10;
wire _zz_decode_RS2_2_5_10;
wire _zz_decode_RS2_2_6_10;
wire _zz_decode_RS2_2_7_10;
wire _zz_decode_RS2_2_8_10;
wire _zz_decode_RS2_2_9_9;
wire _zz_decode_RS2_2_10_9;
wire _zz_decode_RS2_2_11_9;
wire _zz_decode_RS2_2_12_9;
wire _zz_decode_RS2_2_13_9;
wire _zz_decode_RS2_2_14_9;
wire _zz_decode_RS2_2_15_12;
wire _zz_decode_RS2_2_16_9;
wire _zz_decode_RS2_2_17_9;
wire _zz_decode_RS2_2_18_9;
wire _zz_decode_RS2_2_19_9;
wire _zz_decode_RS2_2_20_9;
wire _zz_decode_RS2_2_21_9;
wire _zz_decode_RS2_2_22_9;
wire _zz_decode_RS2_2_23_9;
wire _zz_decode_RS2_2_24_9;
wire _zz_decode_RS2_2_25_9;
wire _zz_decode_RS2_2_26_9;
wire _zz_decode_RS2_2_27_9;
wire _zz_decode_RS2_2_28_9;
wire _zz_decode_RS2_2_29_9;
wire _zz_decode_RS2_2_30_9;
wire _zz_decode_RS2_2_31_12;
wire IBusCachedPlugin_fetchPc_inc_10;
wire IBusCachedPlugin_iBusRsp_stages_2_input_ready;
wire execute_FullBarrelShifterPlugin_reversed_0_676;
wire execute_FullBarrelShifterPlugin_reversed_0_678;
wire execute_FullBarrelShifterPlugin_reversed_0_680;
wire _zz_execute_SHIFT_RIGHT_1_31_8;
wire n11_8;
wire n11_10;
wire n21_7;
wire n21_9;
wire n12_6;
wire n20_6;
wire n13_6;
wire n19_6;
wire n14_6;
wire n18_6;
wire n30_6;
wire n29_6;
wire n28_6;
wire n27_6;
wire n26_6;
wire n25_6;
wire n24_6;
wire n23_6;
wire execute_arbitration_isValid_13;
wire decode_REGFILE_WRITE_VALID_9;
wire n24506_8;
wire n19146_7;
wire when_CsrPlugin_l1390;
wire when_IBusCachedPlugin_l256;
wire CsrPlugin_trapCause_0_13;
wire CsrPlugin_trapCause_1_13;
wire CsrPlugin_trapCause_2_12;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10;
wire CsrPlugin_mstatus_MIE_10;
wire _zz_memory_DivPlugin_div_result_3_6_12;
wire _zz_memory_DivPlugin_div_result_3_8_12;
wire when_Pipeline_l124_2;
wire n17954_12;
wire n17953_11;
wire memory_arbitration_isValid_11;
wire IBusCachedPlugin_fetchPc_pc_31_22;
wire n18909_11;
wire when_IBusCachedPlugin_l256_11;
wire IBusCachedPlugin_fetchPc_booted;
wire toplevel_dataCache_1_io_mem_cmd_rValidN;
wire _zz_10;
wire HazardSimplePlugin_writeBackBuffer_valid;
wire CsrPlugin_mie_MEIE;
wire CsrPlugin_mie_MTIE;
wire CsrPlugin_mie_MSIE;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack;
wire CsrPlugin_interrupt_valid;
wire CsrPlugin_pipelineLiberator_pcValids_0;
wire CsrPlugin_pipelineLiberator_pcValids_1;
wire CsrPlugin_pipelineLiberator_pcValids_2;
wire CsrPlugin_hadException;
wire _zz_iBus_rsp_valid;
wire _zz_dBus_rsp_valid;
wire toplevel_dataCache_1_io_mem_cmd_rData_wr;
wire CsrPlugin_mip_MEIP;
wire CsrPlugin_mip_MSIP;
wire memory_DivPlugin_div_done;
wire memory_DivPlugin_div_needRevert;
wire decode_to_execute_SRC_USE_SUB_LESS;
wire decode_to_execute_MEMORY_ENABLE;
wire execute_to_memory_MEMORY_ENABLE;
wire memory_to_writeBack_MEMORY_ENABLE;
wire decode_to_execute_REGFILE_WRITE_VALID;
wire execute_to_memory_REGFILE_WRITE_VALID;
wire memory_to_writeBack_REGFILE_WRITE_VALID;
wire decode_to_execute_BYPASSABLE_EXECUTE_STAGE;
wire decode_to_execute_BYPASSABLE_MEMORY_STAGE;
wire execute_to_memory_BYPASSABLE_MEMORY_STAGE;
wire execute_to_memory_MEMORY_WR;
wire decode_to_execute_MEMORY_MANAGMENT;
wire decode_to_execute_SRC_LESS_UNSIGNED;
wire decode_to_execute_IS_CSR;
wire decode_to_execute_IS_MUL;
wire execute_to_memory_IS_MUL;
wire memory_to_writeBack_IS_MUL;
wire decode_to_execute_IS_DIV;
wire execute_to_memory_IS_DIV;
wire decode_to_execute_IS_RS1_SIGNED;
wire decode_to_execute_SRC2_FORCE_ZERO;
wire decode_to_execute_PREDICTION_HAD_BRANCHED2;
wire decode_to_execute_CSR_WRITE_OPCODE;
wire execute_to_memory_BRANCH_DO;
wire execute_CsrPlugin_csr_3264;
wire execute_CsrPlugin_csr_768;
wire execute_CsrPlugin_csr_836;
wire execute_CsrPlugin_csr_772;
wire execute_CsrPlugin_csr_773;
wire execute_CsrPlugin_csr_833;
wire execute_CsrPlugin_csr_834;
wire execute_CsrPlugin_csr_835;
wire execute_CsrPlugin_csr_3008;
wire execute_CsrPlugin_csr_4032;
wire IBusCachedPlugin_fetchPc_inc;
wire _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1;
wire _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid;
wire CsrPlugin_mstatus_MIE;
wire CsrPlugin_mstatus_MPIE;
wire execute_arbitration_isValid;
wire memory_arbitration_isValid;
wire writeBack_arbitration_isValid;
wire CsrPlugin_mcause_interrupt;
wire _zz_execute_SrcPlugin_addSub_0_2;
wire _zz_execute_SrcPlugin_addSub_1_2;
wire _zz_execute_SrcPlugin_addSub_2_2;
wire _zz_execute_SrcPlugin_addSub_3_2;
wire _zz_execute_SrcPlugin_addSub_4_2;
wire _zz_execute_SrcPlugin_addSub_5_2;
wire _zz_execute_SrcPlugin_addSub_6_2;
wire _zz_execute_SrcPlugin_addSub_7_2;
wire _zz_execute_SrcPlugin_addSub_8_2;
wire _zz_execute_SrcPlugin_addSub_9_2;
wire _zz_execute_SrcPlugin_addSub_10_2;
wire _zz_execute_SrcPlugin_addSub_11_2;
wire _zz_execute_SrcPlugin_addSub_12_2;
wire _zz_execute_SrcPlugin_addSub_13_2;
wire _zz_execute_SrcPlugin_addSub_14_2;
wire _zz_execute_SrcPlugin_addSub_15_2;
wire _zz_execute_SrcPlugin_addSub_16_2;
wire _zz_execute_SrcPlugin_addSub_17_2;
wire _zz_execute_SrcPlugin_addSub_18_2;
wire _zz_execute_SrcPlugin_addSub_19_2;
wire _zz_execute_SrcPlugin_addSub_20_2;
wire _zz_execute_SrcPlugin_addSub_21_2;
wire _zz_execute_SrcPlugin_addSub_22_2;
wire _zz_execute_SrcPlugin_addSub_23_2;
wire _zz_execute_SrcPlugin_addSub_24_2;
wire _zz_execute_SrcPlugin_addSub_25_2;
wire _zz_execute_SrcPlugin_addSub_26_2;
wire _zz_execute_SrcPlugin_addSub_27_2;
wire _zz_execute_SrcPlugin_addSub_28_2;
wire _zz_execute_SrcPlugin_addSub_29_2;
wire _zz_execute_SrcPlugin_addSub_30_2;
wire _zz_execute_SrcPlugin_addSub_31_0_COUT;
wire IBusCachedPlugin_predictionJumpInterface_payload_2_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_3_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_4_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_5_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_6_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_7_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_8_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_9_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_10_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_11_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_12_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_13_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_14_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_15_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_16_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_17_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_18_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_19_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_20_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_21_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_22_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_23_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_24_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_25_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_26_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_27_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_28_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_29_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_30_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_31_1_COUT;
wire execute_BranchPlugin_branchAdder_0_2;
wire execute_BranchPlugin_branchAdder_1_2;
wire execute_BranchPlugin_branchAdder_2_2;
wire execute_BranchPlugin_branchAdder_3_2;
wire execute_BranchPlugin_branchAdder_4_2;
wire execute_BranchPlugin_branchAdder_5_2;
wire execute_BranchPlugin_branchAdder_6_2;
wire execute_BranchPlugin_branchAdder_7_2;
wire execute_BranchPlugin_branchAdder_8_2;
wire execute_BranchPlugin_branchAdder_9_2;
wire execute_BranchPlugin_branchAdder_10_2;
wire execute_BranchPlugin_branchAdder_11_2;
wire execute_BranchPlugin_branchAdder_12_2;
wire execute_BranchPlugin_branchAdder_13_2;
wire execute_BranchPlugin_branchAdder_14_2;
wire execute_BranchPlugin_branchAdder_15_2;
wire execute_BranchPlugin_branchAdder_16_2;
wire execute_BranchPlugin_branchAdder_17_2;
wire execute_BranchPlugin_branchAdder_18_2;
wire execute_BranchPlugin_branchAdder_19_2;
wire execute_BranchPlugin_branchAdder_20_2;
wire execute_BranchPlugin_branchAdder_21_2;
wire execute_BranchPlugin_branchAdder_22_2;
wire execute_BranchPlugin_branchAdder_23_2;
wire execute_BranchPlugin_branchAdder_24_2;
wire execute_BranchPlugin_branchAdder_25_2;
wire execute_BranchPlugin_branchAdder_26_2;
wire execute_BranchPlugin_branchAdder_27_2;
wire execute_BranchPlugin_branchAdder_28_2;
wire execute_BranchPlugin_branchAdder_29_2;
wire execute_BranchPlugin_branchAdder_30_2;
wire execute_BranchPlugin_branchAdder_31_0_COUT;
wire n16069_1;
wire n16069_2;
wire n16068_1;
wire n16068_2;
wire n16067_1;
wire n16067_2;
wire n16066_1;
wire n16066_2;
wire n16065_1;
wire n16065_2;
wire n16064_1;
wire n16064_0_COUT;
wire memory_MUL_LOW_16_1;
wire memory_MUL_LOW_16_2;
wire memory_MUL_LOW_17_1;
wire memory_MUL_LOW_17_2;
wire memory_MUL_LOW_18_1;
wire memory_MUL_LOW_18_2;
wire memory_MUL_LOW_19_1;
wire memory_MUL_LOW_19_2;
wire memory_MUL_LOW_20_1;
wire memory_MUL_LOW_20_2;
wire memory_MUL_LOW_21_1;
wire memory_MUL_LOW_21_2;
wire memory_MUL_LOW_22_1;
wire memory_MUL_LOW_22_2;
wire memory_MUL_LOW_23_1;
wire memory_MUL_LOW_23_2;
wire memory_MUL_LOW_24_1;
wire memory_MUL_LOW_24_2;
wire memory_MUL_LOW_25_1;
wire memory_MUL_LOW_25_2;
wire memory_MUL_LOW_26_1;
wire memory_MUL_LOW_26_2;
wire memory_MUL_LOW_27_1;
wire memory_MUL_LOW_27_2;
wire memory_MUL_LOW_28_1;
wire memory_MUL_LOW_28_2;
wire memory_MUL_LOW_29_1;
wire memory_MUL_LOW_29_2;
wire memory_MUL_LOW_30_1;
wire memory_MUL_LOW_30_2;
wire memory_MUL_LOW_31_1;
wire memory_MUL_LOW_31_2;
wire memory_MUL_LOW_32_1;
wire memory_MUL_LOW_32_2;
wire memory_MUL_LOW_33_1;
wire memory_MUL_LOW_33_2;
wire memory_MUL_LOW_34_1;
wire memory_MUL_LOW_34_2;
wire memory_MUL_LOW_35_1;
wire memory_MUL_LOW_35_2;
wire memory_MUL_LOW_36_1;
wire memory_MUL_LOW_36_2;
wire memory_MUL_LOW_37_1;
wire memory_MUL_LOW_37_2;
wire memory_MUL_LOW_38_1;
wire memory_MUL_LOW_38_2;
wire memory_MUL_LOW_39_1;
wire memory_MUL_LOW_39_2;
wire memory_MUL_LOW_40_1;
wire memory_MUL_LOW_40_2;
wire memory_MUL_LOW_41_1;
wire memory_MUL_LOW_41_2;
wire memory_MUL_LOW_42_1;
wire memory_MUL_LOW_42_2;
wire memory_MUL_LOW_43_1;
wire memory_MUL_LOW_43_2;
wire memory_MUL_LOW_44_1;
wire memory_MUL_LOW_44_2;
wire memory_MUL_LOW_45_1;
wire memory_MUL_LOW_45_2;
wire memory_MUL_LOW_46_1;
wire memory_MUL_LOW_46_2;
wire memory_MUL_LOW_47_1;
wire memory_MUL_LOW_47_2;
wire memory_MUL_LOW_48_1;
wire memory_MUL_LOW_48_2;
wire memory_MUL_LOW_49_1;
wire memory_MUL_LOW_49_2;
wire memory_MUL_LOW_50_1;
wire memory_MUL_LOW_50_2;
wire memory_MUL_LOW_51_1;
wire memory_MUL_LOW_51_0_COUT;
wire memory_MUL_LOW_16_4;
wire memory_MUL_LOW_17_4;
wire memory_MUL_LOW_18_4;
wire memory_MUL_LOW_19_4;
wire memory_MUL_LOW_20_4;
wire memory_MUL_LOW_21_4;
wire memory_MUL_LOW_22_4;
wire memory_MUL_LOW_23_4;
wire memory_MUL_LOW_24_4;
wire memory_MUL_LOW_25_4;
wire memory_MUL_LOW_26_4;
wire memory_MUL_LOW_27_4;
wire memory_MUL_LOW_28_4;
wire memory_MUL_LOW_29_4;
wire memory_MUL_LOW_30_4;
wire memory_MUL_LOW_31_4;
wire memory_MUL_LOW_32_4;
wire memory_MUL_LOW_33_4;
wire memory_MUL_LOW_34_4;
wire memory_MUL_LOW_35_4;
wire memory_MUL_LOW_36_4;
wire memory_MUL_LOW_37_4;
wire memory_MUL_LOW_38_4;
wire memory_MUL_LOW_39_4;
wire memory_MUL_LOW_40_4;
wire memory_MUL_LOW_41_4;
wire memory_MUL_LOW_42_4;
wire memory_MUL_LOW_43_4;
wire memory_MUL_LOW_44_4;
wire memory_MUL_LOW_45_4;
wire memory_MUL_LOW_46_4;
wire memory_MUL_LOW_47_4;
wire memory_MUL_LOW_48_4;
wire memory_MUL_LOW_49_4;
wire memory_MUL_LOW_50_4;
wire memory_MUL_LOW_51_1_COUT;
wire writeBack_MulPlugin_result_32_3;
wire writeBack_MulPlugin_result_33_3;
wire writeBack_MulPlugin_result_34_3;
wire writeBack_MulPlugin_result_35_3;
wire writeBack_MulPlugin_result_36_3;
wire writeBack_MulPlugin_result_37_3;
wire writeBack_MulPlugin_result_38_3;
wire writeBack_MulPlugin_result_39_3;
wire writeBack_MulPlugin_result_40_3;
wire writeBack_MulPlugin_result_41_3;
wire writeBack_MulPlugin_result_42_3;
wire writeBack_MulPlugin_result_43_3;
wire writeBack_MulPlugin_result_44_3;
wire writeBack_MulPlugin_result_45_3;
wire writeBack_MulPlugin_result_46_3;
wire writeBack_MulPlugin_result_47_3;
wire writeBack_MulPlugin_result_48_3;
wire writeBack_MulPlugin_result_49_3;
wire writeBack_MulPlugin_result_50_3;
wire writeBack_MulPlugin_result_51_3;
wire writeBack_MulPlugin_result_52_3;
wire writeBack_MulPlugin_result_53_3;
wire writeBack_MulPlugin_result_54_3;
wire writeBack_MulPlugin_result_55_3;
wire writeBack_MulPlugin_result_56_3;
wire writeBack_MulPlugin_result_57_3;
wire writeBack_MulPlugin_result_58_3;
wire writeBack_MulPlugin_result_59_3;
wire writeBack_MulPlugin_result_60_3;
wire writeBack_MulPlugin_result_61_3;
wire writeBack_MulPlugin_result_62_3;
wire writeBack_MulPlugin_result_63_0_COUT;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_0_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_1_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_2_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_3_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_4_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_5_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_6_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_7_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_8_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_9_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_10_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_11_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_12_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_13_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_14_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_15_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_16_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_17_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_18_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_19_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_20_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_21_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_22_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_23_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_24_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_25_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_26_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_27_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_28_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_29_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_30_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_31_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_32_0_COUT;
wire n14880_1_SUM;
wire n14880_3;
wire n14881_1_SUM;
wire n14881_3;
wire n14882_1_SUM;
wire n14882_3;
wire n14883_1_SUM;
wire n14883_3;
wire n14884_1_SUM;
wire n14884_3;
wire n14886_1_SUM;
wire n14886_3;
wire n14887_1_SUM;
wire n14887_3;
wire n14888_1_SUM;
wire n14888_3;
wire n14889_1_SUM;
wire n14889_3;
wire n14890_1_SUM;
wire n14890_3;
wire n14893_1_SUM;
wire n14893_3;
wire n14894_1_SUM;
wire n14894_3;
wire n14895_1_SUM;
wire n14895_3;
wire n14896_1_SUM;
wire n14896_3;
wire n14897_1_SUM;
wire n14897_3;
wire n14899_1_SUM;
wire n14899_3;
wire n14900_1_SUM;
wire n14900_3;
wire n14901_1_SUM;
wire n14901_3;
wire n14902_1_SUM;
wire n14902_3;
wire n14903_1_SUM;
wire n14903_3;
wire n14908_1_SUM;
wire n14908_3;
wire n14909_1_SUM;
wire n14909_3;
wire n14910_1_SUM;
wire n14910_3;
wire n14911_1_SUM;
wire n14911_3;
wire n14912_1_SUM;
wire n14912_3;
wire n14914_1_SUM;
wire n14914_3;
wire n14915_1_SUM;
wire n14915_3;
wire n14916_1_SUM;
wire n14916_3;
wire n14917_1_SUM;
wire n14917_3;
wire n14918_1_SUM;
wire n14918_3;
wire n14923_1_SUM;
wire n14923_3;
wire n14924_1_SUM;
wire n14924_3;
wire n14925_1_SUM;
wire n14925_3;
wire n14926_1_SUM;
wire n14926_3;
wire n14927_1_SUM;
wire n14927_3;
wire n14929_1_SUM;
wire n14929_3;
wire n14930_1_SUM;
wire n14930_3;
wire n14931_1_SUM;
wire n14931_3;
wire n14932_1_SUM;
wire n14932_3;
wire n14933_1_SUM;
wire n14933_3;
wire n14471_1_SUM;
wire n14471_3;
wire n14472_1_SUM;
wire n14472_3;
wire n14473_1_SUM;
wire n14473_3;
wire n14474_1_SUM;
wire n14474_3;
wire n14475_1_SUM;
wire n14475_3;
wire n14476_1_SUM;
wire n14476_3;
wire n14477_1_SUM;
wire n14477_3;
wire n14478_1_SUM;
wire n14478_3;
wire n14479_1_SUM;
wire n14479_3;
wire n14480_1_SUM;
wire n14480_3;
wire n14481_1_SUM;
wire n14481_3;
wire n14482_1_SUM;
wire n14482_3;
wire n14483_1_SUM;
wire n14483_3;
wire n14484_1_SUM;
wire n14484_3;
wire n14485_1_SUM;
wire n14485_3;
wire n14486_1_SUM;
wire n14486_3;
wire n14487_1_SUM;
wire n14487_3;
wire n14488_1_SUM;
wire n14488_3;
wire n14489_1_SUM;
wire n14489_3;
wire n14490_1_SUM;
wire n14490_3;
wire n14491_1_SUM;
wire n14491_3;
wire n14492_1_SUM;
wire n14492_3;
wire n14493_1_SUM;
wire n14493_3;
wire n14494_1_SUM;
wire n14494_3;
wire n14495_1_SUM;
wire n14495_3;
wire n14496_1_SUM;
wire n14496_3;
wire n14497_1_SUM;
wire n14497_3;
wire n14498_1_SUM;
wire n14498_3;
wire n14499_1_SUM;
wire n14499_3;
wire n14500_1_SUM;
wire n14500_3;
wire n14501_1_SUM;
wire n14501_3;
wire n14502_1_SUM;
wire n14502_3;
wire n18879_6;
wire n18880_6;
wire n18881_6;
wire n18882_6;
wire n18883_6;
wire n18884_6;
wire n18885_6;
wire n18886_6;
wire n18887_6;
wire n18888_6;
wire n18889_6;
wire n18890_6;
wire n18891_6;
wire n18892_6;
wire n18893_6;
wire n18894_6;
wire n18895_6;
wire n18896_6;
wire n18897_6;
wire n18898_6;
wire n18899_6;
wire n18900_6;
wire n18901_6;
wire n18902_6;
wire n18903_6;
wire n18904_6;
wire n18905_6;
wire n18906_6;
wire n18907_6;
wire n18908_6;
wire n18909_6;
wire externalInterruptArray_regNext_1_7;
wire n20108_5;
wire lineLoader_cmdSent;
wire _zz_when_InstructionCache_l342;
wire decodeStage_hit_valid;
wire lineLoader_write_tag_0_valid_5;
wire lineLoader_flushPending_9;
wire lineLoader_valid;
wire lineLoader_flushPending;
wire stageB_request_wr;
wire stageB_unaligned;
wire dataCache_1_io_cpu_execute_refilling;
wire stageB_flusher_waitDone;
wire n1546_5;
wire io_mem_cmd_payload_address_4_5;
wire n4_6;
wire n1248_6;
wire stage0_mask_3_3;
wire io_mem_cmd_payload_size_2_6;
wire dataCache_1_io_mem_cmd_valid;
wire io_mem_cmd_payload_size_2_8;
wire [31:0] _zz_execute_SrcPlugin_addSub_3;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_13;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_31;
wire [12:12] _zz__zz_decode_IS_RS2_SIGNED_42;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_68;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_92;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_113;
wire [31:0] decode_RS2;
wire [31:0] decode_RS1;
wire [31:0] _zz_decode_RS2_1;
wire [24:15] decode_INSTRUCTION_ANTICIPATED;
wire [31:0] _zz_decode_RS2_2;
wire [31:2] IBusCachedPlugin_fetchPc_pc;
wire [31:2] toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address;
wire [31:0] toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data;
wire [3:0] toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask;
wire [2:0] toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size;
wire [31:8] _zz_execute_MEMORY_STORE_DATA_RF;
wire [29:29] _zz_decode_IS_RS2_SIGNED;
wire [11:2] execute_SrcPlugin_addSub;
wire [31:0] execute_BranchPlugin_branch_src1;
wire [31:0] execute_BranchPlugin_branch_src2;
wire [3:3] CsrPlugin_trapCause;
wire [31:0] _zz_CsrPlugin_csrMapping_writeDataSignal;
wire [16:16] execute_MulPlugin_aHigh;
wire [16:16] execute_MulPlugin_bHigh;
wire [31:0] memory_DivPlugin_div_stage_0_outRemainder;
wire [1:0] _zz_externalInterrupt;
wire [31:1] _zz_execute_SHIFT_RIGHT_1;
wire [4:1] _zz_execute_SRC2_4_0;
wire [24:24] _zz__zz_decode_IS_RS2_SIGNED_9;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_18;
wire [17:17] _zz__zz_decode_IS_RS2_SIGNED_28;
wire [9:9] _zz__zz_decode_IS_RS2_SIGNED_82;
wire [2:2] _zz__zz_decode_IS_RS2_SIGNED_121;
wire [31:1] _zz_memory_DivPlugin_div_result_3;
wire [31:5] _zz_execute_SRC1_0;
wire [31:0] lastStageRegFileWrite_payload_data;
wire [4:0] lastStageRegFileWrite_payload_address;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_3;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_6;
wire [31:0] _zz_decode_RS2;
wire [30:15] execute_FullBarrelShifterPlugin_reversed;
wire [31:2] IBusCachedPlugin_fetchPc_pcReg;
wire [5:0] memory_DivPlugin_div_counter_value;
wire [31:0] _zz_CsrPlugin_csrMapping_readDataInit;
wire [31:2] _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload;
wire [31:2] toplevel_dataCache_1_io_mem_cmd_rData_address;
wire [31:0] toplevel_dataCache_1_io_mem_cmd_rData_data;
wire [3:0] toplevel_dataCache_1_io_mem_cmd_rData_mask;
wire [2:0] toplevel_dataCache_1_io_mem_cmd_rData_size;
wire [2:0] toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size;
wire [4:0] HazardSimplePlugin_writeBackBuffer_payload_address;
wire [31:0] HazardSimplePlugin_writeBackBuffer_payload_data;
wire [3:3] CsrPlugin_interrupt_code;
wire [3:0] CsrPlugin_mcause_exceptionCode;
wire [31:0] CsrPlugin_mtval;
wire [31:0] memory_DivPlugin_accumulator;
wire [31:0] memory_DivPlugin_div_result;
wire [31:0] memory_DivPlugin_rs2;
wire [1:0] externalInterruptArray_regNext;
wire [31:2] decode_to_execute_PC;
wire [31:2] execute_to_memory_PC;
wire [31:2] memory_to_writeBack_PC;
wire [31:0] decode_to_execute_INSTRUCTION;
wire [29:7] execute_to_memory_INSTRUCTION;
wire [29:7] memory_to_writeBack_INSTRUCTION;
wire [1:0] decode_to_execute_SRC1_CTRL;
wire [1:0] decode_to_execute_ALU_CTRL;
wire [1:0] decode_to_execute_SRC2_CTRL;
wire [0:0] decode_to_execute_ALU_BITWISE_CTRL;
wire [1:0] decode_to_execute_SHIFT_CTRL;
wire [1:0] execute_to_memory_SHIFT_CTRL;
wire [1:0] decode_to_execute_BRANCH_CTRL;
wire [1:0] decode_to_execute_ENV_CTRL;
wire [1:0] execute_to_memory_ENV_CTRL;
wire [1:0] memory_to_writeBack_ENV_CTRL;
wire [31:0] execute_RS1;
wire [31:0] execute_RS2;
wire [31:1] execute_to_memory_MEMORY_STORE_DATA_RF;
wire [31:0] dataCache_1_io_mem_cmd_payload_data;
wire [31:0] execute_to_memory_REGFILE_WRITE_DATA;
wire [31:0] memory_to_writeBack_REGFILE_WRITE_DATA;
wire [31:0] execute_to_memory_SHIFT_RIGHT;
wire [31:1] execute_to_memory_BRANCH_CALC;
wire [51:0] memory_to_writeBack_MUL_LOW;
wire [29:0] CsrPlugin_mtvec_base;
wire [31:0] iBusWishbone_DAT_MISO_regNext;
wire [31:0] dBusWishbone_DAT_MISO_regNext;
wire [1:1] CsrPlugin_mstatus_MPP;
wire [3:1] CsrPlugin_exceptionPortCtrl_exceptionContext_code;
wire [31:0] CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr;
wire [31:0] CsrPlugin_mepc;
wire [31:0] memory_DivPlugin_rs1;
wire [31:0] _zz_RegFilePlugin_regFile_port1;
wire [31:0] _zz_RegFilePlugin_regFile_port0;
wire [33:0] execute_to_memory_MUL_HL;
wire [33:0] execute_to_memory_MUL_LH;
wire [31:0] execute_to_memory_MUL_LL;
wire [31:0] memory_to_writeBack_MUL_HH;
wire [31:0] _zz_execute_SrcPlugin_addSub;
wire [31:2] IBusCachedPlugin_predictionJumpInterface_payload;
wire [31:0] execute_BranchPlugin_branchAdder;
wire [51:16] memory_MUL_LOW;
wire [63:32] writeBack_MulPlugin_result;
wire [32:0] memory_DivPlugin_div_stage_0_remainderMinusDenominator;
wire [31:0] IBusCachedPlugin_cache_io_cpu_decode_data;
wire [7:7] lineLoader_flushCounter;
wire [24:15] IBusCachedPlugin_cache_io_cpu_fetch_data;
wire [1:0] stageB_request_size;
wire [31:5] dataCache_1_io_mem_cmd_payload_address;
wire [4:2] stageB_mmuRsp_physicalAddress;
wire [0:0] stageB_waysHitsBeforeInvalidate;
wire [3:0] dataCache_1_io_mem_cmd_payload_mask;
wire [7:7] stageB_flusher_counter;
wire [31:0] stageB_dataReadRsp_0;
wire [47:34] DOUT;
wire [47:0] CASO;
wire [26:0] SOA;
wire [47:34] DOUT_0;
wire [47:0] CASO_0;
wire [26:0] SOA_0;
wire [47:32] DOUT_1;
wire [47:0] CASO_1;
wire [26:0] SOA_1;
wire [47:32] DOUT_2;
wire [47:0] CASO_2;
wire [26:0] SOA_2;
wire VCC;
wire GND;
  LUT3 n11_s0 (
    .F(n11_4),
    .I0(n11_8),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(n11_10) 
);
defparam n11_s0.INIT=8'hD1;
  LUT3 n21_s0 (
    .F(n21_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n21_7),
    .I2(n21_9) 
);
defparam n21_s0.INIT=8'hE4;
  LUT3 n12_s0 (
    .F(n12_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n11_10),
    .I2(n12_6) 
);
defparam n12_s0.INIT=8'hE4;
  LUT3 n20_s0 (
    .F(n20_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n21_7),
    .I2(n20_6) 
);
defparam n20_s0.INIT=8'hD8;
  LUT3 n13_s0 (
    .F(n13_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n12_6),
    .I2(n13_6) 
);
defparam n13_s0.INIT=8'hE4;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n20_6),
    .I2(n19_6) 
);
defparam n19_s0.INIT=8'hD8;
  LUT3 n14_s0 (
    .F(n14_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n13_6),
    .I2(n14_6) 
);
defparam n14_s0.INIT=8'hE4;
  LUT3 n18_s0 (
    .F(n18_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n19_6),
    .I2(n18_6) 
);
defparam n18_s0.INIT=8'hD8;
  LUT3 n15_s0 (
    .F(n15_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n14_6),
    .I2(execute_FullBarrelShifterPlugin_reversed[15]) 
);
defparam n15_s0.INIT=8'hE4;
  LUT3 n17_s0 (
    .F(n17_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n18_6),
    .I2(execute_FullBarrelShifterPlugin_reversed[16]) 
);
defparam n17_s0.INIT=8'hD8;
  LUT3 n30_s0 (
    .F(n30_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n30_6),
    .I2(execute_FullBarrelShifterPlugin_reversed[30]) 
);
defparam n30_s0.INIT=8'hE4;
  LUT4 n3_s1 (
    .F(n3_5),
    .I0(n3_6),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(_zz_execute_SRC1_0[28]),
    .I3(_zz_execute_SRC1_3_9) 
);
defparam n3_s1.INIT=16'hD951;
  LUT3 n29_s0 (
    .F(n29_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n30_6),
    .I2(n29_6) 
);
defparam n29_s0.INIT=8'hD8;
  LUT4 n4_s0 (
    .F(n4_3),
    .I0(n4_4),
    .I1(n14757_38),
    .I2(_zz_execute_SRC1_3_9),
    .I3(_zz_execute_SRC1_4_9) 
);
defparam n4_s0.INIT=16'hD951;
  LUT3 n28_s0 (
    .F(n28_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n29_6),
    .I2(n28_6) 
);
defparam n28_s0.INIT=8'hD8;
  LUT4 n5_s0 (
    .F(n5_3),
    .I0(n5_4),
    .I1(n14757_38),
    .I2(_zz_execute_SRC1_4_9),
    .I3(_zz_execute_SRC1_0[5]) 
);
defparam n5_s0.INIT=16'hEA62;
  LUT3 n27_s0 (
    .F(n27_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n28_6),
    .I2(n27_6) 
);
defparam n27_s0.INIT=8'hD8;
  LUT4 n6_s0 (
    .F(n6_3),
    .I0(n6_4),
    .I1(n14757_38),
    .I2(_zz_execute_SRC1_0[5]),
    .I3(_zz_execute_SRC1_0[6]) 
);
defparam n6_s0.INIT=16'hD951;
  LUT3 n26_s0 (
    .F(n26_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n27_6),
    .I2(n26_6) 
);
defparam n26_s0.INIT=8'hD8;
  LUT4 n7_s0 (
    .F(n7_3),
    .I0(n7_4),
    .I1(n14757_38),
    .I2(_zz_execute_SRC1_0[6]),
    .I3(_zz_execute_SRC1_0[7]) 
);
defparam n7_s0.INIT=16'hEA62;
  LUT3 n25_s0 (
    .F(n25_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n26_6),
    .I2(n25_6) 
);
defparam n25_s0.INIT=8'hD8;
  LUT4 n8_s0 (
    .F(n8_3),
    .I0(n8_4),
    .I1(n14757_38),
    .I2(_zz_execute_SRC1_0[7]),
    .I3(_zz_execute_SRC1_0[8]) 
);
defparam n8_s0.INIT=16'hD951;
  LUT3 n24_s0 (
    .F(n24_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n25_6),
    .I2(n24_6) 
);
defparam n24_s0.INIT=8'hD8;
  LUT4 n9_s0 (
    .F(n9_3),
    .I0(n9_4),
    .I1(n14757_38),
    .I2(_zz_execute_SRC1_0[8]),
    .I3(_zz_execute_SRC1_0[9]) 
);
defparam n9_s0.INIT=16'hEA62;
  LUT3 n23_s0 (
    .F(n23_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n24_6),
    .I2(n23_6) 
);
defparam n23_s0.INIT=8'hD8;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(n10_4),
    .I1(n14757_38),
    .I2(_zz_execute_SRC1_0[10]),
    .I3(_zz_execute_SRC1_0[9]) 
);
defparam n10_s0.INIT=16'hD591;
  LUT3 n22_s0 (
    .F(n22_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n21_9),
    .I2(n23_6) 
);
defparam n22_s0.INIT=8'hE4;
  LUT4 n3_s2 (
    .F(n3_6),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n14757_38),
    .I2(_zz_execute_SRC1_2),
    .I3(_zz_execute_SRC1_29) 
);
defparam n3_s2.INIT=16'h8C9D;
  LUT4 n4_s1 (
    .F(n4_4),
    .I0(n14757_38),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(_zz_execute_SRC1_0[28]),
    .I3(_zz_execute_SRC1_0[27]) 
);
defparam n4_s1.INIT=16'h89CD;
  LUT4 n5_s1 (
    .F(n5_4),
    .I0(n14757_38),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(_zz_execute_SRC1_0[27]),
    .I3(_zz_execute_SRC1_0[26]) 
);
defparam n5_s1.INIT=16'hDC98;
  LUT4 n6_s1 (
    .F(n6_4),
    .I0(n14757_38),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(_zz_execute_SRC1_0[26]),
    .I3(_zz_execute_SRC1_0[25]) 
);
defparam n6_s1.INIT=16'h89CD;
  LUT4 n7_s1 (
    .F(n7_4),
    .I0(n14757_38),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(_zz_execute_SRC1_0[25]),
    .I3(_zz_execute_SRC1_0[24]) 
);
defparam n7_s1.INIT=16'hDC98;
  LUT4 n8_s1 (
    .F(n8_4),
    .I0(n14757_38),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(_zz_execute_SRC1_0[24]),
    .I3(_zz_execute_SRC1_0[23]) 
);
defparam n8_s1.INIT=16'h89CD;
  LUT4 n9_s1 (
    .F(n9_4),
    .I0(n14757_38),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(_zz_execute_SRC1_0[23]),
    .I3(_zz_execute_SRC1_0[22]) 
);
defparam n9_s1.INIT=16'hDC98;
  LUT4 n10_s1 (
    .F(n10_4),
    .I0(n14757_38),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(_zz_execute_SRC1_0[21]),
    .I3(_zz_execute_SRC1_0[22]) 
);
defparam n10_s1.INIT=16'h8C9D;
  LUT3 _zz_execute_SRC2_4_4_s6 (
    .F(_zz_execute_SRC2_4_4_6),
    .I0(execute_RS2[4]),
    .I1(decode_to_execute_INSTRUCTION[24]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_4_s6.INIT=8'hCA;
  LUT3 _zz_execute_SRC2_4_4_s7 (
    .F(_zz_execute_SRC2_4_4_7),
    .I0(decode_to_execute_INSTRUCTION[11]),
    .I1(decode_to_execute_PC[4]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_4_s7.INIT=8'hCA;
  LUT3 _zz_execute_SRC2_4_3_s6 (
    .F(_zz_execute_SRC2_4_3_6),
    .I0(execute_RS2[3]),
    .I1(decode_to_execute_INSTRUCTION[23]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_3_s6.INIT=8'hCA;
  LUT3 _zz_execute_SRC2_4_3_s7 (
    .F(_zz_execute_SRC2_4_3_7),
    .I0(decode_to_execute_INSTRUCTION[10]),
    .I1(decode_to_execute_PC[3]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_3_s7.INIT=8'hCA;
  LUT3 _zz_execute_SRC2_4_2_s6 (
    .F(_zz_execute_SRC2_4_2_6),
    .I0(execute_RS2[2]),
    .I1(decode_to_execute_INSTRUCTION[22]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_2_s6.INIT=8'hCA;
  LUT3 _zz_execute_SRC2_4_2_s7 (
    .F(_zz_execute_SRC2_4_2_7),
    .I0(decode_to_execute_INSTRUCTION[9]),
    .I1(decode_to_execute_PC[2]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_2_s7.INIT=8'hCA;
  LUT2 _zz_execute_SrcPlugin_addSub_3_31_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[31]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_31_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_31_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_30_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[30]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_30_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_30_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_29_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[29]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_29_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_29_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_28_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[28]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_28_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_28_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_27_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[27]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_27_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_27_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_26_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[26]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_26_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_26_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_25_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[25]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_25_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_25_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_24_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[24]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_24_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_24_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_23_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[23]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_23_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_23_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_22_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[22]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_22_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_22_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_21_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[21]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_21_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_21_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_20_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[20]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_20_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_20_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_19_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[19]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_19_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_19_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_18_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[18]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_18_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_18_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_17_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[17]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_17_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_17_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_16_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[16]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_16_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_16_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_15_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[15]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_15_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_15_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_14_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[14]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_14_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_14_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_13_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[13]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_13_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_13_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_12_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[12]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_12_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_12_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_11_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[11]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_11_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_11_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_10_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[10]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_10_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_10_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_9_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[9]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_9_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_9_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_8_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[8]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_8_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_8_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_7_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[7]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_7_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_7_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_6_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[6]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_6_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_6_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_5_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[5]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_5_9) 
);
defparam _zz_execute_SrcPlugin_addSub_3_5_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_4_s1 (
    .F(_zz_execute_SrcPlugin_addSub_3[4]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_0[4]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_4_s1.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_3_s1 (
    .F(_zz_execute_SrcPlugin_addSub_3[3]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_0[3]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_3_s1.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_2_s1 (
    .F(_zz_execute_SrcPlugin_addSub_3[2]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_2_s1.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_1_s1 (
    .F(_zz_execute_SrcPlugin_addSub_3[1]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_0[1]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_1_s1.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_0_s1 (
    .F(_zz_execute_SrcPlugin_addSub_3[0]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4[0]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_0_s1.INIT=4'h6;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_4_s3 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_4),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_3_0_6),
    .I3(_zz__zz_decode_IS_RS2_SIGNED_3_0_7) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_4_s3.INIT=16'h4000;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_13_0_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_13[0]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_13_0_s1.INIT=8'h10;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_15_s3 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_15),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_15_7) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_15_s3.INIT=8'h40;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_31_0_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_31[0]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[14]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_31_0_s2.INIT=8'h40;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_42_12_s0 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_42[12]),
    .I0(_zz__zz_decode_IS_RS2_SIGNED_42_12_4),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_42_12_s0.INIT=8'hFE;
  LUT2 _zz__zz_decode_IS_RS2_SIGNED_55_s0 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_55),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I1(_zz__zz_decode_IS_RS2_SIGNED_55_4) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_55_s0.INIT=4'hB;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_68_0_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_68[0]),
    .I0(_zz__zz_decode_IS_RS2_SIGNED_86),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_68_0_7),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[3]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_68_0_s1.INIT=16'hFCAE;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_92_0_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_92[0]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[14]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_92_0_s2.INIT=8'h40;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_97_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_97),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[4]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_97_s2.INIT=16'h1000;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_110_s0 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_110),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_110_s0.INIT=8'h01;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_113_0_s0 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_113[0]),
    .I0(_zz__zz_decode_IS_RS2_SIGNED_113_0_4),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[2]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_113_0_s0.INIT=16'h00F4;
  LUT4 execute_BRANCH_DO_s0 (
    .F(execute_BRANCH_DO),
    .I0(execute_BRANCH_DO_4),
    .I1(execute_BRANCH_DO_5),
    .I2(decode_to_execute_BRANCH_CTRL[1]),
    .I3(decode_to_execute_PREDICTION_HAD_BRANCHED2) 
);
defparam execute_BRANCH_DO_s0.INIT=16'h53FC;
  LUT3 decode_SRC2_FORCE_ZERO_s0 (
    .F(decode_SRC2_FORCE_ZERO),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[2]) 
);
defparam decode_SRC2_FORCE_ZERO_s0.INIT=8'h40;
  LUT3 decode_RS2_31_s1 (
    .F(decode_RS2[31]),
    .I0(_zz_decode_RS2[31]),
    .I1(decode_RS2_31_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_31_s1.INIT=8'hAC;
  LUT3 decode_RS2_30_s1 (
    .F(decode_RS2[30]),
    .I0(_zz_decode_RS2[30]),
    .I1(decode_RS2_30_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_30_s1.INIT=8'hAC;
  LUT3 decode_RS2_29_s1 (
    .F(decode_RS2[29]),
    .I0(_zz_decode_RS2[29]),
    .I1(decode_RS2_29_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_29_s1.INIT=8'hAC;
  LUT3 decode_RS2_28_s1 (
    .F(decode_RS2[28]),
    .I0(_zz_decode_RS2[28]),
    .I1(decode_RS2_28_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_28_s1.INIT=8'hAC;
  LUT3 decode_RS2_27_s1 (
    .F(decode_RS2[27]),
    .I0(_zz_decode_RS2[27]),
    .I1(decode_RS2_27_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_27_s1.INIT=8'hAC;
  LUT3 decode_RS2_26_s1 (
    .F(decode_RS2[26]),
    .I0(_zz_decode_RS2[26]),
    .I1(decode_RS2_26_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_26_s1.INIT=8'hAC;
  LUT3 decode_RS2_25_s1 (
    .F(decode_RS2[25]),
    .I0(_zz_decode_RS2[25]),
    .I1(decode_RS2_25_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_25_s1.INIT=8'hAC;
  LUT3 decode_RS2_24_s1 (
    .F(decode_RS2[24]),
    .I0(_zz_decode_RS2[24]),
    .I1(decode_RS2_24_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_24_s1.INIT=8'hAC;
  LUT3 decode_RS2_23_s1 (
    .F(decode_RS2[23]),
    .I0(_zz_decode_RS2[23]),
    .I1(decode_RS2_23_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_23_s1.INIT=8'hAC;
  LUT3 decode_RS2_22_s1 (
    .F(decode_RS2[22]),
    .I0(_zz_decode_RS2[22]),
    .I1(decode_RS2_22_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_22_s1.INIT=8'hAC;
  LUT3 decode_RS2_21_s1 (
    .F(decode_RS2[21]),
    .I0(_zz_decode_RS2[21]),
    .I1(decode_RS2_21_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_21_s1.INIT=8'hAC;
  LUT3 decode_RS2_20_s1 (
    .F(decode_RS2[20]),
    .I0(_zz_decode_RS2[20]),
    .I1(decode_RS2_20_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_20_s1.INIT=8'hAC;
  LUT3 decode_RS2_19_s1 (
    .F(decode_RS2[19]),
    .I0(_zz_decode_RS2[19]),
    .I1(decode_RS2_19_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_19_s1.INIT=8'hAC;
  LUT3 decode_RS2_18_s1 (
    .F(decode_RS2[18]),
    .I0(_zz_decode_RS2[18]),
    .I1(decode_RS2_18_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_18_s1.INIT=8'hAC;
  LUT3 decode_RS2_17_s1 (
    .F(decode_RS2[17]),
    .I0(_zz_decode_RS2[17]),
    .I1(decode_RS2_17_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_17_s1.INIT=8'hAC;
  LUT3 decode_RS2_16_s1 (
    .F(decode_RS2[16]),
    .I0(_zz_decode_RS2[16]),
    .I1(decode_RS2_16_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_16_s1.INIT=8'hAC;
  LUT3 decode_RS2_15_s1 (
    .F(decode_RS2[15]),
    .I0(_zz_decode_RS2[15]),
    .I1(decode_RS2_15_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_15_s1.INIT=8'hAC;
  LUT3 decode_RS2_14_s1 (
    .F(decode_RS2[14]),
    .I0(_zz_decode_RS2[14]),
    .I1(decode_RS2_14_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_14_s1.INIT=8'hAC;
  LUT3 decode_RS2_13_s1 (
    .F(decode_RS2[13]),
    .I0(_zz_decode_RS2[13]),
    .I1(decode_RS2_13_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_13_s1.INIT=8'hAC;
  LUT3 decode_RS2_12_s1 (
    .F(decode_RS2[12]),
    .I0(_zz_decode_RS2[12]),
    .I1(decode_RS2_12_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_12_s1.INIT=8'hAC;
  LUT3 decode_RS2_11_s1 (
    .F(decode_RS2[11]),
    .I0(_zz_decode_RS2[11]),
    .I1(decode_RS2_11_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_11_s1.INIT=8'hAC;
  LUT3 decode_RS2_10_s1 (
    .F(decode_RS2[10]),
    .I0(_zz_decode_RS2[10]),
    .I1(decode_RS2_10_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_10_s1.INIT=8'hAC;
  LUT3 decode_RS2_9_s1 (
    .F(decode_RS2[9]),
    .I0(_zz_decode_RS2[9]),
    .I1(decode_RS2_9_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_9_s1.INIT=8'hAC;
  LUT3 decode_RS2_8_s1 (
    .F(decode_RS2[8]),
    .I0(_zz_decode_RS2[8]),
    .I1(decode_RS2_8_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_8_s1.INIT=8'hAC;
  LUT3 decode_RS2_7_s1 (
    .F(decode_RS2[7]),
    .I0(_zz_decode_RS2[7]),
    .I1(decode_RS2_7_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_7_s1.INIT=8'hAC;
  LUT3 decode_RS2_6_s1 (
    .F(decode_RS2[6]),
    .I0(_zz_decode_RS2[6]),
    .I1(decode_RS2_6_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_6_s1.INIT=8'hAC;
  LUT3 decode_RS2_5_s1 (
    .F(decode_RS2[5]),
    .I0(_zz_decode_RS2[5]),
    .I1(decode_RS2_5_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_5_s1.INIT=8'hAC;
  LUT3 decode_RS2_4_s1 (
    .F(decode_RS2[4]),
    .I0(_zz_decode_RS2[4]),
    .I1(decode_RS2_4_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_4_s1.INIT=8'hAC;
  LUT3 decode_RS2_3_s1 (
    .F(decode_RS2[3]),
    .I0(_zz_decode_RS2[3]),
    .I1(decode_RS2_3_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_3_s1.INIT=8'hAC;
  LUT3 decode_RS2_2_s1 (
    .F(decode_RS2[2]),
    .I0(_zz_decode_RS2[2]),
    .I1(decode_RS2_2_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_2_s1.INIT=8'hAC;
  LUT3 decode_RS2_1_s1 (
    .F(decode_RS2[1]),
    .I0(_zz_decode_RS2[1]),
    .I1(decode_RS2_1_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_1_s1.INIT=8'hAC;
  LUT3 decode_RS2_0_s1 (
    .F(decode_RS2[0]),
    .I0(_zz_decode_RS2[0]),
    .I1(decode_RS2_0_5),
    .I2(decode_RS2_31_6) 
);
defparam decode_RS2_0_s1.INIT=8'hA3;
  LUT3 decode_RS1_31_s1 (
    .F(decode_RS1[31]),
    .I0(_zz_decode_RS2[31]),
    .I1(decode_RS1_31_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_31_s1.INIT=8'hA3;
  LUT3 decode_RS1_30_s1 (
    .F(decode_RS1[30]),
    .I0(_zz_decode_RS2[30]),
    .I1(decode_RS1_30_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_30_s1.INIT=8'hA3;
  LUT3 decode_RS1_29_s1 (
    .F(decode_RS1[29]),
    .I0(_zz_decode_RS2[29]),
    .I1(decode_RS1_29_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_29_s1.INIT=8'hA3;
  LUT3 decode_RS1_28_s1 (
    .F(decode_RS1[28]),
    .I0(_zz_decode_RS2[28]),
    .I1(decode_RS1_28_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_28_s1.INIT=8'hA3;
  LUT3 decode_RS1_27_s1 (
    .F(decode_RS1[27]),
    .I0(_zz_decode_RS2[27]),
    .I1(decode_RS1_27_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_27_s1.INIT=8'hA3;
  LUT3 decode_RS1_26_s1 (
    .F(decode_RS1[26]),
    .I0(_zz_decode_RS2[26]),
    .I1(decode_RS1_26_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_26_s1.INIT=8'hA3;
  LUT3 decode_RS1_25_s1 (
    .F(decode_RS1[25]),
    .I0(_zz_decode_RS2[25]),
    .I1(decode_RS1_25_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_25_s1.INIT=8'hA3;
  LUT3 decode_RS1_24_s1 (
    .F(decode_RS1[24]),
    .I0(_zz_decode_RS2[24]),
    .I1(decode_RS1_24_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_24_s1.INIT=8'hA3;
  LUT3 decode_RS1_23_s1 (
    .F(decode_RS1[23]),
    .I0(_zz_decode_RS2[23]),
    .I1(decode_RS1_23_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_23_s1.INIT=8'hA3;
  LUT3 decode_RS1_22_s1 (
    .F(decode_RS1[22]),
    .I0(_zz_decode_RS2[22]),
    .I1(decode_RS1_22_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_22_s1.INIT=8'hA3;
  LUT3 decode_RS1_21_s1 (
    .F(decode_RS1[21]),
    .I0(_zz_decode_RS2[21]),
    .I1(decode_RS1_21_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_21_s1.INIT=8'hA3;
  LUT3 decode_RS1_20_s1 (
    .F(decode_RS1[20]),
    .I0(_zz_decode_RS2[20]),
    .I1(decode_RS1_20_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_20_s1.INIT=8'hA3;
  LUT3 decode_RS1_19_s1 (
    .F(decode_RS1[19]),
    .I0(_zz_decode_RS2[19]),
    .I1(decode_RS1_19_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_19_s1.INIT=8'hA3;
  LUT3 decode_RS1_18_s1 (
    .F(decode_RS1[18]),
    .I0(_zz_decode_RS2[18]),
    .I1(decode_RS1_18_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_18_s1.INIT=8'hA3;
  LUT3 decode_RS1_17_s1 (
    .F(decode_RS1[17]),
    .I0(_zz_decode_RS2[17]),
    .I1(decode_RS1_17_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_17_s1.INIT=8'hA3;
  LUT3 decode_RS1_16_s1 (
    .F(decode_RS1[16]),
    .I0(_zz_decode_RS2[16]),
    .I1(decode_RS1_16_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_16_s1.INIT=8'hA3;
  LUT3 decode_RS1_15_s1 (
    .F(decode_RS1[15]),
    .I0(_zz_decode_RS2[15]),
    .I1(decode_RS1_15_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_15_s1.INIT=8'hA3;
  LUT3 decode_RS1_14_s1 (
    .F(decode_RS1[14]),
    .I0(_zz_decode_RS2[14]),
    .I1(decode_RS1_14_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_14_s1.INIT=8'hA3;
  LUT3 decode_RS1_13_s1 (
    .F(decode_RS1[13]),
    .I0(_zz_decode_RS2[13]),
    .I1(decode_RS1_13_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_13_s1.INIT=8'hA3;
  LUT3 decode_RS1_12_s1 (
    .F(decode_RS1[12]),
    .I0(_zz_decode_RS2[12]),
    .I1(decode_RS1_12_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_12_s1.INIT=8'hA3;
  LUT3 decode_RS1_11_s1 (
    .F(decode_RS1[11]),
    .I0(_zz_decode_RS2[11]),
    .I1(decode_RS1_11_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_11_s1.INIT=8'hA3;
  LUT3 decode_RS1_10_s1 (
    .F(decode_RS1[10]),
    .I0(_zz_decode_RS2[10]),
    .I1(decode_RS1_10_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_10_s1.INIT=8'hA3;
  LUT3 decode_RS1_9_s1 (
    .F(decode_RS1[9]),
    .I0(_zz_decode_RS2[9]),
    .I1(decode_RS1_9_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_9_s1.INIT=8'hA3;
  LUT3 decode_RS1_8_s1 (
    .F(decode_RS1[8]),
    .I0(_zz_decode_RS2[8]),
    .I1(decode_RS1_8_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_8_s1.INIT=8'hA3;
  LUT3 decode_RS1_7_s1 (
    .F(decode_RS1[7]),
    .I0(_zz_decode_RS2[7]),
    .I1(decode_RS1_7_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_7_s1.INIT=8'hA3;
  LUT3 decode_RS1_6_s1 (
    .F(decode_RS1[6]),
    .I0(_zz_decode_RS2[6]),
    .I1(decode_RS1_6_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_6_s1.INIT=8'hA3;
  LUT3 decode_RS1_5_s1 (
    .F(decode_RS1[5]),
    .I0(_zz_decode_RS2[5]),
    .I1(decode_RS1_5_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_5_s1.INIT=8'hA3;
  LUT3 decode_RS1_4_s1 (
    .F(decode_RS1[4]),
    .I0(_zz_decode_RS2[4]),
    .I1(decode_RS1_4_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_4_s1.INIT=8'hA3;
  LUT3 decode_RS1_3_s1 (
    .F(decode_RS1[3]),
    .I0(_zz_decode_RS2[3]),
    .I1(decode_RS1_3_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_3_s1.INIT=8'hA3;
  LUT3 decode_RS1_2_s1 (
    .F(decode_RS1[2]),
    .I0(_zz_decode_RS2[2]),
    .I1(decode_RS1_2_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_2_s1.INIT=8'hA3;
  LUT3 decode_RS1_1_s1 (
    .F(decode_RS1[1]),
    .I0(_zz_decode_RS2[1]),
    .I1(decode_RS1_1_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_1_s1.INIT=8'hA3;
  LUT3 decode_RS1_0_s1 (
    .F(decode_RS1[0]),
    .I0(_zz_decode_RS2[0]),
    .I1(decode_RS1_0_5),
    .I2(decode_RS1_31_6) 
);
defparam decode_RS1_0_s1.INIT=8'hA3;
  LUT3 _zz_decode_RS2_1_31_s0 (
    .F(_zz_decode_RS2_1[31]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[31]),
    .I1(_zz_decode_RS2_1_31_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_31_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_30_s0 (
    .F(_zz_decode_RS2_1[30]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[30]),
    .I1(_zz_decode_RS2_1_30_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_30_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_29_s0 (
    .F(_zz_decode_RS2_1[29]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[29]),
    .I1(_zz_decode_RS2_1_29_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_29_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_28_s0 (
    .F(_zz_decode_RS2_1[28]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[28]),
    .I1(_zz_decode_RS2_1_28_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_28_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_27_s0 (
    .F(_zz_decode_RS2_1[27]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[27]),
    .I1(_zz_decode_RS2_1_27_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_27_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_26_s0 (
    .F(_zz_decode_RS2_1[26]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[26]),
    .I1(_zz_decode_RS2_1_26_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_26_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_25_s0 (
    .F(_zz_decode_RS2_1[25]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[25]),
    .I1(_zz_decode_RS2_1_25_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_25_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_24_s0 (
    .F(_zz_decode_RS2_1[24]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[24]),
    .I1(_zz_decode_RS2_1_24_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_24_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_23_s0 (
    .F(_zz_decode_RS2_1[23]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[23]),
    .I1(_zz_decode_RS2_1_23_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_23_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_22_s0 (
    .F(_zz_decode_RS2_1[22]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[22]),
    .I1(_zz_decode_RS2_1_22_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_22_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_21_s0 (
    .F(_zz_decode_RS2_1[21]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[21]),
    .I1(_zz_decode_RS2_1_21_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_21_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_20_s0 (
    .F(_zz_decode_RS2_1[20]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[20]),
    .I1(_zz_decode_RS2_1_20_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_20_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_19_s0 (
    .F(_zz_decode_RS2_1[19]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[19]),
    .I1(_zz_decode_RS2_1_19_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_19_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_18_s0 (
    .F(_zz_decode_RS2_1[18]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[18]),
    .I1(_zz_decode_RS2_1_18_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_18_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_17_s0 (
    .F(_zz_decode_RS2_1[17]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[17]),
    .I1(_zz_decode_RS2_1_17_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_17_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_16_s0 (
    .F(_zz_decode_RS2_1[16]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[16]),
    .I1(_zz_decode_RS2_1_16_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_16_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_15_s0 (
    .F(_zz_decode_RS2_1[15]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[15]),
    .I1(_zz_decode_RS2_1_15_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_15_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_14_s0 (
    .F(_zz_decode_RS2_1[14]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[14]),
    .I1(_zz_decode_RS2_1_14_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_14_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_13_s0 (
    .F(_zz_decode_RS2_1[13]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[13]),
    .I1(_zz_decode_RS2_1_13_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_13_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_12_s0 (
    .F(_zz_decode_RS2_1[12]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[12]),
    .I1(_zz_decode_RS2_1_12_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_12_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_11_s0 (
    .F(_zz_decode_RS2_1[11]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[11]),
    .I1(_zz_decode_RS2_1_11_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_11_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_10_s0 (
    .F(_zz_decode_RS2_1[10]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[10]),
    .I1(_zz_decode_RS2_1_10_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_10_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_9_s0 (
    .F(_zz_decode_RS2_1[9]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[9]),
    .I1(_zz_decode_RS2_1_9_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_9_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_8_s0 (
    .F(_zz_decode_RS2_1[8]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[8]),
    .I1(_zz_decode_RS2_1_8_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_8_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_7_s0 (
    .F(_zz_decode_RS2_1[7]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[7]),
    .I1(_zz_decode_RS2_1_7_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_7_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_6_s0 (
    .F(_zz_decode_RS2_1[6]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[6]),
    .I1(_zz_decode_RS2_1_6_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_6_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_5_s0 (
    .F(_zz_decode_RS2_1[5]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[5]),
    .I1(_zz_decode_RS2_1_5_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_5_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_4_s0 (
    .F(_zz_decode_RS2_1[4]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[4]),
    .I1(_zz_decode_RS2_1_4_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_4_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_3_s0 (
    .F(_zz_decode_RS2_1[3]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[3]),
    .I1(_zz_decode_RS2_1_3_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_3_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_2_s0 (
    .F(_zz_decode_RS2_1[2]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[2]),
    .I1(_zz_decode_RS2_1_2_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_2_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_1_s0 (
    .F(_zz_decode_RS2_1[1]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[1]),
    .I1(_zz_decode_RS2_1_1_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_1_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_0_s0 (
    .F(_zz_decode_RS2_1[0]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[0]),
    .I1(_zz_decode_RS2_1_0_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_0_s0.INIT=8'hCA;
  LUT3 decode_INSTRUCTION_ANTICIPATED_24_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[24]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[24]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_23_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[23]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[23]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_23_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_22_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[22]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[22]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_22_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_21_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[21]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[21]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_21_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_20_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[20]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_20_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_19_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[19]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[19]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_19_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_18_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[18]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[18]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_18_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_17_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[17]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[17]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_17_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_16_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[16]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[16]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_16_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_15_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[15]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[15]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_15_s2.INIT=8'hAC;
  LUT4 _zz_decode_RS2_2_31_s0 (
    .F(_zz_decode_RS2_2[31]),
    .I0(_zz_decode_RS2_2_31_12),
    .I1(_zz_decode_RS2_2_31_5),
    .I2(memory_to_writeBack_IS_MUL),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_31_s0.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_30_s0 (
    .F(_zz_decode_RS2_2[30]),
    .I0(_zz_decode_RS2_2_30_9),
    .I1(_zz_decode_RS2_2_30_5),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_30_s0.INIT=16'h5333;
  LUT4 _zz_decode_RS2_2_29_s0 (
    .F(_zz_decode_RS2_2[29]),
    .I0(_zz_decode_RS2_2_29_9),
    .I1(_zz_decode_RS2_2_29_5),
    .I2(memory_to_writeBack_IS_MUL),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_29_s0.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_28_s0 (
    .F(_zz_decode_RS2_2[28]),
    .I0(_zz_decode_RS2_2_28_9),
    .I1(_zz_decode_RS2_2_28_5),
    .I2(memory_to_writeBack_IS_MUL),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_28_s0.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_27_s0 (
    .F(_zz_decode_RS2_2[27]),
    .I0(_zz_decode_RS2_2_27_9),
    .I1(_zz_decode_RS2_2_27_5),
    .I2(memory_to_writeBack_IS_MUL),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_27_s0.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_26_s0 (
    .F(_zz_decode_RS2_2[26]),
    .I0(_zz_decode_RS2_2_26_9),
    .I1(_zz_decode_RS2_2_26_5),
    .I2(memory_to_writeBack_IS_MUL),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_26_s0.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_25_s0 (
    .F(_zz_decode_RS2_2[25]),
    .I0(_zz_decode_RS2_2_25_9),
    .I1(_zz_decode_RS2_2_25_5),
    .I2(memory_to_writeBack_IS_MUL),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_25_s0.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_24_s0 (
    .F(_zz_decode_RS2_2[24]),
    .I0(_zz_decode_RS2_2_24_9),
    .I1(_zz_decode_RS2_2_24_5),
    .I2(memory_to_writeBack_IS_MUL),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_24_s0.INIT=16'h53CC;
  LUT4 _zz_decode_RS2_2_23_s0 (
    .F(_zz_decode_RS2_2[23]),
    .I0(_zz_decode_RS2_2_23_9),
    .I1(_zz_decode_RS2_2_23_5),
    .I2(memory_to_writeBack_IS_MUL),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_23_s0.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_22_s0 (
    .F(_zz_decode_RS2_2[22]),
    .I0(_zz_decode_RS2_2_22_9),
    .I1(_zz_decode_RS2_2_22_5),
    .I2(memory_to_writeBack_IS_MUL),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_22_s0.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_21_s0 (
    .F(_zz_decode_RS2_2[21]),
    .I0(_zz_decode_RS2_2_21_9),
    .I1(_zz_decode_RS2_2_21_5),
    .I2(memory_to_writeBack_IS_MUL),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_21_s0.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_20_s0 (
    .F(_zz_decode_RS2_2[20]),
    .I0(_zz_decode_RS2_2_20_9),
    .I1(_zz_decode_RS2_2_20_5),
    .I2(memory_to_writeBack_IS_MUL),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_20_s0.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_19_s0 (
    .F(_zz_decode_RS2_2[19]),
    .I0(_zz_decode_RS2_2_19_9),
    .I1(_zz_decode_RS2_2_19_5),
    .I2(memory_to_writeBack_IS_MUL),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_19_s0.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_18_s0 (
    .F(_zz_decode_RS2_2[18]),
    .I0(_zz_decode_RS2_2_18_9),
    .I1(_zz_decode_RS2_2_18_5),
    .I2(memory_to_writeBack_IS_MUL),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_18_s0.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_17_s0 (
    .F(_zz_decode_RS2_2[17]),
    .I0(_zz_decode_RS2_2_17_9),
    .I1(_zz_decode_RS2_2_17_5),
    .I2(memory_to_writeBack_IS_MUL),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_17_s0.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_16_s0 (
    .F(_zz_decode_RS2_2[16]),
    .I0(_zz_decode_RS2_2_16_9),
    .I1(_zz_decode_RS2_2_16_5),
    .I2(memory_to_writeBack_IS_MUL),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_16_s0.INIT=16'h53CC;
  LUT4 _zz_decode_RS2_2_15_s0 (
    .F(_zz_decode_RS2_2[15]),
    .I0(_zz_decode_RS2_2_15_12),
    .I1(_zz_decode_RS2_2_15_5),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_15_s0.INIT=16'h5CCC;
  LUT4 _zz_decode_RS2_2_14_s0 (
    .F(_zz_decode_RS2_2[14]),
    .I0(_zz_decode_RS2_2_14_9),
    .I1(_zz_decode_RS2_2_14_5),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_14_s0.INIT=16'h5CCC;
  LUT4 _zz_decode_RS2_2_13_s0 (
    .F(_zz_decode_RS2_2[13]),
    .I0(_zz_decode_RS2_2_13_9),
    .I1(_zz_decode_RS2_2_13_5),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_13_s0.INIT=16'h5CCC;
  LUT4 _zz_decode_RS2_2_12_s0 (
    .F(_zz_decode_RS2_2[12]),
    .I0(_zz_decode_RS2_2_12_9),
    .I1(_zz_decode_RS2_2_12_5),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_12_s0.INIT=16'h5CCC;
  LUT4 _zz_decode_RS2_2_11_s0 (
    .F(_zz_decode_RS2_2[11]),
    .I0(_zz_decode_RS2_2_11_9),
    .I1(_zz_decode_RS2_2_11_5),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_11_s0.INIT=16'h5CCC;
  LUT4 _zz_decode_RS2_2_10_s0 (
    .F(_zz_decode_RS2_2[10]),
    .I0(_zz_decode_RS2_2_10_9),
    .I1(_zz_decode_RS2_2_10_5),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_10_s0.INIT=16'h5CCC;
  LUT4 _zz_decode_RS2_2_9_s0 (
    .F(_zz_decode_RS2_2[9]),
    .I0(_zz_decode_RS2_2_9_9),
    .I1(_zz_decode_RS2_2_9_5),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_9_s0.INIT=16'h5CCC;
  LUT4 _zz_decode_RS2_2_8_s0 (
    .F(_zz_decode_RS2_2[8]),
    .I0(_zz_decode_RS2_2_8_10),
    .I1(_zz_decode_RS2_2_8_5),
    .I2(memory_to_writeBack_IS_MUL),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_8_s0.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_7_s0 (
    .F(_zz_decode_RS2_2[7]),
    .I0(_zz_decode_RS2_2_7_10),
    .I1(_zz_decode_RS2_2_7_5),
    .I2(memory_to_writeBack_IS_MUL),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_7_s0.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_6_s0 (
    .F(_zz_decode_RS2_2[6]),
    .I0(_zz_decode_RS2_2_6_10),
    .I1(_zz_decode_RS2_2_6_5),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_6_s0.INIT=16'h5CCC;
  LUT4 _zz_decode_RS2_2_5_s0 (
    .F(_zz_decode_RS2_2[5]),
    .I0(_zz_decode_RS2_2_5_10),
    .I1(_zz_decode_RS2_2_5_5),
    .I2(memory_to_writeBack_IS_MUL),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_5_s0.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_4_s0 (
    .F(_zz_decode_RS2_2[4]),
    .I0(_zz_decode_RS2_2_4_10),
    .I1(_zz_decode_RS2_2_4_5),
    .I2(memory_to_writeBack_IS_MUL),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_4_s0.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_3_s0 (
    .F(_zz_decode_RS2_2[3]),
    .I0(_zz_decode_RS2_2_3_10),
    .I1(_zz_decode_RS2_2_3_5),
    .I2(memory_to_writeBack_IS_MUL),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_3_s0.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_2_s0 (
    .F(_zz_decode_RS2_2[2]),
    .I0(_zz_decode_RS2_2_2_10),
    .I1(_zz_decode_RS2_2_2_5),
    .I2(memory_to_writeBack_IS_MUL),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_2_s0.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_1_s0 (
    .F(_zz_decode_RS2_2[1]),
    .I0(_zz_decode_RS2_2_1_10),
    .I1(_zz_decode_RS2_2_1_5),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_1_s0.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_2_0_s0 (
    .F(_zz_decode_RS2_2[0]),
    .I0(_zz_decode_RS2_2_0_11),
    .I1(_zz_decode_RS2_2_0_5),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_0_s0.INIT=16'h5333;
  LUT2 IBusCachedPlugin_fetchPc_output_fire_s0 (
    .F(n17460_4),
    .I0(IBusCachedPlugin_fetchPc_output_fire_4),
    .I1(IBusCachedPlugin_fetchPc_output_fire_5) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s0.INIT=4'h8;
  LUT3 IBusCachedPlugin_fetchPc_pc_31_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[31]),
    .I0(IBusCachedPlugin_fetchPc_pc_31_4),
    .I1(IBusCachedPlugin_fetchPc_pc_31_5),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s0.INIT=8'h53;
  LUT4 IBusCachedPlugin_fetchPc_pc_30_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[30]),
    .I0(IBusCachedPlugin_fetchPc_pc_30_4),
    .I1(IBusCachedPlugin_fetchPc_pc_30_5),
    .I2(IBusCachedPlugin_fetchPc_pc_30_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s0.INIT=16'h0FEE;
  LUT3 IBusCachedPlugin_fetchPc_pc_29_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[29]),
    .I0(IBusCachedPlugin_fetchPc_pc_29_4),
    .I1(IBusCachedPlugin_fetchPc_pc_29_5),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s0.INIT=8'h3A;
  LUT3 IBusCachedPlugin_fetchPc_pc_28_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[28]),
    .I0(IBusCachedPlugin_fetchPc_pc_28_4),
    .I1(IBusCachedPlugin_fetchPc_pc_28_5),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s0.INIT=8'h3A;
  LUT3 IBusCachedPlugin_fetchPc_pc_27_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[27]),
    .I0(IBusCachedPlugin_fetchPc_pc_27_4),
    .I1(IBusCachedPlugin_fetchPc_pc_27_5),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s0.INIT=8'h3A;
  LUT3 IBusCachedPlugin_fetchPc_pc_26_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[26]),
    .I0(IBusCachedPlugin_fetchPc_pc_26_4),
    .I1(IBusCachedPlugin_fetchPc_pc_26_5),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s0.INIT=8'h3A;
  LUT3 IBusCachedPlugin_fetchPc_pc_25_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[25]),
    .I0(IBusCachedPlugin_fetchPc_pc_25_4),
    .I1(IBusCachedPlugin_fetchPc_pc_25_5),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s0.INIT=8'h3A;
  LUT3 IBusCachedPlugin_fetchPc_pc_24_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[24]),
    .I0(IBusCachedPlugin_fetchPc_pc_24_4),
    .I1(IBusCachedPlugin_fetchPc_pc_24_5),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s0.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_23_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[23]),
    .I0(IBusCachedPlugin_fetchPc_pc_23_4),
    .I1(IBusCachedPlugin_fetchPc_pc_23_5),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s0.INIT=8'hC5;
  LUT3 IBusCachedPlugin_fetchPc_pc_22_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[22]),
    .I0(IBusCachedPlugin_fetchPc_pc_22_4),
    .I1(IBusCachedPlugin_fetchPc_pc_22_5),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s0.INIT=8'h3A;
  LUT3 IBusCachedPlugin_fetchPc_pc_21_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[21]),
    .I0(IBusCachedPlugin_fetchPc_pc_21_4),
    .I1(IBusCachedPlugin_fetchPc_pc_21_5),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s0.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_20_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[20]),
    .I0(IBusCachedPlugin_fetchPc_pc_20_4),
    .I1(IBusCachedPlugin_fetchPc_pc_20_5),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s0.INIT=8'h3A;
  LUT3 IBusCachedPlugin_fetchPc_pc_19_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[19]),
    .I0(IBusCachedPlugin_fetchPc_pc_19_4),
    .I1(IBusCachedPlugin_fetchPc_pc_19_5),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s0.INIT=8'h3A;
  LUT3 IBusCachedPlugin_fetchPc_pc_18_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[18]),
    .I0(IBusCachedPlugin_fetchPc_pc_18_4),
    .I1(IBusCachedPlugin_fetchPc_pc_18_5),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s0.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_17_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[17]),
    .I0(IBusCachedPlugin_fetchPc_pc_17_4),
    .I1(IBusCachedPlugin_fetchPc_pc_17_5),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s0.INIT=8'h3A;
  LUT4 IBusCachedPlugin_fetchPc_pc_16_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[16]),
    .I0(IBusCachedPlugin_fetchPc_pc_16_4),
    .I1(IBusCachedPlugin_fetchPc_pc_16_5),
    .I2(IBusCachedPlugin_fetchPc_pc_16_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s0.INIT=16'h0FEE;
  LUT3 IBusCachedPlugin_fetchPc_pc_15_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[15]),
    .I0(IBusCachedPlugin_fetchPc_pc_15_4),
    .I1(IBusCachedPlugin_fetchPc_pc_15_5),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s0.INIT=8'h3A;
  LUT4 IBusCachedPlugin_fetchPc_pc_14_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[14]),
    .I0(IBusCachedPlugin_fetchPc_pc_14_4),
    .I1(IBusCachedPlugin_fetchPc_pc_14_5),
    .I2(IBusCachedPlugin_fetchPc_pc_14_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s0.INIT=16'h0FEE;
  LUT3 IBusCachedPlugin_fetchPc_pc_13_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[13]),
    .I0(IBusCachedPlugin_fetchPc_pc_13_4),
    .I1(IBusCachedPlugin_fetchPc_pc_13_5),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s0.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_12_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[12]),
    .I0(IBusCachedPlugin_fetchPc_pc_12_4),
    .I1(IBusCachedPlugin_fetchPc_pc_12_5),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s0.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_11_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[11]),
    .I0(IBusCachedPlugin_fetchPc_pc_11_8),
    .I1(IBusCachedPlugin_fetchPc_pc_11_9),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s4.INIT=8'hCA;
  LUT3 IBusCachedPlugin_fetchPc_pc_10_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[10]),
    .I0(IBusCachedPlugin_fetchPc_pc_10_8),
    .I1(IBusCachedPlugin_fetchPc_pc_10_9),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s4.INIT=8'h3A;
  LUT3 IBusCachedPlugin_fetchPc_pc_9_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[9]),
    .I0(IBusCachedPlugin_fetchPc_pc_9_8),
    .I1(IBusCachedPlugin_fetchPc_pc_9_9),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s4.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_8_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[8]),
    .I0(IBusCachedPlugin_fetchPc_pc_8_8),
    .I1(IBusCachedPlugin_fetchPc_pc_8_9),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s4.INIT=8'h3A;
  LUT3 IBusCachedPlugin_fetchPc_pc_7_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[7]),
    .I0(IBusCachedPlugin_fetchPc_pc_7_8),
    .I1(IBusCachedPlugin_fetchPc_pc_7_9),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s4.INIT=8'h3A;
  LUT3 IBusCachedPlugin_fetchPc_pc_6_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[6]),
    .I0(IBusCachedPlugin_fetchPc_pc_6_8),
    .I1(IBusCachedPlugin_fetchPc_pc_6_9),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s4.INIT=8'hC5;
  LUT3 IBusCachedPlugin_fetchPc_pc_5_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[5]),
    .I0(IBusCachedPlugin_fetchPc_pc_5_8),
    .I1(IBusCachedPlugin_fetchPc_pc_5_9),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s4.INIT=8'h3A;
  LUT3 IBusCachedPlugin_fetchPc_pc_4_s2 (
    .F(IBusCachedPlugin_fetchPc_pc[4]),
    .I0(IBusCachedPlugin_fetchPc_pc_4_6),
    .I1(IBusCachedPlugin_fetchPc_pc_4_7),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s2.INIT=8'h3A;
  LUT3 IBusCachedPlugin_fetchPc_pc_3_s2 (
    .F(IBusCachedPlugin_fetchPc_pc[3]),
    .I0(IBusCachedPlugin_fetchPc_pc_3_6),
    .I1(IBusCachedPlugin_fetchPc_pc_3_7),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s2.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_2_s2 (
    .F(IBusCachedPlugin_fetchPc_pc[2]),
    .I0(IBusCachedPlugin_fetchPc_pc_2_6),
    .I1(IBusCachedPlugin_fetchPc_pc_2_7),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s2.INIT=8'hCA;
  LUT2 when_Fetcher_l160_s0 (
    .F(when_Fetcher_l160),
    .I0(IBusCachedPlugin_fetchPc_booted),
    .I1(IBusCachedPlugin_fetchPc_inc_10) 
);
defparam when_Fetcher_l160_s0.INIT=4'h8;
  LUT3 n12955_s0 (
    .F(n12955_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I1(_zz__zz_decode_IS_RS2_SIGNED_9[24]),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_13[0]) 
);
defparam n12955_s0.INIT=8'h2C;
  LUT3 n13040_s0 (
    .F(n13040_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I2(n13040_6) 
);
defparam n13040_s0.INIT=8'hAC;
  LUT3 n13041_s0 (
    .F(n13041_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I2(n13040_6) 
);
defparam n13041_s0.INIT=8'hAC;
  LUT3 n13042_s0 (
    .F(n13042_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I2(n13040_6) 
);
defparam n13042_s0.INIT=8'hAC;
  LUT3 n13043_s0 (
    .F(n13043_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I2(n13040_6) 
);
defparam n13043_s0.INIT=8'hAC;
  LUT3 n13044_s0 (
    .F(n13044_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I2(n13040_6) 
);
defparam n13044_s0.INIT=8'hAC;
  LUT3 n13045_s0 (
    .F(n13045_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(n13040_6) 
);
defparam n13045_s0.INIT=8'hCA;
  LUT3 n13046_s0 (
    .F(n13046_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I2(n13040_6) 
);
defparam n13046_s0.INIT=8'hCA;
  LUT3 n13047_s0 (
    .F(n13047_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(n13040_6) 
);
defparam n13047_s0.INIT=8'hCA;
  LUT3 n13048_s0 (
    .F(n13048_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I2(n13040_6) 
);
defparam n13048_s0.INIT=8'hCA;
  LUT3 n13049_s0 (
    .F(n13049_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I2(n13040_6) 
);
defparam n13049_s0.INIT=8'hCA;
  LUT3 n13050_s0 (
    .F(n13050_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I2(n13040_6) 
);
defparam n13050_s0.INIT=8'hCA;
  LUT3 n13051_s0 (
    .F(n13051_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I2(n13040_6) 
);
defparam n13051_s0.INIT=8'hCA;
  LUT2 toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid_s1 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid),
    .I0(dataCache_1_io_mem_cmd_valid),
    .I1(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid_s1.INIT=4'hB;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_wr),
    .I1(stageB_request_wr),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_31_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[31]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[31]),
    .I1(dataCache_1_io_mem_cmd_payload_address[31]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_31_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_30_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[30]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[30]),
    .I1(dataCache_1_io_mem_cmd_payload_address[30]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_30_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_29_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[29]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[29]),
    .I1(dataCache_1_io_mem_cmd_payload_address[29]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_29_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_28_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[28]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[28]),
    .I1(dataCache_1_io_mem_cmd_payload_address[28]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_28_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_27_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[27]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[27]),
    .I1(dataCache_1_io_mem_cmd_payload_address[27]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_27_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_26_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[26]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[26]),
    .I1(dataCache_1_io_mem_cmd_payload_address[26]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_26_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_25_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[25]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[25]),
    .I1(dataCache_1_io_mem_cmd_payload_address[25]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_25_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_24_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[24]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[24]),
    .I1(dataCache_1_io_mem_cmd_payload_address[24]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_24_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_23_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[23]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[23]),
    .I1(dataCache_1_io_mem_cmd_payload_address[23]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_23_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_22_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[22]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[22]),
    .I1(dataCache_1_io_mem_cmd_payload_address[22]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_22_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_21_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[21]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[21]),
    .I1(dataCache_1_io_mem_cmd_payload_address[21]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_21_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_20_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[20]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[20]),
    .I1(dataCache_1_io_mem_cmd_payload_address[20]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_20_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_19_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[19]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[19]),
    .I1(dataCache_1_io_mem_cmd_payload_address[19]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_19_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_18_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[18]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[18]),
    .I1(dataCache_1_io_mem_cmd_payload_address[18]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_18_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_17_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[17]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[17]),
    .I1(dataCache_1_io_mem_cmd_payload_address[17]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_17_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_16_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[16]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[16]),
    .I1(dataCache_1_io_mem_cmd_payload_address[16]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_16_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_15_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[15]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[15]),
    .I1(dataCache_1_io_mem_cmd_payload_address[15]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_15_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_14_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[14]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[14]),
    .I1(dataCache_1_io_mem_cmd_payload_address[14]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_14_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_13_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[13]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[13]),
    .I1(dataCache_1_io_mem_cmd_payload_address[13]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_13_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_12_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[12]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[12]),
    .I1(dataCache_1_io_mem_cmd_payload_address[12]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_12_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_11_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[11]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[11]),
    .I1(dataCache_1_io_mem_cmd_payload_address[11]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_11_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_10_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[10]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[10]),
    .I1(dataCache_1_io_mem_cmd_payload_address[10]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_10_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_9_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[9]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[9]),
    .I1(dataCache_1_io_mem_cmd_payload_address[9]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_9_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_8_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[8]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[8]),
    .I1(dataCache_1_io_mem_cmd_payload_address[8]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_8_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_7_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[7]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[7]),
    .I1(dataCache_1_io_mem_cmd_payload_address[7]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_7_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_6_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[6]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[6]),
    .I1(dataCache_1_io_mem_cmd_payload_address[6]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_6_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_5_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[5]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[5]),
    .I1(dataCache_1_io_mem_cmd_payload_address[5]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_5_s0.INIT=8'hCA;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[4]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I1(stageB_mmuRsp_physicalAddress[4]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rData_address[4]),
    .I3(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_s0.INIT=16'h44F0;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_3_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[3]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I1(stageB_mmuRsp_physicalAddress[3]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rData_address[3]),
    .I3(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_3_s0.INIT=16'h44F0;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_2_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[2]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I1(stageB_mmuRsp_physicalAddress[2]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rData_address[2]),
    .I3(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_2_s0.INIT=16'h44F0;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_31_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[31]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[31]),
    .I1(dataCache_1_io_mem_cmd_payload_data[31]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_31_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_30_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[30]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[30]),
    .I1(dataCache_1_io_mem_cmd_payload_data[30]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_30_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_29_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[29]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[29]),
    .I1(dataCache_1_io_mem_cmd_payload_data[29]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_29_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_28_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[28]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[28]),
    .I1(dataCache_1_io_mem_cmd_payload_data[28]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_28_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_27_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[27]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[27]),
    .I1(dataCache_1_io_mem_cmd_payload_data[27]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_27_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_26_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[26]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[26]),
    .I1(dataCache_1_io_mem_cmd_payload_data[26]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_26_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_25_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[25]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[25]),
    .I1(dataCache_1_io_mem_cmd_payload_data[25]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_25_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_24_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[24]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[24]),
    .I1(dataCache_1_io_mem_cmd_payload_data[24]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_24_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_23_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[23]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[23]),
    .I1(dataCache_1_io_mem_cmd_payload_data[23]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_23_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_22_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[22]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[22]),
    .I1(dataCache_1_io_mem_cmd_payload_data[22]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_22_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_21_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[21]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[21]),
    .I1(dataCache_1_io_mem_cmd_payload_data[21]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_21_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_20_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[20]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[20]),
    .I1(dataCache_1_io_mem_cmd_payload_data[20]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_20_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_19_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[19]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[19]),
    .I1(dataCache_1_io_mem_cmd_payload_data[19]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_19_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_18_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[18]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[18]),
    .I1(dataCache_1_io_mem_cmd_payload_data[18]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_18_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_17_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[17]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[17]),
    .I1(dataCache_1_io_mem_cmd_payload_data[17]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_17_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_16_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[16]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[16]),
    .I1(dataCache_1_io_mem_cmd_payload_data[16]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_16_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_15_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[15]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[15]),
    .I1(dataCache_1_io_mem_cmd_payload_data[15]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_15_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_14_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[14]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[14]),
    .I1(dataCache_1_io_mem_cmd_payload_data[14]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_14_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_13_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[13]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[13]),
    .I1(dataCache_1_io_mem_cmd_payload_data[13]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_13_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_12_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[12]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[12]),
    .I1(dataCache_1_io_mem_cmd_payload_data[12]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_12_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_11_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[11]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[11]),
    .I1(dataCache_1_io_mem_cmd_payload_data[11]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_11_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_10_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[10]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[10]),
    .I1(dataCache_1_io_mem_cmd_payload_data[10]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_10_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_9_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[9]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[9]),
    .I1(dataCache_1_io_mem_cmd_payload_data[9]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_9_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_8_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[8]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[8]),
    .I1(dataCache_1_io_mem_cmd_payload_data[8]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_8_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_7_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[7]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[7]),
    .I1(dataCache_1_io_mem_cmd_payload_data[7]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_7_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_6_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[6]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[6]),
    .I1(dataCache_1_io_mem_cmd_payload_data[6]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_6_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_5_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[5]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[5]),
    .I1(dataCache_1_io_mem_cmd_payload_data[5]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_5_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_4_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[4]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[4]),
    .I1(dataCache_1_io_mem_cmd_payload_data[4]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_4_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_3_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[3]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[3]),
    .I1(dataCache_1_io_mem_cmd_payload_data[3]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_3_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_2_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[2]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[2]),
    .I1(dataCache_1_io_mem_cmd_payload_data[2]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_2_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_1_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[1]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[1]),
    .I1(dataCache_1_io_mem_cmd_payload_data[1]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_1_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_0_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[0]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[0]),
    .I1(dataCache_1_io_mem_cmd_payload_data[0]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_0_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_3_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[3]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_mask[3]),
    .I1(dataCache_1_io_mem_cmd_payload_mask[3]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_3_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_2_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[2]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_mask[2]),
    .I1(dataCache_1_io_mem_cmd_payload_mask[2]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_2_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_1_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[1]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_mask[1]),
    .I1(dataCache_1_io_mem_cmd_payload_mask[1]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_1_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_0_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[0]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_mask[0]),
    .I1(dataCache_1_io_mem_cmd_payload_mask[0]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_0_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size_2_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size[2]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_size[2]),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size_2_s0.INIT=8'hCA;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size_1_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size[1]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I1(stageB_request_size[1]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rData_size[1]),
    .I3(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size_1_s0.INIT=16'h44F0;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size_0_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size[0]),
    .I0(stageB_request_size[0]),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I2(toplevel_dataCache_1_io_mem_cmd_rData_size[0]),
    .I3(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size_0_s0.INIT=16'hEEF0;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_23_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[23]),
    .I0(execute_RS2[7]),
    .I1(execute_RS2[23]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_23_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_22_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[22]),
    .I0(execute_RS2[6]),
    .I1(execute_RS2[22]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_22_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_21_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[21]),
    .I0(execute_RS2[5]),
    .I1(execute_RS2[21]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_21_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_20_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[20]),
    .I0(execute_RS2[4]),
    .I1(execute_RS2[20]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_20_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_19_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[19]),
    .I0(execute_RS2[3]),
    .I1(execute_RS2[19]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_19_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_18_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[18]),
    .I0(execute_RS2[2]),
    .I1(execute_RS2[18]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_18_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_17_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[17]),
    .I0(execute_RS2[1]),
    .I1(execute_RS2[17]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_17_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_16_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[16]),
    .I0(execute_RS2[0]),
    .I1(execute_RS2[16]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_16_s0.INIT=8'hCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_15_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[15]),
    .I0(execute_RS2[7]),
    .I1(execute_RS2[15]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_15_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_14_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[14]),
    .I0(execute_RS2[6]),
    .I1(execute_RS2[14]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_14_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_13_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[13]),
    .I0(execute_RS2[5]),
    .I1(execute_RS2[13]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_13_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_12_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[12]),
    .I0(execute_RS2[4]),
    .I1(execute_RS2[12]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_12_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_11_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[11]),
    .I0(execute_RS2[3]),
    .I1(execute_RS2[11]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_11_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_10_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[10]),
    .I0(execute_RS2[2]),
    .I1(execute_RS2[10]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_10_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_9_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[9]),
    .I0(execute_RS2[1]),
    .I1(execute_RS2[9]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_9_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_8_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[8]),
    .I0(execute_RS2[0]),
    .I1(execute_RS2[8]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_8_s0.INIT=16'hCCCA;
  LUT4 _zz_decode_IS_RS2_SIGNED_29_s3 (
    .F(_zz_decode_IS_RS2_SIGNED[29]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(_zz__zz_decode_IS_RS2_SIGNED_86),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[14]) 
);
defparam _zz_decode_IS_RS2_SIGNED_29_s3.INIT=16'h1000;
  LUT4 HazardSimplePlugin_writeBackWrites_valid_s0 (
    .F(HazardSimplePlugin_writeBackWrites_valid),
    .I0(DBusCachedPlugin_exceptionBus_valid),
    .I1(HazardSimplePlugin_writeBackWrites_valid_7),
    .I2(HazardSimplePlugin_writeBackWrites_valid_5),
    .I3(memory_to_writeBack_INSTRUCTION_29_10) 
);
defparam HazardSimplePlugin_writeBackWrites_valid_s0.INIT=16'h1000;
  LUT3 execute_SrcPlugin_addSub_11_s10 (
    .F(execute_SrcPlugin_addSub[11]),
    .I0(_zz_execute_SrcPlugin_addSub[11]),
    .I1(_zz_execute_SRC1_0[11]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_11_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_10_s10 (
    .F(execute_SrcPlugin_addSub[10]),
    .I0(_zz_execute_SrcPlugin_addSub[10]),
    .I1(_zz_execute_SRC1_0[10]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_10_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_9_s10 (
    .F(execute_SrcPlugin_addSub[9]),
    .I0(_zz_execute_SrcPlugin_addSub[9]),
    .I1(_zz_execute_SRC1_0[9]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_9_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_8_s10 (
    .F(execute_SrcPlugin_addSub[8]),
    .I0(_zz_execute_SrcPlugin_addSub[8]),
    .I1(_zz_execute_SRC1_0[8]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_8_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_7_s10 (
    .F(execute_SrcPlugin_addSub[7]),
    .I0(_zz_execute_SrcPlugin_addSub[7]),
    .I1(_zz_execute_SRC1_0[7]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_7_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_6_s10 (
    .F(execute_SrcPlugin_addSub[6]),
    .I0(_zz_execute_SrcPlugin_addSub[6]),
    .I1(_zz_execute_SRC1_0[6]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_6_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_5_s10 (
    .F(execute_SrcPlugin_addSub[5]),
    .I0(_zz_execute_SrcPlugin_addSub[5]),
    .I1(_zz_execute_SRC1_0[5]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_5_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_4_s8 (
    .F(execute_SrcPlugin_addSub[4]),
    .I0(_zz_execute_SrcPlugin_addSub[4]),
    .I1(_zz_execute_SRC1_4_9),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_4_s8.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_3_s8 (
    .F(execute_SrcPlugin_addSub[3]),
    .I0(_zz_execute_SrcPlugin_addSub[3]),
    .I1(_zz_execute_SRC1_3_9),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_3_s8.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_2_s8 (
    .F(execute_SrcPlugin_addSub[2]),
    .I0(_zz_execute_SrcPlugin_addSub[2]),
    .I1(_zz_execute_SRC1_2),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_2_s8.INIT=8'hCA;
  LUT4 execute_BranchPlugin_branch_src1_31_s0 (
    .F(execute_BranchPlugin_branch_src1[31]),
    .I0(execute_RS1[31]),
    .I1(decode_to_execute_PC[31]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_31_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_30_s0 (
    .F(execute_BranchPlugin_branch_src1[30]),
    .I0(execute_RS1[30]),
    .I1(decode_to_execute_PC[30]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_30_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_29_s0 (
    .F(execute_BranchPlugin_branch_src1[29]),
    .I0(execute_RS1[29]),
    .I1(decode_to_execute_PC[29]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_29_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_28_s0 (
    .F(execute_BranchPlugin_branch_src1[28]),
    .I0(execute_RS1[28]),
    .I1(decode_to_execute_PC[28]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_28_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_27_s0 (
    .F(execute_BranchPlugin_branch_src1[27]),
    .I0(execute_RS1[27]),
    .I1(decode_to_execute_PC[27]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_27_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_26_s0 (
    .F(execute_BranchPlugin_branch_src1[26]),
    .I0(execute_RS1[26]),
    .I1(decode_to_execute_PC[26]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_26_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_25_s0 (
    .F(execute_BranchPlugin_branch_src1[25]),
    .I0(execute_RS1[25]),
    .I1(decode_to_execute_PC[25]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_25_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_24_s0 (
    .F(execute_BranchPlugin_branch_src1[24]),
    .I0(execute_RS1[24]),
    .I1(decode_to_execute_PC[24]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_24_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_23_s0 (
    .F(execute_BranchPlugin_branch_src1[23]),
    .I0(execute_RS1[23]),
    .I1(decode_to_execute_PC[23]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_23_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_22_s0 (
    .F(execute_BranchPlugin_branch_src1[22]),
    .I0(execute_RS1[22]),
    .I1(decode_to_execute_PC[22]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_22_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_21_s0 (
    .F(execute_BranchPlugin_branch_src1[21]),
    .I0(execute_RS1[21]),
    .I1(decode_to_execute_PC[21]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_21_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_20_s0 (
    .F(execute_BranchPlugin_branch_src1[20]),
    .I0(execute_RS1[20]),
    .I1(decode_to_execute_PC[20]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_20_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_19_s0 (
    .F(execute_BranchPlugin_branch_src1[19]),
    .I0(execute_RS1[19]),
    .I1(decode_to_execute_PC[19]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_19_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_18_s0 (
    .F(execute_BranchPlugin_branch_src1[18]),
    .I0(execute_RS1[18]),
    .I1(decode_to_execute_PC[18]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_18_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_17_s0 (
    .F(execute_BranchPlugin_branch_src1[17]),
    .I0(execute_RS1[17]),
    .I1(decode_to_execute_PC[17]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_17_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_16_s0 (
    .F(execute_BranchPlugin_branch_src1[16]),
    .I0(execute_RS1[16]),
    .I1(decode_to_execute_PC[16]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_16_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_15_s0 (
    .F(execute_BranchPlugin_branch_src1[15]),
    .I0(execute_RS1[15]),
    .I1(decode_to_execute_PC[15]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_15_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_14_s0 (
    .F(execute_BranchPlugin_branch_src1[14]),
    .I0(execute_RS1[14]),
    .I1(decode_to_execute_PC[14]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_14_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_13_s0 (
    .F(execute_BranchPlugin_branch_src1[13]),
    .I0(execute_RS1[13]),
    .I1(decode_to_execute_PC[13]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_13_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_12_s0 (
    .F(execute_BranchPlugin_branch_src1[12]),
    .I0(execute_RS1[12]),
    .I1(decode_to_execute_PC[12]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_12_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_11_s0 (
    .F(execute_BranchPlugin_branch_src1[11]),
    .I0(execute_RS1[11]),
    .I1(decode_to_execute_PC[11]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_11_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_10_s0 (
    .F(execute_BranchPlugin_branch_src1[10]),
    .I0(execute_RS1[10]),
    .I1(decode_to_execute_PC[10]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_10_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_9_s0 (
    .F(execute_BranchPlugin_branch_src1[9]),
    .I0(execute_RS1[9]),
    .I1(decode_to_execute_PC[9]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_9_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_8_s0 (
    .F(execute_BranchPlugin_branch_src1[8]),
    .I0(execute_RS1[8]),
    .I1(decode_to_execute_PC[8]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_8_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_7_s0 (
    .F(execute_BranchPlugin_branch_src1[7]),
    .I0(execute_RS1[7]),
    .I1(decode_to_execute_PC[7]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_7_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_6_s0 (
    .F(execute_BranchPlugin_branch_src1[6]),
    .I0(execute_RS1[6]),
    .I1(decode_to_execute_PC[6]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_6_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_5_s0 (
    .F(execute_BranchPlugin_branch_src1[5]),
    .I0(execute_RS1[5]),
    .I1(decode_to_execute_PC[5]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_5_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_4_s0 (
    .F(execute_BranchPlugin_branch_src1[4]),
    .I0(execute_RS1[4]),
    .I1(decode_to_execute_PC[4]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_4_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_3_s0 (
    .F(execute_BranchPlugin_branch_src1[3]),
    .I0(execute_RS1[3]),
    .I1(decode_to_execute_PC[3]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_3_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_2_s0 (
    .F(execute_BranchPlugin_branch_src1[2]),
    .I0(execute_RS1[2]),
    .I1(decode_to_execute_PC[2]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_2_s0.INIT=16'hACCC;
  LUT3 execute_BranchPlugin_branch_src2_19_s0 (
    .F(execute_BranchPlugin_branch_src2[19]),
    .I0(execute_BranchPlugin_branch_src2_19_4),
    .I1(decode_to_execute_INSTRUCTION[19]),
    .I2(execute_BranchPlugin_branch_src2_19_5) 
);
defparam execute_BranchPlugin_branch_src2_19_s0.INIT=8'hF8;
  LUT3 execute_BranchPlugin_branch_src2_18_s0 (
    .F(execute_BranchPlugin_branch_src2[18]),
    .I0(execute_BranchPlugin_branch_src2_19_4),
    .I1(decode_to_execute_INSTRUCTION[18]),
    .I2(execute_BranchPlugin_branch_src2_19_5) 
);
defparam execute_BranchPlugin_branch_src2_18_s0.INIT=8'hF8;
  LUT3 execute_BranchPlugin_branch_src2_17_s0 (
    .F(execute_BranchPlugin_branch_src2[17]),
    .I0(execute_BranchPlugin_branch_src2_19_4),
    .I1(decode_to_execute_INSTRUCTION[17]),
    .I2(execute_BranchPlugin_branch_src2_19_5) 
);
defparam execute_BranchPlugin_branch_src2_17_s0.INIT=8'hF8;
  LUT3 execute_BranchPlugin_branch_src2_16_s0 (
    .F(execute_BranchPlugin_branch_src2[16]),
    .I0(execute_BranchPlugin_branch_src2_19_4),
    .I1(decode_to_execute_INSTRUCTION[16]),
    .I2(execute_BranchPlugin_branch_src2_19_5) 
);
defparam execute_BranchPlugin_branch_src2_16_s0.INIT=8'hF8;
  LUT3 execute_BranchPlugin_branch_src2_15_s0 (
    .F(execute_BranchPlugin_branch_src2[15]),
    .I0(execute_BranchPlugin_branch_src2_19_4),
    .I1(decode_to_execute_INSTRUCTION[15]),
    .I2(execute_BranchPlugin_branch_src2_19_5) 
);
defparam execute_BranchPlugin_branch_src2_15_s0.INIT=8'hF8;
  LUT3 execute_BranchPlugin_branch_src2_14_s0 (
    .F(execute_BranchPlugin_branch_src2[14]),
    .I0(execute_BranchPlugin_branch_src2_19_4),
    .I1(decode_to_execute_INSTRUCTION[14]),
    .I2(execute_BranchPlugin_branch_src2_19_5) 
);
defparam execute_BranchPlugin_branch_src2_14_s0.INIT=8'hF8;
  LUT3 execute_BranchPlugin_branch_src2_13_s0 (
    .F(execute_BranchPlugin_branch_src2[13]),
    .I0(execute_BranchPlugin_branch_src2_19_4),
    .I1(decode_to_execute_INSTRUCTION[13]),
    .I2(execute_BranchPlugin_branch_src2_19_5) 
);
defparam execute_BranchPlugin_branch_src2_13_s0.INIT=8'hF8;
  LUT3 execute_BranchPlugin_branch_src2_12_s0 (
    .F(execute_BranchPlugin_branch_src2[12]),
    .I0(execute_BranchPlugin_branch_src2_19_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(execute_BranchPlugin_branch_src2_19_5) 
);
defparam execute_BranchPlugin_branch_src2_12_s0.INIT=8'hF8;
  LUT4 execute_BranchPlugin_branch_src2_11_s0 (
    .F(execute_BranchPlugin_branch_src2[11]),
    .I0(decode_to_execute_INSTRUCTION[31]),
    .I1(execute_BranchPlugin_branch_src2_11_4),
    .I2(decode_to_execute_BRANCH_CTRL[1]),
    .I3(decode_to_execute_BRANCH_CTRL[0]) 
);
defparam execute_BranchPlugin_branch_src2_11_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src2_4_s0 (
    .F(execute_BranchPlugin_branch_src2[4]),
    .I0(execute_BranchPlugin_branch_src2_4_4),
    .I1(decode_to_execute_INSTRUCTION[11]),
    .I2(decode_to_execute_INSTRUCTION[24]),
    .I3(execute_BranchPlugin_branch_src2_4_5) 
);
defparam execute_BranchPlugin_branch_src2_4_s0.INIT=16'hF888;
  LUT4 execute_BranchPlugin_branch_src2_3_s0 (
    .F(execute_BranchPlugin_branch_src2[3]),
    .I0(execute_BranchPlugin_branch_src2_4_4),
    .I1(decode_to_execute_INSTRUCTION[10]),
    .I2(decode_to_execute_INSTRUCTION[23]),
    .I3(execute_BranchPlugin_branch_src2_4_5) 
);
defparam execute_BranchPlugin_branch_src2_3_s0.INIT=16'hF888;
  LUT4 execute_BranchPlugin_branch_src2_2_s0 (
    .F(execute_BranchPlugin_branch_src2[2]),
    .I0(decode_to_execute_INSTRUCTION[22]),
    .I1(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I2(execute_BranchPlugin_branch_src2_2_4),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_2_s0.INIT=16'hAEFC;
  LUT4 execute_BranchPlugin_branch_src2_1_s0 (
    .F(execute_BranchPlugin_branch_src2[1]),
    .I0(execute_BranchPlugin_branch_src2_4_4),
    .I1(decode_to_execute_INSTRUCTION[8]),
    .I2(decode_to_execute_INSTRUCTION[21]),
    .I3(execute_BranchPlugin_branch_src2_4_5) 
);
defparam execute_BranchPlugin_branch_src2_1_s0.INIT=16'hF888;
  LUT3 CsrPlugin_trapCause_3_s0 (
    .F(CsrPlugin_trapCause[3]),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]),
    .I1(CsrPlugin_interrupt_code[3]),
    .I2(CsrPlugin_hadException) 
);
defparam CsrPlugin_trapCause_3_s0.INIT=8'hAC;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_31_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .I0(_zz_decode_RS2_31_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0[31]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_31_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_30_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .I0(_zz_decode_RS2_30_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_30) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_30_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_29_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .I0(_zz_decode_RS2_29_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_29) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_29_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_28_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .I0(_zz_decode_RS2_28_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0[28]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_28_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_27_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .I0(_zz_decode_RS2_27_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0[27]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_27_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_26_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .I0(_zz_decode_RS2_26_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0[26]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_26_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_25_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .I0(_zz_decode_RS2_25_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0[25]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_25_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_24_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .I0(_zz_decode_RS2_24_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0[24]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_24_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_23_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .I0(_zz_decode_RS2_23_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0[23]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_23_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_22_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .I0(_zz_decode_RS2_22_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0[22]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_22_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_21_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .I0(_zz_decode_RS2_21_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0[21]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_21_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_20_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .I0(_zz_decode_RS2_20_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0[20]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_20_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_19_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .I0(_zz_decode_RS2_19_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0[19]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_19_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_18_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .I0(_zz_decode_RS2_18_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0[18]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_18_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_17_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .I0(_zz_decode_RS2_17_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0[17]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_17_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_16_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .I0(_zz_decode_RS2_16_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0[16]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_16_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_15_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .I0(_zz_decode_RS2_15_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0[15]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_15_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_14_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .I0(_zz_decode_RS2_14_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0[14]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_14_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_13_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .I0(_zz_decode_RS2_13_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0[13]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_13_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_12_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .I0(_zz_decode_RS2_12_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0[12]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_12_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_11_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .I0(_zz_decode_RS2_11_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0[11]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_11_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_10_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .I0(_zz_decode_RS2_10_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0[10]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_10_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_9_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .I0(_zz_decode_RS2_9_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0[9]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_9_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_8_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .I0(_zz_decode_RS2_8_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0[8]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_8_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_7_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .I0(_zz_decode_RS2_7_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0[7]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_7_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_6_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .I0(_zz_decode_RS2_6_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0[6]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_6_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_5_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .I0(_zz_decode_RS2_5_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0[5]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_5_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_4_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .I0(_zz_decode_RS2_4_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_4_9) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_4_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_3_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .I0(_zz_decode_RS2_3_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_3_9) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_3_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_2_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .I0(_zz_decode_RS2_2_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_2) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_2_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_1_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .I0(_zz_decode_RS2_1_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_1_9) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_1_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_0_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .I0(_zz_decode_RS2_0_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0_10) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_0_s0.INIT=16'h3F50;
  LUT3 execute_MulPlugin_aHigh_16_s0 (
    .F(execute_MulPlugin_aHigh[16]),
    .I0(decode_to_execute_INSTRUCTION[12]),
    .I1(decode_to_execute_INSTRUCTION[13]),
    .I2(execute_RS1[31]) 
);
defparam execute_MulPlugin_aHigh_16_s0.INIT=8'h60;
  LUT3 execute_MulPlugin_bHigh_16_s1 (
    .F(execute_MulPlugin_bHigh[16]),
    .I0(decode_to_execute_INSTRUCTION[13]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(execute_RS2[31]) 
);
defparam execute_MulPlugin_bHigh_16_s1.INIT=8'h40;
  LUT4 n24913_s0 (
    .F(n24913_3),
    .I0(memory_to_writeBack_INSTRUCTION_29_10),
    .I1(n24913_4),
    .I2(n24749_4),
    .I3(n18009_7) 
);
defparam n24913_s0.INIT=16'hCAFF;
  LUT3 when_MulDivIterativePlugin_l126_s1 (
    .F(when_MulDivIterativePlugin_l126),
    .I0(memory_DivPlugin_div_counter_value[0]),
    .I1(memory_DivPlugin_div_counter_value[1]),
    .I2(when_MulDivIterativePlugin_l126_5) 
);
defparam when_MulDivIterativePlugin_l126_s1.INIT=8'h10;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_31_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[31]),
    .I0(memory_DivPlugin_accumulator[30]),
    .I1(memory_DivPlugin_div_stage_0_remainderMinusDenominator[31]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_31_s0.INIT=8'hAC;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_30_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[30]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[30]),
    .I1(memory_DivPlugin_accumulator[29]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_30_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_29_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[29]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[29]),
    .I1(memory_DivPlugin_accumulator[28]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_29_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_28_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[28]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[28]),
    .I1(memory_DivPlugin_accumulator[27]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_28_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_27_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[27]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[27]),
    .I1(memory_DivPlugin_accumulator[26]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_27_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_26_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[26]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[26]),
    .I1(memory_DivPlugin_accumulator[25]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_26_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_25_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[25]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[25]),
    .I1(memory_DivPlugin_accumulator[24]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_25_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_24_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[24]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[24]),
    .I1(memory_DivPlugin_accumulator[23]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_24_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_23_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[23]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[23]),
    .I1(memory_DivPlugin_accumulator[22]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_23_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_22_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[22]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[22]),
    .I1(memory_DivPlugin_accumulator[21]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_22_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_21_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[21]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[21]),
    .I1(memory_DivPlugin_accumulator[20]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_21_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_20_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[20]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[20]),
    .I1(memory_DivPlugin_accumulator[19]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_20_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_19_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[19]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[19]),
    .I1(memory_DivPlugin_accumulator[18]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_19_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_18_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[18]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[18]),
    .I1(memory_DivPlugin_accumulator[17]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_18_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_17_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[17]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[17]),
    .I1(memory_DivPlugin_accumulator[16]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_17_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_16_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[16]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[16]),
    .I1(memory_DivPlugin_accumulator[15]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_16_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_15_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[15]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[15]),
    .I1(memory_DivPlugin_accumulator[14]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_15_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_14_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[14]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[14]),
    .I1(memory_DivPlugin_accumulator[13]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_14_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_13_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[13]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[13]),
    .I1(memory_DivPlugin_accumulator[12]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_13_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_12_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[12]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[12]),
    .I1(memory_DivPlugin_accumulator[11]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_12_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_11_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[11]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[11]),
    .I1(memory_DivPlugin_accumulator[10]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_11_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_10_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[10]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[10]),
    .I1(memory_DivPlugin_accumulator[9]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_10_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_9_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[9]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[9]),
    .I1(memory_DivPlugin_accumulator[8]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_9_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_8_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[8]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[8]),
    .I1(memory_DivPlugin_accumulator[7]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_8_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_7_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[7]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[7]),
    .I1(memory_DivPlugin_accumulator[6]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_7_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_6_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[6]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[6]),
    .I1(memory_DivPlugin_accumulator[5]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_6_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_5_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[5]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[5]),
    .I1(memory_DivPlugin_accumulator[4]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_5_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_4_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[4]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[4]),
    .I1(memory_DivPlugin_accumulator[3]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_4_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_3_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[3]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[3]),
    .I1(memory_DivPlugin_accumulator[2]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_3_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_2_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[2]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[2]),
    .I1(memory_DivPlugin_accumulator[1]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_2_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_1_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[1]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[1]),
    .I1(memory_DivPlugin_accumulator[0]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_1_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_0_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[0]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[0]),
    .I1(memory_DivPlugin_rs1[31]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_0_s0.INIT=8'hCA;
  LUT2 _zz_externalInterrupt_0_s0 (
    .F(_zz_externalInterrupt[0]),
    .I0(_zz_CsrPlugin_csrMapping_readDataInit[0]),
    .I1(externalInterruptArray_regNext[0]) 
);
defparam _zz_externalInterrupt_0_s0.INIT=4'h8;
  LUT2 _zz_externalInterrupt_1_s0 (
    .F(_zz_externalInterrupt[1]),
    .I0(_zz_CsrPlugin_csrMapping_readDataInit[1]),
    .I1(externalInterruptArray_regNext[1]) 
);
defparam _zz_externalInterrupt_1_s0.INIT=4'h8;
  LUT3 iBus_cmd_ready_s0 (
    .F(iBus_cmd_ready),
    .I0(lineLoader_cmdSent),
    .I1(iBus_cmd_ready_4),
    .I2(lineLoader_valid) 
);
defparam iBus_cmd_ready_s0.INIT=8'h10;
  LUT2 _zz_dBus_cmd_ready_s0 (
    .F(_zz_dBus_cmd_ready),
    .I0(_zz_dBus_cmd_ready_4),
    .I1(main_basesoc_dbus_stb) 
);
defparam _zz_dBus_cmd_ready_s0.INIT=4'h4;
  LUT4 n17810_s0 (
    .F(n17810_3),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValids_decode),
    .I1(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I2(decode_to_execute_PC_31_6),
    .I3(n17810_4) 
);
defparam n17810_s0.INIT=16'h8F88;
  LUT4 n17813_s0 (
    .F(n17813_3),
    .I0(n17810_4),
    .I1(decode_to_execute_PC_31_6),
    .I2(n19216_6),
    .I3(n17813_4) 
);
defparam n17813_s0.INIT=16'h8F88;
  LUT2 n17815_s1 (
    .F(n17815_4),
    .I0(n19216_6),
    .I1(n17813_4) 
);
defparam n17815_s1.INIT=4'h8;
  LUT4 n24444_s0 (
    .F(n24444_3),
    .I0(CsrPlugin_mip_MEIP),
    .I1(CsrPlugin_mie_MEIE),
    .I2(CsrPlugin_mip_MSIP),
    .I3(CsrPlugin_mie_MSIE) 
);
defparam n24444_s0.INIT=16'hF888;
  LUT4 n17857_s2 (
    .F(n17857_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .I1(n17857_6),
    .I2(n17845_6),
    .I3(CsrPlugin_mstatus_MPIE) 
);
defparam n17857_s2.INIT=16'h8F88;
  LUT4 n17858_s1 (
    .F(n17858_4),
    .I0(CsrPlugin_mstatus_MIE),
    .I1(n17845_6),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .I3(n17857_6) 
);
defparam n17858_s1.INIT=16'hF0BB;
  LUT4 n24471_s0 (
    .F(n24471_3),
    .I0(decode_to_execute_CSR_WRITE_OPCODE),
    .I1(execute_CsrPlugin_csr_772),
    .I2(_zz_decode_RS2_31_6),
    .I3(decode_to_execute_PC_31_6) 
);
defparam n24471_s0.INIT=16'h8000;
  LUT4 n24474_s0 (
    .F(n24474_3),
    .I0(decode_to_execute_CSR_WRITE_OPCODE),
    .I1(execute_CsrPlugin_csr_3008),
    .I2(_zz_decode_RS2_31_6),
    .I3(decode_to_execute_PC_31_6) 
);
defparam n24474_s0.INIT=16'h8000;
  LUT3 n24511_s0 (
    .F(n24511_3),
    .I0(IBusCachedPlugin_fetchPc_output_fire_5),
    .I1(IBusCachedPlugin_fetchPc_output_fire_4),
    .I2(n18009_7) 
);
defparam n24511_s0.INIT=8'h4F;
  LUT2 n24516_s0 (
    .F(n24516_3),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready),
    .I1(n18009_7) 
);
defparam n24516_s0.INIT=4'hB;
  LUT4 n24517_s0 (
    .F(n24517_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .I2(n17857_6),
    .I3(n18009_7) 
);
defparam n24517_s0.INIT=16'h80FF;
  LUT2 n24521_s0 (
    .F(n24521_3),
    .I0(n18009_7),
    .I1(memory_to_writeBack_INSTRUCTION_29_10) 
);
defparam n24521_s0.INIT=4'h7;
  LUT4 n24524_s0 (
    .F(n24524_3),
    .I0(CsrPlugin_interrupt_valid),
    .I1(n18009_7),
    .I2(n24524_4),
    .I3(n24524_5) 
);
defparam n24524_s0.INIT=16'h7FFF;
  LUT3 n18879_s8 (
    .F(n18807_4),
    .I0(decode_to_execute_INSTRUCTION[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I2(n18807_5) 
);
defparam n18879_s8.INIT=8'hAC;
  LUT3 n18880_s7 (
    .F(n18808_4),
    .I0(decode_to_execute_INSTRUCTION[30]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I2(n18807_5) 
);
defparam n18880_s7.INIT=8'hAC;
  LUT3 n18881_s7 (
    .F(n18809_4),
    .I0(decode_to_execute_INSTRUCTION[29]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I2(n18807_5) 
);
defparam n18881_s7.INIT=8'hAC;
  LUT3 n18882_s7 (
    .F(n18810_4),
    .I0(decode_to_execute_INSTRUCTION[28]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I2(n18807_5) 
);
defparam n18882_s7.INIT=8'hAC;
  LUT3 n18883_s7 (
    .F(n18811_4),
    .I0(decode_to_execute_INSTRUCTION[27]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I2(n18807_5) 
);
defparam n18883_s7.INIT=8'hAC;
  LUT3 n18884_s7 (
    .F(n18812_4),
    .I0(decode_to_execute_INSTRUCTION[26]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I2(n18807_5) 
);
defparam n18884_s7.INIT=8'hAC;
  LUT3 n18885_s7 (
    .F(n18813_4),
    .I0(decode_to_execute_INSTRUCTION[25]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I2(n18807_5) 
);
defparam n18885_s7.INIT=8'hAC;
  LUT3 n18886_s7 (
    .F(n18814_4),
    .I0(decode_to_execute_INSTRUCTION[24]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I2(n18807_5) 
);
defparam n18886_s7.INIT=8'hAC;
  LUT3 n18887_s7 (
    .F(n18815_4),
    .I0(decode_to_execute_INSTRUCTION[23]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I2(n18807_5) 
);
defparam n18887_s7.INIT=8'hAC;
  LUT3 n18888_s7 (
    .F(n18816_4),
    .I0(decode_to_execute_INSTRUCTION[22]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I2(n18807_5) 
);
defparam n18888_s7.INIT=8'hAC;
  LUT3 n18889_s7 (
    .F(n18817_4),
    .I0(decode_to_execute_INSTRUCTION[21]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(n18807_5) 
);
defparam n18889_s7.INIT=8'hAC;
  LUT3 n18890_s7 (
    .F(n18818_4),
    .I0(decode_to_execute_INSTRUCTION[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I2(n18807_5) 
);
defparam n18890_s7.INIT=8'hAC;
  LUT3 n18891_s7 (
    .F(n18819_4),
    .I0(decode_to_execute_INSTRUCTION[19]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I2(n18807_5) 
);
defparam n18891_s7.INIT=8'hAC;
  LUT3 n18892_s7 (
    .F(n18820_4),
    .I0(decode_to_execute_INSTRUCTION[18]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I2(n18807_5) 
);
defparam n18892_s7.INIT=8'hAC;
  LUT3 n18893_s7 (
    .F(n18821_4),
    .I0(decode_to_execute_INSTRUCTION[17]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I2(n18807_5) 
);
defparam n18893_s7.INIT=8'hAC;
  LUT3 n18894_s7 (
    .F(n18822_4),
    .I0(decode_to_execute_INSTRUCTION[16]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I2(n18807_5) 
);
defparam n18894_s7.INIT=8'hAC;
  LUT3 n18895_s7 (
    .F(n18823_4),
    .I0(decode_to_execute_INSTRUCTION[15]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I2(n18807_5) 
);
defparam n18895_s7.INIT=8'hAC;
  LUT3 n18896_s7 (
    .F(n18824_4),
    .I0(decode_to_execute_INSTRUCTION[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(n18807_5) 
);
defparam n18896_s7.INIT=8'hAC;
  LUT3 n18897_s7 (
    .F(n18825_4),
    .I0(decode_to_execute_INSTRUCTION[13]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I2(n18807_5) 
);
defparam n18897_s7.INIT=8'hAC;
  LUT3 n18898_s7 (
    .F(n18826_4),
    .I0(decode_to_execute_INSTRUCTION[12]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(n18807_5) 
);
defparam n18898_s7.INIT=8'hAC;
  LUT3 n18899_s7 (
    .F(n18827_4),
    .I0(decode_to_execute_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[11]),
    .I2(n18807_5) 
);
defparam n18899_s7.INIT=8'hAC;
  LUT3 n18900_s7 (
    .F(n18828_4),
    .I0(decode_to_execute_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[10]),
    .I2(n18807_5) 
);
defparam n18900_s7.INIT=8'hAC;
  LUT3 n18901_s7 (
    .F(n18829_4),
    .I0(decode_to_execute_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[9]),
    .I2(n18807_5) 
);
defparam n18901_s7.INIT=8'hAC;
  LUT3 n18902_s7 (
    .F(n18830_4),
    .I0(decode_to_execute_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
    .I2(n18807_5) 
);
defparam n18902_s7.INIT=8'hAC;
  LUT3 n18903_s7 (
    .F(n18831_4),
    .I0(decode_to_execute_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[7]),
    .I2(n18807_5) 
);
defparam n18903_s7.INIT=8'hAC;
  LUT3 n18904_s7 (
    .F(n18832_4),
    .I0(decode_to_execute_INSTRUCTION[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I2(n18807_5) 
);
defparam n18904_s7.INIT=8'hAC;
  LUT3 n18905_s7 (
    .F(n18833_4),
    .I0(decode_to_execute_INSTRUCTION[5]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I2(n18807_5) 
);
defparam n18905_s7.INIT=8'hAC;
  LUT3 n18906_s7 (
    .F(n18834_4),
    .I0(decode_to_execute_INSTRUCTION[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(n18807_5) 
);
defparam n18906_s7.INIT=8'hAC;
  LUT3 n18907_s7 (
    .F(n18835_4),
    .I0(decode_to_execute_INSTRUCTION[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I2(n18807_5) 
);
defparam n18907_s7.INIT=8'hAC;
  LUT3 n18908_s7 (
    .F(n18836_4),
    .I0(decode_to_execute_INSTRUCTION[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(n18807_5) 
);
defparam n18908_s7.INIT=8'hAC;
  LUT3 n18909_s8 (
    .F(n18837_4),
    .I0(decode_to_execute_INSTRUCTION[1]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
    .I2(n18807_5) 
);
defparam n18909_s8.INIT=8'hAC;
  LUT3 n18877_s2 (
    .F(n18877_5),
    .I0(n18877_8),
    .I1(stageB_request_wr),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18877_s2.INIT=8'hC5;
  LUT4 n18910_s1 (
    .F(n18910_4),
    .I0(n18910_5),
    .I1(n18877_8),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18910_s1.INIT=16'hF022;
  LUT3 n19151_s0 (
    .F(n19151_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .I1(memory_to_writeBack_PC[31]),
    .I2(n19151_4) 
);
defparam n19151_s0.INIT=8'hAC;
  LUT3 n19152_s0 (
    .F(n19152_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .I1(memory_to_writeBack_PC[30]),
    .I2(n19151_4) 
);
defparam n19152_s0.INIT=8'hAC;
  LUT3 n19153_s0 (
    .F(n19153_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .I1(memory_to_writeBack_PC[29]),
    .I2(n19151_4) 
);
defparam n19153_s0.INIT=8'hAC;
  LUT3 n19154_s0 (
    .F(n19154_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .I1(memory_to_writeBack_PC[28]),
    .I2(n19151_4) 
);
defparam n19154_s0.INIT=8'hAC;
  LUT3 n19155_s0 (
    .F(n19155_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .I1(memory_to_writeBack_PC[27]),
    .I2(n19151_4) 
);
defparam n19155_s0.INIT=8'hAC;
  LUT3 n19156_s0 (
    .F(n19156_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .I1(memory_to_writeBack_PC[26]),
    .I2(n19151_4) 
);
defparam n19156_s0.INIT=8'hAC;
  LUT3 n19157_s0 (
    .F(n19157_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .I1(memory_to_writeBack_PC[25]),
    .I2(n19151_4) 
);
defparam n19157_s0.INIT=8'hAC;
  LUT3 n19158_s0 (
    .F(n19158_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .I1(memory_to_writeBack_PC[24]),
    .I2(n19151_4) 
);
defparam n19158_s0.INIT=8'hAC;
  LUT3 n19159_s0 (
    .F(n19159_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .I1(memory_to_writeBack_PC[23]),
    .I2(n19151_4) 
);
defparam n19159_s0.INIT=8'hAC;
  LUT3 n19160_s0 (
    .F(n19160_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .I1(memory_to_writeBack_PC[22]),
    .I2(n19151_4) 
);
defparam n19160_s0.INIT=8'hAC;
  LUT3 n19161_s0 (
    .F(n19161_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .I1(memory_to_writeBack_PC[21]),
    .I2(n19151_4) 
);
defparam n19161_s0.INIT=8'hAC;
  LUT3 n19162_s0 (
    .F(n19162_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .I1(memory_to_writeBack_PC[20]),
    .I2(n19151_4) 
);
defparam n19162_s0.INIT=8'hAC;
  LUT3 n19163_s0 (
    .F(n19163_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .I1(memory_to_writeBack_PC[19]),
    .I2(n19151_4) 
);
defparam n19163_s0.INIT=8'hAC;
  LUT3 n19164_s0 (
    .F(n19164_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .I1(memory_to_writeBack_PC[18]),
    .I2(n19151_4) 
);
defparam n19164_s0.INIT=8'hAC;
  LUT3 n19165_s0 (
    .F(n19165_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .I1(memory_to_writeBack_PC[17]),
    .I2(n19151_4) 
);
defparam n19165_s0.INIT=8'hAC;
  LUT3 n19166_s0 (
    .F(n19166_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .I1(memory_to_writeBack_PC[16]),
    .I2(n19151_4) 
);
defparam n19166_s0.INIT=8'hAC;
  LUT3 n19167_s0 (
    .F(n19167_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .I1(memory_to_writeBack_PC[15]),
    .I2(n19151_4) 
);
defparam n19167_s0.INIT=8'hAC;
  LUT3 n19168_s0 (
    .F(n19168_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .I1(memory_to_writeBack_PC[14]),
    .I2(n19151_4) 
);
defparam n19168_s0.INIT=8'hAC;
  LUT3 n19169_s0 (
    .F(n19169_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .I1(memory_to_writeBack_PC[13]),
    .I2(n19151_4) 
);
defparam n19169_s0.INIT=8'hAC;
  LUT3 n19170_s0 (
    .F(n19170_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .I1(memory_to_writeBack_PC[12]),
    .I2(n19151_4) 
);
defparam n19170_s0.INIT=8'hAC;
  LUT3 n19171_s0 (
    .F(n19171_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .I1(memory_to_writeBack_PC[11]),
    .I2(n19151_4) 
);
defparam n19171_s0.INIT=8'hAC;
  LUT3 n19172_s0 (
    .F(n19172_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .I1(memory_to_writeBack_PC[10]),
    .I2(n19151_4) 
);
defparam n19172_s0.INIT=8'hAC;
  LUT3 n19173_s0 (
    .F(n19173_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .I1(memory_to_writeBack_PC[9]),
    .I2(n19151_4) 
);
defparam n19173_s0.INIT=8'hAC;
  LUT3 n19174_s0 (
    .F(n19174_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .I1(memory_to_writeBack_PC[8]),
    .I2(n19151_4) 
);
defparam n19174_s0.INIT=8'hAC;
  LUT3 n19175_s0 (
    .F(n19175_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .I1(memory_to_writeBack_PC[7]),
    .I2(n19151_4) 
);
defparam n19175_s0.INIT=8'hAC;
  LUT3 n19176_s0 (
    .F(n19176_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .I1(memory_to_writeBack_PC[6]),
    .I2(n19151_4) 
);
defparam n19176_s0.INIT=8'hAC;
  LUT3 n19177_s0 (
    .F(n19177_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .I1(memory_to_writeBack_PC[5]),
    .I2(n19151_4) 
);
defparam n19177_s0.INIT=8'hAC;
  LUT3 n19178_s0 (
    .F(n19178_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .I1(memory_to_writeBack_PC[4]),
    .I2(n19151_4) 
);
defparam n19178_s0.INIT=8'hAC;
  LUT3 n19179_s0 (
    .F(n19179_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .I1(memory_to_writeBack_PC[3]),
    .I2(n19151_4) 
);
defparam n19179_s0.INIT=8'hAC;
  LUT3 n19180_s0 (
    .F(n19180_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .I1(memory_to_writeBack_PC[2]),
    .I2(n19151_4) 
);
defparam n19180_s0.INIT=8'hAC;
  LUT3 n19345_s0 (
    .F(n19345_3),
    .I0(memory_DivPlugin_rs1[30]),
    .I1(n19345_4),
    .I2(n19216_6) 
);
defparam n19345_s0.INIT=8'h3A;
  LUT3 n19346_s0 (
    .F(n19346_3),
    .I0(memory_DivPlugin_rs1[29]),
    .I1(n19346_4),
    .I2(n19216_6) 
);
defparam n19346_s0.INIT=8'hCA;
  LUT3 n19347_s0 (
    .F(n19347_3),
    .I0(memory_DivPlugin_rs1[28]),
    .I1(n19347_4),
    .I2(n19216_6) 
);
defparam n19347_s0.INIT=8'hCA;
  LUT3 n19348_s0 (
    .F(n19348_3),
    .I0(memory_DivPlugin_rs1[27]),
    .I1(n19348_4),
    .I2(n19216_6) 
);
defparam n19348_s0.INIT=8'hCA;
  LUT4 n19349_s0 (
    .F(n19349_3),
    .I0(memory_DivPlugin_rs1[26]),
    .I1(execute_RS1[27]),
    .I2(n19349_4),
    .I3(n19216_6) 
);
defparam n19349_s0.INIT=16'h3CAA;
  LUT4 n19350_s0 (
    .F(n19350_3),
    .I0(memory_DivPlugin_rs1[25]),
    .I1(execute_RS1[26]),
    .I2(n19350_4),
    .I3(n19216_6) 
);
defparam n19350_s0.INIT=16'h3CAA;
  LUT3 n19351_s0 (
    .F(n19351_3),
    .I0(memory_DivPlugin_rs1[24]),
    .I1(n19351_4),
    .I2(n19216_6) 
);
defparam n19351_s0.INIT=8'hCA;
  LUT4 n19352_s0 (
    .F(n19352_3),
    .I0(memory_DivPlugin_rs1[23]),
    .I1(execute_RS1[24]),
    .I2(n19352_4),
    .I3(n19216_6) 
);
defparam n19352_s0.INIT=16'h3CAA;
  LUT3 n19353_s0 (
    .F(n19353_3),
    .I0(memory_DivPlugin_rs1[22]),
    .I1(n19353_4),
    .I2(n19216_6) 
);
defparam n19353_s0.INIT=8'hCA;
  LUT4 n19354_s0 (
    .F(n19354_3),
    .I0(memory_DivPlugin_rs1[21]),
    .I1(execute_RS1[22]),
    .I2(n19354_4),
    .I3(n19216_6) 
);
defparam n19354_s0.INIT=16'h3CAA;
  LUT3 n19355_s0 (
    .F(n19355_3),
    .I0(memory_DivPlugin_rs1[20]),
    .I1(n19355_4),
    .I2(n19216_6) 
);
defparam n19355_s0.INIT=8'hCA;
  LUT4 n19356_s0 (
    .F(n19356_3),
    .I0(memory_DivPlugin_rs1[19]),
    .I1(execute_RS1[20]),
    .I2(n19356_4),
    .I3(n19216_6) 
);
defparam n19356_s0.INIT=16'h3CAA;
  LUT3 n19357_s0 (
    .F(n19357_3),
    .I0(memory_DivPlugin_rs1[18]),
    .I1(n19357_4),
    .I2(n19216_6) 
);
defparam n19357_s0.INIT=8'hCA;
  LUT4 n19358_s0 (
    .F(n19358_3),
    .I0(memory_DivPlugin_rs1[17]),
    .I1(execute_RS1[18]),
    .I2(n19358_4),
    .I3(n19216_6) 
);
defparam n19358_s0.INIT=16'h3CAA;
  LUT3 n19359_s0 (
    .F(n19359_3),
    .I0(memory_DivPlugin_rs1[16]),
    .I1(n19359_4),
    .I2(n19216_6) 
);
defparam n19359_s0.INIT=8'hCA;
  LUT4 n19360_s0 (
    .F(n19360_3),
    .I0(memory_DivPlugin_rs1[15]),
    .I1(execute_RS1[16]),
    .I2(n19360_4),
    .I3(n19216_6) 
);
defparam n19360_s0.INIT=16'h3CAA;
  LUT3 n19361_s0 (
    .F(n19361_3),
    .I0(memory_DivPlugin_rs1[14]),
    .I1(n19361_4),
    .I2(n19216_6) 
);
defparam n19361_s0.INIT=8'hCA;
  LUT4 n19362_s0 (
    .F(n19362_3),
    .I0(memory_DivPlugin_rs1[13]),
    .I1(execute_RS1[14]),
    .I2(n19362_4),
    .I3(n19216_6) 
);
defparam n19362_s0.INIT=16'h3CAA;
  LUT3 n19363_s0 (
    .F(n19363_3),
    .I0(memory_DivPlugin_rs1[12]),
    .I1(n19363_4),
    .I2(n19216_6) 
);
defparam n19363_s0.INIT=8'hCA;
  LUT4 n19364_s0 (
    .F(n19364_3),
    .I0(memory_DivPlugin_rs1[11]),
    .I1(execute_RS1[12]),
    .I2(n19364_4),
    .I3(n19216_6) 
);
defparam n19364_s0.INIT=16'h3CAA;
  LUT3 n19365_s0 (
    .F(n19365_3),
    .I0(memory_DivPlugin_rs1[10]),
    .I1(n19365_4),
    .I2(n19216_6) 
);
defparam n19365_s0.INIT=8'hCA;
  LUT4 n19366_s0 (
    .F(n19366_3),
    .I0(memory_DivPlugin_rs1[9]),
    .I1(n19366_4),
    .I2(execute_RS1[10]),
    .I3(n19216_6) 
);
defparam n19366_s0.INIT=16'h3CAA;
  LUT3 n19367_s0 (
    .F(n19367_3),
    .I0(memory_DivPlugin_rs1[8]),
    .I1(n19367_4),
    .I2(n19216_6) 
);
defparam n19367_s0.INIT=8'hCA;
  LUT4 n19368_s0 (
    .F(n19368_3),
    .I0(memory_DivPlugin_rs1[7]),
    .I1(n19368_4),
    .I2(execute_RS1[8]),
    .I3(n19216_6) 
);
defparam n19368_s0.INIT=16'h3CAA;
  LUT3 n19369_s0 (
    .F(n19369_3),
    .I0(memory_DivPlugin_rs1[6]),
    .I1(n19369_4),
    .I2(n19216_6) 
);
defparam n19369_s0.INIT=8'hCA;
  LUT4 n19370_s0 (
    .F(n19370_3),
    .I0(memory_DivPlugin_rs1[5]),
    .I1(n19370_4),
    .I2(execute_RS1[6]),
    .I3(n19216_6) 
);
defparam n19370_s0.INIT=16'h3CAA;
  LUT4 n19371_s0 (
    .F(n19371_3),
    .I0(memory_DivPlugin_rs1[4]),
    .I1(n19371_6),
    .I2(execute_RS1[5]),
    .I3(n19216_6) 
);
defparam n19371_s0.INIT=16'h3CAA;
  LUT4 n19372_s0 (
    .F(n19372_3),
    .I0(memory_DivPlugin_rs1[3]),
    .I1(n19372_4),
    .I2(execute_RS1[4]),
    .I3(n19216_6) 
);
defparam n19372_s0.INIT=16'h3CAA;
  LUT4 n19373_s0 (
    .F(n19373_3),
    .I0(memory_DivPlugin_rs1[2]),
    .I1(execute_RS1[3]),
    .I2(n19373_4),
    .I3(n19216_6) 
);
defparam n19373_s0.INIT=16'h3CAA;
  LUT4 n19374_s0 (
    .F(n19374_3),
    .I0(memory_DivPlugin_rs1[1]),
    .I1(n19374_4),
    .I2(execute_RS1[2]),
    .I3(n19216_6) 
);
defparam n19374_s0.INIT=16'h3CAA;
  LUT4 n19375_s0 (
    .F(n19375_3),
    .I0(memory_DivPlugin_rs1[0]),
    .I1(n19375_6),
    .I2(execute_RS1[1]),
    .I3(n19216_6) 
);
defparam n19375_s0.INIT=16'h3CAA;
  LUT3 n19376_s0 (
    .F(n19376_3),
    .I0(execute_RS1[0]),
    .I1(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
    .I2(n19216_6) 
);
defparam n19376_s0.INIT=8'hA3;
  LUT3 n24749_s1 (
    .F(n24749_4),
    .I0(memory_DivPlugin_div_done),
    .I1(execute_to_memory_IS_DIV),
    .I2(memory_arbitration_isValid) 
);
defparam n24749_s1.INIT=8'h40;
  LUT4 n19646_s0 (
    .F(n19646_3),
    .I0(decode_to_execute_INSTRUCTION[13]),
    .I1(n19646_4),
    .I2(n19646_5),
    .I3(n19646_6) 
);
defparam n19646_s0.INIT=16'hAB10;
  LUT4 n20595_s4 (
    .F(n20595_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I3(n20595_8) 
);
defparam n20595_s4.INIT=16'h1000;
  LUT4 n20599_s2 (
    .F(n20599_5),
    .I0(n20599_6),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I3(n20599_10) 
);
defparam n20599_s2.INIT=16'h8000;
  LUT3 n20605_s4 (
    .F(n20605_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I1(n20605_8),
    .I2(n20605_9) 
);
defparam n20605_s4.INIT=8'h80;
  LUT3 n20610_s3 (
    .F(n20610_6),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I1(n20605_8),
    .I2(n20605_9) 
);
defparam n20610_s3.INIT=8'h40;
  LUT4 n20616_s4 (
    .F(n20616_7),
    .I0(n20616_8),
    .I1(n20616_9),
    .I2(n20605_8),
    .I3(n20616_10) 
);
defparam n20616_s4.INIT=16'h8000;
  LUT4 n20622_s4 (
    .F(n20622_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I1(n20622_10),
    .I2(n20605_8),
    .I3(n20616_10) 
);
defparam n20622_s4.INIT=16'h8000;
  LUT3 n20628_s4 (
    .F(n20628_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I1(n20605_8),
    .I2(n20628_8) 
);
defparam n20628_s4.INIT=8'h40;
  LUT3 n20635_s5 (
    .F(n20635_8),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I1(n20605_8),
    .I2(n20628_8) 
);
defparam n20635_s5.INIT=8'h80;
  LUT4 n20642_s5 (
    .F(n20642_8),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I3(n20595_8) 
);
defparam n20642_s5.INIT=16'h4000;
  LUT4 n20650_s6 (
    .F(n20650_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I3(n20595_8) 
);
defparam n20650_s6.INIT=16'h8000;
  LUT4 n24846_s0 (
    .F(n24846_3),
    .I0(decode_to_execute_CSR_WRITE_OPCODE),
    .I1(execute_CsrPlugin_csr_773),
    .I2(_zz_decode_RS2_31_6),
    .I3(decode_to_execute_PC_31_6) 
);
defparam n24846_s0.INIT=16'h8000;
  LUT3 _zz_execute_SHIFT_RIGHT_1_6_s (
    .F(_zz_execute_SHIFT_RIGHT_1[6]),
    .I0(_zz_execute_SHIFT_RIGHT_1_6_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_6_4),
    .I2(_zz_execute_SRC2_4_0[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s.INIT=8'h5C;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s (
    .F(_zz_execute_SHIFT_RIGHT_1[7]),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_7_4),
    .I2(_zz_execute_SRC2_4_0[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s.INIT=8'h35;
  LUT4 _zz_execute_SHIFT_RIGHT_1_8_s (
    .F(_zz_execute_SHIFT_RIGHT_1[8]),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_4),
    .I2(_zz_execute_SRC2_4_0[4]),
    .I3(_zz_execute_SHIFT_RIGHT_1_8_5) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s.INIT=16'hCFA0;
  LUT4 _zz_execute_SHIFT_RIGHT_1_9_s (
    .F(_zz_execute_SHIFT_RIGHT_1[9]),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I2(_zz_execute_SRC2_4_0[3]),
    .I3(_zz_execute_SHIFT_RIGHT_1_9_5) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s.INIT=16'hF305;
  LUT4 _zz_execute_SHIFT_RIGHT_1_10_s (
    .F(_zz_execute_SHIFT_RIGHT_1[10]),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_10_3),
    .I2(_zz_execute_SRC2_4_0[4]),
    .I3(_zz_execute_SHIFT_RIGHT_1_10_4) 
);
defparam _zz_execute_SHIFT_RIGHT_1_10_s.INIT=16'h3FA0;
  LUT4 _zz_execute_SHIFT_RIGHT_1_11_s (
    .F(_zz_execute_SHIFT_RIGHT_1[11]),
    .I0(_zz_execute_SHIFT_RIGHT_1_11_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_11_4),
    .I2(_zz_execute_SRC2_4_0[3]),
    .I3(_zz_execute_SHIFT_RIGHT_1_11_5) 
);
defparam _zz_execute_SHIFT_RIGHT_1_11_s.INIT=16'h05F3;
  LUT3 _zz_execute_SHIFT_RIGHT_1_12_s (
    .F(_zz_execute_SHIFT_RIGHT_1[12]),
    .I0(_zz_execute_SHIFT_RIGHT_1_12_9),
    .I1(_zz_execute_SHIFT_RIGHT_1_12_4),
    .I2(_zz_execute_SRC2_4_0[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_13_s (
    .F(_zz_execute_SHIFT_RIGHT_1[13]),
    .I0(_zz_execute_SHIFT_RIGHT_1_13_8),
    .I1(_zz_execute_SHIFT_RIGHT_1_13_4),
    .I2(_zz_execute_SRC2_4_0[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_13_s.INIT=8'h53;
  LUT3 _zz_execute_SHIFT_RIGHT_1_14_s (
    .F(_zz_execute_SHIFT_RIGHT_1[14]),
    .I0(_zz_execute_SHIFT_RIGHT_1_14_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_14_4),
    .I2(_zz_execute_SRC2_4_0[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_14_s.INIT=8'h5C;
  LUT3 _zz_execute_SHIFT_RIGHT_1_15_s (
    .F(_zz_execute_SHIFT_RIGHT_1[15]),
    .I0(_zz_execute_SHIFT_RIGHT_1_15_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_15_4),
    .I2(_zz_execute_SRC2_4_0[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_15_s.INIT=8'h53;
  LUT3 _zz_execute_SHIFT_RIGHT_1_16_s (
    .F(_zz_execute_SHIFT_RIGHT_1[16]),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_16_3),
    .I2(_zz_execute_SRC2_4_0[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_16_s.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_17_s (
    .F(_zz_execute_SHIFT_RIGHT_1[17]),
    .I0(_zz_execute_SHIFT_RIGHT_1_17_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4_0[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_17_s.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_18_s (
    .F(_zz_execute_SHIFT_RIGHT_1[18]),
    .I0(_zz_execute_SHIFT_RIGHT_1_18_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4_0[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_18_s.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_19_s (
    .F(_zz_execute_SHIFT_RIGHT_1[19]),
    .I0(_zz_execute_SHIFT_RIGHT_1_19_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4_0[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_19_s.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_20_s (
    .F(_zz_execute_SHIFT_RIGHT_1[20]),
    .I0(_zz_execute_SHIFT_RIGHT_1_20_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4_0[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_20_s.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_21_s (
    .F(_zz_execute_SHIFT_RIGHT_1[21]),
    .I0(_zz_execute_SHIFT_RIGHT_1_21_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4_0[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_21_s.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_22_s (
    .F(_zz_execute_SHIFT_RIGHT_1[22]),
    .I0(_zz_execute_SHIFT_RIGHT_1_6_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4_0[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_22_s.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_23_s (
    .F(_zz_execute_SHIFT_RIGHT_1[23]),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_4),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4_0[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_23_s.INIT=8'hC5;
  LUT4 _zz_execute_SHIFT_RIGHT_1_24_s (
    .F(_zz_execute_SHIFT_RIGHT_1[24]),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_4),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4_0[4]),
    .I3(_zz_execute_SRC2_4_0[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_24_s.INIT=16'hCCCA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_25_s (
    .F(_zz_execute_SHIFT_RIGHT_1[25]),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4_0[4]),
    .I3(_zz_execute_SRC2_4_0[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_25_s.INIT=16'hCCC5;
  LUT4 _zz_execute_SHIFT_RIGHT_1_26_s (
    .F(_zz_execute_SHIFT_RIGHT_1[26]),
    .I0(_zz_execute_SHIFT_RIGHT_1_10_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4_0[4]),
    .I3(_zz_execute_SRC2_4_0[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_26_s.INIT=16'hCCC5;
  LUT4 _zz_execute_SHIFT_RIGHT_1_27_s (
    .F(_zz_execute_SHIFT_RIGHT_1[27]),
    .I0(_zz_execute_SHIFT_RIGHT_1_11_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4_0[4]),
    .I3(_zz_execute_SRC2_4_0[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_27_s.INIT=16'hCCC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_28_s (
    .F(_zz_execute_SHIFT_RIGHT_1[28]),
    .I0(_zz_execute_SHIFT_RIGHT_1_28_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SHIFT_RIGHT_1_28_4) 
);
defparam _zz_execute_SHIFT_RIGHT_1_28_s.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_29_s (
    .F(_zz_execute_SHIFT_RIGHT_1[29]),
    .I0(_zz_execute_SHIFT_RIGHT_1_29_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SHIFT_RIGHT_1_28_4) 
);
defparam _zz_execute_SHIFT_RIGHT_1_29_s.INIT=8'h5C;
  LUT4 _zz_execute_SHIFT_RIGHT_1_30_s (
    .F(_zz_execute_SHIFT_RIGHT_1[30]),
    .I0(_zz_execute_SHIFT_RIGHT_1_30_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_28_4) 
);
defparam _zz_execute_SHIFT_RIGHT_1_30_s.INIT=16'hCACC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_31_s (
    .F(_zz_execute_SHIFT_RIGHT_1[31]),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_31_8),
    .I2(_zz_execute_SHIFT_RIGHT_1_31_6) 
);
defparam _zz_execute_SHIFT_RIGHT_1_31_s.INIT=8'hCA;
  LUT4 _zz_execute_SRC1_2_s7 (
    .F(_zz_execute_SRC1_2),
    .I0(execute_RS1[2]),
    .I1(decode_to_execute_INSTRUCTION[17]),
    .I2(decode_to_execute_SRC1_CTRL[0]),
    .I3(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_2_s7.INIT=16'hCF0A;
  LUT4 _zz_execute_SRC2_4_31_s4 (
    .F(_zz_execute_SRC2_4_31_8),
    .I0(_zz_execute_SRC2_4_31_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_31_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_30_s4 (
    .F(_zz_execute_SRC2_4_30_8),
    .I0(_zz_execute_SRC2_4_30_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_30_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_29_s4 (
    .F(_zz_execute_SRC2_4_29_8),
    .I0(_zz_execute_SRC2_4_29_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_29_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_28_s4 (
    .F(_zz_execute_SRC2_4_28_8),
    .I0(_zz_execute_SRC2_4_28_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_28_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_27_s4 (
    .F(_zz_execute_SRC2_4_27_8),
    .I0(_zz_execute_SRC2_4_27_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_27_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_26_s4 (
    .F(_zz_execute_SRC2_4_26_8),
    .I0(_zz_execute_SRC2_4_26_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_26_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_25_s4 (
    .F(_zz_execute_SRC2_4_25_8),
    .I0(_zz_execute_SRC2_4_25_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_25_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_24_s4 (
    .F(_zz_execute_SRC2_4_24_8),
    .I0(_zz_execute_SRC2_4_24_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_24_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_23_s4 (
    .F(_zz_execute_SRC2_4_23_8),
    .I0(_zz_execute_SRC2_4_23_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_23_s4.INIT=16'h5CC5;
  LUT4 _zz_execute_SRC2_4_22_s4 (
    .F(_zz_execute_SRC2_4_22_8),
    .I0(_zz_execute_SRC2_4_22_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_22_s4.INIT=16'h5CC5;
  LUT4 _zz_execute_SRC2_4_21_s4 (
    .F(_zz_execute_SRC2_4_21_8),
    .I0(_zz_execute_SRC2_4_21_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_21_s4.INIT=16'h5CC5;
  LUT4 _zz_execute_SRC2_4_20_s4 (
    .F(_zz_execute_SRC2_4_20_8),
    .I0(_zz_execute_SRC2_4_20_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_20_s4.INIT=16'h5CC5;
  LUT4 _zz_execute_SRC2_4_19_s4 (
    .F(_zz_execute_SRC2_4_19_8),
    .I0(_zz_execute_SRC2_4_19_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_19_s4.INIT=16'h5CC5;
  LUT4 _zz_execute_SRC2_4_18_s4 (
    .F(_zz_execute_SRC2_4_18_8),
    .I0(_zz_execute_SRC2_4_18_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_18_s4.INIT=16'h5CC5;
  LUT4 _zz_execute_SRC2_4_17_s4 (
    .F(_zz_execute_SRC2_4_17_8),
    .I0(_zz_execute_SRC2_4_17_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_17_s4.INIT=16'h5CC5;
  LUT4 _zz_execute_SRC2_4_16_s4 (
    .F(_zz_execute_SRC2_4_16_8),
    .I0(_zz_execute_SRC2_4_16_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_16_s4.INIT=16'h5CC5;
  LUT4 _zz_execute_SRC2_4_15_s4 (
    .F(_zz_execute_SRC2_4_15_8),
    .I0(_zz_execute_SRC2_4_15_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_15_s4.INIT=16'h5CC5;
  LUT4 _zz_execute_SRC2_4_14_s4 (
    .F(_zz_execute_SRC2_4_14_8),
    .I0(_zz_execute_SRC2_4_14_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_14_s4.INIT=16'h5CC5;
  LUT4 _zz_execute_SRC2_4_13_s4 (
    .F(_zz_execute_SRC2_4_13_8),
    .I0(_zz_execute_SRC2_4_13_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_13_s4.INIT=16'h5CC5;
  LUT4 _zz_execute_SRC2_4_12_s4 (
    .F(_zz_execute_SRC2_4_12_8),
    .I0(_zz_execute_SRC2_4_12_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_12_s4.INIT=16'h5CC5;
  LUT4 _zz_execute_SRC2_4_11_s4 (
    .F(_zz_execute_SRC2_4_11_8),
    .I0(_zz_execute_SRC2_4_11_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_11_s4.INIT=16'h5CC5;
  LUT4 _zz_execute_SRC2_4_10_s4 (
    .F(_zz_execute_SRC2_4_10_8),
    .I0(_zz_execute_SRC2_4_10_9),
    .I1(decode_to_execute_INSTRUCTION[30]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_10_s4.INIT=16'h5CCA;
  LUT4 _zz_execute_SRC2_4_9_s4 (
    .F(_zz_execute_SRC2_4_9_8),
    .I0(_zz_execute_SRC2_4_9_9),
    .I1(decode_to_execute_INSTRUCTION[29]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_9_s4.INIT=16'h5CCA;
  LUT4 _zz_execute_SRC2_4_8_s4 (
    .F(_zz_execute_SRC2_4_8_8),
    .I0(_zz_execute_SRC2_4_8_9),
    .I1(decode_to_execute_INSTRUCTION[28]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_8_s4.INIT=16'h5CCA;
  LUT4 _zz_execute_SRC2_4_7_s4 (
    .F(_zz_execute_SRC2_4_7_8),
    .I0(_zz_execute_SRC2_4_7_9),
    .I1(decode_to_execute_INSTRUCTION[27]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_7_s4.INIT=16'h5CCA;
  LUT4 _zz_execute_SRC2_4_6_s4 (
    .F(_zz_execute_SRC2_4_6_8),
    .I0(_zz_execute_SRC2_4_6_9),
    .I1(decode_to_execute_INSTRUCTION[26]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_6_s4.INIT=16'h5CCA;
  LUT4 _zz_execute_SRC2_4_5_s5 (
    .F(_zz_execute_SRC2_4_5_9),
    .I0(_zz_execute_SRC2_4_5_10),
    .I1(decode_to_execute_INSTRUCTION[25]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_5_s5.INIT=16'h5CCA;
  LUT4 _zz_execute_SRC2_4_1_s6 (
    .F(_zz_execute_SRC2_4_0[1]),
    .I0(decode_to_execute_INSTRUCTION[8]),
    .I1(_zz_execute_SRC2_4_1_12),
    .I2(decode_to_execute_SRC2_CTRL[0]),
    .I3(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_1_s6.INIT=16'h0A3C;
  LUT4 _zz_execute_SRC2_4_0_s6 (
    .F(_zz_execute_SRC2_4[0]),
    .I0(decode_to_execute_INSTRUCTION[7]),
    .I1(_zz_execute_SRC2_4_0_12),
    .I2(decode_to_execute_SRC2_CTRL[0]),
    .I3(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_0_s6.INIT=16'h0A3C;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_9_24_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_9[24]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[3]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_9_24_s2.INIT=16'hF044;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_18_0_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_18[0]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I3(_zz__zz_decode_IS_RS2_SIGNED_15_7) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_18_0_s1.INIT=16'hF100;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_28_17_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_28[17]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[13]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_28_17_s1.INIT=16'h4F44;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_82_9_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_82[9]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[2]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_82_9_s1.INIT=16'hFF10;
  LUT2 _zz__zz_decode_IS_RS2_SIGNED_86_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_86),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_86_s2.INIT=4'hB;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_121_2_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_121[2]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[4]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_121_2_s1.INIT=16'h88F0;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_125_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_125),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_125_s1.INIT=16'h88F0;
  LUT2 n14757_s34 (
    .F(n14757_38),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam n14757_s34.INIT=4'hB;
  LUT2 n18221_s1 (
    .F(n18221_4),
    .I0(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I1(n18009_7) 
);
defparam n18221_s1.INIT=4'hB;
  LUT3 n18225_s1 (
    .F(n18225_4),
    .I0(when_CsrPlugin_l1390_4),
    .I1(n18009_7),
    .I2(CsrPlugin_mstatus_MIE) 
);
defparam n18225_s1.INIT=8'hBF;
  LUT4 n20653_s1 (
    .F(n20653_4),
    .I0(decode_to_execute_CSR_WRITE_OPCODE),
    .I1(execute_CsrPlugin_csr_836),
    .I2(_zz_decode_RS2_31_6),
    .I3(decode_to_execute_PC_31_6) 
);
defparam n20653_s1.INIT=16'h7FFF;
  LUT3 n18959_s1 (
    .F(n18959_4),
    .I0(CsrPlugin_mip_MEIP),
    .I1(CsrPlugin_mie_MEIE),
    .I2(CsrPlugin_mstatus_MIE) 
);
defparam n18959_s1.INIT=8'h80;
  LUT3 decode_to_execute_PC_31_s2 (
    .F(decode_to_execute_PC_31_6),
    .I0(decode_to_execute_PC_31_7),
    .I1(n19216_6),
    .I2(stageB_flusher_counter[7]) 
);
defparam decode_to_execute_PC_31_s2.INIT=8'h40;
  LUT2 n20089_s1 (
    .F(n20089_4),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[13]) 
);
defparam n20089_s1.INIT=4'h4;
  LUT4 IBusCachedPlugin_decodePrediction_cmd_hadBranch_s3 (
    .F(IBusCachedPlugin_decodePrediction_cmd_hadBranch_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(n13040_6),
    .I3(decode_to_execute_PC_31_6) 
);
defparam IBusCachedPlugin_decodePrediction_cmd_hadBranch_s3.INIT=16'hCA00;
  LUT2 n20176_s1 (
    .F(n20176_4),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I1(n20176_5) 
);
defparam n20176_s1.INIT=4'h7;
  LUT2 _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s3 (
    .F(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_8),
    .I0(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_9) 
);
defparam _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s3.INIT=4'hB;
  LUT3 memory_arbitration_isValid_s3 (
    .F(memory_arbitration_isValid_8),
    .I0(n19216_6),
    .I1(memory_arbitration_isValid_11),
    .I2(n18909_11) 
);
defparam memory_arbitration_isValid_s3.INIT=8'hBF;
  LUT2 writeBack_arbitration_isValid_s3 (
    .F(writeBack_arbitration_isValid_8),
    .I0(memory_to_writeBack_INSTRUCTION_29_10),
    .I1(n1248_6) 
);
defparam writeBack_arbitration_isValid_s3.INIT=4'hB;
  LUT3 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s3 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_8),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9),
    .I1(n18807_5),
    .I2(n18877_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s3.INIT=8'hFE;
  LUT3 CsrPlugin_interrupt_code_3_s2 (
    .F(CsrPlugin_interrupt_code_3_6),
    .I0(CsrPlugin_mip_MSIP),
    .I1(CsrPlugin_mie_MSIE),
    .I2(CsrPlugin_mstatus_MIE) 
);
defparam CsrPlugin_interrupt_code_3_s2.INIT=8'h80;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_31_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[31]),
    .I0(execute_RS2[31]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_31_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_31_s7.INIT=8'hA3;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_30_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[30]),
    .I0(execute_RS2[30]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_30_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_30_s7.INIT=8'hA3;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_29_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[29]),
    .I0(execute_RS2[29]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_29_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_29_s7.INIT=8'hA3;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_28_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[28]),
    .I0(execute_RS2[28]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_28_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_28_s7.INIT=8'hA3;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_27_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[27]),
    .I0(execute_RS2[27]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_27_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_27_s7.INIT=8'hA3;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_26_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[26]),
    .I0(execute_RS2[26]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_26_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_26_s7.INIT=8'hA3;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_25_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[25]),
    .I0(execute_RS2[25]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_25_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_25_s7.INIT=8'hA3;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_24_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[24]),
    .I0(execute_RS2[24]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_24_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_24_s7.INIT=8'hA3;
  LUT4 n19634_s3 (
    .F(n19634_7),
    .I0(execute_RS2[2]),
    .I1(n19635_8),
    .I2(n19646_5),
    .I3(execute_RS2[3]) 
);
defparam n19634_s3.INIT=16'h4FB0;
  LUT4 n19632_s3 (
    .F(n19632_7),
    .I0(execute_RS2[4]),
    .I1(n19633_10),
    .I2(n19646_5),
    .I3(execute_RS2[5]) 
);
defparam n19632_s3.INIT=16'h4FB0;
  LUT4 n19630_s3 (
    .F(n19630_7),
    .I0(execute_RS2[6]),
    .I1(n19646_5),
    .I2(execute_RS2[7]),
    .I3(n19631_8) 
);
defparam n19630_s3.INIT=16'h5A3C;
  LUT4 n19628_s3 (
    .F(n19628_7),
    .I0(execute_RS2[8]),
    .I1(n19646_5),
    .I2(execute_RS2[9]),
    .I3(n19629_8) 
);
defparam n19628_s3.INIT=16'h5A3C;
  LUT4 n19626_s3 (
    .F(n19626_7),
    .I0(execute_RS2[10]),
    .I1(n19646_5),
    .I2(execute_RS2[11]),
    .I3(n19627_8) 
);
defparam n19626_s3.INIT=16'h5A3C;
  LUT4 n19624_s3 (
    .F(n19624_7),
    .I0(execute_RS2[12]),
    .I1(n19646_5),
    .I2(execute_RS2[13]),
    .I3(n19625_8) 
);
defparam n19624_s3.INIT=16'h5A3C;
  LUT4 n19622_s3 (
    .F(n19622_7),
    .I0(execute_RS2[14]),
    .I1(n19623_8),
    .I2(execute_RS2[15]),
    .I3(n19646_5) 
);
defparam n19622_s3.INIT=16'h4BB4;
  LUT4 n19620_s3 (
    .F(n19620_7),
    .I0(execute_RS2[16]),
    .I1(n19646_5),
    .I2(execute_RS2[17]),
    .I3(n19621_8) 
);
defparam n19620_s3.INIT=16'h5A3C;
  LUT4 n19618_s3 (
    .F(n19618_7),
    .I0(execute_RS2[18]),
    .I1(n19619_11),
    .I2(execute_RS2[19]),
    .I3(n19646_5) 
);
defparam n19618_s3.INIT=16'h4BB4;
  LUT4 n19614_s3 (
    .F(n19614_7),
    .I0(execute_RS2[22]),
    .I1(n19615_8),
    .I2(execute_RS2[23]),
    .I3(n19646_5) 
);
defparam n19614_s3.INIT=16'h4BB4;
  LUT4 n19611_s3 (
    .F(n19611_7),
    .I0(execute_RS2[25]),
    .I1(n19646_5),
    .I2(execute_RS2[26]),
    .I3(n19612_8) 
);
defparam n19611_s3.INIT=16'h5A3C;
  LUT4 n19610_s3 (
    .F(n19610_7),
    .I0(execute_RS2[26]),
    .I1(execute_RS2[25]),
    .I2(n19612_8),
    .I3(n19610_10) 
);
defparam n19610_s3.INIT=16'h10EF;
  LUT4 n19608_s3 (
    .F(n19608_7),
    .I0(execute_RS2[28]),
    .I1(n19609_8),
    .I2(execute_RS2[29]),
    .I3(n19646_5) 
);
defparam n19608_s3.INIT=16'h4BB4;
  LUT4 n19606_s2 (
    .F(n19606_5),
    .I0(decode_to_execute_IS_RS1_SIGNED),
    .I1(execute_RS2[30]),
    .I2(n19607_8),
    .I3(execute_RS2[31]) 
);
defparam n19606_s2.INIT=16'h75C0;
  LUT3 _zz_memory_DivPlugin_div_result_3_0_s3 (
    .F(_zz_memory_DivPlugin_div_result_3_0_8),
    .I0(memory_DivPlugin_rs1[0]),
    .I1(memory_DivPlugin_accumulator[0]),
    .I2(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_0_s3.INIT=8'hCA;
  LUT3 _zz_memory_DivPlugin_div_result_3_1_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[1]),
    .I0(memory_DivPlugin_div_needRevert),
    .I1(_zz_memory_DivPlugin_div_result_3_0_8),
    .I2(_zz_memory_DivPlugin_div_result_3_1_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_1_s3.INIT=8'h87;
  LUT2 _zz_memory_DivPlugin_div_result_3_3_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[3]),
    .I0(_zz_memory_DivPlugin_div_result_3_3_12),
    .I1(_zz_memory_DivPlugin_div_result_3_3_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_3_s3.INIT=4'h9;
  LUT2 _zz_memory_DivPlugin_div_result_3_6_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[6]),
    .I0(_zz_memory_DivPlugin_div_result_3_6_12),
    .I1(_zz_memory_DivPlugin_div_result_3_6_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_6_s3.INIT=4'h9;
  LUT2 _zz_memory_DivPlugin_div_result_3_8_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[8]),
    .I0(_zz_memory_DivPlugin_div_result_3_8_12),
    .I1(_zz_memory_DivPlugin_div_result_3_8_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_8_s3.INIT=4'h9;
  LUT2 _zz_memory_DivPlugin_div_result_3_9_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[9]),
    .I0(_zz_memory_DivPlugin_div_result_3_9_9),
    .I1(_zz_memory_DivPlugin_div_result_3_9_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_9_s3.INIT=4'h9;
  LUT2 _zz_memory_DivPlugin_div_result_3_10_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[10]),
    .I0(_zz_memory_DivPlugin_div_result_3_10_9),
    .I1(_zz_memory_DivPlugin_div_result_3_10_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_10_s3.INIT=4'h9;
  LUT2 _zz_memory_DivPlugin_div_result_3_11_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[11]),
    .I0(_zz_memory_DivPlugin_div_result_3_11_9),
    .I1(_zz_memory_DivPlugin_div_result_3_11_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_11_s3.INIT=4'h9;
  LUT2 _zz_memory_DivPlugin_div_result_3_12_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[12]),
    .I0(_zz_memory_DivPlugin_div_result_3_12_9),
    .I1(_zz_memory_DivPlugin_div_result_3_12_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_12_s3.INIT=4'h9;
  LUT2 _zz_memory_DivPlugin_div_result_3_13_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[13]),
    .I0(_zz_memory_DivPlugin_div_result_3_13_9),
    .I1(_zz_memory_DivPlugin_div_result_3_13_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_13_s3.INIT=4'h9;
  LUT2 _zz_memory_DivPlugin_div_result_3_14_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[14]),
    .I0(_zz_memory_DivPlugin_div_result_3_14_9),
    .I1(_zz_memory_DivPlugin_div_result_3_14_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_14_s3.INIT=4'h9;
  LUT2 _zz_memory_DivPlugin_div_result_3_15_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[15]),
    .I0(_zz_memory_DivPlugin_div_result_3_15_9),
    .I1(_zz_memory_DivPlugin_div_result_3_15_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_15_s3.INIT=4'h9;
  LUT2 _zz_memory_DivPlugin_div_result_3_16_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[16]),
    .I0(_zz_memory_DivPlugin_div_result_3_16_9),
    .I1(_zz_memory_DivPlugin_div_result_3_16_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_16_s3.INIT=4'h9;
  LUT2 _zz_memory_DivPlugin_div_result_3_17_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[17]),
    .I0(_zz_memory_DivPlugin_div_result_3_17_9),
    .I1(_zz_memory_DivPlugin_div_result_3_17_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_17_s3.INIT=4'h9;
  LUT2 _zz_memory_DivPlugin_div_result_3_18_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[18]),
    .I0(_zz_memory_DivPlugin_div_result_3_18_9),
    .I1(_zz_memory_DivPlugin_div_result_3_18_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_18_s3.INIT=4'h9;
  LUT2 _zz_memory_DivPlugin_div_result_3_19_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[19]),
    .I0(_zz_memory_DivPlugin_div_result_3_19_9),
    .I1(_zz_memory_DivPlugin_div_result_3_19_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_19_s3.INIT=4'h9;
  LUT2 _zz_memory_DivPlugin_div_result_3_20_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[20]),
    .I0(_zz_memory_DivPlugin_div_result_3_20_9),
    .I1(_zz_memory_DivPlugin_div_result_3_20_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_20_s3.INIT=4'h9;
  LUT2 _zz_memory_DivPlugin_div_result_3_21_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[21]),
    .I0(_zz_memory_DivPlugin_div_result_3_21_9),
    .I1(_zz_memory_DivPlugin_div_result_3_21_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_21_s3.INIT=4'h9;
  LUT2 _zz_memory_DivPlugin_div_result_3_22_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[22]),
    .I0(_zz_memory_DivPlugin_div_result_3_22_9),
    .I1(_zz_memory_DivPlugin_div_result_3_22_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_22_s3.INIT=4'h9;
  LUT2 _zz_memory_DivPlugin_div_result_3_23_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[23]),
    .I0(_zz_memory_DivPlugin_div_result_3_23_9),
    .I1(_zz_memory_DivPlugin_div_result_3_23_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_23_s3.INIT=4'h9;
  LUT2 _zz_memory_DivPlugin_div_result_3_24_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[24]),
    .I0(_zz_memory_DivPlugin_div_result_3_24_9),
    .I1(_zz_memory_DivPlugin_div_result_3_24_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_24_s3.INIT=4'h9;
  LUT2 _zz_memory_DivPlugin_div_result_3_25_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[25]),
    .I0(_zz_memory_DivPlugin_div_result_3_25_9),
    .I1(_zz_memory_DivPlugin_div_result_3_25_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_25_s3.INIT=4'h9;
  LUT2 _zz_memory_DivPlugin_div_result_3_26_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[26]),
    .I0(_zz_memory_DivPlugin_div_result_3_26_9),
    .I1(_zz_memory_DivPlugin_div_result_3_26_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_26_s3.INIT=4'h9;
  LUT2 _zz_memory_DivPlugin_div_result_3_27_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[27]),
    .I0(_zz_memory_DivPlugin_div_result_3_27_9),
    .I1(_zz_memory_DivPlugin_div_result_3_27_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_27_s3.INIT=4'h9;
  LUT2 _zz_memory_DivPlugin_div_result_3_28_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[28]),
    .I0(_zz_memory_DivPlugin_div_result_3_28_9),
    .I1(_zz_memory_DivPlugin_div_result_3_28_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_28_s3.INIT=4'h9;
  LUT2 _zz_memory_DivPlugin_div_result_3_29_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[29]),
    .I0(_zz_memory_DivPlugin_div_result_3_29_9),
    .I1(_zz_memory_DivPlugin_div_result_3_29_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_29_s3.INIT=4'h9;
  LUT3 _zz_memory_DivPlugin_div_result_3_30_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[30]),
    .I0(_zz_memory_DivPlugin_div_result_3_30_9),
    .I1(memory_DivPlugin_div_needRevert),
    .I2(_zz_memory_DivPlugin_div_result_3_30_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_30_s3.INIT=8'h4B;
  LUT4 _zz_memory_DivPlugin_div_result_3_31_s2 (
    .F(_zz_memory_DivPlugin_div_result_3[31]),
    .I0(_zz_memory_DivPlugin_div_result_3_30_9),
    .I1(_zz_memory_DivPlugin_div_result_3_30_10),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(_zz_memory_DivPlugin_div_result_3_31_7) 
);
defparam _zz_memory_DivPlugin_div_result_3_31_s2.INIT=16'h708F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s480 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_578),
    .I0(_zz_execute_SRC1_0_10),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_579),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_580),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_581) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s480.INIT=16'hF3FA;
  LUT2 n19181_s1 (
    .F(n19181_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .I1(n19151_4) 
);
defparam n19181_s1.INIT=4'h8;
  LUT2 n19182_s1 (
    .F(n19182_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .I1(n19151_4) 
);
defparam n19182_s1.INIT=4'h8;
  LUT3 execute_BranchPlugin_branch_src1_1_s2 (
    .F(execute_BranchPlugin_branch_src1[1]),
    .I0(execute_RS1[1]),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_1_s2.INIT=8'h80;
  LUT3 execute_BranchPlugin_branch_src1_0_s2 (
    .F(execute_BranchPlugin_branch_src1[0]),
    .I0(execute_RS1[0]),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_0_s2.INIT=8'h80;
  LUT4 n17865_s1 (
    .F(n17865_5),
    .I0(n18877_8),
    .I1(n19216_6),
    .I2(n17865_6),
    .I3(memory_arbitration_isValid) 
);
defparam n17865_s1.INIT=16'h4000;
  LUT3 n17863_s1 (
    .F(n17863_5),
    .I0(execute_arbitration_isValid),
    .I1(decode_to_execute_PC_31_6),
    .I2(execute_arbitration_isValid_11) 
);
defparam n17863_s1.INIT=8'h80;
  LUT3 n17462_s1 (
    .F(n17462_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1),
    .I1(IBusCachedPlugin_iBusRsp_stages_2_input_ready),
    .I2(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_9) 
);
defparam n17462_s1.INIT=8'h80;
  LUT4 _zz_execute_SRC1_0_s5 (
    .F(_zz_execute_SRC1_0_10),
    .I0(execute_RS1[0]),
    .I1(decode_to_execute_INSTRUCTION[15]),
    .I2(decode_to_execute_SRC1_CTRL[0]),
    .I3(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_0_s5.INIT=16'hC00A;
  LUT4 _zz_execute_SRC1_1_s4 (
    .F(_zz_execute_SRC1_1_9),
    .I0(execute_RS1[1]),
    .I1(decode_to_execute_INSTRUCTION[16]),
    .I2(decode_to_execute_SRC1_CTRL[0]),
    .I3(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_1_s4.INIT=16'hC00A;
  LUT4 _zz_execute_SRC1_3_s4 (
    .F(_zz_execute_SRC1_3_9),
    .I0(execute_RS1[3]),
    .I1(decode_to_execute_INSTRUCTION[18]),
    .I2(decode_to_execute_SRC1_CTRL[0]),
    .I3(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_3_s4.INIT=16'hC00A;
  LUT4 _zz_execute_SRC1_4_s4 (
    .F(_zz_execute_SRC1_4_9),
    .I0(execute_RS1[4]),
    .I1(decode_to_execute_INSTRUCTION[19]),
    .I2(decode_to_execute_SRC1_CTRL[0]),
    .I3(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_4_s4.INIT=16'hC00A;
  LUT4 execute_BranchPlugin_branch_src2_31_s2 (
    .F(execute_BranchPlugin_branch_src2[31]),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_BRANCH_CTRL[1]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[31]) 
);
defparam execute_BranchPlugin_branch_src2_31_s2.INIT=16'h8F00;
  LUT3 execute_BranchPlugin_branch_src2_0_s2 (
    .F(execute_BranchPlugin_branch_src2[0]),
    .I0(decode_to_execute_INSTRUCTION[20]),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_0_s2.INIT=8'h80;
  LUT4 _zz_execute_SRC1_12_s5 (
    .F(_zz_execute_SRC1_0[12]),
    .I0(execute_RS1[12]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_12_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_13_s5 (
    .F(_zz_execute_SRC1_0[13]),
    .I0(execute_RS1[13]),
    .I1(decode_to_execute_INSTRUCTION[13]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_13_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_14_s5 (
    .F(_zz_execute_SRC1_0[14]),
    .I0(execute_RS1[14]),
    .I1(decode_to_execute_INSTRUCTION[14]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_14_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_15_s5 (
    .F(_zz_execute_SRC1_0[15]),
    .I0(execute_RS1[15]),
    .I1(decode_to_execute_INSTRUCTION[15]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_15_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_16_s5 (
    .F(_zz_execute_SRC1_0[16]),
    .I0(execute_RS1[16]),
    .I1(decode_to_execute_INSTRUCTION[16]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_16_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_17_s5 (
    .F(_zz_execute_SRC1_0[17]),
    .I0(execute_RS1[17]),
    .I1(decode_to_execute_INSTRUCTION[17]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_17_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_18_s5 (
    .F(_zz_execute_SRC1_0[18]),
    .I0(execute_RS1[18]),
    .I1(decode_to_execute_INSTRUCTION[18]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_18_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_19_s5 (
    .F(_zz_execute_SRC1_0[19]),
    .I0(execute_RS1[19]),
    .I1(decode_to_execute_INSTRUCTION[19]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_19_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_20_s5 (
    .F(_zz_execute_SRC1_0[20]),
    .I0(decode_to_execute_INSTRUCTION[20]),
    .I1(execute_RS1[20]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_20_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_21_s5 (
    .F(_zz_execute_SRC1_0[21]),
    .I0(execute_RS1[21]),
    .I1(decode_to_execute_INSTRUCTION[21]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_21_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_22_s5 (
    .F(_zz_execute_SRC1_0[22]),
    .I0(decode_to_execute_INSTRUCTION[22]),
    .I1(execute_RS1[22]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_22_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_23_s5 (
    .F(_zz_execute_SRC1_0[23]),
    .I0(decode_to_execute_INSTRUCTION[23]),
    .I1(execute_RS1[23]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_23_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_24_s5 (
    .F(_zz_execute_SRC1_0[24]),
    .I0(decode_to_execute_INSTRUCTION[24]),
    .I1(execute_RS1[24]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_24_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_25_s5 (
    .F(_zz_execute_SRC1_0[25]),
    .I0(decode_to_execute_INSTRUCTION[25]),
    .I1(execute_RS1[25]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_25_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_26_s5 (
    .F(_zz_execute_SRC1_0[26]),
    .I0(decode_to_execute_INSTRUCTION[26]),
    .I1(execute_RS1[26]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_26_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_27_s5 (
    .F(_zz_execute_SRC1_0[27]),
    .I0(decode_to_execute_INSTRUCTION[27]),
    .I1(execute_RS1[27]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_27_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_28_s5 (
    .F(_zz_execute_SRC1_0[28]),
    .I0(decode_to_execute_INSTRUCTION[28]),
    .I1(execute_RS1[28]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_28_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_29_s5 (
    .F(_zz_execute_SRC1_29),
    .I0(decode_to_execute_INSTRUCTION[29]),
    .I1(execute_RS1[29]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_29_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_30_s5 (
    .F(_zz_execute_SRC1_30),
    .I0(decode_to_execute_INSTRUCTION[30]),
    .I1(execute_RS1[30]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_30_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_31_s5 (
    .F(_zz_execute_SRC1_0[31]),
    .I0(decode_to_execute_INSTRUCTION[31]),
    .I1(execute_RS1[31]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_31_s5.INIT=16'h0A0C;
  LUT4 execute_BranchPlugin_branch_src2_5_s2 (
    .F(execute_BranchPlugin_branch_src2[5]),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_BRANCH_CTRL[1]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[25]) 
);
defparam execute_BranchPlugin_branch_src2_5_s2.INIT=16'h8F00;
  LUT4 execute_BranchPlugin_branch_src2_6_s2 (
    .F(execute_BranchPlugin_branch_src2[6]),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_BRANCH_CTRL[1]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[26]) 
);
defparam execute_BranchPlugin_branch_src2_6_s2.INIT=16'h8F00;
  LUT4 execute_BranchPlugin_branch_src2_7_s2 (
    .F(execute_BranchPlugin_branch_src2[7]),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_BRANCH_CTRL[1]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[27]) 
);
defparam execute_BranchPlugin_branch_src2_7_s2.INIT=16'h8F00;
  LUT4 execute_BranchPlugin_branch_src2_8_s2 (
    .F(execute_BranchPlugin_branch_src2[8]),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_BRANCH_CTRL[1]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[28]) 
);
defparam execute_BranchPlugin_branch_src2_8_s2.INIT=16'h8F00;
  LUT4 execute_BranchPlugin_branch_src2_9_s2 (
    .F(execute_BranchPlugin_branch_src2[9]),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_BRANCH_CTRL[1]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[29]) 
);
defparam execute_BranchPlugin_branch_src2_9_s2.INIT=16'h8F00;
  LUT4 execute_BranchPlugin_branch_src2_10_s4 (
    .F(execute_BranchPlugin_branch_src2[10]),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_BRANCH_CTRL[1]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[30]) 
);
defparam execute_BranchPlugin_branch_src2_10_s4.INIT=16'h8F00;
  LUT3 n17968_s2 (
    .F(n17968_6),
    .I0(_zz_dBusWishbone_ADR[0]),
    .I1(_zz_dBusWishbone_ADR[1]),
    .I2(n17969_8) 
);
defparam n17968_s2.INIT=8'h60;
  LUT4 n17967_s2 (
    .F(n17967_6),
    .I0(_zz_dBusWishbone_ADR[0]),
    .I1(_zz_dBusWishbone_ADR[1]),
    .I2(_zz_dBusWishbone_ADR[2]),
    .I3(n17969_8) 
);
defparam n17967_s2.INIT=16'h7800;
  LUT3 CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_s1 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack),
    .I0(DBusCachedPlugin_exceptionBus_valid),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
    .I2(HazardSimplePlugin_writeBackWrites_valid_7) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_s1.INIT=8'h0E;
  LUT3 CsrPlugin_exceptionPortCtrl_exceptionValids_decode_s1 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionValids_decode),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode),
    .I2(execute_arbitration_isValid_11) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionValids_decode_s1.INIT=8'hE0;
  LUT2 lastStageRegFileWrite_payload_data_0_s2 (
    .F(lastStageRegFileWrite_payload_data[0]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[0]) 
);
defparam lastStageRegFileWrite_payload_data_0_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_1_s2 (
    .F(lastStageRegFileWrite_payload_data[1]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[1]) 
);
defparam lastStageRegFileWrite_payload_data_1_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_2_s2 (
    .F(lastStageRegFileWrite_payload_data[2]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[2]) 
);
defparam lastStageRegFileWrite_payload_data_2_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_3_s2 (
    .F(lastStageRegFileWrite_payload_data[3]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[3]) 
);
defparam lastStageRegFileWrite_payload_data_3_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_4_s2 (
    .F(lastStageRegFileWrite_payload_data[4]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[4]) 
);
defparam lastStageRegFileWrite_payload_data_4_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_5_s2 (
    .F(lastStageRegFileWrite_payload_data[5]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[5]) 
);
defparam lastStageRegFileWrite_payload_data_5_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_6_s2 (
    .F(lastStageRegFileWrite_payload_data[6]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[6]) 
);
defparam lastStageRegFileWrite_payload_data_6_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_7_s2 (
    .F(lastStageRegFileWrite_payload_data[7]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[7]) 
);
defparam lastStageRegFileWrite_payload_data_7_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_8_s2 (
    .F(lastStageRegFileWrite_payload_data[8]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[8]) 
);
defparam lastStageRegFileWrite_payload_data_8_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_9_s2 (
    .F(lastStageRegFileWrite_payload_data[9]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[9]) 
);
defparam lastStageRegFileWrite_payload_data_9_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_10_s2 (
    .F(lastStageRegFileWrite_payload_data[10]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[10]) 
);
defparam lastStageRegFileWrite_payload_data_10_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_11_s2 (
    .F(lastStageRegFileWrite_payload_data[11]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[11]) 
);
defparam lastStageRegFileWrite_payload_data_11_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_12_s2 (
    .F(lastStageRegFileWrite_payload_data[12]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[12]) 
);
defparam lastStageRegFileWrite_payload_data_12_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_13_s2 (
    .F(lastStageRegFileWrite_payload_data[13]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[13]) 
);
defparam lastStageRegFileWrite_payload_data_13_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_14_s2 (
    .F(lastStageRegFileWrite_payload_data[14]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[14]) 
);
defparam lastStageRegFileWrite_payload_data_14_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_15_s2 (
    .F(lastStageRegFileWrite_payload_data[15]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[15]) 
);
defparam lastStageRegFileWrite_payload_data_15_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_16_s2 (
    .F(lastStageRegFileWrite_payload_data[16]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[16]) 
);
defparam lastStageRegFileWrite_payload_data_16_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_17_s2 (
    .F(lastStageRegFileWrite_payload_data[17]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[17]) 
);
defparam lastStageRegFileWrite_payload_data_17_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_18_s2 (
    .F(lastStageRegFileWrite_payload_data[18]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[18]) 
);
defparam lastStageRegFileWrite_payload_data_18_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_19_s2 (
    .F(lastStageRegFileWrite_payload_data[19]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[19]) 
);
defparam lastStageRegFileWrite_payload_data_19_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_20_s2 (
    .F(lastStageRegFileWrite_payload_data[20]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[20]) 
);
defparam lastStageRegFileWrite_payload_data_20_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_21_s2 (
    .F(lastStageRegFileWrite_payload_data[21]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[21]) 
);
defparam lastStageRegFileWrite_payload_data_21_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_22_s2 (
    .F(lastStageRegFileWrite_payload_data[22]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[22]) 
);
defparam lastStageRegFileWrite_payload_data_22_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_23_s2 (
    .F(lastStageRegFileWrite_payload_data[23]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[23]) 
);
defparam lastStageRegFileWrite_payload_data_23_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_24_s2 (
    .F(lastStageRegFileWrite_payload_data[24]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[24]) 
);
defparam lastStageRegFileWrite_payload_data_24_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_25_s2 (
    .F(lastStageRegFileWrite_payload_data[25]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[25]) 
);
defparam lastStageRegFileWrite_payload_data_25_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_26_s2 (
    .F(lastStageRegFileWrite_payload_data[26]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[26]) 
);
defparam lastStageRegFileWrite_payload_data_26_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_27_s2 (
    .F(lastStageRegFileWrite_payload_data[27]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[27]) 
);
defparam lastStageRegFileWrite_payload_data_27_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_28_s2 (
    .F(lastStageRegFileWrite_payload_data[28]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[28]) 
);
defparam lastStageRegFileWrite_payload_data_28_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_29_s2 (
    .F(lastStageRegFileWrite_payload_data[29]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[29]) 
);
defparam lastStageRegFileWrite_payload_data_29_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_30_s2 (
    .F(lastStageRegFileWrite_payload_data[30]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[30]) 
);
defparam lastStageRegFileWrite_payload_data_30_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_31_s2 (
    .F(lastStageRegFileWrite_payload_data[31]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[31]) 
);
defparam lastStageRegFileWrite_payload_data_31_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_address_0_s6 (
    .F(lastStageRegFileWrite_payload_address[0]),
    .I0(_zz_10),
    .I1(memory_to_writeBack_INSTRUCTION[7]) 
);
defparam lastStageRegFileWrite_payload_address_0_s6.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_address_1_s6 (
    .F(lastStageRegFileWrite_payload_address[1]),
    .I0(_zz_10),
    .I1(memory_to_writeBack_INSTRUCTION[8]) 
);
defparam lastStageRegFileWrite_payload_address_1_s6.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_address_2_s6 (
    .F(lastStageRegFileWrite_payload_address[2]),
    .I0(_zz_10),
    .I1(memory_to_writeBack_INSTRUCTION[9]) 
);
defparam lastStageRegFileWrite_payload_address_2_s6.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_address_3_s6 (
    .F(lastStageRegFileWrite_payload_address[3]),
    .I0(_zz_10),
    .I1(memory_to_writeBack_INSTRUCTION[10]) 
);
defparam lastStageRegFileWrite_payload_address_3_s6.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_address_4_s6 (
    .F(lastStageRegFileWrite_payload_address[4]),
    .I0(_zz_10),
    .I1(memory_to_writeBack_INSTRUCTION[11]) 
);
defparam lastStageRegFileWrite_payload_address_4_s6.INIT=4'h4;
  LUT3 n17845_s2 (
    .F(n17845_6),
    .I0(memory_to_writeBack_INSTRUCTION[28]),
    .I1(memory_to_writeBack_INSTRUCTION[29]),
    .I2(n17845_7) 
);
defparam n17845_s2.INIT=8'h7F;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_s1 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_6),
    .I1(n17969_8),
    .I2(_zz_dBus_cmd_ready_4),
    .I3(main_basesoc_dbus_stb) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_s1.INIT=16'h07FF;
  LUT2 lastStageRegFileWrite_valid_s1 (
    .F(lastStageRegFileWrite_valid),
    .I0(_zz_10),
    .I1(HazardSimplePlugin_writeBackWrites_valid) 
);
defparam lastStageRegFileWrite_valid_s1.INIT=4'hE;
  LUT4 _zz_execute_SHIFT_RIGHT_1_1_s (
    .F(_zz_execute_SHIFT_RIGHT_1[1]),
    .I0(_zz_execute_SHIFT_RIGHT_1_17_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_1_7),
    .I2(_zz_execute_SHIFT_RIGHT_1_1_8),
    .I3(_zz_execute_SRC2_4_0[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_1_s.INIT=16'h050C;
  LUT3 _zz_execute_SHIFT_RIGHT_1_2_s (
    .F(_zz_execute_SHIFT_RIGHT_1[2]),
    .I0(_zz_execute_SHIFT_RIGHT_1_18_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_2_7),
    .I2(_zz_execute_SRC2_4_0[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_2_s.INIT=8'h53;
  LUT4 _zz_execute_SHIFT_RIGHT_1_3_s (
    .F(_zz_execute_SHIFT_RIGHT_1[3]),
    .I0(_zz_execute_SHIFT_RIGHT_1_19_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_3_7),
    .I2(_zz_execute_SHIFT_RIGHT_1_3_8),
    .I3(_zz_execute_SRC2_4_0[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_3_s.INIT=16'h050C;
  LUT4 _zz_execute_SHIFT_RIGHT_1_4_s (
    .F(_zz_execute_SHIFT_RIGHT_1[4]),
    .I0(_zz_execute_SHIFT_RIGHT_1_20_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_4_7),
    .I2(_zz_execute_SHIFT_RIGHT_1_4_8),
    .I3(_zz_execute_SRC2_4_0[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_4_s.INIT=16'h0A0C;
  LUT3 _zz_execute_SHIFT_RIGHT_1_5_s (
    .F(_zz_execute_SHIFT_RIGHT_1[5]),
    .I0(_zz_execute_SHIFT_RIGHT_1_5_7),
    .I1(_zz_execute_SHIFT_RIGHT_1_21_3),
    .I2(_zz_execute_SRC2_4_0[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_5_s.INIT=8'h35;
  LUT3 n18879_s7 (
    .F(n18879_8),
    .I0(execute_to_memory_BRANCH_CALC[31]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[31]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18879_s7.INIT=8'hCA;
  LUT3 n18880_s6 (
    .F(n18880_8),
    .I0(execute_to_memory_BRANCH_CALC[30]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[30]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18880_s6.INIT=8'hCA;
  LUT3 n18881_s6 (
    .F(n18881_8),
    .I0(execute_to_memory_BRANCH_CALC[29]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[29]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18881_s6.INIT=8'hCA;
  LUT3 n18882_s6 (
    .F(n18882_8),
    .I0(execute_to_memory_BRANCH_CALC[28]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[28]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18882_s6.INIT=8'hCA;
  LUT3 n18883_s6 (
    .F(n18883_8),
    .I0(execute_to_memory_BRANCH_CALC[27]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[27]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18883_s6.INIT=8'hCA;
  LUT3 n18884_s6 (
    .F(n18884_8),
    .I0(execute_to_memory_BRANCH_CALC[26]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[26]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18884_s6.INIT=8'hCA;
  LUT3 n18885_s6 (
    .F(n18885_8),
    .I0(execute_to_memory_BRANCH_CALC[25]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[25]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18885_s6.INIT=8'hCA;
  LUT3 n18886_s6 (
    .F(n18886_8),
    .I0(execute_to_memory_BRANCH_CALC[24]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[24]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18886_s6.INIT=8'hCA;
  LUT3 n18887_s6 (
    .F(n18887_8),
    .I0(execute_to_memory_BRANCH_CALC[23]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[23]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18887_s6.INIT=8'hCA;
  LUT3 n18888_s6 (
    .F(n18888_8),
    .I0(execute_to_memory_BRANCH_CALC[22]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[22]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18888_s6.INIT=8'hCA;
  LUT3 n18889_s6 (
    .F(n18889_8),
    .I0(execute_to_memory_BRANCH_CALC[21]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[21]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18889_s6.INIT=8'hCA;
  LUT3 n18890_s6 (
    .F(n18890_8),
    .I0(execute_to_memory_BRANCH_CALC[20]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[20]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18890_s6.INIT=8'hCA;
  LUT3 n18891_s6 (
    .F(n18891_8),
    .I0(execute_to_memory_BRANCH_CALC[19]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[19]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18891_s6.INIT=8'hCA;
  LUT3 n18892_s6 (
    .F(n18892_8),
    .I0(execute_to_memory_BRANCH_CALC[18]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[18]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18892_s6.INIT=8'hCA;
  LUT3 n18893_s6 (
    .F(n18893_8),
    .I0(execute_to_memory_BRANCH_CALC[17]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[17]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18893_s6.INIT=8'hCA;
  LUT3 n18894_s6 (
    .F(n18894_8),
    .I0(execute_to_memory_BRANCH_CALC[16]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[16]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18894_s6.INIT=8'hCA;
  LUT3 n18895_s6 (
    .F(n18895_8),
    .I0(execute_to_memory_BRANCH_CALC[15]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[15]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18895_s6.INIT=8'hCA;
  LUT3 n18896_s6 (
    .F(n18896_8),
    .I0(execute_to_memory_BRANCH_CALC[14]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[14]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18896_s6.INIT=8'hCA;
  LUT3 n18897_s6 (
    .F(n18897_8),
    .I0(execute_to_memory_BRANCH_CALC[13]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[13]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18897_s6.INIT=8'hCA;
  LUT3 n18898_s6 (
    .F(n18898_8),
    .I0(execute_to_memory_BRANCH_CALC[12]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[12]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18898_s6.INIT=8'hCA;
  LUT3 n18899_s6 (
    .F(n18899_8),
    .I0(execute_to_memory_BRANCH_CALC[11]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[11]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18899_s6.INIT=8'hCA;
  LUT3 n18900_s6 (
    .F(n18900_8),
    .I0(execute_to_memory_BRANCH_CALC[10]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[10]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18900_s6.INIT=8'hCA;
  LUT3 n18901_s6 (
    .F(n18901_8),
    .I0(execute_to_memory_BRANCH_CALC[9]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[9]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18901_s6.INIT=8'hCA;
  LUT3 n18902_s6 (
    .F(n18902_8),
    .I0(execute_to_memory_BRANCH_CALC[8]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[8]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18902_s6.INIT=8'hCA;
  LUT3 n18903_s6 (
    .F(n18903_8),
    .I0(execute_to_memory_BRANCH_CALC[7]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[7]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18903_s6.INIT=8'hCA;
  LUT3 n18904_s6 (
    .F(n18904_8),
    .I0(execute_to_memory_BRANCH_CALC[6]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[6]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18904_s6.INIT=8'hCA;
  LUT3 n18905_s6 (
    .F(n18905_8),
    .I0(execute_to_memory_BRANCH_CALC[5]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[5]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18905_s6.INIT=8'hCA;
  LUT3 n18906_s6 (
    .F(n18906_8),
    .I0(execute_to_memory_BRANCH_CALC[4]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[4]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18906_s6.INIT=8'hCA;
  LUT3 n18907_s6 (
    .F(n18907_8),
    .I0(execute_to_memory_BRANCH_CALC[3]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[3]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18907_s6.INIT=8'hCA;
  LUT3 n18908_s6 (
    .F(n18908_8),
    .I0(execute_to_memory_BRANCH_CALC[2]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[2]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18908_s6.INIT=8'hCA;
  LUT3 n18909_s7 (
    .F(n18909_8),
    .I0(execute_to_memory_BRANCH_CALC[1]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18909_s7.INIT=8'hCA;
  LUT3 n17952_s0 (
    .F(n17952_4),
    .I0(main_basesoc_ibus_adr[0]),
    .I1(main_basesoc_ibus_adr[1]),
    .I2(main_basesoc_ibus_adr[2]) 
);
defparam n17952_s0.INIT=8'h78;
  LUT2 _zz__zz_decode_IS_RS2_SIGNED_3_0_s3 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_3_0_6),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_3_0_s3.INIT=4'h1;
  LUT2 _zz__zz_decode_IS_RS2_SIGNED_3_0_s4 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_3_0_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_3_0_s4.INIT=4'h8;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_15_s4 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_15_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I3(_zz__zz_decode_IS_RS2_SIGNED_15_8) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_15_s4.INIT=16'h1000;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_42_12_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_42_12_4),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[5]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_42_12_s1.INIT=16'hBBF0;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_55_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_55_4),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_55_5),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[5]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_55_s1.INIT=16'hFA3F;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_113_0_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_113_0_4),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[13]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_113_0_s1.INIT=8'h07;
  LUT3 execute_BRANCH_DO_s1 (
    .F(execute_BRANCH_DO_4),
    .I0(execute_RS1[1]),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_INSTRUCTION[21]) 
);
defparam execute_BRANCH_DO_s1.INIT=8'h87;
  LUT4 execute_BRANCH_DO_s2 (
    .F(execute_BRANCH_DO_5),
    .I0(decode_to_execute_INSTRUCTION[8]),
    .I1(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(execute_BRANCH_DO_6) 
);
defparam execute_BRANCH_DO_s2.INIT=16'h7000;
  LUT4 _zz_decode_RS2_31_s1 (
    .F(_zz_decode_RS2_31_4),
    .I0(_zz_decode_RS2_31_7),
    .I1(_zz_decode_RS2_31_8),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_31_s1.INIT=16'hC5FC;
  LUT4 _zz_decode_RS2_31_s2 (
    .F(_zz_decode_RS2_31_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[31]),
    .I2(_zz_decode_RS2_31_9),
    .I3(_zz_decode_RS2_31_10) 
);
defparam _zz_decode_RS2_31_s2.INIT=16'h0700;
  LUT2 _zz_decode_RS2_31_s3 (
    .F(_zz_decode_RS2_31_6),
    .I0(execute_arbitration_isValid),
    .I1(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_31_s3.INIT=4'h8;
  LUT4 _zz_decode_RS2_30_s1 (
    .F(_zz_decode_RS2_30_4),
    .I0(_zz_decode_RS2_30_6),
    .I1(_zz_decode_RS2_30_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_30_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_30_s2 (
    .F(_zz_decode_RS2_30_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[30]),
    .I2(_zz_decode_RS2_30_8) 
);
defparam _zz_decode_RS2_30_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_29_s1 (
    .F(_zz_decode_RS2_29_4),
    .I0(_zz_decode_RS2_29_6),
    .I1(_zz_decode_RS2_29_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_29_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_29_s2 (
    .F(_zz_decode_RS2_29_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[29]),
    .I2(_zz_decode_RS2_29_8) 
);
defparam _zz_decode_RS2_29_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_28_s1 (
    .F(_zz_decode_RS2_28_4),
    .I0(_zz_decode_RS2_28_6),
    .I1(_zz_decode_RS2_28_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_28_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_28_s2 (
    .F(_zz_decode_RS2_28_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[28]),
    .I2(_zz_decode_RS2_28_8) 
);
defparam _zz_decode_RS2_28_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_27_s1 (
    .F(_zz_decode_RS2_27_4),
    .I0(_zz_decode_RS2_27_6),
    .I1(_zz_decode_RS2_27_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_27_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_27_s2 (
    .F(_zz_decode_RS2_27_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[27]),
    .I2(_zz_decode_RS2_27_8) 
);
defparam _zz_decode_RS2_27_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_26_s1 (
    .F(_zz_decode_RS2_26_4),
    .I0(_zz_decode_RS2_26_6),
    .I1(_zz_decode_RS2_26_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_26_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_26_s2 (
    .F(_zz_decode_RS2_26_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[26]),
    .I2(_zz_decode_RS2_26_8) 
);
defparam _zz_decode_RS2_26_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_25_s1 (
    .F(_zz_decode_RS2_25_4),
    .I0(_zz_decode_RS2_25_6),
    .I1(_zz_decode_RS2_25_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_25_s1.INIT=16'hC5FC;
  LUT4 _zz_decode_RS2_25_s2 (
    .F(_zz_decode_RS2_25_5),
    .I0(_zz_CsrPlugin_csrMapping_readDataInit[25]),
    .I1(execute_CsrPlugin_csr_3008),
    .I2(execute_CsrPlugin_csr_3264),
    .I3(_zz_decode_RS2_25_8) 
);
defparam _zz_decode_RS2_25_s2.INIT=16'h0700;
  LUT4 _zz_decode_RS2_24_s1 (
    .F(_zz_decode_RS2_24_4),
    .I0(_zz_decode_RS2_24_6),
    .I1(_zz_decode_RS2_24_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_24_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_24_s2 (
    .F(_zz_decode_RS2_24_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[24]),
    .I2(_zz_decode_RS2_24_8) 
);
defparam _zz_decode_RS2_24_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_23_s1 (
    .F(_zz_decode_RS2_23_4),
    .I0(_zz_decode_RS2_23_6),
    .I1(_zz_decode_RS2_23_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_23_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_23_s2 (
    .F(_zz_decode_RS2_23_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[23]),
    .I2(_zz_decode_RS2_23_8) 
);
defparam _zz_decode_RS2_23_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_22_s1 (
    .F(_zz_decode_RS2_22_4),
    .I0(_zz_decode_RS2_22_6),
    .I1(_zz_decode_RS2_22_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_22_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_22_s2 (
    .F(_zz_decode_RS2_22_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[22]),
    .I2(_zz_decode_RS2_22_8) 
);
defparam _zz_decode_RS2_22_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_21_s1 (
    .F(_zz_decode_RS2_21_4),
    .I0(_zz_decode_RS2_21_6),
    .I1(_zz_decode_RS2_21_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_21_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_21_s2 (
    .F(_zz_decode_RS2_21_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[21]),
    .I2(_zz_decode_RS2_21_8) 
);
defparam _zz_decode_RS2_21_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_20_s1 (
    .F(_zz_decode_RS2_20_4),
    .I0(_zz_decode_RS2_20_6),
    .I1(_zz_decode_RS2_20_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_20_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_20_s2 (
    .F(_zz_decode_RS2_20_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[20]),
    .I2(_zz_decode_RS2_20_8) 
);
defparam _zz_decode_RS2_20_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_19_s1 (
    .F(_zz_decode_RS2_19_4),
    .I0(_zz_decode_RS2_19_6),
    .I1(_zz_decode_RS2_19_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_19_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_19_s2 (
    .F(_zz_decode_RS2_19_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[19]),
    .I2(_zz_decode_RS2_19_8) 
);
defparam _zz_decode_RS2_19_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_18_s1 (
    .F(_zz_decode_RS2_18_4),
    .I0(_zz_decode_RS2_18_6),
    .I1(_zz_decode_RS2_18_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_18_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_18_s2 (
    .F(_zz_decode_RS2_18_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[18]),
    .I2(_zz_decode_RS2_18_8) 
);
defparam _zz_decode_RS2_18_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_17_s1 (
    .F(_zz_decode_RS2_17_4),
    .I0(_zz_decode_RS2_17_6),
    .I1(_zz_decode_RS2_17_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_17_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_17_s2 (
    .F(_zz_decode_RS2_17_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[17]),
    .I2(_zz_decode_RS2_17_8) 
);
defparam _zz_decode_RS2_17_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_16_s1 (
    .F(_zz_decode_RS2_16_4),
    .I0(_zz_decode_RS2_16_6),
    .I1(_zz_decode_RS2_16_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_16_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_16_s2 (
    .F(_zz_decode_RS2_16_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[16]),
    .I2(_zz_decode_RS2_16_8) 
);
defparam _zz_decode_RS2_16_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_15_s1 (
    .F(_zz_decode_RS2_15_4),
    .I0(_zz_decode_RS2_15_6),
    .I1(_zz_decode_RS2_15_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_15_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_15_s2 (
    .F(_zz_decode_RS2_15_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[15]),
    .I2(_zz_decode_RS2_15_8) 
);
defparam _zz_decode_RS2_15_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_14_s1 (
    .F(_zz_decode_RS2_14_4),
    .I0(_zz_decode_RS2_14_6),
    .I1(_zz_decode_RS2_14_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_14_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_14_s2 (
    .F(_zz_decode_RS2_14_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[14]),
    .I2(_zz_decode_RS2_14_8) 
);
defparam _zz_decode_RS2_14_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_13_s1 (
    .F(_zz_decode_RS2_13_4),
    .I0(_zz_decode_RS2_13_6),
    .I1(_zz_decode_RS2_13_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_13_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_13_s2 (
    .F(_zz_decode_RS2_13_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[13]),
    .I2(_zz_decode_RS2_13_8) 
);
defparam _zz_decode_RS2_13_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_12_s1 (
    .F(_zz_decode_RS2_12_4),
    .I0(_zz_decode_RS2_12_6),
    .I1(_zz_decode_RS2_12_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_12_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_12_s2 (
    .F(_zz_decode_RS2_12_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[12]),
    .I2(_zz_decode_RS2_12_8) 
);
defparam _zz_decode_RS2_12_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_11_s1 (
    .F(_zz_decode_RS2_11_4),
    .I0(_zz_decode_RS2_11_6),
    .I1(execute_SrcPlugin_addSub[11]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_11_s1.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_11_s2 (
    .F(_zz_decode_RS2_11_5),
    .I0(_zz_decode_RS2_11_7),
    .I1(_zz_decode_RS2_11_8),
    .I2(_zz_decode_RS2_11_9) 
);
defparam _zz_decode_RS2_11_s2.INIT=8'h80;
  LUT4 _zz_decode_RS2_10_s1 (
    .F(_zz_decode_RS2_10_4),
    .I0(_zz_decode_RS2_10_6),
    .I1(execute_SrcPlugin_addSub[10]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_10_s1.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_10_s2 (
    .F(_zz_decode_RS2_10_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[10]),
    .I2(_zz_decode_RS2_10_7) 
);
defparam _zz_decode_RS2_10_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_9_s1 (
    .F(_zz_decode_RS2_9_4),
    .I0(_zz_decode_RS2_9_6),
    .I1(execute_SrcPlugin_addSub[9]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_9_s1.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_9_s2 (
    .F(_zz_decode_RS2_9_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[9]),
    .I2(_zz_decode_RS2_9_7) 
);
defparam _zz_decode_RS2_9_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_8_s1 (
    .F(_zz_decode_RS2_8_4),
    .I0(_zz_decode_RS2_8_6),
    .I1(execute_SrcPlugin_addSub[8]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_8_s1.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_8_s2 (
    .F(_zz_decode_RS2_8_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[8]),
    .I2(_zz_decode_RS2_8_7) 
);
defparam _zz_decode_RS2_8_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_7_s1 (
    .F(_zz_decode_RS2_7_4),
    .I0(_zz_decode_RS2_7_6),
    .I1(execute_SrcPlugin_addSub[7]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_7_s1.INIT=16'h35F3;
  LUT4 _zz_decode_RS2_7_s2 (
    .F(_zz_decode_RS2_7_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[7]),
    .I2(_zz_decode_RS2_7_7),
    .I3(_zz_decode_RS2_7_8) 
);
defparam _zz_decode_RS2_7_s2.INIT=16'h7000;
  LUT4 _zz_decode_RS2_6_s1 (
    .F(_zz_decode_RS2_6_4),
    .I0(_zz_decode_RS2_6_6),
    .I1(execute_SrcPlugin_addSub[6]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_6_s1.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_6_s2 (
    .F(_zz_decode_RS2_6_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[6]),
    .I2(_zz_decode_RS2_6_7) 
);
defparam _zz_decode_RS2_6_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_5_s1 (
    .F(_zz_decode_RS2_5_4),
    .I0(_zz_decode_RS2_5_6),
    .I1(execute_SrcPlugin_addSub[5]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_5_s1.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_5_s2 (
    .F(_zz_decode_RS2_5_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[5]),
    .I2(_zz_decode_RS2_5_7) 
);
defparam _zz_decode_RS2_5_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_4_s1 (
    .F(_zz_decode_RS2_4_4),
    .I0(_zz_decode_RS2_4_6),
    .I1(execute_SrcPlugin_addSub[4]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_4_s1.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_4_s2 (
    .F(_zz_decode_RS2_4_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[4]),
    .I2(_zz_decode_RS2_4_7) 
);
defparam _zz_decode_RS2_4_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_3_s1 (
    .F(_zz_decode_RS2_3_4),
    .I0(_zz_decode_RS2_3_6),
    .I1(execute_SrcPlugin_addSub[3]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_3_s1.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_3_s2 (
    .F(_zz_decode_RS2_3_5),
    .I0(_zz_CsrPlugin_csrMapping_readDataInit[3]),
    .I1(execute_CsrPlugin_csr_3008),
    .I2(_zz_decode_RS2_3_7) 
);
defparam _zz_decode_RS2_3_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_2_s1 (
    .F(_zz_decode_RS2_2_4),
    .I0(_zz_decode_RS2_2_6),
    .I1(execute_SrcPlugin_addSub[2]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_2_s1.INIT=16'h35F3;
  LUT4 _zz_decode_RS2_2_s2 (
    .F(_zz_decode_RS2_2_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[2]),
    .I2(_zz_decode_RS2_2_7),
    .I3(_zz_decode_RS2_2_8) 
);
defparam _zz_decode_RS2_2_s2.INIT=16'h0700;
  LUT4 _zz_decode_RS2_1_s1 (
    .F(_zz_decode_RS2_1_4),
    .I0(_zz_decode_RS2_1_6),
    .I1(stage0_mask_3_3),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_1_s1.INIT=16'h35F3;
  LUT4 _zz_decode_RS2_1_s2 (
    .F(_zz_decode_RS2_1_5),
    .I0(CsrPlugin_mtval[1]),
    .I1(execute_CsrPlugin_csr_835),
    .I2(_zz_decode_RS2_1_7),
    .I3(_zz_decode_RS2_1_8) 
);
defparam _zz_decode_RS2_1_s2.INIT=16'h0700;
  LUT4 _zz_decode_RS2_0_s1 (
    .F(_zz_decode_RS2_0_4),
    .I0(_zz_decode_RS2_0_6),
    .I1(n4_6),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_0_s1.INIT=16'h3AA3;
  LUT4 _zz_decode_RS2_0_s2 (
    .F(_zz_decode_RS2_0_5),
    .I0(CsrPlugin_mtval[0]),
    .I1(execute_CsrPlugin_csr_835),
    .I2(_zz_decode_RS2_0_7),
    .I3(_zz_decode_RS2_0_8) 
);
defparam _zz_decode_RS2_0_s2.INIT=16'h0700;
  LUT3 decode_RS2_31_s2 (
    .F(decode_RS2_31_5),
    .I0(_zz_decode_RS2_1[31]),
    .I1(decode_RS2_31_7),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_31_s2.INIT=8'hA3;
  LUT4 decode_RS2_31_s3 (
    .F(decode_RS2_31_6),
    .I0(n14933_3),
    .I1(execute_arbitration_isValid),
    .I2(decode_to_execute_REGFILE_WRITE_VALID),
    .I3(decode_to_execute_BYPASSABLE_EXECUTE_STAGE) 
);
defparam decode_RS2_31_s3.INIT=16'h4000;
  LUT3 decode_RS2_30_s2 (
    .F(decode_RS2_30_5),
    .I0(decode_RS2_30_6),
    .I1(_zz_decode_RS2_1[30]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_30_s2.INIT=8'hC5;
  LUT3 decode_RS2_29_s2 (
    .F(decode_RS2_29_5),
    .I0(decode_RS2_29_6),
    .I1(_zz_decode_RS2_1[29]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_29_s2.INIT=8'hC5;
  LUT3 decode_RS2_28_s2 (
    .F(decode_RS2_28_5),
    .I0(decode_RS2_28_6),
    .I1(_zz_decode_RS2_1[28]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_28_s2.INIT=8'hC5;
  LUT3 decode_RS2_27_s2 (
    .F(decode_RS2_27_5),
    .I0(decode_RS2_27_6),
    .I1(_zz_decode_RS2_1[27]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_27_s2.INIT=8'hC5;
  LUT3 decode_RS2_26_s2 (
    .F(decode_RS2_26_5),
    .I0(decode_RS2_26_6),
    .I1(_zz_decode_RS2_1[26]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_26_s2.INIT=8'hC5;
  LUT3 decode_RS2_25_s2 (
    .F(decode_RS2_25_5),
    .I0(decode_RS2_25_6),
    .I1(_zz_decode_RS2_1[25]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_25_s2.INIT=8'hC5;
  LUT3 decode_RS2_24_s2 (
    .F(decode_RS2_24_5),
    .I0(decode_RS2_24_6),
    .I1(_zz_decode_RS2_1[24]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_24_s2.INIT=8'hC5;
  LUT3 decode_RS2_23_s2 (
    .F(decode_RS2_23_5),
    .I0(decode_RS2_23_6),
    .I1(_zz_decode_RS2_1[23]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_23_s2.INIT=8'hC5;
  LUT3 decode_RS2_22_s2 (
    .F(decode_RS2_22_5),
    .I0(decode_RS2_22_6),
    .I1(_zz_decode_RS2_1[22]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_22_s2.INIT=8'hC5;
  LUT3 decode_RS2_21_s2 (
    .F(decode_RS2_21_5),
    .I0(decode_RS2_21_6),
    .I1(_zz_decode_RS2_1[21]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_21_s2.INIT=8'hC5;
  LUT3 decode_RS2_20_s2 (
    .F(decode_RS2_20_5),
    .I0(decode_RS2_20_6),
    .I1(_zz_decode_RS2_1[20]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_20_s2.INIT=8'hC5;
  LUT3 decode_RS2_19_s2 (
    .F(decode_RS2_19_5),
    .I0(decode_RS2_19_6),
    .I1(_zz_decode_RS2_1[19]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_19_s2.INIT=8'hC5;
  LUT3 decode_RS2_18_s2 (
    .F(decode_RS2_18_5),
    .I0(decode_RS2_18_6),
    .I1(_zz_decode_RS2_1[18]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_18_s2.INIT=8'hC5;
  LUT3 decode_RS2_17_s2 (
    .F(decode_RS2_17_5),
    .I0(decode_RS2_17_6),
    .I1(_zz_decode_RS2_1[17]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_17_s2.INIT=8'hC5;
  LUT3 decode_RS2_16_s2 (
    .F(decode_RS2_16_5),
    .I0(decode_RS2_16_6),
    .I1(_zz_decode_RS2_1[16]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_16_s2.INIT=8'hC5;
  LUT3 decode_RS2_15_s2 (
    .F(decode_RS2_15_5),
    .I0(decode_RS2_15_6),
    .I1(_zz_decode_RS2_1[15]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_15_s2.INIT=8'hC5;
  LUT3 decode_RS2_14_s2 (
    .F(decode_RS2_14_5),
    .I0(decode_RS2_14_6),
    .I1(_zz_decode_RS2_1[14]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_14_s2.INIT=8'hC5;
  LUT3 decode_RS2_13_s2 (
    .F(decode_RS2_13_5),
    .I0(decode_RS2_13_6),
    .I1(_zz_decode_RS2_1[13]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_13_s2.INIT=8'hC5;
  LUT3 decode_RS2_12_s2 (
    .F(decode_RS2_12_5),
    .I0(decode_RS2_12_6),
    .I1(_zz_decode_RS2_1[12]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_12_s2.INIT=8'hC5;
  LUT3 decode_RS2_11_s2 (
    .F(decode_RS2_11_5),
    .I0(decode_RS2_11_6),
    .I1(_zz_decode_RS2_1[11]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_11_s2.INIT=8'hC5;
  LUT3 decode_RS2_10_s2 (
    .F(decode_RS2_10_5),
    .I0(decode_RS2_10_6),
    .I1(_zz_decode_RS2_1[10]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_10_s2.INIT=8'hC5;
  LUT3 decode_RS2_9_s2 (
    .F(decode_RS2_9_5),
    .I0(decode_RS2_9_6),
    .I1(_zz_decode_RS2_1[9]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_9_s2.INIT=8'hC5;
  LUT3 decode_RS2_8_s2 (
    .F(decode_RS2_8_5),
    .I0(decode_RS2_8_6),
    .I1(_zz_decode_RS2_1[8]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_8_s2.INIT=8'hC5;
  LUT3 decode_RS2_7_s2 (
    .F(decode_RS2_7_5),
    .I0(decode_RS2_7_6),
    .I1(_zz_decode_RS2_1[7]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_7_s2.INIT=8'hC5;
  LUT3 decode_RS2_6_s2 (
    .F(decode_RS2_6_5),
    .I0(decode_RS2_6_6),
    .I1(_zz_decode_RS2_1[6]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_6_s2.INIT=8'hC5;
  LUT3 decode_RS2_5_s2 (
    .F(decode_RS2_5_5),
    .I0(decode_RS2_5_6),
    .I1(_zz_decode_RS2_1[5]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_5_s2.INIT=8'hC5;
  LUT3 decode_RS2_4_s2 (
    .F(decode_RS2_4_5),
    .I0(decode_RS2_4_6),
    .I1(_zz_decode_RS2_1[4]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_4_s2.INIT=8'hC5;
  LUT3 decode_RS2_3_s2 (
    .F(decode_RS2_3_5),
    .I0(decode_RS2_3_6),
    .I1(_zz_decode_RS2_1[3]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_3_s2.INIT=8'hC5;
  LUT3 decode_RS2_2_s2 (
    .F(decode_RS2_2_5),
    .I0(decode_RS2_2_6),
    .I1(_zz_decode_RS2_1[2]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_2_s2.INIT=8'hC5;
  LUT3 decode_RS2_1_s2 (
    .F(decode_RS2_1_5),
    .I0(decode_RS2_1_6),
    .I1(_zz_decode_RS2_1[1]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_1_s2.INIT=8'hC5;
  LUT3 decode_RS2_0_s2 (
    .F(decode_RS2_0_5),
    .I0(decode_RS2_0_6),
    .I1(_zz_decode_RS2_1[0]),
    .I2(decode_RS2_31_8) 
);
defparam decode_RS2_0_s2.INIT=8'h3A;
  LUT3 decode_RS1_31_s2 (
    .F(decode_RS1_31_5),
    .I0(decode_RS1_31_7),
    .I1(_zz_decode_RS2_1[31]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_31_s2.INIT=8'h3A;
  LUT4 decode_RS1_31_s3 (
    .F(decode_RS1_31_6),
    .I0(n14927_3),
    .I1(execute_arbitration_isValid),
    .I2(decode_to_execute_REGFILE_WRITE_VALID),
    .I3(decode_to_execute_BYPASSABLE_EXECUTE_STAGE) 
);
defparam decode_RS1_31_s3.INIT=16'h4000;
  LUT3 decode_RS1_30_s2 (
    .F(decode_RS1_30_5),
    .I0(decode_RS1_30_6),
    .I1(_zz_decode_RS2_1[30]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_30_s2.INIT=8'h3A;
  LUT3 decode_RS1_29_s2 (
    .F(decode_RS1_29_5),
    .I0(decode_RS1_29_6),
    .I1(_zz_decode_RS2_1[29]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_29_s2.INIT=8'h3A;
  LUT3 decode_RS1_28_s2 (
    .F(decode_RS1_28_5),
    .I0(decode_RS1_28_6),
    .I1(_zz_decode_RS2_1[28]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_28_s2.INIT=8'h3A;
  LUT3 decode_RS1_27_s2 (
    .F(decode_RS1_27_5),
    .I0(decode_RS1_27_6),
    .I1(_zz_decode_RS2_1[27]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_27_s2.INIT=8'h3A;
  LUT3 decode_RS1_26_s2 (
    .F(decode_RS1_26_5),
    .I0(decode_RS1_26_6),
    .I1(_zz_decode_RS2_1[26]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_26_s2.INIT=8'h3A;
  LUT3 decode_RS1_25_s2 (
    .F(decode_RS1_25_5),
    .I0(decode_RS1_25_6),
    .I1(_zz_decode_RS2_1[25]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_25_s2.INIT=8'h3A;
  LUT3 decode_RS1_24_s2 (
    .F(decode_RS1_24_5),
    .I0(decode_RS1_24_6),
    .I1(_zz_decode_RS2_1[24]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_24_s2.INIT=8'h3A;
  LUT3 decode_RS1_23_s2 (
    .F(decode_RS1_23_5),
    .I0(decode_RS1_23_6),
    .I1(_zz_decode_RS2_1[23]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_23_s2.INIT=8'h3A;
  LUT3 decode_RS1_22_s2 (
    .F(decode_RS1_22_5),
    .I0(decode_RS1_22_6),
    .I1(_zz_decode_RS2_1[22]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_22_s2.INIT=8'h3A;
  LUT3 decode_RS1_21_s2 (
    .F(decode_RS1_21_5),
    .I0(decode_RS1_21_6),
    .I1(_zz_decode_RS2_1[21]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_21_s2.INIT=8'h3A;
  LUT3 decode_RS1_20_s2 (
    .F(decode_RS1_20_5),
    .I0(decode_RS1_20_6),
    .I1(_zz_decode_RS2_1[20]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_20_s2.INIT=8'h3A;
  LUT3 decode_RS1_19_s2 (
    .F(decode_RS1_19_5),
    .I0(decode_RS1_19_6),
    .I1(_zz_decode_RS2_1[19]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_19_s2.INIT=8'h3A;
  LUT3 decode_RS1_18_s2 (
    .F(decode_RS1_18_5),
    .I0(decode_RS1_18_6),
    .I1(_zz_decode_RS2_1[18]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_18_s2.INIT=8'h3A;
  LUT3 decode_RS1_17_s2 (
    .F(decode_RS1_17_5),
    .I0(decode_RS1_17_6),
    .I1(_zz_decode_RS2_1[17]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_17_s2.INIT=8'h3A;
  LUT3 decode_RS1_16_s2 (
    .F(decode_RS1_16_5),
    .I0(decode_RS1_16_6),
    .I1(_zz_decode_RS2_1[16]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_16_s2.INIT=8'h3A;
  LUT3 decode_RS1_15_s2 (
    .F(decode_RS1_15_5),
    .I0(decode_RS1_15_6),
    .I1(_zz_decode_RS2_1[15]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_15_s2.INIT=8'h3A;
  LUT3 decode_RS1_14_s2 (
    .F(decode_RS1_14_5),
    .I0(decode_RS1_14_6),
    .I1(_zz_decode_RS2_1[14]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_14_s2.INIT=8'h3A;
  LUT3 decode_RS1_13_s2 (
    .F(decode_RS1_13_5),
    .I0(decode_RS1_13_6),
    .I1(_zz_decode_RS2_1[13]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_13_s2.INIT=8'h3A;
  LUT3 decode_RS1_12_s2 (
    .F(decode_RS1_12_5),
    .I0(decode_RS1_12_6),
    .I1(_zz_decode_RS2_1[12]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_12_s2.INIT=8'h3A;
  LUT3 decode_RS1_11_s2 (
    .F(decode_RS1_11_5),
    .I0(decode_RS1_11_6),
    .I1(_zz_decode_RS2_1[11]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_11_s2.INIT=8'h3A;
  LUT3 decode_RS1_10_s2 (
    .F(decode_RS1_10_5),
    .I0(decode_RS1_10_6),
    .I1(_zz_decode_RS2_1[10]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_10_s2.INIT=8'h3A;
  LUT3 decode_RS1_9_s2 (
    .F(decode_RS1_9_5),
    .I0(decode_RS1_9_6),
    .I1(_zz_decode_RS2_1[9]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_9_s2.INIT=8'h3A;
  LUT3 decode_RS1_8_s2 (
    .F(decode_RS1_8_5),
    .I0(decode_RS1_8_6),
    .I1(_zz_decode_RS2_1[8]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_8_s2.INIT=8'h3A;
  LUT3 decode_RS1_7_s2 (
    .F(decode_RS1_7_5),
    .I0(decode_RS1_7_6),
    .I1(_zz_decode_RS2_1[7]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_7_s2.INIT=8'h3A;
  LUT3 decode_RS1_6_s2 (
    .F(decode_RS1_6_5),
    .I0(decode_RS1_6_6),
    .I1(_zz_decode_RS2_1[6]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_6_s2.INIT=8'h3A;
  LUT3 decode_RS1_5_s2 (
    .F(decode_RS1_5_5),
    .I0(decode_RS1_5_6),
    .I1(_zz_decode_RS2_1[5]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_5_s2.INIT=8'h3A;
  LUT3 decode_RS1_4_s2 (
    .F(decode_RS1_4_5),
    .I0(decode_RS1_4_6),
    .I1(_zz_decode_RS2_1[4]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_4_s2.INIT=8'h3A;
  LUT3 decode_RS1_3_s2 (
    .F(decode_RS1_3_5),
    .I0(decode_RS1_3_6),
    .I1(_zz_decode_RS2_1[3]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_3_s2.INIT=8'h3A;
  LUT3 decode_RS1_2_s2 (
    .F(decode_RS1_2_5),
    .I0(decode_RS1_2_6),
    .I1(_zz_decode_RS2_1[2]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_2_s2.INIT=8'h3A;
  LUT3 decode_RS1_1_s2 (
    .F(decode_RS1_1_5),
    .I0(decode_RS1_1_6),
    .I1(_zz_decode_RS2_1[1]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_1_s2.INIT=8'h3A;
  LUT3 decode_RS1_0_s2 (
    .F(decode_RS1_0_5),
    .I0(decode_RS1_0_6),
    .I1(_zz_decode_RS2_1[0]),
    .I2(decode_RS1_31_8) 
);
defparam decode_RS1_0_s2.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_31_s1 (
    .F(_zz_decode_RS2_1_31_4),
    .I0(_zz_decode_RS2_1_31_5),
    .I1(memory_DivPlugin_div_result[31]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_31_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_30_s1 (
    .F(_zz_decode_RS2_1_30_4),
    .I0(_zz_decode_RS2_1_30_5),
    .I1(memory_DivPlugin_div_result[30]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_30_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_29_s1 (
    .F(_zz_decode_RS2_1_29_4),
    .I0(_zz_decode_RS2_1_29_5),
    .I1(memory_DivPlugin_div_result[29]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_29_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_28_s1 (
    .F(_zz_decode_RS2_1_28_4),
    .I0(_zz_decode_RS2_1_28_5),
    .I1(memory_DivPlugin_div_result[28]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_28_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_27_s1 (
    .F(_zz_decode_RS2_1_27_4),
    .I0(_zz_decode_RS2_1_27_5),
    .I1(memory_DivPlugin_div_result[27]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_27_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_26_s1 (
    .F(_zz_decode_RS2_1_26_4),
    .I0(_zz_decode_RS2_1_26_5),
    .I1(memory_DivPlugin_div_result[26]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_26_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_25_s1 (
    .F(_zz_decode_RS2_1_25_4),
    .I0(_zz_decode_RS2_1_25_5),
    .I1(memory_DivPlugin_div_result[25]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_25_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_24_s1 (
    .F(_zz_decode_RS2_1_24_4),
    .I0(_zz_decode_RS2_1_24_5),
    .I1(memory_DivPlugin_div_result[24]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_24_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_23_s1 (
    .F(_zz_decode_RS2_1_23_4),
    .I0(_zz_decode_RS2_1_23_5),
    .I1(memory_DivPlugin_div_result[23]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_23_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_22_s1 (
    .F(_zz_decode_RS2_1_22_4),
    .I0(_zz_decode_RS2_1_22_5),
    .I1(memory_DivPlugin_div_result[22]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_22_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_21_s1 (
    .F(_zz_decode_RS2_1_21_4),
    .I0(_zz_decode_RS2_1_21_5),
    .I1(memory_DivPlugin_div_result[21]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_21_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_20_s1 (
    .F(_zz_decode_RS2_1_20_4),
    .I0(_zz_decode_RS2_1_20_5),
    .I1(memory_DivPlugin_div_result[20]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_20_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_19_s1 (
    .F(_zz_decode_RS2_1_19_4),
    .I0(_zz_decode_RS2_1_19_5),
    .I1(memory_DivPlugin_div_result[19]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_19_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_18_s1 (
    .F(_zz_decode_RS2_1_18_4),
    .I0(_zz_decode_RS2_1_18_5),
    .I1(memory_DivPlugin_div_result[18]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_18_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_17_s1 (
    .F(_zz_decode_RS2_1_17_4),
    .I0(_zz_decode_RS2_1_17_5),
    .I1(memory_DivPlugin_div_result[17]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_17_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_16_s1 (
    .F(_zz_decode_RS2_1_16_4),
    .I0(_zz_decode_RS2_1_16_5),
    .I1(memory_DivPlugin_div_result[16]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_16_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_15_s1 (
    .F(_zz_decode_RS2_1_15_4),
    .I0(_zz_decode_RS2_1_15_5),
    .I1(memory_DivPlugin_div_result[15]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_15_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_14_s1 (
    .F(_zz_decode_RS2_1_14_4),
    .I0(_zz_decode_RS2_1_14_5),
    .I1(memory_DivPlugin_div_result[14]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_14_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_13_s1 (
    .F(_zz_decode_RS2_1_13_4),
    .I0(_zz_decode_RS2_1_13_5),
    .I1(memory_DivPlugin_div_result[13]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_13_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_12_s1 (
    .F(_zz_decode_RS2_1_12_4),
    .I0(_zz_decode_RS2_1_12_5),
    .I1(memory_DivPlugin_div_result[12]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_12_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_11_s1 (
    .F(_zz_decode_RS2_1_11_4),
    .I0(_zz_decode_RS2_1_11_5),
    .I1(memory_DivPlugin_div_result[11]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_11_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_10_s1 (
    .F(_zz_decode_RS2_1_10_4),
    .I0(_zz_decode_RS2_1_10_5),
    .I1(memory_DivPlugin_div_result[10]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_10_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_9_s1 (
    .F(_zz_decode_RS2_1_9_4),
    .I0(_zz_decode_RS2_1_9_5),
    .I1(memory_DivPlugin_div_result[9]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_9_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_8_s1 (
    .F(_zz_decode_RS2_1_8_4),
    .I0(_zz_decode_RS2_1_8_5),
    .I1(memory_DivPlugin_div_result[8]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_8_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_7_s1 (
    .F(_zz_decode_RS2_1_7_4),
    .I0(_zz_decode_RS2_1_7_5),
    .I1(memory_DivPlugin_div_result[7]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_7_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_6_s1 (
    .F(_zz_decode_RS2_1_6_4),
    .I0(_zz_decode_RS2_1_6_5),
    .I1(memory_DivPlugin_div_result[6]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_6_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_5_s1 (
    .F(_zz_decode_RS2_1_5_4),
    .I0(_zz_decode_RS2_1_5_5),
    .I1(memory_DivPlugin_div_result[5]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_5_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_4_s1 (
    .F(_zz_decode_RS2_1_4_4),
    .I0(_zz_decode_RS2_1_4_5),
    .I1(memory_DivPlugin_div_result[4]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_4_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_3_s1 (
    .F(_zz_decode_RS2_1_3_4),
    .I0(_zz_decode_RS2_1_3_5),
    .I1(memory_DivPlugin_div_result[3]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_3_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_2_s1 (
    .F(_zz_decode_RS2_1_2_4),
    .I0(_zz_decode_RS2_1_2_5),
    .I1(memory_DivPlugin_div_result[2]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_2_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_1_s1 (
    .F(_zz_decode_RS2_1_1_4),
    .I0(_zz_decode_RS2_1_1_5),
    .I1(memory_DivPlugin_div_result[1]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_1_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_0_s1 (
    .F(_zz_decode_RS2_1_0_4),
    .I0(_zz_decode_RS2_1_0_5),
    .I1(memory_DivPlugin_div_result[0]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_0_s1.INIT=8'hC5;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s3 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I0(n24524_4),
    .I1(decode_INSTRUCTION_ANTICIPATED_24_7),
    .I2(decode_to_execute_PC_31_6),
    .I3(decode_INSTRUCTION_ANTICIPATED_24_8) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s3.INIT=16'hD000;
  LUT4 _zz_decode_RS2_2_31_s2 (
    .F(_zz_decode_RS2_2_31_5),
    .I0(_zz_decode_RS2_2_31_7),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[31]),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_31_s2.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_30_s2 (
    .F(_zz_decode_RS2_2_30_5),
    .I0(_zz_decode_RS2_2_30_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[30]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam _zz_decode_RS2_2_30_s2.INIT=16'hA333;
  LUT4 _zz_decode_RS2_2_29_s2 (
    .F(_zz_decode_RS2_2_29_5),
    .I0(_zz_decode_RS2_2_29_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[29]),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_29_s2.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_28_s2 (
    .F(_zz_decode_RS2_2_28_5),
    .I0(_zz_decode_RS2_2_28_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[28]),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_28_s2.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_27_s2 (
    .F(_zz_decode_RS2_2_27_5),
    .I0(_zz_decode_RS2_2_27_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[27]),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_27_s2.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_26_s2 (
    .F(_zz_decode_RS2_2_26_5),
    .I0(_zz_decode_RS2_2_26_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[26]),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_26_s2.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_25_s2 (
    .F(_zz_decode_RS2_2_25_5),
    .I0(_zz_decode_RS2_2_25_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[25]),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_25_s2.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_24_s2 (
    .F(_zz_decode_RS2_2_24_5),
    .I0(_zz_decode_RS2_2_24_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[24]),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_24_s2.INIT=16'hA3CC;
  LUT4 _zz_decode_RS2_2_23_s2 (
    .F(_zz_decode_RS2_2_23_5),
    .I0(_zz_decode_RS2_2_23_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[23]),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_23_s2.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_22_s2 (
    .F(_zz_decode_RS2_2_22_5),
    .I0(_zz_decode_RS2_2_22_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[22]),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_22_s2.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_21_s2 (
    .F(_zz_decode_RS2_2_21_5),
    .I0(_zz_decode_RS2_2_21_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[21]),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_21_s2.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_20_s2 (
    .F(_zz_decode_RS2_2_20_5),
    .I0(_zz_decode_RS2_2_20_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[20]),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_20_s2.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_19_s2 (
    .F(_zz_decode_RS2_2_19_5),
    .I0(_zz_decode_RS2_2_19_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[19]),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_19_s2.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_18_s2 (
    .F(_zz_decode_RS2_2_18_5),
    .I0(_zz_decode_RS2_2_18_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[18]),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_18_s2.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_17_s2 (
    .F(_zz_decode_RS2_2_17_5),
    .I0(_zz_decode_RS2_2_17_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[17]),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_17_s2.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_16_s2 (
    .F(_zz_decode_RS2_2_16_5),
    .I0(_zz_decode_RS2_2_16_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[16]),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_16_s2.INIT=16'hA3CC;
  LUT4 _zz_decode_RS2_2_15_s2 (
    .F(_zz_decode_RS2_2_15_5),
    .I0(_zz_decode_RS2_2_15_6),
    .I1(_zz_decode_RS2_2_15_10),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[15]),
    .I3(io_mem_cmd_payload_size_2_6) 
);
defparam _zz_decode_RS2_2_15_s2.INIT=16'hEEF0;
  LUT4 _zz_decode_RS2_2_14_s2 (
    .F(_zz_decode_RS2_2_14_5),
    .I0(_zz_decode_RS2_2_14_6),
    .I1(_zz_decode_RS2_2_15_10),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[14]),
    .I3(io_mem_cmd_payload_size_2_6) 
);
defparam _zz_decode_RS2_2_14_s2.INIT=16'hEEF0;
  LUT4 _zz_decode_RS2_2_13_s2 (
    .F(_zz_decode_RS2_2_13_5),
    .I0(_zz_decode_RS2_2_13_6),
    .I1(_zz_decode_RS2_2_15_10),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[13]),
    .I3(io_mem_cmd_payload_size_2_6) 
);
defparam _zz_decode_RS2_2_13_s2.INIT=16'hEEF0;
  LUT4 _zz_decode_RS2_2_12_s2 (
    .F(_zz_decode_RS2_2_12_5),
    .I0(_zz_decode_RS2_2_12_6),
    .I1(_zz_decode_RS2_2_15_10),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[12]),
    .I3(io_mem_cmd_payload_size_2_6) 
);
defparam _zz_decode_RS2_2_12_s2.INIT=16'hEEF0;
  LUT4 _zz_decode_RS2_2_11_s2 (
    .F(_zz_decode_RS2_2_11_5),
    .I0(_zz_decode_RS2_2_11_6),
    .I1(_zz_decode_RS2_2_15_10),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[11]),
    .I3(io_mem_cmd_payload_size_2_6) 
);
defparam _zz_decode_RS2_2_11_s2.INIT=16'hEEF0;
  LUT4 _zz_decode_RS2_2_10_s2 (
    .F(_zz_decode_RS2_2_10_5),
    .I0(_zz_decode_RS2_2_10_6),
    .I1(_zz_decode_RS2_2_15_10),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[10]),
    .I3(io_mem_cmd_payload_size_2_6) 
);
defparam _zz_decode_RS2_2_10_s2.INIT=16'hEEF0;
  LUT4 _zz_decode_RS2_2_9_s2 (
    .F(_zz_decode_RS2_2_9_5),
    .I0(_zz_decode_RS2_2_15_10),
    .I1(_zz_decode_RS2_2_9_6),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[9]),
    .I3(io_mem_cmd_payload_size_2_6) 
);
defparam _zz_decode_RS2_2_9_s2.INIT=16'hEEF0;
  LUT4 _zz_decode_RS2_2_8_s2 (
    .F(_zz_decode_RS2_2_8_5),
    .I0(_zz_decode_RS2_2_8_8),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[8]),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_8_s2.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_7_s2 (
    .F(_zz_decode_RS2_2_7_5),
    .I0(_zz_decode_RS2_2_7_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[7]),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_7_s2.INIT=16'h5C33;
  LUT4 _zz_decode_RS2_2_6_s2 (
    .F(_zz_decode_RS2_2_6_5),
    .I0(_zz_decode_RS2_2_6_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[6]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam _zz_decode_RS2_2_6_s2.INIT=16'h5CCC;
  LUT4 _zz_decode_RS2_2_5_s2 (
    .F(_zz_decode_RS2_2_5_5),
    .I0(_zz_decode_RS2_2_5_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[5]),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_5_s2.INIT=16'hAC33;
  LUT4 _zz_decode_RS2_2_4_s2 (
    .F(_zz_decode_RS2_2_4_5),
    .I0(_zz_decode_RS2_2_4_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[4]),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_4_s2.INIT=16'hAC33;
  LUT4 _zz_decode_RS2_2_3_s2 (
    .F(_zz_decode_RS2_2_3_5),
    .I0(_zz_decode_RS2_2_3_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[3]),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_3_s2.INIT=16'hAC33;
  LUT4 _zz_decode_RS2_2_2_s2 (
    .F(_zz_decode_RS2_2_2_5),
    .I0(_zz_decode_RS2_2_2_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[2]),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_2_s2.INIT=16'hAC33;
  LUT4 _zz_decode_RS2_2_1_s2 (
    .F(_zz_decode_RS2_2_1_5),
    .I0(_zz_decode_RS2_2_1_6),
    .I1(_zz_decode_RS2_2_1_7),
    .I2(io_mem_cmd_payload_size_2_6),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_1_s2.INIT=16'h5F30;
  LUT4 _zz_decode_RS2_2_0_s2 (
    .F(_zz_decode_RS2_2_0_5),
    .I0(_zz_decode_RS2_2_0_6),
    .I1(_zz_decode_RS2_2_0_7),
    .I2(io_mem_cmd_payload_size_2_6),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[0]) 
);
defparam _zz_decode_RS2_2_0_s2.INIT=16'h305F;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s1 (
    .F(IBusCachedPlugin_fetchPc_output_fire_4),
    .I0(IBusCachedPlugin_fetchPc_output_fire_6),
    .I1(_zz_when_InstructionCache_l342),
    .I2(lineLoader_flushCounter[7]),
    .I3(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s1.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s2 (
    .F(IBusCachedPlugin_fetchPc_output_fire_5),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValids_decode),
    .I1(IBusCachedPlugin_fetchPc_booted),
    .I2(IBusCachedPlugin_fetchPc_output_fire_10),
    .I3(IBusCachedPlugin_fetchPc_output_fire_8) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s2.INIT=16'h4000;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_31_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_7),
    .I2(IBusCachedPlugin_fetchPc_pcReg[31]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s1.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_31_5),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[31]),
    .I1(execute_to_memory_BRANCH_CALC[31]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_16),
    .I3(IBusCachedPlugin_fetchPc_pc_31_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s2.INIT=16'h305F;
  LUT4 IBusCachedPlugin_fetchPc_pc_30_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_30_4),
    .I0(memory_to_writeBack_PC[30]),
    .I1(IBusCachedPlugin_fetchPc_pc_30_7),
    .I2(memory_arbitration_isValid_11),
    .I3(IBusCachedPlugin_fetchPc_pc_30_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s1.INIT=16'h030A;
  LUT4 IBusCachedPlugin_fetchPc_pc_30_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_30_5),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[30]),
    .I1(execute_to_memory_BRANCH_CALC[30]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s2.INIT=16'hAC00;
  LUT4 IBusCachedPlugin_fetchPc_pc_30_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_30_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]),
    .I1(IBusCachedPlugin_fetchPc_pc_30_9),
    .I2(IBusCachedPlugin_fetchPc_pcReg[30]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s3.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_29_4),
    .I0(memory_to_writeBack_PC[29]),
    .I1(execute_to_memory_BRANCH_CALC[29]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_29_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s1.INIT=16'h0CFA;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_29_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[29]),
    .I2(IBusCachedPlugin_fetchPc_pc_29_7),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s2.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_28_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_28_4),
    .I0(execute_to_memory_BRANCH_CALC[28]),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[28]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_16),
    .I3(IBusCachedPlugin_fetchPc_pc_28_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s1.INIT=16'hAFC0;
  LUT4 IBusCachedPlugin_fetchPc_pc_28_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_28_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]),
    .I1(IBusCachedPlugin_fetchPc_pc_28_7),
    .I2(IBusCachedPlugin_fetchPc_pcReg[28]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s2.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_27_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_27_4),
    .I0(execute_to_memory_BRANCH_CALC[27]),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[27]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_16),
    .I3(IBusCachedPlugin_fetchPc_pc_27_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s1.INIT=16'hAFC0;
  LUT4 IBusCachedPlugin_fetchPc_pc_27_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_27_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]),
    .I1(IBusCachedPlugin_fetchPc_pc_27_7),
    .I2(IBusCachedPlugin_fetchPc_pcReg[27]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s2.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_26_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_26_4),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[26]),
    .I1(execute_to_memory_BRANCH_CALC[26]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_16),
    .I3(IBusCachedPlugin_fetchPc_pc_26_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s1.INIT=16'hAFC0;
  LUT4 IBusCachedPlugin_fetchPc_pc_26_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_26_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[26]),
    .I2(IBusCachedPlugin_fetchPc_pc_26_7),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s2.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_25_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_25_4),
    .I0(execute_to_memory_BRANCH_CALC[25]),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[25]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_16),
    .I3(IBusCachedPlugin_fetchPc_pc_25_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s1.INIT=16'hAFC0;
  LUT4 IBusCachedPlugin_fetchPc_pc_25_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_25_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]),
    .I1(IBusCachedPlugin_fetchPc_pc_25_7),
    .I2(IBusCachedPlugin_fetchPc_pcReg[25]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s2.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_24_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_24_4),
    .I0(execute_to_memory_BRANCH_CALC[24]),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[24]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_16),
    .I3(IBusCachedPlugin_fetchPc_pc_24_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s1.INIT=16'h305F;
  LUT4 IBusCachedPlugin_fetchPc_pc_24_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_24_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]),
    .I1(IBusCachedPlugin_fetchPc_pc_24_7),
    .I2(IBusCachedPlugin_fetchPc_pcReg[24]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s2.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_23_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_23_4),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[23]),
    .I1(execute_to_memory_BRANCH_CALC[23]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_16),
    .I3(IBusCachedPlugin_fetchPc_pc_23_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s1.INIT=16'h305F;
  LUT4 IBusCachedPlugin_fetchPc_pc_23_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_23_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[23]),
    .I2(IBusCachedPlugin_fetchPc_pc_23_7),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s2.INIT=16'hAA3C;
  LUT4 IBusCachedPlugin_fetchPc_pc_22_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_22_4),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[22]),
    .I1(execute_to_memory_BRANCH_CALC[22]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_16),
    .I3(IBusCachedPlugin_fetchPc_pc_22_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s1.INIT=16'hAFC0;
  LUT4 IBusCachedPlugin_fetchPc_pc_22_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_22_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]),
    .I1(IBusCachedPlugin_fetchPc_pc_22_7),
    .I2(IBusCachedPlugin_fetchPc_pcReg[22]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s2.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_21_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_21_4),
    .I0(execute_to_memory_BRANCH_CALC[21]),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[21]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_16),
    .I3(IBusCachedPlugin_fetchPc_pc_21_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s1.INIT=16'h305F;
  LUT4 IBusCachedPlugin_fetchPc_pc_21_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_21_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]),
    .I1(IBusCachedPlugin_fetchPc_pc_21_7),
    .I2(IBusCachedPlugin_fetchPc_pcReg[21]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s2.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_20_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_20_4),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[20]),
    .I1(execute_to_memory_BRANCH_CALC[20]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_16),
    .I3(IBusCachedPlugin_fetchPc_pc_20_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s1.INIT=16'hC0AF;
  LUT4 IBusCachedPlugin_fetchPc_pc_20_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_20_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I2(IBusCachedPlugin_fetchPc_pc_20_7),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s2.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_19_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_19_4),
    .I0(execute_to_memory_BRANCH_CALC[19]),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[19]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_16),
    .I3(IBusCachedPlugin_fetchPc_pc_19_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s1.INIT=16'hAFC0;
  LUT4 IBusCachedPlugin_fetchPc_pc_19_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_19_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]),
    .I1(IBusCachedPlugin_fetchPc_pc_19_10),
    .I2(IBusCachedPlugin_fetchPc_pcReg[19]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s2.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_18_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_18_4),
    .I0(execute_to_memory_BRANCH_CALC[18]),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[18]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_16),
    .I3(IBusCachedPlugin_fetchPc_pc_18_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s1.INIT=16'h305F;
  LUT4 IBusCachedPlugin_fetchPc_pc_18_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_18_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]),
    .I1(IBusCachedPlugin_fetchPc_pc_18_10),
    .I2(IBusCachedPlugin_fetchPc_pcReg[18]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s2.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_17_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_17_4),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[17]),
    .I1(execute_to_memory_BRANCH_CALC[17]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_16),
    .I3(IBusCachedPlugin_fetchPc_pc_17_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s1.INIT=16'hC0AF;
  LUT4 IBusCachedPlugin_fetchPc_pc_17_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_17_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[17]),
    .I2(IBusCachedPlugin_fetchPc_pc_17_7),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s2.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_16_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_16_4),
    .I0(memory_to_writeBack_PC[16]),
    .I1(IBusCachedPlugin_fetchPc_pc_16_7),
    .I2(memory_arbitration_isValid_11),
    .I3(IBusCachedPlugin_fetchPc_pc_30_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s1.INIT=16'h030A;
  LUT4 IBusCachedPlugin_fetchPc_pc_16_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_16_5),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[16]),
    .I1(execute_to_memory_BRANCH_CALC[16]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s2.INIT=16'hAC00;
  LUT4 IBusCachedPlugin_fetchPc_pc_16_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_16_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[16]),
    .I2(IBusCachedPlugin_fetchPc_pc_16_8),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s3.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_15_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_15_4),
    .I0(IBusCachedPlugin_fetchPc_pc_15_6),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[15]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_15_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s1.INIT=16'h5FC0;
  LUT4 IBusCachedPlugin_fetchPc_pc_15_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_15_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]),
    .I1(IBusCachedPlugin_fetchPc_pc_15_8),
    .I2(IBusCachedPlugin_fetchPc_pcReg[15]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s2.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_14_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_14_4),
    .I0(memory_to_writeBack_PC[14]),
    .I1(IBusCachedPlugin_fetchPc_pc_14_7),
    .I2(memory_arbitration_isValid_11),
    .I3(IBusCachedPlugin_fetchPc_pc_30_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s1.INIT=16'h030A;
  LUT4 IBusCachedPlugin_fetchPc_pc_14_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_14_5),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[14]),
    .I1(execute_to_memory_BRANCH_CALC[14]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s2.INIT=16'hAC00;
  LUT4 IBusCachedPlugin_fetchPc_pc_14_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_14_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]),
    .I1(IBusCachedPlugin_fetchPc_pc_14_10),
    .I2(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s3.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_13_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_13_4),
    .I0(memory_to_writeBack_PC[13]),
    .I1(execute_to_memory_BRANCH_CALC[13]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_13_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s1.INIT=16'hF503;
  LUT4 IBusCachedPlugin_fetchPc_pc_13_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_13_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[13]),
    .I2(IBusCachedPlugin_fetchPc_pc_13_7),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s2.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_12_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_12_4),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[12]),
    .I1(execute_to_memory_BRANCH_CALC[12]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_16),
    .I3(IBusCachedPlugin_fetchPc_pc_12_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s1.INIT=16'h305F;
  LUT4 IBusCachedPlugin_fetchPc_pc_12_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_12_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]),
    .I1(IBusCachedPlugin_fetchPc_pc_12_7),
    .I2(IBusCachedPlugin_fetchPc_pcReg[12]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s2.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_11_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_11_8),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[11]),
    .I1(execute_to_memory_BRANCH_CALC[11]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_16),
    .I3(IBusCachedPlugin_fetchPc_pc_11_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s5.INIT=16'hC0AF;
  LUT4 IBusCachedPlugin_fetchPc_pc_11_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_11_9),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[11]),
    .I2(IBusCachedPlugin_fetchPc_pc_11_11),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s6.INIT=16'hAA3C;
  LUT4 IBusCachedPlugin_fetchPc_pc_10_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_10_8),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[10]),
    .I1(execute_to_memory_BRANCH_CALC[10]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_16),
    .I3(IBusCachedPlugin_fetchPc_pc_10_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s5.INIT=16'hAFC0;
  LUT4 IBusCachedPlugin_fetchPc_pc_10_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_10_9),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10]),
    .I1(IBusCachedPlugin_fetchPc_pc_10_11),
    .I2(IBusCachedPlugin_fetchPc_pcReg[10]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s6.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_9_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_9_8),
    .I0(execute_to_memory_BRANCH_CALC[9]),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[9]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_16),
    .I3(IBusCachedPlugin_fetchPc_pc_9_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s5.INIT=16'h305F;
  LUT4 IBusCachedPlugin_fetchPc_pc_9_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_9_9),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]),
    .I1(IBusCachedPlugin_fetchPc_pc_9_14),
    .I2(IBusCachedPlugin_fetchPc_pcReg[9]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s6.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_8_8),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[8]),
    .I1(execute_to_memory_BRANCH_CALC[8]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_16),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s5.INIT=16'hC0AF;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_8_9),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[8]),
    .I2(IBusCachedPlugin_fetchPc_pc_8_11),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s6.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_7_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_7_8),
    .I0(execute_to_memory_BRANCH_CALC[7]),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[7]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_16),
    .I3(IBusCachedPlugin_fetchPc_pc_7_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s5.INIT=16'hAFC0;
  LUT4 IBusCachedPlugin_fetchPc_pc_7_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_7_9),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]),
    .I1(IBusCachedPlugin_fetchPc_pc_7_11),
    .I2(IBusCachedPlugin_fetchPc_pcReg[7]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s6.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_6_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_6_8),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[6]),
    .I1(execute_to_memory_BRANCH_CALC[6]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_16),
    .I3(IBusCachedPlugin_fetchPc_pc_6_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s5.INIT=16'h305F;
  LUT4 IBusCachedPlugin_fetchPc_pc_6_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_6_9),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[6]),
    .I2(IBusCachedPlugin_fetchPc_pc_6_11),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s6.INIT=16'hAA3C;
  LUT4 IBusCachedPlugin_fetchPc_pc_5_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_5_8),
    .I0(execute_to_memory_BRANCH_CALC[5]),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[5]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_16),
    .I3(IBusCachedPlugin_fetchPc_pc_5_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s5.INIT=16'hAFC0;
  LUT4 IBusCachedPlugin_fetchPc_pc_5_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_5_9),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]),
    .I1(IBusCachedPlugin_fetchPc_pc_5_14),
    .I2(IBusCachedPlugin_fetchPc_pcReg[5]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s6.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_4_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_4_6),
    .I0(execute_to_memory_BRANCH_CALC[4]),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[4]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_16),
    .I3(IBusCachedPlugin_fetchPc_pc_4_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s3.INIT=16'hAFC0;
  LUT4 IBusCachedPlugin_fetchPc_pc_4_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_4_7),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[4]),
    .I1(IBusCachedPlugin_fetchPc_pc_4_12),
    .I2(IBusCachedPlugin_fetchPc_pcReg[4]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s4.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_3_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_3_6),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[3]),
    .I1(execute_to_memory_BRANCH_CALC[3]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_16),
    .I3(IBusCachedPlugin_fetchPc_pc_3_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s3.INIT=16'h305F;
  LUT4 IBusCachedPlugin_fetchPc_pc_3_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_3_7),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[3]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[3]),
    .I2(IBusCachedPlugin_fetchPc_pc_3_9),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s4.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_2_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_2_6),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[2]),
    .I1(execute_to_memory_BRANCH_CALC[2]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_16),
    .I3(IBusCachedPlugin_fetchPc_pc_2_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s3.INIT=16'hAFC0;
  LUT4 IBusCachedPlugin_fetchPc_pc_2_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_2_7),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[2]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[2]),
    .I2(IBusCachedPlugin_fetchPc_inc),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s4.INIT=16'hAA3C;
  LUT2 HazardSimplePlugin_writeBackWrites_valid_s2 (
    .F(HazardSimplePlugin_writeBackWrites_valid_5),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_to_writeBack_REGFILE_WRITE_VALID) 
);
defparam HazardSimplePlugin_writeBackWrites_valid_s2.INIT=4'h8;
  LUT3 execute_BranchPlugin_branch_src2_19_s1 (
    .F(execute_BranchPlugin_branch_src2_19_4),
    .I0(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_19_s1.INIT=8'h10;
  LUT4 execute_BranchPlugin_branch_src2_19_s2 (
    .F(execute_BranchPlugin_branch_src2_19_5),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I2(decode_to_execute_BRANCH_CTRL[1]),
    .I3(decode_to_execute_INSTRUCTION[31]) 
);
defparam execute_BranchPlugin_branch_src2_19_s2.INIT=16'hA300;
  LUT4 execute_BranchPlugin_branch_src2_11_s1 (
    .F(execute_BranchPlugin_branch_src2_11_4),
    .I0(decode_to_execute_INSTRUCTION[7]),
    .I1(decode_to_execute_INSTRUCTION[20]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_11_s1.INIT=16'h0C0A;
  LUT2 execute_BranchPlugin_branch_src2_4_s1 (
    .F(execute_BranchPlugin_branch_src2_4_4),
    .I0(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I1(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_4_s1.INIT=4'h1;
  LUT3 execute_BranchPlugin_branch_src2_4_s2 (
    .F(execute_BranchPlugin_branch_src2_4_5),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I2(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_4_s2.INIT=8'hB0;
  LUT3 execute_BranchPlugin_branch_src2_2_s1 (
    .F(execute_BranchPlugin_branch_src2_2_4),
    .I0(decode_to_execute_INSTRUCTION[9]),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_2_s1.INIT=8'hCA;
  LUT4 when_CsrPlugin_l1390_s1 (
    .F(when_CsrPlugin_l1390_4),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
    .I2(when_CsrPlugin_l1390_5),
    .I3(CsrPlugin_interrupt_valid) 
);
defparam when_CsrPlugin_l1390_s1.INIT=16'h1000;
  LUT3 n24913_s1 (
    .F(n24913_4),
    .I0(memory_DivPlugin_div_counter_value[1]),
    .I1(memory_DivPlugin_div_counter_value[0]),
    .I2(when_MulDivIterativePlugin_l126_5) 
);
defparam n24913_s1.INIT=8'h40;
  LUT4 when_MulDivIterativePlugin_l126_s2 (
    .F(when_MulDivIterativePlugin_l126_5),
    .I0(memory_DivPlugin_div_counter_value[2]),
    .I1(memory_DivPlugin_div_counter_value[3]),
    .I2(memory_DivPlugin_div_counter_value[4]),
    .I3(memory_DivPlugin_div_counter_value[5]) 
);
defparam when_MulDivIterativePlugin_l126_s2.INIT=16'h0100;
  LUT4 iBus_cmd_ready_s1 (
    .F(iBus_cmd_ready_4),
    .I0(iBus_cmd_ready_5),
    .I1(builder_wishbone2axi0_state[1]),
    .I2(builder_wishbone2axi0_state[0]),
    .I3(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_0_12) 
);
defparam iBus_cmd_ready_s1.INIT=16'h001F;
  LUT4 _zz_dBus_cmd_ready_s1 (
    .F(_zz_dBus_cmd_ready_4),
    .I0(builder_fsm0_state),
    .I1(builder_wishbone2axi1_next_state_1_19),
    .I2(_zz_dBus_cmd_ready_7),
    .I3(builder_wishbone2axi1_state[1]) 
);
defparam _zz_dBus_cmd_ready_s1.INIT=16'hB0BB;
  LUT4 n17810_s1 (
    .F(n17810_4),
    .I0(n18807_5),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
    .I2(IBusCachedPlugin_fetchPc_pc_31_10),
    .I3(n17865_6) 
);
defparam n17810_s1.INIT=16'h0E00;
  LUT3 n17813_s1 (
    .F(n17813_4),
    .I0(n18877_8),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
    .I2(n17865_6) 
);
defparam n17813_s1.INIT=8'hE0;
  LUT4 n17857_s3 (
    .F(n17857_6),
    .I0(decode_to_execute_CSR_WRITE_OPCODE),
    .I1(execute_CsrPlugin_csr_768),
    .I2(_zz_decode_RS2_31_6),
    .I3(decode_to_execute_PC_31_6) 
);
defparam n17857_s3.INIT=16'h8000;
  LUT4 n24506_s1 (
    .F(n24506_4),
    .I0(n24506_5),
    .I1(main_basesoc_ibus_adr[0]),
    .I2(main_basesoc_ibus_adr[1]),
    .I3(main_basesoc_ibus_adr[2]) 
);
defparam n24506_s1.INIT=16'h0001;
  LUT2 n24524_s1 (
    .F(n24524_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I1(decodeStage_hit_valid) 
);
defparam n24524_s1.INIT=4'h8;
  LUT2 n24524_s2 (
    .F(n24524_5),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9),
    .I1(execute_arbitration_isValid_11) 
);
defparam n24524_s2.INIT=4'h4;
  LUT3 n18807_s2 (
    .F(n18807_5),
    .I0(decode_to_execute_ENV_CTRL[0]),
    .I1(execute_arbitration_isValid),
    .I2(decode_to_execute_ENV_CTRL[1]) 
);
defparam n18807_s2.INIT=8'h40;
  LUT3 n18910_s2 (
    .F(n18910_5),
    .I0(decode_to_execute_INSTRUCTION[0]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
    .I2(n18807_5) 
);
defparam n18910_s2.INIT=8'hAC;
  LUT4 n19151_s1 (
    .F(n19151_4),
    .I0(decode_to_execute_CSR_WRITE_OPCODE),
    .I1(execute_CsrPlugin_csr_833),
    .I2(_zz_decode_RS2_31_6),
    .I3(decode_to_execute_PC_31_6) 
);
defparam n19151_s1.INIT=16'h8000;
  LUT4 n19345_s1 (
    .F(n19345_4),
    .I0(execute_RS1[31]),
    .I1(execute_RS1[30]),
    .I2(n19345_5),
    .I3(n19646_6) 
);
defparam n19345_s1.INIT=16'hCF15;
  LUT3 n19346_s1 (
    .F(n19346_4),
    .I0(execute_RS1[30]),
    .I1(n19646_6),
    .I2(n19345_5) 
);
defparam n19346_s1.INIT=8'h96;
  LUT4 n19347_s1 (
    .F(n19347_4),
    .I0(execute_RS1[28]),
    .I1(n19347_5),
    .I2(execute_RS1[29]),
    .I3(n19646_6) 
);
defparam n19347_s1.INIT=16'h4BB4;
  LUT3 n19348_s1 (
    .F(n19348_4),
    .I0(execute_RS1[28]),
    .I1(n19646_6),
    .I2(n19347_5) 
);
defparam n19348_s1.INIT=8'h96;
  LUT4 n19349_s1 (
    .F(n19349_4),
    .I0(execute_RS1[26]),
    .I1(execute_RS1[25]),
    .I2(n19349_5),
    .I3(n19646_6) 
);
defparam n19349_s1.INIT=16'hEF10;
  LUT3 n19350_s1 (
    .F(n19350_4),
    .I0(n19646_6),
    .I1(execute_RS1[25]),
    .I2(n19349_5) 
);
defparam n19350_s1.INIT=8'hCA;
  LUT3 n19351_s1 (
    .F(n19351_4),
    .I0(execute_RS1[25]),
    .I1(n19646_6),
    .I2(n19349_5) 
);
defparam n19351_s1.INIT=8'h96;
  LUT3 n19352_s1 (
    .F(n19352_4),
    .I0(n19646_6),
    .I1(execute_RS1[23]),
    .I2(n19352_5) 
);
defparam n19352_s1.INIT=8'hCA;
  LUT3 n19353_s1 (
    .F(n19353_4),
    .I0(execute_RS1[23]),
    .I1(n19646_6),
    .I2(n19352_5) 
);
defparam n19353_s1.INIT=8'h96;
  LUT3 n19354_s1 (
    .F(n19354_4),
    .I0(n19646_6),
    .I1(execute_RS1[21]),
    .I2(n19354_5) 
);
defparam n19354_s1.INIT=8'hCA;
  LUT3 n19355_s1 (
    .F(n19355_4),
    .I0(execute_RS1[21]),
    .I1(n19646_6),
    .I2(n19354_5) 
);
defparam n19355_s1.INIT=8'h96;
  LUT3 n19356_s1 (
    .F(n19356_4),
    .I0(n19646_6),
    .I1(execute_RS1[19]),
    .I2(n19356_5) 
);
defparam n19356_s1.INIT=8'hCA;
  LUT3 n19357_s1 (
    .F(n19357_4),
    .I0(execute_RS1[19]),
    .I1(n19646_6),
    .I2(n19356_5) 
);
defparam n19357_s1.INIT=8'h96;
  LUT3 n19358_s1 (
    .F(n19358_4),
    .I0(n19646_6),
    .I1(execute_RS1[17]),
    .I2(n19358_5) 
);
defparam n19358_s1.INIT=8'hCA;
  LUT3 n19359_s1 (
    .F(n19359_4),
    .I0(execute_RS1[17]),
    .I1(n19646_6),
    .I2(n19358_5) 
);
defparam n19359_s1.INIT=8'h96;
  LUT3 n19360_s1 (
    .F(n19360_4),
    .I0(n19646_6),
    .I1(execute_RS1[15]),
    .I2(n19360_5) 
);
defparam n19360_s1.INIT=8'hCA;
  LUT3 n19361_s1 (
    .F(n19361_4),
    .I0(execute_RS1[15]),
    .I1(n19646_6),
    .I2(n19360_5) 
);
defparam n19361_s1.INIT=8'h96;
  LUT3 n19362_s1 (
    .F(n19362_4),
    .I0(n19646_6),
    .I1(execute_RS1[13]),
    .I2(n19362_5) 
);
defparam n19362_s1.INIT=8'hCA;
  LUT3 n19363_s1 (
    .F(n19363_4),
    .I0(execute_RS1[13]),
    .I1(n19646_6),
    .I2(n19362_5) 
);
defparam n19363_s1.INIT=8'h96;
  LUT3 n19364_s1 (
    .F(n19364_4),
    .I0(n19646_6),
    .I1(execute_RS1[11]),
    .I2(n19364_5) 
);
defparam n19364_s1.INIT=8'hCA;
  LUT3 n19365_s1 (
    .F(n19365_4),
    .I0(execute_RS1[11]),
    .I1(n19646_6),
    .I2(n19364_5) 
);
defparam n19365_s1.INIT=8'h96;
  LUT3 n19366_s1 (
    .F(n19366_4),
    .I0(n19366_5),
    .I1(execute_RS1[9]),
    .I2(n19646_6) 
);
defparam n19366_s1.INIT=8'hD0;
  LUT3 n19367_s1 (
    .F(n19367_4),
    .I0(execute_RS1[9]),
    .I1(n19646_6),
    .I2(n19366_5) 
);
defparam n19367_s1.INIT=8'h96;
  LUT3 n19368_s1 (
    .F(n19368_4),
    .I0(n19368_5),
    .I1(execute_RS1[7]),
    .I2(n19646_6) 
);
defparam n19368_s1.INIT=8'hD0;
  LUT3 n19369_s1 (
    .F(n19369_4),
    .I0(execute_RS1[7]),
    .I1(n19646_6),
    .I2(n19368_5) 
);
defparam n19369_s1.INIT=8'h96;
  LUT3 n19370_s1 (
    .F(n19370_4),
    .I0(n19370_5),
    .I1(execute_RS1[5]),
    .I2(n19646_6) 
);
defparam n19370_s1.INIT=8'hD0;
  LUT3 n19372_s1 (
    .F(n19372_4),
    .I0(n19373_4),
    .I1(execute_RS1[3]),
    .I2(n19646_6) 
);
defparam n19372_s1.INIT=8'hE0;
  LUT4 n19373_s1 (
    .F(n19373_4),
    .I0(execute_RS1[2]),
    .I1(execute_RS1[0]),
    .I2(execute_RS1[1]),
    .I3(n19646_6) 
);
defparam n19373_s1.INIT=16'hFE00;
  LUT3 n19374_s1 (
    .F(n19374_4),
    .I0(execute_RS1[0]),
    .I1(execute_RS1[1]),
    .I2(n19646_6) 
);
defparam n19374_s1.INIT=8'hE0;
  LUT4 n19646_s1 (
    .F(n19646_4),
    .I0(execute_RS2[23]),
    .I1(n19646_7),
    .I2(n19646_8),
    .I3(n19646_9) 
);
defparam n19646_s1.INIT=16'h4000;
  LUT2 n19646_s2 (
    .F(n19646_5),
    .I0(execute_RS2[31]),
    .I1(decode_to_execute_IS_RS1_SIGNED) 
);
defparam n19646_s2.INIT=4'h8;
  LUT3 n19646_s3 (
    .F(n19646_6),
    .I0(execute_RS1[31]),
    .I1(decode_to_execute_IS_RS1_SIGNED),
    .I2(decode_to_execute_IS_DIV) 
);
defparam n19646_s3.INIT=8'h80;
  LUT4 n20595_s5 (
    .F(n20595_8),
    .I0(n20595_9),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I3(n20599_10) 
);
defparam n20595_s5.INIT=16'h8000;
  LUT4 n20599_s3 (
    .F(n20599_6),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I3(n20599_8) 
);
defparam n20599_s3.INIT=16'h0100;
  LUT4 n20605_s5 (
    .F(n20605_8),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[28]) 
);
defparam n20605_s5.INIT=16'h1000;
  LUT4 n20605_s6 (
    .F(n20605_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I3(n20599_10) 
);
defparam n20605_s6.INIT=16'h1000;
  LUT3 n20616_s5 (
    .F(n20616_8),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[22]) 
);
defparam n20616_s5.INIT=8'h10;
  LUT2 n20616_s6 (
    .F(n20616_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[25]) 
);
defparam n20616_s6.INIT=4'h1;
  LUT3 n20616_s7 (
    .F(n20616_10),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[20]) 
);
defparam n20616_s7.INIT=8'h10;
  LUT4 n20628_s5 (
    .F(n20628_8),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I3(n20622_10) 
);
defparam n20628_s5.INIT=16'h4000;
  LUT3 _zz_execute_SHIFT_RIGHT_1_6_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_6_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_6_6),
    .I2(_zz_execute_SRC2_4_0[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s0.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_6_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_6_7),
    .I1(_zz_execute_SHIFT_RIGHT_1_6_8),
    .I2(_zz_execute_SRC2_4_0[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s1.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_7_6),
    .I2(_zz_execute_SRC2_4_0[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s0.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_7),
    .I1(_zz_execute_SHIFT_RIGHT_1_7_8),
    .I2(_zz_execute_SRC2_4_0[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s1.INIT=8'h3A;
  LUT3 _zz_execute_SHIFT_RIGHT_1_8_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I0(decode_to_execute_SHIFT_CTRL[0]),
    .I1(decode_to_execute_SHIFT_CTRL[1]),
    .I2(_zz_execute_SRC1_0[31]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s0.INIT=8'h80;
  LUT3 _zz_execute_SHIFT_RIGHT_1_8_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_28_3),
    .I2(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s1.INIT=8'hC5;
  LUT4 _zz_execute_SHIFT_RIGHT_1_8_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_5),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_7),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_8),
    .I2(_zz_execute_SRC2_4_0[4]),
    .I3(_zz_execute_SRC2_4_0[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s2.INIT=16'h03F5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_9_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_29_3),
    .I2(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s0.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_9_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_7),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_8),
    .I2(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s1.INIT=8'hCA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_9_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_5),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_9),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4_0[3]),
    .I3(_zz_execute_SRC2_4_0[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s2.INIT=16'hC05F;
  LUT4 _zz_execute_SHIFT_RIGHT_1_10_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_10_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_30_3),
    .I1(n27_3),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_10_5) 
);
defparam _zz_execute_SHIFT_RIGHT_1_10_s0.INIT=16'h03F5;
  LUT4 _zz_execute_SHIFT_RIGHT_1_10_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_10_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_10_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_10_7),
    .I2(_zz_execute_SRC2_4_0[4]),
    .I3(_zz_execute_SRC2_4_0[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_10_s1.INIT=16'h0CFA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_11_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_11_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_11_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_11_12),
    .I2(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_11_s0.INIT=8'h3A;
  LUT3 _zz_execute_SHIFT_RIGHT_1_11_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_11_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_11_8),
    .I1(_zz_execute_SHIFT_RIGHT_1_11_9),
    .I2(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_11_s1.INIT=8'hCA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_11_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_11_5),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_11_10),
    .I2(_zz_execute_SRC2_4_0[3]),
    .I3(_zz_execute_SRC2_4_0[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_11_s2.INIT=16'h5FC0;
  LUT3 _zz_execute_SHIFT_RIGHT_1_12_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_12_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_12_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_12_7),
    .I2(_zz_execute_SRC2_4_0[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s1.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_13_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_13_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_13_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_13_6),
    .I2(_zz_execute_SRC2_4_0[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_13_s1.INIT=8'hCA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_14_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_14_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_30_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_12_5) 
);
defparam _zz_execute_SHIFT_RIGHT_1_14_s0.INIT=16'h3533;
  LUT3 _zz_execute_SHIFT_RIGHT_1_14_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_14_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_6_8),
    .I1(_zz_execute_SHIFT_RIGHT_1_6_5),
    .I2(_zz_execute_SRC2_4_0[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_14_s1.INIT=8'hCA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_15_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_15_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_31_8),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SHIFT_RIGHT_1_15_5),
    .I3(_zz_execute_SHIFT_RIGHT_1_12_5) 
);
defparam _zz_execute_SHIFT_RIGHT_1_15_s0.INIT=16'h5333;
  LUT3 _zz_execute_SHIFT_RIGHT_1_15_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_15_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_7_7),
    .I2(_zz_execute_SRC2_4_0[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_15_s1.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_16_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_16_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_8),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_4),
    .I2(_zz_execute_SRC2_4_0[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_16_s0.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_17_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_17_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_9),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_3),
    .I2(_zz_execute_SRC2_4_0[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_17_s0.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_18_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_18_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_10_7),
    .I1(_zz_execute_SHIFT_RIGHT_1_10_3),
    .I2(_zz_execute_SRC2_4_0[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_18_s0.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_19_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_19_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_11_10),
    .I1(_zz_execute_SHIFT_RIGHT_1_11_3),
    .I2(_zz_execute_SRC2_4_0[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_19_s0.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_20_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_20_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_12_7),
    .I1(_zz_execute_SHIFT_RIGHT_1_20_4),
    .I2(_zz_execute_SRC2_4_0[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_20_s0.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_21_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_21_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_13_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_21_4),
    .I2(_zz_execute_SRC2_4_0[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_21_s0.INIT=8'h3A;
  LUT3 _zz_execute_SHIFT_RIGHT_1_28_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_28_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_30_3),
    .I1(n29_3),
    .I2(_zz_execute_SRC2_4_0[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_28_s0.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_28_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_28_4),
    .I0(_zz_execute_SRC2_4_0[4]),
    .I1(_zz_execute_SRC2_4_0[3]),
    .I2(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_28_s1.INIT=8'h01;
  LUT3 _zz_execute_SHIFT_RIGHT_1_29_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_29_3),
    .I0(n30_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_29_4),
    .I2(_zz_execute_SRC2_4_0[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_29_s0.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_30_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_30_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_31_8),
    .I1(execute_FullBarrelShifterPlugin_reversed[30]),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_30_s0.INIT=8'hAC;
  LUT3 _zz_execute_SRC2_4_31_s5 (
    .F(_zz_execute_SRC2_4_31_9),
    .I0(execute_RS2[31]),
    .I1(decode_to_execute_PC[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_31_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_30_s5 (
    .F(_zz_execute_SRC2_4_30_9),
    .I0(execute_RS2[30]),
    .I1(decode_to_execute_PC[30]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_30_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_29_s5 (
    .F(_zz_execute_SRC2_4_29_9),
    .I0(execute_RS2[29]),
    .I1(decode_to_execute_PC[29]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_29_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_28_s5 (
    .F(_zz_execute_SRC2_4_28_9),
    .I0(execute_RS2[28]),
    .I1(decode_to_execute_PC[28]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_28_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_27_s5 (
    .F(_zz_execute_SRC2_4_27_9),
    .I0(execute_RS2[27]),
    .I1(decode_to_execute_PC[27]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_27_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_26_s5 (
    .F(_zz_execute_SRC2_4_26_9),
    .I0(execute_RS2[26]),
    .I1(decode_to_execute_PC[26]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_26_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_25_s5 (
    .F(_zz_execute_SRC2_4_25_9),
    .I0(execute_RS2[25]),
    .I1(decode_to_execute_PC[25]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_25_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_24_s5 (
    .F(_zz_execute_SRC2_4_24_9),
    .I0(execute_RS2[24]),
    .I1(decode_to_execute_PC[24]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_24_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_23_s5 (
    .F(_zz_execute_SRC2_4_23_9),
    .I0(execute_RS2[23]),
    .I1(decode_to_execute_PC[23]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_23_s5.INIT=8'h35;
  LUT3 _zz_execute_SRC2_4_22_s5 (
    .F(_zz_execute_SRC2_4_22_9),
    .I0(execute_RS2[22]),
    .I1(decode_to_execute_PC[22]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_22_s5.INIT=8'h35;
  LUT3 _zz_execute_SRC2_4_21_s5 (
    .F(_zz_execute_SRC2_4_21_9),
    .I0(execute_RS2[21]),
    .I1(decode_to_execute_PC[21]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_21_s5.INIT=8'h35;
  LUT3 _zz_execute_SRC2_4_20_s5 (
    .F(_zz_execute_SRC2_4_20_9),
    .I0(execute_RS2[20]),
    .I1(decode_to_execute_PC[20]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_20_s5.INIT=8'h35;
  LUT3 _zz_execute_SRC2_4_19_s5 (
    .F(_zz_execute_SRC2_4_19_9),
    .I0(execute_RS2[19]),
    .I1(decode_to_execute_PC[19]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_19_s5.INIT=8'h35;
  LUT3 _zz_execute_SRC2_4_18_s5 (
    .F(_zz_execute_SRC2_4_18_9),
    .I0(execute_RS2[18]),
    .I1(decode_to_execute_PC[18]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_18_s5.INIT=8'h35;
  LUT3 _zz_execute_SRC2_4_17_s5 (
    .F(_zz_execute_SRC2_4_17_9),
    .I0(execute_RS2[17]),
    .I1(decode_to_execute_PC[17]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_17_s5.INIT=8'h35;
  LUT3 _zz_execute_SRC2_4_16_s5 (
    .F(_zz_execute_SRC2_4_16_9),
    .I0(execute_RS2[16]),
    .I1(decode_to_execute_PC[16]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_16_s5.INIT=8'h35;
  LUT3 _zz_execute_SRC2_4_15_s5 (
    .F(_zz_execute_SRC2_4_15_9),
    .I0(execute_RS2[15]),
    .I1(decode_to_execute_PC[15]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_15_s5.INIT=8'h35;
  LUT3 _zz_execute_SRC2_4_14_s5 (
    .F(_zz_execute_SRC2_4_14_9),
    .I0(execute_RS2[14]),
    .I1(decode_to_execute_PC[14]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_14_s5.INIT=8'h35;
  LUT3 _zz_execute_SRC2_4_13_s5 (
    .F(_zz_execute_SRC2_4_13_9),
    .I0(execute_RS2[13]),
    .I1(decode_to_execute_PC[13]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_13_s5.INIT=8'h35;
  LUT3 _zz_execute_SRC2_4_12_s5 (
    .F(_zz_execute_SRC2_4_12_9),
    .I0(execute_RS2[12]),
    .I1(decode_to_execute_PC[12]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_12_s5.INIT=8'h35;
  LUT3 _zz_execute_SRC2_4_11_s5 (
    .F(_zz_execute_SRC2_4_11_9),
    .I0(execute_RS2[11]),
    .I1(decode_to_execute_PC[11]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_11_s5.INIT=8'h35;
  LUT3 _zz_execute_SRC2_4_10_s5 (
    .F(_zz_execute_SRC2_4_10_9),
    .I0(execute_RS2[10]),
    .I1(decode_to_execute_PC[10]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_10_s5.INIT=8'h3A;
  LUT3 _zz_execute_SRC2_4_9_s5 (
    .F(_zz_execute_SRC2_4_9_9),
    .I0(execute_RS2[9]),
    .I1(decode_to_execute_PC[9]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_9_s5.INIT=8'h3A;
  LUT3 _zz_execute_SRC2_4_8_s5 (
    .F(_zz_execute_SRC2_4_8_9),
    .I0(execute_RS2[8]),
    .I1(decode_to_execute_PC[8]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_8_s5.INIT=8'h3A;
  LUT3 _zz_execute_SRC2_4_7_s5 (
    .F(_zz_execute_SRC2_4_7_9),
    .I0(execute_RS2[7]),
    .I1(decode_to_execute_PC[7]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_7_s5.INIT=8'h3A;
  LUT3 _zz_execute_SRC2_4_6_s5 (
    .F(_zz_execute_SRC2_4_6_9),
    .I0(execute_RS2[6]),
    .I1(decode_to_execute_PC[6]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_6_s5.INIT=8'h3A;
  LUT3 _zz_execute_SRC2_4_5_s6 (
    .F(_zz_execute_SRC2_4_5_10),
    .I0(execute_RS2[5]),
    .I1(decode_to_execute_PC[5]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_5_s6.INIT=8'h3A;
  LUT3 _zz_execute_SRC2_4_1_s7 (
    .F(_zz_execute_SRC2_4_1_12),
    .I0(execute_RS2[1]),
    .I1(decode_to_execute_INSTRUCTION[21]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_1_s7.INIT=8'h3A;
  LUT3 _zz_execute_SRC2_4_0_s7 (
    .F(_zz_execute_SRC2_4_0_12),
    .I0(execute_RS2[0]),
    .I1(decode_to_execute_INSTRUCTION[20]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_0_s7.INIT=8'h3A;
  LUT4 decode_to_execute_PC_31_s3 (
    .F(decode_to_execute_PC_31_7),
    .I0(stageB_flusher_waitDone),
    .I1(decode_to_execute_MEMORY_MANAGMENT),
    .I2(decode_to_execute_PC_31_8),
    .I3(execute_arbitration_isValid) 
);
defparam decode_to_execute_PC_31_s3.INIT=16'h4F00;
  LUT3 memory_to_writeBack_INSTRUCTION_29_s3 (
    .F(memory_to_writeBack_INSTRUCTION_29_7),
    .I0(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .I1(memory_to_writeBack_INSTRUCTION_29_8),
    .I2(stageB_request_wr) 
);
defparam memory_to_writeBack_INSTRUCTION_29_s3.INIT=8'h5C;
  LUT4 decode_REGFILE_WRITE_VALID_s3 (
    .F(decode_REGFILE_WRITE_VALID_6),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[9]),
    .I3(decode_REGFILE_WRITE_VALID_7) 
);
defparam decode_REGFILE_WRITE_VALID_s3.INIT=16'h0100;
  LUT4 n20176_s2 (
    .F(n20176_5),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I3(n20176_6) 
);
defparam n20176_s2.INIT=16'h0100;
  LUT4 _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s4 (
    .F(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_9),
    .I0(IBusCachedPlugin_fetchPc_pc_31_20),
    .I1(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I2(when_IBusCachedPlugin_l256),
    .I3(n24524_5) 
);
defparam _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s4.INIT=16'h0700;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s4 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_10),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
    .I3(n24524_4) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s4.INIT=16'hBF00;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_31_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_31_12),
    .I0(execute_RS2[15]),
    .I1(execute_RS2[7]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_31_s8.INIT=8'h53;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_30_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_30_12),
    .I0(execute_RS2[14]),
    .I1(execute_RS2[6]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_30_s8.INIT=8'h53;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_29_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_29_12),
    .I0(execute_RS2[13]),
    .I1(execute_RS2[5]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_29_s8.INIT=8'h53;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_28_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_28_12),
    .I0(execute_RS2[12]),
    .I1(execute_RS2[4]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_28_s8.INIT=8'h53;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_27_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_27_12),
    .I0(execute_RS2[11]),
    .I1(execute_RS2[3]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_27_s8.INIT=8'h53;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_26_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_26_12),
    .I0(execute_RS2[10]),
    .I1(execute_RS2[2]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_26_s8.INIT=8'h53;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_25_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_25_12),
    .I0(execute_RS2[9]),
    .I1(execute_RS2[1]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_25_s8.INIT=8'h53;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_24_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_24_12),
    .I0(execute_RS2[8]),
    .I1(execute_RS2[0]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_24_s8.INIT=8'h53;
  LUT2 n19635_s4 (
    .F(n19635_8),
    .I0(execute_RS2[1]),
    .I1(execute_RS2[0]) 
);
defparam n19635_s4.INIT=4'h1;
  LUT4 n19631_s4 (
    .F(n19631_8),
    .I0(execute_RS2[5]),
    .I1(execute_RS2[4]),
    .I2(n19646_5),
    .I3(n19633_10) 
);
defparam n19631_s4.INIT=16'h1000;
  LUT3 n19629_s4 (
    .F(n19629_8),
    .I0(execute_RS2[7]),
    .I1(execute_RS2[6]),
    .I2(n19631_8) 
);
defparam n19629_s4.INIT=8'h10;
  LUT3 n19627_s4 (
    .F(n19627_8),
    .I0(execute_RS2[9]),
    .I1(execute_RS2[8]),
    .I2(n19629_8) 
);
defparam n19627_s4.INIT=8'h10;
  LUT3 n19625_s4 (
    .F(n19625_8),
    .I0(execute_RS2[11]),
    .I1(execute_RS2[10]),
    .I2(n19627_8) 
);
defparam n19625_s4.INIT=8'h10;
  LUT3 n19623_s4 (
    .F(n19623_8),
    .I0(execute_RS2[13]),
    .I1(execute_RS2[12]),
    .I2(n19625_8) 
);
defparam n19623_s4.INIT=8'h10;
  LUT4 n19621_s4 (
    .F(n19621_8),
    .I0(execute_RS2[15]),
    .I1(execute_RS2[14]),
    .I2(n19621_9),
    .I3(n19627_8) 
);
defparam n19621_s4.INIT=16'h1000;
  LUT4 n19617_s4 (
    .F(n19617_8),
    .I0(execute_RS2[19]),
    .I1(execute_RS2[18]),
    .I2(n19619_9),
    .I3(n19621_8) 
);
defparam n19617_s4.INIT=16'h1000;
  LUT4 n19616_s4 (
    .F(n19616_8),
    .I0(execute_RS2[20]),
    .I1(execute_RS2[19]),
    .I2(execute_RS2[18]),
    .I3(n19619_11) 
);
defparam n19616_s4.INIT=16'h0100;
  LUT3 n19615_s4 (
    .F(n19615_8),
    .I0(execute_RS2[21]),
    .I1(execute_RS2[20]),
    .I2(n19617_8) 
);
defparam n19615_s4.INIT=8'h10;
  LUT4 n19613_s4 (
    .F(n19613_8),
    .I0(execute_RS2[23]),
    .I1(execute_RS2[22]),
    .I2(execute_RS2[21]),
    .I3(n19616_8) 
);
defparam n19613_s4.INIT=16'h0100;
  LUT4 n19612_s4 (
    .F(n19612_8),
    .I0(execute_RS2[23]),
    .I1(execute_RS2[22]),
    .I2(execute_RS2[24]),
    .I3(n19615_8) 
);
defparam n19612_s4.INIT=16'h0100;
  LUT4 n19609_s4 (
    .F(n19609_8),
    .I0(execute_RS2[27]),
    .I1(execute_RS2[26]),
    .I2(execute_RS2[25]),
    .I3(n19612_8) 
);
defparam n19609_s4.INIT=16'h0100;
  LUT3 n19607_s4 (
    .F(n19607_8),
    .I0(execute_RS2[29]),
    .I1(execute_RS2[28]),
    .I2(n19609_8) 
);
defparam n19607_s4.INIT=8'h10;
  LUT3 _zz_memory_DivPlugin_div_result_3_1_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_1_9),
    .I0(memory_DivPlugin_rs1[1]),
    .I1(memory_DivPlugin_accumulator[1]),
    .I2(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_1_s4.INIT=8'h35;
  LUT4 _zz_memory_DivPlugin_div_result_3_2_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_2_10),
    .I0(memory_DivPlugin_accumulator[2]),
    .I1(memory_DivPlugin_rs1[2]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_2_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_3_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_3_10),
    .I0(memory_DivPlugin_accumulator[3]),
    .I1(memory_DivPlugin_rs1[3]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_3_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_4_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_4_10),
    .I0(memory_DivPlugin_accumulator[4]),
    .I1(memory_DivPlugin_rs1[4]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_4_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_5_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_5_10),
    .I0(memory_DivPlugin_accumulator[5]),
    .I1(memory_DivPlugin_rs1[5]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_5_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_6_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_6_10),
    .I0(memory_DivPlugin_accumulator[6]),
    .I1(memory_DivPlugin_rs1[6]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_6_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_7_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_7_10),
    .I0(memory_DivPlugin_accumulator[7]),
    .I1(memory_DivPlugin_rs1[7]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_7_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_8_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_8_10),
    .I0(memory_DivPlugin_accumulator[8]),
    .I1(memory_DivPlugin_rs1[8]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_8_s5.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_9_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_9_9),
    .I0(_zz_memory_DivPlugin_div_result_3_8_12),
    .I1(_zz_memory_DivPlugin_div_result_3_8_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_9_s4.INIT=4'h2;
  LUT4 _zz_memory_DivPlugin_div_result_3_9_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_9_10),
    .I0(memory_DivPlugin_accumulator[9]),
    .I1(memory_DivPlugin_rs1[9]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_9_s5.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_10_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_10_9),
    .I0(_zz_memory_DivPlugin_div_result_3_9_9),
    .I1(_zz_memory_DivPlugin_div_result_3_9_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_10_s4.INIT=4'h2;
  LUT4 _zz_memory_DivPlugin_div_result_3_10_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_10_10),
    .I0(memory_DivPlugin_accumulator[10]),
    .I1(memory_DivPlugin_rs1[10]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_10_s5.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_11_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_11_9),
    .I0(_zz_memory_DivPlugin_div_result_3_10_9),
    .I1(_zz_memory_DivPlugin_div_result_3_10_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_11_s4.INIT=4'h2;
  LUT4 _zz_memory_DivPlugin_div_result_3_11_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_11_10),
    .I0(memory_DivPlugin_accumulator[11]),
    .I1(memory_DivPlugin_rs1[11]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_11_s5.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_12_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_12_9),
    .I0(_zz_memory_DivPlugin_div_result_3_11_9),
    .I1(_zz_memory_DivPlugin_div_result_3_11_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_12_s4.INIT=4'h2;
  LUT4 _zz_memory_DivPlugin_div_result_3_12_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_12_10),
    .I0(memory_DivPlugin_accumulator[12]),
    .I1(memory_DivPlugin_rs1[12]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_12_s5.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_13_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_13_9),
    .I0(_zz_memory_DivPlugin_div_result_3_12_9),
    .I1(_zz_memory_DivPlugin_div_result_3_12_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_13_s4.INIT=4'h2;
  LUT4 _zz_memory_DivPlugin_div_result_3_13_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_13_10),
    .I0(memory_DivPlugin_accumulator[13]),
    .I1(memory_DivPlugin_rs1[13]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_13_s5.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_14_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_14_9),
    .I0(_zz_memory_DivPlugin_div_result_3_13_9),
    .I1(_zz_memory_DivPlugin_div_result_3_13_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_14_s4.INIT=4'h2;
  LUT4 _zz_memory_DivPlugin_div_result_3_14_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_14_10),
    .I0(memory_DivPlugin_accumulator[14]),
    .I1(memory_DivPlugin_rs1[14]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_14_s5.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_15_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_15_9),
    .I0(_zz_memory_DivPlugin_div_result_3_14_9),
    .I1(_zz_memory_DivPlugin_div_result_3_14_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_15_s4.INIT=4'h2;
  LUT4 _zz_memory_DivPlugin_div_result_3_15_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_15_10),
    .I0(memory_DivPlugin_accumulator[15]),
    .I1(memory_DivPlugin_rs1[15]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_15_s5.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_16_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_16_9),
    .I0(_zz_memory_DivPlugin_div_result_3_15_9),
    .I1(_zz_memory_DivPlugin_div_result_3_15_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_16_s4.INIT=4'h2;
  LUT4 _zz_memory_DivPlugin_div_result_3_16_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_16_10),
    .I0(memory_DivPlugin_accumulator[16]),
    .I1(memory_DivPlugin_rs1[16]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_16_s5.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_17_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_17_9),
    .I0(_zz_memory_DivPlugin_div_result_3_16_9),
    .I1(_zz_memory_DivPlugin_div_result_3_16_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_17_s4.INIT=4'h2;
  LUT4 _zz_memory_DivPlugin_div_result_3_17_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_17_10),
    .I0(memory_DivPlugin_accumulator[17]),
    .I1(memory_DivPlugin_rs1[17]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_17_s5.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_18_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_18_9),
    .I0(_zz_memory_DivPlugin_div_result_3_17_9),
    .I1(_zz_memory_DivPlugin_div_result_3_17_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_18_s4.INIT=4'h2;
  LUT4 _zz_memory_DivPlugin_div_result_3_18_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_18_10),
    .I0(memory_DivPlugin_accumulator[18]),
    .I1(memory_DivPlugin_rs1[18]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_18_s5.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_19_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_19_9),
    .I0(_zz_memory_DivPlugin_div_result_3_18_9),
    .I1(_zz_memory_DivPlugin_div_result_3_18_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_19_s4.INIT=4'h2;
  LUT4 _zz_memory_DivPlugin_div_result_3_19_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_19_10),
    .I0(memory_DivPlugin_accumulator[19]),
    .I1(memory_DivPlugin_rs1[19]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_19_s5.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_20_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_20_9),
    .I0(_zz_memory_DivPlugin_div_result_3_19_9),
    .I1(_zz_memory_DivPlugin_div_result_3_19_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_20_s4.INIT=4'h2;
  LUT4 _zz_memory_DivPlugin_div_result_3_20_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_20_10),
    .I0(memory_DivPlugin_accumulator[20]),
    .I1(memory_DivPlugin_rs1[20]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_20_s5.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_21_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_21_9),
    .I0(_zz_memory_DivPlugin_div_result_3_20_9),
    .I1(_zz_memory_DivPlugin_div_result_3_20_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_21_s4.INIT=4'h2;
  LUT4 _zz_memory_DivPlugin_div_result_3_21_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_21_10),
    .I0(memory_DivPlugin_accumulator[21]),
    .I1(memory_DivPlugin_rs1[21]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_21_s5.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_22_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_22_9),
    .I0(_zz_memory_DivPlugin_div_result_3_21_9),
    .I1(_zz_memory_DivPlugin_div_result_3_21_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_22_s4.INIT=4'h2;
  LUT4 _zz_memory_DivPlugin_div_result_3_22_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_22_10),
    .I0(memory_DivPlugin_accumulator[22]),
    .I1(memory_DivPlugin_rs1[22]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_22_s5.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_23_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_23_9),
    .I0(_zz_memory_DivPlugin_div_result_3_22_9),
    .I1(_zz_memory_DivPlugin_div_result_3_22_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_23_s4.INIT=4'h2;
  LUT4 _zz_memory_DivPlugin_div_result_3_23_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_23_10),
    .I0(memory_DivPlugin_accumulator[23]),
    .I1(memory_DivPlugin_rs1[23]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_23_s5.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_24_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_24_9),
    .I0(_zz_memory_DivPlugin_div_result_3_23_9),
    .I1(_zz_memory_DivPlugin_div_result_3_23_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_24_s4.INIT=4'h2;
  LUT4 _zz_memory_DivPlugin_div_result_3_24_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_24_10),
    .I0(memory_DivPlugin_accumulator[24]),
    .I1(memory_DivPlugin_rs1[24]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_24_s5.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_25_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_25_9),
    .I0(_zz_memory_DivPlugin_div_result_3_24_9),
    .I1(_zz_memory_DivPlugin_div_result_3_24_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_25_s4.INIT=4'h2;
  LUT4 _zz_memory_DivPlugin_div_result_3_25_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_25_10),
    .I0(memory_DivPlugin_accumulator[25]),
    .I1(memory_DivPlugin_rs1[25]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_25_s5.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_26_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_26_9),
    .I0(_zz_memory_DivPlugin_div_result_3_25_9),
    .I1(_zz_memory_DivPlugin_div_result_3_25_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_26_s4.INIT=4'h2;
  LUT4 _zz_memory_DivPlugin_div_result_3_26_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_26_10),
    .I0(memory_DivPlugin_accumulator[26]),
    .I1(memory_DivPlugin_rs1[26]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_26_s5.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_27_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_27_9),
    .I0(_zz_memory_DivPlugin_div_result_3_26_9),
    .I1(_zz_memory_DivPlugin_div_result_3_26_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_27_s4.INIT=4'h2;
  LUT4 _zz_memory_DivPlugin_div_result_3_27_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_27_10),
    .I0(memory_DivPlugin_accumulator[27]),
    .I1(memory_DivPlugin_rs1[27]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_27_s5.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_28_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_28_9),
    .I0(_zz_memory_DivPlugin_div_result_3_27_9),
    .I1(_zz_memory_DivPlugin_div_result_3_27_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_28_s4.INIT=4'h2;
  LUT4 _zz_memory_DivPlugin_div_result_3_28_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_28_10),
    .I0(memory_DivPlugin_accumulator[28]),
    .I1(memory_DivPlugin_rs1[28]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_28_s5.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_29_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_29_9),
    .I0(_zz_memory_DivPlugin_div_result_3_28_9),
    .I1(_zz_memory_DivPlugin_div_result_3_28_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_29_s4.INIT=4'h2;
  LUT4 _zz_memory_DivPlugin_div_result_3_29_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_29_10),
    .I0(memory_DivPlugin_accumulator[29]),
    .I1(memory_DivPlugin_rs1[29]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_29_s5.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_30_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_30_9),
    .I0(_zz_memory_DivPlugin_div_result_3_29_9),
    .I1(_zz_memory_DivPlugin_div_result_3_29_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_30_s4.INIT=4'h2;
  LUT3 _zz_memory_DivPlugin_div_result_3_30_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_30_10),
    .I0(memory_DivPlugin_rs1[30]),
    .I1(memory_DivPlugin_accumulator[30]),
    .I2(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_30_s5.INIT=8'h35;
  LUT3 _zz_memory_DivPlugin_div_result_3_31_s3 (
    .F(_zz_memory_DivPlugin_div_result_3_31_7),
    .I0(memory_DivPlugin_accumulator[31]),
    .I1(memory_DivPlugin_rs1[31]),
    .I2(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_31_s3.INIT=8'h53;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s481 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_579),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_582),
    .I1(_zz_execute_SRC1_30),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_583) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s481.INIT=8'hA3;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s482 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_580),
    .I0(_zz_execute_SHIFT_RIGHT_1_31_6),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_664),
    .I2(n14757_38),
    .I3(_zz_execute_SRC1_0[31]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s482.INIT=16'hCA00;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s483 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_581),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_585),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_586),
    .I2(_zz_execute_SHIFT_RIGHT_1_31_6),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s483.INIT=16'h0F77;
  LUT2 n17865_s2 (
    .F(n17865_6),
    .I0(DBusCachedPlugin_exceptionBus_valid),
    .I1(memory_arbitration_isValid_11) 
);
defparam n17865_s2.INIT=4'h4;
  LUT3 n17969_s4 (
    .F(n17969_8),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[1]),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[0]),
    .I2(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[2]) 
);
defparam n17969_s4.INIT=8'h40;
  LUT3 n17845_s3 (
    .F(n17845_7),
    .I0(memory_to_writeBack_ENV_CTRL[1]),
    .I1(memory_to_writeBack_ENV_CTRL[0]),
    .I2(writeBack_arbitration_isValid) 
);
defparam n17845_s3.INIT=8'h40;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_s2 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_6),
    .I0(_zz_dBusWishbone_ADR[1]),
    .I1(_zz_dBusWishbone_ADR[2]),
    .I2(_zz_dBusWishbone_ADR[0]),
    .I3(main_basesoc_dbus_we) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_s2.INIT=16'h007F;
  LUT4 _zz_execute_SHIFT_RIGHT_1_1_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_1_7),
    .I0(_zz_execute_SHIFT_RIGHT_1_1_9),
    .I1(_zz_execute_SRC2_4_0[2]),
    .I2(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I3(_zz_execute_SRC2_4_0[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_1_s0.INIT=16'h0F77;
  LUT4 _zz_execute_SHIFT_RIGHT_1_1_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_1_8),
    .I0(n2_67),
    .I1(n4_3),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_28_4) 
);
defparam _zz_execute_SHIFT_RIGHT_1_1_s1.INIT=16'h3500;
  LUT3 _zz_execute_SHIFT_RIGHT_1_2_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_2_7),
    .I0(_zz_execute_SHIFT_RIGHT_1_2_8),
    .I1(_zz_execute_SHIFT_RIGHT_1_10_6),
    .I2(_zz_execute_SRC2_4_0[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_2_s0.INIT=8'h35;
  LUT4 _zz_execute_SHIFT_RIGHT_1_3_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_3_7),
    .I0(_zz_execute_SHIFT_RIGHT_1_3_9),
    .I1(_zz_execute_SRC2_4_0[2]),
    .I2(_zz_execute_SHIFT_RIGHT_1_11_4),
    .I3(_zz_execute_SRC2_4_0[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_3_s0.INIT=16'h0F77;
  LUT4 _zz_execute_SHIFT_RIGHT_1_3_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_3_8),
    .I0(n6_3),
    .I1(n4_3),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_28_4) 
);
defparam _zz_execute_SHIFT_RIGHT_1_3_s1.INIT=16'h5300;
  LUT4 _zz_execute_SHIFT_RIGHT_1_4_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_4_7),
    .I0(_zz_execute_SHIFT_RIGHT_1_4_9),
    .I1(_zz_execute_SRC2_4_0[2]),
    .I2(_zz_execute_SHIFT_RIGHT_1_12_6),
    .I3(_zz_execute_SRC2_4_0[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_4_s0.INIT=16'h0F77;
  LUT4 _zz_execute_SHIFT_RIGHT_1_4_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_4_8),
    .I0(n7_3),
    .I1(n5_3),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_28_4) 
);
defparam _zz_execute_SHIFT_RIGHT_1_4_s1.INIT=16'h5300;
  LUT3 _zz_execute_SHIFT_RIGHT_1_5_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_5_7),
    .I0(_zz_execute_SHIFT_RIGHT_1_13_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_5_8),
    .I2(_zz_execute_SRC2_4_0[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_5_s0.INIT=8'hA3;
  LUT2 _zz__zz_decode_IS_RS2_SIGNED_15_s5 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_15_8),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_15_s5.INIT=4'h4;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_55_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_55_5),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[5]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_55_s2.INIT=16'hACF3;
  LUT4 execute_BRANCH_DO_s3 (
    .F(execute_BRANCH_DO_6),
    .I0(decode_to_execute_INSTRUCTION[13]),
    .I1(execute_BRANCH_DO_7),
    .I2(decode_to_execute_INSTRUCTION[14]),
    .I3(execute_BRANCH_DO_8) 
);
defparam execute_BRANCH_DO_s3.INIT=16'h3EC4;
  LUT4 _zz_decode_RS2_31_s4 (
    .F(_zz_decode_RS2_31_7),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_31_8),
    .I3(_zz_execute_SRC1_0[31]) 
);
defparam _zz_decode_RS2_31_s4.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_31_s5 (
    .F(_zz_decode_RS2_31_8),
    .I0(_zz_execute_SRC1_0[31]),
    .I1(_zz_execute_SrcPlugin_addSub[31]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_31_s5.INIT=8'h53;
  LUT2 _zz_decode_RS2_31_s6 (
    .F(_zz_decode_RS2_31_9),
    .I0(execute_CsrPlugin_csr_834),
    .I1(CsrPlugin_mcause_interrupt) 
);
defparam _zz_decode_RS2_31_s6.INIT=4'h8;
  LUT4 _zz_decode_RS2_31_s7 (
    .F(_zz_decode_RS2_31_10),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[31]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[31]) 
);
defparam _zz_decode_RS2_31_s7.INIT=16'h0777;
  LUT4 _zz_decode_RS2_30_s3 (
    .F(_zz_decode_RS2_30_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_30_8),
    .I3(_zz_execute_SRC1_30) 
);
defparam _zz_decode_RS2_30_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_30_s4 (
    .F(_zz_decode_RS2_30_7),
    .I0(_zz_execute_SrcPlugin_addSub[30]),
    .I1(_zz_execute_SRC1_30),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_30_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_30_s5 (
    .F(_zz_decode_RS2_30_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[30]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[30]) 
);
defparam _zz_decode_RS2_30_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_29_s3 (
    .F(_zz_decode_RS2_29_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_29_8),
    .I3(_zz_execute_SRC1_29) 
);
defparam _zz_decode_RS2_29_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_29_s4 (
    .F(_zz_decode_RS2_29_7),
    .I0(_zz_execute_SrcPlugin_addSub[29]),
    .I1(_zz_execute_SRC1_29),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_29_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_29_s5 (
    .F(_zz_decode_RS2_29_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[29]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[29]) 
);
defparam _zz_decode_RS2_29_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_28_s3 (
    .F(_zz_decode_RS2_28_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_28_8),
    .I3(_zz_execute_SRC1_0[28]) 
);
defparam _zz_decode_RS2_28_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_28_s4 (
    .F(_zz_decode_RS2_28_7),
    .I0(_zz_execute_SrcPlugin_addSub[28]),
    .I1(_zz_execute_SRC1_0[28]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_28_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_28_s5 (
    .F(_zz_decode_RS2_28_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[28]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[28]) 
);
defparam _zz_decode_RS2_28_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_27_s3 (
    .F(_zz_decode_RS2_27_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_27_8),
    .I3(_zz_execute_SRC1_0[27]) 
);
defparam _zz_decode_RS2_27_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_27_s4 (
    .F(_zz_decode_RS2_27_7),
    .I0(_zz_execute_SrcPlugin_addSub[27]),
    .I1(_zz_execute_SRC1_0[27]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_27_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_27_s5 (
    .F(_zz_decode_RS2_27_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[27]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[27]) 
);
defparam _zz_decode_RS2_27_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_26_s3 (
    .F(_zz_decode_RS2_26_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_26_8),
    .I3(_zz_execute_SRC1_0[26]) 
);
defparam _zz_decode_RS2_26_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_26_s4 (
    .F(_zz_decode_RS2_26_7),
    .I0(_zz_execute_SrcPlugin_addSub[26]),
    .I1(_zz_execute_SRC1_0[26]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_26_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_26_s5 (
    .F(_zz_decode_RS2_26_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[26]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[26]) 
);
defparam _zz_decode_RS2_26_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_25_s3 (
    .F(_zz_decode_RS2_25_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_25_8),
    .I3(_zz_execute_SRC1_0[25]) 
);
defparam _zz_decode_RS2_25_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_25_s4 (
    .F(_zz_decode_RS2_25_7),
    .I0(_zz_execute_SrcPlugin_addSub[25]),
    .I1(_zz_execute_SRC1_0[25]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_25_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_25_s5 (
    .F(_zz_decode_RS2_25_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[25]),
    .I2(CsrPlugin_mepc[25]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_25_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_24_s3 (
    .F(_zz_decode_RS2_24_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_24_8),
    .I3(_zz_execute_SRC1_0[24]) 
);
defparam _zz_decode_RS2_24_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_24_s4 (
    .F(_zz_decode_RS2_24_7),
    .I0(_zz_execute_SrcPlugin_addSub[24]),
    .I1(_zz_execute_SRC1_0[24]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_24_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_24_s5 (
    .F(_zz_decode_RS2_24_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[24]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[24]) 
);
defparam _zz_decode_RS2_24_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_23_s3 (
    .F(_zz_decode_RS2_23_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_23_8),
    .I3(_zz_execute_SRC1_0[23]) 
);
defparam _zz_decode_RS2_23_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_23_s4 (
    .F(_zz_decode_RS2_23_7),
    .I0(_zz_execute_SrcPlugin_addSub[23]),
    .I1(_zz_execute_SRC1_0[23]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_23_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_23_s5 (
    .F(_zz_decode_RS2_23_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[23]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[23]) 
);
defparam _zz_decode_RS2_23_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_22_s3 (
    .F(_zz_decode_RS2_22_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_22_8),
    .I3(_zz_execute_SRC1_0[22]) 
);
defparam _zz_decode_RS2_22_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_22_s4 (
    .F(_zz_decode_RS2_22_7),
    .I0(_zz_execute_SrcPlugin_addSub[22]),
    .I1(_zz_execute_SRC1_0[22]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_22_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_22_s5 (
    .F(_zz_decode_RS2_22_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[22]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[22]) 
);
defparam _zz_decode_RS2_22_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_21_s3 (
    .F(_zz_decode_RS2_21_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_21_8),
    .I3(_zz_execute_SRC1_0[21]) 
);
defparam _zz_decode_RS2_21_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_21_s4 (
    .F(_zz_decode_RS2_21_7),
    .I0(_zz_execute_SrcPlugin_addSub[21]),
    .I1(_zz_execute_SRC1_0[21]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_21_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_21_s5 (
    .F(_zz_decode_RS2_21_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[21]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[21]) 
);
defparam _zz_decode_RS2_21_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_20_s3 (
    .F(_zz_decode_RS2_20_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_20_8),
    .I3(_zz_execute_SRC1_0[20]) 
);
defparam _zz_decode_RS2_20_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_20_s4 (
    .F(_zz_decode_RS2_20_7),
    .I0(_zz_execute_SrcPlugin_addSub[20]),
    .I1(_zz_execute_SRC1_0[20]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_20_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_20_s5 (
    .F(_zz_decode_RS2_20_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[20]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[20]) 
);
defparam _zz_decode_RS2_20_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_19_s3 (
    .F(_zz_decode_RS2_19_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_19_8),
    .I3(_zz_execute_SRC1_0[19]) 
);
defparam _zz_decode_RS2_19_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_19_s4 (
    .F(_zz_decode_RS2_19_7),
    .I0(_zz_execute_SrcPlugin_addSub[19]),
    .I1(_zz_execute_SRC1_0[19]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_19_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_19_s5 (
    .F(_zz_decode_RS2_19_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[19]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[19]) 
);
defparam _zz_decode_RS2_19_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_18_s3 (
    .F(_zz_decode_RS2_18_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_18_8),
    .I3(_zz_execute_SRC1_0[18]) 
);
defparam _zz_decode_RS2_18_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_18_s4 (
    .F(_zz_decode_RS2_18_7),
    .I0(_zz_execute_SrcPlugin_addSub[18]),
    .I1(_zz_execute_SRC1_0[18]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_18_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_18_s5 (
    .F(_zz_decode_RS2_18_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[18]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[18]) 
);
defparam _zz_decode_RS2_18_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_17_s3 (
    .F(_zz_decode_RS2_17_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_17_8),
    .I3(_zz_execute_SRC1_0[17]) 
);
defparam _zz_decode_RS2_17_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_17_s4 (
    .F(_zz_decode_RS2_17_7),
    .I0(_zz_execute_SrcPlugin_addSub[17]),
    .I1(_zz_execute_SRC1_0[17]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_17_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_17_s5 (
    .F(_zz_decode_RS2_17_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[17]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[17]) 
);
defparam _zz_decode_RS2_17_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_16_s3 (
    .F(_zz_decode_RS2_16_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_16_8),
    .I3(_zz_execute_SRC1_0[16]) 
);
defparam _zz_decode_RS2_16_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_16_s4 (
    .F(_zz_decode_RS2_16_7),
    .I0(_zz_execute_SrcPlugin_addSub[16]),
    .I1(_zz_execute_SRC1_0[16]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_16_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_16_s5 (
    .F(_zz_decode_RS2_16_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[16]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[16]) 
);
defparam _zz_decode_RS2_16_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_15_s3 (
    .F(_zz_decode_RS2_15_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_15_8),
    .I3(_zz_execute_SRC1_0[15]) 
);
defparam _zz_decode_RS2_15_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_15_s4 (
    .F(_zz_decode_RS2_15_7),
    .I0(_zz_execute_SrcPlugin_addSub[15]),
    .I1(_zz_execute_SRC1_0[15]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_15_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_15_s5 (
    .F(_zz_decode_RS2_15_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[15]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[15]) 
);
defparam _zz_decode_RS2_15_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_14_s3 (
    .F(_zz_decode_RS2_14_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_14_8),
    .I3(_zz_execute_SRC1_0[14]) 
);
defparam _zz_decode_RS2_14_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_14_s4 (
    .F(_zz_decode_RS2_14_7),
    .I0(_zz_execute_SrcPlugin_addSub[14]),
    .I1(_zz_execute_SRC1_0[14]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_14_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_14_s5 (
    .F(_zz_decode_RS2_14_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[14]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[14]) 
);
defparam _zz_decode_RS2_14_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_13_s3 (
    .F(_zz_decode_RS2_13_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_13_8),
    .I3(_zz_execute_SRC1_0[13]) 
);
defparam _zz_decode_RS2_13_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_13_s4 (
    .F(_zz_decode_RS2_13_7),
    .I0(_zz_execute_SrcPlugin_addSub[13]),
    .I1(_zz_execute_SRC1_0[13]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_13_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_13_s5 (
    .F(_zz_decode_RS2_13_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[13]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[13]) 
);
defparam _zz_decode_RS2_13_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_12_s3 (
    .F(_zz_decode_RS2_12_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_12_8),
    .I3(_zz_execute_SRC1_0[12]) 
);
defparam _zz_decode_RS2_12_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_12_s4 (
    .F(_zz_decode_RS2_12_7),
    .I0(_zz_execute_SrcPlugin_addSub[12]),
    .I1(_zz_execute_SRC1_0[12]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_12_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_12_s5 (
    .F(_zz_decode_RS2_12_8),
    .I0(CsrPlugin_mstatus_MPP[1]),
    .I1(execute_CsrPlugin_csr_768),
    .I2(execute_CsrPlugin_csr_3264),
    .I3(_zz_decode_RS2_12_9) 
);
defparam _zz_decode_RS2_12_s5.INIT=16'h0700;
  LUT4 _zz_decode_RS2_11_s3 (
    .F(_zz_decode_RS2_11_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_11_8),
    .I3(_zz_execute_SRC1_0[11]) 
);
defparam _zz_decode_RS2_11_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_11_s4 (
    .F(_zz_decode_RS2_11_7),
    .I0(execute_CsrPlugin_csr_772),
    .I1(CsrPlugin_mie_MEIE),
    .I2(CsrPlugin_mepc[11]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_11_s4.INIT=16'h0777;
  LUT4 _zz_decode_RS2_11_s5 (
    .F(_zz_decode_RS2_11_8),
    .I0(CsrPlugin_mtval[11]),
    .I1(execute_CsrPlugin_csr_835),
    .I2(execute_CsrPlugin_csr_768),
    .I3(CsrPlugin_mstatus_MPP[1]) 
);
defparam _zz_decode_RS2_11_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_11_s6 (
    .F(_zz_decode_RS2_11_9),
    .I0(execute_CsrPlugin_csr_3008),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[11]),
    .I2(CsrPlugin_mip_MEIP),
    .I3(execute_CsrPlugin_csr_836) 
);
defparam _zz_decode_RS2_11_s6.INIT=16'h0777;
  LUT4 _zz_decode_RS2_10_s3 (
    .F(_zz_decode_RS2_10_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_10_8),
    .I3(_zz_execute_SRC1_0[10]) 
);
defparam _zz_decode_RS2_10_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_10_s4 (
    .F(_zz_decode_RS2_10_7),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[10]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[10]) 
);
defparam _zz_decode_RS2_10_s4.INIT=16'h0777;
  LUT4 _zz_decode_RS2_9_s3 (
    .F(_zz_decode_RS2_9_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_9_8),
    .I3(_zz_execute_SRC1_0[9]) 
);
defparam _zz_decode_RS2_9_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_9_s4 (
    .F(_zz_decode_RS2_9_7),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[9]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[9]) 
);
defparam _zz_decode_RS2_9_s4.INIT=16'h0777;
  LUT4 _zz_decode_RS2_8_s3 (
    .F(_zz_decode_RS2_8_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_8_8),
    .I3(_zz_execute_SRC1_0[8]) 
);
defparam _zz_decode_RS2_8_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_8_s4 (
    .F(_zz_decode_RS2_8_7),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[8]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[8]) 
);
defparam _zz_decode_RS2_8_s4.INIT=16'h0777;
  LUT4 _zz_decode_RS2_7_s3 (
    .F(_zz_decode_RS2_7_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_7_8),
    .I3(_zz_execute_SRC1_0[7]) 
);
defparam _zz_decode_RS2_7_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_7_s4 (
    .F(_zz_decode_RS2_7_7),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[7]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[7]) 
);
defparam _zz_decode_RS2_7_s4.INIT=16'h0777;
  LUT4 _zz_decode_RS2_7_s5 (
    .F(_zz_decode_RS2_7_8),
    .I0(execute_CsrPlugin_csr_772),
    .I1(CsrPlugin_mie_MTIE),
    .I2(execute_CsrPlugin_csr_768),
    .I3(CsrPlugin_mstatus_MPIE) 
);
defparam _zz_decode_RS2_7_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_6_s3 (
    .F(_zz_decode_RS2_6_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_6_8),
    .I3(_zz_execute_SRC1_0[6]) 
);
defparam _zz_decode_RS2_6_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_6_s4 (
    .F(_zz_decode_RS2_6_7),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[6]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[6]) 
);
defparam _zz_decode_RS2_6_s4.INIT=16'h0777;
  LUT4 _zz_decode_RS2_5_s3 (
    .F(_zz_decode_RS2_5_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_5_9),
    .I3(_zz_execute_SRC1_0[5]) 
);
defparam _zz_decode_RS2_5_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_5_s4 (
    .F(_zz_decode_RS2_5_7),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[5]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[5]) 
);
defparam _zz_decode_RS2_5_s4.INIT=16'h0777;
  LUT4 _zz_decode_RS2_4_s3 (
    .F(_zz_decode_RS2_4_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_0[4]),
    .I3(_zz_execute_SRC1_4_9) 
);
defparam _zz_decode_RS2_4_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_4_s4 (
    .F(_zz_decode_RS2_4_7),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[4]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[4]) 
);
defparam _zz_decode_RS2_4_s4.INIT=16'h0777;
  LUT4 _zz_decode_RS2_3_s3 (
    .F(_zz_decode_RS2_3_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_0[3]),
    .I3(_zz_execute_SRC1_3_9) 
);
defparam _zz_decode_RS2_3_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_3_s4 (
    .F(_zz_decode_RS2_3_7),
    .I0(execute_CsrPlugin_csr_768),
    .I1(CsrPlugin_mstatus_MIE),
    .I2(_zz_decode_RS2_3_8),
    .I3(_zz_decode_RS2_3_9) 
);
defparam _zz_decode_RS2_3_s4.INIT=16'h7000;
  LUT4 _zz_decode_RS2_2_s3 (
    .F(_zz_decode_RS2_2_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_0[2]),
    .I3(_zz_execute_SRC1_2) 
);
defparam _zz_decode_RS2_2_s3.INIT=16'h6BB0;
  LUT2 _zz_decode_RS2_2_s4 (
    .F(_zz_decode_RS2_2_7),
    .I0(execute_CsrPlugin_csr_834),
    .I1(CsrPlugin_mcause_exceptionCode[2]) 
);
defparam _zz_decode_RS2_2_s4.INIT=4'h8;
  LUT4 _zz_decode_RS2_2_s5 (
    .F(_zz_decode_RS2_2_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[2]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[2]) 
);
defparam _zz_decode_RS2_2_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_1_s3 (
    .F(_zz_decode_RS2_1_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(_zz_execute_SRC1_1_9) 
);
defparam _zz_decode_RS2_1_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_1_s4 (
    .F(_zz_decode_RS2_1_7),
    .I0(externalInterruptArray_regNext[1]),
    .I1(execute_CsrPlugin_csr_4032),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[1]) 
);
defparam _zz_decode_RS2_1_s4.INIT=16'hF800;
  LUT4 _zz_decode_RS2_1_s5 (
    .F(_zz_decode_RS2_1_8),
    .I0(CsrPlugin_mcause_exceptionCode[1]),
    .I1(execute_CsrPlugin_csr_834),
    .I2(execute_CsrPlugin_csr_833),
    .I3(CsrPlugin_mepc[1]) 
);
defparam _zz_decode_RS2_1_s5.INIT=16'h0777;
  LUT3 _zz_decode_RS2_0_s3 (
    .F(_zz_decode_RS2_0_6),
    .I0(_zz_decode_RS2_0_9),
    .I1(execute_BRANCH_DO_8),
    .I2(decode_to_execute_ALU_CTRL[0]) 
);
defparam _zz_decode_RS2_0_s3.INIT=8'hCA;
  LUT4 _zz_decode_RS2_0_s4 (
    .F(_zz_decode_RS2_0_7),
    .I0(externalInterruptArray_regNext[0]),
    .I1(execute_CsrPlugin_csr_4032),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[0]) 
);
defparam _zz_decode_RS2_0_s4.INIT=16'hF800;
  LUT4 _zz_decode_RS2_0_s5 (
    .F(_zz_decode_RS2_0_8),
    .I0(CsrPlugin_mcause_exceptionCode[0]),
    .I1(execute_CsrPlugin_csr_834),
    .I2(execute_CsrPlugin_csr_833),
    .I3(CsrPlugin_mepc[0]) 
);
defparam _zz_decode_RS2_0_s5.INIT=16'h0777;
  LUT3 decode_RS2_31_s4 (
    .F(decode_RS2_31_7),
    .I0(_zz_decode_RS2_2[31]),
    .I1(decode_RS2_31_9),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_31_s4.INIT=8'h53;
  LUT4 decode_RS2_31_s5 (
    .F(decode_RS2_31_8),
    .I0(n14918_3),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_REGFILE_WRITE_VALID),
    .I3(execute_to_memory_BYPASSABLE_MEMORY_STAGE) 
);
defparam decode_RS2_31_s5.INIT=16'h4000;
  LUT3 decode_RS2_30_s3 (
    .F(decode_RS2_30_6),
    .I0(_zz_decode_RS2_2[30]),
    .I1(decode_RS2_30_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_30_s3.INIT=8'h53;
  LUT3 decode_RS2_29_s3 (
    .F(decode_RS2_29_6),
    .I0(_zz_decode_RS2_2[29]),
    .I1(decode_RS2_29_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_29_s3.INIT=8'h53;
  LUT3 decode_RS2_28_s3 (
    .F(decode_RS2_28_6),
    .I0(_zz_decode_RS2_2[28]),
    .I1(decode_RS2_28_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_28_s3.INIT=8'h53;
  LUT3 decode_RS2_27_s3 (
    .F(decode_RS2_27_6),
    .I0(_zz_decode_RS2_2[27]),
    .I1(decode_RS2_27_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_27_s3.INIT=8'h53;
  LUT3 decode_RS2_26_s3 (
    .F(decode_RS2_26_6),
    .I0(_zz_decode_RS2_2[26]),
    .I1(decode_RS2_26_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_26_s3.INIT=8'h53;
  LUT3 decode_RS2_25_s3 (
    .F(decode_RS2_25_6),
    .I0(_zz_decode_RS2_2[25]),
    .I1(decode_RS2_25_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_25_s3.INIT=8'h53;
  LUT3 decode_RS2_24_s3 (
    .F(decode_RS2_24_6),
    .I0(_zz_decode_RS2_2[24]),
    .I1(decode_RS2_24_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_24_s3.INIT=8'h53;
  LUT3 decode_RS2_23_s3 (
    .F(decode_RS2_23_6),
    .I0(_zz_decode_RS2_2[23]),
    .I1(decode_RS2_23_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_23_s3.INIT=8'h53;
  LUT3 decode_RS2_22_s3 (
    .F(decode_RS2_22_6),
    .I0(_zz_decode_RS2_2[22]),
    .I1(decode_RS2_22_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_22_s3.INIT=8'h53;
  LUT3 decode_RS2_21_s3 (
    .F(decode_RS2_21_6),
    .I0(_zz_decode_RS2_2[21]),
    .I1(decode_RS2_21_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_21_s3.INIT=8'h53;
  LUT3 decode_RS2_20_s3 (
    .F(decode_RS2_20_6),
    .I0(_zz_decode_RS2_2[20]),
    .I1(decode_RS2_20_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_20_s3.INIT=8'h53;
  LUT3 decode_RS2_19_s3 (
    .F(decode_RS2_19_6),
    .I0(_zz_decode_RS2_2[19]),
    .I1(decode_RS2_19_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_19_s3.INIT=8'h53;
  LUT3 decode_RS2_18_s3 (
    .F(decode_RS2_18_6),
    .I0(_zz_decode_RS2_2[18]),
    .I1(decode_RS2_18_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_18_s3.INIT=8'h53;
  LUT3 decode_RS2_17_s3 (
    .F(decode_RS2_17_6),
    .I0(_zz_decode_RS2_2[17]),
    .I1(decode_RS2_17_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_17_s3.INIT=8'h53;
  LUT3 decode_RS2_16_s3 (
    .F(decode_RS2_16_6),
    .I0(_zz_decode_RS2_2[16]),
    .I1(decode_RS2_16_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_16_s3.INIT=8'h53;
  LUT3 decode_RS2_15_s3 (
    .F(decode_RS2_15_6),
    .I0(_zz_decode_RS2_2[15]),
    .I1(decode_RS2_15_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_15_s3.INIT=8'h53;
  LUT3 decode_RS2_14_s3 (
    .F(decode_RS2_14_6),
    .I0(_zz_decode_RS2_2[14]),
    .I1(decode_RS2_14_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_14_s3.INIT=8'h53;
  LUT3 decode_RS2_13_s3 (
    .F(decode_RS2_13_6),
    .I0(_zz_decode_RS2_2[13]),
    .I1(decode_RS2_13_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_13_s3.INIT=8'h53;
  LUT3 decode_RS2_12_s3 (
    .F(decode_RS2_12_6),
    .I0(_zz_decode_RS2_2[12]),
    .I1(decode_RS2_12_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_12_s3.INIT=8'h53;
  LUT3 decode_RS2_11_s3 (
    .F(decode_RS2_11_6),
    .I0(_zz_decode_RS2_2[11]),
    .I1(decode_RS2_11_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_11_s3.INIT=8'h53;
  LUT3 decode_RS2_10_s3 (
    .F(decode_RS2_10_6),
    .I0(_zz_decode_RS2_2[10]),
    .I1(decode_RS2_10_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_10_s3.INIT=8'h53;
  LUT3 decode_RS2_9_s3 (
    .F(decode_RS2_9_6),
    .I0(_zz_decode_RS2_2[9]),
    .I1(decode_RS2_9_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_9_s3.INIT=8'h53;
  LUT3 decode_RS2_8_s3 (
    .F(decode_RS2_8_6),
    .I0(_zz_decode_RS2_2[8]),
    .I1(decode_RS2_8_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_8_s3.INIT=8'h53;
  LUT3 decode_RS2_7_s3 (
    .F(decode_RS2_7_6),
    .I0(_zz_decode_RS2_2[7]),
    .I1(decode_RS2_7_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_7_s3.INIT=8'h53;
  LUT3 decode_RS2_6_s3 (
    .F(decode_RS2_6_6),
    .I0(_zz_decode_RS2_2[6]),
    .I1(decode_RS2_6_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_6_s3.INIT=8'h53;
  LUT3 decode_RS2_5_s3 (
    .F(decode_RS2_5_6),
    .I0(_zz_decode_RS2_2[5]),
    .I1(decode_RS2_5_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_5_s3.INIT=8'h53;
  LUT3 decode_RS2_4_s3 (
    .F(decode_RS2_4_6),
    .I0(_zz_decode_RS2_2[4]),
    .I1(decode_RS2_4_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_4_s3.INIT=8'h53;
  LUT3 decode_RS2_3_s3 (
    .F(decode_RS2_3_6),
    .I0(_zz_decode_RS2_2[3]),
    .I1(decode_RS2_3_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_3_s3.INIT=8'h53;
  LUT3 decode_RS2_2_s3 (
    .F(decode_RS2_2_6),
    .I0(_zz_decode_RS2_2[2]),
    .I1(decode_RS2_2_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_2_s3.INIT=8'h53;
  LUT3 decode_RS2_1_s3 (
    .F(decode_RS2_1_6),
    .I0(_zz_decode_RS2_2[1]),
    .I1(decode_RS2_1_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_1_s3.INIT=8'h53;
  LUT3 decode_RS2_0_s3 (
    .F(decode_RS2_0_6),
    .I0(_zz_decode_RS2_2[0]),
    .I1(decode_RS2_0_7),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_0_s3.INIT=8'h5C;
  LUT3 decode_RS1_31_s4 (
    .F(decode_RS1_31_7),
    .I0(_zz_decode_RS2_2[31]),
    .I1(decode_RS1_31_9),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_31_s4.INIT=8'h5C;
  LUT4 decode_RS1_31_s5 (
    .F(decode_RS1_31_8),
    .I0(n14912_3),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_REGFILE_WRITE_VALID),
    .I3(execute_to_memory_BYPASSABLE_MEMORY_STAGE) 
);
defparam decode_RS1_31_s5.INIT=16'h4000;
  LUT3 decode_RS1_30_s3 (
    .F(decode_RS1_30_6),
    .I0(_zz_decode_RS2_2[30]),
    .I1(decode_RS1_30_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_30_s3.INIT=8'h5C;
  LUT3 decode_RS1_29_s3 (
    .F(decode_RS1_29_6),
    .I0(_zz_decode_RS2_2[29]),
    .I1(decode_RS1_29_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_29_s3.INIT=8'h5C;
  LUT3 decode_RS1_28_s3 (
    .F(decode_RS1_28_6),
    .I0(_zz_decode_RS2_2[28]),
    .I1(decode_RS1_28_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_28_s3.INIT=8'h5C;
  LUT3 decode_RS1_27_s3 (
    .F(decode_RS1_27_6),
    .I0(_zz_decode_RS2_2[27]),
    .I1(decode_RS1_27_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_27_s3.INIT=8'h5C;
  LUT3 decode_RS1_26_s3 (
    .F(decode_RS1_26_6),
    .I0(_zz_decode_RS2_2[26]),
    .I1(decode_RS1_26_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_26_s3.INIT=8'h5C;
  LUT3 decode_RS1_25_s3 (
    .F(decode_RS1_25_6),
    .I0(_zz_decode_RS2_2[25]),
    .I1(decode_RS1_25_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_25_s3.INIT=8'h5C;
  LUT3 decode_RS1_24_s3 (
    .F(decode_RS1_24_6),
    .I0(_zz_decode_RS2_2[24]),
    .I1(decode_RS1_24_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_24_s3.INIT=8'h5C;
  LUT3 decode_RS1_23_s3 (
    .F(decode_RS1_23_6),
    .I0(_zz_decode_RS2_2[23]),
    .I1(decode_RS1_23_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_23_s3.INIT=8'h5C;
  LUT3 decode_RS1_22_s3 (
    .F(decode_RS1_22_6),
    .I0(_zz_decode_RS2_2[22]),
    .I1(decode_RS1_22_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_22_s3.INIT=8'h5C;
  LUT3 decode_RS1_21_s3 (
    .F(decode_RS1_21_6),
    .I0(_zz_decode_RS2_2[21]),
    .I1(decode_RS1_21_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_21_s3.INIT=8'h5C;
  LUT3 decode_RS1_20_s3 (
    .F(decode_RS1_20_6),
    .I0(_zz_decode_RS2_2[20]),
    .I1(decode_RS1_20_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_20_s3.INIT=8'h5C;
  LUT3 decode_RS1_19_s3 (
    .F(decode_RS1_19_6),
    .I0(_zz_decode_RS2_2[19]),
    .I1(decode_RS1_19_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_19_s3.INIT=8'h5C;
  LUT3 decode_RS1_18_s3 (
    .F(decode_RS1_18_6),
    .I0(_zz_decode_RS2_2[18]),
    .I1(decode_RS1_18_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_18_s3.INIT=8'h5C;
  LUT3 decode_RS1_17_s3 (
    .F(decode_RS1_17_6),
    .I0(_zz_decode_RS2_2[17]),
    .I1(decode_RS1_17_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_17_s3.INIT=8'h5C;
  LUT3 decode_RS1_16_s3 (
    .F(decode_RS1_16_6),
    .I0(_zz_decode_RS2_2[16]),
    .I1(decode_RS1_16_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_16_s3.INIT=8'h5C;
  LUT3 decode_RS1_15_s3 (
    .F(decode_RS1_15_6),
    .I0(_zz_decode_RS2_2[15]),
    .I1(decode_RS1_15_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_15_s3.INIT=8'h5C;
  LUT3 decode_RS1_14_s3 (
    .F(decode_RS1_14_6),
    .I0(_zz_decode_RS2_2[14]),
    .I1(decode_RS1_14_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_14_s3.INIT=8'h5C;
  LUT3 decode_RS1_13_s3 (
    .F(decode_RS1_13_6),
    .I0(_zz_decode_RS2_2[13]),
    .I1(decode_RS1_13_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_13_s3.INIT=8'h5C;
  LUT3 decode_RS1_12_s3 (
    .F(decode_RS1_12_6),
    .I0(_zz_decode_RS2_2[12]),
    .I1(decode_RS1_12_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_12_s3.INIT=8'h5C;
  LUT3 decode_RS1_11_s3 (
    .F(decode_RS1_11_6),
    .I0(_zz_decode_RS2_2[11]),
    .I1(decode_RS1_11_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_11_s3.INIT=8'h5C;
  LUT3 decode_RS1_10_s3 (
    .F(decode_RS1_10_6),
    .I0(_zz_decode_RS2_2[10]),
    .I1(decode_RS1_10_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_10_s3.INIT=8'h5C;
  LUT3 decode_RS1_9_s3 (
    .F(decode_RS1_9_6),
    .I0(_zz_decode_RS2_2[9]),
    .I1(decode_RS1_9_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_9_s3.INIT=8'h5C;
  LUT3 decode_RS1_8_s3 (
    .F(decode_RS1_8_6),
    .I0(_zz_decode_RS2_2[8]),
    .I1(decode_RS1_8_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_8_s3.INIT=8'h5C;
  LUT3 decode_RS1_7_s3 (
    .F(decode_RS1_7_6),
    .I0(_zz_decode_RS2_2[7]),
    .I1(decode_RS1_7_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_7_s3.INIT=8'h5C;
  LUT3 decode_RS1_6_s3 (
    .F(decode_RS1_6_6),
    .I0(_zz_decode_RS2_2[6]),
    .I1(decode_RS1_6_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_6_s3.INIT=8'h5C;
  LUT3 decode_RS1_5_s3 (
    .F(decode_RS1_5_6),
    .I0(_zz_decode_RS2_2[5]),
    .I1(decode_RS1_5_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_5_s3.INIT=8'h5C;
  LUT3 decode_RS1_4_s3 (
    .F(decode_RS1_4_6),
    .I0(_zz_decode_RS2_2[4]),
    .I1(decode_RS1_4_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_4_s3.INIT=8'h5C;
  LUT3 decode_RS1_3_s3 (
    .F(decode_RS1_3_6),
    .I0(_zz_decode_RS2_2[3]),
    .I1(decode_RS1_3_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_3_s3.INIT=8'h5C;
  LUT3 decode_RS1_2_s3 (
    .F(decode_RS1_2_6),
    .I0(_zz_decode_RS2_2[2]),
    .I1(decode_RS1_2_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_2_s3.INIT=8'h5C;
  LUT3 decode_RS1_1_s3 (
    .F(decode_RS1_1_6),
    .I0(_zz_decode_RS2_2[1]),
    .I1(decode_RS1_1_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_1_s3.INIT=8'h5C;
  LUT3 decode_RS1_0_s3 (
    .F(decode_RS1_0_6),
    .I0(_zz_decode_RS2_2[0]),
    .I1(decode_RS1_0_7),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_0_s3.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_31_s2 (
    .F(_zz_decode_RS2_1_31_5),
    .I0(execute_to_memory_SHIFT_RIGHT[31]),
    .I1(_zz_decode_RS2_1_31_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_31_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_30_s2 (
    .F(_zz_decode_RS2_1_30_5),
    .I0(execute_to_memory_SHIFT_RIGHT[30]),
    .I1(_zz_decode_RS2_1_30_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_30_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_29_s2 (
    .F(_zz_decode_RS2_1_29_5),
    .I0(execute_to_memory_SHIFT_RIGHT[29]),
    .I1(_zz_decode_RS2_1_29_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_29_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_28_s2 (
    .F(_zz_decode_RS2_1_28_5),
    .I0(execute_to_memory_SHIFT_RIGHT[28]),
    .I1(_zz_decode_RS2_1_28_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_28_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_27_s2 (
    .F(_zz_decode_RS2_1_27_5),
    .I0(execute_to_memory_SHIFT_RIGHT[27]),
    .I1(_zz_decode_RS2_1_27_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_27_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_26_s2 (
    .F(_zz_decode_RS2_1_26_5),
    .I0(execute_to_memory_SHIFT_RIGHT[26]),
    .I1(_zz_decode_RS2_1_26_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_26_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_25_s2 (
    .F(_zz_decode_RS2_1_25_5),
    .I0(execute_to_memory_SHIFT_RIGHT[25]),
    .I1(_zz_decode_RS2_1_25_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_25_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_24_s2 (
    .F(_zz_decode_RS2_1_24_5),
    .I0(execute_to_memory_SHIFT_RIGHT[24]),
    .I1(_zz_decode_RS2_1_24_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_24_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_23_s2 (
    .F(_zz_decode_RS2_1_23_5),
    .I0(execute_to_memory_SHIFT_RIGHT[23]),
    .I1(_zz_decode_RS2_1_23_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_23_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_22_s2 (
    .F(_zz_decode_RS2_1_22_5),
    .I0(execute_to_memory_SHIFT_RIGHT[22]),
    .I1(_zz_decode_RS2_1_22_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_22_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_21_s2 (
    .F(_zz_decode_RS2_1_21_5),
    .I0(execute_to_memory_SHIFT_RIGHT[21]),
    .I1(_zz_decode_RS2_1_21_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_21_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_20_s2 (
    .F(_zz_decode_RS2_1_20_5),
    .I0(execute_to_memory_SHIFT_RIGHT[20]),
    .I1(_zz_decode_RS2_1_20_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_20_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_19_s2 (
    .F(_zz_decode_RS2_1_19_5),
    .I0(execute_to_memory_SHIFT_RIGHT[19]),
    .I1(_zz_decode_RS2_1_19_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_19_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_18_s2 (
    .F(_zz_decode_RS2_1_18_5),
    .I0(execute_to_memory_SHIFT_RIGHT[18]),
    .I1(_zz_decode_RS2_1_18_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_18_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_17_s2 (
    .F(_zz_decode_RS2_1_17_5),
    .I0(execute_to_memory_SHIFT_RIGHT[17]),
    .I1(_zz_decode_RS2_1_17_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_17_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_16_s2 (
    .F(_zz_decode_RS2_1_16_5),
    .I0(execute_to_memory_SHIFT_RIGHT[16]),
    .I1(_zz_decode_RS2_1_16_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_16_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_15_s2 (
    .F(_zz_decode_RS2_1_15_5),
    .I0(execute_to_memory_SHIFT_RIGHT[15]),
    .I1(_zz_decode_RS2_1_15_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_15_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_14_s2 (
    .F(_zz_decode_RS2_1_14_5),
    .I0(execute_to_memory_SHIFT_RIGHT[14]),
    .I1(_zz_decode_RS2_1_14_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_14_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_13_s2 (
    .F(_zz_decode_RS2_1_13_5),
    .I0(execute_to_memory_SHIFT_RIGHT[13]),
    .I1(_zz_decode_RS2_1_13_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_13_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_12_s2 (
    .F(_zz_decode_RS2_1_12_5),
    .I0(execute_to_memory_SHIFT_RIGHT[12]),
    .I1(_zz_decode_RS2_1_12_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_12_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_11_s2 (
    .F(_zz_decode_RS2_1_11_5),
    .I0(execute_to_memory_SHIFT_RIGHT[11]),
    .I1(_zz_decode_RS2_1_11_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_11_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_10_s2 (
    .F(_zz_decode_RS2_1_10_5),
    .I0(execute_to_memory_SHIFT_RIGHT[10]),
    .I1(_zz_decode_RS2_1_10_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_10_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_9_s2 (
    .F(_zz_decode_RS2_1_9_5),
    .I0(execute_to_memory_SHIFT_RIGHT[9]),
    .I1(_zz_decode_RS2_1_9_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_9_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_8_s2 (
    .F(_zz_decode_RS2_1_8_5),
    .I0(execute_to_memory_SHIFT_RIGHT[8]),
    .I1(_zz_decode_RS2_1_8_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_8_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_7_s2 (
    .F(_zz_decode_RS2_1_7_5),
    .I0(execute_to_memory_SHIFT_RIGHT[7]),
    .I1(_zz_decode_RS2_1_7_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_7_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_6_s2 (
    .F(_zz_decode_RS2_1_6_5),
    .I0(execute_to_memory_SHIFT_RIGHT[6]),
    .I1(_zz_decode_RS2_1_6_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_6_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_5_s2 (
    .F(_zz_decode_RS2_1_5_5),
    .I0(execute_to_memory_SHIFT_RIGHT[5]),
    .I1(_zz_decode_RS2_1_5_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_5_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_4_s2 (
    .F(_zz_decode_RS2_1_4_5),
    .I0(execute_to_memory_SHIFT_RIGHT[4]),
    .I1(_zz_decode_RS2_1_4_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_4_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_3_s2 (
    .F(_zz_decode_RS2_1_3_5),
    .I0(execute_to_memory_SHIFT_RIGHT[3]),
    .I1(_zz_decode_RS2_1_3_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_3_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_2_s2 (
    .F(_zz_decode_RS2_1_2_5),
    .I0(execute_to_memory_SHIFT_RIGHT[2]),
    .I1(_zz_decode_RS2_1_2_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_2_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_1_s2 (
    .F(_zz_decode_RS2_1_1_5),
    .I0(execute_to_memory_SHIFT_RIGHT[1]),
    .I1(_zz_decode_RS2_1_1_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_1_s2.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_0_s2 (
    .F(_zz_decode_RS2_1_0_5),
    .I0(execute_to_memory_SHIFT_RIGHT[0]),
    .I1(_zz_decode_RS2_1_0_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_0_s2.INIT=8'h5C;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s4 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_7),
    .I0(decode_INSTRUCTION_ANTICIPATED_24_9),
    .I1(_zz__zz_decode_IS_RS2_SIGNED_3_0_7),
    .I2(CsrPlugin_interrupt_valid),
    .I3(decode_INSTRUCTION_ANTICIPATED_24_10) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s4.INIT=16'h000D;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s5 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_8),
    .I0(execute_to_memory_ENV_CTRL[1]),
    .I1(execute_to_memory_ENV_CTRL[0]),
    .I2(memory_arbitration_isValid),
    .I3(decode_INSTRUCTION_ANTICIPATED_24_11) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s5.INIT=16'hBF00;
  LUT2 _zz_decode_RS2_2_31_s3 (
    .F(_zz_decode_RS2_2_31_6),
    .I0(stageB_request_size[0]),
    .I1(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_31_s3.INIT=4'h1;
  LUT4 _zz_decode_RS2_2_31_s4 (
    .F(_zz_decode_RS2_2_31_7),
    .I0(_zz_decode_RS2_2_31_8),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_15_10),
    .I3(_zz_decode_RS2_2_31_9) 
);
defparam _zz_decode_RS2_2_31_s4.INIT=16'h000B;
  LUT4 _zz_decode_RS2_2_30_s3 (
    .F(_zz_decode_RS2_2_30_6),
    .I0(_zz_decode_RS2_2_30_7),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_31_9),
    .I3(_zz_decode_RS2_2_15_10) 
);
defparam _zz_decode_RS2_2_30_s3.INIT=16'h000B;
  LUT4 _zz_decode_RS2_2_29_s3 (
    .F(_zz_decode_RS2_2_29_6),
    .I0(_zz_decode_RS2_2_29_7),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_31_9),
    .I3(_zz_decode_RS2_2_15_10) 
);
defparam _zz_decode_RS2_2_29_s3.INIT=16'h000B;
  LUT4 _zz_decode_RS2_2_28_s3 (
    .F(_zz_decode_RS2_2_28_6),
    .I0(_zz_decode_RS2_2_28_7),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_31_9),
    .I3(_zz_decode_RS2_2_15_10) 
);
defparam _zz_decode_RS2_2_28_s3.INIT=16'h000B;
  LUT4 _zz_decode_RS2_2_27_s3 (
    .F(_zz_decode_RS2_2_27_6),
    .I0(_zz_decode_RS2_2_27_7),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_31_9),
    .I3(_zz_decode_RS2_2_15_10) 
);
defparam _zz_decode_RS2_2_27_s3.INIT=16'h000B;
  LUT4 _zz_decode_RS2_2_26_s3 (
    .F(_zz_decode_RS2_2_26_6),
    .I0(_zz_decode_RS2_2_26_7),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_31_9),
    .I3(_zz_decode_RS2_2_15_10) 
);
defparam _zz_decode_RS2_2_26_s3.INIT=16'h000B;
  LUT4 _zz_decode_RS2_2_25_s3 (
    .F(_zz_decode_RS2_2_25_6),
    .I0(_zz_decode_RS2_2_25_7),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_31_9),
    .I3(_zz_decode_RS2_2_15_10) 
);
defparam _zz_decode_RS2_2_25_s3.INIT=16'h000B;
  LUT4 _zz_decode_RS2_2_24_s3 (
    .F(_zz_decode_RS2_2_24_6),
    .I0(stageB_request_size[1]),
    .I1(_zz_decode_RS2_2_24_7),
    .I2(_zz_decode_RS2_2_15_10),
    .I3(_zz_decode_RS2_2_31_9) 
);
defparam _zz_decode_RS2_2_24_s3.INIT=16'h000D;
  LUT4 _zz_decode_RS2_2_23_s3 (
    .F(_zz_decode_RS2_2_23_6),
    .I0(_zz_decode_RS2_2_23_7),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_15_10),
    .I3(_zz_decode_RS2_2_31_9) 
);
defparam _zz_decode_RS2_2_23_s3.INIT=16'h000B;
  LUT4 _zz_decode_RS2_2_22_s3 (
    .F(_zz_decode_RS2_2_22_6),
    .I0(_zz_decode_RS2_2_22_7),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_31_9),
    .I3(_zz_decode_RS2_2_15_10) 
);
defparam _zz_decode_RS2_2_22_s3.INIT=16'h000B;
  LUT4 _zz_decode_RS2_2_21_s3 (
    .F(_zz_decode_RS2_2_21_6),
    .I0(_zz_decode_RS2_2_21_7),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_31_9),
    .I3(_zz_decode_RS2_2_15_10) 
);
defparam _zz_decode_RS2_2_21_s3.INIT=16'h000B;
  LUT4 _zz_decode_RS2_2_20_s3 (
    .F(_zz_decode_RS2_2_20_6),
    .I0(_zz_decode_RS2_2_20_7),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_31_9),
    .I3(_zz_decode_RS2_2_15_10) 
);
defparam _zz_decode_RS2_2_20_s3.INIT=16'h000B;
  LUT4 _zz_decode_RS2_2_19_s3 (
    .F(_zz_decode_RS2_2_19_6),
    .I0(_zz_decode_RS2_2_19_7),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_31_9),
    .I3(_zz_decode_RS2_2_15_10) 
);
defparam _zz_decode_RS2_2_19_s3.INIT=16'h000B;
  LUT4 _zz_decode_RS2_2_18_s3 (
    .F(_zz_decode_RS2_2_18_6),
    .I0(_zz_decode_RS2_2_18_7),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_31_9),
    .I3(_zz_decode_RS2_2_15_10) 
);
defparam _zz_decode_RS2_2_18_s3.INIT=16'h000B;
  LUT4 _zz_decode_RS2_2_17_s3 (
    .F(_zz_decode_RS2_2_17_6),
    .I0(_zz_decode_RS2_2_17_7),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_31_9),
    .I3(_zz_decode_RS2_2_15_10) 
);
defparam _zz_decode_RS2_2_17_s3.INIT=16'h000B;
  LUT4 _zz_decode_RS2_2_16_s3 (
    .F(_zz_decode_RS2_2_16_6),
    .I0(stageB_request_size[1]),
    .I1(_zz_decode_RS2_2_16_7),
    .I2(_zz_decode_RS2_2_15_10),
    .I3(_zz_decode_RS2_2_31_9) 
);
defparam _zz_decode_RS2_2_16_s3.INIT=16'h000D;
  LUT4 _zz_decode_RS2_2_15_s3 (
    .F(_zz_decode_RS2_2_15_6),
    .I0(_zz_decode_RS2_2_15_8),
    .I1(_zz_decode_RS2_2_31_8),
    .I2(_zz_decode_RS2_2_31_6),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_15_s3.INIT=16'h0305;
  LUT4 _zz_decode_RS2_2_14_s3 (
    .F(_zz_decode_RS2_2_14_6),
    .I0(_zz_decode_RS2_2_14_7),
    .I1(_zz_decode_RS2_2_30_7),
    .I2(_zz_decode_RS2_2_31_6),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_14_s3.INIT=16'h0305;
  LUT4 _zz_decode_RS2_2_13_s3 (
    .F(_zz_decode_RS2_2_13_6),
    .I0(_zz_decode_RS2_2_13_7),
    .I1(_zz_decode_RS2_2_29_7),
    .I2(_zz_decode_RS2_2_31_6),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_13_s3.INIT=16'h0305;
  LUT4 _zz_decode_RS2_2_12_s3 (
    .F(_zz_decode_RS2_2_12_6),
    .I0(_zz_decode_RS2_2_12_7),
    .I1(_zz_decode_RS2_2_28_7),
    .I2(_zz_decode_RS2_2_31_6),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_12_s3.INIT=16'h0305;
  LUT4 _zz_decode_RS2_2_11_s3 (
    .F(_zz_decode_RS2_2_11_6),
    .I0(_zz_decode_RS2_2_11_7),
    .I1(_zz_decode_RS2_2_27_7),
    .I2(_zz_decode_RS2_2_31_6),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_11_s3.INIT=16'h0305;
  LUT4 _zz_decode_RS2_2_10_s3 (
    .F(_zz_decode_RS2_2_10_6),
    .I0(_zz_decode_RS2_2_10_7),
    .I1(_zz_decode_RS2_2_26_7),
    .I2(_zz_decode_RS2_2_31_6),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_10_s3.INIT=16'h0305;
  LUT4 _zz_decode_RS2_2_9_s3 (
    .F(_zz_decode_RS2_2_9_6),
    .I0(_zz_decode_RS2_2_25_7),
    .I1(_zz_decode_RS2_2_9_7),
    .I2(_zz_decode_RS2_2_31_6),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_9_s3.INIT=16'h0503;
  LUT4 _zz_decode_RS2_2_7_s3 (
    .F(_zz_decode_RS2_2_7_6),
    .I0(_zz_decode_RS2_2_15_8),
    .I1(_zz_decode_RS2_2_31_8),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(_zz_decode_RS2_2_7_7) 
);
defparam _zz_decode_RS2_2_7_s3.INIT=16'hC0AF;
  LUT4 _zz_decode_RS2_2_6_s3 (
    .F(_zz_decode_RS2_2_6_6),
    .I0(_zz_decode_RS2_2_14_7),
    .I1(_zz_decode_RS2_2_30_7),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(_zz_decode_RS2_2_6_7) 
);
defparam _zz_decode_RS2_2_6_s3.INIT=16'hC0AF;
  LUT4 _zz_decode_RS2_2_5_s3 (
    .F(_zz_decode_RS2_2_5_6),
    .I0(_zz_decode_RS2_2_13_7),
    .I1(_zz_decode_RS2_2_29_7),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(_zz_decode_RS2_2_5_7) 
);
defparam _zz_decode_RS2_2_5_s3.INIT=16'h305F;
  LUT4 _zz_decode_RS2_2_4_s3 (
    .F(_zz_decode_RS2_2_4_6),
    .I0(_zz_decode_RS2_2_12_7),
    .I1(_zz_decode_RS2_2_28_7),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(_zz_decode_RS2_2_4_7) 
);
defparam _zz_decode_RS2_2_4_s3.INIT=16'h305F;
  LUT4 _zz_decode_RS2_2_3_s3 (
    .F(_zz_decode_RS2_2_3_6),
    .I0(_zz_decode_RS2_2_11_7),
    .I1(_zz_decode_RS2_2_27_7),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(_zz_decode_RS2_2_3_7) 
);
defparam _zz_decode_RS2_2_3_s3.INIT=16'h305F;
  LUT4 _zz_decode_RS2_2_2_s3 (
    .F(_zz_decode_RS2_2_2_6),
    .I0(_zz_decode_RS2_2_10_7),
    .I1(_zz_decode_RS2_2_26_7),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(_zz_decode_RS2_2_2_7) 
);
defparam _zz_decode_RS2_2_2_s3.INIT=16'h305F;
  LUT3 _zz_decode_RS2_2_1_s3 (
    .F(_zz_decode_RS2_2_1_6),
    .I0(_zz_decode_RS2_2_17_7),
    .I1(_zz_decode_RS2_2_25_7),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]) 
);
defparam _zz_decode_RS2_2_1_s3.INIT=8'hCA;
  LUT4 _zz_decode_RS2_2_1_s4 (
    .F(_zz_decode_RS2_2_1_7),
    .I0(stageB_dataReadRsp_0[9]),
    .I1(dBusWishbone_DAT_MISO_regNext[9]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(_zz_decode_RS2_2_1_8) 
);
defparam _zz_decode_RS2_2_1_s4.INIT=16'h305F;
  LUT4 _zz_decode_RS2_2_0_s3 (
    .F(_zz_decode_RS2_2_0_6),
    .I0(stageB_dataReadRsp_0[16]),
    .I1(dBusWishbone_DAT_MISO_regNext[16]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(_zz_decode_RS2_2_0_8) 
);
defparam _zz_decode_RS2_2_0_s3.INIT=16'hC0AF;
  LUT4 _zz_decode_RS2_2_0_s4 (
    .F(_zz_decode_RS2_2_0_7),
    .I0(stageB_dataReadRsp_0[24]),
    .I1(dBusWishbone_DAT_MISO_regNext[24]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(_zz_decode_RS2_2_0_9) 
);
defparam _zz_decode_RS2_2_0_s4.INIT=16'hC0AF;
  LUT3 IBusCachedPlugin_fetchPc_output_fire_s3 (
    .F(IBusCachedPlugin_fetchPc_output_fire_6),
    .I0(lineLoader_valid),
    .I1(lineLoader_flushPending),
    .I2(lineLoader_flushPending_9) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s3.INIT=8'h01;
  LUT3 IBusCachedPlugin_fetchPc_output_fire_s5 (
    .F(IBusCachedPlugin_fetchPc_output_fire_8),
    .I0(n17810_4),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack),
    .I2(n17813_4) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s5.INIT=8'h01;
  LUT3 IBusCachedPlugin_fetchPc_pc_31_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_31_7),
    .I0(IBusCachedPlugin_fetchPc_pcReg[29]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[30]),
    .I2(IBusCachedPlugin_fetchPc_pc_29_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s4.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_31_9),
    .I0(memory_to_writeBack_PC[31]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_12),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s6.INIT=16'hCF32;
  LUT2 IBusCachedPlugin_fetchPc_pc_31_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_31_10),
    .I0(memory_arbitration_isValid),
    .I1(execute_to_memory_BRANCH_DO) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s7.INIT=4'h8;
  LUT3 IBusCachedPlugin_fetchPc_pc_30_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_30_7),
    .I0(CsrPlugin_mepc[30]),
    .I1(CsrPlugin_mtvec_base[28]),
    .I2(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s4.INIT=8'h35;
  LUT4 IBusCachedPlugin_fetchPc_pc_30_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_30_8),
    .I0(IBusCachedPlugin_fetchPc_pc_31_10),
    .I1(IBusCachedPlugin_fetchPc_pc_31_20),
    .I2(IBusCachedPlugin_fetchPc_output_fire_10),
    .I3(HazardSimplePlugin_writeBackWrites_valid_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s5.INIT=16'h004F;
  LUT2 IBusCachedPlugin_fetchPc_pc_30_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_30_9),
    .I0(IBusCachedPlugin_fetchPc_pcReg[29]),
    .I1(IBusCachedPlugin_fetchPc_pc_29_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s6.INIT=4'h8;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_29_6),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[29]),
    .I1(IBusCachedPlugin_fetchPc_pc_29_8),
    .I2(IBusCachedPlugin_fetchPc_pc_31_16),
    .I3(IBusCachedPlugin_fetchPc_pc_30_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s3.INIT=16'h13FC;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_29_7),
    .I0(IBusCachedPlugin_fetchPc_pcReg[26]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[27]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[28]),
    .I3(IBusCachedPlugin_fetchPc_pc_26_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s4.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_28_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_28_6),
    .I0(memory_to_writeBack_PC[28]),
    .I1(IBusCachedPlugin_fetchPc_pc_28_8),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s3.INIT=16'hCF32;
  LUT3 IBusCachedPlugin_fetchPc_pc_28_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_28_7),
    .I0(IBusCachedPlugin_fetchPc_pcReg[26]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[27]),
    .I2(IBusCachedPlugin_fetchPc_pc_26_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s4.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_27_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_27_6),
    .I0(memory_to_writeBack_PC[27]),
    .I1(IBusCachedPlugin_fetchPc_pc_27_8),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s3.INIT=16'hCF32;
  LUT2 IBusCachedPlugin_fetchPc_pc_27_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_27_7),
    .I0(IBusCachedPlugin_fetchPc_pcReg[26]),
    .I1(IBusCachedPlugin_fetchPc_pc_26_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s4.INIT=4'h8;
  LUT4 IBusCachedPlugin_fetchPc_pc_26_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_26_6),
    .I0(IBusCachedPlugin_fetchPc_pc_31_16),
    .I1(memory_to_writeBack_PC[26]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_26_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s3.INIT=16'h00F4;
  LUT4 IBusCachedPlugin_fetchPc_pc_26_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_26_7),
    .I0(IBusCachedPlugin_fetchPc_pcReg[23]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[24]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[25]),
    .I3(IBusCachedPlugin_fetchPc_pc_23_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s4.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_25_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_25_6),
    .I0(memory_to_writeBack_PC[25]),
    .I1(IBusCachedPlugin_fetchPc_pc_25_8),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s3.INIT=16'hCF32;
  LUT3 IBusCachedPlugin_fetchPc_pc_25_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_25_7),
    .I0(IBusCachedPlugin_fetchPc_pcReg[23]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[24]),
    .I2(IBusCachedPlugin_fetchPc_pc_23_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s4.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_24_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_24_6),
    .I0(IBusCachedPlugin_fetchPc_pc_31_16),
    .I1(memory_to_writeBack_PC[24]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_24_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s3.INIT=16'h00F4;
  LUT2 IBusCachedPlugin_fetchPc_pc_24_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_24_7),
    .I0(IBusCachedPlugin_fetchPc_pcReg[23]),
    .I1(IBusCachedPlugin_fetchPc_pc_23_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s4.INIT=4'h8;
  LUT4 IBusCachedPlugin_fetchPc_pc_23_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_23_6),
    .I0(memory_to_writeBack_PC[23]),
    .I1(IBusCachedPlugin_fetchPc_pc_23_8),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s3.INIT=16'hCF32;
  LUT4 IBusCachedPlugin_fetchPc_pc_23_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_23_7),
    .I0(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[21]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[22]),
    .I3(IBusCachedPlugin_fetchPc_pc_20_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s4.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_22_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_22_6),
    .I0(IBusCachedPlugin_fetchPc_pc_31_16),
    .I1(memory_to_writeBack_PC[22]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_22_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s3.INIT=16'h00F4;
  LUT3 IBusCachedPlugin_fetchPc_pc_22_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_22_7),
    .I0(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[21]),
    .I2(IBusCachedPlugin_fetchPc_pc_20_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s4.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_21_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_21_6),
    .I0(IBusCachedPlugin_fetchPc_pc_31_16),
    .I1(memory_to_writeBack_PC[21]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_21_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s3.INIT=16'h00F4;
  LUT2 IBusCachedPlugin_fetchPc_pc_21_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_21_7),
    .I0(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I1(IBusCachedPlugin_fetchPc_pc_20_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s4.INIT=4'h8;
  LUT4 IBusCachedPlugin_fetchPc_pc_20_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_20_6),
    .I0(memory_to_writeBack_PC[20]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_16),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_20_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s3.INIT=16'h330D;
  LUT4 IBusCachedPlugin_fetchPc_pc_20_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_20_7),
    .I0(IBusCachedPlugin_fetchPc_pcReg[17]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[18]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[19]),
    .I3(IBusCachedPlugin_fetchPc_pc_17_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s4.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_19_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_19_6),
    .I0(memory_to_writeBack_PC[19]),
    .I1(IBusCachedPlugin_fetchPc_pc_19_8),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s3.INIT=16'hCF32;
  LUT4 IBusCachedPlugin_fetchPc_pc_18_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_18_6),
    .I0(IBusCachedPlugin_fetchPc_pc_31_16),
    .I1(memory_to_writeBack_PC[18]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_18_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s3.INIT=16'h00F4;
  LUT4 IBusCachedPlugin_fetchPc_pc_17_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_17_6),
    .I0(memory_to_writeBack_PC[17]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_16),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_17_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s3.INIT=16'h330D;
  LUT2 IBusCachedPlugin_fetchPc_pc_17_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_17_7),
    .I0(IBusCachedPlugin_fetchPc_pcReg[16]),
    .I1(IBusCachedPlugin_fetchPc_pc_16_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s4.INIT=4'h8;
  LUT3 IBusCachedPlugin_fetchPc_pc_16_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_16_7),
    .I0(CsrPlugin_mepc[16]),
    .I1(CsrPlugin_mtvec_base[14]),
    .I2(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s4.INIT=8'h35;
  LUT4 IBusCachedPlugin_fetchPc_pc_16_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_16_8),
    .I0(IBusCachedPlugin_fetchPc_pcReg[13]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[15]),
    .I3(IBusCachedPlugin_fetchPc_pc_13_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s5.INIT=16'h8000;
  LUT3 IBusCachedPlugin_fetchPc_pc_15_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_15_6),
    .I0(CsrPlugin_mepc[15]),
    .I1(CsrPlugin_mtvec_base[13]),
    .I2(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s3.INIT=8'h35;
  LUT4 IBusCachedPlugin_fetchPc_pc_15_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_15_7),
    .I0(memory_to_writeBack_PC[15]),
    .I1(execute_to_memory_BRANCH_CALC[15]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s4.INIT=16'h0CFA;
  LUT3 IBusCachedPlugin_fetchPc_pc_15_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_15_8),
    .I0(IBusCachedPlugin_fetchPc_pcReg[13]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I2(IBusCachedPlugin_fetchPc_pc_13_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s5.INIT=8'h80;
  LUT3 IBusCachedPlugin_fetchPc_pc_14_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_14_7),
    .I0(CsrPlugin_mepc[14]),
    .I1(CsrPlugin_mtvec_base[12]),
    .I2(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s4.INIT=8'h35;
  LUT4 IBusCachedPlugin_fetchPc_pc_13_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_13_6),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[13]),
    .I1(IBusCachedPlugin_fetchPc_pc_30_8),
    .I2(IBusCachedPlugin_fetchPc_pc_31_16),
    .I3(IBusCachedPlugin_fetchPc_pc_13_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s3.INIT=16'h004F;
  LUT3 IBusCachedPlugin_fetchPc_pc_13_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_13_7),
    .I0(IBusCachedPlugin_fetchPc_pcReg[11]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[12]),
    .I2(IBusCachedPlugin_fetchPc_pc_11_11) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s4.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_12_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_12_6),
    .I0(memory_to_writeBack_PC[12]),
    .I1(IBusCachedPlugin_fetchPc_pc_12_8),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s3.INIT=16'hCF32;
  LUT2 IBusCachedPlugin_fetchPc_pc_12_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_12_7),
    .I0(IBusCachedPlugin_fetchPc_pcReg[11]),
    .I1(IBusCachedPlugin_fetchPc_pc_11_11) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s4.INIT=4'h8;
  LUT4 IBusCachedPlugin_fetchPc_pc_11_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_11_10),
    .I0(memory_to_writeBack_PC[11]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_16),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_11_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s7.INIT=16'h330D;
  LUT4 IBusCachedPlugin_fetchPc_pc_11_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_11_11),
    .I0(IBusCachedPlugin_fetchPc_pcReg[8]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[9]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[10]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_11) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s8.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_10_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_10_10),
    .I0(IBusCachedPlugin_fetchPc_pc_31_16),
    .I1(memory_to_writeBack_PC[10]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_10_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s7.INIT=16'h00F4;
  LUT3 IBusCachedPlugin_fetchPc_pc_10_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_10_11),
    .I0(IBusCachedPlugin_fetchPc_pcReg[8]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[9]),
    .I2(IBusCachedPlugin_fetchPc_pc_8_11) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s8.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_9_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_9_10),
    .I0(IBusCachedPlugin_fetchPc_pc_31_16),
    .I1(memory_to_writeBack_PC[9]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_9_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s7.INIT=16'h00F4;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_8_10),
    .I0(memory_to_writeBack_PC[8]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_16),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_8_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s7.INIT=16'h330D;
  LUT3 IBusCachedPlugin_fetchPc_pc_8_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_8_11),
    .I0(IBusCachedPlugin_fetchPc_pcReg[6]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[7]),
    .I2(IBusCachedPlugin_fetchPc_pc_6_11) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s8.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_7_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_7_10),
    .I0(memory_to_writeBack_PC[7]),
    .I1(IBusCachedPlugin_fetchPc_pc_7_12),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s7.INIT=16'hCF32;
  LUT2 IBusCachedPlugin_fetchPc_pc_7_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_7_11),
    .I0(IBusCachedPlugin_fetchPc_pcReg[6]),
    .I1(IBusCachedPlugin_fetchPc_pc_6_11) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s8.INIT=4'h8;
  LUT4 IBusCachedPlugin_fetchPc_pc_6_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_6_10),
    .I0(memory_to_writeBack_PC[6]),
    .I1(IBusCachedPlugin_fetchPc_pc_6_12),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s7.INIT=16'hCF32;
  LUT4 IBusCachedPlugin_fetchPc_pc_6_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_6_11),
    .I0(IBusCachedPlugin_fetchPc_pcReg[3]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[4]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[5]),
    .I3(IBusCachedPlugin_fetchPc_pc_3_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s8.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_5_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_5_10),
    .I0(memory_to_writeBack_PC[5]),
    .I1(IBusCachedPlugin_fetchPc_pc_5_12),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s7.INIT=16'hCF32;
  LUT4 IBusCachedPlugin_fetchPc_pc_4_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_4_8),
    .I0(memory_to_writeBack_PC[4]),
    .I1(IBusCachedPlugin_fetchPc_pc_4_10),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s5.INIT=16'hCF32;
  LUT4 IBusCachedPlugin_fetchPc_pc_3_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_3_8),
    .I0(memory_to_writeBack_PC[3]),
    .I1(IBusCachedPlugin_fetchPc_pc_3_10),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s5.INIT=16'hCF32;
  LUT2 IBusCachedPlugin_fetchPc_pc_3_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_3_9),
    .I0(IBusCachedPlugin_fetchPc_pcReg[2]),
    .I1(IBusCachedPlugin_fetchPc_inc) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s6.INIT=4'h8;
  LUT4 IBusCachedPlugin_fetchPc_pc_2_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_2_8),
    .I0(IBusCachedPlugin_fetchPc_pc_31_16),
    .I1(memory_to_writeBack_PC[2]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s5.INIT=16'h00F4;
  LUT3 when_CsrPlugin_l1390_s2 (
    .F(when_CsrPlugin_l1390_5),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
    .I1(CsrPlugin_hadException),
    .I2(CsrPlugin_pipelineLiberator_pcValids_2) 
);
defparam when_CsrPlugin_l1390_s2.INIT=8'h10;
  LUT2 iBus_cmd_ready_s2 (
    .F(iBus_cmd_ready_5),
    .I0(builder_fsm0_state),
    .I1(builder_wishbone2axi0_next_state_1_20) 
);
defparam iBus_cmd_ready_s2.INIT=4'h4;
  LUT2 n24506_s2 (
    .F(n24506_5),
    .I0(lineLoader_cmdSent),
    .I1(lineLoader_valid) 
);
defparam n24506_s2.INIT=4'h4;
  LUT3 n19345_s2 (
    .F(n19345_5),
    .I0(execute_RS1[29]),
    .I1(execute_RS1[28]),
    .I2(n19347_5) 
);
defparam n19345_s2.INIT=8'h10;
  LUT4 n19347_s2 (
    .F(n19347_5),
    .I0(execute_RS1[27]),
    .I1(execute_RS1[26]),
    .I2(execute_RS1[25]),
    .I3(n19349_5) 
);
defparam n19347_s2.INIT=16'h0100;
  LUT3 n19349_s2 (
    .F(n19349_5),
    .I0(execute_RS1[24]),
    .I1(execute_RS1[23]),
    .I2(n19352_5) 
);
defparam n19349_s2.INIT=8'h10;
  LUT3 n19352_s2 (
    .F(n19352_5),
    .I0(execute_RS1[22]),
    .I1(execute_RS1[21]),
    .I2(n19354_5) 
);
defparam n19352_s2.INIT=8'h10;
  LUT3 n19354_s2 (
    .F(n19354_5),
    .I0(execute_RS1[20]),
    .I1(execute_RS1[19]),
    .I2(n19356_5) 
);
defparam n19354_s2.INIT=8'h10;
  LUT3 n19356_s2 (
    .F(n19356_5),
    .I0(execute_RS1[18]),
    .I1(execute_RS1[17]),
    .I2(n19358_5) 
);
defparam n19356_s2.INIT=8'h10;
  LUT3 n19358_s2 (
    .F(n19358_5),
    .I0(execute_RS1[16]),
    .I1(execute_RS1[15]),
    .I2(n19360_5) 
);
defparam n19358_s2.INIT=8'h10;
  LUT3 n19360_s2 (
    .F(n19360_5),
    .I0(execute_RS1[14]),
    .I1(execute_RS1[13]),
    .I2(n19362_5) 
);
defparam n19360_s2.INIT=8'h10;
  LUT3 n19362_s2 (
    .F(n19362_5),
    .I0(execute_RS1[12]),
    .I1(execute_RS1[11]),
    .I2(n19364_5) 
);
defparam n19362_s2.INIT=8'h10;
  LUT3 n19364_s2 (
    .F(n19364_5),
    .I0(execute_RS1[10]),
    .I1(execute_RS1[9]),
    .I2(n19366_5) 
);
defparam n19364_s2.INIT=8'h10;
  LUT3 n19366_s2 (
    .F(n19366_5),
    .I0(execute_RS1[8]),
    .I1(execute_RS1[7]),
    .I2(n19368_5) 
);
defparam n19366_s2.INIT=8'h10;
  LUT3 n19368_s2 (
    .F(n19368_5),
    .I0(execute_RS1[6]),
    .I1(execute_RS1[5]),
    .I2(n19370_5) 
);
defparam n19368_s2.INIT=8'h10;
  LUT4 n19370_s2 (
    .F(n19370_5),
    .I0(execute_RS1[4]),
    .I1(execute_RS1[3]),
    .I2(n19373_4),
    .I3(n19646_6) 
);
defparam n19370_s2.INIT=16'h0100;
  LUT4 n19646_s4 (
    .F(n19646_7),
    .I0(execute_RS2[7]),
    .I1(execute_RS2[22]),
    .I2(execute_RS2[6]),
    .I3(n19635_8) 
);
defparam n19646_s4.INIT=16'h0100;
  LUT4 n19646_s5 (
    .F(n19646_8),
    .I0(n19646_10),
    .I1(n19621_9),
    .I2(n19619_9),
    .I3(n19646_11) 
);
defparam n19646_s5.INIT=16'h8000;
  LUT4 n19646_s6 (
    .F(n19646_9),
    .I0(execute_RS2[9]),
    .I1(execute_RS2[8]),
    .I2(n19646_12),
    .I3(n19646_13) 
);
defparam n19646_s6.INIT=16'h1000;
  LUT3 n20595_s6 (
    .F(n20595_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[31]) 
);
defparam n20595_s6.INIT=8'h10;
  LUT3 n20599_s5 (
    .F(n20599_8),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[31]) 
);
defparam n20599_s5.INIT=8'h01;
  LUT4 _zz_execute_SHIFT_RIGHT_1_6_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_5),
    .I0(n23_3),
    .I1(n27_3),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_6_9) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s2.INIT=16'hFA0C;
  LUT4 _zz_execute_SHIFT_RIGHT_1_6_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_6),
    .I0(_zz_execute_SHIFT_RIGHT_1_30_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4_0[2]),
    .I3(_zz_execute_SRC2_4_0[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s3.INIT=16'hCCCA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_6_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_7),
    .I0(n7_3),
    .I1(n11_4),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_6_10) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s4.INIT=16'hF503;
  LUT4 _zz_execute_SHIFT_RIGHT_1_6_s5 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_8),
    .I0(n15_3),
    .I1(n19_3),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_6_11) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s5.INIT=16'hFA0C;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_5),
    .I0(_zz_execute_SHIFT_RIGHT_1_11_9),
    .I1(_zz_execute_SHIFT_RIGHT_1_7_9),
    .I2(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s2.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_6),
    .I0(_zz_execute_SHIFT_RIGHT_1_3_9),
    .I1(_zz_execute_SHIFT_RIGHT_1_11_8),
    .I2(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s3.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_7),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_10),
    .I1(_zz_execute_SHIFT_RIGHT_1_11_6),
    .I2(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s4.INIT=8'hCA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_7_s5 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_8),
    .I0(_zz_execute_SHIFT_RIGHT_1_31_8),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4_0[2]),
    .I3(_zz_execute_SHIFT_RIGHT_1_15_5) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s5.INIT=16'hCACC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_8_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_6),
    .I0(n27_3),
    .I1(n25_3),
    .I2(_zz_execute_SRC2_4_0[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s3.INIT=8'h53;
  LUT3 _zz_execute_SHIFT_RIGHT_1_8_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_7),
    .I0(_zz_execute_SHIFT_RIGHT_1_4_9),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_9),
    .I2(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s4.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_8_s5 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_8),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_10),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_11),
    .I2(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s5.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_9_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_6),
    .I0(n28_3),
    .I1(n26_3),
    .I2(_zz_execute_SRC2_4_0[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s3.INIT=8'h53;
  LUT3 _zz_execute_SHIFT_RIGHT_1_9_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_7),
    .I0(n12_3),
    .I1(n10_3),
    .I2(_zz_execute_SRC2_4_0[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s4.INIT=8'h53;
  LUT3 _zz_execute_SHIFT_RIGHT_1_9_s5 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_8),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_10),
    .I1(n14_3),
    .I2(_zz_execute_SRC2_4_0[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s5.INIT=8'hA3;
  LUT3 _zz_execute_SHIFT_RIGHT_1_9_s6 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_9),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_11),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_12),
    .I2(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s6.INIT=8'hCA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_10_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_10_5),
    .I0(n29_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_10_s2.INIT=16'hC0AF;
  LUT4 _zz_execute_SHIFT_RIGHT_1_10_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_10_6),
    .I0(n15_3),
    .I1(n11_4),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_10_8) 
);
defparam _zz_execute_SHIFT_RIGHT_1_10_s3.INIT=16'h0CFA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_10_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_10_7),
    .I0(n23_3),
    .I1(n19_3),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_10_9) 
);
defparam _zz_execute_SHIFT_RIGHT_1_10_s4.INIT=16'h0CFA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_11_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_11_6),
    .I0(n30_3),
    .I1(n28_3),
    .I2(_zz_execute_SRC2_4_0[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_11_s3.INIT=8'h53;
  LUT3 _zz_execute_SHIFT_RIGHT_1_11_s5 (
    .F(_zz_execute_SHIFT_RIGHT_1_11_8),
    .I0(n14_3),
    .I1(n12_3),
    .I2(_zz_execute_SRC2_4_0[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_11_s5.INIT=8'h53;
  LUT3 _zz_execute_SHIFT_RIGHT_1_11_s6 (
    .F(_zz_execute_SHIFT_RIGHT_1_11_9),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_10),
    .I1(n18_3),
    .I2(_zz_execute_SRC2_4_0[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_11_s6.INIT=8'h3A;
  LUT3 _zz_execute_SHIFT_RIGHT_1_11_s7 (
    .F(_zz_execute_SHIFT_RIGHT_1_11_10),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_9),
    .I1(_zz_execute_SHIFT_RIGHT_1_7_10),
    .I2(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_11_s7.INIT=8'hCA;
  LUT2 _zz_execute_SHIFT_RIGHT_1_12_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_12_5),
    .I0(_zz_execute_SRC2_4_0[3]),
    .I1(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s2.INIT=4'h1;
  LUT3 _zz_execute_SHIFT_RIGHT_1_12_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_12_6),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_9),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_10),
    .I2(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s3.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_12_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_12_7),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_11),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_6),
    .I2(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s4.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_13_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_13_5),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_8),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_11),
    .I2(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_13_s2.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_13_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_13_6),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_12),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_6),
    .I2(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_13_s3.INIT=8'hCA;
  LUT2 _zz_execute_SHIFT_RIGHT_1_15_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_15_5),
    .I0(_zz_execute_SRC2_4_0[1]),
    .I1(_zz_execute_SRC2_4[0]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_15_s2.INIT=4'h1;
  LUT3 _zz_execute_SHIFT_RIGHT_1_20_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_20_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_28_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_20_s1.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_21_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_21_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_29_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_21_s1.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_29_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_29_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_31_8),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_29_s1.INIT=8'h35;
  LUT4 decode_to_execute_PC_31_s4 (
    .F(decode_to_execute_PC_31_8),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_arbitration_isValid),
    .I2(decode_to_execute_IS_CSR),
    .I3(dataCache_1_io_cpu_execute_refilling) 
);
defparam decode_to_execute_PC_31_s4.INIT=16'h001F;
  LUT3 memory_to_writeBack_INSTRUCTION_29_s4 (
    .F(memory_to_writeBack_INSTRUCTION_29_8),
    .I0(stageB_waysHitsBeforeInvalidate[0]),
    .I1(_zz_dBus_rsp_valid),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam memory_to_writeBack_INSTRUCTION_29_s4.INIT=8'h35;
  LUT2 decode_REGFILE_WRITE_VALID_s4 (
    .F(decode_REGFILE_WRITE_VALID_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[11]) 
);
defparam decode_REGFILE_WRITE_VALID_s4.INIT=4'h1;
  LUT2 n20176_s3 (
    .F(n20176_6),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]) 
);
defparam n20176_s3.INIT=4'h1;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s5 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_10),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_11),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_15_8),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_12) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s5.INIT=16'hEF00;
  LUT4 n19621_s5 (
    .F(n19621_9),
    .I0(execute_RS2[13]),
    .I1(execute_RS2[12]),
    .I2(execute_RS2[11]),
    .I3(execute_RS2[10]) 
);
defparam n19621_s5.INIT=16'h0001;
  LUT4 n19619_s5 (
    .F(n19619_9),
    .I0(execute_RS2[17]),
    .I1(execute_RS2[16]),
    .I2(execute_RS2[15]),
    .I3(execute_RS2[14]) 
);
defparam n19619_s5.INIT=16'h0001;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s484 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_582),
    .I0(_zz_execute_SRC1_29),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_587),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_588),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_589) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s484.INIT=16'h0C05;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s485 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_583),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_680),
    .I1(n14757_38),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s485.INIT=16'hFDBF;
  LUT2 execute_FullBarrelShifterPlugin_reversed_0_s487 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_585),
    .I0(_zz_execute_SRC2_4_0[1]),
    .I1(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s487.INIT=4'h8;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s488 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_586),
    .I0(_zz_execute_SRC2_4_0[4]),
    .I1(_zz_execute_SRC2_4_0[3]),
    .I2(_zz_execute_SRC2_4_0[2]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s488.INIT=8'h80;
  LUT3 _zz_execute_SHIFT_RIGHT_1_1_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_1_9),
    .I0(n8_3),
    .I1(n6_3),
    .I2(_zz_execute_SRC2_4_0[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_1_s2.INIT=8'h53;
  LUT4 _zz_execute_SHIFT_RIGHT_1_2_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_2_8),
    .I0(n7_3),
    .I1(n3_5),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_2_9) 
);
defparam _zz_execute_SHIFT_RIGHT_1_2_s1.INIT=16'h0CFA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_3_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_3_9),
    .I0(n10_3),
    .I1(n8_3),
    .I2(_zz_execute_SRC2_4_0[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_3_s2.INIT=8'h53;
  LUT3 _zz_execute_SHIFT_RIGHT_1_4_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_4_9),
    .I0(n11_4),
    .I1(n9_3),
    .I2(_zz_execute_SRC2_4_0[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_4_s2.INIT=8'h53;
  LUT3 _zz_execute_SHIFT_RIGHT_1_5_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_5_8),
    .I0(_zz_execute_SHIFT_RIGHT_1_1_9),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_7),
    .I2(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_5_s1.INIT=8'h35;
  LUT3 execute_BRANCH_DO_s4 (
    .F(execute_BRANCH_DO_7),
    .I0(decode_to_execute_INSTRUCTION[14]),
    .I1(n14502_3),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam execute_BRANCH_DO_s4.INIT=8'hE1;
  LUT4 execute_BRANCH_DO_s5 (
    .F(execute_BRANCH_DO_8),
    .I0(decode_to_execute_SRC_LESS_UNSIGNED),
    .I1(_zz_decode_RS2_31_8),
    .I2(_zz_execute_SRC1_0[31]),
    .I3(_zz_execute_SRC2_4_31_8) 
);
defparam execute_BRANCH_DO_s5.INIT=16'h3A53;
  LUT4 _zz_decode_RS2_12_s6 (
    .F(_zz_decode_RS2_12_9),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[12]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[12]) 
);
defparam _zz_decode_RS2_12_s6.INIT=16'h0777;
  LUT4 _zz_decode_RS2_3_s5 (
    .F(_zz_decode_RS2_3_8),
    .I0(execute_CsrPlugin_csr_834),
    .I1(CsrPlugin_mcause_exceptionCode[3]),
    .I2(CsrPlugin_mie_MSIE),
    .I3(execute_CsrPlugin_csr_772) 
);
defparam _zz_decode_RS2_3_s5.INIT=16'h0777;
  LUT3 _zz_decode_RS2_3_s6 (
    .F(_zz_decode_RS2_3_9),
    .I0(execute_CsrPlugin_csr_836),
    .I1(CsrPlugin_mip_MSIP),
    .I2(_zz_decode_RS2_3_10) 
);
defparam _zz_decode_RS2_3_s6.INIT=8'h70;
  LUT4 _zz_decode_RS2_0_s6 (
    .F(_zz_decode_RS2_0_9),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(_zz_execute_SRC1_0_10) 
);
defparam _zz_decode_RS2_0_s6.INIT=16'h6BB0;
  LUT4 decode_RS2_31_s6 (
    .F(decode_RS2_31_9),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[31]),
    .I1(_zz_RegFilePlugin_regFile_port1[31]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_31_s6.INIT=16'hCACC;
  LUT3 decode_RS2_31_s7 (
    .F(decode_RS2_31_10),
    .I0(n14903_3),
    .I1(memory_to_writeBack_REGFILE_WRITE_VALID),
    .I2(writeBack_arbitration_isValid) 
);
defparam decode_RS2_31_s7.INIT=8'h40;
  LUT4 decode_RS2_30_s4 (
    .F(decode_RS2_30_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[30]),
    .I1(_zz_RegFilePlugin_regFile_port1[30]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_30_s4.INIT=16'hCACC;
  LUT4 decode_RS2_29_s4 (
    .F(decode_RS2_29_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[29]),
    .I1(_zz_RegFilePlugin_regFile_port1[29]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_29_s4.INIT=16'hCACC;
  LUT4 decode_RS2_28_s4 (
    .F(decode_RS2_28_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[28]),
    .I1(_zz_RegFilePlugin_regFile_port1[28]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_28_s4.INIT=16'hCACC;
  LUT4 decode_RS2_27_s4 (
    .F(decode_RS2_27_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[27]),
    .I1(_zz_RegFilePlugin_regFile_port1[27]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_27_s4.INIT=16'hCACC;
  LUT4 decode_RS2_26_s4 (
    .F(decode_RS2_26_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[26]),
    .I1(_zz_RegFilePlugin_regFile_port1[26]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_26_s4.INIT=16'hCACC;
  LUT4 decode_RS2_25_s4 (
    .F(decode_RS2_25_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[25]),
    .I1(_zz_RegFilePlugin_regFile_port1[25]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_25_s4.INIT=16'hCACC;
  LUT4 decode_RS2_24_s4 (
    .F(decode_RS2_24_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[24]),
    .I1(_zz_RegFilePlugin_regFile_port1[24]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_24_s4.INIT=16'hCACC;
  LUT4 decode_RS2_23_s4 (
    .F(decode_RS2_23_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[23]),
    .I1(_zz_RegFilePlugin_regFile_port1[23]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_23_s4.INIT=16'hCACC;
  LUT4 decode_RS2_22_s4 (
    .F(decode_RS2_22_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[22]),
    .I1(_zz_RegFilePlugin_regFile_port1[22]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_22_s4.INIT=16'hCACC;
  LUT4 decode_RS2_21_s4 (
    .F(decode_RS2_21_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[21]),
    .I1(_zz_RegFilePlugin_regFile_port1[21]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_21_s4.INIT=16'hCACC;
  LUT4 decode_RS2_20_s4 (
    .F(decode_RS2_20_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[20]),
    .I1(_zz_RegFilePlugin_regFile_port1[20]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_20_s4.INIT=16'hCACC;
  LUT4 decode_RS2_19_s4 (
    .F(decode_RS2_19_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[19]),
    .I1(_zz_RegFilePlugin_regFile_port1[19]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_19_s4.INIT=16'hCACC;
  LUT4 decode_RS2_18_s4 (
    .F(decode_RS2_18_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[18]),
    .I1(_zz_RegFilePlugin_regFile_port1[18]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_18_s4.INIT=16'hCACC;
  LUT4 decode_RS2_17_s4 (
    .F(decode_RS2_17_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[17]),
    .I1(_zz_RegFilePlugin_regFile_port1[17]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_17_s4.INIT=16'hCACC;
  LUT4 decode_RS2_16_s4 (
    .F(decode_RS2_16_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[16]),
    .I1(_zz_RegFilePlugin_regFile_port1[16]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_16_s4.INIT=16'hCACC;
  LUT4 decode_RS2_15_s4 (
    .F(decode_RS2_15_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[15]),
    .I1(_zz_RegFilePlugin_regFile_port1[15]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_15_s4.INIT=16'hCACC;
  LUT4 decode_RS2_14_s4 (
    .F(decode_RS2_14_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[14]),
    .I1(_zz_RegFilePlugin_regFile_port1[14]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_14_s4.INIT=16'hCACC;
  LUT4 decode_RS2_13_s4 (
    .F(decode_RS2_13_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[13]),
    .I1(_zz_RegFilePlugin_regFile_port1[13]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_13_s4.INIT=16'hCACC;
  LUT4 decode_RS2_12_s4 (
    .F(decode_RS2_12_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[12]),
    .I1(_zz_RegFilePlugin_regFile_port1[12]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_12_s4.INIT=16'hCACC;
  LUT4 decode_RS2_11_s4 (
    .F(decode_RS2_11_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[11]),
    .I1(_zz_RegFilePlugin_regFile_port1[11]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_11_s4.INIT=16'hCACC;
  LUT4 decode_RS2_10_s4 (
    .F(decode_RS2_10_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[10]),
    .I1(_zz_RegFilePlugin_regFile_port1[10]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_10_s4.INIT=16'hCACC;
  LUT4 decode_RS2_9_s4 (
    .F(decode_RS2_9_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[9]),
    .I1(_zz_RegFilePlugin_regFile_port1[9]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_9_s4.INIT=16'hCACC;
  LUT4 decode_RS2_8_s4 (
    .F(decode_RS2_8_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[8]),
    .I1(_zz_RegFilePlugin_regFile_port1[8]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_8_s4.INIT=16'hCACC;
  LUT4 decode_RS2_7_s4 (
    .F(decode_RS2_7_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[7]),
    .I1(_zz_RegFilePlugin_regFile_port1[7]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_7_s4.INIT=16'hCACC;
  LUT4 decode_RS2_6_s4 (
    .F(decode_RS2_6_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[6]),
    .I1(_zz_RegFilePlugin_regFile_port1[6]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_6_s4.INIT=16'hCACC;
  LUT4 decode_RS2_5_s4 (
    .F(decode_RS2_5_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[5]),
    .I1(_zz_RegFilePlugin_regFile_port1[5]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_5_s4.INIT=16'hCACC;
  LUT4 decode_RS2_4_s4 (
    .F(decode_RS2_4_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[4]),
    .I1(_zz_RegFilePlugin_regFile_port1[4]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_4_s4.INIT=16'hCACC;
  LUT4 decode_RS2_3_s4 (
    .F(decode_RS2_3_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[3]),
    .I1(_zz_RegFilePlugin_regFile_port1[3]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_3_s4.INIT=16'hCACC;
  LUT4 decode_RS2_2_s4 (
    .F(decode_RS2_2_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[2]),
    .I1(_zz_RegFilePlugin_regFile_port1[2]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_2_s4.INIT=16'hCACC;
  LUT4 decode_RS2_1_s4 (
    .F(decode_RS2_1_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[1]),
    .I1(_zz_RegFilePlugin_regFile_port1[1]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_1_s4.INIT=16'hCACC;
  LUT4 decode_RS2_0_s4 (
    .F(decode_RS2_0_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[0]),
    .I1(_zz_RegFilePlugin_regFile_port1[0]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_0_s4.INIT=16'h3533;
  LUT4 decode_RS1_31_s6 (
    .F(decode_RS1_31_9),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[31]),
    .I1(_zz_RegFilePlugin_regFile_port0[31]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_31_s6.INIT=16'h3533;
  LUT3 decode_RS1_31_s7 (
    .F(decode_RS1_31_10),
    .I0(n14897_3),
    .I1(memory_to_writeBack_REGFILE_WRITE_VALID),
    .I2(writeBack_arbitration_isValid) 
);
defparam decode_RS1_31_s7.INIT=8'h40;
  LUT4 decode_RS1_30_s4 (
    .F(decode_RS1_30_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[30]),
    .I1(_zz_RegFilePlugin_regFile_port0[30]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_30_s4.INIT=16'h3533;
  LUT4 decode_RS1_29_s4 (
    .F(decode_RS1_29_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[29]),
    .I1(_zz_RegFilePlugin_regFile_port0[29]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_29_s4.INIT=16'h3533;
  LUT4 decode_RS1_28_s4 (
    .F(decode_RS1_28_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[28]),
    .I1(_zz_RegFilePlugin_regFile_port0[28]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_28_s4.INIT=16'h3533;
  LUT4 decode_RS1_27_s4 (
    .F(decode_RS1_27_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[27]),
    .I1(_zz_RegFilePlugin_regFile_port0[27]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_27_s4.INIT=16'h3533;
  LUT4 decode_RS1_26_s4 (
    .F(decode_RS1_26_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[26]),
    .I1(_zz_RegFilePlugin_regFile_port0[26]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_26_s4.INIT=16'h3533;
  LUT4 decode_RS1_25_s4 (
    .F(decode_RS1_25_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[25]),
    .I1(_zz_RegFilePlugin_regFile_port0[25]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_25_s4.INIT=16'h3533;
  LUT4 decode_RS1_24_s4 (
    .F(decode_RS1_24_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[24]),
    .I1(_zz_RegFilePlugin_regFile_port0[24]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_24_s4.INIT=16'h3533;
  LUT4 decode_RS1_23_s4 (
    .F(decode_RS1_23_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[23]),
    .I1(_zz_RegFilePlugin_regFile_port0[23]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_23_s4.INIT=16'h3533;
  LUT4 decode_RS1_22_s4 (
    .F(decode_RS1_22_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[22]),
    .I1(_zz_RegFilePlugin_regFile_port0[22]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_22_s4.INIT=16'h3533;
  LUT4 decode_RS1_21_s4 (
    .F(decode_RS1_21_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[21]),
    .I1(_zz_RegFilePlugin_regFile_port0[21]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_21_s4.INIT=16'h3533;
  LUT4 decode_RS1_20_s4 (
    .F(decode_RS1_20_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[20]),
    .I1(_zz_RegFilePlugin_regFile_port0[20]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_20_s4.INIT=16'h3533;
  LUT4 decode_RS1_19_s4 (
    .F(decode_RS1_19_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[19]),
    .I1(_zz_RegFilePlugin_regFile_port0[19]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_19_s4.INIT=16'h3533;
  LUT4 decode_RS1_18_s4 (
    .F(decode_RS1_18_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[18]),
    .I1(_zz_RegFilePlugin_regFile_port0[18]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_18_s4.INIT=16'h3533;
  LUT4 decode_RS1_17_s4 (
    .F(decode_RS1_17_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[17]),
    .I1(_zz_RegFilePlugin_regFile_port0[17]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_17_s4.INIT=16'h3533;
  LUT4 decode_RS1_16_s4 (
    .F(decode_RS1_16_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[16]),
    .I1(_zz_RegFilePlugin_regFile_port0[16]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_16_s4.INIT=16'h3533;
  LUT4 decode_RS1_15_s4 (
    .F(decode_RS1_15_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[15]),
    .I1(_zz_RegFilePlugin_regFile_port0[15]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_15_s4.INIT=16'h3533;
  LUT4 decode_RS1_14_s4 (
    .F(decode_RS1_14_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[14]),
    .I1(_zz_RegFilePlugin_regFile_port0[14]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_14_s4.INIT=16'h3533;
  LUT4 decode_RS1_13_s4 (
    .F(decode_RS1_13_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[13]),
    .I1(_zz_RegFilePlugin_regFile_port0[13]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_13_s4.INIT=16'h3533;
  LUT4 decode_RS1_12_s4 (
    .F(decode_RS1_12_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[12]),
    .I1(_zz_RegFilePlugin_regFile_port0[12]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_12_s4.INIT=16'h3533;
  LUT4 decode_RS1_11_s4 (
    .F(decode_RS1_11_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[11]),
    .I1(_zz_RegFilePlugin_regFile_port0[11]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_11_s4.INIT=16'h3533;
  LUT4 decode_RS1_10_s4 (
    .F(decode_RS1_10_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[10]),
    .I1(_zz_RegFilePlugin_regFile_port0[10]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_10_s4.INIT=16'h3533;
  LUT4 decode_RS1_9_s4 (
    .F(decode_RS1_9_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[9]),
    .I1(_zz_RegFilePlugin_regFile_port0[9]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_9_s4.INIT=16'h3533;
  LUT4 decode_RS1_8_s4 (
    .F(decode_RS1_8_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[8]),
    .I1(_zz_RegFilePlugin_regFile_port0[8]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_8_s4.INIT=16'h3533;
  LUT4 decode_RS1_7_s4 (
    .F(decode_RS1_7_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[7]),
    .I1(_zz_RegFilePlugin_regFile_port0[7]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_7_s4.INIT=16'h3533;
  LUT4 decode_RS1_6_s4 (
    .F(decode_RS1_6_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[6]),
    .I1(_zz_RegFilePlugin_regFile_port0[6]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_6_s4.INIT=16'h3533;
  LUT4 decode_RS1_5_s4 (
    .F(decode_RS1_5_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[5]),
    .I1(_zz_RegFilePlugin_regFile_port0[5]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_5_s4.INIT=16'h3533;
  LUT4 decode_RS1_4_s4 (
    .F(decode_RS1_4_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[4]),
    .I1(_zz_RegFilePlugin_regFile_port0[4]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_4_s4.INIT=16'h3533;
  LUT4 decode_RS1_3_s4 (
    .F(decode_RS1_3_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[3]),
    .I1(_zz_RegFilePlugin_regFile_port0[3]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_3_s4.INIT=16'h3533;
  LUT4 decode_RS1_2_s4 (
    .F(decode_RS1_2_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[2]),
    .I1(_zz_RegFilePlugin_regFile_port0[2]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_2_s4.INIT=16'h3533;
  LUT4 decode_RS1_1_s4 (
    .F(decode_RS1_1_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[1]),
    .I1(_zz_RegFilePlugin_regFile_port0[1]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_1_s4.INIT=16'h3533;
  LUT4 decode_RS1_0_s4 (
    .F(decode_RS1_0_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[0]),
    .I1(_zz_RegFilePlugin_regFile_port0[0]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_0_s4.INIT=16'h3533;
  LUT3 _zz_decode_RS2_1_31_s3 (
    .F(_zz_decode_RS2_1_31_6),
    .I0(execute_to_memory_SHIFT_RIGHT[0]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[31]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_31_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_30_s3 (
    .F(_zz_decode_RS2_1_30_6),
    .I0(execute_to_memory_SHIFT_RIGHT[1]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[30]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_30_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_29_s3 (
    .F(_zz_decode_RS2_1_29_6),
    .I0(execute_to_memory_SHIFT_RIGHT[2]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[29]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_29_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_28_s3 (
    .F(_zz_decode_RS2_1_28_6),
    .I0(execute_to_memory_SHIFT_RIGHT[3]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[28]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_28_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_27_s3 (
    .F(_zz_decode_RS2_1_27_6),
    .I0(execute_to_memory_SHIFT_RIGHT[4]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[27]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_27_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_26_s3 (
    .F(_zz_decode_RS2_1_26_6),
    .I0(execute_to_memory_SHIFT_RIGHT[5]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[26]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_26_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_25_s3 (
    .F(_zz_decode_RS2_1_25_6),
    .I0(execute_to_memory_SHIFT_RIGHT[6]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[25]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_25_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_24_s3 (
    .F(_zz_decode_RS2_1_24_6),
    .I0(execute_to_memory_SHIFT_RIGHT[7]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[24]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_24_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_23_s3 (
    .F(_zz_decode_RS2_1_23_6),
    .I0(execute_to_memory_SHIFT_RIGHT[8]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[23]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_23_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_22_s3 (
    .F(_zz_decode_RS2_1_22_6),
    .I0(execute_to_memory_SHIFT_RIGHT[9]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[22]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_22_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_21_s3 (
    .F(_zz_decode_RS2_1_21_6),
    .I0(execute_to_memory_SHIFT_RIGHT[10]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[21]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_21_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_20_s3 (
    .F(_zz_decode_RS2_1_20_6),
    .I0(execute_to_memory_SHIFT_RIGHT[11]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[20]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_20_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_19_s3 (
    .F(_zz_decode_RS2_1_19_6),
    .I0(execute_to_memory_SHIFT_RIGHT[12]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[19]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_19_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_18_s3 (
    .F(_zz_decode_RS2_1_18_6),
    .I0(execute_to_memory_SHIFT_RIGHT[13]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[18]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_18_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_17_s3 (
    .F(_zz_decode_RS2_1_17_6),
    .I0(execute_to_memory_SHIFT_RIGHT[14]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[17]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_17_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_16_s3 (
    .F(_zz_decode_RS2_1_16_6),
    .I0(execute_to_memory_SHIFT_RIGHT[15]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[16]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_16_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_15_s3 (
    .F(_zz_decode_RS2_1_15_6),
    .I0(execute_to_memory_SHIFT_RIGHT[16]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[15]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_15_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_14_s3 (
    .F(_zz_decode_RS2_1_14_6),
    .I0(execute_to_memory_SHIFT_RIGHT[17]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[14]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_14_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_13_s3 (
    .F(_zz_decode_RS2_1_13_6),
    .I0(execute_to_memory_SHIFT_RIGHT[18]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[13]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_13_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_12_s3 (
    .F(_zz_decode_RS2_1_12_6),
    .I0(execute_to_memory_SHIFT_RIGHT[19]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[12]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_12_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_11_s3 (
    .F(_zz_decode_RS2_1_11_6),
    .I0(execute_to_memory_SHIFT_RIGHT[20]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[11]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_11_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_10_s3 (
    .F(_zz_decode_RS2_1_10_6),
    .I0(execute_to_memory_SHIFT_RIGHT[21]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[10]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_10_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_9_s3 (
    .F(_zz_decode_RS2_1_9_6),
    .I0(execute_to_memory_SHIFT_RIGHT[22]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[9]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_9_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_8_s3 (
    .F(_zz_decode_RS2_1_8_6),
    .I0(execute_to_memory_SHIFT_RIGHT[23]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[8]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_8_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_7_s3 (
    .F(_zz_decode_RS2_1_7_6),
    .I0(execute_to_memory_SHIFT_RIGHT[24]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[7]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_7_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_6_s3 (
    .F(_zz_decode_RS2_1_6_6),
    .I0(execute_to_memory_SHIFT_RIGHT[25]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[6]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_6_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_5_s3 (
    .F(_zz_decode_RS2_1_5_6),
    .I0(execute_to_memory_SHIFT_RIGHT[26]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[5]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_5_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_4_s3 (
    .F(_zz_decode_RS2_1_4_6),
    .I0(execute_to_memory_SHIFT_RIGHT[27]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[4]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_4_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_3_s3 (
    .F(_zz_decode_RS2_1_3_6),
    .I0(execute_to_memory_SHIFT_RIGHT[28]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[3]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_3_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_2_s3 (
    .F(_zz_decode_RS2_1_2_6),
    .I0(execute_to_memory_SHIFT_RIGHT[29]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[2]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_2_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_1_s3 (
    .F(_zz_decode_RS2_1_1_6),
    .I0(execute_to_memory_SHIFT_RIGHT[30]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[1]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_1_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_0_s3 (
    .F(_zz_decode_RS2_1_0_6),
    .I0(execute_to_memory_SHIFT_RIGHT[31]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[0]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_0_s3.INIT=8'h53;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s6 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_9),
    .I0(n14918_3),
    .I1(decode_INSTRUCTION_ANTICIPATED_24_12),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_13),
    .I3(_zz__zz_decode_IS_RS2_SIGNED_86) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s6.INIT=16'h00F4;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s7 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_10),
    .I0(n14912_3),
    .I1(decode_INSTRUCTION_ANTICIPATED_24_12),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_14),
    .I3(decode_INSTRUCTION_ANTICIPATED_24_15) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s7.INIT=16'h00F4;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s8 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_11),
    .I0(decode_to_execute_ENV_CTRL[1]),
    .I1(decode_to_execute_ENV_CTRL[0]),
    .I2(execute_arbitration_isValid),
    .I3(n17845_7) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s8.INIT=16'h00BF;
  LUT3 _zz_decode_RS2_2_31_s5 (
    .F(_zz_decode_RS2_2_31_8),
    .I0(stageB_dataReadRsp_0[31]),
    .I1(dBusWishbone_DAT_MISO_regNext[31]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_31_s5.INIT=8'h35;
  LUT4 _zz_decode_RS2_2_31_s6 (
    .F(_zz_decode_RS2_2_31_9),
    .I0(_zz_decode_RS2_2_15_8),
    .I1(_zz_decode_RS2_2_31_8),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(_zz_decode_RS2_2_31_10) 
);
defparam _zz_decode_RS2_2_31_s6.INIT=16'h3500;
  LUT3 _zz_decode_RS2_2_30_s4 (
    .F(_zz_decode_RS2_2_30_7),
    .I0(stageB_dataReadRsp_0[30]),
    .I1(dBusWishbone_DAT_MISO_regNext[30]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_30_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_29_s4 (
    .F(_zz_decode_RS2_2_29_7),
    .I0(stageB_dataReadRsp_0[29]),
    .I1(dBusWishbone_DAT_MISO_regNext[29]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_29_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_28_s4 (
    .F(_zz_decode_RS2_2_28_7),
    .I0(stageB_dataReadRsp_0[28]),
    .I1(dBusWishbone_DAT_MISO_regNext[28]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_28_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_27_s4 (
    .F(_zz_decode_RS2_2_27_7),
    .I0(stageB_dataReadRsp_0[27]),
    .I1(dBusWishbone_DAT_MISO_regNext[27]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_27_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_26_s4 (
    .F(_zz_decode_RS2_2_26_7),
    .I0(stageB_dataReadRsp_0[26]),
    .I1(dBusWishbone_DAT_MISO_regNext[26]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_26_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_25_s4 (
    .F(_zz_decode_RS2_2_25_7),
    .I0(stageB_dataReadRsp_0[25]),
    .I1(dBusWishbone_DAT_MISO_regNext[25]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_25_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_24_s4 (
    .F(_zz_decode_RS2_2_24_7),
    .I0(stageB_dataReadRsp_0[24]),
    .I1(dBusWishbone_DAT_MISO_regNext[24]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_24_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_23_s4 (
    .F(_zz_decode_RS2_2_23_7),
    .I0(stageB_dataReadRsp_0[23]),
    .I1(dBusWishbone_DAT_MISO_regNext[23]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_23_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_22_s4 (
    .F(_zz_decode_RS2_2_22_7),
    .I0(stageB_dataReadRsp_0[22]),
    .I1(dBusWishbone_DAT_MISO_regNext[22]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_22_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_21_s4 (
    .F(_zz_decode_RS2_2_21_7),
    .I0(stageB_dataReadRsp_0[21]),
    .I1(dBusWishbone_DAT_MISO_regNext[21]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_21_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_20_s4 (
    .F(_zz_decode_RS2_2_20_7),
    .I0(stageB_dataReadRsp_0[20]),
    .I1(dBusWishbone_DAT_MISO_regNext[20]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_20_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_19_s4 (
    .F(_zz_decode_RS2_2_19_7),
    .I0(stageB_dataReadRsp_0[19]),
    .I1(dBusWishbone_DAT_MISO_regNext[19]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_19_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_18_s4 (
    .F(_zz_decode_RS2_2_18_7),
    .I0(stageB_dataReadRsp_0[18]),
    .I1(dBusWishbone_DAT_MISO_regNext[18]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_18_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_17_s4 (
    .F(_zz_decode_RS2_2_17_7),
    .I0(stageB_dataReadRsp_0[17]),
    .I1(dBusWishbone_DAT_MISO_regNext[17]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_17_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_16_s4 (
    .F(_zz_decode_RS2_2_16_7),
    .I0(stageB_dataReadRsp_0[16]),
    .I1(dBusWishbone_DAT_MISO_regNext[16]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_16_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_15_s5 (
    .F(_zz_decode_RS2_2_15_8),
    .I0(stageB_dataReadRsp_0[15]),
    .I1(dBusWishbone_DAT_MISO_regNext[15]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_15_s5.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_14_s4 (
    .F(_zz_decode_RS2_2_14_7),
    .I0(stageB_dataReadRsp_0[14]),
    .I1(dBusWishbone_DAT_MISO_regNext[14]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_14_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_13_s4 (
    .F(_zz_decode_RS2_2_13_7),
    .I0(stageB_dataReadRsp_0[13]),
    .I1(dBusWishbone_DAT_MISO_regNext[13]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_13_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_12_s4 (
    .F(_zz_decode_RS2_2_12_7),
    .I0(stageB_dataReadRsp_0[12]),
    .I1(dBusWishbone_DAT_MISO_regNext[12]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_12_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_11_s4 (
    .F(_zz_decode_RS2_2_11_7),
    .I0(stageB_dataReadRsp_0[11]),
    .I1(dBusWishbone_DAT_MISO_regNext[11]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_11_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_10_s4 (
    .F(_zz_decode_RS2_2_10_7),
    .I0(stageB_dataReadRsp_0[10]),
    .I1(dBusWishbone_DAT_MISO_regNext[10]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_10_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_9_s4 (
    .F(_zz_decode_RS2_2_9_7),
    .I0(stageB_dataReadRsp_0[9]),
    .I1(dBusWishbone_DAT_MISO_regNext[9]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_9_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_2_7_s4 (
    .F(_zz_decode_RS2_2_7_7),
    .I0(_zz_decode_RS2_2_23_7),
    .I1(_zz_decode_RS2_2_7_8),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_7_s4.INIT=16'hF503;
  LUT4 _zz_decode_RS2_2_6_s4 (
    .F(_zz_decode_RS2_2_6_7),
    .I0(_zz_decode_RS2_2_22_7),
    .I1(_zz_decode_RS2_2_6_8),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_6_s4.INIT=16'hF503;
  LUT4 _zz_decode_RS2_2_5_s4 (
    .F(_zz_decode_RS2_2_5_7),
    .I0(_zz_decode_RS2_2_21_7),
    .I1(_zz_decode_RS2_2_5_8),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_5_s4.INIT=16'hFA0C;
  LUT4 _zz_decode_RS2_2_4_s4 (
    .F(_zz_decode_RS2_2_4_7),
    .I0(_zz_decode_RS2_2_20_7),
    .I1(_zz_decode_RS2_2_4_8),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_4_s4.INIT=16'hFA0C;
  LUT4 _zz_decode_RS2_2_3_s4 (
    .F(_zz_decode_RS2_2_3_7),
    .I0(_zz_decode_RS2_2_19_7),
    .I1(_zz_decode_RS2_2_3_8),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_3_s4.INIT=16'hFA0C;
  LUT4 _zz_decode_RS2_2_2_s4 (
    .F(_zz_decode_RS2_2_2_7),
    .I0(_zz_decode_RS2_2_18_7),
    .I1(_zz_decode_RS2_2_2_8),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_2_s4.INIT=16'hFA0C;
  LUT4 _zz_decode_RS2_2_1_s5 (
    .F(_zz_decode_RS2_2_1_8),
    .I0(dBusWishbone_DAT_MISO_regNext[1]),
    .I1(stageB_dataReadRsp_0[1]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_1_s5.INIT=16'hFA0C;
  LUT4 _zz_decode_RS2_2_0_s5 (
    .F(_zz_decode_RS2_2_0_8),
    .I0(dBusWishbone_DAT_MISO_regNext[0]),
    .I1(stageB_dataReadRsp_0[0]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_0_s5.INIT=16'hF503;
  LUT4 _zz_decode_RS2_2_0_s6 (
    .F(_zz_decode_RS2_2_0_9),
    .I0(dBusWishbone_DAT_MISO_regNext[8]),
    .I1(stageB_dataReadRsp_0[8]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_0_s6.INIT=16'hF503;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_31_12),
    .I0(CsrPlugin_mepc[31]),
    .I1(CsrPlugin_mtvec_base[29]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s9.INIT=16'h3500;
  LUT3 IBusCachedPlugin_fetchPc_pc_31_s10 (
    .F(IBusCachedPlugin_fetchPc_pc_31_13),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(n13040_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s10.INIT=8'h35;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_29_8),
    .I0(CsrPlugin_mepc[29]),
    .I1(CsrPlugin_mtvec_base[27]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s5.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_28_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_28_8),
    .I0(CsrPlugin_mepc[28]),
    .I1(CsrPlugin_mtvec_base[26]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s5.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_27_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_27_8),
    .I0(CsrPlugin_mepc[27]),
    .I1(CsrPlugin_mtvec_base[25]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s5.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_26_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_26_8),
    .I0(CsrPlugin_mepc[26]),
    .I1(CsrPlugin_mtvec_base[24]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s5.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_25_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_25_8),
    .I0(CsrPlugin_mepc[25]),
    .I1(CsrPlugin_mtvec_base[23]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s5.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_24_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_24_8),
    .I0(CsrPlugin_mepc[24]),
    .I1(CsrPlugin_mtvec_base[22]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s5.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_23_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_23_8),
    .I0(CsrPlugin_mepc[23]),
    .I1(CsrPlugin_mtvec_base[21]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s5.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_22_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_22_8),
    .I0(CsrPlugin_mepc[22]),
    .I1(CsrPlugin_mtvec_base[20]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s5.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_21_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_21_8),
    .I0(CsrPlugin_mepc[21]),
    .I1(CsrPlugin_mtvec_base[19]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s5.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_20_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_20_8),
    .I0(CsrPlugin_mepc[20]),
    .I1(CsrPlugin_mtvec_base[18]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s5.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_19_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_19_8),
    .I0(CsrPlugin_mepc[19]),
    .I1(CsrPlugin_mtvec_base[17]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s5.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_18_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_18_8),
    .I0(CsrPlugin_mepc[18]),
    .I1(CsrPlugin_mtvec_base[16]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s5.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_17_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_17_8),
    .I0(CsrPlugin_mepc[17]),
    .I1(CsrPlugin_mtvec_base[15]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s5.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_13_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_13_8),
    .I0(CsrPlugin_mepc[13]),
    .I1(CsrPlugin_mtvec_base[11]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s5.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_12_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_12_8),
    .I0(CsrPlugin_mepc[12]),
    .I1(CsrPlugin_mtvec_base[10]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s5.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_11_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_11_12),
    .I0(CsrPlugin_mepc[11]),
    .I1(CsrPlugin_mtvec_base[9]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s9.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_10_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_10_12),
    .I0(CsrPlugin_mepc[10]),
    .I1(CsrPlugin_mtvec_base[8]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s9.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_9_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_9_12),
    .I0(CsrPlugin_mepc[9]),
    .I1(CsrPlugin_mtvec_base[7]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s9.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_8_12),
    .I0(CsrPlugin_mepc[8]),
    .I1(CsrPlugin_mtvec_base[6]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s9.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_7_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_7_12),
    .I0(CsrPlugin_mepc[7]),
    .I1(CsrPlugin_mtvec_base[5]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s9.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_6_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_6_12),
    .I0(CsrPlugin_mepc[6]),
    .I1(CsrPlugin_mtvec_base[4]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s9.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_5_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_5_12),
    .I0(CsrPlugin_mepc[5]),
    .I1(CsrPlugin_mtvec_base[3]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s9.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_4_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_4_10),
    .I0(CsrPlugin_mepc[4]),
    .I1(CsrPlugin_mtvec_base[2]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s7.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_3_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_3_10),
    .I0(CsrPlugin_mepc[3]),
    .I1(CsrPlugin_mtvec_base[1]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s7.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_2_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_2_9),
    .I0(CsrPlugin_mepc[2]),
    .I1(CsrPlugin_mtvec_base[0]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s6.INIT=16'h3500;
  LUT4 n19646_s7 (
    .F(n19646_10),
    .I0(execute_RS2[19]),
    .I1(execute_RS2[3]),
    .I2(execute_RS2[18]),
    .I3(execute_RS2[2]) 
);
defparam n19646_s7.INIT=16'h0001;
  LUT4 n19646_s8 (
    .F(n19646_11),
    .I0(execute_RS2[21]),
    .I1(execute_RS2[5]),
    .I2(execute_RS2[20]),
    .I3(execute_RS2[4]) 
);
defparam n19646_s8.INIT=16'h0001;
  LUT4 n19646_s9 (
    .F(n19646_12),
    .I0(execute_RS2[31]),
    .I1(execute_RS2[30]),
    .I2(execute_RS2[29]),
    .I3(execute_RS2[28]) 
);
defparam n19646_s9.INIT=16'h0001;
  LUT4 n19646_s10 (
    .F(n19646_13),
    .I0(execute_RS2[27]),
    .I1(execute_RS2[26]),
    .I2(execute_RS2[25]),
    .I3(execute_RS2[24]) 
);
defparam n19646_s10.INIT=16'h0001;
  LUT4 _zz_execute_SHIFT_RIGHT_1_6_s6 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_9),
    .I0(n25_3),
    .I1(n29_3),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s6.INIT=16'hC0AF;
  LUT4 _zz_execute_SHIFT_RIGHT_1_6_s7 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_10),
    .I0(n9_3),
    .I1(n13_3),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s7.INIT=16'h305F;
  LUT4 _zz_execute_SHIFT_RIGHT_1_6_s8 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_11),
    .I0(n17_3),
    .I1(n21_3),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s8.INIT=16'hC0AF;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s6 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_9),
    .I0(n22_3),
    .I1(n20_3),
    .I2(_zz_execute_SRC2_4_0[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s6.INIT=8'h53;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s7 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_10),
    .I0(n26_3),
    .I1(n24_3),
    .I2(_zz_execute_SRC2_4_0[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s7.INIT=8'h53;
  LUT3 _zz_execute_SHIFT_RIGHT_1_8_s6 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_9),
    .I0(n15_3),
    .I1(n13_3),
    .I2(_zz_execute_SRC2_4_0[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s6.INIT=8'h53;
  LUT3 _zz_execute_SHIFT_RIGHT_1_8_s7 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_10),
    .I0(n19_3),
    .I1(n17_3),
    .I2(_zz_execute_SRC2_4_0[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s7.INIT=8'h53;
  LUT3 _zz_execute_SHIFT_RIGHT_1_8_s8 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_11),
    .I0(n23_3),
    .I1(n21_3),
    .I2(_zz_execute_SRC2_4_0[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s8.INIT=8'h53;
  LUT3 _zz_execute_SHIFT_RIGHT_1_9_s7 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_10),
    .I0(execute_FullBarrelShifterPlugin_reversed[16]),
    .I1(execute_FullBarrelShifterPlugin_reversed[15]),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s7.INIT=8'h53;
  LUT3 _zz_execute_SHIFT_RIGHT_1_9_s8 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_11),
    .I0(n20_3),
    .I1(n18_3),
    .I2(_zz_execute_SRC2_4_0[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s8.INIT=8'h53;
  LUT3 _zz_execute_SHIFT_RIGHT_1_9_s9 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_12),
    .I0(n24_3),
    .I1(n22_3),
    .I2(_zz_execute_SRC2_4_0[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s9.INIT=8'h53;
  LUT4 _zz_execute_SHIFT_RIGHT_1_10_s5 (
    .F(_zz_execute_SHIFT_RIGHT_1_10_8),
    .I0(n13_3),
    .I1(n17_3),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_10_s5.INIT=16'h305F;
  LUT4 _zz_execute_SHIFT_RIGHT_1_10_s6 (
    .F(_zz_execute_SHIFT_RIGHT_1_10_9),
    .I0(n21_3),
    .I1(n25_3),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_10_s6.INIT=16'h305F;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s6 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_11),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[2]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s6.INIT=16'h00F4;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s7 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_12),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_13),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I2(n20599_8),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_14) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s7.INIT=16'hEF00;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s489 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_587),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_591),
    .I1(_zz_execute_SRC1_0[28]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_592),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_593) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s489.INIT=16'h000B;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s490 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_588),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_586),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_594),
    .I3(_zz_execute_SRC1_1_9) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s490.INIT=16'h0E00;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s491 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_589),
    .I0(n14757_38),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_680) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s491.INIT=16'hEFF7;
  LUT4 _zz_execute_SHIFT_RIGHT_1_2_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_2_9),
    .I0(n5_3),
    .I1(n9_3),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_2_s2.INIT=16'h305F;
  LUT4 _zz_decode_RS2_3_s7 (
    .F(_zz_decode_RS2_3_10),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[3]),
    .I2(CsrPlugin_mepc[3]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_3_s7.INIT=16'h0777;
  LUT3 decode_INSTRUCTION_ANTICIPATED_24_s9 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_12),
    .I0(execute_to_memory_BYPASSABLE_MEMORY_STAGE),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_REGFILE_WRITE_VALID) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s9.INIT=8'h40;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s10 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_13),
    .I0(decode_to_execute_BYPASSABLE_EXECUTE_STAGE),
    .I1(n14933_3),
    .I2(decode_to_execute_REGFILE_WRITE_VALID),
    .I3(execute_arbitration_isValid) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s10.INIT=16'h1000;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s11 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_14),
    .I0(decode_to_execute_BYPASSABLE_EXECUTE_STAGE),
    .I1(n14927_3),
    .I2(decode_to_execute_REGFILE_WRITE_VALID),
    .I3(execute_arbitration_isValid) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s11.INIT=16'h1000;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s12 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_15),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_16),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[4]) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s12.INIT=16'hCF0A;
  LUT3 _zz_decode_RS2_2_31_s7 (
    .F(_zz_decode_RS2_2_31_10),
    .I0(memory_to_writeBack_INSTRUCTION[14]),
    .I1(stageB_request_size[1]),
    .I2(stageB_request_size[0]) 
);
defparam _zz_decode_RS2_2_31_s7.INIT=8'h10;
  LUT3 _zz_decode_RS2_2_7_s5 (
    .F(_zz_decode_RS2_2_7_8),
    .I0(stageB_dataReadRsp_0[7]),
    .I1(dBusWishbone_DAT_MISO_regNext[7]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_7_s5.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_6_s5 (
    .F(_zz_decode_RS2_2_6_8),
    .I0(stageB_dataReadRsp_0[6]),
    .I1(dBusWishbone_DAT_MISO_regNext[6]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_6_s5.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_5_s5 (
    .F(_zz_decode_RS2_2_5_8),
    .I0(stageB_dataReadRsp_0[5]),
    .I1(dBusWishbone_DAT_MISO_regNext[5]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_5_s5.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_4_s5 (
    .F(_zz_decode_RS2_2_4_8),
    .I0(stageB_dataReadRsp_0[4]),
    .I1(dBusWishbone_DAT_MISO_regNext[4]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_4_s5.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_3_s5 (
    .F(_zz_decode_RS2_2_3_8),
    .I0(stageB_dataReadRsp_0[3]),
    .I1(dBusWishbone_DAT_MISO_regNext[3]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_3_s5.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_2_s5 (
    .F(_zz_decode_RS2_2_2_8),
    .I0(stageB_dataReadRsp_0[2]),
    .I1(dBusWishbone_DAT_MISO_regNext[2]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_2_s5.INIT=8'h35;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s8 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_13),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_15),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_16),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_17),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_18) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s8.INIT=16'h001F;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s9 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_14),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_19),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_20) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s9.INIT=16'hEF00;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s493 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_591),
    .I0(_zz_execute_SHIFT_RIGHT_1_28_4),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_585),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_662),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s493.INIT=16'h0F77;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s494 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_592),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_596),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_597),
    .I2(_zz_execute_SRC1_3_9),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_598) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s494.INIT=16'hEEF0;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s495 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_593),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_586),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_599),
    .I3(_zz_execute_SRC1_2) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s495.INIT=16'h8300;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s496 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_594),
    .I0(_zz_execute_SHIFT_RIGHT_1_28_4),
    .I1(_zz_execute_SRC2_4_0[1]),
    .I2(n14757_38),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s496.INIT=16'hDFF3;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s13 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_16),
    .I0(_zz__zz_decode_IS_RS2_SIGNED_3_0_6),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[14]) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s13.INIT=16'h3307;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s10 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_15),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_21),
    .I3(n20616_9) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s10.INIT=16'h1000;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s11 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_16),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I3(n20622_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s11.INIT=16'h4000;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s12 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_17),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_22),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I2(n20176_5),
    .I3(decode_REGFILE_WRITE_VALID_6) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s12.INIT=16'h8000;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s13 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_18),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_23),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_24),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[28]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s13.INIT=16'h000E;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s14 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_19),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_25),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_26),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[2]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s14.INIT=16'h1003;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s15 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_20),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_27),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_28),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_29) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s15.INIT=16'hB0BB;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s498 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_596),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_600),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_670),
    .I2(n14757_38),
    .I3(_zz_execute_SRC1_0[27]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s498.INIT=16'hAC00;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s499 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_597),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_602),
    .I1(_zz_execute_SRC1_4_9),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_603) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s499.INIT=8'hAC;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s500 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_598),
    .I0(_zz_execute_SHIFT_RIGHT_1_28_4),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_585),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_662),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s500.INIT=16'h770F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s501 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_599),
    .I0(_zz_execute_SHIFT_RIGHT_1_28_4),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s501.INIT=16'h133F;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s16 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_21),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[28]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s16.INIT=16'h4001;
  LUT3 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s17 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_22),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_30) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s17.INIT=8'h40;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s18 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_23),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_35),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_86),
    .I3(_zz__zz_decode_IS_RS2_SIGNED_15_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s18.INIT=16'h0D00;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s19 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_24),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I3(_zz__zz_decode_IS_RS2_SIGNED_15_7) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s19.INIT=16'h0D00;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s20 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_25),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_32),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[14]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s20.INIT=16'hBF00;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s21 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_26),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[5]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s21.INIT=16'hEEF0;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s22 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_27),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[2]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s22.INIT=16'hCFF1;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s23 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_28),
    .I0(_zz__zz_decode_IS_RS2_SIGNED_3_0_6),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[5]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s23.INIT=16'h7000;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s24 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_29),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_33) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s24.INIT=16'h0001;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s502 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_600),
    .I0(_zz_execute_SRC2_4_0[2]),
    .I1(_zz_execute_SRC2_4_0[3]),
    .I2(_zz_execute_SRC2_4_0[4]),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_585) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s502.INIT=16'h4000;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s504 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_602),
    .I0(_zz_execute_SRC1_0[26]),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_605),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_606) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s504.INIT=8'hCA;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s505 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_603),
    .I0(_zz_execute_SHIFT_RIGHT_1_15_5),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_604),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_600),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s505.INIT=16'h770F;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s25 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_30),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[4]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s25.INIT=16'h0100;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s27 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_32),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[23]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s27.INIT=16'h0001;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s28 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_33),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s28.INIT=16'hBBF0;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s506 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_604),
    .I0(_zz_execute_SRC2_4_0[4]),
    .I1(_zz_execute_SRC2_4_0[3]),
    .I2(_zz_execute_SRC2_4_0[2]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s506.INIT=8'h10;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s507 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_605),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_607),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_608),
    .I2(_zz_execute_SRC1_0[5]),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_609) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s507.INIT=16'hEEF0;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s508 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_606),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_610),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_604),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_611),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s508.INIT=16'h0F77;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s509 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_607),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_612),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_658),
    .I2(n14757_38),
    .I3(_zz_execute_SRC1_0[25]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s509.INIT=16'hAC00;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s510 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_608),
    .I0(_zz_execute_SRC1_0[6]),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_614),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_615) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s510.INIT=8'h3A;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s511 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_609),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_610),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_604),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_611),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s511.INIT=16'h770F;
  LUT2 execute_FullBarrelShifterPlugin_reversed_0_s512 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_610),
    .I0(_zz_execute_SRC2_4_0[1]),
    .I1(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s512.INIT=4'h4;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s513 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_611),
    .I0(_zz_execute_SRC2_4_0[2]),
    .I1(_zz_execute_SRC2_4_0[3]),
    .I2(_zz_execute_SRC2_4_0[4]),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_616) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s513.INIT=16'h4000;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s514 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_612),
    .I0(_zz_execute_SRC2_4_0[2]),
    .I1(_zz_execute_SRC2_4_0[3]),
    .I2(_zz_execute_SRC2_4_0[4]),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_610) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s514.INIT=16'h4000;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s516 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_614),
    .I0(_zz_execute_SRC1_0[23]),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_617),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_618),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_619) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s516.INIT=16'h5300;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s517 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_615),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_604),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_616),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_612),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s517.INIT=16'h770F;
  LUT2 execute_FullBarrelShifterPlugin_reversed_0_s518 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_616),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(_zz_execute_SRC2_4_0[1]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s518.INIT=4'h4;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s519 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_617),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_620),
    .I1(_zz_execute_SRC1_0[8]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_621) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s519.INIT=8'h5C;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s520 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_618),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_622),
    .I1(_zz_execute_SRC2_4_0[1]),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(_zz_execute_SRC2_4_0[4]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s520.INIT=16'h4001;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s521 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_619),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_623),
    .I1(_zz_execute_SRC1_0[24]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_624),
    .I3(_zz_execute_SRC1_0[7]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s521.INIT=16'hB0BB;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s522 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_620),
    .I0(_zz_execute_SRC1_0[22]),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_625),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_622),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_678) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s522.INIT=16'h3331;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s523 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_621),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_627),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_628),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(_zz_execute_SRC2_4_0[1]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s523.INIT=16'h3FF5;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s524 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_622),
    .I0(_zz_execute_SRC2_4_0[4]),
    .I1(_zz_execute_SRC2_4_0[2]),
    .I2(n14757_38),
    .I3(_zz_execute_SRC2_4_0[3]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s524.INIT=16'hFE7F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s525 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_623),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_585),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_604),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_629),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s525.INIT=16'h0F77;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s526 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_624),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_585),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_604),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_629),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s526.INIT=16'h770F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s527 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_625),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_630),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_631),
    .I2(_zz_execute_SRC1_0[9]),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_632) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s527.INIT=16'hBBF0;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s529 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_627),
    .I0(_zz_execute_SRC2_4_0[4]),
    .I1(_zz_execute_SRC2_4_0[2]),
    .I2(_zz_execute_SRC2_4_0[3]),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s529.INIT=16'h1000;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s530 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_628),
    .I0(_zz_execute_SRC2_4_0[3]),
    .I1(n14757_38),
    .I2(_zz_execute_SRC2_4_0[2]),
    .I3(_zz_execute_SRC2_4_0[4]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s530.INIT=16'h1000;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s531 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_629),
    .I0(_zz_execute_SRC2_4_0[2]),
    .I1(_zz_execute_SRC2_4_0[3]),
    .I2(_zz_execute_SRC2_4_0[4]),
    .I3(_zz_execute_SHIFT_RIGHT_1_15_5) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s531.INIT=16'h4000;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s532 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_630),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_633),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_634),
    .I2(_zz_execute_SRC1_0[18]),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_635) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s532.INIT=16'hF0EE;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s533 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_631),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_622),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_636),
    .I2(_zz_execute_SRC1_0[21]),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_637) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s533.INIT=16'hEF00;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s534 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_632),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_627),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_628),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s534.INIT=16'hF53F;
  LUT2 execute_FullBarrelShifterPlugin_reversed_0_s535 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_633),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_638),
    .I1(_zz_execute_SRC1_0[13]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s535.INIT=4'h4;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s536 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_634),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_639),
    .I1(_zz_execute_SRC1_0[17]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_640) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s536.INIT=8'hC5;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s537 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_635),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_641),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_660),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_678),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s537.INIT=16'h0C0A;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s538 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_636),
    .I0(_zz_execute_SRC2_4_0[4]),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(_zz_execute_SRC2_4_0[1]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s538.INIT=8'hE7;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s539 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_637),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_643),
    .I1(_zz_execute_SRC1_0[12]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_644),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_645) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s539.INIT=16'h0B00;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s540 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_638),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_641),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_660),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s540.INIT=16'hF53F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s541 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_639),
    .I0(_zz_execute_SRC1_0[14]),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_646),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_647),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_648) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s541.INIT=16'h000D;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s542 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_640),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_641),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_660),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_676),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s542.INIT=16'h0C0A;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s543 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_641),
    .I0(_zz_execute_SRC2_4_0[4]),
    .I1(_zz_execute_SRC2_4_0[3]),
    .I2(_zz_execute_SRC2_4_0[2]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s543.INIT=8'h40;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s545 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_643),
    .I0(_zz_execute_SHIFT_RIGHT_1_15_5),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_641),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_672),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s545.INIT=16'h770F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s546 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_644),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_672),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_668),
    .I2(n14757_38),
    .I3(_zz_execute_SRC1_0[19]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s546.INIT=16'hAC00;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s547 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_645),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_652),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_636),
    .I2(_zz_execute_SRC1_0[10]),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_653) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s547.INIT=16'h00EF;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s548 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_646),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_660),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_641),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s548.INIT=16'hF53F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s549 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_647),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_666),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_674),
    .I2(n14757_38),
    .I3(_zz_execute_SRC1_0[16]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s549.INIT=16'hCA00;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s550 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_648),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_674),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_666),
    .I2(n14757_38),
    .I3(_zz_execute_SRC1_0[15]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s550.INIT=16'hCA00;
  LUT2 execute_FullBarrelShifterPlugin_reversed_0_s554 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_652),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_627),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_628) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s554.INIT=4'h1;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s555 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_653),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_656),
    .I1(_zz_execute_SRC2_4_0[4]),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s555.INIT=16'h1004;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s558 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_656),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_652),
    .I1(_zz_execute_SRC1_0[11]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_622),
    .I3(_zz_execute_SRC1_0[20]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s558.INIT=16'hB0BB;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_2_s4 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_2),
    .I0(_zz__zz_decode_IS_RS2_SIGNED_42_12_4),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[4]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_2_s4.INIT=16'h0100;
  LUT4 _zz_memory_DivPlugin_div_result_3_3_s6 (
    .F(_zz_memory_DivPlugin_div_result_3_3_12),
    .I0(_zz_memory_DivPlugin_div_result_3_0_8),
    .I1(_zz_memory_DivPlugin_div_result_3_1_9),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(_zz_memory_DivPlugin_div_result_3_2_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_3_s6.INIT=16'h0040;
  LUT4 _zz_memory_DivPlugin_div_result_3_2_s6 (
    .F(_zz_memory_DivPlugin_div_result_3[2]),
    .I0(_zz_memory_DivPlugin_div_result_3_0_8),
    .I1(_zz_memory_DivPlugin_div_result_3_1_9),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(_zz_memory_DivPlugin_div_result_3_2_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_2_s6.INIT=16'h40BF;
  LUT3 _zz_memory_DivPlugin_div_result_3_4_s6 (
    .F(_zz_memory_DivPlugin_div_result_3[4]),
    .I0(_zz_memory_DivPlugin_div_result_3_3_12),
    .I1(_zz_memory_DivPlugin_div_result_3_3_10),
    .I2(_zz_memory_DivPlugin_div_result_3_4_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_4_s6.INIT=8'h2D;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_s2 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I0(io_mem_cmd_payload_size_2_6),
    .I1(dataCache_1_io_mem_cmd_payload_address[31]),
    .I2(stageB_request_wr),
    .I3(stageB_waysHitsBeforeInvalidate[0]) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_s2.INIT=16'h0002;
  LUT4 n24813_s1 (
    .F(n24813_5),
    .I0(n24749_4),
    .I1(memory_DivPlugin_div_counter_value[0]),
    .I2(memory_DivPlugin_div_counter_value[1]),
    .I3(when_MulDivIterativePlugin_l126_5) 
);
defparam n24813_s1.INIT=16'h0200;
  LUT4 n18009_s2 (
    .F(n18009_7),
    .I0(sys_rst),
    .I1(main_basesoc_reset_storage[0]),
    .I2(main_basesoc_reset_re),
    .I3(main_basesoc_reset_storage[1]) 
);
defparam n18009_s2.INIT=16'h0015;
  LUT4 n13040_s2 (
    .F(n13040_6),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I3(_zz__zz_decode_IS_RS2_SIGNED_9[24]) 
);
defparam n13040_s2.INIT=16'hEF00;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s559 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_658),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_604),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(_zz_execute_SRC2_4_0[1]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s559.INIT=8'h20;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s6 (
    .F(IBusCachedPlugin_fetchPc_output_fire_10),
    .I0(memory_to_writeBack_ENV_CTRL[1]),
    .I1(memory_to_writeBack_ENV_CTRL[0]),
    .I2(writeBack_arbitration_isValid),
    .I3(when_CsrPlugin_l1390) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s6.INIT=16'h00BF;
  LUT4 n19619_s6 (
    .F(n19619_11),
    .I0(n19619_9),
    .I1(execute_RS2[13]),
    .I2(execute_RS2[12]),
    .I3(n19625_8) 
);
defparam n19619_s6.INIT=16'h0200;
  LUT4 IBusCachedPlugin_fetchPc_pc_14_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_14_10),
    .I0(IBusCachedPlugin_fetchPc_pcReg[13]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[11]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[12]),
    .I3(IBusCachedPlugin_fetchPc_pc_11_11) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s6.INIT=16'h8000;
  LUT3 IBusCachedPlugin_fetchPc_pc_18_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_18_10),
    .I0(IBusCachedPlugin_fetchPc_pcReg[17]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[16]),
    .I2(IBusCachedPlugin_fetchPc_pc_16_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s6.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_19_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_19_10),
    .I0(IBusCachedPlugin_fetchPc_pcReg[17]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[18]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[16]),
    .I3(IBusCachedPlugin_fetchPc_pc_16_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s6.INIT=16'h8000;
  LUT3 IBusCachedPlugin_fetchPc_pc_4_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_4_12),
    .I0(IBusCachedPlugin_fetchPc_pcReg[3]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[2]),
    .I2(IBusCachedPlugin_fetchPc_inc) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s8.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_5_s10 (
    .F(IBusCachedPlugin_fetchPc_pc_5_14),
    .I0(IBusCachedPlugin_fetchPc_pcReg[3]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[4]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[2]),
    .I3(IBusCachedPlugin_fetchPc_inc) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s10.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_9_s10 (
    .F(IBusCachedPlugin_fetchPc_pc_9_14),
    .I0(IBusCachedPlugin_fetchPc_pcReg[8]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[6]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[7]),
    .I3(IBusCachedPlugin_fetchPc_pc_6_11) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s10.INIT=16'h8000;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_3_0_s5 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_3[0]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I1(_zz__zz_decode_IS_RS2_SIGNED_3_0_6),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_3_0_s5.INIT=16'h4000;
  LUT3 n17975_s1 (
    .F(n17975_5),
    .I0(main_basesoc_dbus_we),
    .I1(_zz_dBus_cmd_ready_4),
    .I2(main_basesoc_dbus_stb) 
);
defparam n17975_s1.INIT=8'h10;
  LUT4 n19633_s5 (
    .F(n19633_10),
    .I0(execute_RS2[3]),
    .I1(execute_RS2[2]),
    .I2(execute_RS2[1]),
    .I3(execute_RS2[0]) 
);
defparam n19633_s5.INIT=16'h0001;
  LUT4 n19635_s5 (
    .F(n19635_10),
    .I0(execute_RS2[1]),
    .I1(execute_RS2[0]),
    .I2(n19646_5),
    .I3(execute_RS2[2]) 
);
defparam n19635_s5.INIT=16'h1FE0;
  LUT4 n20622_s6 (
    .F(n20622_10),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[25]) 
);
defparam n20622_s6.INIT=16'h0001;
  LUT4 n20599_s6 (
    .F(n20599_10),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[25]) 
);
defparam n20599_s6.INIT=16'h0001;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s560 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_660),
    .I0(_zz_execute_SRC2_4_0[4]),
    .I1(_zz_execute_SRC2_4_0[3]),
    .I2(_zz_execute_SRC2_4_0[2]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s560.INIT=8'h02;
  LUT4 _zz_execute_SHIFT_RIGHT_1_13_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_13_8),
    .I0(_zz_execute_SHIFT_RIGHT_1_29_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4_0[3]),
    .I3(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_13_s4.INIT=16'h333A;
  LUT4 _zz_execute_SHIFT_RIGHT_1_12_s5 (
    .F(_zz_execute_SHIFT_RIGHT_1_12_9),
    .I0(_zz_execute_SHIFT_RIGHT_1_28_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4_0[3]),
    .I3(_zz_execute_SRC2_4_0[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s5.INIT=16'hCCCA;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s12 (
    .F(IBusCachedPlugin_fetchPc_pc_31_16),
    .I0(IBusCachedPlugin_fetchPc_pc_31_20),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_BRANCH_DO),
    .I3(memory_arbitration_isValid_11) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s12.INIT=16'hEA00;
  LUT4 execute_arbitration_isValid_s5 (
    .F(execute_arbitration_isValid_11),
    .I0(n18807_5),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_BRANCH_DO),
    .I3(n17865_6) 
);
defparam execute_arbitration_isValid_s5.INIT=16'h1500;
  LUT3 n18877_s4 (
    .F(n18877_8),
    .I0(execute_to_memory_BRANCH_CALC[1]),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_BRANCH_DO) 
);
defparam n18877_s4.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s13 (
    .F(IBusCachedPlugin_fetchPc_pc_31_18),
    .I0(memory_arbitration_isValid),
    .I1(execute_to_memory_BRANCH_DO),
    .I2(IBusCachedPlugin_fetchPc_pc_31_20),
    .I3(memory_arbitration_isValid_11) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s13.INIT=16'h0700;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s561 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_662),
    .I0(_zz_execute_SHIFT_RIGHT_1_15_5),
    .I1(_zz_execute_SRC2_4_0[4]),
    .I2(_zz_execute_SRC2_4_0[3]),
    .I3(_zz_execute_SRC2_4_0[2]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s561.INIT=16'h8000;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s562 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_664),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_585),
    .I1(_zz_execute_SRC2_4_0[4]),
    .I2(_zz_execute_SRC2_4_0[3]),
    .I3(_zz_execute_SRC2_4_0[2]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s562.INIT=16'h8000;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_6_0_s3 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_6[0]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_6_0_s3.INIT=16'hE000;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s29 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_35),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[12]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s29.INIT=16'h0001;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_68_0_s3 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_68_0_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_68_0_s3.INIT=16'hF100;
  LUT3 _zz_execute_SRC1_11_s8 (
    .F(_zz_execute_SRC1_0[11]),
    .I0(execute_RS1[11]),
    .I1(decode_to_execute_SRC1_CTRL[0]),
    .I2(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_11_s8.INIT=8'h02;
  LUT3 _zz_execute_SRC1_10_s8 (
    .F(_zz_execute_SRC1_0[10]),
    .I0(execute_RS1[10]),
    .I1(decode_to_execute_SRC1_CTRL[0]),
    .I2(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_10_s8.INIT=8'h02;
  LUT3 _zz_execute_SRC1_9_s8 (
    .F(_zz_execute_SRC1_0[9]),
    .I0(execute_RS1[9]),
    .I1(decode_to_execute_SRC1_CTRL[0]),
    .I2(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_9_s8.INIT=8'h02;
  LUT3 _zz_execute_SRC1_8_s8 (
    .F(_zz_execute_SRC1_0[8]),
    .I0(execute_RS1[8]),
    .I1(decode_to_execute_SRC1_CTRL[0]),
    .I2(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_8_s8.INIT=8'h02;
  LUT3 _zz_execute_SRC1_7_s8 (
    .F(_zz_execute_SRC1_0[7]),
    .I0(execute_RS1[7]),
    .I1(decode_to_execute_SRC1_CTRL[0]),
    .I2(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_7_s8.INIT=8'h02;
  LUT3 _zz_execute_SRC1_6_s8 (
    .F(_zz_execute_SRC1_0[6]),
    .I0(execute_RS1[6]),
    .I1(decode_to_execute_SRC1_CTRL[0]),
    .I2(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_6_s8.INIT=8'h02;
  LUT3 _zz_execute_SRC1_5_s9 (
    .F(_zz_execute_SRC1_0[5]),
    .I0(execute_RS1[5]),
    .I1(decode_to_execute_SRC1_CTRL[0]),
    .I2(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_5_s9.INIT=8'h02;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s563 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_666),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_585),
    .I1(_zz_execute_SRC2_4_0[4]),
    .I2(_zz_execute_SRC2_4_0[3]),
    .I3(_zz_execute_SRC2_4_0[2]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s563.INIT=16'h2000;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s564 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_668),
    .I0(_zz_execute_SHIFT_RIGHT_1_15_5),
    .I1(_zz_execute_SRC2_4_0[4]),
    .I2(_zz_execute_SRC2_4_0[3]),
    .I3(_zz_execute_SRC2_4_0[2]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s564.INIT=16'h2000;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s565 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_670),
    .I0(_zz_execute_SHIFT_RIGHT_1_15_5),
    .I1(_zz_execute_SRC2_4_0[4]),
    .I2(_zz_execute_SRC2_4_0[3]),
    .I3(_zz_execute_SRC2_4_0[2]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s565.INIT=16'h0200;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s14 (
    .F(IBusCachedPlugin_fetchPc_pc_31_20),
    .I0(IBusCachedPlugin_fetchPc_pc_31_13),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I2(decodeStage_hit_valid),
    .I3(n12955_3) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s14.INIT=16'h8000;
  LUT4 n17861_s2 (
    .F(n17861_7),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I1(decodeStage_hit_valid),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I3(n24524_5) 
);
defparam n17861_s2.INIT=16'h8000;
  LUT4 CsrPlugin_pipelineLiberator_pcValids_2_s3 (
    .F(CsrPlugin_pipelineLiberator_pcValids_2_8),
    .I0(CsrPlugin_interrupt_valid),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I2(decodeStage_hit_valid),
    .I3(memory_to_writeBack_INSTRUCTION_29_10) 
);
defparam CsrPlugin_pipelineLiberator_pcValids_2_s3.INIT=16'h8000;
  LUT4 CsrPlugin_pipelineLiberator_pcValids_0_s3 (
    .F(CsrPlugin_pipelineLiberator_pcValids_0_8),
    .I0(CsrPlugin_interrupt_valid),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I2(decodeStage_hit_valid),
    .I3(decode_to_execute_PC_31_6) 
);
defparam CsrPlugin_pipelineLiberator_pcValids_0_s3.INIT=16'h8000;
  LUT3 CsrPlugin_mepc_31_s4 (
    .F(CsrPlugin_mepc_31_10),
    .I0(CsrPlugin_hadException),
    .I1(when_CsrPlugin_l1390_4),
    .I2(n19151_4) 
);
defparam CsrPlugin_mepc_31_s4.INIT=8'hFE;
  LUT3 CsrPlugin_mstatus_MPP_1_s4 (
    .F(CsrPlugin_mstatus_MPP_1_10),
    .I0(CsrPlugin_hadException),
    .I1(when_CsrPlugin_l1390_4),
    .I2(n17845_6) 
);
defparam CsrPlugin_mstatus_MPP_1_s4.INIT=8'hEF;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s566 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_672),
    .I0(_zz_execute_SRC2_4_0[1]),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_660) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s566.INIT=8'h80;
  LUT4 n17969_s5 (
    .F(n17969_10),
    .I0(_zz_dBusWishbone_ADR[0]),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[1]),
    .I2(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[0]),
    .I3(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[2]) 
);
defparam n17969_s5.INIT=16'h1000;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s567 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_674),
    .I0(_zz_execute_SRC2_4_0[1]),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_660) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s567.INIT=8'h10;
  LUT4 _zz_execute_SHIFT_RIGHT_1_11_s8 (
    .F(_zz_execute_SHIFT_RIGHT_1_11_12),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_31_8),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_11_s8.INIT=16'hAAAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_31_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_31_6),
    .I0(_zz_execute_SRC2_4_0[1]),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(_zz_execute_SHIFT_RIGHT_1_28_4) 
);
defparam _zz_execute_SHIFT_RIGHT_1_31_s2.INIT=8'h10;
  LUT3 HazardSimplePlugin_writeBackWrites_valid_s3 (
    .F(HazardSimplePlugin_writeBackWrites_valid_7),
    .I0(n1248_6),
    .I1(writeBack_arbitration_isValid),
    .I2(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam HazardSimplePlugin_writeBackWrites_valid_s3.INIT=8'h40;
  LUT4 DBusCachedPlugin_exceptionBus_valid_s2 (
    .F(DBusCachedPlugin_exceptionBus_valid),
    .I0(stageB_unaligned),
    .I1(writeBack_arbitration_isValid),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(n1248_6) 
);
defparam DBusCachedPlugin_exceptionBus_valid_s2.INIT=16'h8000;
  LUT4 memory_to_writeBack_INSTRUCTION_29_s5 (
    .F(memory_to_writeBack_INSTRUCTION_29_10),
    .I0(stageB_unaligned),
    .I1(memory_to_writeBack_INSTRUCTION_29_7),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam memory_to_writeBack_INSTRUCTION_29_s5.INIT=16'hBFFF;
  LUT3 n19610_s5 (
    .F(n19610_10),
    .I0(execute_RS2[27]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED) 
);
defparam n19610_s5.INIT=8'h95;
  LUT4 n19607_s5 (
    .F(n19607_10),
    .I0(execute_RS2[30]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n19607_8) 
);
defparam n19607_s5.INIT=16'h956A;
  LUT4 n19609_s5 (
    .F(n19609_10),
    .I0(execute_RS2[28]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n19609_8) 
);
defparam n19609_s5.INIT=16'h956A;
  LUT4 n19612_s5 (
    .F(n19612_10),
    .I0(execute_RS2[25]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n19612_8) 
);
defparam n19612_s5.INIT=16'h956A;
  LUT4 n19613_s5 (
    .F(n19613_10),
    .I0(n19613_8),
    .I1(execute_RS2[24]),
    .I2(execute_RS2[31]),
    .I3(decode_to_execute_IS_RS1_SIGNED) 
);
defparam n19613_s5.INIT=16'h9666;
  LUT4 n19615_s5 (
    .F(n19615_10),
    .I0(execute_RS2[22]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n19615_8) 
);
defparam n19615_s5.INIT=16'h956A;
  LUT4 n19616_s5 (
    .F(n19616_10),
    .I0(execute_RS2[21]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n19616_8) 
);
defparam n19616_s5.INIT=16'h956A;
  LUT4 n19617_s5 (
    .F(n19617_10),
    .I0(execute_RS2[20]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n19617_8) 
);
defparam n19617_s5.INIT=16'h956A;
  LUT4 n19619_s7 (
    .F(n19619_13),
    .I0(execute_RS2[18]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n19619_11) 
);
defparam n19619_s7.INIT=16'h956A;
  LUT4 n19621_s6 (
    .F(n19621_11),
    .I0(execute_RS2[16]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n19621_8) 
);
defparam n19621_s6.INIT=16'h956A;
  LUT4 n19623_s5 (
    .F(n19623_10),
    .I0(execute_RS2[14]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n19623_8) 
);
defparam n19623_s5.INIT=16'h956A;
  LUT4 n19625_s5 (
    .F(n19625_10),
    .I0(execute_RS2[12]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n19625_8) 
);
defparam n19625_s5.INIT=16'h956A;
  LUT4 n19627_s5 (
    .F(n19627_10),
    .I0(execute_RS2[10]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n19627_8) 
);
defparam n19627_s5.INIT=16'h956A;
  LUT4 n19629_s5 (
    .F(n19629_10),
    .I0(execute_RS2[8]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n19629_8) 
);
defparam n19629_s5.INIT=16'h956A;
  LUT4 n19631_s5 (
    .F(n19631_10),
    .I0(n19631_8),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(execute_RS2[6]) 
);
defparam n19631_s5.INIT=16'hBF40;
  LUT4 n19633_s6 (
    .F(n19633_12),
    .I0(n19633_10),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(execute_RS2[4]) 
);
defparam n19633_s6.INIT=16'hBF40;
  LUT4 n19636_s4 (
    .F(n19636_9),
    .I0(execute_RS2[0]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(execute_RS2[1]) 
);
defparam n19636_s4.INIT=16'h7F80;
  LUT4 n19375_s2 (
    .F(n19375_6),
    .I0(execute_RS1[0]),
    .I1(execute_RS1[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(decode_to_execute_IS_DIV) 
);
defparam n19375_s2.INIT=16'h8000;
  LUT4 n19371_s2 (
    .F(n19371_6),
    .I0(n19370_5),
    .I1(execute_RS1[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(decode_to_execute_IS_DIV) 
);
defparam n19371_s2.INIT=16'h4000;
  LUT4 _zz_dBus_cmd_ready_s3 (
    .F(_zz_dBus_cmd_ready_7),
    .I0(builder_wishbone2axi1_state[0]),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam _zz_dBus_cmd_ready_s3.INIT=16'h5455;
  LUT4 n18875_s4 (
    .F(n18875_9),
    .I0(decode_to_execute_ENV_CTRL[0]),
    .I1(execute_arbitration_isValid),
    .I2(decode_to_execute_ENV_CTRL[1]),
    .I3(n18909_11) 
);
defparam n18875_s4.INIT=16'h4000;
  LUT4 _zz_decode_RS2_0_s7 (
    .F(_zz_decode_RS2[0]),
    .I0(_zz_decode_RS2_0_4),
    .I1(_zz_decode_RS2_0_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_0_s7.INIT=16'h3AAA;
  LUT4 _zz_decode_RS2_1_s6 (
    .F(_zz_decode_RS2[1]),
    .I0(_zz_decode_RS2_1_4),
    .I1(_zz_decode_RS2_1_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_1_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_2_s6 (
    .F(_zz_decode_RS2[2]),
    .I0(_zz_decode_RS2_2_4),
    .I1(_zz_decode_RS2_2_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_2_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_3_s8 (
    .F(_zz_decode_RS2[3]),
    .I0(_zz_decode_RS2_3_4),
    .I1(_zz_decode_RS2_3_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_3_s8.INIT=16'h3555;
  LUT4 _zz_decode_RS2_4_s5 (
    .F(_zz_decode_RS2[4]),
    .I0(_zz_decode_RS2_4_4),
    .I1(_zz_decode_RS2_4_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_4_s5.INIT=16'h3555;
  LUT4 _zz_decode_RS2_5_s5 (
    .F(_zz_decode_RS2[5]),
    .I0(_zz_decode_RS2_5_4),
    .I1(_zz_decode_RS2_5_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_5_s5.INIT=16'h3555;
  LUT4 _zz_decode_RS2_6_s5 (
    .F(_zz_decode_RS2[6]),
    .I0(_zz_decode_RS2_6_4),
    .I1(_zz_decode_RS2_6_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_6_s5.INIT=16'h3555;
  LUT4 _zz_decode_RS2_7_s6 (
    .F(_zz_decode_RS2[7]),
    .I0(_zz_decode_RS2_7_4),
    .I1(_zz_decode_RS2_7_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_7_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_8_s5 (
    .F(_zz_decode_RS2[8]),
    .I0(_zz_decode_RS2_8_4),
    .I1(_zz_decode_RS2_8_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_8_s5.INIT=16'h3555;
  LUT4 _zz_decode_RS2_9_s5 (
    .F(_zz_decode_RS2[9]),
    .I0(_zz_decode_RS2_9_4),
    .I1(_zz_decode_RS2_9_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_9_s5.INIT=16'h3555;
  LUT4 _zz_decode_RS2_10_s5 (
    .F(_zz_decode_RS2[10]),
    .I0(_zz_decode_RS2_10_4),
    .I1(_zz_decode_RS2_10_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_10_s5.INIT=16'h3555;
  LUT4 _zz_decode_RS2_11_s7 (
    .F(_zz_decode_RS2[11]),
    .I0(_zz_decode_RS2_11_4),
    .I1(_zz_decode_RS2_11_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_11_s7.INIT=16'h3555;
  LUT4 _zz_decode_RS2_12_s7 (
    .F(_zz_decode_RS2[12]),
    .I0(_zz_decode_RS2_12_4),
    .I1(_zz_decode_RS2_12_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_12_s7.INIT=16'h3555;
  LUT4 _zz_decode_RS2_13_s6 (
    .F(_zz_decode_RS2[13]),
    .I0(_zz_decode_RS2_13_4),
    .I1(_zz_decode_RS2_13_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_13_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_14_s6 (
    .F(_zz_decode_RS2[14]),
    .I0(_zz_decode_RS2_14_4),
    .I1(_zz_decode_RS2_14_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_14_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_15_s6 (
    .F(_zz_decode_RS2[15]),
    .I0(_zz_decode_RS2_15_4),
    .I1(_zz_decode_RS2_15_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_15_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_16_s6 (
    .F(_zz_decode_RS2[16]),
    .I0(_zz_decode_RS2_16_4),
    .I1(_zz_decode_RS2_16_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_16_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_17_s6 (
    .F(_zz_decode_RS2[17]),
    .I0(_zz_decode_RS2_17_4),
    .I1(_zz_decode_RS2_17_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_17_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_18_s6 (
    .F(_zz_decode_RS2[18]),
    .I0(_zz_decode_RS2_18_4),
    .I1(_zz_decode_RS2_18_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_18_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_19_s6 (
    .F(_zz_decode_RS2[19]),
    .I0(_zz_decode_RS2_19_4),
    .I1(_zz_decode_RS2_19_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_19_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_20_s6 (
    .F(_zz_decode_RS2[20]),
    .I0(_zz_decode_RS2_20_4),
    .I1(_zz_decode_RS2_20_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_20_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_21_s6 (
    .F(_zz_decode_RS2[21]),
    .I0(_zz_decode_RS2_21_4),
    .I1(_zz_decode_RS2_21_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_21_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_22_s6 (
    .F(_zz_decode_RS2[22]),
    .I0(_zz_decode_RS2_22_4),
    .I1(_zz_decode_RS2_22_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_22_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_23_s6 (
    .F(_zz_decode_RS2[23]),
    .I0(_zz_decode_RS2_23_4),
    .I1(_zz_decode_RS2_23_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_23_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_24_s6 (
    .F(_zz_decode_RS2[24]),
    .I0(_zz_decode_RS2_24_4),
    .I1(_zz_decode_RS2_24_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_24_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_25_s6 (
    .F(_zz_decode_RS2[25]),
    .I0(_zz_decode_RS2_25_4),
    .I1(_zz_decode_RS2_25_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_25_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_26_s6 (
    .F(_zz_decode_RS2[26]),
    .I0(_zz_decode_RS2_26_4),
    .I1(_zz_decode_RS2_26_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_26_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_27_s6 (
    .F(_zz_decode_RS2[27]),
    .I0(_zz_decode_RS2_27_4),
    .I1(_zz_decode_RS2_27_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_27_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_28_s6 (
    .F(_zz_decode_RS2[28]),
    .I0(_zz_decode_RS2_28_4),
    .I1(_zz_decode_RS2_28_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_28_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_29_s6 (
    .F(_zz_decode_RS2[29]),
    .I0(_zz_decode_RS2_29_4),
    .I1(_zz_decode_RS2_29_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_29_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_30_s6 (
    .F(_zz_decode_RS2[30]),
    .I0(_zz_decode_RS2_30_4),
    .I1(_zz_decode_RS2_30_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_30_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_31_s8 (
    .F(_zz_decode_RS2[31]),
    .I0(_zz_decode_RS2_31_4),
    .I1(_zz_decode_RS2_31_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_31_s8.INIT=16'h3555;
  LUT4 memory_DivPlugin_rs1_31_s4 (
    .F(memory_DivPlugin_rs1_31_10),
    .I0(memory_DivPlugin_div_done),
    .I1(execute_to_memory_IS_DIV),
    .I2(memory_arbitration_isValid),
    .I3(memory_to_writeBack_INSTRUCTION_29_10) 
);
defparam memory_DivPlugin_rs1_31_s4.INIT=16'hFF40;
  LUT4 n19216_s2 (
    .F(n19216_6),
    .I0(memory_DivPlugin_div_done),
    .I1(execute_to_memory_IS_DIV),
    .I2(memory_arbitration_isValid),
    .I3(memory_to_writeBack_INSTRUCTION_29_10) 
);
defparam n19216_s2.INIT=16'hBF00;
  LUT4 CsrPlugin_pipelineLiberator_pcValids_1_s3 (
    .F(CsrPlugin_pipelineLiberator_pcValids_1_8),
    .I0(memory_DivPlugin_div_done),
    .I1(execute_to_memory_IS_DIV),
    .I2(memory_arbitration_isValid),
    .I3(CsrPlugin_pipelineLiberator_pcValids_2_8) 
);
defparam CsrPlugin_pipelineLiberator_pcValids_1_s3.INIT=16'hBF00;
  LUT4 _zz_decode_RS2_2_8_s4 (
    .F(_zz_decode_RS2_2_8_8),
    .I0(_zz_decode_RS2_2_0_7),
    .I1(stageB_request_size[0]),
    .I2(stageB_request_size[1]),
    .I3(_zz_decode_RS2_2_15_10) 
);
defparam _zz_decode_RS2_2_8_s4.INIT=16'h0057;
  LUT4 _zz_decode_RS2_2_15_s6 (
    .F(_zz_decode_RS2_2_15_10),
    .I0(memory_to_writeBack_INSTRUCTION[14]),
    .I1(stageB_request_size[0]),
    .I2(stageB_request_size[1]),
    .I3(_zz_decode_RS2_2_7_6) 
);
defparam _zz_decode_RS2_2_15_s6.INIT=16'h0001;
  LUT4 _zz_decode_RS2_2_0_s7 (
    .F(_zz_decode_RS2_2_0_11),
    .I0(writeBack_MulPlugin_result[32]),
    .I1(memory_to_writeBack_MUL_LOW[0]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_0_s7.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_1_s6 (
    .F(_zz_decode_RS2_2_1_10),
    .I0(writeBack_MulPlugin_result[33]),
    .I1(memory_to_writeBack_MUL_LOW[1]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_1_s6.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_2_s6 (
    .F(_zz_decode_RS2_2_2_10),
    .I0(writeBack_MulPlugin_result[34]),
    .I1(memory_to_writeBack_MUL_LOW[2]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_2_s6.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_3_s6 (
    .F(_zz_decode_RS2_2_3_10),
    .I0(writeBack_MulPlugin_result[35]),
    .I1(memory_to_writeBack_MUL_LOW[3]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_3_s6.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_4_s6 (
    .F(_zz_decode_RS2_2_4_10),
    .I0(writeBack_MulPlugin_result[36]),
    .I1(memory_to_writeBack_MUL_LOW[4]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_4_s6.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_5_s6 (
    .F(_zz_decode_RS2_2_5_10),
    .I0(writeBack_MulPlugin_result[37]),
    .I1(memory_to_writeBack_MUL_LOW[5]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_5_s6.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_6_s6 (
    .F(_zz_decode_RS2_2_6_10),
    .I0(writeBack_MulPlugin_result[38]),
    .I1(memory_to_writeBack_MUL_LOW[6]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_6_s6.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_7_s6 (
    .F(_zz_decode_RS2_2_7_10),
    .I0(writeBack_MulPlugin_result[39]),
    .I1(memory_to_writeBack_MUL_LOW[7]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_7_s6.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_8_s5 (
    .F(_zz_decode_RS2_2_8_10),
    .I0(writeBack_MulPlugin_result[40]),
    .I1(memory_to_writeBack_MUL_LOW[8]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_8_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_9_s5 (
    .F(_zz_decode_RS2_2_9_9),
    .I0(writeBack_MulPlugin_result[41]),
    .I1(memory_to_writeBack_MUL_LOW[9]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_9_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_10_s5 (
    .F(_zz_decode_RS2_2_10_9),
    .I0(writeBack_MulPlugin_result[42]),
    .I1(memory_to_writeBack_MUL_LOW[10]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_10_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_11_s5 (
    .F(_zz_decode_RS2_2_11_9),
    .I0(writeBack_MulPlugin_result[43]),
    .I1(memory_to_writeBack_MUL_LOW[11]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_11_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_12_s5 (
    .F(_zz_decode_RS2_2_12_9),
    .I0(writeBack_MulPlugin_result[44]),
    .I1(memory_to_writeBack_MUL_LOW[12]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_12_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_13_s5 (
    .F(_zz_decode_RS2_2_13_9),
    .I0(writeBack_MulPlugin_result[45]),
    .I1(memory_to_writeBack_MUL_LOW[13]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_13_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_14_s5 (
    .F(_zz_decode_RS2_2_14_9),
    .I0(writeBack_MulPlugin_result[46]),
    .I1(memory_to_writeBack_MUL_LOW[14]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_14_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_15_s7 (
    .F(_zz_decode_RS2_2_15_12),
    .I0(writeBack_MulPlugin_result[47]),
    .I1(memory_to_writeBack_MUL_LOW[15]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_15_s7.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_16_s5 (
    .F(_zz_decode_RS2_2_16_9),
    .I0(writeBack_MulPlugin_result[48]),
    .I1(memory_to_writeBack_MUL_LOW[16]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_16_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_17_s5 (
    .F(_zz_decode_RS2_2_17_9),
    .I0(writeBack_MulPlugin_result[49]),
    .I1(memory_to_writeBack_MUL_LOW[17]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_17_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_18_s5 (
    .F(_zz_decode_RS2_2_18_9),
    .I0(writeBack_MulPlugin_result[50]),
    .I1(memory_to_writeBack_MUL_LOW[18]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_18_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_19_s5 (
    .F(_zz_decode_RS2_2_19_9),
    .I0(writeBack_MulPlugin_result[51]),
    .I1(memory_to_writeBack_MUL_LOW[19]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_19_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_20_s5 (
    .F(_zz_decode_RS2_2_20_9),
    .I0(writeBack_MulPlugin_result[52]),
    .I1(memory_to_writeBack_MUL_LOW[20]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_20_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_21_s5 (
    .F(_zz_decode_RS2_2_21_9),
    .I0(writeBack_MulPlugin_result[53]),
    .I1(memory_to_writeBack_MUL_LOW[21]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_21_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_22_s5 (
    .F(_zz_decode_RS2_2_22_9),
    .I0(writeBack_MulPlugin_result[54]),
    .I1(memory_to_writeBack_MUL_LOW[22]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_22_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_23_s5 (
    .F(_zz_decode_RS2_2_23_9),
    .I0(writeBack_MulPlugin_result[55]),
    .I1(memory_to_writeBack_MUL_LOW[23]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_23_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_24_s5 (
    .F(_zz_decode_RS2_2_24_9),
    .I0(writeBack_MulPlugin_result[56]),
    .I1(memory_to_writeBack_MUL_LOW[24]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_24_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_25_s5 (
    .F(_zz_decode_RS2_2_25_9),
    .I0(writeBack_MulPlugin_result[57]),
    .I1(memory_to_writeBack_MUL_LOW[25]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_25_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_26_s5 (
    .F(_zz_decode_RS2_2_26_9),
    .I0(writeBack_MulPlugin_result[58]),
    .I1(memory_to_writeBack_MUL_LOW[26]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_26_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_27_s5 (
    .F(_zz_decode_RS2_2_27_9),
    .I0(writeBack_MulPlugin_result[59]),
    .I1(memory_to_writeBack_MUL_LOW[27]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_27_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_28_s5 (
    .F(_zz_decode_RS2_2_28_9),
    .I0(writeBack_MulPlugin_result[60]),
    .I1(memory_to_writeBack_MUL_LOW[28]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_28_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_29_s5 (
    .F(_zz_decode_RS2_2_29_9),
    .I0(writeBack_MulPlugin_result[61]),
    .I1(memory_to_writeBack_MUL_LOW[29]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_29_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_30_s5 (
    .F(_zz_decode_RS2_2_30_9),
    .I0(writeBack_MulPlugin_result[62]),
    .I1(memory_to_writeBack_MUL_LOW[30]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_30_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_31_s8 (
    .F(_zz_decode_RS2_2_31_12),
    .I0(writeBack_MulPlugin_result[63]),
    .I1(memory_to_writeBack_MUL_LOW[31]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_31_s8.INIT=16'h5553;
  LUT4 IBusCachedPlugin_fetchPc_inc_s4 (
    .F(IBusCachedPlugin_fetchPc_inc_10),
    .I0(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I1(decodeStage_hit_valid),
    .I2(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I3(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_inc_s4.INIT=16'hBAFF;
  LUT3 IBusCachedPlugin_iBusRsp_stages_2_input_ready_s3 (
    .F(IBusCachedPlugin_iBusRsp_stages_2_input_ready),
    .I0(decodeStage_hit_valid),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam IBusCachedPlugin_iBusRsp_stages_2_input_ready_s3.INIT=8'hB0;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s568 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_676),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(_zz_execute_SRC2_4_0[1]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s568.INIT=16'hFB4F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s569 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_678),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC2_4_0[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s569.INIT=16'hFB4F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s570 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_680),
    .I0(_zz_execute_SHIFT_RIGHT_1_28_4),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_586),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s570.INIT=16'h3A33;
  LUT4 _zz_execute_SHIFT_RIGHT_1_31_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_31_8),
    .I0(_zz_execute_SRC1_0_10),
    .I1(_zz_execute_SRC1_0[31]),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_31_s3.INIT=16'hCACC;
  LUT4 execute_FullBarrelShifterPlugin_reversed_15_s1 (
    .F(execute_FullBarrelShifterPlugin_reversed[15]),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1_0[16]),
    .I3(_zz_execute_SRC1_0[15]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_15_s1.INIT=16'hFB40;
  LUT4 execute_FullBarrelShifterPlugin_reversed_16_s1 (
    .F(execute_FullBarrelShifterPlugin_reversed[16]),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1_0[16]),
    .I3(_zz_execute_SRC1_0[15]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_16_s1.INIT=16'hF4B0;
  LUT4 execute_FullBarrelShifterPlugin_reversed_30_s1 (
    .F(execute_FullBarrelShifterPlugin_reversed[30]),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1_1_9),
    .I3(_zz_execute_SRC1_30) 
);
defparam execute_FullBarrelShifterPlugin_reversed_30_s1.INIT=16'hFB40;
  LUT4 n11_s3 (
    .F(n11_8),
    .I0(_zz_execute_SRC1_0[21]),
    .I1(_zz_execute_SRC1_0[10]),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam n11_s3.INIT=16'h3533;
  LUT4 n11_s4 (
    .F(n11_10),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1_0[20]),
    .I3(_zz_execute_SRC1_0[11]) 
);
defparam n11_s4.INIT=16'hFB40;
  LUT4 n21_s3 (
    .F(n21_7),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1_0[20]),
    .I3(_zz_execute_SRC1_0[11]) 
);
defparam n21_s3.INIT=16'hF4B0;
  LUT4 n21_s4 (
    .F(n21_9),
    .I0(_zz_execute_SRC1_0[21]),
    .I1(_zz_execute_SRC1_0[10]),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam n21_s4.INIT=16'hACAA;
  LUT4 n12_s2 (
    .F(n12_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1_0[19]),
    .I3(_zz_execute_SRC1_0[12]) 
);
defparam n12_s2.INIT=16'hFB40;
  LUT4 n20_s2 (
    .F(n20_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1_0[19]),
    .I3(_zz_execute_SRC1_0[12]) 
);
defparam n20_s2.INIT=16'hF4B0;
  LUT4 n13_s2 (
    .F(n13_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1_0[18]),
    .I3(_zz_execute_SRC1_0[13]) 
);
defparam n13_s2.INIT=16'hFB40;
  LUT4 n19_s2 (
    .F(n19_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1_0[18]),
    .I3(_zz_execute_SRC1_0[13]) 
);
defparam n19_s2.INIT=16'hF4B0;
  LUT4 n14_s2 (
    .F(n14_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1_0[17]),
    .I3(_zz_execute_SRC1_0[14]) 
);
defparam n14_s2.INIT=16'hFB40;
  LUT4 n18_s2 (
    .F(n18_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1_0[17]),
    .I3(_zz_execute_SRC1_0[14]) 
);
defparam n18_s2.INIT=16'hF4B0;
  LUT4 n30_s2 (
    .F(n30_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1_2),
    .I3(_zz_execute_SRC1_29) 
);
defparam n30_s2.INIT=16'hFB40;
  LUT4 n29_s2 (
    .F(n29_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1_0[28]),
    .I3(_zz_execute_SRC1_3_9) 
);
defparam n29_s2.INIT=16'hF4B0;
  LUT4 n28_s2 (
    .F(n28_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1_0[27]),
    .I3(_zz_execute_SRC1_4_9) 
);
defparam n28_s2.INIT=16'hF4B0;
  LUT4 n27_s2 (
    .F(n27_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1_0[26]),
    .I3(_zz_execute_SRC1_0[5]) 
);
defparam n27_s2.INIT=16'hF4B0;
  LUT4 n26_s2 (
    .F(n26_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1_0[25]),
    .I3(_zz_execute_SRC1_0[6]) 
);
defparam n26_s2.INIT=16'hF4B0;
  LUT4 n25_s2 (
    .F(n25_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1_0[24]),
    .I3(_zz_execute_SRC1_0[7]) 
);
defparam n25_s2.INIT=16'hF4B0;
  LUT4 n24_s2 (
    .F(n24_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1_0[23]),
    .I3(_zz_execute_SRC1_0[8]) 
);
defparam n24_s2.INIT=16'hF4B0;
  LUT4 n23_s2 (
    .F(n23_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1_0[22]),
    .I3(_zz_execute_SRC1_0[9]) 
);
defparam n23_s2.INIT=16'hF4B0;
  LUT4 execute_arbitration_isValid_s6 (
    .F(execute_arbitration_isValid_13),
    .I0(decode_to_execute_PC_31_7),
    .I1(n19216_6),
    .I2(stageB_flusher_counter[7]),
    .I3(execute_arbitration_isValid_11) 
);
defparam execute_arbitration_isValid_s6.INIT=16'h40FF;
  LUT4 decode_REGFILE_WRITE_VALID_s5 (
    .F(decode_REGFILE_WRITE_VALID_9),
    .I0(decode_to_execute_PC_31_7),
    .I1(n19216_6),
    .I2(stageB_flusher_counter[7]),
    .I3(decode_REGFILE_WRITE_VALID_6) 
);
defparam decode_REGFILE_WRITE_VALID_s5.INIT=16'h4000;
  LUT2 n24506_s3 (
    .F(n24506_8),
    .I0(iBus_cmd_ready_4),
    .I1(n24506_4) 
);
defparam n24506_s3.INIT=4'h1;
  LUT3 n19146_s3 (
    .F(n19146_7),
    .I0(CsrPlugin_mcause_interrupt),
    .I1(CsrPlugin_hadException),
    .I2(when_CsrPlugin_l1390_4) 
);
defparam n19146_s3.INIT=8'h32;
  LUT2 when_CsrPlugin_l1390_s3 (
    .F(when_CsrPlugin_l1390),
    .I0(CsrPlugin_hadException),
    .I1(when_CsrPlugin_l1390_4) 
);
defparam when_CsrPlugin_l1390_s3.INIT=4'hE;
  LUT2 when_IBusCachedPlugin_l256_s3 (
    .F(when_IBusCachedPlugin_l256),
    .I0(decodeStage_hit_valid),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam when_IBusCachedPlugin_l256_s3.INIT=4'h4;
  LUT4 CsrPlugin_trapCause_0_s6 (
    .F(CsrPlugin_trapCause_0_13),
    .I0(when_CsrPlugin_l1390),
    .I1(CsrPlugin_hadException),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]),
    .I3(CsrPlugin_mcause_exceptionCode[0]) 
);
defparam CsrPlugin_trapCause_0_s6.INIT=16'hF3A2;
  LUT4 CsrPlugin_trapCause_1_s6 (
    .F(CsrPlugin_trapCause_1_13),
    .I0(when_CsrPlugin_l1390),
    .I1(CsrPlugin_hadException),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]),
    .I3(CsrPlugin_mcause_exceptionCode[1]) 
);
defparam CsrPlugin_trapCause_1_s6.INIT=16'hF3A2;
  LUT4 CsrPlugin_trapCause_2_s5 (
    .F(CsrPlugin_trapCause_2_12),
    .I0(when_CsrPlugin_l1390),
    .I1(CsrPlugin_hadException),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]),
    .I3(CsrPlugin_mcause_exceptionCode[2]) 
);
defparam CsrPlugin_trapCause_2_s5.INIT=16'hD5C0;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_s4 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10),
    .I0(DBusCachedPlugin_exceptionBus_valid),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9),
    .I2(n18807_5),
    .I3(n18877_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_s4.INIT=16'hFFFE;
  LUT4 CsrPlugin_mstatus_MIE_s4 (
    .F(CsrPlugin_mstatus_MIE_10),
    .I0(n17857_6),
    .I1(CsrPlugin_hadException),
    .I2(when_CsrPlugin_l1390_4),
    .I3(n17845_6) 
);
defparam CsrPlugin_mstatus_MIE_s4.INIT=16'hFEFF;
  LUT4 _zz_memory_DivPlugin_div_result_3_5_s7 (
    .F(_zz_memory_DivPlugin_div_result_3[5]),
    .I0(_zz_memory_DivPlugin_div_result_3_3_12),
    .I1(_zz_memory_DivPlugin_div_result_3_3_10),
    .I2(_zz_memory_DivPlugin_div_result_3_4_10),
    .I3(_zz_memory_DivPlugin_div_result_3_5_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_5_s7.INIT=16'h02FD;
  LUT4 _zz_memory_DivPlugin_div_result_3_6_s6 (
    .F(_zz_memory_DivPlugin_div_result_3_6_12),
    .I0(_zz_memory_DivPlugin_div_result_3_3_12),
    .I1(_zz_memory_DivPlugin_div_result_3_3_10),
    .I2(_zz_memory_DivPlugin_div_result_3_4_10),
    .I3(_zz_memory_DivPlugin_div_result_3_5_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_6_s6.INIT=16'h0002;
  LUT3 _zz_memory_DivPlugin_div_result_3_8_s6 (
    .F(_zz_memory_DivPlugin_div_result_3_8_12),
    .I0(_zz_memory_DivPlugin_div_result_3_6_12),
    .I1(_zz_memory_DivPlugin_div_result_3_6_10),
    .I2(_zz_memory_DivPlugin_div_result_3_7_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_8_s6.INIT=8'h02;
  LUT3 _zz_memory_DivPlugin_div_result_3_7_s6 (
    .F(_zz_memory_DivPlugin_div_result_3[7]),
    .I0(_zz_memory_DivPlugin_div_result_3_6_12),
    .I1(_zz_memory_DivPlugin_div_result_3_6_10),
    .I2(_zz_memory_DivPlugin_div_result_3_7_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_7_s6.INIT=8'h2D;
  LUT4 when_Pipeline_l124_2_s2 (
    .F(when_Pipeline_l124_2),
    .I0(DBusCachedPlugin_exceptionBus_valid),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
    .I2(HazardSimplePlugin_writeBackWrites_valid_7),
    .I3(memory_to_writeBack_INSTRUCTION_29_10) 
);
defparam when_Pipeline_l124_2_s2.INIT=16'hF100;
  LUT3 n17954_s5 (
    .F(n17954_12),
    .I0(iBus_cmd_ready_4),
    .I1(n24506_4),
    .I2(main_basesoc_ibus_adr[0]) 
);
defparam n17954_s5.INIT=8'hE1;
  LUT4 n17953_s4 (
    .F(n17953_11),
    .I0(iBus_cmd_ready_4),
    .I1(n24506_4),
    .I2(main_basesoc_ibus_adr[1]),
    .I3(main_basesoc_ibus_adr[0]) 
);
defparam n17953_s4.INIT=16'hE1F0;
  LUT4 memory_arbitration_isValid_s5 (
    .F(memory_arbitration_isValid_11),
    .I0(n1248_6),
    .I1(writeBack_arbitration_isValid),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(IBusCachedPlugin_fetchPc_output_fire_10) 
);
defparam memory_arbitration_isValid_s5.INIT=16'hBF00;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s15 (
    .F(IBusCachedPlugin_fetchPc_pc_31_22),
    .I0(n1248_6),
    .I1(writeBack_arbitration_isValid),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(IBusCachedPlugin_fetchPc_output_fire_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s15.INIT=16'h00BF;
  LUT4 n18909_s6 (
    .F(n18909_11),
    .I0(DBusCachedPlugin_exceptionBus_valid),
    .I1(execute_to_memory_BRANCH_CALC[1]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_BRANCH_DO) 
);
defparam n18909_s6.INIT=16'h1555;
  LUT4 when_IBusCachedPlugin_l256_s4 (
    .F(when_IBusCachedPlugin_l256_11),
    .I0(decodeStage_hit_valid),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I2(lineLoader_valid),
    .I3(lineLoader_write_tag_0_valid_5) 
);
defparam when_IBusCachedPlugin_l256_s4.INIT=16'h44F4;
  DFFRE IBusCachedPlugin_fetchPc_pcReg_31_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[31]),
    .D(IBusCachedPlugin_fetchPc_pc[31]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_30_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[30]),
    .D(IBusCachedPlugin_fetchPc_pc[30]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_29_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[29]),
    .D(IBusCachedPlugin_fetchPc_pc[29]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_28_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[28]),
    .D(IBusCachedPlugin_fetchPc_pc[28]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_27_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[27]),
    .D(IBusCachedPlugin_fetchPc_pc[27]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_26_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[26]),
    .D(IBusCachedPlugin_fetchPc_pc[26]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_25_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[25]),
    .D(IBusCachedPlugin_fetchPc_pc[25]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_24_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[24]),
    .D(IBusCachedPlugin_fetchPc_pc[24]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_23_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[23]),
    .D(IBusCachedPlugin_fetchPc_pc[23]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_22_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[22]),
    .D(IBusCachedPlugin_fetchPc_pc[22]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_21_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[21]),
    .D(IBusCachedPlugin_fetchPc_pc[21]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_20_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[20]),
    .D(IBusCachedPlugin_fetchPc_pc[20]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_19_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[19]),
    .D(IBusCachedPlugin_fetchPc_pc[19]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_18_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[18]),
    .D(IBusCachedPlugin_fetchPc_pc[18]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_17_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[17]),
    .D(IBusCachedPlugin_fetchPc_pc[17]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_16_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[16]),
    .D(IBusCachedPlugin_fetchPc_pc[16]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_15_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[15]),
    .D(IBusCachedPlugin_fetchPc_pc[15]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_14_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[14]),
    .D(IBusCachedPlugin_fetchPc_pc[14]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_13_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[13]),
    .D(IBusCachedPlugin_fetchPc_pc[13]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_12_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[12]),
    .D(IBusCachedPlugin_fetchPc_pc[12]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_11_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[11]),
    .D(IBusCachedPlugin_fetchPc_pc[11]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_10_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[10]),
    .D(IBusCachedPlugin_fetchPc_pc[10]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_9_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[9]),
    .D(IBusCachedPlugin_fetchPc_pc[9]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_8_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[8]),
    .D(IBusCachedPlugin_fetchPc_pc[8]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_7_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[7]),
    .D(IBusCachedPlugin_fetchPc_pc[7]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_6_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[6]),
    .D(IBusCachedPlugin_fetchPc_pc[6]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_5_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[5]),
    .D(IBusCachedPlugin_fetchPc_pc[5]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_4_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[4]),
    .D(IBusCachedPlugin_fetchPc_pc[4]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_3_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[3]),
    .D(IBusCachedPlugin_fetchPc_pc[3]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_2_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[2]),
    .D(IBusCachedPlugin_fetchPc_pc[2]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_booted_s0 (
    .Q(IBusCachedPlugin_fetchPc_booted),
    .D(n18009_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFSE toplevel_dataCache_1_io_mem_cmd_rValidN_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .D(GND),
    .CLK(main_clkout0),
    .SET(n24516_3),
    .CE(dataCache_1_io_mem_cmd_valid) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid_s0 (
    .Q(main_basesoc_dbus_stb),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFSE _zz_10_s0 (
    .Q(_zz_10),
    .D(main_basesoc_reset),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_valid_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_valid),
    .D(HazardSimplePlugin_writeBackWrites_valid),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mie_MEIE_s0 (
    .Q(CsrPlugin_mie_MEIE),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24471_3) 
);
  DFFRE CsrPlugin_mie_MTIE_s0 (
    .Q(CsrPlugin_mie_MTIE),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24471_3) 
);
  DFFRE CsrPlugin_mie_MSIE_s0 (
    .Q(CsrPlugin_mie_MSIE),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24471_3) 
);
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_s0 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode),
    .D(CsrPlugin_exceptionPortCtrl_exceptionValids_decode),
    .CLK(main_clkout0),
    .RESET(n18221_4),
    .CE(VCC) 
);
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_s0 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
    .D(n17810_3),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_s0 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
    .D(n17813_3),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_s0 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
    .D(n17815_4),
    .CLK(main_clkout0),
    .RESET(n24521_3),
    .CE(VCC) 
);
  DFFRE CsrPlugin_interrupt_valid_s0 (
    .Q(CsrPlugin_interrupt_valid),
    .D(n24444_3),
    .CLK(main_clkout0),
    .RESET(n18225_4),
    .CE(VCC) 
);
  DFFRE CsrPlugin_pipelineLiberator_pcValids_0_s0 (
    .Q(CsrPlugin_pipelineLiberator_pcValids_0),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n24524_3),
    .CE(CsrPlugin_pipelineLiberator_pcValids_0_8) 
);
  DFFRE CsrPlugin_pipelineLiberator_pcValids_1_s0 (
    .Q(CsrPlugin_pipelineLiberator_pcValids_1),
    .D(CsrPlugin_pipelineLiberator_pcValids_0),
    .CLK(main_clkout0),
    .RESET(n24524_3),
    .CE(CsrPlugin_pipelineLiberator_pcValids_1_8) 
);
  DFFRE CsrPlugin_pipelineLiberator_pcValids_2_s0 (
    .Q(CsrPlugin_pipelineLiberator_pcValids_2),
    .D(CsrPlugin_pipelineLiberator_pcValids_1),
    .CLK(main_clkout0),
    .RESET(n24524_3),
    .CE(CsrPlugin_pipelineLiberator_pcValids_2_8) 
);
  DFFRE CsrPlugin_hadException_s0 (
    .Q(CsrPlugin_hadException),
    .D(CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(VCC) 
);
  DFFRE memory_DivPlugin_div_counter_value_5_s0 (
    .Q(memory_DivPlugin_div_counter_value[5]),
    .D(n16064_1),
    .CLK(main_clkout0),
    .RESET(n24913_3),
    .CE(VCC) 
);
  DFFRE memory_DivPlugin_div_counter_value_4_s0 (
    .Q(memory_DivPlugin_div_counter_value[4]),
    .D(n16065_1),
    .CLK(main_clkout0),
    .RESET(n24913_3),
    .CE(VCC) 
);
  DFFRE memory_DivPlugin_div_counter_value_3_s0 (
    .Q(memory_DivPlugin_div_counter_value[3]),
    .D(n16066_1),
    .CLK(main_clkout0),
    .RESET(n24913_3),
    .CE(VCC) 
);
  DFFRE memory_DivPlugin_div_counter_value_2_s0 (
    .Q(memory_DivPlugin_div_counter_value[2]),
    .D(n16067_1),
    .CLK(main_clkout0),
    .RESET(n24913_3),
    .CE(VCC) 
);
  DFFRE memory_DivPlugin_div_counter_value_1_s0 (
    .Q(memory_DivPlugin_div_counter_value[1]),
    .D(n16068_1),
    .CLK(main_clkout0),
    .RESET(n24913_3),
    .CE(VCC) 
);
  DFFRE memory_DivPlugin_div_counter_value_0_s0 (
    .Q(memory_DivPlugin_div_counter_value[0]),
    .D(n16069_1),
    .CLK(main_clkout0),
    .RESET(n24913_3),
    .CE(VCC) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_31_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[31]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_30_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[30]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_29_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[29]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_28_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[28]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_27_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[27]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_26_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[26]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_25_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[25]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_24_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[24]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_23_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[23]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_22_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[22]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_21_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[21]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_20_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[20]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_19_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[19]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_18_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[18]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_17_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[17]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_16_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[16]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_15_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[15]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_14_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[14]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_13_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[13]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_12_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[12]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_11_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[11]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_10_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[10]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_9_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[9]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_8_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[8]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_7_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[7]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_6_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[6]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_5_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[5]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_4_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[4]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_3_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[3]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_2_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[2]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_1_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[1]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_0_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[0]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24474_3) 
);
  DFFRE _zz_iBusWishbone_ADR_2_s0 (
    .Q(main_basesoc_ibus_adr[2]),
    .D(n17952_4),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(n24506_8) 
);
  DFFRE _zz_iBus_rsp_valid_s0 (
    .Q(_zz_iBus_rsp_valid),
    .D(n24506_8),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(VCC) 
);
  DFFRE _zz_dBusWishbone_ADR_2_s0 (
    .Q(_zz_dBusWishbone_ADR[2]),
    .D(n17967_6),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(_zz_dBus_cmd_ready) 
);
  DFFRE _zz_dBusWishbone_ADR_1_s0 (
    .Q(_zz_dBusWishbone_ADR[1]),
    .D(n17968_6),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(_zz_dBus_cmd_ready) 
);
  DFFRE _zz_dBusWishbone_ADR_0_s0 (
    .Q(_zz_dBusWishbone_ADR[0]),
    .D(n17969_10),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(_zz_dBus_cmd_ready) 
);
  DFFRE _zz_dBus_rsp_valid_s0 (
    .Q(_zz_dBus_rsp_valid),
    .D(n17975_5),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(VCC) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_31_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]),
    .D(IBusCachedPlugin_fetchPc_pcReg[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_30_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]),
    .D(IBusCachedPlugin_fetchPc_pcReg[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_29_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]),
    .D(IBusCachedPlugin_fetchPc_pcReg[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_28_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]),
    .D(IBusCachedPlugin_fetchPc_pcReg[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_27_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]),
    .D(IBusCachedPlugin_fetchPc_pcReg[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_26_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]),
    .D(IBusCachedPlugin_fetchPc_pcReg[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_25_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]),
    .D(IBusCachedPlugin_fetchPc_pcReg[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_24_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]),
    .D(IBusCachedPlugin_fetchPc_pcReg[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_23_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]),
    .D(IBusCachedPlugin_fetchPc_pcReg[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_22_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]),
    .D(IBusCachedPlugin_fetchPc_pcReg[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_21_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]),
    .D(IBusCachedPlugin_fetchPc_pcReg[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_20_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]),
    .D(IBusCachedPlugin_fetchPc_pcReg[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_19_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]),
    .D(IBusCachedPlugin_fetchPc_pcReg[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_18_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]),
    .D(IBusCachedPlugin_fetchPc_pcReg[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]),
    .D(IBusCachedPlugin_fetchPc_pcReg[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_16_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]),
    .D(IBusCachedPlugin_fetchPc_pcReg[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_15_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]),
    .D(IBusCachedPlugin_fetchPc_pcReg[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_14_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]),
    .D(IBusCachedPlugin_fetchPc_pcReg[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_13_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]),
    .D(IBusCachedPlugin_fetchPc_pcReg[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_12_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]),
    .D(IBusCachedPlugin_fetchPc_pcReg[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_11_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11]),
    .D(IBusCachedPlugin_fetchPc_pcReg[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_10_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10]),
    .D(IBusCachedPlugin_fetchPc_pcReg[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_9_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]),
    .D(IBusCachedPlugin_fetchPc_pcReg[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_8_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]),
    .D(IBusCachedPlugin_fetchPc_pcReg[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_7_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]),
    .D(IBusCachedPlugin_fetchPc_pcReg[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_6_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]),
    .D(IBusCachedPlugin_fetchPc_pcReg[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_5_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]),
    .D(IBusCachedPlugin_fetchPc_pcReg[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_4_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[4]),
    .D(IBusCachedPlugin_fetchPc_pcReg[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_3_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[3]),
    .D(IBusCachedPlugin_fetchPc_pcReg[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_2_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[2]),
    .D(IBusCachedPlugin_fetchPc_pcReg[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_wr_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_wr),
    .D(stageB_request_wr),
    .CLK(main_clkout0),
    .RESET(io_mem_cmd_payload_address_4_5),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_31_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[31]),
    .D(dataCache_1_io_mem_cmd_payload_address[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_30_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[30]),
    .D(dataCache_1_io_mem_cmd_payload_address[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_29_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[29]),
    .D(dataCache_1_io_mem_cmd_payload_address[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_28_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[28]),
    .D(dataCache_1_io_mem_cmd_payload_address[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_27_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[27]),
    .D(dataCache_1_io_mem_cmd_payload_address[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_26_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[26]),
    .D(dataCache_1_io_mem_cmd_payload_address[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_25_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[25]),
    .D(dataCache_1_io_mem_cmd_payload_address[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_24_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[24]),
    .D(dataCache_1_io_mem_cmd_payload_address[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_23_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[23]),
    .D(dataCache_1_io_mem_cmd_payload_address[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_22_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[22]),
    .D(dataCache_1_io_mem_cmd_payload_address[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_21_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[21]),
    .D(dataCache_1_io_mem_cmd_payload_address[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_20_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[20]),
    .D(dataCache_1_io_mem_cmd_payload_address[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_19_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[19]),
    .D(dataCache_1_io_mem_cmd_payload_address[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_18_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[18]),
    .D(dataCache_1_io_mem_cmd_payload_address[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_17_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[17]),
    .D(dataCache_1_io_mem_cmd_payload_address[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_16_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[16]),
    .D(dataCache_1_io_mem_cmd_payload_address[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_15_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[15]),
    .D(dataCache_1_io_mem_cmd_payload_address[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_14_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[14]),
    .D(dataCache_1_io_mem_cmd_payload_address[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_13_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[13]),
    .D(dataCache_1_io_mem_cmd_payload_address[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_12_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[12]),
    .D(dataCache_1_io_mem_cmd_payload_address[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_11_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[11]),
    .D(dataCache_1_io_mem_cmd_payload_address[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_10_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[10]),
    .D(dataCache_1_io_mem_cmd_payload_address[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_9_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[9]),
    .D(dataCache_1_io_mem_cmd_payload_address[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_8_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[8]),
    .D(dataCache_1_io_mem_cmd_payload_address[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_7_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[7]),
    .D(dataCache_1_io_mem_cmd_payload_address[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_6_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[6]),
    .D(dataCache_1_io_mem_cmd_payload_address[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_5_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[5]),
    .D(dataCache_1_io_mem_cmd_payload_address[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_4_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[4]),
    .D(stageB_mmuRsp_physicalAddress[4]),
    .CLK(main_clkout0),
    .RESET(io_mem_cmd_payload_address_4_5),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_3_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[3]),
    .D(stageB_mmuRsp_physicalAddress[3]),
    .CLK(main_clkout0),
    .RESET(io_mem_cmd_payload_address_4_5),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[2]),
    .D(stageB_mmuRsp_physicalAddress[2]),
    .CLK(main_clkout0),
    .RESET(io_mem_cmd_payload_address_4_5),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_31_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[31]),
    .D(dataCache_1_io_mem_cmd_payload_data[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_30_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[30]),
    .D(dataCache_1_io_mem_cmd_payload_data[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_29_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[29]),
    .D(dataCache_1_io_mem_cmd_payload_data[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_28_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[28]),
    .D(dataCache_1_io_mem_cmd_payload_data[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_27_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[27]),
    .D(dataCache_1_io_mem_cmd_payload_data[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_26_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[26]),
    .D(dataCache_1_io_mem_cmd_payload_data[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_25_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[25]),
    .D(dataCache_1_io_mem_cmd_payload_data[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_24_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[24]),
    .D(dataCache_1_io_mem_cmd_payload_data[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_23_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[23]),
    .D(dataCache_1_io_mem_cmd_payload_data[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_22_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[22]),
    .D(dataCache_1_io_mem_cmd_payload_data[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_21_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[21]),
    .D(dataCache_1_io_mem_cmd_payload_data[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_20_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[20]),
    .D(dataCache_1_io_mem_cmd_payload_data[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_19_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[19]),
    .D(dataCache_1_io_mem_cmd_payload_data[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_18_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[18]),
    .D(dataCache_1_io_mem_cmd_payload_data[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_17_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[17]),
    .D(dataCache_1_io_mem_cmd_payload_data[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_16_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[16]),
    .D(dataCache_1_io_mem_cmd_payload_data[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_15_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[15]),
    .D(dataCache_1_io_mem_cmd_payload_data[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_14_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[14]),
    .D(dataCache_1_io_mem_cmd_payload_data[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_13_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[13]),
    .D(dataCache_1_io_mem_cmd_payload_data[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_12_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[12]),
    .D(dataCache_1_io_mem_cmd_payload_data[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_11_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[11]),
    .D(dataCache_1_io_mem_cmd_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_10_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[10]),
    .D(dataCache_1_io_mem_cmd_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_9_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[9]),
    .D(dataCache_1_io_mem_cmd_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_8_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[8]),
    .D(dataCache_1_io_mem_cmd_payload_data[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_7_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[7]),
    .D(dataCache_1_io_mem_cmd_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_6_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[6]),
    .D(dataCache_1_io_mem_cmd_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_5_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[5]),
    .D(dataCache_1_io_mem_cmd_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_4_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[4]),
    .D(dataCache_1_io_mem_cmd_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_3_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[3]),
    .D(dataCache_1_io_mem_cmd_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[2]),
    .D(dataCache_1_io_mem_cmd_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_1_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[1]),
    .D(dataCache_1_io_mem_cmd_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_0_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[0]),
    .D(dataCache_1_io_mem_cmd_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_mask_3_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_mask[3]),
    .D(dataCache_1_io_mem_cmd_payload_mask[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_mask_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_mask[2]),
    .D(dataCache_1_io_mem_cmd_payload_mask[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_mask_1_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_mask[1]),
    .D(dataCache_1_io_mem_cmd_payload_mask[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_mask_0_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_mask[0]),
    .D(dataCache_1_io_mem_cmd_payload_mask[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_size_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_size[2]),
    .D(n1546_5),
    .CLK(main_clkout0),
    .RESET(io_mem_cmd_payload_size_2_8),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_size_1_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_size[1]),
    .D(stageB_request_size[1]),
    .CLK(main_clkout0),
    .RESET(io_mem_cmd_payload_address_4_5),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFSE toplevel_dataCache_1_io_mem_cmd_rData_size_0_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_size[0]),
    .D(stageB_request_size[0]),
    .CLK(main_clkout0),
    .SET(io_mem_cmd_payload_address_4_5),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr_s0 (
    .Q(main_basesoc_dbus_we),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_31_s0 (
    .Q(main_basesoc_dbus_adr[29]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_30_s0 (
    .Q(main_basesoc_dbus_adr[28]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_29_s0 (
    .Q(main_basesoc_dbus_adr[27]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_28_s0 (
    .Q(main_basesoc_dbus_adr[26]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_27_s0 (
    .Q(main_basesoc_dbus_adr[25]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_26_s0 (
    .Q(main_basesoc_dbus_adr[24]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_25_s0 (
    .Q(main_basesoc_dbus_adr[23]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_24_s0 (
    .Q(main_basesoc_dbus_adr[22]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_23_s0 (
    .Q(main_basesoc_dbus_adr[21]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_22_s0 (
    .Q(main_basesoc_dbus_adr[20]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_21_s0 (
    .Q(main_basesoc_dbus_adr[19]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_20_s0 (
    .Q(main_basesoc_dbus_adr[18]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_19_s0 (
    .Q(main_basesoc_dbus_adr[17]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_18_s0 (
    .Q(main_basesoc_dbus_adr[16]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_17_s0 (
    .Q(main_basesoc_dbus_adr[15]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_16_s0 (
    .Q(main_basesoc_dbus_adr[14]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_15_s0 (
    .Q(main_basesoc_dbus_adr[13]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_14_s0 (
    .Q(main_basesoc_dbus_adr[12]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_13_s0 (
    .Q(main_basesoc_dbus_adr[11]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_12_s0 (
    .Q(main_basesoc_dbus_adr[10]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_11_s0 (
    .Q(main_basesoc_dbus_adr[9]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_10_s0 (
    .Q(main_basesoc_dbus_adr[8]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_9_s0 (
    .Q(main_basesoc_dbus_adr[7]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_8_s0 (
    .Q(main_basesoc_dbus_adr[6]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_7_s0 (
    .Q(main_basesoc_dbus_adr[5]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_6_s0 (
    .Q(main_basesoc_dbus_adr[4]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_5_s0 (
    .Q(main_basesoc_dbus_adr[3]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_4_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[4]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_3_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[3]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[2]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_31_s0 (
    .Q(main_basesoc_dbus_dat_w[31]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_30_s0 (
    .Q(main_basesoc_dbus_dat_w[30]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_29_s0 (
    .Q(main_basesoc_dbus_dat_w[29]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_28_s0 (
    .Q(main_basesoc_dbus_dat_w[28]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_27_s0 (
    .Q(main_basesoc_dbus_dat_w[27]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_26_s0 (
    .Q(main_basesoc_dbus_dat_w[26]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_25_s0 (
    .Q(main_basesoc_dbus_dat_w[25]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_24_s0 (
    .Q(main_basesoc_dbus_dat_w[24]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_23_s0 (
    .Q(main_basesoc_dbus_dat_w[23]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_22_s0 (
    .Q(main_basesoc_dbus_dat_w[22]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_21_s0 (
    .Q(main_basesoc_dbus_dat_w[21]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_20_s0 (
    .Q(main_basesoc_dbus_dat_w[20]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_19_s0 (
    .Q(main_basesoc_dbus_dat_w[19]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_18_s0 (
    .Q(main_basesoc_dbus_dat_w[18]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_17_s0 (
    .Q(main_basesoc_dbus_dat_w[17]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_16_s0 (
    .Q(main_basesoc_dbus_dat_w[16]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_15_s0 (
    .Q(main_basesoc_dbus_dat_w[15]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_14_s0 (
    .Q(main_basesoc_dbus_dat_w[14]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_13_s0 (
    .Q(main_basesoc_dbus_dat_w[13]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_12_s0 (
    .Q(main_basesoc_dbus_dat_w[12]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_11_s0 (
    .Q(main_basesoc_dbus_dat_w[11]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_10_s0 (
    .Q(main_basesoc_dbus_dat_w[10]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_9_s0 (
    .Q(main_basesoc_dbus_dat_w[9]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_8_s0 (
    .Q(main_basesoc_dbus_dat_w[8]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_7_s0 (
    .Q(main_basesoc_dbus_dat_w[7]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_6_s0 (
    .Q(main_basesoc_dbus_dat_w[6]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_5_s0 (
    .Q(main_basesoc_dbus_dat_w[5]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_4_s0 (
    .Q(main_basesoc_dbus_dat_w[4]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_3_s0 (
    .Q(main_basesoc_dbus_dat_w[3]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_2_s0 (
    .Q(main_basesoc_dbus_dat_w[2]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_1_s0 (
    .Q(main_basesoc_dbus_dat_w[1]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_0_s0 (
    .Q(main_basesoc_dbus_dat_w[0]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask_3_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[2]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask_1_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[1]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask_0_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[0]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[2]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_1_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[1]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[0]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_address_4_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_address[4]),
    .D(memory_to_writeBack_INSTRUCTION[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_address_3_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_address[3]),
    .D(memory_to_writeBack_INSTRUCTION[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_address_2_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_address[2]),
    .D(memory_to_writeBack_INSTRUCTION[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_address_1_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_address[1]),
    .D(memory_to_writeBack_INSTRUCTION[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_address_0_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_address[0]),
    .D(memory_to_writeBack_INSTRUCTION[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_31_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[31]),
    .D(_zz_decode_RS2_2[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_30_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[30]),
    .D(_zz_decode_RS2_2[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_29_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[29]),
    .D(_zz_decode_RS2_2[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_28_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[28]),
    .D(_zz_decode_RS2_2[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_27_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[27]),
    .D(_zz_decode_RS2_2[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_26_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[26]),
    .D(_zz_decode_RS2_2[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_25_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[25]),
    .D(_zz_decode_RS2_2[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_24_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[24]),
    .D(_zz_decode_RS2_2[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_23_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[23]),
    .D(_zz_decode_RS2_2[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_22_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[22]),
    .D(_zz_decode_RS2_2[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_21_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[21]),
    .D(_zz_decode_RS2_2[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_20_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[20]),
    .D(_zz_decode_RS2_2[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_19_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[19]),
    .D(_zz_decode_RS2_2[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_18_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[18]),
    .D(_zz_decode_RS2_2[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_17_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[17]),
    .D(_zz_decode_RS2_2[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_16_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[16]),
    .D(_zz_decode_RS2_2[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_15_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[15]),
    .D(_zz_decode_RS2_2[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_14_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[14]),
    .D(_zz_decode_RS2_2[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_13_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[13]),
    .D(_zz_decode_RS2_2[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_12_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[12]),
    .D(_zz_decode_RS2_2[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_11_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[11]),
    .D(_zz_decode_RS2_2[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_10_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[10]),
    .D(_zz_decode_RS2_2[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_9_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[9]),
    .D(_zz_decode_RS2_2[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_8_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[8]),
    .D(_zz_decode_RS2_2[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_7_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[7]),
    .D(_zz_decode_RS2_2[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_6_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[6]),
    .D(_zz_decode_RS2_2[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_5_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[5]),
    .D(_zz_decode_RS2_2[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_4_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[4]),
    .D(_zz_decode_RS2_2[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_3_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[3]),
    .D(_zz_decode_RS2_2[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_2_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[2]),
    .D(_zz_decode_RS2_2[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_1_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[1]),
    .D(_zz_decode_RS2_2[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_0_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[0]),
    .D(_zz_decode_RS2_2[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFSE CsrPlugin_mip_MEIP_s0 (
    .Q(CsrPlugin_mip_MEIP),
    .D(_zz_externalInterrupt[1]),
    .CLK(main_clkout0),
    .SET(_zz_externalInterrupt[0]),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mip_MSIP_s0 (
    .Q(CsrPlugin_mip_MSIP),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .CLK(main_clkout0),
    .RESET(n20653_4),
    .CE(VCC) 
);
  DFFSE CsrPlugin_interrupt_code_3_s0 (
    .Q(CsrPlugin_interrupt_code[3]),
    .D(GND),
    .CLK(main_clkout0),
    .SET(n18959_4),
    .CE(CsrPlugin_interrupt_code_3_6) 
);
  DFFRE CsrPlugin_mcause_exceptionCode_3_s0 (
    .Q(CsrPlugin_mcause_exceptionCode[3]),
    .D(CsrPlugin_trapCause[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_CsrPlugin_l1390) 
);
  DFFRE CsrPlugin_mtval_31_s0 (
    .Q(CsrPlugin_mtval[31]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_30_s0 (
    .Q(CsrPlugin_mtval[30]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_29_s0 (
    .Q(CsrPlugin_mtval[29]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_28_s0 (
    .Q(CsrPlugin_mtval[28]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_27_s0 (
    .Q(CsrPlugin_mtval[27]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_26_s0 (
    .Q(CsrPlugin_mtval[26]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_25_s0 (
    .Q(CsrPlugin_mtval[25]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_24_s0 (
    .Q(CsrPlugin_mtval[24]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_23_s0 (
    .Q(CsrPlugin_mtval[23]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_22_s0 (
    .Q(CsrPlugin_mtval[22]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_21_s0 (
    .Q(CsrPlugin_mtval[21]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_20_s0 (
    .Q(CsrPlugin_mtval[20]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_19_s0 (
    .Q(CsrPlugin_mtval[19]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_18_s0 (
    .Q(CsrPlugin_mtval[18]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_17_s0 (
    .Q(CsrPlugin_mtval[17]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_16_s0 (
    .Q(CsrPlugin_mtval[16]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_15_s0 (
    .Q(CsrPlugin_mtval[15]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_14_s0 (
    .Q(CsrPlugin_mtval[14]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_13_s0 (
    .Q(CsrPlugin_mtval[13]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_12_s0 (
    .Q(CsrPlugin_mtval[12]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_11_s0 (
    .Q(CsrPlugin_mtval[11]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_10_s0 (
    .Q(CsrPlugin_mtval[10]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_9_s0 (
    .Q(CsrPlugin_mtval[9]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_8_s0 (
    .Q(CsrPlugin_mtval[8]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_7_s0 (
    .Q(CsrPlugin_mtval[7]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_6_s0 (
    .Q(CsrPlugin_mtval[6]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_5_s0 (
    .Q(CsrPlugin_mtval[5]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_4_s0 (
    .Q(CsrPlugin_mtval[4]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_3_s0 (
    .Q(CsrPlugin_mtval[3]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_2_s0 (
    .Q(CsrPlugin_mtval[2]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_1_s0 (
    .Q(CsrPlugin_mtval[1]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_0_s0 (
    .Q(CsrPlugin_mtval[0]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE memory_DivPlugin_div_done_s0 (
    .Q(memory_DivPlugin_div_done),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(when_MulDivIterativePlugin_l126) 
);
  DFFRE memory_DivPlugin_accumulator_31_s0 (
    .Q(memory_DivPlugin_accumulator[31]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[31]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_30_s0 (
    .Q(memory_DivPlugin_accumulator[30]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[30]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_29_s0 (
    .Q(memory_DivPlugin_accumulator[29]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[29]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_28_s0 (
    .Q(memory_DivPlugin_accumulator[28]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[28]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_27_s0 (
    .Q(memory_DivPlugin_accumulator[27]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[27]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_26_s0 (
    .Q(memory_DivPlugin_accumulator[26]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[26]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_25_s0 (
    .Q(memory_DivPlugin_accumulator[25]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[25]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_24_s0 (
    .Q(memory_DivPlugin_accumulator[24]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[24]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_23_s0 (
    .Q(memory_DivPlugin_accumulator[23]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[23]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_22_s0 (
    .Q(memory_DivPlugin_accumulator[22]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[22]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_21_s0 (
    .Q(memory_DivPlugin_accumulator[21]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[21]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_20_s0 (
    .Q(memory_DivPlugin_accumulator[20]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[20]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_19_s0 (
    .Q(memory_DivPlugin_accumulator[19]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[19]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_18_s0 (
    .Q(memory_DivPlugin_accumulator[18]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[18]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_17_s0 (
    .Q(memory_DivPlugin_accumulator[17]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[17]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_16_s0 (
    .Q(memory_DivPlugin_accumulator[16]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[16]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_15_s0 (
    .Q(memory_DivPlugin_accumulator[15]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[15]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_14_s0 (
    .Q(memory_DivPlugin_accumulator[14]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[14]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_13_s0 (
    .Q(memory_DivPlugin_accumulator[13]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[13]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_12_s0 (
    .Q(memory_DivPlugin_accumulator[12]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[12]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_11_s0 (
    .Q(memory_DivPlugin_accumulator[11]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[11]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_10_s0 (
    .Q(memory_DivPlugin_accumulator[10]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[10]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_9_s0 (
    .Q(memory_DivPlugin_accumulator[9]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[9]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_8_s0 (
    .Q(memory_DivPlugin_accumulator[8]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[8]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_7_s0 (
    .Q(memory_DivPlugin_accumulator[7]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[7]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_6_s0 (
    .Q(memory_DivPlugin_accumulator[6]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[6]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_5_s0 (
    .Q(memory_DivPlugin_accumulator[5]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[5]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_4_s0 (
    .Q(memory_DivPlugin_accumulator[4]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[4]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_3_s0 (
    .Q(memory_DivPlugin_accumulator[3]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[3]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_2_s0 (
    .Q(memory_DivPlugin_accumulator[2]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[2]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_1_s0 (
    .Q(memory_DivPlugin_accumulator[1]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[1]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_0_s0 (
    .Q(memory_DivPlugin_accumulator[0]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[0]),
    .CLK(main_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_div_result_31_s0 (
    .Q(memory_DivPlugin_div_result[31]),
    .D(_zz_memory_DivPlugin_div_result_3[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_30_s0 (
    .Q(memory_DivPlugin_div_result[30]),
    .D(_zz_memory_DivPlugin_div_result_3[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_29_s0 (
    .Q(memory_DivPlugin_div_result[29]),
    .D(_zz_memory_DivPlugin_div_result_3[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_28_s0 (
    .Q(memory_DivPlugin_div_result[28]),
    .D(_zz_memory_DivPlugin_div_result_3[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_27_s0 (
    .Q(memory_DivPlugin_div_result[27]),
    .D(_zz_memory_DivPlugin_div_result_3[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_26_s0 (
    .Q(memory_DivPlugin_div_result[26]),
    .D(_zz_memory_DivPlugin_div_result_3[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_25_s0 (
    .Q(memory_DivPlugin_div_result[25]),
    .D(_zz_memory_DivPlugin_div_result_3[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_24_s0 (
    .Q(memory_DivPlugin_div_result[24]),
    .D(_zz_memory_DivPlugin_div_result_3[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_23_s0 (
    .Q(memory_DivPlugin_div_result[23]),
    .D(_zz_memory_DivPlugin_div_result_3[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_22_s0 (
    .Q(memory_DivPlugin_div_result[22]),
    .D(_zz_memory_DivPlugin_div_result_3[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_21_s0 (
    .Q(memory_DivPlugin_div_result[21]),
    .D(_zz_memory_DivPlugin_div_result_3[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_20_s0 (
    .Q(memory_DivPlugin_div_result[20]),
    .D(_zz_memory_DivPlugin_div_result_3[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_19_s0 (
    .Q(memory_DivPlugin_div_result[19]),
    .D(_zz_memory_DivPlugin_div_result_3[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_18_s0 (
    .Q(memory_DivPlugin_div_result[18]),
    .D(_zz_memory_DivPlugin_div_result_3[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_17_s0 (
    .Q(memory_DivPlugin_div_result[17]),
    .D(_zz_memory_DivPlugin_div_result_3[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_16_s0 (
    .Q(memory_DivPlugin_div_result[16]),
    .D(_zz_memory_DivPlugin_div_result_3[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_15_s0 (
    .Q(memory_DivPlugin_div_result[15]),
    .D(_zz_memory_DivPlugin_div_result_3[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_14_s0 (
    .Q(memory_DivPlugin_div_result[14]),
    .D(_zz_memory_DivPlugin_div_result_3[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_13_s0 (
    .Q(memory_DivPlugin_div_result[13]),
    .D(_zz_memory_DivPlugin_div_result_3[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_12_s0 (
    .Q(memory_DivPlugin_div_result[12]),
    .D(_zz_memory_DivPlugin_div_result_3[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_11_s0 (
    .Q(memory_DivPlugin_div_result[11]),
    .D(_zz_memory_DivPlugin_div_result_3[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_10_s0 (
    .Q(memory_DivPlugin_div_result[10]),
    .D(_zz_memory_DivPlugin_div_result_3[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_9_s0 (
    .Q(memory_DivPlugin_div_result[9]),
    .D(_zz_memory_DivPlugin_div_result_3[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_8_s0 (
    .Q(memory_DivPlugin_div_result[8]),
    .D(_zz_memory_DivPlugin_div_result_3[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_7_s0 (
    .Q(memory_DivPlugin_div_result[7]),
    .D(_zz_memory_DivPlugin_div_result_3[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_6_s0 (
    .Q(memory_DivPlugin_div_result[6]),
    .D(_zz_memory_DivPlugin_div_result_3[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_5_s0 (
    .Q(memory_DivPlugin_div_result[5]),
    .D(_zz_memory_DivPlugin_div_result_3[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_4_s0 (
    .Q(memory_DivPlugin_div_result[4]),
    .D(_zz_memory_DivPlugin_div_result_3[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_3_s0 (
    .Q(memory_DivPlugin_div_result[3]),
    .D(_zz_memory_DivPlugin_div_result_3[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_2_s0 (
    .Q(memory_DivPlugin_div_result[2]),
    .D(_zz_memory_DivPlugin_div_result_3[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_1_s0 (
    .Q(memory_DivPlugin_div_result[1]),
    .D(_zz_memory_DivPlugin_div_result_3[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_0_s0 (
    .Q(memory_DivPlugin_div_result[0]),
    .D(_zz_memory_DivPlugin_div_result_3_0_8),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_rs2_31_s0 (
    .Q(memory_DivPlugin_rs2[31]),
    .D(n19606_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_30_s0 (
    .Q(memory_DivPlugin_rs2[30]),
    .D(n19607_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_29_s0 (
    .Q(memory_DivPlugin_rs2[29]),
    .D(n19608_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_28_s0 (
    .Q(memory_DivPlugin_rs2[28]),
    .D(n19609_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_27_s0 (
    .Q(memory_DivPlugin_rs2[27]),
    .D(n19610_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_26_s0 (
    .Q(memory_DivPlugin_rs2[26]),
    .D(n19611_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_25_s0 (
    .Q(memory_DivPlugin_rs2[25]),
    .D(n19612_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_24_s0 (
    .Q(memory_DivPlugin_rs2[24]),
    .D(n19613_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_23_s0 (
    .Q(memory_DivPlugin_rs2[23]),
    .D(n19614_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_22_s0 (
    .Q(memory_DivPlugin_rs2[22]),
    .D(n19615_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_21_s0 (
    .Q(memory_DivPlugin_rs2[21]),
    .D(n19616_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_20_s0 (
    .Q(memory_DivPlugin_rs2[20]),
    .D(n19617_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_19_s0 (
    .Q(memory_DivPlugin_rs2[19]),
    .D(n19618_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_18_s0 (
    .Q(memory_DivPlugin_rs2[18]),
    .D(n19619_13),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_17_s0 (
    .Q(memory_DivPlugin_rs2[17]),
    .D(n19620_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_16_s0 (
    .Q(memory_DivPlugin_rs2[16]),
    .D(n19621_11),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_15_s0 (
    .Q(memory_DivPlugin_rs2[15]),
    .D(n19622_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_14_s0 (
    .Q(memory_DivPlugin_rs2[14]),
    .D(n19623_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_13_s0 (
    .Q(memory_DivPlugin_rs2[13]),
    .D(n19624_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_12_s0 (
    .Q(memory_DivPlugin_rs2[12]),
    .D(n19625_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_11_s0 (
    .Q(memory_DivPlugin_rs2[11]),
    .D(n19626_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_10_s0 (
    .Q(memory_DivPlugin_rs2[10]),
    .D(n19627_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_9_s0 (
    .Q(memory_DivPlugin_rs2[9]),
    .D(n19628_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_8_s0 (
    .Q(memory_DivPlugin_rs2[8]),
    .D(n19629_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_7_s0 (
    .Q(memory_DivPlugin_rs2[7]),
    .D(n19630_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_6_s0 (
    .Q(memory_DivPlugin_rs2[6]),
    .D(n19631_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_5_s0 (
    .Q(memory_DivPlugin_rs2[5]),
    .D(n19632_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_4_s0 (
    .Q(memory_DivPlugin_rs2[4]),
    .D(n19633_12),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_3_s0 (
    .Q(memory_DivPlugin_rs2[3]),
    .D(n19634_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_2_s0 (
    .Q(memory_DivPlugin_rs2[2]),
    .D(n19635_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_1_s0 (
    .Q(memory_DivPlugin_rs2[1]),
    .D(n19636_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_0_s0 (
    .Q(memory_DivPlugin_rs2[0]),
    .D(execute_RS2[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_div_needRevert_s0 (
    .Q(memory_DivPlugin_div_needRevert),
    .D(n19646_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE externalInterruptArray_regNext_1_s0 (
    .Q(externalInterruptArray_regNext[1]),
    .D(main_basesoc_timer_enable_storage),
    .CLK(main_clkout0),
    .RESET(externalInterruptArray_regNext_1_7),
    .CE(VCC) 
);
  DFFSE externalInterruptArray_regNext_0_s0 (
    .Q(externalInterruptArray_regNext[0]),
    .D(n7553_3),
    .CLK(main_clkout0),
    .SET(n7552_3),
    .CE(VCC) 
);
  DFFRE decode_to_execute_PC_31_s0 (
    .Q(decode_to_execute_PC[31]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_30_s0 (
    .Q(decode_to_execute_PC[30]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_29_s0 (
    .Q(decode_to_execute_PC[29]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_28_s0 (
    .Q(decode_to_execute_PC[28]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_27_s0 (
    .Q(decode_to_execute_PC[27]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_26_s0 (
    .Q(decode_to_execute_PC[26]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_25_s0 (
    .Q(decode_to_execute_PC[25]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_24_s0 (
    .Q(decode_to_execute_PC[24]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_23_s0 (
    .Q(decode_to_execute_PC[23]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_22_s0 (
    .Q(decode_to_execute_PC[22]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_21_s0 (
    .Q(decode_to_execute_PC[21]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_20_s0 (
    .Q(decode_to_execute_PC[20]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_19_s0 (
    .Q(decode_to_execute_PC[19]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_18_s0 (
    .Q(decode_to_execute_PC[18]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_17_s0 (
    .Q(decode_to_execute_PC[17]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_16_s0 (
    .Q(decode_to_execute_PC[16]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_15_s0 (
    .Q(decode_to_execute_PC[15]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_14_s0 (
    .Q(decode_to_execute_PC[14]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_13_s0 (
    .Q(decode_to_execute_PC[13]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_12_s0 (
    .Q(decode_to_execute_PC[12]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_11_s0 (
    .Q(decode_to_execute_PC[11]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_10_s0 (
    .Q(decode_to_execute_PC[10]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_9_s0 (
    .Q(decode_to_execute_PC[9]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_8_s0 (
    .Q(decode_to_execute_PC[8]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_7_s0 (
    .Q(decode_to_execute_PC[7]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_6_s0 (
    .Q(decode_to_execute_PC[6]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_5_s0 (
    .Q(decode_to_execute_PC[5]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_4_s0 (
    .Q(decode_to_execute_PC[4]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_3_s0 (
    .Q(decode_to_execute_PC[3]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_2_s0 (
    .Q(decode_to_execute_PC[2]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_PC_31_s0 (
    .Q(execute_to_memory_PC[31]),
    .D(decode_to_execute_PC[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_30_s0 (
    .Q(execute_to_memory_PC[30]),
    .D(decode_to_execute_PC[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_29_s0 (
    .Q(execute_to_memory_PC[29]),
    .D(decode_to_execute_PC[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_28_s0 (
    .Q(execute_to_memory_PC[28]),
    .D(decode_to_execute_PC[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_27_s0 (
    .Q(execute_to_memory_PC[27]),
    .D(decode_to_execute_PC[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_26_s0 (
    .Q(execute_to_memory_PC[26]),
    .D(decode_to_execute_PC[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_25_s0 (
    .Q(execute_to_memory_PC[25]),
    .D(decode_to_execute_PC[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_24_s0 (
    .Q(execute_to_memory_PC[24]),
    .D(decode_to_execute_PC[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_23_s0 (
    .Q(execute_to_memory_PC[23]),
    .D(decode_to_execute_PC[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_22_s0 (
    .Q(execute_to_memory_PC[22]),
    .D(decode_to_execute_PC[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_21_s0 (
    .Q(execute_to_memory_PC[21]),
    .D(decode_to_execute_PC[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_20_s0 (
    .Q(execute_to_memory_PC[20]),
    .D(decode_to_execute_PC[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_19_s0 (
    .Q(execute_to_memory_PC[19]),
    .D(decode_to_execute_PC[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_18_s0 (
    .Q(execute_to_memory_PC[18]),
    .D(decode_to_execute_PC[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_17_s0 (
    .Q(execute_to_memory_PC[17]),
    .D(decode_to_execute_PC[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_16_s0 (
    .Q(execute_to_memory_PC[16]),
    .D(decode_to_execute_PC[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_15_s0 (
    .Q(execute_to_memory_PC[15]),
    .D(decode_to_execute_PC[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_14_s0 (
    .Q(execute_to_memory_PC[14]),
    .D(decode_to_execute_PC[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_13_s0 (
    .Q(execute_to_memory_PC[13]),
    .D(decode_to_execute_PC[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_12_s0 (
    .Q(execute_to_memory_PC[12]),
    .D(decode_to_execute_PC[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_11_s0 (
    .Q(execute_to_memory_PC[11]),
    .D(decode_to_execute_PC[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_10_s0 (
    .Q(execute_to_memory_PC[10]),
    .D(decode_to_execute_PC[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_9_s0 (
    .Q(execute_to_memory_PC[9]),
    .D(decode_to_execute_PC[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_8_s0 (
    .Q(execute_to_memory_PC[8]),
    .D(decode_to_execute_PC[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_7_s0 (
    .Q(execute_to_memory_PC[7]),
    .D(decode_to_execute_PC[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_6_s0 (
    .Q(execute_to_memory_PC[6]),
    .D(decode_to_execute_PC[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_5_s0 (
    .Q(execute_to_memory_PC[5]),
    .D(decode_to_execute_PC[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_4_s0 (
    .Q(execute_to_memory_PC[4]),
    .D(decode_to_execute_PC[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_3_s0 (
    .Q(execute_to_memory_PC[3]),
    .D(decode_to_execute_PC[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_2_s0 (
    .Q(execute_to_memory_PC[2]),
    .D(decode_to_execute_PC[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_to_writeBack_PC_31_s0 (
    .Q(memory_to_writeBack_PC[31]),
    .D(execute_to_memory_PC[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_30_s0 (
    .Q(memory_to_writeBack_PC[30]),
    .D(execute_to_memory_PC[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_29_s0 (
    .Q(memory_to_writeBack_PC[29]),
    .D(execute_to_memory_PC[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_28_s0 (
    .Q(memory_to_writeBack_PC[28]),
    .D(execute_to_memory_PC[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_27_s0 (
    .Q(memory_to_writeBack_PC[27]),
    .D(execute_to_memory_PC[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_26_s0 (
    .Q(memory_to_writeBack_PC[26]),
    .D(execute_to_memory_PC[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_25_s0 (
    .Q(memory_to_writeBack_PC[25]),
    .D(execute_to_memory_PC[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_24_s0 (
    .Q(memory_to_writeBack_PC[24]),
    .D(execute_to_memory_PC[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_23_s0 (
    .Q(memory_to_writeBack_PC[23]),
    .D(execute_to_memory_PC[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_22_s0 (
    .Q(memory_to_writeBack_PC[22]),
    .D(execute_to_memory_PC[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_21_s0 (
    .Q(memory_to_writeBack_PC[21]),
    .D(execute_to_memory_PC[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_20_s0 (
    .Q(memory_to_writeBack_PC[20]),
    .D(execute_to_memory_PC[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_19_s0 (
    .Q(memory_to_writeBack_PC[19]),
    .D(execute_to_memory_PC[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_18_s0 (
    .Q(memory_to_writeBack_PC[18]),
    .D(execute_to_memory_PC[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_17_s0 (
    .Q(memory_to_writeBack_PC[17]),
    .D(execute_to_memory_PC[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_16_s0 (
    .Q(memory_to_writeBack_PC[16]),
    .D(execute_to_memory_PC[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_15_s0 (
    .Q(memory_to_writeBack_PC[15]),
    .D(execute_to_memory_PC[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_14_s0 (
    .Q(memory_to_writeBack_PC[14]),
    .D(execute_to_memory_PC[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_13_s0 (
    .Q(memory_to_writeBack_PC[13]),
    .D(execute_to_memory_PC[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_12_s0 (
    .Q(memory_to_writeBack_PC[12]),
    .D(execute_to_memory_PC[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_11_s0 (
    .Q(memory_to_writeBack_PC[11]),
    .D(execute_to_memory_PC[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_10_s0 (
    .Q(memory_to_writeBack_PC[10]),
    .D(execute_to_memory_PC[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_9_s0 (
    .Q(memory_to_writeBack_PC[9]),
    .D(execute_to_memory_PC[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_8_s0 (
    .Q(memory_to_writeBack_PC[8]),
    .D(execute_to_memory_PC[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_7_s0 (
    .Q(memory_to_writeBack_PC[7]),
    .D(execute_to_memory_PC[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_6_s0 (
    .Q(memory_to_writeBack_PC[6]),
    .D(execute_to_memory_PC[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_5_s0 (
    .Q(memory_to_writeBack_PC[5]),
    .D(execute_to_memory_PC[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_4_s0 (
    .Q(memory_to_writeBack_PC[4]),
    .D(execute_to_memory_PC[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_3_s0 (
    .Q(memory_to_writeBack_PC[3]),
    .D(execute_to_memory_PC[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_2_s0 (
    .Q(memory_to_writeBack_PC[2]),
    .D(execute_to_memory_PC[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE decode_to_execute_INSTRUCTION_31_s0 (
    .Q(decode_to_execute_INSTRUCTION[31]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_30_s0 (
    .Q(decode_to_execute_INSTRUCTION[30]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_29_s0 (
    .Q(decode_to_execute_INSTRUCTION[29]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_28_s0 (
    .Q(decode_to_execute_INSTRUCTION[28]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_27_s0 (
    .Q(decode_to_execute_INSTRUCTION[27]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_26_s0 (
    .Q(decode_to_execute_INSTRUCTION[26]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_25_s0 (
    .Q(decode_to_execute_INSTRUCTION[25]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_24_s0 (
    .Q(decode_to_execute_INSTRUCTION[24]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_23_s0 (
    .Q(decode_to_execute_INSTRUCTION[23]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_22_s0 (
    .Q(decode_to_execute_INSTRUCTION[22]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_21_s0 (
    .Q(decode_to_execute_INSTRUCTION[21]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_20_s0 (
    .Q(decode_to_execute_INSTRUCTION[20]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_19_s0 (
    .Q(decode_to_execute_INSTRUCTION[19]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_18_s0 (
    .Q(decode_to_execute_INSTRUCTION[18]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_17_s0 (
    .Q(decode_to_execute_INSTRUCTION[17]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_16_s0 (
    .Q(decode_to_execute_INSTRUCTION[16]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_15_s0 (
    .Q(decode_to_execute_INSTRUCTION[15]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_14_s0 (
    .Q(decode_to_execute_INSTRUCTION[14]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_13_s0 (
    .Q(decode_to_execute_INSTRUCTION[13]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_12_s0 (
    .Q(decode_to_execute_INSTRUCTION[12]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_11_s0 (
    .Q(decode_to_execute_INSTRUCTION[11]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_10_s0 (
    .Q(decode_to_execute_INSTRUCTION[10]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_9_s0 (
    .Q(decode_to_execute_INSTRUCTION[9]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_8_s0 (
    .Q(decode_to_execute_INSTRUCTION[8]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_7_s0 (
    .Q(decode_to_execute_INSTRUCTION[7]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_6_s0 (
    .Q(decode_to_execute_INSTRUCTION[6]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_5_s0 (
    .Q(decode_to_execute_INSTRUCTION[5]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_4_s0 (
    .Q(decode_to_execute_INSTRUCTION[4]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_3_s0 (
    .Q(decode_to_execute_INSTRUCTION[3]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_2_s0 (
    .Q(decode_to_execute_INSTRUCTION[2]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_1_s0 (
    .Q(decode_to_execute_INSTRUCTION[1]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_0_s0 (
    .Q(decode_to_execute_INSTRUCTION[0]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_29_s0 (
    .Q(execute_to_memory_INSTRUCTION[29]),
    .D(decode_to_execute_INSTRUCTION[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_28_s0 (
    .Q(execute_to_memory_INSTRUCTION[28]),
    .D(decode_to_execute_INSTRUCTION[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_14_s0 (
    .Q(execute_to_memory_INSTRUCTION[14]),
    .D(decode_to_execute_INSTRUCTION[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_13_s0 (
    .Q(execute_to_memory_INSTRUCTION[13]),
    .D(decode_to_execute_INSTRUCTION[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_12_s0 (
    .Q(execute_to_memory_INSTRUCTION[12]),
    .D(decode_to_execute_INSTRUCTION[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_11_s0 (
    .Q(execute_to_memory_INSTRUCTION[11]),
    .D(decode_to_execute_INSTRUCTION[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_10_s0 (
    .Q(execute_to_memory_INSTRUCTION[10]),
    .D(decode_to_execute_INSTRUCTION[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_9_s0 (
    .Q(execute_to_memory_INSTRUCTION[9]),
    .D(decode_to_execute_INSTRUCTION[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_8_s0 (
    .Q(execute_to_memory_INSTRUCTION[8]),
    .D(decode_to_execute_INSTRUCTION[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_7_s0 (
    .Q(execute_to_memory_INSTRUCTION[7]),
    .D(decode_to_execute_INSTRUCTION[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_to_writeBack_INSTRUCTION_29_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[29]),
    .D(execute_to_memory_INSTRUCTION[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_INSTRUCTION_28_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[28]),
    .D(execute_to_memory_INSTRUCTION[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_INSTRUCTION_14_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[14]),
    .D(execute_to_memory_INSTRUCTION[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_INSTRUCTION_11_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[11]),
    .D(execute_to_memory_INSTRUCTION[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_INSTRUCTION_10_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[10]),
    .D(execute_to_memory_INSTRUCTION[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_INSTRUCTION_9_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[9]),
    .D(execute_to_memory_INSTRUCTION[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_INSTRUCTION_8_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[8]),
    .D(execute_to_memory_INSTRUCTION[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_INSTRUCTION_7_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[7]),
    .D(execute_to_memory_INSTRUCTION[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE decode_to_execute_SRC1_CTRL_1_s0 (
    .Q(decode_to_execute_SRC1_CTRL[1]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_121[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_SRC1_CTRL_0_s0 (
    .Q(decode_to_execute_SRC1_CTRL[0]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_125),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_SRC_USE_SUB_LESS_s0 (
    .Q(decode_to_execute_SRC_USE_SUB_LESS),
    .D(_zz__zz_decode_IS_RS2_SIGNED_113[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_MEMORY_ENABLE_s0 (
    .Q(decode_to_execute_MEMORY_ENABLE),
    .D(_zz__zz_decode_IS_RS2_SIGNED_110),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_MEMORY_ENABLE_s0 (
    .Q(execute_to_memory_MEMORY_ENABLE),
    .D(decode_to_execute_MEMORY_ENABLE),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_to_writeBack_MEMORY_ENABLE_s0 (
    .Q(memory_to_writeBack_MEMORY_ENABLE),
    .D(execute_to_memory_MEMORY_ENABLE),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE decode_to_execute_ALU_CTRL_1_s0 (
    .Q(decode_to_execute_ALU_CTRL[1]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_92[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_ALU_CTRL_0_s0 (
    .Q(decode_to_execute_ALU_CTRL[0]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_97),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_SRC2_CTRL_1_s0 (
    .Q(decode_to_execute_SRC2_CTRL[1]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_82[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_SRC2_CTRL_0_s0 (
    .Q(decode_to_execute_SRC2_CTRL[0]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_86),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_REGFILE_WRITE_VALID_s0 (
    .Q(decode_to_execute_REGFILE_WRITE_VALID),
    .D(_zz__zz_decode_IS_RS2_SIGNED_68[0]),
    .CLK(main_clkout0),
    .RESET(decode_REGFILE_WRITE_VALID_9),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_VALID_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_VALID),
    .D(decode_to_execute_REGFILE_WRITE_VALID),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_VALID_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_VALID),
    .D(execute_to_memory_REGFILE_WRITE_VALID),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE decode_to_execute_BYPASSABLE_EXECUTE_STAGE_s0 (
    .Q(decode_to_execute_BYPASSABLE_EXECUTE_STAGE),
    .D(_zz__zz_decode_IS_RS2_SIGNED_55),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_BYPASSABLE_MEMORY_STAGE_s0 (
    .Q(decode_to_execute_BYPASSABLE_MEMORY_STAGE),
    .D(_zz__zz_decode_IS_RS2_SIGNED_42[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_BYPASSABLE_MEMORY_STAGE_s0 (
    .Q(execute_to_memory_BYPASSABLE_MEMORY_STAGE),
    .D(decode_to_execute_BYPASSABLE_MEMORY_STAGE),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_WR_s0 (
    .Q(execute_to_memory_MEMORY_WR),
    .D(decode_to_execute_INSTRUCTION[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE decode_to_execute_MEMORY_MANAGMENT_s0 (
    .Q(decode_to_execute_MEMORY_MANAGMENT),
    .D(_zz__zz_decode_IS_RS2_SIGNED_31[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_SRC_LESS_UNSIGNED_s0 (
    .Q(decode_to_execute_SRC_LESS_UNSIGNED),
    .D(_zz__zz_decode_IS_RS2_SIGNED_28[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_ALU_BITWISE_CTRL_0_s0 (
    .Q(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .D(n20089_4),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_SHIFT_CTRL_1_s0 (
    .Q(decode_to_execute_SHIFT_CTRL[1]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_15),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_SHIFT_CTRL_0_s0 (
    .Q(decode_to_execute_SHIFT_CTRL[0]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_18[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_SHIFT_CTRL_1_s0 (
    .Q(execute_to_memory_SHIFT_CTRL[1]),
    .D(decode_to_execute_SHIFT_CTRL[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_CTRL_0_s0 (
    .Q(execute_to_memory_SHIFT_CTRL[0]),
    .D(decode_to_execute_SHIFT_CTRL[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE decode_to_execute_BRANCH_CTRL_1_s0 (
    .Q(decode_to_execute_BRANCH_CTRL[1]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_9[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_BRANCH_CTRL_0_s0 (
    .Q(decode_to_execute_BRANCH_CTRL[0]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_13[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_IS_CSR_s0 (
    .Q(decode_to_execute_IS_CSR),
    .D(_zz__zz_decode_IS_RS2_SIGNED_6[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_ENV_CTRL_1_s0 (
    .Q(decode_to_execute_ENV_CTRL[1]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_3[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_ENV_CTRL_0_s0 (
    .Q(decode_to_execute_ENV_CTRL[0]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_4),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_ENV_CTRL_1_s0 (
    .Q(execute_to_memory_ENV_CTRL[1]),
    .D(decode_to_execute_ENV_CTRL[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_ENV_CTRL_0_s0 (
    .Q(execute_to_memory_ENV_CTRL[0]),
    .D(decode_to_execute_ENV_CTRL[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_to_writeBack_ENV_CTRL_1_s0 (
    .Q(memory_to_writeBack_ENV_CTRL[1]),
    .D(execute_to_memory_ENV_CTRL[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_ENV_CTRL_0_s0 (
    .Q(memory_to_writeBack_ENV_CTRL[0]),
    .D(execute_to_memory_ENV_CTRL[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE decode_to_execute_IS_MUL_s0 (
    .Q(decode_to_execute_IS_MUL),
    .D(_zz__zz_decode_IS_RS2_SIGNED_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_IS_MUL_s0 (
    .Q(execute_to_memory_IS_MUL),
    .D(decode_to_execute_IS_MUL),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_to_writeBack_IS_MUL_s0 (
    .Q(memory_to_writeBack_IS_MUL),
    .D(execute_to_memory_IS_MUL),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE decode_to_execute_IS_DIV_s0 (
    .Q(decode_to_execute_IS_DIV),
    .D(_zz_decode_IS_RS2_SIGNED[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_IS_DIV_s0 (
    .Q(execute_to_memory_IS_DIV),
    .D(decode_to_execute_IS_DIV),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE decode_to_execute_IS_RS1_SIGNED_s0 (
    .Q(decode_to_execute_IS_RS1_SIGNED),
    .D(n20108_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_31_s0 (
    .Q(execute_RS1[31]),
    .D(decode_RS1[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_30_s0 (
    .Q(execute_RS1[30]),
    .D(decode_RS1[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_29_s0 (
    .Q(execute_RS1[29]),
    .D(decode_RS1[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_28_s0 (
    .Q(execute_RS1[28]),
    .D(decode_RS1[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_27_s0 (
    .Q(execute_RS1[27]),
    .D(decode_RS1[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_26_s0 (
    .Q(execute_RS1[26]),
    .D(decode_RS1[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_25_s0 (
    .Q(execute_RS1[25]),
    .D(decode_RS1[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_24_s0 (
    .Q(execute_RS1[24]),
    .D(decode_RS1[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_23_s0 (
    .Q(execute_RS1[23]),
    .D(decode_RS1[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_22_s0 (
    .Q(execute_RS1[22]),
    .D(decode_RS1[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_21_s0 (
    .Q(execute_RS1[21]),
    .D(decode_RS1[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_20_s0 (
    .Q(execute_RS1[20]),
    .D(decode_RS1[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_19_s0 (
    .Q(execute_RS1[19]),
    .D(decode_RS1[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_18_s0 (
    .Q(execute_RS1[18]),
    .D(decode_RS1[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_17_s0 (
    .Q(execute_RS1[17]),
    .D(decode_RS1[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_16_s0 (
    .Q(execute_RS1[16]),
    .D(decode_RS1[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_15_s0 (
    .Q(execute_RS1[15]),
    .D(decode_RS1[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_14_s0 (
    .Q(execute_RS1[14]),
    .D(decode_RS1[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_13_s0 (
    .Q(execute_RS1[13]),
    .D(decode_RS1[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_12_s0 (
    .Q(execute_RS1[12]),
    .D(decode_RS1[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_11_s0 (
    .Q(execute_RS1[11]),
    .D(decode_RS1[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_10_s0 (
    .Q(execute_RS1[10]),
    .D(decode_RS1[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_9_s0 (
    .Q(execute_RS1[9]),
    .D(decode_RS1[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_8_s0 (
    .Q(execute_RS1[8]),
    .D(decode_RS1[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_7_s0 (
    .Q(execute_RS1[7]),
    .D(decode_RS1[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_6_s0 (
    .Q(execute_RS1[6]),
    .D(decode_RS1[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_5_s0 (
    .Q(execute_RS1[5]),
    .D(decode_RS1[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_4_s0 (
    .Q(execute_RS1[4]),
    .D(decode_RS1[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_3_s0 (
    .Q(execute_RS1[3]),
    .D(decode_RS1[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_2_s0 (
    .Q(execute_RS1[2]),
    .D(decode_RS1[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_1_s0 (
    .Q(execute_RS1[1]),
    .D(decode_RS1[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_0_s0 (
    .Q(execute_RS1[0]),
    .D(decode_RS1[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_31_s0 (
    .Q(execute_RS2[31]),
    .D(decode_RS2[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_30_s0 (
    .Q(execute_RS2[30]),
    .D(decode_RS2[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_29_s0 (
    .Q(execute_RS2[29]),
    .D(decode_RS2[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_28_s0 (
    .Q(execute_RS2[28]),
    .D(decode_RS2[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_27_s0 (
    .Q(execute_RS2[27]),
    .D(decode_RS2[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_26_s0 (
    .Q(execute_RS2[26]),
    .D(decode_RS2[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_25_s0 (
    .Q(execute_RS2[25]),
    .D(decode_RS2[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_24_s0 (
    .Q(execute_RS2[24]),
    .D(decode_RS2[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_23_s0 (
    .Q(execute_RS2[23]),
    .D(decode_RS2[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_22_s0 (
    .Q(execute_RS2[22]),
    .D(decode_RS2[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_21_s0 (
    .Q(execute_RS2[21]),
    .D(decode_RS2[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_20_s0 (
    .Q(execute_RS2[20]),
    .D(decode_RS2[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_19_s0 (
    .Q(execute_RS2[19]),
    .D(decode_RS2[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_18_s0 (
    .Q(execute_RS2[18]),
    .D(decode_RS2[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_17_s0 (
    .Q(execute_RS2[17]),
    .D(decode_RS2[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_16_s0 (
    .Q(execute_RS2[16]),
    .D(decode_RS2[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_15_s0 (
    .Q(execute_RS2[15]),
    .D(decode_RS2[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_14_s0 (
    .Q(execute_RS2[14]),
    .D(decode_RS2[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_13_s0 (
    .Q(execute_RS2[13]),
    .D(decode_RS2[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_12_s0 (
    .Q(execute_RS2[12]),
    .D(decode_RS2[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_11_s0 (
    .Q(execute_RS2[11]),
    .D(decode_RS2[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_10_s0 (
    .Q(execute_RS2[10]),
    .D(decode_RS2[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_9_s0 (
    .Q(execute_RS2[9]),
    .D(decode_RS2[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_8_s0 (
    .Q(execute_RS2[8]),
    .D(decode_RS2[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_7_s0 (
    .Q(execute_RS2[7]),
    .D(decode_RS2[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_6_s0 (
    .Q(execute_RS2[6]),
    .D(decode_RS2[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_5_s0 (
    .Q(execute_RS2[5]),
    .D(decode_RS2[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_4_s0 (
    .Q(execute_RS2[4]),
    .D(decode_RS2[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_3_s0 (
    .Q(execute_RS2[3]),
    .D(decode_RS2[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_2_s0 (
    .Q(execute_RS2[2]),
    .D(decode_RS2[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_1_s0 (
    .Q(execute_RS2[1]),
    .D(decode_RS2[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_0_s0 (
    .Q(execute_RS2[0]),
    .D(decode_RS2[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_SRC2_FORCE_ZERO_s0 (
    .Q(decode_to_execute_SRC2_FORCE_ZERO),
    .D(decode_SRC2_FORCE_ZERO),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PREDICTION_HAD_BRANCHED2_s0 (
    .Q(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .D(n12955_3),
    .CLK(main_clkout0),
    .RESET(IBusCachedPlugin_decodePrediction_cmd_hadBranch_7),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_CSR_WRITE_OPCODE_s0 (
    .Q(decode_to_execute_CSR_WRITE_OPCODE),
    .D(n20176_4),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_31_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[31]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_30_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[30]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_29_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[29]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_28_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[28]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_27_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[27]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_26_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[26]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_25_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[25]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_24_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[24]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_23_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[23]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_22_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[22]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_21_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[21]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_20_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[20]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_19_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[19]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_18_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[18]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_17_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[17]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_16_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[16]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_15_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[15]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_14_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[14]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_13_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[13]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_12_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[12]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_11_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[11]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_10_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[10]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_9_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[9]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_8_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[8]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_7_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[7]),
    .D(execute_RS2[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_6_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[6]),
    .D(execute_RS2[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_5_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[5]),
    .D(execute_RS2[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_4_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[4]),
    .D(execute_RS2[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_3_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[3]),
    .D(execute_RS2[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_2_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[2]),
    .D(execute_RS2[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_1_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[1]),
    .D(execute_RS2[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_31_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[31]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_30_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[30]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_29_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[29]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_28_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[28]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_27_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[27]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_26_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[26]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_25_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[25]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_24_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[24]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_23_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[23]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_22_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[22]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_21_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[21]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_20_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[20]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_19_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[19]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_18_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[18]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_17_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[17]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_16_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[16]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_15_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[15]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_14_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[14]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_13_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[13]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_12_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[12]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_11_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[11]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_10_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[10]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_9_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[9]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_8_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[8]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_7_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[7]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_6_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[6]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_5_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[5]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_4_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[4]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_3_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[3]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_2_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[2]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_1_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[1]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_0_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[0]),
    .D(memory_DivPlugin_rs2[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_31_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[31]),
    .D(_zz_decode_RS2[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_30_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[30]),
    .D(_zz_decode_RS2[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_29_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[29]),
    .D(_zz_decode_RS2[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_28_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[28]),
    .D(_zz_decode_RS2[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_27_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[27]),
    .D(_zz_decode_RS2[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_26_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[26]),
    .D(_zz_decode_RS2[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_25_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[25]),
    .D(_zz_decode_RS2[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_24_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[24]),
    .D(_zz_decode_RS2[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_23_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[23]),
    .D(_zz_decode_RS2[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_22_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[22]),
    .D(_zz_decode_RS2[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_21_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[21]),
    .D(_zz_decode_RS2[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_20_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[20]),
    .D(_zz_decode_RS2[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_19_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[19]),
    .D(_zz_decode_RS2[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_18_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[18]),
    .D(_zz_decode_RS2[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_17_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[17]),
    .D(_zz_decode_RS2[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_16_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[16]),
    .D(_zz_decode_RS2[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_15_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[15]),
    .D(_zz_decode_RS2[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_14_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[14]),
    .D(_zz_decode_RS2[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_13_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[13]),
    .D(_zz_decode_RS2[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_12_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[12]),
    .D(_zz_decode_RS2[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_11_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[11]),
    .D(_zz_decode_RS2[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_10_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[10]),
    .D(_zz_decode_RS2[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_9_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[9]),
    .D(_zz_decode_RS2[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_8_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[8]),
    .D(_zz_decode_RS2[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_7_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[7]),
    .D(_zz_decode_RS2[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_6_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[6]),
    .D(_zz_decode_RS2[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_5_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[5]),
    .D(_zz_decode_RS2[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_4_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[4]),
    .D(_zz_decode_RS2[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_3_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[3]),
    .D(_zz_decode_RS2[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_2_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[2]),
    .D(_zz_decode_RS2[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_1_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[1]),
    .D(_zz_decode_RS2[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_0_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[0]),
    .D(_zz_decode_RS2[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_31_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[31]),
    .D(_zz_decode_RS2_1[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_30_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[30]),
    .D(_zz_decode_RS2_1[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_29_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[29]),
    .D(_zz_decode_RS2_1[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_28_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[28]),
    .D(_zz_decode_RS2_1[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_27_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[27]),
    .D(_zz_decode_RS2_1[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_26_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[26]),
    .D(_zz_decode_RS2_1[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_25_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[25]),
    .D(_zz_decode_RS2_1[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_24_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[24]),
    .D(_zz_decode_RS2_1[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_23_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[23]),
    .D(_zz_decode_RS2_1[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_22_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[22]),
    .D(_zz_decode_RS2_1[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_21_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[21]),
    .D(_zz_decode_RS2_1[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_20_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[20]),
    .D(_zz_decode_RS2_1[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_19_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[19]),
    .D(_zz_decode_RS2_1[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_18_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[18]),
    .D(_zz_decode_RS2_1[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_17_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[17]),
    .D(_zz_decode_RS2_1[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_16_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[16]),
    .D(_zz_decode_RS2_1[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_15_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[15]),
    .D(_zz_decode_RS2_1[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_14_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[14]),
    .D(_zz_decode_RS2_1[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_13_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[13]),
    .D(_zz_decode_RS2_1[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_12_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[12]),
    .D(_zz_decode_RS2_1[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_11_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[11]),
    .D(_zz_decode_RS2_1[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_10_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[10]),
    .D(_zz_decode_RS2_1[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_9_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[9]),
    .D(_zz_decode_RS2_1[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_8_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[8]),
    .D(_zz_decode_RS2_1[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_7_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[7]),
    .D(_zz_decode_RS2_1[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_6_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[6]),
    .D(_zz_decode_RS2_1[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_5_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[5]),
    .D(_zz_decode_RS2_1[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_4_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[4]),
    .D(_zz_decode_RS2_1[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_3_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[3]),
    .D(_zz_decode_RS2_1[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_2_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[2]),
    .D(_zz_decode_RS2_1[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_1_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .D(_zz_decode_RS2_1[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_0_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .D(_zz_decode_RS2_1[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_31_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[31]),
    .D(_zz_execute_SHIFT_RIGHT_1[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_30_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[30]),
    .D(_zz_execute_SHIFT_RIGHT_1[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_29_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[29]),
    .D(_zz_execute_SHIFT_RIGHT_1[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_28_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[28]),
    .D(_zz_execute_SHIFT_RIGHT_1[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_27_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[27]),
    .D(_zz_execute_SHIFT_RIGHT_1[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_26_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[26]),
    .D(_zz_execute_SHIFT_RIGHT_1[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_25_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[25]),
    .D(_zz_execute_SHIFT_RIGHT_1[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_24_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[24]),
    .D(_zz_execute_SHIFT_RIGHT_1[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_23_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[23]),
    .D(_zz_execute_SHIFT_RIGHT_1[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_22_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[22]),
    .D(_zz_execute_SHIFT_RIGHT_1[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_21_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[21]),
    .D(_zz_execute_SHIFT_RIGHT_1[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_20_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[20]),
    .D(_zz_execute_SHIFT_RIGHT_1[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_19_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[19]),
    .D(_zz_execute_SHIFT_RIGHT_1[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_18_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[18]),
    .D(_zz_execute_SHIFT_RIGHT_1[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_17_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[17]),
    .D(_zz_execute_SHIFT_RIGHT_1[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_16_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[16]),
    .D(_zz_execute_SHIFT_RIGHT_1[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_15_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[15]),
    .D(_zz_execute_SHIFT_RIGHT_1[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_14_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[14]),
    .D(_zz_execute_SHIFT_RIGHT_1[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_13_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[13]),
    .D(_zz_execute_SHIFT_RIGHT_1[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_12_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[12]),
    .D(_zz_execute_SHIFT_RIGHT_1[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_11_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[11]),
    .D(_zz_execute_SHIFT_RIGHT_1[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_10_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[10]),
    .D(_zz_execute_SHIFT_RIGHT_1[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_9_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[9]),
    .D(_zz_execute_SHIFT_RIGHT_1[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_8_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[8]),
    .D(_zz_execute_SHIFT_RIGHT_1[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_7_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[7]),
    .D(_zz_execute_SHIFT_RIGHT_1[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_6_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[6]),
    .D(_zz_execute_SHIFT_RIGHT_1[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_5_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[5]),
    .D(_zz_execute_SHIFT_RIGHT_1[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_4_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[4]),
    .D(_zz_execute_SHIFT_RIGHT_1[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_3_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[3]),
    .D(_zz_execute_SHIFT_RIGHT_1[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_2_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[2]),
    .D(_zz_execute_SHIFT_RIGHT_1[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_1_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[1]),
    .D(_zz_execute_SHIFT_RIGHT_1[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_0_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[0]),
    .D(execute_FullBarrelShifterPlugin_reversed_0_578),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_DO_s0 (
    .Q(execute_to_memory_BRANCH_DO),
    .D(execute_BRANCH_DO),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_31_s0 (
    .Q(execute_to_memory_BRANCH_CALC[31]),
    .D(execute_BranchPlugin_branchAdder[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_30_s0 (
    .Q(execute_to_memory_BRANCH_CALC[30]),
    .D(execute_BranchPlugin_branchAdder[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_29_s0 (
    .Q(execute_to_memory_BRANCH_CALC[29]),
    .D(execute_BranchPlugin_branchAdder[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_28_s0 (
    .Q(execute_to_memory_BRANCH_CALC[28]),
    .D(execute_BranchPlugin_branchAdder[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_27_s0 (
    .Q(execute_to_memory_BRANCH_CALC[27]),
    .D(execute_BranchPlugin_branchAdder[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_26_s0 (
    .Q(execute_to_memory_BRANCH_CALC[26]),
    .D(execute_BranchPlugin_branchAdder[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_25_s0 (
    .Q(execute_to_memory_BRANCH_CALC[25]),
    .D(execute_BranchPlugin_branchAdder[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_24_s0 (
    .Q(execute_to_memory_BRANCH_CALC[24]),
    .D(execute_BranchPlugin_branchAdder[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_23_s0 (
    .Q(execute_to_memory_BRANCH_CALC[23]),
    .D(execute_BranchPlugin_branchAdder[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_22_s0 (
    .Q(execute_to_memory_BRANCH_CALC[22]),
    .D(execute_BranchPlugin_branchAdder[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_21_s0 (
    .Q(execute_to_memory_BRANCH_CALC[21]),
    .D(execute_BranchPlugin_branchAdder[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_20_s0 (
    .Q(execute_to_memory_BRANCH_CALC[20]),
    .D(execute_BranchPlugin_branchAdder[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_19_s0 (
    .Q(execute_to_memory_BRANCH_CALC[19]),
    .D(execute_BranchPlugin_branchAdder[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_18_s0 (
    .Q(execute_to_memory_BRANCH_CALC[18]),
    .D(execute_BranchPlugin_branchAdder[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_17_s0 (
    .Q(execute_to_memory_BRANCH_CALC[17]),
    .D(execute_BranchPlugin_branchAdder[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_16_s0 (
    .Q(execute_to_memory_BRANCH_CALC[16]),
    .D(execute_BranchPlugin_branchAdder[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_15_s0 (
    .Q(execute_to_memory_BRANCH_CALC[15]),
    .D(execute_BranchPlugin_branchAdder[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_14_s0 (
    .Q(execute_to_memory_BRANCH_CALC[14]),
    .D(execute_BranchPlugin_branchAdder[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_13_s0 (
    .Q(execute_to_memory_BRANCH_CALC[13]),
    .D(execute_BranchPlugin_branchAdder[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_12_s0 (
    .Q(execute_to_memory_BRANCH_CALC[12]),
    .D(execute_BranchPlugin_branchAdder[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_11_s0 (
    .Q(execute_to_memory_BRANCH_CALC[11]),
    .D(execute_BranchPlugin_branchAdder[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_10_s0 (
    .Q(execute_to_memory_BRANCH_CALC[10]),
    .D(execute_BranchPlugin_branchAdder[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_9_s0 (
    .Q(execute_to_memory_BRANCH_CALC[9]),
    .D(execute_BranchPlugin_branchAdder[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_8_s0 (
    .Q(execute_to_memory_BRANCH_CALC[8]),
    .D(execute_BranchPlugin_branchAdder[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_7_s0 (
    .Q(execute_to_memory_BRANCH_CALC[7]),
    .D(execute_BranchPlugin_branchAdder[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_6_s0 (
    .Q(execute_to_memory_BRANCH_CALC[6]),
    .D(execute_BranchPlugin_branchAdder[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_5_s0 (
    .Q(execute_to_memory_BRANCH_CALC[5]),
    .D(execute_BranchPlugin_branchAdder[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_4_s0 (
    .Q(execute_to_memory_BRANCH_CALC[4]),
    .D(execute_BranchPlugin_branchAdder[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_3_s0 (
    .Q(execute_to_memory_BRANCH_CALC[3]),
    .D(execute_BranchPlugin_branchAdder[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_2_s0 (
    .Q(execute_to_memory_BRANCH_CALC[2]),
    .D(execute_BranchPlugin_branchAdder[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_1_s0 (
    .Q(execute_to_memory_BRANCH_CALC[1]),
    .D(execute_BranchPlugin_branchAdder[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_51_s0 (
    .Q(memory_to_writeBack_MUL_LOW[51]),
    .D(memory_MUL_LOW[51]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_50_s0 (
    .Q(memory_to_writeBack_MUL_LOW[50]),
    .D(memory_MUL_LOW[50]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_49_s0 (
    .Q(memory_to_writeBack_MUL_LOW[49]),
    .D(memory_MUL_LOW[49]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_48_s0 (
    .Q(memory_to_writeBack_MUL_LOW[48]),
    .D(memory_MUL_LOW[48]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_47_s0 (
    .Q(memory_to_writeBack_MUL_LOW[47]),
    .D(memory_MUL_LOW[47]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_46_s0 (
    .Q(memory_to_writeBack_MUL_LOW[46]),
    .D(memory_MUL_LOW[46]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_45_s0 (
    .Q(memory_to_writeBack_MUL_LOW[45]),
    .D(memory_MUL_LOW[45]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_44_s0 (
    .Q(memory_to_writeBack_MUL_LOW[44]),
    .D(memory_MUL_LOW[44]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_43_s0 (
    .Q(memory_to_writeBack_MUL_LOW[43]),
    .D(memory_MUL_LOW[43]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_42_s0 (
    .Q(memory_to_writeBack_MUL_LOW[42]),
    .D(memory_MUL_LOW[42]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_41_s0 (
    .Q(memory_to_writeBack_MUL_LOW[41]),
    .D(memory_MUL_LOW[41]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_40_s0 (
    .Q(memory_to_writeBack_MUL_LOW[40]),
    .D(memory_MUL_LOW[40]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_39_s0 (
    .Q(memory_to_writeBack_MUL_LOW[39]),
    .D(memory_MUL_LOW[39]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_38_s0 (
    .Q(memory_to_writeBack_MUL_LOW[38]),
    .D(memory_MUL_LOW[38]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_37_s0 (
    .Q(memory_to_writeBack_MUL_LOW[37]),
    .D(memory_MUL_LOW[37]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_36_s0 (
    .Q(memory_to_writeBack_MUL_LOW[36]),
    .D(memory_MUL_LOW[36]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_35_s0 (
    .Q(memory_to_writeBack_MUL_LOW[35]),
    .D(memory_MUL_LOW[35]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_34_s0 (
    .Q(memory_to_writeBack_MUL_LOW[34]),
    .D(memory_MUL_LOW[34]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_33_s0 (
    .Q(memory_to_writeBack_MUL_LOW[33]),
    .D(memory_MUL_LOW[33]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_32_s0 (
    .Q(memory_to_writeBack_MUL_LOW[32]),
    .D(memory_MUL_LOW[32]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_31_s0 (
    .Q(memory_to_writeBack_MUL_LOW[31]),
    .D(memory_MUL_LOW[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_30_s0 (
    .Q(memory_to_writeBack_MUL_LOW[30]),
    .D(memory_MUL_LOW[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_29_s0 (
    .Q(memory_to_writeBack_MUL_LOW[29]),
    .D(memory_MUL_LOW[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_28_s0 (
    .Q(memory_to_writeBack_MUL_LOW[28]),
    .D(memory_MUL_LOW[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_27_s0 (
    .Q(memory_to_writeBack_MUL_LOW[27]),
    .D(memory_MUL_LOW[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_26_s0 (
    .Q(memory_to_writeBack_MUL_LOW[26]),
    .D(memory_MUL_LOW[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_25_s0 (
    .Q(memory_to_writeBack_MUL_LOW[25]),
    .D(memory_MUL_LOW[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_24_s0 (
    .Q(memory_to_writeBack_MUL_LOW[24]),
    .D(memory_MUL_LOW[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_23_s0 (
    .Q(memory_to_writeBack_MUL_LOW[23]),
    .D(memory_MUL_LOW[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_22_s0 (
    .Q(memory_to_writeBack_MUL_LOW[22]),
    .D(memory_MUL_LOW[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_21_s0 (
    .Q(memory_to_writeBack_MUL_LOW[21]),
    .D(memory_MUL_LOW[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_20_s0 (
    .Q(memory_to_writeBack_MUL_LOW[20]),
    .D(memory_MUL_LOW[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_19_s0 (
    .Q(memory_to_writeBack_MUL_LOW[19]),
    .D(memory_MUL_LOW[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_18_s0 (
    .Q(memory_to_writeBack_MUL_LOW[18]),
    .D(memory_MUL_LOW[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_17_s0 (
    .Q(memory_to_writeBack_MUL_LOW[17]),
    .D(memory_MUL_LOW[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_16_s0 (
    .Q(memory_to_writeBack_MUL_LOW[16]),
    .D(memory_MUL_LOW[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_15_s0 (
    .Q(memory_to_writeBack_MUL_LOW[15]),
    .D(execute_to_memory_MUL_LL[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_14_s0 (
    .Q(memory_to_writeBack_MUL_LOW[14]),
    .D(execute_to_memory_MUL_LL[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_13_s0 (
    .Q(memory_to_writeBack_MUL_LOW[13]),
    .D(execute_to_memory_MUL_LL[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_12_s0 (
    .Q(memory_to_writeBack_MUL_LOW[12]),
    .D(execute_to_memory_MUL_LL[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_11_s0 (
    .Q(memory_to_writeBack_MUL_LOW[11]),
    .D(execute_to_memory_MUL_LL[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_10_s0 (
    .Q(memory_to_writeBack_MUL_LOW[10]),
    .D(execute_to_memory_MUL_LL[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_9_s0 (
    .Q(memory_to_writeBack_MUL_LOW[9]),
    .D(execute_to_memory_MUL_LL[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_8_s0 (
    .Q(memory_to_writeBack_MUL_LOW[8]),
    .D(execute_to_memory_MUL_LL[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_7_s0 (
    .Q(memory_to_writeBack_MUL_LOW[7]),
    .D(execute_to_memory_MUL_LL[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_6_s0 (
    .Q(memory_to_writeBack_MUL_LOW[6]),
    .D(execute_to_memory_MUL_LL[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_5_s0 (
    .Q(memory_to_writeBack_MUL_LOW[5]),
    .D(execute_to_memory_MUL_LL[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_4_s0 (
    .Q(memory_to_writeBack_MUL_LOW[4]),
    .D(execute_to_memory_MUL_LL[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_3_s0 (
    .Q(memory_to_writeBack_MUL_LOW[3]),
    .D(execute_to_memory_MUL_LL[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_2_s0 (
    .Q(memory_to_writeBack_MUL_LOW[2]),
    .D(execute_to_memory_MUL_LL[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_1_s0 (
    .Q(memory_to_writeBack_MUL_LOW[1]),
    .D(execute_to_memory_MUL_LL[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_0_s0 (
    .Q(memory_to_writeBack_MUL_LOW[0]),
    .D(execute_to_memory_MUL_LL[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE execute_CsrPlugin_csr_3264_s0 (
    .Q(execute_CsrPlugin_csr_3264),
    .D(n20595_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_768_s0 (
    .Q(execute_CsrPlugin_csr_768),
    .D(n20599_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_836_s0 (
    .Q(execute_CsrPlugin_csr_836),
    .D(n20605_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_772_s0 (
    .Q(execute_CsrPlugin_csr_772),
    .D(n20610_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_773_s0 (
    .Q(execute_CsrPlugin_csr_773),
    .D(n20616_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_833_s0 (
    .Q(execute_CsrPlugin_csr_833),
    .D(n20622_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_834_s0 (
    .Q(execute_CsrPlugin_csr_834),
    .D(n20628_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_835_s0 (
    .Q(execute_CsrPlugin_csr_835),
    .D(n20635_8),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_3008_s0 (
    .Q(execute_CsrPlugin_csr_3008),
    .D(n20642_8),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_4032_s0 (
    .Q(execute_CsrPlugin_csr_4032),
    .D(n20650_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE CsrPlugin_mtvec_base_29_s0 (
    .Q(CsrPlugin_mtvec_base[29]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_28_s0 (
    .Q(CsrPlugin_mtvec_base[28]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_27_s0 (
    .Q(CsrPlugin_mtvec_base[27]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_26_s0 (
    .Q(CsrPlugin_mtvec_base[26]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_25_s0 (
    .Q(CsrPlugin_mtvec_base[25]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_24_s0 (
    .Q(CsrPlugin_mtvec_base[24]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_23_s0 (
    .Q(CsrPlugin_mtvec_base[23]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_22_s0 (
    .Q(CsrPlugin_mtvec_base[22]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_21_s0 (
    .Q(CsrPlugin_mtvec_base[21]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_20_s0 (
    .Q(CsrPlugin_mtvec_base[20]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_19_s0 (
    .Q(CsrPlugin_mtvec_base[19]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_18_s0 (
    .Q(CsrPlugin_mtvec_base[18]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_17_s0 (
    .Q(CsrPlugin_mtvec_base[17]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_16_s0 (
    .Q(CsrPlugin_mtvec_base[16]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_15_s0 (
    .Q(CsrPlugin_mtvec_base[15]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_14_s0 (
    .Q(CsrPlugin_mtvec_base[14]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_13_s0 (
    .Q(CsrPlugin_mtvec_base[13]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_12_s0 (
    .Q(CsrPlugin_mtvec_base[12]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_11_s0 (
    .Q(CsrPlugin_mtvec_base[11]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_10_s0 (
    .Q(CsrPlugin_mtvec_base[10]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_9_s0 (
    .Q(CsrPlugin_mtvec_base[9]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_8_s0 (
    .Q(CsrPlugin_mtvec_base[8]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_7_s0 (
    .Q(CsrPlugin_mtvec_base[7]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_6_s0 (
    .Q(CsrPlugin_mtvec_base[6]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_5_s0 (
    .Q(CsrPlugin_mtvec_base[5]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_4_s0 (
    .Q(CsrPlugin_mtvec_base[4]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_3_s0 (
    .Q(CsrPlugin_mtvec_base[3]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_2_s0 (
    .Q(CsrPlugin_mtvec_base[2]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_1_s0 (
    .Q(CsrPlugin_mtvec_base[1]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_0_s0 (
    .Q(CsrPlugin_mtvec_base[0]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_31_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[31]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_15),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_30_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[30]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_30_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_29_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[29]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_29_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_28_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[28]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_28_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_27_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[27]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_27_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_26_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[26]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_26_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_25_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[25]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_25_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_24_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[24]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_24_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_23_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[23]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_23_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_22_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[22]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_22_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_21_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[21]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_21_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_20_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[20]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_20_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_19_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[19]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_19_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_18_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[18]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_18_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_17_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[17]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_17_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_16_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[16]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_16_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_15_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[15]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_15_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_14_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[14]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_14_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_13_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[13]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_13_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_12_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[12]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_12_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_11_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[11]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_11_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_10_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[10]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_10_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_9_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[9]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_9_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_8_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[8]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_8_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_7_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[7]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_7_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_6_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[6]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_6_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_5_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[5]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_5_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_4_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[4]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_4_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_3_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[3]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_3_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_2_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[2]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_2_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_1_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[1]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_1_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_0_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[0]),
    .D(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_0_14),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_31_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[31]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_18),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_30_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[30]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_30_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_29_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[29]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_29_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_28_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[28]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_28_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_27_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[27]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_27_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_26_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[26]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_26_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_25_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[25]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_25_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_24_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[24]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_24_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_23_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[23]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_23_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_22_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[22]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_22_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_21_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[21]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_21_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_20_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[20]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_20_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_19_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[19]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_19_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_18_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[18]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_18_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_17_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[17]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_17_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_16_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[16]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_16_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_15_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[15]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_15_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_14_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[14]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_14_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_13_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[13]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_13_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_12_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[12]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_12_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_11_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[11]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_11_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_10_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[10]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_10_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_9_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[9]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_9_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_8_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[8]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_8_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_7_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[7]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_7_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_6_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[6]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_6_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_5_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[5]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_5_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_4_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[4]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_4_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_3_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[3]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_3_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_2_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[2]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_2_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_1_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[1]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_1_16),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_0_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[0]),
    .D(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_20),
    .CLK(main_clkout0),
    .RESET(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE IBusCachedPlugin_fetchPc_inc_s1 (
    .Q(IBusCachedPlugin_fetchPc_inc),
    .D(n17460_4),
    .CLK(main_clkout0),
    .RESET(n24511_3),
    .CE(IBusCachedPlugin_fetchPc_inc_10) 
);
defparam IBusCachedPlugin_fetchPc_inc_s1.INIT=1'b0;
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s1 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1),
    .D(n17460_4),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_8) 
);
defparam _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s1.INIT=1'b0;
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s1 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .D(n17462_5),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_8) 
);
defparam _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s1.INIT=1'b0;
  DFFRE CsrPlugin_mstatus_MIE_s1 (
    .Q(CsrPlugin_mstatus_MIE),
    .D(n17857_5),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(CsrPlugin_mstatus_MIE_10) 
);
defparam CsrPlugin_mstatus_MIE_s1.INIT=1'b0;
  DFFRE CsrPlugin_mstatus_MPIE_s1 (
    .Q(CsrPlugin_mstatus_MPIE),
    .D(n17858_4),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(CsrPlugin_mstatus_MIE_10) 
);
defparam CsrPlugin_mstatus_MPIE_s1.INIT=1'b0;
  DFFSE CsrPlugin_mstatus_MPP_1_s1 (
    .Q(CsrPlugin_mstatus_MPP[1]),
    .D(n17845_6),
    .CLK(main_clkout0),
    .SET(n24517_3),
    .CE(CsrPlugin_mstatus_MPP_1_10) 
);
defparam CsrPlugin_mstatus_MPP_1_s1.INIT=1'b1;
  DFFRE execute_arbitration_isValid_s1 (
    .Q(execute_arbitration_isValid),
    .D(n17861_7),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(execute_arbitration_isValid_13) 
);
defparam execute_arbitration_isValid_s1.INIT=1'b0;
  DFFRE memory_arbitration_isValid_s1 (
    .Q(memory_arbitration_isValid),
    .D(n17863_5),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(memory_arbitration_isValid_8) 
);
defparam memory_arbitration_isValid_s1.INIT=1'b0;
  DFFRE writeBack_arbitration_isValid_s1 (
    .Q(writeBack_arbitration_isValid),
    .D(n17865_5),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(writeBack_arbitration_isValid_8) 
);
defparam writeBack_arbitration_isValid_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]),
    .D(n18875_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_s1.INIT=1'b0;
  DFFSE CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]),
    .D(GND),
    .CLK(main_clkout0),
    .SET(DBusCachedPlugin_exceptionBus_valid),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s1.INIT=1'b1;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_code_1_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]),
    .D(n18877_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_1_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]),
    .D(n18879_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]),
    .D(n18880_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]),
    .D(n18881_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]),
    .D(n18882_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]),
    .D(n18883_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]),
    .D(n18884_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]),
    .D(n18885_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]),
    .D(n18886_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]),
    .D(n18887_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]),
    .D(n18888_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]),
    .D(n18889_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]),
    .D(n18890_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]),
    .D(n18891_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]),
    .D(n18892_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]),
    .D(n18893_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]),
    .D(n18894_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]),
    .D(n18895_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]),
    .D(n18896_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]),
    .D(n18897_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]),
    .D(n18898_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]),
    .D(n18899_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]),
    .D(n18900_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]),
    .D(n18901_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]),
    .D(n18902_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]),
    .D(n18903_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]),
    .D(n18904_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]),
    .D(n18905_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]),
    .D(n18906_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]),
    .D(n18907_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]),
    .D(n18908_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]),
    .D(n18909_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]),
    .D(n18910_4),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_31_s1 (
    .Q(CsrPlugin_mepc[31]),
    .D(n19151_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_31_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_30_s1 (
    .Q(CsrPlugin_mepc[30]),
    .D(n19152_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_30_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_29_s1 (
    .Q(CsrPlugin_mepc[29]),
    .D(n19153_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_29_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_28_s1 (
    .Q(CsrPlugin_mepc[28]),
    .D(n19154_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_28_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_27_s1 (
    .Q(CsrPlugin_mepc[27]),
    .D(n19155_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_27_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_26_s1 (
    .Q(CsrPlugin_mepc[26]),
    .D(n19156_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_26_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_25_s1 (
    .Q(CsrPlugin_mepc[25]),
    .D(n19157_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_25_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_24_s1 (
    .Q(CsrPlugin_mepc[24]),
    .D(n19158_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_24_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_23_s1 (
    .Q(CsrPlugin_mepc[23]),
    .D(n19159_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_23_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_22_s1 (
    .Q(CsrPlugin_mepc[22]),
    .D(n19160_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_22_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_21_s1 (
    .Q(CsrPlugin_mepc[21]),
    .D(n19161_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_21_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_20_s1 (
    .Q(CsrPlugin_mepc[20]),
    .D(n19162_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_20_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_19_s1 (
    .Q(CsrPlugin_mepc[19]),
    .D(n19163_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_19_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_18_s1 (
    .Q(CsrPlugin_mepc[18]),
    .D(n19164_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_18_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_17_s1 (
    .Q(CsrPlugin_mepc[17]),
    .D(n19165_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_17_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_16_s1 (
    .Q(CsrPlugin_mepc[16]),
    .D(n19166_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_16_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_15_s1 (
    .Q(CsrPlugin_mepc[15]),
    .D(n19167_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_15_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_14_s1 (
    .Q(CsrPlugin_mepc[14]),
    .D(n19168_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_14_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_13_s1 (
    .Q(CsrPlugin_mepc[13]),
    .D(n19169_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_13_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_12_s1 (
    .Q(CsrPlugin_mepc[12]),
    .D(n19170_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_12_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_11_s1 (
    .Q(CsrPlugin_mepc[11]),
    .D(n19171_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_11_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_10_s1 (
    .Q(CsrPlugin_mepc[10]),
    .D(n19172_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_10_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_9_s1 (
    .Q(CsrPlugin_mepc[9]),
    .D(n19173_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_9_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_8_s1 (
    .Q(CsrPlugin_mepc[8]),
    .D(n19174_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_8_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_7_s1 (
    .Q(CsrPlugin_mepc[7]),
    .D(n19175_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_7_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_6_s1 (
    .Q(CsrPlugin_mepc[6]),
    .D(n19176_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_6_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_5_s1 (
    .Q(CsrPlugin_mepc[5]),
    .D(n19177_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_5_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_4_s1 (
    .Q(CsrPlugin_mepc[4]),
    .D(n19178_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_4_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_3_s1 (
    .Q(CsrPlugin_mepc[3]),
    .D(n19179_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_3_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_2_s1 (
    .Q(CsrPlugin_mepc[2]),
    .D(n19180_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_2_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_1_s1 (
    .Q(CsrPlugin_mepc[1]),
    .D(n19181_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_1_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_0_s1 (
    .Q(CsrPlugin_mepc[0]),
    .D(n19182_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_0_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_31_s1 (
    .Q(memory_DivPlugin_rs1[31]),
    .D(n19345_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_31_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_30_s1 (
    .Q(memory_DivPlugin_rs1[30]),
    .D(n19346_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_30_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_29_s1 (
    .Q(memory_DivPlugin_rs1[29]),
    .D(n19347_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_29_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_28_s1 (
    .Q(memory_DivPlugin_rs1[28]),
    .D(n19348_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_28_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_27_s1 (
    .Q(memory_DivPlugin_rs1[27]),
    .D(n19349_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_27_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_26_s1 (
    .Q(memory_DivPlugin_rs1[26]),
    .D(n19350_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_26_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_25_s1 (
    .Q(memory_DivPlugin_rs1[25]),
    .D(n19351_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_25_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_24_s1 (
    .Q(memory_DivPlugin_rs1[24]),
    .D(n19352_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_24_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_23_s1 (
    .Q(memory_DivPlugin_rs1[23]),
    .D(n19353_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_23_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_22_s1 (
    .Q(memory_DivPlugin_rs1[22]),
    .D(n19354_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_22_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_21_s1 (
    .Q(memory_DivPlugin_rs1[21]),
    .D(n19355_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_21_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_20_s1 (
    .Q(memory_DivPlugin_rs1[20]),
    .D(n19356_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_20_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_19_s1 (
    .Q(memory_DivPlugin_rs1[19]),
    .D(n19357_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_19_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_18_s1 (
    .Q(memory_DivPlugin_rs1[18]),
    .D(n19358_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_18_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_17_s1 (
    .Q(memory_DivPlugin_rs1[17]),
    .D(n19359_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_17_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_16_s1 (
    .Q(memory_DivPlugin_rs1[16]),
    .D(n19360_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_16_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_15_s1 (
    .Q(memory_DivPlugin_rs1[15]),
    .D(n19361_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_15_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_14_s1 (
    .Q(memory_DivPlugin_rs1[14]),
    .D(n19362_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_14_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_13_s1 (
    .Q(memory_DivPlugin_rs1[13]),
    .D(n19363_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_13_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_12_s1 (
    .Q(memory_DivPlugin_rs1[12]),
    .D(n19364_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_12_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_11_s1 (
    .Q(memory_DivPlugin_rs1[11]),
    .D(n19365_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_11_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_10_s1 (
    .Q(memory_DivPlugin_rs1[10]),
    .D(n19366_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_10_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_9_s1 (
    .Q(memory_DivPlugin_rs1[9]),
    .D(n19367_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_9_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_8_s1 (
    .Q(memory_DivPlugin_rs1[8]),
    .D(n19368_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_8_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_7_s1 (
    .Q(memory_DivPlugin_rs1[7]),
    .D(n19369_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_7_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_6_s1 (
    .Q(memory_DivPlugin_rs1[6]),
    .D(n19370_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_6_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_5_s1 (
    .Q(memory_DivPlugin_rs1[5]),
    .D(n19371_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_5_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_4_s1 (
    .Q(memory_DivPlugin_rs1[4]),
    .D(n19372_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_4_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_3_s1 (
    .Q(memory_DivPlugin_rs1[3]),
    .D(n19373_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_3_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_2_s1 (
    .Q(memory_DivPlugin_rs1[2]),
    .D(n19374_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_2_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_1_s1 (
    .Q(memory_DivPlugin_rs1[1]),
    .D(n19375_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_1_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_0_s1 (
    .Q(memory_DivPlugin_rs1[0]),
    .D(n19376_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_0_s1.INIT=1'b0;
  DFFRE _zz_iBusWishbone_ADR_1_s1 (
    .Q(main_basesoc_ibus_adr[1]),
    .D(n17953_11),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(VCC) 
);
defparam _zz_iBusWishbone_ADR_1_s1.INIT=1'b0;
  DFFRE _zz_iBusWishbone_ADR_0_s1 (
    .Q(main_basesoc_ibus_adr[0]),
    .D(n17954_12),
    .CLK(main_clkout0),
    .RESET(n29443_5),
    .CE(VCC) 
);
defparam _zz_iBusWishbone_ADR_0_s1.INIT=1'b0;
  DFFRE CsrPlugin_mcause_interrupt_s1 (
    .Q(CsrPlugin_mcause_interrupt),
    .D(n19146_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam CsrPlugin_mcause_interrupt_s1.INIT=1'b0;
  DFFRE CsrPlugin_mcause_exceptionCode_2_s1 (
    .Q(CsrPlugin_mcause_exceptionCode[2]),
    .D(CsrPlugin_trapCause_2_12),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam CsrPlugin_mcause_exceptionCode_2_s1.INIT=1'b0;
  DFFRE CsrPlugin_mcause_exceptionCode_1_s1 (
    .Q(CsrPlugin_mcause_exceptionCode[1]),
    .D(CsrPlugin_trapCause_1_13),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam CsrPlugin_mcause_exceptionCode_1_s1.INIT=1'b0;
  DFFRE CsrPlugin_mcause_exceptionCode_0_s1 (
    .Q(CsrPlugin_mcause_exceptionCode[0]),
    .D(CsrPlugin_trapCause_0_13),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam CsrPlugin_mcause_exceptionCode_0_s1.INIT=1'b0;
  SDPB RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s (
    .DO(_zz_RegFilePlugin_regFile_port1[31:0]),
    .CLKA(main_clkout0),
    .CEA(lastStageRegFileWrite_valid),
    .CLKB(main_clkout0),
    .CEB(VCC),
    .OCE(GND),
    .RESET(GND),
    .ADA({GND,GND,GND,GND,lastStageRegFileWrite_payload_address[4:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,GND,GND,decode_INSTRUCTION_ANTICIPATED[24:20],GND,GND,GND,GND,GND}),
    .DI(lastStageRegFileWrite_payload_data[31:0]),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.BIT_WIDTH_0=32;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.BIT_WIDTH_1=32;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.READ_MODE=1'b0;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.RESET_MODE="SYNC";
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.BLK_SEL_0=3'b000;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.BLK_SEL_1=3'b000;
  SDPB RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0 (
    .DO(_zz_RegFilePlugin_regFile_port0[31:0]),
    .CLKA(main_clkout0),
    .CEA(lastStageRegFileWrite_valid),
    .CLKB(main_clkout0),
    .CEB(VCC),
    .OCE(GND),
    .RESET(GND),
    .ADA({GND,GND,GND,GND,lastStageRegFileWrite_payload_address[4:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,GND,GND,decode_INSTRUCTION_ANTICIPATED[19:15],GND,GND,GND,GND,GND}),
    .DI(lastStageRegFileWrite_payload_data[31:0]),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0.BIT_WIDTH_0=32;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0.BIT_WIDTH_1=32;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0.READ_MODE=1'b0;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0.RESET_MODE="SYNC";
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0.BLK_SEL_0=3'b000;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0.BLK_SEL_1=3'b000;
  MULTALU27X18 execute_MUL_HL_33_s0 (
    .DOUT({DOUT[47:34],execute_to_memory_MUL_HL[33:0]}),
    .CASO(CASO[47:0]),
    .SOA(SOA[26:0]),
    .A({execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_RS1[31:16]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .B({GND,GND,execute_RS2[15:0]}),
    .C({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .D({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .PSEL(GND),
    .ASEL(GND),
    .PADDSUB(GND),
    .CSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,main_clkout0}),
    .CE({VCC,n19216_6}),
    .RESET({GND,GND}) 
);
defparam execute_MUL_HL_33_s0.MULT_RESET_MODE="SYNC";
defparam execute_MUL_HL_33_s0.ACCSEL_IREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.ACCSEL_IREG_CE="CE0";
defparam execute_MUL_HL_33_s0.ACCSEL_IREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.ADDSUB0_IREG_CE="CE0";
defparam execute_MUL_HL_33_s0.ADDSUB0_IREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.ADDSUB1_IREG_CE="CE0";
defparam execute_MUL_HL_33_s0.ADDSUB1_IREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.FB_PREG_EN="FALSE";
defparam execute_MUL_HL_33_s0.ACCSEL_PREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.ACCSEL_PREG_CE="CE0";
defparam execute_MUL_HL_33_s0.ACCSEL_PREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.ADDSUB0_PREG_CE="CE0";
defparam execute_MUL_HL_33_s0.ADDSUB0_PREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.ADDSUB1_PREG_CE="CE0";
defparam execute_MUL_HL_33_s0.ADDSUB1_PREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.OREG_CLK="CLK0";
defparam execute_MUL_HL_33_s0.OREG_CE="CE0";
defparam execute_MUL_HL_33_s0.OREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.PRE_LOAD=48'h000000000000;
defparam execute_MUL_HL_33_s0.CASI_SEL=1'b0;
defparam execute_MUL_HL_33_s0.AREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.AREG_CE="CE0";
defparam execute_MUL_HL_33_s0.AREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.BREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.BREG_CE="CE0";
defparam execute_MUL_HL_33_s0.BREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.DREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.DREG_CE="CE0";
defparam execute_MUL_HL_33_s0.DREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.PREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.PREG_CE="CE0";
defparam execute_MUL_HL_33_s0.PREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.SOA_PREG_EN="FALSE";
defparam execute_MUL_HL_33_s0.DYN_P_SEL="FALSE";
defparam execute_MUL_HL_33_s0.P_SEL=1'b0;
defparam execute_MUL_HL_33_s0.DYN_P_ADDSUB="FALSE";
defparam execute_MUL_HL_33_s0.P_ADDSUB=1'b0;
defparam execute_MUL_HL_33_s0.ACC_SEL=1'b0;
defparam execute_MUL_HL_33_s0.ADD_SUB_0=1'b0;
defparam execute_MUL_HL_33_s0.ADD_SUB_1=1'b0;
defparam execute_MUL_HL_33_s0.A_SEL=1'b0;
defparam execute_MUL_HL_33_s0.CASISEL_IREG_CE="CE0";
defparam execute_MUL_HL_33_s0.CASISEL_IREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.CASISEL_IREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.CASISEL_PREG_CE="CE0";
defparam execute_MUL_HL_33_s0.CASISEL_PREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.CASISEL_PREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.CSEL_IREG_CE="CE0";
defparam execute_MUL_HL_33_s0.CSEL_IREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.CSEL_IREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.CSEL_PREG_CE="CE0";
defparam execute_MUL_HL_33_s0.CSEL_PREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.CSEL_PREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.C_IREG_CE="CE0";
defparam execute_MUL_HL_33_s0.C_IREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.C_IREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.C_PREG_CE="CE0";
defparam execute_MUL_HL_33_s0.C_PREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.C_PREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.C_SEL=1'b0;
defparam execute_MUL_HL_33_s0.DYN_ACC_SEL="FALSE";
defparam execute_MUL_HL_33_s0.DYN_ADD_SUB_0="FALSE";
defparam execute_MUL_HL_33_s0.DYN_ADD_SUB_1="FALSE";
defparam execute_MUL_HL_33_s0.DYN_A_SEL="FALSE";
defparam execute_MUL_HL_33_s0.DYN_CASI_SEL="FALSE";
defparam execute_MUL_HL_33_s0.DYN_C_SEL="FALSE";
defparam execute_MUL_HL_33_s0.MULT12X12_EN="FALSE";
defparam execute_MUL_HL_33_s0.PADDSUB_IREG_CE="CE0";
defparam execute_MUL_HL_33_s0.PADDSUB_IREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.PADDSUB_IREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.PSEL_IREG_CE="CE0";
defparam execute_MUL_HL_33_s0.PSEL_IREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.PSEL_IREG_RESET="RESET0";
  MULTALU27X18 execute_MUL_LH_33_s0 (
    .DOUT({DOUT_0[47:34],execute_to_memory_MUL_LH[33:0]}),
    .CASO(CASO_0[47:0]),
    .SOA(SOA_0[26:0]),
    .A({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,execute_RS1[15:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .B({execute_MulPlugin_bHigh[16],execute_MulPlugin_bHigh[16],execute_RS2[31:16]}),
    .C({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .D({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .PSEL(GND),
    .ASEL(GND),
    .PADDSUB(GND),
    .CSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,main_clkout0}),
    .CE({VCC,n19216_6}),
    .RESET({GND,GND}) 
);
defparam execute_MUL_LH_33_s0.MULT_RESET_MODE="SYNC";
defparam execute_MUL_LH_33_s0.ACCSEL_IREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.ACCSEL_IREG_CE="CE0";
defparam execute_MUL_LH_33_s0.ACCSEL_IREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.ADDSUB0_IREG_CE="CE0";
defparam execute_MUL_LH_33_s0.ADDSUB0_IREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.ADDSUB1_IREG_CE="CE0";
defparam execute_MUL_LH_33_s0.ADDSUB1_IREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.FB_PREG_EN="FALSE";
defparam execute_MUL_LH_33_s0.ACCSEL_PREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.ACCSEL_PREG_CE="CE0";
defparam execute_MUL_LH_33_s0.ACCSEL_PREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.ADDSUB0_PREG_CE="CE0";
defparam execute_MUL_LH_33_s0.ADDSUB0_PREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.ADDSUB1_PREG_CE="CE0";
defparam execute_MUL_LH_33_s0.ADDSUB1_PREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.OREG_CLK="CLK0";
defparam execute_MUL_LH_33_s0.OREG_CE="CE0";
defparam execute_MUL_LH_33_s0.OREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.PRE_LOAD=48'h000000000000;
defparam execute_MUL_LH_33_s0.CASI_SEL=1'b0;
defparam execute_MUL_LH_33_s0.AREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.AREG_CE="CE0";
defparam execute_MUL_LH_33_s0.AREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.BREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.BREG_CE="CE0";
defparam execute_MUL_LH_33_s0.BREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.DREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.DREG_CE="CE0";
defparam execute_MUL_LH_33_s0.DREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.PREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.PREG_CE="CE0";
defparam execute_MUL_LH_33_s0.PREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.SOA_PREG_EN="FALSE";
defparam execute_MUL_LH_33_s0.DYN_P_SEL="FALSE";
defparam execute_MUL_LH_33_s0.P_SEL=1'b0;
defparam execute_MUL_LH_33_s0.DYN_P_ADDSUB="FALSE";
defparam execute_MUL_LH_33_s0.P_ADDSUB=1'b0;
defparam execute_MUL_LH_33_s0.ACC_SEL=1'b0;
defparam execute_MUL_LH_33_s0.ADD_SUB_0=1'b0;
defparam execute_MUL_LH_33_s0.ADD_SUB_1=1'b0;
defparam execute_MUL_LH_33_s0.A_SEL=1'b0;
defparam execute_MUL_LH_33_s0.CASISEL_IREG_CE="CE0";
defparam execute_MUL_LH_33_s0.CASISEL_IREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.CASISEL_IREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.CASISEL_PREG_CE="CE0";
defparam execute_MUL_LH_33_s0.CASISEL_PREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.CASISEL_PREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.CSEL_IREG_CE="CE0";
defparam execute_MUL_LH_33_s0.CSEL_IREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.CSEL_IREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.CSEL_PREG_CE="CE0";
defparam execute_MUL_LH_33_s0.CSEL_PREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.CSEL_PREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.C_IREG_CE="CE0";
defparam execute_MUL_LH_33_s0.C_IREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.C_IREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.C_PREG_CE="CE0";
defparam execute_MUL_LH_33_s0.C_PREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.C_PREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.C_SEL=1'b0;
defparam execute_MUL_LH_33_s0.DYN_ACC_SEL="FALSE";
defparam execute_MUL_LH_33_s0.DYN_ADD_SUB_0="FALSE";
defparam execute_MUL_LH_33_s0.DYN_ADD_SUB_1="FALSE";
defparam execute_MUL_LH_33_s0.DYN_A_SEL="FALSE";
defparam execute_MUL_LH_33_s0.DYN_CASI_SEL="FALSE";
defparam execute_MUL_LH_33_s0.DYN_C_SEL="FALSE";
defparam execute_MUL_LH_33_s0.MULT12X12_EN="FALSE";
defparam execute_MUL_LH_33_s0.PADDSUB_IREG_CE="CE0";
defparam execute_MUL_LH_33_s0.PADDSUB_IREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.PADDSUB_IREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.PSEL_IREG_CE="CE0";
defparam execute_MUL_LH_33_s0.PSEL_IREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.PSEL_IREG_RESET="RESET0";
  MULTALU27X18 execute_MUL_LL_31_s0 (
    .DOUT({DOUT_1[47:32],execute_to_memory_MUL_LL[31:0]}),
    .CASO(CASO_1[47:0]),
    .SOA(SOA_1[26:0]),
    .A({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,execute_RS1[15:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .B({GND,GND,execute_RS2[15:0]}),
    .C({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .D({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .PSEL(GND),
    .ASEL(GND),
    .PADDSUB(GND),
    .CSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,main_clkout0}),
    .CE({VCC,n19216_6}),
    .RESET({GND,GND}) 
);
defparam execute_MUL_LL_31_s0.MULT_RESET_MODE="SYNC";
defparam execute_MUL_LL_31_s0.ACCSEL_IREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.ACCSEL_IREG_CE="CE0";
defparam execute_MUL_LL_31_s0.ACCSEL_IREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.ADDSUB0_IREG_CE="CE0";
defparam execute_MUL_LL_31_s0.ADDSUB0_IREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.ADDSUB1_IREG_CE="CE0";
defparam execute_MUL_LL_31_s0.ADDSUB1_IREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.FB_PREG_EN="FALSE";
defparam execute_MUL_LL_31_s0.ACCSEL_PREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.ACCSEL_PREG_CE="CE0";
defparam execute_MUL_LL_31_s0.ACCSEL_PREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.ADDSUB0_PREG_CE="CE0";
defparam execute_MUL_LL_31_s0.ADDSUB0_PREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.ADDSUB1_PREG_CE="CE0";
defparam execute_MUL_LL_31_s0.ADDSUB1_PREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.OREG_CLK="CLK0";
defparam execute_MUL_LL_31_s0.OREG_CE="CE0";
defparam execute_MUL_LL_31_s0.OREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.PRE_LOAD=48'h000000000000;
defparam execute_MUL_LL_31_s0.CASI_SEL=1'b0;
defparam execute_MUL_LL_31_s0.AREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.AREG_CE="CE0";
defparam execute_MUL_LL_31_s0.AREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.BREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.BREG_CE="CE0";
defparam execute_MUL_LL_31_s0.BREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.DREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.DREG_CE="CE0";
defparam execute_MUL_LL_31_s0.DREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.PREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.PREG_CE="CE0";
defparam execute_MUL_LL_31_s0.PREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.SOA_PREG_EN="FALSE";
defparam execute_MUL_LL_31_s0.DYN_P_SEL="FALSE";
defparam execute_MUL_LL_31_s0.P_SEL=1'b0;
defparam execute_MUL_LL_31_s0.DYN_P_ADDSUB="FALSE";
defparam execute_MUL_LL_31_s0.P_ADDSUB=1'b0;
defparam execute_MUL_LL_31_s0.ACC_SEL=1'b0;
defparam execute_MUL_LL_31_s0.ADD_SUB_0=1'b0;
defparam execute_MUL_LL_31_s0.ADD_SUB_1=1'b0;
defparam execute_MUL_LL_31_s0.A_SEL=1'b0;
defparam execute_MUL_LL_31_s0.CASISEL_IREG_CE="CE0";
defparam execute_MUL_LL_31_s0.CASISEL_IREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.CASISEL_IREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.CASISEL_PREG_CE="CE0";
defparam execute_MUL_LL_31_s0.CASISEL_PREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.CASISEL_PREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.CSEL_IREG_CE="CE0";
defparam execute_MUL_LL_31_s0.CSEL_IREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.CSEL_IREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.CSEL_PREG_CE="CE0";
defparam execute_MUL_LL_31_s0.CSEL_PREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.CSEL_PREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.C_IREG_CE="CE0";
defparam execute_MUL_LL_31_s0.C_IREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.C_IREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.C_PREG_CE="CE0";
defparam execute_MUL_LL_31_s0.C_PREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.C_PREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.C_SEL=1'b0;
defparam execute_MUL_LL_31_s0.DYN_ACC_SEL="FALSE";
defparam execute_MUL_LL_31_s0.DYN_ADD_SUB_0="FALSE";
defparam execute_MUL_LL_31_s0.DYN_ADD_SUB_1="FALSE";
defparam execute_MUL_LL_31_s0.DYN_A_SEL="FALSE";
defparam execute_MUL_LL_31_s0.DYN_CASI_SEL="FALSE";
defparam execute_MUL_LL_31_s0.DYN_C_SEL="FALSE";
defparam execute_MUL_LL_31_s0.MULT12X12_EN="FALSE";
defparam execute_MUL_LL_31_s0.PADDSUB_IREG_CE="CE0";
defparam execute_MUL_LL_31_s0.PADDSUB_IREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.PADDSUB_IREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.PSEL_IREG_CE="CE0";
defparam execute_MUL_LL_31_s0.PSEL_IREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.PSEL_IREG_RESET="RESET0";
  MULTALU27X18 execute_MUL_HH_33_s1 (
    .DOUT({DOUT_2[47:32],memory_to_writeBack_MUL_HH[31:0]}),
    .CASO(CASO_2[47:0]),
    .SOA(SOA_2[26:0]),
    .A({execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_RS1[31:16]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .B({execute_MulPlugin_bHigh[16],execute_MulPlugin_bHigh[16],execute_RS2[31:16]}),
    .C({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .D({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .PSEL(GND),
    .ASEL(GND),
    .PADDSUB(GND),
    .CSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,main_clkout0}),
    .CE({memory_to_writeBack_INSTRUCTION_29_10,n19216_6}),
    .RESET({GND,GND}) 
);
defparam execute_MUL_HH_33_s1.MULT_RESET_MODE="SYNC";
defparam execute_MUL_HH_33_s1.ACCSEL_IREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.ACCSEL_IREG_CE="CE0";
defparam execute_MUL_HH_33_s1.ACCSEL_IREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.ADDSUB0_IREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.ADDSUB0_IREG_CE="CE0";
defparam execute_MUL_HH_33_s1.ADDSUB0_IREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.ADDSUB1_IREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.ADDSUB1_IREG_CE="CE0";
defparam execute_MUL_HH_33_s1.ADDSUB1_IREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.FB_PREG_EN="FALSE";
defparam execute_MUL_HH_33_s1.ACCSEL_PREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.ACCSEL_PREG_CE="CE0";
defparam execute_MUL_HH_33_s1.ACCSEL_PREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.ADDSUB0_PREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.ADDSUB0_PREG_CE="CE0";
defparam execute_MUL_HH_33_s1.ADDSUB0_PREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.ADDSUB1_PREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.ADDSUB1_PREG_CE="CE0";
defparam execute_MUL_HH_33_s1.ADDSUB1_PREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.OREG_CLK="CLK0";
defparam execute_MUL_HH_33_s1.OREG_CE="CE1";
defparam execute_MUL_HH_33_s1.OREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.PRE_LOAD=48'h000000000000;
defparam execute_MUL_HH_33_s1.CASI_SEL=1'b0;
defparam execute_MUL_HH_33_s1.AREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.AREG_CE="CE0";
defparam execute_MUL_HH_33_s1.AREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.BREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.BREG_CE="CE0";
defparam execute_MUL_HH_33_s1.BREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.DREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.DREG_CE="CE0";
defparam execute_MUL_HH_33_s1.DREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.PREG_CLK="CLK0";
defparam execute_MUL_HH_33_s1.PREG_CE="CE0";
defparam execute_MUL_HH_33_s1.PREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.SOA_PREG_EN="FALSE";
defparam execute_MUL_HH_33_s1.DYN_P_SEL="FALSE";
defparam execute_MUL_HH_33_s1.P_SEL=1'b0;
defparam execute_MUL_HH_33_s1.DYN_P_ADDSUB="FALSE";
defparam execute_MUL_HH_33_s1.P_ADDSUB=1'b0;
defparam execute_MUL_HH_33_s1.ACC_SEL=1'b0;
defparam execute_MUL_HH_33_s1.ADD_SUB_0=1'b0;
defparam execute_MUL_HH_33_s1.ADD_SUB_1=1'b0;
defparam execute_MUL_HH_33_s1.A_SEL=1'b0;
defparam execute_MUL_HH_33_s1.CASISEL_IREG_CE="CE0";
defparam execute_MUL_HH_33_s1.CASISEL_IREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.CASISEL_IREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.CASISEL_PREG_CE="CE0";
defparam execute_MUL_HH_33_s1.CASISEL_PREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.CASISEL_PREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.CSEL_IREG_CE="CE0";
defparam execute_MUL_HH_33_s1.CSEL_IREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.CSEL_IREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.CSEL_PREG_CE="CE0";
defparam execute_MUL_HH_33_s1.CSEL_PREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.CSEL_PREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.C_IREG_CE="CE0";
defparam execute_MUL_HH_33_s1.C_IREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.C_IREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.C_PREG_CE="CE0";
defparam execute_MUL_HH_33_s1.C_PREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.C_PREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.C_SEL=1'b0;
defparam execute_MUL_HH_33_s1.DYN_ACC_SEL="FALSE";
defparam execute_MUL_HH_33_s1.DYN_ADD_SUB_0="FALSE";
defparam execute_MUL_HH_33_s1.DYN_ADD_SUB_1="FALSE";
defparam execute_MUL_HH_33_s1.DYN_A_SEL="FALSE";
defparam execute_MUL_HH_33_s1.DYN_CASI_SEL="FALSE";
defparam execute_MUL_HH_33_s1.DYN_C_SEL="FALSE";
defparam execute_MUL_HH_33_s1.MULT12X12_EN="FALSE";
defparam execute_MUL_HH_33_s1.PADDSUB_IREG_CE="CE0";
defparam execute_MUL_HH_33_s1.PADDSUB_IREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.PADDSUB_IREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.PSEL_IREG_CE="CE0";
defparam execute_MUL_HH_33_s1.PSEL_IREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.PSEL_IREG_RESET="RESET0";
  ALU _zz_execute_SrcPlugin_addSub_0_s (
    .SUM(_zz_execute_SrcPlugin_addSub[0]),
    .COUT(_zz_execute_SrcPlugin_addSub_0_2),
    .I0(_zz_execute_SRC1_0_10),
    .I1(_zz_execute_SrcPlugin_addSub_3[0]),
    .I3(GND),
    .CIN(decode_to_execute_SRC_USE_SUB_LESS) 
);
defparam _zz_execute_SrcPlugin_addSub_0_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_1_s (
    .SUM(_zz_execute_SrcPlugin_addSub[1]),
    .COUT(_zz_execute_SrcPlugin_addSub_1_2),
    .I0(_zz_execute_SRC1_1_9),
    .I1(_zz_execute_SrcPlugin_addSub_3[1]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_0_2) 
);
defparam _zz_execute_SrcPlugin_addSub_1_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_2_s (
    .SUM(_zz_execute_SrcPlugin_addSub[2]),
    .COUT(_zz_execute_SrcPlugin_addSub_2_2),
    .I0(_zz_execute_SRC1_2),
    .I1(_zz_execute_SrcPlugin_addSub_3[2]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_1_2) 
);
defparam _zz_execute_SrcPlugin_addSub_2_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_3_s (
    .SUM(_zz_execute_SrcPlugin_addSub[3]),
    .COUT(_zz_execute_SrcPlugin_addSub_3_2),
    .I0(_zz_execute_SRC1_3_9),
    .I1(_zz_execute_SrcPlugin_addSub_3[3]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_2_2) 
);
defparam _zz_execute_SrcPlugin_addSub_3_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_4_s (
    .SUM(_zz_execute_SrcPlugin_addSub[4]),
    .COUT(_zz_execute_SrcPlugin_addSub_4_2),
    .I0(_zz_execute_SRC1_4_9),
    .I1(_zz_execute_SrcPlugin_addSub_3[4]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_3_2) 
);
defparam _zz_execute_SrcPlugin_addSub_4_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_5_s (
    .SUM(_zz_execute_SrcPlugin_addSub[5]),
    .COUT(_zz_execute_SrcPlugin_addSub_5_2),
    .I0(_zz_execute_SRC1_0[5]),
    .I1(_zz_execute_SrcPlugin_addSub_3[5]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_4_2) 
);
defparam _zz_execute_SrcPlugin_addSub_5_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_6_s (
    .SUM(_zz_execute_SrcPlugin_addSub[6]),
    .COUT(_zz_execute_SrcPlugin_addSub_6_2),
    .I0(_zz_execute_SRC1_0[6]),
    .I1(_zz_execute_SrcPlugin_addSub_3[6]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_5_2) 
);
defparam _zz_execute_SrcPlugin_addSub_6_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_7_s (
    .SUM(_zz_execute_SrcPlugin_addSub[7]),
    .COUT(_zz_execute_SrcPlugin_addSub_7_2),
    .I0(_zz_execute_SRC1_0[7]),
    .I1(_zz_execute_SrcPlugin_addSub_3[7]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_6_2) 
);
defparam _zz_execute_SrcPlugin_addSub_7_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_8_s (
    .SUM(_zz_execute_SrcPlugin_addSub[8]),
    .COUT(_zz_execute_SrcPlugin_addSub_8_2),
    .I0(_zz_execute_SRC1_0[8]),
    .I1(_zz_execute_SrcPlugin_addSub_3[8]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_7_2) 
);
defparam _zz_execute_SrcPlugin_addSub_8_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_9_s (
    .SUM(_zz_execute_SrcPlugin_addSub[9]),
    .COUT(_zz_execute_SrcPlugin_addSub_9_2),
    .I0(_zz_execute_SRC1_0[9]),
    .I1(_zz_execute_SrcPlugin_addSub_3[9]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_8_2) 
);
defparam _zz_execute_SrcPlugin_addSub_9_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_10_s (
    .SUM(_zz_execute_SrcPlugin_addSub[10]),
    .COUT(_zz_execute_SrcPlugin_addSub_10_2),
    .I0(_zz_execute_SRC1_0[10]),
    .I1(_zz_execute_SrcPlugin_addSub_3[10]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_9_2) 
);
defparam _zz_execute_SrcPlugin_addSub_10_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_11_s (
    .SUM(_zz_execute_SrcPlugin_addSub[11]),
    .COUT(_zz_execute_SrcPlugin_addSub_11_2),
    .I0(_zz_execute_SRC1_0[11]),
    .I1(_zz_execute_SrcPlugin_addSub_3[11]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_10_2) 
);
defparam _zz_execute_SrcPlugin_addSub_11_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_12_s (
    .SUM(_zz_execute_SrcPlugin_addSub[12]),
    .COUT(_zz_execute_SrcPlugin_addSub_12_2),
    .I0(_zz_execute_SRC1_0[12]),
    .I1(_zz_execute_SrcPlugin_addSub_3[12]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_11_2) 
);
defparam _zz_execute_SrcPlugin_addSub_12_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_13_s (
    .SUM(_zz_execute_SrcPlugin_addSub[13]),
    .COUT(_zz_execute_SrcPlugin_addSub_13_2),
    .I0(_zz_execute_SRC1_0[13]),
    .I1(_zz_execute_SrcPlugin_addSub_3[13]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_12_2) 
);
defparam _zz_execute_SrcPlugin_addSub_13_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_14_s (
    .SUM(_zz_execute_SrcPlugin_addSub[14]),
    .COUT(_zz_execute_SrcPlugin_addSub_14_2),
    .I0(_zz_execute_SRC1_0[14]),
    .I1(_zz_execute_SrcPlugin_addSub_3[14]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_13_2) 
);
defparam _zz_execute_SrcPlugin_addSub_14_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_15_s (
    .SUM(_zz_execute_SrcPlugin_addSub[15]),
    .COUT(_zz_execute_SrcPlugin_addSub_15_2),
    .I0(_zz_execute_SRC1_0[15]),
    .I1(_zz_execute_SrcPlugin_addSub_3[15]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_14_2) 
);
defparam _zz_execute_SrcPlugin_addSub_15_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_16_s (
    .SUM(_zz_execute_SrcPlugin_addSub[16]),
    .COUT(_zz_execute_SrcPlugin_addSub_16_2),
    .I0(_zz_execute_SRC1_0[16]),
    .I1(_zz_execute_SrcPlugin_addSub_3[16]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_15_2) 
);
defparam _zz_execute_SrcPlugin_addSub_16_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_17_s (
    .SUM(_zz_execute_SrcPlugin_addSub[17]),
    .COUT(_zz_execute_SrcPlugin_addSub_17_2),
    .I0(_zz_execute_SRC1_0[17]),
    .I1(_zz_execute_SrcPlugin_addSub_3[17]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_16_2) 
);
defparam _zz_execute_SrcPlugin_addSub_17_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_18_s (
    .SUM(_zz_execute_SrcPlugin_addSub[18]),
    .COUT(_zz_execute_SrcPlugin_addSub_18_2),
    .I0(_zz_execute_SRC1_0[18]),
    .I1(_zz_execute_SrcPlugin_addSub_3[18]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_17_2) 
);
defparam _zz_execute_SrcPlugin_addSub_18_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_19_s (
    .SUM(_zz_execute_SrcPlugin_addSub[19]),
    .COUT(_zz_execute_SrcPlugin_addSub_19_2),
    .I0(_zz_execute_SRC1_0[19]),
    .I1(_zz_execute_SrcPlugin_addSub_3[19]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_18_2) 
);
defparam _zz_execute_SrcPlugin_addSub_19_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_20_s (
    .SUM(_zz_execute_SrcPlugin_addSub[20]),
    .COUT(_zz_execute_SrcPlugin_addSub_20_2),
    .I0(_zz_execute_SRC1_0[20]),
    .I1(_zz_execute_SrcPlugin_addSub_3[20]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_19_2) 
);
defparam _zz_execute_SrcPlugin_addSub_20_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_21_s (
    .SUM(_zz_execute_SrcPlugin_addSub[21]),
    .COUT(_zz_execute_SrcPlugin_addSub_21_2),
    .I0(_zz_execute_SRC1_0[21]),
    .I1(_zz_execute_SrcPlugin_addSub_3[21]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_20_2) 
);
defparam _zz_execute_SrcPlugin_addSub_21_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_22_s (
    .SUM(_zz_execute_SrcPlugin_addSub[22]),
    .COUT(_zz_execute_SrcPlugin_addSub_22_2),
    .I0(_zz_execute_SRC1_0[22]),
    .I1(_zz_execute_SrcPlugin_addSub_3[22]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_21_2) 
);
defparam _zz_execute_SrcPlugin_addSub_22_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_23_s (
    .SUM(_zz_execute_SrcPlugin_addSub[23]),
    .COUT(_zz_execute_SrcPlugin_addSub_23_2),
    .I0(_zz_execute_SRC1_0[23]),
    .I1(_zz_execute_SrcPlugin_addSub_3[23]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_22_2) 
);
defparam _zz_execute_SrcPlugin_addSub_23_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_24_s (
    .SUM(_zz_execute_SrcPlugin_addSub[24]),
    .COUT(_zz_execute_SrcPlugin_addSub_24_2),
    .I0(_zz_execute_SRC1_0[24]),
    .I1(_zz_execute_SrcPlugin_addSub_3[24]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_23_2) 
);
defparam _zz_execute_SrcPlugin_addSub_24_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_25_s (
    .SUM(_zz_execute_SrcPlugin_addSub[25]),
    .COUT(_zz_execute_SrcPlugin_addSub_25_2),
    .I0(_zz_execute_SRC1_0[25]),
    .I1(_zz_execute_SrcPlugin_addSub_3[25]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_24_2) 
);
defparam _zz_execute_SrcPlugin_addSub_25_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_26_s (
    .SUM(_zz_execute_SrcPlugin_addSub[26]),
    .COUT(_zz_execute_SrcPlugin_addSub_26_2),
    .I0(_zz_execute_SRC1_0[26]),
    .I1(_zz_execute_SrcPlugin_addSub_3[26]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_25_2) 
);
defparam _zz_execute_SrcPlugin_addSub_26_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_27_s (
    .SUM(_zz_execute_SrcPlugin_addSub[27]),
    .COUT(_zz_execute_SrcPlugin_addSub_27_2),
    .I0(_zz_execute_SRC1_0[27]),
    .I1(_zz_execute_SrcPlugin_addSub_3[27]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_26_2) 
);
defparam _zz_execute_SrcPlugin_addSub_27_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_28_s (
    .SUM(_zz_execute_SrcPlugin_addSub[28]),
    .COUT(_zz_execute_SrcPlugin_addSub_28_2),
    .I0(_zz_execute_SRC1_0[28]),
    .I1(_zz_execute_SrcPlugin_addSub_3[28]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_27_2) 
);
defparam _zz_execute_SrcPlugin_addSub_28_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_29_s (
    .SUM(_zz_execute_SrcPlugin_addSub[29]),
    .COUT(_zz_execute_SrcPlugin_addSub_29_2),
    .I0(_zz_execute_SRC1_29),
    .I1(_zz_execute_SrcPlugin_addSub_3[29]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_28_2) 
);
defparam _zz_execute_SrcPlugin_addSub_29_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_30_s (
    .SUM(_zz_execute_SrcPlugin_addSub[30]),
    .COUT(_zz_execute_SrcPlugin_addSub_30_2),
    .I0(_zz_execute_SRC1_30),
    .I1(_zz_execute_SrcPlugin_addSub_3[30]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_29_2) 
);
defparam _zz_execute_SrcPlugin_addSub_30_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_31_s (
    .SUM(_zz_execute_SrcPlugin_addSub[31]),
    .COUT(_zz_execute_SrcPlugin_addSub_31_0_COUT),
    .I0(_zz_execute_SRC1_0[31]),
    .I1(_zz_execute_SrcPlugin_addSub_3[31]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_30_2) 
);
defparam _zz_execute_SrcPlugin_addSub_31_s.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_2_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[2]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_2_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[2]),
    .I1(n13051_3),
    .I3(GND),
    .CIN(GND) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_2_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_3_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[3]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_3_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[3]),
    .I1(n13050_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_2_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_3_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_4_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[4]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_4_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[4]),
    .I1(n13049_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_3_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_4_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_5_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[5]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_5_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_4_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_5_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_6_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[6]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_6_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_5_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_6_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_7_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[7]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_7_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_6_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_7_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_8_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[8]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_8_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_7_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_8_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_9_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[9]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_9_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_8_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_9_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_10_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[10]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_10_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_9_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_10_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_11_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[11]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_11_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11]),
    .I1(n13048_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_10_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_11_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_12_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[12]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_12_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]),
    .I1(n13047_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_11_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_12_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_13_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[13]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_13_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]),
    .I1(n13046_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_12_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_13_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_14_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[14]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_14_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]),
    .I1(n13045_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_13_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_14_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_15_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[15]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_15_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]),
    .I1(n13044_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_14_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_15_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_16_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[16]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_16_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]),
    .I1(n13043_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_15_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_16_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_17_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[17]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_17_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]),
    .I1(n13042_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_16_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_17_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_18_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[18]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_18_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]),
    .I1(n13041_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_17_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_18_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_19_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[19]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_19_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]),
    .I1(n13040_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_18_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_19_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_20_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[20]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_20_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_19_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_20_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_21_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[21]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_21_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_20_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_21_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_22_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[22]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_22_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_21_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_22_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_23_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[23]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_23_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_22_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_23_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_24_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[24]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_24_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_23_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_24_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_25_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[25]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_25_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_24_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_25_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_26_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[26]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_26_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_25_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_26_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_27_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[27]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_27_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_26_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_27_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_28_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[28]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_28_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_27_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_28_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_29_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[29]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_29_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_28_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_29_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_30_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[30]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_30_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_29_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_30_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_31_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[31]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_31_1_COUT),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_30_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_31_s0.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_0_s (
    .SUM(execute_BranchPlugin_branchAdder[0]),
    .COUT(execute_BranchPlugin_branchAdder_0_2),
    .I0(execute_BranchPlugin_branch_src1[0]),
    .I1(execute_BranchPlugin_branch_src2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam execute_BranchPlugin_branchAdder_0_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_1_s (
    .SUM(execute_BranchPlugin_branchAdder[1]),
    .COUT(execute_BranchPlugin_branchAdder_1_2),
    .I0(execute_BranchPlugin_branch_src1[1]),
    .I1(execute_BranchPlugin_branch_src2[1]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_0_2) 
);
defparam execute_BranchPlugin_branchAdder_1_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_2_s (
    .SUM(execute_BranchPlugin_branchAdder[2]),
    .COUT(execute_BranchPlugin_branchAdder_2_2),
    .I0(execute_BranchPlugin_branch_src1[2]),
    .I1(execute_BranchPlugin_branch_src2[2]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_1_2) 
);
defparam execute_BranchPlugin_branchAdder_2_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_3_s (
    .SUM(execute_BranchPlugin_branchAdder[3]),
    .COUT(execute_BranchPlugin_branchAdder_3_2),
    .I0(execute_BranchPlugin_branch_src1[3]),
    .I1(execute_BranchPlugin_branch_src2[3]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_2_2) 
);
defparam execute_BranchPlugin_branchAdder_3_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_4_s (
    .SUM(execute_BranchPlugin_branchAdder[4]),
    .COUT(execute_BranchPlugin_branchAdder_4_2),
    .I0(execute_BranchPlugin_branch_src1[4]),
    .I1(execute_BranchPlugin_branch_src2[4]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_3_2) 
);
defparam execute_BranchPlugin_branchAdder_4_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_5_s (
    .SUM(execute_BranchPlugin_branchAdder[5]),
    .COUT(execute_BranchPlugin_branchAdder_5_2),
    .I0(execute_BranchPlugin_branch_src1[5]),
    .I1(execute_BranchPlugin_branch_src2[5]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_4_2) 
);
defparam execute_BranchPlugin_branchAdder_5_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_6_s (
    .SUM(execute_BranchPlugin_branchAdder[6]),
    .COUT(execute_BranchPlugin_branchAdder_6_2),
    .I0(execute_BranchPlugin_branch_src1[6]),
    .I1(execute_BranchPlugin_branch_src2[6]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_5_2) 
);
defparam execute_BranchPlugin_branchAdder_6_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_7_s (
    .SUM(execute_BranchPlugin_branchAdder[7]),
    .COUT(execute_BranchPlugin_branchAdder_7_2),
    .I0(execute_BranchPlugin_branch_src1[7]),
    .I1(execute_BranchPlugin_branch_src2[7]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_6_2) 
);
defparam execute_BranchPlugin_branchAdder_7_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_8_s (
    .SUM(execute_BranchPlugin_branchAdder[8]),
    .COUT(execute_BranchPlugin_branchAdder_8_2),
    .I0(execute_BranchPlugin_branch_src1[8]),
    .I1(execute_BranchPlugin_branch_src2[8]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_7_2) 
);
defparam execute_BranchPlugin_branchAdder_8_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_9_s (
    .SUM(execute_BranchPlugin_branchAdder[9]),
    .COUT(execute_BranchPlugin_branchAdder_9_2),
    .I0(execute_BranchPlugin_branch_src1[9]),
    .I1(execute_BranchPlugin_branch_src2[9]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_8_2) 
);
defparam execute_BranchPlugin_branchAdder_9_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_10_s (
    .SUM(execute_BranchPlugin_branchAdder[10]),
    .COUT(execute_BranchPlugin_branchAdder_10_2),
    .I0(execute_BranchPlugin_branch_src1[10]),
    .I1(execute_BranchPlugin_branch_src2[10]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_9_2) 
);
defparam execute_BranchPlugin_branchAdder_10_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_11_s (
    .SUM(execute_BranchPlugin_branchAdder[11]),
    .COUT(execute_BranchPlugin_branchAdder_11_2),
    .I0(execute_BranchPlugin_branch_src1[11]),
    .I1(execute_BranchPlugin_branch_src2[11]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_10_2) 
);
defparam execute_BranchPlugin_branchAdder_11_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_12_s (
    .SUM(execute_BranchPlugin_branchAdder[12]),
    .COUT(execute_BranchPlugin_branchAdder_12_2),
    .I0(execute_BranchPlugin_branch_src1[12]),
    .I1(execute_BranchPlugin_branch_src2[12]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_11_2) 
);
defparam execute_BranchPlugin_branchAdder_12_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_13_s (
    .SUM(execute_BranchPlugin_branchAdder[13]),
    .COUT(execute_BranchPlugin_branchAdder_13_2),
    .I0(execute_BranchPlugin_branch_src1[13]),
    .I1(execute_BranchPlugin_branch_src2[13]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_12_2) 
);
defparam execute_BranchPlugin_branchAdder_13_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_14_s (
    .SUM(execute_BranchPlugin_branchAdder[14]),
    .COUT(execute_BranchPlugin_branchAdder_14_2),
    .I0(execute_BranchPlugin_branch_src1[14]),
    .I1(execute_BranchPlugin_branch_src2[14]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_13_2) 
);
defparam execute_BranchPlugin_branchAdder_14_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_15_s (
    .SUM(execute_BranchPlugin_branchAdder[15]),
    .COUT(execute_BranchPlugin_branchAdder_15_2),
    .I0(execute_BranchPlugin_branch_src1[15]),
    .I1(execute_BranchPlugin_branch_src2[15]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_14_2) 
);
defparam execute_BranchPlugin_branchAdder_15_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_16_s (
    .SUM(execute_BranchPlugin_branchAdder[16]),
    .COUT(execute_BranchPlugin_branchAdder_16_2),
    .I0(execute_BranchPlugin_branch_src1[16]),
    .I1(execute_BranchPlugin_branch_src2[16]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_15_2) 
);
defparam execute_BranchPlugin_branchAdder_16_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_17_s (
    .SUM(execute_BranchPlugin_branchAdder[17]),
    .COUT(execute_BranchPlugin_branchAdder_17_2),
    .I0(execute_BranchPlugin_branch_src1[17]),
    .I1(execute_BranchPlugin_branch_src2[17]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_16_2) 
);
defparam execute_BranchPlugin_branchAdder_17_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_18_s (
    .SUM(execute_BranchPlugin_branchAdder[18]),
    .COUT(execute_BranchPlugin_branchAdder_18_2),
    .I0(execute_BranchPlugin_branch_src1[18]),
    .I1(execute_BranchPlugin_branch_src2[18]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_17_2) 
);
defparam execute_BranchPlugin_branchAdder_18_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_19_s (
    .SUM(execute_BranchPlugin_branchAdder[19]),
    .COUT(execute_BranchPlugin_branchAdder_19_2),
    .I0(execute_BranchPlugin_branch_src1[19]),
    .I1(execute_BranchPlugin_branch_src2[19]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_18_2) 
);
defparam execute_BranchPlugin_branchAdder_19_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_20_s (
    .SUM(execute_BranchPlugin_branchAdder[20]),
    .COUT(execute_BranchPlugin_branchAdder_20_2),
    .I0(execute_BranchPlugin_branch_src1[20]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_19_2) 
);
defparam execute_BranchPlugin_branchAdder_20_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_21_s (
    .SUM(execute_BranchPlugin_branchAdder[21]),
    .COUT(execute_BranchPlugin_branchAdder_21_2),
    .I0(execute_BranchPlugin_branch_src1[21]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_20_2) 
);
defparam execute_BranchPlugin_branchAdder_21_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_22_s (
    .SUM(execute_BranchPlugin_branchAdder[22]),
    .COUT(execute_BranchPlugin_branchAdder_22_2),
    .I0(execute_BranchPlugin_branch_src1[22]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_21_2) 
);
defparam execute_BranchPlugin_branchAdder_22_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_23_s (
    .SUM(execute_BranchPlugin_branchAdder[23]),
    .COUT(execute_BranchPlugin_branchAdder_23_2),
    .I0(execute_BranchPlugin_branch_src1[23]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_22_2) 
);
defparam execute_BranchPlugin_branchAdder_23_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_24_s (
    .SUM(execute_BranchPlugin_branchAdder[24]),
    .COUT(execute_BranchPlugin_branchAdder_24_2),
    .I0(execute_BranchPlugin_branch_src1[24]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_23_2) 
);
defparam execute_BranchPlugin_branchAdder_24_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_25_s (
    .SUM(execute_BranchPlugin_branchAdder[25]),
    .COUT(execute_BranchPlugin_branchAdder_25_2),
    .I0(execute_BranchPlugin_branch_src1[25]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_24_2) 
);
defparam execute_BranchPlugin_branchAdder_25_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_26_s (
    .SUM(execute_BranchPlugin_branchAdder[26]),
    .COUT(execute_BranchPlugin_branchAdder_26_2),
    .I0(execute_BranchPlugin_branch_src1[26]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_25_2) 
);
defparam execute_BranchPlugin_branchAdder_26_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_27_s (
    .SUM(execute_BranchPlugin_branchAdder[27]),
    .COUT(execute_BranchPlugin_branchAdder_27_2),
    .I0(execute_BranchPlugin_branch_src1[27]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_26_2) 
);
defparam execute_BranchPlugin_branchAdder_27_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_28_s (
    .SUM(execute_BranchPlugin_branchAdder[28]),
    .COUT(execute_BranchPlugin_branchAdder_28_2),
    .I0(execute_BranchPlugin_branch_src1[28]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_27_2) 
);
defparam execute_BranchPlugin_branchAdder_28_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_29_s (
    .SUM(execute_BranchPlugin_branchAdder[29]),
    .COUT(execute_BranchPlugin_branchAdder_29_2),
    .I0(execute_BranchPlugin_branch_src1[29]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_28_2) 
);
defparam execute_BranchPlugin_branchAdder_29_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_30_s (
    .SUM(execute_BranchPlugin_branchAdder[30]),
    .COUT(execute_BranchPlugin_branchAdder_30_2),
    .I0(execute_BranchPlugin_branch_src1[30]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_29_2) 
);
defparam execute_BranchPlugin_branchAdder_30_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_31_s (
    .SUM(execute_BranchPlugin_branchAdder[31]),
    .COUT(execute_BranchPlugin_branchAdder_31_0_COUT),
    .I0(execute_BranchPlugin_branch_src1[31]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_30_2) 
);
defparam execute_BranchPlugin_branchAdder_31_s.ALU_MODE=0;
  ALU n16069_s (
    .SUM(n16069_1),
    .COUT(n16069_2),
    .I0(memory_DivPlugin_div_counter_value[0]),
    .I1(n24749_4),
    .I3(GND),
    .CIN(GND) 
);
defparam n16069_s.ALU_MODE=0;
  ALU n16068_s (
    .SUM(n16068_1),
    .COUT(n16068_2),
    .I0(memory_DivPlugin_div_counter_value[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n16069_2) 
);
defparam n16068_s.ALU_MODE=0;
  ALU n16067_s (
    .SUM(n16067_1),
    .COUT(n16067_2),
    .I0(memory_DivPlugin_div_counter_value[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n16068_2) 
);
defparam n16067_s.ALU_MODE=0;
  ALU n16066_s (
    .SUM(n16066_1),
    .COUT(n16066_2),
    .I0(memory_DivPlugin_div_counter_value[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n16067_2) 
);
defparam n16066_s.ALU_MODE=0;
  ALU n16065_s (
    .SUM(n16065_1),
    .COUT(n16065_2),
    .I0(memory_DivPlugin_div_counter_value[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n16066_2) 
);
defparam n16065_s.ALU_MODE=0;
  ALU n16064_s (
    .SUM(n16064_1),
    .COUT(n16064_0_COUT),
    .I0(memory_DivPlugin_div_counter_value[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n16065_2) 
);
defparam n16064_s.ALU_MODE=0;
  ALU memory_MUL_LOW_16_s (
    .SUM(memory_MUL_LOW_16_1),
    .COUT(memory_MUL_LOW_16_2),
    .I0(execute_to_memory_MUL_LL[16]),
    .I1(execute_to_memory_MUL_LH[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam memory_MUL_LOW_16_s.ALU_MODE=0;
  ALU memory_MUL_LOW_17_s (
    .SUM(memory_MUL_LOW_17_1),
    .COUT(memory_MUL_LOW_17_2),
    .I0(execute_to_memory_MUL_LL[17]),
    .I1(execute_to_memory_MUL_LH[1]),
    .I3(GND),
    .CIN(memory_MUL_LOW_16_2) 
);
defparam memory_MUL_LOW_17_s.ALU_MODE=0;
  ALU memory_MUL_LOW_18_s (
    .SUM(memory_MUL_LOW_18_1),
    .COUT(memory_MUL_LOW_18_2),
    .I0(execute_to_memory_MUL_LL[18]),
    .I1(execute_to_memory_MUL_LH[2]),
    .I3(GND),
    .CIN(memory_MUL_LOW_17_2) 
);
defparam memory_MUL_LOW_18_s.ALU_MODE=0;
  ALU memory_MUL_LOW_19_s (
    .SUM(memory_MUL_LOW_19_1),
    .COUT(memory_MUL_LOW_19_2),
    .I0(execute_to_memory_MUL_LL[19]),
    .I1(execute_to_memory_MUL_LH[3]),
    .I3(GND),
    .CIN(memory_MUL_LOW_18_2) 
);
defparam memory_MUL_LOW_19_s.ALU_MODE=0;
  ALU memory_MUL_LOW_20_s (
    .SUM(memory_MUL_LOW_20_1),
    .COUT(memory_MUL_LOW_20_2),
    .I0(execute_to_memory_MUL_LL[20]),
    .I1(execute_to_memory_MUL_LH[4]),
    .I3(GND),
    .CIN(memory_MUL_LOW_19_2) 
);
defparam memory_MUL_LOW_20_s.ALU_MODE=0;
  ALU memory_MUL_LOW_21_s (
    .SUM(memory_MUL_LOW_21_1),
    .COUT(memory_MUL_LOW_21_2),
    .I0(execute_to_memory_MUL_LL[21]),
    .I1(execute_to_memory_MUL_LH[5]),
    .I3(GND),
    .CIN(memory_MUL_LOW_20_2) 
);
defparam memory_MUL_LOW_21_s.ALU_MODE=0;
  ALU memory_MUL_LOW_22_s (
    .SUM(memory_MUL_LOW_22_1),
    .COUT(memory_MUL_LOW_22_2),
    .I0(execute_to_memory_MUL_LL[22]),
    .I1(execute_to_memory_MUL_LH[6]),
    .I3(GND),
    .CIN(memory_MUL_LOW_21_2) 
);
defparam memory_MUL_LOW_22_s.ALU_MODE=0;
  ALU memory_MUL_LOW_23_s (
    .SUM(memory_MUL_LOW_23_1),
    .COUT(memory_MUL_LOW_23_2),
    .I0(execute_to_memory_MUL_LL[23]),
    .I1(execute_to_memory_MUL_LH[7]),
    .I3(GND),
    .CIN(memory_MUL_LOW_22_2) 
);
defparam memory_MUL_LOW_23_s.ALU_MODE=0;
  ALU memory_MUL_LOW_24_s (
    .SUM(memory_MUL_LOW_24_1),
    .COUT(memory_MUL_LOW_24_2),
    .I0(execute_to_memory_MUL_LL[24]),
    .I1(execute_to_memory_MUL_LH[8]),
    .I3(GND),
    .CIN(memory_MUL_LOW_23_2) 
);
defparam memory_MUL_LOW_24_s.ALU_MODE=0;
  ALU memory_MUL_LOW_25_s (
    .SUM(memory_MUL_LOW_25_1),
    .COUT(memory_MUL_LOW_25_2),
    .I0(execute_to_memory_MUL_LL[25]),
    .I1(execute_to_memory_MUL_LH[9]),
    .I3(GND),
    .CIN(memory_MUL_LOW_24_2) 
);
defparam memory_MUL_LOW_25_s.ALU_MODE=0;
  ALU memory_MUL_LOW_26_s (
    .SUM(memory_MUL_LOW_26_1),
    .COUT(memory_MUL_LOW_26_2),
    .I0(execute_to_memory_MUL_LL[26]),
    .I1(execute_to_memory_MUL_LH[10]),
    .I3(GND),
    .CIN(memory_MUL_LOW_25_2) 
);
defparam memory_MUL_LOW_26_s.ALU_MODE=0;
  ALU memory_MUL_LOW_27_s (
    .SUM(memory_MUL_LOW_27_1),
    .COUT(memory_MUL_LOW_27_2),
    .I0(execute_to_memory_MUL_LL[27]),
    .I1(execute_to_memory_MUL_LH[11]),
    .I3(GND),
    .CIN(memory_MUL_LOW_26_2) 
);
defparam memory_MUL_LOW_27_s.ALU_MODE=0;
  ALU memory_MUL_LOW_28_s (
    .SUM(memory_MUL_LOW_28_1),
    .COUT(memory_MUL_LOW_28_2),
    .I0(execute_to_memory_MUL_LL[28]),
    .I1(execute_to_memory_MUL_LH[12]),
    .I3(GND),
    .CIN(memory_MUL_LOW_27_2) 
);
defparam memory_MUL_LOW_28_s.ALU_MODE=0;
  ALU memory_MUL_LOW_29_s (
    .SUM(memory_MUL_LOW_29_1),
    .COUT(memory_MUL_LOW_29_2),
    .I0(execute_to_memory_MUL_LL[29]),
    .I1(execute_to_memory_MUL_LH[13]),
    .I3(GND),
    .CIN(memory_MUL_LOW_28_2) 
);
defparam memory_MUL_LOW_29_s.ALU_MODE=0;
  ALU memory_MUL_LOW_30_s (
    .SUM(memory_MUL_LOW_30_1),
    .COUT(memory_MUL_LOW_30_2),
    .I0(execute_to_memory_MUL_LL[30]),
    .I1(execute_to_memory_MUL_LH[14]),
    .I3(GND),
    .CIN(memory_MUL_LOW_29_2) 
);
defparam memory_MUL_LOW_30_s.ALU_MODE=0;
  ALU memory_MUL_LOW_31_s (
    .SUM(memory_MUL_LOW_31_1),
    .COUT(memory_MUL_LOW_31_2),
    .I0(execute_to_memory_MUL_LL[31]),
    .I1(execute_to_memory_MUL_LH[15]),
    .I3(GND),
    .CIN(memory_MUL_LOW_30_2) 
);
defparam memory_MUL_LOW_31_s.ALU_MODE=0;
  ALU memory_MUL_LOW_32_s (
    .SUM(memory_MUL_LOW_32_1),
    .COUT(memory_MUL_LOW_32_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[16]),
    .I3(GND),
    .CIN(memory_MUL_LOW_31_2) 
);
defparam memory_MUL_LOW_32_s.ALU_MODE=0;
  ALU memory_MUL_LOW_33_s (
    .SUM(memory_MUL_LOW_33_1),
    .COUT(memory_MUL_LOW_33_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[17]),
    .I3(GND),
    .CIN(memory_MUL_LOW_32_2) 
);
defparam memory_MUL_LOW_33_s.ALU_MODE=0;
  ALU memory_MUL_LOW_34_s (
    .SUM(memory_MUL_LOW_34_1),
    .COUT(memory_MUL_LOW_34_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[18]),
    .I3(GND),
    .CIN(memory_MUL_LOW_33_2) 
);
defparam memory_MUL_LOW_34_s.ALU_MODE=0;
  ALU memory_MUL_LOW_35_s (
    .SUM(memory_MUL_LOW_35_1),
    .COUT(memory_MUL_LOW_35_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[19]),
    .I3(GND),
    .CIN(memory_MUL_LOW_34_2) 
);
defparam memory_MUL_LOW_35_s.ALU_MODE=0;
  ALU memory_MUL_LOW_36_s (
    .SUM(memory_MUL_LOW_36_1),
    .COUT(memory_MUL_LOW_36_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[20]),
    .I3(GND),
    .CIN(memory_MUL_LOW_35_2) 
);
defparam memory_MUL_LOW_36_s.ALU_MODE=0;
  ALU memory_MUL_LOW_37_s (
    .SUM(memory_MUL_LOW_37_1),
    .COUT(memory_MUL_LOW_37_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[21]),
    .I3(GND),
    .CIN(memory_MUL_LOW_36_2) 
);
defparam memory_MUL_LOW_37_s.ALU_MODE=0;
  ALU memory_MUL_LOW_38_s (
    .SUM(memory_MUL_LOW_38_1),
    .COUT(memory_MUL_LOW_38_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[22]),
    .I3(GND),
    .CIN(memory_MUL_LOW_37_2) 
);
defparam memory_MUL_LOW_38_s.ALU_MODE=0;
  ALU memory_MUL_LOW_39_s (
    .SUM(memory_MUL_LOW_39_1),
    .COUT(memory_MUL_LOW_39_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[23]),
    .I3(GND),
    .CIN(memory_MUL_LOW_38_2) 
);
defparam memory_MUL_LOW_39_s.ALU_MODE=0;
  ALU memory_MUL_LOW_40_s (
    .SUM(memory_MUL_LOW_40_1),
    .COUT(memory_MUL_LOW_40_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[24]),
    .I3(GND),
    .CIN(memory_MUL_LOW_39_2) 
);
defparam memory_MUL_LOW_40_s.ALU_MODE=0;
  ALU memory_MUL_LOW_41_s (
    .SUM(memory_MUL_LOW_41_1),
    .COUT(memory_MUL_LOW_41_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[25]),
    .I3(GND),
    .CIN(memory_MUL_LOW_40_2) 
);
defparam memory_MUL_LOW_41_s.ALU_MODE=0;
  ALU memory_MUL_LOW_42_s (
    .SUM(memory_MUL_LOW_42_1),
    .COUT(memory_MUL_LOW_42_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[26]),
    .I3(GND),
    .CIN(memory_MUL_LOW_41_2) 
);
defparam memory_MUL_LOW_42_s.ALU_MODE=0;
  ALU memory_MUL_LOW_43_s (
    .SUM(memory_MUL_LOW_43_1),
    .COUT(memory_MUL_LOW_43_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[27]),
    .I3(GND),
    .CIN(memory_MUL_LOW_42_2) 
);
defparam memory_MUL_LOW_43_s.ALU_MODE=0;
  ALU memory_MUL_LOW_44_s (
    .SUM(memory_MUL_LOW_44_1),
    .COUT(memory_MUL_LOW_44_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[28]),
    .I3(GND),
    .CIN(memory_MUL_LOW_43_2) 
);
defparam memory_MUL_LOW_44_s.ALU_MODE=0;
  ALU memory_MUL_LOW_45_s (
    .SUM(memory_MUL_LOW_45_1),
    .COUT(memory_MUL_LOW_45_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[29]),
    .I3(GND),
    .CIN(memory_MUL_LOW_44_2) 
);
defparam memory_MUL_LOW_45_s.ALU_MODE=0;
  ALU memory_MUL_LOW_46_s (
    .SUM(memory_MUL_LOW_46_1),
    .COUT(memory_MUL_LOW_46_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[30]),
    .I3(GND),
    .CIN(memory_MUL_LOW_45_2) 
);
defparam memory_MUL_LOW_46_s.ALU_MODE=0;
  ALU memory_MUL_LOW_47_s (
    .SUM(memory_MUL_LOW_47_1),
    .COUT(memory_MUL_LOW_47_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[31]),
    .I3(GND),
    .CIN(memory_MUL_LOW_46_2) 
);
defparam memory_MUL_LOW_47_s.ALU_MODE=0;
  ALU memory_MUL_LOW_48_s (
    .SUM(memory_MUL_LOW_48_1),
    .COUT(memory_MUL_LOW_48_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[32]),
    .I3(GND),
    .CIN(memory_MUL_LOW_47_2) 
);
defparam memory_MUL_LOW_48_s.ALU_MODE=0;
  ALU memory_MUL_LOW_49_s (
    .SUM(memory_MUL_LOW_49_1),
    .COUT(memory_MUL_LOW_49_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[33]),
    .I3(GND),
    .CIN(memory_MUL_LOW_48_2) 
);
defparam memory_MUL_LOW_49_s.ALU_MODE=0;
  ALU memory_MUL_LOW_50_s (
    .SUM(memory_MUL_LOW_50_1),
    .COUT(memory_MUL_LOW_50_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[33]),
    .I3(GND),
    .CIN(memory_MUL_LOW_49_2) 
);
defparam memory_MUL_LOW_50_s.ALU_MODE=0;
  ALU memory_MUL_LOW_51_s (
    .SUM(memory_MUL_LOW_51_1),
    .COUT(memory_MUL_LOW_51_0_COUT),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[33]),
    .I3(GND),
    .CIN(memory_MUL_LOW_50_2) 
);
defparam memory_MUL_LOW_51_s.ALU_MODE=0;
  ALU memory_MUL_LOW_16_s0 (
    .SUM(memory_MUL_LOW[16]),
    .COUT(memory_MUL_LOW_16_4),
    .I0(memory_MUL_LOW_16_1),
    .I1(execute_to_memory_MUL_HL[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam memory_MUL_LOW_16_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_17_s0 (
    .SUM(memory_MUL_LOW[17]),
    .COUT(memory_MUL_LOW_17_4),
    .I0(memory_MUL_LOW_17_1),
    .I1(execute_to_memory_MUL_HL[1]),
    .I3(GND),
    .CIN(memory_MUL_LOW_16_4) 
);
defparam memory_MUL_LOW_17_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_18_s0 (
    .SUM(memory_MUL_LOW[18]),
    .COUT(memory_MUL_LOW_18_4),
    .I0(memory_MUL_LOW_18_1),
    .I1(execute_to_memory_MUL_HL[2]),
    .I3(GND),
    .CIN(memory_MUL_LOW_17_4) 
);
defparam memory_MUL_LOW_18_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_19_s0 (
    .SUM(memory_MUL_LOW[19]),
    .COUT(memory_MUL_LOW_19_4),
    .I0(memory_MUL_LOW_19_1),
    .I1(execute_to_memory_MUL_HL[3]),
    .I3(GND),
    .CIN(memory_MUL_LOW_18_4) 
);
defparam memory_MUL_LOW_19_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_20_s0 (
    .SUM(memory_MUL_LOW[20]),
    .COUT(memory_MUL_LOW_20_4),
    .I0(memory_MUL_LOW_20_1),
    .I1(execute_to_memory_MUL_HL[4]),
    .I3(GND),
    .CIN(memory_MUL_LOW_19_4) 
);
defparam memory_MUL_LOW_20_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_21_s0 (
    .SUM(memory_MUL_LOW[21]),
    .COUT(memory_MUL_LOW_21_4),
    .I0(memory_MUL_LOW_21_1),
    .I1(execute_to_memory_MUL_HL[5]),
    .I3(GND),
    .CIN(memory_MUL_LOW_20_4) 
);
defparam memory_MUL_LOW_21_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_22_s0 (
    .SUM(memory_MUL_LOW[22]),
    .COUT(memory_MUL_LOW_22_4),
    .I0(memory_MUL_LOW_22_1),
    .I1(execute_to_memory_MUL_HL[6]),
    .I3(GND),
    .CIN(memory_MUL_LOW_21_4) 
);
defparam memory_MUL_LOW_22_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_23_s0 (
    .SUM(memory_MUL_LOW[23]),
    .COUT(memory_MUL_LOW_23_4),
    .I0(memory_MUL_LOW_23_1),
    .I1(execute_to_memory_MUL_HL[7]),
    .I3(GND),
    .CIN(memory_MUL_LOW_22_4) 
);
defparam memory_MUL_LOW_23_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_24_s0 (
    .SUM(memory_MUL_LOW[24]),
    .COUT(memory_MUL_LOW_24_4),
    .I0(memory_MUL_LOW_24_1),
    .I1(execute_to_memory_MUL_HL[8]),
    .I3(GND),
    .CIN(memory_MUL_LOW_23_4) 
);
defparam memory_MUL_LOW_24_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_25_s0 (
    .SUM(memory_MUL_LOW[25]),
    .COUT(memory_MUL_LOW_25_4),
    .I0(memory_MUL_LOW_25_1),
    .I1(execute_to_memory_MUL_HL[9]),
    .I3(GND),
    .CIN(memory_MUL_LOW_24_4) 
);
defparam memory_MUL_LOW_25_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_26_s0 (
    .SUM(memory_MUL_LOW[26]),
    .COUT(memory_MUL_LOW_26_4),
    .I0(memory_MUL_LOW_26_1),
    .I1(execute_to_memory_MUL_HL[10]),
    .I3(GND),
    .CIN(memory_MUL_LOW_25_4) 
);
defparam memory_MUL_LOW_26_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_27_s0 (
    .SUM(memory_MUL_LOW[27]),
    .COUT(memory_MUL_LOW_27_4),
    .I0(memory_MUL_LOW_27_1),
    .I1(execute_to_memory_MUL_HL[11]),
    .I3(GND),
    .CIN(memory_MUL_LOW_26_4) 
);
defparam memory_MUL_LOW_27_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_28_s0 (
    .SUM(memory_MUL_LOW[28]),
    .COUT(memory_MUL_LOW_28_4),
    .I0(memory_MUL_LOW_28_1),
    .I1(execute_to_memory_MUL_HL[12]),
    .I3(GND),
    .CIN(memory_MUL_LOW_27_4) 
);
defparam memory_MUL_LOW_28_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_29_s0 (
    .SUM(memory_MUL_LOW[29]),
    .COUT(memory_MUL_LOW_29_4),
    .I0(memory_MUL_LOW_29_1),
    .I1(execute_to_memory_MUL_HL[13]),
    .I3(GND),
    .CIN(memory_MUL_LOW_28_4) 
);
defparam memory_MUL_LOW_29_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_30_s0 (
    .SUM(memory_MUL_LOW[30]),
    .COUT(memory_MUL_LOW_30_4),
    .I0(memory_MUL_LOW_30_1),
    .I1(execute_to_memory_MUL_HL[14]),
    .I3(GND),
    .CIN(memory_MUL_LOW_29_4) 
);
defparam memory_MUL_LOW_30_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_31_s0 (
    .SUM(memory_MUL_LOW[31]),
    .COUT(memory_MUL_LOW_31_4),
    .I0(memory_MUL_LOW_31_1),
    .I1(execute_to_memory_MUL_HL[15]),
    .I3(GND),
    .CIN(memory_MUL_LOW_30_4) 
);
defparam memory_MUL_LOW_31_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_32_s0 (
    .SUM(memory_MUL_LOW[32]),
    .COUT(memory_MUL_LOW_32_4),
    .I0(memory_MUL_LOW_32_1),
    .I1(execute_to_memory_MUL_HL[16]),
    .I3(GND),
    .CIN(memory_MUL_LOW_31_4) 
);
defparam memory_MUL_LOW_32_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_33_s0 (
    .SUM(memory_MUL_LOW[33]),
    .COUT(memory_MUL_LOW_33_4),
    .I0(memory_MUL_LOW_33_1),
    .I1(execute_to_memory_MUL_HL[17]),
    .I3(GND),
    .CIN(memory_MUL_LOW_32_4) 
);
defparam memory_MUL_LOW_33_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_34_s0 (
    .SUM(memory_MUL_LOW[34]),
    .COUT(memory_MUL_LOW_34_4),
    .I0(memory_MUL_LOW_34_1),
    .I1(execute_to_memory_MUL_HL[18]),
    .I3(GND),
    .CIN(memory_MUL_LOW_33_4) 
);
defparam memory_MUL_LOW_34_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_35_s0 (
    .SUM(memory_MUL_LOW[35]),
    .COUT(memory_MUL_LOW_35_4),
    .I0(memory_MUL_LOW_35_1),
    .I1(execute_to_memory_MUL_HL[19]),
    .I3(GND),
    .CIN(memory_MUL_LOW_34_4) 
);
defparam memory_MUL_LOW_35_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_36_s0 (
    .SUM(memory_MUL_LOW[36]),
    .COUT(memory_MUL_LOW_36_4),
    .I0(memory_MUL_LOW_36_1),
    .I1(execute_to_memory_MUL_HL[20]),
    .I3(GND),
    .CIN(memory_MUL_LOW_35_4) 
);
defparam memory_MUL_LOW_36_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_37_s0 (
    .SUM(memory_MUL_LOW[37]),
    .COUT(memory_MUL_LOW_37_4),
    .I0(memory_MUL_LOW_37_1),
    .I1(execute_to_memory_MUL_HL[21]),
    .I3(GND),
    .CIN(memory_MUL_LOW_36_4) 
);
defparam memory_MUL_LOW_37_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_38_s0 (
    .SUM(memory_MUL_LOW[38]),
    .COUT(memory_MUL_LOW_38_4),
    .I0(memory_MUL_LOW_38_1),
    .I1(execute_to_memory_MUL_HL[22]),
    .I3(GND),
    .CIN(memory_MUL_LOW_37_4) 
);
defparam memory_MUL_LOW_38_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_39_s0 (
    .SUM(memory_MUL_LOW[39]),
    .COUT(memory_MUL_LOW_39_4),
    .I0(memory_MUL_LOW_39_1),
    .I1(execute_to_memory_MUL_HL[23]),
    .I3(GND),
    .CIN(memory_MUL_LOW_38_4) 
);
defparam memory_MUL_LOW_39_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_40_s0 (
    .SUM(memory_MUL_LOW[40]),
    .COUT(memory_MUL_LOW_40_4),
    .I0(memory_MUL_LOW_40_1),
    .I1(execute_to_memory_MUL_HL[24]),
    .I3(GND),
    .CIN(memory_MUL_LOW_39_4) 
);
defparam memory_MUL_LOW_40_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_41_s0 (
    .SUM(memory_MUL_LOW[41]),
    .COUT(memory_MUL_LOW_41_4),
    .I0(memory_MUL_LOW_41_1),
    .I1(execute_to_memory_MUL_HL[25]),
    .I3(GND),
    .CIN(memory_MUL_LOW_40_4) 
);
defparam memory_MUL_LOW_41_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_42_s0 (
    .SUM(memory_MUL_LOW[42]),
    .COUT(memory_MUL_LOW_42_4),
    .I0(memory_MUL_LOW_42_1),
    .I1(execute_to_memory_MUL_HL[26]),
    .I3(GND),
    .CIN(memory_MUL_LOW_41_4) 
);
defparam memory_MUL_LOW_42_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_43_s0 (
    .SUM(memory_MUL_LOW[43]),
    .COUT(memory_MUL_LOW_43_4),
    .I0(memory_MUL_LOW_43_1),
    .I1(execute_to_memory_MUL_HL[27]),
    .I3(GND),
    .CIN(memory_MUL_LOW_42_4) 
);
defparam memory_MUL_LOW_43_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_44_s0 (
    .SUM(memory_MUL_LOW[44]),
    .COUT(memory_MUL_LOW_44_4),
    .I0(memory_MUL_LOW_44_1),
    .I1(execute_to_memory_MUL_HL[28]),
    .I3(GND),
    .CIN(memory_MUL_LOW_43_4) 
);
defparam memory_MUL_LOW_44_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_45_s0 (
    .SUM(memory_MUL_LOW[45]),
    .COUT(memory_MUL_LOW_45_4),
    .I0(memory_MUL_LOW_45_1),
    .I1(execute_to_memory_MUL_HL[29]),
    .I3(GND),
    .CIN(memory_MUL_LOW_44_4) 
);
defparam memory_MUL_LOW_45_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_46_s0 (
    .SUM(memory_MUL_LOW[46]),
    .COUT(memory_MUL_LOW_46_4),
    .I0(memory_MUL_LOW_46_1),
    .I1(execute_to_memory_MUL_HL[30]),
    .I3(GND),
    .CIN(memory_MUL_LOW_45_4) 
);
defparam memory_MUL_LOW_46_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_47_s0 (
    .SUM(memory_MUL_LOW[47]),
    .COUT(memory_MUL_LOW_47_4),
    .I0(memory_MUL_LOW_47_1),
    .I1(execute_to_memory_MUL_HL[31]),
    .I3(GND),
    .CIN(memory_MUL_LOW_46_4) 
);
defparam memory_MUL_LOW_47_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_48_s0 (
    .SUM(memory_MUL_LOW[48]),
    .COUT(memory_MUL_LOW_48_4),
    .I0(memory_MUL_LOW_48_1),
    .I1(execute_to_memory_MUL_HL[32]),
    .I3(GND),
    .CIN(memory_MUL_LOW_47_4) 
);
defparam memory_MUL_LOW_48_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_49_s0 (
    .SUM(memory_MUL_LOW[49]),
    .COUT(memory_MUL_LOW_49_4),
    .I0(memory_MUL_LOW_49_1),
    .I1(execute_to_memory_MUL_HL[33]),
    .I3(GND),
    .CIN(memory_MUL_LOW_48_4) 
);
defparam memory_MUL_LOW_49_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_50_s0 (
    .SUM(memory_MUL_LOW[50]),
    .COUT(memory_MUL_LOW_50_4),
    .I0(memory_MUL_LOW_50_1),
    .I1(execute_to_memory_MUL_HL[33]),
    .I3(GND),
    .CIN(memory_MUL_LOW_49_4) 
);
defparam memory_MUL_LOW_50_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_51_s0 (
    .SUM(memory_MUL_LOW[51]),
    .COUT(memory_MUL_LOW_51_1_COUT),
    .I0(memory_MUL_LOW_51_1),
    .I1(execute_to_memory_MUL_HL[33]),
    .I3(GND),
    .CIN(memory_MUL_LOW_50_4) 
);
defparam memory_MUL_LOW_51_s0.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_32_s (
    .SUM(writeBack_MulPlugin_result[32]),
    .COUT(writeBack_MulPlugin_result_32_3),
    .I0(memory_to_writeBack_MUL_LOW[32]),
    .I1(memory_to_writeBack_MUL_HH[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam writeBack_MulPlugin_result_32_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_33_s (
    .SUM(writeBack_MulPlugin_result[33]),
    .COUT(writeBack_MulPlugin_result_33_3),
    .I0(memory_to_writeBack_MUL_LOW[33]),
    .I1(memory_to_writeBack_MUL_HH[1]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_32_3) 
);
defparam writeBack_MulPlugin_result_33_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_34_s (
    .SUM(writeBack_MulPlugin_result[34]),
    .COUT(writeBack_MulPlugin_result_34_3),
    .I0(memory_to_writeBack_MUL_LOW[34]),
    .I1(memory_to_writeBack_MUL_HH[2]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_33_3) 
);
defparam writeBack_MulPlugin_result_34_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_35_s (
    .SUM(writeBack_MulPlugin_result[35]),
    .COUT(writeBack_MulPlugin_result_35_3),
    .I0(memory_to_writeBack_MUL_LOW[35]),
    .I1(memory_to_writeBack_MUL_HH[3]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_34_3) 
);
defparam writeBack_MulPlugin_result_35_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_36_s (
    .SUM(writeBack_MulPlugin_result[36]),
    .COUT(writeBack_MulPlugin_result_36_3),
    .I0(memory_to_writeBack_MUL_LOW[36]),
    .I1(memory_to_writeBack_MUL_HH[4]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_35_3) 
);
defparam writeBack_MulPlugin_result_36_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_37_s (
    .SUM(writeBack_MulPlugin_result[37]),
    .COUT(writeBack_MulPlugin_result_37_3),
    .I0(memory_to_writeBack_MUL_LOW[37]),
    .I1(memory_to_writeBack_MUL_HH[5]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_36_3) 
);
defparam writeBack_MulPlugin_result_37_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_38_s (
    .SUM(writeBack_MulPlugin_result[38]),
    .COUT(writeBack_MulPlugin_result_38_3),
    .I0(memory_to_writeBack_MUL_LOW[38]),
    .I1(memory_to_writeBack_MUL_HH[6]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_37_3) 
);
defparam writeBack_MulPlugin_result_38_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_39_s (
    .SUM(writeBack_MulPlugin_result[39]),
    .COUT(writeBack_MulPlugin_result_39_3),
    .I0(memory_to_writeBack_MUL_LOW[39]),
    .I1(memory_to_writeBack_MUL_HH[7]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_38_3) 
);
defparam writeBack_MulPlugin_result_39_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_40_s (
    .SUM(writeBack_MulPlugin_result[40]),
    .COUT(writeBack_MulPlugin_result_40_3),
    .I0(memory_to_writeBack_MUL_LOW[40]),
    .I1(memory_to_writeBack_MUL_HH[8]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_39_3) 
);
defparam writeBack_MulPlugin_result_40_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_41_s (
    .SUM(writeBack_MulPlugin_result[41]),
    .COUT(writeBack_MulPlugin_result_41_3),
    .I0(memory_to_writeBack_MUL_LOW[41]),
    .I1(memory_to_writeBack_MUL_HH[9]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_40_3) 
);
defparam writeBack_MulPlugin_result_41_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_42_s (
    .SUM(writeBack_MulPlugin_result[42]),
    .COUT(writeBack_MulPlugin_result_42_3),
    .I0(memory_to_writeBack_MUL_LOW[42]),
    .I1(memory_to_writeBack_MUL_HH[10]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_41_3) 
);
defparam writeBack_MulPlugin_result_42_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_43_s (
    .SUM(writeBack_MulPlugin_result[43]),
    .COUT(writeBack_MulPlugin_result_43_3),
    .I0(memory_to_writeBack_MUL_LOW[43]),
    .I1(memory_to_writeBack_MUL_HH[11]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_42_3) 
);
defparam writeBack_MulPlugin_result_43_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_44_s (
    .SUM(writeBack_MulPlugin_result[44]),
    .COUT(writeBack_MulPlugin_result_44_3),
    .I0(memory_to_writeBack_MUL_LOW[44]),
    .I1(memory_to_writeBack_MUL_HH[12]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_43_3) 
);
defparam writeBack_MulPlugin_result_44_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_45_s (
    .SUM(writeBack_MulPlugin_result[45]),
    .COUT(writeBack_MulPlugin_result_45_3),
    .I0(memory_to_writeBack_MUL_LOW[45]),
    .I1(memory_to_writeBack_MUL_HH[13]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_44_3) 
);
defparam writeBack_MulPlugin_result_45_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_46_s (
    .SUM(writeBack_MulPlugin_result[46]),
    .COUT(writeBack_MulPlugin_result_46_3),
    .I0(memory_to_writeBack_MUL_LOW[46]),
    .I1(memory_to_writeBack_MUL_HH[14]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_45_3) 
);
defparam writeBack_MulPlugin_result_46_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_47_s (
    .SUM(writeBack_MulPlugin_result[47]),
    .COUT(writeBack_MulPlugin_result_47_3),
    .I0(memory_to_writeBack_MUL_LOW[47]),
    .I1(memory_to_writeBack_MUL_HH[15]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_46_3) 
);
defparam writeBack_MulPlugin_result_47_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_48_s (
    .SUM(writeBack_MulPlugin_result[48]),
    .COUT(writeBack_MulPlugin_result_48_3),
    .I0(memory_to_writeBack_MUL_LOW[48]),
    .I1(memory_to_writeBack_MUL_HH[16]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_47_3) 
);
defparam writeBack_MulPlugin_result_48_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_49_s (
    .SUM(writeBack_MulPlugin_result[49]),
    .COUT(writeBack_MulPlugin_result_49_3),
    .I0(memory_to_writeBack_MUL_LOW[49]),
    .I1(memory_to_writeBack_MUL_HH[17]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_48_3) 
);
defparam writeBack_MulPlugin_result_49_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_50_s (
    .SUM(writeBack_MulPlugin_result[50]),
    .COUT(writeBack_MulPlugin_result_50_3),
    .I0(memory_to_writeBack_MUL_LOW[50]),
    .I1(memory_to_writeBack_MUL_HH[18]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_49_3) 
);
defparam writeBack_MulPlugin_result_50_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_51_s (
    .SUM(writeBack_MulPlugin_result[51]),
    .COUT(writeBack_MulPlugin_result_51_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[19]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_50_3) 
);
defparam writeBack_MulPlugin_result_51_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_52_s (
    .SUM(writeBack_MulPlugin_result[52]),
    .COUT(writeBack_MulPlugin_result_52_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[20]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_51_3) 
);
defparam writeBack_MulPlugin_result_52_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_53_s (
    .SUM(writeBack_MulPlugin_result[53]),
    .COUT(writeBack_MulPlugin_result_53_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[21]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_52_3) 
);
defparam writeBack_MulPlugin_result_53_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_54_s (
    .SUM(writeBack_MulPlugin_result[54]),
    .COUT(writeBack_MulPlugin_result_54_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[22]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_53_3) 
);
defparam writeBack_MulPlugin_result_54_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_55_s (
    .SUM(writeBack_MulPlugin_result[55]),
    .COUT(writeBack_MulPlugin_result_55_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[23]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_54_3) 
);
defparam writeBack_MulPlugin_result_55_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_56_s (
    .SUM(writeBack_MulPlugin_result[56]),
    .COUT(writeBack_MulPlugin_result_56_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[24]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_55_3) 
);
defparam writeBack_MulPlugin_result_56_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_57_s (
    .SUM(writeBack_MulPlugin_result[57]),
    .COUT(writeBack_MulPlugin_result_57_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[25]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_56_3) 
);
defparam writeBack_MulPlugin_result_57_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_58_s (
    .SUM(writeBack_MulPlugin_result[58]),
    .COUT(writeBack_MulPlugin_result_58_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[26]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_57_3) 
);
defparam writeBack_MulPlugin_result_58_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_59_s (
    .SUM(writeBack_MulPlugin_result[59]),
    .COUT(writeBack_MulPlugin_result_59_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[27]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_58_3) 
);
defparam writeBack_MulPlugin_result_59_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_60_s (
    .SUM(writeBack_MulPlugin_result[60]),
    .COUT(writeBack_MulPlugin_result_60_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[28]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_59_3) 
);
defparam writeBack_MulPlugin_result_60_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_61_s (
    .SUM(writeBack_MulPlugin_result[61]),
    .COUT(writeBack_MulPlugin_result_61_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[29]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_60_3) 
);
defparam writeBack_MulPlugin_result_61_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_62_s (
    .SUM(writeBack_MulPlugin_result[62]),
    .COUT(writeBack_MulPlugin_result_62_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[30]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_61_3) 
);
defparam writeBack_MulPlugin_result_62_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_63_s (
    .SUM(writeBack_MulPlugin_result[63]),
    .COUT(writeBack_MulPlugin_result_63_0_COUT),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[31]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_62_3) 
);
defparam writeBack_MulPlugin_result_63_s.ALU_MODE=0;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_0_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[0]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_0_3),
    .I0(memory_DivPlugin_rs1[31]),
    .I1(memory_DivPlugin_rs2[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_0_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_1_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[1]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_1_3),
    .I0(memory_DivPlugin_accumulator[0]),
    .I1(memory_DivPlugin_rs2[1]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_0_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_1_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_2_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[2]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_2_3),
    .I0(memory_DivPlugin_accumulator[1]),
    .I1(memory_DivPlugin_rs2[2]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_1_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_2_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_3_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[3]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_3_3),
    .I0(memory_DivPlugin_accumulator[2]),
    .I1(memory_DivPlugin_rs2[3]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_2_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_3_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_4_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[4]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_4_3),
    .I0(memory_DivPlugin_accumulator[3]),
    .I1(memory_DivPlugin_rs2[4]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_3_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_4_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_5_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[5]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_5_3),
    .I0(memory_DivPlugin_accumulator[4]),
    .I1(memory_DivPlugin_rs2[5]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_4_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_5_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_6_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[6]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_6_3),
    .I0(memory_DivPlugin_accumulator[5]),
    .I1(memory_DivPlugin_rs2[6]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_5_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_6_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_7_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[7]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_7_3),
    .I0(memory_DivPlugin_accumulator[6]),
    .I1(memory_DivPlugin_rs2[7]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_6_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_7_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_8_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[8]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_8_3),
    .I0(memory_DivPlugin_accumulator[7]),
    .I1(memory_DivPlugin_rs2[8]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_7_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_8_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_9_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[9]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_9_3),
    .I0(memory_DivPlugin_accumulator[8]),
    .I1(memory_DivPlugin_rs2[9]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_8_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_9_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_10_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[10]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_10_3),
    .I0(memory_DivPlugin_accumulator[9]),
    .I1(memory_DivPlugin_rs2[10]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_9_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_10_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_11_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[11]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_11_3),
    .I0(memory_DivPlugin_accumulator[10]),
    .I1(memory_DivPlugin_rs2[11]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_10_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_11_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_12_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[12]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_12_3),
    .I0(memory_DivPlugin_accumulator[11]),
    .I1(memory_DivPlugin_rs2[12]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_11_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_12_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_13_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[13]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_13_3),
    .I0(memory_DivPlugin_accumulator[12]),
    .I1(memory_DivPlugin_rs2[13]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_12_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_13_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_14_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[14]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_14_3),
    .I0(memory_DivPlugin_accumulator[13]),
    .I1(memory_DivPlugin_rs2[14]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_13_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_14_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_15_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[15]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_15_3),
    .I0(memory_DivPlugin_accumulator[14]),
    .I1(memory_DivPlugin_rs2[15]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_14_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_15_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_16_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[16]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_16_3),
    .I0(memory_DivPlugin_accumulator[15]),
    .I1(memory_DivPlugin_rs2[16]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_15_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_16_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_17_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[17]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_17_3),
    .I0(memory_DivPlugin_accumulator[16]),
    .I1(memory_DivPlugin_rs2[17]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_16_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_17_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_18_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[18]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_18_3),
    .I0(memory_DivPlugin_accumulator[17]),
    .I1(memory_DivPlugin_rs2[18]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_17_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_18_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_19_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[19]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_19_3),
    .I0(memory_DivPlugin_accumulator[18]),
    .I1(memory_DivPlugin_rs2[19]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_18_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_19_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_20_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[20]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_20_3),
    .I0(memory_DivPlugin_accumulator[19]),
    .I1(memory_DivPlugin_rs2[20]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_19_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_20_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_21_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[21]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_21_3),
    .I0(memory_DivPlugin_accumulator[20]),
    .I1(memory_DivPlugin_rs2[21]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_20_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_21_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_22_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[22]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_22_3),
    .I0(memory_DivPlugin_accumulator[21]),
    .I1(memory_DivPlugin_rs2[22]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_21_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_22_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_23_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[23]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_23_3),
    .I0(memory_DivPlugin_accumulator[22]),
    .I1(memory_DivPlugin_rs2[23]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_22_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_23_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_24_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[24]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_24_3),
    .I0(memory_DivPlugin_accumulator[23]),
    .I1(memory_DivPlugin_rs2[24]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_23_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_24_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_25_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[25]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_25_3),
    .I0(memory_DivPlugin_accumulator[24]),
    .I1(memory_DivPlugin_rs2[25]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_24_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_25_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_26_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[26]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_26_3),
    .I0(memory_DivPlugin_accumulator[25]),
    .I1(memory_DivPlugin_rs2[26]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_25_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_26_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_27_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[27]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_27_3),
    .I0(memory_DivPlugin_accumulator[26]),
    .I1(memory_DivPlugin_rs2[27]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_26_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_27_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_28_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[28]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_28_3),
    .I0(memory_DivPlugin_accumulator[27]),
    .I1(memory_DivPlugin_rs2[28]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_27_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_28_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_29_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[29]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_29_3),
    .I0(memory_DivPlugin_accumulator[28]),
    .I1(memory_DivPlugin_rs2[29]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_28_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_29_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_30_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[30]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_30_3),
    .I0(memory_DivPlugin_accumulator[29]),
    .I1(memory_DivPlugin_rs2[30]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_29_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_30_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_31_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[31]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_31_3),
    .I0(memory_DivPlugin_accumulator[30]),
    .I1(memory_DivPlugin_rs2[31]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_30_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_31_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_32_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_32_0_COUT),
    .I0(memory_DivPlugin_accumulator[31]),
    .I1(GND),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_31_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_32_s.ALU_MODE=1;
  ALU n14880_s0 (
    .SUM(n14880_1_SUM),
    .COUT(n14880_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[0]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14880_s0.ALU_MODE=3;
  ALU n14881_s0 (
    .SUM(n14881_1_SUM),
    .COUT(n14881_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[1]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I3(GND),
    .CIN(n14880_3) 
);
defparam n14881_s0.ALU_MODE=3;
  ALU n14882_s0 (
    .SUM(n14882_1_SUM),
    .COUT(n14882_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I3(GND),
    .CIN(n14881_3) 
);
defparam n14882_s0.ALU_MODE=3;
  ALU n14883_s0 (
    .SUM(n14883_1_SUM),
    .COUT(n14883_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I3(GND),
    .CIN(n14882_3) 
);
defparam n14883_s0.ALU_MODE=3;
  ALU n14884_s0 (
    .SUM(n14884_1_SUM),
    .COUT(n14884_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I3(GND),
    .CIN(n14883_3) 
);
defparam n14884_s0.ALU_MODE=3;
  ALU n14886_s0 (
    .SUM(n14886_1_SUM),
    .COUT(n14886_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[0]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14886_s0.ALU_MODE=3;
  ALU n14887_s0 (
    .SUM(n14887_1_SUM),
    .COUT(n14887_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[1]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I3(GND),
    .CIN(n14886_3) 
);
defparam n14887_s0.ALU_MODE=3;
  ALU n14888_s0 (
    .SUM(n14888_1_SUM),
    .COUT(n14888_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I3(GND),
    .CIN(n14887_3) 
);
defparam n14888_s0.ALU_MODE=3;
  ALU n14889_s0 (
    .SUM(n14889_1_SUM),
    .COUT(n14889_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I3(GND),
    .CIN(n14888_3) 
);
defparam n14889_s0.ALU_MODE=3;
  ALU n14890_s0 (
    .SUM(n14890_1_SUM),
    .COUT(n14890_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I3(GND),
    .CIN(n14889_3) 
);
defparam n14890_s0.ALU_MODE=3;
  ALU n14893_s0 (
    .SUM(n14893_1_SUM),
    .COUT(n14893_3),
    .I0(memory_to_writeBack_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14893_s0.ALU_MODE=3;
  ALU n14894_s0 (
    .SUM(n14894_1_SUM),
    .COUT(n14894_3),
    .I0(memory_to_writeBack_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I3(GND),
    .CIN(n14893_3) 
);
defparam n14894_s0.ALU_MODE=3;
  ALU n14895_s0 (
    .SUM(n14895_1_SUM),
    .COUT(n14895_3),
    .I0(memory_to_writeBack_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I3(GND),
    .CIN(n14894_3) 
);
defparam n14895_s0.ALU_MODE=3;
  ALU n14896_s0 (
    .SUM(n14896_1_SUM),
    .COUT(n14896_3),
    .I0(memory_to_writeBack_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I3(GND),
    .CIN(n14895_3) 
);
defparam n14896_s0.ALU_MODE=3;
  ALU n14897_s0 (
    .SUM(n14897_1_SUM),
    .COUT(n14897_3),
    .I0(memory_to_writeBack_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I3(GND),
    .CIN(n14896_3) 
);
defparam n14897_s0.ALU_MODE=3;
  ALU n14899_s0 (
    .SUM(n14899_1_SUM),
    .COUT(n14899_3),
    .I0(memory_to_writeBack_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14899_s0.ALU_MODE=3;
  ALU n14900_s0 (
    .SUM(n14900_1_SUM),
    .COUT(n14900_3),
    .I0(memory_to_writeBack_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I3(GND),
    .CIN(n14899_3) 
);
defparam n14900_s0.ALU_MODE=3;
  ALU n14901_s0 (
    .SUM(n14901_1_SUM),
    .COUT(n14901_3),
    .I0(memory_to_writeBack_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I3(GND),
    .CIN(n14900_3) 
);
defparam n14901_s0.ALU_MODE=3;
  ALU n14902_s0 (
    .SUM(n14902_1_SUM),
    .COUT(n14902_3),
    .I0(memory_to_writeBack_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I3(GND),
    .CIN(n14901_3) 
);
defparam n14902_s0.ALU_MODE=3;
  ALU n14903_s0 (
    .SUM(n14903_1_SUM),
    .COUT(n14903_3),
    .I0(memory_to_writeBack_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I3(GND),
    .CIN(n14902_3) 
);
defparam n14903_s0.ALU_MODE=3;
  ALU n14908_s0 (
    .SUM(n14908_1_SUM),
    .COUT(n14908_3),
    .I0(execute_to_memory_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14908_s0.ALU_MODE=3;
  ALU n14909_s0 (
    .SUM(n14909_1_SUM),
    .COUT(n14909_3),
    .I0(execute_to_memory_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I3(GND),
    .CIN(n14908_3) 
);
defparam n14909_s0.ALU_MODE=3;
  ALU n14910_s0 (
    .SUM(n14910_1_SUM),
    .COUT(n14910_3),
    .I0(execute_to_memory_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I3(GND),
    .CIN(n14909_3) 
);
defparam n14910_s0.ALU_MODE=3;
  ALU n14911_s0 (
    .SUM(n14911_1_SUM),
    .COUT(n14911_3),
    .I0(execute_to_memory_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I3(GND),
    .CIN(n14910_3) 
);
defparam n14911_s0.ALU_MODE=3;
  ALU n14912_s0 (
    .SUM(n14912_1_SUM),
    .COUT(n14912_3),
    .I0(execute_to_memory_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I3(GND),
    .CIN(n14911_3) 
);
defparam n14912_s0.ALU_MODE=3;
  ALU n14914_s0 (
    .SUM(n14914_1_SUM),
    .COUT(n14914_3),
    .I0(execute_to_memory_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14914_s0.ALU_MODE=3;
  ALU n14915_s0 (
    .SUM(n14915_1_SUM),
    .COUT(n14915_3),
    .I0(execute_to_memory_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I3(GND),
    .CIN(n14914_3) 
);
defparam n14915_s0.ALU_MODE=3;
  ALU n14916_s0 (
    .SUM(n14916_1_SUM),
    .COUT(n14916_3),
    .I0(execute_to_memory_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I3(GND),
    .CIN(n14915_3) 
);
defparam n14916_s0.ALU_MODE=3;
  ALU n14917_s0 (
    .SUM(n14917_1_SUM),
    .COUT(n14917_3),
    .I0(execute_to_memory_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I3(GND),
    .CIN(n14916_3) 
);
defparam n14917_s0.ALU_MODE=3;
  ALU n14918_s0 (
    .SUM(n14918_1_SUM),
    .COUT(n14918_3),
    .I0(execute_to_memory_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I3(GND),
    .CIN(n14917_3) 
);
defparam n14918_s0.ALU_MODE=3;
  ALU n14923_s0 (
    .SUM(n14923_1_SUM),
    .COUT(n14923_3),
    .I0(decode_to_execute_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14923_s0.ALU_MODE=3;
  ALU n14924_s0 (
    .SUM(n14924_1_SUM),
    .COUT(n14924_3),
    .I0(decode_to_execute_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I3(GND),
    .CIN(n14923_3) 
);
defparam n14924_s0.ALU_MODE=3;
  ALU n14925_s0 (
    .SUM(n14925_1_SUM),
    .COUT(n14925_3),
    .I0(decode_to_execute_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I3(GND),
    .CIN(n14924_3) 
);
defparam n14925_s0.ALU_MODE=3;
  ALU n14926_s0 (
    .SUM(n14926_1_SUM),
    .COUT(n14926_3),
    .I0(decode_to_execute_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I3(GND),
    .CIN(n14925_3) 
);
defparam n14926_s0.ALU_MODE=3;
  ALU n14927_s0 (
    .SUM(n14927_1_SUM),
    .COUT(n14927_3),
    .I0(decode_to_execute_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I3(GND),
    .CIN(n14926_3) 
);
defparam n14927_s0.ALU_MODE=3;
  ALU n14929_s0 (
    .SUM(n14929_1_SUM),
    .COUT(n14929_3),
    .I0(decode_to_execute_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14929_s0.ALU_MODE=3;
  ALU n14930_s0 (
    .SUM(n14930_1_SUM),
    .COUT(n14930_3),
    .I0(decode_to_execute_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I3(GND),
    .CIN(n14929_3) 
);
defparam n14930_s0.ALU_MODE=3;
  ALU n14931_s0 (
    .SUM(n14931_1_SUM),
    .COUT(n14931_3),
    .I0(decode_to_execute_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I3(GND),
    .CIN(n14930_3) 
);
defparam n14931_s0.ALU_MODE=3;
  ALU n14932_s0 (
    .SUM(n14932_1_SUM),
    .COUT(n14932_3),
    .I0(decode_to_execute_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I3(GND),
    .CIN(n14931_3) 
);
defparam n14932_s0.ALU_MODE=3;
  ALU n14933_s0 (
    .SUM(n14933_1_SUM),
    .COUT(n14933_3),
    .I0(decode_to_execute_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I3(GND),
    .CIN(n14932_3) 
);
defparam n14933_s0.ALU_MODE=3;
  ALU n14471_s0 (
    .SUM(n14471_1_SUM),
    .COUT(n14471_3),
    .I0(_zz_execute_SRC1_0_10),
    .I1(_zz_execute_SRC2_4[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14471_s0.ALU_MODE=3;
  ALU n14472_s0 (
    .SUM(n14472_1_SUM),
    .COUT(n14472_3),
    .I0(_zz_execute_SRC1_1_9),
    .I1(_zz_execute_SRC2_4_0[1]),
    .I3(GND),
    .CIN(n14471_3) 
);
defparam n14472_s0.ALU_MODE=3;
  ALU n14473_s0 (
    .SUM(n14473_1_SUM),
    .COUT(n14473_3),
    .I0(_zz_execute_SRC1_2),
    .I1(_zz_execute_SRC2_4_0[2]),
    .I3(GND),
    .CIN(n14472_3) 
);
defparam n14473_s0.ALU_MODE=3;
  ALU n14474_s0 (
    .SUM(n14474_1_SUM),
    .COUT(n14474_3),
    .I0(_zz_execute_SRC1_3_9),
    .I1(_zz_execute_SRC2_4_0[3]),
    .I3(GND),
    .CIN(n14473_3) 
);
defparam n14474_s0.ALU_MODE=3;
  ALU n14475_s0 (
    .SUM(n14475_1_SUM),
    .COUT(n14475_3),
    .I0(_zz_execute_SRC1_4_9),
    .I1(_zz_execute_SRC2_4_0[4]),
    .I3(GND),
    .CIN(n14474_3) 
);
defparam n14475_s0.ALU_MODE=3;
  ALU n14476_s0 (
    .SUM(n14476_1_SUM),
    .COUT(n14476_3),
    .I0(_zz_execute_SRC1_0[5]),
    .I1(_zz_execute_SRC2_4_5_9),
    .I3(GND),
    .CIN(n14475_3) 
);
defparam n14476_s0.ALU_MODE=3;
  ALU n14477_s0 (
    .SUM(n14477_1_SUM),
    .COUT(n14477_3),
    .I0(_zz_execute_SRC1_0[6]),
    .I1(_zz_execute_SRC2_4_6_8),
    .I3(GND),
    .CIN(n14476_3) 
);
defparam n14477_s0.ALU_MODE=3;
  ALU n14478_s0 (
    .SUM(n14478_1_SUM),
    .COUT(n14478_3),
    .I0(_zz_execute_SRC1_0[7]),
    .I1(_zz_execute_SRC2_4_7_8),
    .I3(GND),
    .CIN(n14477_3) 
);
defparam n14478_s0.ALU_MODE=3;
  ALU n14479_s0 (
    .SUM(n14479_1_SUM),
    .COUT(n14479_3),
    .I0(_zz_execute_SRC1_0[8]),
    .I1(_zz_execute_SRC2_4_8_8),
    .I3(GND),
    .CIN(n14478_3) 
);
defparam n14479_s0.ALU_MODE=3;
  ALU n14480_s0 (
    .SUM(n14480_1_SUM),
    .COUT(n14480_3),
    .I0(_zz_execute_SRC1_0[9]),
    .I1(_zz_execute_SRC2_4_9_8),
    .I3(GND),
    .CIN(n14479_3) 
);
defparam n14480_s0.ALU_MODE=3;
  ALU n14481_s0 (
    .SUM(n14481_1_SUM),
    .COUT(n14481_3),
    .I0(_zz_execute_SRC1_0[10]),
    .I1(_zz_execute_SRC2_4_10_8),
    .I3(GND),
    .CIN(n14480_3) 
);
defparam n14481_s0.ALU_MODE=3;
  ALU n14482_s0 (
    .SUM(n14482_1_SUM),
    .COUT(n14482_3),
    .I0(_zz_execute_SRC1_0[11]),
    .I1(_zz_execute_SRC2_4_11_8),
    .I3(GND),
    .CIN(n14481_3) 
);
defparam n14482_s0.ALU_MODE=3;
  ALU n14483_s0 (
    .SUM(n14483_1_SUM),
    .COUT(n14483_3),
    .I0(_zz_execute_SRC1_0[12]),
    .I1(_zz_execute_SRC2_4_12_8),
    .I3(GND),
    .CIN(n14482_3) 
);
defparam n14483_s0.ALU_MODE=3;
  ALU n14484_s0 (
    .SUM(n14484_1_SUM),
    .COUT(n14484_3),
    .I0(_zz_execute_SRC1_0[13]),
    .I1(_zz_execute_SRC2_4_13_8),
    .I3(GND),
    .CIN(n14483_3) 
);
defparam n14484_s0.ALU_MODE=3;
  ALU n14485_s0 (
    .SUM(n14485_1_SUM),
    .COUT(n14485_3),
    .I0(_zz_execute_SRC1_0[14]),
    .I1(_zz_execute_SRC2_4_14_8),
    .I3(GND),
    .CIN(n14484_3) 
);
defparam n14485_s0.ALU_MODE=3;
  ALU n14486_s0 (
    .SUM(n14486_1_SUM),
    .COUT(n14486_3),
    .I0(_zz_execute_SRC1_0[15]),
    .I1(_zz_execute_SRC2_4_15_8),
    .I3(GND),
    .CIN(n14485_3) 
);
defparam n14486_s0.ALU_MODE=3;
  ALU n14487_s0 (
    .SUM(n14487_1_SUM),
    .COUT(n14487_3),
    .I0(_zz_execute_SRC1_0[16]),
    .I1(_zz_execute_SRC2_4_16_8),
    .I3(GND),
    .CIN(n14486_3) 
);
defparam n14487_s0.ALU_MODE=3;
  ALU n14488_s0 (
    .SUM(n14488_1_SUM),
    .COUT(n14488_3),
    .I0(_zz_execute_SRC1_0[17]),
    .I1(_zz_execute_SRC2_4_17_8),
    .I3(GND),
    .CIN(n14487_3) 
);
defparam n14488_s0.ALU_MODE=3;
  ALU n14489_s0 (
    .SUM(n14489_1_SUM),
    .COUT(n14489_3),
    .I0(_zz_execute_SRC1_0[18]),
    .I1(_zz_execute_SRC2_4_18_8),
    .I3(GND),
    .CIN(n14488_3) 
);
defparam n14489_s0.ALU_MODE=3;
  ALU n14490_s0 (
    .SUM(n14490_1_SUM),
    .COUT(n14490_3),
    .I0(_zz_execute_SRC1_0[19]),
    .I1(_zz_execute_SRC2_4_19_8),
    .I3(GND),
    .CIN(n14489_3) 
);
defparam n14490_s0.ALU_MODE=3;
  ALU n14491_s0 (
    .SUM(n14491_1_SUM),
    .COUT(n14491_3),
    .I0(_zz_execute_SRC1_0[20]),
    .I1(_zz_execute_SRC2_4_20_8),
    .I3(GND),
    .CIN(n14490_3) 
);
defparam n14491_s0.ALU_MODE=3;
  ALU n14492_s0 (
    .SUM(n14492_1_SUM),
    .COUT(n14492_3),
    .I0(_zz_execute_SRC1_0[21]),
    .I1(_zz_execute_SRC2_4_21_8),
    .I3(GND),
    .CIN(n14491_3) 
);
defparam n14492_s0.ALU_MODE=3;
  ALU n14493_s0 (
    .SUM(n14493_1_SUM),
    .COUT(n14493_3),
    .I0(_zz_execute_SRC1_0[22]),
    .I1(_zz_execute_SRC2_4_22_8),
    .I3(GND),
    .CIN(n14492_3) 
);
defparam n14493_s0.ALU_MODE=3;
  ALU n14494_s0 (
    .SUM(n14494_1_SUM),
    .COUT(n14494_3),
    .I0(_zz_execute_SRC1_0[23]),
    .I1(_zz_execute_SRC2_4_23_8),
    .I3(GND),
    .CIN(n14493_3) 
);
defparam n14494_s0.ALU_MODE=3;
  ALU n14495_s0 (
    .SUM(n14495_1_SUM),
    .COUT(n14495_3),
    .I0(_zz_execute_SRC1_0[24]),
    .I1(_zz_execute_SRC2_4_24_8),
    .I3(GND),
    .CIN(n14494_3) 
);
defparam n14495_s0.ALU_MODE=3;
  ALU n14496_s0 (
    .SUM(n14496_1_SUM),
    .COUT(n14496_3),
    .I0(_zz_execute_SRC1_0[25]),
    .I1(_zz_execute_SRC2_4_25_8),
    .I3(GND),
    .CIN(n14495_3) 
);
defparam n14496_s0.ALU_MODE=3;
  ALU n14497_s0 (
    .SUM(n14497_1_SUM),
    .COUT(n14497_3),
    .I0(_zz_execute_SRC1_0[26]),
    .I1(_zz_execute_SRC2_4_26_8),
    .I3(GND),
    .CIN(n14496_3) 
);
defparam n14497_s0.ALU_MODE=3;
  ALU n14498_s0 (
    .SUM(n14498_1_SUM),
    .COUT(n14498_3),
    .I0(_zz_execute_SRC1_0[27]),
    .I1(_zz_execute_SRC2_4_27_8),
    .I3(GND),
    .CIN(n14497_3) 
);
defparam n14498_s0.ALU_MODE=3;
  ALU n14499_s0 (
    .SUM(n14499_1_SUM),
    .COUT(n14499_3),
    .I0(_zz_execute_SRC1_0[28]),
    .I1(_zz_execute_SRC2_4_28_8),
    .I3(GND),
    .CIN(n14498_3) 
);
defparam n14499_s0.ALU_MODE=3;
  ALU n14500_s0 (
    .SUM(n14500_1_SUM),
    .COUT(n14500_3),
    .I0(_zz_execute_SRC1_29),
    .I1(_zz_execute_SRC2_4_29_8),
    .I3(GND),
    .CIN(n14499_3) 
);
defparam n14500_s0.ALU_MODE=3;
  ALU n14501_s0 (
    .SUM(n14501_1_SUM),
    .COUT(n14501_3),
    .I0(_zz_execute_SRC1_30),
    .I1(_zz_execute_SRC2_4_30_8),
    .I3(GND),
    .CIN(n14500_3) 
);
defparam n14501_s0.ALU_MODE=3;
  ALU n14502_s0 (
    .SUM(n14502_1_SUM),
    .COUT(n14502_3),
    .I0(_zz_execute_SRC1_0[31]),
    .I1(_zz_execute_SRC2_4_31_8),
    .I3(GND),
    .CIN(n14501_3) 
);
defparam n14502_s0.ALU_MODE=3;
  MUX2_LUT5 _zz_execute_SRC2_4_4_s5 (
    .O(_zz_execute_SRC2_4_0[4]),
    .I0(_zz_execute_SRC2_4_4_6),
    .I1(_zz_execute_SRC2_4_4_7),
    .S0(decode_to_execute_SRC2_CTRL[1]) 
);
  MUX2_LUT5 _zz_execute_SRC2_4_3_s5 (
    .O(_zz_execute_SRC2_4_0[3]),
    .I0(_zz_execute_SRC2_4_3_6),
    .I1(_zz_execute_SRC2_4_3_7),
    .S0(decode_to_execute_SRC2_CTRL[1]) 
);
  MUX2_LUT5 _zz_execute_SRC2_4_2_s5 (
    .O(_zz_execute_SRC2_4_0[2]),
    .I0(_zz_execute_SRC2_4_2_6),
    .I1(_zz_execute_SRC2_4_2_7),
    .S0(decode_to_execute_SRC2_CTRL[1]) 
);
  MUX2_LUT5 n18879_s4 (
    .O(n18879_6),
    .I0(n18879_8),
    .I1(n18807_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18880_s4 (
    .O(n18880_6),
    .I0(n18880_8),
    .I1(n18808_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18881_s4 (
    .O(n18881_6),
    .I0(n18881_8),
    .I1(n18809_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18882_s4 (
    .O(n18882_6),
    .I0(n18882_8),
    .I1(n18810_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18883_s4 (
    .O(n18883_6),
    .I0(n18883_8),
    .I1(n18811_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18884_s4 (
    .O(n18884_6),
    .I0(n18884_8),
    .I1(n18812_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18885_s4 (
    .O(n18885_6),
    .I0(n18885_8),
    .I1(n18813_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18886_s4 (
    .O(n18886_6),
    .I0(n18886_8),
    .I1(n18814_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18887_s4 (
    .O(n18887_6),
    .I0(n18887_8),
    .I1(n18815_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18888_s4 (
    .O(n18888_6),
    .I0(n18888_8),
    .I1(n18816_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18889_s4 (
    .O(n18889_6),
    .I0(n18889_8),
    .I1(n18817_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18890_s4 (
    .O(n18890_6),
    .I0(n18890_8),
    .I1(n18818_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18891_s4 (
    .O(n18891_6),
    .I0(n18891_8),
    .I1(n18819_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18892_s4 (
    .O(n18892_6),
    .I0(n18892_8),
    .I1(n18820_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18893_s4 (
    .O(n18893_6),
    .I0(n18893_8),
    .I1(n18821_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18894_s4 (
    .O(n18894_6),
    .I0(n18894_8),
    .I1(n18822_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18895_s4 (
    .O(n18895_6),
    .I0(n18895_8),
    .I1(n18823_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18896_s4 (
    .O(n18896_6),
    .I0(n18896_8),
    .I1(n18824_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18897_s4 (
    .O(n18897_6),
    .I0(n18897_8),
    .I1(n18825_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18898_s4 (
    .O(n18898_6),
    .I0(n18898_8),
    .I1(n18826_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18899_s4 (
    .O(n18899_6),
    .I0(n18899_8),
    .I1(n18827_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18900_s4 (
    .O(n18900_6),
    .I0(n18900_8),
    .I1(n18828_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18901_s4 (
    .O(n18901_6),
    .I0(n18901_8),
    .I1(n18829_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18902_s4 (
    .O(n18902_6),
    .I0(n18902_8),
    .I1(n18830_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18903_s4 (
    .O(n18903_6),
    .I0(n18903_8),
    .I1(n18831_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18904_s4 (
    .O(n18904_6),
    .I0(n18904_8),
    .I1(n18832_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18905_s4 (
    .O(n18905_6),
    .I0(n18905_8),
    .I1(n18833_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18906_s4 (
    .O(n18906_6),
    .I0(n18906_8),
    .I1(n18834_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18907_s4 (
    .O(n18907_6),
    .I0(n18907_8),
    .I1(n18835_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18908_s4 (
    .O(n18908_6),
    .I0(n18908_8),
    .I1(n18836_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18909_s4 (
    .O(n18909_6),
    .I0(n18909_8),
    .I1(n18837_4),
    .S0(n18909_11) 
);
  INV externalInterruptArray_regNext_1_s3 (
    .O(externalInterruptArray_regNext_1_7),
    .I(main_basesoc_timer_zero_pending) 
);
  INV n20108_s2 (
    .O(n20108_5),
    .I(IBusCachedPlugin_cache_io_cpu_decode_data[12]) 
);
  InstructionCache IBusCachedPlugin_cache (
    .main_clkout0(main_clkout0),
    .iBus_cmd_ready(iBus_cmd_ready),
    .n29443_5(n29443_5),
    .IBusCachedPlugin_iBusRsp_stages_2_input_ready(IBusCachedPlugin_iBusRsp_stages_2_input_ready),
    ._zz_iBus_rsp_valid(_zz_iBus_rsp_valid),
    ._zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1),
    .n18009_7(n18009_7),
    .n24524_4(n24524_4),
    ._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .when_IBusCachedPlugin_l256_11(when_IBusCachedPlugin_l256_11),
    .IBusCachedPlugin_fetchPc_pc(IBusCachedPlugin_fetchPc_pc[11:2]),
    .iBusWishbone_DAT_MISO_regNext(iBusWishbone_DAT_MISO_regNext[31:0]),
    .IBusCachedPlugin_fetchPc_pcReg(IBusCachedPlugin_fetchPc_pcReg[31:12]),
    ._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31:5]),
    .lineLoader_cmdSent(lineLoader_cmdSent),
    ._zz_when_InstructionCache_l342(_zz_when_InstructionCache_l342),
    .decodeStage_hit_valid(decodeStage_hit_valid),
    .lineLoader_write_tag_0_valid_5(lineLoader_write_tag_0_valid_5),
    .lineLoader_flushPending_9(lineLoader_flushPending_9),
    .lineLoader_valid(lineLoader_valid),
    .lineLoader_flushPending(lineLoader_flushPending),
    .lineLoader_address(lineLoader_address[31:5]),
    .IBusCachedPlugin_cache_io_cpu_decode_data(IBusCachedPlugin_cache_io_cpu_decode_data[31:0]),
    .lineLoader_flushCounter(lineLoader_flushCounter[7]),
    .IBusCachedPlugin_cache_io_cpu_fetch_data(IBusCachedPlugin_cache_io_cpu_fetch_data[24:15])
);
  DataCache dataCache_1 (
    .main_clkout0(main_clkout0),
    .n19216_6(n19216_6),
    .execute_to_memory_MEMORY_WR(execute_to_memory_MEMORY_WR),
    .memory_to_writeBack_INSTRUCTION_29_10(memory_to_writeBack_INSTRUCTION_29_10),
    .n29443_5(n29443_5),
    .execute_arbitration_isValid(execute_arbitration_isValid),
    .decode_to_execute_MEMORY_ENABLE(decode_to_execute_MEMORY_ENABLE),
    .toplevel_dataCache_1_io_mem_cmd_rValidN(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .n18009_7(n18009_7),
    .toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    ._zz_execute_SRC1_0_10(_zz_execute_SRC1_0_10),
    .decode_to_execute_SRC2_FORCE_ZERO(decode_to_execute_SRC2_FORCE_ZERO),
    ._zz_dBus_rsp_valid(_zz_dBus_rsp_valid),
    .decode_to_execute_MEMORY_MANAGMENT(decode_to_execute_MEMORY_MANAGMENT),
    ._zz_execute_SRC1_1_9(_zz_execute_SRC1_1_9),
    .writeBack_arbitration_isValid(writeBack_arbitration_isValid),
    .memory_to_writeBack_MEMORY_ENABLE(memory_to_writeBack_MEMORY_ENABLE),
    .execute_to_memory_MEMORY_ENABLE(execute_to_memory_MEMORY_ENABLE),
    .memory_arbitration_isValid(memory_arbitration_isValid),
    .execute_to_memory_INSTRUCTION(execute_to_memory_INSTRUCTION[13:12]),
    .execute_to_memory_REGFILE_WRITE_DATA(execute_to_memory_REGFILE_WRITE_DATA[31:0]),
    .execute_SrcPlugin_addSub(execute_SrcPlugin_addSub[11:2]),
    .execute_RS1(execute_RS1[11:5]),
    .decode_to_execute_INSTRUCTION_12(decode_to_execute_INSTRUCTION[12]),
    .decode_to_execute_INSTRUCTION_13(decode_to_execute_INSTRUCTION[13]),
    .decode_to_execute_INSTRUCTION_15(decode_to_execute_INSTRUCTION[15]),
    .decode_to_execute_INSTRUCTION_16(decode_to_execute_INSTRUCTION[16]),
    .decode_to_execute_INSTRUCTION_17(decode_to_execute_INSTRUCTION[17]),
    .decode_to_execute_INSTRUCTION_18(decode_to_execute_INSTRUCTION[18]),
    .decode_to_execute_INSTRUCTION_19(decode_to_execute_INSTRUCTION[19]),
    ._zz_execute_SrcPlugin_addSub(_zz_execute_SrcPlugin_addSub[1:0]),
    .dBusWishbone_DAT_MISO_regNext(dBusWishbone_DAT_MISO_regNext[31:0]),
    .dataCache_1_io_mem_cmd_payload_data(dataCache_1_io_mem_cmd_payload_data[31:0]),
    .stageB_request_wr(stageB_request_wr),
    .stageB_unaligned(stageB_unaligned),
    .dataCache_1_io_cpu_execute_refilling(dataCache_1_io_cpu_execute_refilling),
    .stageB_flusher_waitDone(stageB_flusher_waitDone),
    .n1546_5(n1546_5),
    .io_mem_cmd_payload_address_4_5(io_mem_cmd_payload_address_4_5),
    .n4_6(n4_6),
    .n1248_6(n1248_6),
    .stage0_mask_3_3(stage0_mask_3_3),
    .io_mem_cmd_payload_size_2_6(io_mem_cmd_payload_size_2_6),
    .dataCache_1_io_mem_cmd_valid(dataCache_1_io_mem_cmd_valid),
    .io_mem_cmd_payload_size_2_8(io_mem_cmd_payload_size_2_8),
    .stageB_request_size(stageB_request_size[1:0]),
    .dataCache_1_io_mem_cmd_payload_address(dataCache_1_io_mem_cmd_payload_address[31:5]),
    .stageB_mmuRsp_physicalAddress(stageB_mmuRsp_physicalAddress[4:2]),
    .stageB_waysHitsBeforeInvalidate(stageB_waysHitsBeforeInvalidate[0]),
    .dataCache_1_io_mem_cmd_payload_mask(dataCache_1_io_mem_cmd_payload_mask[3:0]),
    .stageB_flusher_counter(stageB_flusher_counter[7]),
    .stageB_dataReadRsp_0(stageB_dataReadRsp_0[31:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* VexRiscv */
module sipeed_tang_mega_138k_pro (
  clk50_d,
  serial_rx_d,
  joypad_in_data_d,
  joypad2_in_data_d,
  rst_d,
  spisdcard_miso_d,
  n2_67,
  sdram_clock_d,
  sdram_cs_n_d,
  sdram_ras_n_d,
  sdram_cas_n_d,
  sdram_we_n_d,
  lcd_clk_d,
  lcd_de_d,
  lcd_hsync_n_d,
  lcd_vsync_n_d,
  serial_tx_d,
  spisdcard_cs_n_d,
  spisdcard_mosi_d,
  joypad_out_load_d,
  joypad_out_clk_d,
  joypad2_out_load_d,
  joypad2_out_clk_d,
  gpio_stop,
  spisdcard_clk_d,
  led_n5_d,
  led_n4_d,
  led_n3_d,
  led_n2_d,
  led_n1_d,
  led_n0_d,
  n14757_38,
  _zz_execute_SRC1_1_9,
  sdram_a_d,
  sdram_ba_d,
  sdram_dm_d,
  lcd_r_d,
  lcd_g_d,
  lcd_b_d,
  _zz_execute_SRC1_2,
  _zz_execute_SRC1_29,
  _zz_execute_SRC1_30,
  _zz_execute_SRC2_4,
  atkms7620_scl,
  atkms7620_sda,
  sdram_dq
)
;
input clk50_d;
input serial_rx_d;
input joypad_in_data_d;
input joypad2_in_data_d;
input rst_d;
input spisdcard_miso_d;
input n2_67;
output sdram_clock_d;
output sdram_cs_n_d;
output sdram_ras_n_d;
output sdram_cas_n_d;
output sdram_we_n_d;
output lcd_clk_d;
output lcd_de_d;
output lcd_hsync_n_d;
output lcd_vsync_n_d;
output serial_tx_d;
output spisdcard_cs_n_d;
output spisdcard_mosi_d;
output joypad_out_load_d;
output joypad_out_clk_d;
output joypad2_out_load_d;
output joypad2_out_clk_d;
output gpio_stop;
output spisdcard_clk_d;
output led_n5_d;
output led_n4_d;
output led_n3_d;
output led_n2_d;
output led_n1_d;
output led_n0_d;
output n14757_38;
output _zz_execute_SRC1_1_9;
output [12:0] sdram_a_d;
output [1:0] sdram_ba_d;
output [1:0] sdram_dm_d;
output [5:0] lcd_r_d;
output [5:0] lcd_g_d;
output [5:0] lcd_b_d;
output _zz_execute_SRC1_2;
output _zz_execute_SRC1_29;
output _zz_execute_SRC1_30;
output [0:0] _zz_execute_SRC2_4;
inout atkms7620_scl;
inout atkms7620_sda;
inout [15:0] sdram_dq;
wire builder_gw5asdrtristateimpl0__i;
wire builder_gw5asdrtristateimpl1__i;
wire builder_gw5asdrtristateimpl2__i;
wire builder_gw5asdrtristateimpl3__i;
wire builder_gw5asdrtristateimpl4__i;
wire builder_gw5asdrtristateimpl5__i;
wire builder_gw5asdrtristateimpl6__i;
wire builder_gw5asdrtristateimpl7__i;
wire builder_gw5asdrtristateimpl8__i;
wire builder_gw5asdrtristateimpl9__i;
wire builder_gw5asdrtristateimpl10__i;
wire builder_gw5asdrtristateimpl11__i;
wire builder_gw5asdrtristateimpl12__i;
wire builder_gw5asdrtristateimpl13__i;
wire builder_gw5asdrtristateimpl14__i;
wire builder_gw5asdrtristateimpl15__i;
wire builder_expr;
wire main_sda1;
wire main_wb_sdram_dat_r_31_8;
wire main_wb_sdram_dat_r_30_8;
wire main_wb_sdram_dat_r_29_8;
wire main_wb_sdram_dat_r_28_8;
wire main_wb_sdram_dat_r_27_8;
wire main_wb_sdram_dat_r_26_8;
wire main_wb_sdram_dat_r_25_8;
wire main_wb_sdram_dat_r_24_8;
wire main_wb_sdram_dat_r_23_8;
wire main_wb_sdram_dat_r_22_8;
wire main_wb_sdram_dat_r_21_8;
wire main_wb_sdram_dat_r_20_8;
wire main_wb_sdram_dat_r_19_8;
wire main_wb_sdram_dat_r_18_8;
wire main_wb_sdram_dat_r_17_8;
wire main_wb_sdram_dat_r_16_8;
wire main_wb_sdram_dat_r_15_8;
wire main_wb_sdram_dat_r_14_8;
wire main_wb_sdram_dat_r_13_8;
wire main_wb_sdram_dat_r_12_8;
wire main_wb_sdram_dat_r_11_8;
wire main_wb_sdram_dat_r_10_8;
wire main_wb_sdram_dat_r_9_8;
wire main_wb_sdram_dat_r_8_8;
wire main_wb_sdram_dat_r_7_8;
wire main_wb_sdram_dat_r_6_8;
wire main_wb_sdram_dat_r_5_8;
wire main_wb_sdram_dat_r_4_8;
wire main_wb_sdram_dat_r_3_8;
wire main_wb_sdram_dat_r_2_8;
wire main_wb_sdram_dat_r_1_8;
wire main_wb_sdram_dat_r_0_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_31_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_30_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_29_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_28_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_27_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_26_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_25_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_24_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_23_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_22_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_21_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_20_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_19_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_18_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_17_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_16_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_15_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_14_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_13_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_12_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_11_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_10_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_9_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_8_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_7_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_6_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_5_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_4_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_3_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_2_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_1_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_0_8;
wire main_sdram_master_p0_address_12_2;
wire main_sdram_master_p0_address_11_2;
wire main_sdram_master_p0_address_10_2;
wire main_sdram_master_p0_address_9_2;
wire main_sdram_master_p0_address_8_2;
wire main_sdram_master_p0_address_7_2;
wire main_sdram_master_p0_address_6_2;
wire main_sdram_master_p0_address_5_2;
wire main_sdram_master_p0_address_4_2;
wire main_sdram_master_p0_address_3_2;
wire main_sdram_master_p0_address_2_2;
wire main_sdram_master_p0_address_1_2;
wire main_sdram_master_p0_address_0_2;
wire main_sdram_master_p0_bank_1_2;
wire main_sdram_master_p0_bank_0_2;
wire main_sdram_master_p1_address_12_2;
wire main_sdram_master_p1_address_11_2;
wire main_sdram_master_p1_address_10_2;
wire main_sdram_master_p1_address_9_2;
wire main_sdram_master_p1_address_8_2;
wire main_sdram_master_p1_address_7_2;
wire main_sdram_master_p1_address_6_2;
wire main_sdram_master_p1_address_5_2;
wire main_sdram_master_p1_address_4_2;
wire main_sdram_master_p1_address_3_2;
wire main_sdram_master_p1_address_2_2;
wire main_sdram_master_p1_address_1_2;
wire main_sdram_master_p1_address_0_2;
wire main_sdram_master_p1_bank_1_2;
wire main_sdram_master_p1_bank_0_2;
wire builder_sync_f_self_30;
wire builder_sync_f_self_31;
wire builder_sync_f_self_32;
wire builder_sync_f_self_33;
wire main_basesoc_reset;
wire main_reset;
wire main_sdram_bankmachine1_row_col_n_addr_sel;
wire main_sdram_bankmachine0_row_col_n_addr_sel;
wire main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready;
wire main_basesoc_socbushandler_pipe_valid_sink_ready;
wire main_bridge_axi2axi_lite_pipe_valid_sink_ready;
wire builder_basesoc_socbushandler_pipe_valid_sink_ready;
wire builder_axirequestcounter0_empty;
wire builder_axirequestcounter1_empty;
wire main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1;
wire main_basesoc_basesoc_last_was_read_axilitesram0_next_value2;
wire main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1;
wire main_basesoc_ram_last_was_read_axilitesram1_next_value2;
wire n7356_3;
wire main_basesoc_serial_tx_rs232phytx_next_value1;
wire n7552_3;
wire n7553_3;
wire main_basesoc_uart_tx_fifo_syncfifo_re;
wire main_basesoc_uart_tx_fifo_syncfifo_writable;
wire main_basesoc_uart_rx_fifo_syncfifo_re;
wire main_basesoc_uart_rx_fifo_wrport_we;
wire main_leds_done;
wire main_full_rate_phy_dfi_p0_cas_n;
wire main_full_rate_phy_dfi_p0_ras_n;
wire main_full_rate_phy_dfi_p0_we_n;
wire main_full_rate_phy_dfi_p0_rddata_en;
wire n7796_4;
wire main_sdram_bankmachine0_syncfifo0_readable;
wire main_sdram_bankmachine1_syncfifo1_readable;
wire main_sdram_bankmachine1_pipe_valid_sink_ready;
wire main_sdram_bankmachine2_wrport_we;
wire main_sdram_bankmachine2_syncfifo2_readable;
wire main_sdram_bankmachine2_pipe_valid_sink_ready;
wire main_sdram_bankmachine3_syncfifo3_readable;
wire main_sdram_bankmachine3_pipe_valid_sink_ready;
wire main_sdram_choose_cmd_ce;
wire main_sdram_choose_req_ce;
wire n11674_3;
wire main_vfb_dma_fifo_syncfifo_re;
wire clk_rise;
wire n14677_3;
wire builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1;
wire builder_basesoc_last_was_read_axilite2csr_next_value2;
wire builder_csr_bankarray_sel;
wire n33986_3;
wire n34041_3;
wire n20085_3;
wire n20137_3;
wire n20197_3;
wire n20249_3;
wire n20801_3;
wire n20969_3;
wire n20970_3;
wire n20971_3;
wire n20972_3;
wire n20973_3;
wire n20974_3;
wire n20975_3;
wire n20976_3;
wire n20977_3;
wire n20978_3;
wire n20979_3;
wire n20980_3;
wire n20981_3;
wire n20982_3;
wire n20983_3;
wire n20984_3;
wire n20985_3;
wire n20986_3;
wire n20987_3;
wire n20988_3;
wire n20989_3;
wire n20990_3;
wire n20991_3;
wire n20992_3;
wire n20993_3;
wire n20994_3;
wire n20995_3;
wire n20996_3;
wire n20997_3;
wire n20998_3;
wire n20999_3;
wire n21000_3;
wire n21035_3;
wire n21179_3;
wire n21184_4;
wire n21191_4;
wire n34101_3;
wire n34102_3;
wire n34103_3;
wire n34130_3;
wire n34131_3;
wire n34132_3;
wire n34159_3;
wire n34160_3;
wire n34161_3;
wire n34188_3;
wire n34189_3;
wire n34190_3;
wire n21846_3;
wire n34200_3;
wire n21855_3;
wire n34202_3;
wire n34203_4;
wire n22117_3;
wire n21882_3;
wire n21893_3;
wire n21904_3;
wire n21915_3;
wire n22654_3;
wire n34329_3;
wire n34354_3;
wire n34359_3;
wire n34360_3;
wire n34364_3;
wire n34369_3;
wire n34374_3;
wire n34376_3;
wire n34382_4;
wire n34415_3;
wire n28173_4;
wire main_sdram_bankmachine3_row_col_n_addr_sel;
wire main_sdram_bankmachine2_row_col_n_addr_sel;
wire n29969_3;
wire n30020_5;
wire n30023_5;
wire main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value_ce0;
wire main_basesoc_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value_ce0;
wire main_basesoc_socbushandler_cmd_done_axi2axilite1_next_value0;
wire main_basesoc_socbushandler_cmd_done_axi2axilite1_next_value_ce0;
wire main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value_ce0;
wire builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0;
wire builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value_ce0;
wire builder_basesoc_fullmemorywe_next_state_1_15;
wire n22149_4;
wire n22181_4;
wire n22213_4;
wire main_por_count_15_8;
wire n25572_4;
wire builder_wr_timer_count_19_6;
wire builder_rd_timer_count_19_6;
wire n24095_4;
wire n24096_4;
wire n24297_4;
wire n24429_4;
wire n24438_5;
wire n24398_4;
wire n24400_4;
wire n24401_4;
wire n24421_4;
wire n24422_4;
wire n25279_4;
wire n22862_4;
wire n22872_4;
wire n22878_4;
wire n22901_4;
wire n22981_4;
wire n23287_4;
wire n23423_4;
wire n23506_4;
wire n23650_4;
wire main_basesoc_rx_phase_31_9;
wire main_basesoc_tx_phase_2_9;
wire main_basesoc_tx_phase_5_9;
wire main_basesoc_tx_phase_7_9;
wire main_basesoc_tx_phase_9_9;
wire main_basesoc_tx_phase_10_9;
wire main_basesoc_tx_phase_11_9;
wire main_basesoc_tx_phase_12_9;
wire main_basesoc_tx_phase_13_9;
wire main_basesoc_tx_phase_14_9;
wire main_basesoc_tx_phase_15_9;
wire main_basesoc_tx_phase_17_9;
wire main_basesoc_tx_phase_18_9;
wire main_basesoc_tx_phase_20_9;
wire main_basesoc_tx_phase_23_9;
wire main_basesoc_basesoc_socbushandler_beat_offset_12_6;
wire main_basesoc_socbushandler_beat_offset_12_6;
wire main_bridge_axi2axi_lite_beat_offset_12_6;
wire builder_basesoc_socbushandler_beat_offset_12_6;
wire builder_rr_write_grant_6;
wire builder_wr_lock_counter_7_8;
wire builder_rd_lock_counter_7_8;
wire builder_axirequestcounter0_counter_7_8;
wire builder_axirequestcounter1_counter_7_8;
wire main_basesoc_uart_tx_pending_8;
wire main_basesoc_uart_tx_fifo_readable_8;
wire main_basesoc_uart_tx_fifo_level0_4_8;
wire main_basesoc_uart_rx_fifo_readable_8;
wire main_basesoc_uart_rx_fifo_level0_4_8;
wire main_vfb_dma_fifo_readable_8;
wire spisdcard_clk_5;
wire builder_basesoc_refresher_next_state_0_14;
wire n22787_9;
wire n22788_9;
wire n22950_10;
wire n22952_10;
wire n22954_10;
wire n22956_12;
wire n22958_12;
wire n22960_12;
wire n22962_12;
wire n22964_12;
wire n22966_14;
wire n22968_14;
wire n22970_14;
wire n22972_14;
wire n22974_15;
wire n22976_15;
wire n22978_17;
wire n22980_17;
wire n23098_9;
wire n23100_9;
wire n23102_9;
wire n23104_9;
wire n23106_9;
wire n23108_9;
wire n23110_9;
wire n23112_9;
wire n23114_11;
wire n23116_11;
wire n23118_11;
wire n23120_11;
wire n23122_11;
wire n23124_11;
wire n23127_13;
wire n23225_9;
wire n23227_9;
wire n23229_9;
wire n23231_9;
wire n23233_9;
wire n23235_9;
wire n23237_9;
wire n23239_9;
wire n23241_9;
wire n23243_9;
wire n23245_9;
wire n23247_9;
wire n23249_9;
wire n23251_9;
wire n23253_9;
wire n23255_9;
wire n23257_9;
wire n23259_9;
wire n23261_9;
wire n23263_9;
wire n23265_9;
wire n23267_9;
wire n23269_9;
wire n23271_9;
wire n23273_9;
wire n23275_9;
wire n23277_9;
wire n23279_9;
wire n23281_9;
wire n23283_9;
wire n23285_9;
wire n23286_14;
wire n23415_10;
wire n23416_16;
wire n23462_9;
wire n23464_9;
wire n23466_9;
wire n23468_9;
wire n23470_9;
wire n23472_9;
wire n23474_9;
wire n23476_9;
wire n23478_9;
wire n23480_9;
wire n23482_9;
wire n23484_9;
wire n23486_9;
wire n23488_9;
wire n23490_9;
wire n23492_9;
wire n23494_9;
wire n23496_9;
wire n23498_9;
wire n23500_9;
wire n23502_9;
wire n23504_9;
wire n23505_13;
wire n23628_14;
wire n23630_14;
wire n23632_14;
wire n23634_14;
wire n23636_14;
wire n23638_14;
wire n23640_14;
wire n23642_14;
wire n23644_14;
wire n23646_14;
wire n23648_14;
wire n23649_15;
wire builder_basesoc_axilitesram0_next_state_2_15;
wire builder_basesoc_axilitesram1_next_state_2_15;
wire builder_basesoc_axilite2csr_next_state_2_15;
wire n23126_13;
wire n22728_10;
wire n22730_10;
wire n22732_10;
wire n22734_10;
wire n22736_10;
wire n22738_10;
wire n22740_10;
wire n22742_10;
wire n22744_10;
wire n22746_10;
wire n22748_10;
wire n22750_10;
wire n22752_10;
wire n22754_10;
wire n22756_10;
wire n22758_10;
wire n22760_10;
wire n22762_10;
wire n22764_10;
wire n22766_10;
wire n22768_10;
wire n22770_10;
wire n22772_10;
wire n22774_10;
wire n22776_10;
wire n22778_10;
wire n22780_10;
wire n22782_10;
wire n22784_10;
wire n22786_10;
wire n22860_10;
wire n22870_10;
wire n22886_10;
wire n23444_12;
wire n23446_12;
wire n23448_12;
wire n23450_12;
wire n23452_12;
wire n23454_12;
wire n23456_12;
wire n23458_12;
wire n23460_12;
wire n14486_7;
wire n14485_5;
wire n14496_7;
wire n14495_5;
wire n22295_7;
wire n22294_7;
wire n22293_7;
wire n22292_7;
wire n22291_7;
wire n22290_7;
wire n22289_7;
wire n22288_7;
wire n22286_7;
wire n22285_7;
wire n22284_7;
wire n22283_5;
wire n20671_8;
wire n20668_8;
wire n20666_8;
wire n20658_8;
wire n20655_8;
wire n20653_8;
wire n20652_8;
wire n20650_8;
wire n20649_8;
wire n20647_8;
wire n20646_8;
wire n20645_8;
wire n20644_8;
wire n20643_8;
wire n20748_8;
wire n20745_8;
wire n20743_8;
wire n20735_8;
wire n20732_8;
wire n20727_8;
wire n20726_8;
wire n20724_8;
wire n20723_8;
wire n20722_8;
wire n20721_8;
wire n22611_5;
wire n19948_6;
wire n19947_6;
wire n19946_6;
wire n19945_6;
wire n19944_6;
wire n19943_6;
wire n19942_6;
wire n19941_6;
wire n19940_6;
wire n19939_6;
wire n19938_6;
wire n19937_6;
wire n19681_6;
wire n19680_6;
wire n19679_6;
wire n19678_6;
wire n19677_6;
wire n19676_6;
wire n19675_6;
wire n19674_6;
wire n19673_6;
wire n19672_6;
wire n19671_6;
wire n19670_6;
wire n19447_6;
wire n19446_6;
wire n19445_6;
wire n19444_6;
wire n19443_6;
wire n19442_6;
wire n19441_6;
wire n19440_6;
wire n19439_6;
wire n19438_6;
wire n19437_6;
wire n19436_6;
wire n19213_6;
wire n19212_6;
wire n19211_6;
wire n19210_6;
wire n19209_6;
wire n19208_6;
wire n19207_6;
wire n19206_6;
wire n19205_6;
wire n19204_6;
wire n19203_6;
wire n19202_6;
wire builder_sync_rhs_self1_0_10;
wire builder_sync_rhs_self1_1_10;
wire builder_sync_rhs_self1_2_10;
wire builder_sync_rhs_self1_3_10;
wire builder_sync_rhs_self1_4_10;
wire builder_sync_rhs_self1_5_10;
wire builder_sync_rhs_self1_6_10;
wire builder_sync_rhs_self1_7_10;
wire builder_sync_rhs_self1_8_10;
wire builder_sync_rhs_self1_9_10;
wire builder_sync_rhs_self1_11_10;
wire builder_sync_rhs_self1_12_10;
wire builder_sync_rhs_self0_0_10;
wire builder_sync_rhs_self0_1_11;
wire main_tag_port_we_10;
wire n21972_5;
wire n21960_5;
wire miso_latch;
wire main_tag_di_dirty;
wire builder_basesoc_socbushandler_ax_burst_valid;
wire builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1;
wire main_bridge_axi2axi_lite_ax_burst_valid;
wire main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1;
wire main_basesoc_socbushandler_ax_burst_valid;
wire main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value1;
wire main_basesoc_basesoc_socbushandler_ax_burst_valid;
wire main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1;
wire main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value_ce1;
wire main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1;
wire main_basesoc_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value_ce1;
wire main_basesoc_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value1;
wire builder_comb_rhs_self62;
wire builder_comb_rhs_self59;
wire builder_comb_rhs_self56;
wire builder_comb_rhs_self53;
wire builder_basesoc_axiliteinterface_w_payload_data_0_21;
wire builder_basesoc_axiliteinterface_w_payload_data_1_23;
wire builder_basesoc_axiliteinterface_w_payload_data_2_19;
wire builder_basesoc_axiliteinterface_w_payload_data_3_19;
wire builder_basesoc_axiliteinterface_w_payload_data_4_19;
wire builder_basesoc_axiliteinterface_w_payload_data_5_19;
wire builder_basesoc_axiliteinterface_w_payload_data_6_19;
wire builder_basesoc_axiliteinterface_w_payload_data_7_20;
wire builder_basesoc_axiliteinterface_w_payload_data_8_18;
wire builder_basesoc_axiliteinterface_w_payload_data_9_18;
wire builder_basesoc_axiliteinterface_w_payload_data_10_18;
wire builder_basesoc_axiliteinterface_w_payload_data_11_18;
wire builder_basesoc_axiliteinterface_w_payload_data_12_20;
wire builder_basesoc_axiliteinterface_w_payload_data_13_16;
wire builder_basesoc_axiliteinterface_w_payload_data_14_16;
wire builder_basesoc_axiliteinterface_w_payload_data_15_18;
wire n21830_6;
wire n21829_6;
wire n21818_6;
wire n21811_5;
wire n21802_6;
wire n21801_6;
wire n21790_6;
wire n21783_5;
wire n19955_6;
wire n19952_6;
wire n19951_6;
wire n19950_6;
wire n19949_6;
wire n19688_6;
wire n19685_6;
wire n19684_6;
wire n19683_6;
wire n19682_6;
wire n19454_6;
wire n19451_6;
wire n19450_6;
wire n19449_6;
wire n19448_6;
wire n19220_6;
wire n19217_6;
wire n19216_6;
wire n19215_6;
wire n19214_6;
wire builder_csr_bankarray_csrbank10_dma_loop0_re;
wire builder_csr_bankarray_csrbank9_ev_enable0_re;
wire builder_csr_bankarray_csrbank9_ev_pending_re;
wire builder_csr_bankarray_csrbank8_ev_enable0_re;
wire builder_csr_bankarray_csrbank8_ev_pending_re;
wire builder_csr_bankarray_csrbank7_clk_divider0_re;
wire builder_csr_bankarray_csrbank7_loopback0_re;
wire builder_csr_bankarray_csrbank7_cs0_re;
wire builder_csr_bankarray_csrbank6_dfii_pi1_baddress0_re;
wire builder_csr_bankarray_csrbank6_dfii_pi1_command0_re;
wire builder_csr_bankarray_csrbank6_dfii_pi0_wrdata0_re;
wire builder_csr_bankarray_csrbank6_dfii_pi0_baddress0_re;
wire builder_csr_bankarray_csrbank5_out0_re;
wire builder_csr_bankarray_csrbank4_w0_re;
wire builder_csr_bankarray_csrbank3_out0_re;
wire builder_csr_bankarray_csrbank2_out0_re;
wire builder_csr_bankarray_csrbank1_out0_re;
wire builder_csr_bankarray_csrbank0_reset0_re;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0;
wire main_vfb_source_payload_de;
wire main_vfb_first_resetinserter_next_value;
wire main_vfb_dma_source_source_last;
wire main_vtg_source_payload_vsync_clockdomainsrenamer_next_value_ce7;
wire main_vtg_source_payload_vsync_clockdomainsrenamer_next_value7;
wire main_vtg_vactive_clockdomainsrenamer_next_value1;
wire main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6;
wire main_vtg_hactive_clockdomainsrenamer_next_value0;
wire n7418_5;
wire n7351_5;
wire main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value_ce0;
wire main_bridge_ar_ready;
wire n18780_6;
wire n21773_6;
wire n21772_6;
wire n21757_6;
wire n21756_6;
wire n21755_6;
wire n22639_5;
wire n21714_5;
wire n21581_5;
wire n21315_5;
wire n21824_5;
wire n21823_5;
wire n21817_5;
wire n21812_5;
wire n21796_5;
wire n21795_5;
wire n21789_5;
wire n21784_5;
wire main_vtg_vactive_clockdomainsrenamer_next_value_ce1;
wire main_vtg_hactive_clockdomainsrenamer_next_value_ce0;
wire builder_wishbone2axi0_next_state_1_17;
wire builder_wishbone2axi1_next_state_1_16;
wire builder_axi2axilite0_next_state_1_14;
wire builder_axi2axilite1_next_state_1_14;
wire builder_axi2axilite_next_state_1_14;
wire builder_axi2axilite2_next_state_1_14;
wire builder_basesoc_bankmachine0_next_state_1_22;
wire builder_basesoc_bankmachine1_next_state_1_22;
wire builder_basesoc_bankmachine2_next_state_1_22;
wire builder_basesoc_bankmachine3_next_state_1_22;
wire main_vfb_dma_res_fifo_consume_0_19;
wire main_vfb_dma_res_fifo_consume_2_17;
wire main_vfb_dma_res_fifo_consume_3_17;
wire main_vfb_dma_res_fifo_consume_5_17;
wire main_vfb_dma_res_fifo_consume_6_17;
wire main_vfb_dma_res_fifo_consume_8_17;
wire main_vfb_dma_res_fifo_consume_9_17;
wire main_vfb_dma_res_fifo_consume_10_17;
wire main_vfb_dma_res_fifo_consume_11_17;
wire main_vfb_dma_res_fifo_consume_13_17;
wire n20747_10;
wire n20746_10;
wire n20744_10;
wire n20742_10;
wire n20741_10;
wire n20740_10;
wire n20739_10;
wire n20738_10;
wire n20737_10;
wire n20736_10;
wire n20733_10;
wire n20731_10;
wire n20728_10;
wire n20643_10;
wire n20720_8;
wire main_full_rate_phy_dfi_p0_cs_n;
wire builder_wishbone2axi0_next_state_1_19;
wire builder_wishbone2axi0_state_1_8;
wire builder_wishbone2axi1_next_state_1_18;
wire builder_wishbone2axi1_state_1_8;
wire builder_basesoc_fullmemorywe_state_1_8;
wire n21278_4;
wire n21411_4;
wire n21544_4;
wire n21677_4;
wire n20809_4;
wire n20808_4;
wire n20807_4;
wire n20818_4;
wire n20817_4;
wire n20816_4;
wire n20859_4;
wire n20858_4;
wire n20857_4;
wire n20868_4;
wire n20867_4;
wire n20866_4;
wire n21245_4;
wire n21244_4;
wire n21251_4;
wire n21378_4;
wire n21377_4;
wire n21384_4;
wire n21511_4;
wire n21510_4;
wire n21517_4;
wire n21644_4;
wire n21643_4;
wire n21650_4;
wire main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_4;
wire main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_5;
wire main_basesoc_socbushandler_pipe_valid_sink_ready_4;
wire main_basesoc_socbushandler_pipe_valid_sink_ready_5;
wire main_bridge_axi2axi_lite_pipe_valid_sink_ready_4;
wire main_bridge_axi2axi_lite_pipe_valid_sink_ready_5;
wire builder_basesoc_socbushandler_pipe_valid_sink_ready_4;
wire builder_basesoc_socbushandler_pipe_valid_sink_ready_5;
wire builder_slave_sel_dec0_0_4;
wire builder_slave_sel_dec0_0_5;
wire builder_slave_sel_dec0_0_6;
wire builder_slave_sel_dec0_0_7;
wire builder_slave_sel_dec0_1_5;
wire builder_slave_sel_dec0_1_7;
wire builder_slave_sel_dec0_2_5;
wire builder_slave_sel_dec0_2_6;
wire builder_slave_sel_dec0_2_7;
wire builder_slave_sel_dec0_3_6;
wire builder_slave_sel_dec0_3_7;
wire builder_slave_sel_dec1_0_5;
wire builder_slave_sel_dec1_0_6;
wire builder_slave_sel_dec1_0_7;
wire builder_slave_sel_dec1_1_5;
wire builder_slave_sel_dec1_1_6;
wire builder_slave_sel_dec1_2_5;
wire builder_slave_sel_dec1_2_6;
wire builder_slave_sel_dec1_2_7;
wire builder_slave_sel_dec1_3_6;
wire builder_slave_sel_dec1_3_7;
wire builder_axirequestcounter0_empty_4;
wire builder_axirequestcounter0_empty_5;
wire builder_axirequestcounter1_empty_4;
wire builder_axirequestcounter1_empty_5;
wire n6498_4;
wire n6498_5;
wire n6778_4;
wire main_basesoc_ram_we_0_4;
wire main_basesoc_ram_we_0_5;
wire main_basesoc_ram_we_1_4;
wire main_basesoc_ram_we_2_4;
wire main_basesoc_ram_we_3_4;
wire n7365_4;
wire n7440_4;
wire main_basesoc_uart_tx_fifo_syncfifo_re_4;
wire main_basesoc_uart_tx_fifo_wrport_we_5;
wire main_basesoc_uart_rx_fifo_syncfifo_re_4;
wire main_basesoc_uart_rx_fifo_syncfifo_re_5;
wire main_basesoc_timer_zero_trigger_4;
wire main_leds_done_4;
wire main_leds_done_5;
wire main_full_rate_phy_dfi_p0_cas_n_4;
wire main_full_rate_phy_dfi_p0_ras_n_4;
wire main_full_rate_phy_dfi_p0_ras_n_5;
wire main_full_rate_phy_dfi_p0_we_n_4;
wire main_full_rate_phy_dfi_p0_we_n_5;
wire main_full_rate_phy_dfi_p0_wrdata_15_4;
wire main_full_rate_phy_dfi_p0_wrdata_14_4;
wire main_full_rate_phy_dfi_p0_wrdata_13_4;
wire main_full_rate_phy_dfi_p0_wrdata_12_4;
wire main_full_rate_phy_dfi_p0_wrdata_11_4;
wire main_full_rate_phy_dfi_p0_wrdata_10_4;
wire main_full_rate_phy_dfi_p0_wrdata_9_4;
wire main_full_rate_phy_dfi_p0_wrdata_8_4;
wire main_full_rate_phy_dfi_p0_wrdata_7_4;
wire main_full_rate_phy_dfi_p0_wrdata_6_4;
wire main_full_rate_phy_dfi_p0_wrdata_5_4;
wire main_full_rate_phy_dfi_p0_wrdata_4_4;
wire main_full_rate_phy_dfi_p0_wrdata_3_4;
wire main_full_rate_phy_dfi_p0_wrdata_2_4;
wire main_full_rate_phy_dfi_p0_wrdata_1_4;
wire main_full_rate_phy_dfi_p0_wrdata_0_4;
wire main_full_rate_phy_dfi_p0_rddata_en_4;
wire n7796_5;
wire main_sdram_bankmachine0_wrport_we_4;
wire main_sdram_bankmachine0_wrport_we_6;
wire main_sdram_bankmachine0_pipe_valid_sink_ready_6;
wire main_sdram_bankmachine1_wrport_we_4;
wire main_sdram_bankmachine1_wrport_we_5;
wire main_sdram_bankmachine2_wrport_we_4;
wire main_sdram_bankmachine2_wrport_we_5;
wire main_sdram_bankmachine2_wrport_we_6;
wire main_sdram_bankmachine3_wrport_we_4;
wire main_sdram_bankmachine3_wrport_we_5;
wire main_sdram_choose_cmd_ce_4;
wire main_sdram_choose_cmd_ce_6;
wire main_sdram_choose_req_ce_4;
wire main_data_port_dat_w_127_5;
wire main_data_port_dat_w_126_4;
wire main_data_port_dat_w_125_4;
wire main_data_port_dat_w_124_4;
wire main_data_port_dat_w_123_4;
wire main_data_port_dat_w_122_4;
wire main_data_port_dat_w_121_4;
wire main_data_port_dat_w_120_4;
wire main_data_port_dat_w_119_4;
wire main_data_port_dat_w_118_4;
wire main_data_port_dat_w_117_4;
wire main_data_port_dat_w_116_4;
wire main_data_port_dat_w_115_4;
wire main_data_port_dat_w_114_4;
wire main_data_port_dat_w_113_4;
wire main_data_port_dat_w_112_4;
wire main_data_port_dat_w_111_4;
wire main_data_port_dat_w_110_4;
wire main_data_port_dat_w_109_4;
wire main_data_port_dat_w_108_4;
wire main_data_port_dat_w_107_4;
wire main_data_port_dat_w_106_4;
wire main_data_port_dat_w_105_4;
wire main_data_port_dat_w_104_4;
wire main_data_port_dat_w_103_4;
wire main_data_port_dat_w_102_4;
wire main_data_port_dat_w_101_4;
wire main_data_port_dat_w_100_4;
wire main_data_port_dat_w_99_4;
wire main_data_port_dat_w_98_4;
wire main_data_port_dat_w_97_4;
wire main_data_port_dat_w_96_4;
wire n11674_4;
wire main_vfb_dma_res_fifo_wrport_we_4;
wire main_vfb_dma_fifo_syncfifo_re_4;
wire main_vfb_cdc_cdc_graycounter0_ce_4;
wire n14514_4;
wire clk_rise_4;
wire clk_rise_5;
wire clk_rise_6;
wire clk_rise_7;
wire n14677_4;
wire n14677_5;
wire builder_csr_bankarray_sel_6;
wire builder_csr_bankarray_sel_7;
wire builder_csr_bankarray_sel_8;
wire builder_csr_interconnect_dat_r_12_6;
wire builder_csr_interconnect_dat_r_13_6;
wire builder_csr_interconnect_dat_r_14_6;
wire builder_csr_interconnect_dat_r_15_6;
wire builder_csr_interconnect_dat_r_7_5;
wire builder_csr_interconnect_dat_r_8_5;
wire builder_csr_interconnect_dat_r_9_5;
wire builder_csr_interconnect_dat_r_10_5;
wire builder_csr_interconnect_dat_r_11_5;
wire builder_csr_interconnect_dat_r_0_4;
wire builder_csr_interconnect_dat_r_0_5;
wire builder_csr_interconnect_dat_r_1_4;
wire builder_csr_interconnect_dat_r_1_5;
wire builder_csr_interconnect_dat_r_2_4;
wire builder_csr_interconnect_dat_r_2_5;
wire builder_csr_interconnect_dat_r_3_4;
wire builder_csr_interconnect_dat_r_3_5;
wire builder_csr_interconnect_dat_r_4_4;
wire builder_csr_interconnect_dat_r_4_5;
wire builder_csr_interconnect_dat_r_5_4;
wire builder_csr_interconnect_dat_r_5_5;
wire builder_csr_interconnect_dat_r_5_6;
wire builder_csr_interconnect_dat_r_6_4;
wire builder_csr_interconnect_dat_r_6_5;
wire n19172_4;
wire n34041_4;
wire n34041_5;
wire n20085_4;
wire n20085_5;
wire n20137_4;
wire n20137_5;
wire n20197_4;
wire n20249_4;
wire n20969_4;
wire n20970_4;
wire n20971_4;
wire n20972_4;
wire n20973_4;
wire n20974_4;
wire n20975_4;
wire n20976_4;
wire n20977_4;
wire n20978_4;
wire n20979_4;
wire n20980_4;
wire n20981_4;
wire n20982_4;
wire n20983_4;
wire n20984_4;
wire n20985_4;
wire n20986_4;
wire n20987_4;
wire n20988_4;
wire n20989_4;
wire n20990_4;
wire n20991_4;
wire n20992_4;
wire n20993_4;
wire n20994_4;
wire n20995_4;
wire n20996_4;
wire n20997_4;
wire n20998_4;
wire n20999_4;
wire n21000_4;
wire n21882_4;
wire n21882_5;
wire n21882_6;
wire n34239_5;
wire n21893_4;
wire n21893_5;
wire n21904_4;
wire n21904_5;
wire n21904_6;
wire n21915_4;
wire n34355_4;
wire n34360_4;
wire n34365_4;
wire builder_wishbone2axi0_next_state_0_15;
wire main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_13;
wire main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_14;
wire builder_wishbone2axi1_next_state_0_14;
wire main_basesoc_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_13;
wire main_basesoc_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_14;
wire builder_axi2axilite0_next_state_1_15;
wire builder_axi2axilite0_next_state_0_12;
wire main_basesoc_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_13;
wire builder_axi2axilite1_next_state_1_15;
wire builder_axi2axilite1_next_state_0_12;
wire builder_axi2axilite1_next_state_0_13;
wire main_basesoc_socbushandler_cmd_done_axi2axilite1_next_value0_13;
wire main_basesoc_socbushandler_cmd_done_axi2axilite1_next_value0_14;
wire builder_axi2axilite_next_state_1_15;
wire builder_axi2axilite_next_state_0_12;
wire builder_axi2axilite_next_state_0_13;
wire main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_13;
wire main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_14;
wire main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_15;
wire builder_axi2axilite2_next_state_1_15;
wire builder_axi2axilite2_next_state_0_12;
wire builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_13;
wire builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_14;
wire builder_basesoc_bankmachine0_next_state_2_15;
wire builder_basesoc_bankmachine0_next_state_2_16;
wire builder_basesoc_bankmachine0_next_state_1_23;
wire builder_basesoc_bankmachine0_next_state_0_21;
wire builder_basesoc_bankmachine1_next_state_2_15;
wire builder_basesoc_bankmachine1_next_state_2_16;
wire builder_basesoc_bankmachine1_next_state_1_23;
wire builder_basesoc_bankmachine1_next_state_0_21;
wire builder_basesoc_bankmachine2_next_state_2_15;
wire builder_basesoc_bankmachine2_next_state_2_16;
wire builder_basesoc_bankmachine2_next_state_1_23;
wire builder_basesoc_bankmachine2_next_state_0_21;
wire builder_basesoc_bankmachine3_next_state_2_15;
wire builder_basesoc_bankmachine3_next_state_2_16;
wire builder_basesoc_bankmachine3_next_state_1_23;
wire builder_basesoc_bankmachine3_next_state_0_21;
wire builder_basesoc_fullmemorywe_next_state_0_8;
wire builder_basesoc_fullmemorywe_next_state_0_9;
wire builder_basesoc_fullmemorywe_next_state_0_10;
wire builder_sync_rhs_self1_10_10;
wire builder_sync_rhs_self1_10_11;
wire main_por_count_15_9;
wire main_por_count_15_10;
wire main_por_count_15_11;
wire main_por_count_15_12;
wire n25572_5;
wire builder_wr_timer_count_19_7;
wire builder_wr_timer_count_19_8;
wire builder_rd_timer_count_19_7;
wire builder_rd_timer_count_19_8;
wire n24429_5;
wire n24398_5;
wire n22789_5;
wire n22789_6;
wire n22861_5;
wire n23129_5;
wire n23650_5;
wire n23650_6;
wire n23650_7;
wire main_basesoc_rx_phase_31_10;
wire main_basesoc_tx_phase_4_10;
wire main_basesoc_tx_phase_9_10;
wire main_basesoc_tx_phase_11_10;
wire main_basesoc_tx_phase_12_10;
wire main_basesoc_tx_phase_14_10;
wire main_basesoc_tx_phase_15_10;
wire main_basesoc_tx_phase_18_10;
wire main_basesoc_tx_phase_23_10;
wire builder_rr_write_grant_7;
wire builder_rr_write_grant_8;
wire builder_rr_write_grant_9;
wire builder_rr_write_grant_10;
wire builder_rr_read_grant_7;
wire builder_rr_read_grant_8;
wire builder_rr_read_grant_9;
wire builder_rd_lock_counter_7_9;
wire main_sdram_time0_4_9;
wire main_sdram_time0_4_10;
wire main_sdram_time1_3_9;
wire main_sdram_time1_3_10;
wire builder_basesoc_roundrobin0_grant_7;
wire builder_basesoc_roundrobin0_grant_8;
wire builder_basesoc_roundrobin0_grant_9;
wire builder_basesoc_roundrobin1_grant_7;
wire builder_basesoc_roundrobin1_grant_8;
wire builder_basesoc_roundrobin1_grant_9;
wire builder_basesoc_roundrobin2_grant_7;
wire builder_basesoc_roundrobin3_grant_7;
wire builder_basesoc_roundrobin3_grant_8;
wire builder_basesoc_roundrobin3_grant_9;
wire builder_basesoc_refresher_state_1_12;
wire builder_basesoc_fsm_state_1_9;
wire builder_axilite2wishbone_next_state_2_15;
wire builder_axilite2wishbone_next_state_2_16;
wire builder_axilite2wishbone_next_state_1_17;
wire builder_axilite2wishbone_next_state_1_18;
wire builder_axilite2wishbone_next_state_1_19;
wire builder_axilite2wishbone_next_state_0_13;
wire builder_basesoc_axilitesram0_next_state_1_15;
wire builder_basesoc_axilitesram0_next_state_1_16;
wire builder_basesoc_axilitesram0_next_state_1_17;
wire builder_basesoc_axilitesram0_next_state_1_18;
wire builder_basesoc_axilitesram0_next_state_0_13;
wire builder_basesoc_axilitesram1_next_state_1_15;
wire builder_basesoc_axilitesram1_next_state_1_16;
wire builder_basesoc_axilitesram1_next_state_0_13;
wire builder_basesoc_multiplexer_next_state_2_16;
wire builder_basesoc_multiplexer_next_state_2_17;
wire builder_basesoc_multiplexer_next_state_1_16;
wire builder_basesoc_multiplexer_next_state_1_17;
wire builder_basesoc_multiplexer_next_state_1_18;
wire builder_basesoc_multiplexer_next_state_1_19;
wire builder_basesoc_multiplexer_next_state_0_16;
wire builder_basesoc_axilite2csr_next_state_1_15;
wire builder_basesoc_axilite2csr_next_state_1_16;
wire builder_basesoc_axilite2csr_next_state_0_13;
wire n22787_10;
wire n22787_11;
wire n22788_10;
wire n22950_12;
wire n22952_11;
wire n22954_11;
wire n22956_13;
wire n22956_14;
wire n22956_15;
wire n22958_13;
wire n22958_14;
wire n22960_13;
wire n22960_14;
wire n22960_15;
wire n22962_13;
wire n22962_14;
wire n22964_13;
wire n22964_14;
wire n22966_15;
wire n22966_16;
wire n22966_17;
wire n22966_18;
wire n22968_15;
wire n22968_16;
wire n22968_17;
wire n22968_18;
wire n22970_15;
wire n22970_16;
wire n22970_17;
wire n22970_18;
wire n22972_15;
wire n22972_16;
wire n22972_17;
wire n22972_18;
wire n22974_16;
wire n22974_17;
wire n22976_17;
wire n22978_19;
wire n22980_18;
wire n22980_20;
wire n23098_10;
wire n23100_10;
wire n23102_10;
wire n23104_10;
wire n23106_10;
wire n23108_10;
wire n23110_10;
wire n23112_10;
wire n23114_12;
wire n23114_13;
wire n23116_12;
wire n23116_13;
wire n23118_12;
wire n23118_13;
wire n23120_12;
wire n23120_13;
wire n23122_12;
wire n23122_13;
wire n23124_12;
wire n23124_13;
wire n23127_14;
wire n23127_15;
wire n23225_10;
wire n23227_10;
wire n23229_10;
wire n23231_10;
wire n23233_10;
wire n23235_10;
wire n23237_10;
wire n23239_10;
wire n23241_10;
wire n23243_10;
wire n23245_10;
wire n23247_10;
wire n23249_10;
wire n23251_10;
wire n23253_10;
wire n23255_10;
wire n23257_10;
wire n23259_10;
wire n23261_10;
wire n23263_10;
wire n23265_10;
wire n23267_10;
wire n23269_10;
wire n23271_10;
wire n23273_10;
wire n23275_10;
wire n23277_10;
wire n23279_10;
wire n23281_10;
wire n23283_10;
wire n23285_10;
wire n23286_15;
wire n23286_16;
wire n23415_11;
wire n23415_12;
wire n23416_17;
wire n23416_18;
wire n23462_10;
wire n23464_10;
wire n23466_10;
wire n23468_10;
wire n23470_10;
wire n23472_10;
wire n23474_10;
wire n23476_10;
wire n23478_10;
wire n23480_10;
wire n23482_10;
wire n23484_10;
wire n23486_10;
wire n23488_10;
wire n23490_10;
wire n23492_10;
wire n23494_10;
wire n23496_10;
wire n23498_10;
wire n23500_10;
wire n23502_10;
wire n23504_10;
wire n23505_14;
wire n23505_15;
wire n23628_15;
wire n23628_16;
wire n23628_17;
wire n23628_18;
wire n23630_15;
wire n23630_16;
wire n23630_17;
wire n23630_18;
wire n23632_15;
wire n23632_16;
wire n23632_17;
wire n23632_18;
wire n23634_15;
wire n23634_16;
wire n23634_17;
wire n23634_18;
wire n23636_15;
wire n23636_16;
wire n23636_17;
wire n23636_18;
wire n23638_15;
wire n23638_16;
wire n23638_17;
wire n23638_18;
wire n23640_15;
wire n23640_16;
wire n23640_17;
wire n23640_18;
wire n23642_15;
wire n23642_16;
wire n23642_17;
wire n23642_18;
wire n23644_15;
wire n23644_16;
wire n23644_17;
wire n23644_18;
wire n23646_15;
wire n23646_16;
wire n23646_17;
wire n23646_18;
wire n23648_15;
wire n23648_16;
wire n23648_17;
wire n23648_18;
wire n23649_16;
wire n23649_17;
wire builder_basesoc_axilitesram0_next_state_2_16;
wire builder_basesoc_axilitesram0_next_state_2_17;
wire builder_basesoc_axilitesram0_next_state_2_18;
wire builder_basesoc_axilitesram1_next_state_2_16;
wire builder_basesoc_axilite2csr_next_state_2_16;
wire builder_basesoc_axilite2csr_next_state_2_17;
wire builder_basesoc_axilite2csr_next_state_2_18;
wire n23126_14;
wire n23126_15;
wire main_basesoc_basesoc_adr_13_13;
wire main_basesoc_ram_adr_10_23;
wire builder_basesoc_adr_5_11;
wire n22292_8;
wire n22289_8;
wire n22287_8;
wire n22284_8;
wire n20653_9;
wire n20650_9;
wire n20648_9;
wire n20645_9;
wire n20745_9;
wire n20735_9;
wire n20732_9;
wire n20730_9;
wire n20727_9;
wire n20725_9;
wire n20722_9;
wire builder_sync_rhs_self1_0_11;
wire builder_sync_rhs_self1_0_12;
wire builder_sync_rhs_self1_1_11;
wire builder_sync_rhs_self1_2_11;
wire builder_sync_rhs_self1_3_11;
wire builder_sync_rhs_self1_4_11;
wire builder_sync_rhs_self1_5_11;
wire builder_sync_rhs_self1_6_11;
wire builder_sync_rhs_self1_7_11;
wire builder_sync_rhs_self1_8_11;
wire builder_sync_rhs_self1_9_11;
wire builder_sync_rhs_self1_9_12;
wire builder_sync_rhs_self1_11_11;
wire builder_sync_rhs_self1_11_12;
wire builder_sync_rhs_self1_12_11;
wire builder_sync_rhs_self1_12_12;
wire main_tag_port_we_11;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_3_7;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_4_7;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_5_7;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_7_7;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_8_7;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_10_7;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_11_7;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_13_7;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_14_7;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_16_7;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_18_7;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_19_7;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_20_7;
wire main_vfb_dma_sink_sink_last_7;
wire main_vfb_dma_sink_sink_last_8;
wire count_spimaster_next_value_0_13;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_2_14;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_2_15;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_2_16;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_3_14;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_3_15;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_4_14;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_4_15;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_5_14;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_5_15;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_6_14;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_6_15;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_7_14;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_7_15;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_8_14;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_8_15;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_9_14;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_9_15;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_10_14;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_10_15;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_11_14;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_11_15;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_12_14;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_12_15;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_13_14;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_14_14;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_14_15;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_15_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_13_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_13_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_16_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_17_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_17_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_18_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_18_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_19_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_19_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_20_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_20_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_21_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_21_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_22_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_22_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_23_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_23_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_24_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_24_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_25_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_25_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_26_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_26_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_27_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_27_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_28_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_28_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_29_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_30_14;
wire main_basesoc_socbushandler_ax_burst_payload_addr_2_14;
wire main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_2_14;
wire main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_13;
wire builder_sync_rhs_self8_0_8;
wire builder_sync_rhs_self8_0_9;
wire builder_sync_rhs_self8_1_8;
wire builder_sync_rhs_self8_2_8;
wire builder_sync_rhs_self8_3_8;
wire builder_sync_rhs_self8_4_8;
wire builder_sync_rhs_self8_5_8;
wire builder_sync_rhs_self8_6_8;
wire builder_sync_rhs_self8_7_8;
wire builder_sync_rhs_self8_8_8;
wire builder_sync_rhs_self8_9_8;
wire builder_sync_rhs_self8_9_9;
wire builder_sync_rhs_self8_10_8;
wire builder_sync_rhs_self8_11_8;
wire builder_sync_rhs_self8_11_9;
wire builder_sync_rhs_self8_12_8;
wire builder_sync_rhs_self8_12_9;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_1_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_2_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_3_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_4_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_5_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_6_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_7_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_8_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_9_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_10_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_11_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_12_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_13_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_14_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_15_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_16_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_17_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_18_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_19_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_20_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_21_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_22_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_23_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_24_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_25_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_26_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_27_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_28_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_29_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_30_12;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_14;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_0_12;
wire n21830_7;
wire n21830_8;
wire n21830_9;
wire n21818_7;
wire n21802_7;
wire n21802_8;
wire n21802_9;
wire n21790_7;
wire n19954_7;
wire n19951_7;
wire n19687_7;
wire n19684_7;
wire n19453_7;
wire n19450_7;
wire n19219_7;
wire n19216_7;
wire builder_csr_bankarray_csrbank11_vscan0_re_6;
wire builder_csr_bankarray_csrbank11_vsync_end0_re_6;
wire builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_7;
wire builder_csr_bankarray_csrbank6_dfii_pi1_baddress0_re_6;
wire builder_csr_bankarray_csrbank6_dfii_pi1_address0_re_6;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_6;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value0_7_6;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value0_8_6;
wire main_vtg_source_payload_vsync_clockdomainsrenamer_next_value_ce7_6;
wire main_vtg_vactive_clockdomainsrenamer_next_value1_6;
wire main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_3_6;
wire main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_4_6;
wire main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_6_6;
wire main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_7_6;
wire main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_9_6;
wire main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_6;
wire main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6_6;
wire main_vtg_hactive_clockdomainsrenamer_next_value0_6;
wire main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_6;
wire main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_2_6;
wire main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_5_6;
wire main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_7_6;
wire main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_8_6;
wire main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_10_6;
wire main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_6;
wire n7417_6;
wire n7350_6;
wire main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_6;
wire main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_7;
wire n21755_7;
wire main_data_port_we_0_6;
wire main_data_port_we_4_6;
wire main_data_port_we_8_6;
wire main_data_port_we_12_6;
wire builder_wishbone2axi0_next_state_1_20;
wire builder_wishbone2axi1_next_state_1_19;
wire builder_axi2axilite0_next_state_1_17;
wire builder_axi2axilite0_next_state_1_18;
wire builder_axi2axilite1_next_state_1_16;
wire builder_axi2axilite_next_state_1_16;
wire builder_axi2axilite_next_state_1_17;
wire builder_axi2axilite2_next_state_1_16;
wire builder_axi2axilite2_next_state_1_17;
wire builder_basesoc_bankmachine0_next_state_1_24;
wire builder_basesoc_bankmachine1_next_state_1_24;
wire builder_basesoc_bankmachine1_next_state_1_25;
wire builder_basesoc_bankmachine2_next_state_1_24;
wire builder_basesoc_bankmachine2_next_state_1_25;
wire builder_basesoc_bankmachine3_next_state_1_24;
wire n20742_11;
wire n20739_11;
wire n20731_11;
wire main_full_rate_phy_dfi_p0_cs_n_6;
wire builder_basesoc_litedramdmareader_state_1_10;
wire builder_wishbone2axi1_next_state_1_20;
wire builder_wishbone2axi1_state_1_9;
wire n21277_5;
wire n21410_5;
wire n21543_5;
wire n21676_5;
wire main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_6;
wire main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_7;
wire main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_8;
wire main_basesoc_socbushandler_pipe_valid_sink_ready_6;
wire main_basesoc_socbushandler_pipe_valid_sink_ready_7;
wire main_basesoc_socbushandler_pipe_valid_sink_ready_8;
wire main_bridge_axi2axi_lite_pipe_valid_sink_ready_6;
wire main_bridge_axi2axi_lite_pipe_valid_sink_ready_7;
wire main_bridge_axi2axi_lite_pipe_valid_sink_ready_8;
wire main_bridge_axi2axi_lite_pipe_valid_sink_ready_9;
wire builder_basesoc_socbushandler_pipe_valid_sink_ready_6;
wire builder_basesoc_socbushandler_pipe_valid_sink_ready_7;
wire builder_basesoc_socbushandler_pipe_valid_sink_ready_8;
wire builder_slave_sel_dec0_0_8;
wire builder_slave_sel_dec0_1_9;
wire builder_slave_sel_dec0_2_8;
wire builder_slave_sel_dec1_0_8;
wire builder_slave_sel_dec1_0_9;
wire builder_slave_sel_dec1_0_10;
wire builder_slave_sel_dec1_1_7;
wire builder_slave_sel_dec1_1_9;
wire builder_slave_sel_dec1_2_8;
wire builder_slave_sel_dec1_3_8;
wire n6498_6;
wire n7365_5;
wire n7440_5;
wire main_basesoc_timer_zero_trigger_5;
wire main_leds_done_6;
wire main_leds_done_7;
wire main_leds_done_8;
wire main_leds_done_9;
wire main_full_rate_phy_dfi_p0_wrdata_15_5;
wire main_full_rate_phy_dfi_p0_wrdata_14_5;
wire main_full_rate_phy_dfi_p0_wrdata_13_5;
wire main_full_rate_phy_dfi_p0_wrdata_12_5;
wire main_full_rate_phy_dfi_p0_wrdata_11_5;
wire main_full_rate_phy_dfi_p0_wrdata_10_5;
wire main_full_rate_phy_dfi_p0_wrdata_9_5;
wire main_full_rate_phy_dfi_p0_wrdata_8_5;
wire main_full_rate_phy_dfi_p0_wrdata_7_5;
wire main_full_rate_phy_dfi_p0_wrdata_6_5;
wire main_full_rate_phy_dfi_p0_wrdata_5_5;
wire main_full_rate_phy_dfi_p0_wrdata_4_5;
wire main_full_rate_phy_dfi_p0_wrdata_3_5;
wire main_full_rate_phy_dfi_p0_wrdata_2_5;
wire main_full_rate_phy_dfi_p0_wrdata_1_5;
wire main_full_rate_phy_dfi_p0_wrdata_0_5;
wire main_sdram_bankmachine0_wrport_we_7;
wire main_sdram_bankmachine0_wrport_we_8;
wire main_sdram_bankmachine0_wrport_we_9;
wire main_sdram_bankmachine1_wrport_we_6;
wire main_sdram_bankmachine1_wrport_we_7;
wire main_sdram_bankmachine2_wrport_we_8;
wire main_sdram_bankmachine2_wrport_we_9;
wire main_sdram_bankmachine3_wrport_we_6;
wire main_sdram_bankmachine3_wrport_we_7;
wire main_sdram_choose_cmd_ce_7;
wire main_sdram_choose_cmd_ce_8;
wire main_sdram_choose_cmd_ce_9;
wire main_sdram_choose_cmd_ce_10;
wire main_sdram_choose_req_ce_5;
wire main_data_port_dat_w_127_6;
wire n11674_5;
wire main_vfb_dma_res_fifo_wrport_we_5;
wire main_vfb_dma_res_fifo_do_read_6;
wire main_vfb_dma_fifo_syncfifo_re_5;
wire main_vfb_cdc_cdc_graycounter0_ce_5;
wire clk_rise_8;
wire clk_rise_9;
wire clk_rise_11;
wire clk_rise_12;
wire clk_rise_13;
wire clk_rise_14;
wire clk_rise_15;
wire clk_rise_16;
wire n14677_6;
wire n14677_7;
wire n14677_8;
wire n14677_9;
wire n14677_10;
wire n14677_11;
wire builder_csr_interconnect_dat_r_0_6;
wire builder_csr_interconnect_dat_r_0_7;
wire builder_csr_interconnect_dat_r_0_8;
wire builder_csr_interconnect_dat_r_0_9;
wire builder_csr_interconnect_dat_r_1_6;
wire builder_csr_interconnect_dat_r_1_7;
wire builder_csr_interconnect_dat_r_1_8;
wire builder_csr_interconnect_dat_r_1_9;
wire builder_csr_interconnect_dat_r_2_6;
wire builder_csr_interconnect_dat_r_2_7;
wire builder_csr_interconnect_dat_r_2_8;
wire builder_csr_interconnect_dat_r_3_6;
wire builder_csr_interconnect_dat_r_3_7;
wire builder_csr_interconnect_dat_r_3_8;
wire builder_csr_interconnect_dat_r_3_9;
wire builder_csr_interconnect_dat_r_4_6;
wire builder_csr_interconnect_dat_r_4_7;
wire builder_csr_interconnect_dat_r_4_8;
wire builder_csr_interconnect_dat_r_4_9;
wire builder_csr_interconnect_dat_r_5_7;
wire builder_csr_interconnect_dat_r_5_8;
wire builder_csr_interconnect_dat_r_6_6;
wire builder_csr_interconnect_dat_r_6_7;
wire builder_csr_interconnect_dat_r_6_8;
wire n34041_6;
wire n34041_7;
wire n34041_8;
wire n34041_9;
wire n34041_10;
wire n34041_11;
wire n34041_12;
wire n34041_13;
wire n20085_6;
wire n20085_7;
wire n20137_6;
wire n20137_7;
wire n20137_8;
wire n20197_5;
wire n20249_5;
wire n20972_5;
wire n20973_5;
wire n20974_5;
wire n20975_5;
wire n20976_5;
wire n20977_5;
wire n20978_5;
wire n20979_5;
wire n20980_5;
wire n20981_5;
wire n20982_5;
wire n20983_5;
wire n20986_5;
wire n20987_5;
wire n20988_5;
wire n20989_5;
wire n20990_5;
wire n20991_5;
wire n20992_5;
wire n20993_5;
wire n20994_5;
wire n20995_5;
wire n20998_5;
wire n21882_7;
wire n21904_7;
wire n21904_8;
wire n21904_9;
wire n21915_5;
wire n34355_5;
wire n34365_5;
wire main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_15;
wire builder_axi2axilite0_next_state_1_19;
wire builder_axi2axilite0_next_state_0_13;
wire builder_axi2axilite1_next_state_0_14;
wire builder_axi2axilite_next_state_0_14;
wire main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16;
wire builder_axi2axilite2_next_state_0_14;
wire builder_basesoc_bankmachine0_next_state_1_26;
wire builder_basesoc_bankmachine0_next_state_0_22;
wire builder_basesoc_bankmachine0_next_state_0_23;
wire builder_basesoc_bankmachine1_next_state_2_17;
wire builder_basesoc_bankmachine1_next_state_1_26;
wire builder_basesoc_bankmachine1_next_state_0_22;
wire builder_basesoc_bankmachine2_next_state_1_26;
wire builder_basesoc_bankmachine2_next_state_0_22;
wire builder_basesoc_bankmachine2_next_state_0_23;
wire builder_basesoc_bankmachine3_next_state_1_25;
wire builder_basesoc_bankmachine3_next_state_0_22;
wire builder_basesoc_bankmachine3_next_state_0_23;
wire builder_basesoc_fullmemorywe_next_state_0_11;
wire builder_sync_rhs_self1_10_12;
wire builder_sync_rhs_self1_10_13;
wire builder_sync_rhs_self1_10_14;
wire n25572_6;
wire builder_wr_timer_count_19_9;
wire builder_wr_timer_count_19_10;
wire builder_wr_timer_count_19_11;
wire builder_wr_timer_count_19_12;
wire builder_rd_timer_count_19_9;
wire builder_rd_timer_count_19_10;
wire builder_rd_timer_count_19_11;
wire builder_rd_timer_count_19_12;
wire n24429_6;
wire n24429_7;
wire n22861_6;
wire n22861_7;
wire n23128_7;
wire builder_rr_write_grant_11;
wire builder_rr_write_grant_12;
wire builder_rr_write_grant_13;
wire builder_rr_write_grant_14;
wire builder_rr_write_grant_15;
wire builder_rr_read_grant_10;
wire builder_rr_read_grant_11;
wire builder_rr_read_grant_12;
wire builder_rd_lock_counter_7_10;
wire builder_rd_lock_counter_7_11;
wire builder_basesoc_roundrobin0_grant_11;
wire builder_basesoc_fsm_state_1_10;
wire builder_axilite2wishbone_next_state_2_17;
wire builder_axilite2wishbone_next_state_1_20;
wire builder_axilite2wishbone_next_state_1_21;
wire builder_basesoc_axilitesram0_next_state_1_19;
wire builder_basesoc_axilitesram1_next_state_1_17;
wire builder_basesoc_multiplexer_next_state_2_18;
wire builder_basesoc_multiplexer_next_state_2_19;
wire builder_basesoc_multiplexer_next_state_2_20;
wire builder_basesoc_multiplexer_next_state_2_21;
wire builder_basesoc_multiplexer_next_state_2_22;
wire builder_basesoc_multiplexer_next_state_2_23;
wire builder_basesoc_multiplexer_next_state_1_20;
wire builder_basesoc_axilite2csr_next_state_1_17;
wire builder_basesoc_axilite2csr_next_state_1_18;
wire builder_basesoc_axilite2csr_next_state_1_19;
wire n22950_13;
wire n22950_14;
wire n22952_12;
wire n22954_12;
wire n22956_16;
wire n22956_17;
wire n22958_15;
wire n22960_16;
wire n22960_17;
wire n22962_15;
wire n22964_15;
wire n22974_18;
wire n22974_19;
wire n22974_20;
wire n22976_18;
wire n22976_19;
wire n22976_20;
wire n22978_20;
wire n22978_21;
wire n22978_22;
wire n22980_21;
wire n22980_22;
wire n22980_23;
wire n23127_16;
wire n23127_17;
wire n23286_17;
wire n23286_18;
wire n23286_19;
wire n23416_20;
wire n23505_16;
wire n23649_18;
wire builder_basesoc_axilitesram1_next_state_2_17;
wire builder_basesoc_axilite2csr_next_state_2_19;
wire builder_sync_rhs_self1_0_13;
wire builder_sync_rhs_self1_0_14;
wire builder_sync_rhs_self1_1_12;
wire builder_sync_rhs_self1_1_13;
wire builder_sync_rhs_self1_1_14;
wire builder_sync_rhs_self1_2_12;
wire builder_sync_rhs_self1_2_13;
wire builder_sync_rhs_self1_2_14;
wire builder_sync_rhs_self1_3_12;
wire builder_sync_rhs_self1_3_13;
wire builder_sync_rhs_self1_3_14;
wire builder_sync_rhs_self1_4_12;
wire builder_sync_rhs_self1_4_13;
wire builder_sync_rhs_self1_4_14;
wire builder_sync_rhs_self1_5_12;
wire builder_sync_rhs_self1_5_13;
wire builder_sync_rhs_self1_5_14;
wire builder_sync_rhs_self1_6_12;
wire builder_sync_rhs_self1_6_13;
wire builder_sync_rhs_self1_6_14;
wire builder_sync_rhs_self1_7_12;
wire builder_sync_rhs_self1_7_13;
wire builder_sync_rhs_self1_7_14;
wire builder_sync_rhs_self1_8_12;
wire builder_sync_rhs_self1_8_13;
wire builder_sync_rhs_self1_8_14;
wire builder_sync_rhs_self1_9_13;
wire builder_sync_rhs_self1_9_14;
wire builder_sync_rhs_self1_11_13;
wire builder_sync_rhs_self1_11_14;
wire builder_sync_rhs_self1_12_13;
wire builder_sync_rhs_self1_12_14;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_8;
wire main_vfb_dma_sink_sink_last_9;
wire main_vfb_dma_sink_sink_last_10;
wire main_vfb_dma_sink_sink_last_11;
wire main_vfb_dma_sink_sink_last_12;
wire main_vfb_dma_sink_sink_last_13;
wire main_vfb_dma_sink_sink_last_14;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_2_17;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_2_18;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_3_16;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_3_17;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_4_16;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_4_17;
wire builder_basesoc_axiliteinterface_w_payload_data_16_14;
wire main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_16;
wire main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14;
wire builder_sync_rhs_self8_1_9;
wire builder_sync_rhs_self8_2_9;
wire builder_sync_rhs_self8_3_9;
wire builder_sync_rhs_self8_4_9;
wire builder_sync_rhs_self8_5_9;
wire builder_sync_rhs_self8_6_9;
wire builder_sync_rhs_self8_7_9;
wire builder_sync_rhs_self8_8_9;
wire builder_sync_rhs_self8_10_9;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_15;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_1_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_1_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_2_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_2_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_3_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_3_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_4_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_4_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_5_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_5_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_6_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_6_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_7_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_7_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_8_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_8_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_9_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_9_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_10_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_10_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_11_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_11_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_12_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_12_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_13_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_13_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_14_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_14_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_15_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_15_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_16_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_16_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_17_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_17_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_18_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_18_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_19_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_19_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_20_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_20_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_21_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_21_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_22_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_22_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_23_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_23_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_24_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_24_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_25_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_25_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_26_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_26_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_27_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_27_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_28_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_28_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_29_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_29_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_30_13;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_30_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_15;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_16;
wire n21830_10;
wire n21830_11;
wire n21830_12;
wire n21830_13;
wire n21818_8;
wire n21802_10;
wire n21802_11;
wire n21802_12;
wire builder_csr_bankarray_csrbank7_cs0_re_7;
wire builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_8;
wire main_vtg_vactive_clockdomainsrenamer_next_value1_7;
wire main_vtg_vactive_clockdomainsrenamer_next_value1_8;
wire main_vtg_vactive_clockdomainsrenamer_next_value1_9;
wire main_vtg_hactive_clockdomainsrenamer_next_value0_7;
wire main_vtg_hactive_clockdomainsrenamer_next_value0_8;
wire main_vtg_hactive_clockdomainsrenamer_next_value0_9;
wire main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_8;
wire main_data_port_we_0_8;
wire builder_basesoc_bankmachine0_next_state_1_27;
wire builder_basesoc_bankmachine1_next_state_1_27;
wire builder_basesoc_bankmachine2_next_state_1_27;
wire main_full_rate_phy_dfi_p0_cs_n_7;
wire main_full_rate_phy_dfi_p0_cs_n_8;
wire main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_9;
wire main_sdram_bankmachine0_wrport_we_11;
wire main_sdram_bankmachine2_wrport_we_11;
wire main_vfb_dma_res_fifo_do_read_7;
wire main_vfb_dma_fifo_syncfifo_re_6;
wire main_vfb_dma_fifo_syncfifo_re_7;
wire clk_rise_18;
wire clk_rise_19;
wire clk_rise_20;
wire clk_rise_21;
wire clk_rise_22;
wire n14677_12;
wire n14677_13;
wire n14677_14;
wire n14677_15;
wire n14677_16;
wire n14677_17;
wire n14677_18;
wire n14677_19;
wire n14677_20;
wire n14677_21;
wire builder_csr_interconnect_dat_r_0_10;
wire builder_csr_interconnect_dat_r_0_11;
wire builder_csr_interconnect_dat_r_0_12;
wire builder_csr_interconnect_dat_r_1_10;
wire builder_csr_interconnect_dat_r_1_11;
wire builder_csr_interconnect_dat_r_1_12;
wire builder_csr_interconnect_dat_r_2_9;
wire builder_csr_interconnect_dat_r_2_10;
wire builder_csr_interconnect_dat_r_2_11;
wire builder_csr_interconnect_dat_r_3_10;
wire builder_csr_interconnect_dat_r_4_10;
wire builder_csr_interconnect_dat_r_4_11;
wire builder_csr_interconnect_dat_r_5_9;
wire builder_csr_interconnect_dat_r_5_10;
wire builder_csr_interconnect_dat_r_5_11;
wire n20085_8;
wire n20085_9;
wire n20137_9;
wire n20137_10;
wire n21882_8;
wire n21904_10;
wire n34355_6;
wire n34365_6;
wire builder_basesoc_bankmachine0_next_state_0_24;
wire builder_basesoc_bankmachine1_next_state_0_23;
wire builder_basesoc_bankmachine2_next_state_0_24;
wire builder_basesoc_bankmachine3_next_state_0_24;
wire builder_sync_rhs_self1_10_15;
wire builder_sync_rhs_self1_10_16;
wire builder_rr_write_grant_16;
wire builder_rr_read_grant_13;
wire builder_rd_lock_counter_7_13;
wire builder_basesoc_multiplexer_next_state_2_24;
wire builder_basesoc_multiplexer_next_state_2_25;
wire builder_basesoc_multiplexer_next_state_2_26;
wire n22978_23;
wire n22978_24;
wire n22980_24;
wire n23416_21;
wire n23649_20;
wire builder_sync_rhs_self1_1_15;
wire builder_sync_rhs_self1_1_16;
wire builder_sync_rhs_self1_2_15;
wire builder_sync_rhs_self1_2_16;
wire builder_sync_rhs_self1_3_15;
wire builder_sync_rhs_self1_3_16;
wire builder_sync_rhs_self1_4_15;
wire builder_sync_rhs_self1_4_16;
wire builder_sync_rhs_self1_5_15;
wire builder_sync_rhs_self1_5_16;
wire builder_sync_rhs_self1_6_15;
wire builder_sync_rhs_self1_6_16;
wire builder_sync_rhs_self1_7_15;
wire builder_sync_rhs_self1_7_16;
wire builder_sync_rhs_self1_8_15;
wire builder_sync_rhs_self1_8_16;
wire main_vfb_dma_sink_sink_last_15;
wire main_vfb_dma_sink_sink_last_16;
wire main_vfb_dma_sink_sink_last_17;
wire main_vfb_dma_sink_sink_last_18;
wire main_vfb_dma_sink_sink_last_19;
wire main_vfb_dma_sink_sink_last_20;
wire main_vfb_dma_sink_sink_last_21;
wire main_vfb_dma_sink_sink_last_22;
wire main_vfb_dma_sink_sink_last_23;
wire main_vfb_dma_sink_sink_last_24;
wire main_vfb_dma_sink_sink_last_25;
wire main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_15;
wire n21830_14;
wire main_vfb_dma_res_fifo_do_read_8;
wire main_vfb_dma_res_fifo_do_read_9;
wire main_vfb_dma_fifo_syncfifo_re_8;
wire clk_rise_23;
wire clk_rise_24;
wire clk_rise_25;
wire clk_rise_26;
wire clk_rise_27;
wire clk_rise_28;
wire n14677_22;
wire n14677_23;
wire n14677_24;
wire n14677_25;
wire n14677_26;
wire n14677_27;
wire n14677_28;
wire n14677_30;
wire n14677_31;
wire n14677_32;
wire n14677_33;
wire n14677_34;
wire n14677_35;
wire n14677_36;
wire builder_basesoc_bankmachine0_next_state_0_25;
wire builder_basesoc_bankmachine1_next_state_0_24;
wire builder_basesoc_bankmachine2_next_state_0_25;
wire builder_basesoc_bankmachine3_next_state_0_25;
wire builder_rr_write_grant_17;
wire main_vfb_dma_sink_sink_last_26;
wire main_vfb_dma_sink_sink_last_27;
wire main_vfb_dma_sink_sink_last_28;
wire main_vfb_dma_sink_sink_last_29;
wire main_vfb_dma_sink_sink_last_31;
wire main_vfb_dma_sink_sink_last_32;
wire main_vfb_dma_sink_sink_last_33;
wire main_vfb_dma_sink_sink_last_34;
wire main_vfb_dma_sink_sink_last_35;
wire main_vfb_dma_sink_sink_last_36;
wire main_vfb_dma_sink_sink_last_37;
wire main_vfb_dma_sink_sink_last_38;
wire main_vfb_dma_res_fifo_do_read_10;
wire main_vfb_dma_sink_sink_last_39;
wire main_vfb_dma_sink_sink_last_40;
wire main_vfb_dma_sink_sink_last_41;
wire main_vfb_dma_sink_sink_last_42;
wire main_vfb_dma_sink_sink_last_43;
wire main_vfb_dma_sink_sink_last_44;
wire main_vfb_dma_sink_sink_last_45;
wire builder_csr_interconnect_dat_r_3_14;
wire builder_basesoc_bankmachine0_next_state_2_19;
wire builder_basesoc_bankmachine2_next_state_2_19;
wire builder_basesoc_bankmachine3_next_state_2_19;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18;
wire builder_slave_sel_dec0_1_11;
wire builder_slave_sel_dec0_1_13;
wire main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0;
wire builder_basesoc_bankmachine0_next_state_1_29;
wire main_sdram_bankmachine0_pipe_valid_sink_ready;
wire main_sdram_bankmachine0_wrport_we_13;
wire main_vfb_dma_res_fifo_do_read_12;
wire main_vfb_dma_res_fifo_do_read_14;
wire main_vfb_dma_sink_sink_last_47;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_10;
wire n33934_5;
wire main_basesoc_uart_rx_pending_10;
wire n21185_7;
wire n34326_5;
wire main_vfb_dma_res_fifo_consume_12_19;
wire main_vfb_dma_res_fifo_consume_7_19;
wire main_vfb_dma_res_fifo_consume_4_19;
wire main_vfb_dma_res_fifo_consume_1_19;
wire n22861_9;
wire n22871_6;
wire n6778_7;
wire n25592_7;
wire builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value_ce1_17;
wire builder_csr_bankarray_csrbank7_cs0_re_9;
wire main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_17;
wire builder_rr_read_grant_17;
wire n21915_8;
wire n21904_13;
wire builder_basesoc_socbushandler_pipe_valid_sink_ready_11;
wire main_basesoc_socbushandler_pipe_valid_sink_ready_11;
wire main_basesoc_timer_zero_trigger;
wire main_basesoc_tx_phase_7_12;
wire main_basesoc_tx_phase_4_12;
wire main_bridge_axi2axi_lite_pipe_valid_sink_ready_12;
wire main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0;
wire main_vfb_first_resetinserter_next_value_ce;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_22_9;
wire n12834_6;
wire n20997_7;
wire n20996_7;
wire mosi_latch;
wire n34239_7;
wire builder_axi2axilite0_next_state_1_21;
wire builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value_ce1_19;
wire builder_rd_lock_counter_7_15;
wire builder_rr_read_grant_19;
wire builder_basesoc_axilitesram0_next_state_1_22;
wire main_data_port_dat_w_127_8;
wire n22889_6;
wire builder_wishbone2axi0_state_1_11;
wire builder_rr_read_grant_21;
wire main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_18;
wire n23416_23;
wire n20797_5;
wire main_basesoc_uart_tx_fifo_wrport_we;
wire n34200_6;
wire main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_4_8;
wire n19218_8;
wire n19219_9;
wire n19452_8;
wire n19453_9;
wire n19686_8;
wire n19687_9;
wire n19953_8;
wire n19954_9;
wire n20648_11;
wire n20725_11;
wire n20729_10;
wire n20730_11;
wire n20734_12;
wire n20985_7;
wire n20984_7;
wire n22287_10;
wire n23129_7;
wire n22789_8;
wire n22950_16;
wire n23128_9;
wire main_basesoc_uart_tx_fifo_wrport_we_10;
wire n23417_6;
wire main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value_ce1_16;
wire main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_20;
wire main_basesoc_basesoc_adr_13_15;
wire main_sdram_bankmachine1_wrport_we_10;
wire builder_basesoc_roundrobin1_grant_12;
wire builder_basesoc_roundrobin0_grant_13;
wire main_sdram_bankmachine3_wrport_we_10;
wire builder_basesoc_roundrobin3_grant_12;
wire main_sdram_bankmachine2_wrport_we_13;
wire main_sdram_bankmachine2_wrport_we_15;
wire builder_wishbone2axi1_next_state_0_16;
wire clk_rise_30;
wire n23128_11;
wire n21715_8;
wire main_sdram_bankmachine3_twtpcon_count_1_10;
wire n34370_5;
wire n21316_8;
wire main_sdram_bankmachine0_twtpcon_count_1_10;
wire n34355_8;
wire n21328_7;
wire n21341_7;
wire main_sdram_bankmachine0_trascon_count_1_10;
wire n34356_6;
wire n21461_7;
wire n21474_7;
wire main_sdram_bankmachine1_trascon_count_1_10;
wire n34361_6;
wire n21582_8;
wire main_sdram_bankmachine2_twtpcon_count_1_10;
wire n34365_8;
wire n21594_7;
wire n21607_7;
wire main_sdram_bankmachine2_trascon_count_1_10;
wire n34366_6;
wire n21727_7;
wire n21740_7;
wire main_sdram_bankmachine3_trascon_count_1_10;
wire n34371_6;
wire main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_19;
wire main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_0_8;
wire main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5;
wire main_vtg_source_payload_hsync_clockdomainsrenamer_next_value6;
wire builder_csr_bankarray_csrbank11_enable0_re;
wire builder_csr_bankarray_csrbank11_hsync_start0_re;
wire builder_csr_bankarray_csrbank11_hscan0_re;
wire builder_csr_bankarray_csrbank11_vres0_re;
wire builder_csr_bankarray_csrbank11_vsync_start0_re;
wire builder_csr_bankarray_csrbank11_vsync_end0_re;
wire builder_csr_bankarray_csrbank11_vscan0_re;
wire n20085_1_4;
wire n20137_1_4;
wire n20197_1_4;
wire n20249_1_4;
wire main_basesoc_uart_rx_fifo_wrport_we_1_4;
wire builder_csr_bankarray_csrbank6_dfii_pi1_address0_re;
wire main_sdram_choose_cmd_ce_12;
wire n21774_8;
wire builder_sync_rhs_self5_12;
wire builder_sync_rhs_self6_12;
wire n22980_26;
wire n22978_26;
wire builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re;
wire n21758_8;
wire builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_12;
wire n30014_5;
wire n30012_5;
wire n30010_5;
wire n30008_5;
wire n30006_5;
wire n30004_5;
wire n30002_5;
wire n30000_5;
wire n29998_5;
wire n29996_5;
wire n29994_5;
wire n29992_5;
wire n29990_5;
wire n29988_5;
wire n29986_5;
wire n29984_5;
wire n29982_5;
wire n29980_5;
wire main_sdram_bankmachine0_wrport_we_15;
wire builder_comb_rhs_self52_0_6;
wire builder_comb_rhs_self52_1_6;
wire builder_comb_rhs_self52_2_6;
wire builder_comb_rhs_self52_3_6;
wire builder_comb_rhs_self52_4_6;
wire builder_comb_rhs_self52_5_6;
wire builder_comb_rhs_self52_6_6;
wire builder_comb_rhs_self52_7_6;
wire builder_comb_rhs_self52_8_6;
wire builder_comb_rhs_self52_9_6;
wire builder_comb_rhs_self52_10_6;
wire builder_comb_rhs_self52_11_6;
wire builder_comb_rhs_self52_12_6;
wire builder_comb_rhs_self52_13_6;
wire builder_comb_rhs_self52_14_6;
wire builder_comb_rhs_self52_15_6;
wire builder_comb_rhs_self52_16_6;
wire builder_comb_rhs_self52_17_6;
wire builder_comb_rhs_self52_18_6;
wire builder_comb_rhs_self52_19_6;
wire builder_comb_rhs_self52_20_6;
wire main_vfb_dma_sink_sink_last;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_16_17;
wire builder_slave_sel_dec1_0_13;
wire main_vfb_dma_res_fifo_level_14_10;
wire builder_slave_sel_dec1_0_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_30_17;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_28_19;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_27_19;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_26_19;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_25_19;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_23_19;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_22_19;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_21_19;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_20_19;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_19_19;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_18_19;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_17_19;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_13_19;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_14_19;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_12_19;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_11_19;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_10_19;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_9_19;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_8_19;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_7_19;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_6_19;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_5_19;
wire builder_slave_sel_dec1_1_11;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_29_17;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_28_21;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_27_21;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_26_21;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_25_21;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_23_21;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_22_21;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_21_21;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_20_21;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_19_21;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_18_21;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_17_21;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_13_21;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_15_17;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_14_21;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_12_21;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_11_21;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_10_21;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_9_21;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_8_21;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_7_21;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_6_21;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_5_21;
wire builder_slave_sel_dec0_3_10;
wire builder_slave_sel_dec0_2_12;
wire builder_slave_sel_dec0_2_14;
wire builder_basesoc_axiliteinterface_w_payload_data_16_16;
wire main_basesoc_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value1_15;
wire builder_wishbone2axi0_next_state_0_17;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_15;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_30_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_29_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_28_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_27_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_26_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_25_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_24_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_23_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_22_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_21_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_20_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_19_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_18_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_17_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_16_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_15_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_14_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_13_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_12_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_11_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_10_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_9_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_8_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_7_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_6_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_5_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_4_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_3_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_2_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_1_13;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_0_14;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_18;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_30_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_29_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_28_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_27_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_26_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_25_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_24_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_23_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_22_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_21_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_20_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_19_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_18_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_17_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_16_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_15_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_14_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_13_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_12_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_11_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_10_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_9_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_8_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_7_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_6_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_5_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_4_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_3_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_2_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_1_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_20;
wire builder_csr_bankarray_csrbank8_ev_enable0_re_8;
wire builder_csr_bankarray_csrbank10_dma_loop0_re_8;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce;
wire main_vfb_dma_res_fifo_wrport_we_1_4;
wire builder_csr_bankarray_csrbank11_hsync_end0_re;
wire n23649_22;
wire n22976_22;
wire builder_csr_bankarray_csrbank6_dfii_pi0_address0_re;
wire builder_csr_bankarray_csrbank8_update_value0_re;
wire main_vfb_dma_fifo_wrport_we_1_4;
wire main_vfb_dma_fifo_level0_14_10;
wire builder_csr_bankarray_csrbank11_hres0_re;
wire builder_csr_bankarray_csrbank0_scratch0_re;
wire builder_csr_bankarray_csrbank6_dfii_pi0_command0_re;
wire builder_csr_bankarray_csrbank8_reload0_re;
wire builder_csr_bankarray_csrbank10_dma_length0_re;
wire main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4;
wire main_vfb_cdc_cdc_graycounter1_ce;
wire n19172_8;
wire main_basesoc_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_16;
wire n19406_5;
wire n19640_5;
wire n19907_5;
wire main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0;
wire n7350_11;
wire main_basesoc_serial_tx_rs232phytx_next_value_ce1;
wire n7352_10;
wire n7353_9;
wire n7417_11;
wire main_basesoc_rx_count_rs232phyrx_next_value_ce0;
wire n7419_10;
wire n7420_9;
wire n21068_9;
wire main_leds_count_21_10;
wire main_sdram_bankmachine0_wrport_we;
wire main_sdram_bankmachine0_do_read;
wire n21337_12;
wire main_sdram_bankmachine1_wrport_we;
wire main_sdram_bankmachine1_do_read;
wire n21470_12;
wire main_sdram_bankmachine2_do_read;
wire n21603_12;
wire main_sdram_bankmachine3_wrport_we;
wire main_sdram_bankmachine3_do_read;
wire n21736_12;
wire n21862_12;
wire n21918_9;
wire builder_basesoc_roundrobin0_grant_17;
wire n21922_9;
wire builder_basesoc_roundrobin1_grant_16;
wire n21926_9;
wire builder_basesoc_roundrobin2_grant_11;
wire n21930_9;
wire builder_basesoc_roundrobin3_grant_16;
wire main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0_0_8;
wire n21956_5;
wire main_vfb_dma_res_fifo_wrport_we;
wire main_vfb_dma_res_fifo_do_read;
wire main_vfb_dma_fifo_wrport_we;
wire main_vfb_cdc_cdc_graycounter0_ce;
wire count_spimaster_next_value_0_18;
wire count_spimaster_next_value_ce_15;
wire builder_basesoc_resetinserter_next_state_9;
wire builder_fsm0_next_state_9;
wire n6498_10;
wire builder_fsm1_next_state_9;
wire main_basesoc_rx_count_rs232phyrx_next_value0_3_7;
wire n7440_7;
wire n21205_9;
wire n21206_9;
wire n21207_9;
wire n21329_11;
wire n21329_13;
wire main_sdram_bankmachine0_trccon_count_1_12;
wire n21448_10;
wire n21449_9;
wire n21462_11;
wire n21462_13;
wire main_sdram_bankmachine1_trccon_count_1_12;
wire n21595_11;
wire n21595_13;
wire main_sdram_bankmachine2_trccon_count_1_12;
wire n21728_11;
wire n21728_13;
wire main_sdram_bankmachine3_trccon_count_1_12;
wire main_sdram_time0_4_14;
wire main_sdram_time1_3_14;
wire n21866_10;
wire n22640_10;
wire mosi_sel_2_11;
wire n22641_8;
wire n14054_12;
wire n14054_14;
wire builder_basesoc_refresher_next_state_1_21;
wire builder_basesoc_refresher_next_state_1_23;
wire builder_basesoc_refresher_state_1_16;
wire builder_basesoc_fsm_state_1_15;
wire main_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2;
wire main_basesoc_rx_data_rs232phyrx_next_value_ce1;
wire main_full_rate_phy_dfi_p0_cas_n_9;
wire main_full_rate_phy_dfi_p0_rddata_en_7;
wire n21277_11;
wire n21279_7;
wire n21410_8;
wire n21412_7;
wire n21543_8;
wire n21545_7;
wire n21676_8;
wire n21678_7;
wire n19201_9;
wire n19435_8;
wire n19669_8;
wire n19936_8;
wire builder_basesoc_fsm_next_state_1_26;
wire n21448_12;
wire n21866_12;
wire main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0_1_12;
wire n12847_19;
wire n19221_13;
wire n19455_13;
wire n19689_13;
wire n19956_13;
wire n21754_13;
wire n21771_13;
wire main_basesoc_tx_count_rs232phytx_next_value0_3_11;
wire main_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2_12;
wire main_basesoc_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0;
wire n22640_12;
wire builder_basesoc_litedramdmareader_next_state_0_28;
wire main_basesoc_timer_zero_pending_10;
wire builder_axi2axilite2_next_state_0_16;
wire n14677_38;
wire clk_rise_32;
wire n7419_12;
wire n7417_13;
wire n21961_13;
wire n7352_12;
wire n7350_13;
wire main_basesoc_uart_tx_fifo_wrport_we_12;
wire builder_csr_bankarray_csrbank11_vscan0_re_12;
wire main_sdram_bankmachine0_level_3_19;
wire n21280_11;
wire n21253_12;
wire n21252_11;
wire main_sdram_bankmachine1_level_3_19;
wire n21413_11;
wire n21386_12;
wire n21385_11;
wire main_sdram_bankmachine2_level_3_19;
wire n21546_11;
wire n21519_12;
wire n21518_11;
wire main_sdram_bankmachine3_level_3_19;
wire n21679_11;
wire n21652_12;
wire n21651_11;
wire n7429_12;
wire n7428_12;
wire n7427_12;
wire n7426_12;
wire n7425_12;
wire n7424_12;
wire n7423_12;
wire n7422_12;
wire n14497_15;
wire n6778_11;
wire n14487_15;
wire main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_0_14;
wire main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_1_14;
wire main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_2_14;
wire main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_3_14;
wire main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_4_14;
wire main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_5_14;
wire main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_6_14;
wire main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_7_14;
wire main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_8_14;
wire main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_9_14;
wire main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_10_14;
wire main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_16;
wire main_basesoc_uart_tx_fifo_wrport_we_1_4;
wire n29443_5;
wire main_full_rate_phy_dfi_p0_cas_n_11;
wire n34375_5;
wire n21246_12;
wire n21379_12;
wire n21645_12;
wire n23128_13;
wire builder_csr_bankarray_csrbank7_clk_divider0_re_8;
wire main_sdram_csr_dfi_p1_rddata_0_13;
wire main_sdram_csr_dfi_p1_rddata_1_13;
wire main_sdram_csr_dfi_p1_rddata_2_13;
wire main_sdram_csr_dfi_p1_rddata_3_13;
wire main_sdram_csr_dfi_p1_rddata_4_13;
wire main_sdram_csr_dfi_p1_rddata_5_13;
wire main_sdram_csr_dfi_p1_rddata_6_13;
wire main_sdram_csr_dfi_p1_rddata_7_13;
wire main_sdram_csr_dfi_p1_rddata_8_13;
wire main_sdram_csr_dfi_p1_rddata_9_13;
wire main_sdram_csr_dfi_p1_rddata_10_13;
wire main_sdram_csr_dfi_p1_rddata_11_13;
wire main_sdram_csr_dfi_p1_rddata_12_13;
wire main_sdram_csr_dfi_p1_rddata_13_13;
wire main_sdram_csr_dfi_p1_rddata_14_13;
wire main_sdram_csr_dfi_p1_rddata_15_13;
wire main_sdram_csr_dfi_p0_rddata_0_13;
wire main_sdram_csr_dfi_p0_rddata_1_13;
wire main_sdram_csr_dfi_p0_rddata_2_13;
wire main_sdram_csr_dfi_p0_rddata_3_13;
wire main_sdram_csr_dfi_p0_rddata_4_13;
wire main_sdram_csr_dfi_p0_rddata_5_13;
wire main_sdram_csr_dfi_p0_rddata_6_13;
wire main_sdram_csr_dfi_p0_rddata_7_13;
wire main_sdram_csr_dfi_p0_rddata_8_13;
wire main_sdram_csr_dfi_p0_rddata_9_13;
wire main_sdram_csr_dfi_p0_rddata_10_13;
wire main_sdram_csr_dfi_p0_rddata_11_13;
wire main_sdram_csr_dfi_p0_rddata_12_13;
wire main_sdram_csr_dfi_p0_rddata_13_13;
wire main_sdram_csr_dfi_p0_rddata_14_13;
wire main_sdram_csr_dfi_p0_rddata_15_13;
wire n22267_12;
wire n22296_15;
wire n22407_12;
wire main_full_rate_phy_dfi_p0_cas_n_13;
wire builder_csr_bankarray_csrbank7_mosi0_re;
wire builder_csr_bankarray_csrbank8_en0_re;
wire builder_csr_bankarray_csrbank10_dma_enable0_re;
wire builder_csr_bankarray_csrbank6_dfii_control0_re;
wire builder_csr_bankarray_csrbank7_control0_re;
wire builder_csr_bankarray_csrbank8_load0_re;
wire builder_csr_bankarray_csrbank10_dma_base0_re;
wire n22887_6;
wire builder_rst10;
wire sys_rst;
wire builder_rst11;
wire dvi_rst;
wire builder_rst13;
wire sys2x_rst;
wire builder_gw5asdrtristateimpl0__o;
wire builder_gw5asdrtristateimpl0_oe_n;
wire builder_gw5asdrtristateimpl1__o;
wire builder_gw5asdrtristateimpl1_oe_n;
wire builder_gw5asdrtristateimpl2__o;
wire builder_gw5asdrtristateimpl2_oe_n;
wire builder_gw5asdrtristateimpl3__o;
wire builder_gw5asdrtristateimpl3_oe_n;
wire builder_gw5asdrtristateimpl4__o;
wire builder_gw5asdrtristateimpl4_oe_n;
wire builder_gw5asdrtristateimpl5__o;
wire builder_gw5asdrtristateimpl5_oe_n;
wire builder_gw5asdrtristateimpl6__o;
wire builder_gw5asdrtristateimpl6_oe_n;
wire builder_gw5asdrtristateimpl7__o;
wire builder_gw5asdrtristateimpl7_oe_n;
wire builder_gw5asdrtristateimpl8__o;
wire builder_gw5asdrtristateimpl8_oe_n;
wire builder_gw5asdrtristateimpl9__o;
wire builder_gw5asdrtristateimpl9_oe_n;
wire builder_gw5asdrtristateimpl10__o;
wire builder_gw5asdrtristateimpl10_oe_n;
wire builder_gw5asdrtristateimpl11__o;
wire builder_gw5asdrtristateimpl11_oe_n;
wire builder_gw5asdrtristateimpl12__o;
wire builder_gw5asdrtristateimpl12_oe_n;
wire builder_gw5asdrtristateimpl13__o;
wire builder_gw5asdrtristateimpl13_oe_n;
wire builder_gw5asdrtristateimpl14__o;
wire builder_gw5asdrtristateimpl14_oe_n;
wire builder_gw5asdrtristateimpl15__o;
wire builder_gw5asdrtristateimpl15_oe_n;
wire main_vtg_source_last;
wire builder_basesoc_clockdomainsrenamer_state;
wire main_vtg_hactive;
wire main_vtg_vactive;
wire main_vtg_source_payload_hsync;
wire main_vtg_source_payload_vsync;
wire main_vfb_first;
wire builder_multiregimpl1_regs0;
wire builder_multiregimpl1_regs1;
wire builder_multiregimpl12_regs0;
wire builder_multiregimpl12_regs1;
wire main_basesoc_socbushandler_wishbone2axi0_cmd_done;
wire main_basesoc_socbushandler_wishbone2axi0_data_done;
wire main_basesoc_socbushandler_wishbone2axi1_cmd_done;
wire main_basesoc_socbushandler_wishbone2axi1_data_done;
wire main_basesoc_basesoc_socbushandler_pipe_valid_source_valid;
wire main_basesoc_basesoc_socbushandler_last_ar_aw_n;
wire main_basesoc_socbushandler_pipe_valid_source_valid;
wire main_basesoc_socbushandler_cmd_done;
wire main_basesoc_socbushandler_last_ar_aw_n;
wire main_bridge_axi2axi_lite_pipe_valid_source_valid;
wire main_bridge_axi2axi_lite_cmd_done;
wire main_bridge_axi2axi_lite_last_ar_aw_n;
wire builder_basesoc_socbushandler_pipe_valid_source_valid;
wire builder_basesoc_socbushandler_cmd_done;
wire builder_basesoc_socbushandler_last_ar_aw_n;
wire builder_rr_write_grant;
wire builder_rr_read_grant;
wire main_basesoc_tx_tick;
wire main_basesoc_rx_rx_d;
wire main_basesoc_rx_tick;
wire main_basesoc_uart_tx_trigger_d;
wire main_basesoc_uart_rx_trigger_d;
wire main_basesoc_timer_zero_trigger_d;
wire main_leds_mode;
wire main_phase_sys;
wire main_sdram_postponer_req_o;
wire main_sdram_cmd_payload_cas;
wire main_sdram_cmd_payload_we;
wire main_sdram_sequencer_done1;
wire main_sdram_bankmachine0_row_opened;
wire main_sdram_bankmachine0_pipe_valid_source_valid;
wire main_sdram_bankmachine0_pipe_valid_source_payload_we;
wire main_sdram_bankmachine0_twtpcon_ready;
wire main_sdram_bankmachine0_trccon_ready;
wire main_sdram_bankmachine0_trascon_ready;
wire main_sdram_bankmachine1_row_opened;
wire main_sdram_bankmachine1_pipe_valid_source_valid;
wire main_sdram_bankmachine1_pipe_valid_source_payload_we;
wire main_sdram_bankmachine1_twtpcon_ready;
wire main_sdram_bankmachine1_trccon_ready;
wire main_sdram_bankmachine1_trascon_ready;
wire main_sdram_bankmachine2_row_opened;
wire main_sdram_bankmachine2_pipe_valid_source_valid;
wire main_sdram_bankmachine2_pipe_valid_source_payload_we;
wire main_sdram_bankmachine2_twtpcon_ready;
wire main_sdram_bankmachine2_trccon_ready;
wire main_sdram_bankmachine2_trascon_ready;
wire main_sdram_bankmachine3_row_opened;
wire main_sdram_bankmachine3_pipe_valid_source_valid;
wire main_sdram_bankmachine3_pipe_valid_source_payload_we;
wire main_sdram_bankmachine3_twtpcon_ready;
wire main_sdram_bankmachine3_trccon_ready;
wire main_sdram_bankmachine3_trascon_ready;
wire main_sdram_dfi_p0_cas_n;
wire main_sdram_dfi_p0_ras_n;
wire main_sdram_dfi_p0_we_n;
wire main_sdram_dfi_p0_rddata_en;
wire main_sdram_dfi_p0_wrdata_en;
wire main_sdram_dfi_p1_ras_n;
wire main_sdram_dfi_p1_we_n;
wire main_sdram_trrdcon_count;
wire main_sdram_trrdcon_ready;
wire main_sdram_tccdcon_count;
wire main_sdram_tccdcon_ready;
wire main_sdram_twtrcon_ready;
wire builder_basesoc_new_master_wdata_ready0;
wire builder_basesoc_new_master_wdata_ready1;
wire builder_basesoc_new_master_rdata_valid0;
wire builder_basesoc_new_master_rdata_valid1;
wire builder_basesoc_new_master_rdata_valid2;
wire builder_basesoc_new_master_rdata_valid3;
wire builder_basesoc_new_master_rdata_valid4;
wire builder_basesoc_new_master_rdata_valid5;
wire main_wishbone_bridge_cmd_we;
wire main_wishbone_bridge_rdata_converter_converter_strobe_all;
wire main_basesoc_reset_re;
wire builder_csr_bankarray_sel_r;
wire main_leds_re;
wire control_re;
wire loopback_storage;
wire main_basesoc_timer_en_storage;
wire main_basesoc_timer_update_value_storage;
wire main_basesoc_timer_update_value_re;
wire main_basesoc_timer_pending_r;
wire main_basesoc_timer_pending_re;
wire main_basesoc_timer_enable_storage;
wire main_basesoc_uart_pending_re;
wire main_vfb_litedramdmareader_enable_storage;
wire main_vfb_litedramdmareader_loop_storage;
wire main_vtg_enable_storage;
wire builder_multiregimpl0_regs0;
wire builder_multiregimpl0_regs1;
wire builder_multiregimpl13_regs0;
wire builder_multiregimpl13_regs1;
wire builder_multiregimpl14_regs0;
wire builder_multiregimpl14_regs1;
wire main_phase_sys2x;
wire main_phase_sel;
wire main_wr_data_en_d;
wire main_full_rate_phy_dfi_p0_rddata_valid;
wire main_sdram_dfi_p1_cs_n;
wire main_basesoc_uart_tx_pending;
wire main_basesoc_uart_rx_pending;
wire main_basesoc_uart_tx_fifo_readable;
wire main_basesoc_uart_rx_fifo_readable;
wire main_basesoc_timer_zero_pending;
wire builder_basesoc_litedramnativeportconverter_state;
wire main_vfb_dma_fifo_readable;
wire main_vfb_dma_res_fifo_consume_0_24;
wire main_vfb_dma_res_fifo_consume_1_21;
wire main_vfb_dma_res_fifo_consume_2_19;
wire main_vfb_dma_res_fifo_consume_3_19;
wire main_vfb_dma_res_fifo_consume_4_21;
wire main_vfb_dma_res_fifo_consume_5_19;
wire main_vfb_dma_res_fifo_consume_6_19;
wire main_vfb_dma_res_fifo_consume_7_21;
wire main_vfb_dma_res_fifo_consume_8_19;
wire main_vfb_dma_res_fifo_consume_9_19;
wire main_vfb_dma_res_fifo_consume_10_19;
wire main_vfb_dma_res_fifo_consume_11_19;
wire main_vfb_dma_res_fifo_consume_12_21;
wire main_vfb_dma_res_fifo_consume_13_19;
wire main_basesoc_basesoc_socbushandler_cmd_done;
wire builder_basesoc_roundrobin0_grant;
wire builder_basesoc_roundrobin1_grant;
wire builder_basesoc_roundrobin2_grant;
wire builder_basesoc_roundrobin3_grant;
wire builder_basesoc_resetinserter_state;
wire builder_fsm0_state;
wire builder_fsm1_state;
wire builder_basesoc_rs232phytx_state;
wire builder_basesoc_rs232phyrx_state;
wire main_wishbone_bridge_aborted;
wire n28416_2;
wire n28417_2;
wire n28418_2;
wire n28419_2;
wire n28412_2;
wire n28413_2;
wire n28414_2;
wire n28415_2;
wire n28490_2;
wire n28491_2;
wire n28492_2;
wire n28493_2;
wire n28486_2;
wire n28487_2;
wire n28488_2;
wire n28489_2;
wire n29326_2;
wire n29327_2;
wire n29328_2;
wire n29329_2;
wire n29320_2;
wire n29321_2;
wire n29324_2;
wire n29325_2;
wire n29316_2;
wire n29317_2;
wire n29318_2;
wire n29319_2;
wire n29310_2;
wire n29311_2;
wire n29312_2;
wire n29313_2;
wire n29298_4;
wire n29308_2;
wire n29309_2;
wire main_locked;
wire main_clkout0;
wire main_clkout1;
wire main_clkout2;
wire main_clkout3;
wire main_clkout4;
wire builder_basesoc_gw5apll0;
wire builder_basesoc_gw5apll1;
wire builder_basesoc_gw5apll2;
wire builder_gowinddroutputimpl0;
wire builder_gowinddroutputimpl1;
wire n20114_2;
wire n20114_1_1;
wire n20113_2;
wire n20113_1_1;
wire n20112_2;
wire n20112_1_1;
wire n20111_2;
wire n20111_1_1;
wire n20110_2;
wire n20110_1_1;
wire n20109_2;
wire n20109_1_1;
wire n20108_2;
wire n20108_1_1;
wire n20107_2;
wire n20107_1_0_COUT;
wire n20167_2;
wire n20167_1_1;
wire n20166_2;
wire n20166_1_1;
wire n20165_2;
wire n20165_1_1;
wire n20164_2;
wire n20164_1_1;
wire n20163_2;
wire n20163_1_1;
wire n20162_2;
wire n20162_1_1;
wire n20161_2;
wire n20161_1_1;
wire n20160_2;
wire n20160_1_0_COUT;
wire n20226_2;
wire n20226_1_1;
wire n20225_2;
wire n20225_1_1;
wire n20224_2;
wire n20224_1_1;
wire n20223_2;
wire n20223_1_1;
wire n20222_2;
wire n20222_1_1;
wire n20221_2;
wire n20221_1_1;
wire n20220_2;
wire n20220_1_1;
wire n20219_2;
wire n20219_1_0_COUT;
wire n20279_2;
wire n20279_1_1;
wire n20278_2;
wire n20278_1_1;
wire n20277_2;
wire n20277_1_1;
wire n20276_2;
wire n20276_1_1;
wire n20275_2;
wire n20275_1_1;
wire n20274_2;
wire n20274_1_1;
wire n20273_2;
wire n20273_1_1;
wire n20272_2;
wire n20272_1_0_COUT;
wire n20852_2;
wire n20852_1_1;
wire n20851_2;
wire n20851_1_1;
wire n20850_2;
wire n20850_1_1;
wire n20849_2;
wire n20849_1_1;
wire n20848_2;
wire n20848_1_0_COUT;
wire n20902_2;
wire n20902_1_1;
wire n20901_2;
wire n20901_1_1;
wire n20900_2;
wire n20900_1_1;
wire n20899_2;
wire n20899_1_1;
wire n20898_2;
wire n20898_1_0_COUT;
wire n22389_2;
wire n22389_1_1;
wire n22388_2;
wire n22388_1_1;
wire n22387_2;
wire n22387_1_1;
wire n22386_2;
wire n22386_1_1;
wire n22385_2;
wire n22385_1_1;
wire n22384_2;
wire n22384_1_1;
wire n22383_2;
wire n22383_1_1;
wire n22382_2;
wire n22382_1_1;
wire n22381_2;
wire n22381_1_1;
wire n22380_2;
wire n22380_1_1;
wire n22379_2;
wire n22379_1_1;
wire n22378_2;
wire n22378_1_1;
wire n22377_2;
wire n22377_1_1;
wire n22376_2;
wire n22376_1_1;
wire n22375_2;
wire n22375_1_0_COUT;
wire n22529_2;
wire n22529_1_1;
wire n22528_2;
wire n22528_1_1;
wire n22527_2;
wire n22527_1_1;
wire n22526_2;
wire n22526_1_1;
wire n22525_2;
wire n22525_1_1;
wire n22524_2;
wire n22524_1_1;
wire n22523_2;
wire n22523_1_1;
wire n22522_2;
wire n22522_1_1;
wire n22521_2;
wire n22521_1_1;
wire n22520_2;
wire n22520_1_1;
wire n22519_2;
wire n22519_1_1;
wire n22518_2;
wire n22518_1_1;
wire n22517_2;
wire n22517_1_1;
wire n22516_2;
wire n22516_1_1;
wire n22515_2;
wire n22515_1_0_COUT;
wire n13955_1;
wire n13955_2;
wire n13954_1;
wire n13954_2;
wire n13953_1;
wire n13953_2;
wire n13952_1;
wire n13952_2;
wire n13951_1;
wire n13951_2;
wire n13950_1;
wire n13950_2;
wire n13949_1;
wire n13949_2;
wire n13948_1;
wire n13948_2;
wire n13947_1;
wire n13947_2;
wire n13946_1;
wire n13946_2;
wire n13945_1;
wire n13945_2;
wire n13944_1;
wire n13944_2;
wire n13943_1;
wire n13943_2;
wire n13942_1;
wire n13942_2;
wire n13941_1;
wire n13941_2;
wire n13940_1;
wire n13940_2;
wire n13939_1;
wire n13939_2;
wire n13938_1;
wire n13938_2;
wire n13937_1;
wire n13937_2;
wire n13936_1;
wire n13936_2;
wire n13935_1;
wire n13935_2;
wire n13934_1;
wire n13934_2;
wire n13933_1;
wire n13933_0_COUT;
wire n19199_1;
wire n19199_2;
wire n19198_1;
wire n19198_2;
wire n19197_1;
wire n19197_2;
wire n19196_1;
wire n19196_2;
wire n19195_1;
wire n19195_2;
wire n19194_1;
wire n19194_2;
wire n19193_1;
wire n19193_2;
wire n19192_1;
wire n19192_2;
wire n19191_1;
wire n19191_2;
wire n19190_1;
wire n19190_2;
wire n19189_1;
wire n19189_2;
wire n19433_1;
wire n19433_2;
wire n19432_1;
wire n19432_2;
wire n19431_1;
wire n19431_2;
wire n19430_1;
wire n19430_2;
wire n19429_1;
wire n19429_2;
wire n19428_1;
wire n19428_2;
wire n19427_1;
wire n19427_2;
wire n19426_1;
wire n19426_2;
wire n19425_1;
wire n19425_2;
wire n19424_1;
wire n19424_2;
wire n19423_1;
wire n19423_2;
wire n19667_1;
wire n19667_2;
wire n19666_1;
wire n19666_2;
wire n19665_1;
wire n19665_2;
wire n19664_1;
wire n19664_2;
wire n19663_1;
wire n19663_2;
wire n19662_1;
wire n19662_2;
wire n19661_1;
wire n19661_2;
wire n19660_1;
wire n19660_2;
wire n19659_1;
wire n19659_2;
wire n19658_1;
wire n19658_2;
wire n19657_1;
wire n19657_2;
wire n19934_1;
wire n19934_2;
wire n19933_1;
wire n19933_2;
wire n19932_1;
wire n19932_2;
wire n19931_1;
wire n19931_2;
wire n19930_1;
wire n19930_2;
wire n19929_1;
wire n19929_2;
wire n19928_1;
wire n19928_2;
wire n19927_1;
wire n19927_2;
wire n19926_1;
wire n19926_2;
wire n19925_1;
wire n19925_2;
wire n19924_1;
wire n19924_2;
wire n20484_1;
wire n20484_2;
wire n20483_1;
wire n20483_2;
wire n20482_1;
wire n20482_2;
wire n20481_1;
wire n20481_2;
wire n20480_1;
wire n20480_2;
wire n20479_1;
wire n20479_2;
wire n20478_1;
wire n20478_2;
wire n20477_1;
wire n20477_2;
wire n20476_1;
wire n20476_2;
wire n20475_1;
wire n20475_2;
wire n20474_1;
wire n20474_2;
wire n20473_1;
wire n20473_2;
wire n20472_1;
wire n20472_2;
wire n20471_1;
wire n20471_2;
wire n20470_1;
wire n20470_2;
wire n20469_1;
wire n20469_2;
wire n20468_1;
wire n20468_2;
wire n20467_1;
wire n20467_2;
wire n20466_1;
wire n20466_2;
wire n20465_1;
wire n20465_2;
wire n20464_1;
wire n20464_2;
wire n20463_1;
wire n20463_2;
wire n20462_1;
wire n20462_2;
wire n20461_1;
wire n20461_2;
wire n20460_1;
wire n20460_2;
wire n20459_1;
wire n20459_2;
wire n20458_1;
wire n20458_2;
wire n20457_1;
wire n20457_2;
wire n20456_1;
wire n20456_2;
wire n20455_1;
wire n20455_2;
wire n20454_1;
wire n20454_0_COUT;
wire n22266_1;
wire n22266_2;
wire n22265_1;
wire n22265_2;
wire n22264_1;
wire n22264_2;
wire n22263_1;
wire n22263_2;
wire n22262_1;
wire n22262_2;
wire n22261_1;
wire n22261_2;
wire n22260_1;
wire n22260_2;
wire n22259_1;
wire n22259_2;
wire n22258_1;
wire n22258_2;
wire n22257_1;
wire n22257_2;
wire n22256_1;
wire n22256_2;
wire n22255_1;
wire n22255_2;
wire n22254_1;
wire n22254_0_COUT;
wire n22406_1;
wire n22406_2;
wire n22405_1;
wire n22405_2;
wire n22404_1;
wire n22404_2;
wire n22403_1;
wire n22403_2;
wire n22402_1;
wire n22402_2;
wire n22401_1;
wire n22401_2;
wire n22400_1;
wire n22400_2;
wire n22399_1;
wire n22399_2;
wire n22398_1;
wire n22398_2;
wire n22397_1;
wire n22397_2;
wire n22396_1;
wire n22396_2;
wire n22395_1;
wire n22395_2;
wire n22394_1;
wire n22394_0_COUT;
wire n22435_1;
wire n22435_2;
wire n22434_1;
wire n22434_2;
wire n22433_1;
wire n22433_2;
wire n22432_1;
wire n22432_2;
wire n22431_1;
wire n22431_2;
wire n22430_1;
wire n22430_2;
wire n22429_1;
wire n22429_2;
wire n22428_1;
wire n22428_2;
wire n22427_1;
wire n22427_2;
wire n22426_1;
wire n22426_2;
wire n22425_1;
wire n22425_2;
wire n22424_1;
wire n22424_2;
wire n22423_1;
wire n22423_0_COUT;
wire n22593_1;
wire n22593_2;
wire n22592_1;
wire n22592_2;
wire n22591_1;
wire n22591_2;
wire n22590_1;
wire n22590_2;
wire n22589_1;
wire n22589_2;
wire n22588_1;
wire n22588_2;
wire n22587_1;
wire n22587_2;
wire n22586_1;
wire n22586_2;
wire n22585_1;
wire n22585_2;
wire n22584_1;
wire n22584_2;
wire n22583_1;
wire n22583_2;
wire n22582_1;
wire n22582_2;
wire n22581_1;
wire n22581_2;
wire n22580_1;
wire n22580_2;
wire n22579_1;
wire n22579_0_COUT;
wire main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_2_3;
wire main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_3_3;
wire main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_4_3;
wire main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_5_3;
wire main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_6_3;
wire main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_7_3;
wire main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_8_3;
wire main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_9_3;
wire main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_10_3;
wire main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_11_3;
wire main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_12_3;
wire main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_13_3;
wire main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_14_3;
wire main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_15_0_COUT;
wire main_basesoc_socbushandler_ax_beat_payload_addr_2_3;
wire main_basesoc_socbushandler_ax_beat_payload_addr_3_3;
wire main_basesoc_socbushandler_ax_beat_payload_addr_4_3;
wire main_basesoc_socbushandler_ax_beat_payload_addr_5_3;
wire main_basesoc_socbushandler_ax_beat_payload_addr_6_3;
wire main_basesoc_socbushandler_ax_beat_payload_addr_7_3;
wire main_basesoc_socbushandler_ax_beat_payload_addr_8_3;
wire main_basesoc_socbushandler_ax_beat_payload_addr_9_3;
wire main_basesoc_socbushandler_ax_beat_payload_addr_10_3;
wire main_basesoc_socbushandler_ax_beat_payload_addr_11_3;
wire main_basesoc_socbushandler_ax_beat_payload_addr_12_0_COUT;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_2_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_3_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_4_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_5_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_6_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_7_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_8_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_9_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_10_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_11_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_12_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_13_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_14_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_15_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_16_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_17_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_18_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_19_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_20_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_21_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_22_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_23_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_24_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_25_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_26_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_27_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_28_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_29_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_30_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_31_0_COUT;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_2_3;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_3_3;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_4_3;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_5_3;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_6_3;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_7_3;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_8_3;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_9_3;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_10_3;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_11_3;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_12_3;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_13_3;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_14_3;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_15_0_COUT;
wire n19064_2;
wire n19064_3;
wire n19063_2;
wire n19063_3;
wire n19062_2;
wire n19062_3;
wire n19061_2;
wire n19061_3;
wire n19060_2;
wire n19060_3;
wire n19059_2;
wire n19059_3;
wire n19058_2;
wire n19058_3;
wire n19057_2;
wire n19057_3;
wire n19056_2;
wire n19056_3;
wire n19055_2;
wire n19055_3;
wire n19054_2;
wire n19054_3;
wire n19053_2;
wire n19053_3;
wire n19052_2;
wire n19052_3;
wire n19051_2;
wire n19051_3;
wire n19050_2;
wire n19050_0_COUT;
wire n20316_2;
wire n20316_3;
wire n20315_2;
wire n20315_3;
wire n20314_2;
wire n20314_3;
wire n20313_2;
wire n20313_3;
wire n20312_2;
wire n20312_3;
wire n20311_2;
wire n20311_3;
wire n20310_2;
wire n20310_3;
wire n20309_2;
wire n20309_3;
wire n20308_2;
wire n20308_3;
wire n20307_2;
wire n20307_3;
wire n20306_2;
wire n20306_3;
wire n20305_2;
wire n20305_3;
wire n20304_2;
wire n20304_3;
wire n20303_2;
wire n20303_3;
wire n20302_2;
wire n20302_3;
wire n20301_2;
wire n20301_3;
wire n20300_2;
wire n20300_3;
wire n20299_2;
wire n20299_3;
wire n20298_2;
wire n20298_0_COUT;
wire n20378_2;
wire n20378_3;
wire n20377_2;
wire n20377_3;
wire n20376_2;
wire n20376_3;
wire n20375_2;
wire n20375_3;
wire n20374_2;
wire n20374_3;
wire n20373_2;
wire n20373_3;
wire n20372_2;
wire n20372_3;
wire n20371_2;
wire n20371_3;
wire n20370_2;
wire n20370_3;
wire n20369_2;
wire n20369_3;
wire n20368_2;
wire n20368_3;
wire n20367_2;
wire n20367_3;
wire n20366_2;
wire n20366_3;
wire n20365_2;
wire n20365_3;
wire n20364_2;
wire n20364_3;
wire n20363_2;
wire n20363_3;
wire n20362_2;
wire n20362_3;
wire n20361_2;
wire n20361_3;
wire n20360_2;
wire n20360_0_COUT;
wire n21067_2;
wire n21067_3;
wire n21066_2;
wire n21066_3;
wire n21065_2;
wire n21065_3;
wire n21064_2;
wire n21064_3;
wire n21063_2;
wire n21063_3;
wire n21062_2;
wire n21062_3;
wire n21061_2;
wire n21061_3;
wire n21060_2;
wire n21060_3;
wire n21059_2;
wire n21059_3;
wire n21058_2;
wire n21058_3;
wire n21057_2;
wire n21057_3;
wire n21056_2;
wire n21056_3;
wire n21055_2;
wire n21055_3;
wire n21054_2;
wire n21054_3;
wire n21053_2;
wire n21053_3;
wire n21052_2;
wire n21052_3;
wire n21051_2;
wire n21051_3;
wire n21050_2;
wire n21050_3;
wire n21049_2;
wire n21049_3;
wire n21048_2;
wire n21048_3;
wire n21047_2;
wire n21047_0_COUT;
wire n21155_2;
wire n21155_3;
wire n21154_2;
wire n21154_3;
wire n21153_2;
wire n21153_3;
wire n21152_2;
wire n21152_3;
wire n21151_2;
wire n21151_3;
wire n21150_2;
wire n21150_3;
wire n21149_2;
wire n21149_3;
wire n21148_2;
wire n21148_0_COUT;
wire n19200_5;
wire n19200_4;
wire n19434_5;
wire n19434_4;
wire n19668_5;
wire n19668_4;
wire n19935_5;
wire n19935_4;
wire n8552_1_SUM;
wire n8552_3;
wire n8553_1_SUM;
wire n8553_3;
wire n8554_1_SUM;
wire n8554_3;
wire n8555_1_SUM;
wire n8555_3;
wire n8556_1_SUM;
wire n8556_3;
wire n8557_1_SUM;
wire n8557_3;
wire n8558_1_SUM;
wire n8558_3;
wire n8559_1_SUM;
wire n8559_3;
wire n8560_1_SUM;
wire n8560_3;
wire n8561_1_SUM;
wire n8561_3;
wire n8562_1_SUM;
wire n8562_3;
wire n8563_1_SUM;
wire n8563_3;
wire n8564_1_SUM;
wire n8564_3;
wire n8588_1_SUM;
wire n8588_3;
wire n8589_1_SUM;
wire n8589_3;
wire n8590_1_SUM;
wire n8590_3;
wire n8591_1_SUM;
wire n8591_3;
wire n8592_1_SUM;
wire n8592_3;
wire n8593_1_SUM;
wire n8593_3;
wire n8594_1_SUM;
wire n8594_3;
wire n8595_1_SUM;
wire n8595_3;
wire n8596_1_SUM;
wire n8596_3;
wire n8597_1_SUM;
wire n8597_3;
wire n8598_1_SUM;
wire n8598_3;
wire n8599_1_SUM;
wire n8599_3;
wire n8600_1_SUM;
wire n8601_2;
wire n8966_1_SUM;
wire n8966_3;
wire n8967_1_SUM;
wire n8967_3;
wire n8968_1_SUM;
wire n8968_3;
wire n8969_1_SUM;
wire n8969_3;
wire n8970_1_SUM;
wire n8970_3;
wire n8971_1_SUM;
wire n8971_3;
wire n8972_1_SUM;
wire n8972_3;
wire n8973_1_SUM;
wire n8973_3;
wire n8974_1_SUM;
wire n8974_3;
wire n8975_1_SUM;
wire n8975_3;
wire n8976_1_SUM;
wire n8976_3;
wire n8977_1_SUM;
wire n8977_3;
wire n8978_1_SUM;
wire n8978_3;
wire n9002_1_SUM;
wire n9002_3;
wire n9003_1_SUM;
wire n9003_3;
wire n9004_1_SUM;
wire n9004_3;
wire n9005_1_SUM;
wire n9005_3;
wire n9006_1_SUM;
wire n9006_3;
wire n9007_1_SUM;
wire n9007_3;
wire n9008_1_SUM;
wire n9008_3;
wire n9009_1_SUM;
wire n9009_3;
wire n9010_1_SUM;
wire n9010_3;
wire n9011_1_SUM;
wire n9011_3;
wire n9012_1_SUM;
wire n9012_3;
wire n9013_1_SUM;
wire n9013_3;
wire n9014_1_SUM;
wire n9015_2;
wire n9380_1_SUM;
wire n9380_3;
wire n9381_1_SUM;
wire n9381_3;
wire n9382_1_SUM;
wire n9382_3;
wire n9383_1_SUM;
wire n9383_3;
wire n9384_1_SUM;
wire n9384_3;
wire n9385_1_SUM;
wire n9385_3;
wire n9386_1_SUM;
wire n9386_3;
wire n9387_1_SUM;
wire n9387_3;
wire n9388_1_SUM;
wire n9388_3;
wire n9389_1_SUM;
wire n9389_3;
wire n9390_1_SUM;
wire n9390_3;
wire n9391_1_SUM;
wire n9391_3;
wire n9392_1_SUM;
wire n9392_3;
wire n9416_1_SUM;
wire n9416_3;
wire n9417_1_SUM;
wire n9417_3;
wire n9418_1_SUM;
wire n9418_3;
wire n9419_1_SUM;
wire n9419_3;
wire n9420_1_SUM;
wire n9420_3;
wire n9421_1_SUM;
wire n9421_3;
wire n9422_1_SUM;
wire n9422_3;
wire n9423_1_SUM;
wire n9423_3;
wire n9424_1_SUM;
wire n9424_3;
wire n9425_1_SUM;
wire n9425_3;
wire n9426_1_SUM;
wire n9426_3;
wire n9427_1_SUM;
wire n9427_3;
wire n9428_1_SUM;
wire n9429_2;
wire n9794_1_SUM;
wire n9794_3;
wire n9795_1_SUM;
wire n9795_3;
wire n9796_1_SUM;
wire n9796_3;
wire n9797_1_SUM;
wire n9797_3;
wire n9798_1_SUM;
wire n9798_3;
wire n9799_1_SUM;
wire n9799_3;
wire n9800_1_SUM;
wire n9800_3;
wire n9801_1_SUM;
wire n9801_3;
wire n9802_1_SUM;
wire n9802_3;
wire n9803_1_SUM;
wire n9803_3;
wire n9804_1_SUM;
wire n9804_3;
wire n9805_1_SUM;
wire n9805_3;
wire n9806_1_SUM;
wire n9806_3;
wire n9830_1_SUM;
wire n9830_3;
wire n9831_1_SUM;
wire n9831_3;
wire n9832_1_SUM;
wire n9832_3;
wire n9833_1_SUM;
wire n9833_3;
wire n9834_1_SUM;
wire n9834_3;
wire n9835_1_SUM;
wire n9835_3;
wire n9836_1_SUM;
wire n9836_3;
wire n9837_1_SUM;
wire n9837_3;
wire n9838_1_SUM;
wire n9838_3;
wire n9839_1_SUM;
wire n9839_3;
wire n9840_1_SUM;
wire n9840_3;
wire n9841_1_SUM;
wire n9841_3;
wire n9842_1_SUM;
wire n9843_2;
wire n11439_1_SUM;
wire n11439_3;
wire n11440_1_SUM;
wire n11440_3;
wire n11441_1_SUM;
wire n11441_3;
wire n11442_1_SUM;
wire n11442_3;
wire n11443_1_SUM;
wire n11443_3;
wire n11444_1_SUM;
wire n11444_3;
wire n11445_1_SUM;
wire n11445_3;
wire n11446_1_SUM;
wire n11446_3;
wire n11447_1_SUM;
wire n11447_3;
wire n11448_1_SUM;
wire n11448_3;
wire n11449_1_SUM;
wire n11449_3;
wire n11450_1_SUM;
wire n11450_3;
wire n11451_1_SUM;
wire n11451_3;
wire n11452_1_SUM;
wire n11452_3;
wire n11453_1_SUM;
wire n11453_3;
wire n11454_1_SUM;
wire n11454_3;
wire n11455_1_SUM;
wire n11455_3;
wire n11456_1_SUM;
wire n11456_3;
wire n11457_1_SUM;
wire n11457_3;
wire n13002_1_SUM;
wire n13002_3;
wire n13003_1_SUM;
wire n13003_3;
wire n13004_1_SUM;
wire n13004_3;
wire n13005_1_SUM;
wire n13005_3;
wire n13006_1_SUM;
wire n13006_3;
wire n13007_1_SUM;
wire n13007_3;
wire n13008_1_SUM;
wire n13008_3;
wire n13009_1_SUM;
wire n13009_3;
wire n13010_1_SUM;
wire n13010_3;
wire n13011_1_SUM;
wire n13011_3;
wire n13012_1_SUM;
wire n13012_3;
wire n13013_1_SUM;
wire n13013_3;
wire n13017_1_SUM;
wire n13017_3;
wire n13018_1_SUM;
wire n13018_3;
wire n13019_1_SUM;
wire n13019_3;
wire n13020_1_SUM;
wire n13020_3;
wire n13021_1_SUM;
wire n13021_3;
wire n13022_1_SUM;
wire n13022_3;
wire n13023_1_SUM;
wire n13023_3;
wire n13024_1_SUM;
wire n13024_3;
wire n13025_1_SUM;
wire n13025_3;
wire n13026_1_SUM;
wire n13026_3;
wire n13027_1_SUM;
wire n13027_3;
wire n13028_1_SUM;
wire n13028_3;
wire n13032_1_SUM;
wire n13032_3;
wire n13033_1_SUM;
wire n13033_3;
wire n13034_1_SUM;
wire n13034_3;
wire n13035_1_SUM;
wire n13035_3;
wire n13036_1_SUM;
wire n13036_3;
wire n13037_1_SUM;
wire n13037_3;
wire n13038_1_SUM;
wire n13038_3;
wire n13039_1_SUM;
wire n13039_3;
wire n13040_1_SUM;
wire n13040_3;
wire n13041_1_SUM;
wire n13041_3;
wire n13042_1_SUM;
wire n13042_3;
wire n13043_1_SUM;
wire n13043_3;
wire n13047_1_SUM;
wire n13047_3;
wire n13048_1_SUM;
wire n13048_3;
wire n13049_1_SUM;
wire n13049_3;
wire n13050_1_SUM;
wire n13050_3;
wire n13051_1_SUM;
wire n13051_3;
wire n13052_1_SUM;
wire n13052_3;
wire n13053_1_SUM;
wire n13053_3;
wire n13054_1_SUM;
wire n13054_3;
wire n13055_1_SUM;
wire n13055_3;
wire n13056_1_SUM;
wire n13056_3;
wire n13057_1_SUM;
wire n13057_3;
wire n13058_1_SUM;
wire n13058_3;
wire n13101_1_SUM;
wire n13101_3;
wire n13102_1_SUM;
wire n13102_3;
wire n13103_1_SUM;
wire n13103_3;
wire n13104_1_SUM;
wire n13104_3;
wire n13105_1_SUM;
wire n13105_3;
wire n13106_1_SUM;
wire n13106_3;
wire n13107_1_SUM;
wire n13107_3;
wire n13108_1_SUM;
wire n13108_3;
wire n13109_1_SUM;
wire n13109_3;
wire n13110_1_SUM;
wire n13110_3;
wire n13111_1_SUM;
wire n13111_3;
wire n13112_1_SUM;
wire n13112_3;
wire n13116_1_SUM;
wire n13116_3;
wire n13117_1_SUM;
wire n13117_3;
wire n13118_1_SUM;
wire n13118_3;
wire n13119_1_SUM;
wire n13119_3;
wire n13120_1_SUM;
wire n13120_3;
wire n13121_1_SUM;
wire n13121_3;
wire n13122_1_SUM;
wire n13122_3;
wire n13123_1_SUM;
wire n13123_3;
wire n13124_1_SUM;
wire n13124_3;
wire n13125_1_SUM;
wire n13125_3;
wire n13126_1_SUM;
wire n13126_3;
wire n13127_1_SUM;
wire n13127_3;
wire n13131_1_SUM;
wire n13131_3;
wire n13132_1_SUM;
wire n13132_3;
wire n13133_1_SUM;
wire n13133_3;
wire n13134_1_SUM;
wire n13134_3;
wire n13135_1_SUM;
wire n13135_3;
wire n13136_1_SUM;
wire n13136_3;
wire n13137_1_SUM;
wire n13137_3;
wire n13138_1_SUM;
wire n13138_3;
wire n13139_1_SUM;
wire n13139_3;
wire n13140_1_SUM;
wire n13140_3;
wire n13141_1_SUM;
wire n13141_3;
wire n13142_1_SUM;
wire n13142_3;
wire n13146_1_SUM;
wire n13146_3;
wire n13147_1_SUM;
wire n13147_3;
wire n13148_1_SUM;
wire n13148_3;
wire n13149_1_SUM;
wire n13149_3;
wire n13150_1_SUM;
wire n13150_3;
wire n13151_1_SUM;
wire n13151_3;
wire n13152_1_SUM;
wire n13152_3;
wire n13153_1_SUM;
wire n13153_3;
wire n13154_1_SUM;
wire n13154_3;
wire n13155_1_SUM;
wire n13155_3;
wire n13156_1_SUM;
wire n13156_3;
wire n13157_1_SUM;
wire n13157_3;
wire n14407_1_SUM;
wire n14407_3;
wire n14408_1_SUM;
wire n14408_3;
wire n14409_1_SUM;
wire main_vfb_cdc_cdc_asyncfifo_readable;
wire builder_sync_f_self_35;
wire builder_sync_f_self_37;
wire builder_sync_f_self;
wire n21803_7;
wire n21803_9;
wire n21803_11;
wire n21804_7;
wire n21804_9;
wire n21804_11;
wire n21831_7;
wire n21831_9;
wire n21831_11;
wire n21832_7;
wire n21832_9;
wire n21832_11;
wire main_vfb_litedramdmareader_reset_6;
wire n29912_6;
wire n29976_6;
wire n29978_6;
wire n21043_5;
wire n28181_5;
wire main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16;
wire main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19;
wire n21973_7;
wire builder_basesoc_litedramnativeportconverter_next_state_7;
wire n20074_7;
wire n20078_7;
wire n20749_10;
wire main_vfb_dma_res_fifo_consume_0_22;
wire builder_basesoc_spimaster_next_state_0_13;
wire n20485_6;
wire n20810_6;
wire n20819_6;
wire n20860_6;
wire n20869_6;
wire n21512_6;
wire n22436_6;
wire n22594_6;
wire n19065_7;
wire n20317_7;
wire n20379_7;
wire n21156_7;
wire n13158_5;
wire main_basesoc_tx_count_rs232phytx_next_value0_3_12;
wire main_basesoc_rx_count_rs232phyrx_next_value0_3_10;
wire main_basesoc_dbus_stb;
wire main_basesoc_dbus_we;
wire n24506_4;
wire n17969_8;
wire [31:0] main_wb_sdram_dat_r;
wire [31:0] main_wishbone_bridge_wdata_converter_converter_source_payload_data;
wire [3:0] builder_slave_sel_dec0;
wire [3:0] builder_slave_sel_dec1;
wire [7:0] main_basesoc_tx_data_rs232phytx_next_value2;
wire [15:0] main_full_rate_phy_dfi_p0_wrdata;
wire [127:0] main_data_port_dat_w;
wire [2:2] main_vfb_cdc_cdc_graycounter0_q_next_binary;
wire [1:0] main_vfb_cdc_cdc_graycounter0_q_next;
wire [2:0] main_vfb_cdc_cdc_graycounter1_q_next_binary;
wire [31:0] builder_csr_interconnect_dat_r;
wire [20:0] builder_comb_rhs_self52;
wire [20:0] builder_comb_rhs_self55;
wire [20:0] builder_comb_rhs_self58;
wire [20:0] builder_comb_rhs_self61;
wire [0:0] builder_wishbone2axi0_next_state;
wire [0:0] builder_wishbone2axi1_next_state;
wire [1:0] builder_axi2axilite0_next_state;
wire [1:0] builder_axi2axilite1_next_state;
wire [1:0] builder_axi2axilite_next_state;
wire [1:0] builder_axi2axilite2_next_state;
wire [2:0] builder_basesoc_bankmachine0_next_state;
wire [2:0] builder_basesoc_bankmachine1_next_state;
wire [2:0] builder_basesoc_bankmachine2_next_state;
wire [2:0] builder_basesoc_bankmachine3_next_state;
wire [0:0] builder_basesoc_fullmemorywe_next_state;
wire [1:1] builder_basesoc_spimaster_next_state;
wire [10:10] builder_sync_rhs_self1;
wire [2:0] builder_axilite2wishbone_next_state;
wire [1:0] builder_basesoc_axilitesram0_next_state;
wire [1:0] builder_basesoc_axilitesram1_next_state;
wire [2:0] builder_basesoc_multiplexer_next_state;
wire [1:0] builder_basesoc_axilite2csr_next_state;
wire [13:0] main_basesoc_basesoc_adr;
wire [10:0] main_basesoc_ram_adr;
wire [5:0] builder_basesoc_adr;
wire [13:0] main_vfb_dma_res_fifo_consume_c;
wire [22:0] main_vfb_litedramdmareader_offset_litedramdmareader_next_value;
wire [2:0] count_spimaster_next_value;
wire [15:2] builder_basesoc_socbushandler_ax_burst_payload_addr;
wire [31:0] builder_basesoc_axiliteinterface_w_payload_data;
wire [31:2] main_bridge_axi2axi_lite_ax_burst_payload_addr;
wire [12:2] main_basesoc_socbushandler_ax_burst_payload_addr;
wire [31:0] main_basesoc_ram_bus_w_payload_data;
wire [15:2] main_basesoc_basesoc_socbushandler_ax_burst_payload_addr;
wire [12:0] builder_sync_rhs_self8;
wire [1:0] builder_sync_rhs_self7;
wire [11:0] main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5;
wire [11:0] main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4;
wire [20:0] main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1;
wire [15:0] main_sdram_slave_p1_rddata;
wire [15:0] main_sdram_slave_p0_rddata;
wire [7:0] main_basesoc_rx_source_payload_data;
wire [31:0] main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1;
wire [1:0] main_vfb_cdc_cdc_graycounter1_q_next;
wire [15:0] main_data_port_we;
wire [3:0] main_basesoc_ram_we;
wire [13:0] builder_basesoc_port_adr_reg_axilite2csr_next_value0;
wire [13:0] main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0;
wire [31:2] main_adapted_interface_adapted_interface_adr;
wire [1:1] main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0;
wire [15:0] main_full_rate_phy_dfi_p0_rddata;
wire [11:0] main_vtg_source_payload_hcount;
wire [11:0] main_vtg_source_payload_vcount;
wire [2:0] main_vfb_cdc_cdc_graycounter1_q_binary;
wire [2:0] main_vfb_cdc_cdc_graycounter1_q;
wire [11:0] builder_multiregimpl2_regs0;
wire [11:0] builder_multiregimpl2_regs1;
wire [11:0] builder_multiregimpl3_regs0;
wire [11:0] builder_multiregimpl3_regs1;
wire [11:0] builder_multiregimpl4_regs0;
wire [11:0] builder_multiregimpl4_regs1;
wire [11:0] builder_multiregimpl5_regs0;
wire [11:0] builder_multiregimpl5_regs1;
wire [11:0] builder_multiregimpl6_regs0;
wire [11:0] builder_multiregimpl6_regs1;
wire [11:0] builder_multiregimpl7_regs0;
wire [11:0] builder_multiregimpl7_regs1;
wire [11:0] builder_multiregimpl8_regs0;
wire [11:0] builder_multiregimpl8_regs1;
wire [11:0] builder_multiregimpl9_regs0;
wire [11:0] builder_multiregimpl9_regs1;
wire [2:0] builder_multiregimpl10_regs0;
wire [2:0] builder_multiregimpl10_regs1;
wire [15:2] main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr;
wire [7:0] main_basesoc_basesoc_socbushandler_beat_count;
wire [12:0] main_basesoc_basesoc_socbushandler_beat_offset;
wire [12:2] main_basesoc_socbushandler_pipe_valid_source_payload_addr;
wire [7:0] main_basesoc_socbushandler_beat_count;
wire [12:0] main_basesoc_socbushandler_beat_offset;
wire [31:2] main_bridge_axi2axi_lite_pipe_valid_source_payload_addr;
wire [7:0] main_bridge_axi2axi_lite_beat_count;
wire [12:0] main_bridge_axi2axi_lite_beat_offset;
wire [2:0] builder_axilite2wishbone_state;
wire [31:0] main_bridge_axi_lite2wishbone_data;
wire [15:2] builder_basesoc_socbushandler_pipe_valid_source_payload_addr;
wire [7:0] builder_basesoc_socbushandler_beat_count;
wire [12:0] builder_basesoc_socbushandler_beat_offset;
wire [7:0] builder_wr_lock_counter;
wire [7:0] builder_rd_lock_counter;
wire [3:0] builder_slave_sel_reg0;
wire [3:0] builder_slave_sel_reg1;
wire [7:0] builder_axirequestcounter0_counter;
wire [7:0] builder_axirequestcounter1_counter;
wire [19:0] builder_wr_timer_count;
wire [19:0] builder_rd_timer_count;
wire [31:0] main_basesoc_bus_errors;
wire [2:0] builder_basesoc_axilitesram0_state;
wire [13:0] main_basesoc_basesoc_port_adr_reg;
wire [31:0] main_basesoc_basesoc_port_dat_r_latched;
wire [2:0] builder_basesoc_axilitesram1_state;
wire [31:0] main_basesoc_ram_port_dat_r_latched;
wire [31:2] main_basesoc_tx_phase;
wire [3:0] main_basesoc_tx_count;
wire [7:0] main_basesoc_tx_data;
wire [31:2] main_basesoc_rx_phase;
wire [3:0] main_basesoc_rx_count;
wire [3:0] main_basesoc_uart_tx_fifo_produce;
wire [3:0] main_basesoc_uart_tx_fifo_consume;
wire [3:0] main_basesoc_uart_rx_fifo_produce;
wire [3:0] main_basesoc_uart_rx_fifo_consume;
wire [31:0] main_basesoc_timer_value;
wire [31:0] main_basesoc_timer_value_status;
wire [5:0] main_leds_chaser;
wire [21:0] main_leds_count;
wire [8:0] main_sdram_timer_count1;
wire [10:10] main_sdram_cmd_payload_a;
wire [12:0] main_sdram_bankmachine0_row;
wire [2:0] main_sdram_bankmachine0_produce;
wire [2:0] main_sdram_bankmachine0_consume;
wire [20:0] main_sdram_bankmachine0_pipe_valid_source_payload_addr;
wire [2:0] builder_basesoc_bankmachine0_state;
wire [12:0] main_sdram_bankmachine1_row;
wire [2:0] main_sdram_bankmachine1_produce;
wire [2:0] main_sdram_bankmachine1_consume;
wire [20:0] main_sdram_bankmachine1_pipe_valid_source_payload_addr;
wire [2:0] builder_basesoc_bankmachine1_state;
wire [12:0] main_sdram_bankmachine2_row;
wire [2:0] main_sdram_bankmachine2_produce;
wire [2:0] main_sdram_bankmachine2_consume;
wire [20:0] main_sdram_bankmachine2_pipe_valid_source_payload_addr;
wire [2:0] builder_basesoc_bankmachine2_state;
wire [12:0] main_sdram_bankmachine3_row;
wire [2:0] main_sdram_bankmachine3_produce;
wire [2:0] main_sdram_bankmachine3_consume;
wire [20:0] main_sdram_bankmachine3_pipe_valid_source_payload_addr;
wire [2:0] builder_basesoc_bankmachine3_state;
wire [1:0] main_sdram_choose_cmd_grant;
wire [1:0] main_sdram_choose_req_grant;
wire [1:0] main_sdram_dfi_p0_bank;
wire [12:0] main_sdram_dfi_p0_address;
wire [1:0] main_sdram_dfi_p1_bank;
wire [12:0] main_sdram_dfi_p1_address;
wire [2:0] builder_basesoc_multiplexer_state;
wire [1:0] main_adr_offset_r;
wire [1:0] builder_basesoc_fullmemorywe_state;
wire [20:0] main_wishbone_bridge_cmd_addr;
wire [1:0] main_wishbone_bridge_wdata_converter_converter_mux;
wire [1:0] main_wishbone_bridge_rdata_converter_converter_demux;
wire [127:0] main_wishbone_bridge_rdata_converter_converter_source_payload_data;
wire [13:0] main_vfb_dma_res_fifo_produce;
wire [13:0] main_vfb_dma_res_fifo_consume;
wire [13:0] main_vfb_dma_fifo_produce;
wire [13:0] main_vfb_dma_fifo_consume;
wire [22:0] main_vfb_litedramdmareader_offset;
wire [2:0] main_vfb_cdc_cdc_graycounter0_q_binary;
wire [2:0] main_vfb_cdc_cdc_graycounter0_q;
wire [15:0] clk_divider1;
wire [7:0] self;
wire [7:0] miso_data;
wire [7:0] miso;
wire [2:0] count;
wire [2:0] builder_basesoc_axilite2csr_state;
wire [13:0] builder_basesoc_port_adr_reg;
wire [31:0] builder_basesoc_port_dat_r_latched;
wire [31:0] builder_csr_bankarray_interface0_bank_bus_dat_r;
wire [1:0] main_basesoc_reset_storage;
wire [31:0] main_basesoc_scratch_storage;
wire [1:0] builder_csr_bankarray_interface1_bank_bus_dat_r;
wire [1:0] builder_csr_bankarray_interface2_bank_bus_dat_r;
wire [0:0] builder_csr_bankarray_interface3_bank_bus_dat_r;
wire [2:0] builder_csr_bankarray_interface4_bank_bus_dat_r;
wire [2:0] main__w_storage;
wire [5:0] builder_csr_bankarray_interface5_bank_bus_dat_r;
wire [5:0] main_leds_storage;
wire [15:0] builder_csr_bankarray_interface6_bank_bus_dat_r;
wire [3:0] main_sdram_storage;
wire [7:0] main_sdram_phaseinjector0_command_storage;
wire [7:0] main_sdram_phaseinjector1_command_storage;
wire [16:0] builder_csr_bankarray_interface7_bank_bus_dat_r;
wire [15:0] control_storage;
wire [16:0] cs_storage;
wire [15:0] storage;
wire [31:0] builder_csr_bankarray_interface8_bank_bus_dat_r;
wire [31:0] main_basesoc_timer_load_storage;
wire [31:0] main_basesoc_timer_reload_storage;
wire [7:0] builder_csr_bankarray_interface9_bank_bus_dat_r;
wire [1:0] main_basesoc_uart_pending_r;
wire [1:0] main_basesoc_uart_enable_storage;
wire [31:0] builder_csr_bankarray_interface10_bank_bus_dat_r;
wire [31:0] main_vfb_litedramdmareader_base_storage;
wire [31:0] main_vfb_litedramdmareader_length_storage;
wire [11:0] builder_csr_bankarray_interface11_bank_bus_dat_r;
wire [11:0] main_vtg_hres_storage;
wire [11:0] main_vtg_hsync_start_storage;
wire [11:0] main_vtg_hsync_end_storage;
wire [11:0] main_vtg_hscan_storage;
wire [11:0] main_vtg_vres_storage;
wire [11:0] main_vtg_vsync_start_storage;
wire [11:0] main_vtg_vsync_end_storage;
wire [11:0] main_vtg_vscan_storage;
wire [2:0] builder_multiregimpl11_regs0;
wire [2:0] builder_multiregimpl11_regs1;
wire [15:0] main_rddata_d;
wire [2:0] main_full_rate_phy_rddata_en;
wire [5:0] mem_adr0;
wire [7:0] storage_1_dat1;
wire [7:0] storage_2_dat1;
wire [33:2] storage_9_dat1;
wire [15:0] main_por_count;
wire [4:0] main_basesoc_uart_tx_fifo_level0;
wire [4:0] main_basesoc_uart_rx_fifo_level0;
wire [3:0] main_sdram_bankmachine0_level;
wire [1:0] main_sdram_bankmachine0_twtpcon_count;
wire [1:0] main_sdram_bankmachine0_trccon_count;
wire [1:0] main_sdram_bankmachine0_trascon_count;
wire [3:0] main_sdram_bankmachine1_level;
wire [1:0] main_sdram_bankmachine1_trccon_count;
wire [1:0] main_sdram_bankmachine1_trascon_count;
wire [3:0] main_sdram_bankmachine2_level;
wire [1:0] main_sdram_bankmachine2_twtpcon_count;
wire [1:0] main_sdram_bankmachine2_trccon_count;
wire [1:0] main_sdram_bankmachine2_trascon_count;
wire [3:0] main_sdram_bankmachine3_level;
wire [1:0] main_sdram_bankmachine3_twtpcon_count;
wire [1:0] main_sdram_bankmachine3_trccon_count;
wire [1:0] main_sdram_bankmachine3_trascon_count;
wire [4:0] main_sdram_time0;
wire [3:0] main_sdram_time1;
wire [14:0] main_vfb_dma_res_fifo_level;
wire [14:0] main_vfb_dma_fifo_level0;
wire [2:0] mosi_sel;
wire [1:0] builder_basesoc_spimaster_state;
wire [1:0] builder_basesoc_refresher_state;
wire [1:0] builder_wishbone2axi0_state;
wire [1:0] builder_wishbone2axi1_state;
wire [1:0] builder_axi2axilite0_state;
wire [1:0] builder_axi2axilite1_state;
wire [1:0] builder_axi2axilite_state;
wire [1:0] builder_axi2axilite2_state;
wire [7:0] mosi_storage;
wire [15:0] main_sdram_phaseinjector1_wrdata_storage;
wire [1:0] main_sdram_phaseinjector1_baddress_storage;
wire [12:0] main_sdram_phaseinjector1_address_storage;
wire [15:0] main_sdram_phaseinjector0_wrdata_storage;
wire [1:0] main_sdram_phaseinjector0_baddress_storage;
wire [12:0] main_sdram_phaseinjector0_address_storage;
wire [10:0] main_basesoc_ram_port_adr_reg;
wire [15:0] main_sdram_phaseinjector0_rddata_status;
wire [15:0] main_sdram_phaseinjector1_rddata_status;
wire [1:0] main_sdram_twtrcon_count;
wire [1:0] main_wishbone_bridge_cmd_count;
wire [2:0] main_sdram_sequencer_trigger;
wire [1:0] main_sdram_bankmachine1_twtpcon_count;
wire [1:0] builder_basesoc_litedramdmareader_state;
wire [1:0] builder_basesoc_fsm_state;
wire [7:0] main_basesoc_rx_data;
wire [23:2] storage_8_dat1;
wire [31:0] rom_dat0;
wire [2:2] main_vfb_dma_res_fifo_rdport_dat_r;
wire [31:0] main_basesoc_ram_dat_r;
wire [21:0] main_tag_port_dat_r;
wire [127:0] main_data_port_dat_r;
wire [21:0] main_sdram_bankmachine0_rdport_dat_r;
wire [21:0] main_sdram_bankmachine1_rdport_dat_r;
wire [21:0] main_sdram_bankmachine2_rdport_dat_r;
wire [21:0] main_sdram_bankmachine3_rdport_dat_r;
wire [15:2] main_basesoc_basesoc_socbushandler_ax_beat_payload_addr;
wire [12:2] main_basesoc_socbushandler_ax_beat_payload_addr;
wire [31:2] main_bridge_axi2axi_lite_ax_beat_payload_addr;
wire [15:2] builder_basesoc_socbushandler_ax_beat_payload_addr;
wire [12:0] main_full_rate_phy_dfi_p0_address;
wire [1:0] main_full_rate_phy_dfi_p0_bank;
wire [2:0] main_basesoc_ibus_adr;
wire [2:0] _zz_dBusWishbone_ADR;
wire [29:3] main_basesoc_dbus_adr;
wire [4:2] toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address;
wire [31:0] main_basesoc_dbus_dat_w;
wire [3:0] toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask;
wire [31:5] lineLoader_address;
wire [31:1] DO;
wire [31:1] DO_0;
wire [31:1] DO_1;
wire [31:1] DO_2;
wire [31:1] DO_3;
wire [31:1] DO_4;
wire [31:1] DO_5;
wire [31:1] DO_6;
wire [31:1] DO_7;
wire [31:1] DO_8;
wire [31:1] DO_9;
wire [31:1] DO_10;
wire [31:1] DO_11;
wire [31:1] DO_12;
wire [31:1] DO_13;
wire [31:1] DO_14;
wire [31:1] DO_15;
wire [31:1] DO_16;
wire [31:1] DO_17;
wire [31:1] DO_18;
wire [31:1] DO_19;
wire [31:1] DO_20;
wire [31:1] DO_21;
wire [31:1] DO_22;
wire [31:1] DO_23;
wire [31:1] DO_24;
wire [31:1] DO_25;
wire [31:1] DO_26;
wire [31:1] DO_27;
wire [31:1] DO_28;
wire [31:1] DO_29;
wire [31:1] DO_30;
wire [31:1] DO_31;
wire [31:1] DO_32;
wire [31:1] DO_33;
wire [31:1] DO_34;
wire [31:1] DO_35;
wire [31:1] DO_36;
wire [31:1] DO_37;
wire [31:1] DO_38;
wire [31:1] DO_39;
wire [31:1] DO_40;
wire [31:1] DO_41;
wire [31:1] DO_42;
wire [31:1] DO_43;
wire [31:1] DO_44;
wire [31:1] DO_45;
wire [31:1] DO_46;
wire [31:1] DO_47;
wire [31:1] DO_48;
wire [31:1] DO_49;
wire [31:8] DO_50;
wire [31:8] DO_51;
wire [31:8] DO_52;
wire [31:8] DO_53;
wire [31:20] DO_54;
wire [31:8] DO_55;
wire [31:8] DO_56;
wire [31:8] DO_57;
wire [31:8] DO_58;
wire [31:8] DO_59;
wire [31:8] DO_60;
wire [31:8] DO_61;
wire [31:8] DO_62;
wire [31:8] DO_63;
wire [31:8] DO_64;
wire [31:8] DO_65;
wire [31:8] DO_66;
wire [31:8] DO_67;
wire [31:8] DO_68;
wire [31:8] DO_69;
wire [31:8] DO_70;
wire [3:2] DO_71;
wire [3:2] DO_72;
wire [3:2] DO_73;
wire [3:2] DO_74;
wire [3:3] DO_75;
wire VCC;
wire GND;
  IOBUF IOBUF (
    .O(builder_gw5asdrtristateimpl0__i),
    .IO(sdram_dq[0]),
    .I(builder_gw5asdrtristateimpl0__o),
    .OEN(builder_gw5asdrtristateimpl0_oe_n) 
);
  IOBUF IOBUF_1 (
    .O(builder_gw5asdrtristateimpl1__i),
    .IO(sdram_dq[1]),
    .I(builder_gw5asdrtristateimpl1__o),
    .OEN(builder_gw5asdrtristateimpl1_oe_n) 
);
  IOBUF IOBUF_2 (
    .O(builder_gw5asdrtristateimpl2__i),
    .IO(sdram_dq[2]),
    .I(builder_gw5asdrtristateimpl2__o),
    .OEN(builder_gw5asdrtristateimpl2_oe_n) 
);
  IOBUF IOBUF_3 (
    .O(builder_gw5asdrtristateimpl3__i),
    .IO(sdram_dq[3]),
    .I(builder_gw5asdrtristateimpl3__o),
    .OEN(builder_gw5asdrtristateimpl3_oe_n) 
);
  IOBUF IOBUF_4 (
    .O(builder_gw5asdrtristateimpl4__i),
    .IO(sdram_dq[4]),
    .I(builder_gw5asdrtristateimpl4__o),
    .OEN(builder_gw5asdrtristateimpl4_oe_n) 
);
  IOBUF IOBUF_5 (
    .O(builder_gw5asdrtristateimpl5__i),
    .IO(sdram_dq[5]),
    .I(builder_gw5asdrtristateimpl5__o),
    .OEN(builder_gw5asdrtristateimpl5_oe_n) 
);
  IOBUF IOBUF_6 (
    .O(builder_gw5asdrtristateimpl6__i),
    .IO(sdram_dq[6]),
    .I(builder_gw5asdrtristateimpl6__o),
    .OEN(builder_gw5asdrtristateimpl6_oe_n) 
);
  IOBUF IOBUF_7 (
    .O(builder_gw5asdrtristateimpl7__i),
    .IO(sdram_dq[7]),
    .I(builder_gw5asdrtristateimpl7__o),
    .OEN(builder_gw5asdrtristateimpl7_oe_n) 
);
  IOBUF IOBUF_8 (
    .O(builder_gw5asdrtristateimpl8__i),
    .IO(sdram_dq[8]),
    .I(builder_gw5asdrtristateimpl8__o),
    .OEN(builder_gw5asdrtristateimpl8_oe_n) 
);
  IOBUF IOBUF_9 (
    .O(builder_gw5asdrtristateimpl9__i),
    .IO(sdram_dq[9]),
    .I(builder_gw5asdrtristateimpl9__o),
    .OEN(builder_gw5asdrtristateimpl9_oe_n) 
);
  IOBUF IOBUF_10 (
    .O(builder_gw5asdrtristateimpl10__i),
    .IO(sdram_dq[10]),
    .I(builder_gw5asdrtristateimpl10__o),
    .OEN(builder_gw5asdrtristateimpl10_oe_n) 
);
  IOBUF IOBUF_11 (
    .O(builder_gw5asdrtristateimpl11__i),
    .IO(sdram_dq[11]),
    .I(builder_gw5asdrtristateimpl11__o),
    .OEN(builder_gw5asdrtristateimpl11_oe_n) 
);
  IOBUF IOBUF_12 (
    .O(builder_gw5asdrtristateimpl12__i),
    .IO(sdram_dq[12]),
    .I(builder_gw5asdrtristateimpl12__o),
    .OEN(builder_gw5asdrtristateimpl12_oe_n) 
);
  IOBUF IOBUF_13 (
    .O(builder_gw5asdrtristateimpl13__i),
    .IO(sdram_dq[13]),
    .I(builder_gw5asdrtristateimpl13__o),
    .OEN(builder_gw5asdrtristateimpl13_oe_n) 
);
  IOBUF IOBUF_14 (
    .O(builder_gw5asdrtristateimpl14__i),
    .IO(sdram_dq[14]),
    .I(builder_gw5asdrtristateimpl14__o),
    .OEN(builder_gw5asdrtristateimpl14_oe_n) 
);
  IOBUF IOBUF_15 (
    .O(builder_gw5asdrtristateimpl15__i),
    .IO(sdram_dq[15]),
    .I(builder_gw5asdrtristateimpl15__o),
    .OEN(builder_gw5asdrtristateimpl15_oe_n) 
);
  IOBUF IOBUF_16 (
    .O(builder_expr),
    .IO(atkms7620_scl),
    .I(GND),
    .OEN(main__w_storage[0]) 
);
  IOBUF IOBUF_17 (
    .O(main_sda1),
    .IO(atkms7620_sda),
    .I(GND),
    .OEN(n30020_5) 
);
  LUT4 main_wb_sdram_dat_r_31_s3 (
    .F(main_wb_sdram_dat_r[31]),
    .I0(main_wb_sdram_dat_r_31_8),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[95]),
    .I3(main_data_port_dat_r[127]) 
);
defparam main_wb_sdram_dat_r_31_s3.INIT=16'hEA62;
  LUT4 main_wb_sdram_dat_r_30_s3 (
    .F(main_wb_sdram_dat_r[30]),
    .I0(main_wb_sdram_dat_r_30_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[62]),
    .I3(main_data_port_dat_r[126]) 
);
defparam main_wb_sdram_dat_r_30_s3.INIT=16'hD951;
  LUT4 main_wb_sdram_dat_r_29_s3 (
    .F(main_wb_sdram_dat_r[29]),
    .I0(main_wb_sdram_dat_r_29_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[61]),
    .I3(main_data_port_dat_r[125]) 
);
defparam main_wb_sdram_dat_r_29_s3.INIT=16'hEA62;
  LUT4 main_wb_sdram_dat_r_28_s3 (
    .F(main_wb_sdram_dat_r[28]),
    .I0(main_wb_sdram_dat_r_28_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[60]),
    .I3(main_data_port_dat_r[124]) 
);
defparam main_wb_sdram_dat_r_28_s3.INIT=16'hD951;
  LUT4 main_wb_sdram_dat_r_27_s3 (
    .F(main_wb_sdram_dat_r[27]),
    .I0(main_wb_sdram_dat_r_27_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[59]),
    .I3(main_data_port_dat_r[123]) 
);
defparam main_wb_sdram_dat_r_27_s3.INIT=16'hEA62;
  LUT4 main_wb_sdram_dat_r_26_s3 (
    .F(main_wb_sdram_dat_r[26]),
    .I0(main_wb_sdram_dat_r_26_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[58]),
    .I3(main_data_port_dat_r[122]) 
);
defparam main_wb_sdram_dat_r_26_s3.INIT=16'hD951;
  LUT4 main_wb_sdram_dat_r_25_s3 (
    .F(main_wb_sdram_dat_r[25]),
    .I0(main_wb_sdram_dat_r_25_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[57]),
    .I3(main_data_port_dat_r[121]) 
);
defparam main_wb_sdram_dat_r_25_s3.INIT=16'hEA62;
  LUT4 main_wb_sdram_dat_r_24_s3 (
    .F(main_wb_sdram_dat_r[24]),
    .I0(main_wb_sdram_dat_r_24_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[56]),
    .I3(main_data_port_dat_r[120]) 
);
defparam main_wb_sdram_dat_r_24_s3.INIT=16'hD951;
  LUT4 main_wb_sdram_dat_r_23_s3 (
    .F(main_wb_sdram_dat_r[23]),
    .I0(main_wb_sdram_dat_r_23_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[55]),
    .I3(main_data_port_dat_r[119]) 
);
defparam main_wb_sdram_dat_r_23_s3.INIT=16'hEA62;
  LUT4 main_wb_sdram_dat_r_22_s3 (
    .F(main_wb_sdram_dat_r[22]),
    .I0(main_wb_sdram_dat_r_22_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[54]),
    .I3(main_data_port_dat_r[118]) 
);
defparam main_wb_sdram_dat_r_22_s3.INIT=16'hD951;
  LUT4 main_wb_sdram_dat_r_21_s3 (
    .F(main_wb_sdram_dat_r[21]),
    .I0(main_wb_sdram_dat_r_21_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[53]),
    .I3(main_data_port_dat_r[117]) 
);
defparam main_wb_sdram_dat_r_21_s3.INIT=16'hEA62;
  LUT4 main_wb_sdram_dat_r_20_s3 (
    .F(main_wb_sdram_dat_r[20]),
    .I0(main_wb_sdram_dat_r_20_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[52]),
    .I3(main_data_port_dat_r[116]) 
);
defparam main_wb_sdram_dat_r_20_s3.INIT=16'hD951;
  LUT4 main_wb_sdram_dat_r_19_s3 (
    .F(main_wb_sdram_dat_r[19]),
    .I0(main_wb_sdram_dat_r_19_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[51]),
    .I3(main_data_port_dat_r[115]) 
);
defparam main_wb_sdram_dat_r_19_s3.INIT=16'hEA62;
  LUT4 main_wb_sdram_dat_r_18_s3 (
    .F(main_wb_sdram_dat_r[18]),
    .I0(main_wb_sdram_dat_r_18_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[50]),
    .I3(main_data_port_dat_r[114]) 
);
defparam main_wb_sdram_dat_r_18_s3.INIT=16'hD951;
  LUT4 main_wb_sdram_dat_r_17_s3 (
    .F(main_wb_sdram_dat_r[17]),
    .I0(main_wb_sdram_dat_r_17_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[49]),
    .I3(main_data_port_dat_r[113]) 
);
defparam main_wb_sdram_dat_r_17_s3.INIT=16'hEA62;
  LUT4 main_wb_sdram_dat_r_16_s3 (
    .F(main_wb_sdram_dat_r[16]),
    .I0(main_wb_sdram_dat_r_16_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[48]),
    .I3(main_data_port_dat_r[112]) 
);
defparam main_wb_sdram_dat_r_16_s3.INIT=16'hD951;
  LUT4 main_wb_sdram_dat_r_15_s3 (
    .F(main_wb_sdram_dat_r[15]),
    .I0(main_wb_sdram_dat_r_15_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[47]),
    .I3(main_data_port_dat_r[111]) 
);
defparam main_wb_sdram_dat_r_15_s3.INIT=16'hEA62;
  LUT4 main_wb_sdram_dat_r_14_s3 (
    .F(main_wb_sdram_dat_r[14]),
    .I0(main_wb_sdram_dat_r_14_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[46]),
    .I3(main_data_port_dat_r[110]) 
);
defparam main_wb_sdram_dat_r_14_s3.INIT=16'hD951;
  LUT4 main_wb_sdram_dat_r_13_s3 (
    .F(main_wb_sdram_dat_r[13]),
    .I0(main_wb_sdram_dat_r_13_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[45]),
    .I3(main_data_port_dat_r[109]) 
);
defparam main_wb_sdram_dat_r_13_s3.INIT=16'hEA62;
  LUT4 main_wb_sdram_dat_r_12_s3 (
    .F(main_wb_sdram_dat_r[12]),
    .I0(main_wb_sdram_dat_r_12_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[44]),
    .I3(main_data_port_dat_r[108]) 
);
defparam main_wb_sdram_dat_r_12_s3.INIT=16'hD951;
  LUT4 main_wb_sdram_dat_r_11_s3 (
    .F(main_wb_sdram_dat_r[11]),
    .I0(main_wb_sdram_dat_r_11_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[43]),
    .I3(main_data_port_dat_r[107]) 
);
defparam main_wb_sdram_dat_r_11_s3.INIT=16'hEA62;
  LUT4 main_wb_sdram_dat_r_10_s3 (
    .F(main_wb_sdram_dat_r[10]),
    .I0(main_wb_sdram_dat_r_10_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[42]),
    .I3(main_data_port_dat_r[106]) 
);
defparam main_wb_sdram_dat_r_10_s3.INIT=16'hD951;
  LUT4 main_wb_sdram_dat_r_9_s3 (
    .F(main_wb_sdram_dat_r[9]),
    .I0(main_wb_sdram_dat_r_9_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[41]),
    .I3(main_data_port_dat_r[105]) 
);
defparam main_wb_sdram_dat_r_9_s3.INIT=16'hEA62;
  LUT4 main_wb_sdram_dat_r_8_s3 (
    .F(main_wb_sdram_dat_r[8]),
    .I0(main_wb_sdram_dat_r_8_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[40]),
    .I3(main_data_port_dat_r[104]) 
);
defparam main_wb_sdram_dat_r_8_s3.INIT=16'hD951;
  LUT4 main_wb_sdram_dat_r_7_s3 (
    .F(main_wb_sdram_dat_r[7]),
    .I0(main_wb_sdram_dat_r_7_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[39]),
    .I3(main_data_port_dat_r[103]) 
);
defparam main_wb_sdram_dat_r_7_s3.INIT=16'hEA62;
  LUT4 main_wb_sdram_dat_r_6_s3 (
    .F(main_wb_sdram_dat_r[6]),
    .I0(main_wb_sdram_dat_r_6_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[38]),
    .I3(main_data_port_dat_r[102]) 
);
defparam main_wb_sdram_dat_r_6_s3.INIT=16'hD951;
  LUT4 main_wb_sdram_dat_r_5_s3 (
    .F(main_wb_sdram_dat_r[5]),
    .I0(main_wb_sdram_dat_r_5_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[37]),
    .I3(main_data_port_dat_r[101]) 
);
defparam main_wb_sdram_dat_r_5_s3.INIT=16'hEA62;
  LUT4 main_wb_sdram_dat_r_4_s3 (
    .F(main_wb_sdram_dat_r[4]),
    .I0(main_wb_sdram_dat_r_4_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[36]),
    .I3(main_data_port_dat_r[100]) 
);
defparam main_wb_sdram_dat_r_4_s3.INIT=16'hD951;
  LUT4 main_wb_sdram_dat_r_3_s3 (
    .F(main_wb_sdram_dat_r[3]),
    .I0(main_wb_sdram_dat_r_3_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[35]),
    .I3(main_data_port_dat_r[99]) 
);
defparam main_wb_sdram_dat_r_3_s3.INIT=16'hEA62;
  LUT4 main_wb_sdram_dat_r_2_s3 (
    .F(main_wb_sdram_dat_r[2]),
    .I0(main_wb_sdram_dat_r_2_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[34]),
    .I3(main_data_port_dat_r[98]) 
);
defparam main_wb_sdram_dat_r_2_s3.INIT=16'hD951;
  LUT4 main_wb_sdram_dat_r_1_s3 (
    .F(main_wb_sdram_dat_r[1]),
    .I0(main_wb_sdram_dat_r_1_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[33]),
    .I3(main_data_port_dat_r[97]) 
);
defparam main_wb_sdram_dat_r_1_s3.INIT=16'hEA62;
  LUT4 main_wb_sdram_dat_r_0_s3 (
    .F(main_wb_sdram_dat_r[0]),
    .I0(main_wb_sdram_dat_r_0_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[32]),
    .I3(main_data_port_dat_r[96]) 
);
defparam main_wb_sdram_dat_r_0_s3.INIT=16'hD951;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_31_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[31]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_31_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[63]),
    .I3(main_data_port_dat_r[127]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_31_s3.INIT=16'hEA62;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_30_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[30]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_30_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[62]),
    .I3(main_data_port_dat_r[126]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_30_s3.INIT=16'hD951;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_29_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[29]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_29_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[61]),
    .I3(main_data_port_dat_r[125]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_29_s3.INIT=16'hEA62;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_28_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[28]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_28_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[60]),
    .I3(main_data_port_dat_r[124]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_28_s3.INIT=16'hD951;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_27_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[27]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_27_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[59]),
    .I3(main_data_port_dat_r[123]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_27_s3.INIT=16'hEA62;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_26_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[26]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_26_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[58]),
    .I3(main_data_port_dat_r[122]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_26_s3.INIT=16'hD951;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_25_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[25]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_25_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[57]),
    .I3(main_data_port_dat_r[121]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_25_s3.INIT=16'hEA62;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_24_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[24]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_24_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[56]),
    .I3(main_data_port_dat_r[120]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_24_s3.INIT=16'hD951;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_23_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[23]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_23_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[55]),
    .I3(main_data_port_dat_r[119]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_23_s3.INIT=16'hD951;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_22_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[22]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_22_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[54]),
    .I3(main_data_port_dat_r[118]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_22_s3.INIT=16'hEA62;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_21_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[21]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_21_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[53]),
    .I3(main_data_port_dat_r[117]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_21_s3.INIT=16'hD951;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_20_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[20]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_20_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[52]),
    .I3(main_data_port_dat_r[116]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_20_s3.INIT=16'hEA62;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_19_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[19]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_19_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[51]),
    .I3(main_data_port_dat_r[115]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_19_s3.INIT=16'hD951;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_18_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[18]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_18_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[50]),
    .I3(main_data_port_dat_r[114]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_18_s3.INIT=16'hEA62;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_17_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[17]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_17_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[49]),
    .I3(main_data_port_dat_r[113]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_17_s3.INIT=16'hD951;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_16_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[16]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_16_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[48]),
    .I3(main_data_port_dat_r[112]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_16_s3.INIT=16'hEA62;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_15_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[15]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_15_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[47]),
    .I3(main_data_port_dat_r[111]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_15_s3.INIT=16'hD951;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_14_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[14]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_14_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[46]),
    .I3(main_data_port_dat_r[110]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_14_s3.INIT=16'hEA62;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_13_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[13]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_13_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[45]),
    .I3(main_data_port_dat_r[109]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_13_s3.INIT=16'hD951;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_12_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[12]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_12_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[44]),
    .I3(main_data_port_dat_r[108]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_12_s3.INIT=16'hEA62;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_11_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[11]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_11_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[43]),
    .I3(main_data_port_dat_r[107]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_11_s3.INIT=16'hD951;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_10_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[10]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_10_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[42]),
    .I3(main_data_port_dat_r[106]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_10_s3.INIT=16'hEA62;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_9_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[9]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_9_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[41]),
    .I3(main_data_port_dat_r[105]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_9_s3.INIT=16'hD951;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_8_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[8]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_8_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[40]),
    .I3(main_data_port_dat_r[104]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_8_s3.INIT=16'hEA62;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_7_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[7]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_7_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[39]),
    .I3(main_data_port_dat_r[103]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_7_s3.INIT=16'hD951;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_6_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[6]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_6_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[38]),
    .I3(main_data_port_dat_r[102]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_6_s3.INIT=16'hEA62;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_5_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[5]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_5_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[37]),
    .I3(main_data_port_dat_r[101]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_5_s3.INIT=16'hD951;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_4_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[4]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_4_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[36]),
    .I3(main_data_port_dat_r[100]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_4_s3.INIT=16'hEA62;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_3_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[3]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_3_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[35]),
    .I3(main_data_port_dat_r[99]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_3_s3.INIT=16'hD951;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_2_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[2]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_2_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[34]),
    .I3(main_data_port_dat_r[98]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_2_s3.INIT=16'hEA62;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_1_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[1]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_1_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[33]),
    .I3(main_data_port_dat_r[97]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_1_s3.INIT=16'hD951;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_0_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[0]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_0_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[32]),
    .I3(main_data_port_dat_r[96]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_0_s3.INIT=16'hEA62;
  LUT4 main_wb_sdram_dat_r_31_s4 (
    .F(main_wb_sdram_dat_r_31_8),
    .I0(main_adr_offset_r[1]),
    .I1(main_data_port_dat_r[31]),
    .I2(main_data_port_dat_r[63]),
    .I3(main_adr_offset_r[0]) 
);
defparam main_wb_sdram_dat_r_31_s4.INIT=16'hFA44;
  LUT4 main_wb_sdram_dat_r_30_s4 (
    .F(main_wb_sdram_dat_r_30_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[30]),
    .I3(main_data_port_dat_r[94]) 
);
defparam main_wb_sdram_dat_r_30_s4.INIT=16'h89CD;
  LUT4 main_wb_sdram_dat_r_29_s4 (
    .F(main_wb_sdram_dat_r_29_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[29]),
    .I3(main_data_port_dat_r[93]) 
);
defparam main_wb_sdram_dat_r_29_s4.INIT=16'hDC98;
  LUT4 main_wb_sdram_dat_r_28_s4 (
    .F(main_wb_sdram_dat_r_28_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[28]),
    .I3(main_data_port_dat_r[92]) 
);
defparam main_wb_sdram_dat_r_28_s4.INIT=16'h89CD;
  LUT4 main_wb_sdram_dat_r_27_s4 (
    .F(main_wb_sdram_dat_r_27_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[27]),
    .I3(main_data_port_dat_r[91]) 
);
defparam main_wb_sdram_dat_r_27_s4.INIT=16'hDC98;
  LUT4 main_wb_sdram_dat_r_26_s4 (
    .F(main_wb_sdram_dat_r_26_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[26]),
    .I3(main_data_port_dat_r[90]) 
);
defparam main_wb_sdram_dat_r_26_s4.INIT=16'h89CD;
  LUT4 main_wb_sdram_dat_r_25_s4 (
    .F(main_wb_sdram_dat_r_25_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[25]),
    .I3(main_data_port_dat_r[89]) 
);
defparam main_wb_sdram_dat_r_25_s4.INIT=16'hDC98;
  LUT4 main_wb_sdram_dat_r_24_s4 (
    .F(main_wb_sdram_dat_r_24_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[24]),
    .I3(main_data_port_dat_r[88]) 
);
defparam main_wb_sdram_dat_r_24_s4.INIT=16'h89CD;
  LUT4 main_wb_sdram_dat_r_23_s4 (
    .F(main_wb_sdram_dat_r_23_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[23]),
    .I3(main_data_port_dat_r[87]) 
);
defparam main_wb_sdram_dat_r_23_s4.INIT=16'hDC98;
  LUT4 main_wb_sdram_dat_r_22_s4 (
    .F(main_wb_sdram_dat_r_22_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[22]),
    .I3(main_data_port_dat_r[86]) 
);
defparam main_wb_sdram_dat_r_22_s4.INIT=16'h89CD;
  LUT4 main_wb_sdram_dat_r_21_s4 (
    .F(main_wb_sdram_dat_r_21_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[21]),
    .I3(main_data_port_dat_r[85]) 
);
defparam main_wb_sdram_dat_r_21_s4.INIT=16'hDC98;
  LUT4 main_wb_sdram_dat_r_20_s4 (
    .F(main_wb_sdram_dat_r_20_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[20]),
    .I3(main_data_port_dat_r[84]) 
);
defparam main_wb_sdram_dat_r_20_s4.INIT=16'h89CD;
  LUT4 main_wb_sdram_dat_r_19_s4 (
    .F(main_wb_sdram_dat_r_19_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[19]),
    .I3(main_data_port_dat_r[83]) 
);
defparam main_wb_sdram_dat_r_19_s4.INIT=16'hDC98;
  LUT4 main_wb_sdram_dat_r_18_s4 (
    .F(main_wb_sdram_dat_r_18_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[18]),
    .I3(main_data_port_dat_r[82]) 
);
defparam main_wb_sdram_dat_r_18_s4.INIT=16'h89CD;
  LUT4 main_wb_sdram_dat_r_17_s4 (
    .F(main_wb_sdram_dat_r_17_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[17]),
    .I3(main_data_port_dat_r[81]) 
);
defparam main_wb_sdram_dat_r_17_s4.INIT=16'hDC98;
  LUT4 main_wb_sdram_dat_r_16_s4 (
    .F(main_wb_sdram_dat_r_16_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[16]),
    .I3(main_data_port_dat_r[80]) 
);
defparam main_wb_sdram_dat_r_16_s4.INIT=16'h89CD;
  LUT4 main_wb_sdram_dat_r_15_s4 (
    .F(main_wb_sdram_dat_r_15_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[15]),
    .I3(main_data_port_dat_r[79]) 
);
defparam main_wb_sdram_dat_r_15_s4.INIT=16'hDC98;
  LUT4 main_wb_sdram_dat_r_14_s4 (
    .F(main_wb_sdram_dat_r_14_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[14]),
    .I3(main_data_port_dat_r[78]) 
);
defparam main_wb_sdram_dat_r_14_s4.INIT=16'h89CD;
  LUT4 main_wb_sdram_dat_r_13_s4 (
    .F(main_wb_sdram_dat_r_13_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[13]),
    .I3(main_data_port_dat_r[77]) 
);
defparam main_wb_sdram_dat_r_13_s4.INIT=16'hDC98;
  LUT4 main_wb_sdram_dat_r_12_s4 (
    .F(main_wb_sdram_dat_r_12_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[12]),
    .I3(main_data_port_dat_r[76]) 
);
defparam main_wb_sdram_dat_r_12_s4.INIT=16'h89CD;
  LUT4 main_wb_sdram_dat_r_11_s4 (
    .F(main_wb_sdram_dat_r_11_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[11]),
    .I3(main_data_port_dat_r[75]) 
);
defparam main_wb_sdram_dat_r_11_s4.INIT=16'hDC98;
  LUT4 main_wb_sdram_dat_r_10_s4 (
    .F(main_wb_sdram_dat_r_10_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[10]),
    .I3(main_data_port_dat_r[74]) 
);
defparam main_wb_sdram_dat_r_10_s4.INIT=16'h89CD;
  LUT4 main_wb_sdram_dat_r_9_s4 (
    .F(main_wb_sdram_dat_r_9_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[9]),
    .I3(main_data_port_dat_r[73]) 
);
defparam main_wb_sdram_dat_r_9_s4.INIT=16'hDC98;
  LUT4 main_wb_sdram_dat_r_8_s4 (
    .F(main_wb_sdram_dat_r_8_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[8]),
    .I3(main_data_port_dat_r[72]) 
);
defparam main_wb_sdram_dat_r_8_s4.INIT=16'h89CD;
  LUT4 main_wb_sdram_dat_r_7_s4 (
    .F(main_wb_sdram_dat_r_7_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[7]),
    .I3(main_data_port_dat_r[71]) 
);
defparam main_wb_sdram_dat_r_7_s4.INIT=16'hDC98;
  LUT4 main_wb_sdram_dat_r_6_s4 (
    .F(main_wb_sdram_dat_r_6_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[6]),
    .I3(main_data_port_dat_r[70]) 
);
defparam main_wb_sdram_dat_r_6_s4.INIT=16'h89CD;
  LUT4 main_wb_sdram_dat_r_5_s4 (
    .F(main_wb_sdram_dat_r_5_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[5]),
    .I3(main_data_port_dat_r[69]) 
);
defparam main_wb_sdram_dat_r_5_s4.INIT=16'hDC98;
  LUT4 main_wb_sdram_dat_r_4_s4 (
    .F(main_wb_sdram_dat_r_4_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[4]),
    .I3(main_data_port_dat_r[68]) 
);
defparam main_wb_sdram_dat_r_4_s4.INIT=16'h89CD;
  LUT4 main_wb_sdram_dat_r_3_s4 (
    .F(main_wb_sdram_dat_r_3_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[3]),
    .I3(main_data_port_dat_r[67]) 
);
defparam main_wb_sdram_dat_r_3_s4.INIT=16'hDC98;
  LUT4 main_wb_sdram_dat_r_2_s4 (
    .F(main_wb_sdram_dat_r_2_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[2]),
    .I3(main_data_port_dat_r[66]) 
);
defparam main_wb_sdram_dat_r_2_s4.INIT=16'h89CD;
  LUT4 main_wb_sdram_dat_r_1_s4 (
    .F(main_wb_sdram_dat_r_1_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[1]),
    .I3(main_data_port_dat_r[65]) 
);
defparam main_wb_sdram_dat_r_1_s4.INIT=16'hDC98;
  LUT4 main_wb_sdram_dat_r_0_s4 (
    .F(main_wb_sdram_dat_r_0_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[0]),
    .I3(main_data_port_dat_r[64]) 
);
defparam main_wb_sdram_dat_r_0_s4.INIT=16'h89CD;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_31_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_31_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[31]),
    .I2(main_data_port_dat_r[95]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_31_s4.INIT=16'hFA44;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_30_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_30_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[30]),
    .I2(main_data_port_dat_r[94]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_30_s4.INIT=16'hAF11;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_29_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_29_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[29]),
    .I2(main_data_port_dat_r[93]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_29_s4.INIT=16'hFA44;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_28_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_28_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[28]),
    .I2(main_data_port_dat_r[92]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_28_s4.INIT=16'hAF11;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_27_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_27_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[27]),
    .I2(main_data_port_dat_r[91]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_27_s4.INIT=16'hFA44;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_26_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_26_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[26]),
    .I2(main_data_port_dat_r[90]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_26_s4.INIT=16'hAF11;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_25_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_25_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[25]),
    .I2(main_data_port_dat_r[89]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_25_s4.INIT=16'hFA44;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_24_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_24_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[24]),
    .I2(main_data_port_dat_r[88]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_24_s4.INIT=16'hAF11;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_23_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_23_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[23]),
    .I2(main_data_port_dat_r[87]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_23_s4.INIT=16'hAF11;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_22_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_22_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[22]),
    .I2(main_data_port_dat_r[86]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_22_s4.INIT=16'hFA44;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_21_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_21_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[21]),
    .I2(main_data_port_dat_r[85]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_21_s4.INIT=16'hAF11;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_20_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_20_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[20]),
    .I2(main_data_port_dat_r[84]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_20_s4.INIT=16'hFA44;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_19_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_19_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[19]),
    .I2(main_data_port_dat_r[83]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_19_s4.INIT=16'hAF11;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_18_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_18_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[18]),
    .I2(main_data_port_dat_r[82]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_18_s4.INIT=16'hFA44;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_17_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_17_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[17]),
    .I2(main_data_port_dat_r[81]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_17_s4.INIT=16'hAF11;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_16_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_16_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[16]),
    .I2(main_data_port_dat_r[80]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_16_s4.INIT=16'hFA44;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_15_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_15_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[15]),
    .I2(main_data_port_dat_r[79]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_15_s4.INIT=16'hAF11;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_14_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_14_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[14]),
    .I2(main_data_port_dat_r[78]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_14_s4.INIT=16'hFA44;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_13_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_13_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[13]),
    .I2(main_data_port_dat_r[77]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_13_s4.INIT=16'hAF11;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_12_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_12_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[12]),
    .I2(main_data_port_dat_r[76]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_12_s4.INIT=16'hFA44;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_11_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_11_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[11]),
    .I2(main_data_port_dat_r[75]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_11_s4.INIT=16'hAF11;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_10_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_10_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[10]),
    .I2(main_data_port_dat_r[74]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_10_s4.INIT=16'hFA44;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_9_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_9_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[9]),
    .I2(main_data_port_dat_r[73]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_9_s4.INIT=16'hAF11;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_8_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_8_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[8]),
    .I2(main_data_port_dat_r[72]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_8_s4.INIT=16'hFA44;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_7_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_7_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[7]),
    .I2(main_data_port_dat_r[71]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_7_s4.INIT=16'hAF11;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_6_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_6_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[6]),
    .I2(main_data_port_dat_r[70]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_6_s4.INIT=16'hFA44;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_5_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_5_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[5]),
    .I2(main_data_port_dat_r[69]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_5_s4.INIT=16'hAF11;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_4_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_4_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[4]),
    .I2(main_data_port_dat_r[68]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_4_s4.INIT=16'hFA44;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_3_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_3_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[3]),
    .I2(main_data_port_dat_r[67]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_3_s4.INIT=16'hAF11;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_2_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_2_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[2]),
    .I2(main_data_port_dat_r[66]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_2_s4.INIT=16'hFA44;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_1_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_1_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[1]),
    .I2(main_data_port_dat_r[65]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_1_s4.INIT=16'hAF11;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_0_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_0_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[0]),
    .I2(main_data_port_dat_r[64]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_0_s4.INIT=16'hFA44;
  LUT3 main_full_rate_phy_dfi_p0_address_12_s1 (
    .F(main_sdram_master_p0_address_12_2),
    .I0(main_sdram_phaseinjector0_address_storage[12]),
    .I1(main_sdram_dfi_p0_address[12]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_12_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_11_s1 (
    .F(main_sdram_master_p0_address_11_2),
    .I0(main_sdram_phaseinjector0_address_storage[11]),
    .I1(main_sdram_dfi_p0_address[11]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_11_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_10_s1 (
    .F(main_sdram_master_p0_address_10_2),
    .I0(main_sdram_phaseinjector0_address_storage[10]),
    .I1(main_sdram_dfi_p0_address[10]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_10_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_9_s1 (
    .F(main_sdram_master_p0_address_9_2),
    .I0(main_sdram_phaseinjector0_address_storage[9]),
    .I1(main_sdram_dfi_p0_address[9]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_9_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_8_s1 (
    .F(main_sdram_master_p0_address_8_2),
    .I0(main_sdram_phaseinjector0_address_storage[8]),
    .I1(main_sdram_dfi_p0_address[8]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_8_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_7_s1 (
    .F(main_sdram_master_p0_address_7_2),
    .I0(main_sdram_phaseinjector0_address_storage[7]),
    .I1(main_sdram_dfi_p0_address[7]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_7_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_6_s1 (
    .F(main_sdram_master_p0_address_6_2),
    .I0(main_sdram_phaseinjector0_address_storage[6]),
    .I1(main_sdram_dfi_p0_address[6]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_6_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_5_s1 (
    .F(main_sdram_master_p0_address_5_2),
    .I0(main_sdram_phaseinjector0_address_storage[5]),
    .I1(main_sdram_dfi_p0_address[5]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_5_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_4_s1 (
    .F(main_sdram_master_p0_address_4_2),
    .I0(main_sdram_phaseinjector0_address_storage[4]),
    .I1(main_sdram_dfi_p0_address[4]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_4_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_3_s1 (
    .F(main_sdram_master_p0_address_3_2),
    .I0(main_sdram_phaseinjector0_address_storage[3]),
    .I1(main_sdram_dfi_p0_address[3]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_3_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_2_s1 (
    .F(main_sdram_master_p0_address_2_2),
    .I0(main_sdram_phaseinjector0_address_storage[2]),
    .I1(main_sdram_dfi_p0_address[2]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_2_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_1_s1 (
    .F(main_sdram_master_p0_address_1_2),
    .I0(main_sdram_phaseinjector0_address_storage[1]),
    .I1(main_sdram_dfi_p0_address[1]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_1_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_0_s1 (
    .F(main_sdram_master_p0_address_0_2),
    .I0(main_sdram_phaseinjector0_address_storage[0]),
    .I1(main_sdram_dfi_p0_address[0]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_0_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_bank_1_s1 (
    .F(main_sdram_master_p0_bank_1_2),
    .I0(main_sdram_phaseinjector0_baddress_storage[1]),
    .I1(main_sdram_dfi_p0_bank[1]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_bank_1_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_bank_0_s1 (
    .F(main_sdram_master_p0_bank_0_2),
    .I0(main_sdram_phaseinjector0_baddress_storage[0]),
    .I1(main_sdram_dfi_p0_bank[0]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_bank_0_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_12_s2 (
    .F(main_sdram_master_p1_address_12_2),
    .I0(main_sdram_phaseinjector1_address_storage[12]),
    .I1(main_sdram_dfi_p1_address[12]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_12_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_11_s2 (
    .F(main_sdram_master_p1_address_11_2),
    .I0(main_sdram_phaseinjector1_address_storage[11]),
    .I1(main_sdram_dfi_p1_address[11]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_11_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_10_s2 (
    .F(main_sdram_master_p1_address_10_2),
    .I0(main_sdram_phaseinjector1_address_storage[10]),
    .I1(main_sdram_dfi_p1_address[10]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_10_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_9_s2 (
    .F(main_sdram_master_p1_address_9_2),
    .I0(main_sdram_phaseinjector1_address_storage[9]),
    .I1(main_sdram_dfi_p1_address[9]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_9_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_8_s2 (
    .F(main_sdram_master_p1_address_8_2),
    .I0(main_sdram_phaseinjector1_address_storage[8]),
    .I1(main_sdram_dfi_p1_address[8]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_8_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_7_s2 (
    .F(main_sdram_master_p1_address_7_2),
    .I0(main_sdram_phaseinjector1_address_storage[7]),
    .I1(main_sdram_dfi_p1_address[7]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_7_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_6_s2 (
    .F(main_sdram_master_p1_address_6_2),
    .I0(main_sdram_phaseinjector1_address_storage[6]),
    .I1(main_sdram_dfi_p1_address[6]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_6_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_5_s2 (
    .F(main_sdram_master_p1_address_5_2),
    .I0(main_sdram_phaseinjector1_address_storage[5]),
    .I1(main_sdram_dfi_p1_address[5]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_5_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_4_s2 (
    .F(main_sdram_master_p1_address_4_2),
    .I0(main_sdram_phaseinjector1_address_storage[4]),
    .I1(main_sdram_dfi_p1_address[4]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_4_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_3_s2 (
    .F(main_sdram_master_p1_address_3_2),
    .I0(main_sdram_phaseinjector1_address_storage[3]),
    .I1(main_sdram_dfi_p1_address[3]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_3_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_2_s2 (
    .F(main_sdram_master_p1_address_2_2),
    .I0(main_sdram_phaseinjector1_address_storage[2]),
    .I1(main_sdram_dfi_p1_address[2]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_2_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_1_s2 (
    .F(main_sdram_master_p1_address_1_2),
    .I0(main_sdram_phaseinjector1_address_storage[1]),
    .I1(main_sdram_dfi_p1_address[1]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_1_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_0_s2 (
    .F(main_sdram_master_p1_address_0_2),
    .I0(main_sdram_phaseinjector1_address_storage[0]),
    .I1(main_sdram_dfi_p1_address[0]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_0_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_bank_1_s2 (
    .F(main_sdram_master_p1_bank_1_2),
    .I0(main_sdram_phaseinjector1_baddress_storage[1]),
    .I1(main_sdram_dfi_p1_bank[1]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_bank_1_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_bank_0_s2 (
    .F(main_sdram_master_p1_bank_0_2),
    .I0(main_sdram_phaseinjector1_baddress_storage[0]),
    .I1(main_sdram_dfi_p1_bank[0]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_bank_0_s2.INIT=8'hCA;
  LUT3 builder_sync_f_self_s32 (
    .F(builder_sync_f_self_30),
    .I0(self[0]),
    .I1(self[1]),
    .I2(mosi_sel[0]) 
);
defparam builder_sync_f_self_s32.INIT=8'hCA;
  LUT3 builder_sync_f_self_s33 (
    .F(builder_sync_f_self_31),
    .I0(self[2]),
    .I1(self[3]),
    .I2(mosi_sel[0]) 
);
defparam builder_sync_f_self_s33.INIT=8'hCA;
  LUT3 builder_sync_f_self_s34 (
    .F(builder_sync_f_self_32),
    .I0(self[4]),
    .I1(self[5]),
    .I2(mosi_sel[0]) 
);
defparam builder_sync_f_self_s34.INIT=8'hCA;
  LUT3 builder_sync_f_self_s35 (
    .F(builder_sync_f_self_33),
    .I0(self[6]),
    .I1(self[7]),
    .I2(mosi_sel[0]) 
);
defparam builder_sync_f_self_s35.INIT=8'hCA;
  LUT3 main_basesoc_reset_s0 (
    .F(main_basesoc_reset),
    .I0(main_basesoc_reset_storage[0]),
    .I1(main_basesoc_reset_re),
    .I2(main_basesoc_reset_storage[1]) 
);
defparam main_basesoc_reset_s0.INIT=8'hF8;
  LUT2 main_reset_s0 (
    .F(main_reset),
    .I0(rst_d),
    .I1(main_por_count_15_8) 
);
defparam main_reset_s0.INIT=4'hE;
  LUT4 n34119_s1 (
    .F(main_sdram_bankmachine1_row_col_n_addr_sel),
    .I0(builder_basesoc_bankmachine1_state[2]),
    .I1(main_sdram_bankmachine1_trccon_ready),
    .I2(builder_basesoc_bankmachine1_state[1]),
    .I3(builder_basesoc_bankmachine1_state[0]) 
);
defparam n34119_s1.INIT=16'h4000;
  LUT4 n34100_s1 (
    .F(main_sdram_bankmachine0_row_col_n_addr_sel),
    .I0(builder_basesoc_bankmachine0_state[2]),
    .I1(main_sdram_bankmachine0_trccon_ready),
    .I2(builder_basesoc_bankmachine0_state[1]),
    .I3(builder_basesoc_bankmachine0_state[0]) 
);
defparam n34100_s1.INIT=16'h4000;
  LUT3 main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_s0 (
    .F(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_4),
    .I1(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I2(main_basesoc_basesoc_socbushandler_pipe_valid_source_valid) 
);
defparam main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_s0.INIT=8'h4F;
  LUT3 main_basesoc_socbushandler_pipe_valid_sink_ready_s0 (
    .F(main_basesoc_socbushandler_pipe_valid_sink_ready),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_4),
    .I1(main_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I2(main_basesoc_socbushandler_pipe_valid_source_valid) 
);
defparam main_basesoc_socbushandler_pipe_valid_sink_ready_s0.INIT=8'h4F;
  LUT3 main_bridge_axi2axi_lite_pipe_valid_sink_ready_s0 (
    .F(main_bridge_axi2axi_lite_pipe_valid_sink_ready),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_4),
    .I1(main_bridge_axi2axi_lite_pipe_valid_sink_ready_5),
    .I2(main_bridge_axi2axi_lite_pipe_valid_source_valid) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_sink_ready_s0.INIT=8'h4F;
  LUT3 builder_basesoc_socbushandler_pipe_valid_sink_ready_s0 (
    .F(builder_basesoc_socbushandler_pipe_valid_sink_ready),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_4),
    .I1(builder_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I2(builder_basesoc_socbushandler_pipe_valid_source_valid) 
);
defparam builder_basesoc_socbushandler_pipe_valid_sink_ready_s0.INIT=8'h4F;
  LUT4 builder_slave_sel_dec0_0_s0 (
    .F(builder_slave_sel_dec0[0]),
    .I0(builder_slave_sel_dec0_0_4),
    .I1(builder_slave_sel_dec0_0_5),
    .I2(builder_slave_sel_dec0_0_6),
    .I3(builder_slave_sel_dec0_0_7) 
);
defparam builder_slave_sel_dec0_0_s0.INIT=16'h8000;
  LUT4 builder_slave_sel_dec0_1_s1 (
    .F(builder_slave_sel_dec0[1]),
    .I0(builder_slave_sel_dec0_1_5),
    .I1(builder_slave_sel_dec0_1_13),
    .I2(builder_slave_sel_dec0_1_7),
    .I3(builder_slave_sel_dec0_1_11) 
);
defparam builder_slave_sel_dec0_1_s1.INIT=16'h8000;
  LUT4 builder_slave_sel_dec0_2_s1 (
    .F(builder_slave_sel_dec0[2]),
    .I0(builder_slave_sel_dec0_2_5),
    .I1(builder_slave_sel_dec0_2_6),
    .I2(builder_slave_sel_dec0_0_7),
    .I3(builder_slave_sel_dec0_2_7) 
);
defparam builder_slave_sel_dec0_2_s1.INIT=16'h8000;
  LUT4 builder_slave_sel_dec0_3_s2 (
    .F(builder_slave_sel_dec0[3]),
    .I0(builder_slave_sel_dec0_3_6),
    .I1(builder_slave_sel_dec0_0_4),
    .I2(builder_slave_sel_dec0_2_6),
    .I3(builder_slave_sel_dec0_3_7) 
);
defparam builder_slave_sel_dec0_3_s2.INIT=16'h8000;
  LUT4 builder_slave_sel_dec1_0_s0 (
    .F(builder_slave_sel_dec1[0]),
    .I0(builder_slave_sel_dec1_0_13),
    .I1(builder_slave_sel_dec1_0_5),
    .I2(builder_slave_sel_dec1_0_6),
    .I3(builder_slave_sel_dec1_0_7) 
);
defparam builder_slave_sel_dec1_0_s0.INIT=16'h4000;
  LUT4 builder_slave_sel_dec1_1_s1 (
    .F(builder_slave_sel_dec1[1]),
    .I0(builder_slave_sel_dec1_1_5),
    .I1(builder_slave_sel_dec1_0_5),
    .I2(builder_slave_sel_dec1_0_6),
    .I3(builder_slave_sel_dec1_1_6) 
);
defparam builder_slave_sel_dec1_1_s1.INIT=16'h4000;
  LUT4 builder_slave_sel_dec1_2_s1 (
    .F(builder_slave_sel_dec1[2]),
    .I0(builder_slave_sel_dec1_2_5),
    .I1(builder_slave_sel_dec1_2_6),
    .I2(builder_slave_sel_dec1_2_7),
    .I3(builder_slave_sel_dec1_0_7) 
);
defparam builder_slave_sel_dec1_2_s1.INIT=16'h8000;
  LUT4 builder_slave_sel_dec1_3_s2 (
    .F(builder_slave_sel_dec1[3]),
    .I0(builder_slave_sel_dec1_2_7),
    .I1(builder_slave_sel_dec1_3_6),
    .I2(builder_slave_sel_dec1_3_7),
    .I3(builder_slave_sel_dec1_0_5) 
);
defparam builder_slave_sel_dec1_3_s2.INIT=16'h1000;
  LUT4 builder_axirequestcounter0_empty_s0 (
    .F(builder_axirequestcounter0_empty),
    .I0(builder_axirequestcounter0_counter[4]),
    .I1(builder_axirequestcounter0_counter[5]),
    .I2(builder_axirequestcounter0_empty_4),
    .I3(builder_axirequestcounter0_empty_5) 
);
defparam builder_axirequestcounter0_empty_s0.INIT=16'h1000;
  LUT4 builder_axirequestcounter1_empty_s0 (
    .F(builder_axirequestcounter1_empty),
    .I0(builder_axirequestcounter1_counter[4]),
    .I1(builder_axirequestcounter1_counter[5]),
    .I2(builder_axirequestcounter1_empty_4),
    .I3(builder_axirequestcounter1_empty_5) 
);
defparam builder_axirequestcounter1_empty_s0.INIT=16'h1000;
  LUT3 main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1_s1 (
    .F(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1),
    .I0(builder_basesoc_axilitesram0_state[0]),
    .I1(builder_basesoc_axilitesram0_state[2]),
    .I2(builder_basesoc_axilitesram0_state[1]) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1_s1.INIT=8'h10;
  LUT3 main_basesoc_basesoc_last_was_read_axilitesram0_next_value2_s1 (
    .F(main_basesoc_basesoc_last_was_read_axilitesram0_next_value2),
    .I0(builder_basesoc_axilitesram0_state[2]),
    .I1(builder_basesoc_axilitesram0_state[1]),
    .I2(builder_basesoc_axilitesram0_state[0]) 
);
defparam main_basesoc_basesoc_last_was_read_axilitesram0_next_value2_s1.INIT=8'h40;
  LUT3 main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1_s1 (
    .F(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1),
    .I0(builder_basesoc_axilitesram1_state[0]),
    .I1(builder_basesoc_axilitesram1_state[2]),
    .I2(builder_basesoc_axilitesram1_state[1]) 
);
defparam main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1_s1.INIT=8'h10;
  LUT3 main_basesoc_ram_last_was_read_axilitesram1_next_value2_s1 (
    .F(main_basesoc_ram_last_was_read_axilitesram1_next_value2),
    .I0(builder_basesoc_axilitesram1_state[2]),
    .I1(builder_basesoc_axilitesram1_state[1]),
    .I2(builder_basesoc_axilitesram1_state[0]) 
);
defparam main_basesoc_ram_last_was_read_axilitesram1_next_value2_s1.INIT=8'h40;
  LUT3 n7356_s0 (
    .F(n7356_3),
    .I0(main_basesoc_tx_tick),
    .I1(main_basesoc_uart_tx_fifo_readable),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam n7356_s0.INIT=8'hAC;
  LUT4 main_basesoc_serial_tx_rs232phytx_next_value1_s1 (
    .F(main_basesoc_serial_tx_rs232phytx_next_value1),
    .I0(main_basesoc_tx_tick),
    .I1(main_basesoc_tx_data[0]),
    .I2(main_basesoc_uart_tx_fifo_readable),
    .I3(builder_basesoc_rs232phytx_state) 
);
defparam main_basesoc_serial_tx_rs232phytx_next_value1_s1.INIT=16'h880F;
  LUT4 main_basesoc_tx_data_rs232phytx_next_value2_7_s0 (
    .F(main_basesoc_tx_data_rs232phytx_next_value2[7]),
    .I0(main_basesoc_uart_tx_fifo_readable),
    .I1(storage_1_dat1[7]),
    .I2(main_basesoc_tx_tick),
    .I3(builder_basesoc_rs232phytx_state) 
);
defparam main_basesoc_tx_data_rs232phytx_next_value2_7_s0.INIT=16'hF088;
  LUT3 main_basesoc_tx_data_rs232phytx_next_value2_6_s0 (
    .F(main_basesoc_tx_data_rs232phytx_next_value2[6]),
    .I0(storage_1_dat1[6]),
    .I1(main_basesoc_tx_data[7]),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam main_basesoc_tx_data_rs232phytx_next_value2_6_s0.INIT=8'hCA;
  LUT3 main_basesoc_tx_data_rs232phytx_next_value2_5_s0 (
    .F(main_basesoc_tx_data_rs232phytx_next_value2[5]),
    .I0(storage_1_dat1[5]),
    .I1(main_basesoc_tx_data[6]),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam main_basesoc_tx_data_rs232phytx_next_value2_5_s0.INIT=8'hCA;
  LUT3 main_basesoc_tx_data_rs232phytx_next_value2_4_s0 (
    .F(main_basesoc_tx_data_rs232phytx_next_value2[4]),
    .I0(storage_1_dat1[4]),
    .I1(main_basesoc_tx_data[5]),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam main_basesoc_tx_data_rs232phytx_next_value2_4_s0.INIT=8'hCA;
  LUT3 main_basesoc_tx_data_rs232phytx_next_value2_3_s0 (
    .F(main_basesoc_tx_data_rs232phytx_next_value2[3]),
    .I0(storage_1_dat1[3]),
    .I1(main_basesoc_tx_data[4]),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam main_basesoc_tx_data_rs232phytx_next_value2_3_s0.INIT=8'hCA;
  LUT3 main_basesoc_tx_data_rs232phytx_next_value2_2_s0 (
    .F(main_basesoc_tx_data_rs232phytx_next_value2[2]),
    .I0(storage_1_dat1[2]),
    .I1(main_basesoc_tx_data[3]),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam main_basesoc_tx_data_rs232phytx_next_value2_2_s0.INIT=8'hCA;
  LUT3 main_basesoc_tx_data_rs232phytx_next_value2_1_s0 (
    .F(main_basesoc_tx_data_rs232phytx_next_value2[1]),
    .I0(storage_1_dat1[1]),
    .I1(main_basesoc_tx_data[2]),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam main_basesoc_tx_data_rs232phytx_next_value2_1_s0.INIT=8'hCA;
  LUT3 main_basesoc_tx_data_rs232phytx_next_value2_0_s0 (
    .F(main_basesoc_tx_data_rs232phytx_next_value2[0]),
    .I0(storage_1_dat1[0]),
    .I1(main_basesoc_tx_data[1]),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam main_basesoc_tx_data_rs232phytx_next_value2_0_s0.INIT=8'hCA;
  LUT2 n7552_s0 (
    .F(n7552_3),
    .I0(main_basesoc_uart_tx_pending),
    .I1(main_basesoc_uart_enable_storage[0]) 
);
defparam n7552_s0.INIT=4'h8;
  LUT2 n7553_s0 (
    .F(n7553_3),
    .I0(main_basesoc_uart_rx_pending),
    .I1(main_basesoc_uart_enable_storage[1]) 
);
defparam n7553_s0.INIT=4'h8;
  LUT4 main_basesoc_uart_tx_fifo_syncfifo_re_s0 (
    .F(main_basesoc_uart_tx_fifo_syncfifo_re),
    .I0(main_basesoc_uart_tx_fifo_level0[4]),
    .I1(main_basesoc_uart_tx_fifo_syncfifo_re_4),
    .I2(n7365_4),
    .I3(main_basesoc_uart_tx_fifo_readable) 
);
defparam main_basesoc_uart_tx_fifo_syncfifo_re_s0.INIT=16'hB0BB;
  LUT2 main_basesoc_uart_tx_fifo_syncfifo_writable_s0 (
    .F(main_basesoc_uart_tx_fifo_syncfifo_writable),
    .I0(main_basesoc_uart_tx_fifo_level0[4]),
    .I1(main_basesoc_uart_tx_fifo_syncfifo_re_4) 
);
defparam main_basesoc_uart_tx_fifo_syncfifo_writable_s0.INIT=4'h7;
  LUT4 main_basesoc_uart_rx_fifo_syncfifo_re_s0 (
    .F(main_basesoc_uart_rx_fifo_syncfifo_re),
    .I0(main_basesoc_uart_rx_fifo_level0[4]),
    .I1(main_basesoc_uart_rx_fifo_syncfifo_re_4),
    .I2(main_basesoc_uart_rx_fifo_syncfifo_re_5),
    .I3(main_basesoc_uart_rx_fifo_readable) 
);
defparam main_basesoc_uart_rx_fifo_syncfifo_re_s0.INIT=16'hB0BB;
  LUT4 main_basesoc_uart_rx_fifo_wrport_we_s0 (
    .F(main_basesoc_uart_rx_fifo_wrport_we),
    .I0(main_basesoc_uart_rx_fifo_syncfifo_re_4),
    .I1(main_basesoc_uart_rx_fifo_level0[4]),
    .I2(n7440_4),
    .I3(builder_multiregimpl0_regs1) 
);
defparam main_basesoc_uart_rx_fifo_wrport_we_s0.INIT=16'h7000;
  LUT3 led_n5_d_s (
    .F(led_n5_d),
    .I0(main_leds_storage[5]),
    .I1(main_leds_chaser[5]),
    .I2(main_leds_mode) 
);
defparam led_n5_d_s.INIT=8'hAC;
  LUT3 led_n4_d_s (
    .F(led_n4_d),
    .I0(main_leds_chaser[4]),
    .I1(main_leds_storage[4]),
    .I2(main_leds_mode) 
);
defparam led_n4_d_s.INIT=8'hCA;
  LUT3 led_n3_d_s (
    .F(led_n3_d),
    .I0(main_leds_chaser[3]),
    .I1(main_leds_storage[3]),
    .I2(main_leds_mode) 
);
defparam led_n3_d_s.INIT=8'hCA;
  LUT3 led_n2_d_s (
    .F(led_n2_d),
    .I0(main_leds_chaser[2]),
    .I1(main_leds_storage[2]),
    .I2(main_leds_mode) 
);
defparam led_n2_d_s.INIT=8'hCA;
  LUT3 led_n1_d_s (
    .F(led_n1_d),
    .I0(main_leds_chaser[1]),
    .I1(main_leds_storage[1]),
    .I2(main_leds_mode) 
);
defparam led_n1_d_s.INIT=8'hCA;
  LUT3 led_n0_d_s (
    .F(led_n0_d),
    .I0(main_leds_chaser[0]),
    .I1(main_leds_storage[0]),
    .I2(main_leds_mode) 
);
defparam led_n0_d_s.INIT=8'hCA;
  LUT4 main_leds_done_s0 (
    .F(main_leds_done),
    .I0(main_leds_count[0]),
    .I1(main_leds_count[1]),
    .I2(main_leds_done_4),
    .I3(main_leds_done_5) 
);
defparam main_leds_done_s0.INIT=16'h1000;
  LUT3 main_full_rate_phy_dfi_p0_cas_n_s0 (
    .F(main_full_rate_phy_dfi_p0_cas_n),
    .I0(main_full_rate_phy_dfi_p0_cas_n_4),
    .I1(main_full_rate_phy_dfi_p0_cas_n_9),
    .I2(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_cas_n_s0.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_ras_n_s0 (
    .F(main_full_rate_phy_dfi_p0_ras_n),
    .I0(main_full_rate_phy_dfi_p0_ras_n_4),
    .I1(main_full_rate_phy_dfi_p0_ras_n_5),
    .I2(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_ras_n_s0.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_we_n_s0 (
    .F(main_full_rate_phy_dfi_p0_we_n),
    .I0(main_full_rate_phy_dfi_p0_we_n_4),
    .I1(main_full_rate_phy_dfi_p0_we_n_5),
    .I2(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_we_n_s0.INIT=8'hCA;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_15_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[15]),
    .I0(builder_basesoc_new_master_wdata_ready1),
    .I1(builder_basesoc_new_master_wdata_ready0),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_15_4) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_15_s0.INIT=16'h4F00;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_14_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[14]),
    .I0(builder_basesoc_new_master_wdata_ready1),
    .I1(builder_basesoc_new_master_wdata_ready0),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_14_4) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_14_s0.INIT=16'h4F00;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_13_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[13]),
    .I0(builder_basesoc_new_master_wdata_ready1),
    .I1(builder_basesoc_new_master_wdata_ready0),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_13_4) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_13_s0.INIT=16'h4F00;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_12_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[12]),
    .I0(builder_basesoc_new_master_wdata_ready1),
    .I1(builder_basesoc_new_master_wdata_ready0),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_12_4) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_12_s0.INIT=16'h004F;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_11_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[11]),
    .I0(builder_basesoc_new_master_wdata_ready1),
    .I1(builder_basesoc_new_master_wdata_ready0),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_11_4) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_11_s0.INIT=16'h4F00;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_10_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[10]),
    .I0(builder_basesoc_new_master_wdata_ready1),
    .I1(builder_basesoc_new_master_wdata_ready0),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_10_4) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_10_s0.INIT=16'h4F00;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_9_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[9]),
    .I0(builder_basesoc_new_master_wdata_ready1),
    .I1(builder_basesoc_new_master_wdata_ready0),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_9_4) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_9_s0.INIT=16'h4F00;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_8_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[8]),
    .I0(builder_basesoc_new_master_wdata_ready1),
    .I1(builder_basesoc_new_master_wdata_ready0),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_8_4) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_8_s0.INIT=16'h004F;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_7_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[7]),
    .I0(builder_basesoc_new_master_wdata_ready1),
    .I1(builder_basesoc_new_master_wdata_ready0),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_7_4) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_7_s0.INIT=16'h4F00;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_6_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[6]),
    .I0(builder_basesoc_new_master_wdata_ready1),
    .I1(builder_basesoc_new_master_wdata_ready0),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_6_4) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_6_s0.INIT=16'h4F00;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_5_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[5]),
    .I0(builder_basesoc_new_master_wdata_ready1),
    .I1(builder_basesoc_new_master_wdata_ready0),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_5_4) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_5_s0.INIT=16'h4F00;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_4_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[4]),
    .I0(builder_basesoc_new_master_wdata_ready1),
    .I1(builder_basesoc_new_master_wdata_ready0),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_4_4) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_4_s0.INIT=16'h004F;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_3_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[3]),
    .I0(builder_basesoc_new_master_wdata_ready1),
    .I1(builder_basesoc_new_master_wdata_ready0),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_3_4) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_3_s0.INIT=16'h004F;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_2_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[2]),
    .I0(builder_basesoc_new_master_wdata_ready1),
    .I1(builder_basesoc_new_master_wdata_ready0),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_2_4) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_2_s0.INIT=16'h4F00;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_1_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[1]),
    .I0(builder_basesoc_new_master_wdata_ready1),
    .I1(builder_basesoc_new_master_wdata_ready0),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_1_4) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_1_s0.INIT=16'h4F00;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_0_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[0]),
    .I0(builder_basesoc_new_master_wdata_ready1),
    .I1(builder_basesoc_new_master_wdata_ready0),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_0_4) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_0_s0.INIT=16'h004F;
  LUT3 main_full_rate_phy_dfi_p0_rddata_en_s0 (
    .F(main_full_rate_phy_dfi_p0_rddata_en),
    .I0(main_full_rate_phy_dfi_p0_rddata_en_4),
    .I1(main_full_rate_phy_dfi_p0_rddata_en_7),
    .I2(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_rddata_en_s0.INIT=8'h35;
  LUT4 n7796_s1 (
    .F(n7796_4),
    .I0(main_sdram_dfi_p0_wrdata_en),
    .I1(n7796_5),
    .I2(main_phase_sel),
    .I3(main_sdram_storage[0]) 
);
defparam n7796_s1.INIT=16'h0A0C;
  LUT4 main_sdram_bankmachine0_syncfifo0_readable_s0 (
    .F(main_sdram_bankmachine0_syncfifo0_readable),
    .I0(main_sdram_bankmachine0_level[0]),
    .I1(main_sdram_bankmachine0_level[1]),
    .I2(main_sdram_bankmachine0_level[2]),
    .I3(main_sdram_bankmachine0_level[3]) 
);
defparam main_sdram_bankmachine0_syncfifo0_readable_s0.INIT=16'hFFFE;
  LUT4 main_sdram_bankmachine1_syncfifo1_readable_s0 (
    .F(main_sdram_bankmachine1_syncfifo1_readable),
    .I0(main_sdram_bankmachine1_level[0]),
    .I1(main_sdram_bankmachine1_level[1]),
    .I2(main_sdram_bankmachine1_level[2]),
    .I3(main_sdram_bankmachine1_level[3]) 
);
defparam main_sdram_bankmachine1_syncfifo1_readable_s0.INIT=16'hFFFE;
  LUT4 main_sdram_bankmachine1_pipe_valid_sink_ready_s1 (
    .F(main_sdram_bankmachine1_pipe_valid_sink_ready),
    .I0(main_sdram_choose_req_grant[1]),
    .I1(main_sdram_choose_req_grant[0]),
    .I2(main_sdram_bankmachine0_pipe_valid_sink_ready_6),
    .I3(main_sdram_bankmachine1_pipe_valid_source_valid) 
);
defparam main_sdram_bankmachine1_pipe_valid_sink_ready_s1.INIT=16'h40FF;
  LUT4 main_sdram_bankmachine2_wrport_we_s0 (
    .F(main_sdram_bankmachine2_wrport_we),
    .I0(main_sdram_bankmachine2_wrport_we_4),
    .I1(main_sdram_bankmachine2_wrport_we_5),
    .I2(main_sdram_bankmachine2_wrport_we_6),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam main_sdram_bankmachine2_wrport_we_s0.INIT=16'h0C0A;
  LUT4 main_sdram_bankmachine2_syncfifo2_readable_s0 (
    .F(main_sdram_bankmachine2_syncfifo2_readable),
    .I0(main_sdram_bankmachine2_level[0]),
    .I1(main_sdram_bankmachine2_level[1]),
    .I2(main_sdram_bankmachine2_level[2]),
    .I3(main_sdram_bankmachine2_level[3]) 
);
defparam main_sdram_bankmachine2_syncfifo2_readable_s0.INIT=16'hFFFE;
  LUT4 main_sdram_bankmachine2_pipe_valid_sink_ready_s1 (
    .F(main_sdram_bankmachine2_pipe_valid_sink_ready),
    .I0(main_sdram_choose_req_grant[0]),
    .I1(main_sdram_choose_req_grant[1]),
    .I2(main_sdram_bankmachine0_pipe_valid_sink_ready_6),
    .I3(main_sdram_bankmachine2_pipe_valid_source_valid) 
);
defparam main_sdram_bankmachine2_pipe_valid_sink_ready_s1.INIT=16'h40FF;
  LUT4 main_sdram_bankmachine3_syncfifo3_readable_s0 (
    .F(main_sdram_bankmachine3_syncfifo3_readable),
    .I0(main_sdram_bankmachine3_level[0]),
    .I1(main_sdram_bankmachine3_level[1]),
    .I2(main_sdram_bankmachine3_level[2]),
    .I3(main_sdram_bankmachine3_level[3]) 
);
defparam main_sdram_bankmachine3_syncfifo3_readable_s0.INIT=16'hFFFE;
  LUT4 main_sdram_bankmachine3_pipe_valid_sink_ready_s1 (
    .F(main_sdram_bankmachine3_pipe_valid_sink_ready),
    .I0(main_sdram_choose_req_grant[0]),
    .I1(main_sdram_choose_req_grant[1]),
    .I2(main_sdram_bankmachine0_pipe_valid_sink_ready_6),
    .I3(main_sdram_bankmachine3_pipe_valid_source_valid) 
);
defparam main_sdram_bankmachine3_pipe_valid_sink_ready_s1.INIT=16'h80FF;
  LUT4 main_sdram_choose_cmd_ce_s0 (
    .F(main_sdram_choose_cmd_ce),
    .I0(main_sdram_trrdcon_ready),
    .I1(main_sdram_choose_cmd_ce_4),
    .I2(main_sdram_choose_cmd_ce_12),
    .I3(main_sdram_choose_cmd_ce_6) 
);
defparam main_sdram_choose_cmd_ce_s0.INIT=16'hFF0E;
  LUT3 main_sdram_choose_req_ce_s0 (
    .F(main_sdram_choose_req_ce),
    .I0(main_sdram_choose_cmd_ce_12),
    .I1(main_sdram_tccdcon_ready),
    .I2(main_sdram_choose_req_ce_4) 
);
defparam main_sdram_choose_req_ce_s0.INIT=8'h4F;
  LUT3 main_data_port_dat_w_127_s0 (
    .F(main_data_port_dat_w[127]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[127]),
    .I2(main_data_port_dat_w_127_5) 
);
defparam main_data_port_dat_w_127_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_126_s0 (
    .F(main_data_port_dat_w[126]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[126]),
    .I2(main_data_port_dat_w_126_4) 
);
defparam main_data_port_dat_w_126_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_125_s0 (
    .F(main_data_port_dat_w[125]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[125]),
    .I2(main_data_port_dat_w_125_4) 
);
defparam main_data_port_dat_w_125_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_124_s0 (
    .F(main_data_port_dat_w[124]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[124]),
    .I2(main_data_port_dat_w_124_4) 
);
defparam main_data_port_dat_w_124_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_123_s0 (
    .F(main_data_port_dat_w[123]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[123]),
    .I2(main_data_port_dat_w_123_4) 
);
defparam main_data_port_dat_w_123_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_122_s0 (
    .F(main_data_port_dat_w[122]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[122]),
    .I2(main_data_port_dat_w_122_4) 
);
defparam main_data_port_dat_w_122_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_121_s0 (
    .F(main_data_port_dat_w[121]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[121]),
    .I2(main_data_port_dat_w_121_4) 
);
defparam main_data_port_dat_w_121_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_120_s0 (
    .F(main_data_port_dat_w[120]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[120]),
    .I2(main_data_port_dat_w_120_4) 
);
defparam main_data_port_dat_w_120_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_119_s0 (
    .F(main_data_port_dat_w[119]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[119]),
    .I2(main_data_port_dat_w_119_4) 
);
defparam main_data_port_dat_w_119_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_118_s0 (
    .F(main_data_port_dat_w[118]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[118]),
    .I2(main_data_port_dat_w_118_4) 
);
defparam main_data_port_dat_w_118_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_117_s0 (
    .F(main_data_port_dat_w[117]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[117]),
    .I2(main_data_port_dat_w_117_4) 
);
defparam main_data_port_dat_w_117_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_116_s0 (
    .F(main_data_port_dat_w[116]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[116]),
    .I2(main_data_port_dat_w_116_4) 
);
defparam main_data_port_dat_w_116_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_115_s0 (
    .F(main_data_port_dat_w[115]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[115]),
    .I2(main_data_port_dat_w_115_4) 
);
defparam main_data_port_dat_w_115_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_114_s0 (
    .F(main_data_port_dat_w[114]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[114]),
    .I2(main_data_port_dat_w_114_4) 
);
defparam main_data_port_dat_w_114_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_113_s0 (
    .F(main_data_port_dat_w[113]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[113]),
    .I2(main_data_port_dat_w_113_4) 
);
defparam main_data_port_dat_w_113_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_112_s0 (
    .F(main_data_port_dat_w[112]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[112]),
    .I2(main_data_port_dat_w_112_4) 
);
defparam main_data_port_dat_w_112_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_111_s0 (
    .F(main_data_port_dat_w[111]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[111]),
    .I2(main_data_port_dat_w_111_4) 
);
defparam main_data_port_dat_w_111_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_110_s0 (
    .F(main_data_port_dat_w[110]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[110]),
    .I2(main_data_port_dat_w_110_4) 
);
defparam main_data_port_dat_w_110_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_109_s0 (
    .F(main_data_port_dat_w[109]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[109]),
    .I2(main_data_port_dat_w_109_4) 
);
defparam main_data_port_dat_w_109_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_108_s0 (
    .F(main_data_port_dat_w[108]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[108]),
    .I2(main_data_port_dat_w_108_4) 
);
defparam main_data_port_dat_w_108_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_107_s0 (
    .F(main_data_port_dat_w[107]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[107]),
    .I2(main_data_port_dat_w_107_4) 
);
defparam main_data_port_dat_w_107_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_106_s0 (
    .F(main_data_port_dat_w[106]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[106]),
    .I2(main_data_port_dat_w_106_4) 
);
defparam main_data_port_dat_w_106_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_105_s0 (
    .F(main_data_port_dat_w[105]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[105]),
    .I2(main_data_port_dat_w_105_4) 
);
defparam main_data_port_dat_w_105_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_104_s0 (
    .F(main_data_port_dat_w[104]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[104]),
    .I2(main_data_port_dat_w_104_4) 
);
defparam main_data_port_dat_w_104_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_103_s0 (
    .F(main_data_port_dat_w[103]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[103]),
    .I2(main_data_port_dat_w_103_4) 
);
defparam main_data_port_dat_w_103_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_102_s0 (
    .F(main_data_port_dat_w[102]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[102]),
    .I2(main_data_port_dat_w_102_4) 
);
defparam main_data_port_dat_w_102_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_101_s0 (
    .F(main_data_port_dat_w[101]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[101]),
    .I2(main_data_port_dat_w_101_4) 
);
defparam main_data_port_dat_w_101_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_100_s0 (
    .F(main_data_port_dat_w[100]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[100]),
    .I2(main_data_port_dat_w_100_4) 
);
defparam main_data_port_dat_w_100_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_99_s0 (
    .F(main_data_port_dat_w[99]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[99]),
    .I2(main_data_port_dat_w_99_4) 
);
defparam main_data_port_dat_w_99_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_98_s0 (
    .F(main_data_port_dat_w[98]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[98]),
    .I2(main_data_port_dat_w_98_4) 
);
defparam main_data_port_dat_w_98_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_97_s0 (
    .F(main_data_port_dat_w[97]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[97]),
    .I2(main_data_port_dat_w_97_4) 
);
defparam main_data_port_dat_w_97_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_96_s0 (
    .F(main_data_port_dat_w[96]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[96]),
    .I2(main_data_port_dat_w_96_4) 
);
defparam main_data_port_dat_w_96_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_95_s0 (
    .F(main_data_port_dat_w[95]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[95]),
    .I2(main_data_port_dat_w_127_5) 
);
defparam main_data_port_dat_w_95_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_94_s0 (
    .F(main_data_port_dat_w[94]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[94]),
    .I2(main_data_port_dat_w_126_4) 
);
defparam main_data_port_dat_w_94_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_93_s0 (
    .F(main_data_port_dat_w[93]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[93]),
    .I2(main_data_port_dat_w_125_4) 
);
defparam main_data_port_dat_w_93_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_92_s0 (
    .F(main_data_port_dat_w[92]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[92]),
    .I2(main_data_port_dat_w_124_4) 
);
defparam main_data_port_dat_w_92_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_91_s0 (
    .F(main_data_port_dat_w[91]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[91]),
    .I2(main_data_port_dat_w_123_4) 
);
defparam main_data_port_dat_w_91_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_90_s0 (
    .F(main_data_port_dat_w[90]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[90]),
    .I2(main_data_port_dat_w_122_4) 
);
defparam main_data_port_dat_w_90_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_89_s0 (
    .F(main_data_port_dat_w[89]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[89]),
    .I2(main_data_port_dat_w_121_4) 
);
defparam main_data_port_dat_w_89_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_88_s0 (
    .F(main_data_port_dat_w[88]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[88]),
    .I2(main_data_port_dat_w_120_4) 
);
defparam main_data_port_dat_w_88_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_87_s0 (
    .F(main_data_port_dat_w[87]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[87]),
    .I2(main_data_port_dat_w_119_4) 
);
defparam main_data_port_dat_w_87_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_86_s0 (
    .F(main_data_port_dat_w[86]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[86]),
    .I2(main_data_port_dat_w_118_4) 
);
defparam main_data_port_dat_w_86_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_85_s0 (
    .F(main_data_port_dat_w[85]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[85]),
    .I2(main_data_port_dat_w_117_4) 
);
defparam main_data_port_dat_w_85_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_84_s0 (
    .F(main_data_port_dat_w[84]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[84]),
    .I2(main_data_port_dat_w_116_4) 
);
defparam main_data_port_dat_w_84_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_83_s0 (
    .F(main_data_port_dat_w[83]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[83]),
    .I2(main_data_port_dat_w_115_4) 
);
defparam main_data_port_dat_w_83_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_82_s0 (
    .F(main_data_port_dat_w[82]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[82]),
    .I2(main_data_port_dat_w_114_4) 
);
defparam main_data_port_dat_w_82_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_81_s0 (
    .F(main_data_port_dat_w[81]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[81]),
    .I2(main_data_port_dat_w_113_4) 
);
defparam main_data_port_dat_w_81_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_80_s0 (
    .F(main_data_port_dat_w[80]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[80]),
    .I2(main_data_port_dat_w_112_4) 
);
defparam main_data_port_dat_w_80_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_79_s0 (
    .F(main_data_port_dat_w[79]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[79]),
    .I2(main_data_port_dat_w_111_4) 
);
defparam main_data_port_dat_w_79_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_78_s0 (
    .F(main_data_port_dat_w[78]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[78]),
    .I2(main_data_port_dat_w_110_4) 
);
defparam main_data_port_dat_w_78_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_77_s0 (
    .F(main_data_port_dat_w[77]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[77]),
    .I2(main_data_port_dat_w_109_4) 
);
defparam main_data_port_dat_w_77_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_76_s0 (
    .F(main_data_port_dat_w[76]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[76]),
    .I2(main_data_port_dat_w_108_4) 
);
defparam main_data_port_dat_w_76_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_75_s0 (
    .F(main_data_port_dat_w[75]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[75]),
    .I2(main_data_port_dat_w_107_4) 
);
defparam main_data_port_dat_w_75_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_74_s0 (
    .F(main_data_port_dat_w[74]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[74]),
    .I2(main_data_port_dat_w_106_4) 
);
defparam main_data_port_dat_w_74_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_73_s0 (
    .F(main_data_port_dat_w[73]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[73]),
    .I2(main_data_port_dat_w_105_4) 
);
defparam main_data_port_dat_w_73_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_72_s0 (
    .F(main_data_port_dat_w[72]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[72]),
    .I2(main_data_port_dat_w_104_4) 
);
defparam main_data_port_dat_w_72_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_71_s0 (
    .F(main_data_port_dat_w[71]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[71]),
    .I2(main_data_port_dat_w_103_4) 
);
defparam main_data_port_dat_w_71_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_70_s0 (
    .F(main_data_port_dat_w[70]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[70]),
    .I2(main_data_port_dat_w_102_4) 
);
defparam main_data_port_dat_w_70_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_69_s0 (
    .F(main_data_port_dat_w[69]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[69]),
    .I2(main_data_port_dat_w_101_4) 
);
defparam main_data_port_dat_w_69_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_68_s0 (
    .F(main_data_port_dat_w[68]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[68]),
    .I2(main_data_port_dat_w_100_4) 
);
defparam main_data_port_dat_w_68_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_67_s0 (
    .F(main_data_port_dat_w[67]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[67]),
    .I2(main_data_port_dat_w_99_4) 
);
defparam main_data_port_dat_w_67_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_66_s0 (
    .F(main_data_port_dat_w[66]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[66]),
    .I2(main_data_port_dat_w_98_4) 
);
defparam main_data_port_dat_w_66_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_65_s0 (
    .F(main_data_port_dat_w[65]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[65]),
    .I2(main_data_port_dat_w_97_4) 
);
defparam main_data_port_dat_w_65_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_64_s0 (
    .F(main_data_port_dat_w[64]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[64]),
    .I2(main_data_port_dat_w_96_4) 
);
defparam main_data_port_dat_w_64_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_63_s0 (
    .F(main_data_port_dat_w[63]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[63]),
    .I2(main_data_port_dat_w_127_5) 
);
defparam main_data_port_dat_w_63_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_62_s0 (
    .F(main_data_port_dat_w[62]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[62]),
    .I2(main_data_port_dat_w_126_4) 
);
defparam main_data_port_dat_w_62_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_61_s0 (
    .F(main_data_port_dat_w[61]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[61]),
    .I2(main_data_port_dat_w_125_4) 
);
defparam main_data_port_dat_w_61_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_60_s0 (
    .F(main_data_port_dat_w[60]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[60]),
    .I2(main_data_port_dat_w_124_4) 
);
defparam main_data_port_dat_w_60_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_59_s0 (
    .F(main_data_port_dat_w[59]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[59]),
    .I2(main_data_port_dat_w_123_4) 
);
defparam main_data_port_dat_w_59_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_58_s0 (
    .F(main_data_port_dat_w[58]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[58]),
    .I2(main_data_port_dat_w_122_4) 
);
defparam main_data_port_dat_w_58_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_57_s0 (
    .F(main_data_port_dat_w[57]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[57]),
    .I2(main_data_port_dat_w_121_4) 
);
defparam main_data_port_dat_w_57_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_56_s0 (
    .F(main_data_port_dat_w[56]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[56]),
    .I2(main_data_port_dat_w_120_4) 
);
defparam main_data_port_dat_w_56_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_55_s0 (
    .F(main_data_port_dat_w[55]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[55]),
    .I2(main_data_port_dat_w_119_4) 
);
defparam main_data_port_dat_w_55_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_54_s0 (
    .F(main_data_port_dat_w[54]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[54]),
    .I2(main_data_port_dat_w_118_4) 
);
defparam main_data_port_dat_w_54_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_53_s0 (
    .F(main_data_port_dat_w[53]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[53]),
    .I2(main_data_port_dat_w_117_4) 
);
defparam main_data_port_dat_w_53_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_52_s0 (
    .F(main_data_port_dat_w[52]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[52]),
    .I2(main_data_port_dat_w_116_4) 
);
defparam main_data_port_dat_w_52_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_51_s0 (
    .F(main_data_port_dat_w[51]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[51]),
    .I2(main_data_port_dat_w_115_4) 
);
defparam main_data_port_dat_w_51_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_50_s0 (
    .F(main_data_port_dat_w[50]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[50]),
    .I2(main_data_port_dat_w_114_4) 
);
defparam main_data_port_dat_w_50_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_49_s0 (
    .F(main_data_port_dat_w[49]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[49]),
    .I2(main_data_port_dat_w_113_4) 
);
defparam main_data_port_dat_w_49_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_48_s0 (
    .F(main_data_port_dat_w[48]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[48]),
    .I2(main_data_port_dat_w_112_4) 
);
defparam main_data_port_dat_w_48_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_47_s0 (
    .F(main_data_port_dat_w[47]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[47]),
    .I2(main_data_port_dat_w_111_4) 
);
defparam main_data_port_dat_w_47_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_46_s0 (
    .F(main_data_port_dat_w[46]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[46]),
    .I2(main_data_port_dat_w_110_4) 
);
defparam main_data_port_dat_w_46_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_45_s0 (
    .F(main_data_port_dat_w[45]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[45]),
    .I2(main_data_port_dat_w_109_4) 
);
defparam main_data_port_dat_w_45_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_44_s0 (
    .F(main_data_port_dat_w[44]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[44]),
    .I2(main_data_port_dat_w_108_4) 
);
defparam main_data_port_dat_w_44_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_43_s0 (
    .F(main_data_port_dat_w[43]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[43]),
    .I2(main_data_port_dat_w_107_4) 
);
defparam main_data_port_dat_w_43_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_42_s0 (
    .F(main_data_port_dat_w[42]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[42]),
    .I2(main_data_port_dat_w_106_4) 
);
defparam main_data_port_dat_w_42_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_41_s0 (
    .F(main_data_port_dat_w[41]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[41]),
    .I2(main_data_port_dat_w_105_4) 
);
defparam main_data_port_dat_w_41_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_40_s0 (
    .F(main_data_port_dat_w[40]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[40]),
    .I2(main_data_port_dat_w_104_4) 
);
defparam main_data_port_dat_w_40_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_39_s0 (
    .F(main_data_port_dat_w[39]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[39]),
    .I2(main_data_port_dat_w_103_4) 
);
defparam main_data_port_dat_w_39_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_38_s0 (
    .F(main_data_port_dat_w[38]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[38]),
    .I2(main_data_port_dat_w_102_4) 
);
defparam main_data_port_dat_w_38_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_37_s0 (
    .F(main_data_port_dat_w[37]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[37]),
    .I2(main_data_port_dat_w_101_4) 
);
defparam main_data_port_dat_w_37_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_36_s0 (
    .F(main_data_port_dat_w[36]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[36]),
    .I2(main_data_port_dat_w_100_4) 
);
defparam main_data_port_dat_w_36_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_35_s0 (
    .F(main_data_port_dat_w[35]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[35]),
    .I2(main_data_port_dat_w_99_4) 
);
defparam main_data_port_dat_w_35_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_34_s0 (
    .F(main_data_port_dat_w[34]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[34]),
    .I2(main_data_port_dat_w_98_4) 
);
defparam main_data_port_dat_w_34_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_33_s0 (
    .F(main_data_port_dat_w[33]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[33]),
    .I2(main_data_port_dat_w_97_4) 
);
defparam main_data_port_dat_w_33_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_32_s0 (
    .F(main_data_port_dat_w[32]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[32]),
    .I2(main_data_port_dat_w_96_4) 
);
defparam main_data_port_dat_w_32_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_31_s0 (
    .F(main_data_port_dat_w[31]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[31]),
    .I2(main_data_port_dat_w_127_5) 
);
defparam main_data_port_dat_w_31_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_30_s0 (
    .F(main_data_port_dat_w[30]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[30]),
    .I2(main_data_port_dat_w_126_4) 
);
defparam main_data_port_dat_w_30_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_29_s0 (
    .F(main_data_port_dat_w[29]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[29]),
    .I2(main_data_port_dat_w_125_4) 
);
defparam main_data_port_dat_w_29_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_28_s0 (
    .F(main_data_port_dat_w[28]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[28]),
    .I2(main_data_port_dat_w_124_4) 
);
defparam main_data_port_dat_w_28_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_27_s0 (
    .F(main_data_port_dat_w[27]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[27]),
    .I2(main_data_port_dat_w_123_4) 
);
defparam main_data_port_dat_w_27_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_26_s0 (
    .F(main_data_port_dat_w[26]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[26]),
    .I2(main_data_port_dat_w_122_4) 
);
defparam main_data_port_dat_w_26_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_25_s0 (
    .F(main_data_port_dat_w[25]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[25]),
    .I2(main_data_port_dat_w_121_4) 
);
defparam main_data_port_dat_w_25_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_24_s0 (
    .F(main_data_port_dat_w[24]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[24]),
    .I2(main_data_port_dat_w_120_4) 
);
defparam main_data_port_dat_w_24_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_23_s0 (
    .F(main_data_port_dat_w[23]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[23]),
    .I2(main_data_port_dat_w_119_4) 
);
defparam main_data_port_dat_w_23_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_22_s0 (
    .F(main_data_port_dat_w[22]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[22]),
    .I2(main_data_port_dat_w_118_4) 
);
defparam main_data_port_dat_w_22_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_21_s0 (
    .F(main_data_port_dat_w[21]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[21]),
    .I2(main_data_port_dat_w_117_4) 
);
defparam main_data_port_dat_w_21_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_20_s0 (
    .F(main_data_port_dat_w[20]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[20]),
    .I2(main_data_port_dat_w_116_4) 
);
defparam main_data_port_dat_w_20_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_19_s0 (
    .F(main_data_port_dat_w[19]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[19]),
    .I2(main_data_port_dat_w_115_4) 
);
defparam main_data_port_dat_w_19_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_18_s0 (
    .F(main_data_port_dat_w[18]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[18]),
    .I2(main_data_port_dat_w_114_4) 
);
defparam main_data_port_dat_w_18_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_17_s0 (
    .F(main_data_port_dat_w[17]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[17]),
    .I2(main_data_port_dat_w_113_4) 
);
defparam main_data_port_dat_w_17_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_16_s0 (
    .F(main_data_port_dat_w[16]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[16]),
    .I2(main_data_port_dat_w_112_4) 
);
defparam main_data_port_dat_w_16_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_15_s0 (
    .F(main_data_port_dat_w[15]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[15]),
    .I2(main_data_port_dat_w_111_4) 
);
defparam main_data_port_dat_w_15_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_14_s0 (
    .F(main_data_port_dat_w[14]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[14]),
    .I2(main_data_port_dat_w_110_4) 
);
defparam main_data_port_dat_w_14_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_13_s0 (
    .F(main_data_port_dat_w[13]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[13]),
    .I2(main_data_port_dat_w_109_4) 
);
defparam main_data_port_dat_w_13_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_12_s0 (
    .F(main_data_port_dat_w[12]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[12]),
    .I2(main_data_port_dat_w_108_4) 
);
defparam main_data_port_dat_w_12_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_11_s0 (
    .F(main_data_port_dat_w[11]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[11]),
    .I2(main_data_port_dat_w_107_4) 
);
defparam main_data_port_dat_w_11_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_10_s0 (
    .F(main_data_port_dat_w[10]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[10]),
    .I2(main_data_port_dat_w_106_4) 
);
defparam main_data_port_dat_w_10_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_9_s0 (
    .F(main_data_port_dat_w[9]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[9]),
    .I2(main_data_port_dat_w_105_4) 
);
defparam main_data_port_dat_w_9_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_8_s0 (
    .F(main_data_port_dat_w[8]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[8]),
    .I2(main_data_port_dat_w_104_4) 
);
defparam main_data_port_dat_w_8_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_7_s0 (
    .F(main_data_port_dat_w[7]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[7]),
    .I2(main_data_port_dat_w_103_4) 
);
defparam main_data_port_dat_w_7_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_6_s0 (
    .F(main_data_port_dat_w[6]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[6]),
    .I2(main_data_port_dat_w_102_4) 
);
defparam main_data_port_dat_w_6_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_5_s0 (
    .F(main_data_port_dat_w[5]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[5]),
    .I2(main_data_port_dat_w_101_4) 
);
defparam main_data_port_dat_w_5_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_4_s0 (
    .F(main_data_port_dat_w[4]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[4]),
    .I2(main_data_port_dat_w_100_4) 
);
defparam main_data_port_dat_w_4_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_3_s0 (
    .F(main_data_port_dat_w[3]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[3]),
    .I2(main_data_port_dat_w_99_4) 
);
defparam main_data_port_dat_w_3_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_2_s0 (
    .F(main_data_port_dat_w[2]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[2]),
    .I2(main_data_port_dat_w_98_4) 
);
defparam main_data_port_dat_w_2_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_1_s0 (
    .F(main_data_port_dat_w[1]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[1]),
    .I2(main_data_port_dat_w_97_4) 
);
defparam main_data_port_dat_w_1_s0.INIT=8'hF8;
  LUT3 main_data_port_dat_w_0_s0 (
    .F(main_data_port_dat_w[0]),
    .I0(main_data_port_dat_w_127_8),
    .I1(main_wishbone_bridge_rdata_converter_converter_source_payload_data[0]),
    .I2(main_data_port_dat_w_96_4) 
);
defparam main_data_port_dat_w_0_s0.INIT=8'hF8;
  LUT4 n11674_s0 (
    .F(n11674_3),
    .I0(n11674_4),
    .I1(main_wishbone_bridge_cmd_count[1]),
    .I2(main_wishbone_bridge_cmd_count[0]),
    .I3(n12834_6) 
);
defparam n11674_s0.INIT=16'hFF40;
  LUT4 main_vfb_dma_fifo_syncfifo_re_s0 (
    .F(main_vfb_dma_fifo_syncfifo_re),
    .I0(main_vfb_dma_fifo_level0[14]),
    .I1(main_vfb_dma_fifo_syncfifo_re_4),
    .I2(main_vfb_dma_fifo_readable),
    .I3(main_vfb_dma_res_fifo_do_read_12) 
);
defparam main_vfb_dma_fifo_syncfifo_re_s0.INIT=16'h0BBB;
  LUT4 main_vfb_cdc_cdc_graycounter0_q_next_binary_2_s0 (
    .F(main_vfb_cdc_cdc_graycounter0_q_next_binary[2]),
    .I0(main_vfb_cdc_cdc_graycounter0_q_binary[1]),
    .I1(main_vfb_cdc_cdc_graycounter0_q_binary[0]),
    .I2(main_vfb_cdc_cdc_graycounter0_ce),
    .I3(main_vfb_cdc_cdc_graycounter0_q_binary[2]) 
);
defparam main_vfb_cdc_cdc_graycounter0_q_next_binary_2_s0.INIT=16'h7F80;
  LUT3 main_vfb_cdc_cdc_graycounter0_q_next_0_s0 (
    .F(main_vfb_cdc_cdc_graycounter0_q_next[0]),
    .I0(main_vfb_cdc_cdc_graycounter0_q_binary[0]),
    .I1(main_vfb_cdc_cdc_graycounter0_ce),
    .I2(main_vfb_cdc_cdc_graycounter0_q_binary[1]) 
);
defparam main_vfb_cdc_cdc_graycounter0_q_next_0_s0.INIT=8'h1E;
  LUT4 main_vfb_cdc_cdc_graycounter0_q_next_1_s0 (
    .F(main_vfb_cdc_cdc_graycounter0_q_next[1]),
    .I0(main_vfb_cdc_cdc_graycounter0_q_binary[0]),
    .I1(main_vfb_cdc_cdc_graycounter0_ce),
    .I2(main_vfb_cdc_cdc_graycounter0_q_binary[1]),
    .I3(main_vfb_cdc_cdc_graycounter0_q_binary[2]) 
);
defparam main_vfb_cdc_cdc_graycounter0_q_next_1_s0.INIT=16'h07F8;
  LUT4 main_vfb_cdc_cdc_graycounter1_q_next_binary_2_s0 (
    .F(main_vfb_cdc_cdc_graycounter1_q_next_binary[2]),
    .I0(main_vfb_cdc_cdc_graycounter1_q_binary[1]),
    .I1(main_vfb_cdc_cdc_graycounter1_q_binary[0]),
    .I2(main_vfb_cdc_cdc_graycounter1_ce),
    .I3(main_vfb_cdc_cdc_graycounter1_q_binary[2]) 
);
defparam main_vfb_cdc_cdc_graycounter1_q_next_binary_2_s0.INIT=16'h7F80;
  LUT3 main_vfb_cdc_cdc_graycounter1_q_next_binary_1_s1 (
    .F(main_vfb_cdc_cdc_graycounter1_q_next_binary[1]),
    .I0(main_vfb_cdc_cdc_graycounter1_q_binary[0]),
    .I1(main_vfb_cdc_cdc_graycounter1_ce),
    .I2(main_vfb_cdc_cdc_graycounter1_q_binary[1]) 
);
defparam main_vfb_cdc_cdc_graycounter1_q_next_binary_1_s1.INIT=8'h78;
  LUT4 clk_rise_s0 (
    .F(clk_rise),
    .I0(clk_rise_4),
    .I1(clk_rise_5),
    .I2(clk_rise_6),
    .I3(clk_rise_7) 
);
defparam clk_rise_s0.INIT=16'h0100;
  LUT4 n14677_s0 (
    .F(n14677_3),
    .I0(n14677_4),
    .I1(n14677_5),
    .I2(miso_latch),
    .I3(mosi_latch) 
);
defparam n14677_s0.INIT=16'hFFF4;
  LUT3 builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1_s1 (
    .F(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1),
    .I0(builder_basesoc_axilite2csr_state[0]),
    .I1(builder_basesoc_axilite2csr_state[2]),
    .I2(builder_basesoc_axilite2csr_state[1]) 
);
defparam builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1_s1.INIT=8'h10;
  LUT3 builder_basesoc_last_was_read_axilite2csr_next_value2_s1 (
    .F(builder_basesoc_last_was_read_axilite2csr_next_value2),
    .I0(builder_basesoc_axilite2csr_state[2]),
    .I1(builder_basesoc_axilite2csr_state[1]),
    .I2(builder_basesoc_axilite2csr_state[0]) 
);
defparam builder_basesoc_last_was_read_axilite2csr_next_value2_s1.INIT=8'h40;
  LUT3 builder_csr_bankarray_sel_s2 (
    .F(builder_csr_bankarray_sel),
    .I0(builder_csr_bankarray_sel_6),
    .I1(builder_csr_bankarray_sel_7),
    .I2(builder_csr_bankarray_sel_8) 
);
defparam builder_csr_bankarray_sel_s2.INIT=8'h40;
  LUT4 builder_csr_interconnect_dat_r_12_s0 (
    .F(builder_csr_interconnect_dat_r[12]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[12]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[12]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[12]),
    .I3(builder_csr_interconnect_dat_r_12_6) 
);
defparam builder_csr_interconnect_dat_r_12_s0.INIT=16'hFEFF;
  LUT4 builder_csr_interconnect_dat_r_13_s0 (
    .F(builder_csr_interconnect_dat_r[13]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[13]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[13]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[13]),
    .I3(builder_csr_interconnect_dat_r_13_6) 
);
defparam builder_csr_interconnect_dat_r_13_s0.INIT=16'hFEFF;
  LUT4 builder_csr_interconnect_dat_r_14_s0 (
    .F(builder_csr_interconnect_dat_r[14]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[14]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[14]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[14]),
    .I3(builder_csr_interconnect_dat_r_14_6) 
);
defparam builder_csr_interconnect_dat_r_14_s0.INIT=16'hFEFF;
  LUT4 builder_csr_interconnect_dat_r_15_s0 (
    .F(builder_csr_interconnect_dat_r[15]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[15]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[15]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[15]),
    .I3(builder_csr_interconnect_dat_r_15_6) 
);
defparam builder_csr_interconnect_dat_r_15_s0.INIT=16'hFEFF;
  LUT4 builder_csr_interconnect_dat_r_16_s0 (
    .F(builder_csr_interconnect_dat_r[16]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[16]),
    .I1(builder_csr_bankarray_interface7_bank_bus_dat_r[16]),
    .I2(builder_csr_bankarray_interface8_bank_bus_dat_r[16]),
    .I3(builder_csr_bankarray_interface10_bank_bus_dat_r[16]) 
);
defparam builder_csr_interconnect_dat_r_16_s0.INIT=16'hFFFE;
  LUT3 builder_csr_interconnect_dat_r_17_s0 (
    .F(builder_csr_interconnect_dat_r[17]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[17]),
    .I1(builder_csr_bankarray_interface8_bank_bus_dat_r[17]),
    .I2(builder_csr_bankarray_interface10_bank_bus_dat_r[17]) 
);
defparam builder_csr_interconnect_dat_r_17_s0.INIT=8'hFE;
  LUT3 builder_csr_interconnect_dat_r_18_s0 (
    .F(builder_csr_interconnect_dat_r[18]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[18]),
    .I1(builder_csr_bankarray_interface8_bank_bus_dat_r[18]),
    .I2(builder_csr_bankarray_interface10_bank_bus_dat_r[18]) 
);
defparam builder_csr_interconnect_dat_r_18_s0.INIT=8'hFE;
  LUT3 builder_csr_interconnect_dat_r_19_s0 (
    .F(builder_csr_interconnect_dat_r[19]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[19]),
    .I1(builder_csr_bankarray_interface8_bank_bus_dat_r[19]),
    .I2(builder_csr_bankarray_interface10_bank_bus_dat_r[19]) 
);
defparam builder_csr_interconnect_dat_r_19_s0.INIT=8'hFE;
  LUT3 builder_csr_interconnect_dat_r_20_s0 (
    .F(builder_csr_interconnect_dat_r[20]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[20]),
    .I1(builder_csr_bankarray_interface8_bank_bus_dat_r[20]),
    .I2(builder_csr_bankarray_interface10_bank_bus_dat_r[20]) 
);
defparam builder_csr_interconnect_dat_r_20_s0.INIT=8'hFE;
  LUT3 builder_csr_interconnect_dat_r_21_s0 (
    .F(builder_csr_interconnect_dat_r[21]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[21]),
    .I1(builder_csr_bankarray_interface8_bank_bus_dat_r[21]),
    .I2(builder_csr_bankarray_interface10_bank_bus_dat_r[21]) 
);
defparam builder_csr_interconnect_dat_r_21_s0.INIT=8'hFE;
  LUT3 builder_csr_interconnect_dat_r_22_s0 (
    .F(builder_csr_interconnect_dat_r[22]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[22]),
    .I1(builder_csr_bankarray_interface8_bank_bus_dat_r[22]),
    .I2(builder_csr_bankarray_interface10_bank_bus_dat_r[22]) 
);
defparam builder_csr_interconnect_dat_r_22_s0.INIT=8'hFE;
  LUT3 builder_csr_interconnect_dat_r_23_s0 (
    .F(builder_csr_interconnect_dat_r[23]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[23]),
    .I1(builder_csr_bankarray_interface8_bank_bus_dat_r[23]),
    .I2(builder_csr_bankarray_interface10_bank_bus_dat_r[23]) 
);
defparam builder_csr_interconnect_dat_r_23_s0.INIT=8'hFE;
  LUT3 builder_csr_interconnect_dat_r_24_s0 (
    .F(builder_csr_interconnect_dat_r[24]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[24]),
    .I1(builder_csr_bankarray_interface8_bank_bus_dat_r[24]),
    .I2(builder_csr_bankarray_interface10_bank_bus_dat_r[24]) 
);
defparam builder_csr_interconnect_dat_r_24_s0.INIT=8'hFE;
  LUT3 builder_csr_interconnect_dat_r_25_s0 (
    .F(builder_csr_interconnect_dat_r[25]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[25]),
    .I1(builder_csr_bankarray_interface8_bank_bus_dat_r[25]),
    .I2(builder_csr_bankarray_interface10_bank_bus_dat_r[25]) 
);
defparam builder_csr_interconnect_dat_r_25_s0.INIT=8'hFE;
  LUT3 builder_csr_interconnect_dat_r_26_s0 (
    .F(builder_csr_interconnect_dat_r[26]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[26]),
    .I1(builder_csr_bankarray_interface8_bank_bus_dat_r[26]),
    .I2(builder_csr_bankarray_interface10_bank_bus_dat_r[26]) 
);
defparam builder_csr_interconnect_dat_r_26_s0.INIT=8'hFE;
  LUT3 builder_csr_interconnect_dat_r_27_s0 (
    .F(builder_csr_interconnect_dat_r[27]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[27]),
    .I1(builder_csr_bankarray_interface8_bank_bus_dat_r[27]),
    .I2(builder_csr_bankarray_interface10_bank_bus_dat_r[27]) 
);
defparam builder_csr_interconnect_dat_r_27_s0.INIT=8'hFE;
  LUT3 builder_csr_interconnect_dat_r_28_s0 (
    .F(builder_csr_interconnect_dat_r[28]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[28]),
    .I1(builder_csr_bankarray_interface8_bank_bus_dat_r[28]),
    .I2(builder_csr_bankarray_interface10_bank_bus_dat_r[28]) 
);
defparam builder_csr_interconnect_dat_r_28_s0.INIT=8'hFE;
  LUT3 builder_csr_interconnect_dat_r_29_s0 (
    .F(builder_csr_interconnect_dat_r[29]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[29]),
    .I1(builder_csr_bankarray_interface8_bank_bus_dat_r[29]),
    .I2(builder_csr_bankarray_interface10_bank_bus_dat_r[29]) 
);
defparam builder_csr_interconnect_dat_r_29_s0.INIT=8'hFE;
  LUT3 builder_csr_interconnect_dat_r_30_s0 (
    .F(builder_csr_interconnect_dat_r[30]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[30]),
    .I1(builder_csr_bankarray_interface8_bank_bus_dat_r[30]),
    .I2(builder_csr_bankarray_interface10_bank_bus_dat_r[30]) 
);
defparam builder_csr_interconnect_dat_r_30_s0.INIT=8'hFE;
  LUT3 builder_csr_interconnect_dat_r_31_s0 (
    .F(builder_csr_interconnect_dat_r[31]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[31]),
    .I1(builder_csr_bankarray_interface8_bank_bus_dat_r[31]),
    .I2(builder_csr_bankarray_interface10_bank_bus_dat_r[31]) 
);
defparam builder_csr_interconnect_dat_r_31_s0.INIT=8'hFE;
  LUT4 builder_csr_interconnect_dat_r_7_s0 (
    .F(builder_csr_interconnect_dat_r[7]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[7]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[7]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[7]),
    .I3(builder_csr_interconnect_dat_r_7_5) 
);
defparam builder_csr_interconnect_dat_r_7_s0.INIT=16'hFEFF;
  LUT4 builder_csr_interconnect_dat_r_8_s0 (
    .F(builder_csr_interconnect_dat_r[8]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[8]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[8]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[8]),
    .I3(builder_csr_interconnect_dat_r_8_5) 
);
defparam builder_csr_interconnect_dat_r_8_s0.INIT=16'hFEFF;
  LUT4 builder_csr_interconnect_dat_r_9_s0 (
    .F(builder_csr_interconnect_dat_r[9]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[9]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[9]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[9]),
    .I3(builder_csr_interconnect_dat_r_9_5) 
);
defparam builder_csr_interconnect_dat_r_9_s0.INIT=16'hFEFF;
  LUT4 builder_csr_interconnect_dat_r_10_s0 (
    .F(builder_csr_interconnect_dat_r[10]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[10]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[10]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[10]),
    .I3(builder_csr_interconnect_dat_r_10_5) 
);
defparam builder_csr_interconnect_dat_r_10_s0.INIT=16'hFEFF;
  LUT4 builder_csr_interconnect_dat_r_11_s0 (
    .F(builder_csr_interconnect_dat_r[11]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[11]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[11]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[11]),
    .I3(builder_csr_interconnect_dat_r_11_5) 
);
defparam builder_csr_interconnect_dat_r_11_s0.INIT=16'hFEFF;
  LUT4 builder_csr_interconnect_dat_r_0_s0 (
    .F(builder_csr_interconnect_dat_r[0]),
    .I0(builder_csr_interconnect_dat_r_0_4),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[0]),
    .I2(builder_csr_bankarray_interface1_bank_bus_dat_r[0]),
    .I3(builder_csr_interconnect_dat_r_0_5) 
);
defparam builder_csr_interconnect_dat_r_0_s0.INIT=16'hFEFF;
  LUT4 builder_csr_interconnect_dat_r_1_s0 (
    .F(builder_csr_interconnect_dat_r[1]),
    .I0(builder_csr_interconnect_dat_r_1_4),
    .I1(builder_csr_bankarray_interface1_bank_bus_dat_r[1]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[1]),
    .I3(builder_csr_interconnect_dat_r_1_5) 
);
defparam builder_csr_interconnect_dat_r_1_s0.INIT=16'hFEFF;
  LUT4 builder_csr_interconnect_dat_r_2_s0 (
    .F(builder_csr_interconnect_dat_r[2]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[2]),
    .I1(builder_csr_bankarray_interface4_bank_bus_dat_r[2]),
    .I2(builder_csr_interconnect_dat_r_2_4),
    .I3(builder_csr_interconnect_dat_r_2_5) 
);
defparam builder_csr_interconnect_dat_r_2_s0.INIT=16'hFEFF;
  LUT4 builder_csr_interconnect_dat_r_3_s0 (
    .F(builder_csr_interconnect_dat_r[3]),
    .I0(builder_csr_interconnect_dat_r_3_4),
    .I1(builder_csr_bankarray_sel_r),
    .I2(builder_csr_bankarray_interface0_bank_bus_dat_r[3]),
    .I3(builder_csr_interconnect_dat_r_3_5) 
);
defparam builder_csr_interconnect_dat_r_3_s0.INIT=16'hF4FF;
  LUT4 builder_csr_interconnect_dat_r_4_s0 (
    .F(builder_csr_interconnect_dat_r[4]),
    .I0(builder_csr_interconnect_dat_r_4_4),
    .I1(builder_csr_bankarray_sel_r),
    .I2(builder_csr_bankarray_interface0_bank_bus_dat_r[4]),
    .I3(builder_csr_interconnect_dat_r_4_5) 
);
defparam builder_csr_interconnect_dat_r_4_s0.INIT=16'hF8FF;
  LUT4 builder_csr_interconnect_dat_r_5_s0 (
    .F(builder_csr_interconnect_dat_r[5]),
    .I0(builder_csr_bankarray_sel_r),
    .I1(builder_csr_interconnect_dat_r_5_4),
    .I2(builder_csr_interconnect_dat_r_5_5),
    .I3(builder_csr_interconnect_dat_r_5_6) 
);
defparam builder_csr_interconnect_dat_r_5_s0.INIT=16'h8FFF;
  LUT4 builder_csr_interconnect_dat_r_6_s0 (
    .F(builder_csr_interconnect_dat_r[6]),
    .I0(builder_csr_interconnect_dat_r_6_4),
    .I1(mem_adr0[5]),
    .I2(builder_csr_bankarray_sel_r),
    .I3(builder_csr_interconnect_dat_r_6_5) 
);
defparam builder_csr_interconnect_dat_r_6_s0.INIT=16'h20FF;
  LUT4 builder_comb_rhs_self52_20_s0 (
    .F(builder_comb_rhs_self52[20]),
    .I0(main_wishbone_bridge_cmd_addr[20]),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(builder_comb_rhs_self52_20_6),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_20_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_19_s0 (
    .F(builder_comb_rhs_self52[19]),
    .I0(main_wishbone_bridge_cmd_addr[19]),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(builder_comb_rhs_self52_19_6),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_19_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_18_s0 (
    .F(builder_comb_rhs_self52[18]),
    .I0(main_wishbone_bridge_cmd_addr[18]),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(builder_comb_rhs_self52_18_6),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_18_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_17_s0 (
    .F(builder_comb_rhs_self52[17]),
    .I0(main_wishbone_bridge_cmd_addr[17]),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(builder_comb_rhs_self52_17_6),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_17_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_16_s0 (
    .F(builder_comb_rhs_self52[16]),
    .I0(main_wishbone_bridge_cmd_addr[16]),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(builder_comb_rhs_self52_16_6),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_16_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_15_s0 (
    .F(builder_comb_rhs_self52[15]),
    .I0(main_wishbone_bridge_cmd_addr[15]),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(builder_comb_rhs_self52_15_6),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_15_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_14_s0 (
    .F(builder_comb_rhs_self52[14]),
    .I0(main_wishbone_bridge_cmd_addr[14]),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(builder_comb_rhs_self52_14_6),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_14_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_13_s0 (
    .F(builder_comb_rhs_self52[13]),
    .I0(main_wishbone_bridge_cmd_addr[13]),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(builder_comb_rhs_self52_13_6),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_13_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_12_s0 (
    .F(builder_comb_rhs_self52[12]),
    .I0(main_wishbone_bridge_cmd_addr[12]),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(builder_comb_rhs_self52_12_6),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_12_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_11_s0 (
    .F(builder_comb_rhs_self52[11]),
    .I0(main_wishbone_bridge_cmd_addr[11]),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(builder_comb_rhs_self52_11_6),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_11_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_10_s0 (
    .F(builder_comb_rhs_self52[10]),
    .I0(main_wishbone_bridge_cmd_addr[10]),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(builder_comb_rhs_self52_10_6),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_10_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_9_s0 (
    .F(builder_comb_rhs_self52[9]),
    .I0(main_wishbone_bridge_cmd_addr[9]),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(builder_comb_rhs_self52_9_6),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_9_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_8_s0 (
    .F(builder_comb_rhs_self52[8]),
    .I0(main_wishbone_bridge_cmd_addr[8]),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(builder_comb_rhs_self52_8_6),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_8_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_7_s0 (
    .F(builder_comb_rhs_self52[7]),
    .I0(main_wishbone_bridge_cmd_addr[5]),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(builder_comb_rhs_self52_7_6),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_7_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_6_s0 (
    .F(builder_comb_rhs_self52[6]),
    .I0(main_wishbone_bridge_cmd_addr[4]),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(builder_comb_rhs_self52_6_6),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_6_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_5_s0 (
    .F(builder_comb_rhs_self52[5]),
    .I0(main_wishbone_bridge_cmd_addr[3]),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(builder_comb_rhs_self52_5_6),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_5_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_4_s0 (
    .F(builder_comb_rhs_self52[4]),
    .I0(main_wishbone_bridge_cmd_addr[2]),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(builder_comb_rhs_self52_4_6),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_4_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_3_s0 (
    .F(builder_comb_rhs_self52[3]),
    .I0(main_wishbone_bridge_cmd_addr[1]),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(builder_comb_rhs_self52_3_6),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_3_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_2_s0 (
    .F(builder_comb_rhs_self52[2]),
    .I0(main_wishbone_bridge_cmd_addr[0]),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(builder_comb_rhs_self52_2_6),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_2_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_1_s0 (
    .F(builder_comb_rhs_self52[1]),
    .I0(main_wishbone_bridge_cmd_count[1]),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(builder_comb_rhs_self52_1_6),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_1_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_0_s0 (
    .F(builder_comb_rhs_self52[0]),
    .I0(main_wishbone_bridge_cmd_count[0]),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(builder_comb_rhs_self52_0_6),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_0_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_20_s0 (
    .F(builder_comb_rhs_self55[20]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[20]),
    .I2(builder_comb_rhs_self52_20_6),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_20_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_19_s0 (
    .F(builder_comb_rhs_self55[19]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[19]),
    .I2(builder_comb_rhs_self52_19_6),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_19_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_18_s0 (
    .F(builder_comb_rhs_self55[18]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[18]),
    .I2(builder_comb_rhs_self52_18_6),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_18_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_17_s0 (
    .F(builder_comb_rhs_self55[17]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[17]),
    .I2(builder_comb_rhs_self52_17_6),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_17_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_16_s0 (
    .F(builder_comb_rhs_self55[16]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[16]),
    .I2(builder_comb_rhs_self52_16_6),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_16_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_15_s0 (
    .F(builder_comb_rhs_self55[15]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[15]),
    .I2(builder_comb_rhs_self52_15_6),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_15_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_14_s0 (
    .F(builder_comb_rhs_self55[14]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[14]),
    .I2(builder_comb_rhs_self52_14_6),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_14_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_13_s0 (
    .F(builder_comb_rhs_self55[13]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[13]),
    .I2(builder_comb_rhs_self52_13_6),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_13_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_12_s0 (
    .F(builder_comb_rhs_self55[12]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[12]),
    .I2(builder_comb_rhs_self52_12_6),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_12_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_11_s0 (
    .F(builder_comb_rhs_self55[11]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[11]),
    .I2(builder_comb_rhs_self52_11_6),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_11_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_10_s0 (
    .F(builder_comb_rhs_self55[10]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[10]),
    .I2(builder_comb_rhs_self52_10_6),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_10_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_9_s0 (
    .F(builder_comb_rhs_self55[9]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[9]),
    .I2(builder_comb_rhs_self52_9_6),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_9_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_8_s0 (
    .F(builder_comb_rhs_self55[8]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[8]),
    .I2(builder_comb_rhs_self52_8_6),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_8_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_7_s0 (
    .F(builder_comb_rhs_self55[7]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[5]),
    .I2(builder_comb_rhs_self52_7_6),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_7_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_6_s0 (
    .F(builder_comb_rhs_self55[6]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[4]),
    .I2(builder_comb_rhs_self52_6_6),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_6_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_5_s0 (
    .F(builder_comb_rhs_self55[5]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[3]),
    .I2(builder_comb_rhs_self52_5_6),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_5_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_4_s0 (
    .F(builder_comb_rhs_self55[4]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[2]),
    .I2(builder_comb_rhs_self52_4_6),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_4_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_3_s0 (
    .F(builder_comb_rhs_self55[3]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[1]),
    .I2(builder_comb_rhs_self52_3_6),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_3_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_2_s0 (
    .F(builder_comb_rhs_self55[2]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[0]),
    .I2(builder_comb_rhs_self52_2_6),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_2_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_1_s0 (
    .F(builder_comb_rhs_self55[1]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_count[1]),
    .I2(builder_comb_rhs_self52_1_6),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_1_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_0_s0 (
    .F(builder_comb_rhs_self55[0]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_count[0]),
    .I2(builder_comb_rhs_self52_0_6),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_0_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_20_s0 (
    .F(builder_comb_rhs_self58[20]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[20]),
    .I2(builder_comb_rhs_self52_20_6),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_20_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_19_s0 (
    .F(builder_comb_rhs_self58[19]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[19]),
    .I2(builder_comb_rhs_self52_19_6),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_19_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_18_s0 (
    .F(builder_comb_rhs_self58[18]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[18]),
    .I2(builder_comb_rhs_self52_18_6),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_18_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_17_s0 (
    .F(builder_comb_rhs_self58[17]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[17]),
    .I2(builder_comb_rhs_self52_17_6),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_17_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_16_s0 (
    .F(builder_comb_rhs_self58[16]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[16]),
    .I2(builder_comb_rhs_self52_16_6),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_16_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_15_s0 (
    .F(builder_comb_rhs_self58[15]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[15]),
    .I2(builder_comb_rhs_self52_15_6),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_15_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_14_s0 (
    .F(builder_comb_rhs_self58[14]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[14]),
    .I2(builder_comb_rhs_self52_14_6),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_14_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_13_s0 (
    .F(builder_comb_rhs_self58[13]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[13]),
    .I2(builder_comb_rhs_self52_13_6),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_13_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_12_s0 (
    .F(builder_comb_rhs_self58[12]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[12]),
    .I2(builder_comb_rhs_self52_12_6),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_12_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_11_s0 (
    .F(builder_comb_rhs_self58[11]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[11]),
    .I2(builder_comb_rhs_self52_11_6),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_11_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_10_s0 (
    .F(builder_comb_rhs_self58[10]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[10]),
    .I2(builder_comb_rhs_self52_10_6),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_10_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_9_s0 (
    .F(builder_comb_rhs_self58[9]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[9]),
    .I2(builder_comb_rhs_self52_9_6),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_9_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_8_s0 (
    .F(builder_comb_rhs_self58[8]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[8]),
    .I2(builder_comb_rhs_self52_8_6),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_8_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_7_s0 (
    .F(builder_comb_rhs_self58[7]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[5]),
    .I2(builder_comb_rhs_self52_7_6),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_7_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_6_s0 (
    .F(builder_comb_rhs_self58[6]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[4]),
    .I2(builder_comb_rhs_self52_6_6),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_6_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_5_s0 (
    .F(builder_comb_rhs_self58[5]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[3]),
    .I2(builder_comb_rhs_self52_5_6),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_5_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_4_s0 (
    .F(builder_comb_rhs_self58[4]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[2]),
    .I2(builder_comb_rhs_self52_4_6),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_4_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_3_s0 (
    .F(builder_comb_rhs_self58[3]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[1]),
    .I2(builder_comb_rhs_self52_3_6),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_3_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_2_s0 (
    .F(builder_comb_rhs_self58[2]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[0]),
    .I2(builder_comb_rhs_self52_2_6),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_2_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_1_s0 (
    .F(builder_comb_rhs_self58[1]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_count[1]),
    .I2(builder_comb_rhs_self52_1_6),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_1_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_0_s0 (
    .F(builder_comb_rhs_self58[0]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_count[0]),
    .I2(builder_comb_rhs_self52_0_6),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_0_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_20_s0 (
    .F(builder_comb_rhs_self61[20]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[20]),
    .I2(builder_comb_rhs_self52_20_6),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_20_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_19_s0 (
    .F(builder_comb_rhs_self61[19]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[19]),
    .I2(builder_comb_rhs_self52_19_6),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_19_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_18_s0 (
    .F(builder_comb_rhs_self61[18]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[18]),
    .I2(builder_comb_rhs_self52_18_6),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_18_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_17_s0 (
    .F(builder_comb_rhs_self61[17]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[17]),
    .I2(builder_comb_rhs_self52_17_6),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_17_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_16_s0 (
    .F(builder_comb_rhs_self61[16]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[16]),
    .I2(builder_comb_rhs_self52_16_6),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_16_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_15_s0 (
    .F(builder_comb_rhs_self61[15]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[15]),
    .I2(builder_comb_rhs_self52_15_6),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_15_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_14_s0 (
    .F(builder_comb_rhs_self61[14]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[14]),
    .I2(builder_comb_rhs_self52_14_6),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_14_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_13_s0 (
    .F(builder_comb_rhs_self61[13]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[13]),
    .I2(builder_comb_rhs_self52_13_6),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_13_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_12_s0 (
    .F(builder_comb_rhs_self61[12]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[12]),
    .I2(builder_comb_rhs_self52_12_6),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_12_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_11_s0 (
    .F(builder_comb_rhs_self61[11]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[11]),
    .I2(builder_comb_rhs_self52_11_6),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_11_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_10_s0 (
    .F(builder_comb_rhs_self61[10]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[10]),
    .I2(builder_comb_rhs_self52_10_6),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_10_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_9_s0 (
    .F(builder_comb_rhs_self61[9]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[9]),
    .I2(builder_comb_rhs_self52_9_6),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_9_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_8_s0 (
    .F(builder_comb_rhs_self61[8]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[8]),
    .I2(builder_comb_rhs_self52_8_6),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_8_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_7_s0 (
    .F(builder_comb_rhs_self61[7]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[5]),
    .I2(builder_comb_rhs_self52_7_6),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_7_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_6_s0 (
    .F(builder_comb_rhs_self61[6]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[4]),
    .I2(builder_comb_rhs_self52_6_6),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_6_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_5_s0 (
    .F(builder_comb_rhs_self61[5]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[3]),
    .I2(builder_comb_rhs_self52_5_6),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_5_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_4_s0 (
    .F(builder_comb_rhs_self61[4]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[2]),
    .I2(builder_comb_rhs_self52_4_6),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_4_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_3_s0 (
    .F(builder_comb_rhs_self61[3]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[1]),
    .I2(builder_comb_rhs_self52_3_6),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_3_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_2_s0 (
    .F(builder_comb_rhs_self61[2]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[0]),
    .I2(builder_comb_rhs_self52_2_6),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_2_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_1_s0 (
    .F(builder_comb_rhs_self61[1]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_count[1]),
    .I2(builder_comb_rhs_self52_1_6),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_1_s0.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_0_s0 (
    .F(builder_comb_rhs_self61[0]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_count[0]),
    .I2(builder_comb_rhs_self52_0_6),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_0_s0.INIT=16'hF088;
  LUT2 n33986_s0 (
    .F(n33986_3),
    .I0(builder_multiregimpl12_regs1),
    .I1(dvi_rst) 
);
defparam n33986_s0.INIT=4'hE;
  LUT4 n34041_s0 (
    .F(n34041_3),
    .I0(n34041_4),
    .I1(n34041_5),
    .I2(n6498_5),
    .I3(n6778_7) 
);
defparam n34041_s0.INIT=16'h7770;
  LUT4 n20085_s0 (
    .F(n20085_3),
    .I0(builder_wr_lock_counter[5]),
    .I1(n20085_4),
    .I2(builder_wr_lock_counter[4]),
    .I3(n20085_5) 
);
defparam n20085_s0.INIT=16'h7F00;
  LUT4 n20137_s0 (
    .F(n20137_3),
    .I0(builder_rd_lock_counter[5]),
    .I1(n20137_4),
    .I2(builder_rd_lock_counter[4]),
    .I3(n20137_5) 
);
defparam n20137_s0.INIT=16'h7F00;
  LUT4 n20197_s0 (
    .F(n20197_3),
    .I0(builder_axirequestcounter0_counter[5]),
    .I1(builder_axirequestcounter0_counter[4]),
    .I2(n20197_4),
    .I3(n20085_5) 
);
defparam n20197_s0.INIT=16'h7F00;
  LUT4 n20249_s0 (
    .F(n20249_3),
    .I0(builder_axirequestcounter1_counter[5]),
    .I1(builder_axirequestcounter1_counter[4]),
    .I2(n20249_4),
    .I3(n20137_5) 
);
defparam n20249_s0.INIT=16'h7F00;
  LUT2 n20801_s0 (
    .F(n20801_3),
    .I0(main_basesoc_uart_rx_trigger_d),
    .I1(main_basesoc_uart_rx_fifo_readable) 
);
defparam n20801_s0.INIT=4'h4;
  LUT3 n20969_s0 (
    .F(n20969_3),
    .I0(main_basesoc_timer_load_storage[31]),
    .I1(n20969_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20969_s0.INIT=8'h3A;
  LUT3 n20970_s0 (
    .F(n20970_3),
    .I0(main_basesoc_timer_load_storage[30]),
    .I1(n20970_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20970_s0.INIT=8'hCA;
  LUT3 n20971_s0 (
    .F(n20971_3),
    .I0(main_basesoc_timer_load_storage[29]),
    .I1(n20971_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20971_s0.INIT=8'hCA;
  LUT3 n20972_s0 (
    .F(n20972_3),
    .I0(main_basesoc_timer_load_storage[28]),
    .I1(n20972_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20972_s0.INIT=8'hCA;
  LUT3 n20973_s0 (
    .F(n20973_3),
    .I0(main_basesoc_timer_load_storage[27]),
    .I1(n20973_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20973_s0.INIT=8'hCA;
  LUT3 n20974_s0 (
    .F(n20974_3),
    .I0(main_basesoc_timer_load_storage[26]),
    .I1(n20974_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20974_s0.INIT=8'hCA;
  LUT3 n20975_s0 (
    .F(n20975_3),
    .I0(main_basesoc_timer_load_storage[25]),
    .I1(n20975_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20975_s0.INIT=8'h3A;
  LUT3 n20976_s0 (
    .F(n20976_3),
    .I0(main_basesoc_timer_load_storage[24]),
    .I1(n20976_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20976_s0.INIT=8'h3A;
  LUT3 n20977_s0 (
    .F(n20977_3),
    .I0(main_basesoc_timer_load_storage[23]),
    .I1(n20977_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20977_s0.INIT=8'hCA;
  LUT3 n20978_s0 (
    .F(n20978_3),
    .I0(main_basesoc_timer_load_storage[22]),
    .I1(n20978_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20978_s0.INIT=8'h3A;
  LUT3 n20979_s0 (
    .F(n20979_3),
    .I0(main_basesoc_timer_load_storage[21]),
    .I1(n20979_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20979_s0.INIT=8'h3A;
  LUT3 n20980_s0 (
    .F(n20980_3),
    .I0(main_basesoc_timer_load_storage[20]),
    .I1(n20980_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20980_s0.INIT=8'hCA;
  LUT3 n20981_s0 (
    .F(n20981_3),
    .I0(main_basesoc_timer_load_storage[19]),
    .I1(n20981_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20981_s0.INIT=8'h3A;
  LUT3 n20982_s0 (
    .F(n20982_3),
    .I0(main_basesoc_timer_load_storage[18]),
    .I1(n20982_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20982_s0.INIT=8'h3A;
  LUT3 n20983_s0 (
    .F(n20983_3),
    .I0(main_basesoc_timer_load_storage[17]),
    .I1(n20983_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20983_s0.INIT=8'hCA;
  LUT3 n20984_s0 (
    .F(n20984_3),
    .I0(main_basesoc_timer_load_storage[16]),
    .I1(n20984_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20984_s0.INIT=8'h3A;
  LUT3 n20985_s0 (
    .F(n20985_3),
    .I0(main_basesoc_timer_load_storage[15]),
    .I1(n20985_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20985_s0.INIT=8'h3A;
  LUT3 n20986_s0 (
    .F(n20986_3),
    .I0(main_basesoc_timer_load_storage[14]),
    .I1(n20986_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20986_s0.INIT=8'hCA;
  LUT3 n20987_s0 (
    .F(n20987_3),
    .I0(main_basesoc_timer_load_storage[13]),
    .I1(n20987_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20987_s0.INIT=8'hCA;
  LUT3 n20988_s0 (
    .F(n20988_3),
    .I0(main_basesoc_timer_load_storage[12]),
    .I1(n20988_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20988_s0.INIT=8'h3A;
  LUT3 n20989_s0 (
    .F(n20989_3),
    .I0(main_basesoc_timer_load_storage[11]),
    .I1(n20989_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20989_s0.INIT=8'h3A;
  LUT3 n20990_s0 (
    .F(n20990_3),
    .I0(main_basesoc_timer_load_storage[10]),
    .I1(n20990_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20990_s0.INIT=8'hCA;
  LUT3 n20991_s0 (
    .F(n20991_3),
    .I0(main_basesoc_timer_load_storage[9]),
    .I1(n20991_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20991_s0.INIT=8'h3A;
  LUT3 n20992_s0 (
    .F(n20992_3),
    .I0(main_basesoc_timer_load_storage[8]),
    .I1(n20992_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20992_s0.INIT=8'h3A;
  LUT3 n20993_s0 (
    .F(n20993_3),
    .I0(main_basesoc_timer_load_storage[7]),
    .I1(n20993_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20993_s0.INIT=8'hCA;
  LUT3 n20994_s0 (
    .F(n20994_3),
    .I0(main_basesoc_timer_load_storage[6]),
    .I1(n20994_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20994_s0.INIT=8'h3A;
  LUT3 n20995_s0 (
    .F(n20995_3),
    .I0(main_basesoc_timer_load_storage[5]),
    .I1(n20995_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20995_s0.INIT=8'h3A;
  LUT3 n20996_s0 (
    .F(n20996_3),
    .I0(main_basesoc_timer_load_storage[4]),
    .I1(n20996_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20996_s0.INIT=8'hCA;
  LUT3 n20997_s0 (
    .F(n20997_3),
    .I0(main_basesoc_timer_load_storage[3]),
    .I1(n20997_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20997_s0.INIT=8'h3A;
  LUT3 n20998_s0 (
    .F(n20998_3),
    .I0(main_basesoc_timer_load_storage[2]),
    .I1(n20998_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20998_s0.INIT=8'hCA;
  LUT3 n20999_s0 (
    .F(n20999_3),
    .I0(main_basesoc_timer_load_storage[1]),
    .I1(n20999_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n20999_s0.INIT=8'h3A;
  LUT3 n21000_s0 (
    .F(n21000_3),
    .I0(main_basesoc_timer_load_storage[0]),
    .I1(n21000_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n21000_s0.INIT=8'h3A;
  LUT2 n21035_s0 (
    .F(n21035_3),
    .I0(main_basesoc_timer_zero_trigger_d),
    .I1(main_basesoc_timer_zero_trigger) 
);
defparam n21035_s0.INIT=4'h4;
  LUT4 n21179_s0 (
    .F(n21179_3),
    .I0(main_sdram_sequencer_trigger[0]),
    .I1(main_sdram_sequencer_trigger[1]),
    .I2(main_sdram_sequencer_trigger[2]),
    .I3(builder_basesoc_refresher_next_state_1_23) 
);
defparam n21179_s0.INIT=16'h0100;
  LUT3 n21184_s1 (
    .F(n21184_4),
    .I0(main_sdram_sequencer_trigger[0]),
    .I1(main_sdram_sequencer_trigger[2]),
    .I2(main_sdram_sequencer_trigger[1]) 
);
defparam n21184_s1.INIT=8'h10;
  LUT3 n21191_s1 (
    .F(n21191_4),
    .I0(main_sdram_sequencer_trigger[0]),
    .I1(main_sdram_sequencer_trigger[1]),
    .I2(main_sdram_sequencer_trigger[2]) 
);
defparam n21191_s1.INIT=8'h40;
  LUT3 n34101_s0 (
    .F(n34101_3),
    .I0(main_sdram_bankmachine0_twtpcon_ready),
    .I1(main_sdram_bankmachine0_twtpcon_count[1]),
    .I2(main_sdram_bankmachine0_twtpcon_count[0]) 
);
defparam n34101_s0.INIT=8'h10;
  LUT3 n34102_s0 (
    .F(n34102_3),
    .I0(main_sdram_bankmachine0_trccon_ready),
    .I1(main_sdram_bankmachine0_trccon_count[1]),
    .I2(main_sdram_bankmachine0_trccon_count[0]) 
);
defparam n34102_s0.INIT=8'h10;
  LUT3 n34103_s0 (
    .F(n34103_3),
    .I0(main_sdram_bankmachine0_trascon_ready),
    .I1(main_sdram_bankmachine0_trascon_count[1]),
    .I2(main_sdram_bankmachine0_trascon_count[0]) 
);
defparam n34103_s0.INIT=8'h10;
  LUT3 n34130_s0 (
    .F(n34130_3),
    .I0(main_sdram_bankmachine1_twtpcon_ready),
    .I1(main_sdram_bankmachine1_twtpcon_count[1]),
    .I2(main_sdram_bankmachine1_twtpcon_count[0]) 
);
defparam n34130_s0.INIT=8'h10;
  LUT3 n34131_s0 (
    .F(n34131_3),
    .I0(main_sdram_bankmachine1_trccon_ready),
    .I1(main_sdram_bankmachine1_trccon_count[1]),
    .I2(main_sdram_bankmachine1_trccon_count[0]) 
);
defparam n34131_s0.INIT=8'h10;
  LUT3 n34132_s0 (
    .F(n34132_3),
    .I0(main_sdram_bankmachine1_trascon_ready),
    .I1(main_sdram_bankmachine1_trascon_count[1]),
    .I2(main_sdram_bankmachine1_trascon_count[0]) 
);
defparam n34132_s0.INIT=8'h10;
  LUT3 n34159_s0 (
    .F(n34159_3),
    .I0(main_sdram_bankmachine2_twtpcon_ready),
    .I1(main_sdram_bankmachine2_twtpcon_count[1]),
    .I2(main_sdram_bankmachine2_twtpcon_count[0]) 
);
defparam n34159_s0.INIT=8'h10;
  LUT3 n34160_s0 (
    .F(n34160_3),
    .I0(main_sdram_bankmachine2_trccon_ready),
    .I1(main_sdram_bankmachine2_trccon_count[1]),
    .I2(main_sdram_bankmachine2_trccon_count[0]) 
);
defparam n34160_s0.INIT=8'h10;
  LUT3 n34161_s0 (
    .F(n34161_3),
    .I0(main_sdram_bankmachine2_trascon_ready),
    .I1(main_sdram_bankmachine2_trascon_count[1]),
    .I2(main_sdram_bankmachine2_trascon_count[0]) 
);
defparam n34161_s0.INIT=8'h10;
  LUT3 n34188_s0 (
    .F(n34188_3),
    .I0(main_sdram_bankmachine3_twtpcon_ready),
    .I1(main_sdram_bankmachine3_twtpcon_count[1]),
    .I2(main_sdram_bankmachine3_twtpcon_count[0]) 
);
defparam n34188_s0.INIT=8'h10;
  LUT3 n34189_s0 (
    .F(n34189_3),
    .I0(main_sdram_bankmachine3_trccon_ready),
    .I1(main_sdram_bankmachine3_trccon_count[1]),
    .I2(main_sdram_bankmachine3_trccon_count[0]) 
);
defparam n34189_s0.INIT=8'h10;
  LUT3 n34190_s0 (
    .F(n34190_3),
    .I0(main_sdram_bankmachine3_trascon_ready),
    .I1(main_sdram_bankmachine3_trascon_count[1]),
    .I2(main_sdram_bankmachine3_trascon_count[0]) 
);
defparam n34190_s0.INIT=8'h10;
  LUT2 n21846_s0 (
    .F(n21846_3),
    .I0(main_sdram_trrdcon_ready),
    .I1(main_sdram_trrdcon_count) 
);
defparam n21846_s0.INIT=4'h9;
  LUT3 n34200_s0 (
    .F(n34200_3),
    .I0(main_sdram_trrdcon_ready),
    .I1(main_sdram_trrdcon_count),
    .I2(n34200_6) 
);
defparam n34200_s0.INIT=8'hF4;
  LUT2 n21855_s0 (
    .F(n21855_3),
    .I0(main_sdram_tccdcon_ready),
    .I1(main_sdram_tccdcon_count) 
);
defparam n21855_s0.INIT=4'h9;
  LUT3 n34202_s0 (
    .F(n34202_3),
    .I0(main_sdram_tccdcon_ready),
    .I1(main_sdram_tccdcon_count),
    .I2(main_sdram_bankmachine0_pipe_valid_sink_ready_6) 
);
defparam n34202_s0.INIT=8'hF4;
  LUT3 n34203_s1 (
    .F(n34203_4),
    .I0(main_sdram_twtrcon_ready),
    .I1(main_sdram_twtrcon_count[1]),
    .I2(main_sdram_twtrcon_count[0]) 
);
defparam n34203_s1.INIT=8'h10;
  LUT3 n34204_s0 (
    .F(n22117_3),
    .I0(builder_basesoc_new_master_rdata_valid2),
    .I1(main_wishbone_bridge_rdata_converter_converter_demux[0]),
    .I2(main_wishbone_bridge_rdata_converter_converter_demux[1]) 
);
defparam n34204_s0.INIT=8'h80;
  LUT4 n21882_s0 (
    .F(n21882_3),
    .I0(n21882_4),
    .I1(builder_basesoc_roundrobin3_grant),
    .I2(n21882_5),
    .I3(n21882_6) 
);
defparam n21882_s0.INIT=16'hF2FF;
  LUT4 n21893_s0 (
    .F(n21893_3),
    .I0(n21882_4),
    .I1(builder_basesoc_roundrobin3_grant),
    .I2(n21893_4),
    .I3(n21893_5) 
);
defparam n21893_s0.INIT=16'hF8FF;
  LUT4 n21904_s0 (
    .F(n21904_3),
    .I0(builder_basesoc_roundrobin3_grant),
    .I1(n21904_4),
    .I2(n21904_5),
    .I3(n21904_6) 
);
defparam n21904_s0.INIT=16'h10FF;
  LUT4 n21915_s0 (
    .F(n21915_3),
    .I0(n21904_4),
    .I1(builder_basesoc_roundrobin3_grant),
    .I2(n21904_5),
    .I3(n21915_4) 
);
defparam n21915_s0.INIT=16'h40FF;
  LUT3 n22654_s0 (
    .F(n22654_3),
    .I0(spisdcard_mosi_d),
    .I1(spisdcard_miso_d),
    .I2(loopback_storage) 
);
defparam n22654_s0.INIT=8'hAC;
  LUT3 n34329_s0 (
    .F(n34329_3),
    .I0(main_sdram_sequencer_trigger[0]),
    .I1(main_sdram_sequencer_trigger[1]),
    .I2(sys_rst) 
);
defparam n34329_s0.INIT=8'hF4;
  LUT4 n34354_s0 (
    .F(n34354_3),
    .I0(sys_rst),
    .I1(builder_basesoc_bankmachine0_state[0]),
    .I2(builder_basesoc_bankmachine0_state[1]),
    .I3(builder_basesoc_bankmachine0_state[2]) 
);
defparam n34354_s0.INIT=16'hABBE;
  LUT4 n34359_s0 (
    .F(n34359_3),
    .I0(sys_rst),
    .I1(builder_basesoc_bankmachine1_state[0]),
    .I2(builder_basesoc_bankmachine1_state[1]),
    .I3(builder_basesoc_bankmachine1_state[2]) 
);
defparam n34359_s0.INIT=16'hABBE;
  LUT2 n34360_s0 (
    .F(n34360_3),
    .I0(sys_rst),
    .I1(n34360_4) 
);
defparam n34360_s0.INIT=4'hE;
  LUT4 n34364_s0 (
    .F(n34364_3),
    .I0(sys_rst),
    .I1(builder_basesoc_bankmachine2_state[0]),
    .I2(builder_basesoc_bankmachine2_state[1]),
    .I3(builder_basesoc_bankmachine2_state[2]) 
);
defparam n34364_s0.INIT=16'hABBE;
  LUT4 n34369_s0 (
    .F(n34369_3),
    .I0(sys_rst),
    .I1(builder_basesoc_bankmachine3_state[0]),
    .I2(builder_basesoc_bankmachine3_state[1]),
    .I3(builder_basesoc_bankmachine3_state[2]) 
);
defparam n34369_s0.INIT=16'hABBE;
  LUT2 n34374_s0 (
    .F(n34374_3),
    .I0(sys_rst),
    .I1(n34200_6) 
);
defparam n34374_s0.INIT=4'hE;
  LUT2 n34376_s0 (
    .F(n34376_3),
    .I0(sys_rst),
    .I1(builder_sync_rhs_self6_12) 
);
defparam n34376_s0.INIT=4'hE;
  LUT2 n34382_s1 (
    .F(n34382_4),
    .I0(sys_rst),
    .I1(main_vfb_litedramdmareader_enable_storage) 
);
defparam n34382_s1.INIT=4'hB;
  LUT3 n34415_s0 (
    .F(n34415_3),
    .I0(clk_rise),
    .I1(n14677_5),
    .I2(sys_rst) 
);
defparam n34415_s0.INIT=8'hF4;
  LUT3 n28173_s1 (
    .F(n28173_4),
    .I0(main_phase_sel),
    .I1(main_phase_sys2x),
    .I2(main_phase_sys) 
);
defparam n28173_s1.INIT=8'h14;
  LUT4 n34187_s1 (
    .F(main_sdram_bankmachine3_row_col_n_addr_sel),
    .I0(builder_basesoc_bankmachine3_state[2]),
    .I1(main_sdram_bankmachine3_trccon_ready),
    .I2(builder_basesoc_bankmachine3_state[1]),
    .I3(builder_basesoc_bankmachine3_state[0]) 
);
defparam n34187_s1.INIT=16'h4000;
  LUT4 n34158_s1 (
    .F(main_sdram_bankmachine2_row_col_n_addr_sel),
    .I0(builder_basesoc_bankmachine2_state[2]),
    .I1(main_sdram_bankmachine2_trccon_ready),
    .I2(builder_basesoc_bankmachine2_state[1]),
    .I3(builder_basesoc_bankmachine2_state[0]) 
);
defparam n34158_s1.INIT=16'h4000;
  LUT4 n29969_s0 (
    .F(n29969_3),
    .I0(builder_basesoc_new_master_wdata_ready1),
    .I1(builder_basesoc_new_master_wdata_ready0),
    .I2(n30023_5),
    .I3(main_sdram_storage[0]) 
);
defparam n29969_s0.INIT=16'h0B00;
  LUT2 n30020_s1 (
    .F(n30020_5),
    .I0(main__w_storage[2]),
    .I1(main__w_storage[1]) 
);
defparam n30020_s1.INIT=4'hB;
  LUT2 n30023_s1 (
    .F(n30023_5),
    .I0(main_wr_data_en_d),
    .I1(n7796_4) 
);
defparam n30023_s1.INIT=4'h1;
  LUT3 builder_wishbone2axi0_next_state_0_s7 (
    .F(builder_wishbone2axi0_next_state[0]),
    .I0(builder_fsm1_state),
    .I1(builder_wishbone2axi0_next_state_0_17),
    .I2(builder_wishbone2axi0_next_state_0_15) 
);
defparam builder_wishbone2axi0_next_state_0_s7.INIT=8'hF8;
  LUT4 main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value_ce0_s5 (
    .F(main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value_ce0),
    .I0(main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_13),
    .I1(builder_wishbone2axi0_state[0]),
    .I2(builder_wishbone2axi0_state[1]),
    .I3(main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_14) 
);
defparam main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value_ce0_s5.INIT=16'hFF0B;
  LUT4 builder_wishbone2axi1_next_state_0_s7 (
    .F(builder_wishbone2axi1_next_state[0]),
    .I0(builder_fsm1_state),
    .I1(builder_wishbone2axi1_next_state_0_16),
    .I2(builder_wishbone2axi1_next_state_0_14),
    .I3(builder_wishbone2axi1_state[1]) 
);
defparam builder_wishbone2axi1_next_state_0_s7.INIT=16'h88F8;
  LUT4 main_basesoc_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value_ce0_s5 (
    .F(main_basesoc_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value_ce0),
    .I0(main_basesoc_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_13),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_wishbone2axi1_state[1]),
    .I3(main_basesoc_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_14) 
);
defparam main_basesoc_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value_ce0_s5.INIT=16'hFF0B;
  LUT4 builder_axi2axilite0_next_state_1_s7 (
    .F(builder_axi2axilite0_next_state[1]),
    .I0(builder_axi2axilite0_next_state_1_15),
    .I1(builder_axi2axilite0_next_state_1_21),
    .I2(builder_axi2axilite0_state[1]),
    .I3(builder_axi2axilite0_state[0]) 
);
defparam builder_axi2axilite0_next_state_1_s7.INIT=16'h00F4;
  LUT4 builder_axi2axilite0_next_state_0_s6 (
    .F(builder_axi2axilite0_next_state[0]),
    .I0(builder_axi2axilite0_next_state_0_12),
    .I1(builder_axi2axilite0_next_state_1_15),
    .I2(builder_axi2axilite0_state[1]),
    .I3(builder_axi2axilite0_state[0]) 
);
defparam builder_axi2axilite0_next_state_0_s6.INIT=16'h05FC;
  LUT3 builder_axi2axilite1_next_state_1_s7 (
    .F(builder_axi2axilite1_next_state[1]),
    .I0(builder_axi2axilite1_next_state_1_15),
    .I1(builder_axi2axilite1_state[1]),
    .I2(builder_axi2axilite1_state[0]) 
);
defparam builder_axi2axilite1_next_state_1_s7.INIT=8'h0E;
  LUT4 builder_axi2axilite1_next_state_0_s6 (
    .F(builder_axi2axilite1_next_state[0]),
    .I0(builder_axi2axilite1_next_state_0_12),
    .I1(builder_axi2axilite1_next_state_0_13),
    .I2(builder_axi2axilite1_state[1]),
    .I3(builder_axi2axilite1_state[0]) 
);
defparam builder_axi2axilite1_next_state_0_s6.INIT=16'h05FC;
  LUT4 main_basesoc_socbushandler_cmd_done_axi2axilite1_next_value0_s6 (
    .F(main_basesoc_socbushandler_cmd_done_axi2axilite1_next_value0),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_socbushandler_cmd_done_axi2axilite1_next_value0_13),
    .I3(main_basesoc_socbushandler_cmd_done_axi2axilite1_next_value0_14) 
);
defparam main_basesoc_socbushandler_cmd_done_axi2axilite1_next_value0_s6.INIT=16'h0060;
  LUT4 main_basesoc_socbushandler_cmd_done_axi2axilite1_next_value_ce0_s5 (
    .F(main_basesoc_socbushandler_cmd_done_axi2axilite1_next_value_ce0),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_socbushandler_cmd_done_axi2axilite1_next_value0_13),
    .I3(main_basesoc_socbushandler_cmd_done_axi2axilite1_next_value0_14) 
);
defparam main_basesoc_socbushandler_cmd_done_axi2axilite1_next_value_ce0_s5.INIT=16'h1171;
  LUT3 builder_axi2axilite_next_state_1_s7 (
    .F(builder_axi2axilite_next_state[1]),
    .I0(builder_axi2axilite_next_state_1_15),
    .I1(builder_axi2axilite_state[1]),
    .I2(builder_axi2axilite_state[0]) 
);
defparam builder_axi2axilite_next_state_1_s7.INIT=8'h0E;
  LUT4 builder_axi2axilite_next_state_0_s6 (
    .F(builder_axi2axilite_next_state[0]),
    .I0(builder_axi2axilite_next_state_0_12),
    .I1(builder_axi2axilite_next_state_0_13),
    .I2(builder_axi2axilite_state[1]),
    .I3(builder_axi2axilite_state[0]) 
);
defparam builder_axi2axilite_next_state_0_s6.INIT=16'h05FC;
  LUT3 main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value_ce0_s5 (
    .F(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value_ce0),
    .I0(builder_axi2axilite_state[1]),
    .I1(builder_axi2axilite_state[0]),
    .I2(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0) 
);
defparam main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value_ce0_s5.INIT=8'hF1;
  LUT3 builder_axi2axilite2_next_state_1_s7 (
    .F(builder_axi2axilite2_next_state[1]),
    .I0(builder_axi2axilite2_next_state_1_15),
    .I1(builder_axi2axilite2_state[1]),
    .I2(builder_axi2axilite2_state[0]) 
);
defparam builder_axi2axilite2_next_state_1_s7.INIT=8'h0E;
  LUT4 builder_axi2axilite2_next_state_0_s6 (
    .F(builder_axi2axilite2_next_state[0]),
    .I0(builder_axi2axilite2_next_state_0_12),
    .I1(builder_axi2axilite2_next_state_0_16),
    .I2(builder_axi2axilite2_state[1]),
    .I3(builder_axi2axilite2_state[0]) 
);
defparam builder_axi2axilite2_next_state_0_s6.INIT=16'h05FC;
  LUT4 builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_s6 (
    .F(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0),
    .I0(builder_axi2axilite2_state[0]),
    .I1(builder_axi2axilite2_state[1]),
    .I2(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_13),
    .I3(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_14) 
);
defparam builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_s6.INIT=16'h0060;
  LUT4 builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value_ce0_s5 (
    .F(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value_ce0),
    .I0(builder_axi2axilite2_state[0]),
    .I1(builder_axi2axilite2_state[1]),
    .I2(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_13),
    .I3(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_14) 
);
defparam builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value_ce0_s5.INIT=16'h1171;
  LUT4 builder_basesoc_bankmachine0_next_state_2_s9 (
    .F(builder_basesoc_bankmachine0_next_state[2]),
    .I0(builder_basesoc_bankmachine0_next_state_2_15),
    .I1(builder_basesoc_bankmachine0_next_state_2_16),
    .I2(builder_basesoc_bankmachine0_state[1]),
    .I3(builder_basesoc_bankmachine0_next_state_1_22) 
);
defparam builder_basesoc_bankmachine0_next_state_2_s9.INIT=16'h3A00;
  LUT4 builder_basesoc_bankmachine0_next_state_1_s13 (
    .F(builder_basesoc_bankmachine0_next_state[1]),
    .I0(builder_basesoc_bankmachine0_next_state_1_23),
    .I1(builder_basesoc_bankmachine0_state[1]),
    .I2(builder_basesoc_bankmachine0_state[2]),
    .I3(builder_basesoc_bankmachine0_state[0]) 
);
defparam builder_basesoc_bankmachine0_next_state_1_s13.INIT=16'hBC02;
  LUT4 builder_basesoc_bankmachine0_next_state_0_s13 (
    .F(builder_basesoc_bankmachine0_next_state[0]),
    .I0(builder_basesoc_bankmachine0_next_state_0_21),
    .I1(builder_basesoc_bankmachine0_state[1]),
    .I2(builder_basesoc_bankmachine0_state[2]),
    .I3(builder_basesoc_bankmachine0_state[0]) 
);
defparam builder_basesoc_bankmachine0_next_state_0_s13.INIT=16'hB30E;
  LUT3 builder_basesoc_bankmachine1_next_state_2_s9 (
    .F(builder_basesoc_bankmachine1_next_state[2]),
    .I0(builder_basesoc_bankmachine1_next_state_2_15),
    .I1(builder_basesoc_bankmachine1_next_state_2_16),
    .I2(builder_basesoc_bankmachine1_state[2]) 
);
defparam builder_basesoc_bankmachine1_next_state_2_s9.INIT=8'h3A;
  LUT4 builder_basesoc_bankmachine1_next_state_1_s13 (
    .F(builder_basesoc_bankmachine1_next_state[1]),
    .I0(builder_basesoc_bankmachine1_next_state_1_23),
    .I1(builder_basesoc_bankmachine1_state[1]),
    .I2(builder_basesoc_bankmachine1_state[2]),
    .I3(builder_basesoc_bankmachine1_state[0]) 
);
defparam builder_basesoc_bankmachine1_next_state_1_s13.INIT=16'hBC02;
  LUT4 builder_basesoc_bankmachine1_next_state_0_s13 (
    .F(builder_basesoc_bankmachine1_next_state[0]),
    .I0(builder_basesoc_bankmachine1_next_state_0_21),
    .I1(builder_basesoc_bankmachine1_state[1]),
    .I2(builder_basesoc_bankmachine1_state[2]),
    .I3(builder_basesoc_bankmachine1_state[0]) 
);
defparam builder_basesoc_bankmachine1_next_state_0_s13.INIT=16'hB30E;
  LUT4 builder_basesoc_bankmachine2_next_state_2_s9 (
    .F(builder_basesoc_bankmachine2_next_state[2]),
    .I0(builder_basesoc_bankmachine2_state[2]),
    .I1(builder_basesoc_bankmachine2_next_state_2_15),
    .I2(builder_basesoc_bankmachine2_next_state_2_16),
    .I3(builder_basesoc_bankmachine2_next_state_1_22) 
);
defparam builder_basesoc_bankmachine2_next_state_2_s9.INIT=16'h0700;
  LUT4 builder_basesoc_bankmachine2_next_state_1_s13 (
    .F(builder_basesoc_bankmachine2_next_state[1]),
    .I0(builder_basesoc_bankmachine2_next_state_1_23),
    .I1(builder_basesoc_bankmachine2_state[1]),
    .I2(builder_basesoc_bankmachine2_state[2]),
    .I3(builder_basesoc_bankmachine2_state[0]) 
);
defparam builder_basesoc_bankmachine2_next_state_1_s13.INIT=16'hBC02;
  LUT4 builder_basesoc_bankmachine2_next_state_0_s13 (
    .F(builder_basesoc_bankmachine2_next_state[0]),
    .I0(builder_basesoc_bankmachine2_next_state_0_21),
    .I1(builder_basesoc_bankmachine2_state[1]),
    .I2(builder_basesoc_bankmachine2_state[2]),
    .I3(builder_basesoc_bankmachine2_state[0]) 
);
defparam builder_basesoc_bankmachine2_next_state_0_s13.INIT=16'hB30D;
  LUT4 builder_basesoc_bankmachine3_next_state_2_s9 (
    .F(builder_basesoc_bankmachine3_next_state[2]),
    .I0(builder_basesoc_bankmachine3_state[2]),
    .I1(builder_basesoc_bankmachine3_next_state_2_15),
    .I2(builder_basesoc_bankmachine3_next_state_2_16),
    .I3(builder_basesoc_bankmachine3_next_state_1_22) 
);
defparam builder_basesoc_bankmachine3_next_state_2_s9.INIT=16'h0700;
  LUT4 builder_basesoc_bankmachine3_next_state_1_s13 (
    .F(builder_basesoc_bankmachine3_next_state[1]),
    .I0(builder_basesoc_bankmachine3_next_state_1_23),
    .I1(builder_basesoc_bankmachine3_state[1]),
    .I2(builder_basesoc_bankmachine3_state[2]),
    .I3(builder_basesoc_bankmachine3_state[0]) 
);
defparam builder_basesoc_bankmachine3_next_state_1_s13.INIT=16'hBC02;
  LUT4 builder_basesoc_bankmachine3_next_state_0_s13 (
    .F(builder_basesoc_bankmachine3_next_state[0]),
    .I0(builder_basesoc_bankmachine3_next_state_0_21),
    .I1(builder_basesoc_bankmachine3_state[1]),
    .I2(builder_basesoc_bankmachine3_state[2]),
    .I3(builder_basesoc_bankmachine3_state[0]) 
);
defparam builder_basesoc_bankmachine3_next_state_0_s13.INIT=16'hB30D;
  LUT3 builder_basesoc_fullmemorywe_next_state_1_s10 (
    .F(builder_basesoc_fullmemorywe_next_state_1_15),
    .I0(n11457_3),
    .I1(builder_basesoc_fullmemorywe_state[1]),
    .I2(builder_basesoc_fullmemorywe_state[0]) 
);
defparam builder_basesoc_fullmemorywe_next_state_1_s10.INIT=8'h2C;
  LUT4 builder_basesoc_fullmemorywe_next_state_0_s3 (
    .F(builder_basesoc_fullmemorywe_next_state[0]),
    .I0(builder_basesoc_fullmemorywe_next_state_0_8),
    .I1(builder_basesoc_fullmemorywe_next_state_0_9),
    .I2(builder_basesoc_fullmemorywe_state[0]),
    .I3(builder_basesoc_fullmemorywe_next_state_0_10) 
);
defparam builder_basesoc_fullmemorywe_next_state_0_s3.INIT=16'h0AFC;
  LUT2 builder_basesoc_spimaster_next_state_1_s6 (
    .F(builder_basesoc_spimaster_next_state[1]),
    .I0(builder_basesoc_spimaster_state[0]),
    .I1(builder_basesoc_spimaster_state[1]) 
);
defparam builder_basesoc_spimaster_next_state_1_s6.INIT=4'h6;
  LUT4 builder_sync_rhs_self1_10_s4 (
    .F(builder_sync_rhs_self1[10]),
    .I0(main_sdram_choose_cmd_ce_12),
    .I1(builder_sync_rhs_self1_10_10),
    .I2(main_sdram_cmd_payload_a[10]),
    .I3(builder_sync_rhs_self1_10_11) 
);
defparam builder_sync_rhs_self1_10_s4.INIT=16'hF111;
  LUT3 n22149_s1 (
    .F(n22149_4),
    .I0(main_wishbone_bridge_rdata_converter_converter_demux[0]),
    .I1(builder_basesoc_new_master_rdata_valid2),
    .I2(main_wishbone_bridge_rdata_converter_converter_demux[1]) 
);
defparam n22149_s1.INIT=8'h40;
  LUT3 n22181_s1 (
    .F(n22181_4),
    .I0(main_wishbone_bridge_rdata_converter_converter_demux[1]),
    .I1(main_wishbone_bridge_rdata_converter_converter_demux[0]),
    .I2(builder_basesoc_new_master_rdata_valid2) 
);
defparam n22181_s1.INIT=8'h40;
  LUT3 n22213_s1 (
    .F(n22213_4),
    .I0(main_wishbone_bridge_rdata_converter_converter_demux[0]),
    .I1(main_wishbone_bridge_rdata_converter_converter_demux[1]),
    .I2(builder_basesoc_new_master_rdata_valid2) 
);
defparam n22213_s1.INIT=8'h10;
  LUT4 main_por_count_15_s3 (
    .F(main_por_count_15_8),
    .I0(main_por_count_15_9),
    .I1(main_por_count_15_10),
    .I2(main_por_count_15_11),
    .I3(main_por_count_15_12) 
);
defparam main_por_count_15_s3.INIT=16'h7FFF;
  LUT2 n25572_s1 (
    .F(n25572_4),
    .I0(sys_rst),
    .I1(n25572_5) 
);
defparam n25572_s1.INIT=4'hE;
  LUT4 builder_wr_timer_count_19_s2 (
    .F(builder_wr_timer_count_19_6),
    .I0(builder_wr_timer_count[9]),
    .I1(builder_wr_timer_count[10]),
    .I2(builder_wr_timer_count_19_7),
    .I3(builder_wr_timer_count_19_8) 
);
defparam builder_wr_timer_count_19_s2.INIT=16'hEFFF;
  LUT4 builder_rd_timer_count_19_s2 (
    .F(builder_rd_timer_count_19_6),
    .I0(builder_rd_timer_count[9]),
    .I1(builder_rd_timer_count[10]),
    .I2(builder_rd_timer_count_19_7),
    .I3(builder_rd_timer_count_19_8) 
);
defparam builder_rd_timer_count_19_s2.INIT=16'hEFFF;
  LUT2 n24095_s1 (
    .F(n24095_4),
    .I0(sys_rst),
    .I1(builder_basesoc_rs232phytx_state) 
);
defparam n24095_s1.INIT=4'hB;
  LUT2 n24096_s1 (
    .F(n24096_4),
    .I0(sys_rst),
    .I1(builder_basesoc_rs232phyrx_state) 
);
defparam n24096_s1.INIT=4'hB;
  LUT2 n24297_s1 (
    .F(n24297_4),
    .I0(sys_rst),
    .I1(main_leds_done) 
);
defparam n24297_s1.INIT=4'hE;
  LUT2 n24429_s1 (
    .F(n24429_4),
    .I0(sys_rst),
    .I1(n24429_5) 
);
defparam n24429_s1.INIT=4'hE;
  LUT2 n24438_s2 (
    .F(n24438_5),
    .I0(sys_rst),
    .I1(n24429_5) 
);
defparam n24438_s2.INIT=4'hB;
  LUT4 n24398_s1 (
    .F(n24398_4),
    .I0(n24398_5),
    .I1(main_sdram_cmd_payload_cas),
    .I2(builder_sync_rhs_self1_10_11),
    .I3(main_sdram_bankmachine0_pipe_valid_sink_ready_6) 
);
defparam n24398_s1.INIT=16'h00BF;
  LUT3 n24400_s1 (
    .F(n24400_4),
    .I0(n24398_5),
    .I1(main_sdram_cmd_payload_a[10]),
    .I2(builder_sync_rhs_self1_10_11) 
);
defparam n24400_s1.INIT=8'hBF;
  LUT4 n24401_s1 (
    .F(n24401_4),
    .I0(n24398_5),
    .I1(builder_sync_rhs_self1_10_11),
    .I2(main_sdram_cmd_payload_we),
    .I3(builder_sync_rhs_self6_12) 
);
defparam n24401_s1.INIT=16'h00BF;
  LUT4 n24421_s1 (
    .F(n24421_4),
    .I0(main_sdram_choose_cmd_ce_4),
    .I1(main_sdram_trrdcon_ready),
    .I2(main_sdram_choose_cmd_ce_12),
    .I3(main_sdram_choose_cmd_ce_6) 
);
defparam n24421_s1.INIT=16'hFFF1;
  LUT3 n24422_s1 (
    .F(n24422_4),
    .I0(main_sdram_choose_cmd_ce_12),
    .I1(main_sdram_choose_cmd_ce_4),
    .I2(main_sdram_choose_cmd_ce_6) 
);
defparam n24422_s1.INIT=8'hFB;
  LUT4 n25279_s1 (
    .F(n25279_4),
    .I0(cs_storage[16]),
    .I1(builder_basesoc_spimaster_state[1]),
    .I2(n34239_7),
    .I3(cs_storage[0]) 
);
defparam n25279_s1.INIT=16'h01FF;
  LUT3 n22862_s1 (
    .F(n22862_4),
    .I0(builder_csr_bankarray_sel_6),
    .I1(builder_csr_bankarray_sel_7),
    .I2(n22789_6) 
);
defparam n22862_s1.INIT=8'hBF;
  LUT3 n22872_s1 (
    .F(n22872_4),
    .I0(builder_csr_bankarray_sel_7),
    .I1(builder_csr_bankarray_sel_6),
    .I2(n22789_6) 
);
defparam n22872_s1.INIT=8'hBF;
  LUT4 n22878_s1 (
    .F(n22878_4),
    .I0(builder_csr_bankarray_sel_7),
    .I1(builder_csr_bankarray_sel_6),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I3(n22789_6) 
);
defparam n22878_s1.INIT=16'hEFFF;
  LUT4 n22901_s1 (
    .F(n22901_4),
    .I0(builder_csr_bankarray_sel_7),
    .I1(builder_csr_bankarray_sel_6),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I3(builder_csr_bankarray_sel_8) 
);
defparam n22901_s1.INIT=16'hBFFF;
  LUT3 n22981_s1 (
    .F(n22981_4),
    .I0(builder_csr_bankarray_sel_7),
    .I1(builder_csr_bankarray_sel_6),
    .I2(builder_csr_bankarray_sel_8) 
);
defparam n22981_s1.INIT=8'hEF;
  LUT3 n23287_s1 (
    .F(n23287_4),
    .I0(builder_csr_bankarray_sel_6),
    .I1(builder_csr_bankarray_sel_7),
    .I2(n23129_5) 
);
defparam n23287_s1.INIT=8'hBF;
  LUT3 n23423_s1 (
    .F(n23423_4),
    .I0(builder_csr_bankarray_sel_7),
    .I1(builder_csr_bankarray_sel_6),
    .I2(n23129_5) 
);
defparam n23423_s1.INIT=8'hBF;
  LUT3 n23506_s1 (
    .F(n23506_4),
    .I0(builder_csr_bankarray_sel_7),
    .I1(builder_csr_bankarray_sel_6),
    .I2(n23129_5) 
);
defparam n23506_s1.INIT=8'hEF;
  LUT4 n23650_s1 (
    .F(n23650_4),
    .I0(n23650_5),
    .I1(n23650_6),
    .I2(n23650_7),
    .I3(n22789_5) 
);
defparam n23650_s1.INIT=16'hEFFF;
  LUT3 main_basesoc_rx_phase_31_s4 (
    .F(main_basesoc_rx_phase_31_9),
    .I0(main_basesoc_rx_phase_31_10),
    .I1(main_basesoc_rx_phase[31]),
    .I2(builder_basesoc_rs232phyrx_state) 
);
defparam main_basesoc_rx_phase_31_s4.INIT=8'h6F;
  LUT2 main_basesoc_tx_phase_2_s4 (
    .F(main_basesoc_tx_phase_2_9),
    .I0(builder_basesoc_rs232phytx_state),
    .I1(main_basesoc_tx_phase[2]) 
);
defparam main_basesoc_tx_phase_2_s4.INIT=4'h7;
  LUT4 main_basesoc_tx_phase_5_s4 (
    .F(main_basesoc_tx_phase_5_9),
    .I0(main_basesoc_tx_phase[4]),
    .I1(main_basesoc_tx_phase_4_10),
    .I2(main_basesoc_tx_phase[5]),
    .I3(builder_basesoc_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_5_s4.INIT=16'hE1FF;
  LUT4 main_basesoc_tx_phase_7_s4 (
    .F(main_basesoc_tx_phase_7_9),
    .I0(main_basesoc_tx_phase_7_12),
    .I1(main_basesoc_tx_phase[6]),
    .I2(main_basesoc_tx_phase[7]),
    .I3(builder_basesoc_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_7_s4.INIT=16'h4BFF;
  LUT3 main_basesoc_tx_phase_9_s4 (
    .F(main_basesoc_tx_phase_9_9),
    .I0(main_basesoc_tx_phase[9]),
    .I1(main_basesoc_tx_phase_9_10),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_9_s4.INIT=8'h9F;
  LUT4 main_basesoc_tx_phase_10_s4 (
    .F(main_basesoc_tx_phase_10_9),
    .I0(main_basesoc_tx_phase[9]),
    .I1(main_basesoc_tx_phase_9_10),
    .I2(main_basesoc_tx_phase[10]),
    .I3(builder_basesoc_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_10_s4.INIT=16'hE1FF;
  LUT3 main_basesoc_tx_phase_11_s4 (
    .F(main_basesoc_tx_phase_11_9),
    .I0(main_basesoc_tx_phase_11_10),
    .I1(main_basesoc_tx_phase[11]),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_11_s4.INIT=8'h6F;
  LUT3 main_basesoc_tx_phase_12_s4 (
    .F(main_basesoc_tx_phase_12_9),
    .I0(main_basesoc_tx_phase[12]),
    .I1(main_basesoc_tx_phase_12_10),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_12_s4.INIT=8'h6F;
  LUT4 main_basesoc_tx_phase_13_s4 (
    .F(main_basesoc_tx_phase_13_9),
    .I0(main_basesoc_tx_phase[12]),
    .I1(main_basesoc_tx_phase_12_10),
    .I2(main_basesoc_tx_phase[13]),
    .I3(builder_basesoc_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_13_s4.INIT=16'hB4FF;
  LUT3 main_basesoc_tx_phase_14_s4 (
    .F(main_basesoc_tx_phase_14_9),
    .I0(main_basesoc_tx_phase_14_10),
    .I1(main_basesoc_tx_phase[14]),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_14_s4.INIT=8'h6F;
  LUT3 main_basesoc_tx_phase_15_s4 (
    .F(main_basesoc_tx_phase_15_9),
    .I0(main_basesoc_tx_phase[15]),
    .I1(main_basesoc_tx_phase_15_10),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_15_s4.INIT=8'h6F;
  LUT4 main_basesoc_tx_phase_17_s4 (
    .F(main_basesoc_tx_phase_17_9),
    .I0(main_basesoc_tx_phase[16]),
    .I1(main_basesoc_tx_phase[17]),
    .I2(builder_basesoc_rs232phytx_state),
    .I3(n20658_8) 
);
defparam main_basesoc_tx_phase_17_s4.INIT=16'h3F9F;
  LUT3 main_basesoc_tx_phase_18_s4 (
    .F(main_basesoc_tx_phase_18_9),
    .I0(main_basesoc_tx_phase[18]),
    .I1(main_basesoc_tx_phase_18_10),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_18_s4.INIT=8'h6F;
  LUT4 main_basesoc_tx_phase_20_s4 (
    .F(main_basesoc_tx_phase_20_9),
    .I0(main_basesoc_tx_phase[19]),
    .I1(main_basesoc_tx_phase[20]),
    .I2(builder_basesoc_rs232phytx_state),
    .I3(n20655_8) 
);
defparam main_basesoc_tx_phase_20_s4.INIT=16'h3F9F;
  LUT3 main_basesoc_tx_phase_23_s4 (
    .F(main_basesoc_tx_phase_23_9),
    .I0(main_basesoc_tx_phase_23_10),
    .I1(main_basesoc_tx_phase[23]),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_23_s4.INIT=8'h9F;
  LUT3 main_basesoc_basesoc_socbushandler_beat_offset_12_s2 (
    .F(main_basesoc_basesoc_socbushandler_beat_offset_12_6),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(main_basesoc_basesoc_socbushandler_pipe_valid_source_valid),
    .I2(n19172_8) 
);
defparam main_basesoc_basesoc_socbushandler_beat_offset_12_s2.INIT=8'hE0;
  LUT3 main_basesoc_socbushandler_beat_offset_12_s2 (
    .F(main_basesoc_socbushandler_beat_offset_12_6),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(main_basesoc_socbushandler_pipe_valid_source_valid),
    .I2(n19406_5) 
);
defparam main_basesoc_socbushandler_beat_offset_12_s2.INIT=8'hE0;
  LUT3 main_bridge_axi2axi_lite_beat_offset_12_s2 (
    .F(main_bridge_axi2axi_lite_beat_offset_12_6),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_5),
    .I1(main_bridge_axi2axi_lite_pipe_valid_source_valid),
    .I2(n19640_5) 
);
defparam main_bridge_axi2axi_lite_beat_offset_12_s2.INIT=8'hE0;
  LUT3 builder_basesoc_socbushandler_beat_offset_12_s2 (
    .F(builder_basesoc_socbushandler_beat_offset_12_6),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(builder_basesoc_socbushandler_pipe_valid_source_valid),
    .I2(n19907_5) 
);
defparam builder_basesoc_socbushandler_beat_offset_12_s2.INIT=8'hE0;
  LUT4 builder_rr_write_grant_s2 (
    .F(builder_rr_write_grant_6),
    .I0(builder_rr_write_grant_7),
    .I1(builder_rr_write_grant_8),
    .I2(builder_rr_write_grant_9),
    .I3(builder_rr_write_grant_10) 
);
defparam builder_rr_write_grant_s2.INIT=16'h8000;
  LUT4 builder_wr_lock_counter_7_s4 (
    .F(builder_wr_lock_counter_7_8),
    .I0(n6498_4),
    .I1(builder_rr_write_grant_8),
    .I2(builder_rr_write_grant_9),
    .I3(n20085_3) 
);
defparam builder_wr_lock_counter_7_s4.INIT=16'hFF01;
  LUT3 builder_rd_lock_counter_7_s4 (
    .F(builder_rd_lock_counter_7_8),
    .I0(builder_rr_read_grant_9),
    .I1(builder_rd_lock_counter_7_9),
    .I2(n20137_3) 
);
defparam builder_rd_lock_counter_7_s4.INIT=8'hF4;
  LUT4 builder_axirequestcounter0_counter_7_s4 (
    .F(builder_axirequestcounter0_counter_7_8),
    .I0(builder_axirequestcounter0_empty),
    .I1(n6498_4),
    .I2(builder_rr_write_grant_8),
    .I3(n20197_3) 
);
defparam builder_axirequestcounter0_counter_7_s4.INIT=16'hFF01;
  LUT3 builder_axirequestcounter1_counter_7_s4 (
    .F(builder_axirequestcounter1_counter_7_8),
    .I0(builder_axirequestcounter1_empty),
    .I1(builder_rd_lock_counter_7_9),
    .I2(n20249_3) 
);
defparam builder_axirequestcounter1_counter_7_s4.INIT=8'hF4;
  LUT3 main_basesoc_uart_tx_pending_s3 (
    .F(main_basesoc_uart_tx_pending_8),
    .I0(main_basesoc_uart_pending_r[0]),
    .I1(main_basesoc_uart_pending_re),
    .I2(n20797_5) 
);
defparam main_basesoc_uart_tx_pending_s3.INIT=8'hF8;
  LUT2 main_basesoc_uart_tx_fifo_readable_s3 (
    .F(main_basesoc_uart_tx_fifo_readable_8),
    .I0(n7365_4),
    .I1(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
defparam main_basesoc_uart_tx_fifo_readable_s3.INIT=4'hE;
  LUT2 main_basesoc_uart_tx_fifo_level0_4_s3 (
    .F(main_basesoc_uart_tx_fifo_level0_4_8),
    .I0(main_basesoc_uart_tx_fifo_syncfifo_re),
    .I1(main_basesoc_uart_tx_fifo_wrport_we) 
);
defparam main_basesoc_uart_tx_fifo_level0_4_s3.INIT=4'h6;
  LUT3 main_basesoc_uart_rx_fifo_readable_s3 (
    .F(main_basesoc_uart_rx_fifo_readable_8),
    .I0(main_basesoc_uart_pending_r[1]),
    .I1(main_basesoc_uart_pending_re),
    .I2(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
defparam main_basesoc_uart_rx_fifo_readable_s3.INIT=8'hF8;
  LUT2 main_basesoc_uart_rx_fifo_level0_4_s3 (
    .F(main_basesoc_uart_rx_fifo_level0_4_8),
    .I0(main_basesoc_uart_rx_fifo_syncfifo_re),
    .I1(main_basesoc_uart_rx_fifo_wrport_we) 
);
defparam main_basesoc_uart_rx_fifo_level0_4_s3.INIT=4'h6;
  LUT2 main_vfb_dma_fifo_readable_s3 (
    .F(main_vfb_dma_fifo_readable_8),
    .I0(main_vfb_dma_fifo_syncfifo_re),
    .I1(main_vfb_dma_res_fifo_do_read_12) 
);
defparam main_vfb_dma_fifo_readable_s3.INIT=4'hB;
  LUT2 spisdcard_clk_s3 (
    .F(spisdcard_clk_5),
    .I0(clk_rise),
    .I1(n14677_5) 
);
defparam spisdcard_clk_s3.INIT=4'hE;
  LUT4 builder_axilite2wishbone_next_state_2_s10 (
    .F(builder_axilite2wishbone_next_state[2]),
    .I0(builder_axilite2wishbone_next_state_2_15),
    .I1(builder_axilite2wishbone_next_state_2_16),
    .I2(builder_axilite2wishbone_state[0]),
    .I3(builder_axilite2wishbone_state[2]) 
);
defparam builder_axilite2wishbone_next_state_2_s10.INIT=16'h32A0;
  LUT4 builder_axilite2wishbone_next_state_1_s12 (
    .F(builder_axilite2wishbone_next_state[1]),
    .I0(n6778_4),
    .I1(builder_axilite2wishbone_next_state_1_17),
    .I2(builder_axilite2wishbone_next_state_1_18),
    .I3(builder_axilite2wishbone_next_state_1_19) 
);
defparam builder_axilite2wishbone_next_state_1_s12.INIT=16'hFFB0;
  LUT4 builder_axilite2wishbone_next_state_0_s8 (
    .F(builder_axilite2wishbone_next_state[0]),
    .I0(builder_axilite2wishbone_next_state_2_16),
    .I1(builder_axilite2wishbone_state[0]),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_next_state_0_13) 
);
defparam builder_axilite2wishbone_next_state_0_s8.INIT=16'hECC2;
  LUT4 builder_basesoc_axilitesram0_next_state_1_s10 (
    .F(builder_basesoc_axilitesram0_next_state[1]),
    .I0(builder_basesoc_axilitesram0_next_state_1_15),
    .I1(builder_basesoc_axilitesram0_next_state_1_16),
    .I2(builder_basesoc_axilitesram0_next_state_1_17),
    .I3(builder_basesoc_axilitesram0_next_state_1_18) 
);
defparam builder_basesoc_axilitesram0_next_state_1_s10.INIT=16'h01FF;
  LUT4 builder_basesoc_axilitesram0_next_state_0_s8 (
    .F(builder_basesoc_axilitesram0_next_state[0]),
    .I0(builder_basesoc_axilitesram0_state[0]),
    .I1(builder_basesoc_axilitesram0_next_state_0_13),
    .I2(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value_ce0),
    .I3(builder_basesoc_axilitesram0_next_state_1_18) 
);
defparam builder_basesoc_axilitesram0_next_state_0_s8.INIT=16'hF2FF;
  LUT3 builder_basesoc_axilitesram1_next_state_1_s10 (
    .F(builder_basesoc_axilitesram1_next_state[1]),
    .I0(builder_basesoc_axilitesram1_next_state_1_15),
    .I1(main_basesoc_socbushandler_cmd_done_axi2axilite1_next_value0_14),
    .I2(builder_basesoc_axilitesram1_next_state_1_16) 
);
defparam builder_basesoc_axilitesram1_next_state_1_s10.INIT=8'h2F;
  LUT4 builder_basesoc_axilitesram1_next_state_0_s8 (
    .F(builder_basesoc_axilitesram1_next_state[0]),
    .I0(builder_basesoc_axilitesram1_state[0]),
    .I1(builder_basesoc_axilitesram1_next_state_0_13),
    .I2(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0),
    .I3(builder_basesoc_axilitesram1_next_state_1_16) 
);
defparam builder_basesoc_axilitesram1_next_state_0_s8.INIT=16'hF2FF;
  LUT3 builder_basesoc_refresher_next_state_0_s10 (
    .F(builder_basesoc_refresher_next_state_0_14),
    .I0(builder_basesoc_refresher_state[0]),
    .I1(builder_basesoc_refresher_state[1]),
    .I2(main_sdram_postponer_req_o) 
);
defparam builder_basesoc_refresher_next_state_0_s10.INIT=8'h90;
  LUT4 builder_basesoc_multiplexer_next_state_2_s11 (
    .F(builder_basesoc_multiplexer_next_state[2]),
    .I0(builder_basesoc_multiplexer_next_state_2_16),
    .I1(builder_basesoc_multiplexer_state[2]),
    .I2(builder_basesoc_multiplexer_next_state_2_17),
    .I3(main_sdram_time0_4_9) 
);
defparam builder_basesoc_multiplexer_next_state_2_s11.INIT=16'h000E;
  LUT4 builder_basesoc_multiplexer_next_state_1_s11 (
    .F(builder_basesoc_multiplexer_next_state[1]),
    .I0(builder_basesoc_multiplexer_next_state_1_16),
    .I1(builder_basesoc_multiplexer_next_state_1_17),
    .I2(builder_basesoc_multiplexer_next_state_1_18),
    .I3(builder_basesoc_multiplexer_next_state_1_19) 
);
defparam builder_basesoc_multiplexer_next_state_1_s11.INIT=16'hFFFE;
  LUT4 builder_basesoc_multiplexer_next_state_0_s11 (
    .F(builder_basesoc_multiplexer_next_state[0]),
    .I0(builder_basesoc_multiplexer_state[0]),
    .I1(builder_basesoc_multiplexer_next_state_2_17),
    .I2(builder_basesoc_multiplexer_next_state_0_16),
    .I3(builder_basesoc_multiplexer_next_state_1_17) 
);
defparam builder_basesoc_multiplexer_next_state_0_s11.INIT=16'hFF07;
  LUT3 builder_basesoc_axilite2csr_next_state_1_s10 (
    .F(builder_basesoc_axilite2csr_next_state[1]),
    .I0(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_14),
    .I1(builder_basesoc_axilite2csr_next_state_1_15),
    .I2(builder_basesoc_axilite2csr_next_state_1_16) 
);
defparam builder_basesoc_axilite2csr_next_state_1_s10.INIT=8'hF1;
  LUT4 builder_basesoc_axilite2csr_next_state_0_s8 (
    .F(builder_basesoc_axilite2csr_next_state[0]),
    .I0(builder_basesoc_axilite2csr_state[0]),
    .I1(builder_basesoc_axilite2csr_next_state_0_13),
    .I2(builder_basesoc_axilite2csr_next_state_1_16),
    .I3(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0) 
);
defparam builder_basesoc_axilite2csr_next_state_0_s8.INIT=16'hFFF2;
  LUT3 n22787_s5 (
    .F(n22787_9),
    .I0(main_basesoc_bus_errors[1]),
    .I1(n22787_10),
    .I2(n22787_11) 
);
defparam n22787_s5.INIT=8'h8F;
  LUT3 n22788_s5 (
    .F(n22788_9),
    .I0(main_basesoc_bus_errors[0]),
    .I1(n22787_10),
    .I2(n22788_10) 
);
defparam n22788_s5.INIT=8'h8F;
  LUT3 n22950_s6 (
    .F(n22950_10),
    .I0(n22950_16),
    .I1(main_sdram_phaseinjector0_rddata_status[15]),
    .I2(n22950_12) 
);
defparam n22950_s6.INIT=8'h8F;
  LUT3 n22952_s6 (
    .F(n22952_10),
    .I0(n22950_16),
    .I1(main_sdram_phaseinjector0_rddata_status[14]),
    .I2(n22952_11) 
);
defparam n22952_s6.INIT=8'h8F;
  LUT3 n22954_s6 (
    .F(n22954_10),
    .I0(n22950_16),
    .I1(main_sdram_phaseinjector0_rddata_status[13]),
    .I2(n22954_11) 
);
defparam n22954_s6.INIT=8'h8F;
  LUT4 n22956_s8 (
    .F(n22956_12),
    .I0(n22956_13),
    .I1(main_sdram_phaseinjector0_wrdata_storage[12]),
    .I2(n22956_14),
    .I3(n22956_15) 
);
defparam n22956_s8.INIT=16'h8FFF;
  LUT4 n22958_s8 (
    .F(n22958_12),
    .I0(n22956_13),
    .I1(main_sdram_phaseinjector0_wrdata_storage[11]),
    .I2(n22958_13),
    .I3(n22958_14) 
);
defparam n22958_s8.INIT=16'h8FFF;
  LUT4 n22960_s8 (
    .F(n22960_12),
    .I0(n22960_13),
    .I1(main_sdram_phaseinjector0_address_storage[10]),
    .I2(n22960_14),
    .I3(n22960_15) 
);
defparam n22960_s8.INIT=16'h8FFF;
  LUT4 n22962_s8 (
    .F(n22962_12),
    .I0(n22956_13),
    .I1(main_sdram_phaseinjector0_wrdata_storage[9]),
    .I2(n22962_13),
    .I3(n22962_14) 
);
defparam n22962_s8.INIT=16'h8FFF;
  LUT4 n22964_s8 (
    .F(n22964_12),
    .I0(n22956_13),
    .I1(main_sdram_phaseinjector0_wrdata_storage[8]),
    .I2(n22964_13),
    .I3(n22964_14) 
);
defparam n22964_s8.INIT=16'h8FFF;
  LUT4 n22966_s10 (
    .F(n22966_14),
    .I0(n22966_15),
    .I1(n22966_16),
    .I2(n22966_17),
    .I3(n22966_18) 
);
defparam n22966_s10.INIT=16'h7FFF;
  LUT4 n22968_s10 (
    .F(n22968_14),
    .I0(n22968_15),
    .I1(n22968_16),
    .I2(n22968_17),
    .I3(n22968_18) 
);
defparam n22968_s10.INIT=16'h7FFF;
  LUT4 n22970_s10 (
    .F(n22970_14),
    .I0(n22970_15),
    .I1(n22970_16),
    .I2(n22970_17),
    .I3(n22970_18) 
);
defparam n22970_s10.INIT=16'h7FFF;
  LUT4 n22972_s10 (
    .F(n22972_14),
    .I0(n22972_15),
    .I1(n22972_16),
    .I2(n22972_17),
    .I3(n22972_18) 
);
defparam n22972_s10.INIT=16'h7FFF;
  LUT4 n22974_s11 (
    .F(n22974_15),
    .I0(n22861_5),
    .I1(main_sdram_phaseinjector0_command_storage[3]),
    .I2(n22974_16),
    .I3(n22974_17) 
);
defparam n22974_s11.INIT=16'h8FFF;
  LUT4 n22976_s11 (
    .F(n22976_15),
    .I0(n22861_5),
    .I1(main_sdram_phaseinjector0_command_storage[2]),
    .I2(n22976_22),
    .I3(n22976_17) 
);
defparam n22976_s11.INIT=16'h8FFF;
  LUT4 n22978_s13 (
    .F(n22978_17),
    .I0(n22950_16),
    .I1(main_sdram_phaseinjector0_rddata_status[1]),
    .I2(n22978_26),
    .I3(n22978_19) 
);
defparam n22978_s13.INIT=16'h8FFF;
  LUT3 n22980_s13 (
    .F(n22980_17),
    .I0(n22980_18),
    .I1(n22980_26),
    .I2(n22980_20) 
);
defparam n22980_s13.INIT=8'h7F;
  LUT3 n23098_s5 (
    .F(n23098_9),
    .I0(control_storage[15]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23098_10) 
);
defparam n23098_s5.INIT=8'h8F;
  LUT3 n23100_s5 (
    .F(n23100_9),
    .I0(control_storage[14]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23100_10) 
);
defparam n23100_s5.INIT=8'h8F;
  LUT3 n23102_s5 (
    .F(n23102_9),
    .I0(control_storage[13]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23102_10) 
);
defparam n23102_s5.INIT=8'h8F;
  LUT3 n23104_s5 (
    .F(n23104_9),
    .I0(control_storage[12]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23104_10) 
);
defparam n23104_s5.INIT=8'h8F;
  LUT3 n23106_s5 (
    .F(n23106_9),
    .I0(control_storage[11]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23106_10) 
);
defparam n23106_s5.INIT=8'h8F;
  LUT3 n23108_s5 (
    .F(n23108_9),
    .I0(control_storage[10]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23108_10) 
);
defparam n23108_s5.INIT=8'h8F;
  LUT3 n23110_s5 (
    .F(n23110_9),
    .I0(control_storage[9]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23110_10) 
);
defparam n23110_s5.INIT=8'h8F;
  LUT3 n23112_s5 (
    .F(n23112_9),
    .I0(control_storage[8]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23112_10) 
);
defparam n23112_s5.INIT=8'h8F;
  LUT4 n23114_s7 (
    .F(n23114_11),
    .I0(n23128_9),
    .I1(cs_storage[7]),
    .I2(n23114_12),
    .I3(n23114_13) 
);
defparam n23114_s7.INIT=16'h8FFF;
  LUT4 n23116_s7 (
    .F(n23116_11),
    .I0(n23128_9),
    .I1(cs_storage[6]),
    .I2(n23116_12),
    .I3(n23116_13) 
);
defparam n23116_s7.INIT=16'h8FFF;
  LUT4 n23118_s7 (
    .F(n23118_11),
    .I0(n23128_9),
    .I1(cs_storage[5]),
    .I2(n23118_12),
    .I3(n23118_13) 
);
defparam n23118_s7.INIT=16'h8FFF;
  LUT4 n23120_s7 (
    .F(n23120_11),
    .I0(n23128_9),
    .I1(cs_storage[4]),
    .I2(n23120_12),
    .I3(n23120_13) 
);
defparam n23120_s7.INIT=16'h8FFF;
  LUT4 n23122_s7 (
    .F(n23122_11),
    .I0(n23128_9),
    .I1(cs_storage[3]),
    .I2(n23122_12),
    .I3(n23122_13) 
);
defparam n23122_s7.INIT=16'h8FFF;
  LUT4 n23124_s7 (
    .F(n23124_11),
    .I0(n23128_9),
    .I1(cs_storage[2]),
    .I2(n23124_12),
    .I3(n23124_13) 
);
defparam n23124_s7.INIT=16'h8FFF;
  LUT4 n23127_s9 (
    .F(n23127_13),
    .I0(n22950_16),
    .I1(storage[0]),
    .I2(n23127_14),
    .I3(n23127_15) 
);
defparam n23127_s9.INIT=16'h8FFF;
  LUT3 n23225_s5 (
    .F(n23225_9),
    .I0(main_basesoc_timer_load_storage[31]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23225_10) 
);
defparam n23225_s5.INIT=8'h8F;
  LUT3 n23227_s5 (
    .F(n23227_9),
    .I0(main_basesoc_timer_load_storage[30]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23227_10) 
);
defparam n23227_s5.INIT=8'h8F;
  LUT3 n23229_s5 (
    .F(n23229_9),
    .I0(main_basesoc_timer_load_storage[29]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23229_10) 
);
defparam n23229_s5.INIT=8'h8F;
  LUT3 n23231_s5 (
    .F(n23231_9),
    .I0(main_basesoc_timer_load_storage[28]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23231_10) 
);
defparam n23231_s5.INIT=8'h8F;
  LUT3 n23233_s5 (
    .F(n23233_9),
    .I0(main_basesoc_timer_load_storage[27]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23233_10) 
);
defparam n23233_s5.INIT=8'h8F;
  LUT3 n23235_s5 (
    .F(n23235_9),
    .I0(main_basesoc_timer_load_storage[26]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23235_10) 
);
defparam n23235_s5.INIT=8'h8F;
  LUT3 n23237_s5 (
    .F(n23237_9),
    .I0(main_basesoc_timer_load_storage[25]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23237_10) 
);
defparam n23237_s5.INIT=8'h8F;
  LUT3 n23239_s5 (
    .F(n23239_9),
    .I0(main_basesoc_timer_load_storage[24]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23239_10) 
);
defparam n23239_s5.INIT=8'h8F;
  LUT3 n23241_s5 (
    .F(n23241_9),
    .I0(main_basesoc_timer_load_storage[23]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23241_10) 
);
defparam n23241_s5.INIT=8'h8F;
  LUT3 n23243_s5 (
    .F(n23243_9),
    .I0(main_basesoc_timer_load_storage[22]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23243_10) 
);
defparam n23243_s5.INIT=8'h8F;
  LUT3 n23245_s5 (
    .F(n23245_9),
    .I0(main_basesoc_timer_load_storage[21]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23245_10) 
);
defparam n23245_s5.INIT=8'h8F;
  LUT3 n23247_s5 (
    .F(n23247_9),
    .I0(main_basesoc_timer_load_storage[20]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23247_10) 
);
defparam n23247_s5.INIT=8'h8F;
  LUT3 n23249_s5 (
    .F(n23249_9),
    .I0(main_basesoc_timer_load_storage[19]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23249_10) 
);
defparam n23249_s5.INIT=8'h8F;
  LUT3 n23251_s5 (
    .F(n23251_9),
    .I0(main_basesoc_timer_load_storage[18]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23251_10) 
);
defparam n23251_s5.INIT=8'h8F;
  LUT3 n23253_s5 (
    .F(n23253_9),
    .I0(main_basesoc_timer_load_storage[17]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23253_10) 
);
defparam n23253_s5.INIT=8'h8F;
  LUT3 n23255_s5 (
    .F(n23255_9),
    .I0(main_basesoc_timer_load_storage[16]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23255_10) 
);
defparam n23255_s5.INIT=8'h8F;
  LUT3 n23257_s5 (
    .F(n23257_9),
    .I0(main_basesoc_timer_load_storage[15]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23257_10) 
);
defparam n23257_s5.INIT=8'h8F;
  LUT3 n23259_s5 (
    .F(n23259_9),
    .I0(main_basesoc_timer_load_storage[14]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23259_10) 
);
defparam n23259_s5.INIT=8'h8F;
  LUT3 n23261_s5 (
    .F(n23261_9),
    .I0(main_basesoc_timer_load_storage[13]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23261_10) 
);
defparam n23261_s5.INIT=8'h8F;
  LUT3 n23263_s5 (
    .F(n23263_9),
    .I0(main_basesoc_timer_load_storage[12]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23263_10) 
);
defparam n23263_s5.INIT=8'h8F;
  LUT3 n23265_s5 (
    .F(n23265_9),
    .I0(main_basesoc_timer_load_storage[11]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23265_10) 
);
defparam n23265_s5.INIT=8'h8F;
  LUT3 n23267_s5 (
    .F(n23267_9),
    .I0(main_basesoc_timer_load_storage[10]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23267_10) 
);
defparam n23267_s5.INIT=8'h8F;
  LUT3 n23269_s5 (
    .F(n23269_9),
    .I0(main_basesoc_timer_load_storage[9]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23269_10) 
);
defparam n23269_s5.INIT=8'h8F;
  LUT3 n23271_s5 (
    .F(n23271_9),
    .I0(main_basesoc_timer_load_storage[8]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23271_10) 
);
defparam n23271_s5.INIT=8'h8F;
  LUT3 n23273_s5 (
    .F(n23273_9),
    .I0(main_basesoc_timer_load_storage[7]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23273_10) 
);
defparam n23273_s5.INIT=8'h8F;
  LUT3 n23275_s5 (
    .F(n23275_9),
    .I0(main_basesoc_timer_load_storage[6]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23275_10) 
);
defparam n23275_s5.INIT=8'h8F;
  LUT3 n23277_s5 (
    .F(n23277_9),
    .I0(main_basesoc_timer_load_storage[5]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23277_10) 
);
defparam n23277_s5.INIT=8'h8F;
  LUT3 n23279_s5 (
    .F(n23279_9),
    .I0(main_basesoc_timer_load_storage[4]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23279_10) 
);
defparam n23279_s5.INIT=8'h8F;
  LUT3 n23281_s5 (
    .F(n23281_9),
    .I0(main_basesoc_timer_load_storage[3]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23281_10) 
);
defparam n23281_s5.INIT=8'h8F;
  LUT3 n23283_s5 (
    .F(n23283_9),
    .I0(main_basesoc_timer_load_storage[2]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23283_10) 
);
defparam n23283_s5.INIT=8'h8F;
  LUT3 n23285_s5 (
    .F(n23285_9),
    .I0(main_basesoc_timer_load_storage[1]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23285_10) 
);
defparam n23285_s5.INIT=8'h8F;
  LUT4 n23286_s10 (
    .F(n23286_14),
    .I0(n22956_13),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n23286_15),
    .I3(n23286_16) 
);
defparam n23286_s10.INIT=16'h8FFF;
  LUT4 n23415_s6 (
    .F(n23415_10),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(storage_2_dat1[1]),
    .I2(n23415_11),
    .I3(n23415_12) 
);
defparam n23415_s6.INIT=16'hF8FF;
  LUT4 n23416_s12 (
    .F(n23416_16),
    .I0(n22956_13),
    .I1(main_basesoc_uart_enable_storage[0]),
    .I2(n23416_17),
    .I3(n23416_18) 
);
defparam n23416_s12.INIT=16'hF8FF;
  LUT3 n23462_s5 (
    .F(n23462_9),
    .I0(main_vfb_litedramdmareader_base_storage[22]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23462_10) 
);
defparam n23462_s5.INIT=8'h8F;
  LUT3 n23464_s5 (
    .F(n23464_9),
    .I0(main_vfb_litedramdmareader_base_storage[21]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23464_10) 
);
defparam n23464_s5.INIT=8'h8F;
  LUT3 n23466_s5 (
    .F(n23466_9),
    .I0(main_vfb_litedramdmareader_base_storage[20]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23466_10) 
);
defparam n23466_s5.INIT=8'h8F;
  LUT3 n23468_s5 (
    .F(n23468_9),
    .I0(main_vfb_litedramdmareader_base_storage[19]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23468_10) 
);
defparam n23468_s5.INIT=8'h8F;
  LUT3 n23470_s5 (
    .F(n23470_9),
    .I0(main_vfb_litedramdmareader_base_storage[18]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23470_10) 
);
defparam n23470_s5.INIT=8'h8F;
  LUT3 n23472_s5 (
    .F(n23472_9),
    .I0(main_vfb_litedramdmareader_base_storage[17]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23472_10) 
);
defparam n23472_s5.INIT=8'h8F;
  LUT3 n23474_s5 (
    .F(n23474_9),
    .I0(main_vfb_litedramdmareader_base_storage[16]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23474_10) 
);
defparam n23474_s5.INIT=8'h8F;
  LUT3 n23476_s5 (
    .F(n23476_9),
    .I0(main_vfb_litedramdmareader_base_storage[15]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23476_10) 
);
defparam n23476_s5.INIT=8'h8F;
  LUT3 n23478_s5 (
    .F(n23478_9),
    .I0(main_vfb_litedramdmareader_base_storage[14]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23478_10) 
);
defparam n23478_s5.INIT=8'h8F;
  LUT3 n23480_s5 (
    .F(n23480_9),
    .I0(main_vfb_litedramdmareader_base_storage[13]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23480_10) 
);
defparam n23480_s5.INIT=8'h8F;
  LUT3 n23482_s5 (
    .F(n23482_9),
    .I0(main_vfb_litedramdmareader_base_storage[12]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23482_10) 
);
defparam n23482_s5.INIT=8'h8F;
  LUT3 n23484_s5 (
    .F(n23484_9),
    .I0(main_vfb_litedramdmareader_base_storage[11]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23484_10) 
);
defparam n23484_s5.INIT=8'h8F;
  LUT3 n23486_s5 (
    .F(n23486_9),
    .I0(main_vfb_litedramdmareader_base_storage[10]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23486_10) 
);
defparam n23486_s5.INIT=8'h8F;
  LUT3 n23488_s5 (
    .F(n23488_9),
    .I0(main_vfb_litedramdmareader_base_storage[9]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23488_10) 
);
defparam n23488_s5.INIT=8'h8F;
  LUT3 n23490_s5 (
    .F(n23490_9),
    .I0(main_vfb_litedramdmareader_base_storage[8]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23490_10) 
);
defparam n23490_s5.INIT=8'h8F;
  LUT3 n23492_s5 (
    .F(n23492_9),
    .I0(main_vfb_litedramdmareader_base_storage[7]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23492_10) 
);
defparam n23492_s5.INIT=8'h8F;
  LUT3 n23494_s5 (
    .F(n23494_9),
    .I0(main_vfb_litedramdmareader_base_storage[6]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23494_10) 
);
defparam n23494_s5.INIT=8'h8F;
  LUT3 n23496_s5 (
    .F(n23496_9),
    .I0(main_vfb_litedramdmareader_base_storage[5]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23496_10) 
);
defparam n23496_s5.INIT=8'h8F;
  LUT3 n23498_s5 (
    .F(n23498_9),
    .I0(main_vfb_litedramdmareader_base_storage[4]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23498_10) 
);
defparam n23498_s5.INIT=8'h8F;
  LUT3 n23500_s5 (
    .F(n23500_9),
    .I0(main_vfb_litedramdmareader_base_storage[3]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23500_10) 
);
defparam n23500_s5.INIT=8'h8F;
  LUT3 n23502_s5 (
    .F(n23502_9),
    .I0(main_vfb_litedramdmareader_base_storage[2]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23502_10) 
);
defparam n23502_s5.INIT=8'h8F;
  LUT3 n23504_s5 (
    .F(n23504_9),
    .I0(main_vfb_litedramdmareader_base_storage[1]),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(n23504_10) 
);
defparam n23504_s5.INIT=8'h8F;
  LUT4 n23505_s9 (
    .F(n23505_13),
    .I0(n23128_9),
    .I1(main_vfb_litedramdmareader_loop_storage),
    .I2(n23505_14),
    .I3(n23505_15) 
);
defparam n23505_s9.INIT=16'h8FFF;
  LUT4 n23628_s10 (
    .F(n23628_14),
    .I0(n23628_15),
    .I1(n23628_16),
    .I2(n23628_17),
    .I3(n23628_18) 
);
defparam n23628_s10.INIT=16'h7FFF;
  LUT4 n23630_s10 (
    .F(n23630_14),
    .I0(n23630_15),
    .I1(n23630_16),
    .I2(n23630_17),
    .I3(n23630_18) 
);
defparam n23630_s10.INIT=16'h7FFF;
  LUT4 n23632_s10 (
    .F(n23632_14),
    .I0(n23632_15),
    .I1(n23632_16),
    .I2(n23632_17),
    .I3(n23632_18) 
);
defparam n23632_s10.INIT=16'h7FFF;
  LUT4 n23634_s10 (
    .F(n23634_14),
    .I0(n23634_15),
    .I1(n23634_16),
    .I2(n23634_17),
    .I3(n23634_18) 
);
defparam n23634_s10.INIT=16'h7FFF;
  LUT4 n23636_s10 (
    .F(n23636_14),
    .I0(n23636_15),
    .I1(n23636_16),
    .I2(n23636_17),
    .I3(n23636_18) 
);
defparam n23636_s10.INIT=16'h7FFF;
  LUT4 n23638_s10 (
    .F(n23638_14),
    .I0(n23638_15),
    .I1(n23638_16),
    .I2(n23638_17),
    .I3(n23638_18) 
);
defparam n23638_s10.INIT=16'h7FFF;
  LUT4 n23640_s10 (
    .F(n23640_14),
    .I0(n23640_15),
    .I1(n23640_16),
    .I2(n23640_17),
    .I3(n23640_18) 
);
defparam n23640_s10.INIT=16'h7FFF;
  LUT4 n23642_s10 (
    .F(n23642_14),
    .I0(n23642_15),
    .I1(n23642_16),
    .I2(n23642_17),
    .I3(n23642_18) 
);
defparam n23642_s10.INIT=16'h7FFF;
  LUT4 n23644_s10 (
    .F(n23644_14),
    .I0(n23644_15),
    .I1(n23644_16),
    .I2(n23644_17),
    .I3(n23644_18) 
);
defparam n23644_s10.INIT=16'h7FFF;
  LUT4 n23646_s10 (
    .F(n23646_14),
    .I0(n23646_15),
    .I1(n23646_16),
    .I2(n23646_17),
    .I3(n23646_18) 
);
defparam n23646_s10.INIT=16'h7FFF;
  LUT4 n23648_s10 (
    .F(n23648_14),
    .I0(n23648_15),
    .I1(n23648_16),
    .I2(n23648_17),
    .I3(n23648_18) 
);
defparam n23648_s10.INIT=16'h7FFF;
  LUT4 n23649_s11 (
    .F(n23649_15),
    .I0(n22861_5),
    .I1(main_vtg_hres_storage[0]),
    .I2(n23649_16),
    .I3(n23649_17) 
);
defparam n23649_s11.INIT=16'h8FFF;
  LUT4 builder_basesoc_axilitesram0_next_state_2_s11 (
    .F(builder_basesoc_axilitesram0_next_state_2_15),
    .I0(builder_basesoc_axilitesram0_state[2]),
    .I1(builder_basesoc_axilitesram0_next_state_2_16),
    .I2(builder_basesoc_axilitesram0_next_state_2_17),
    .I3(builder_basesoc_axilitesram0_next_state_2_18) 
);
defparam builder_basesoc_axilitesram0_next_state_2_s11.INIT=16'hCA04;
  LUT4 builder_basesoc_axilitesram1_next_state_2_s11 (
    .F(builder_basesoc_axilitesram1_next_state_2_15),
    .I0(builder_basesoc_axilitesram1_next_state_2_16),
    .I1(builder_basesoc_axilitesram1_state[2]),
    .I2(main_basesoc_socbushandler_cmd_done_axi2axilite1_next_value0_14),
    .I3(main_basesoc_ram_we_0_5) 
);
defparam builder_basesoc_axilitesram1_next_state_2_s11.INIT=16'hFF04;
  LUT4 builder_basesoc_axilite2csr_next_state_2_s11 (
    .F(builder_basesoc_axilite2csr_next_state_2_15),
    .I0(builder_basesoc_axilite2csr_next_state_2_16),
    .I1(builder_basesoc_axilite2csr_next_state_2_17),
    .I2(builder_basesoc_axilite2csr_next_state_2_18),
    .I3(builder_basesoc_axilite2csr_state[2]) 
);
defparam builder_basesoc_axilite2csr_next_state_2_s11.INIT=16'h8BA8;
  LUT4 n23126_s9 (
    .F(n23126_13),
    .I0(n23128_9),
    .I1(cs_storage[1]),
    .I2(n23126_14),
    .I3(n23126_15) 
);
defparam n23126_s9.INIT=16'h8FFF;
  LUT4 main_basesoc_basesoc_adr_13_s6 (
    .F(main_basesoc_basesoc_adr[13]),
    .I0(main_basesoc_basesoc_adr_13_15),
    .I1(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[15]),
    .I2(main_basesoc_basesoc_port_adr_reg[13]),
    .I3(main_basesoc_basesoc_adr_13_13) 
);
defparam main_basesoc_basesoc_adr_13_s6.INIT=16'hF888;
  LUT4 main_basesoc_basesoc_adr_12_s6 (
    .F(main_basesoc_basesoc_adr[12]),
    .I0(main_basesoc_basesoc_adr_13_15),
    .I1(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[14]),
    .I2(main_basesoc_basesoc_port_adr_reg[12]),
    .I3(main_basesoc_basesoc_adr_13_13) 
);
defparam main_basesoc_basesoc_adr_12_s6.INIT=16'hF888;
  LUT4 main_basesoc_basesoc_adr_11_s6 (
    .F(main_basesoc_basesoc_adr[11]),
    .I0(main_basesoc_basesoc_adr_13_15),
    .I1(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[13]),
    .I2(main_basesoc_basesoc_port_adr_reg[11]),
    .I3(main_basesoc_basesoc_adr_13_13) 
);
defparam main_basesoc_basesoc_adr_11_s6.INIT=16'hF888;
  LUT4 main_basesoc_basesoc_adr_10_s6 (
    .F(main_basesoc_basesoc_adr[10]),
    .I0(main_basesoc_basesoc_adr_13_15),
    .I1(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[12]),
    .I2(main_basesoc_basesoc_port_adr_reg[10]),
    .I3(main_basesoc_basesoc_adr_13_13) 
);
defparam main_basesoc_basesoc_adr_10_s6.INIT=16'hF888;
  LUT4 main_basesoc_basesoc_adr_9_s6 (
    .F(main_basesoc_basesoc_adr[9]),
    .I0(main_basesoc_basesoc_adr_13_15),
    .I1(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[11]),
    .I2(main_basesoc_basesoc_port_adr_reg[9]),
    .I3(main_basesoc_basesoc_adr_13_13) 
);
defparam main_basesoc_basesoc_adr_9_s6.INIT=16'hF888;
  LUT4 main_basesoc_basesoc_adr_8_s6 (
    .F(main_basesoc_basesoc_adr[8]),
    .I0(main_basesoc_basesoc_adr_13_15),
    .I1(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[10]),
    .I2(main_basesoc_basesoc_port_adr_reg[8]),
    .I3(main_basesoc_basesoc_adr_13_13) 
);
defparam main_basesoc_basesoc_adr_8_s6.INIT=16'hF888;
  LUT4 main_basesoc_basesoc_adr_7_s6 (
    .F(main_basesoc_basesoc_adr[7]),
    .I0(main_basesoc_basesoc_adr_13_15),
    .I1(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[9]),
    .I2(main_basesoc_basesoc_port_adr_reg[7]),
    .I3(main_basesoc_basesoc_adr_13_13) 
);
defparam main_basesoc_basesoc_adr_7_s6.INIT=16'hF888;
  LUT4 main_basesoc_basesoc_adr_6_s6 (
    .F(main_basesoc_basesoc_adr[6]),
    .I0(main_basesoc_basesoc_adr_13_15),
    .I1(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[8]),
    .I2(main_basesoc_basesoc_port_adr_reg[6]),
    .I3(main_basesoc_basesoc_adr_13_13) 
);
defparam main_basesoc_basesoc_adr_6_s6.INIT=16'hF888;
  LUT4 main_basesoc_basesoc_adr_5_s6 (
    .F(main_basesoc_basesoc_adr[5]),
    .I0(main_basesoc_basesoc_adr_13_15),
    .I1(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[7]),
    .I2(main_basesoc_basesoc_port_adr_reg[5]),
    .I3(main_basesoc_basesoc_adr_13_13) 
);
defparam main_basesoc_basesoc_adr_5_s6.INIT=16'hF888;
  LUT4 main_basesoc_basesoc_adr_4_s6 (
    .F(main_basesoc_basesoc_adr[4]),
    .I0(main_basesoc_basesoc_adr_13_15),
    .I1(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[6]),
    .I2(main_basesoc_basesoc_port_adr_reg[4]),
    .I3(main_basesoc_basesoc_adr_13_13) 
);
defparam main_basesoc_basesoc_adr_4_s6.INIT=16'hF888;
  LUT4 main_basesoc_basesoc_adr_3_s6 (
    .F(main_basesoc_basesoc_adr[3]),
    .I0(main_basesoc_basesoc_adr_13_15),
    .I1(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[5]),
    .I2(main_basesoc_basesoc_port_adr_reg[3]),
    .I3(main_basesoc_basesoc_adr_13_13) 
);
defparam main_basesoc_basesoc_adr_3_s6.INIT=16'hF888;
  LUT4 main_basesoc_basesoc_adr_2_s6 (
    .F(main_basesoc_basesoc_adr[2]),
    .I0(main_basesoc_basesoc_adr_13_15),
    .I1(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[4]),
    .I2(main_basesoc_basesoc_port_adr_reg[2]),
    .I3(main_basesoc_basesoc_adr_13_13) 
);
defparam main_basesoc_basesoc_adr_2_s6.INIT=16'hF888;
  LUT4 main_basesoc_basesoc_adr_1_s6 (
    .F(main_basesoc_basesoc_adr[1]),
    .I0(main_basesoc_basesoc_adr_13_15),
    .I1(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[3]),
    .I2(main_basesoc_basesoc_port_adr_reg[1]),
    .I3(main_basesoc_basesoc_adr_13_13) 
);
defparam main_basesoc_basesoc_adr_1_s6.INIT=16'hF888;
  LUT4 main_basesoc_basesoc_adr_0_s6 (
    .F(main_basesoc_basesoc_adr[0]),
    .I0(main_basesoc_basesoc_adr_13_15),
    .I1(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[2]),
    .I2(main_basesoc_basesoc_port_adr_reg[0]),
    .I3(main_basesoc_basesoc_adr_13_13) 
);
defparam main_basesoc_basesoc_adr_0_s6.INIT=16'hF888;
  LUT4 main_basesoc_ram_adr_10_s17 (
    .F(main_basesoc_ram_adr[10]),
    .I0(main_basesoc_socbushandler_ax_beat_payload_addr[12]),
    .I1(builder_basesoc_axilitesram1_next_state_2_16),
    .I2(main_basesoc_ram_port_adr_reg[10]),
    .I3(main_basesoc_ram_adr_10_23) 
);
defparam main_basesoc_ram_adr_10_s17.INIT=16'hF888;
  LUT4 main_basesoc_ram_adr_9_s17 (
    .F(main_basesoc_ram_adr[9]),
    .I0(main_basesoc_socbushandler_ax_beat_payload_addr[11]),
    .I1(builder_basesoc_axilitesram1_next_state_2_16),
    .I2(main_basesoc_ram_port_adr_reg[9]),
    .I3(main_basesoc_ram_adr_10_23) 
);
defparam main_basesoc_ram_adr_9_s17.INIT=16'hF888;
  LUT4 main_basesoc_ram_adr_8_s17 (
    .F(main_basesoc_ram_adr[8]),
    .I0(main_basesoc_socbushandler_ax_beat_payload_addr[10]),
    .I1(builder_basesoc_axilitesram1_next_state_2_16),
    .I2(main_basesoc_ram_port_adr_reg[8]),
    .I3(main_basesoc_ram_adr_10_23) 
);
defparam main_basesoc_ram_adr_8_s17.INIT=16'hF888;
  LUT4 main_basesoc_ram_adr_7_s17 (
    .F(main_basesoc_ram_adr[7]),
    .I0(main_basesoc_socbushandler_ax_beat_payload_addr[9]),
    .I1(builder_basesoc_axilitesram1_next_state_2_16),
    .I2(main_basesoc_ram_port_adr_reg[7]),
    .I3(main_basesoc_ram_adr_10_23) 
);
defparam main_basesoc_ram_adr_7_s17.INIT=16'hF888;
  LUT4 main_basesoc_ram_adr_6_s17 (
    .F(main_basesoc_ram_adr[6]),
    .I0(main_basesoc_socbushandler_ax_beat_payload_addr[8]),
    .I1(builder_basesoc_axilitesram1_next_state_2_16),
    .I2(main_basesoc_ram_port_adr_reg[6]),
    .I3(main_basesoc_ram_adr_10_23) 
);
defparam main_basesoc_ram_adr_6_s17.INIT=16'hF888;
  LUT4 main_basesoc_ram_adr_5_s17 (
    .F(main_basesoc_ram_adr[5]),
    .I0(main_basesoc_socbushandler_ax_beat_payload_addr[7]),
    .I1(builder_basesoc_axilitesram1_next_state_2_16),
    .I2(main_basesoc_ram_port_adr_reg[5]),
    .I3(main_basesoc_ram_adr_10_23) 
);
defparam main_basesoc_ram_adr_5_s17.INIT=16'hF888;
  LUT4 main_basesoc_ram_adr_4_s17 (
    .F(main_basesoc_ram_adr[4]),
    .I0(main_basesoc_socbushandler_ax_beat_payload_addr[6]),
    .I1(builder_basesoc_axilitesram1_next_state_2_16),
    .I2(main_basesoc_ram_port_adr_reg[4]),
    .I3(main_basesoc_ram_adr_10_23) 
);
defparam main_basesoc_ram_adr_4_s17.INIT=16'hF888;
  LUT4 main_basesoc_ram_adr_3_s17 (
    .F(main_basesoc_ram_adr[3]),
    .I0(main_basesoc_socbushandler_ax_beat_payload_addr[5]),
    .I1(builder_basesoc_axilitesram1_next_state_2_16),
    .I2(main_basesoc_ram_port_adr_reg[3]),
    .I3(main_basesoc_ram_adr_10_23) 
);
defparam main_basesoc_ram_adr_3_s17.INIT=16'hF888;
  LUT4 main_basesoc_ram_adr_2_s17 (
    .F(main_basesoc_ram_adr[2]),
    .I0(main_basesoc_socbushandler_ax_beat_payload_addr[4]),
    .I1(builder_basesoc_axilitesram1_next_state_2_16),
    .I2(main_basesoc_ram_port_adr_reg[2]),
    .I3(main_basesoc_ram_adr_10_23) 
);
defparam main_basesoc_ram_adr_2_s17.INIT=16'hF888;
  LUT4 main_basesoc_ram_adr_1_s17 (
    .F(main_basesoc_ram_adr[1]),
    .I0(main_basesoc_socbushandler_ax_beat_payload_addr[3]),
    .I1(builder_basesoc_axilitesram1_next_state_2_16),
    .I2(main_basesoc_ram_port_adr_reg[1]),
    .I3(main_basesoc_ram_adr_10_23) 
);
defparam main_basesoc_ram_adr_1_s17.INIT=16'hF888;
  LUT4 main_basesoc_ram_adr_0_s17 (
    .F(main_basesoc_ram_adr[0]),
    .I0(main_basesoc_socbushandler_ax_beat_payload_addr[2]),
    .I1(builder_basesoc_axilitesram1_next_state_2_16),
    .I2(main_basesoc_ram_port_adr_reg[0]),
    .I3(main_basesoc_ram_adr_10_23) 
);
defparam main_basesoc_ram_adr_0_s17.INIT=16'hF888;
  LUT4 builder_basesoc_adr_5_s5 (
    .F(builder_basesoc_adr[5]),
    .I0(builder_basesoc_axilite2csr_next_state_2_17),
    .I1(builder_basesoc_socbushandler_ax_beat_payload_addr[7]),
    .I2(builder_basesoc_port_adr_reg[5]),
    .I3(builder_basesoc_adr_5_11) 
);
defparam builder_basesoc_adr_5_s5.INIT=16'hF888;
  LUT4 builder_basesoc_adr_4_s5 (
    .F(builder_basesoc_adr[4]),
    .I0(builder_basesoc_axilite2csr_next_state_2_17),
    .I1(builder_basesoc_socbushandler_ax_beat_payload_addr[6]),
    .I2(builder_basesoc_port_adr_reg[4]),
    .I3(builder_basesoc_adr_5_11) 
);
defparam builder_basesoc_adr_4_s5.INIT=16'hF888;
  LUT4 builder_basesoc_adr_3_s5 (
    .F(builder_basesoc_adr[3]),
    .I0(builder_basesoc_axilite2csr_next_state_2_17),
    .I1(builder_basesoc_socbushandler_ax_beat_payload_addr[5]),
    .I2(builder_basesoc_port_adr_reg[3]),
    .I3(builder_basesoc_adr_5_11) 
);
defparam builder_basesoc_adr_3_s5.INIT=16'hF888;
  LUT4 builder_basesoc_adr_2_s5 (
    .F(builder_basesoc_adr[2]),
    .I0(builder_basesoc_axilite2csr_next_state_2_17),
    .I1(builder_basesoc_socbushandler_ax_beat_payload_addr[4]),
    .I2(builder_basesoc_port_adr_reg[2]),
    .I3(builder_basesoc_adr_5_11) 
);
defparam builder_basesoc_adr_2_s5.INIT=16'hF888;
  LUT4 builder_basesoc_adr_1_s5 (
    .F(builder_basesoc_adr[1]),
    .I0(builder_basesoc_axilite2csr_next_state_2_17),
    .I1(builder_basesoc_socbushandler_ax_beat_payload_addr[3]),
    .I2(builder_basesoc_port_adr_reg[1]),
    .I3(builder_basesoc_adr_5_11) 
);
defparam builder_basesoc_adr_1_s5.INIT=16'hF888;
  LUT4 builder_basesoc_adr_0_s5 (
    .F(builder_basesoc_adr[0]),
    .I0(builder_basesoc_axilite2csr_next_state_2_17),
    .I1(builder_basesoc_socbushandler_ax_beat_payload_addr[2]),
    .I2(builder_basesoc_port_adr_reg[0]),
    .I3(builder_basesoc_adr_5_11) 
);
defparam builder_basesoc_adr_0_s5.INIT=16'hF888;
  LUT4 n22728_s5 (
    .F(n22728_10),
    .I0(main_basesoc_scratch_storage[31]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[31]),
    .I3(n22787_10) 
);
defparam n22728_s5.INIT=16'hF888;
  LUT4 n22730_s5 (
    .F(n22730_10),
    .I0(main_basesoc_scratch_storage[30]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[30]),
    .I3(n22787_10) 
);
defparam n22730_s5.INIT=16'hF888;
  LUT4 n22732_s5 (
    .F(n22732_10),
    .I0(main_basesoc_scratch_storage[29]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[29]),
    .I3(n22787_10) 
);
defparam n22732_s5.INIT=16'hF888;
  LUT4 n22734_s5 (
    .F(n22734_10),
    .I0(main_basesoc_scratch_storage[28]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[28]),
    .I3(n22787_10) 
);
defparam n22734_s5.INIT=16'hF888;
  LUT4 n22736_s5 (
    .F(n22736_10),
    .I0(main_basesoc_scratch_storage[27]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[27]),
    .I3(n22787_10) 
);
defparam n22736_s5.INIT=16'hF888;
  LUT4 n22738_s5 (
    .F(n22738_10),
    .I0(main_basesoc_scratch_storage[26]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[26]),
    .I3(n22787_10) 
);
defparam n22738_s5.INIT=16'hF888;
  LUT4 n22740_s5 (
    .F(n22740_10),
    .I0(main_basesoc_scratch_storage[25]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[25]),
    .I3(n22787_10) 
);
defparam n22740_s5.INIT=16'hF888;
  LUT4 n22742_s5 (
    .F(n22742_10),
    .I0(main_basesoc_scratch_storage[24]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[24]),
    .I3(n22787_10) 
);
defparam n22742_s5.INIT=16'hF888;
  LUT4 n22744_s5 (
    .F(n22744_10),
    .I0(main_basesoc_scratch_storage[23]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[23]),
    .I3(n22787_10) 
);
defparam n22744_s5.INIT=16'hF888;
  LUT4 n22746_s5 (
    .F(n22746_10),
    .I0(main_basesoc_scratch_storage[22]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[22]),
    .I3(n22787_10) 
);
defparam n22746_s5.INIT=16'hF888;
  LUT4 n22748_s5 (
    .F(n22748_10),
    .I0(main_basesoc_scratch_storage[21]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[21]),
    .I3(n22787_10) 
);
defparam n22748_s5.INIT=16'hF888;
  LUT4 n22750_s5 (
    .F(n22750_10),
    .I0(main_basesoc_scratch_storage[20]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[20]),
    .I3(n22787_10) 
);
defparam n22750_s5.INIT=16'hF888;
  LUT4 n22752_s5 (
    .F(n22752_10),
    .I0(main_basesoc_scratch_storage[19]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[19]),
    .I3(n22787_10) 
);
defparam n22752_s5.INIT=16'hF888;
  LUT4 n22754_s5 (
    .F(n22754_10),
    .I0(main_basesoc_scratch_storage[18]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[18]),
    .I3(n22787_10) 
);
defparam n22754_s5.INIT=16'hF888;
  LUT4 n22756_s5 (
    .F(n22756_10),
    .I0(main_basesoc_scratch_storage[17]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[17]),
    .I3(n22787_10) 
);
defparam n22756_s5.INIT=16'hF888;
  LUT4 n22758_s5 (
    .F(n22758_10),
    .I0(main_basesoc_scratch_storage[16]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[16]),
    .I3(n22787_10) 
);
defparam n22758_s5.INIT=16'hF888;
  LUT4 n22760_s5 (
    .F(n22760_10),
    .I0(main_basesoc_scratch_storage[15]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[15]),
    .I3(n22787_10) 
);
defparam n22760_s5.INIT=16'hF888;
  LUT4 n22762_s5 (
    .F(n22762_10),
    .I0(main_basesoc_scratch_storage[14]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[14]),
    .I3(n22787_10) 
);
defparam n22762_s5.INIT=16'hF888;
  LUT4 n22764_s5 (
    .F(n22764_10),
    .I0(main_basesoc_scratch_storage[13]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[13]),
    .I3(n22787_10) 
);
defparam n22764_s5.INIT=16'hF888;
  LUT4 n22766_s5 (
    .F(n22766_10),
    .I0(main_basesoc_scratch_storage[12]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[12]),
    .I3(n22787_10) 
);
defparam n22766_s5.INIT=16'hF888;
  LUT4 n22768_s5 (
    .F(n22768_10),
    .I0(main_basesoc_scratch_storage[11]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[11]),
    .I3(n22787_10) 
);
defparam n22768_s5.INIT=16'hF888;
  LUT4 n22770_s5 (
    .F(n22770_10),
    .I0(main_basesoc_scratch_storage[10]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[10]),
    .I3(n22787_10) 
);
defparam n22770_s5.INIT=16'hF888;
  LUT4 n22772_s5 (
    .F(n22772_10),
    .I0(main_basesoc_scratch_storage[9]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[9]),
    .I3(n22787_10) 
);
defparam n22772_s5.INIT=16'hF888;
  LUT4 n22774_s5 (
    .F(n22774_10),
    .I0(main_basesoc_scratch_storage[8]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[8]),
    .I3(n22787_10) 
);
defparam n22774_s5.INIT=16'hF888;
  LUT4 n22776_s5 (
    .F(n22776_10),
    .I0(main_basesoc_scratch_storage[7]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[7]),
    .I3(n22787_10) 
);
defparam n22776_s5.INIT=16'hF888;
  LUT4 n22778_s5 (
    .F(n22778_10),
    .I0(main_basesoc_scratch_storage[6]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[6]),
    .I3(n22787_10) 
);
defparam n22778_s5.INIT=16'hF888;
  LUT4 n22780_s5 (
    .F(n22780_10),
    .I0(main_basesoc_scratch_storage[5]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[5]),
    .I3(n22787_10) 
);
defparam n22780_s5.INIT=16'hF888;
  LUT4 n22782_s5 (
    .F(n22782_10),
    .I0(main_basesoc_scratch_storage[4]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[4]),
    .I3(n22787_10) 
);
defparam n22782_s5.INIT=16'hF888;
  LUT4 n22784_s5 (
    .F(n22784_10),
    .I0(main_basesoc_scratch_storage[3]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[3]),
    .I3(n22787_10) 
);
defparam n22784_s5.INIT=16'hF888;
  LUT4 n22786_s5 (
    .F(n22786_10),
    .I0(main_basesoc_scratch_storage[2]),
    .I1(n22861_5),
    .I2(main_basesoc_bus_errors[2]),
    .I3(n22787_10) 
);
defparam n22786_s5.INIT=16'hF888;
  LUT4 n22860_s5 (
    .F(n22860_10),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(builder_multiregimpl13_regs1),
    .I2(joypad_out_clk_d),
    .I3(n22861_5) 
);
defparam n22860_s5.INIT=16'hF888;
  LUT4 n22870_s5 (
    .F(n22870_10),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(builder_multiregimpl14_regs1),
    .I2(joypad2_out_clk_d),
    .I3(n22861_5) 
);
defparam n22870_s5.INIT=16'hF888;
  LUT4 n22886_s5 (
    .F(n22886_10),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(main__w_storage[0]),
    .I2(main_sda1),
    .I3(n22861_5) 
);
defparam n22886_s5.INIT=16'hF888;
  LUT4 n23444_s7 (
    .F(n23444_12),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(main_vfb_litedramdmareader_base_storage[31]),
    .I2(main_vfb_litedramdmareader_length_storage[31]),
    .I3(n22861_5) 
);
defparam n23444_s7.INIT=16'hF888;
  LUT4 n23446_s7 (
    .F(n23446_12),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(main_vfb_litedramdmareader_base_storage[30]),
    .I2(main_vfb_litedramdmareader_length_storage[30]),
    .I3(n22861_5) 
);
defparam n23446_s7.INIT=16'hF888;
  LUT4 n23448_s7 (
    .F(n23448_12),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(main_vfb_litedramdmareader_base_storage[29]),
    .I2(main_vfb_litedramdmareader_length_storage[29]),
    .I3(n22861_5) 
);
defparam n23448_s7.INIT=16'hF888;
  LUT4 n23450_s7 (
    .F(n23450_12),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(main_vfb_litedramdmareader_base_storage[28]),
    .I2(main_vfb_litedramdmareader_length_storage[28]),
    .I3(n22861_5) 
);
defparam n23450_s7.INIT=16'hF888;
  LUT4 n23452_s7 (
    .F(n23452_12),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(main_vfb_litedramdmareader_base_storage[27]),
    .I2(main_vfb_litedramdmareader_length_storage[27]),
    .I3(n22861_5) 
);
defparam n23452_s7.INIT=16'hF888;
  LUT4 n23454_s7 (
    .F(n23454_12),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(main_vfb_litedramdmareader_base_storage[26]),
    .I2(main_vfb_litedramdmareader_length_storage[26]),
    .I3(n22861_5) 
);
defparam n23454_s7.INIT=16'hF888;
  LUT4 n23456_s7 (
    .F(n23456_12),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(main_vfb_litedramdmareader_base_storage[25]),
    .I2(main_vfb_litedramdmareader_length_storage[25]),
    .I3(n22861_5) 
);
defparam n23456_s7.INIT=16'hF888;
  LUT4 n23458_s7 (
    .F(n23458_12),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(main_vfb_litedramdmareader_base_storage[24]),
    .I2(main_vfb_litedramdmareader_length_storage[24]),
    .I3(n22861_5) 
);
defparam n23458_s7.INIT=16'hF888;
  LUT4 n23460_s7 (
    .F(n23460_12),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(main_vfb_litedramdmareader_base_storage[23]),
    .I2(main_vfb_litedramdmareader_length_storage[23]),
    .I3(n22861_5) 
);
defparam n23460_s7.INIT=16'hF888;
  LUT2 n14486_s3 (
    .F(n14486_7),
    .I0(main_vfb_cdc_cdc_graycounter0_q_binary[1]),
    .I1(main_vfb_cdc_cdc_graycounter0_q_binary[0]) 
);
defparam n14486_s3.INIT=4'h6;
  LUT3 n14485_s2 (
    .F(n14485_5),
    .I0(main_vfb_cdc_cdc_graycounter0_q_binary[1]),
    .I1(main_vfb_cdc_cdc_graycounter0_q_binary[0]),
    .I2(main_vfb_cdc_cdc_graycounter0_q_binary[2]) 
);
defparam n14485_s2.INIT=8'h78;
  LUT2 n14496_s3 (
    .F(n14496_7),
    .I0(main_vfb_cdc_cdc_graycounter1_q_binary[1]),
    .I1(main_vfb_cdc_cdc_graycounter1_q_binary[0]) 
);
defparam n14496_s3.INIT=4'h6;
  LUT3 n14495_s2 (
    .F(n14495_5),
    .I0(main_vfb_cdc_cdc_graycounter1_q_binary[1]),
    .I1(main_vfb_cdc_cdc_graycounter1_q_binary[0]),
    .I2(main_vfb_cdc_cdc_graycounter1_q_binary[2]) 
);
defparam n14495_s2.INIT=8'h78;
  LUT2 n22295_s3 (
    .F(n22295_7),
    .I0(main_vfb_dma_res_fifo_consume[0]),
    .I1(main_vfb_dma_res_fifo_consume[1]) 
);
defparam n22295_s3.INIT=4'h6;
  LUT3 n22294_s3 (
    .F(n22294_7),
    .I0(main_vfb_dma_res_fifo_consume[0]),
    .I1(main_vfb_dma_res_fifo_consume[1]),
    .I2(main_vfb_dma_res_fifo_consume[2]) 
);
defparam n22294_s3.INIT=8'h78;
  LUT4 n22293_s3 (
    .F(n22293_7),
    .I0(main_vfb_dma_res_fifo_consume[0]),
    .I1(main_vfb_dma_res_fifo_consume[1]),
    .I2(main_vfb_dma_res_fifo_consume[2]),
    .I3(main_vfb_dma_res_fifo_consume[3]) 
);
defparam n22293_s3.INIT=16'h7F80;
  LUT2 n22292_s3 (
    .F(n22292_7),
    .I0(main_vfb_dma_res_fifo_consume[4]),
    .I1(n22292_8) 
);
defparam n22292_s3.INIT=4'h6;
  LUT3 n22291_s3 (
    .F(n22291_7),
    .I0(main_vfb_dma_res_fifo_consume[4]),
    .I1(n22292_8),
    .I2(main_vfb_dma_res_fifo_consume[5]) 
);
defparam n22291_s3.INIT=8'h78;
  LUT4 n22290_s3 (
    .F(n22290_7),
    .I0(main_vfb_dma_res_fifo_consume[4]),
    .I1(main_vfb_dma_res_fifo_consume[5]),
    .I2(n22292_8),
    .I3(main_vfb_dma_res_fifo_consume[6]) 
);
defparam n22290_s3.INIT=16'h7F80;
  LUT2 n22289_s3 (
    .F(n22289_7),
    .I0(main_vfb_dma_res_fifo_consume[7]),
    .I1(n22289_8) 
);
defparam n22289_s3.INIT=4'h6;
  LUT3 n22288_s3 (
    .F(n22288_7),
    .I0(main_vfb_dma_res_fifo_consume[7]),
    .I1(n22289_8),
    .I2(main_vfb_dma_res_fifo_consume[8]) 
);
defparam n22288_s3.INIT=8'h78;
  LUT3 n22286_s3 (
    .F(n22286_7),
    .I0(main_vfb_dma_res_fifo_consume[9]),
    .I1(n22287_8),
    .I2(main_vfb_dma_res_fifo_consume[10]) 
);
defparam n22286_s3.INIT=8'h78;
  LUT4 n22285_s3 (
    .F(n22285_7),
    .I0(main_vfb_dma_res_fifo_consume[9]),
    .I1(main_vfb_dma_res_fifo_consume[10]),
    .I2(n22287_8),
    .I3(main_vfb_dma_res_fifo_consume[11]) 
);
defparam n22285_s3.INIT=16'h7F80;
  LUT2 n22284_s3 (
    .F(n22284_7),
    .I0(main_vfb_dma_res_fifo_consume[12]),
    .I1(n22284_8) 
);
defparam n22284_s3.INIT=4'h6;
  LUT3 n22283_s2 (
    .F(n22283_5),
    .I0(main_vfb_dma_res_fifo_consume[12]),
    .I1(n22284_8),
    .I2(main_vfb_dma_res_fifo_consume[13]) 
);
defparam n22283_s2.INIT=8'h78;
  LUT2 n20671_s3 (
    .F(n20671_8),
    .I0(main_basesoc_tx_phase[2]),
    .I1(main_basesoc_tx_phase[3]) 
);
defparam n20671_s3.INIT=4'h6;
  LUT2 n20668_s3 (
    .F(n20668_8),
    .I0(main_basesoc_tx_phase[6]),
    .I1(main_basesoc_tx_phase_7_12) 
);
defparam n20668_s3.INIT=4'h9;
  LUT4 n20666_s3 (
    .F(n20666_8),
    .I0(main_basesoc_tx_phase[6]),
    .I1(main_basesoc_tx_phase_7_12),
    .I2(main_basesoc_tx_phase[7]),
    .I3(main_basesoc_tx_phase[8]) 
);
defparam n20666_s3.INIT=16'h0DF2;
  LUT3 n20658_s3 (
    .F(n20658_8),
    .I0(main_basesoc_tx_phase[15]),
    .I1(main_basesoc_tx_phase_15_10),
    .I2(main_basesoc_tx_phase[16]) 
);
defparam n20658_s3.INIT=8'h4B;
  LUT3 n20655_s3 (
    .F(n20655_8),
    .I0(main_basesoc_tx_phase[18]),
    .I1(main_basesoc_tx_phase_18_10),
    .I2(main_basesoc_tx_phase[19]) 
);
defparam n20655_s3.INIT=8'h4B;
  LUT2 n20653_s3 (
    .F(n20653_8),
    .I0(main_basesoc_tx_phase[21]),
    .I1(n20653_9) 
);
defparam n20653_s3.INIT=4'h9;
  LUT3 n20652_s3 (
    .F(n20652_8),
    .I0(n20653_9),
    .I1(main_basesoc_tx_phase[21]),
    .I2(main_basesoc_tx_phase[22]) 
);
defparam n20652_s3.INIT=8'hB4;
  LUT2 n20650_s3 (
    .F(n20650_8),
    .I0(main_basesoc_tx_phase[24]),
    .I1(n20650_9) 
);
defparam n20650_s3.INIT=4'h9;
  LUT3 n20649_s3 (
    .F(n20649_8),
    .I0(n20650_9),
    .I1(main_basesoc_tx_phase[24]),
    .I2(main_basesoc_tx_phase[25]) 
);
defparam n20649_s3.INIT=8'hB4;
  LUT3 n20647_s3 (
    .F(n20647_8),
    .I0(main_basesoc_tx_phase[26]),
    .I1(n20648_9),
    .I2(main_basesoc_tx_phase[27]) 
);
defparam n20647_s3.INIT=8'h78;
  LUT4 n20646_s3 (
    .F(n20646_8),
    .I0(main_basesoc_tx_phase[26]),
    .I1(main_basesoc_tx_phase[27]),
    .I2(n20648_9),
    .I3(main_basesoc_tx_phase[28]) 
);
defparam n20646_s3.INIT=16'h7F80;
  LUT2 n20645_s3 (
    .F(n20645_8),
    .I0(main_basesoc_tx_phase[29]),
    .I1(n20645_9) 
);
defparam n20645_s3.INIT=4'h6;
  LUT3 n20644_s3 (
    .F(n20644_8),
    .I0(main_basesoc_tx_phase[29]),
    .I1(n20645_9),
    .I2(main_basesoc_tx_phase[30]) 
);
defparam n20644_s3.INIT=8'h78;
  LUT4 n20643_s3 (
    .F(n20643_8),
    .I0(main_basesoc_tx_phase[29]),
    .I1(main_basesoc_tx_phase[30]),
    .I2(n20645_9),
    .I3(main_basesoc_tx_phase[31]) 
);
defparam n20643_s3.INIT=16'h7F80;
  LUT2 n20748_s3 (
    .F(n20748_8),
    .I0(main_basesoc_rx_phase[3]),
    .I1(main_basesoc_rx_phase[2]) 
);
defparam n20748_s3.INIT=4'h6;
  LUT2 n20745_s3 (
    .F(n20745_8),
    .I0(main_basesoc_rx_phase[6]),
    .I1(n20745_9) 
);
defparam n20745_s3.INIT=4'h9;
  LUT4 n20743_s3 (
    .F(n20743_8),
    .I0(main_basesoc_rx_phase[6]),
    .I1(n20745_9),
    .I2(main_basesoc_rx_phase[7]),
    .I3(main_basesoc_rx_phase[8]) 
);
defparam n20743_s3.INIT=16'h0DF2;
  LUT3 n20735_s3 (
    .F(n20735_8),
    .I0(main_basesoc_rx_phase[15]),
    .I1(n20735_9),
    .I2(main_basesoc_rx_phase[16]) 
);
defparam n20735_s3.INIT=8'h4B;
  LUT4 n20732_s3 (
    .F(n20732_8),
    .I0(main_basesoc_rx_phase[17]),
    .I1(main_basesoc_rx_phase[18]),
    .I2(n20732_9),
    .I3(main_basesoc_rx_phase[19]) 
);
defparam n20732_s3.INIT=16'h01FE;
  LUT2 n20727_s3 (
    .F(n20727_8),
    .I0(main_basesoc_rx_phase[24]),
    .I1(n20727_9) 
);
defparam n20727_s3.INIT=4'h9;
  LUT3 n20726_s3 (
    .F(n20726_8),
    .I0(n20727_9),
    .I1(main_basesoc_rx_phase[24]),
    .I2(main_basesoc_rx_phase[25]) 
);
defparam n20726_s3.INIT=8'hB4;
  LUT3 n20724_s3 (
    .F(n20724_8),
    .I0(main_basesoc_rx_phase[26]),
    .I1(n20725_9),
    .I2(main_basesoc_rx_phase[27]) 
);
defparam n20724_s3.INIT=8'h78;
  LUT4 n20723_s3 (
    .F(n20723_8),
    .I0(main_basesoc_rx_phase[26]),
    .I1(main_basesoc_rx_phase[27]),
    .I2(n20725_9),
    .I3(main_basesoc_rx_phase[28]) 
);
defparam n20723_s3.INIT=16'h7F80;
  LUT2 n20722_s3 (
    .F(n20722_8),
    .I0(main_basesoc_rx_phase[29]),
    .I1(n20722_9) 
);
defparam n20722_s3.INIT=4'h6;
  LUT3 n20721_s3 (
    .F(n20721_8),
    .I0(main_basesoc_rx_phase[29]),
    .I1(n20722_9),
    .I2(main_basesoc_rx_phase[30]) 
);
defparam n20721_s3.INIT=8'h78;
  LUT2 main_vfb_dma_res_fifo_consume_c_12_s0 (
    .F(main_vfb_dma_res_fifo_consume_c[12]),
    .I0(sys_rst),
    .I1(main_vfb_dma_res_fifo_consume_12_19) 
);
defparam main_vfb_dma_res_fifo_consume_c_12_s0.INIT=4'h1;
  LUT2 main_vfb_dma_res_fifo_consume_c_7_s0 (
    .F(main_vfb_dma_res_fifo_consume_c[7]),
    .I0(sys_rst),
    .I1(main_vfb_dma_res_fifo_consume_7_19) 
);
defparam main_vfb_dma_res_fifo_consume_c_7_s0.INIT=4'h1;
  LUT2 main_vfb_dma_res_fifo_consume_c_4_s0 (
    .F(main_vfb_dma_res_fifo_consume_c[4]),
    .I0(sys_rst),
    .I1(main_vfb_dma_res_fifo_consume_4_19) 
);
defparam main_vfb_dma_res_fifo_consume_c_4_s0.INIT=4'h1;
  LUT2 main_vfb_dma_res_fifo_consume_c_1_s0 (
    .F(main_vfb_dma_res_fifo_consume_c[1]),
    .I0(sys_rst),
    .I1(main_vfb_dma_res_fifo_consume_1_19) 
);
defparam main_vfb_dma_res_fifo_consume_c_1_s0.INIT=4'h1;
  LUT3 n22611_s1 (
    .F(n22611_5),
    .I0(builder_basesoc_spimaster_state[0]),
    .I1(builder_basesoc_spimaster_state[1]),
    .I2(clk_rise) 
);
defparam n22611_s1.INIT=8'h40;
  LUT2 n19948_s2 (
    .F(n19948_6),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19935_5) 
);
defparam n19948_s2.INIT=4'h4;
  LUT2 n19947_s2 (
    .F(n19947_6),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19934_1) 
);
defparam n19947_s2.INIT=4'h4;
  LUT2 n19946_s2 (
    .F(n19946_6),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19933_1) 
);
defparam n19946_s2.INIT=4'h4;
  LUT2 n19945_s2 (
    .F(n19945_6),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19932_1) 
);
defparam n19945_s2.INIT=4'h4;
  LUT2 n19944_s2 (
    .F(n19944_6),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19931_1) 
);
defparam n19944_s2.INIT=4'h4;
  LUT2 n19943_s2 (
    .F(n19943_6),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19930_1) 
);
defparam n19943_s2.INIT=4'h4;
  LUT2 n19942_s2 (
    .F(n19942_6),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19929_1) 
);
defparam n19942_s2.INIT=4'h4;
  LUT2 n19941_s2 (
    .F(n19941_6),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19928_1) 
);
defparam n19941_s2.INIT=4'h4;
  LUT2 n19940_s2 (
    .F(n19940_6),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19927_1) 
);
defparam n19940_s2.INIT=4'h4;
  LUT2 n19939_s2 (
    .F(n19939_6),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19926_1) 
);
defparam n19939_s2.INIT=4'h4;
  LUT2 n19938_s2 (
    .F(n19938_6),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19925_1) 
);
defparam n19938_s2.INIT=4'h4;
  LUT2 n19937_s2 (
    .F(n19937_6),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19924_1) 
);
defparam n19937_s2.INIT=4'h4;
  LUT2 n19681_s2 (
    .F(n19681_6),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_5),
    .I1(n19668_5) 
);
defparam n19681_s2.INIT=4'h4;
  LUT2 n19680_s2 (
    .F(n19680_6),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_5),
    .I1(n19667_1) 
);
defparam n19680_s2.INIT=4'h4;
  LUT2 n19679_s2 (
    .F(n19679_6),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_5),
    .I1(n19666_1) 
);
defparam n19679_s2.INIT=4'h4;
  LUT2 n19678_s2 (
    .F(n19678_6),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_5),
    .I1(n19665_1) 
);
defparam n19678_s2.INIT=4'h4;
  LUT2 n19677_s2 (
    .F(n19677_6),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_5),
    .I1(n19664_1) 
);
defparam n19677_s2.INIT=4'h4;
  LUT2 n19676_s2 (
    .F(n19676_6),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_5),
    .I1(n19663_1) 
);
defparam n19676_s2.INIT=4'h4;
  LUT2 n19675_s2 (
    .F(n19675_6),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_5),
    .I1(n19662_1) 
);
defparam n19675_s2.INIT=4'h4;
  LUT2 n19674_s2 (
    .F(n19674_6),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_5),
    .I1(n19661_1) 
);
defparam n19674_s2.INIT=4'h4;
  LUT2 n19673_s2 (
    .F(n19673_6),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_5),
    .I1(n19660_1) 
);
defparam n19673_s2.INIT=4'h4;
  LUT2 n19672_s2 (
    .F(n19672_6),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_5),
    .I1(n19659_1) 
);
defparam n19672_s2.INIT=4'h4;
  LUT2 n19671_s2 (
    .F(n19671_6),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_5),
    .I1(n19658_1) 
);
defparam n19671_s2.INIT=4'h4;
  LUT2 n19670_s2 (
    .F(n19670_6),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_5),
    .I1(n19657_1) 
);
defparam n19670_s2.INIT=4'h4;
  LUT2 n19447_s2 (
    .F(n19447_6),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19434_5) 
);
defparam n19447_s2.INIT=4'h4;
  LUT2 n19446_s2 (
    .F(n19446_6),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19433_1) 
);
defparam n19446_s2.INIT=4'h4;
  LUT2 n19445_s2 (
    .F(n19445_6),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19432_1) 
);
defparam n19445_s2.INIT=4'h4;
  LUT2 n19444_s2 (
    .F(n19444_6),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19431_1) 
);
defparam n19444_s2.INIT=4'h4;
  LUT2 n19443_s2 (
    .F(n19443_6),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19430_1) 
);
defparam n19443_s2.INIT=4'h4;
  LUT2 n19442_s2 (
    .F(n19442_6),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19429_1) 
);
defparam n19442_s2.INIT=4'h4;
  LUT2 n19441_s2 (
    .F(n19441_6),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19428_1) 
);
defparam n19441_s2.INIT=4'h4;
  LUT2 n19440_s2 (
    .F(n19440_6),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19427_1) 
);
defparam n19440_s2.INIT=4'h4;
  LUT2 n19439_s2 (
    .F(n19439_6),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19426_1) 
);
defparam n19439_s2.INIT=4'h4;
  LUT2 n19438_s2 (
    .F(n19438_6),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19425_1) 
);
defparam n19438_s2.INIT=4'h4;
  LUT2 n19437_s2 (
    .F(n19437_6),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19424_1) 
);
defparam n19437_s2.INIT=4'h4;
  LUT2 n19436_s2 (
    .F(n19436_6),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19423_1) 
);
defparam n19436_s2.INIT=4'h4;
  LUT2 n19213_s2 (
    .F(n19213_6),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19200_5) 
);
defparam n19213_s2.INIT=4'h4;
  LUT2 n19212_s2 (
    .F(n19212_6),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19199_1) 
);
defparam n19212_s2.INIT=4'h4;
  LUT2 n19211_s2 (
    .F(n19211_6),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19198_1) 
);
defparam n19211_s2.INIT=4'h4;
  LUT2 n19210_s2 (
    .F(n19210_6),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19197_1) 
);
defparam n19210_s2.INIT=4'h4;
  LUT2 n19209_s2 (
    .F(n19209_6),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19196_1) 
);
defparam n19209_s2.INIT=4'h4;
  LUT2 n19208_s2 (
    .F(n19208_6),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19195_1) 
);
defparam n19208_s2.INIT=4'h4;
  LUT2 n19207_s2 (
    .F(n19207_6),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19194_1) 
);
defparam n19207_s2.INIT=4'h4;
  LUT2 n19206_s2 (
    .F(n19206_6),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19193_1) 
);
defparam n19206_s2.INIT=4'h4;
  LUT2 n19205_s2 (
    .F(n19205_6),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19192_1) 
);
defparam n19205_s2.INIT=4'h4;
  LUT2 n19204_s2 (
    .F(n19204_6),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19191_1) 
);
defparam n19204_s2.INIT=4'h4;
  LUT2 n19203_s2 (
    .F(n19203_6),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19190_1) 
);
defparam n19203_s2.INIT=4'h4;
  LUT2 n19202_s2 (
    .F(n19202_6),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(n19189_1) 
);
defparam n19202_s2.INIT=4'h4;
  LUT4 builder_sync_rhs_self1_0_s5 (
    .F(builder_sync_rhs_self1_0_10),
    .I0(builder_sync_rhs_self1_0_11),
    .I1(builder_sync_rhs_self1_0_12),
    .I2(main_sdram_choose_cmd_ce_12),
    .I3(main_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_self1_0_s5.INIT=16'h0503;
  LUT2 builder_sync_rhs_self1_1_s5 (
    .F(builder_sync_rhs_self1_1_10),
    .I0(main_sdram_choose_cmd_ce_12),
    .I1(builder_sync_rhs_self1_1_11) 
);
defparam builder_sync_rhs_self1_1_s5.INIT=4'h4;
  LUT2 builder_sync_rhs_self1_2_s5 (
    .F(builder_sync_rhs_self1_2_10),
    .I0(main_sdram_choose_cmd_ce_12),
    .I1(builder_sync_rhs_self1_2_11) 
);
defparam builder_sync_rhs_self1_2_s5.INIT=4'h4;
  LUT2 builder_sync_rhs_self1_3_s5 (
    .F(builder_sync_rhs_self1_3_10),
    .I0(main_sdram_choose_cmd_ce_12),
    .I1(builder_sync_rhs_self1_3_11) 
);
defparam builder_sync_rhs_self1_3_s5.INIT=4'h4;
  LUT2 builder_sync_rhs_self1_4_s5 (
    .F(builder_sync_rhs_self1_4_10),
    .I0(main_sdram_choose_cmd_ce_12),
    .I1(builder_sync_rhs_self1_4_11) 
);
defparam builder_sync_rhs_self1_4_s5.INIT=4'h1;
  LUT2 builder_sync_rhs_self1_5_s5 (
    .F(builder_sync_rhs_self1_5_10),
    .I0(main_sdram_choose_cmd_ce_12),
    .I1(builder_sync_rhs_self1_5_11) 
);
defparam builder_sync_rhs_self1_5_s5.INIT=4'h4;
  LUT2 builder_sync_rhs_self1_6_s5 (
    .F(builder_sync_rhs_self1_6_10),
    .I0(main_sdram_choose_cmd_ce_12),
    .I1(builder_sync_rhs_self1_6_11) 
);
defparam builder_sync_rhs_self1_6_s5.INIT=4'h1;
  LUT2 builder_sync_rhs_self1_7_s5 (
    .F(builder_sync_rhs_self1_7_10),
    .I0(main_sdram_choose_cmd_ce_12),
    .I1(builder_sync_rhs_self1_7_11) 
);
defparam builder_sync_rhs_self1_7_s5.INIT=4'h4;
  LUT2 builder_sync_rhs_self1_8_s5 (
    .F(builder_sync_rhs_self1_8_10),
    .I0(main_sdram_choose_cmd_ce_12),
    .I1(builder_sync_rhs_self1_8_11) 
);
defparam builder_sync_rhs_self1_8_s5.INIT=4'h4;
  LUT4 builder_sync_rhs_self1_9_s5 (
    .F(builder_sync_rhs_self1_9_10),
    .I0(builder_sync_rhs_self1_9_11),
    .I1(builder_sync_rhs_self1_9_12),
    .I2(main_sdram_choose_cmd_ce_12),
    .I3(main_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_self1_9_s5.INIT=16'h0503;
  LUT4 builder_sync_rhs_self1_11_s5 (
    .F(builder_sync_rhs_self1_11_10),
    .I0(builder_sync_rhs_self1_11_11),
    .I1(builder_sync_rhs_self1_11_12),
    .I2(main_sdram_choose_cmd_ce_12),
    .I3(main_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_self1_11_s5.INIT=16'h0503;
  LUT4 builder_sync_rhs_self1_12_s5 (
    .F(builder_sync_rhs_self1_12_10),
    .I0(builder_sync_rhs_self1_12_11),
    .I1(builder_sync_rhs_self1_12_12),
    .I2(main_sdram_choose_cmd_ce_12),
    .I3(main_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_self1_12_s5.INIT=16'h0503;
  LUT2 builder_sync_rhs_self0_0_s5 (
    .F(builder_sync_rhs_self0_0_10),
    .I0(main_sdram_choose_cmd_ce_12),
    .I1(main_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_self0_0_s5.INIT=4'h4;
  LUT2 builder_sync_rhs_self0_1_s6 (
    .F(builder_sync_rhs_self0_1_11),
    .I0(main_sdram_choose_cmd_ce_12),
    .I1(main_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_self0_1_s6.INIT=4'h4;
  LUT4 main_tag_port_we_s5 (
    .F(main_tag_port_we_10),
    .I0(builder_basesoc_fullmemorywe_next_state_0_8),
    .I1(main_tag_port_we_11),
    .I2(main_tag_di_dirty),
    .I3(builder_basesoc_fullmemorywe_state[0]) 
);
defparam main_tag_port_we_s5.INIT=16'hFCFA;
  LUT2 n21972_s1 (
    .F(n21972_5),
    .I0(main_wishbone_bridge_rdata_converter_converter_demux[0]),
    .I1(main_wishbone_bridge_rdata_converter_converter_demux[1]) 
);
defparam n21972_s1.INIT=4'h6;
  LUT2 n21960_s1 (
    .F(n21960_5),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam n21960_s1.INIT=4'h6;
  LUT2 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[0]),
    .I0(main_vfb_litedramdmareader_offset[0]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_10) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_s2.INIT=4'h4;
  LUT3 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_1_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[1]),
    .I0(main_vfb_litedramdmareader_offset[1]),
    .I1(main_vfb_litedramdmareader_offset[0]),
    .I2(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_10) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_1_s2.INIT=8'h60;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_2_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[2]),
    .I0(main_vfb_litedramdmareader_offset[1]),
    .I1(main_vfb_litedramdmareader_offset[0]),
    .I2(main_vfb_litedramdmareader_offset[2]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_10) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_2_s2.INIT=16'h7800;
  LUT3 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_3_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[3]),
    .I0(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_3_7),
    .I1(main_vfb_litedramdmareader_offset[3]),
    .I2(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_10) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_3_s2.INIT=8'h60;
  LUT3 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_4_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[4]),
    .I0(main_vfb_litedramdmareader_offset[4]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_4_7),
    .I2(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_10) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_4_s2.INIT=8'h60;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_6_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[6]),
    .I0(main_vfb_litedramdmareader_offset[5]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_5_7),
    .I2(main_vfb_litedramdmareader_offset[6]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_10) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_6_s2.INIT=16'h7800;
  LUT3 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_7_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[7]),
    .I0(main_vfb_litedramdmareader_offset[7]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_7_7),
    .I2(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_10) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_7_s2.INIT=8'h60;
  LUT3 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_8_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[8]),
    .I0(main_vfb_litedramdmareader_offset[8]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_8_7),
    .I2(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_10) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_8_s2.INIT=8'h60;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_9_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[9]),
    .I0(main_vfb_litedramdmareader_offset[8]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_8_7),
    .I2(main_vfb_litedramdmareader_offset[9]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_10) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_9_s2.INIT=16'h7800;
  LUT3 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_10_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[10]),
    .I0(main_vfb_litedramdmareader_offset[10]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_10_7),
    .I2(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_10) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_10_s2.INIT=8'h60;
  LUT3 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_11_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[11]),
    .I0(main_vfb_litedramdmareader_offset[11]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_11_7),
    .I2(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_10) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_11_s2.INIT=8'h60;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_12_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[12]),
    .I0(main_vfb_litedramdmareader_offset[11]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_11_7),
    .I2(main_vfb_litedramdmareader_offset[12]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_10) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_12_s2.INIT=16'h7800;
  LUT3 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_13_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[13]),
    .I0(main_vfb_litedramdmareader_offset[13]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_13_7),
    .I2(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_10) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_13_s2.INIT=8'h60;
  LUT3 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_14_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[14]),
    .I0(main_vfb_litedramdmareader_offset[14]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_14_7),
    .I2(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_10) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_14_s2.INIT=8'h60;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_15_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[15]),
    .I0(main_vfb_litedramdmareader_offset[14]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_14_7),
    .I2(main_vfb_litedramdmareader_offset[15]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_10) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_15_s2.INIT=16'h7800;
  LUT3 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_16_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[16]),
    .I0(main_vfb_litedramdmareader_offset[16]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_16_7),
    .I2(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_10) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_16_s2.INIT=8'h60;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_17_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[17]),
    .I0(main_vfb_litedramdmareader_offset[16]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_16_7),
    .I2(main_vfb_litedramdmareader_offset[17]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_10) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_17_s2.INIT=16'h7800;
  LUT3 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_18_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[18]),
    .I0(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_18_7),
    .I1(main_vfb_litedramdmareader_offset[18]),
    .I2(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_10) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_18_s2.INIT=8'h60;
  LUT3 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_19_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[19]),
    .I0(main_vfb_litedramdmareader_offset[19]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_19_7),
    .I2(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_10) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_19_s2.INIT=8'h60;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_21_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[21]),
    .I0(main_vfb_litedramdmareader_offset[20]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_20_7),
    .I2(main_vfb_litedramdmareader_offset[21]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_10) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_21_s2.INIT=16'h7800;
  LUT3 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_22_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[22]),
    .I0(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_22_9),
    .I1(main_vfb_litedramdmareader_offset[22]),
    .I2(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_10) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_22_s2.INIT=8'h60;
  LUT3 count_spimaster_next_value_1_s6 (
    .F(count_spimaster_next_value[1]),
    .I0(count[1]),
    .I1(count[0]),
    .I2(count_spimaster_next_value_0_13) 
);
defparam count_spimaster_next_value_1_s6.INIT=8'h60;
  LUT4 count_spimaster_next_value_2_s6 (
    .F(count_spimaster_next_value[2]),
    .I0(count[1]),
    .I1(count[0]),
    .I2(count[2]),
    .I3(count_spimaster_next_value_0_13) 
);
defparam count_spimaster_next_value_2_s6.INIT=16'h7800;
  LUT3 miso_latch_s5 (
    .F(miso_latch),
    .I0(builder_basesoc_spimaster_state[0]),
    .I1(builder_basesoc_spimaster_state[1]),
    .I2(clk_rise) 
);
defparam miso_latch_s5.INIT=8'h80;
  LUT4 main_tag_di_dirty_s6 (
    .F(main_tag_di_dirty),
    .I0(builder_axilite2wishbone_state[2]),
    .I1(builder_axilite2wishbone_state[1]),
    .I2(builder_axilite2wishbone_state[0]),
    .I3(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_14) 
);
defparam main_tag_di_dirty_s6.INIT=16'h4000;
  LUT4 builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value_ce1_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_valid),
    .I0(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value_ce1_19),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value_ce1_17),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value_ce1_s7.INIT=16'h000E;
  LUT3 builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1_s7 (
    .F(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I0(builder_axi2axilite2_state[0]),
    .I1(builder_axi2axilite2_state[1]),
    .I2(builder_axi2axilite2_next_state_0_16) 
);
defparam builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1_s7.INIT=8'h10;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_2_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[2]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_2_15),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_2_16) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_2_s7.INIT=16'hF888;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_3_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[3]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_3_14),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_2_15),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_3_15) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_3_s7.INIT=16'hF888;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_4_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[4]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_4_14),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_2_15),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_4_15) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_4_s7.INIT=16'hF888;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_5_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[5]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_5_14),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_2_15),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_5_15) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_5_s7.INIT=16'hF888;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_6_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[6]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_6_14),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_2_15),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_6_15) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_6_s7.INIT=16'hF888;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_7_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[7]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_7_14),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_2_15),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_7_15) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_7_s7.INIT=16'hF888;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_8_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[8]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_8_14),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_2_15),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_8_15) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_8_s7.INIT=16'hF888;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_9_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[9]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_9_14),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_2_15),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_9_15) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_9_s7.INIT=16'hF888;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_10_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[10]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_10_14),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_2_15),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_10_15) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_10_s7.INIT=16'hF888;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_11_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[11]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_11_14),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_2_15),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_11_15) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_11_s7.INIT=16'hF888;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_12_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[12]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_12_14),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_2_15),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_12_15) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_12_s7.INIT=16'hF888;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_13_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[13]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_13_14),
    .I1(builder_axi2axilite2_state[0]),
    .I2(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_13_s7.INIT=8'h01;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_14_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[14]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_14_14),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_14_15),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_2_15) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_14_s7.INIT=16'hF888;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_15_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[15]),
    .I0(builder_slave_sel_dec1_1_5),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_15_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_2_15) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_15_s7.INIT=16'hF888;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_16_s6 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[16]),
    .I0(builder_axi2axilite2_state[0]),
    .I1(builder_axi2axilite2_state[1]),
    .I2(main_basesoc_dbus_dat_w[16]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_16_s6.INIT=16'h4000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_17_s6 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[17]),
    .I0(builder_axi2axilite2_state[0]),
    .I1(builder_axi2axilite2_state[1]),
    .I2(main_basesoc_dbus_dat_w[17]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_17_s6.INIT=16'h4000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_18_s6 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[18]),
    .I0(builder_axi2axilite2_state[0]),
    .I1(builder_axi2axilite2_state[1]),
    .I2(main_basesoc_dbus_dat_w[18]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_18_s6.INIT=16'h4000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_19_s6 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[19]),
    .I0(builder_axi2axilite2_state[0]),
    .I1(builder_axi2axilite2_state[1]),
    .I2(main_basesoc_dbus_dat_w[19]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_19_s6.INIT=16'h4000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_20_s6 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[20]),
    .I0(builder_axi2axilite2_state[0]),
    .I1(builder_axi2axilite2_state[1]),
    .I2(main_basesoc_dbus_dat_w[20]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_20_s6.INIT=16'h4000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_21_s6 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[21]),
    .I0(builder_axi2axilite2_state[0]),
    .I1(builder_axi2axilite2_state[1]),
    .I2(main_basesoc_dbus_dat_w[21]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_21_s6.INIT=16'h4000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_22_s6 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[22]),
    .I0(builder_axi2axilite2_state[0]),
    .I1(builder_axi2axilite2_state[1]),
    .I2(main_basesoc_dbus_dat_w[22]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_22_s6.INIT=16'h4000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_23_s6 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[23]),
    .I0(builder_axi2axilite2_state[0]),
    .I1(builder_axi2axilite2_state[1]),
    .I2(main_basesoc_dbus_dat_w[23]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_23_s6.INIT=16'h4000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_24_s6 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[24]),
    .I0(builder_axi2axilite2_state[0]),
    .I1(builder_axi2axilite2_state[1]),
    .I2(main_basesoc_dbus_dat_w[24]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_24_s6.INIT=16'h4000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_25_s6 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[25]),
    .I0(builder_axi2axilite2_state[0]),
    .I1(builder_axi2axilite2_state[1]),
    .I2(main_basesoc_dbus_dat_w[25]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_25_s6.INIT=16'h4000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_26_s6 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[26]),
    .I0(builder_axi2axilite2_state[0]),
    .I1(builder_axi2axilite2_state[1]),
    .I2(main_basesoc_dbus_dat_w[26]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_26_s6.INIT=16'h4000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_27_s6 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[27]),
    .I0(builder_axi2axilite2_state[0]),
    .I1(builder_axi2axilite2_state[1]),
    .I2(main_basesoc_dbus_dat_w[27]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_27_s6.INIT=16'h4000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_28_s6 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[28]),
    .I0(builder_axi2axilite2_state[0]),
    .I1(builder_axi2axilite2_state[1]),
    .I2(main_basesoc_dbus_dat_w[28]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_28_s6.INIT=16'h4000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_29_s6 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[29]),
    .I0(builder_axi2axilite2_state[0]),
    .I1(builder_axi2axilite2_state[1]),
    .I2(main_basesoc_dbus_dat_w[29]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_29_s6.INIT=16'h4000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_30_s6 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[30]),
    .I0(builder_axi2axilite2_state[0]),
    .I1(builder_axi2axilite2_state[1]),
    .I2(main_basesoc_dbus_dat_w[30]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_30_s6.INIT=16'h4000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_31_s6 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[31]),
    .I0(builder_axi2axilite2_state[0]),
    .I1(builder_axi2axilite2_state[1]),
    .I2(main_basesoc_dbus_dat_w[31]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_31_s6.INIT=16'h4000;
  LUT4 main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_valid),
    .I0(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_19),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_17),
    .I2(builder_axi2axilite_state[0]),
    .I3(builder_axi2axilite_state[1]) 
);
defparam main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_s7.INIT=16'h000E;
  LUT3 main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1_s7 (
    .F(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I0(builder_axi2axilite_state[0]),
    .I1(builder_axi2axilite_state[1]),
    .I2(builder_axi2axilite_next_state_0_13) 
);
defparam main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1_s7.INIT=8'h10;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_2_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[2]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_2_16) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_2_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_3_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[3]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_3_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_3_15) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_3_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_4_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[4]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_4_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_4_15) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_4_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_5_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[5]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_5_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_5_15) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_5_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_6_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[6]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_6_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_6_15) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_6_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_7_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[7]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_7_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_7_15) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_7_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_8_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[8]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_8_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_8_15) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_8_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_9_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[9]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_9_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_9_15) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_9_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_10_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[10]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_10_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_10_15) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_10_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_11_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[11]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_11_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_11_15) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_11_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_12_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[12]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_12_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_12_15) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_12_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_13_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[13]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_13_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_13_15),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_13_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_14_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[14]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_14_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_14_15),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_14_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_15_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[15]),
    .I0(builder_slave_sel_dec1_1_5),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_15_14),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_15_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_16_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[16]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_16_17),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_16_15),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_16_s7.INIT=16'h8F88;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_17_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[17]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_17_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_17_15),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_17_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_18_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[18]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_18_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_18_15),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_18_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_19_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[19]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_19_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_19_15),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_19_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_20_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[20]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_20_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_20_15),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_20_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_21_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[21]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_21_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_21_15),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_21_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_22_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[22]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_22_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_22_15),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_22_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_23_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[23]),
    .I0(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_23_14),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_23_15),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_23_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_24_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[24]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_24_14),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_24_15),
    .I3(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_24_s7.INIT=16'h4F44;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_25_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[25]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_25_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_25_15),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_25_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_26_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[26]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_26_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_26_15),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_26_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_27_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[27]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_27_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_27_15),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_27_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_28_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[28]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_28_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_28_15),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_28_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_29_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[29]),
    .I0(builder_slave_sel_dec1_2_7),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_29_14),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_29_s7.INIT=16'hF444;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_30_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[30]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_30_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(builder_slave_sel_dec0_2_6),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_30_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_31_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[31]),
    .I0(builder_slave_sel_dec1_3_6),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(builder_slave_sel_dec0_3_7),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_31_s7.INIT=16'hF444;
  LUT4 main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_s7 (
    .F(main_basesoc_socbushandler_ax_burst_valid),
    .I0(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_18),
    .I1(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_20),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_s7.INIT=16'h000E;
  LUT3 main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_s7 (
    .F(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value1),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(builder_axi2axilite1_next_state_0_13) 
);
defparam main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_s7.INIT=8'h10;
  LUT4 main_basesoc_socbushandler_ax_burst_payload_addr_2_s7 (
    .F(main_basesoc_socbushandler_ax_burst_payload_addr[2]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I1(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value1),
    .I2(main_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_2_16) 
);
defparam main_basesoc_socbushandler_ax_burst_payload_addr_2_s7.INIT=16'hF888;
  LUT4 main_basesoc_socbushandler_ax_burst_payload_addr_3_s7 (
    .F(main_basesoc_socbushandler_ax_burst_payload_addr[3]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_3_14),
    .I1(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value1),
    .I2(main_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_3_15) 
);
defparam main_basesoc_socbushandler_ax_burst_payload_addr_3_s7.INIT=16'hF888;
  LUT4 main_basesoc_socbushandler_ax_burst_payload_addr_4_s7 (
    .F(main_basesoc_socbushandler_ax_burst_payload_addr[4]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_4_14),
    .I1(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value1),
    .I2(main_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_4_15) 
);
defparam main_basesoc_socbushandler_ax_burst_payload_addr_4_s7.INIT=16'hF888;
  LUT4 main_basesoc_socbushandler_ax_burst_payload_addr_5_s7 (
    .F(main_basesoc_socbushandler_ax_burst_payload_addr[5]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_5_14),
    .I1(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value1),
    .I2(main_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_5_15) 
);
defparam main_basesoc_socbushandler_ax_burst_payload_addr_5_s7.INIT=16'hF888;
  LUT4 main_basesoc_socbushandler_ax_burst_payload_addr_6_s7 (
    .F(main_basesoc_socbushandler_ax_burst_payload_addr[6]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_6_14),
    .I1(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value1),
    .I2(main_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_6_15) 
);
defparam main_basesoc_socbushandler_ax_burst_payload_addr_6_s7.INIT=16'hF888;
  LUT4 main_basesoc_socbushandler_ax_burst_payload_addr_7_s7 (
    .F(main_basesoc_socbushandler_ax_burst_payload_addr[7]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_7_14),
    .I1(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value1),
    .I2(main_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_7_15) 
);
defparam main_basesoc_socbushandler_ax_burst_payload_addr_7_s7.INIT=16'hF888;
  LUT4 main_basesoc_socbushandler_ax_burst_payload_addr_8_s7 (
    .F(main_basesoc_socbushandler_ax_burst_payload_addr[8]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_8_14),
    .I1(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value1),
    .I2(main_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_8_15) 
);
defparam main_basesoc_socbushandler_ax_burst_payload_addr_8_s7.INIT=16'hF888;
  LUT4 main_basesoc_socbushandler_ax_burst_payload_addr_9_s7 (
    .F(main_basesoc_socbushandler_ax_burst_payload_addr[9]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_9_14),
    .I1(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value1),
    .I2(main_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_9_15) 
);
defparam main_basesoc_socbushandler_ax_burst_payload_addr_9_s7.INIT=16'hF888;
  LUT4 main_basesoc_socbushandler_ax_burst_payload_addr_10_s7 (
    .F(main_basesoc_socbushandler_ax_burst_payload_addr[10]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_10_14),
    .I1(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value1),
    .I2(main_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_10_15) 
);
defparam main_basesoc_socbushandler_ax_burst_payload_addr_10_s7.INIT=16'hF888;
  LUT4 main_basesoc_socbushandler_ax_burst_payload_addr_11_s7 (
    .F(main_basesoc_socbushandler_ax_burst_payload_addr[11]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_11_14),
    .I1(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value1),
    .I2(main_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_11_15) 
);
defparam main_basesoc_socbushandler_ax_burst_payload_addr_11_s7.INIT=16'hF888;
  LUT4 main_basesoc_socbushandler_ax_burst_payload_addr_12_s7 (
    .F(main_basesoc_socbushandler_ax_burst_payload_addr[12]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_12_14),
    .I1(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value1),
    .I2(main_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_12_15) 
);
defparam main_basesoc_socbushandler_ax_burst_payload_addr_12_s7.INIT=16'hF888;
  LUT4 main_basesoc_ram_bus_w_payload_data_0_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[0]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[0]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_0_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_1_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[1]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[1]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_1_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_2_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[2]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[2]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_2_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_3_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[3]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[3]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_3_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_4_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[4]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[4]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_4_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_5_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[5]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[5]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_5_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_6_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[6]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[6]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_6_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_7_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[7]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[7]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_7_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_8_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[8]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[8]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_8_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_9_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[9]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[9]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_9_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_10_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[10]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[10]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_10_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_11_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[11]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[11]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_11_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_12_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[12]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[12]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_12_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_13_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[13]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[13]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_13_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_14_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[14]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[14]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_14_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_15_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[15]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[15]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_15_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_16_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[16]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[16]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_16_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_17_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[17]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[17]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_17_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_18_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[18]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[18]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_18_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_19_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[19]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[19]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_19_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_20_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[20]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[20]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_20_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_21_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[21]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[21]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_21_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_22_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[22]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[22]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_22_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_23_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[23]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[23]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_23_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_24_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[24]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[24]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_24_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_25_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[25]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[25]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_25_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_26_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[26]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[26]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_26_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_27_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[27]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[27]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_27_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_28_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[28]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[28]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_28_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_29_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[29]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[29]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_29_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_30_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[30]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[30]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_30_s6.INIT=16'h4000;
  LUT4 main_basesoc_ram_bus_w_payload_data_31_s6 (
    .F(main_basesoc_ram_bus_w_payload_data[31]),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_dbus_dat_w[31]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_ram_bus_w_payload_data_31_s6.INIT=16'h4000;
  LUT4 main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value_ce1_s7 (
    .F(main_basesoc_basesoc_socbushandler_ax_burst_valid),
    .I0(main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value_ce1_16),
    .I1(builder_axi2axilite0_next_state_1_21),
    .I2(builder_axi2axilite0_state[0]),
    .I3(builder_axi2axilite0_state[1]) 
);
defparam main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value_ce1_s7.INIT=16'h000E;
  LUT3 main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_s7 (
    .F(main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1),
    .I0(builder_axi2axilite0_state[0]),
    .I1(builder_axi2axilite0_state[1]),
    .I2(builder_axi2axilite0_next_state_1_15) 
);
defparam main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_s7.INIT=8'h10;
  LUT4 main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_2_s7 (
    .F(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[2]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I1(main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1),
    .I2(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_2_16) 
);
defparam main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_2_s7.INIT=16'hF888;
  LUT4 main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_3_s7 (
    .F(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[3]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_3_14),
    .I1(main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1),
    .I2(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_3_15) 
);
defparam main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_3_s7.INIT=16'hF888;
  LUT4 main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_4_s7 (
    .F(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[4]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_4_14),
    .I1(main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1),
    .I2(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_4_15) 
);
defparam main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_4_s7.INIT=16'hF888;
  LUT4 main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_5_s7 (
    .F(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[5]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_5_14),
    .I1(main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1),
    .I2(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_5_15) 
);
defparam main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_5_s7.INIT=16'hF888;
  LUT4 main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_6_s7 (
    .F(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[6]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_6_14),
    .I1(main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1),
    .I2(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_6_15) 
);
defparam main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_6_s7.INIT=16'hF888;
  LUT4 main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_7_s7 (
    .F(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[7]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_7_14),
    .I1(main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1),
    .I2(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_7_15) 
);
defparam main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_7_s7.INIT=16'hF888;
  LUT4 main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_8_s7 (
    .F(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[8]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_8_14),
    .I1(main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1),
    .I2(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_8_15) 
);
defparam main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_8_s7.INIT=16'hF888;
  LUT4 main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_9_s7 (
    .F(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[9]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_9_14),
    .I1(main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1),
    .I2(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_9_15) 
);
defparam main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_9_s7.INIT=16'hF888;
  LUT4 main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_10_s7 (
    .F(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[10]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_10_14),
    .I1(main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1),
    .I2(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_10_15) 
);
defparam main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_10_s7.INIT=16'hF888;
  LUT4 main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_11_s7 (
    .F(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[11]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_11_14),
    .I1(main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1),
    .I2(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_11_15) 
);
defparam main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_11_s7.INIT=16'hF888;
  LUT4 main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_12_s7 (
    .F(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[12]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_12_14),
    .I1(main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1),
    .I2(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_12_15) 
);
defparam main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_12_s7.INIT=16'hF888;
  LUT4 main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_13_s7 (
    .F(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[13]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_13_14),
    .I1(main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_13_15),
    .I3(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_2_14) 
);
defparam main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_13_s7.INIT=16'hF888;
  LUT4 main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_14_s7 (
    .F(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[14]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_14_14),
    .I1(main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_14_15),
    .I3(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_2_14) 
);
defparam main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_14_s7.INIT=16'hF888;
  LUT4 main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_15_s7 (
    .F(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[15]),
    .I0(builder_slave_sel_dec1_1_5),
    .I1(main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_15_14),
    .I3(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_2_14) 
);
defparam main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_15_s7.INIT=16'hF888;
  LUT3 main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value_ce1_s7 (
    .F(main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value_ce1),
    .I0(main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_wishbone2axi1_state[1]) 
);
defparam main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value_ce1_s7.INIT=8'h0B;
  LUT3 main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s6 (
    .F(main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1),
    .I0(main_basesoc_socbushandler_wishbone2axi1_data_done),
    .I1(main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_13),
    .I2(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s6.INIT=8'h10;
  LUT3 main_basesoc_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value_ce1_s7 (
    .F(main_basesoc_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value_ce1),
    .I0(main_basesoc_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value1),
    .I1(builder_wishbone2axi0_state[0]),
    .I2(builder_wishbone2axi0_state[1]) 
);
defparam main_basesoc_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value_ce1_s7.INIT=8'h0B;
  LUT3 main_basesoc_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value1_s6 (
    .F(main_basesoc_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value1),
    .I0(main_basesoc_socbushandler_wishbone2axi0_data_done),
    .I1(main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_13),
    .I2(main_basesoc_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value1_15) 
);
defparam main_basesoc_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value1_s6.INIT=8'h10;
  LUT3 builder_comb_rhs_self62_s2 (
    .F(builder_comb_rhs_self62),
    .I0(builder_basesoc_roundrobin3_grant),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(main_wishbone_bridge_cmd_we) 
);
defparam builder_comb_rhs_self62_s2.INIT=8'h40;
  LUT3 builder_comb_rhs_self59_s2 (
    .F(builder_comb_rhs_self59),
    .I0(builder_basesoc_roundrobin2_grant),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(main_wishbone_bridge_cmd_we) 
);
defparam builder_comb_rhs_self59_s2.INIT=8'h40;
  LUT3 builder_comb_rhs_self56_s2 (
    .F(builder_comb_rhs_self56),
    .I0(builder_basesoc_roundrobin1_grant),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(main_wishbone_bridge_cmd_we) 
);
defparam builder_comb_rhs_self56_s2.INIT=8'h40;
  LUT3 builder_comb_rhs_self53_s2 (
    .F(builder_comb_rhs_self53),
    .I0(builder_basesoc_roundrobin0_grant),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(main_wishbone_bridge_cmd_we) 
);
defparam builder_comb_rhs_self53_s2.INIT=8'h40;
  LUT4 builder_sync_rhs_self8_0_s2 (
    .F(builder_sync_rhs_self8[0]),
    .I0(builder_sync_rhs_self8_0_8),
    .I1(builder_sync_rhs_self8_0_9),
    .I2(main_sdram_choose_cmd_ce_12),
    .I3(main_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_self8_0_s2.INIT=16'h0503;
  LUT2 builder_sync_rhs_self8_1_s2 (
    .F(builder_sync_rhs_self8[1]),
    .I0(main_sdram_choose_cmd_ce_12),
    .I1(builder_sync_rhs_self8_1_8) 
);
defparam builder_sync_rhs_self8_1_s2.INIT=4'h4;
  LUT2 builder_sync_rhs_self8_2_s2 (
    .F(builder_sync_rhs_self8[2]),
    .I0(main_sdram_choose_cmd_ce_12),
    .I1(builder_sync_rhs_self8_2_8) 
);
defparam builder_sync_rhs_self8_2_s2.INIT=4'h4;
  LUT2 builder_sync_rhs_self8_3_s2 (
    .F(builder_sync_rhs_self8[3]),
    .I0(main_sdram_choose_cmd_ce_12),
    .I1(builder_sync_rhs_self8_3_8) 
);
defparam builder_sync_rhs_self8_3_s2.INIT=4'h4;
  LUT2 builder_sync_rhs_self8_4_s2 (
    .F(builder_sync_rhs_self8[4]),
    .I0(main_sdram_choose_cmd_ce_12),
    .I1(builder_sync_rhs_self8_4_8) 
);
defparam builder_sync_rhs_self8_4_s2.INIT=4'h1;
  LUT2 builder_sync_rhs_self8_5_s2 (
    .F(builder_sync_rhs_self8[5]),
    .I0(main_sdram_choose_cmd_ce_12),
    .I1(builder_sync_rhs_self8_5_8) 
);
defparam builder_sync_rhs_self8_5_s2.INIT=4'h4;
  LUT2 builder_sync_rhs_self8_6_s2 (
    .F(builder_sync_rhs_self8[6]),
    .I0(main_sdram_choose_cmd_ce_12),
    .I1(builder_sync_rhs_self8_6_8) 
);
defparam builder_sync_rhs_self8_6_s2.INIT=4'h1;
  LUT2 builder_sync_rhs_self8_7_s2 (
    .F(builder_sync_rhs_self8[7]),
    .I0(main_sdram_choose_cmd_ce_12),
    .I1(builder_sync_rhs_self8_7_8) 
);
defparam builder_sync_rhs_self8_7_s2.INIT=4'h4;
  LUT2 builder_sync_rhs_self8_8_s2 (
    .F(builder_sync_rhs_self8[8]),
    .I0(main_sdram_choose_cmd_ce_12),
    .I1(builder_sync_rhs_self8_8_8) 
);
defparam builder_sync_rhs_self8_8_s2.INIT=4'h4;
  LUT4 builder_sync_rhs_self8_9_s2 (
    .F(builder_sync_rhs_self8[9]),
    .I0(builder_sync_rhs_self8_9_8),
    .I1(builder_sync_rhs_self8_9_9),
    .I2(main_sdram_choose_cmd_ce_12),
    .I3(main_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_self8_9_s2.INIT=16'h0503;
  LUT2 builder_sync_rhs_self8_10_s2 (
    .F(builder_sync_rhs_self8[10]),
    .I0(main_sdram_choose_cmd_ce_12),
    .I1(builder_sync_rhs_self8_10_8) 
);
defparam builder_sync_rhs_self8_10_s2.INIT=4'h4;
  LUT4 builder_sync_rhs_self8_11_s2 (
    .F(builder_sync_rhs_self8[11]),
    .I0(builder_sync_rhs_self8_11_8),
    .I1(builder_sync_rhs_self8_11_9),
    .I2(main_sdram_choose_cmd_ce_12),
    .I3(main_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_self8_11_s2.INIT=16'h0503;
  LUT4 builder_sync_rhs_self8_12_s2 (
    .F(builder_sync_rhs_self8[12]),
    .I0(builder_sync_rhs_self8_12_8),
    .I1(builder_sync_rhs_self8_12_9),
    .I2(main_sdram_choose_cmd_ce_12),
    .I3(main_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_self8_12_s2.INIT=16'h0503;
  LUT2 builder_sync_rhs_self7_0_s2 (
    .F(builder_sync_rhs_self7[0]),
    .I0(main_sdram_choose_cmd_ce_12),
    .I1(main_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_self7_0_s2.INIT=4'h4;
  LUT2 builder_sync_rhs_self7_1_s2 (
    .F(builder_sync_rhs_self7[1]),
    .I0(main_sdram_choose_cmd_ce_12),
    .I1(main_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_self7_1_s2.INIT=4'h4;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_0_s14 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_0_21),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_basesoc_dbus_dat_w[0]),
    .I2(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_0_s14.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_1_s16 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_1_23),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_basesoc_dbus_dat_w[1]),
    .I2(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_1_s16.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_2_s12 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_2_19),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_basesoc_dbus_dat_w[2]),
    .I2(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_2_s12.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_3_s12 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_3_19),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_basesoc_dbus_dat_w[3]),
    .I2(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_3_s12.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_4_s12 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_4_19),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_basesoc_dbus_dat_w[4]),
    .I2(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_4_s12.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_5_s12 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_5_19),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_basesoc_dbus_dat_w[5]),
    .I2(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_5_s12.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_6_s12 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_6_19),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_basesoc_dbus_dat_w[6]),
    .I2(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_6_s12.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_7_s13 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_7_20),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_basesoc_dbus_dat_w[7]),
    .I2(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_7_s13.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_8_s11 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_8_18),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_basesoc_dbus_dat_w[8]),
    .I2(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_8_s11.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_9_s11 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_9_18),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_basesoc_dbus_dat_w[9]),
    .I2(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_9_s11.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_10_s11 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_10_18),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_basesoc_dbus_dat_w[10]),
    .I2(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_10_s11.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_11_s11 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_11_18),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_basesoc_dbus_dat_w[11]),
    .I2(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_11_s11.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_12_s13 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_12_20),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_basesoc_dbus_dat_w[12]),
    .I2(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_12_s13.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_13_s9 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_13_16),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_basesoc_dbus_dat_w[13]),
    .I2(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_13_s9.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_14_s9 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_14_16),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_basesoc_dbus_dat_w[14]),
    .I2(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_14_s9.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_15_s11 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_15_18),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_basesoc_dbus_dat_w[15]),
    .I2(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_15_s11.INIT=8'h40;
  LUT4 n21832_s11 (
    .F(n21830_6),
    .I0(n21830_7),
    .I1(main_sdram_choose_req_grant[0]),
    .I2(n21830_8),
    .I3(n21830_9) 
);
defparam n21832_s11.INIT=16'h004F;
  LUT4 n21831_s11 (
    .F(n21829_6),
    .I0(n21830_7),
    .I1(main_sdram_choose_req_grant[1]),
    .I2(n21830_9),
    .I3(n21830_8) 
);
defparam n21831_s11.INIT=16'h0E00;
  LUT4 n21832_s9 (
    .F(n21818_6),
    .I0(n21830_9),
    .I1(main_sdram_choose_req_grant[0]),
    .I2(n21818_7),
    .I3(n21830_7) 
);
defparam n21832_s9.INIT=16'h00F4;
  LUT4 n21831_s8 (
    .F(n21811_5),
    .I0(n21818_7),
    .I1(n21830_7),
    .I2(main_sdram_choose_req_grant[1]),
    .I3(n21830_8) 
);
defparam n21831_s8.INIT=16'hFE00;
  LUT4 n21804_s11 (
    .F(n21802_6),
    .I0(n21802_7),
    .I1(main_sdram_choose_cmd_grant[0]),
    .I2(n21802_8),
    .I3(n21802_9) 
);
defparam n21804_s11.INIT=16'h004F;
  LUT4 n21803_s11 (
    .F(n21801_6),
    .I0(n21802_7),
    .I1(main_sdram_choose_cmd_grant[1]),
    .I2(n21802_9),
    .I3(n21802_8) 
);
defparam n21803_s11.INIT=16'h0E00;
  LUT4 n21804_s9 (
    .F(n21790_6),
    .I0(n21802_9),
    .I1(main_sdram_choose_cmd_grant[0]),
    .I2(n21790_7),
    .I3(n21802_7) 
);
defparam n21804_s9.INIT=16'h004F;
  LUT4 n21803_s8 (
    .F(n21783_5),
    .I0(n21802_7),
    .I1(main_sdram_choose_cmd_grant[1]),
    .I2(n21790_7),
    .I3(n21802_8) 
);
defparam n21803_s8.INIT=16'hEF00;
  LUT2 n19955_s2 (
    .F(n19955_6),
    .I0(builder_basesoc_socbushandler_beat_count[0]),
    .I1(builder_basesoc_socbushandler_beat_count[1]) 
);
defparam n19955_s2.INIT=4'h6;
  LUT4 n19952_s2 (
    .F(n19952_6),
    .I0(builder_basesoc_socbushandler_beat_count[2]),
    .I1(builder_basesoc_socbushandler_beat_count[3]),
    .I2(n19954_7),
    .I3(builder_basesoc_socbushandler_beat_count[4]) 
);
defparam n19952_s2.INIT=16'h7F80;
  LUT2 n19951_s2 (
    .F(n19951_6),
    .I0(builder_basesoc_socbushandler_beat_count[5]),
    .I1(n19951_7) 
);
defparam n19951_s2.INIT=4'h6;
  LUT3 n19950_s2 (
    .F(n19950_6),
    .I0(builder_basesoc_socbushandler_beat_count[5]),
    .I1(n19951_7),
    .I2(builder_basesoc_socbushandler_beat_count[6]) 
);
defparam n19950_s2.INIT=8'h78;
  LUT4 n19949_s2 (
    .F(n19949_6),
    .I0(builder_basesoc_socbushandler_beat_count[5]),
    .I1(builder_basesoc_socbushandler_beat_count[6]),
    .I2(n19951_7),
    .I3(builder_basesoc_socbushandler_beat_count[7]) 
);
defparam n19949_s2.INIT=16'h7F80;
  LUT2 n19688_s2 (
    .F(n19688_6),
    .I0(main_bridge_axi2axi_lite_beat_count[0]),
    .I1(main_bridge_axi2axi_lite_beat_count[1]) 
);
defparam n19688_s2.INIT=4'h6;
  LUT4 n19685_s2 (
    .F(n19685_6),
    .I0(main_bridge_axi2axi_lite_beat_count[2]),
    .I1(main_bridge_axi2axi_lite_beat_count[3]),
    .I2(n19687_7),
    .I3(main_bridge_axi2axi_lite_beat_count[4]) 
);
defparam n19685_s2.INIT=16'h7F80;
  LUT2 n19684_s2 (
    .F(n19684_6),
    .I0(main_bridge_axi2axi_lite_beat_count[5]),
    .I1(n19684_7) 
);
defparam n19684_s2.INIT=4'h6;
  LUT3 n19683_s2 (
    .F(n19683_6),
    .I0(main_bridge_axi2axi_lite_beat_count[5]),
    .I1(n19684_7),
    .I2(main_bridge_axi2axi_lite_beat_count[6]) 
);
defparam n19683_s2.INIT=8'h78;
  LUT4 n19682_s2 (
    .F(n19682_6),
    .I0(main_bridge_axi2axi_lite_beat_count[5]),
    .I1(main_bridge_axi2axi_lite_beat_count[6]),
    .I2(n19684_7),
    .I3(main_bridge_axi2axi_lite_beat_count[7]) 
);
defparam n19682_s2.INIT=16'h7F80;
  LUT2 n19454_s2 (
    .F(n19454_6),
    .I0(main_basesoc_socbushandler_beat_count[0]),
    .I1(main_basesoc_socbushandler_beat_count[1]) 
);
defparam n19454_s2.INIT=4'h6;
  LUT4 n19451_s2 (
    .F(n19451_6),
    .I0(main_basesoc_socbushandler_beat_count[2]),
    .I1(main_basesoc_socbushandler_beat_count[3]),
    .I2(n19453_7),
    .I3(main_basesoc_socbushandler_beat_count[4]) 
);
defparam n19451_s2.INIT=16'h7F80;
  LUT2 n19450_s2 (
    .F(n19450_6),
    .I0(main_basesoc_socbushandler_beat_count[5]),
    .I1(n19450_7) 
);
defparam n19450_s2.INIT=4'h6;
  LUT3 n19449_s2 (
    .F(n19449_6),
    .I0(main_basesoc_socbushandler_beat_count[5]),
    .I1(n19450_7),
    .I2(main_basesoc_socbushandler_beat_count[6]) 
);
defparam n19449_s2.INIT=8'h78;
  LUT4 n19448_s2 (
    .F(n19448_6),
    .I0(main_basesoc_socbushandler_beat_count[5]),
    .I1(main_basesoc_socbushandler_beat_count[6]),
    .I2(n19450_7),
    .I3(main_basesoc_socbushandler_beat_count[7]) 
);
defparam n19448_s2.INIT=16'h7F80;
  LUT2 n19220_s2 (
    .F(n19220_6),
    .I0(main_basesoc_basesoc_socbushandler_beat_count[0]),
    .I1(main_basesoc_basesoc_socbushandler_beat_count[1]) 
);
defparam n19220_s2.INIT=4'h6;
  LUT4 n19217_s2 (
    .F(n19217_6),
    .I0(main_basesoc_basesoc_socbushandler_beat_count[2]),
    .I1(main_basesoc_basesoc_socbushandler_beat_count[3]),
    .I2(n19219_7),
    .I3(main_basesoc_basesoc_socbushandler_beat_count[4]) 
);
defparam n19217_s2.INIT=16'h7F80;
  LUT2 n19216_s2 (
    .F(n19216_6),
    .I0(main_basesoc_basesoc_socbushandler_beat_count[5]),
    .I1(n19216_7) 
);
defparam n19216_s2.INIT=4'h6;
  LUT3 n19215_s2 (
    .F(n19215_6),
    .I0(main_basesoc_basesoc_socbushandler_beat_count[5]),
    .I1(n19216_7),
    .I2(main_basesoc_basesoc_socbushandler_beat_count[6]) 
);
defparam n19215_s2.INIT=8'h78;
  LUT4 n19214_s2 (
    .F(n19214_6),
    .I0(main_basesoc_basesoc_socbushandler_beat_count[5]),
    .I1(main_basesoc_basesoc_socbushandler_beat_count[6]),
    .I2(n19216_7),
    .I3(main_basesoc_basesoc_socbushandler_beat_count[7]) 
);
defparam n19214_s2.INIT=16'h7F80;
  LUT2 builder_csr_bankarray_csrbank10_dma_loop0_re_s1 (
    .F(builder_csr_bankarray_csrbank10_dma_loop0_re),
    .I0(n23128_9),
    .I1(builder_csr_bankarray_csrbank10_dma_loop0_re_8) 
);
defparam builder_csr_bankarray_csrbank10_dma_loop0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank9_ev_enable0_re_s1 (
    .F(builder_csr_bankarray_csrbank9_ev_enable0_re),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_10),
    .I1(n22956_13) 
);
defparam builder_csr_bankarray_csrbank9_ev_enable0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank9_ev_pending_re_s1 (
    .F(builder_csr_bankarray_csrbank9_ev_pending_re),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_10),
    .I1(n23128_9) 
);
defparam builder_csr_bankarray_csrbank9_ev_pending_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank8_ev_enable0_re_s1 (
    .F(builder_csr_bankarray_csrbank8_ev_enable0_re),
    .I0(builder_csr_bankarray_csrbank11_vsync_end0_re_6),
    .I1(builder_csr_bankarray_csrbank8_ev_enable0_re_8) 
);
defparam builder_csr_bankarray_csrbank8_ev_enable0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank8_ev_pending_re_s1 (
    .F(builder_csr_bankarray_csrbank8_ev_pending_re),
    .I0(n22950_16),
    .I1(builder_csr_bankarray_csrbank8_ev_enable0_re_8) 
);
defparam builder_csr_bankarray_csrbank8_ev_pending_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank7_clk_divider0_re_s1 (
    .F(builder_csr_bankarray_csrbank7_clk_divider0_re),
    .I0(n22950_16),
    .I1(builder_csr_bankarray_csrbank7_clk_divider0_re_8) 
);
defparam builder_csr_bankarray_csrbank7_clk_divider0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank7_loopback0_re_s1 (
    .F(builder_csr_bankarray_csrbank7_loopback0_re),
    .I0(n22956_13),
    .I1(builder_csr_bankarray_csrbank7_clk_divider0_re_8) 
);
defparam builder_csr_bankarray_csrbank7_loopback0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank7_cs0_re_s1 (
    .F(builder_csr_bankarray_csrbank7_cs0_re),
    .I0(n23128_13),
    .I1(builder_csr_bankarray_csrbank7_cs0_re_9) 
);
defparam builder_csr_bankarray_csrbank7_cs0_re_s1.INIT=4'h4;
  LUT2 builder_csr_bankarray_csrbank6_dfii_pi1_baddress0_re_s1 (
    .F(builder_csr_bankarray_csrbank6_dfii_pi1_baddress0_re),
    .I0(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_12),
    .I1(builder_csr_bankarray_csrbank6_dfii_pi1_baddress0_re_6) 
);
defparam builder_csr_bankarray_csrbank6_dfii_pi1_baddress0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank6_dfii_pi1_command0_re_s1 (
    .F(builder_csr_bankarray_csrbank6_dfii_pi1_command0_re),
    .I0(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_12),
    .I1(builder_csr_bankarray_csrbank11_vsync_end0_re_6) 
);
defparam builder_csr_bankarray_csrbank6_dfii_pi1_command0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank6_dfii_pi0_wrdata0_re_s1 (
    .F(builder_csr_bankarray_csrbank6_dfii_pi0_wrdata0_re),
    .I0(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_12),
    .I1(n22956_13) 
);
defparam builder_csr_bankarray_csrbank6_dfii_pi0_wrdata0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank6_dfii_pi0_baddress0_re_s1 (
    .F(builder_csr_bankarray_csrbank6_dfii_pi0_baddress0_re),
    .I0(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_12),
    .I1(n23128_9) 
);
defparam builder_csr_bankarray_csrbank6_dfii_pi0_baddress0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank5_out0_re_s1 (
    .F(builder_csr_bankarray_csrbank5_out0_re),
    .I0(n22901_4),
    .I1(builder_csr_bankarray_csrbank7_cs0_re_9) 
);
defparam builder_csr_bankarray_csrbank5_out0_re_s1.INIT=4'h4;
  LUT2 builder_csr_bankarray_csrbank4_w0_re_s1 (
    .F(builder_csr_bankarray_csrbank4_w0_re),
    .I0(n22887_6),
    .I1(builder_csr_bankarray_csrbank7_cs0_re_9) 
);
defparam builder_csr_bankarray_csrbank4_w0_re_s1.INIT=4'h4;
  LUT2 builder_csr_bankarray_csrbank3_out0_re_s1 (
    .F(builder_csr_bankarray_csrbank3_out0_re),
    .I0(n22878_4),
    .I1(builder_csr_bankarray_csrbank7_cs0_re_9) 
);
defparam builder_csr_bankarray_csrbank3_out0_re_s1.INIT=4'h4;
  LUT2 builder_csr_bankarray_csrbank2_out0_re_s1 (
    .F(builder_csr_bankarray_csrbank2_out0_re),
    .I0(n22871_6),
    .I1(builder_csr_bankarray_csrbank7_cs0_re_9) 
);
defparam builder_csr_bankarray_csrbank2_out0_re_s1.INIT=4'h4;
  LUT2 builder_csr_bankarray_csrbank1_out0_re_s1 (
    .F(builder_csr_bankarray_csrbank1_out0_re),
    .I0(n22861_9),
    .I1(builder_csr_bankarray_csrbank7_cs0_re_9) 
);
defparam builder_csr_bankarray_csrbank1_out0_re_s1.INIT=4'h4;
  LUT3 builder_csr_bankarray_csrbank0_reset0_re_s1 (
    .F(builder_csr_bankarray_csrbank0_reset0_re),
    .I0(n22789_8),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I2(builder_csr_bankarray_csrbank7_cs0_re_9) 
);
defparam builder_csr_bankarray_csrbank0_reset0_re_s1.INIT=8'h40;
  LUT3 builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0_s1 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0),
    .I0(builder_basesoc_axilite2csr_next_state_2_16),
    .I1(builder_basesoc_axilite2csr_next_state_2_17),
    .I2(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0_s1.INIT=8'h40;
  LUT3 main_vfb_source_payload_de_s1 (
    .F(main_vfb_source_payload_de),
    .I0(main_vtg_hactive),
    .I1(main_vtg_vactive),
    .I2(builder_basesoc_resetinserter_state) 
);
defparam main_vfb_source_payload_de_s1.INIT=8'h80;
  LUT2 main_vfb_first_resetinserter_next_value_s1 (
    .F(main_vfb_first_resetinserter_next_value),
    .I0(builder_basesoc_resetinserter_state),
    .I1(builder_multiregimpl12_regs1) 
);
defparam main_vfb_first_resetinserter_next_value_s1.INIT=4'h4;
  LUT2 main_vfb_dma_source_source_last_s1 (
    .F(main_vfb_dma_source_source_last),
    .I0(main_vfb_dma_res_fifo_do_read_14),
    .I1(main_vfb_dma_res_fifo_rdport_dat_r[2]) 
);
defparam main_vfb_dma_source_source_last_s1.INIT=4'h4;
  LUT4 main_vtg_source_payload_vsync_clockdomainsrenamer_next_value_ce7_s1 (
    .F(main_vtg_source_payload_vsync_clockdomainsrenamer_next_value_ce7),
    .I0(n13142_3),
    .I1(n13127_3),
    .I2(builder_basesoc_clockdomainsrenamer_state),
    .I3(main_vtg_source_payload_vsync_clockdomainsrenamer_next_value_ce7_6) 
);
defparam main_vtg_source_payload_vsync_clockdomainsrenamer_next_value_ce7_s1.INIT=16'h7000;
  LUT4 main_vtg_source_payload_vsync_clockdomainsrenamer_next_value7_s1 (
    .F(main_vtg_source_payload_vsync_clockdomainsrenamer_next_value7),
    .I0(n13127_3),
    .I1(builder_basesoc_clockdomainsrenamer_state),
    .I2(n13142_3),
    .I3(main_vtg_source_payload_vsync_clockdomainsrenamer_next_value_ce7_6) 
);
defparam main_vtg_source_payload_vsync_clockdomainsrenamer_next_value7_s1.INIT=16'h4000;
  LUT4 main_vtg_vactive_clockdomainsrenamer_next_value1_s1 (
    .F(main_vtg_vactive_clockdomainsrenamer_next_value1),
    .I0(builder_basesoc_clockdomainsrenamer_state),
    .I1(n13112_3),
    .I2(main_vtg_source_payload_vsync_clockdomainsrenamer_next_value_ce7_6),
    .I3(main_vtg_vactive_clockdomainsrenamer_next_value1_6) 
);
defparam main_vtg_vactive_clockdomainsrenamer_next_value1_s1.INIT=16'h8000;
  LUT2 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_0_s1 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[0]),
    .I0(main_vtg_source_payload_vcount[0]),
    .I1(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_0_8) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_0_s1.INIT=4'h4;
  LUT3 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_1_s1 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[1]),
    .I0(main_vtg_source_payload_vcount[0]),
    .I1(main_vtg_source_payload_vcount[1]),
    .I2(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_0_8) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_1_s1.INIT=8'h60;
  LUT4 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_2_s1 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[2]),
    .I0(main_vtg_source_payload_vcount[0]),
    .I1(main_vtg_source_payload_vcount[1]),
    .I2(main_vtg_source_payload_vcount[2]),
    .I3(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_0_8) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_2_s1.INIT=16'h7800;
  LUT3 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_3_s1 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[3]),
    .I0(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_3_6),
    .I1(main_vtg_source_payload_vcount[3]),
    .I2(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_0_8) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_3_s1.INIT=8'h60;
  LUT3 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_4_s1 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[4]),
    .I0(main_vtg_source_payload_vcount[4]),
    .I1(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_4_6),
    .I2(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_0_8) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_4_s1.INIT=8'h60;
  LUT4 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_5_s1 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[5]),
    .I0(main_vtg_source_payload_vcount[4]),
    .I1(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_4_6),
    .I2(main_vtg_source_payload_vcount[5]),
    .I3(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_0_8) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_5_s1.INIT=16'h7800;
  LUT3 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_6_s1 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[6]),
    .I0(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_6_6),
    .I1(main_vtg_source_payload_vcount[6]),
    .I2(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_0_8) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_6_s1.INIT=8'h60;
  LUT3 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_7_s1 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[7]),
    .I0(main_vtg_source_payload_vcount[7]),
    .I1(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_7_6),
    .I2(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_0_8) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_7_s1.INIT=8'h60;
  LUT4 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_8_s1 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[8]),
    .I0(main_vtg_source_payload_vcount[7]),
    .I1(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_7_6),
    .I2(main_vtg_source_payload_vcount[8]),
    .I3(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_0_8) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_8_s1.INIT=16'h7800;
  LUT3 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_9_s1 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[9]),
    .I0(main_vtg_source_payload_vcount[9]),
    .I1(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_9_6),
    .I2(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_0_8) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_9_s1.INIT=8'h60;
  LUT4 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_10_s1 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[10]),
    .I0(main_vtg_source_payload_vcount[9]),
    .I1(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_9_6),
    .I2(main_vtg_source_payload_vcount[10]),
    .I3(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_0_8) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_10_s1.INIT=16'h7800;
  LUT3 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_s1 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[11]),
    .I0(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_6),
    .I1(main_vtg_source_payload_vcount[11]),
    .I2(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_0_8) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_s1.INIT=8'h60;
  LUT4 main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6_s1 (
    .F(main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6),
    .I0(n13043_3),
    .I1(n13028_3),
    .I2(builder_basesoc_clockdomainsrenamer_state),
    .I3(main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6_6) 
);
defparam main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6_s1.INIT=16'h7000;
  LUT4 main_vtg_hactive_clockdomainsrenamer_next_value0_s1 (
    .F(main_vtg_hactive_clockdomainsrenamer_next_value0),
    .I0(builder_basesoc_clockdomainsrenamer_state),
    .I1(n13013_3),
    .I2(main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6_6),
    .I3(main_vtg_hactive_clockdomainsrenamer_next_value0_6) 
);
defparam main_vtg_hactive_clockdomainsrenamer_next_value0_s1.INIT=16'h8000;
  LUT3 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_1_s1 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[1]),
    .I0(main_vtg_source_payload_hcount[0]),
    .I1(main_vtg_source_payload_hcount[1]),
    .I2(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_6) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_1_s1.INIT=8'h60;
  LUT4 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_3_s1 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[3]),
    .I0(main_vtg_source_payload_hcount[2]),
    .I1(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_2_6),
    .I2(main_vtg_source_payload_hcount[3]),
    .I3(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_6) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_3_s1.INIT=16'h7800;
  LUT3 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_4_s1 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[4]),
    .I0(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_4_8),
    .I1(main_vtg_source_payload_hcount[4]),
    .I2(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_6) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_4_s1.INIT=8'h60;
  LUT3 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_5_s1 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[5]),
    .I0(main_vtg_source_payload_hcount[5]),
    .I1(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_5_6),
    .I2(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_6) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_5_s1.INIT=8'h60;
  LUT4 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_6_s1 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[6]),
    .I0(main_vtg_source_payload_hcount[5]),
    .I1(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_5_6),
    .I2(main_vtg_source_payload_hcount[6]),
    .I3(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_6) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_6_s1.INIT=16'h7800;
  LUT3 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_7_s1 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[7]),
    .I0(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_7_6),
    .I1(main_vtg_source_payload_hcount[7]),
    .I2(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_6) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_7_s1.INIT=8'h60;
  LUT3 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_8_s1 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[8]),
    .I0(main_vtg_source_payload_hcount[8]),
    .I1(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_8_6),
    .I2(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_6) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_8_s1.INIT=8'h60;
  LUT4 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_9_s1 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[9]),
    .I0(main_vtg_source_payload_hcount[8]),
    .I1(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_8_6),
    .I2(main_vtg_source_payload_hcount[9]),
    .I3(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_6) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_9_s1.INIT=16'h7800;
  LUT3 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_10_s1 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[10]),
    .I0(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_10_6),
    .I1(main_vtg_source_payload_hcount[10]),
    .I2(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_6) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_10_s1.INIT=8'h60;
  LUT3 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_s1 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[11]),
    .I0(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_6),
    .I1(main_vtg_source_payload_hcount[11]),
    .I2(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_6) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_s1.INIT=8'h60;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_0_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[0]),
    .I0(n12834_6),
    .I1(main_adapted_interface_adapted_interface_adr[4]) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_0_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_1_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[1]),
    .I0(n12834_6),
    .I1(main_adapted_interface_adapted_interface_adr[5]) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_1_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_2_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[2]),
    .I0(n12834_6),
    .I1(main_adapted_interface_adapted_interface_adr[6]) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_2_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_3_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[3]),
    .I0(n12834_6),
    .I1(main_adapted_interface_adapted_interface_adr[7]) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_3_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_4_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[4]),
    .I0(n12834_6),
    .I1(main_adapted_interface_adapted_interface_adr[8]) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_4_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_5_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[5]),
    .I0(n12834_6),
    .I1(main_adapted_interface_adapted_interface_adr[9]) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_5_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_6_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[6]),
    .I0(n12834_6),
    .I1(main_adapted_interface_adapted_interface_adr[10]) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_6_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_7_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[7]),
    .I0(n12834_6),
    .I1(main_adapted_interface_adapted_interface_adr[11]) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_7_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_8_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[8]),
    .I0(n12834_6),
    .I1(main_adapted_interface_adapted_interface_adr[12]) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_8_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_9_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[9]),
    .I0(main_tag_port_dat_r[0]),
    .I1(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_9_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_10_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[10]),
    .I0(main_tag_port_dat_r[1]),
    .I1(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_10_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_11_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[11]),
    .I0(main_tag_port_dat_r[2]),
    .I1(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_11_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_12_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[12]),
    .I0(main_tag_port_dat_r[3]),
    .I1(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_12_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_13_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[13]),
    .I0(main_tag_port_dat_r[4]),
    .I1(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_13_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_14_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[14]),
    .I0(main_tag_port_dat_r[5]),
    .I1(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_14_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_15_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[15]),
    .I0(main_tag_port_dat_r[6]),
    .I1(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_15_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_16_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[16]),
    .I0(main_tag_port_dat_r[7]),
    .I1(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_16_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_17_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[17]),
    .I0(main_tag_port_dat_r[8]),
    .I1(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_17_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_18_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[18]),
    .I0(main_tag_port_dat_r[9]),
    .I1(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_18_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_19_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[19]),
    .I0(main_tag_port_dat_r[10]),
    .I1(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_19_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_20_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[20]),
    .I0(main_tag_port_dat_r[11]),
    .I1(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_20_s2.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_0_s1 (
    .F(main_sdram_slave_p1_rddata[0]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[0]) 
);
defparam main_sdram_slave_p1_rddata_0_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_1_s1 (
    .F(main_sdram_slave_p1_rddata[1]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[1]) 
);
defparam main_sdram_slave_p1_rddata_1_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_2_s1 (
    .F(main_sdram_slave_p1_rddata[2]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[2]) 
);
defparam main_sdram_slave_p1_rddata_2_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_3_s1 (
    .F(main_sdram_slave_p1_rddata[3]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[3]) 
);
defparam main_sdram_slave_p1_rddata_3_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_4_s1 (
    .F(main_sdram_slave_p1_rddata[4]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[4]) 
);
defparam main_sdram_slave_p1_rddata_4_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_5_s1 (
    .F(main_sdram_slave_p1_rddata[5]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[5]) 
);
defparam main_sdram_slave_p1_rddata_5_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_6_s1 (
    .F(main_sdram_slave_p1_rddata[6]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[6]) 
);
defparam main_sdram_slave_p1_rddata_6_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_7_s1 (
    .F(main_sdram_slave_p1_rddata[7]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[7]) 
);
defparam main_sdram_slave_p1_rddata_7_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_8_s1 (
    .F(main_sdram_slave_p1_rddata[8]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[8]) 
);
defparam main_sdram_slave_p1_rddata_8_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_9_s1 (
    .F(main_sdram_slave_p1_rddata[9]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[9]) 
);
defparam main_sdram_slave_p1_rddata_9_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_10_s1 (
    .F(main_sdram_slave_p1_rddata[10]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[10]) 
);
defparam main_sdram_slave_p1_rddata_10_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_11_s1 (
    .F(main_sdram_slave_p1_rddata[11]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[11]) 
);
defparam main_sdram_slave_p1_rddata_11_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_12_s1 (
    .F(main_sdram_slave_p1_rddata[12]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[12]) 
);
defparam main_sdram_slave_p1_rddata_12_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_13_s1 (
    .F(main_sdram_slave_p1_rddata[13]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[13]) 
);
defparam main_sdram_slave_p1_rddata_13_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_14_s1 (
    .F(main_sdram_slave_p1_rddata[14]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[14]) 
);
defparam main_sdram_slave_p1_rddata_14_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_15_s1 (
    .F(main_sdram_slave_p1_rddata[15]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[15]) 
);
defparam main_sdram_slave_p1_rddata_15_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_0_s1 (
    .F(main_sdram_slave_p0_rddata[0]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[0]) 
);
defparam main_sdram_slave_p0_rddata_0_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_1_s1 (
    .F(main_sdram_slave_p0_rddata[1]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[1]) 
);
defparam main_sdram_slave_p0_rddata_1_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_2_s1 (
    .F(main_sdram_slave_p0_rddata[2]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[2]) 
);
defparam main_sdram_slave_p0_rddata_2_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_3_s1 (
    .F(main_sdram_slave_p0_rddata[3]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[3]) 
);
defparam main_sdram_slave_p0_rddata_3_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_4_s1 (
    .F(main_sdram_slave_p0_rddata[4]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[4]) 
);
defparam main_sdram_slave_p0_rddata_4_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_5_s1 (
    .F(main_sdram_slave_p0_rddata[5]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[5]) 
);
defparam main_sdram_slave_p0_rddata_5_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_6_s1 (
    .F(main_sdram_slave_p0_rddata[6]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[6]) 
);
defparam main_sdram_slave_p0_rddata_6_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_7_s1 (
    .F(main_sdram_slave_p0_rddata[7]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[7]) 
);
defparam main_sdram_slave_p0_rddata_7_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_8_s1 (
    .F(main_sdram_slave_p0_rddata[8]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[8]) 
);
defparam main_sdram_slave_p0_rddata_8_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_9_s1 (
    .F(main_sdram_slave_p0_rddata[9]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[9]) 
);
defparam main_sdram_slave_p0_rddata_9_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_10_s1 (
    .F(main_sdram_slave_p0_rddata[10]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[10]) 
);
defparam main_sdram_slave_p0_rddata_10_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_11_s1 (
    .F(main_sdram_slave_p0_rddata[11]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[11]) 
);
defparam main_sdram_slave_p0_rddata_11_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_12_s1 (
    .F(main_sdram_slave_p0_rddata[12]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[12]) 
);
defparam main_sdram_slave_p0_rddata_12_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_13_s1 (
    .F(main_sdram_slave_p0_rddata[13]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[13]) 
);
defparam main_sdram_slave_p0_rddata_13_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_14_s1 (
    .F(main_sdram_slave_p0_rddata[14]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[14]) 
);
defparam main_sdram_slave_p0_rddata_14_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_15_s1 (
    .F(main_sdram_slave_p0_rddata[15]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[15]) 
);
defparam main_sdram_slave_p0_rddata_15_s1.INIT=4'h8;
  LUT2 main_basesoc_rx_source_payload_data_0_s1 (
    .F(main_basesoc_rx_source_payload_data[0]),
    .I0(main_basesoc_rx_data[0]),
    .I1(n7440_4) 
);
defparam main_basesoc_rx_source_payload_data_0_s1.INIT=4'h8;
  LUT2 main_basesoc_rx_source_payload_data_1_s1 (
    .F(main_basesoc_rx_source_payload_data[1]),
    .I0(main_basesoc_rx_data[1]),
    .I1(n7440_4) 
);
defparam main_basesoc_rx_source_payload_data_1_s1.INIT=4'h8;
  LUT2 main_basesoc_rx_source_payload_data_2_s1 (
    .F(main_basesoc_rx_source_payload_data[2]),
    .I0(main_basesoc_rx_data[2]),
    .I1(n7440_4) 
);
defparam main_basesoc_rx_source_payload_data_2_s1.INIT=4'h8;
  LUT2 main_basesoc_rx_source_payload_data_3_s1 (
    .F(main_basesoc_rx_source_payload_data[3]),
    .I0(main_basesoc_rx_data[3]),
    .I1(n7440_4) 
);
defparam main_basesoc_rx_source_payload_data_3_s1.INIT=4'h8;
  LUT2 main_basesoc_rx_source_payload_data_4_s1 (
    .F(main_basesoc_rx_source_payload_data[4]),
    .I0(main_basesoc_rx_data[4]),
    .I1(n7440_4) 
);
defparam main_basesoc_rx_source_payload_data_4_s1.INIT=4'h8;
  LUT2 main_basesoc_rx_source_payload_data_5_s1 (
    .F(main_basesoc_rx_source_payload_data[5]),
    .I0(main_basesoc_rx_data[5]),
    .I1(n7440_4) 
);
defparam main_basesoc_rx_source_payload_data_5_s1.INIT=4'h8;
  LUT2 main_basesoc_rx_source_payload_data_6_s1 (
    .F(main_basesoc_rx_source_payload_data[6]),
    .I0(main_basesoc_rx_data[6]),
    .I1(n7440_4) 
);
defparam main_basesoc_rx_source_payload_data_6_s1.INIT=4'h8;
  LUT2 main_basesoc_rx_source_payload_data_7_s1 (
    .F(main_basesoc_rx_source_payload_data[7]),
    .I0(main_basesoc_rx_data[7]),
    .I1(n7440_4) 
);
defparam main_basesoc_rx_source_payload_data_7_s1.INIT=4'h8;
  LUT4 n7418_s1 (
    .F(n7418_5),
    .I0(main_basesoc_rx_count[0]),
    .I1(main_basesoc_rx_count[1]),
    .I2(main_basesoc_rx_count[2]),
    .I3(main_basesoc_rx_tick) 
);
defparam n7418_s1.INIT=16'h7800;
  LUT4 n7351_s1 (
    .F(n7351_5),
    .I0(main_basesoc_tx_count[0]),
    .I1(main_basesoc_tx_count[1]),
    .I2(main_basesoc_tx_count[2]),
    .I3(main_basesoc_tx_tick) 
);
defparam n7351_s1.INIT=16'h7800;
  LUT3 main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value_ce0_s1 (
    .F(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value_ce0),
    .I0(builder_basesoc_axilitesram0_next_state_2_16),
    .I1(builder_basesoc_axilitesram0_next_state_1_17),
    .I2(builder_basesoc_axilitesram0_next_state_1_15) 
);
defparam main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value_ce0_s1.INIT=8'h10;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_0_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[0]),
    .I0(main_wb_sdram_dat_r[0]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_0_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_1_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[1]),
    .I0(main_wb_sdram_dat_r[1]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_1_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_2_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[2]),
    .I0(main_wb_sdram_dat_r[2]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_2_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_3_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[3]),
    .I0(main_wb_sdram_dat_r[3]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_3_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_4_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[4]),
    .I0(main_wb_sdram_dat_r[4]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_4_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_5_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[5]),
    .I0(main_wb_sdram_dat_r[5]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_5_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_6_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[6]),
    .I0(main_wb_sdram_dat_r[6]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_6_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_7_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[7]),
    .I0(main_wb_sdram_dat_r[7]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_7_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_8_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[8]),
    .I0(main_wb_sdram_dat_r[8]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_8_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_9_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[9]),
    .I0(main_wb_sdram_dat_r[9]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_9_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_10_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[10]),
    .I0(main_wb_sdram_dat_r[10]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_10_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_11_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[11]),
    .I0(main_wb_sdram_dat_r[11]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_11_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_12_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[12]),
    .I0(main_wb_sdram_dat_r[12]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_12_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_13_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[13]),
    .I0(main_wb_sdram_dat_r[13]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_13_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_14_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[14]),
    .I0(main_wb_sdram_dat_r[14]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_14_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_15_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[15]),
    .I0(main_wb_sdram_dat_r[15]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_15_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_16_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[16]),
    .I0(main_wb_sdram_dat_r[16]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_16_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_17_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[17]),
    .I0(main_wb_sdram_dat_r[17]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_17_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_18_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[18]),
    .I0(main_wb_sdram_dat_r[18]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_18_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_19_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[19]),
    .I0(main_wb_sdram_dat_r[19]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_19_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_20_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[20]),
    .I0(main_wb_sdram_dat_r[20]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_20_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_21_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[21]),
    .I0(main_wb_sdram_dat_r[21]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_21_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_22_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[22]),
    .I0(main_wb_sdram_dat_r[22]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_22_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_23_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[23]),
    .I0(main_wb_sdram_dat_r[23]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_23_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_24_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[24]),
    .I0(main_wb_sdram_dat_r[24]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_24_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_25_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[25]),
    .I0(main_wb_sdram_dat_r[25]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_25_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_26_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[26]),
    .I0(main_wb_sdram_dat_r[26]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_26_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_27_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[27]),
    .I0(main_wb_sdram_dat_r[27]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_27_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_28_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[28]),
    .I0(main_wb_sdram_dat_r[28]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_28_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_29_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[29]),
    .I0(main_wb_sdram_dat_r[29]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_29_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_30_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[30]),
    .I0(main_wb_sdram_dat_r[30]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_30_s1.INIT=4'h8;
  LUT2 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_31_s1 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[31]),
    .I0(main_wb_sdram_dat_r[31]),
    .I1(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_31_s1.INIT=4'h8;
  LUT4 main_bridge_ar_ready_s1 (
    .F(main_bridge_ar_ready),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_state[2]),
    .I2(builder_axilite2wishbone_state[0]),
    .I3(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_14) 
);
defparam main_bridge_ar_ready_s1.INIT=16'h1000;
  LUT2 n18780_s2 (
    .F(n18780_6),
    .I0(dvi_rst),
    .I1(builder_multiregimpl1_regs1) 
);
defparam n18780_s2.INIT=4'h4;
  LUT3 n21773_s2 (
    .F(n21773_6),
    .I0(main_sdram_time1[0]),
    .I1(main_sdram_time1[1]),
    .I2(main_sdram_time1_3_9) 
);
defparam n21773_s2.INIT=8'h9F;
  LUT4 n21772_s2 (
    .F(n21772_6),
    .I0(main_sdram_time1[0]),
    .I1(main_sdram_time1[1]),
    .I2(main_sdram_time1[2]),
    .I3(main_sdram_time1_3_9) 
);
defparam n21772_s2.INIT=16'hE1FF;
  LUT3 n21757_s2 (
    .F(n21757_6),
    .I0(main_sdram_time0[0]),
    .I1(main_sdram_time0[1]),
    .I2(main_sdram_time0_4_9) 
);
defparam n21757_s2.INIT=8'hF9;
  LUT4 n21756_s2 (
    .F(n21756_6),
    .I0(main_sdram_time0[0]),
    .I1(main_sdram_time0[1]),
    .I2(main_sdram_time0[2]),
    .I3(main_sdram_time0_4_9) 
);
defparam n21756_s2.INIT=16'hFFE1;
  LUT3 n21755_s2 (
    .F(n21755_6),
    .I0(n21755_7),
    .I1(main_sdram_time0[3]),
    .I2(main_sdram_time0_4_9) 
);
defparam n21755_s2.INIT=8'hF6;
  LUT4 n22639_s1 (
    .F(n22639_5),
    .I0(mosi_sel[0]),
    .I1(mosi_sel[1]),
    .I2(mosi_latch),
    .I3(mosi_sel[2]) 
);
defparam n22639_s1.INIT=16'hFEF1;
  LUT3 n21714_s1 (
    .F(n21714_5),
    .I0(n21882_4),
    .I1(main_sdram_bankmachine3_twtpcon_count[0]),
    .I2(main_sdram_bankmachine3_twtpcon_count[1]) 
);
defparam n21714_s1.INIT=8'hEB;
  LUT3 n21581_s1 (
    .F(n21581_5),
    .I0(n34365_4),
    .I1(main_sdram_bankmachine2_twtpcon_count[0]),
    .I2(main_sdram_bankmachine2_twtpcon_count[1]) 
);
defparam n21581_s1.INIT=8'hEB;
  LUT3 n21315_s1 (
    .F(n21315_5),
    .I0(n34355_4),
    .I1(main_sdram_bankmachine0_twtpcon_count[0]),
    .I2(main_sdram_bankmachine0_twtpcon_count[1]) 
);
defparam n21315_s1.INIT=8'hEB;
  LUT4 n21832_s10 (
    .F(n21824_5),
    .I0(main_sdram_choose_req_grant[0]),
    .I1(n21830_8),
    .I2(n21830_9),
    .I3(n21818_7) 
);
defparam n21832_s10.INIT=16'hFF0B;
  LUT4 n21831_s10 (
    .F(n21823_5),
    .I0(n21830_9),
    .I1(n21830_8),
    .I2(main_sdram_choose_req_grant[1]),
    .I3(n21818_7) 
);
defparam n21831_s10.INIT=16'hFF40;
  LUT4 n21831_s9 (
    .F(n21817_5),
    .I0(n21830_9),
    .I1(main_sdram_choose_req_grant[1]),
    .I2(n21830_7),
    .I3(n21818_7) 
);
defparam n21831_s9.INIT=16'hFFF4;
  LUT4 n21832_s8 (
    .F(n21812_5),
    .I0(n21818_7),
    .I1(main_sdram_choose_req_grant[0]),
    .I2(n21830_7),
    .I3(n21830_8) 
);
defparam n21832_s8.INIT=16'h0EFF;
  LUT4 n21804_s10 (
    .F(n21796_5),
    .I0(main_sdram_choose_cmd_grant[0]),
    .I1(n21802_8),
    .I2(n21802_9),
    .I3(n21790_7) 
);
defparam n21804_s10.INIT=16'h0BFF;
  LUT4 n21803_s10 (
    .F(n21795_5),
    .I0(n21802_9),
    .I1(n21802_8),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(n21790_7) 
);
defparam n21803_s10.INIT=16'h40FF;
  LUT4 n21803_s9 (
    .F(n21789_5),
    .I0(n21802_9),
    .I1(main_sdram_choose_cmd_grant[1]),
    .I2(n21802_7),
    .I3(n21790_7) 
);
defparam n21803_s9.INIT=16'hF4FF;
  LUT4 n21804_s8 (
    .F(n21784_5),
    .I0(main_sdram_choose_cmd_grant[0]),
    .I1(n21790_7),
    .I2(n21802_7),
    .I3(n21802_8) 
);
defparam n21804_s8.INIT=16'h0BFF;
  LUT4 main_vtg_vactive_clockdomainsrenamer_next_value_ce1_s2 (
    .F(main_vtg_vactive_clockdomainsrenamer_next_value_ce1),
    .I0(main_vtg_vactive_clockdomainsrenamer_next_value1_6),
    .I1(n13112_3),
    .I2(main_vtg_source_payload_vsync_clockdomainsrenamer_next_value_ce7_6),
    .I3(builder_basesoc_clockdomainsrenamer_state) 
);
defparam main_vtg_vactive_clockdomainsrenamer_next_value_ce1_s2.INIT=16'hB0FF;
  LUT4 main_vtg_hactive_clockdomainsrenamer_next_value_ce0_s2 (
    .F(main_vtg_hactive_clockdomainsrenamer_next_value_ce0),
    .I0(main_vtg_hactive_clockdomainsrenamer_next_value0_6),
    .I1(n13013_3),
    .I2(main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6_6),
    .I3(builder_basesoc_clockdomainsrenamer_state) 
);
defparam main_vtg_hactive_clockdomainsrenamer_next_value_ce0_s2.INIT=16'hB0FF;
  LUT4 builder_wishbone2axi0_next_state_1_s11 (
    .F(builder_wishbone2axi0_next_state_1_17),
    .I0(n24506_4),
    .I1(builder_wishbone2axi0_state[0]),
    .I2(builder_wishbone2axi0_next_state_1_20),
    .I3(builder_wishbone2axi0_state[1]) 
);
defparam builder_wishbone2axi0_next_state_1_s11.INIT=16'hFFF1;
  LUT4 builder_wishbone2axi1_next_state_1_s11 (
    .F(builder_wishbone2axi1_next_state_1_16),
    .I0(builder_wishbone2axi1_state[0]),
    .I1(main_basesoc_dbus_stb),
    .I2(builder_wishbone2axi1_state[1]),
    .I3(builder_wishbone2axi1_next_state_1_19) 
);
defparam builder_wishbone2axi1_next_state_1_s11.INIT=16'hFFF4;
  LUT3 builder_axi2axilite0_next_state_1_s8 (
    .F(builder_axi2axilite0_next_state_1_14),
    .I0(builder_axi2axilite0_next_state_1_17),
    .I1(builder_axi2axilite0_next_state_1_18),
    .I2(builder_axi2axilite0_state[1]) 
);
defparam builder_axi2axilite0_next_state_1_s8.INIT=8'hEF;
  LUT3 builder_axi2axilite1_next_state_1_s8 (
    .F(builder_axi2axilite1_next_state_1_14),
    .I0(builder_axi2axilite1_next_state_1_16),
    .I1(main_basesoc_ram_we_0_5),
    .I2(builder_axi2axilite1_state[1]) 
);
defparam builder_axi2axilite1_next_state_1_s8.INIT=8'hEF;
  LUT3 builder_axi2axilite_next_state_1_s8 (
    .F(builder_axi2axilite_next_state_1_14),
    .I0(builder_axi2axilite_next_state_1_16),
    .I1(builder_axi2axilite_next_state_1_17),
    .I2(builder_axi2axilite_state[1]) 
);
defparam builder_axi2axilite_next_state_1_s8.INIT=8'h1F;
  LUT3 builder_axi2axilite2_next_state_1_s8 (
    .F(builder_axi2axilite2_next_state_1_14),
    .I0(builder_axi2axilite2_next_state_1_16),
    .I1(builder_axi2axilite2_next_state_1_17),
    .I2(builder_axi2axilite2_state[1]) 
);
defparam builder_axi2axilite2_next_state_1_s8.INIT=8'hEF;
  LUT4 builder_basesoc_bankmachine0_next_state_1_s14 (
    .F(builder_basesoc_bankmachine0_next_state_1_22),
    .I0(builder_basesoc_bankmachine0_next_state_1_24),
    .I1(builder_basesoc_bankmachine0_state[2]),
    .I2(builder_basesoc_bankmachine0_state[1]),
    .I3(builder_basesoc_bankmachine0_next_state_1_29) 
);
defparam builder_basesoc_bankmachine0_next_state_1_s14.INIT=16'hEFFF;
  LUT4 builder_basesoc_bankmachine1_next_state_1_s14 (
    .F(builder_basesoc_bankmachine1_next_state_1_22),
    .I0(builder_basesoc_bankmachine1_state[2]),
    .I1(builder_basesoc_bankmachine1_next_state_1_24),
    .I2(builder_basesoc_bankmachine1_next_state_1_25),
    .I3(builder_basesoc_bankmachine1_state[1]) 
);
defparam builder_basesoc_bankmachine1_next_state_1_s14.INIT=16'hEFFF;
  LUT4 builder_basesoc_bankmachine2_next_state_1_s14 (
    .F(builder_basesoc_bankmachine2_next_state_1_22),
    .I0(builder_basesoc_bankmachine2_next_state_1_24),
    .I1(builder_basesoc_bankmachine2_state[2]),
    .I2(builder_basesoc_bankmachine2_state[1]),
    .I3(builder_basesoc_bankmachine2_next_state_1_25) 
);
defparam builder_basesoc_bankmachine2_next_state_1_s14.INIT=16'hEFFF;
  LUT4 builder_basesoc_bankmachine3_next_state_1_s14 (
    .F(builder_basesoc_bankmachine3_next_state_1_22),
    .I0(builder_basesoc_bankmachine3_next_state_1_24),
    .I1(builder_basesoc_bankmachine3_state[2]),
    .I2(builder_basesoc_bankmachine3_state[1]),
    .I3(n21904_4) 
);
defparam builder_basesoc_bankmachine3_next_state_1_s14.INIT=16'hEFFF;
  LUT3 main_vfb_dma_res_fifo_consume_0_s12 (
    .F(main_vfb_dma_res_fifo_consume_0_19),
    .I0(main_vfb_dma_res_fifo_consume[0]),
    .I1(main_vfb_dma_res_fifo_consume_0_24),
    .I2(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_0_s12.INIT=8'hA3;
  LUT3 main_vfb_dma_res_fifo_consume_2_s11 (
    .F(main_vfb_dma_res_fifo_consume_2_17),
    .I0(n22294_7),
    .I1(main_vfb_dma_res_fifo_consume_2_19),
    .I2(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_2_s11.INIT=8'h53;
  LUT3 main_vfb_dma_res_fifo_consume_3_s11 (
    .F(main_vfb_dma_res_fifo_consume_3_17),
    .I0(n22293_7),
    .I1(main_vfb_dma_res_fifo_consume_3_19),
    .I2(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_3_s11.INIT=8'h53;
  LUT3 main_vfb_dma_res_fifo_consume_5_s11 (
    .F(main_vfb_dma_res_fifo_consume_5_17),
    .I0(n22291_7),
    .I1(main_vfb_dma_res_fifo_consume_5_19),
    .I2(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_5_s11.INIT=8'h53;
  LUT3 main_vfb_dma_res_fifo_consume_6_s11 (
    .F(main_vfb_dma_res_fifo_consume_6_17),
    .I0(n22290_7),
    .I1(main_vfb_dma_res_fifo_consume_6_19),
    .I2(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_6_s11.INIT=8'h53;
  LUT3 main_vfb_dma_res_fifo_consume_8_s11 (
    .F(main_vfb_dma_res_fifo_consume_8_17),
    .I0(n22288_7),
    .I1(main_vfb_dma_res_fifo_consume_8_19),
    .I2(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_8_s11.INIT=8'h53;
  LUT3 main_vfb_dma_res_fifo_consume_9_s11 (
    .F(main_vfb_dma_res_fifo_consume_9_17),
    .I0(n22287_10),
    .I1(main_vfb_dma_res_fifo_consume_9_19),
    .I2(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_9_s11.INIT=8'h53;
  LUT3 main_vfb_dma_res_fifo_consume_10_s11 (
    .F(main_vfb_dma_res_fifo_consume_10_17),
    .I0(n22286_7),
    .I1(main_vfb_dma_res_fifo_consume_10_19),
    .I2(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_10_s11.INIT=8'h53;
  LUT3 main_vfb_dma_res_fifo_consume_11_s11 (
    .F(main_vfb_dma_res_fifo_consume_11_17),
    .I0(n22285_7),
    .I1(main_vfb_dma_res_fifo_consume_11_19),
    .I2(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_11_s11.INIT=8'h53;
  LUT3 main_vfb_dma_res_fifo_consume_13_s11 (
    .F(main_vfb_dma_res_fifo_consume_13_17),
    .I0(n22283_5),
    .I1(main_vfb_dma_res_fifo_consume_13_19),
    .I2(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_13_s11.INIT=8'h53;
  LUT3 n20747_s4 (
    .F(n20747_10),
    .I0(main_basesoc_rx_phase[3]),
    .I1(main_basesoc_rx_phase[2]),
    .I2(main_basesoc_rx_phase[4]) 
);
defparam n20747_s4.INIT=8'h87;
  LUT4 n20746_s4 (
    .F(n20746_10),
    .I0(main_basesoc_rx_phase[3]),
    .I1(main_basesoc_rx_phase[2]),
    .I2(main_basesoc_rx_phase[4]),
    .I3(main_basesoc_rx_phase[5]) 
);
defparam n20746_s4.INIT=16'hF807;
  LUT3 n20744_s4 (
    .F(n20744_10),
    .I0(n20745_9),
    .I1(main_basesoc_rx_phase[6]),
    .I2(main_basesoc_rx_phase[7]) 
);
defparam n20744_s4.INIT=8'h4B;
  LUT2 n20742_s4 (
    .F(n20742_10),
    .I0(main_basesoc_rx_phase[9]),
    .I1(n20742_11) 
);
defparam n20742_s4.INIT=4'h9;
  LUT3 n20741_s4 (
    .F(n20741_10),
    .I0(main_basesoc_rx_phase[9]),
    .I1(n20742_11),
    .I2(main_basesoc_rx_phase[10]) 
);
defparam n20741_s4.INIT=8'hE1;
  LUT4 n20740_s4 (
    .F(n20740_10),
    .I0(main_basesoc_rx_phase[9]),
    .I1(main_basesoc_rx_phase[10]),
    .I2(n20742_11),
    .I3(main_basesoc_rx_phase[11]) 
);
defparam n20740_s4.INIT=16'hFE01;
  LUT2 n20739_s4 (
    .F(n20739_10),
    .I0(main_basesoc_rx_phase[12]),
    .I1(n20739_11) 
);
defparam n20739_s4.INIT=4'h6;
  LUT3 n20738_s4 (
    .F(n20738_10),
    .I0(main_basesoc_rx_phase[12]),
    .I1(n20739_11),
    .I2(main_basesoc_rx_phase[13]) 
);
defparam n20738_s4.INIT=8'hB4;
  LUT4 n20737_s4 (
    .F(n20737_10),
    .I0(main_basesoc_rx_phase[12]),
    .I1(main_basesoc_rx_phase[13]),
    .I2(n20739_11),
    .I3(main_basesoc_rx_phase[14]) 
);
defparam n20737_s4.INIT=16'hEF10;
  LUT2 n20736_s4 (
    .F(n20736_10),
    .I0(main_basesoc_rx_phase[15]),
    .I1(n20735_9) 
);
defparam n20736_s4.INIT=4'h6;
  LUT3 n20733_s4 (
    .F(n20733_10),
    .I0(main_basesoc_rx_phase[17]),
    .I1(n20732_9),
    .I2(main_basesoc_rx_phase[18]) 
);
defparam n20733_s4.INIT=8'hE1;
  LUT2 n20731_s4 (
    .F(n20731_10),
    .I0(main_basesoc_rx_phase[20]),
    .I1(n20731_11) 
);
defparam n20731_s4.INIT=4'h9;
  LUT4 n20728_s4 (
    .F(n20728_10),
    .I0(n20730_9),
    .I1(main_basesoc_rx_phase[21]),
    .I2(main_basesoc_rx_phase[22]),
    .I3(main_basesoc_rx_phase[23]) 
);
defparam n20728_s4.INIT=16'h40BF;
  LUT4 n20643_s4 (
    .F(n20643_10),
    .I0(main_basesoc_tx_phase[29]),
    .I1(main_basesoc_tx_phase[30]),
    .I2(main_basesoc_tx_phase[31]),
    .I3(n20645_9) 
);
defparam n20643_s4.INIT=16'h8000;
  LUT4 n20720_s3 (
    .F(n20720_8),
    .I0(main_basesoc_rx_phase[29]),
    .I1(main_basesoc_rx_phase[30]),
    .I2(main_basesoc_rx_phase[31]),
    .I3(n20722_9) 
);
defparam n20720_s3.INIT=16'h8000;
  LUT3 main_full_rate_phy_dfi_p0_cs_n_s1 (
    .F(main_full_rate_phy_dfi_p0_cs_n),
    .I0(main_full_rate_phy_dfi_p0_cs_n_6),
    .I1(main_sdram_dfi_p1_cs_n),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_cs_n_s1.INIT=8'hCA;
  LUT4 builder_wishbone2axi0_next_state_1_s12 (
    .F(builder_wishbone2axi0_next_state_1_19),
    .I0(builder_fsm0_state),
    .I1(builder_fsm1_state),
    .I2(builder_wishbone2axi0_state[0]),
    .I3(builder_wishbone2axi0_state[1]) 
);
defparam builder_wishbone2axi0_next_state_1_s12.INIT=16'h0CAF;
  LUT4 builder_wishbone2axi0_state_1_s3 (
    .F(builder_wishbone2axi0_state_1_8),
    .I0(builder_wishbone2axi0_state[0]),
    .I1(builder_wishbone2axi0_state_1_11),
    .I2(builder_wishbone2axi0_state[1]),
    .I3(builder_wishbone2axi0_next_state_1_17) 
);
defparam builder_wishbone2axi0_state_1_s3.INIT=16'hEF00;
  LUT4 builder_wishbone2axi1_next_state_1_s12 (
    .F(builder_wishbone2axi1_next_state_1_18),
    .I0(builder_wishbone2axi1_state[1]),
    .I1(builder_fsm0_state),
    .I2(builder_wishbone2axi1_next_state_1_20),
    .I3(builder_wishbone2axi1_state[0]) 
);
defparam builder_wishbone2axi1_next_state_1_s12.INIT=16'h44F0;
  LUT4 builder_wishbone2axi1_state_1_s3 (
    .F(builder_wishbone2axi1_state_1_8),
    .I0(builder_rr_read_grant_8),
    .I1(builder_wishbone2axi1_next_state_0_16),
    .I2(builder_wishbone2axi1_state_1_9),
    .I3(builder_wishbone2axi1_next_state_1_16) 
);
defparam builder_wishbone2axi1_state_1_s3.INIT=16'h4F00;
  LUT4 builder_basesoc_fullmemorywe_state_1_s3 (
    .F(builder_basesoc_fullmemorywe_state_1_8),
    .I0(builder_basesoc_fullmemorywe_state[0]),
    .I1(builder_basesoc_fullmemorywe_next_state_0_9),
    .I2(builder_basesoc_fullmemorywe_state[1]),
    .I3(builder_basesoc_fullmemorywe_next_state_0_8) 
);
defparam builder_basesoc_fullmemorywe_state_1_s3.INIT=16'hFF0E;
  LUT4 n21278_s0 (
    .F(n21278_4),
    .I0(main_sdram_bankmachine0_level[0]),
    .I1(main_sdram_bankmachine0_level[1]),
    .I2(main_sdram_bankmachine0_level[2]),
    .I3(main_sdram_bankmachine0_wrport_we) 
);
defparam n21278_s0.INIT=16'h78E1;
  LUT4 n21411_s0 (
    .F(n21411_4),
    .I0(main_sdram_bankmachine1_level[0]),
    .I1(main_sdram_bankmachine1_level[1]),
    .I2(main_sdram_bankmachine1_level[2]),
    .I3(main_sdram_bankmachine1_wrport_we) 
);
defparam n21411_s0.INIT=16'h78E1;
  LUT4 n21544_s0 (
    .F(n21544_4),
    .I0(main_sdram_bankmachine2_level[0]),
    .I1(main_sdram_bankmachine2_level[1]),
    .I2(main_sdram_bankmachine2_level[2]),
    .I3(main_sdram_bankmachine2_wrport_we) 
);
defparam n21544_s0.INIT=16'h78E1;
  LUT4 n21677_s0 (
    .F(n21677_4),
    .I0(main_sdram_bankmachine3_level[0]),
    .I1(main_sdram_bankmachine3_level[1]),
    .I2(main_sdram_bankmachine3_level[2]),
    .I3(main_sdram_bankmachine3_wrport_we) 
);
defparam n21677_s0.INIT=16'h78E1;
  LUT2 n20809_s0 (
    .F(n20809_4),
    .I0(main_basesoc_uart_tx_fifo_produce[0]),
    .I1(main_basesoc_uart_tx_fifo_produce[1]) 
);
defparam n20809_s0.INIT=4'h6;
  LUT3 n20808_s0 (
    .F(n20808_4),
    .I0(main_basesoc_uart_tx_fifo_produce[0]),
    .I1(main_basesoc_uart_tx_fifo_produce[1]),
    .I2(main_basesoc_uart_tx_fifo_produce[2]) 
);
defparam n20808_s0.INIT=8'h78;
  LUT4 n20807_s0 (
    .F(n20807_4),
    .I0(main_basesoc_uart_tx_fifo_produce[0]),
    .I1(main_basesoc_uart_tx_fifo_produce[1]),
    .I2(main_basesoc_uart_tx_fifo_produce[2]),
    .I3(main_basesoc_uart_tx_fifo_produce[3]) 
);
defparam n20807_s0.INIT=16'h7F80;
  LUT2 n20818_s0 (
    .F(n20818_4),
    .I0(main_basesoc_uart_tx_fifo_consume[0]),
    .I1(main_basesoc_uart_tx_fifo_consume[1]) 
);
defparam n20818_s0.INIT=4'h6;
  LUT3 n20817_s0 (
    .F(n20817_4),
    .I0(main_basesoc_uart_tx_fifo_consume[0]),
    .I1(main_basesoc_uart_tx_fifo_consume[1]),
    .I2(main_basesoc_uart_tx_fifo_consume[2]) 
);
defparam n20817_s0.INIT=8'h78;
  LUT4 n20816_s0 (
    .F(n20816_4),
    .I0(main_basesoc_uart_tx_fifo_consume[0]),
    .I1(main_basesoc_uart_tx_fifo_consume[1]),
    .I2(main_basesoc_uart_tx_fifo_consume[2]),
    .I3(main_basesoc_uart_tx_fifo_consume[3]) 
);
defparam n20816_s0.INIT=16'h7F80;
  LUT2 n20859_s0 (
    .F(n20859_4),
    .I0(main_basesoc_uart_rx_fifo_produce[0]),
    .I1(main_basesoc_uart_rx_fifo_produce[1]) 
);
defparam n20859_s0.INIT=4'h6;
  LUT3 n20858_s0 (
    .F(n20858_4),
    .I0(main_basesoc_uart_rx_fifo_produce[0]),
    .I1(main_basesoc_uart_rx_fifo_produce[1]),
    .I2(main_basesoc_uart_rx_fifo_produce[2]) 
);
defparam n20858_s0.INIT=8'h78;
  LUT4 n20857_s0 (
    .F(n20857_4),
    .I0(main_basesoc_uart_rx_fifo_produce[0]),
    .I1(main_basesoc_uart_rx_fifo_produce[1]),
    .I2(main_basesoc_uart_rx_fifo_produce[2]),
    .I3(main_basesoc_uart_rx_fifo_produce[3]) 
);
defparam n20857_s0.INIT=16'h7F80;
  LUT2 n20868_s0 (
    .F(n20868_4),
    .I0(main_basesoc_uart_rx_fifo_consume[0]),
    .I1(main_basesoc_uart_rx_fifo_consume[1]) 
);
defparam n20868_s0.INIT=4'h6;
  LUT3 n20867_s0 (
    .F(n20867_4),
    .I0(main_basesoc_uart_rx_fifo_consume[0]),
    .I1(main_basesoc_uart_rx_fifo_consume[1]),
    .I2(main_basesoc_uart_rx_fifo_consume[2]) 
);
defparam n20867_s0.INIT=8'h78;
  LUT4 n20866_s0 (
    .F(n20866_4),
    .I0(main_basesoc_uart_rx_fifo_consume[0]),
    .I1(main_basesoc_uart_rx_fifo_consume[1]),
    .I2(main_basesoc_uart_rx_fifo_consume[2]),
    .I3(main_basesoc_uart_rx_fifo_consume[3]) 
);
defparam n20866_s0.INIT=16'h7F80;
  LUT2 n21245_s0 (
    .F(n21245_4),
    .I0(main_sdram_bankmachine0_produce[0]),
    .I1(main_sdram_bankmachine0_produce[1]) 
);
defparam n21245_s0.INIT=4'h6;
  LUT3 n21244_s0 (
    .F(n21244_4),
    .I0(main_sdram_bankmachine0_produce[0]),
    .I1(main_sdram_bankmachine0_produce[1]),
    .I2(main_sdram_bankmachine0_produce[2]) 
);
defparam n21244_s0.INIT=8'h78;
  LUT3 n21251_s0 (
    .F(n21251_4),
    .I0(main_sdram_bankmachine0_consume[0]),
    .I1(main_sdram_bankmachine0_consume[1]),
    .I2(main_sdram_bankmachine0_consume[2]) 
);
defparam n21251_s0.INIT=8'h78;
  LUT2 n21378_s0 (
    .F(n21378_4),
    .I0(main_sdram_bankmachine1_produce[0]),
    .I1(main_sdram_bankmachine1_produce[1]) 
);
defparam n21378_s0.INIT=4'h6;
  LUT3 n21377_s0 (
    .F(n21377_4),
    .I0(main_sdram_bankmachine1_produce[0]),
    .I1(main_sdram_bankmachine1_produce[1]),
    .I2(main_sdram_bankmachine1_produce[2]) 
);
defparam n21377_s0.INIT=8'h78;
  LUT3 n21384_s0 (
    .F(n21384_4),
    .I0(main_sdram_bankmachine1_consume[0]),
    .I1(main_sdram_bankmachine1_consume[1]),
    .I2(main_sdram_bankmachine1_consume[2]) 
);
defparam n21384_s0.INIT=8'h78;
  LUT2 n21511_s0 (
    .F(n21511_4),
    .I0(main_sdram_bankmachine2_produce[0]),
    .I1(main_sdram_bankmachine2_produce[1]) 
);
defparam n21511_s0.INIT=4'h6;
  LUT3 n21510_s0 (
    .F(n21510_4),
    .I0(main_sdram_bankmachine2_produce[0]),
    .I1(main_sdram_bankmachine2_produce[1]),
    .I2(main_sdram_bankmachine2_produce[2]) 
);
defparam n21510_s0.INIT=8'h78;
  LUT3 n21517_s0 (
    .F(n21517_4),
    .I0(main_sdram_bankmachine2_consume[0]),
    .I1(main_sdram_bankmachine2_consume[1]),
    .I2(main_sdram_bankmachine2_consume[2]) 
);
defparam n21517_s0.INIT=8'h78;
  LUT2 n21644_s0 (
    .F(n21644_4),
    .I0(main_sdram_bankmachine3_produce[0]),
    .I1(main_sdram_bankmachine3_produce[1]) 
);
defparam n21644_s0.INIT=4'h6;
  LUT3 n21643_s0 (
    .F(n21643_4),
    .I0(main_sdram_bankmachine3_produce[0]),
    .I1(main_sdram_bankmachine3_produce[1]),
    .I2(main_sdram_bankmachine3_produce[2]) 
);
defparam n21643_s0.INIT=8'h78;
  LUT3 n21650_s0 (
    .F(n21650_4),
    .I0(main_sdram_bankmachine3_consume[0]),
    .I1(main_sdram_bankmachine3_consume[1]),
    .I2(main_sdram_bankmachine3_consume[2]) 
);
defparam n21650_s0.INIT=8'h78;
  LUT4 main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_s1 (
    .F(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_4),
    .I0(builder_axi2axilite0_next_state_1_17),
    .I1(builder_axi2axilite0_state[0]),
    .I2(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_6),
    .I3(builder_axi2axilite0_state[1]) 
);
defparam main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_s1.INIT=16'h543F;
  LUT4 main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_s2 (
    .F(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I0(main_basesoc_basesoc_socbushandler_beat_count[4]),
    .I1(main_basesoc_basesoc_socbushandler_beat_count[5]),
    .I2(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_7),
    .I3(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_8) 
);
defparam main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_s2.INIT=16'h1000;
  LUT4 main_basesoc_socbushandler_pipe_valid_sink_ready_s1 (
    .F(main_basesoc_socbushandler_pipe_valid_sink_ready_4),
    .I0(builder_axi2axilite1_next_state_1_16),
    .I1(builder_axi2axilite1_state[0]),
    .I2(main_basesoc_socbushandler_pipe_valid_sink_ready_6),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_basesoc_socbushandler_pipe_valid_sink_ready_s1.INIT=16'h543F;
  LUT4 main_basesoc_socbushandler_pipe_valid_sink_ready_s2 (
    .F(main_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I0(main_basesoc_socbushandler_beat_count[4]),
    .I1(main_basesoc_socbushandler_beat_count[5]),
    .I2(main_basesoc_socbushandler_pipe_valid_sink_ready_7),
    .I3(main_basesoc_socbushandler_pipe_valid_sink_ready_8) 
);
defparam main_basesoc_socbushandler_pipe_valid_sink_ready_s2.INIT=16'h1000;
  LUT4 main_bridge_axi2axi_lite_pipe_valid_sink_ready_s1 (
    .F(main_bridge_axi2axi_lite_pipe_valid_sink_ready_4),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_6),
    .I1(builder_axi2axilite_state[0]),
    .I2(main_bridge_axi2axi_lite_pipe_valid_sink_ready_7),
    .I3(builder_axi2axilite_state[1]) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_sink_ready_s1.INIT=16'hF0BB;
  LUT4 main_bridge_axi2axi_lite_pipe_valid_sink_ready_s2 (
    .F(main_bridge_axi2axi_lite_pipe_valid_sink_ready_5),
    .I0(main_bridge_axi2axi_lite_beat_count[4]),
    .I1(main_bridge_axi2axi_lite_beat_count[5]),
    .I2(main_bridge_axi2axi_lite_pipe_valid_sink_ready_8),
    .I3(main_bridge_axi2axi_lite_pipe_valid_sink_ready_9) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_sink_ready_s2.INIT=16'h1000;
  LUT4 builder_basesoc_socbushandler_pipe_valid_sink_ready_s1 (
    .F(builder_basesoc_socbushandler_pipe_valid_sink_ready_4),
    .I0(builder_axi2axilite2_next_state_1_16),
    .I1(builder_axi2axilite2_state[0]),
    .I2(builder_basesoc_socbushandler_pipe_valid_sink_ready_6),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_socbushandler_pipe_valid_sink_ready_s1.INIT=16'h543F;
  LUT4 builder_basesoc_socbushandler_pipe_valid_sink_ready_s2 (
    .F(builder_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I0(builder_basesoc_socbushandler_beat_count[4]),
    .I1(builder_basesoc_socbushandler_beat_count[5]),
    .I2(builder_basesoc_socbushandler_pipe_valid_sink_ready_7),
    .I3(builder_basesoc_socbushandler_pipe_valid_sink_ready_8) 
);
defparam builder_basesoc_socbushandler_pipe_valid_sink_ready_s2.INIT=16'h1000;
  LUT4 builder_slave_sel_dec0_0_s1 (
    .F(builder_slave_sel_dec0_0_4),
    .I0(builder_slave_sel_dec0_0_8),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_24_14),
    .I2(builder_slave_sel_dec0_1_5),
    .I3(builder_slave_sel_dec0_1_13) 
);
defparam builder_slave_sel_dec0_0_s1.INIT=16'hD000;
  LUT3 builder_slave_sel_dec0_0_s2 (
    .F(builder_slave_sel_dec0_0_5),
    .I0(builder_slave_sel_dec0_2_6),
    .I1(builder_slave_sel_dec0_3_7),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_29_14) 
);
defparam builder_slave_sel_dec0_0_s2.INIT=8'h01;
  LUT2 builder_slave_sel_dec0_0_s3 (
    .F(builder_slave_sel_dec0_0_6),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_17_15),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_18_15) 
);
defparam builder_slave_sel_dec0_0_s3.INIT=4'h1;
  LUT2 builder_slave_sel_dec0_0_s4 (
    .F(builder_slave_sel_dec0_0_7),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_27_15),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_28_15) 
);
defparam builder_slave_sel_dec0_0_s4.INIT=4'h1;
  LUT4 builder_slave_sel_dec0_1_s2 (
    .F(builder_slave_sel_dec0_1_5),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_19_15),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_20_15),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_21_15),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_22_15) 
);
defparam builder_slave_sel_dec0_1_s2.INIT=16'h0001;
  LUT4 builder_slave_sel_dec0_1_s4 (
    .F(builder_slave_sel_dec0_1_7),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_15_14),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_24_14),
    .I2(builder_slave_sel_dec0_0_5),
    .I3(builder_slave_sel_dec0_1_9) 
);
defparam builder_slave_sel_dec0_1_s4.INIT=16'h4000;
  LUT2 builder_slave_sel_dec0_2_s2 (
    .F(builder_slave_sel_dec0_2_5),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_26_15),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_25_15) 
);
defparam builder_slave_sel_dec0_2_s2.INIT=4'h1;
  LUT4 builder_slave_sel_dec0_2_s3 (
    .F(builder_slave_sel_dec0_2_6),
    .I0(lineLoader_address[30]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(builder_slave_sel_dec0_2_14),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam builder_slave_sel_dec0_2_s3.INIT=16'hF800;
  LUT4 builder_slave_sel_dec0_2_s4 (
    .F(builder_slave_sel_dec0_2_7),
    .I0(lineLoader_address[31]),
    .I1(lineLoader_address[29]),
    .I2(builder_slave_sel_dec0_2_8),
    .I3(builder_slave_sel_dec0_2_12) 
);
defparam builder_slave_sel_dec0_2_s4.INIT=16'h001F;
  LUT3 builder_slave_sel_dec0_3_s3 (
    .F(builder_slave_sel_dec0_3_6),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_29_14),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_16_15),
    .I2(builder_slave_sel_dec0_1_11) 
);
defparam builder_slave_sel_dec0_3_s3.INIT=8'h80;
  LUT4 builder_slave_sel_dec0_3_s4 (
    .F(builder_slave_sel_dec0_3_7),
    .I0(lineLoader_address[31]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(builder_slave_sel_dec0_3_10),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam builder_slave_sel_dec0_3_s4.INIT=16'hF800;
  LUT4 builder_slave_sel_dec1_0_s2 (
    .F(builder_slave_sel_dec1_0_5),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_21_14),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_22_14),
    .I2(builder_slave_sel_dec1_0_10),
    .I3(builder_slave_sel_dec1_2_6) 
);
defparam builder_slave_sel_dec1_0_s2.INIT=16'h1000;
  LUT4 builder_slave_sel_dec1_0_s3 (
    .F(builder_slave_sel_dec1_0_6),
    .I0(builder_slave_sel_dec1_2_7),
    .I1(builder_slave_sel_dec1_3_6),
    .I2(builder_slave_sel_dec1_0_9),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_30_14) 
);
defparam builder_slave_sel_dec1_0_s3.INIT=16'h00F8;
  LUT2 builder_slave_sel_dec1_0_s4 (
    .F(builder_slave_sel_dec1_0_7),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_27_14),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_28_14) 
);
defparam builder_slave_sel_dec1_0_s4.INIT=4'h1;
  LUT4 builder_slave_sel_dec1_1_s2 (
    .F(builder_slave_sel_dec1_1_5),
    .I0(lineLoader_address[15]),
    .I1(builder_slave_sel_dec1_1_7),
    .I2(builder_slave_sel_dec1_1_11),
    .I3(builder_slave_sel_dec1_0_9) 
);
defparam builder_slave_sel_dec1_1_s2.INIT=16'h00F8;
  LUT4 builder_slave_sel_dec1_1_s3 (
    .F(builder_slave_sel_dec1_1_6),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_16_17),
    .I1(builder_basesoc_socbushandler_ax_burst_payload_addr_14_14),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_13_14),
    .I3(builder_slave_sel_dec1_1_9) 
);
defparam builder_slave_sel_dec1_1_s3.INIT=16'h0100;
  LUT2 builder_slave_sel_dec1_2_s2 (
    .F(builder_slave_sel_dec1_2_5),
    .I0(builder_slave_sel_dec1_3_6),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_30_14) 
);
defparam builder_slave_sel_dec1_2_s2.INIT=4'h8;
  LUT2 builder_slave_sel_dec1_2_s3 (
    .F(builder_slave_sel_dec1_2_6),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_26_14),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_25_14) 
);
defparam builder_slave_sel_dec1_2_s3.INIT=4'h1;
  LUT4 builder_slave_sel_dec1_2_s4 (
    .F(builder_slave_sel_dec1_2_7),
    .I0(main_basesoc_dbus_adr[27]),
    .I1(builder_slave_sel_dec1_2_8),
    .I2(lineLoader_address[29]),
    .I3(builder_slave_sel_dec1_1_7) 
);
defparam builder_slave_sel_dec1_2_s4.INIT=16'h0777;
  LUT4 builder_slave_sel_dec1_3_s3 (
    .F(builder_slave_sel_dec1_3_6),
    .I0(main_basesoc_dbus_adr[29]),
    .I1(builder_slave_sel_dec1_2_8),
    .I2(lineLoader_address[31]),
    .I3(builder_slave_sel_dec1_1_7) 
);
defparam builder_slave_sel_dec1_3_s3.INIT=16'h0777;
  LUT3 builder_slave_sel_dec1_3_s4 (
    .F(builder_slave_sel_dec1_3_7),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_30_14),
    .I1(builder_slave_sel_dec1_3_8),
    .I2(builder_slave_sel_dec1_1_9) 
);
defparam builder_slave_sel_dec1_3_s4.INIT=8'h80;
  LUT2 builder_axirequestcounter0_empty_s1 (
    .F(builder_axirequestcounter0_empty_4),
    .I0(builder_axirequestcounter0_counter[6]),
    .I1(builder_axirequestcounter0_counter[7]) 
);
defparam builder_axirequestcounter0_empty_s1.INIT=4'h1;
  LUT4 builder_axirequestcounter0_empty_s2 (
    .F(builder_axirequestcounter0_empty_5),
    .I0(builder_axirequestcounter0_counter[0]),
    .I1(builder_axirequestcounter0_counter[1]),
    .I2(builder_axirequestcounter0_counter[2]),
    .I3(builder_axirequestcounter0_counter[3]) 
);
defparam builder_axirequestcounter0_empty_s2.INIT=16'h0001;
  LUT2 builder_axirequestcounter1_empty_s1 (
    .F(builder_axirequestcounter1_empty_4),
    .I0(builder_axirequestcounter1_counter[6]),
    .I1(builder_axirequestcounter1_counter[7]) 
);
defparam builder_axirequestcounter1_empty_s1.INIT=4'h1;
  LUT4 builder_axirequestcounter1_empty_s2 (
    .F(builder_axirequestcounter1_empty_5),
    .I0(builder_axirequestcounter1_counter[0]),
    .I1(builder_axirequestcounter1_counter[1]),
    .I2(builder_axirequestcounter1_counter[2]),
    .I3(builder_axirequestcounter1_counter[3]) 
);
defparam builder_axirequestcounter1_empty_s2.INIT=16'h0001;
  LUT4 n6498_s1 (
    .F(n6498_4),
    .I0(main_basesoc_socbushandler_wishbone2axi0_cmd_done),
    .I1(main_basesoc_socbushandler_wishbone2axi0_data_done),
    .I2(main_basesoc_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value1_15),
    .I3(n6498_6) 
);
defparam n6498_s1.INIT=16'h007F;
  LUT2 n6498_s2 (
    .F(n6498_5),
    .I0(n25572_5),
    .I1(builder_wr_timer_count_19_6) 
);
defparam n6498_s2.INIT=4'h1;
  LUT2 n6778_s1 (
    .F(n6778_4),
    .I0(builder_wishbone2axi1_next_state_0_16),
    .I1(builder_wishbone2axi0_next_state_0_17) 
);
defparam n6778_s1.INIT=4'h1;
  LUT4 main_basesoc_ram_we_0_s1 (
    .F(main_basesoc_ram_we_0_4),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[0]),
    .I1(main_basesoc_dbus_we),
    .I2(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I3(main_basesoc_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value1_15) 
);
defparam main_basesoc_ram_we_0_s1.INIT=16'h004F;
  LUT3 main_basesoc_ram_we_0_s2 (
    .F(main_basesoc_ram_we_0_5),
    .I0(main_basesoc_ram_adr_10_23),
    .I1(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_7),
    .I2(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_6) 
);
defparam main_basesoc_ram_we_0_s2.INIT=8'hE0;
  LUT4 main_basesoc_ram_we_1_s1 (
    .F(main_basesoc_ram_we_1_4),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[1]),
    .I1(main_basesoc_dbus_we),
    .I2(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I3(main_basesoc_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value1_15) 
);
defparam main_basesoc_ram_we_1_s1.INIT=16'h004F;
  LUT4 main_basesoc_ram_we_2_s1 (
    .F(main_basesoc_ram_we_2_4),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[2]),
    .I1(main_basesoc_dbus_we),
    .I2(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I3(main_basesoc_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value1_15) 
);
defparam main_basesoc_ram_we_2_s1.INIT=16'h004F;
  LUT4 main_basesoc_ram_we_3_s1 (
    .F(main_basesoc_ram_we_3_4),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3]),
    .I1(main_basesoc_dbus_we),
    .I2(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I3(main_basesoc_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value1_15) 
);
defparam main_basesoc_ram_we_3_s1.INIT=16'h004F;
  LUT4 n7365_s1 (
    .F(n7365_4),
    .I0(main_basesoc_tx_count[1]),
    .I1(main_basesoc_tx_count[2]),
    .I2(n7365_5),
    .I3(main_basesoc_tx_count[0]) 
);
defparam n7365_s1.INIT=16'h1000;
  LUT4 n7440_s1 (
    .F(n7440_4),
    .I0(main_basesoc_rx_count[1]),
    .I1(main_basesoc_rx_count[0]),
    .I2(n7440_5),
    .I3(main_basesoc_rx_data_rs232phyrx_next_value_ce1) 
);
defparam n7440_s1.INIT=16'h4000;
  LUT4 main_basesoc_uart_tx_fifo_syncfifo_re_s1 (
    .F(main_basesoc_uart_tx_fifo_syncfifo_re_4),
    .I0(main_basesoc_uart_tx_fifo_level0[0]),
    .I1(main_basesoc_uart_tx_fifo_level0[1]),
    .I2(main_basesoc_uart_tx_fifo_level0[2]),
    .I3(main_basesoc_uart_tx_fifo_level0[3]) 
);
defparam main_basesoc_uart_tx_fifo_syncfifo_re_s1.INIT=16'h0001;
  LUT3 main_basesoc_uart_tx_fifo_wrport_we_s2 (
    .F(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I0(builder_basesoc_adr[1]),
    .I1(builder_basesoc_adr[2]),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_12) 
);
defparam main_basesoc_uart_tx_fifo_wrport_we_s2.INIT=8'h10;
  LUT4 main_basesoc_uart_rx_fifo_syncfifo_re_s1 (
    .F(main_basesoc_uart_rx_fifo_syncfifo_re_4),
    .I0(main_basesoc_uart_rx_fifo_level0[0]),
    .I1(main_basesoc_uart_rx_fifo_level0[1]),
    .I2(main_basesoc_uart_rx_fifo_level0[2]),
    .I3(main_basesoc_uart_rx_fifo_level0[3]) 
);
defparam main_basesoc_uart_rx_fifo_syncfifo_re_s1.INIT=16'h0001;
  LUT2 main_basesoc_uart_rx_fifo_syncfifo_re_s2 (
    .F(main_basesoc_uart_rx_fifo_syncfifo_re_5),
    .I0(main_basesoc_uart_pending_re),
    .I1(main_basesoc_uart_pending_r[1]) 
);
defparam main_basesoc_uart_rx_fifo_syncfifo_re_s2.INIT=4'h8;
  LUT2 main_basesoc_timer_zero_trigger_s1 (
    .F(main_basesoc_timer_zero_trigger_4),
    .I0(main_basesoc_timer_value[29]),
    .I1(main_basesoc_timer_zero_trigger_5) 
);
defparam main_basesoc_timer_zero_trigger_s1.INIT=4'h4;
  LUT4 main_leds_done_s1 (
    .F(main_leds_done_4),
    .I0(main_leds_count[2]),
    .I1(main_leds_count[3]),
    .I2(main_leds_count[4]),
    .I3(main_leds_count[5]) 
);
defparam main_leds_done_s1.INIT=16'h0001;
  LUT4 main_leds_done_s2 (
    .F(main_leds_done_5),
    .I0(main_leds_done_6),
    .I1(main_leds_done_7),
    .I2(main_leds_done_8),
    .I3(main_leds_done_9) 
);
defparam main_leds_done_s2.INIT=16'h8000;
  LUT4 main_full_rate_phy_dfi_p0_cas_n_s1 (
    .F(main_full_rate_phy_dfi_p0_cas_n_4),
    .I0(main_sdram_phaseinjector0_command_storage[2]),
    .I1(main_full_rate_phy_dfi_p0_cas_n_13),
    .I2(main_sdram_dfi_p0_cas_n),
    .I3(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_cas_n_s1.INIT=16'hF077;
  LUT4 main_full_rate_phy_dfi_p0_ras_n_s1 (
    .F(main_full_rate_phy_dfi_p0_ras_n_4),
    .I0(main_sdram_phaseinjector0_command_storage[3]),
    .I1(main_full_rate_phy_dfi_p0_cas_n_13),
    .I2(main_sdram_dfi_p0_ras_n),
    .I3(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_ras_n_s1.INIT=16'hF077;
  LUT4 main_full_rate_phy_dfi_p0_ras_n_s2 (
    .F(main_full_rate_phy_dfi_p0_ras_n_5),
    .I0(main_sdram_phaseinjector1_command_storage[3]),
    .I1(main_full_rate_phy_dfi_p0_cas_n_11),
    .I2(main_sdram_dfi_p1_ras_n),
    .I3(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_ras_n_s2.INIT=16'hF077;
  LUT4 main_full_rate_phy_dfi_p0_we_n_s1 (
    .F(main_full_rate_phy_dfi_p0_we_n_4),
    .I0(main_sdram_phaseinjector0_command_storage[1]),
    .I1(main_full_rate_phy_dfi_p0_cas_n_13),
    .I2(main_sdram_dfi_p0_we_n),
    .I3(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_we_n_s1.INIT=16'hF077;
  LUT4 main_full_rate_phy_dfi_p0_we_n_s2 (
    .F(main_full_rate_phy_dfi_p0_we_n_5),
    .I0(main_sdram_phaseinjector1_command_storage[1]),
    .I1(main_full_rate_phy_dfi_p0_cas_n_11),
    .I2(main_sdram_dfi_p1_we_n),
    .I3(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_we_n_s2.INIT=16'hF077;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_15_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_15_4),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data[15]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[31]),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_15_5) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_15_s1.INIT=16'hAFC0;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_14_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_14_4),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data[30]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[14]),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_14_5) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_14_s1.INIT=16'hAFC0;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_13_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_13_4),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data[13]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[29]),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_13_5) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_13_s1.INIT=16'hAFC0;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_12_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_12_4),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data[28]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[12]),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_12_5) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_12_s1.INIT=16'h5F30;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_11_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_11_4),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data[11]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[27]),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_11_5) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_11_s1.INIT=16'hAFC0;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_10_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_10_4),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data[26]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[10]),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_10_5) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_10_s1.INIT=16'hAFC0;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_9_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_9_4),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data[9]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[25]),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_9_5) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_9_s1.INIT=16'hAFC0;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_8_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_8_4),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data[24]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[8]),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_8_5) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_8_s1.INIT=16'h5F30;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_7_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_7_4),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data[7]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[23]),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_7_5) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_7_s1.INIT=16'hAFC0;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_6_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_6_4),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data[22]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[6]),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_6_5) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_6_s1.INIT=16'hAFC0;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_5_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_5_4),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data[5]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[21]),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_5_5) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_5_s1.INIT=16'hAFC0;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_4_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_4_4),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data[20]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[4]),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_4_5) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_4_s1.INIT=16'h5F30;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_3_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_3_4),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data[3]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[19]),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_3_5) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_3_s1.INIT=16'h5F30;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_2_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_2_4),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data[18]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[2]),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_2_5) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_2_s1.INIT=16'hAFC0;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_1_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_1_4),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data[1]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[17]),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_1_5) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_1_s1.INIT=16'hAFC0;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_0_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_0_4),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data[16]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[0]),
    .I2(main_sdram_storage[0]),
    .I3(main_full_rate_phy_dfi_p0_wrdata_0_5) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_0_s1.INIT=16'h5F30;
  LUT4 main_full_rate_phy_dfi_p0_rddata_en_s1 (
    .F(main_full_rate_phy_dfi_p0_rddata_en_4),
    .I0(main_sdram_phaseinjector0_command_storage[5]),
    .I1(main_full_rate_phy_dfi_p0_cas_n_13),
    .I2(main_sdram_dfi_p0_rddata_en),
    .I3(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_rddata_en_s1.INIT=16'h0F77;
  LUT2 n7796_s2 (
    .F(n7796_5),
    .I0(main_sdram_phaseinjector0_command_storage[4]),
    .I1(main_full_rate_phy_dfi_p0_cas_n_13) 
);
defparam n7796_s2.INIT=4'h8;
  LUT3 main_sdram_bankmachine0_wrport_we_s1 (
    .F(main_sdram_bankmachine0_wrport_we_4),
    .I0(main_sdram_bankmachine0_wrport_we_7),
    .I1(builder_basesoc_roundrobin0_grant),
    .I2(main_sdram_bankmachine0_wrport_we_8) 
);
defparam main_sdram_bankmachine0_wrport_we_s1.INIT=8'h40;
  LUT3 main_sdram_bankmachine0_wrport_we_s3 (
    .F(main_sdram_bankmachine0_wrport_we_6),
    .I0(builder_basesoc_roundrobin0_grant),
    .I1(main_sdram_bankmachine0_wrport_we_7),
    .I2(builder_basesoc_roundrobin0_grant_8) 
);
defparam main_sdram_bankmachine0_wrport_we_s3.INIT=8'h10;
  LUT3 main_sdram_bankmachine0_pipe_valid_sink_ready_s3 (
    .F(main_sdram_bankmachine0_pipe_valid_sink_ready_6),
    .I0(main_sdram_choose_cmd_ce_12),
    .I1(main_sdram_choose_req_ce_4),
    .I2(main_sdram_tccdcon_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_sink_ready_s3.INIT=8'h40;
  LUT3 main_sdram_bankmachine1_wrport_we_s1 (
    .F(main_sdram_bankmachine1_wrport_we_4),
    .I0(main_sdram_bankmachine1_wrport_we_6),
    .I1(builder_basesoc_roundrobin1_grant),
    .I2(main_sdram_bankmachine1_wrport_we_7) 
);
defparam main_sdram_bankmachine1_wrport_we_s1.INIT=8'h40;
  LUT3 main_sdram_bankmachine1_wrport_we_s2 (
    .F(main_sdram_bankmachine1_wrport_we_5),
    .I0(builder_basesoc_roundrobin1_grant),
    .I1(main_sdram_bankmachine1_wrport_we_6),
    .I2(builder_basesoc_roundrobin1_grant_8) 
);
defparam main_sdram_bankmachine1_wrport_we_s2.INIT=8'h10;
  LUT4 main_sdram_bankmachine2_wrport_we_s1 (
    .F(main_sdram_bankmachine2_wrport_we_4),
    .I0(main_wishbone_bridge_cmd_addr[6]),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(main_sdram_bankmachine2_wrport_we_15),
    .I3(main_sdram_bankmachine2_wrport_we_8) 
);
defparam main_sdram_bankmachine2_wrport_we_s1.INIT=16'h4000;
  LUT2 main_sdram_bankmachine2_wrport_we_s2 (
    .F(main_sdram_bankmachine2_wrport_we_5),
    .I0(main_sdram_bankmachine0_wrport_we_13),
    .I1(main_sdram_bankmachine2_wrport_we_9) 
);
defparam main_sdram_bankmachine2_wrport_we_s2.INIT=4'h8;
  LUT4 main_sdram_bankmachine2_wrport_we_s3 (
    .F(main_sdram_bankmachine2_wrport_we_6),
    .I0(main_sdram_bankmachine2_level[0]),
    .I1(main_sdram_bankmachine2_level[1]),
    .I2(main_sdram_bankmachine2_level[2]),
    .I3(main_sdram_bankmachine2_level[3]) 
);
defparam main_sdram_bankmachine2_wrport_we_s3.INIT=16'h0100;
  LUT3 main_sdram_bankmachine3_wrport_we_s1 (
    .F(main_sdram_bankmachine3_wrport_we_4),
    .I0(main_sdram_bankmachine3_wrport_we_6),
    .I1(builder_basesoc_roundrobin3_grant),
    .I2(main_sdram_bankmachine3_wrport_we_7) 
);
defparam main_sdram_bankmachine3_wrport_we_s1.INIT=8'h40;
  LUT3 main_sdram_bankmachine3_wrport_we_s2 (
    .F(main_sdram_bankmachine3_wrport_we_5),
    .I0(builder_basesoc_roundrobin3_grant),
    .I1(main_sdram_bankmachine3_wrport_we_6),
    .I2(builder_basesoc_roundrobin3_grant_8) 
);
defparam main_sdram_bankmachine3_wrport_we_s2.INIT=8'h10;
  LUT3 main_sdram_choose_cmd_ce_s1 (
    .F(main_sdram_choose_cmd_ce_4),
    .I0(main_sdram_choose_cmd_ce_7),
    .I1(main_sdram_choose_cmd_ce_8),
    .I2(main_sdram_choose_cmd_ce_9) 
);
defparam main_sdram_choose_cmd_ce_s1.INIT=8'hCB;
  LUT4 main_sdram_choose_cmd_ce_s3 (
    .F(main_sdram_choose_cmd_ce_6),
    .I0(n21802_8),
    .I1(n21790_7),
    .I2(main_sdram_choose_cmd_grant[0]),
    .I3(main_sdram_choose_cmd_ce_10) 
);
defparam main_sdram_choose_cmd_ce_s3.INIT=16'hAFC0;
  LUT4 main_sdram_choose_req_ce_s1 (
    .F(main_sdram_choose_req_ce_4),
    .I0(n21830_8),
    .I1(n21818_7),
    .I2(main_sdram_choose_req_grant[0]),
    .I3(main_sdram_choose_req_ce_5) 
);
defparam main_sdram_choose_req_ce_s1.INIT=16'h5FC0;
  LUT3 main_data_port_dat_w_127_s2 (
    .F(main_data_port_dat_w_127_5),
    .I0(main_basesoc_dbus_dat_w[31]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_127_s2.INIT=8'h80;
  LUT3 main_data_port_dat_w_126_s1 (
    .F(main_data_port_dat_w_126_4),
    .I0(main_basesoc_dbus_dat_w[30]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_126_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_125_s1 (
    .F(main_data_port_dat_w_125_4),
    .I0(main_basesoc_dbus_dat_w[29]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_125_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_124_s1 (
    .F(main_data_port_dat_w_124_4),
    .I0(main_basesoc_dbus_dat_w[28]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_124_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_123_s1 (
    .F(main_data_port_dat_w_123_4),
    .I0(main_basesoc_dbus_dat_w[27]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_123_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_122_s1 (
    .F(main_data_port_dat_w_122_4),
    .I0(main_basesoc_dbus_dat_w[26]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_122_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_121_s1 (
    .F(main_data_port_dat_w_121_4),
    .I0(main_basesoc_dbus_dat_w[25]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_121_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_120_s1 (
    .F(main_data_port_dat_w_120_4),
    .I0(main_basesoc_dbus_dat_w[24]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_120_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_119_s1 (
    .F(main_data_port_dat_w_119_4),
    .I0(main_basesoc_dbus_dat_w[23]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_119_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_118_s1 (
    .F(main_data_port_dat_w_118_4),
    .I0(main_basesoc_dbus_dat_w[22]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_118_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_117_s1 (
    .F(main_data_port_dat_w_117_4),
    .I0(main_basesoc_dbus_dat_w[21]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_117_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_116_s1 (
    .F(main_data_port_dat_w_116_4),
    .I0(main_basesoc_dbus_dat_w[20]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_116_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_115_s1 (
    .F(main_data_port_dat_w_115_4),
    .I0(main_basesoc_dbus_dat_w[19]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_115_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_114_s1 (
    .F(main_data_port_dat_w_114_4),
    .I0(main_basesoc_dbus_dat_w[18]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_114_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_113_s1 (
    .F(main_data_port_dat_w_113_4),
    .I0(main_basesoc_dbus_dat_w[17]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_113_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_112_s1 (
    .F(main_data_port_dat_w_112_4),
    .I0(main_basesoc_dbus_dat_w[16]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_112_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_111_s1 (
    .F(main_data_port_dat_w_111_4),
    .I0(main_basesoc_dbus_dat_w[15]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_111_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_110_s1 (
    .F(main_data_port_dat_w_110_4),
    .I0(main_basesoc_dbus_dat_w[14]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_110_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_109_s1 (
    .F(main_data_port_dat_w_109_4),
    .I0(main_basesoc_dbus_dat_w[13]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_109_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_108_s1 (
    .F(main_data_port_dat_w_108_4),
    .I0(main_basesoc_dbus_dat_w[12]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_108_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_107_s1 (
    .F(main_data_port_dat_w_107_4),
    .I0(main_basesoc_dbus_dat_w[11]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_107_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_106_s1 (
    .F(main_data_port_dat_w_106_4),
    .I0(main_basesoc_dbus_dat_w[10]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_106_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_105_s1 (
    .F(main_data_port_dat_w_105_4),
    .I0(main_basesoc_dbus_dat_w[9]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_105_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_104_s1 (
    .F(main_data_port_dat_w_104_4),
    .I0(main_basesoc_dbus_dat_w[8]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_104_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_103_s1 (
    .F(main_data_port_dat_w_103_4),
    .I0(main_basesoc_dbus_dat_w[7]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_103_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_102_s1 (
    .F(main_data_port_dat_w_102_4),
    .I0(main_basesoc_dbus_dat_w[6]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_102_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_101_s1 (
    .F(main_data_port_dat_w_101_4),
    .I0(main_basesoc_dbus_dat_w[5]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_101_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_100_s1 (
    .F(main_data_port_dat_w_100_4),
    .I0(main_basesoc_dbus_dat_w[4]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_100_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_99_s1 (
    .F(main_data_port_dat_w_99_4),
    .I0(main_basesoc_dbus_dat_w[3]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_99_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_98_s1 (
    .F(main_data_port_dat_w_98_4),
    .I0(main_basesoc_dbus_dat_w[2]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_98_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_97_s1 (
    .F(main_data_port_dat_w_97_4),
    .I0(main_basesoc_dbus_dat_w[1]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_97_s1.INIT=8'h80;
  LUT3 main_data_port_dat_w_96_s1 (
    .F(main_data_port_dat_w_96_4),
    .I0(main_basesoc_dbus_dat_w[0]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_data_port_dat_w_127_6) 
);
defparam main_data_port_dat_w_96_s1.INIT=8'h80;
  LUT4 n11674_s1 (
    .F(n11674_4),
    .I0(n11674_5),
    .I1(main_sdram_bankmachine0_wrport_we_6),
    .I2(main_sdram_bankmachine1_wrport_we_5),
    .I3(main_sdram_bankmachine3_wrport_we_5) 
);
defparam n11674_s1.INIT=16'h0001;
  LUT4 main_vfb_dma_res_fifo_wrport_we_s1 (
    .F(main_vfb_dma_res_fifo_wrport_we_4),
    .I0(main_vfb_dma_res_fifo_wrport_we_5),
    .I1(main_sdram_bankmachine0_wrport_we_4),
    .I2(main_sdram_bankmachine1_wrport_we_4),
    .I3(main_sdram_bankmachine3_wrport_we_4) 
);
defparam main_vfb_dma_res_fifo_wrport_we_s1.INIT=16'h0001;
  LUT3 main_vfb_dma_fifo_syncfifo_re_s1 (
    .F(main_vfb_dma_fifo_syncfifo_re_4),
    .I0(main_vfb_dma_fifo_level0[10]),
    .I1(main_vfb_dma_fifo_level0[11]),
    .I2(main_vfb_dma_fifo_syncfifo_re_5) 
);
defparam main_vfb_dma_fifo_syncfifo_re_s1.INIT=8'h10;
  LUT3 main_vfb_cdc_cdc_graycounter0_ce_s1 (
    .F(main_vfb_cdc_cdc_graycounter0_ce_4),
    .I0(main_vfb_cdc_cdc_graycounter0_q[2]),
    .I1(builder_multiregimpl11_regs1[2]),
    .I2(main_vfb_cdc_cdc_graycounter0_ce_5) 
);
defparam main_vfb_cdc_cdc_graycounter0_ce_s1.INIT=8'h60;
  LUT3 n14514_s1 (
    .F(n14514_4),
    .I0(builder_basesoc_resetinserter_state),
    .I1(builder_basesoc_clockdomainsrenamer_state),
    .I2(main_vtg_source_last) 
);
defparam n14514_s1.INIT=8'h40;
  LUT4 clk_rise_s1 (
    .F(clk_rise_4),
    .I0(clk_divider1[15]),
    .I1(clk_divider1[14]),
    .I2(clk_rise_8),
    .I3(storage[15]) 
);
defparam clk_rise_s1.INIT=16'hEB7E;
  LUT4 clk_rise_s2 (
    .F(clk_rise_5),
    .I0(storage[11]),
    .I1(clk_rise_9),
    .I2(clk_divider1[10]),
    .I3(clk_rise_30) 
);
defparam clk_rise_s2.INIT=16'hBDDE;
  LUT4 clk_rise_s3 (
    .F(clk_rise_6),
    .I0(storage[9]),
    .I1(clk_divider1[8]),
    .I2(clk_rise_11),
    .I3(clk_rise_12) 
);
defparam clk_rise_s3.INIT=16'h02BF;
  LUT4 clk_rise_s4 (
    .F(clk_rise_7),
    .I0(clk_rise_13),
    .I1(clk_rise_14),
    .I2(clk_rise_15),
    .I3(clk_rise_16) 
);
defparam clk_rise_s4.INIT=16'h4000;
  LUT4 n14677_s1 (
    .F(n14677_4),
    .I0(n14677_6),
    .I1(n14677_7),
    .I2(builder_basesoc_spimaster_state[0]),
    .I3(builder_basesoc_spimaster_state[1]) 
);
defparam n14677_s1.INIT=16'hF70F;
  LUT4 n14677_s2 (
    .F(n14677_5),
    .I0(n14677_8),
    .I1(n14677_9),
    .I2(n14677_10),
    .I3(n14677_11) 
);
defparam n14677_s2.INIT=16'h8000;
  LUT4 builder_csr_bankarray_sel_s3 (
    .F(builder_csr_bankarray_sel_6),
    .I0(builder_basesoc_axilite2csr_next_state_2_17),
    .I1(builder_basesoc_socbushandler_ax_beat_payload_addr[11]),
    .I2(builder_basesoc_port_adr_reg[9]),
    .I3(builder_basesoc_adr_5_11) 
);
defparam builder_csr_bankarray_sel_s3.INIT=16'h0777;
  LUT4 builder_csr_bankarray_sel_s4 (
    .F(builder_csr_bankarray_sel_7),
    .I0(builder_basesoc_axilite2csr_next_state_2_17),
    .I1(builder_basesoc_socbushandler_ax_beat_payload_addr[12]),
    .I2(builder_basesoc_port_adr_reg[10]),
    .I3(builder_basesoc_adr_5_11) 
);
defparam builder_csr_bankarray_sel_s4.INIT=16'h0777;
  LUT3 builder_csr_bankarray_sel_s5 (
    .F(builder_csr_bankarray_sel_8),
    .I0(n23650_6),
    .I1(n23650_7),
    .I2(n23650_5) 
);
defparam builder_csr_bankarray_sel_s5.INIT=8'h40;
  LUT2 builder_csr_interconnect_dat_r_12_s1 (
    .F(builder_csr_interconnect_dat_r_12_6),
    .I0(builder_csr_bankarray_interface8_bank_bus_dat_r[12]),
    .I1(builder_csr_bankarray_interface10_bank_bus_dat_r[12]) 
);
defparam builder_csr_interconnect_dat_r_12_s1.INIT=4'h1;
  LUT2 builder_csr_interconnect_dat_r_13_s1 (
    .F(builder_csr_interconnect_dat_r_13_6),
    .I0(builder_csr_bankarray_interface8_bank_bus_dat_r[13]),
    .I1(builder_csr_bankarray_interface10_bank_bus_dat_r[13]) 
);
defparam builder_csr_interconnect_dat_r_13_s1.INIT=4'h1;
  LUT2 builder_csr_interconnect_dat_r_14_s1 (
    .F(builder_csr_interconnect_dat_r_14_6),
    .I0(builder_csr_bankarray_interface8_bank_bus_dat_r[14]),
    .I1(builder_csr_bankarray_interface10_bank_bus_dat_r[14]) 
);
defparam builder_csr_interconnect_dat_r_14_s1.INIT=4'h1;
  LUT2 builder_csr_interconnect_dat_r_15_s1 (
    .F(builder_csr_interconnect_dat_r_15_6),
    .I0(builder_csr_bankarray_interface8_bank_bus_dat_r[15]),
    .I1(builder_csr_bankarray_interface10_bank_bus_dat_r[15]) 
);
defparam builder_csr_interconnect_dat_r_15_s1.INIT=4'h1;
  LUT4 builder_csr_interconnect_dat_r_7_s1 (
    .F(builder_csr_interconnect_dat_r_7_5),
    .I0(builder_csr_bankarray_interface8_bank_bus_dat_r[7]),
    .I1(builder_csr_bankarray_interface9_bank_bus_dat_r[7]),
    .I2(builder_csr_bankarray_interface10_bank_bus_dat_r[7]),
    .I3(builder_csr_bankarray_interface11_bank_bus_dat_r[7]) 
);
defparam builder_csr_interconnect_dat_r_7_s1.INIT=16'h0001;
  LUT3 builder_csr_interconnect_dat_r_8_s1 (
    .F(builder_csr_interconnect_dat_r_8_5),
    .I0(builder_csr_bankarray_interface8_bank_bus_dat_r[8]),
    .I1(builder_csr_bankarray_interface10_bank_bus_dat_r[8]),
    .I2(builder_csr_bankarray_interface11_bank_bus_dat_r[8]) 
);
defparam builder_csr_interconnect_dat_r_8_s1.INIT=8'h01;
  LUT3 builder_csr_interconnect_dat_r_9_s1 (
    .F(builder_csr_interconnect_dat_r_9_5),
    .I0(builder_csr_bankarray_interface8_bank_bus_dat_r[9]),
    .I1(builder_csr_bankarray_interface10_bank_bus_dat_r[9]),
    .I2(builder_csr_bankarray_interface11_bank_bus_dat_r[9]) 
);
defparam builder_csr_interconnect_dat_r_9_s1.INIT=8'h01;
  LUT3 builder_csr_interconnect_dat_r_10_s1 (
    .F(builder_csr_interconnect_dat_r_10_5),
    .I0(builder_csr_bankarray_interface8_bank_bus_dat_r[10]),
    .I1(builder_csr_bankarray_interface10_bank_bus_dat_r[10]),
    .I2(builder_csr_bankarray_interface11_bank_bus_dat_r[10]) 
);
defparam builder_csr_interconnect_dat_r_10_s1.INIT=8'h01;
  LUT3 builder_csr_interconnect_dat_r_11_s1 (
    .F(builder_csr_interconnect_dat_r_11_5),
    .I0(builder_csr_bankarray_interface8_bank_bus_dat_r[11]),
    .I1(builder_csr_bankarray_interface10_bank_bus_dat_r[11]),
    .I2(builder_csr_bankarray_interface11_bank_bus_dat_r[11]) 
);
defparam builder_csr_interconnect_dat_r_11_s1.INIT=8'h01;
  LUT4 builder_csr_interconnect_dat_r_0_s1 (
    .F(builder_csr_interconnect_dat_r_0_4),
    .I0(builder_csr_interconnect_dat_r_0_6),
    .I1(builder_csr_interconnect_dat_r_0_7),
    .I2(mem_adr0[0]),
    .I3(builder_csr_bankarray_sel_r) 
);
defparam builder_csr_interconnect_dat_r_0_s1.INIT=16'h3A00;
  LUT4 builder_csr_interconnect_dat_r_0_s2 (
    .F(builder_csr_interconnect_dat_r_0_5),
    .I0(builder_csr_bankarray_interface2_bank_bus_dat_r[0]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[0]),
    .I2(builder_csr_interconnect_dat_r_0_8),
    .I3(builder_csr_interconnect_dat_r_0_9) 
);
defparam builder_csr_interconnect_dat_r_0_s2.INIT=16'h1000;
  LUT4 builder_csr_interconnect_dat_r_1_s1 (
    .F(builder_csr_interconnect_dat_r_1_4),
    .I0(builder_csr_interconnect_dat_r_1_6),
    .I1(builder_csr_interconnect_dat_r_1_7),
    .I2(mem_adr0[0]),
    .I3(builder_csr_bankarray_sel_r) 
);
defparam builder_csr_interconnect_dat_r_1_s1.INIT=16'h3500;
  LUT4 builder_csr_interconnect_dat_r_1_s2 (
    .F(builder_csr_interconnect_dat_r_1_5),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[1]),
    .I1(builder_csr_bankarray_interface8_bank_bus_dat_r[1]),
    .I2(builder_csr_interconnect_dat_r_1_8),
    .I3(builder_csr_interconnect_dat_r_1_9) 
);
defparam builder_csr_interconnect_dat_r_1_s2.INIT=16'h1000;
  LUT4 builder_csr_interconnect_dat_r_2_s1 (
    .F(builder_csr_interconnect_dat_r_2_4),
    .I0(builder_csr_interconnect_dat_r_2_6),
    .I1(builder_csr_interconnect_dat_r_2_7),
    .I2(mem_adr0[0]),
    .I3(builder_csr_bankarray_sel_r) 
);
defparam builder_csr_interconnect_dat_r_2_s1.INIT=16'h3A00;
  LUT4 builder_csr_interconnect_dat_r_2_s2 (
    .F(builder_csr_interconnect_dat_r_2_5),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[2]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[2]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[2]),
    .I3(builder_csr_interconnect_dat_r_2_8) 
);
defparam builder_csr_interconnect_dat_r_2_s2.INIT=16'h0100;
  LUT4 builder_csr_interconnect_dat_r_3_s1 (
    .F(builder_csr_interconnect_dat_r_3_4),
    .I0(builder_csr_interconnect_dat_r_3_6),
    .I1(builder_csr_interconnect_dat_r_3_7),
    .I2(mem_adr0[0]),
    .I3(builder_csr_interconnect_dat_r_3_8) 
);
defparam builder_csr_interconnect_dat_r_3_s1.INIT=16'h30AF;
  LUT4 builder_csr_interconnect_dat_r_3_s2 (
    .F(builder_csr_interconnect_dat_r_3_5),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[3]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[3]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[3]),
    .I3(builder_csr_interconnect_dat_r_3_9) 
);
defparam builder_csr_interconnect_dat_r_3_s2.INIT=16'h0100;
  LUT4 builder_csr_interconnect_dat_r_4_s1 (
    .F(builder_csr_interconnect_dat_r_4_4),
    .I0(builder_csr_interconnect_dat_r_4_6),
    .I1(builder_csr_interconnect_dat_r_4_7),
    .I2(mem_adr0[1]),
    .I3(builder_csr_interconnect_dat_r_4_8) 
);
defparam builder_csr_interconnect_dat_r_4_s1.INIT=16'h5F30;
  LUT4 builder_csr_interconnect_dat_r_4_s2 (
    .F(builder_csr_interconnect_dat_r_4_5),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[4]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[4]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[4]),
    .I3(builder_csr_interconnect_dat_r_4_9) 
);
defparam builder_csr_interconnect_dat_r_4_s2.INIT=16'h0100;
  LUT3 builder_csr_interconnect_dat_r_5_s1 (
    .F(builder_csr_interconnect_dat_r_5_4),
    .I0(builder_csr_interconnect_dat_r_5_7),
    .I1(builder_csr_interconnect_dat_r_5_8),
    .I2(mem_adr0[0]) 
);
defparam builder_csr_interconnect_dat_r_5_s1.INIT=8'hC5;
  LUT4 builder_csr_interconnect_dat_r_5_s2 (
    .F(builder_csr_interconnect_dat_r_5_5),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[5]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[5]),
    .I2(builder_csr_bankarray_interface6_bank_bus_dat_r[5]),
    .I3(builder_csr_bankarray_interface7_bank_bus_dat_r[5]) 
);
defparam builder_csr_interconnect_dat_r_5_s2.INIT=16'h0001;
  LUT4 builder_csr_interconnect_dat_r_5_s3 (
    .F(builder_csr_interconnect_dat_r_5_6),
    .I0(builder_csr_bankarray_interface8_bank_bus_dat_r[5]),
    .I1(builder_csr_bankarray_interface9_bank_bus_dat_r[5]),
    .I2(builder_csr_bankarray_interface10_bank_bus_dat_r[5]),
    .I3(builder_csr_bankarray_interface11_bank_bus_dat_r[5]) 
);
defparam builder_csr_interconnect_dat_r_5_s3.INIT=16'h0001;
  LUT3 builder_csr_interconnect_dat_r_6_s1 (
    .F(builder_csr_interconnect_dat_r_6_4),
    .I0(builder_csr_interconnect_dat_r_6_6),
    .I1(builder_csr_interconnect_dat_r_6_7),
    .I2(mem_adr0[0]) 
);
defparam builder_csr_interconnect_dat_r_6_s1.INIT=8'h5C;
  LUT4 builder_csr_interconnect_dat_r_6_s2 (
    .F(builder_csr_interconnect_dat_r_6_5),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[6]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[6]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[6]),
    .I3(builder_csr_interconnect_dat_r_6_8) 
);
defparam builder_csr_interconnect_dat_r_6_s2.INIT=16'h0100;
  LUT2 n19172_s1 (
    .F(n19172_4),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_source_valid),
    .I1(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_5) 
);
defparam n19172_s1.INIT=4'h4;
  LUT4 n34041_s1 (
    .F(n34041_4),
    .I0(n34041_6),
    .I1(n34041_7),
    .I2(n34041_8),
    .I3(n34041_9) 
);
defparam n34041_s1.INIT=16'h8000;
  LUT4 n34041_s2 (
    .F(n34041_5),
    .I0(n34041_10),
    .I1(n34041_11),
    .I2(n34041_12),
    .I3(n34041_13) 
);
defparam n34041_s2.INIT=16'h8000;
  LUT4 n20085_s1 (
    .F(n20085_4),
    .I0(n20085_6),
    .I1(builder_wr_lock_counter[0]),
    .I2(builder_wr_lock_counter[1]),
    .I3(builder_wr_lock_counter[2]) 
);
defparam n20085_s1.INIT=16'h8000;
  LUT2 n20085_s2 (
    .F(n20085_5),
    .I0(builder_rr_write_grant_7),
    .I1(n20085_7) 
);
defparam n20085_s2.INIT=4'h1;
  LUT4 n20137_s1 (
    .F(n20137_4),
    .I0(n20137_6),
    .I1(builder_rd_lock_counter[0]),
    .I2(builder_rd_lock_counter[1]),
    .I3(builder_rd_lock_counter[2]) 
);
defparam n20137_s1.INIT=16'h8000;
  LUT2 n20137_s2 (
    .F(n20137_5),
    .I0(n20137_7),
    .I1(n20137_8) 
);
defparam n20137_s2.INIT=4'h1;
  LUT4 n20197_s1 (
    .F(n20197_4),
    .I0(n20197_5),
    .I1(builder_axirequestcounter0_counter[0]),
    .I2(builder_axirequestcounter0_counter[1]),
    .I3(builder_axirequestcounter0_counter[2]) 
);
defparam n20197_s1.INIT=16'h8000;
  LUT4 n20249_s1 (
    .F(n20249_4),
    .I0(n20249_5),
    .I1(builder_axirequestcounter1_counter[0]),
    .I2(builder_axirequestcounter1_counter[1]),
    .I3(builder_axirequestcounter1_counter[2]) 
);
defparam n20249_s1.INIT=16'h8000;
  LUT4 n20969_s1 (
    .F(n20969_4),
    .I0(main_basesoc_timer_reload_storage[31]),
    .I1(main_basesoc_timer_value[30]),
    .I2(main_basesoc_timer_zero_trigger_4),
    .I3(main_basesoc_timer_value[31]) 
);
defparam n20969_s1.INIT=16'h30DF;
  LUT4 n20970_s1 (
    .F(n20970_4),
    .I0(main_basesoc_timer_reload_storage[30]),
    .I1(main_basesoc_timer_value[31]),
    .I2(main_basesoc_timer_value[30]),
    .I3(main_basesoc_timer_zero_trigger_4) 
);
defparam n20970_s1.INIT=16'h0EF0;
  LUT4 n20971_s1 (
    .F(n20971_4),
    .I0(main_basesoc_timer_reload_storage[29]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(main_basesoc_timer_zero_trigger_5),
    .I3(main_basesoc_timer_value[29]) 
);
defparam n20971_s1.INIT=16'h0BB0;
  LUT4 n20972_s1 (
    .F(n20972_4),
    .I0(main_basesoc_timer_reload_storage[28]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n20972_5),
    .I3(main_basesoc_timer_value[28]) 
);
defparam n20972_s1.INIT=16'h0BB0;
  LUT4 n20973_s1 (
    .F(n20973_4),
    .I0(main_basesoc_timer_reload_storage[27]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n20973_5),
    .I3(main_basesoc_timer_value[27]) 
);
defparam n20973_s1.INIT=16'h0BB0;
  LUT4 n20974_s1 (
    .F(n20974_4),
    .I0(main_basesoc_timer_reload_storage[26]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n20974_5),
    .I3(main_basesoc_timer_value[26]) 
);
defparam n20974_s1.INIT=16'h0BB0;
  LUT4 n20975_s1 (
    .F(n20975_4),
    .I0(main_basesoc_timer_reload_storage[25]),
    .I1(n20975_5),
    .I2(main_basesoc_timer_value[25]),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n20975_s1.INIT=16'h55C3;
  LUT4 n20976_s1 (
    .F(n20976_4),
    .I0(main_basesoc_timer_reload_storage[24]),
    .I1(n20976_5),
    .I2(main_basesoc_timer_value[24]),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n20976_s1.INIT=16'h55C3;
  LUT4 n20977_s1 (
    .F(n20977_4),
    .I0(main_basesoc_timer_reload_storage[23]),
    .I1(main_basesoc_timer_value[23]),
    .I2(n20977_5),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n20977_s1.INIT=16'hAA3C;
  LUT4 n20978_s1 (
    .F(n20978_4),
    .I0(main_basesoc_timer_reload_storage[22]),
    .I1(n20978_5),
    .I2(main_basesoc_timer_value[22]),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n20978_s1.INIT=16'h55C3;
  LUT4 n20979_s1 (
    .F(n20979_4),
    .I0(main_basesoc_timer_reload_storage[21]),
    .I1(n20979_5),
    .I2(main_basesoc_timer_value[21]),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n20979_s1.INIT=16'h55C3;
  LUT4 n20980_s1 (
    .F(n20980_4),
    .I0(main_basesoc_timer_reload_storage[20]),
    .I1(main_basesoc_timer_value[20]),
    .I2(n20980_5),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n20980_s1.INIT=16'hAA3C;
  LUT4 n20981_s1 (
    .F(n20981_4),
    .I0(main_basesoc_timer_reload_storage[19]),
    .I1(n20981_5),
    .I2(main_basesoc_timer_value[19]),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n20981_s1.INIT=16'h55C3;
  LUT4 n20982_s1 (
    .F(n20982_4),
    .I0(main_basesoc_timer_reload_storage[18]),
    .I1(n20982_5),
    .I2(main_basesoc_timer_value[18]),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n20982_s1.INIT=16'h55C3;
  LUT4 n20983_s1 (
    .F(n20983_4),
    .I0(main_basesoc_timer_reload_storage[17]),
    .I1(main_basesoc_timer_value[17]),
    .I2(n20983_5),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n20983_s1.INIT=16'hAA3C;
  LUT4 n20984_s1 (
    .F(n20984_4),
    .I0(main_basesoc_timer_reload_storage[16]),
    .I1(n20984_7),
    .I2(main_basesoc_timer_value[16]),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n20984_s1.INIT=16'h55C3;
  LUT4 n20985_s1 (
    .F(n20985_4),
    .I0(main_basesoc_timer_reload_storage[15]),
    .I1(n20985_7),
    .I2(main_basesoc_timer_value[15]),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n20985_s1.INIT=16'h55C3;
  LUT4 n20986_s1 (
    .F(n20986_4),
    .I0(main_basesoc_timer_reload_storage[14]),
    .I1(main_basesoc_timer_value[14]),
    .I2(n20986_5),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n20986_s1.INIT=16'hAA3C;
  LUT4 n20987_s1 (
    .F(n20987_4),
    .I0(main_basesoc_timer_reload_storage[13]),
    .I1(main_basesoc_timer_value[13]),
    .I2(n20987_5),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n20987_s1.INIT=16'hAA3C;
  LUT4 n20988_s1 (
    .F(n20988_4),
    .I0(main_basesoc_timer_reload_storage[12]),
    .I1(n20988_5),
    .I2(main_basesoc_timer_value[12]),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n20988_s1.INIT=16'h55C3;
  LUT4 n20989_s1 (
    .F(n20989_4),
    .I0(main_basesoc_timer_reload_storage[11]),
    .I1(n20989_5),
    .I2(main_basesoc_timer_value[11]),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n20989_s1.INIT=16'h55C3;
  LUT4 n20990_s1 (
    .F(n20990_4),
    .I0(main_basesoc_timer_reload_storage[10]),
    .I1(main_basesoc_timer_value[10]),
    .I2(n20990_5),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n20990_s1.INIT=16'hAA3C;
  LUT4 n20991_s1 (
    .F(n20991_4),
    .I0(main_basesoc_timer_reload_storage[9]),
    .I1(n20991_5),
    .I2(main_basesoc_timer_value[9]),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n20991_s1.INIT=16'h55C3;
  LUT4 n20992_s1 (
    .F(n20992_4),
    .I0(main_basesoc_timer_reload_storage[8]),
    .I1(n20992_5),
    .I2(main_basesoc_timer_value[8]),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n20992_s1.INIT=16'h55C3;
  LUT4 n20993_s1 (
    .F(n20993_4),
    .I0(main_basesoc_timer_reload_storage[7]),
    .I1(main_basesoc_timer_value[7]),
    .I2(n20993_5),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n20993_s1.INIT=16'hAA3C;
  LUT4 n20994_s1 (
    .F(n20994_4),
    .I0(main_basesoc_timer_reload_storage[6]),
    .I1(n20994_5),
    .I2(main_basesoc_timer_value[6]),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n20994_s1.INIT=16'h55C3;
  LUT4 n20995_s1 (
    .F(n20995_4),
    .I0(main_basesoc_timer_reload_storage[5]),
    .I1(n20995_5),
    .I2(main_basesoc_timer_value[5]),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n20995_s1.INIT=16'h55C3;
  LUT4 n20996_s1 (
    .F(n20996_4),
    .I0(main_basesoc_timer_reload_storage[4]),
    .I1(main_basesoc_timer_value[4]),
    .I2(n20996_7),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n20996_s1.INIT=16'hAA3C;
  LUT4 n20997_s1 (
    .F(n20997_4),
    .I0(main_basesoc_timer_reload_storage[3]),
    .I1(n20997_7),
    .I2(main_basesoc_timer_value[3]),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n20997_s1.INIT=16'h55C3;
  LUT4 n20998_s1 (
    .F(n20998_4),
    .I0(main_basesoc_timer_reload_storage[2]),
    .I1(main_basesoc_timer_value[2]),
    .I2(n20998_5),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n20998_s1.INIT=16'hAA3C;
  LUT4 n20999_s1 (
    .F(n20999_4),
    .I0(main_basesoc_timer_reload_storage[1]),
    .I1(main_basesoc_timer_value[1]),
    .I2(main_basesoc_timer_value[0]),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n20999_s1.INIT=16'h553C;
  LUT3 n21000_s1 (
    .F(n21000_4),
    .I0(main_basesoc_timer_reload_storage[0]),
    .I1(main_basesoc_timer_value[0]),
    .I2(main_basesoc_timer_zero_trigger) 
);
defparam n21000_s1.INIT=8'h5C;
  LUT3 n21882_s1 (
    .F(n21882_4),
    .I0(n21904_4),
    .I1(n21882_7),
    .I2(main_sdram_bankmachine3_pipe_valid_source_payload_we) 
);
defparam n21882_s1.INIT=8'h40;
  LUT2 n21882_s2 (
    .F(n21882_5),
    .I0(builder_basesoc_roundrobin1_grant),
    .I1(n34360_4) 
);
defparam n21882_s2.INIT=4'h4;
  LUT4 n21882_s3 (
    .F(n21882_6),
    .I0(builder_basesoc_roundrobin0_grant),
    .I1(n34355_4),
    .I2(builder_basesoc_roundrobin2_grant),
    .I3(n34365_4) 
);
defparam n21882_s3.INIT=16'hB0BB;
  LUT2 n34239_s2 (
    .F(n34239_5),
    .I0(builder_basesoc_spimaster_state[0]),
    .I1(builder_basesoc_spimaster_state[1]) 
);
defparam n34239_s2.INIT=4'h1;
  LUT2 n21893_s1 (
    .F(n21893_4),
    .I0(builder_basesoc_roundrobin1_grant),
    .I1(n34360_4) 
);
defparam n21893_s1.INIT=4'h8;
  LUT4 n21893_s2 (
    .F(n21893_5),
    .I0(n34355_4),
    .I1(builder_basesoc_roundrobin0_grant),
    .I2(builder_basesoc_roundrobin2_grant),
    .I3(n34365_4) 
);
defparam n21893_s2.INIT=16'h0777;
  LUT4 n21904_s1 (
    .F(n21904_4),
    .I0(main_sdram_choose_req_grant[0]),
    .I1(main_sdram_choose_req_grant[1]),
    .I2(main_sdram_bankmachine0_pipe_valid_sink_ready_6),
    .I3(n21904_7) 
);
defparam n21904_s1.INIT=16'h007F;
  LUT2 n21904_s2 (
    .F(n21904_5),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_we),
    .I1(n21882_7) 
);
defparam n21904_s2.INIT=4'h4;
  LUT4 n21904_s3 (
    .F(n21904_6),
    .I0(builder_basesoc_bankmachine1_next_state_1_25),
    .I1(builder_basesoc_roundrobin1_grant),
    .I2(n21904_8),
    .I3(n21904_9) 
);
defparam n21904_s3.INIT=16'hEF00;
  LUT4 n21915_s1 (
    .F(n21915_4),
    .I0(builder_basesoc_bankmachine1_next_state_1_25),
    .I1(n21904_8),
    .I2(builder_basesoc_roundrobin1_grant),
    .I3(n21915_5) 
);
defparam n21915_s1.INIT=16'hBF00;
  LUT3 n34355_s1 (
    .F(n34355_4),
    .I0(builder_basesoc_bankmachine0_next_state_1_29),
    .I1(n34355_5),
    .I2(main_sdram_bankmachine0_pipe_valid_source_payload_we) 
);
defparam n34355_s1.INIT=8'h40;
  LUT4 n34360_s1 (
    .F(n34360_4),
    .I0(main_sdram_choose_req_grant[1]),
    .I1(main_sdram_choose_req_grant[0]),
    .I2(main_sdram_bankmachine1_pipe_valid_source_payload_we),
    .I3(main_sdram_bankmachine0_pipe_valid_sink_ready_6) 
);
defparam n34360_s1.INIT=16'h4000;
  LUT3 n34365_s1 (
    .F(n34365_4),
    .I0(builder_basesoc_bankmachine2_next_state_1_25),
    .I1(n34365_5),
    .I2(main_sdram_bankmachine2_pipe_valid_source_payload_we) 
);
defparam n34365_s1.INIT=8'h40;
  LUT3 builder_wishbone2axi0_next_state_0_s9 (
    .F(builder_wishbone2axi0_next_state_0_15),
    .I0(builder_wishbone2axi0_state[1]),
    .I1(builder_fsm0_state),
    .I2(builder_wishbone2axi0_state[0]) 
);
defparam builder_wishbone2axi0_next_state_0_s9.INIT=8'h40;
  LUT3 main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_s7 (
    .F(main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_13),
    .I0(main_basesoc_socbushandler_wishbone2axi0_cmd_done),
    .I1(n20085_7),
    .I2(main_basesoc_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value1_15) 
);
defparam main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_s7.INIT=8'h10;
  LUT3 main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_s8 (
    .F(main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_14),
    .I0(builder_rr_read_grant),
    .I1(n20137_8),
    .I2(main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_15) 
);
defparam main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_s8.INIT=8'h10;
  LUT3 builder_wishbone2axi1_next_state_0_s9 (
    .F(builder_wishbone2axi1_next_state_0_14),
    .I0(main_basesoc_dbus_we),
    .I1(builder_fsm0_state),
    .I2(builder_wishbone2axi1_state[0]) 
);
defparam builder_wishbone2axi1_next_state_0_s9.INIT=8'hCA;
  LUT3 main_basesoc_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_s7 (
    .F(main_basesoc_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_13),
    .I0(main_basesoc_socbushandler_wishbone2axi1_cmd_done),
    .I1(n20085_7),
    .I2(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam main_basesoc_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_s7.INIT=8'h10;
  LUT4 main_basesoc_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_s8 (
    .F(main_basesoc_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_14),
    .I0(main_basesoc_socbushandler_wishbone2axi1_cmd_done),
    .I1(n20137_8),
    .I2(builder_wishbone2axi1_state_1_9),
    .I3(builder_rr_read_grant) 
);
defparam main_basesoc_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_s8.INIT=16'h1000;
  LUT3 builder_axi2axilite0_next_state_1_s9 (
    .F(builder_axi2axilite0_next_state_1_15),
    .I0(builder_axi2axilite0_next_state_1_21),
    .I1(main_basesoc_basesoc_socbushandler_last_ar_aw_n),
    .I2(main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value_ce1_16) 
);
defparam builder_axi2axilite0_next_state_1_s9.INIT=8'h70;
  LUT4 builder_axi2axilite0_next_state_0_s7 (
    .F(builder_axi2axilite0_next_state_0_12),
    .I0(n6778_4),
    .I1(main_basesoc_basesoc_socbushandler_cmd_done),
    .I2(builder_axi2axilite0_next_state_0_13),
    .I3(main_basesoc_basesoc_last_was_read_axilitesram0_next_value2) 
);
defparam builder_axi2axilite0_next_state_0_s7.INIT=16'h0400;
  LUT3 main_basesoc_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_s7 (
    .F(main_basesoc_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_13),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_source_valid),
    .I1(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I2(builder_basesoc_axilitesram0_next_state_1_17) 
);
defparam main_basesoc_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_s7.INIT=8'h08;
  LUT3 builder_axi2axilite1_next_state_1_s9 (
    .F(builder_axi2axilite1_next_state_1_15),
    .I0(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_20),
    .I1(main_basesoc_socbushandler_last_ar_aw_n),
    .I2(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_18) 
);
defparam builder_axi2axilite1_next_state_1_s9.INIT=8'hD0;
  LUT4 builder_axi2axilite1_next_state_0_s7 (
    .F(builder_axi2axilite1_next_state_0_12),
    .I0(n6778_4),
    .I1(main_basesoc_socbushandler_cmd_done),
    .I2(main_basesoc_ram_last_was_read_axilitesram1_next_value2),
    .I3(builder_axi2axilite1_next_state_0_14) 
);
defparam builder_axi2axilite1_next_state_0_s7.INIT=16'h0040;
  LUT3 builder_axi2axilite1_next_state_0_s8 (
    .F(builder_axi2axilite1_next_state_0_13),
    .I0(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_18),
    .I1(main_basesoc_socbushandler_last_ar_aw_n),
    .I2(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_20) 
);
defparam builder_axi2axilite1_next_state_0_s8.INIT=8'h70;
  LUT2 main_basesoc_socbushandler_cmd_done_axi2axilite1_next_value0_s7 (
    .F(main_basesoc_socbushandler_cmd_done_axi2axilite1_next_value0_13),
    .I0(main_basesoc_socbushandler_pipe_valid_source_valid),
    .I1(main_basesoc_socbushandler_pipe_valid_sink_ready_5) 
);
defparam main_basesoc_socbushandler_cmd_done_axi2axilite1_next_value0_s7.INIT=4'h8;
  LUT3 main_basesoc_socbushandler_cmd_done_axi2axilite1_next_value0_s8 (
    .F(main_basesoc_socbushandler_cmd_done_axi2axilite1_next_value0_14),
    .I0(builder_basesoc_axilitesram1_state[0]),
    .I1(builder_basesoc_axilitesram1_state[1]),
    .I2(builder_basesoc_axilitesram1_state[2]) 
);
defparam main_basesoc_socbushandler_cmd_done_axi2axilite1_next_value0_s8.INIT=8'h1E;
  LUT3 builder_axi2axilite_next_state_1_s9 (
    .F(builder_axi2axilite_next_state_1_15),
    .I0(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_17),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n),
    .I2(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_19) 
);
defparam builder_axi2axilite_next_state_1_s9.INIT=8'hD0;
  LUT4 builder_axi2axilite_next_state_0_s7 (
    .F(builder_axi2axilite_next_state_0_12),
    .I0(n6778_4),
    .I1(main_bridge_axi2axi_lite_cmd_done),
    .I2(builder_axilite2wishbone_next_state_1_18),
    .I3(builder_axi2axilite_next_state_0_14) 
);
defparam builder_axi2axilite_next_state_0_s7.INIT=16'h0040;
  LUT3 builder_axi2axilite_next_state_0_s8 (
    .F(builder_axi2axilite_next_state_0_13),
    .I0(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_19),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n),
    .I2(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_17) 
);
defparam builder_axi2axilite_next_state_0_s8.INIT=8'h70;
  LUT2 main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_s7 (
    .F(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_13),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_valid),
    .I1(main_bridge_axi2axi_lite_pipe_valid_sink_ready_5) 
);
defparam main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_s7.INIT=4'h8;
  LUT3 main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_s8 (
    .F(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_14),
    .I0(builder_basesoc_fullmemorywe_state[1]),
    .I1(n11457_3),
    .I2(builder_basesoc_fullmemorywe_state[0]) 
);
defparam main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_s8.INIT=8'h10;
  LUT3 main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_s9 (
    .F(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_15),
    .I0(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I1(builder_axilite2wishbone_state[2]),
    .I2(builder_axilite2wishbone_state[0]) 
);
defparam main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_s9.INIT=8'h10;
  LUT3 builder_axi2axilite2_next_state_1_s9 (
    .F(builder_axi2axilite2_next_state_1_15),
    .I0(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value_ce1_17),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n),
    .I2(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value_ce1_19) 
);
defparam builder_axi2axilite2_next_state_1_s9.INIT=8'hD0;
  LUT4 builder_axi2axilite2_next_state_0_s7 (
    .F(builder_axi2axilite2_next_state_0_12),
    .I0(n6778_4),
    .I1(builder_basesoc_socbushandler_cmd_done),
    .I2(builder_axi2axilite2_next_state_0_14),
    .I3(builder_basesoc_last_was_read_axilite2csr_next_value2) 
);
defparam builder_axi2axilite2_next_state_0_s7.INIT=16'h0400;
  LUT2 builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_s7 (
    .F(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_13),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_valid),
    .I1(builder_basesoc_socbushandler_pipe_valid_sink_ready_5) 
);
defparam builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_s7.INIT=4'h8;
  LUT3 builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_s8 (
    .F(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_14),
    .I0(builder_basesoc_axilite2csr_state[0]),
    .I1(builder_basesoc_axilite2csr_state[1]),
    .I2(builder_basesoc_axilite2csr_state[2]) 
);
defparam builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_s8.INIT=8'h1E;
  LUT3 builder_basesoc_bankmachine0_next_state_2_s10 (
    .F(builder_basesoc_bankmachine0_next_state_2_15),
    .I0(n24398_5),
    .I1(builder_basesoc_bankmachine0_next_state_1_29),
    .I2(builder_basesoc_bankmachine0_state[0]) 
);
defparam builder_basesoc_bankmachine0_next_state_2_s10.INIT=8'h35;
  LUT4 builder_basesoc_bankmachine0_next_state_2_s11 (
    .F(builder_basesoc_bankmachine0_next_state_2_16),
    .I0(builder_basesoc_bankmachine0_next_state_2_19),
    .I1(n24398_5),
    .I2(builder_basesoc_bankmachine0_state[0]),
    .I3(builder_basesoc_bankmachine0_state[2]) 
);
defparam builder_basesoc_bankmachine0_next_state_2_s11.INIT=16'h4F00;
  LUT4 builder_basesoc_bankmachine0_next_state_1_s15 (
    .F(builder_basesoc_bankmachine0_next_state_1_23),
    .I0(main_sdram_bankmachine0_row_opened),
    .I1(main_sdram_bankmachine0_pipe_valid_source_valid),
    .I2(builder_basesoc_bankmachine0_next_state_1_26),
    .I3(n24398_5) 
);
defparam builder_basesoc_bankmachine0_next_state_1_s15.INIT=16'hF400;
  LUT4 builder_basesoc_bankmachine0_next_state_0_s14 (
    .F(builder_basesoc_bankmachine0_next_state_0_21),
    .I0(builder_basesoc_bankmachine0_next_state_0_22),
    .I1(builder_basesoc_bankmachine0_state[1]),
    .I2(builder_basesoc_bankmachine0_next_state_0_23),
    .I3(n24398_5) 
);
defparam builder_basesoc_bankmachine0_next_state_0_s14.INIT=16'hF400;
  LUT4 builder_basesoc_bankmachine1_next_state_2_s10 (
    .F(builder_basesoc_bankmachine1_next_state_2_15),
    .I0(builder_basesoc_bankmachine1_state[1]),
    .I1(n24398_5),
    .I2(builder_basesoc_bankmachine1_next_state_1_25),
    .I3(builder_basesoc_bankmachine1_next_state_1_24) 
);
defparam builder_basesoc_bankmachine1_next_state_2_s10.INIT=16'hBB0F;
  LUT4 builder_basesoc_bankmachine1_next_state_2_s11 (
    .F(builder_basesoc_bankmachine1_next_state_2_16),
    .I0(builder_basesoc_bankmachine1_next_state_2_17),
    .I1(n24398_5),
    .I2(builder_basesoc_bankmachine1_state[1]),
    .I3(builder_basesoc_bankmachine1_state[0]) 
);
defparam builder_basesoc_bankmachine1_next_state_2_s11.INIT=16'h8FFC;
  LUT4 builder_basesoc_bankmachine1_next_state_1_s15 (
    .F(builder_basesoc_bankmachine1_next_state_1_23),
    .I0(main_sdram_bankmachine1_row_opened),
    .I1(main_sdram_bankmachine1_pipe_valid_source_valid),
    .I2(builder_basesoc_bankmachine1_next_state_1_26),
    .I3(n24398_5) 
);
defparam builder_basesoc_bankmachine1_next_state_1_s15.INIT=16'hF400;
  LUT4 builder_basesoc_bankmachine1_next_state_0_s14 (
    .F(builder_basesoc_bankmachine1_next_state_0_21),
    .I0(builder_basesoc_bankmachine1_next_state_2_17),
    .I1(builder_basesoc_bankmachine1_state[1]),
    .I2(builder_basesoc_bankmachine1_next_state_0_22),
    .I3(n24398_5) 
);
defparam builder_basesoc_bankmachine1_next_state_0_s14.INIT=16'h0E00;
  LUT4 builder_basesoc_bankmachine2_next_state_2_s10 (
    .F(builder_basesoc_bankmachine2_next_state_2_15),
    .I0(builder_basesoc_bankmachine2_next_state_2_19),
    .I1(n24398_5),
    .I2(builder_basesoc_bankmachine2_state[1]),
    .I3(builder_basesoc_bankmachine2_state[0]) 
);
defparam builder_basesoc_bankmachine2_next_state_2_s10.INIT=16'h4FFC;
  LUT4 builder_basesoc_bankmachine2_next_state_2_s11 (
    .F(builder_basesoc_bankmachine2_next_state_2_16),
    .I0(n24398_5),
    .I1(builder_basesoc_bankmachine2_next_state_1_25),
    .I2(builder_basesoc_bankmachine2_state[1]),
    .I3(builder_basesoc_bankmachine2_state[0]) 
);
defparam builder_basesoc_bankmachine2_next_state_2_s11.INIT=16'h0C0A;
  LUT4 builder_basesoc_bankmachine2_next_state_1_s15 (
    .F(builder_basesoc_bankmachine2_next_state_1_23),
    .I0(main_sdram_bankmachine2_row_opened),
    .I1(main_sdram_bankmachine2_pipe_valid_source_valid),
    .I2(builder_basesoc_bankmachine2_next_state_1_26),
    .I3(n24398_5) 
);
defparam builder_basesoc_bankmachine2_next_state_1_s15.INIT=16'hF400;
  LUT4 builder_basesoc_bankmachine2_next_state_0_s14 (
    .F(builder_basesoc_bankmachine2_next_state_0_21),
    .I0(builder_basesoc_bankmachine2_next_state_0_22),
    .I1(builder_basesoc_bankmachine2_next_state_0_23),
    .I2(n24398_5),
    .I3(builder_basesoc_bankmachine2_state[1]) 
);
defparam builder_basesoc_bankmachine2_next_state_0_s14.INIT=16'h30DF;
  LUT4 builder_basesoc_bankmachine3_next_state_2_s10 (
    .F(builder_basesoc_bankmachine3_next_state_2_15),
    .I0(builder_basesoc_bankmachine3_next_state_2_19),
    .I1(n24398_5),
    .I2(builder_basesoc_bankmachine3_state[1]),
    .I3(builder_basesoc_bankmachine3_state[0]) 
);
defparam builder_basesoc_bankmachine3_next_state_2_s10.INIT=16'h4FFC;
  LUT4 builder_basesoc_bankmachine3_next_state_2_s11 (
    .F(builder_basesoc_bankmachine3_next_state_2_16),
    .I0(n24398_5),
    .I1(n21904_4),
    .I2(builder_basesoc_bankmachine3_state[1]),
    .I3(builder_basesoc_bankmachine3_state[0]) 
);
defparam builder_basesoc_bankmachine3_next_state_2_s11.INIT=16'h0C0A;
  LUT4 builder_basesoc_bankmachine3_next_state_1_s15 (
    .F(builder_basesoc_bankmachine3_next_state_1_23),
    .I0(main_sdram_bankmachine3_row_opened),
    .I1(main_sdram_bankmachine3_pipe_valid_source_valid),
    .I2(builder_basesoc_bankmachine3_next_state_1_25),
    .I3(n24398_5) 
);
defparam builder_basesoc_bankmachine3_next_state_1_s15.INIT=16'hF400;
  LUT4 builder_basesoc_bankmachine3_next_state_0_s14 (
    .F(builder_basesoc_bankmachine3_next_state_0_21),
    .I0(builder_basesoc_bankmachine3_next_state_0_22),
    .I1(builder_basesoc_bankmachine3_next_state_0_23),
    .I2(n24398_5),
    .I3(builder_basesoc_bankmachine3_state[1]) 
);
defparam builder_basesoc_bankmachine3_next_state_0_s14.INIT=16'h30DF;
  LUT3 builder_basesoc_fullmemorywe_next_state_0_s4 (
    .F(builder_basesoc_fullmemorywe_next_state_0_8),
    .I0(main_wishbone_bridge_aborted),
    .I1(builder_basesoc_fsm_state_1_9),
    .I2(builder_basesoc_fullmemorywe_state[1]) 
);
defparam builder_basesoc_fullmemorywe_next_state_0_s4.INIT=8'h10;
  LUT4 builder_basesoc_fullmemorywe_next_state_0_s5 (
    .F(builder_basesoc_fullmemorywe_next_state_0_9),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_basesoc_fullmemorywe_next_state_0_11),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam builder_basesoc_fullmemorywe_next_state_0_s5.INIT=16'h0D00;
  LUT4 builder_basesoc_fullmemorywe_next_state_0_s6 (
    .F(builder_basesoc_fullmemorywe_next_state_0_10),
    .I0(n11457_3),
    .I1(main_tag_port_dat_r[21]),
    .I2(builder_basesoc_fullmemorywe_state[1]),
    .I3(builder_basesoc_fullmemorywe_state[0]) 
);
defparam builder_basesoc_fullmemorywe_next_state_0_s6.INIT=16'h0DF0;
  LUT4 builder_sync_rhs_self1_10_s5 (
    .F(builder_sync_rhs_self1_10_10),
    .I0(builder_sync_rhs_self1_10_12),
    .I1(builder_sync_rhs_self1_10_13),
    .I2(main_sdram_choose_req_grant[1]),
    .I3(builder_sync_rhs_self1_10_14) 
);
defparam builder_sync_rhs_self1_10_s5.INIT=16'hAFC0;
  LUT3 builder_sync_rhs_self1_10_s6 (
    .F(builder_sync_rhs_self1_10_11),
    .I0(builder_basesoc_multiplexer_state[0]),
    .I1(builder_basesoc_multiplexer_state[2]),
    .I2(builder_basesoc_multiplexer_state[1]) 
);
defparam builder_sync_rhs_self1_10_s6.INIT=8'h10;
  LUT4 main_por_count_15_s4 (
    .F(main_por_count_15_9),
    .I0(main_por_count[12]),
    .I1(main_por_count[13]),
    .I2(main_por_count[14]),
    .I3(main_por_count[15]) 
);
defparam main_por_count_15_s4.INIT=16'h0001;
  LUT4 main_por_count_15_s5 (
    .F(main_por_count_15_10),
    .I0(main_por_count[4]),
    .I1(main_por_count[5]),
    .I2(main_por_count[6]),
    .I3(main_por_count[7]) 
);
defparam main_por_count_15_s5.INIT=16'h0001;
  LUT4 main_por_count_15_s6 (
    .F(main_por_count_15_11),
    .I0(main_por_count[8]),
    .I1(main_por_count[9]),
    .I2(main_por_count[10]),
    .I3(main_por_count[11]) 
);
defparam main_por_count_15_s6.INIT=16'h0001;
  LUT4 main_por_count_15_s7 (
    .F(main_por_count_15_12),
    .I0(main_por_count[0]),
    .I1(main_por_count[1]),
    .I2(main_por_count[2]),
    .I3(main_por_count[3]) 
);
defparam main_por_count_15_s7.INIT=16'h0001;
  LUT4 n25572_s2 (
    .F(n25572_5),
    .I0(builder_rr_write_grant_7),
    .I1(n20085_7),
    .I2(n25572_6),
    .I3(main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_13) 
);
defparam n25572_s2.INIT=16'hB0BB;
  LUT2 builder_wr_timer_count_19_s3 (
    .F(builder_wr_timer_count_19_7),
    .I0(builder_wr_timer_count[12]),
    .I1(builder_wr_timer_count[15]) 
);
defparam builder_wr_timer_count_19_s3.INIT=4'h1;
  LUT4 builder_wr_timer_count_19_s4 (
    .F(builder_wr_timer_count_19_8),
    .I0(builder_wr_timer_count_19_9),
    .I1(builder_wr_timer_count_19_10),
    .I2(builder_wr_timer_count_19_11),
    .I3(builder_wr_timer_count_19_12) 
);
defparam builder_wr_timer_count_19_s4.INIT=16'h8000;
  LUT2 builder_rd_timer_count_19_s3 (
    .F(builder_rd_timer_count_19_7),
    .I0(builder_rd_timer_count[12]),
    .I1(builder_rd_timer_count[15]) 
);
defparam builder_rd_timer_count_19_s3.INIT=4'h1;
  LUT4 builder_rd_timer_count_19_s4 (
    .F(builder_rd_timer_count_19_8),
    .I0(builder_rd_timer_count_19_9),
    .I1(builder_rd_timer_count_19_10),
    .I2(builder_rd_timer_count_19_11),
    .I3(builder_rd_timer_count_19_12) 
);
defparam builder_rd_timer_count_19_s4.INIT=16'h8000;
  LUT4 n24429_s2 (
    .F(n24429_5),
    .I0(main_sdram_timer_count1[0]),
    .I1(main_sdram_timer_count1[1]),
    .I2(n24429_6),
    .I3(n24429_7) 
);
defparam n24429_s2.INIT=16'h1000;
  LUT3 n24398_s2 (
    .F(n24398_5),
    .I0(main_sdram_sequencer_done1),
    .I1(builder_basesoc_refresher_state[0]),
    .I2(builder_basesoc_refresher_state[1]) 
);
defparam n24398_s2.INIT=8'hE3;
  LUT2 n22789_s2 (
    .F(n22789_5),
    .I0(builder_csr_bankarray_sel_7),
    .I1(builder_csr_bankarray_sel_6) 
);
defparam n22789_s2.INIT=4'h8;
  LUT3 n22789_s3 (
    .F(n22789_6),
    .I0(n23650_5),
    .I1(n23650_7),
    .I2(n23650_6) 
);
defparam n22789_s3.INIT=8'h80;
  LUT2 n22861_s2 (
    .F(n22861_5),
    .I0(n22861_6),
    .I1(n22861_7) 
);
defparam n22861_s2.INIT=4'h8;
  LUT3 n23129_s2 (
    .F(n23129_5),
    .I0(n23650_5),
    .I1(n23650_7),
    .I2(n23650_6) 
);
defparam n23129_s2.INIT=8'h40;
  LUT4 n23650_s2 (
    .F(n23650_5),
    .I0(builder_basesoc_axilite2csr_next_state_2_17),
    .I1(builder_basesoc_socbushandler_ax_beat_payload_addr[14]),
    .I2(builder_basesoc_port_adr_reg[12]),
    .I3(builder_basesoc_adr_5_11) 
);
defparam n23650_s2.INIT=16'h0777;
  LUT4 n23650_s3 (
    .F(n23650_6),
    .I0(builder_basesoc_axilite2csr_next_state_2_17),
    .I1(builder_basesoc_socbushandler_ax_beat_payload_addr[13]),
    .I2(builder_basesoc_port_adr_reg[11]),
    .I3(builder_basesoc_adr_5_11) 
);
defparam n23650_s3.INIT=16'h0777;
  LUT4 n23650_s4 (
    .F(n23650_7),
    .I0(builder_basesoc_axilite2csr_next_state_2_17),
    .I1(builder_basesoc_socbushandler_ax_beat_payload_addr[15]),
    .I2(builder_basesoc_port_adr_reg[13]),
    .I3(builder_basesoc_adr_5_11) 
);
defparam n23650_s4.INIT=16'h0777;
  LUT3 main_basesoc_rx_phase_31_s5 (
    .F(main_basesoc_rx_phase_31_10),
    .I0(main_basesoc_rx_phase[29]),
    .I1(main_basesoc_rx_phase[30]),
    .I2(n20722_9) 
);
defparam main_basesoc_rx_phase_31_s5.INIT=8'h80;
  LUT2 main_basesoc_tx_phase_4_s5 (
    .F(main_basesoc_tx_phase_4_10),
    .I0(main_basesoc_tx_phase[2]),
    .I1(main_basesoc_tx_phase[3]) 
);
defparam main_basesoc_tx_phase_4_s5.INIT=4'h8;
  LUT4 main_basesoc_tx_phase_9_s5 (
    .F(main_basesoc_tx_phase_9_10),
    .I0(main_basesoc_tx_phase_7_12),
    .I1(main_basesoc_tx_phase[6]),
    .I2(main_basesoc_tx_phase[7]),
    .I3(main_basesoc_tx_phase[8]) 
);
defparam main_basesoc_tx_phase_9_s5.INIT=16'hF400;
  LUT3 main_basesoc_tx_phase_11_s5 (
    .F(main_basesoc_tx_phase_11_10),
    .I0(main_basesoc_tx_phase[9]),
    .I1(main_basesoc_tx_phase[10]),
    .I2(main_basesoc_tx_phase_9_10) 
);
defparam main_basesoc_tx_phase_11_s5.INIT=8'h01;
  LUT4 main_basesoc_tx_phase_12_s5 (
    .F(main_basesoc_tx_phase_12_10),
    .I0(main_basesoc_tx_phase[9]),
    .I1(main_basesoc_tx_phase[10]),
    .I2(main_basesoc_tx_phase[11]),
    .I3(main_basesoc_tx_phase_9_10) 
);
defparam main_basesoc_tx_phase_12_s5.INIT=16'h0001;
  LUT3 main_basesoc_tx_phase_14_s5 (
    .F(main_basesoc_tx_phase_14_10),
    .I0(main_basesoc_tx_phase[12]),
    .I1(main_basesoc_tx_phase[13]),
    .I2(main_basesoc_tx_phase_12_10) 
);
defparam main_basesoc_tx_phase_14_s5.INIT=8'h10;
  LUT4 main_basesoc_tx_phase_15_s5 (
    .F(main_basesoc_tx_phase_15_10),
    .I0(main_basesoc_tx_phase[12]),
    .I1(main_basesoc_tx_phase[13]),
    .I2(main_basesoc_tx_phase[14]),
    .I3(main_basesoc_tx_phase_12_10) 
);
defparam main_basesoc_tx_phase_15_s5.INIT=16'h0100;
  LUT4 main_basesoc_tx_phase_18_s5 (
    .F(main_basesoc_tx_phase_18_10),
    .I0(main_basesoc_tx_phase[15]),
    .I1(main_basesoc_tx_phase_15_10),
    .I2(main_basesoc_tx_phase[16]),
    .I3(main_basesoc_tx_phase[17]) 
);
defparam main_basesoc_tx_phase_18_s5.INIT=16'h004F;
  LUT3 main_basesoc_tx_phase_23_s5 (
    .F(main_basesoc_tx_phase_23_10),
    .I0(n20653_9),
    .I1(main_basesoc_tx_phase[22]),
    .I2(main_basesoc_tx_phase[21]) 
);
defparam main_basesoc_tx_phase_23_s5.INIT=8'h40;
  LUT4 builder_rr_write_grant_s3 (
    .F(builder_rr_write_grant_7),
    .I0(main_basesoc_socbushandler_wishbone2axi1_cmd_done),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_basesoc_socbushandler_wishbone2axi0_cmd_done),
    .I3(main_basesoc_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value1_15) 
);
defparam builder_rr_write_grant_s3.INIT=16'hB0BB;
  LUT4 builder_rr_write_grant_s4 (
    .F(builder_rr_write_grant_8),
    .I0(builder_axi2axilite0_state[0]),
    .I1(builder_axi2axilite0_state[1]),
    .I2(builder_axi2axilite0_next_state_1_19),
    .I3(builder_rr_write_grant_11) 
);
defparam builder_rr_write_grant_s4.INIT=16'hF700;
  LUT4 builder_rr_write_grant_s5 (
    .F(builder_rr_write_grant_9),
    .I0(builder_wr_lock_counter[4]),
    .I1(builder_wr_lock_counter[5]),
    .I2(builder_rr_write_grant_12),
    .I3(builder_rr_write_grant_13) 
);
defparam builder_rr_write_grant_s5.INIT=16'h1000;
  LUT4 builder_rr_write_grant_s6 (
    .F(builder_rr_write_grant_10),
    .I0(builder_rr_write_grant_14),
    .I1(builder_rr_write_grant_15),
    .I2(builder_rr_write_grant),
    .I3(n25572_6) 
);
defparam builder_rr_write_grant_s6.INIT=16'hCA00;
  LUT4 builder_rr_read_grant_s3 (
    .F(builder_rr_read_grant_7),
    .I0(main_basesoc_socbushandler_wishbone2axi1_cmd_done),
    .I1(builder_wishbone2axi1_state_1_9),
    .I2(builder_rr_read_grant),
    .I3(main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_15) 
);
defparam builder_rr_read_grant_s3.INIT=16'h4FFB;
  LUT2 builder_rr_read_grant_s4 (
    .F(builder_rr_read_grant_8),
    .I0(builder_fsm1_state),
    .I1(builder_rr_read_grant_10) 
);
defparam builder_rr_read_grant_s4.INIT=4'h4;
  LUT4 builder_rr_read_grant_s5 (
    .F(builder_rr_read_grant_9),
    .I0(builder_rd_lock_counter[4]),
    .I1(builder_rd_lock_counter[5]),
    .I2(builder_rr_read_grant_11),
    .I3(builder_rr_read_grant_12) 
);
defparam builder_rr_read_grant_s5.INIT=16'h1000;
  LUT4 builder_rd_lock_counter_7_s5 (
    .F(builder_rd_lock_counter_7_9),
    .I0(builder_rd_lock_counter_7_10),
    .I1(builder_rd_lock_counter_7_11),
    .I2(builder_rr_read_grant_8),
    .I3(n6778_4) 
);
defparam builder_rd_lock_counter_7_s5.INIT=16'h0007;
  LUT3 main_sdram_time0_4_s4 (
    .F(main_sdram_time0_4_9),
    .I0(builder_basesoc_multiplexer_state[0]),
    .I1(builder_basesoc_multiplexer_state[1]),
    .I2(builder_basesoc_multiplexer_state[2]) 
);
defparam main_sdram_time0_4_s4.INIT=8'h1E;
  LUT4 main_sdram_time0_4_s5 (
    .F(main_sdram_time0_4_10),
    .I0(main_sdram_time0[0]),
    .I1(main_sdram_time0[1]),
    .I2(main_sdram_time0[2]),
    .I3(main_sdram_time0[3]) 
);
defparam main_sdram_time0_4_s5.INIT=16'h0001;
  LUT3 main_sdram_time1_3_s4 (
    .F(main_sdram_time1_3_9),
    .I0(builder_basesoc_multiplexer_state[1]),
    .I1(builder_basesoc_multiplexer_state[2]),
    .I2(builder_basesoc_multiplexer_state[0]) 
);
defparam main_sdram_time1_3_s4.INIT=8'h10;
  LUT3 main_sdram_time1_3_s5 (
    .F(main_sdram_time1_3_10),
    .I0(main_sdram_time1[0]),
    .I1(main_sdram_time1[1]),
    .I2(main_sdram_time1[2]) 
);
defparam main_sdram_time1_3_s5.INIT=8'h01;
  LUT2 builder_basesoc_roundrobin0_grant_s3 (
    .F(builder_basesoc_roundrobin0_grant_7),
    .I0(main_sdram_bankmachine0_wrport_we_13),
    .I1(main_sdram_bankmachine0_wrport_we_8) 
);
defparam builder_basesoc_roundrobin0_grant_s3.INIT=4'h8;
  LUT4 builder_basesoc_roundrobin0_grant_s4 (
    .F(builder_basesoc_roundrobin0_grant_8),
    .I0(main_wishbone_bridge_cmd_addr[6]),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(builder_basesoc_roundrobin0_grant_13),
    .I3(builder_basesoc_roundrobin0_grant_11) 
);
defparam builder_basesoc_roundrobin0_grant_s4.INIT=16'h4000;
  LUT2 builder_basesoc_roundrobin0_grant_s5 (
    .F(builder_basesoc_roundrobin0_grant_9),
    .I0(main_sdram_bankmachine0_pipe_valid_source_valid),
    .I1(main_sdram_bankmachine0_syncfifo0_readable) 
);
defparam builder_basesoc_roundrobin0_grant_s5.INIT=4'h1;
  LUT2 builder_basesoc_roundrobin1_grant_s3 (
    .F(builder_basesoc_roundrobin1_grant_7),
    .I0(main_sdram_bankmachine0_wrport_we_13),
    .I1(main_sdram_bankmachine1_wrport_we_7) 
);
defparam builder_basesoc_roundrobin1_grant_s3.INIT=4'h8;
  LUT4 builder_basesoc_roundrobin1_grant_s4 (
    .F(builder_basesoc_roundrobin1_grant_8),
    .I0(builder_basesoc_roundrobin1_grant_12),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(main_wishbone_bridge_cmd_addr[6]),
    .I3(builder_basesoc_roundrobin0_grant_11) 
);
defparam builder_basesoc_roundrobin1_grant_s4.INIT=16'h8000;
  LUT2 builder_basesoc_roundrobin1_grant_s5 (
    .F(builder_basesoc_roundrobin1_grant_9),
    .I0(main_sdram_bankmachine1_pipe_valid_source_valid),
    .I1(main_sdram_bankmachine1_syncfifo1_readable) 
);
defparam builder_basesoc_roundrobin1_grant_s5.INIT=4'h1;
  LUT2 builder_basesoc_roundrobin2_grant_s3 (
    .F(builder_basesoc_roundrobin2_grant_7),
    .I0(main_sdram_bankmachine2_pipe_valid_source_valid),
    .I1(main_sdram_bankmachine2_syncfifo2_readable) 
);
defparam builder_basesoc_roundrobin2_grant_s3.INIT=4'h1;
  LUT2 builder_basesoc_roundrobin3_grant_s3 (
    .F(builder_basesoc_roundrobin3_grant_7),
    .I0(main_sdram_bankmachine0_wrport_we_13),
    .I1(main_sdram_bankmachine3_wrport_we_7) 
);
defparam builder_basesoc_roundrobin3_grant_s3.INIT=4'h8;
  LUT4 builder_basesoc_roundrobin3_grant_s4 (
    .F(builder_basesoc_roundrobin3_grant_8),
    .I0(builder_basesoc_roundrobin3_grant_12),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(main_wishbone_bridge_cmd_addr[6]),
    .I3(main_sdram_bankmachine2_wrport_we_8) 
);
defparam builder_basesoc_roundrobin3_grant_s4.INIT=16'h8000;
  LUT2 builder_basesoc_roundrobin3_grant_s5 (
    .F(builder_basesoc_roundrobin3_grant_9),
    .I0(main_sdram_bankmachine3_pipe_valid_source_valid),
    .I1(main_sdram_bankmachine3_syncfifo3_readable) 
);
defparam builder_basesoc_roundrobin3_grant_s5.INIT=4'h1;
  LUT4 builder_basesoc_refresher_state_1_s7 (
    .F(builder_basesoc_refresher_state_1_12),
    .I0(main_sdram_sequencer_done1),
    .I1(builder_basesoc_refresher_state[0]),
    .I2(builder_basesoc_refresher_state[1]),
    .I3(main_sdram_postponer_req_o) 
);
defparam builder_basesoc_refresher_state_1_s7.INIT=16'h13D0;
  LUT4 builder_basesoc_fsm_state_1_s4 (
    .F(builder_basesoc_fsm_state_1_9),
    .I0(main_wishbone_bridge_rdata_converter_converter_strobe_all),
    .I1(builder_basesoc_fsm_state_1_10),
    .I2(builder_basesoc_fsm_state[0]),
    .I3(builder_basesoc_fsm_state[1]) 
);
defparam builder_basesoc_fsm_state_1_s4.INIT=16'hF53F;
  LUT3 builder_axilite2wishbone_next_state_2_s11 (
    .F(builder_axilite2wishbone_next_state_2_15),
    .I0(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_14),
    .I1(builder_axilite2wishbone_state[2]),
    .I2(builder_axilite2wishbone_state[1]) 
);
defparam builder_axilite2wishbone_next_state_2_s11.INIT=8'hE0;
  LUT3 builder_axilite2wishbone_next_state_2_s12 (
    .F(builder_axilite2wishbone_next_state_2_16),
    .I0(builder_axi2axilite_state[0]),
    .I1(builder_axi2axilite_state[1]),
    .I2(builder_axilite2wishbone_next_state_2_17) 
);
defparam builder_axilite2wishbone_next_state_2_s12.INIT=8'h60;
  LUT3 builder_axilite2wishbone_next_state_1_s13 (
    .F(builder_axilite2wishbone_next_state_1_17),
    .I0(builder_axi2axilite_state[1]),
    .I1(builder_axi2axilite_state[0]),
    .I2(builder_axi2axilite_next_state_0_14) 
);
defparam builder_axilite2wishbone_next_state_1_s13.INIT=8'h04;
  LUT3 builder_axilite2wishbone_next_state_1_s14 (
    .F(builder_axilite2wishbone_next_state_1_18),
    .I0(builder_axilite2wishbone_state[0]),
    .I1(builder_axilite2wishbone_state[2]),
    .I2(builder_axilite2wishbone_state[1]) 
);
defparam builder_axilite2wishbone_next_state_1_s14.INIT=8'h10;
  LUT4 builder_axilite2wishbone_next_state_1_s15 (
    .F(builder_axilite2wishbone_next_state_1_19),
    .I0(builder_axilite2wishbone_state[0]),
    .I1(builder_axilite2wishbone_next_state_1_20),
    .I2(builder_axilite2wishbone_next_state_1_21),
    .I3(builder_axilite2wishbone_state[2]) 
);
defparam builder_axilite2wishbone_next_state_1_s15.INIT=16'h0E23;
  LUT3 builder_axilite2wishbone_next_state_0_s9 (
    .F(builder_axilite2wishbone_next_state_0_13),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_14),
    .I2(builder_axilite2wishbone_state[0]) 
);
defparam builder_axilite2wishbone_next_state_0_s9.INIT=8'h3A;
  LUT4 builder_basesoc_axilitesram0_next_state_1_s11 (
    .F(builder_basesoc_axilitesram0_next_state_1_15),
    .I0(main_basesoc_basesoc_socbushandler_cmd_done),
    .I1(builder_axi2axilite0_state[0]),
    .I2(n19172_4),
    .I3(builder_axi2axilite0_state[1]) 
);
defparam builder_basesoc_axilitesram0_next_state_1_s11.INIT=16'h0100;
  LUT4 builder_basesoc_axilitesram0_next_state_1_s12 (
    .F(builder_basesoc_axilitesram0_next_state_1_16),
    .I0(main_basesoc_basesoc_socbushandler_cmd_done),
    .I1(n19172_4),
    .I2(builder_basesoc_axilitesram0_next_state_1_19),
    .I3(builder_basesoc_axilitesram0_state[1]) 
);
defparam builder_basesoc_axilitesram0_next_state_1_s12.INIT=16'h00EF;
  LUT3 builder_basesoc_axilitesram0_next_state_1_s13 (
    .F(builder_basesoc_axilitesram0_next_state_1_17),
    .I0(builder_basesoc_axilitesram0_state[0]),
    .I1(builder_basesoc_axilitesram0_state[1]),
    .I2(builder_basesoc_axilitesram0_state[2]) 
);
defparam builder_basesoc_axilitesram0_next_state_1_s13.INIT=8'h1E;
  LUT3 builder_basesoc_axilitesram0_next_state_1_s14 (
    .F(builder_basesoc_axilitesram0_next_state_1_18),
    .I0(main_basesoc_basesoc_last_was_read_axilitesram0_next_value2),
    .I1(builder_basesoc_axilitesram0_next_state_1_22),
    .I2(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam builder_basesoc_axilitesram0_next_state_1_s14.INIT=8'h0D;
  LUT4 builder_basesoc_axilitesram0_next_state_0_s9 (
    .F(builder_basesoc_axilitesram0_next_state_0_13),
    .I0(builder_basesoc_axilitesram0_state[1]),
    .I1(builder_basesoc_axilitesram0_next_state_2_16),
    .I2(main_basesoc_basesoc_adr_13_15),
    .I3(builder_basesoc_axilitesram0_state[2]) 
);
defparam builder_basesoc_axilitesram0_next_state_0_s9.INIT=16'hF0EE;
  LUT3 builder_basesoc_axilitesram1_next_state_1_s11 (
    .F(builder_basesoc_axilitesram1_next_state_1_15),
    .I0(builder_basesoc_axilitesram1_state[1]),
    .I1(builder_axi2axilite1_state[0]),
    .I2(builder_basesoc_axilitesram1_next_state_2_16) 
);
defparam builder_basesoc_axilitesram1_next_state_1_s11.INIT=8'hCA;
  LUT3 builder_basesoc_axilitesram1_next_state_1_s12 (
    .F(builder_basesoc_axilitesram1_next_state_1_16),
    .I0(main_basesoc_ram_last_was_read_axilitesram1_next_value2),
    .I1(builder_basesoc_axilitesram1_next_state_1_17),
    .I2(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam builder_basesoc_axilitesram1_next_state_1_s12.INIT=8'h0D;
  LUT4 builder_basesoc_axilitesram1_next_state_0_s9 (
    .F(builder_basesoc_axilitesram1_next_state_0_13),
    .I0(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_6),
    .I1(builder_basesoc_axilitesram1_state[1]),
    .I2(builder_basesoc_axilitesram1_next_state_2_16),
    .I3(builder_basesoc_axilitesram1_state[2]) 
);
defparam builder_basesoc_axilitesram1_next_state_0_s9.INIT=16'hF0EE;
  LUT4 builder_basesoc_multiplexer_next_state_2_s12 (
    .F(builder_basesoc_multiplexer_next_state_2_16),
    .I0(main_sdram_time0[4]),
    .I1(main_sdram_time0_4_10),
    .I2(builder_basesoc_multiplexer_next_state_2_18),
    .I3(builder_basesoc_multiplexer_next_state_2_19) 
);
defparam builder_basesoc_multiplexer_next_state_2_s12.INIT=16'h00F4;
  LUT4 builder_basesoc_multiplexer_next_state_2_s13 (
    .F(builder_basesoc_multiplexer_next_state_2_17),
    .I0(builder_basesoc_multiplexer_next_state_2_20),
    .I1(builder_basesoc_multiplexer_next_state_2_21),
    .I2(builder_basesoc_multiplexer_next_state_2_22),
    .I3(builder_basesoc_multiplexer_next_state_2_23) 
);
defparam builder_basesoc_multiplexer_next_state_2_s13.INIT=16'h8000;
  LUT4 builder_basesoc_multiplexer_next_state_1_s12 (
    .F(builder_basesoc_multiplexer_next_state_1_16),
    .I0(builder_basesoc_multiplexer_next_state_2_16),
    .I1(builder_basesoc_multiplexer_state[1]),
    .I2(builder_basesoc_multiplexer_next_state_2_17),
    .I3(main_sdram_time0_4_9) 
);
defparam builder_basesoc_multiplexer_next_state_1_s12.INIT=16'h00F4;
  LUT4 builder_basesoc_multiplexer_next_state_1_s13 (
    .F(builder_basesoc_multiplexer_next_state_1_17),
    .I0(builder_basesoc_multiplexer_state[2]),
    .I1(main_sdram_twtrcon_ready),
    .I2(builder_basesoc_multiplexer_state[0]),
    .I3(builder_basesoc_multiplexer_state[1]) 
);
defparam builder_basesoc_multiplexer_next_state_1_s13.INIT=16'h1000;
  LUT4 builder_basesoc_multiplexer_next_state_1_s14 (
    .F(builder_basesoc_multiplexer_next_state_1_18),
    .I0(builder_basesoc_refresher_state[0]),
    .I1(main_sdram_sequencer_done1),
    .I2(builder_basesoc_refresher_state[1]),
    .I3(builder_sync_rhs_self1_10_11) 
);
defparam builder_basesoc_multiplexer_next_state_1_s14.INIT=16'hBF00;
  LUT4 builder_basesoc_multiplexer_next_state_1_s15 (
    .F(builder_basesoc_multiplexer_next_state_1_19),
    .I0(builder_basesoc_multiplexer_next_state_2_18),
    .I1(builder_basesoc_multiplexer_next_state_1_20),
    .I2(builder_basesoc_multiplexer_next_state_2_17),
    .I3(main_sdram_time1_3_9) 
);
defparam builder_basesoc_multiplexer_next_state_1_s15.INIT=16'hF100;
  LUT4 builder_basesoc_multiplexer_next_state_0_s12 (
    .F(builder_basesoc_multiplexer_next_state_0_16),
    .I0(builder_basesoc_multiplexer_next_state_2_16),
    .I1(builder_basesoc_multiplexer_state[1]),
    .I2(builder_basesoc_multiplexer_state[0]),
    .I3(builder_basesoc_multiplexer_state[2]) 
);
defparam builder_basesoc_multiplexer_next_state_0_s12.INIT=16'hACCF;
  LUT4 builder_basesoc_axilite2csr_next_state_1_s11 (
    .F(builder_basesoc_axilite2csr_next_state_1_15),
    .I0(builder_axi2axilite2_state[1]),
    .I1(builder_axi2axilite2_state[0]),
    .I2(builder_basesoc_axilite2csr_next_state_1_17),
    .I3(builder_basesoc_axilite2csr_state[1]) 
);
defparam builder_basesoc_axilite2csr_next_state_1_s11.INIT=16'h20BF;
  LUT4 builder_basesoc_axilite2csr_next_state_1_s12 (
    .F(builder_basesoc_axilite2csr_next_state_1_16),
    .I0(n6778_4),
    .I1(builder_basesoc_axilite2csr_state[0]),
    .I2(builder_basesoc_axilite2csr_next_state_1_18),
    .I3(builder_basesoc_axilite2csr_next_state_1_19) 
);
defparam builder_basesoc_axilite2csr_next_state_1_s12.INIT=16'hBF00;
  LUT4 builder_basesoc_axilite2csr_next_state_0_s9 (
    .F(builder_basesoc_axilite2csr_next_state_0_13),
    .I0(builder_basesoc_axilite2csr_state[1]),
    .I1(builder_basesoc_axilite2csr_next_state_2_16),
    .I2(builder_basesoc_axilite2csr_next_state_2_17),
    .I3(builder_basesoc_axilite2csr_state[2]) 
);
defparam builder_basesoc_axilite2csr_next_state_0_s9.INIT=16'hF0EE;
  LUT3 n22787_s6 (
    .F(n22787_10),
    .I0(builder_basesoc_adr[2]),
    .I1(builder_basesoc_adr[1]),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_12) 
);
defparam n22787_s6.INIT=8'h40;
  LUT4 n22787_s7 (
    .F(n22787_11),
    .I0(main_basesoc_scratch_storage[1]),
    .I1(n22861_5),
    .I2(main_basesoc_reset_storage[1]),
    .I3(main_basesoc_uart_tx_fifo_wrport_we_5) 
);
defparam n22787_s7.INIT=16'h0777;
  LUT4 n22788_s6 (
    .F(n22788_10),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(main_basesoc_reset_storage[0]),
    .I2(main_basesoc_scratch_storage[0]),
    .I3(n22861_5) 
);
defparam n22788_s6.INIT=16'h0777;
  LUT3 n22950_s8 (
    .F(n22950_12),
    .I0(n22950_13),
    .I1(main_sdram_phaseinjector1_rddata_status[15]),
    .I2(n22950_14) 
);
defparam n22950_s8.INIT=8'h70;
  LUT3 n22952_s7 (
    .F(n22952_11),
    .I0(n22950_13),
    .I1(main_sdram_phaseinjector1_rddata_status[14]),
    .I2(n22952_12) 
);
defparam n22952_s7.INIT=8'h70;
  LUT3 n22954_s7 (
    .F(n22954_11),
    .I0(n22950_13),
    .I1(main_sdram_phaseinjector1_rddata_status[13]),
    .I2(n22954_12) 
);
defparam n22954_s7.INIT=8'h70;
  LUT4 n22956_s9 (
    .F(n22956_13),
    .I0(builder_basesoc_adr[1]),
    .I1(builder_basesoc_adr[0]),
    .I2(n22956_16),
    .I3(n23128_7) 
);
defparam n22956_s9.INIT=16'h4000;
  LUT4 n22956_s10 (
    .F(n22956_14),
    .I0(main_sdram_phaseinjector1_address_storage[12]),
    .I1(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re_6),
    .I2(main_sdram_phaseinjector1_wrdata_storage[12]),
    .I3(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_7) 
);
defparam n22956_s10.INIT=16'h0777;
  LUT3 n22956_s11 (
    .F(n22956_15),
    .I0(n22950_13),
    .I1(main_sdram_phaseinjector1_rddata_status[12]),
    .I2(n22956_17) 
);
defparam n22956_s11.INIT=8'h70;
  LUT4 n22958_s9 (
    .F(n22958_13),
    .I0(main_sdram_phaseinjector0_address_storage[11]),
    .I1(n22960_13),
    .I2(main_sdram_phaseinjector1_wrdata_storage[11]),
    .I3(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_7) 
);
defparam n22958_s9.INIT=16'h0777;
  LUT3 n22958_s10 (
    .F(n22958_14),
    .I0(n22950_13),
    .I1(main_sdram_phaseinjector1_rddata_status[11]),
    .I2(n22958_15) 
);
defparam n22958_s10.INIT=8'h70;
  LUT2 n22960_s9 (
    .F(n22960_13),
    .I0(n22861_6),
    .I1(n22960_16) 
);
defparam n22960_s9.INIT=4'h8;
  LUT4 n22960_s10 (
    .F(n22960_14),
    .I0(main_sdram_phaseinjector1_address_storage[10]),
    .I1(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re_6),
    .I2(main_sdram_phaseinjector0_wrdata_storage[10]),
    .I3(n22956_13) 
);
defparam n22960_s10.INIT=16'h0777;
  LUT3 n22960_s11 (
    .F(n22960_15),
    .I0(n22950_13),
    .I1(main_sdram_phaseinjector1_rddata_status[10]),
    .I2(n22960_17) 
);
defparam n22960_s11.INIT=8'h70;
  LUT4 n22962_s9 (
    .F(n22962_13),
    .I0(n22950_16),
    .I1(main_sdram_phaseinjector0_rddata_status[9]),
    .I2(main_sdram_phaseinjector1_address_storage[9]),
    .I3(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re_6) 
);
defparam n22962_s9.INIT=16'h0777;
  LUT3 n22962_s10 (
    .F(n22962_14),
    .I0(n22950_13),
    .I1(main_sdram_phaseinjector1_rddata_status[9]),
    .I2(n22962_15) 
);
defparam n22962_s10.INIT=8'h70;
  LUT4 n22964_s9 (
    .F(n22964_13),
    .I0(n22950_16),
    .I1(main_sdram_phaseinjector0_rddata_status[8]),
    .I2(main_sdram_phaseinjector1_address_storage[8]),
    .I3(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re_6) 
);
defparam n22964_s9.INIT=16'h0777;
  LUT3 n22964_s10 (
    .F(n22964_14),
    .I0(n22950_13),
    .I1(main_sdram_phaseinjector1_rddata_status[8]),
    .I2(n22964_15) 
);
defparam n22964_s10.INIT=8'h70;
  LUT4 n22966_s11 (
    .F(n22966_15),
    .I0(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_7),
    .I1(main_sdram_phaseinjector1_wrdata_storage[7]),
    .I2(main_sdram_phaseinjector0_wrdata_storage[7]),
    .I3(n22956_13) 
);
defparam n22966_s11.INIT=16'h0777;
  LUT4 n22966_s12 (
    .F(n22966_16),
    .I0(n22950_16),
    .I1(main_sdram_phaseinjector0_rddata_status[7]),
    .I2(main_sdram_phaseinjector1_address_storage[7]),
    .I3(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re_6) 
);
defparam n22966_s12.INIT=16'h0777;
  LUT4 n22966_s13 (
    .F(n22966_17),
    .I0(n22861_5),
    .I1(main_sdram_phaseinjector0_command_storage[7]),
    .I2(main_sdram_phaseinjector1_command_storage[7]),
    .I3(builder_csr_bankarray_csrbank11_vsync_end0_re_6) 
);
defparam n22966_s13.INIT=16'h0777;
  LUT4 n22966_s14 (
    .F(n22966_18),
    .I0(main_sdram_phaseinjector0_address_storage[7]),
    .I1(n22960_13),
    .I2(main_sdram_phaseinjector1_rddata_status[7]),
    .I3(n22950_13) 
);
defparam n22966_s14.INIT=16'h0777;
  LUT4 n22968_s11 (
    .F(n22968_15),
    .I0(main_sdram_phaseinjector1_command_storage[6]),
    .I1(builder_csr_bankarray_csrbank11_vsync_end0_re_6),
    .I2(main_sdram_phaseinjector1_address_storage[6]),
    .I3(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re_6) 
);
defparam n22968_s11.INIT=16'h0777;
  LUT4 n22968_s12 (
    .F(n22968_16),
    .I0(main_sdram_phaseinjector0_address_storage[6]),
    .I1(n22960_13),
    .I2(main_sdram_phaseinjector1_wrdata_storage[6]),
    .I3(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_7) 
);
defparam n22968_s12.INIT=16'h0777;
  LUT4 n22968_s13 (
    .F(n22968_17),
    .I0(n22950_16),
    .I1(main_sdram_phaseinjector0_rddata_status[6]),
    .I2(main_sdram_phaseinjector0_wrdata_storage[6]),
    .I3(n22956_13) 
);
defparam n22968_s13.INIT=16'h0777;
  LUT4 n22968_s14 (
    .F(n22968_18),
    .I0(n22861_5),
    .I1(main_sdram_phaseinjector0_command_storage[6]),
    .I2(main_sdram_phaseinjector1_rddata_status[6]),
    .I3(n22950_13) 
);
defparam n22968_s14.INIT=16'h0777;
  LUT4 n22970_s11 (
    .F(n22970_15),
    .I0(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re_6),
    .I1(main_sdram_phaseinjector1_address_storage[5]),
    .I2(main_sdram_phaseinjector1_command_storage[5]),
    .I3(builder_csr_bankarray_csrbank11_vsync_end0_re_6) 
);
defparam n22970_s11.INIT=16'h0777;
  LUT4 n22970_s12 (
    .F(n22970_16),
    .I0(n22950_13),
    .I1(main_sdram_phaseinjector1_rddata_status[5]),
    .I2(main_sdram_phaseinjector1_wrdata_storage[5]),
    .I3(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_7) 
);
defparam n22970_s12.INIT=16'h0777;
  LUT4 n22970_s13 (
    .F(n22970_17),
    .I0(n22950_16),
    .I1(main_sdram_phaseinjector0_rddata_status[5]),
    .I2(main_sdram_phaseinjector0_wrdata_storage[5]),
    .I3(n22956_13) 
);
defparam n22970_s13.INIT=16'h0777;
  LUT4 n22970_s14 (
    .F(n22970_18),
    .I0(main_sdram_phaseinjector0_address_storage[5]),
    .I1(n22960_13),
    .I2(main_sdram_phaseinjector0_command_storage[5]),
    .I3(n22861_5) 
);
defparam n22970_s14.INIT=16'h0777;
  LUT4 n22972_s11 (
    .F(n22972_15),
    .I0(main_sdram_phaseinjector0_address_storage[4]),
    .I1(n22960_13),
    .I2(main_sdram_phaseinjector1_rddata_status[4]),
    .I3(n22950_13) 
);
defparam n22972_s11.INIT=16'h0777;
  LUT4 n22972_s12 (
    .F(n22972_16),
    .I0(n22861_5),
    .I1(main_sdram_phaseinjector0_command_storage[4]),
    .I2(main_sdram_phaseinjector1_wrdata_storage[4]),
    .I3(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_7) 
);
defparam n22972_s12.INIT=16'h0777;
  LUT4 n22972_s13 (
    .F(n22972_17),
    .I0(main_sdram_phaseinjector1_command_storage[4]),
    .I1(builder_csr_bankarray_csrbank11_vsync_end0_re_6),
    .I2(main_sdram_phaseinjector1_address_storage[4]),
    .I3(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re_6) 
);
defparam n22972_s13.INIT=16'h0777;
  LUT4 n22972_s14 (
    .F(n22972_18),
    .I0(n22950_16),
    .I1(main_sdram_phaseinjector0_rddata_status[4]),
    .I2(main_sdram_phaseinjector0_wrdata_storage[4]),
    .I3(n22956_13) 
);
defparam n22972_s14.INIT=16'h0777;
  LUT3 n22974_s12 (
    .F(n22974_16),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(main_sdram_storage[3]),
    .I2(n22974_18) 
);
defparam n22974_s12.INIT=8'h70;
  LUT4 n22974_s13 (
    .F(n22974_17),
    .I0(n22950_13),
    .I1(main_sdram_phaseinjector1_rddata_status[3]),
    .I2(n22974_19),
    .I3(n22974_20) 
);
defparam n22974_s13.INIT=16'h7000;
  LUT4 n22976_s13 (
    .F(n22976_17),
    .I0(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_7),
    .I1(main_sdram_phaseinjector1_wrdata_storage[2]),
    .I2(n22976_19),
    .I3(n22976_20) 
);
defparam n22976_s13.INIT=16'h7000;
  LUT4 n22978_s15 (
    .F(n22978_19),
    .I0(builder_csr_bankarray_csrbank11_vsync_end0_re_6),
    .I1(main_sdram_phaseinjector1_command_storage[1]),
    .I2(n22978_21),
    .I3(n22978_22) 
);
defparam n22978_s15.INIT=16'h7000;
  LUT4 n22980_s14 (
    .F(n22980_18),
    .I0(main_sdram_phaseinjector0_command_storage[0]),
    .I1(n22861_5),
    .I2(main_sdram_storage[0]),
    .I3(main_basesoc_uart_tx_fifo_wrport_we_5) 
);
defparam n22980_s14.INIT=16'h0777;
  LUT4 n22980_s16 (
    .F(n22980_20),
    .I0(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re_6),
    .I1(main_sdram_phaseinjector1_address_storage[0]),
    .I2(n22980_22),
    .I3(n22980_23) 
);
defparam n22980_s16.INIT=16'h7000;
  LUT4 n23098_s6 (
    .F(n23098_10),
    .I0(n23128_9),
    .I1(cs_storage[15]),
    .I2(storage[15]),
    .I3(n22950_16) 
);
defparam n23098_s6.INIT=16'h0777;
  LUT4 n23100_s6 (
    .F(n23100_10),
    .I0(n23128_9),
    .I1(cs_storage[14]),
    .I2(storage[14]),
    .I3(n22950_16) 
);
defparam n23100_s6.INIT=16'h0777;
  LUT4 n23102_s6 (
    .F(n23102_10),
    .I0(n23128_9),
    .I1(cs_storage[13]),
    .I2(storage[13]),
    .I3(n22950_16) 
);
defparam n23102_s6.INIT=16'h0777;
  LUT4 n23104_s6 (
    .F(n23104_10),
    .I0(n23128_9),
    .I1(cs_storage[12]),
    .I2(storage[12]),
    .I3(n22950_16) 
);
defparam n23104_s6.INIT=16'h0777;
  LUT4 n23106_s6 (
    .F(n23106_10),
    .I0(n23128_9),
    .I1(cs_storage[11]),
    .I2(storage[11]),
    .I3(n22950_16) 
);
defparam n23106_s6.INIT=16'h0777;
  LUT4 n23108_s6 (
    .F(n23108_10),
    .I0(n23128_9),
    .I1(cs_storage[10]),
    .I2(storage[10]),
    .I3(n22950_16) 
);
defparam n23108_s6.INIT=16'h0777;
  LUT4 n23110_s6 (
    .F(n23110_10),
    .I0(n23128_9),
    .I1(cs_storage[9]),
    .I2(storage[9]),
    .I3(n22950_16) 
);
defparam n23110_s6.INIT=16'h0777;
  LUT4 n23112_s6 (
    .F(n23112_10),
    .I0(n23128_9),
    .I1(cs_storage[8]),
    .I2(storage[8]),
    .I3(n22950_16) 
);
defparam n23112_s6.INIT=16'h0777;
  LUT4 n23114_s8 (
    .F(n23114_12),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(control_storage[7]),
    .I2(storage[7]),
    .I3(n22950_16) 
);
defparam n23114_s8.INIT=16'h0777;
  LUT4 n23114_s9 (
    .F(n23114_13),
    .I0(n22787_10),
    .I1(mosi_storage[7]),
    .I2(miso[7]),
    .I3(n22960_13) 
);
defparam n23114_s9.INIT=16'h0777;
  LUT4 n23116_s8 (
    .F(n23116_12),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(control_storage[6]),
    .I2(storage[6]),
    .I3(n22950_16) 
);
defparam n23116_s8.INIT=16'h0777;
  LUT4 n23116_s9 (
    .F(n23116_13),
    .I0(n22787_10),
    .I1(mosi_storage[6]),
    .I2(miso[6]),
    .I3(n22960_13) 
);
defparam n23116_s9.INIT=16'h0777;
  LUT4 n23118_s8 (
    .F(n23118_12),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(control_storage[5]),
    .I2(storage[5]),
    .I3(n22950_16) 
);
defparam n23118_s8.INIT=16'h0777;
  LUT4 n23118_s9 (
    .F(n23118_13),
    .I0(n22787_10),
    .I1(mosi_storage[5]),
    .I2(miso[5]),
    .I3(n22960_13) 
);
defparam n23118_s9.INIT=16'h0777;
  LUT4 n23120_s8 (
    .F(n23120_12),
    .I0(n22787_10),
    .I1(mosi_storage[4]),
    .I2(storage[4]),
    .I3(n22950_16) 
);
defparam n23120_s8.INIT=16'h0777;
  LUT4 n23120_s9 (
    .F(n23120_13),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(control_storage[4]),
    .I2(miso[4]),
    .I3(n22960_13) 
);
defparam n23120_s9.INIT=16'h0777;
  LUT4 n23122_s8 (
    .F(n23122_12),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(control_storage[3]),
    .I2(storage[3]),
    .I3(n22950_16) 
);
defparam n23122_s8.INIT=16'h0777;
  LUT4 n23122_s9 (
    .F(n23122_13),
    .I0(n22787_10),
    .I1(mosi_storage[3]),
    .I2(miso[3]),
    .I3(n22960_13) 
);
defparam n23122_s9.INIT=16'h0777;
  LUT4 n23124_s8 (
    .F(n23124_12),
    .I0(n22787_10),
    .I1(mosi_storage[2]),
    .I2(storage[2]),
    .I3(n22950_16) 
);
defparam n23124_s8.INIT=16'h0777;
  LUT4 n23124_s9 (
    .F(n23124_13),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(control_storage[2]),
    .I2(miso[2]),
    .I3(n22960_13) 
);
defparam n23124_s9.INIT=16'h0777;
  LUT4 n23127_s10 (
    .F(n23127_14),
    .I0(n22787_10),
    .I1(mosi_storage[0]),
    .I2(miso[0]),
    .I3(n22960_13) 
);
defparam n23127_s10.INIT=16'h0777;
  LUT4 n23127_s11 (
    .F(n23127_15),
    .I0(n22956_13),
    .I1(loopback_storage),
    .I2(n23127_16),
    .I3(n23127_17) 
);
defparam n23127_s11.INIT=16'h0700;
  LUT4 n23225_s6 (
    .F(n23225_10),
    .I0(main_basesoc_timer_value_status[31]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[31]),
    .I3(n22861_5) 
);
defparam n23225_s6.INIT=16'h0777;
  LUT4 n23227_s6 (
    .F(n23227_10),
    .I0(main_basesoc_timer_value_status[30]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[30]),
    .I3(n22861_5) 
);
defparam n23227_s6.INIT=16'h0777;
  LUT4 n23229_s6 (
    .F(n23229_10),
    .I0(main_basesoc_timer_value_status[29]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[29]),
    .I3(n22861_5) 
);
defparam n23229_s6.INIT=16'h0777;
  LUT4 n23231_s6 (
    .F(n23231_10),
    .I0(main_basesoc_timer_value_status[28]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[28]),
    .I3(n22861_5) 
);
defparam n23231_s6.INIT=16'h0777;
  LUT4 n23233_s6 (
    .F(n23233_10),
    .I0(main_basesoc_timer_value_status[27]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[27]),
    .I3(n22861_5) 
);
defparam n23233_s6.INIT=16'h0777;
  LUT4 n23235_s6 (
    .F(n23235_10),
    .I0(main_basesoc_timer_value_status[26]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[26]),
    .I3(n22861_5) 
);
defparam n23235_s6.INIT=16'h0777;
  LUT4 n23237_s6 (
    .F(n23237_10),
    .I0(main_basesoc_timer_value_status[25]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[25]),
    .I3(n22861_5) 
);
defparam n23237_s6.INIT=16'h0777;
  LUT4 n23239_s6 (
    .F(n23239_10),
    .I0(main_basesoc_timer_value_status[24]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[24]),
    .I3(n22861_5) 
);
defparam n23239_s6.INIT=16'h0777;
  LUT4 n23241_s6 (
    .F(n23241_10),
    .I0(main_basesoc_timer_value_status[23]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[23]),
    .I3(n22861_5) 
);
defparam n23241_s6.INIT=16'h0777;
  LUT4 n23243_s6 (
    .F(n23243_10),
    .I0(main_basesoc_timer_value_status[22]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[22]),
    .I3(n22861_5) 
);
defparam n23243_s6.INIT=16'h0777;
  LUT4 n23245_s6 (
    .F(n23245_10),
    .I0(main_basesoc_timer_value_status[21]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[21]),
    .I3(n22861_5) 
);
defparam n23245_s6.INIT=16'h0777;
  LUT4 n23247_s6 (
    .F(n23247_10),
    .I0(main_basesoc_timer_value_status[20]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[20]),
    .I3(n22861_5) 
);
defparam n23247_s6.INIT=16'h0777;
  LUT4 n23249_s6 (
    .F(n23249_10),
    .I0(main_basesoc_timer_value_status[19]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[19]),
    .I3(n22861_5) 
);
defparam n23249_s6.INIT=16'h0777;
  LUT4 n23251_s6 (
    .F(n23251_10),
    .I0(main_basesoc_timer_value_status[18]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[18]),
    .I3(n22861_5) 
);
defparam n23251_s6.INIT=16'h0777;
  LUT4 n23253_s6 (
    .F(n23253_10),
    .I0(main_basesoc_timer_value_status[17]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[17]),
    .I3(n22861_5) 
);
defparam n23253_s6.INIT=16'h0777;
  LUT4 n23255_s6 (
    .F(n23255_10),
    .I0(main_basesoc_timer_value_status[16]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[16]),
    .I3(n22861_5) 
);
defparam n23255_s6.INIT=16'h0777;
  LUT4 n23257_s6 (
    .F(n23257_10),
    .I0(main_basesoc_timer_value_status[15]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[15]),
    .I3(n22861_5) 
);
defparam n23257_s6.INIT=16'h0777;
  LUT4 n23259_s6 (
    .F(n23259_10),
    .I0(main_basesoc_timer_value_status[14]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[14]),
    .I3(n22861_5) 
);
defparam n23259_s6.INIT=16'h0777;
  LUT4 n23261_s6 (
    .F(n23261_10),
    .I0(main_basesoc_timer_value_status[13]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[13]),
    .I3(n22861_5) 
);
defparam n23261_s6.INIT=16'h0777;
  LUT4 n23263_s6 (
    .F(n23263_10),
    .I0(main_basesoc_timer_value_status[12]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[12]),
    .I3(n22861_5) 
);
defparam n23263_s6.INIT=16'h0777;
  LUT4 n23265_s6 (
    .F(n23265_10),
    .I0(main_basesoc_timer_value_status[11]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[11]),
    .I3(n22861_5) 
);
defparam n23265_s6.INIT=16'h0777;
  LUT4 n23267_s6 (
    .F(n23267_10),
    .I0(main_basesoc_timer_value_status[10]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[10]),
    .I3(n22861_5) 
);
defparam n23267_s6.INIT=16'h0777;
  LUT4 n23269_s6 (
    .F(n23269_10),
    .I0(main_basesoc_timer_value_status[9]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[9]),
    .I3(n22861_5) 
);
defparam n23269_s6.INIT=16'h0777;
  LUT4 n23271_s6 (
    .F(n23271_10),
    .I0(main_basesoc_timer_value_status[8]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[8]),
    .I3(n22861_5) 
);
defparam n23271_s6.INIT=16'h0777;
  LUT4 n23273_s6 (
    .F(n23273_10),
    .I0(main_basesoc_timer_value_status[7]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[7]),
    .I3(n22861_5) 
);
defparam n23273_s6.INIT=16'h0777;
  LUT4 n23275_s6 (
    .F(n23275_10),
    .I0(main_basesoc_timer_value_status[6]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[6]),
    .I3(n22861_5) 
);
defparam n23275_s6.INIT=16'h0777;
  LUT4 n23277_s6 (
    .F(n23277_10),
    .I0(main_basesoc_timer_value_status[5]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[5]),
    .I3(n22861_5) 
);
defparam n23277_s6.INIT=16'h0777;
  LUT4 n23279_s6 (
    .F(n23279_10),
    .I0(main_basesoc_timer_value_status[4]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[4]),
    .I3(n22861_5) 
);
defparam n23279_s6.INIT=16'h0777;
  LUT4 n23281_s6 (
    .F(n23281_10),
    .I0(main_basesoc_timer_value_status[3]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[3]),
    .I3(n22861_5) 
);
defparam n23281_s6.INIT=16'h0777;
  LUT4 n23283_s6 (
    .F(n23283_10),
    .I0(main_basesoc_timer_value_status[2]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[2]),
    .I3(n22861_5) 
);
defparam n23283_s6.INIT=16'h0777;
  LUT4 n23285_s6 (
    .F(n23285_10),
    .I0(main_basesoc_timer_value_status[1]),
    .I1(n23128_9),
    .I2(main_basesoc_timer_reload_storage[1]),
    .I3(n22861_5) 
);
defparam n23285_s6.INIT=16'h0777;
  LUT4 n23286_s11 (
    .F(n23286_15),
    .I0(n22950_16),
    .I1(main_basesoc_timer_zero_pending),
    .I2(n23286_17),
    .I3(n23286_18) 
);
defparam n23286_s11.INIT=16'h7000;
  LUT4 n23286_s12 (
    .F(n23286_16),
    .I0(main_basesoc_timer_value_status[0]),
    .I1(n23286_19),
    .I2(main_basesoc_timer_load_storage[0]),
    .I3(main_basesoc_uart_tx_fifo_wrport_we_5) 
);
defparam n23286_s12.INIT=16'h0777;
  LUT2 n23415_s7 (
    .F(n23415_11),
    .I0(main_basesoc_uart_enable_storage[1]),
    .I1(n22956_13) 
);
defparam n23415_s7.INIT=4'h8;
  LUT4 n23415_s8 (
    .F(n23415_12),
    .I0(n22960_13),
    .I1(main_basesoc_uart_rx_fifo_readable),
    .I2(main_basesoc_uart_rx_pending),
    .I3(n23286_19) 
);
defparam n23415_s8.INIT=16'h0777;
  LUT3 n23416_s13 (
    .F(n23416_17),
    .I0(main_basesoc_uart_rx_fifo_level0[4]),
    .I1(main_basesoc_uart_rx_fifo_syncfifo_re_4),
    .I2(builder_csr_bankarray_csrbank11_vsync_end0_re_6) 
);
defparam n23416_s13.INIT=8'h80;
  LUT4 n23416_s14 (
    .F(n23416_18),
    .I0(n23128_9),
    .I1(main_basesoc_uart_tx_pending),
    .I2(n23416_23),
    .I3(n23416_20) 
);
defparam n23416_s14.INIT=16'h7000;
  LUT4 n23462_s6 (
    .F(n23462_10),
    .I0(n22861_5),
    .I1(main_vfb_litedramdmareader_length_storage[22]),
    .I2(main_vfb_litedramdmareader_offset[22]),
    .I3(n22956_13) 
);
defparam n23462_s6.INIT=16'h0777;
  LUT4 n23464_s6 (
    .F(n23464_10),
    .I0(n22861_5),
    .I1(main_vfb_litedramdmareader_length_storage[21]),
    .I2(main_vfb_litedramdmareader_offset[21]),
    .I3(n22956_13) 
);
defparam n23464_s6.INIT=16'h0777;
  LUT4 n23466_s6 (
    .F(n23466_10),
    .I0(n22861_5),
    .I1(main_vfb_litedramdmareader_length_storage[20]),
    .I2(main_vfb_litedramdmareader_offset[20]),
    .I3(n22956_13) 
);
defparam n23466_s6.INIT=16'h0777;
  LUT4 n23468_s6 (
    .F(n23468_10),
    .I0(n22861_5),
    .I1(main_vfb_litedramdmareader_length_storage[19]),
    .I2(main_vfb_litedramdmareader_offset[19]),
    .I3(n22956_13) 
);
defparam n23468_s6.INIT=16'h0777;
  LUT4 n23470_s6 (
    .F(n23470_10),
    .I0(n22861_5),
    .I1(main_vfb_litedramdmareader_length_storage[18]),
    .I2(main_vfb_litedramdmareader_offset[18]),
    .I3(n22956_13) 
);
defparam n23470_s6.INIT=16'h0777;
  LUT4 n23472_s6 (
    .F(n23472_10),
    .I0(n22861_5),
    .I1(main_vfb_litedramdmareader_length_storage[17]),
    .I2(main_vfb_litedramdmareader_offset[17]),
    .I3(n22956_13) 
);
defparam n23472_s6.INIT=16'h0777;
  LUT4 n23474_s6 (
    .F(n23474_10),
    .I0(n22861_5),
    .I1(main_vfb_litedramdmareader_length_storage[16]),
    .I2(main_vfb_litedramdmareader_offset[16]),
    .I3(n22956_13) 
);
defparam n23474_s6.INIT=16'h0777;
  LUT4 n23476_s6 (
    .F(n23476_10),
    .I0(n22861_5),
    .I1(main_vfb_litedramdmareader_length_storage[15]),
    .I2(main_vfb_litedramdmareader_offset[15]),
    .I3(n22956_13) 
);
defparam n23476_s6.INIT=16'h0777;
  LUT4 n23478_s6 (
    .F(n23478_10),
    .I0(n22861_5),
    .I1(main_vfb_litedramdmareader_length_storage[14]),
    .I2(main_vfb_litedramdmareader_offset[14]),
    .I3(n22956_13) 
);
defparam n23478_s6.INIT=16'h0777;
  LUT4 n23480_s6 (
    .F(n23480_10),
    .I0(n22861_5),
    .I1(main_vfb_litedramdmareader_length_storage[13]),
    .I2(main_vfb_litedramdmareader_offset[13]),
    .I3(n22956_13) 
);
defparam n23480_s6.INIT=16'h0777;
  LUT4 n23482_s6 (
    .F(n23482_10),
    .I0(n22861_5),
    .I1(main_vfb_litedramdmareader_length_storage[12]),
    .I2(main_vfb_litedramdmareader_offset[12]),
    .I3(n22956_13) 
);
defparam n23482_s6.INIT=16'h0777;
  LUT4 n23484_s6 (
    .F(n23484_10),
    .I0(n22861_5),
    .I1(main_vfb_litedramdmareader_length_storage[11]),
    .I2(main_vfb_litedramdmareader_offset[11]),
    .I3(n22956_13) 
);
defparam n23484_s6.INIT=16'h0777;
  LUT4 n23486_s6 (
    .F(n23486_10),
    .I0(n22861_5),
    .I1(main_vfb_litedramdmareader_length_storage[10]),
    .I2(main_vfb_litedramdmareader_offset[10]),
    .I3(n22956_13) 
);
defparam n23486_s6.INIT=16'h0777;
  LUT4 n23488_s6 (
    .F(n23488_10),
    .I0(n22861_5),
    .I1(main_vfb_litedramdmareader_length_storage[9]),
    .I2(main_vfb_litedramdmareader_offset[9]),
    .I3(n22956_13) 
);
defparam n23488_s6.INIT=16'h0777;
  LUT4 n23490_s6 (
    .F(n23490_10),
    .I0(n22861_5),
    .I1(main_vfb_litedramdmareader_length_storage[8]),
    .I2(main_vfb_litedramdmareader_offset[8]),
    .I3(n22956_13) 
);
defparam n23490_s6.INIT=16'h0777;
  LUT4 n23492_s6 (
    .F(n23492_10),
    .I0(n22861_5),
    .I1(main_vfb_litedramdmareader_length_storage[7]),
    .I2(main_vfb_litedramdmareader_offset[7]),
    .I3(n22956_13) 
);
defparam n23492_s6.INIT=16'h0777;
  LUT4 n23494_s6 (
    .F(n23494_10),
    .I0(n22861_5),
    .I1(main_vfb_litedramdmareader_length_storage[6]),
    .I2(main_vfb_litedramdmareader_offset[6]),
    .I3(n22956_13) 
);
defparam n23494_s6.INIT=16'h0777;
  LUT4 n23496_s6 (
    .F(n23496_10),
    .I0(n22861_5),
    .I1(main_vfb_litedramdmareader_length_storage[5]),
    .I2(main_vfb_litedramdmareader_offset[5]),
    .I3(n22956_13) 
);
defparam n23496_s6.INIT=16'h0777;
  LUT4 n23498_s6 (
    .F(n23498_10),
    .I0(n22861_5),
    .I1(main_vfb_litedramdmareader_length_storage[4]),
    .I2(main_vfb_litedramdmareader_offset[4]),
    .I3(n22956_13) 
);
defparam n23498_s6.INIT=16'h0777;
  LUT4 n23500_s6 (
    .F(n23500_10),
    .I0(n22861_5),
    .I1(main_vfb_litedramdmareader_length_storage[3]),
    .I2(main_vfb_litedramdmareader_offset[3]),
    .I3(n22956_13) 
);
defparam n23500_s6.INIT=16'h0777;
  LUT4 n23502_s6 (
    .F(n23502_10),
    .I0(n22861_5),
    .I1(main_vfb_litedramdmareader_length_storage[2]),
    .I2(main_vfb_litedramdmareader_offset[2]),
    .I3(n22956_13) 
);
defparam n23502_s6.INIT=16'h0777;
  LUT4 n23504_s6 (
    .F(n23504_10),
    .I0(n22861_5),
    .I1(main_vfb_litedramdmareader_length_storage[1]),
    .I2(main_vfb_litedramdmareader_offset[1]),
    .I3(n22956_13) 
);
defparam n23504_s6.INIT=16'h0777;
  LUT4 n23505_s10 (
    .F(n23505_14),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(main_vfb_litedramdmareader_base_storage[0]),
    .I2(main_vfb_litedramdmareader_offset[0]),
    .I3(n22956_13) 
);
defparam n23505_s10.INIT=16'h0777;
  LUT4 n23505_s11 (
    .F(n23505_15),
    .I0(builder_basesoc_litedramdmareader_state[0]),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(n22960_13),
    .I3(n23505_16) 
);
defparam n23505_s11.INIT=16'hBF00;
  LUT4 n23628_s11 (
    .F(n23628_15),
    .I0(n22787_10),
    .I1(main_vtg_hsync_start_storage[11]),
    .I2(main_vtg_vres_storage[11]),
    .I3(n22956_13) 
);
defparam n23628_s11.INIT=16'h0777;
  LUT4 n23628_s12 (
    .F(n23628_16),
    .I0(main_vtg_hsync_end_storage[11]),
    .I1(n22960_13),
    .I2(main_vtg_vscan_storage[11]),
    .I3(builder_csr_bankarray_csrbank11_vscan0_re_6) 
);
defparam n23628_s12.INIT=16'h0777;
  LUT4 n23628_s13 (
    .F(n23628_17),
    .I0(n22861_5),
    .I1(main_vtg_hres_storage[11]),
    .I2(main_vtg_vsync_end_storage[11]),
    .I3(builder_csr_bankarray_csrbank11_vsync_end0_re_6) 
);
defparam n23628_s13.INIT=16'h0777;
  LUT4 n23628_s14 (
    .F(n23628_18),
    .I0(n23128_9),
    .I1(main_vtg_hscan_storage[11]),
    .I2(main_vtg_vsync_start_storage[11]),
    .I3(n22950_16) 
);
defparam n23628_s14.INIT=16'h0777;
  LUT4 n23630_s11 (
    .F(n23630_15),
    .I0(main_vtg_hsync_end_storage[10]),
    .I1(n22960_13),
    .I2(main_vtg_vscan_storage[10]),
    .I3(builder_csr_bankarray_csrbank11_vscan0_re_6) 
);
defparam n23630_s11.INIT=16'h0777;
  LUT4 n23630_s12 (
    .F(n23630_16),
    .I0(n22861_5),
    .I1(main_vtg_hres_storage[10]),
    .I2(main_vtg_vsync_end_storage[10]),
    .I3(builder_csr_bankarray_csrbank11_vsync_end0_re_6) 
);
defparam n23630_s12.INIT=16'h0777;
  LUT4 n23630_s13 (
    .F(n23630_17),
    .I0(n22787_10),
    .I1(main_vtg_hsync_start_storage[10]),
    .I2(main_vtg_vres_storage[10]),
    .I3(n22956_13) 
);
defparam n23630_s13.INIT=16'h0777;
  LUT4 n23630_s14 (
    .F(n23630_18),
    .I0(n23128_9),
    .I1(main_vtg_hscan_storage[10]),
    .I2(main_vtg_vsync_start_storage[10]),
    .I3(n22950_16) 
);
defparam n23630_s14.INIT=16'h0777;
  LUT4 n23632_s11 (
    .F(n23632_15),
    .I0(n22787_10),
    .I1(main_vtg_hsync_start_storage[9]),
    .I2(main_vtg_vscan_storage[9]),
    .I3(builder_csr_bankarray_csrbank11_vscan0_re_6) 
);
defparam n23632_s11.INIT=16'h0777;
  LUT4 n23632_s12 (
    .F(n23632_16),
    .I0(n22861_5),
    .I1(main_vtg_hres_storage[9]),
    .I2(main_vtg_vsync_end_storage[9]),
    .I3(builder_csr_bankarray_csrbank11_vsync_end0_re_6) 
);
defparam n23632_s12.INIT=16'h0777;
  LUT4 n23632_s13 (
    .F(n23632_17),
    .I0(main_vtg_hsync_end_storage[9]),
    .I1(n22960_13),
    .I2(main_vtg_vres_storage[9]),
    .I3(n22956_13) 
);
defparam n23632_s13.INIT=16'h0777;
  LUT4 n23632_s14 (
    .F(n23632_18),
    .I0(n23128_9),
    .I1(main_vtg_hscan_storage[9]),
    .I2(main_vtg_vsync_start_storage[9]),
    .I3(n22950_16) 
);
defparam n23632_s14.INIT=16'h0777;
  LUT4 n23634_s11 (
    .F(n23634_15),
    .I0(n22787_10),
    .I1(main_vtg_hsync_start_storage[8]),
    .I2(main_vtg_vres_storage[8]),
    .I3(n22956_13) 
);
defparam n23634_s11.INIT=16'h0777;
  LUT4 n23634_s12 (
    .F(n23634_16),
    .I0(main_vtg_vsync_end_storage[8]),
    .I1(builder_csr_bankarray_csrbank11_vsync_end0_re_6),
    .I2(main_vtg_vscan_storage[8]),
    .I3(builder_csr_bankarray_csrbank11_vscan0_re_6) 
);
defparam n23634_s12.INIT=16'h0777;
  LUT4 n23634_s13 (
    .F(n23634_17),
    .I0(n22861_5),
    .I1(main_vtg_hres_storage[8]),
    .I2(main_vtg_hsync_end_storage[8]),
    .I3(n22960_13) 
);
defparam n23634_s13.INIT=16'h0777;
  LUT4 n23634_s14 (
    .F(n23634_18),
    .I0(n23128_9),
    .I1(main_vtg_hscan_storage[8]),
    .I2(main_vtg_vsync_start_storage[8]),
    .I3(n22950_16) 
);
defparam n23634_s14.INIT=16'h0777;
  LUT4 n23636_s11 (
    .F(n23636_15),
    .I0(main_vtg_hres_storage[7]),
    .I1(n22861_5),
    .I2(main_vtg_hsync_start_storage[7]),
    .I3(n22787_10) 
);
defparam n23636_s11.INIT=16'h0777;
  LUT4 n23636_s12 (
    .F(n23636_16),
    .I0(n22960_13),
    .I1(main_vtg_hsync_end_storage[7]),
    .I2(main_vtg_vsync_end_storage[7]),
    .I3(builder_csr_bankarray_csrbank11_vsync_end0_re_6) 
);
defparam n23636_s12.INIT=16'h0777;
  LUT4 n23636_s13 (
    .F(n23636_17),
    .I0(main_vtg_vres_storage[7]),
    .I1(n22956_13),
    .I2(main_vtg_vscan_storage[7]),
    .I3(builder_csr_bankarray_csrbank11_vscan0_re_6) 
);
defparam n23636_s13.INIT=16'h0777;
  LUT4 n23636_s14 (
    .F(n23636_18),
    .I0(n23128_9),
    .I1(main_vtg_hscan_storage[7]),
    .I2(main_vtg_vsync_start_storage[7]),
    .I3(n22950_16) 
);
defparam n23636_s14.INIT=16'h0777;
  LUT4 n23638_s11 (
    .F(n23638_15),
    .I0(main_vtg_hsync_end_storage[6]),
    .I1(n22960_13),
    .I2(main_vtg_vscan_storage[6]),
    .I3(builder_csr_bankarray_csrbank11_vscan0_re_6) 
);
defparam n23638_s11.INIT=16'h0777;
  LUT4 n23638_s12 (
    .F(n23638_16),
    .I0(n22861_5),
    .I1(main_vtg_hres_storage[6]),
    .I2(main_vtg_vsync_end_storage[6]),
    .I3(builder_csr_bankarray_csrbank11_vsync_end0_re_6) 
);
defparam n23638_s12.INIT=16'h0777;
  LUT4 n23638_s13 (
    .F(n23638_17),
    .I0(n22787_10),
    .I1(main_vtg_hsync_start_storage[6]),
    .I2(main_vtg_vres_storage[6]),
    .I3(n22956_13) 
);
defparam n23638_s13.INIT=16'h0777;
  LUT4 n23638_s14 (
    .F(n23638_18),
    .I0(n23128_9),
    .I1(main_vtg_hscan_storage[6]),
    .I2(main_vtg_vsync_start_storage[6]),
    .I3(n22950_16) 
);
defparam n23638_s14.INIT=16'h0777;
  LUT4 n23640_s11 (
    .F(n23640_15),
    .I0(n22787_10),
    .I1(main_vtg_hsync_start_storage[5]),
    .I2(main_vtg_vscan_storage[5]),
    .I3(builder_csr_bankarray_csrbank11_vscan0_re_6) 
);
defparam n23640_s11.INIT=16'h0777;
  LUT4 n23640_s12 (
    .F(n23640_16),
    .I0(n22861_5),
    .I1(main_vtg_hres_storage[5]),
    .I2(main_vtg_vsync_end_storage[5]),
    .I3(builder_csr_bankarray_csrbank11_vsync_end0_re_6) 
);
defparam n23640_s12.INIT=16'h0777;
  LUT4 n23640_s13 (
    .F(n23640_17),
    .I0(main_vtg_hsync_end_storage[5]),
    .I1(n22960_13),
    .I2(main_vtg_vres_storage[5]),
    .I3(n22956_13) 
);
defparam n23640_s13.INIT=16'h0777;
  LUT4 n23640_s14 (
    .F(n23640_18),
    .I0(n23128_9),
    .I1(main_vtg_hscan_storage[5]),
    .I2(main_vtg_vsync_start_storage[5]),
    .I3(n22950_16) 
);
defparam n23640_s14.INIT=16'h0777;
  LUT4 n23642_s11 (
    .F(n23642_15),
    .I0(main_vtg_vres_storage[4]),
    .I1(n22956_13),
    .I2(main_vtg_vscan_storage[4]),
    .I3(builder_csr_bankarray_csrbank11_vscan0_re_6) 
);
defparam n23642_s11.INIT=16'h0777;
  LUT4 n23642_s12 (
    .F(n23642_16),
    .I0(n22787_10),
    .I1(main_vtg_hsync_start_storage[4]),
    .I2(main_vtg_hsync_end_storage[4]),
    .I3(n22960_13) 
);
defparam n23642_s12.INIT=16'h0777;
  LUT4 n23642_s13 (
    .F(n23642_17),
    .I0(n22861_5),
    .I1(main_vtg_hres_storage[4]),
    .I2(main_vtg_vsync_end_storage[4]),
    .I3(builder_csr_bankarray_csrbank11_vsync_end0_re_6) 
);
defparam n23642_s13.INIT=16'h0777;
  LUT4 n23642_s14 (
    .F(n23642_18),
    .I0(n23128_9),
    .I1(main_vtg_hscan_storage[4]),
    .I2(main_vtg_vsync_start_storage[4]),
    .I3(n22950_16) 
);
defparam n23642_s14.INIT=16'h0777;
  LUT4 n23644_s11 (
    .F(n23644_15),
    .I0(main_vtg_vsync_end_storage[3]),
    .I1(builder_csr_bankarray_csrbank11_vsync_end0_re_6),
    .I2(main_vtg_vscan_storage[3]),
    .I3(builder_csr_bankarray_csrbank11_vscan0_re_6) 
);
defparam n23644_s11.INIT=16'h0777;
  LUT4 n23644_s12 (
    .F(n23644_16),
    .I0(n22861_5),
    .I1(main_vtg_hres_storage[3]),
    .I2(main_vtg_vres_storage[3]),
    .I3(n22956_13) 
);
defparam n23644_s12.INIT=16'h0777;
  LUT4 n23644_s13 (
    .F(n23644_17),
    .I0(n22787_10),
    .I1(main_vtg_hsync_start_storage[3]),
    .I2(main_vtg_hsync_end_storage[3]),
    .I3(n22960_13) 
);
defparam n23644_s13.INIT=16'h0777;
  LUT4 n23644_s14 (
    .F(n23644_18),
    .I0(n23128_9),
    .I1(main_vtg_hscan_storage[3]),
    .I2(main_vtg_vsync_start_storage[3]),
    .I3(n22950_16) 
);
defparam n23644_s14.INIT=16'h0777;
  LUT4 n23646_s11 (
    .F(n23646_15),
    .I0(main_vtg_hsync_end_storage[2]),
    .I1(n22960_13),
    .I2(main_vtg_vscan_storage[2]),
    .I3(builder_csr_bankarray_csrbank11_vscan0_re_6) 
);
defparam n23646_s11.INIT=16'h0777;
  LUT4 n23646_s12 (
    .F(n23646_16),
    .I0(n22861_5),
    .I1(main_vtg_hres_storage[2]),
    .I2(main_vtg_vsync_end_storage[2]),
    .I3(builder_csr_bankarray_csrbank11_vsync_end0_re_6) 
);
defparam n23646_s12.INIT=16'h0777;
  LUT4 n23646_s13 (
    .F(n23646_17),
    .I0(n22787_10),
    .I1(main_vtg_hsync_start_storage[2]),
    .I2(main_vtg_vres_storage[2]),
    .I3(n22956_13) 
);
defparam n23646_s13.INIT=16'h0777;
  LUT4 n23646_s14 (
    .F(n23646_18),
    .I0(n23128_9),
    .I1(main_vtg_hscan_storage[2]),
    .I2(main_vtg_vsync_start_storage[2]),
    .I3(n22950_16) 
);
defparam n23646_s14.INIT=16'h0777;
  LUT4 n23648_s11 (
    .F(n23648_15),
    .I0(n22787_10),
    .I1(main_vtg_hsync_start_storage[1]),
    .I2(main_vtg_vscan_storage[1]),
    .I3(builder_csr_bankarray_csrbank11_vscan0_re_6) 
);
defparam n23648_s11.INIT=16'h0777;
  LUT4 n23648_s12 (
    .F(n23648_16),
    .I0(n22861_5),
    .I1(main_vtg_hres_storage[1]),
    .I2(main_vtg_vsync_end_storage[1]),
    .I3(builder_csr_bankarray_csrbank11_vsync_end0_re_6) 
);
defparam n23648_s12.INIT=16'h0777;
  LUT4 n23648_s13 (
    .F(n23648_17),
    .I0(main_vtg_hsync_end_storage[1]),
    .I1(n22960_13),
    .I2(main_vtg_vres_storage[1]),
    .I3(n22956_13) 
);
defparam n23648_s13.INIT=16'h0777;
  LUT4 n23648_s14 (
    .F(n23648_18),
    .I0(n23128_9),
    .I1(main_vtg_hscan_storage[1]),
    .I2(main_vtg_vsync_start_storage[1]),
    .I3(n22950_16) 
);
defparam n23648_s14.INIT=16'h0777;
  LUT4 n23649_s12 (
    .F(n23649_16),
    .I0(main_vtg_hscan_storage[0]),
    .I1(n23286_19),
    .I2(main_vtg_vscan_storage[0]),
    .I3(builder_csr_bankarray_csrbank11_vscan0_re_6) 
);
defparam n23649_s12.INIT=16'h0777;
  LUT4 n23649_s13 (
    .F(n23649_17),
    .I0(n22787_10),
    .I1(main_vtg_hsync_start_storage[0]),
    .I2(n23649_18),
    .I3(n23649_22) 
);
defparam n23649_s13.INIT=16'h7000;
  LUT4 builder_basesoc_axilitesram0_next_state_2_s12 (
    .F(builder_basesoc_axilitesram0_next_state_2_16),
    .I0(builder_axi2axilite0_state[0]),
    .I1(n25572_6),
    .I2(builder_axi2axilite0_next_state_1_19),
    .I3(builder_axi2axilite0_state[1]) 
);
defparam builder_basesoc_axilitesram0_next_state_2_s12.INIT=16'h0100;
  LUT4 builder_basesoc_axilitesram0_next_state_2_s13 (
    .F(builder_basesoc_axilitesram0_next_state_2_17),
    .I0(main_basesoc_basesoc_socbushandler_cmd_done),
    .I1(n19172_4),
    .I2(builder_axi2axilite0_state[0]),
    .I3(builder_axi2axilite0_state[1]) 
);
defparam builder_basesoc_axilitesram0_next_state_2_s13.INIT=16'h0110;
  LUT4 builder_basesoc_axilitesram0_next_state_2_s14 (
    .F(builder_basesoc_axilitesram0_next_state_2_18),
    .I0(builder_basesoc_axilitesram0_next_state_2_17),
    .I1(builder_basesoc_axilitesram0_state[0]),
    .I2(builder_basesoc_axilitesram0_state[2]),
    .I3(builder_basesoc_axilitesram0_state[1]) 
);
defparam builder_basesoc_axilitesram0_next_state_2_s14.INIT=16'hF5CB;
  LUT4 builder_basesoc_axilitesram1_next_state_2_s12 (
    .F(builder_basesoc_axilitesram1_next_state_2_16),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(main_basesoc_socbushandler_pipe_valid_source_valid),
    .I2(main_basesoc_socbushandler_cmd_done),
    .I3(builder_basesoc_axilitesram1_next_state_2_17) 
);
defparam builder_basesoc_axilitesram1_next_state_2_s12.INIT=16'h0D00;
  LUT4 builder_basesoc_axilite2csr_next_state_2_s12 (
    .F(builder_basesoc_axilite2csr_next_state_2_16),
    .I0(builder_axi2axilite2_state[0]),
    .I1(n25572_6),
    .I2(builder_basesoc_axilite2csr_next_state_2_19),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axilite2csr_next_state_2_s12.INIT=16'h0100;
  LUT4 builder_basesoc_axilite2csr_next_state_2_s13 (
    .F(builder_basesoc_axilite2csr_next_state_2_17),
    .I0(builder_axi2axilite2_state[0]),
    .I1(builder_axi2axilite2_state[1]),
    .I2(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_14),
    .I3(builder_basesoc_axilite2csr_next_state_1_17) 
);
defparam builder_basesoc_axilite2csr_next_state_2_s13.INIT=16'h0600;
  LUT3 builder_basesoc_axilite2csr_next_state_2_s14 (
    .F(builder_basesoc_axilite2csr_next_state_2_18),
    .I0(builder_basesoc_axilite2csr_state[1]),
    .I1(builder_basesoc_axilite2csr_state[2]),
    .I2(builder_basesoc_axilite2csr_state[0]) 
);
defparam builder_basesoc_axilite2csr_next_state_2_s14.INIT=8'h14;
  LUT4 n23126_s10 (
    .F(n23126_14),
    .I0(n22787_10),
    .I1(mosi_storage[1]),
    .I2(storage[1]),
    .I3(n22950_16) 
);
defparam n23126_s10.INIT=16'h0777;
  LUT4 n23126_s11 (
    .F(n23126_15),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(control_storage[1]),
    .I2(miso[1]),
    .I3(n22960_13) 
);
defparam n23126_s11.INIT=16'h0777;
  LUT3 main_basesoc_basesoc_adr_13_s8 (
    .F(main_basesoc_basesoc_adr_13_13),
    .I0(builder_basesoc_axilitesram0_state[1]),
    .I1(builder_basesoc_axilitesram0_state[2]),
    .I2(builder_basesoc_axilitesram0_state[0]) 
);
defparam main_basesoc_basesoc_adr_13_s8.INIT=8'h10;
  LUT3 main_basesoc_ram_adr_10_s18 (
    .F(main_basesoc_ram_adr_10_23),
    .I0(builder_basesoc_axilitesram1_state[1]),
    .I1(builder_basesoc_axilitesram1_state[2]),
    .I2(builder_basesoc_axilitesram1_state[0]) 
);
defparam main_basesoc_ram_adr_10_s18.INIT=8'h10;
  LUT3 builder_basesoc_adr_5_s6 (
    .F(builder_basesoc_adr_5_11),
    .I0(builder_basesoc_axilite2csr_state[1]),
    .I1(builder_basesoc_axilite2csr_state[2]),
    .I2(builder_basesoc_axilite2csr_state[0]) 
);
defparam builder_basesoc_adr_5_s6.INIT=8'h10;
  LUT4 n22292_s4 (
    .F(n22292_8),
    .I0(main_vfb_dma_res_fifo_consume[0]),
    .I1(main_vfb_dma_res_fifo_consume[1]),
    .I2(main_vfb_dma_res_fifo_consume[2]),
    .I3(main_vfb_dma_res_fifo_consume[3]) 
);
defparam n22292_s4.INIT=16'h8000;
  LUT4 n22289_s4 (
    .F(n22289_8),
    .I0(main_vfb_dma_res_fifo_consume[4]),
    .I1(main_vfb_dma_res_fifo_consume[5]),
    .I2(main_vfb_dma_res_fifo_consume[6]),
    .I3(n22292_8) 
);
defparam n22289_s4.INIT=16'h8000;
  LUT3 n22287_s4 (
    .F(n22287_8),
    .I0(main_vfb_dma_res_fifo_consume[7]),
    .I1(main_vfb_dma_res_fifo_consume[8]),
    .I2(n22289_8) 
);
defparam n22287_s4.INIT=8'h80;
  LUT4 n22284_s4 (
    .F(n22284_8),
    .I0(main_vfb_dma_res_fifo_consume[9]),
    .I1(main_vfb_dma_res_fifo_consume[10]),
    .I2(main_vfb_dma_res_fifo_consume[11]),
    .I3(n22287_8) 
);
defparam n22284_s4.INIT=16'h8000;
  LUT4 n20653_s4 (
    .F(n20653_9),
    .I0(main_basesoc_tx_phase[18]),
    .I1(main_basesoc_tx_phase_18_10),
    .I2(main_basesoc_tx_phase[19]),
    .I3(main_basesoc_tx_phase[20]) 
);
defparam n20653_s4.INIT=16'h004F;
  LUT4 n20650_s4 (
    .F(n20650_9),
    .I0(n20653_9),
    .I1(main_basesoc_tx_phase[21]),
    .I2(main_basesoc_tx_phase[22]),
    .I3(main_basesoc_tx_phase[23]) 
);
defparam n20650_s4.INIT=16'h00BF;
  LUT3 n20648_s4 (
    .F(n20648_9),
    .I0(n20650_9),
    .I1(main_basesoc_tx_phase[25]),
    .I2(main_basesoc_tx_phase[24]) 
);
defparam n20648_s4.INIT=8'h40;
  LUT4 n20645_s4 (
    .F(n20645_9),
    .I0(main_basesoc_tx_phase[26]),
    .I1(main_basesoc_tx_phase[27]),
    .I2(main_basesoc_tx_phase[28]),
    .I3(n20648_9) 
);
defparam n20645_s4.INIT=16'h8000;
  LUT4 n20745_s4 (
    .F(n20745_9),
    .I0(main_basesoc_rx_phase[2]),
    .I1(main_basesoc_rx_phase[3]),
    .I2(main_basesoc_rx_phase[4]),
    .I3(main_basesoc_rx_phase[5]) 
);
defparam n20745_s4.INIT=16'h0007;
  LUT4 n20735_s4 (
    .F(n20735_9),
    .I0(main_basesoc_rx_phase[12]),
    .I1(main_basesoc_rx_phase[13]),
    .I2(main_basesoc_rx_phase[14]),
    .I3(n20739_11) 
);
defparam n20735_s4.INIT=16'h0100;
  LUT3 n20732_s4 (
    .F(n20732_9),
    .I0(n20735_9),
    .I1(main_basesoc_rx_phase[15]),
    .I2(main_basesoc_rx_phase[16]) 
);
defparam n20732_s4.INIT=8'hD0;
  LUT2 n20730_s4 (
    .F(n20730_9),
    .I0(main_basesoc_rx_phase[20]),
    .I1(n20731_11) 
);
defparam n20730_s4.INIT=4'h1;
  LUT4 n20727_s4 (
    .F(n20727_9),
    .I0(n20730_9),
    .I1(main_basesoc_rx_phase[21]),
    .I2(main_basesoc_rx_phase[22]),
    .I3(main_basesoc_rx_phase[23]) 
);
defparam n20727_s4.INIT=16'h00BF;
  LUT3 n20725_s4 (
    .F(n20725_9),
    .I0(n20727_9),
    .I1(main_basesoc_rx_phase[25]),
    .I2(main_basesoc_rx_phase[24]) 
);
defparam n20725_s4.INIT=8'h40;
  LUT4 n20722_s4 (
    .F(n20722_9),
    .I0(main_basesoc_rx_phase[26]),
    .I1(main_basesoc_rx_phase[27]),
    .I2(main_basesoc_rx_phase[28]),
    .I3(n20725_9) 
);
defparam n20722_s4.INIT=16'h8000;
  LUT4 builder_sync_rhs_self1_0_s6 (
    .F(builder_sync_rhs_self1_0_11),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[8]),
    .I1(main_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_0_13),
    .I3(main_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_self1_0_s6.INIT=16'h0F77;
  LUT4 builder_sync_rhs_self1_0_s7 (
    .F(builder_sync_rhs_self1_0_12),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[8]),
    .I1(main_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_0_14),
    .I3(main_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_self1_0_s7.INIT=16'h770F;
  LUT4 builder_sync_rhs_self1_1_s6 (
    .F(builder_sync_rhs_self1_1_11),
    .I0(builder_sync_rhs_self1_1_12),
    .I1(builder_sync_rhs_self1_1_13),
    .I2(main_sdram_choose_req_grant[0]),
    .I3(builder_sync_rhs_self1_1_14) 
);
defparam builder_sync_rhs_self1_1_s6.INIT=16'h305F;
  LUT4 builder_sync_rhs_self1_2_s6 (
    .F(builder_sync_rhs_self1_2_11),
    .I0(builder_sync_rhs_self1_2_12),
    .I1(builder_sync_rhs_self1_2_13),
    .I2(main_sdram_choose_req_grant[1]),
    .I3(builder_sync_rhs_self1_2_14) 
);
defparam builder_sync_rhs_self1_2_s6.INIT=16'h305F;
  LUT4 builder_sync_rhs_self1_3_s6 (
    .F(builder_sync_rhs_self1_3_11),
    .I0(builder_sync_rhs_self1_3_12),
    .I1(builder_sync_rhs_self1_3_13),
    .I2(main_sdram_choose_req_grant[0]),
    .I3(builder_sync_rhs_self1_3_14) 
);
defparam builder_sync_rhs_self1_3_s6.INIT=16'h305F;
  LUT4 builder_sync_rhs_self1_4_s6 (
    .F(builder_sync_rhs_self1_4_11),
    .I0(builder_sync_rhs_self1_4_12),
    .I1(builder_sync_rhs_self1_4_13),
    .I2(main_sdram_choose_req_grant[1]),
    .I3(builder_sync_rhs_self1_4_14) 
);
defparam builder_sync_rhs_self1_4_s6.INIT=16'hC0AF;
  LUT4 builder_sync_rhs_self1_5_s6 (
    .F(builder_sync_rhs_self1_5_11),
    .I0(builder_sync_rhs_self1_5_12),
    .I1(builder_sync_rhs_self1_5_13),
    .I2(main_sdram_choose_req_grant[0]),
    .I3(builder_sync_rhs_self1_5_14) 
);
defparam builder_sync_rhs_self1_5_s6.INIT=16'h305F;
  LUT4 builder_sync_rhs_self1_6_s6 (
    .F(builder_sync_rhs_self1_6_11),
    .I0(builder_sync_rhs_self1_6_12),
    .I1(builder_sync_rhs_self1_6_13),
    .I2(main_sdram_choose_req_grant[1]),
    .I3(builder_sync_rhs_self1_6_14) 
);
defparam builder_sync_rhs_self1_6_s6.INIT=16'hC0AF;
  LUT4 builder_sync_rhs_self1_7_s6 (
    .F(builder_sync_rhs_self1_7_11),
    .I0(builder_sync_rhs_self1_7_12),
    .I1(builder_sync_rhs_self1_7_13),
    .I2(main_sdram_choose_req_grant[0]),
    .I3(builder_sync_rhs_self1_7_14) 
);
defparam builder_sync_rhs_self1_7_s6.INIT=16'h305F;
  LUT4 builder_sync_rhs_self1_8_s6 (
    .F(builder_sync_rhs_self1_8_11),
    .I0(builder_sync_rhs_self1_8_12),
    .I1(builder_sync_rhs_self1_8_13),
    .I2(main_sdram_choose_req_grant[1]),
    .I3(builder_sync_rhs_self1_8_14) 
);
defparam builder_sync_rhs_self1_8_s6.INIT=16'h305F;
  LUT4 builder_sync_rhs_self1_9_s6 (
    .F(builder_sync_rhs_self1_9_11),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[17]),
    .I1(main_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_9_13),
    .I3(main_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_self1_9_s6.INIT=16'h0F77;
  LUT4 builder_sync_rhs_self1_9_s7 (
    .F(builder_sync_rhs_self1_9_12),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[17]),
    .I1(main_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_9_14),
    .I3(main_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_self1_9_s7.INIT=16'h770F;
  LUT4 builder_sync_rhs_self1_11_s6 (
    .F(builder_sync_rhs_self1_11_11),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[19]),
    .I1(main_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_11_13),
    .I3(main_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_self1_11_s6.INIT=16'h0F77;
  LUT4 builder_sync_rhs_self1_11_s7 (
    .F(builder_sync_rhs_self1_11_12),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[19]),
    .I1(main_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_11_14),
    .I3(main_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_self1_11_s7.INIT=16'h770F;
  LUT4 builder_sync_rhs_self1_12_s6 (
    .F(builder_sync_rhs_self1_12_11),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[20]),
    .I1(main_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_12_13),
    .I3(main_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_self1_12_s6.INIT=16'h0F77;
  LUT4 builder_sync_rhs_self1_12_s7 (
    .F(builder_sync_rhs_self1_12_12),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[20]),
    .I1(main_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_12_14),
    .I3(main_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_self1_12_s7.INIT=16'h770F;
  LUT3 main_tag_port_we_s6 (
    .F(main_tag_port_we_11),
    .I0(main_tag_port_dat_r[21]),
    .I1(builder_basesoc_fullmemorywe_state[1]),
    .I2(n11457_3) 
);
defparam main_tag_port_we_s6.INIT=8'h10;
  LUT3 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_3_s3 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_3_7),
    .I0(main_vfb_litedramdmareader_offset[1]),
    .I1(main_vfb_litedramdmareader_offset[2]),
    .I2(main_vfb_litedramdmareader_offset[0]) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_3_s3.INIT=8'h80;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_4_s3 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_4_7),
    .I0(main_vfb_litedramdmareader_offset[1]),
    .I1(main_vfb_litedramdmareader_offset[2]),
    .I2(main_vfb_litedramdmareader_offset[3]),
    .I3(main_vfb_litedramdmareader_offset[0]) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_4_s3.INIT=16'h8000;
  LUT2 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_5_s3 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_5_7),
    .I0(main_vfb_litedramdmareader_offset[4]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_4_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_5_s3.INIT=4'h8;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_7_s3 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_7_7),
    .I0(main_vfb_litedramdmareader_offset[4]),
    .I1(main_vfb_litedramdmareader_offset[5]),
    .I2(main_vfb_litedramdmareader_offset[6]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_4_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_7_s3.INIT=16'h8000;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_8_s3 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_8_7),
    .I0(main_vfb_litedramdmareader_offset[5]),
    .I1(main_vfb_litedramdmareader_offset[6]),
    .I2(main_vfb_litedramdmareader_offset[7]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_5_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_8_s3.INIT=16'h8000;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_10_s3 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_10_7),
    .I0(main_vfb_litedramdmareader_offset[7]),
    .I1(main_vfb_litedramdmareader_offset[8]),
    .I2(main_vfb_litedramdmareader_offset[9]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_7_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_10_s3.INIT=16'h8000;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_11_s3 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_11_7),
    .I0(main_vfb_litedramdmareader_offset[8]),
    .I1(main_vfb_litedramdmareader_offset[9]),
    .I2(main_vfb_litedramdmareader_offset[10]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_8_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_11_s3.INIT=16'h8000;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_13_s3 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_13_7),
    .I0(main_vfb_litedramdmareader_offset[10]),
    .I1(main_vfb_litedramdmareader_offset[11]),
    .I2(main_vfb_litedramdmareader_offset[12]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_10_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_13_s3.INIT=16'h8000;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_14_s3 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_14_7),
    .I0(main_vfb_litedramdmareader_offset[11]),
    .I1(main_vfb_litedramdmareader_offset[12]),
    .I2(main_vfb_litedramdmareader_offset[13]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_11_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_14_s3.INIT=16'h8000;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_16_s3 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_16_7),
    .I0(main_vfb_litedramdmareader_offset[13]),
    .I1(main_vfb_litedramdmareader_offset[14]),
    .I2(main_vfb_litedramdmareader_offset[15]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_13_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_16_s3.INIT=16'h8000;
  LUT3 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_18_s3 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_18_7),
    .I0(main_vfb_litedramdmareader_offset[16]),
    .I1(main_vfb_litedramdmareader_offset[17]),
    .I2(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_16_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_18_s3.INIT=8'h80;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_19_s3 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_19_7),
    .I0(main_vfb_litedramdmareader_offset[16]),
    .I1(main_vfb_litedramdmareader_offset[17]),
    .I2(main_vfb_litedramdmareader_offset[18]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_16_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_19_s3.INIT=16'h8000;
  LUT2 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_20_s3 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_20_7),
    .I0(main_vfb_litedramdmareader_offset[19]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_19_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_20_s3.INIT=4'h8;
  LUT4 main_vfb_dma_sink_sink_last_s3 (
    .F(main_vfb_dma_sink_sink_last_7),
    .I0(main_vfb_dma_sink_sink_last_9),
    .I1(main_vfb_litedramdmareader_offset[20]),
    .I2(main_vfb_dma_sink_sink_last_10),
    .I3(main_vfb_litedramdmareader_length_storage[22]) 
);
defparam main_vfb_dma_sink_sink_last_s3.INIT=16'hD7BD;
  LUT4 main_vfb_dma_sink_sink_last_s4 (
    .F(main_vfb_dma_sink_sink_last_8),
    .I0(main_vfb_dma_sink_sink_last_11),
    .I1(main_vfb_dma_sink_sink_last_12),
    .I2(main_vfb_dma_sink_sink_last_13),
    .I3(main_vfb_dma_sink_sink_last_14) 
);
defparam main_vfb_dma_sink_sink_last_s4.INIT=16'h4000;
  LUT3 count_spimaster_next_value_0_s7 (
    .F(count_spimaster_next_value_0_13),
    .I0(builder_basesoc_spimaster_state[0]),
    .I1(builder_basesoc_spimaster_state[1]),
    .I2(n14677_5) 
);
defparam count_spimaster_next_value_0_s7.INIT=8'h40;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_2_s8 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I0(main_basesoc_ibus_adr[0]),
    .I1(builder_slave_sel_dec1_1_7),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_2_17),
    .I3(builder_slave_sel_dec1_0_9) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_2_s8.INIT=16'h00F8;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_2_s9 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_2_15),
    .I0(builder_axi2axilite2_state[0]),
    .I1(builder_axi2axilite2_state[1]),
    .I2(builder_axi2axilite2_next_state_1_15) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_2_s9.INIT=8'h10;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_2_s10 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_2_16),
    .I0(main_basesoc_ibus_adr[0]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_2_18),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_2_s10.INIT=16'hF800;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_3_s8 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_3_14),
    .I0(main_basesoc_ibus_adr[1]),
    .I1(builder_slave_sel_dec1_1_7),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_3_16),
    .I3(builder_slave_sel_dec1_0_9) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_3_s8.INIT=16'h00F8;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_3_s9 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_3_15),
    .I0(main_basesoc_ibus_adr[1]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_3_17),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_3_s9.INIT=16'hF800;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_4_s8 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_4_14),
    .I0(main_basesoc_ibus_adr[2]),
    .I1(builder_slave_sel_dec1_1_7),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_4_16),
    .I3(builder_slave_sel_dec1_0_9) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_4_s8.INIT=16'h00F8;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_4_s9 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_4_15),
    .I0(main_basesoc_ibus_adr[2]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_4_17),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_4_s9.INIT=16'hF800;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_5_s8 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_5_14),
    .I0(lineLoader_address[5]),
    .I1(builder_slave_sel_dec1_1_7),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_5_19),
    .I3(builder_slave_sel_dec1_0_9) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_5_s8.INIT=16'h00F8;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_5_s9 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_5_15),
    .I0(lineLoader_address[5]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_5_21),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_5_s9.INIT=16'hF800;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_6_s8 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_6_14),
    .I0(lineLoader_address[6]),
    .I1(builder_slave_sel_dec1_1_7),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_6_19),
    .I3(builder_slave_sel_dec1_0_9) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_6_s8.INIT=16'h00F8;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_6_s9 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_6_15),
    .I0(lineLoader_address[6]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_6_21),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_6_s9.INIT=16'hF800;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_7_s8 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_7_14),
    .I0(lineLoader_address[7]),
    .I1(builder_slave_sel_dec1_1_7),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_7_19),
    .I3(builder_slave_sel_dec1_0_9) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_7_s8.INIT=16'h00F8;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_7_s9 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_7_15),
    .I0(lineLoader_address[7]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_7_21),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_7_s9.INIT=16'hF800;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_8_s8 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_8_14),
    .I0(lineLoader_address[8]),
    .I1(builder_slave_sel_dec1_1_7),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_8_19),
    .I3(builder_slave_sel_dec1_0_9) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_8_s8.INIT=16'h00F8;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_8_s9 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_8_15),
    .I0(lineLoader_address[8]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_8_21),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_8_s9.INIT=16'hF800;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_9_s8 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_9_14),
    .I0(lineLoader_address[9]),
    .I1(builder_slave_sel_dec1_1_7),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_9_19),
    .I3(builder_slave_sel_dec1_0_9) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_9_s8.INIT=16'h00F8;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_9_s9 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_9_15),
    .I0(lineLoader_address[9]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_9_21),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_9_s9.INIT=16'hF800;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_10_s8 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_10_14),
    .I0(lineLoader_address[10]),
    .I1(builder_slave_sel_dec1_1_7),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_10_19),
    .I3(builder_slave_sel_dec1_0_9) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_10_s8.INIT=16'h00F8;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_10_s9 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_10_15),
    .I0(lineLoader_address[10]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_10_21),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_10_s9.INIT=16'hF800;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_11_s8 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_11_14),
    .I0(lineLoader_address[11]),
    .I1(builder_slave_sel_dec1_1_7),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_11_19),
    .I3(builder_slave_sel_dec1_0_9) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_11_s8.INIT=16'h00F8;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_11_s9 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_11_15),
    .I0(lineLoader_address[11]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_11_21),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_11_s9.INIT=16'hF800;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_12_s8 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_12_14),
    .I0(lineLoader_address[12]),
    .I1(builder_slave_sel_dec1_1_7),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_12_19),
    .I3(builder_slave_sel_dec1_0_9) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_12_s8.INIT=16'h00F8;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_12_s9 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_12_15),
    .I0(lineLoader_address[12]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_12_21),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_12_s9.INIT=16'hF800;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_13_s8 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_13_14),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_13_15),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value_ce1_19),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_13_14),
    .I3(builder_axi2axilite2_next_state_0_16) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_13_s8.INIT=16'h0F77;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_14_s8 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_14_14),
    .I0(lineLoader_address[14]),
    .I1(builder_slave_sel_dec1_1_7),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_14_19),
    .I3(builder_slave_sel_dec1_0_9) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_14_s8.INIT=16'h00F8;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_14_s9 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_14_15),
    .I0(lineLoader_address[14]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_14_21),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_14_s9.INIT=16'hF800;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_15_s8 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_15_14),
    .I0(lineLoader_address[15]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_15_17),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_15_s8.INIT=16'hF800;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_2_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14),
    .I0(builder_axi2axilite_state[0]),
    .I1(builder_axi2axilite_state[1]),
    .I2(builder_axi2axilite_next_state_1_15) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_2_s8.INIT=8'h10;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_13_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_13_14),
    .I0(lineLoader_address[13]),
    .I1(builder_slave_sel_dec1_1_7),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_13_19),
    .I3(builder_slave_sel_dec1_0_9) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_13_s8.INIT=16'h00F8;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_13_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_13_15),
    .I0(lineLoader_address[13]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_13_21),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_13_s9.INIT=16'hF800;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_16_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_16_15),
    .I0(main_basesoc_dbus_adr[14]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_14),
    .I2(lineLoader_address[16]),
    .I3(builder_slave_sel_dec0_2_8) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_16_s9.INIT=16'h0777;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_17_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_17_14),
    .I0(lineLoader_address[17]),
    .I1(builder_slave_sel_dec1_1_7),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_17_19),
    .I3(builder_slave_sel_dec1_0_9) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_17_s8.INIT=16'h00F8;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_17_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_17_15),
    .I0(lineLoader_address[17]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_17_21),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_17_s9.INIT=16'hF800;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_18_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_18_14),
    .I0(lineLoader_address[18]),
    .I1(builder_slave_sel_dec1_1_7),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_18_19),
    .I3(builder_slave_sel_dec1_0_9) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_18_s8.INIT=16'h00F8;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_18_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_18_15),
    .I0(lineLoader_address[18]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_18_21),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_18_s9.INIT=16'hF800;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_19_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_19_14),
    .I0(lineLoader_address[19]),
    .I1(builder_slave_sel_dec1_1_7),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_19_19),
    .I3(builder_slave_sel_dec1_0_9) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_19_s8.INIT=16'h00F8;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_19_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_19_15),
    .I0(lineLoader_address[19]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_19_21),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_19_s9.INIT=16'hF800;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_20_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_20_14),
    .I0(lineLoader_address[20]),
    .I1(builder_slave_sel_dec1_1_7),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_20_19),
    .I3(builder_slave_sel_dec1_0_9) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_20_s8.INIT=16'h00F8;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_20_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_20_15),
    .I0(lineLoader_address[20]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_20_21),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_20_s9.INIT=16'hF800;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_21_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_21_14),
    .I0(lineLoader_address[21]),
    .I1(builder_slave_sel_dec1_1_7),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_21_19),
    .I3(builder_slave_sel_dec1_0_9) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_21_s8.INIT=16'h00F8;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_21_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_21_15),
    .I0(lineLoader_address[21]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_21_21),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_21_s9.INIT=16'hF800;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_22_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_22_14),
    .I0(lineLoader_address[22]),
    .I1(builder_slave_sel_dec1_1_7),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_22_19),
    .I3(builder_slave_sel_dec1_0_9) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_22_s8.INIT=16'h00F8;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_22_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_22_15),
    .I0(lineLoader_address[22]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_22_21),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_22_s9.INIT=16'hF800;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_23_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_23_14),
    .I0(lineLoader_address[23]),
    .I1(builder_slave_sel_dec1_1_7),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_23_19),
    .I3(builder_slave_sel_dec1_0_9) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_23_s8.INIT=16'h00F8;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_23_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_23_15),
    .I0(lineLoader_address[23]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_23_21),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_23_s9.INIT=16'hF800;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_24_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_24_14),
    .I0(main_basesoc_dbus_adr[22]),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_14),
    .I2(lineLoader_address[24]),
    .I3(builder_slave_sel_dec0_2_8) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_24_s8.INIT=16'h0777;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_24_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_24_15),
    .I0(main_basesoc_dbus_adr[22]),
    .I1(builder_slave_sel_dec1_2_8),
    .I2(lineLoader_address[24]),
    .I3(builder_slave_sel_dec1_1_7) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_24_s9.INIT=16'h0777;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_25_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_25_14),
    .I0(lineLoader_address[25]),
    .I1(builder_slave_sel_dec1_1_7),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_25_19),
    .I3(builder_slave_sel_dec1_0_9) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_25_s8.INIT=16'h00F8;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_25_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_25_15),
    .I0(lineLoader_address[25]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_25_21),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_25_s9.INIT=16'hF800;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_26_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_26_14),
    .I0(lineLoader_address[26]),
    .I1(builder_slave_sel_dec1_1_7),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_26_19),
    .I3(builder_slave_sel_dec1_0_9) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_26_s8.INIT=16'h00F8;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_26_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_26_15),
    .I0(lineLoader_address[26]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_26_21),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_26_s9.INIT=16'hF800;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_27_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_27_14),
    .I0(lineLoader_address[27]),
    .I1(builder_slave_sel_dec1_1_7),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_27_19),
    .I3(builder_slave_sel_dec1_0_9) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_27_s8.INIT=16'h00F8;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_27_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_27_15),
    .I0(lineLoader_address[27]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_27_21),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_27_s9.INIT=16'hF800;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_28_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_28_14),
    .I0(lineLoader_address[28]),
    .I1(builder_slave_sel_dec1_1_7),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_28_19),
    .I3(builder_slave_sel_dec1_0_9) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_28_s8.INIT=16'h00F8;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_28_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_28_15),
    .I0(lineLoader_address[28]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_28_21),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_28_s9.INIT=16'hF800;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_29_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_29_14),
    .I0(lineLoader_address[29]),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_29_17),
    .I3(builder_slave_sel_dec0_0_8) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_29_s8.INIT=16'hF800;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_30_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_30_14),
    .I0(lineLoader_address[30]),
    .I1(builder_slave_sel_dec1_1_7),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_30_17),
    .I3(builder_slave_sel_dec1_0_9) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_30_s8.INIT=16'h00F8;
  LUT3 main_basesoc_socbushandler_ax_burst_payload_addr_2_s8 (
    .F(main_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(builder_axi2axilite1_next_state_1_15) 
);
defparam main_basesoc_socbushandler_ax_burst_payload_addr_2_s8.INIT=8'h10;
  LUT4 main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_2_s8 (
    .F(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I0(builder_axi2axilite0_state[0]),
    .I1(builder_axi2axilite0_state[1]),
    .I2(builder_axi2axilite0_next_state_1_15),
    .I3(builder_axi2axilite0_next_state_1_21) 
);
defparam main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_2_s8.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s7 (
    .F(main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_13),
    .I0(builder_fsm0_state),
    .I1(builder_axi2axilite2_next_state_1_17),
    .I2(builder_axi2axilite0_next_state_1_18),
    .I3(main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14) 
);
defparam main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s7.INIT=16'h0100;
  LUT4 builder_sync_rhs_self8_0_s3 (
    .F(builder_sync_rhs_self8_0_8),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[8]),
    .I1(main_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_0_13),
    .I3(main_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_self8_0_s3.INIT=16'h0F77;
  LUT4 builder_sync_rhs_self8_0_s4 (
    .F(builder_sync_rhs_self8_0_9),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[8]),
    .I1(main_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_0_14),
    .I3(main_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_self8_0_s4.INIT=16'h770F;
  LUT4 builder_sync_rhs_self8_1_s3 (
    .F(builder_sync_rhs_self8_1_8),
    .I0(builder_sync_rhs_self1_1_13),
    .I1(builder_sync_rhs_self1_1_12),
    .I2(main_sdram_choose_cmd_grant[0]),
    .I3(builder_sync_rhs_self8_1_9) 
);
defparam builder_sync_rhs_self8_1_s3.INIT=16'h305F;
  LUT4 builder_sync_rhs_self8_2_s3 (
    .F(builder_sync_rhs_self8_2_8),
    .I0(builder_sync_rhs_self1_2_13),
    .I1(builder_sync_rhs_self1_2_12),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(builder_sync_rhs_self8_2_9) 
);
defparam builder_sync_rhs_self8_2_s3.INIT=16'h305F;
  LUT4 builder_sync_rhs_self8_3_s3 (
    .F(builder_sync_rhs_self8_3_8),
    .I0(builder_sync_rhs_self1_3_13),
    .I1(builder_sync_rhs_self1_3_12),
    .I2(main_sdram_choose_cmd_grant[0]),
    .I3(builder_sync_rhs_self8_3_9) 
);
defparam builder_sync_rhs_self8_3_s3.INIT=16'h305F;
  LUT4 builder_sync_rhs_self8_4_s3 (
    .F(builder_sync_rhs_self8_4_8),
    .I0(builder_sync_rhs_self1_4_13),
    .I1(builder_sync_rhs_self1_4_12),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(builder_sync_rhs_self8_4_9) 
);
defparam builder_sync_rhs_self8_4_s3.INIT=16'hC0AF;
  LUT4 builder_sync_rhs_self8_5_s3 (
    .F(builder_sync_rhs_self8_5_8),
    .I0(builder_sync_rhs_self1_5_13),
    .I1(builder_sync_rhs_self1_5_12),
    .I2(main_sdram_choose_cmd_grant[0]),
    .I3(builder_sync_rhs_self8_5_9) 
);
defparam builder_sync_rhs_self8_5_s3.INIT=16'h305F;
  LUT4 builder_sync_rhs_self8_6_s3 (
    .F(builder_sync_rhs_self8_6_8),
    .I0(builder_sync_rhs_self1_6_13),
    .I1(builder_sync_rhs_self1_6_12),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(builder_sync_rhs_self8_6_9) 
);
defparam builder_sync_rhs_self8_6_s3.INIT=16'hC0AF;
  LUT4 builder_sync_rhs_self8_7_s3 (
    .F(builder_sync_rhs_self8_7_8),
    .I0(builder_sync_rhs_self1_7_13),
    .I1(builder_sync_rhs_self1_7_12),
    .I2(main_sdram_choose_cmd_grant[0]),
    .I3(builder_sync_rhs_self8_7_9) 
);
defparam builder_sync_rhs_self8_7_s3.INIT=16'h305F;
  LUT4 builder_sync_rhs_self8_8_s3 (
    .F(builder_sync_rhs_self8_8_8),
    .I0(builder_sync_rhs_self1_8_13),
    .I1(builder_sync_rhs_self1_8_12),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(builder_sync_rhs_self8_8_9) 
);
defparam builder_sync_rhs_self8_8_s3.INIT=16'h305F;
  LUT4 builder_sync_rhs_self8_9_s3 (
    .F(builder_sync_rhs_self8_9_8),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[17]),
    .I1(main_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_9_13),
    .I3(main_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_self8_9_s3.INIT=16'h0F77;
  LUT4 builder_sync_rhs_self8_9_s4 (
    .F(builder_sync_rhs_self8_9_9),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[17]),
    .I1(main_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_9_14),
    .I3(main_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_self8_9_s4.INIT=16'h770F;
  LUT4 builder_sync_rhs_self8_10_s3 (
    .F(builder_sync_rhs_self8_10_8),
    .I0(builder_sync_rhs_self1_10_13),
    .I1(builder_sync_rhs_self1_10_12),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(builder_sync_rhs_self8_10_9) 
);
defparam builder_sync_rhs_self8_10_s3.INIT=16'h305F;
  LUT4 builder_sync_rhs_self8_11_s3 (
    .F(builder_sync_rhs_self8_11_8),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[19]),
    .I1(main_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_11_13),
    .I3(main_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_self8_11_s3.INIT=16'h0F77;
  LUT4 builder_sync_rhs_self8_11_s4 (
    .F(builder_sync_rhs_self8_11_9),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[19]),
    .I1(main_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_11_14),
    .I3(main_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_self8_11_s4.INIT=16'h770F;
  LUT4 builder_sync_rhs_self8_12_s3 (
    .F(builder_sync_rhs_self8_12_8),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[20]),
    .I1(main_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_12_13),
    .I3(main_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_self8_12_s3.INIT=16'h0F77;
  LUT4 builder_sync_rhs_self8_12_s4 (
    .F(builder_sync_rhs_self8_12_9),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[20]),
    .I1(main_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_12_14),
    .I3(main_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_self8_12_s4.INIT=16'h770F;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[0]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_15),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_1_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_1_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[1]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_1_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_1_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_1_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_2_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_2_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[2]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_2_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_2_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_2_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_3_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_3_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[3]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_3_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_3_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_3_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_4_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_4_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[4]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_4_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_4_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_4_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_5_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_5_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[5]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_5_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_5_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_5_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_6_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_6_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[6]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_6_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_6_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_6_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_7_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_7_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[7]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_7_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_7_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_7_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_8_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_8_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[8]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_8_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_8_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_8_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_9_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_9_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[9]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_9_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_9_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_9_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_10_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_10_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[10]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_10_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_10_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_10_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_11_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_11_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[11]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_11_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_11_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_11_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_12_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_12_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[12]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_12_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_12_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_12_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_13_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_13_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[13]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_13_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_13_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_13_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_14_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_14_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[14]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_14_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_14_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_14_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_15_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_15_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[15]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_15_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_15_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_15_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_16_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_16_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[16]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_16_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_16_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_16_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_17_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_17_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[17]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_17_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_17_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_17_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_18_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_18_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[18]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_18_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_18_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_18_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_19_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_19_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[19]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_19_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_19_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_19_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_20_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_20_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[20]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_20_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_20_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_20_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_21_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_21_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[21]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_21_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_21_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_21_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_22_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_22_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[22]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_22_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_22_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_22_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_23_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_23_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[23]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_23_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_23_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_23_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_24_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_24_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[24]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_24_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_24_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_24_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_25_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_25_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[25]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_25_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_25_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_25_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_26_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_26_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[26]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_26_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_26_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_26_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_27_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_27_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[27]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_27_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_27_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_27_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_28_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_28_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[28]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_28_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_28_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_28_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_29_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_29_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[29]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_29_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_29_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_29_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_30_s7 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_30_12),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[30]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_30_13),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_30_14) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_30_s7.INIT=16'h0700;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_14),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I1(builder_basesoc_port_dat_r_latched[31]),
    .I2(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_15),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_s8.INIT=16'h0700;
  LUT3 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_0_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_0_12),
    .I0(builder_fsm1_state),
    .I1(builder_rr_read_grant_10),
    .I2(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_0_s7.INIT=8'h10;
  LUT4 n21830_s3 (
    .F(n21830_7),
    .I0(n21802_7),
    .I1(main_sdram_time0_4_9),
    .I2(main_sdram_time1_3_9),
    .I3(n21830_10) 
);
defparam n21830_s3.INIT=16'hF00B;
  LUT4 n21830_s4 (
    .F(n21830_8),
    .I0(n21830_11),
    .I1(main_sdram_time0_4_9),
    .I2(main_sdram_time1_3_9),
    .I3(n21830_12) 
);
defparam n21830_s4.INIT=16'hCF51;
  LUT4 n21830_s5 (
    .F(n21830_9),
    .I0(n21802_9),
    .I1(main_sdram_time0_4_9),
    .I2(main_sdram_time1_3_9),
    .I3(n21830_13) 
);
defparam n21830_s5.INIT=16'hF00B;
  LUT4 n21818_s3 (
    .F(n21818_7),
    .I0(main_sdram_time0_4_9),
    .I1(n21882_7),
    .I2(n21818_8),
    .I3(main_sdram_time1_3_9) 
);
defparam n21818_s3.INIT=16'h4DE0;
  LUT3 n21802_s3 (
    .F(n21802_7),
    .I0(n21802_10),
    .I1(builder_basesoc_bankmachine2_state[2]),
    .I2(builder_basesoc_bankmachine2_state[0]) 
);
defparam n21802_s3.INIT=8'h10;
  LUT3 n21802_s4 (
    .F(n21802_8),
    .I0(n21802_11),
    .I1(builder_basesoc_bankmachine1_state[0]),
    .I2(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam n21802_s4.INIT=8'h07;
  LUT3 n21802_s5 (
    .F(n21802_9),
    .I0(n21802_12),
    .I1(builder_basesoc_bankmachine0_state[2]),
    .I2(builder_basesoc_bankmachine0_state[0]) 
);
defparam n21802_s5.INIT=8'h10;
  LUT3 n21790_s3 (
    .F(n21790_7),
    .I0(main_sdram_choose_cmd_ce_7),
    .I1(main_sdram_bankmachine3_twtpcon_ready),
    .I2(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam n21790_s3.INIT=8'h07;
  LUT2 n19954_s3 (
    .F(n19954_7),
    .I0(builder_basesoc_socbushandler_beat_count[0]),
    .I1(builder_basesoc_socbushandler_beat_count[1]) 
);
defparam n19954_s3.INIT=4'h8;
  LUT4 n19951_s3 (
    .F(n19951_7),
    .I0(builder_basesoc_socbushandler_beat_count[2]),
    .I1(builder_basesoc_socbushandler_beat_count[3]),
    .I2(builder_basesoc_socbushandler_beat_count[4]),
    .I3(n19954_7) 
);
defparam n19951_s3.INIT=16'h8000;
  LUT2 n19687_s3 (
    .F(n19687_7),
    .I0(main_bridge_axi2axi_lite_beat_count[0]),
    .I1(main_bridge_axi2axi_lite_beat_count[1]) 
);
defparam n19687_s3.INIT=4'h8;
  LUT4 n19684_s3 (
    .F(n19684_7),
    .I0(main_bridge_axi2axi_lite_beat_count[2]),
    .I1(main_bridge_axi2axi_lite_beat_count[3]),
    .I2(main_bridge_axi2axi_lite_beat_count[4]),
    .I3(n19687_7) 
);
defparam n19684_s3.INIT=16'h8000;
  LUT2 n19453_s3 (
    .F(n19453_7),
    .I0(main_basesoc_socbushandler_beat_count[0]),
    .I1(main_basesoc_socbushandler_beat_count[1]) 
);
defparam n19453_s3.INIT=4'h8;
  LUT4 n19450_s3 (
    .F(n19450_7),
    .I0(main_basesoc_socbushandler_beat_count[2]),
    .I1(main_basesoc_socbushandler_beat_count[3]),
    .I2(main_basesoc_socbushandler_beat_count[4]),
    .I3(n19453_7) 
);
defparam n19450_s3.INIT=16'h8000;
  LUT2 n19219_s3 (
    .F(n19219_7),
    .I0(main_basesoc_basesoc_socbushandler_beat_count[0]),
    .I1(main_basesoc_basesoc_socbushandler_beat_count[1]) 
);
defparam n19219_s3.INIT=4'h8;
  LUT4 n19216_s3 (
    .F(n19216_7),
    .I0(main_basesoc_basesoc_socbushandler_beat_count[2]),
    .I1(main_basesoc_basesoc_socbushandler_beat_count[3]),
    .I2(main_basesoc_basesoc_socbushandler_beat_count[4]),
    .I3(n19219_7) 
);
defparam n19216_s3.INIT=16'h8000;
  LUT3 builder_csr_bankarray_csrbank11_vscan0_re_s2 (
    .F(builder_csr_bankarray_csrbank11_vscan0_re_6),
    .I0(builder_basesoc_adr[1]),
    .I1(builder_basesoc_adr[2]),
    .I2(builder_csr_bankarray_csrbank11_vscan0_re_12) 
);
defparam builder_csr_bankarray_csrbank11_vscan0_re_s2.INIT=8'h10;
  LUT4 builder_csr_bankarray_csrbank11_vsync_end0_re_s2 (
    .F(builder_csr_bankarray_csrbank11_vsync_end0_re_6),
    .I0(builder_basesoc_adr[1]),
    .I1(builder_basesoc_adr[0]),
    .I2(n22956_16),
    .I3(n23128_7) 
);
defparam builder_csr_bankarray_csrbank11_vsync_end0_re_s2.INIT=16'h8000;
  LUT2 builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_s3 (
    .F(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_7),
    .I0(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_8),
    .I1(n22960_16) 
);
defparam builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_s3.INIT=4'h8;
  LUT3 builder_csr_bankarray_csrbank6_dfii_pi1_baddress0_re_s2 (
    .F(builder_csr_bankarray_csrbank6_dfii_pi1_baddress0_re_6),
    .I0(builder_basesoc_adr[2]),
    .I1(builder_basesoc_adr[1]),
    .I2(builder_csr_bankarray_csrbank11_vscan0_re_12) 
);
defparam builder_csr_bankarray_csrbank6_dfii_pi1_baddress0_re_s2.INIT=8'h40;
  LUT2 builder_csr_bankarray_csrbank6_dfii_pi1_address0_re_s2 (
    .F(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re_6),
    .I0(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_8),
    .I1(n22861_7) 
);
defparam builder_csr_bankarray_csrbank6_dfii_pi1_address0_re_s2.INIT=4'h8;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_s2 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_6),
    .I0(builder_basesoc_axilite2csr_next_state_2_17),
    .I1(builder_basesoc_socbushandler_ax_beat_payload_addr[8]),
    .I2(builder_basesoc_port_adr_reg[6]),
    .I3(builder_basesoc_adr_5_11) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_s2.INIT=16'h0777;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_7_s2 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0_7_6),
    .I0(builder_basesoc_axilite2csr_next_state_2_17),
    .I1(builder_basesoc_socbushandler_ax_beat_payload_addr[9]),
    .I2(builder_basesoc_port_adr_reg[7]),
    .I3(builder_basesoc_adr_5_11) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_7_s2.INIT=16'h0777;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_8_s2 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0_8_6),
    .I0(builder_basesoc_axilite2csr_next_state_2_17),
    .I1(builder_basesoc_socbushandler_ax_beat_payload_addr[10]),
    .I2(builder_basesoc_port_adr_reg[8]),
    .I3(builder_basesoc_adr_5_11) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_8_s2.INIT=16'h0777;
  LUT2 main_vtg_source_payload_vsync_clockdomainsrenamer_next_value_ce7_s2 (
    .F(main_vtg_source_payload_vsync_clockdomainsrenamer_next_value_ce7_6),
    .I0(n13028_3),
    .I1(main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6_6) 
);
defparam main_vtg_source_payload_vsync_clockdomainsrenamer_next_value_ce7_s2.INIT=4'h4;
  LUT4 main_vtg_vactive_clockdomainsrenamer_next_value1_s2 (
    .F(main_vtg_vactive_clockdomainsrenamer_next_value1_6),
    .I0(main_vtg_source_payload_vcount[4]),
    .I1(main_vtg_vactive_clockdomainsrenamer_next_value1_7),
    .I2(main_vtg_vactive_clockdomainsrenamer_next_value1_8),
    .I3(main_vtg_vactive_clockdomainsrenamer_next_value1_9) 
);
defparam main_vtg_vactive_clockdomainsrenamer_next_value1_s2.INIT=16'h4000;
  LUT3 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_3_s2 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_3_6),
    .I0(main_vtg_source_payload_vcount[0]),
    .I1(main_vtg_source_payload_vcount[1]),
    .I2(main_vtg_source_payload_vcount[2]) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_3_s2.INIT=8'h80;
  LUT4 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_4_s2 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_4_6),
    .I0(main_vtg_source_payload_vcount[0]),
    .I1(main_vtg_source_payload_vcount[1]),
    .I2(main_vtg_source_payload_vcount[2]),
    .I3(main_vtg_source_payload_vcount[3]) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_4_s2.INIT=16'h8000;
  LUT3 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_6_s2 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_6_6),
    .I0(main_vtg_source_payload_vcount[4]),
    .I1(main_vtg_source_payload_vcount[5]),
    .I2(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_4_6) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_6_s2.INIT=8'h80;
  LUT4 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_7_s2 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_7_6),
    .I0(main_vtg_source_payload_vcount[4]),
    .I1(main_vtg_source_payload_vcount[5]),
    .I2(main_vtg_source_payload_vcount[6]),
    .I3(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_4_6) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_7_s2.INIT=16'h8000;
  LUT3 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_9_s2 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_9_6),
    .I0(main_vtg_source_payload_vcount[7]),
    .I1(main_vtg_source_payload_vcount[8]),
    .I2(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_7_6) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_9_s2.INIT=8'h80;
  LUT3 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_s2 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_6),
    .I0(main_vtg_source_payload_vcount[9]),
    .I1(main_vtg_source_payload_vcount[10]),
    .I2(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_9_6) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_s2.INIT=8'h80;
  LUT4 main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6_s2 (
    .F(main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6_6),
    .I0(main_vfb_first),
    .I1(main_vfb_cdc_cdc_asyncfifo_readable),
    .I2(main_vfb_source_payload_de),
    .I3(main_vfb_first_resetinserter_next_value) 
);
defparam main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6_s2.INIT=16'h004F;
  LUT4 main_vtg_hactive_clockdomainsrenamer_next_value0_s2 (
    .F(main_vtg_hactive_clockdomainsrenamer_next_value0_6),
    .I0(main_vtg_source_payload_hcount[4]),
    .I1(main_vtg_hactive_clockdomainsrenamer_next_value0_7),
    .I2(main_vtg_hactive_clockdomainsrenamer_next_value0_8),
    .I3(main_vtg_hactive_clockdomainsrenamer_next_value0_9) 
);
defparam main_vtg_hactive_clockdomainsrenamer_next_value0_s2.INIT=16'h4000;
  LUT3 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_s2 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_6),
    .I0(builder_basesoc_clockdomainsrenamer_state),
    .I1(n13058_3),
    .I2(main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6_6) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_s2.INIT=8'h80;
  LUT2 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_2_s2 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_2_6),
    .I0(main_vtg_source_payload_hcount[0]),
    .I1(main_vtg_source_payload_hcount[1]) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_2_s2.INIT=4'h8;
  LUT4 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_5_s2 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_5_6),
    .I0(main_vtg_source_payload_hcount[2]),
    .I1(main_vtg_source_payload_hcount[3]),
    .I2(main_vtg_source_payload_hcount[4]),
    .I3(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_2_6) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_5_s2.INIT=16'h8000;
  LUT3 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_7_s2 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_7_6),
    .I0(main_vtg_source_payload_hcount[5]),
    .I1(main_vtg_source_payload_hcount[6]),
    .I2(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_5_6) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_7_s2.INIT=8'h80;
  LUT4 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_8_s2 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_8_6),
    .I0(main_vtg_source_payload_hcount[5]),
    .I1(main_vtg_source_payload_hcount[6]),
    .I2(main_vtg_source_payload_hcount[7]),
    .I3(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_5_6) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_8_s2.INIT=16'h8000;
  LUT3 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_10_s2 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_10_6),
    .I0(main_vtg_source_payload_hcount[8]),
    .I1(main_vtg_source_payload_hcount[9]),
    .I2(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_8_6) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_10_s2.INIT=8'h80;
  LUT4 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_s2 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_6),
    .I0(main_vtg_source_payload_hcount[8]),
    .I1(main_vtg_source_payload_hcount[9]),
    .I2(main_vtg_source_payload_hcount[10]),
    .I3(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_8_6) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_s2.INIT=16'h8000;
  LUT3 n7417_s2 (
    .F(n7417_6),
    .I0(main_basesoc_rx_count[0]),
    .I1(main_basesoc_rx_count[1]),
    .I2(main_basesoc_rx_count[2]) 
);
defparam n7417_s2.INIT=8'h80;
  LUT3 n7350_s2 (
    .F(n7350_6),
    .I0(main_basesoc_tx_count[0]),
    .I1(main_basesoc_tx_count[1]),
    .I2(main_basesoc_tx_count[2]) 
);
defparam n7350_s2.INIT=8'h80;
  LUT4 main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_s2 (
    .F(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_6),
    .I0(builder_axi2axilite1_state[0]),
    .I1(n25572_6),
    .I2(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_16),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_s2.INIT=16'h0100;
  LUT4 main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_s3 (
    .F(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_7),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(main_basesoc_socbushandler_pipe_valid_source_valid),
    .I2(main_basesoc_socbushandler_cmd_done),
    .I3(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_8) 
);
defparam main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_s3.INIT=16'h0D00;
  LUT3 n21755_s3 (
    .F(n21755_7),
    .I0(main_sdram_time0[0]),
    .I1(main_sdram_time0[1]),
    .I2(main_sdram_time0[2]) 
);
defparam n21755_s3.INIT=8'h01;
  LUT2 main_data_port_we_0_s2 (
    .F(main_data_port_we_0_6),
    .I0(main_adapted_interface_adapted_interface_adr[3]),
    .I1(main_adapted_interface_adapted_interface_adr[2]) 
);
defparam main_data_port_we_0_s2.INIT=4'h1;
  LUT2 main_data_port_we_4_s2 (
    .F(main_data_port_we_4_6),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[3]),
    .I1(main_adapted_interface_adapted_interface_adr[2]) 
);
defparam main_data_port_we_4_s2.INIT=4'h4;
  LUT2 main_data_port_we_8_s2 (
    .F(main_data_port_we_8_6),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[2]),
    .I1(main_adapted_interface_adapted_interface_adr[3]) 
);
defparam main_data_port_we_8_s2.INIT=4'h4;
  LUT2 main_data_port_we_12_s2 (
    .F(main_data_port_we_12_6),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[2]),
    .I1(main_adapted_interface_adapted_interface_adr[3]) 
);
defparam main_data_port_we_12_s2.INIT=4'h8;
  LUT4 builder_wishbone2axi0_next_state_1_s13 (
    .F(builder_wishbone2axi0_next_state_1_20),
    .I0(builder_rr_write_grant_8),
    .I1(main_basesoc_socbushandler_wishbone2axi0_data_done),
    .I2(main_basesoc_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value1_15),
    .I3(main_basesoc_socbushandler_wishbone2axi0_cmd_done) 
);
defparam builder_wishbone2axi0_next_state_1_s13.INIT=16'h4000;
  LUT4 builder_wishbone2axi1_next_state_1_s13 (
    .F(builder_wishbone2axi1_next_state_1_19),
    .I0(builder_rr_write_grant_8),
    .I1(main_basesoc_socbushandler_wishbone2axi1_data_done),
    .I2(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I3(main_basesoc_socbushandler_wishbone2axi1_cmd_done) 
);
defparam builder_wishbone2axi1_next_state_1_s13.INIT=16'h4000;
  LUT3 builder_axi2axilite0_next_state_1_s11 (
    .F(builder_axi2axilite0_next_state_1_17),
    .I0(n6498_4),
    .I1(builder_axi2axilite0_state[0]),
    .I2(builder_axi2axilite0_next_state_1_19) 
);
defparam builder_axi2axilite0_next_state_1_s11.INIT=8'h04;
  LUT3 builder_axi2axilite0_next_state_1_s12 (
    .F(builder_axi2axilite0_next_state_1_18),
    .I0(main_basesoc_basesoc_adr_13_13),
    .I1(main_basesoc_basesoc_adr_13_15),
    .I2(builder_basesoc_axilitesram0_next_state_2_16) 
);
defparam builder_axi2axilite0_next_state_1_s12.INIT=8'hE0;
  LUT3 builder_axi2axilite1_next_state_1_s10 (
    .F(builder_axi2axilite1_next_state_1_16),
    .I0(n6498_4),
    .I1(builder_axi2axilite1_state[0]),
    .I2(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_16) 
);
defparam builder_axi2axilite1_next_state_1_s10.INIT=8'h04;
  LUT4 builder_axi2axilite_next_state_1_s10 (
    .F(builder_axi2axilite_next_state_1_16),
    .I0(n25572_6),
    .I1(main_tag_di_dirty),
    .I2(n6498_4),
    .I3(builder_axi2axilite_state[0]) 
);
defparam builder_axi2axilite_next_state_1_s10.INIT=16'hF0BB;
  LUT3 builder_axi2axilite_next_state_1_s11 (
    .F(builder_axi2axilite_next_state_1_17),
    .I0(builder_slave_sel_dec0[2]),
    .I1(builder_slave_sel_reg0[2]),
    .I2(builder_axirequestcounter0_empty) 
);
defparam builder_axi2axilite_next_state_1_s11.INIT=8'h53;
  LUT3 builder_axi2axilite2_next_state_1_s10 (
    .F(builder_axi2axilite2_next_state_1_16),
    .I0(n6498_4),
    .I1(builder_axi2axilite2_state[0]),
    .I2(builder_basesoc_axilite2csr_next_state_2_19) 
);
defparam builder_axi2axilite2_next_state_1_s10.INIT=8'h04;
  LUT3 builder_axi2axilite2_next_state_1_s11 (
    .F(builder_axi2axilite2_next_state_1_17),
    .I0(builder_basesoc_adr_5_11),
    .I1(builder_basesoc_axilite2csr_next_state_2_17),
    .I2(builder_basesoc_axilite2csr_next_state_2_16) 
);
defparam builder_axi2axilite2_next_state_1_s11.INIT=8'hE0;
  LUT3 builder_basesoc_bankmachine0_next_state_1_s16 (
    .F(builder_basesoc_bankmachine0_next_state_1_24),
    .I0(builder_basesoc_bankmachine0_state[0]),
    .I1(main_sdram_bankmachine0_trascon_ready),
    .I2(main_sdram_bankmachine0_twtpcon_ready) 
);
defparam builder_basesoc_bankmachine0_next_state_1_s16.INIT=8'h40;
  LUT4 builder_basesoc_bankmachine1_next_state_1_s16 (
    .F(builder_basesoc_bankmachine1_next_state_1_24),
    .I0(main_sdram_bankmachine1_trascon_ready),
    .I1(main_sdram_bankmachine1_twtpcon_ready),
    .I2(builder_basesoc_bankmachine1_state[1]),
    .I3(builder_basesoc_bankmachine1_state[0]) 
);
defparam builder_basesoc_bankmachine1_next_state_1_s16.INIT=16'h008F;
  LUT4 builder_basesoc_bankmachine1_next_state_1_s17 (
    .F(builder_basesoc_bankmachine1_next_state_1_25),
    .I0(main_sdram_choose_req_grant[1]),
    .I1(main_sdram_choose_req_grant[0]),
    .I2(main_sdram_bankmachine0_pipe_valid_sink_ready_6),
    .I3(builder_basesoc_bankmachine1_next_state_1_27) 
);
defparam builder_basesoc_bankmachine1_next_state_1_s17.INIT=16'h00BF;
  LUT3 builder_basesoc_bankmachine2_next_state_1_s16 (
    .F(builder_basesoc_bankmachine2_next_state_1_24),
    .I0(builder_basesoc_bankmachine2_state[0]),
    .I1(main_sdram_bankmachine2_trascon_ready),
    .I2(main_sdram_bankmachine2_twtpcon_ready) 
);
defparam builder_basesoc_bankmachine2_next_state_1_s16.INIT=8'h40;
  LUT4 builder_basesoc_bankmachine2_next_state_1_s17 (
    .F(builder_basesoc_bankmachine2_next_state_1_25),
    .I0(main_sdram_choose_req_grant[0]),
    .I1(main_sdram_choose_req_grant[1]),
    .I2(main_sdram_bankmachine0_pipe_valid_sink_ready_6),
    .I3(builder_basesoc_bankmachine2_next_state_1_27) 
);
defparam builder_basesoc_bankmachine2_next_state_1_s17.INIT=16'h00BF;
  LUT3 builder_basesoc_bankmachine3_next_state_1_s16 (
    .F(builder_basesoc_bankmachine3_next_state_1_24),
    .I0(builder_basesoc_bankmachine3_state[0]),
    .I1(main_sdram_bankmachine3_trascon_ready),
    .I2(main_sdram_bankmachine3_twtpcon_ready) 
);
defparam builder_basesoc_bankmachine3_next_state_1_s16.INIT=8'h40;
  LUT4 n20742_s5 (
    .F(n20742_11),
    .I0(n20745_9),
    .I1(main_basesoc_rx_phase[6]),
    .I2(main_basesoc_rx_phase[7]),
    .I3(main_basesoc_rx_phase[8]) 
);
defparam n20742_s5.INIT=16'hF400;
  LUT4 n20739_s5 (
    .F(n20739_11),
    .I0(main_basesoc_rx_phase[9]),
    .I1(main_basesoc_rx_phase[10]),
    .I2(main_basesoc_rx_phase[11]),
    .I3(n20742_11) 
);
defparam n20739_s5.INIT=16'h0001;
  LUT4 n20731_s5 (
    .F(n20731_11),
    .I0(main_basesoc_rx_phase[17]),
    .I1(main_basesoc_rx_phase[18]),
    .I2(n20732_9),
    .I3(main_basesoc_rx_phase[19]) 
);
defparam n20731_s5.INIT=16'hFE00;
  LUT4 main_full_rate_phy_dfi_p0_cs_n_s2 (
    .F(main_full_rate_phy_dfi_p0_cs_n_6),
    .I0(main_full_rate_phy_dfi_p0_cs_n_7),
    .I1(main_full_rate_phy_dfi_p0_cas_n_11),
    .I2(main_full_rate_phy_dfi_p0_cs_n_8),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_cs_n_s2.INIT=16'hBB0F;
  LUT4 builder_basesoc_litedramdmareader_state_1_s5 (
    .F(builder_basesoc_litedramdmareader_state_1_10),
    .I0(main_vfb_litedramdmareader_loop_storage),
    .I1(main_vfb_dma_res_fifo_wrport_we_4),
    .I2(main_sdram_bankmachine0_wrport_we_9),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_8) 
);
defparam builder_basesoc_litedramdmareader_state_1_s5.INIT=16'h1000;
  LUT3 builder_wishbone2axi1_next_state_1_s14 (
    .F(builder_wishbone2axi1_next_state_1_20),
    .I0(main_basesoc_dbus_we),
    .I1(builder_fsm1_state),
    .I2(builder_wishbone2axi1_state[1]) 
);
defparam builder_wishbone2axi1_next_state_1_s14.INIT=8'hC5;
  LUT2 builder_wishbone2axi1_state_1_s4 (
    .F(builder_wishbone2axi1_state_1_9),
    .I0(builder_wishbone2axi1_state[0]),
    .I1(builder_wishbone2axi1_state[1]) 
);
defparam builder_wishbone2axi1_state_1_s4.INIT=4'h4;
  LUT4 n21277_s1 (
    .F(n21277_5),
    .I0(main_sdram_bankmachine0_level[0]),
    .I1(main_sdram_bankmachine0_level[1]),
    .I2(main_sdram_bankmachine0_level[2]),
    .I3(main_sdram_bankmachine0_wrport_we) 
);
defparam n21277_s1.INIT=16'h7FFE;
  LUT4 n21410_s1 (
    .F(n21410_5),
    .I0(main_sdram_bankmachine1_level[0]),
    .I1(main_sdram_bankmachine1_level[1]),
    .I2(main_sdram_bankmachine1_level[2]),
    .I3(main_sdram_bankmachine1_wrport_we) 
);
defparam n21410_s1.INIT=16'h7FFE;
  LUT4 n21543_s1 (
    .F(n21543_5),
    .I0(main_sdram_bankmachine2_level[0]),
    .I1(main_sdram_bankmachine2_level[1]),
    .I2(main_sdram_bankmachine2_level[2]),
    .I3(main_sdram_bankmachine2_wrport_we) 
);
defparam n21543_s1.INIT=16'h7FFE;
  LUT4 n21676_s1 (
    .F(n21676_5),
    .I0(main_sdram_bankmachine3_level[0]),
    .I1(main_sdram_bankmachine3_level[1]),
    .I2(main_sdram_bankmachine3_level[2]),
    .I3(main_sdram_bankmachine3_wrport_we) 
);
defparam n21676_s1.INIT=16'h7FFE;
  LUT3 main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_s3 (
    .F(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_6),
    .I0(builder_axi2axilite0_next_state_0_12),
    .I1(builder_axi2axilite0_state[1]),
    .I2(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_9) 
);
defparam main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_s3.INIT=8'h3E;
  LUT2 main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_s4 (
    .F(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_7),
    .I0(main_basesoc_basesoc_socbushandler_beat_count[6]),
    .I1(main_basesoc_basesoc_socbushandler_beat_count[7]) 
);
defparam main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_s4.INIT=4'h1;
  LUT4 main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_s5 (
    .F(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_8),
    .I0(main_basesoc_basesoc_socbushandler_beat_count[0]),
    .I1(main_basesoc_basesoc_socbushandler_beat_count[1]),
    .I2(main_basesoc_basesoc_socbushandler_beat_count[2]),
    .I3(main_basesoc_basesoc_socbushandler_beat_count[3]) 
);
defparam main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_s5.INIT=16'h0001;
  LUT3 main_basesoc_socbushandler_pipe_valid_sink_ready_s3 (
    .F(main_basesoc_socbushandler_pipe_valid_sink_ready_6),
    .I0(builder_axi2axilite1_next_state_0_12),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_socbushandler_pipe_valid_sink_ready_11) 
);
defparam main_basesoc_socbushandler_pipe_valid_sink_ready_s3.INIT=8'h3E;
  LUT2 main_basesoc_socbushandler_pipe_valid_sink_ready_s4 (
    .F(main_basesoc_socbushandler_pipe_valid_sink_ready_7),
    .I0(main_basesoc_socbushandler_beat_count[6]),
    .I1(main_basesoc_socbushandler_beat_count[7]) 
);
defparam main_basesoc_socbushandler_pipe_valid_sink_ready_s4.INIT=4'h1;
  LUT4 main_basesoc_socbushandler_pipe_valid_sink_ready_s5 (
    .F(main_basesoc_socbushandler_pipe_valid_sink_ready_8),
    .I0(main_basesoc_socbushandler_beat_count[0]),
    .I1(main_basesoc_socbushandler_beat_count[1]),
    .I2(main_basesoc_socbushandler_beat_count[2]),
    .I3(main_basesoc_socbushandler_beat_count[3]) 
);
defparam main_basesoc_socbushandler_pipe_valid_sink_ready_s5.INIT=16'h0001;
  LUT4 main_bridge_axi2axi_lite_pipe_valid_sink_ready_s3 (
    .F(main_bridge_axi2axi_lite_pipe_valid_sink_ready_6),
    .I0(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_13),
    .I1(main_bridge_axi2axi_lite_cmd_done),
    .I2(main_bridge_ar_ready),
    .I3(builder_axi2axilite_next_state_0_12) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_sink_ready_s3.INIT=16'h00EF;
  LUT4 main_bridge_axi2axi_lite_pipe_valid_sink_ready_s4 (
    .F(main_bridge_axi2axi_lite_pipe_valid_sink_ready_7),
    .I0(n6498_4),
    .I1(builder_axi2axilite_next_state_1_17),
    .I2(main_bridge_axi2axi_lite_pipe_valid_sink_ready_12),
    .I3(builder_axi2axilite_state[0]) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_sink_ready_s4.INIT=16'hEE0F;
  LUT2 main_bridge_axi2axi_lite_pipe_valid_sink_ready_s5 (
    .F(main_bridge_axi2axi_lite_pipe_valid_sink_ready_8),
    .I0(main_bridge_axi2axi_lite_beat_count[6]),
    .I1(main_bridge_axi2axi_lite_beat_count[7]) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_sink_ready_s5.INIT=4'h1;
  LUT4 main_bridge_axi2axi_lite_pipe_valid_sink_ready_s6 (
    .F(main_bridge_axi2axi_lite_pipe_valid_sink_ready_9),
    .I0(main_bridge_axi2axi_lite_beat_count[0]),
    .I1(main_bridge_axi2axi_lite_beat_count[1]),
    .I2(main_bridge_axi2axi_lite_beat_count[2]),
    .I3(main_bridge_axi2axi_lite_beat_count[3]) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_sink_ready_s6.INIT=16'h0001;
  LUT3 builder_basesoc_socbushandler_pipe_valid_sink_ready_s3 (
    .F(builder_basesoc_socbushandler_pipe_valid_sink_ready_6),
    .I0(builder_axi2axilite2_next_state_0_12),
    .I1(builder_axi2axilite2_state[1]),
    .I2(builder_basesoc_socbushandler_pipe_valid_sink_ready_11) 
);
defparam builder_basesoc_socbushandler_pipe_valid_sink_ready_s3.INIT=8'h3E;
  LUT2 builder_basesoc_socbushandler_pipe_valid_sink_ready_s4 (
    .F(builder_basesoc_socbushandler_pipe_valid_sink_ready_7),
    .I0(builder_basesoc_socbushandler_beat_count[6]),
    .I1(builder_basesoc_socbushandler_beat_count[7]) 
);
defparam builder_basesoc_socbushandler_pipe_valid_sink_ready_s4.INIT=4'h1;
  LUT4 builder_basesoc_socbushandler_pipe_valid_sink_ready_s5 (
    .F(builder_basesoc_socbushandler_pipe_valid_sink_ready_8),
    .I0(builder_basesoc_socbushandler_beat_count[0]),
    .I1(builder_basesoc_socbushandler_beat_count[1]),
    .I2(builder_basesoc_socbushandler_beat_count[2]),
    .I3(builder_basesoc_socbushandler_beat_count[3]) 
);
defparam builder_basesoc_socbushandler_pipe_valid_sink_ready_s5.INIT=16'h0001;
  LUT3 builder_slave_sel_dec0_0_s5 (
    .F(builder_slave_sel_dec0_0_8),
    .I0(builder_wishbone2axi0_state[1]),
    .I1(builder_wishbone2axi1_state[1]),
    .I2(builder_rr_write_grant) 
);
defparam builder_slave_sel_dec0_0_s5.INIT=8'h35;
  LUT3 builder_slave_sel_dec0_1_s6 (
    .F(builder_slave_sel_dec0_1_9),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_13_15),
    .I1(builder_basesoc_socbushandler_ax_burst_payload_addr_14_15),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_16_15) 
);
defparam builder_slave_sel_dec0_1_s6.INIT=8'h10;
  LUT2 builder_slave_sel_dec0_2_s5 (
    .F(builder_slave_sel_dec0_2_8),
    .I0(builder_rr_write_grant),
    .I1(builder_wishbone2axi0_state[0]) 
);
defparam builder_slave_sel_dec0_2_s5.INIT=4'h4;
  LUT4 builder_slave_sel_dec1_0_s5 (
    .F(builder_slave_sel_dec1_0_8),
    .I0(lineLoader_address[24]),
    .I1(lineLoader_address[23]),
    .I2(builder_slave_sel_dec1_1_7),
    .I3(builder_slave_sel_dec1_0_15) 
);
defparam builder_slave_sel_dec1_0_s5.INIT=16'h001F;
  LUT3 builder_slave_sel_dec1_0_s6 (
    .F(builder_slave_sel_dec1_0_9),
    .I0(builder_wishbone2axi0_state[1]),
    .I1(builder_wishbone2axi1_state[1]),
    .I2(builder_rr_read_grant) 
);
defparam builder_slave_sel_dec1_0_s6.INIT=8'h35;
  LUT4 builder_slave_sel_dec1_0_s7 (
    .F(builder_slave_sel_dec1_0_10),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_20_14),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_17_14),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_19_14),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_18_14) 
);
defparam builder_slave_sel_dec1_0_s7.INIT=16'h0001;
  LUT2 builder_slave_sel_dec1_1_s4 (
    .F(builder_slave_sel_dec1_1_7),
    .I0(builder_wishbone2axi0_state[0]),
    .I1(builder_rr_read_grant) 
);
defparam builder_slave_sel_dec1_1_s4.INIT=4'h1;
  LUT3 builder_slave_sel_dec1_1_s6 (
    .F(builder_slave_sel_dec1_1_9),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_27_14),
    .I1(builder_slave_sel_dec1_0_8),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_28_14) 
);
defparam builder_slave_sel_dec1_1_s6.INIT=8'h40;
  LUT2 builder_slave_sel_dec1_2_s5 (
    .F(builder_slave_sel_dec1_2_8),
    .I0(builder_wishbone2axi1_state[0]),
    .I1(builder_rr_read_grant) 
);
defparam builder_slave_sel_dec1_2_s5.INIT=4'h4;
  LUT4 builder_slave_sel_dec1_3_s5 (
    .F(builder_slave_sel_dec1_3_8),
    .I0(main_basesoc_dbus_adr[14]),
    .I1(builder_slave_sel_dec1_2_8),
    .I2(lineLoader_address[16]),
    .I3(builder_slave_sel_dec1_1_7) 
);
defparam builder_slave_sel_dec1_3_s5.INIT=16'h0777;
  LUT3 n6498_s3 (
    .F(n6498_6),
    .I0(main_basesoc_socbushandler_wishbone2axi1_cmd_done),
    .I1(main_basesoc_socbushandler_wishbone2axi1_data_done),
    .I2(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam n6498_s3.INIT=8'h80;
  LUT3 n7365_s2 (
    .F(n7365_5),
    .I0(main_basesoc_tx_count[3]),
    .I1(builder_basesoc_rs232phytx_state),
    .I2(main_basesoc_tx_tick) 
);
defparam n7365_s2.INIT=8'h80;
  LUT2 n7440_s2 (
    .F(n7440_5),
    .I0(main_basesoc_rx_count[2]),
    .I1(main_basesoc_rx_count[3]) 
);
defparam n7440_s2.INIT=4'h4;
  LUT4 main_basesoc_timer_zero_trigger_s2 (
    .F(main_basesoc_timer_zero_trigger_5),
    .I0(main_basesoc_timer_value[26]),
    .I1(main_basesoc_timer_value[27]),
    .I2(main_basesoc_timer_value[28]),
    .I3(n20974_5) 
);
defparam main_basesoc_timer_zero_trigger_s2.INIT=16'h0100;
  LUT4 main_leds_done_s3 (
    .F(main_leds_done_6),
    .I0(main_leds_count[18]),
    .I1(main_leds_count[19]),
    .I2(main_leds_count[20]),
    .I3(main_leds_count[21]) 
);
defparam main_leds_done_s3.INIT=16'h0001;
  LUT4 main_leds_done_s4 (
    .F(main_leds_done_7),
    .I0(main_leds_count[10]),
    .I1(main_leds_count[11]),
    .I2(main_leds_count[12]),
    .I3(main_leds_count[13]) 
);
defparam main_leds_done_s4.INIT=16'h0001;
  LUT4 main_leds_done_s5 (
    .F(main_leds_done_8),
    .I0(main_leds_count[14]),
    .I1(main_leds_count[15]),
    .I2(main_leds_count[16]),
    .I3(main_leds_count[17]) 
);
defparam main_leds_done_s5.INIT=16'h0001;
  LUT4 main_leds_done_s6 (
    .F(main_leds_done_9),
    .I0(main_leds_count[6]),
    .I1(main_leds_count[7]),
    .I2(main_leds_count[8]),
    .I3(main_leds_count[9]) 
);
defparam main_leds_done_s6.INIT=16'h0001;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_15_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_15_5),
    .I0(main_sdram_phaseinjector0_wrdata_storage[15]),
    .I1(main_sdram_phaseinjector1_wrdata_storage[15]),
    .I2(main_sdram_storage[0]),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_15_s2.INIT=16'h0CFA;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_14_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_14_5),
    .I0(main_sdram_phaseinjector1_wrdata_storage[14]),
    .I1(main_sdram_phaseinjector0_wrdata_storage[14]),
    .I2(main_sdram_storage[0]),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_14_s2.INIT=16'hFA0C;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_13_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_13_5),
    .I0(main_sdram_phaseinjector0_wrdata_storage[13]),
    .I1(main_sdram_phaseinjector1_wrdata_storage[13]),
    .I2(main_sdram_storage[0]),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_13_s2.INIT=16'h0CFA;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_12_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_12_5),
    .I0(main_sdram_phaseinjector1_wrdata_storage[12]),
    .I1(main_sdram_phaseinjector0_wrdata_storage[12]),
    .I2(main_sdram_storage[0]),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_12_s2.INIT=16'hF503;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_11_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_11_5),
    .I0(main_sdram_phaseinjector0_wrdata_storage[11]),
    .I1(main_sdram_phaseinjector1_wrdata_storage[11]),
    .I2(main_sdram_storage[0]),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_11_s2.INIT=16'h0CFA;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_10_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_10_5),
    .I0(main_sdram_phaseinjector1_wrdata_storage[10]),
    .I1(main_sdram_phaseinjector0_wrdata_storage[10]),
    .I2(main_sdram_storage[0]),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_10_s2.INIT=16'hFA0C;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_9_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_9_5),
    .I0(main_sdram_phaseinjector0_wrdata_storage[9]),
    .I1(main_sdram_phaseinjector1_wrdata_storage[9]),
    .I2(main_sdram_storage[0]),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_9_s2.INIT=16'h0CFA;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_8_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_8_5),
    .I0(main_sdram_phaseinjector1_wrdata_storage[8]),
    .I1(main_sdram_phaseinjector0_wrdata_storage[8]),
    .I2(main_sdram_storage[0]),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_8_s2.INIT=16'hF503;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_7_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_7_5),
    .I0(main_sdram_phaseinjector0_wrdata_storage[7]),
    .I1(main_sdram_phaseinjector1_wrdata_storage[7]),
    .I2(main_sdram_storage[0]),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_7_s2.INIT=16'h0CFA;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_6_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_6_5),
    .I0(main_sdram_phaseinjector1_wrdata_storage[6]),
    .I1(main_sdram_phaseinjector0_wrdata_storage[6]),
    .I2(main_sdram_storage[0]),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_6_s2.INIT=16'hFA0C;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_5_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_5_5),
    .I0(main_sdram_phaseinjector0_wrdata_storage[5]),
    .I1(main_sdram_phaseinjector1_wrdata_storage[5]),
    .I2(main_sdram_storage[0]),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_5_s2.INIT=16'h0CFA;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_4_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_4_5),
    .I0(main_sdram_phaseinjector1_wrdata_storage[4]),
    .I1(main_sdram_phaseinjector0_wrdata_storage[4]),
    .I2(main_sdram_storage[0]),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_4_s2.INIT=16'hF503;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_3_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_3_5),
    .I0(main_sdram_phaseinjector0_wrdata_storage[3]),
    .I1(main_sdram_phaseinjector1_wrdata_storage[3]),
    .I2(main_sdram_storage[0]),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_3_s2.INIT=16'h03F5;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_2_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_2_5),
    .I0(main_sdram_phaseinjector1_wrdata_storage[2]),
    .I1(main_sdram_phaseinjector0_wrdata_storage[2]),
    .I2(main_sdram_storage[0]),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_2_s2.INIT=16'hFA0C;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_1_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_1_5),
    .I0(main_sdram_phaseinjector0_wrdata_storage[1]),
    .I1(main_sdram_phaseinjector1_wrdata_storage[1]),
    .I2(main_sdram_storage[0]),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_1_s2.INIT=16'h0CFA;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_0_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_0_5),
    .I0(main_sdram_phaseinjector1_wrdata_storage[0]),
    .I1(main_sdram_phaseinjector0_wrdata_storage[0]),
    .I2(main_sdram_storage[0]),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_0_s2.INIT=16'hF503;
  LUT4 main_sdram_bankmachine0_wrport_we_s4 (
    .F(main_sdram_bankmachine0_wrport_we_7),
    .I0(main_sdram_bankmachine0_level[0]),
    .I1(main_sdram_bankmachine0_level[1]),
    .I2(main_sdram_bankmachine0_level[2]),
    .I3(main_sdram_bankmachine0_level[3]) 
);
defparam main_sdram_bankmachine0_wrport_we_s4.INIT=16'h0100;
  LUT4 main_sdram_bankmachine0_wrport_we_s5 (
    .F(main_sdram_bankmachine0_wrport_we_8),
    .I0(builder_basesoc_roundrobin1_grant_9),
    .I1(builder_basesoc_roundrobin1_grant),
    .I2(main_sdram_bankmachine0_wrport_we_15),
    .I3(main_sdram_bankmachine0_wrport_we_11) 
);
defparam main_sdram_bankmachine0_wrport_we_s5.INIT=16'h0B00;
  LUT3 main_sdram_bankmachine0_wrport_we_s6 (
    .F(main_sdram_bankmachine0_wrport_we_9),
    .I0(main_vfb_dma_res_fifo_do_read_6),
    .I1(main_vfb_dma_res_fifo_level[14]),
    .I2(main_vfb_litedramdmareader_enable_storage) 
);
defparam main_sdram_bankmachine0_wrport_we_s6.INIT=8'h70;
  LUT4 main_sdram_bankmachine1_wrport_we_s3 (
    .F(main_sdram_bankmachine1_wrport_we_6),
    .I0(main_sdram_bankmachine1_level[0]),
    .I1(main_sdram_bankmachine1_level[1]),
    .I2(main_sdram_bankmachine1_level[2]),
    .I3(main_sdram_bankmachine1_level[3]) 
);
defparam main_sdram_bankmachine1_wrport_we_s3.INIT=16'h0100;
  LUT4 main_sdram_bankmachine1_wrport_we_s4 (
    .F(main_sdram_bankmachine1_wrport_we_7),
    .I0(n13946_1),
    .I1(n13947_1),
    .I2(main_sdram_bankmachine1_wrport_we_10),
    .I3(main_sdram_bankmachine0_wrport_we_11) 
);
defparam main_sdram_bankmachine1_wrport_we_s4.INIT=16'h4000;
  LUT4 main_sdram_bankmachine2_wrport_we_s5 (
    .F(main_sdram_bankmachine2_wrport_we_8),
    .I0(builder_basesoc_roundrobin0_grant),
    .I1(builder_basesoc_roundrobin0_grant_9),
    .I2(builder_basesoc_roundrobin1_grant),
    .I3(builder_basesoc_roundrobin1_grant_9) 
);
defparam main_sdram_bankmachine2_wrport_we_s5.INIT=16'hEEE0;
  LUT4 main_sdram_bankmachine2_wrport_we_s6 (
    .F(main_sdram_bankmachine2_wrport_we_9),
    .I0(n13947_1),
    .I1(main_sdram_bankmachine2_wrport_we_13),
    .I2(n13946_1),
    .I3(main_sdram_bankmachine2_wrport_we_11) 
);
defparam main_sdram_bankmachine2_wrport_we_s6.INIT=16'h4000;
  LUT4 main_sdram_bankmachine3_wrport_we_s3 (
    .F(main_sdram_bankmachine3_wrport_we_6),
    .I0(main_sdram_bankmachine3_level[0]),
    .I1(main_sdram_bankmachine3_level[1]),
    .I2(main_sdram_bankmachine3_level[2]),
    .I3(main_sdram_bankmachine3_level[3]) 
);
defparam main_sdram_bankmachine3_wrport_we_s3.INIT=16'h0100;
  LUT4 main_sdram_bankmachine3_wrport_we_s4 (
    .F(main_sdram_bankmachine3_wrport_we_7),
    .I0(main_sdram_bankmachine3_wrport_we_10),
    .I1(n13947_1),
    .I2(n13946_1),
    .I3(main_sdram_bankmachine2_wrport_we_11) 
);
defparam main_sdram_bankmachine3_wrport_we_s4.INIT=16'h8000;
  LUT4 main_sdram_choose_cmd_ce_s4 (
    .F(main_sdram_choose_cmd_ce_7),
    .I0(builder_basesoc_bankmachine3_state[1]),
    .I1(builder_basesoc_bankmachine3_state[2]),
    .I2(main_sdram_bankmachine3_trascon_ready),
    .I3(builder_basesoc_bankmachine3_state[0]) 
);
defparam main_sdram_choose_cmd_ce_s4.INIT=16'h1000;
  LUT3 main_sdram_choose_cmd_ce_s5 (
    .F(main_sdram_choose_cmd_ce_8),
    .I0(n21802_11),
    .I1(main_sdram_choose_cmd_ce_9),
    .I2(main_sdram_choose_cmd_grant[0]) 
);
defparam main_sdram_choose_cmd_ce_s5.INIT=8'hB0;
  LUT4 main_sdram_choose_cmd_ce_s6 (
    .F(main_sdram_choose_cmd_ce_9),
    .I0(builder_basesoc_bankmachine0_state[1]),
    .I1(builder_basesoc_bankmachine2_state[1]),
    .I2(main_sdram_choose_cmd_grant[0]),
    .I3(main_sdram_choose_cmd_grant[1]) 
);
defparam main_sdram_choose_cmd_ce_s6.INIT=16'h0CFA;
  LUT4 main_sdram_choose_cmd_ce_s7 (
    .F(main_sdram_choose_cmd_ce_10),
    .I0(n21802_9),
    .I1(n21802_7),
    .I2(main_sdram_choose_cmd_grant[0]),
    .I3(main_sdram_choose_cmd_grant[1]) 
);
defparam main_sdram_choose_cmd_ce_s7.INIT=16'h03F5;
  LUT4 main_sdram_choose_req_ce_s2 (
    .F(main_sdram_choose_req_ce_5),
    .I0(n21830_9),
    .I1(n21830_7),
    .I2(main_sdram_choose_req_grant[0]),
    .I3(main_sdram_choose_req_grant[1]) 
);
defparam main_sdram_choose_req_ce_s2.INIT=16'h0CFA;
  LUT3 main_data_port_dat_w_127_s3 (
    .F(main_data_port_dat_w_127_6),
    .I0(main_data_port_dat_w_127_8),
    .I1(builder_axilite2wishbone_state[1]),
    .I2(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_15) 
);
defparam main_data_port_dat_w_127_s3.INIT=8'h40;
  LUT3 n11674_s2 (
    .F(n11674_5),
    .I0(builder_basesoc_roundrobin2_grant),
    .I1(main_sdram_bankmachine2_wrport_we_6),
    .I2(main_sdram_bankmachine2_wrport_we_4) 
);
defparam n11674_s2.INIT=8'h10;
  LUT3 main_vfb_dma_res_fifo_wrport_we_s2 (
    .F(main_vfb_dma_res_fifo_wrport_we_5),
    .I0(main_sdram_bankmachine2_wrport_we_6),
    .I1(main_sdram_bankmachine2_wrport_we_9),
    .I2(builder_basesoc_roundrobin2_grant) 
);
defparam main_vfb_dma_res_fifo_wrport_we_s2.INIT=8'h40;
  LUT3 main_vfb_dma_res_fifo_do_read_s3 (
    .F(main_vfb_dma_res_fifo_do_read_6),
    .I0(main_vfb_dma_res_fifo_level[10]),
    .I1(main_vfb_dma_res_fifo_level[11]),
    .I2(main_vfb_dma_res_fifo_do_read_7) 
);
defparam main_vfb_dma_res_fifo_do_read_s3.INIT=8'h10;
  LUT4 main_vfb_dma_fifo_syncfifo_re_s2 (
    .F(main_vfb_dma_fifo_syncfifo_re_5),
    .I0(main_vfb_dma_fifo_level0[6]),
    .I1(main_vfb_dma_fifo_level0[7]),
    .I2(main_vfb_dma_fifo_syncfifo_re_6),
    .I3(main_vfb_dma_fifo_syncfifo_re_7) 
);
defparam main_vfb_dma_fifo_syncfifo_re_s2.INIT=16'h1000;
  LUT4 main_vfb_cdc_cdc_graycounter0_ce_s2 (
    .F(main_vfb_cdc_cdc_graycounter0_ce_5),
    .I0(main_vfb_cdc_cdc_graycounter0_q[1]),
    .I1(main_vfb_cdc_cdc_graycounter0_q[0]),
    .I2(builder_multiregimpl11_regs1[0]),
    .I3(builder_multiregimpl11_regs1[1]) 
);
defparam main_vfb_cdc_cdc_graycounter0_ce_s2.INIT=16'h4182;
  LUT2 clk_rise_s5 (
    .F(clk_rise_8),
    .I0(storage[14]),
    .I1(clk_rise_32) 
);
defparam clk_rise_s5.INIT=4'h4;
  LUT2 clk_rise_s6 (
    .F(clk_rise_9),
    .I0(clk_divider1[11]),
    .I1(storage[12]) 
);
defparam clk_rise_s6.INIT=4'h6;
  LUT2 clk_rise_s8 (
    .F(clk_rise_11),
    .I0(storage[8]),
    .I1(clk_rise_18) 
);
defparam clk_rise_s8.INIT=4'h4;
  LUT2 clk_rise_s9 (
    .F(clk_rise_12),
    .I0(clk_divider1[9]),
    .I1(storage[10]) 
);
defparam clk_rise_s9.INIT=4'h9;
  LUT4 clk_rise_s10 (
    .F(clk_rise_13),
    .I0(clk_divider1[8]),
    .I1(storage[9]),
    .I2(clk_rise_11),
    .I3(clk_rise_12) 
);
defparam clk_rise_s10.INIT=16'hB200;
  LUT4 clk_rise_s11 (
    .F(clk_rise_14),
    .I0(clk_rise_19),
    .I1(clk_divider1[7]),
    .I2(storage[8]),
    .I3(clk_rise_18) 
);
defparam clk_rise_s11.INIT=16'h1441;
  LUT4 clk_rise_s12 (
    .F(clk_rise_15),
    .I0(clk_rise_20),
    .I1(clk_divider1[13]),
    .I2(storage[14]),
    .I3(clk_rise_32) 
);
defparam clk_rise_s12.INIT=16'h2882;
  LUT4 clk_rise_s13 (
    .F(clk_rise_16),
    .I0(clk_divider1[4]),
    .I1(storage[5]),
    .I2(clk_rise_21),
    .I3(clk_rise_22) 
);
defparam clk_rise_s13.INIT=16'h6900;
  LUT4 n14677_s3 (
    .F(n14677_6),
    .I0(control_storage[15]),
    .I1(control_storage[14]),
    .I2(control_storage[13]),
    .I3(control_storage[12]) 
);
defparam n14677_s3.INIT=16'h0001;
  LUT2 n14677_s4 (
    .F(n14677_7),
    .I0(n14677_12),
    .I1(n14677_13) 
);
defparam n14677_s4.INIT=4'h1;
  LUT4 n14677_s5 (
    .F(n14677_8),
    .I0(storage[0]),
    .I1(clk_rise_8),
    .I2(clk_divider1[15]),
    .I3(storage[15]) 
);
defparam n14677_s5.INIT=16'hB44B;
  LUT4 n14677_s6 (
    .F(n14677_9),
    .I0(n14677_14),
    .I1(n14677_15),
    .I2(storage[7]),
    .I3(clk_divider1[7]) 
);
defparam n14677_s6.INIT=16'hCA8C;
  LUT4 n14677_s7 (
    .F(n14677_10),
    .I0(storage[0]),
    .I1(clk_rise_21),
    .I2(n14677_16),
    .I3(n14677_17) 
);
defparam n14677_s7.INIT=16'h00BF;
  LUT4 n14677_s8 (
    .F(n14677_11),
    .I0(n14677_18),
    .I1(n14677_19),
    .I2(n14677_20),
    .I3(n14677_21) 
);
defparam n14677_s8.INIT=16'h2000;
  LUT3 builder_csr_interconnect_dat_r_0_s3 (
    .F(builder_csr_interconnect_dat_r_0_6),
    .I0(builder_csr_interconnect_dat_r_0_10),
    .I1(builder_csr_interconnect_dat_r_0_11),
    .I2(mem_adr0[1]) 
);
defparam builder_csr_interconnect_dat_r_0_s3.INIT=8'h5C;
  LUT4 builder_csr_interconnect_dat_r_0_s4 (
    .F(builder_csr_interconnect_dat_r_0_7),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[1]),
    .I2(builder_csr_interconnect_dat_r_0_12),
    .I3(mem_adr0[5]) 
);
defparam builder_csr_interconnect_dat_r_0_s4.INIT=16'hE3BA;
  LUT4 builder_csr_interconnect_dat_r_0_s5 (
    .F(builder_csr_interconnect_dat_r_0_8),
    .I0(builder_csr_bankarray_interface8_bank_bus_dat_r[0]),
    .I1(builder_csr_bankarray_interface9_bank_bus_dat_r[0]),
    .I2(builder_csr_bankarray_interface10_bank_bus_dat_r[0]),
    .I3(builder_csr_bankarray_interface11_bank_bus_dat_r[0]) 
);
defparam builder_csr_interconnect_dat_r_0_s5.INIT=16'h0001;
  LUT4 builder_csr_interconnect_dat_r_0_s6 (
    .F(builder_csr_interconnect_dat_r_0_9),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[0]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[0]),
    .I2(builder_csr_bankarray_interface6_bank_bus_dat_r[0]),
    .I3(builder_csr_bankarray_interface7_bank_bus_dat_r[0]) 
);
defparam builder_csr_interconnect_dat_r_0_s6.INIT=16'h0001;
  LUT3 builder_csr_interconnect_dat_r_1_s3 (
    .F(builder_csr_interconnect_dat_r_1_6),
    .I0(builder_csr_interconnect_dat_r_1_10),
    .I1(builder_csr_interconnect_dat_r_1_11),
    .I2(mem_adr0[1]) 
);
defparam builder_csr_interconnect_dat_r_1_s3.INIT=8'hA3;
  LUT4 builder_csr_interconnect_dat_r_1_s4 (
    .F(builder_csr_interconnect_dat_r_1_7),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[1]),
    .I3(builder_csr_interconnect_dat_r_1_12) 
);
defparam builder_csr_interconnect_dat_r_1_s4.INIT=16'hF71F;
  LUT3 builder_csr_interconnect_dat_r_1_s5 (
    .F(builder_csr_interconnect_dat_r_1_8),
    .I0(builder_csr_bankarray_interface9_bank_bus_dat_r[1]),
    .I1(builder_csr_bankarray_interface10_bank_bus_dat_r[1]),
    .I2(builder_csr_bankarray_interface11_bank_bus_dat_r[1]) 
);
defparam builder_csr_interconnect_dat_r_1_s5.INIT=8'h01;
  LUT4 builder_csr_interconnect_dat_r_1_s6 (
    .F(builder_csr_interconnect_dat_r_1_9),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[1]),
    .I1(builder_csr_bankarray_interface4_bank_bus_dat_r[1]),
    .I2(builder_csr_bankarray_interface6_bank_bus_dat_r[1]),
    .I3(builder_csr_bankarray_interface7_bank_bus_dat_r[1]) 
);
defparam builder_csr_interconnect_dat_r_1_s6.INIT=16'h0001;
  LUT3 builder_csr_interconnect_dat_r_2_s3 (
    .F(builder_csr_interconnect_dat_r_2_6),
    .I0(builder_csr_interconnect_dat_r_2_9),
    .I1(builder_csr_interconnect_dat_r_2_10),
    .I2(mem_adr0[1]) 
);
defparam builder_csr_interconnect_dat_r_2_s3.INIT=8'h35;
  LUT4 builder_csr_interconnect_dat_r_2_s4 (
    .F(builder_csr_interconnect_dat_r_2_7),
    .I0(mem_adr0[1]),
    .I1(mem_adr0[5]),
    .I2(mem_adr0[4]),
    .I3(builder_csr_interconnect_dat_r_2_11) 
);
defparam builder_csr_interconnect_dat_r_2_s4.INIT=16'hFC95;
  LUT4 builder_csr_interconnect_dat_r_2_s5 (
    .F(builder_csr_interconnect_dat_r_2_8),
    .I0(builder_csr_bankarray_interface8_bank_bus_dat_r[2]),
    .I1(builder_csr_bankarray_interface9_bank_bus_dat_r[2]),
    .I2(builder_csr_bankarray_interface10_bank_bus_dat_r[2]),
    .I3(builder_csr_bankarray_interface11_bank_bus_dat_r[2]) 
);
defparam builder_csr_interconnect_dat_r_2_s5.INIT=16'h0001;
  LUT4 builder_csr_interconnect_dat_r_3_s3 (
    .F(builder_csr_interconnect_dat_r_3_6),
    .I0(mem_adr0[4]),
    .I1(mem_adr0[5]),
    .I2(mem_adr0[2]),
    .I3(mem_adr0[3]) 
);
defparam builder_csr_interconnect_dat_r_3_s3.INIT=16'hBDFE;
  LUT4 builder_csr_interconnect_dat_r_3_s4 (
    .F(builder_csr_interconnect_dat_r_3_7),
    .I0(mem_adr0[2]),
    .I1(mem_adr0[5]),
    .I2(mem_adr0[4]),
    .I3(mem_adr0[3]) 
);
defparam builder_csr_interconnect_dat_r_3_s4.INIT=16'h030A;
  LUT4 builder_csr_interconnect_dat_r_3_s5 (
    .F(builder_csr_interconnect_dat_r_3_8),
    .I0(builder_csr_interconnect_dat_r_3_10),
    .I1(builder_csr_interconnect_dat_r_3_14),
    .I2(mem_adr0[0]),
    .I3(mem_adr0[1]) 
);
defparam builder_csr_interconnect_dat_r_3_s5.INIT=16'hFA0C;
  LUT4 builder_csr_interconnect_dat_r_3_s6 (
    .F(builder_csr_interconnect_dat_r_3_9),
    .I0(builder_csr_bankarray_interface8_bank_bus_dat_r[3]),
    .I1(builder_csr_bankarray_interface9_bank_bus_dat_r[3]),
    .I2(builder_csr_bankarray_interface10_bank_bus_dat_r[3]),
    .I3(builder_csr_bankarray_interface11_bank_bus_dat_r[3]) 
);
defparam builder_csr_interconnect_dat_r_3_s6.INIT=16'h0001;
  LUT4 builder_csr_interconnect_dat_r_4_s3 (
    .F(builder_csr_interconnect_dat_r_4_6),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[4]),
    .I2(mem_adr0[2]),
    .I3(mem_adr0[5]) 
);
defparam builder_csr_interconnect_dat_r_4_s3.INIT=16'hCAEE;
  LUT4 builder_csr_interconnect_dat_r_4_s4 (
    .F(builder_csr_interconnect_dat_r_4_7),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[5]),
    .I3(mem_adr0[4]) 
);
defparam builder_csr_interconnect_dat_r_4_s4.INIT=16'hFB4F;
  LUT4 builder_csr_interconnect_dat_r_4_s5 (
    .F(builder_csr_interconnect_dat_r_4_8),
    .I0(builder_csr_interconnect_dat_r_4_10),
    .I1(builder_csr_interconnect_dat_r_4_11),
    .I2(mem_adr0[1]),
    .I3(mem_adr0[0]) 
);
defparam builder_csr_interconnect_dat_r_4_s5.INIT=16'h03F5;
  LUT4 builder_csr_interconnect_dat_r_4_s6 (
    .F(builder_csr_interconnect_dat_r_4_9),
    .I0(builder_csr_bankarray_interface8_bank_bus_dat_r[4]),
    .I1(builder_csr_bankarray_interface9_bank_bus_dat_r[4]),
    .I2(builder_csr_bankarray_interface10_bank_bus_dat_r[4]),
    .I3(builder_csr_bankarray_interface11_bank_bus_dat_r[4]) 
);
defparam builder_csr_interconnect_dat_r_4_s6.INIT=16'h0001;
  LUT3 builder_csr_interconnect_dat_r_5_s4 (
    .F(builder_csr_interconnect_dat_r_5_7),
    .I0(builder_csr_interconnect_dat_r_5_9),
    .I1(builder_csr_interconnect_dat_r_5_10),
    .I2(mem_adr0[1]) 
);
defparam builder_csr_interconnect_dat_r_5_s4.INIT=8'h5C;
  LUT4 builder_csr_interconnect_dat_r_5_s5 (
    .F(builder_csr_interconnect_dat_r_5_8),
    .I0(builder_csr_interconnect_dat_r_5_11),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[4]),
    .I3(mem_adr0[5]) 
);
defparam builder_csr_interconnect_dat_r_5_s5.INIT=16'h2FFB;
  LUT4 builder_csr_interconnect_dat_r_6_s3 (
    .F(builder_csr_interconnect_dat_r_6_6),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[1]),
    .I2(mem_adr0[4]),
    .I3(mem_adr0[2]) 
);
defparam builder_csr_interconnect_dat_r_6_s3.INIT=16'hC1B2;
  LUT4 builder_csr_interconnect_dat_r_6_s4 (
    .F(builder_csr_interconnect_dat_r_6_7),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[1]),
    .I2(mem_adr0[4]),
    .I3(mem_adr0[2]) 
);
defparam builder_csr_interconnect_dat_r_6_s4.INIT=16'hBDDF;
  LUT4 builder_csr_interconnect_dat_r_6_s5 (
    .F(builder_csr_interconnect_dat_r_6_8),
    .I0(builder_csr_bankarray_interface8_bank_bus_dat_r[6]),
    .I1(builder_csr_bankarray_interface9_bank_bus_dat_r[6]),
    .I2(builder_csr_bankarray_interface10_bank_bus_dat_r[6]),
    .I3(builder_csr_bankarray_interface11_bank_bus_dat_r[6]) 
);
defparam builder_csr_interconnect_dat_r_6_s5.INIT=16'h0001;
  LUT4 n34041_s3 (
    .F(n34041_6),
    .I0(main_basesoc_bus_errors[24]),
    .I1(main_basesoc_bus_errors[25]),
    .I2(main_basesoc_bus_errors[26]),
    .I3(main_basesoc_bus_errors[27]) 
);
defparam n34041_s3.INIT=16'h8000;
  LUT4 n34041_s4 (
    .F(n34041_7),
    .I0(main_basesoc_bus_errors[16]),
    .I1(main_basesoc_bus_errors[17]),
    .I2(main_basesoc_bus_errors[18]),
    .I3(main_basesoc_bus_errors[19]) 
);
defparam n34041_s4.INIT=16'h8000;
  LUT4 n34041_s5 (
    .F(n34041_8),
    .I0(main_basesoc_bus_errors[28]),
    .I1(main_basesoc_bus_errors[29]),
    .I2(main_basesoc_bus_errors[30]),
    .I3(main_basesoc_bus_errors[31]) 
);
defparam n34041_s5.INIT=16'h8000;
  LUT4 n34041_s6 (
    .F(n34041_9),
    .I0(main_basesoc_bus_errors[20]),
    .I1(main_basesoc_bus_errors[21]),
    .I2(main_basesoc_bus_errors[22]),
    .I3(main_basesoc_bus_errors[23]) 
);
defparam n34041_s6.INIT=16'h8000;
  LUT4 n34041_s7 (
    .F(n34041_10),
    .I0(main_basesoc_bus_errors[8]),
    .I1(main_basesoc_bus_errors[9]),
    .I2(main_basesoc_bus_errors[10]),
    .I3(main_basesoc_bus_errors[11]) 
);
defparam n34041_s7.INIT=16'h8000;
  LUT4 n34041_s8 (
    .F(n34041_11),
    .I0(main_basesoc_bus_errors[0]),
    .I1(main_basesoc_bus_errors[1]),
    .I2(main_basesoc_bus_errors[2]),
    .I3(main_basesoc_bus_errors[3]) 
);
defparam n34041_s8.INIT=16'h8000;
  LUT4 n34041_s9 (
    .F(n34041_12),
    .I0(main_basesoc_bus_errors[12]),
    .I1(main_basesoc_bus_errors[13]),
    .I2(main_basesoc_bus_errors[14]),
    .I3(main_basesoc_bus_errors[15]) 
);
defparam n34041_s9.INIT=16'h8000;
  LUT4 n34041_s10 (
    .F(n34041_13),
    .I0(main_basesoc_bus_errors[4]),
    .I1(main_basesoc_bus_errors[5]),
    .I2(main_basesoc_bus_errors[6]),
    .I3(main_basesoc_bus_errors[7]) 
);
defparam n34041_s10.INIT=16'h8000;
  LUT3 n20085_s3 (
    .F(n20085_6),
    .I0(builder_wr_lock_counter[3]),
    .I1(builder_wr_lock_counter[6]),
    .I2(builder_wr_lock_counter[7]) 
);
defparam n20085_s3.INIT=8'h80;
  LUT4 n20085_s4 (
    .F(n20085_7),
    .I0(main_basesoc_socbushandler_ax_burst_payload_addr_2_14),
    .I1(main_basesoc_socbushandler_pipe_valid_sink_ready),
    .I2(n20085_8),
    .I3(n20085_9) 
);
defparam n20085_s4.INIT=16'h7000;
  LUT3 n20137_s3 (
    .F(n20137_6),
    .I0(builder_rd_lock_counter[3]),
    .I1(builder_rd_lock_counter[6]),
    .I2(builder_rd_lock_counter[7]) 
);
defparam n20137_s3.INIT=8'h80;
  LUT4 n20137_s4 (
    .F(n20137_7),
    .I0(main_basesoc_socbushandler_wishbone2axi1_cmd_done),
    .I1(builder_wishbone2axi1_state_1_9),
    .I2(main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_15),
    .I3(builder_rr_read_grant) 
);
defparam n20137_s4.INIT=16'hBB0F;
  LUT4 n20137_s5 (
    .F(n20137_8),
    .I0(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I1(builder_basesoc_socbushandler_pipe_valid_sink_ready),
    .I2(n20137_9),
    .I3(n20137_10) 
);
defparam n20137_s5.INIT=16'h7000;
  LUT3 n20197_s2 (
    .F(n20197_5),
    .I0(builder_axirequestcounter0_counter[3]),
    .I1(builder_axirequestcounter0_counter[6]),
    .I2(builder_axirequestcounter0_counter[7]) 
);
defparam n20197_s2.INIT=8'h80;
  LUT3 n20249_s2 (
    .F(n20249_5),
    .I0(builder_axirequestcounter1_counter[3]),
    .I1(builder_axirequestcounter1_counter[6]),
    .I2(builder_axirequestcounter1_counter[7]) 
);
defparam n20249_s2.INIT=8'h80;
  LUT3 n20972_s2 (
    .F(n20972_5),
    .I0(main_basesoc_timer_value[26]),
    .I1(main_basesoc_timer_value[27]),
    .I2(n20974_5) 
);
defparam n20972_s2.INIT=8'h10;
  LUT2 n20973_s2 (
    .F(n20973_5),
    .I0(main_basesoc_timer_value[26]),
    .I1(n20974_5) 
);
defparam n20973_s2.INIT=4'h4;
  LUT4 n20974_s2 (
    .F(n20974_5),
    .I0(main_basesoc_timer_value[23]),
    .I1(main_basesoc_timer_value[24]),
    .I2(main_basesoc_timer_value[25]),
    .I3(n20977_5) 
);
defparam n20974_s2.INIT=16'h0100;
  LUT3 n20975_s2 (
    .F(n20975_5),
    .I0(main_basesoc_timer_value[23]),
    .I1(main_basesoc_timer_value[24]),
    .I2(n20977_5) 
);
defparam n20975_s2.INIT=8'h10;
  LUT2 n20976_s2 (
    .F(n20976_5),
    .I0(main_basesoc_timer_value[23]),
    .I1(n20977_5) 
);
defparam n20976_s2.INIT=4'h4;
  LUT4 n20977_s2 (
    .F(n20977_5),
    .I0(main_basesoc_timer_value[20]),
    .I1(main_basesoc_timer_value[21]),
    .I2(main_basesoc_timer_value[22]),
    .I3(n20980_5) 
);
defparam n20977_s2.INIT=16'h0100;
  LUT3 n20978_s2 (
    .F(n20978_5),
    .I0(main_basesoc_timer_value[20]),
    .I1(main_basesoc_timer_value[21]),
    .I2(n20980_5) 
);
defparam n20978_s2.INIT=8'h10;
  LUT2 n20979_s2 (
    .F(n20979_5),
    .I0(main_basesoc_timer_value[20]),
    .I1(n20980_5) 
);
defparam n20979_s2.INIT=4'h4;
  LUT4 n20980_s2 (
    .F(n20980_5),
    .I0(main_basesoc_timer_value[17]),
    .I1(main_basesoc_timer_value[18]),
    .I2(main_basesoc_timer_value[19]),
    .I3(n20983_5) 
);
defparam n20980_s2.INIT=16'h0100;
  LUT3 n20981_s2 (
    .F(n20981_5),
    .I0(main_basesoc_timer_value[17]),
    .I1(main_basesoc_timer_value[18]),
    .I2(n20983_5) 
);
defparam n20981_s2.INIT=8'h10;
  LUT2 n20982_s2 (
    .F(n20982_5),
    .I0(main_basesoc_timer_value[17]),
    .I1(n20983_5) 
);
defparam n20982_s2.INIT=4'h4;
  LUT4 n20983_s2 (
    .F(n20983_5),
    .I0(main_basesoc_timer_value[14]),
    .I1(main_basesoc_timer_value[15]),
    .I2(main_basesoc_timer_value[16]),
    .I3(n20986_5) 
);
defparam n20983_s2.INIT=16'h0100;
  LUT2 n20986_s2 (
    .F(n20986_5),
    .I0(main_basesoc_timer_value[13]),
    .I1(n20987_5) 
);
defparam n20986_s2.INIT=4'h4;
  LUT4 n20987_s2 (
    .F(n20987_5),
    .I0(main_basesoc_timer_value[10]),
    .I1(main_basesoc_timer_value[11]),
    .I2(main_basesoc_timer_value[12]),
    .I3(n20990_5) 
);
defparam n20987_s2.INIT=16'h0100;
  LUT3 n20988_s2 (
    .F(n20988_5),
    .I0(main_basesoc_timer_value[10]),
    .I1(main_basesoc_timer_value[11]),
    .I2(n20990_5) 
);
defparam n20988_s2.INIT=8'h10;
  LUT2 n20989_s2 (
    .F(n20989_5),
    .I0(main_basesoc_timer_value[10]),
    .I1(n20990_5) 
);
defparam n20989_s2.INIT=4'h4;
  LUT4 n20990_s2 (
    .F(n20990_5),
    .I0(main_basesoc_timer_value[7]),
    .I1(main_basesoc_timer_value[8]),
    .I2(main_basesoc_timer_value[9]),
    .I3(n20993_5) 
);
defparam n20990_s2.INIT=16'h0100;
  LUT3 n20991_s2 (
    .F(n20991_5),
    .I0(main_basesoc_timer_value[7]),
    .I1(main_basesoc_timer_value[8]),
    .I2(n20993_5) 
);
defparam n20991_s2.INIT=8'h10;
  LUT2 n20992_s2 (
    .F(n20992_5),
    .I0(main_basesoc_timer_value[7]),
    .I1(n20993_5) 
);
defparam n20992_s2.INIT=4'h4;
  LUT4 n20993_s2 (
    .F(n20993_5),
    .I0(main_basesoc_timer_value[4]),
    .I1(main_basesoc_timer_value[5]),
    .I2(main_basesoc_timer_value[6]),
    .I3(n20996_7) 
);
defparam n20993_s2.INIT=16'h0100;
  LUT3 n20994_s2 (
    .F(n20994_5),
    .I0(main_basesoc_timer_value[4]),
    .I1(main_basesoc_timer_value[5]),
    .I2(n20996_7) 
);
defparam n20994_s2.INIT=8'h10;
  LUT2 n20995_s2 (
    .F(n20995_5),
    .I0(main_basesoc_timer_value[4]),
    .I1(n20996_7) 
);
defparam n20995_s2.INIT=4'h4;
  LUT2 n20998_s2 (
    .F(n20998_5),
    .I0(main_basesoc_timer_value[0]),
    .I1(main_basesoc_timer_value[1]) 
);
defparam n20998_s2.INIT=4'h1;
  LUT4 n21882_s4 (
    .F(n21882_7),
    .I0(n21882_8),
    .I1(main_sdram_bankmachine3_pipe_valid_source_valid),
    .I2(main_sdram_bankmachine3_row_opened),
    .I3(n24398_5) 
);
defparam n21882_s4.INIT=16'h8000;
  LUT3 n21904_s4 (
    .F(n21904_7),
    .I0(n24421_4),
    .I1(main_sdram_choose_cmd_grant[1]),
    .I2(main_sdram_choose_cmd_grant[0]) 
);
defparam n21904_s4.INIT=8'h40;
  LUT2 n21904_s5 (
    .F(n21904_8),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_we),
    .I1(n21830_11) 
);
defparam n21904_s5.INIT=4'h4;
  LUT4 n21904_s6 (
    .F(n21904_9),
    .I0(builder_basesoc_roundrobin2_grant),
    .I1(builder_basesoc_bankmachine2_next_state_1_25),
    .I2(n21904_10),
    .I3(n21904_13) 
);
defparam n21904_s6.INIT=16'h00EF;
  LUT4 n21915_s2 (
    .F(n21915_5),
    .I0(builder_basesoc_bankmachine2_next_state_1_25),
    .I1(n21904_10),
    .I2(builder_basesoc_roundrobin2_grant),
    .I3(n21915_8) 
);
defparam n21915_s2.INIT=16'h00BF;
  LUT4 n34355_s2 (
    .F(n34355_5),
    .I0(n34355_6),
    .I1(main_sdram_bankmachine0_pipe_valid_source_valid),
    .I2(main_sdram_bankmachine0_row_opened),
    .I3(n24398_5) 
);
defparam n34355_s2.INIT=16'h8000;
  LUT4 n34365_s2 (
    .F(n34365_5),
    .I0(n34365_6),
    .I1(main_sdram_bankmachine2_pipe_valid_source_valid),
    .I2(main_sdram_bankmachine2_row_opened),
    .I3(n24398_5) 
);
defparam n34365_s2.INIT=16'h8000;
  LUT3 main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_s9 (
    .F(main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_15),
    .I0(main_basesoc_socbushandler_wishbone2axi0_cmd_done),
    .I1(builder_wishbone2axi0_state[0]),
    .I2(builder_wishbone2axi0_state[1]) 
);
defparam main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_s9.INIT=8'h10;
  LUT3 builder_axi2axilite0_next_state_1_s13 (
    .F(builder_axi2axilite0_next_state_1_19),
    .I0(builder_slave_sel_dec0[0]),
    .I1(builder_slave_sel_reg0[0]),
    .I2(builder_axirequestcounter0_empty) 
);
defparam builder_axi2axilite0_next_state_1_s13.INIT=8'h53;
  LUT3 builder_axi2axilite0_next_state_0_s8 (
    .F(builder_axi2axilite0_next_state_0_13),
    .I0(builder_slave_sel_dec1[0]),
    .I1(builder_slave_sel_reg1[0]),
    .I2(builder_axirequestcounter1_empty) 
);
defparam builder_axi2axilite0_next_state_0_s8.INIT=8'h53;
  LUT3 builder_axi2axilite1_next_state_0_s9 (
    .F(builder_axi2axilite1_next_state_0_14),
    .I0(builder_slave_sel_dec1[1]),
    .I1(builder_slave_sel_reg1[1]),
    .I2(builder_axirequestcounter1_empty) 
);
defparam builder_axi2axilite1_next_state_0_s9.INIT=8'h53;
  LUT3 builder_axi2axilite_next_state_0_s9 (
    .F(builder_axi2axilite_next_state_0_14),
    .I0(builder_slave_sel_dec1[2]),
    .I1(builder_slave_sel_reg1[2]),
    .I2(builder_axirequestcounter1_empty) 
);
defparam builder_axi2axilite_next_state_0_s9.INIT=8'h53;
  LUT3 main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_s10 (
    .F(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I0(builder_axi2axilite_state[0]),
    .I1(builder_axilite2wishbone_state[1]),
    .I2(builder_axi2axilite_state[1]) 
);
defparam main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_s10.INIT=8'hBD;
  LUT3 builder_axi2axilite2_next_state_0_s9 (
    .F(builder_axi2axilite2_next_state_0_14),
    .I0(builder_slave_sel_dec1[3]),
    .I1(builder_slave_sel_reg1[3]),
    .I2(builder_axirequestcounter1_empty) 
);
defparam builder_axi2axilite2_next_state_0_s9.INIT=8'h53;
  LUT4 builder_basesoc_bankmachine0_next_state_1_s18 (
    .F(builder_basesoc_bankmachine0_next_state_1_26),
    .I0(builder_basesoc_bankmachine0_state[1]),
    .I1(builder_basesoc_bankmachine0_next_state_0_22),
    .I2(main_sdram_bankmachine0_pipe_valid_source_valid),
    .I3(n8564_3) 
);
defparam builder_basesoc_bankmachine0_next_state_1_s18.INIT=16'h0EEE;
  LUT2 builder_basesoc_bankmachine0_next_state_0_s15 (
    .F(builder_basesoc_bankmachine0_next_state_0_22),
    .I0(builder_basesoc_bankmachine0_next_state_1_29),
    .I1(builder_basesoc_bankmachine0_next_state_0_24) 
);
defparam builder_basesoc_bankmachine0_next_state_0_s15.INIT=4'h4;
  LUT3 builder_basesoc_bankmachine0_next_state_0_s16 (
    .F(builder_basesoc_bankmachine0_next_state_0_23),
    .I0(n8564_3),
    .I1(main_sdram_bankmachine0_row_opened),
    .I2(main_sdram_bankmachine0_pipe_valid_source_valid) 
);
defparam builder_basesoc_bankmachine0_next_state_0_s16.INIT=8'hB0;
  LUT4 builder_basesoc_bankmachine1_next_state_2_s12 (
    .F(builder_basesoc_bankmachine1_next_state_2_17),
    .I0(n8978_3),
    .I1(builder_basesoc_bankmachine1_next_state_0_22),
    .I2(main_sdram_bankmachine1_row_opened),
    .I3(main_sdram_bankmachine1_pipe_valid_source_valid) 
);
defparam builder_basesoc_bankmachine1_next_state_2_s12.INIT=16'hEF00;
  LUT4 builder_basesoc_bankmachine1_next_state_1_s18 (
    .F(builder_basesoc_bankmachine1_next_state_1_26),
    .I0(builder_basesoc_bankmachine1_next_state_0_22),
    .I1(builder_basesoc_bankmachine1_state[1]),
    .I2(n8978_3),
    .I3(main_sdram_bankmachine1_pipe_valid_source_valid) 
);
defparam builder_basesoc_bankmachine1_next_state_1_s18.INIT=16'h0ECC;
  LUT2 builder_basesoc_bankmachine1_next_state_0_s15 (
    .F(builder_basesoc_bankmachine1_next_state_0_22),
    .I0(builder_basesoc_bankmachine1_next_state_1_25),
    .I1(builder_basesoc_bankmachine1_next_state_0_23) 
);
defparam builder_basesoc_bankmachine1_next_state_0_s15.INIT=4'h4;
  LUT4 builder_basesoc_bankmachine2_next_state_1_s18 (
    .F(builder_basesoc_bankmachine2_next_state_1_26),
    .I0(builder_basesoc_bankmachine2_state[1]),
    .I1(builder_basesoc_bankmachine2_next_state_0_23),
    .I2(main_sdram_bankmachine2_pipe_valid_source_valid),
    .I3(n9392_3) 
);
defparam builder_basesoc_bankmachine2_next_state_1_s18.INIT=16'h0EEE;
  LUT3 builder_basesoc_bankmachine2_next_state_0_s15 (
    .F(builder_basesoc_bankmachine2_next_state_0_22),
    .I0(n9392_3),
    .I1(main_sdram_bankmachine2_row_opened),
    .I2(main_sdram_bankmachine2_pipe_valid_source_valid) 
);
defparam builder_basesoc_bankmachine2_next_state_0_s15.INIT=8'hB0;
  LUT2 builder_basesoc_bankmachine2_next_state_0_s16 (
    .F(builder_basesoc_bankmachine2_next_state_0_23),
    .I0(builder_basesoc_bankmachine2_next_state_1_25),
    .I1(builder_basesoc_bankmachine2_next_state_0_24) 
);
defparam builder_basesoc_bankmachine2_next_state_0_s16.INIT=4'h4;
  LUT4 builder_basesoc_bankmachine3_next_state_1_s17 (
    .F(builder_basesoc_bankmachine3_next_state_1_25),
    .I0(builder_basesoc_bankmachine3_state[1]),
    .I1(builder_basesoc_bankmachine3_next_state_0_23),
    .I2(main_sdram_bankmachine3_pipe_valid_source_valid),
    .I3(n9806_3) 
);
defparam builder_basesoc_bankmachine3_next_state_1_s17.INIT=16'h0EEE;
  LUT3 builder_basesoc_bankmachine3_next_state_0_s15 (
    .F(builder_basesoc_bankmachine3_next_state_0_22),
    .I0(n9806_3),
    .I1(main_sdram_bankmachine3_row_opened),
    .I2(main_sdram_bankmachine3_pipe_valid_source_valid) 
);
defparam builder_basesoc_bankmachine3_next_state_0_s15.INIT=8'hB0;
  LUT2 builder_basesoc_bankmachine3_next_state_0_s16 (
    .F(builder_basesoc_bankmachine3_next_state_0_23),
    .I0(n21904_4),
    .I1(builder_basesoc_bankmachine3_next_state_0_24) 
);
defparam builder_basesoc_bankmachine3_next_state_0_s16.INIT=4'h4;
  LUT4 builder_basesoc_fullmemorywe_next_state_0_s7 (
    .F(builder_basesoc_fullmemorywe_next_state_0_11),
    .I0(builder_axi2axilite_state[0]),
    .I1(n25572_6),
    .I2(builder_axi2axilite_next_state_1_17),
    .I3(builder_axi2axilite_state[1]) 
);
defparam builder_basesoc_fullmemorywe_next_state_0_s7.INIT=16'h0100;
  LUT3 builder_sync_rhs_self1_10_s7 (
    .F(builder_sync_rhs_self1_10_12),
    .I0(builder_basesoc_bankmachine3_next_state_0_24),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[18]),
    .I2(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_10_s7.INIT=8'h35;
  LUT3 builder_sync_rhs_self1_10_s8 (
    .F(builder_sync_rhs_self1_10_13),
    .I0(builder_basesoc_bankmachine2_next_state_0_24),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[18]),
    .I2(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_10_s8.INIT=8'h35;
  LUT4 builder_sync_rhs_self1_10_s9 (
    .F(builder_sync_rhs_self1_10_14),
    .I0(builder_sync_rhs_self1_10_15),
    .I1(builder_sync_rhs_self1_10_16),
    .I2(main_sdram_choose_req_grant[1]),
    .I3(main_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_self1_10_s9.INIT=16'hFA0C;
  LUT4 n25572_s3 (
    .F(n25572_6),
    .I0(main_basesoc_socbushandler_wishbone2axi1_data_done),
    .I1(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I2(main_basesoc_socbushandler_wishbone2axi0_data_done),
    .I3(main_basesoc_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value1_15) 
);
defparam n25572_s3.INIT=16'hB0BB;
  LUT4 builder_wr_timer_count_19_s5 (
    .F(builder_wr_timer_count_19_9),
    .I0(builder_wr_timer_count[8]),
    .I1(builder_wr_timer_count[11]),
    .I2(builder_wr_timer_count[13]),
    .I3(builder_wr_timer_count[14]) 
);
defparam builder_wr_timer_count_19_s5.INIT=16'h0001;
  LUT4 builder_wr_timer_count_19_s6 (
    .F(builder_wr_timer_count_19_10),
    .I0(builder_wr_timer_count[4]),
    .I1(builder_wr_timer_count[5]),
    .I2(builder_wr_timer_count[6]),
    .I3(builder_wr_timer_count[7]) 
);
defparam builder_wr_timer_count_19_s6.INIT=16'h0001;
  LUT4 builder_wr_timer_count_19_s7 (
    .F(builder_wr_timer_count_19_11),
    .I0(builder_wr_timer_count[16]),
    .I1(builder_wr_timer_count[17]),
    .I2(builder_wr_timer_count[18]),
    .I3(builder_wr_timer_count[19]) 
);
defparam builder_wr_timer_count_19_s7.INIT=16'h0001;
  LUT4 builder_wr_timer_count_19_s8 (
    .F(builder_wr_timer_count_19_12),
    .I0(builder_wr_timer_count[0]),
    .I1(builder_wr_timer_count[1]),
    .I2(builder_wr_timer_count[2]),
    .I3(builder_wr_timer_count[3]) 
);
defparam builder_wr_timer_count_19_s8.INIT=16'h0001;
  LUT4 builder_rd_timer_count_19_s5 (
    .F(builder_rd_timer_count_19_9),
    .I0(builder_rd_timer_count[8]),
    .I1(builder_rd_timer_count[11]),
    .I2(builder_rd_timer_count[13]),
    .I3(builder_rd_timer_count[14]) 
);
defparam builder_rd_timer_count_19_s5.INIT=16'h0001;
  LUT4 builder_rd_timer_count_19_s6 (
    .F(builder_rd_timer_count_19_10),
    .I0(builder_rd_timer_count[4]),
    .I1(builder_rd_timer_count[5]),
    .I2(builder_rd_timer_count[6]),
    .I3(builder_rd_timer_count[7]) 
);
defparam builder_rd_timer_count_19_s6.INIT=16'h0001;
  LUT4 builder_rd_timer_count_19_s7 (
    .F(builder_rd_timer_count_19_11),
    .I0(builder_rd_timer_count[16]),
    .I1(builder_rd_timer_count[17]),
    .I2(builder_rd_timer_count[18]),
    .I3(builder_rd_timer_count[19]) 
);
defparam builder_rd_timer_count_19_s7.INIT=16'h0001;
  LUT4 builder_rd_timer_count_19_s8 (
    .F(builder_rd_timer_count_19_12),
    .I0(builder_rd_timer_count[0]),
    .I1(builder_rd_timer_count[1]),
    .I2(builder_rd_timer_count[2]),
    .I3(builder_rd_timer_count[3]) 
);
defparam builder_rd_timer_count_19_s8.INIT=16'h0001;
  LUT3 n24429_s3 (
    .F(n24429_6),
    .I0(main_sdram_timer_count1[2]),
    .I1(main_sdram_timer_count1[3]),
    .I2(main_sdram_timer_count1[4]) 
);
defparam n24429_s3.INIT=8'h01;
  LUT4 n24429_s4 (
    .F(n24429_7),
    .I0(main_sdram_timer_count1[5]),
    .I1(main_sdram_timer_count1[6]),
    .I2(main_sdram_timer_count1[7]),
    .I3(main_sdram_timer_count1[8]) 
);
defparam n24429_s4.INIT=16'h0001;
  LUT4 n22861_s3 (
    .F(n22861_6),
    .I0(builder_basesoc_adr[3]),
    .I1(builder_basesoc_adr[5]),
    .I2(builder_basesoc_adr[4]),
    .I3(builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_6) 
);
defparam n22861_s3.INIT=16'h0100;
  LUT4 n22861_s4 (
    .F(n22861_7),
    .I0(builder_basesoc_adr[1]),
    .I1(builder_basesoc_adr[2]),
    .I2(builder_basesoc_adr[0]),
    .I3(n22956_16) 
);
defparam n22861_s4.INIT=16'h1000;
  LUT2 n23128_s4 (
    .F(n23128_7),
    .I0(builder_basesoc_adr[2]),
    .I1(n22861_6) 
);
defparam n23128_s4.INIT=4'h8;
  LUT4 builder_rr_write_grant_s7 (
    .F(builder_rr_write_grant_11),
    .I0(builder_axi2axilite1_state[1]),
    .I1(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_16),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_rr_write_grant_16) 
);
defparam builder_rr_write_grant_s7.INIT=16'hDF00;
  LUT2 builder_rr_write_grant_s8 (
    .F(builder_rr_write_grant_12),
    .I0(builder_wr_lock_counter[6]),
    .I1(builder_wr_lock_counter[7]) 
);
defparam builder_rr_write_grant_s8.INIT=4'h1;
  LUT4 builder_rr_write_grant_s9 (
    .F(builder_rr_write_grant_13),
    .I0(builder_wr_lock_counter[0]),
    .I1(builder_wr_lock_counter[1]),
    .I2(builder_wr_lock_counter[2]),
    .I3(builder_wr_lock_counter[3]) 
);
defparam builder_rr_write_grant_s9.INIT=16'h0001;
  LUT4 builder_rr_write_grant_s10 (
    .F(builder_rr_write_grant_14),
    .I0(main_basesoc_socbushandler_wishbone2axi1_data_done),
    .I1(main_basesoc_socbushandler_wishbone2axi1_cmd_done),
    .I2(builder_wishbone2axi1_state[1]),
    .I3(builder_wishbone2axi1_state[0]) 
);
defparam builder_rr_write_grant_s10.INIT=16'h0700;
  LUT4 builder_rr_write_grant_s11 (
    .F(builder_rr_write_grant_15),
    .I0(main_basesoc_socbushandler_wishbone2axi0_data_done),
    .I1(main_basesoc_socbushandler_wishbone2axi0_cmd_done),
    .I2(builder_wishbone2axi0_state[1]),
    .I3(builder_wishbone2axi0_state[0]) 
);
defparam builder_rr_write_grant_s11.INIT=16'h0700;
  LUT4 builder_rr_read_grant_s6 (
    .F(builder_rr_read_grant_10),
    .I0(builder_rr_read_grant_13),
    .I1(builder_rr_read_grant_19),
    .I2(builder_rr_read_grant_17),
    .I3(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18) 
);
defparam builder_rr_read_grant_s6.INIT=16'h0001;
  LUT2 builder_rr_read_grant_s7 (
    .F(builder_rr_read_grant_11),
    .I0(builder_rd_lock_counter[6]),
    .I1(builder_rd_lock_counter[7]) 
);
defparam builder_rr_read_grant_s7.INIT=4'h1;
  LUT4 builder_rr_read_grant_s8 (
    .F(builder_rr_read_grant_12),
    .I0(builder_rd_lock_counter[0]),
    .I1(builder_rd_lock_counter[1]),
    .I2(builder_rd_lock_counter[2]),
    .I3(builder_rd_lock_counter[3]) 
);
defparam builder_rr_read_grant_s8.INIT=16'h0001;
  LUT3 builder_rd_lock_counter_7_s6 (
    .F(builder_rd_lock_counter_7_10),
    .I0(builder_rd_lock_counter_7_15),
    .I1(builder_fsm1_state),
    .I2(builder_rd_lock_counter_7_13) 
);
defparam builder_rd_lock_counter_7_s6.INIT=8'h01;
  LUT4 builder_rd_lock_counter_7_s7 (
    .F(builder_rd_lock_counter_7_11),
    .I0(builder_basesoc_socbushandler_cmd_done),
    .I1(builder_basesoc_axilite2csr_next_state_1_18),
    .I2(main_bridge_axi2axi_lite_cmd_done),
    .I3(builder_axilite2wishbone_next_state_1_17) 
);
defparam builder_rd_lock_counter_7_s7.INIT=16'h0777;
  LUT4 builder_basesoc_roundrobin0_grant_s7 (
    .F(builder_basesoc_roundrobin0_grant_11),
    .I0(builder_basesoc_roundrobin3_grant_9),
    .I1(builder_basesoc_roundrobin3_grant),
    .I2(builder_basesoc_roundrobin2_grant),
    .I3(builder_basesoc_roundrobin2_grant_7) 
);
defparam builder_basesoc_roundrobin0_grant_s7.INIT=16'hEEE0;
  LUT3 builder_basesoc_fsm_state_1_s5 (
    .F(builder_basesoc_fsm_state_1_10),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[1]),
    .I2(n21956_5) 
);
defparam builder_basesoc_fsm_state_1_s5.INIT=8'h80;
  LUT3 builder_axilite2wishbone_next_state_2_s13 (
    .F(builder_axilite2wishbone_next_state_2_17),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_5),
    .I1(main_bridge_axi2axi_lite_pipe_valid_source_valid),
    .I2(main_bridge_axi2axi_lite_cmd_done) 
);
defparam builder_axilite2wishbone_next_state_2_s13.INIT=8'h0D;
  LUT3 builder_axilite2wishbone_next_state_1_s16 (
    .F(builder_axilite2wishbone_next_state_1_20),
    .I0(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_14),
    .I1(builder_axilite2wishbone_state[0]),
    .I2(builder_axilite2wishbone_state[1]) 
);
defparam builder_axilite2wishbone_next_state_1_s16.INIT=8'hB4;
  LUT4 builder_axilite2wishbone_next_state_1_s17 (
    .F(builder_axilite2wishbone_next_state_1_21),
    .I0(builder_axi2axilite_state[0]),
    .I1(builder_axi2axilite_state[1]),
    .I2(builder_axilite2wishbone_next_state_2_17),
    .I3(builder_axilite2wishbone_state[1]) 
);
defparam builder_axilite2wishbone_next_state_1_s17.INIT=16'h20BF;
  LUT2 builder_basesoc_axilitesram0_next_state_1_s15 (
    .F(builder_basesoc_axilitesram0_next_state_1_19),
    .I0(builder_axi2axilite0_state[1]),
    .I1(builder_axi2axilite0_state[0]) 
);
defparam builder_basesoc_axilitesram0_next_state_1_s15.INIT=4'h4;
  LUT4 builder_basesoc_axilitesram1_next_state_1_s13 (
    .F(builder_basesoc_axilitesram1_next_state_1_17),
    .I0(builder_axi2axilite1_state[1]),
    .I1(n6778_4),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_next_state_0_14) 
);
defparam builder_basesoc_axilitesram1_next_state_1_s13.INIT=16'h0010;
  LUT4 builder_basesoc_multiplexer_next_state_2_s14 (
    .F(builder_basesoc_multiplexer_next_state_2_18),
    .I0(n21904_10),
    .I1(builder_basesoc_multiplexer_next_state_2_24),
    .I2(n21904_8),
    .I3(n21904_5) 
);
defparam builder_basesoc_multiplexer_next_state_2_s14.INIT=16'h0001;
  LUT4 builder_basesoc_multiplexer_next_state_2_s15 (
    .F(builder_basesoc_multiplexer_next_state_2_19),
    .I0(n34365_5),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_we),
    .I2(builder_basesoc_multiplexer_next_state_2_25),
    .I3(builder_basesoc_multiplexer_next_state_2_26) 
);
defparam builder_basesoc_multiplexer_next_state_2_s15.INIT=16'h0700;
  LUT4 builder_basesoc_multiplexer_next_state_2_s16 (
    .F(builder_basesoc_multiplexer_next_state_2_20),
    .I0(main_sdram_bankmachine0_twtpcon_ready),
    .I1(main_sdram_bankmachine1_twtpcon_ready),
    .I2(main_sdram_bankmachine2_twtpcon_ready),
    .I3(main_sdram_bankmachine3_twtpcon_ready) 
);
defparam builder_basesoc_multiplexer_next_state_2_s16.INIT=16'h8000;
  LUT4 builder_basesoc_multiplexer_next_state_2_s17 (
    .F(builder_basesoc_multiplexer_next_state_2_21),
    .I0(builder_basesoc_bankmachine0_state[2]),
    .I1(builder_basesoc_bankmachine1_state[2]),
    .I2(builder_basesoc_bankmachine2_state[2]),
    .I3(builder_basesoc_bankmachine3_state[2]) 
);
defparam builder_basesoc_multiplexer_next_state_2_s17.INIT=16'h8000;
  LUT4 builder_basesoc_multiplexer_next_state_2_s18 (
    .F(builder_basesoc_multiplexer_next_state_2_22),
    .I0(builder_basesoc_bankmachine2_state[0]),
    .I1(builder_basesoc_bankmachine2_state[1]),
    .I2(builder_basesoc_bankmachine3_state[0]),
    .I3(builder_basesoc_bankmachine3_state[1]) 
);
defparam builder_basesoc_multiplexer_next_state_2_s18.INIT=16'h0001;
  LUT4 builder_basesoc_multiplexer_next_state_2_s19 (
    .F(builder_basesoc_multiplexer_next_state_2_23),
    .I0(builder_basesoc_bankmachine0_state[0]),
    .I1(builder_basesoc_bankmachine0_state[1]),
    .I2(builder_basesoc_bankmachine1_state[0]),
    .I3(builder_basesoc_bankmachine1_state[1]) 
);
defparam builder_basesoc_multiplexer_next_state_2_s19.INIT=16'h0001;
  LUT3 builder_basesoc_multiplexer_next_state_1_s16 (
    .F(builder_basesoc_multiplexer_next_state_1_20),
    .I0(main_sdram_time1_3_10),
    .I1(main_sdram_time1[3]),
    .I2(builder_basesoc_multiplexer_next_state_2_19) 
);
defparam builder_basesoc_multiplexer_next_state_1_s16.INIT=8'h0D;
  LUT3 builder_basesoc_axilite2csr_next_state_1_s13 (
    .F(builder_basesoc_axilite2csr_next_state_1_17),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(builder_basesoc_socbushandler_pipe_valid_source_valid),
    .I2(builder_basesoc_socbushandler_cmd_done) 
);
defparam builder_basesoc_axilite2csr_next_state_1_s13.INIT=8'h0D;
  LUT3 builder_basesoc_axilite2csr_next_state_1_s14 (
    .F(builder_basesoc_axilite2csr_next_state_1_18),
    .I0(builder_axi2axilite2_state[1]),
    .I1(builder_axi2axilite2_state[0]),
    .I2(builder_axi2axilite2_next_state_0_14) 
);
defparam builder_basesoc_axilite2csr_next_state_1_s14.INIT=8'h04;
  LUT2 builder_basesoc_axilite2csr_next_state_1_s15 (
    .F(builder_basesoc_axilite2csr_next_state_1_19),
    .I0(builder_basesoc_axilite2csr_state[2]),
    .I1(builder_basesoc_axilite2csr_state[1]) 
);
defparam builder_basesoc_axilite2csr_next_state_1_s15.INIT=4'h4;
  LUT3 n22950_s9 (
    .F(n22950_13),
    .I0(builder_basesoc_adr[1]),
    .I1(builder_basesoc_adr[2]),
    .I2(builder_csr_bankarray_csrbank11_vscan0_re_12) 
);
defparam n22950_s9.INIT=8'h40;
  LUT4 n22950_s10 (
    .F(n22950_14),
    .I0(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_7),
    .I1(main_sdram_phaseinjector1_wrdata_storage[15]),
    .I2(main_sdram_phaseinjector0_wrdata_storage[15]),
    .I3(n22956_13) 
);
defparam n22950_s10.INIT=16'h0777;
  LUT4 n22952_s8 (
    .F(n22952_12),
    .I0(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_7),
    .I1(main_sdram_phaseinjector1_wrdata_storage[14]),
    .I2(main_sdram_phaseinjector0_wrdata_storage[14]),
    .I3(n22956_13) 
);
defparam n22952_s8.INIT=16'h0777;
  LUT4 n22954_s8 (
    .F(n22954_12),
    .I0(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_7),
    .I1(main_sdram_phaseinjector1_wrdata_storage[13]),
    .I2(main_sdram_phaseinjector0_wrdata_storage[13]),
    .I3(n22956_13) 
);
defparam n22954_s8.INIT=16'h0777;
  LUT2 n22956_s12 (
    .F(n22956_16),
    .I0(builder_basesoc_port_adr_reg_axilite2csr_next_value0_8_6),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_7_6) 
);
defparam n22956_s12.INIT=4'h8;
  LUT4 n22956_s13 (
    .F(n22956_17),
    .I0(main_sdram_phaseinjector0_address_storage[12]),
    .I1(n22960_13),
    .I2(main_sdram_phaseinjector0_rddata_status[12]),
    .I3(n22950_16) 
);
defparam n22956_s13.INIT=16'h0777;
  LUT4 n22958_s11 (
    .F(n22958_15),
    .I0(n22950_16),
    .I1(main_sdram_phaseinjector0_rddata_status[11]),
    .I2(main_sdram_phaseinjector1_address_storage[11]),
    .I3(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re_6) 
);
defparam n22958_s11.INIT=16'h0777;
  LUT4 n22960_s12 (
    .F(n22960_16),
    .I0(builder_basesoc_adr[2]),
    .I1(builder_basesoc_adr[1]),
    .I2(builder_basesoc_adr[0]),
    .I3(n22956_16) 
);
defparam n22960_s12.INIT=16'h4000;
  LUT4 n22960_s13 (
    .F(n22960_17),
    .I0(n22950_16),
    .I1(main_sdram_phaseinjector0_rddata_status[10]),
    .I2(main_sdram_phaseinjector1_wrdata_storage[10]),
    .I3(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_7) 
);
defparam n22960_s13.INIT=16'h0777;
  LUT4 n22962_s11 (
    .F(n22962_15),
    .I0(main_sdram_phaseinjector0_address_storage[9]),
    .I1(n22960_13),
    .I2(main_sdram_phaseinjector1_wrdata_storage[9]),
    .I3(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_7) 
);
defparam n22962_s11.INIT=16'h0777;
  LUT4 n22964_s11 (
    .F(n22964_15),
    .I0(main_sdram_phaseinjector0_address_storage[8]),
    .I1(n22960_13),
    .I2(main_sdram_phaseinjector1_wrdata_storage[8]),
    .I3(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_7) 
);
defparam n22964_s11.INIT=16'h0777;
  LUT4 n22974_s14 (
    .F(n22974_18),
    .I0(main_sdram_phaseinjector0_address_storage[3]),
    .I1(n22960_13),
    .I2(main_sdram_phaseinjector0_wrdata_storage[3]),
    .I3(n22956_13) 
);
defparam n22974_s14.INIT=16'h0777;
  LUT4 n22974_s15 (
    .F(n22974_19),
    .I0(main_sdram_phaseinjector1_address_storage[3]),
    .I1(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re_6),
    .I2(main_sdram_phaseinjector1_wrdata_storage[3]),
    .I3(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_7) 
);
defparam n22974_s15.INIT=16'h0777;
  LUT4 n22974_s16 (
    .F(n22974_20),
    .I0(n22950_16),
    .I1(main_sdram_phaseinjector0_rddata_status[3]),
    .I2(main_sdram_phaseinjector1_command_storage[3]),
    .I3(builder_csr_bankarray_csrbank11_vsync_end0_re_6) 
);
defparam n22974_s16.INIT=16'h0777;
  LUT4 n22976_s14 (
    .F(n22976_18),
    .I0(main_sdram_phaseinjector1_command_storage[2]),
    .I1(builder_csr_bankarray_csrbank11_vsync_end0_re_6),
    .I2(main_sdram_phaseinjector0_wrdata_storage[2]),
    .I3(n22956_13) 
);
defparam n22976_s14.INIT=16'h0777;
  LUT4 n22976_s15 (
    .F(n22976_19),
    .I0(n22950_16),
    .I1(main_sdram_phaseinjector0_rddata_status[2]),
    .I2(main_sdram_phaseinjector1_address_storage[2]),
    .I3(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re_6) 
);
defparam n22976_s15.INIT=16'h0777;
  LUT4 n22976_s16 (
    .F(n22976_20),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(main_sdram_storage[2]),
    .I2(main_sdram_phaseinjector1_rddata_status[2]),
    .I3(n22950_13) 
);
defparam n22976_s16.INIT=16'h0777;
  LUT3 n22978_s16 (
    .F(n22978_20),
    .I0(n22950_13),
    .I1(main_sdram_phaseinjector1_rddata_status[1]),
    .I2(n22978_23) 
);
defparam n22978_s16.INIT=8'h70;
  LUT4 n22978_s17 (
    .F(n22978_21),
    .I0(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re_6),
    .I1(main_sdram_phaseinjector1_address_storage[1]),
    .I2(main_sdram_phaseinjector1_baddress_storage[1]),
    .I3(builder_csr_bankarray_csrbank6_dfii_pi1_baddress0_re_6) 
);
defparam n22978_s17.INIT=16'h0777;
  LUT3 n22978_s18 (
    .F(n22978_22),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(main_sdram_storage[1]),
    .I2(n22978_24) 
);
defparam n22978_s18.INIT=8'h70;
  LUT4 n22980_s17 (
    .F(n22980_21),
    .I0(main_sdram_phaseinjector1_baddress_storage[0]),
    .I1(builder_csr_bankarray_csrbank6_dfii_pi1_baddress0_re_6),
    .I2(main_sdram_phaseinjector1_rddata_status[0]),
    .I3(n22950_13) 
);
defparam n22980_s17.INIT=16'h0777;
  LUT4 n22980_s18 (
    .F(n22980_22),
    .I0(n22960_13),
    .I1(main_sdram_phaseinjector0_address_storage[0]),
    .I2(main_sdram_phaseinjector0_baddress_storage[0]),
    .I3(n23286_19) 
);
defparam n22980_s18.INIT=16'h0777;
  LUT3 n22980_s19 (
    .F(n22980_23),
    .I0(n22956_13),
    .I1(main_sdram_phaseinjector0_wrdata_storage[0]),
    .I2(n22980_24) 
);
defparam n22980_s19.INIT=8'h70;
  LUT4 n23127_s12 (
    .F(n23127_16),
    .I0(control_re),
    .I1(control_storage[0]),
    .I2(n34239_5),
    .I3(n22861_5) 
);
defparam n23127_s12.INIT=16'h7000;
  LUT4 n23127_s13 (
    .F(n23127_17),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(control_storage[0]),
    .I2(cs_storage[0]),
    .I3(n23286_19) 
);
defparam n23127_s13.INIT=16'h0777;
  LUT4 n23286_s13 (
    .F(n23286_17),
    .I0(n22960_13),
    .I1(main_basesoc_timer_update_value_storage),
    .I2(main_basesoc_timer_enable_storage),
    .I3(builder_csr_bankarray_csrbank11_vsync_end0_re_6) 
);
defparam n23286_s13.INIT=16'h0777;
  LUT4 n23286_s14 (
    .F(n23286_18),
    .I0(n22787_10),
    .I1(main_basesoc_timer_en_storage),
    .I2(main_basesoc_timer_reload_storage[0]),
    .I3(n22861_5) 
);
defparam n23286_s14.INIT=16'h0777;
  LUT3 n23286_s15 (
    .F(n23286_19),
    .I0(builder_basesoc_adr[1]),
    .I1(builder_basesoc_adr[2]),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_12) 
);
defparam n23286_s15.INIT=8'h40;
  LUT3 n23416_s16 (
    .F(n23416_20),
    .I0(n22787_10),
    .I1(main_basesoc_uart_rx_fifo_readable),
    .I2(n23416_21) 
);
defparam n23416_s16.INIT=8'hD0;
  LUT4 n23505_s12 (
    .F(n23505_16),
    .I0(main_vfb_litedramdmareader_length_storage[0]),
    .I1(n22861_5),
    .I2(main_vfb_litedramdmareader_enable_storage),
    .I3(n22787_10) 
);
defparam n23505_s12.INIT=16'h0777;
  LUT4 n23649_s14 (
    .F(n23649_18),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(main_vtg_enable_storage),
    .I2(main_vtg_vsync_start_storage[0]),
    .I3(n22950_16) 
);
defparam n23649_s14.INIT=16'h0777;
  LUT3 builder_basesoc_axilitesram1_next_state_2_s13 (
    .F(builder_basesoc_axilitesram1_next_state_2_17),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_socbushandler_cmd_done_axi2axilite1_next_value0_14) 
);
defparam builder_basesoc_axilitesram1_next_state_2_s13.INIT=8'h06;
  LUT3 builder_basesoc_axilite2csr_next_state_2_s15 (
    .F(builder_basesoc_axilite2csr_next_state_2_19),
    .I0(builder_slave_sel_dec0[3]),
    .I1(builder_slave_sel_reg0[3]),
    .I2(builder_axirequestcounter0_empty) 
);
defparam builder_basesoc_axilite2csr_next_state_2_s15.INIT=8'h53;
  LUT2 builder_sync_rhs_self1_0_s8 (
    .F(builder_sync_rhs_self1_0_13),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[8]),
    .I1(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_0_s8.INIT=4'h8;
  LUT2 builder_sync_rhs_self1_0_s9 (
    .F(builder_sync_rhs_self1_0_14),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_addr[8]),
    .I1(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_0_s9.INIT=4'h8;
  LUT3 builder_sync_rhs_self1_1_s7 (
    .F(builder_sync_rhs_self1_1_12),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[9]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[0]),
    .I2(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_1_s7.INIT=8'h53;
  LUT3 builder_sync_rhs_self1_1_s8 (
    .F(builder_sync_rhs_self1_1_13),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[9]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[0]),
    .I2(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_1_s8.INIT=8'h53;
  LUT4 builder_sync_rhs_self1_1_s9 (
    .F(builder_sync_rhs_self1_1_14),
    .I0(builder_sync_rhs_self1_1_15),
    .I1(builder_sync_rhs_self1_1_16),
    .I2(main_sdram_choose_req_grant[0]),
    .I3(main_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_self1_1_s9.INIT=16'h0CFA;
  LUT3 builder_sync_rhs_self1_2_s7 (
    .F(builder_sync_rhs_self1_2_12),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[10]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[1]),
    .I2(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_2_s7.INIT=8'h53;
  LUT3 builder_sync_rhs_self1_2_s8 (
    .F(builder_sync_rhs_self1_2_13),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[10]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[1]),
    .I2(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_2_s8.INIT=8'h53;
  LUT4 builder_sync_rhs_self1_2_s9 (
    .F(builder_sync_rhs_self1_2_14),
    .I0(builder_sync_rhs_self1_2_15),
    .I1(builder_sync_rhs_self1_2_16),
    .I2(main_sdram_choose_req_grant[1]),
    .I3(main_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_self1_2_s9.INIT=16'h0CFA;
  LUT3 builder_sync_rhs_self1_3_s7 (
    .F(builder_sync_rhs_self1_3_12),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[11]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[2]),
    .I2(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_3_s7.INIT=8'h53;
  LUT3 builder_sync_rhs_self1_3_s8 (
    .F(builder_sync_rhs_self1_3_13),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[11]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[2]),
    .I2(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_3_s8.INIT=8'h53;
  LUT4 builder_sync_rhs_self1_3_s9 (
    .F(builder_sync_rhs_self1_3_14),
    .I0(builder_sync_rhs_self1_3_15),
    .I1(builder_sync_rhs_self1_3_16),
    .I2(main_sdram_choose_req_grant[0]),
    .I3(main_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_self1_3_s9.INIT=16'h0CFA;
  LUT3 builder_sync_rhs_self1_4_s7 (
    .F(builder_sync_rhs_self1_4_12),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[12]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[3]),
    .I2(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_4_s7.INIT=8'h53;
  LUT3 builder_sync_rhs_self1_4_s8 (
    .F(builder_sync_rhs_self1_4_13),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[12]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[3]),
    .I2(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_4_s8.INIT=8'h53;
  LUT4 builder_sync_rhs_self1_4_s9 (
    .F(builder_sync_rhs_self1_4_14),
    .I0(builder_sync_rhs_self1_4_15),
    .I1(builder_sync_rhs_self1_4_16),
    .I2(main_sdram_choose_req_grant[1]),
    .I3(main_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_self1_4_s9.INIT=16'h03F5;
  LUT3 builder_sync_rhs_self1_5_s7 (
    .F(builder_sync_rhs_self1_5_12),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[13]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[4]),
    .I2(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_5_s7.INIT=8'h53;
  LUT3 builder_sync_rhs_self1_5_s8 (
    .F(builder_sync_rhs_self1_5_13),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[13]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[4]),
    .I2(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_5_s8.INIT=8'h53;
  LUT4 builder_sync_rhs_self1_5_s9 (
    .F(builder_sync_rhs_self1_5_14),
    .I0(builder_sync_rhs_self1_5_15),
    .I1(builder_sync_rhs_self1_5_16),
    .I2(main_sdram_choose_req_grant[0]),
    .I3(main_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_self1_5_s9.INIT=16'h0CFA;
  LUT3 builder_sync_rhs_self1_6_s7 (
    .F(builder_sync_rhs_self1_6_12),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[14]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[5]),
    .I2(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_6_s7.INIT=8'h53;
  LUT3 builder_sync_rhs_self1_6_s8 (
    .F(builder_sync_rhs_self1_6_13),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[14]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[5]),
    .I2(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_6_s8.INIT=8'h53;
  LUT4 builder_sync_rhs_self1_6_s9 (
    .F(builder_sync_rhs_self1_6_14),
    .I0(builder_sync_rhs_self1_6_15),
    .I1(builder_sync_rhs_self1_6_16),
    .I2(main_sdram_choose_req_grant[1]),
    .I3(main_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_self1_6_s9.INIT=16'h03F5;
  LUT3 builder_sync_rhs_self1_7_s7 (
    .F(builder_sync_rhs_self1_7_12),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[15]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[6]),
    .I2(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_7_s7.INIT=8'h53;
  LUT3 builder_sync_rhs_self1_7_s8 (
    .F(builder_sync_rhs_self1_7_13),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[15]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[6]),
    .I2(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_7_s8.INIT=8'h53;
  LUT4 builder_sync_rhs_self1_7_s9 (
    .F(builder_sync_rhs_self1_7_14),
    .I0(builder_sync_rhs_self1_7_15),
    .I1(builder_sync_rhs_self1_7_16),
    .I2(main_sdram_choose_req_grant[0]),
    .I3(main_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_self1_7_s9.INIT=16'h0CFA;
  LUT3 builder_sync_rhs_self1_8_s7 (
    .F(builder_sync_rhs_self1_8_12),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[16]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[7]),
    .I2(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_8_s7.INIT=8'h53;
  LUT3 builder_sync_rhs_self1_8_s8 (
    .F(builder_sync_rhs_self1_8_13),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[16]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[7]),
    .I2(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_8_s8.INIT=8'h53;
  LUT4 builder_sync_rhs_self1_8_s9 (
    .F(builder_sync_rhs_self1_8_14),
    .I0(builder_sync_rhs_self1_8_15),
    .I1(builder_sync_rhs_self1_8_16),
    .I2(main_sdram_choose_req_grant[1]),
    .I3(main_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_self1_8_s9.INIT=16'h0CFA;
  LUT2 builder_sync_rhs_self1_9_s8 (
    .F(builder_sync_rhs_self1_9_13),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[17]),
    .I1(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_9_s8.INIT=4'h8;
  LUT2 builder_sync_rhs_self1_9_s9 (
    .F(builder_sync_rhs_self1_9_14),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_addr[17]),
    .I1(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_9_s9.INIT=4'h8;
  LUT2 builder_sync_rhs_self1_11_s8 (
    .F(builder_sync_rhs_self1_11_13),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[19]),
    .I1(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_11_s8.INIT=4'h8;
  LUT2 builder_sync_rhs_self1_11_s9 (
    .F(builder_sync_rhs_self1_11_14),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_addr[19]),
    .I1(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_11_s9.INIT=4'h8;
  LUT2 builder_sync_rhs_self1_12_s8 (
    .F(builder_sync_rhs_self1_12_13),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[20]),
    .I1(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_12_s8.INIT=4'h8;
  LUT2 builder_sync_rhs_self1_12_s9 (
    .F(builder_sync_rhs_self1_12_14),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_addr[20]),
    .I1(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_12_s9.INIT=4'h8;
  LUT2 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_s4 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_8),
    .I0(main_vfb_dma_sink_sink_last_7),
    .I1(main_vfb_dma_sink_sink_last_8) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_s4.INIT=4'h4;
  LUT2 main_vfb_dma_sink_sink_last_s5 (
    .F(main_vfb_dma_sink_sink_last_9),
    .I0(main_vfb_litedramdmareader_offset[21]),
    .I1(main_vfb_litedramdmareader_length_storage[23]) 
);
defparam main_vfb_dma_sink_sink_last_s5.INIT=4'h9;
  LUT4 main_vfb_dma_sink_sink_last_s6 (
    .F(main_vfb_dma_sink_sink_last_10),
    .I0(main_vfb_litedramdmareader_length_storage[21]),
    .I1(main_vfb_litedramdmareader_length_storage[20]),
    .I2(main_vfb_litedramdmareader_length_storage[19]),
    .I3(main_vfb_dma_sink_sink_last_15) 
);
defparam main_vfb_dma_sink_sink_last_s6.INIT=16'h0100;
  LUT4 main_vfb_dma_sink_sink_last_s7 (
    .F(main_vfb_dma_sink_sink_last_11),
    .I0(main_vfb_dma_sink_sink_last_16),
    .I1(main_vfb_litedramdmareader_offset[17]),
    .I2(main_vfb_dma_sink_sink_last_15),
    .I3(main_vfb_litedramdmareader_length_storage[19]) 
);
defparam main_vfb_dma_sink_sink_last_s7.INIT=16'hD7BD;
  LUT4 main_vfb_dma_sink_sink_last_s8 (
    .F(main_vfb_dma_sink_sink_last_12),
    .I0(main_vfb_dma_sink_sink_last_17),
    .I1(main_vfb_dma_sink_sink_last_18),
    .I2(main_vfb_dma_sink_sink_last_19),
    .I3(main_vfb_litedramdmareader_offset[13]) 
);
defparam main_vfb_dma_sink_sink_last_s8.INIT=16'h0E03;
  LUT4 main_vfb_dma_sink_sink_last_s9 (
    .F(main_vfb_dma_sink_sink_last_13),
    .I0(main_vfb_litedramdmareader_offset[16]),
    .I1(main_vfb_litedramdmareader_length_storage[18]),
    .I2(main_vfb_dma_sink_sink_last_20),
    .I3(main_vfb_dma_sink_sink_last_21) 
);
defparam main_vfb_dma_sink_sink_last_s9.INIT=16'h0069;
  LUT4 main_vfb_dma_sink_sink_last_s10 (
    .F(main_vfb_dma_sink_sink_last_14),
    .I0(main_vfb_dma_sink_sink_last_22),
    .I1(main_vfb_dma_sink_sink_last_23),
    .I2(main_vfb_dma_sink_sink_last_24),
    .I3(main_vfb_dma_sink_sink_last_25) 
);
defparam main_vfb_dma_sink_sink_last_s10.INIT=16'h1000;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_2_s11 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_2_17),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[2]),
    .I1(_zz_dBusWishbone_ADR[0]),
    .I2(n17969_8),
    .I3(builder_slave_sel_dec1_2_8) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_2_s11.INIT=16'hCA00;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_2_s12 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_2_18),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[2]),
    .I1(_zz_dBusWishbone_ADR[0]),
    .I2(n17969_8),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_14) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_2_s12.INIT=16'hCA00;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_3_s10 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_3_16),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[3]),
    .I1(_zz_dBusWishbone_ADR[1]),
    .I2(n17969_8),
    .I3(builder_slave_sel_dec1_2_8) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_3_s10.INIT=16'hCA00;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_3_s11 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_3_17),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[3]),
    .I1(_zz_dBusWishbone_ADR[1]),
    .I2(n17969_8),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_14) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_3_s11.INIT=16'hCA00;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_4_s10 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_4_16),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[4]),
    .I1(_zz_dBusWishbone_ADR[2]),
    .I2(n17969_8),
    .I3(builder_slave_sel_dec1_2_8) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_4_s10.INIT=16'hCA00;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_4_s11 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_4_17),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[4]),
    .I1(_zz_dBusWishbone_ADR[2]),
    .I2(n17969_8),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_14) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_4_s11.INIT=16'hCA00;
  LUT2 builder_basesoc_axiliteinterface_w_payload_data_16_s8 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_16_14),
    .I0(builder_wishbone2axi1_state[0]),
    .I1(builder_rr_write_grant) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_16_s8.INIT=4'h8;
  LUT3 main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_s10 (
    .F(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_16),
    .I0(builder_slave_sel_dec0[1]),
    .I1(builder_slave_sel_reg0[1]),
    .I2(builder_axirequestcounter0_empty) 
);
defparam main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_s10.INIT=8'h53;
  LUT4 main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s8 (
    .F(main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I0(builder_axi2axilite_next_state_1_17),
    .I1(main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_15),
    .I2(builder_axi2axilite_state[1]),
    .I3(main_basesoc_ram_we_0_5) 
);
defparam main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s8.INIT=16'h00BF;
  LUT4 builder_sync_rhs_self8_1_s4 (
    .F(builder_sync_rhs_self8_1_9),
    .I0(builder_sync_rhs_self1_1_16),
    .I1(builder_sync_rhs_self1_1_15),
    .I2(main_sdram_choose_cmd_grant[0]),
    .I3(main_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_self8_1_s4.INIT=16'hFA0C;
  LUT4 builder_sync_rhs_self8_2_s4 (
    .F(builder_sync_rhs_self8_2_9),
    .I0(builder_sync_rhs_self1_2_16),
    .I1(builder_sync_rhs_self1_2_15),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(main_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_self8_2_s4.INIT=16'hFA0C;
  LUT4 builder_sync_rhs_self8_3_s4 (
    .F(builder_sync_rhs_self8_3_9),
    .I0(builder_sync_rhs_self1_3_16),
    .I1(builder_sync_rhs_self1_3_15),
    .I2(main_sdram_choose_cmd_grant[0]),
    .I3(main_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_self8_3_s4.INIT=16'hFA0C;
  LUT4 builder_sync_rhs_self8_4_s4 (
    .F(builder_sync_rhs_self8_4_9),
    .I0(builder_sync_rhs_self1_4_16),
    .I1(builder_sync_rhs_self1_4_15),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(main_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_self8_4_s4.INIT=16'hF503;
  LUT4 builder_sync_rhs_self8_5_s4 (
    .F(builder_sync_rhs_self8_5_9),
    .I0(builder_sync_rhs_self1_5_16),
    .I1(builder_sync_rhs_self1_5_15),
    .I2(main_sdram_choose_cmd_grant[0]),
    .I3(main_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_self8_5_s4.INIT=16'hFA0C;
  LUT4 builder_sync_rhs_self8_6_s4 (
    .F(builder_sync_rhs_self8_6_9),
    .I0(builder_sync_rhs_self1_6_16),
    .I1(builder_sync_rhs_self1_6_15),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(main_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_self8_6_s4.INIT=16'hF503;
  LUT4 builder_sync_rhs_self8_7_s4 (
    .F(builder_sync_rhs_self8_7_9),
    .I0(builder_sync_rhs_self1_7_16),
    .I1(builder_sync_rhs_self1_7_15),
    .I2(main_sdram_choose_cmd_grant[0]),
    .I3(main_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_self8_7_s4.INIT=16'hFA0C;
  LUT4 builder_sync_rhs_self8_8_s4 (
    .F(builder_sync_rhs_self8_8_9),
    .I0(builder_sync_rhs_self1_8_16),
    .I1(builder_sync_rhs_self1_8_15),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(main_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_self8_8_s4.INIT=16'hFA0C;
  LUT4 builder_sync_rhs_self8_10_s4 (
    .F(builder_sync_rhs_self8_10_9),
    .I0(builder_sync_rhs_self1_10_15),
    .I1(builder_sync_rhs_self1_10_16),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(main_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_self8_10_s4.INIT=16'hFA0C;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_15),
    .I0(main_basesoc_basesoc_port_dat_r_latched[0]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_s10.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_s11 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_16),
    .I0(main_bridge_axi_lite2wishbone_data[0]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[0]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_s11.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_1_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_1_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[1]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_1_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_1_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_1_14),
    .I0(main_bridge_axi_lite2wishbone_data[1]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[1]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_1_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_2_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_2_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[2]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_2_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_2_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_2_14),
    .I0(main_bridge_axi_lite2wishbone_data[2]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[2]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_2_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_3_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_3_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[3]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_3_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_3_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_3_14),
    .I0(main_bridge_axi_lite2wishbone_data[3]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[3]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_3_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_4_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_4_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[4]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_4_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_4_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_4_14),
    .I0(main_bridge_axi_lite2wishbone_data[4]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[4]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_4_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_5_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_5_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[5]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_5_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_5_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_5_14),
    .I0(main_bridge_axi_lite2wishbone_data[5]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[5]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_5_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_6_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_6_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[6]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_6_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_6_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_6_14),
    .I0(main_bridge_axi_lite2wishbone_data[6]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[6]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_6_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_7_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_7_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[7]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_7_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_7_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_7_14),
    .I0(main_bridge_axi_lite2wishbone_data[7]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[7]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_7_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_8_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_8_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[8]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_8_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_8_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_8_14),
    .I0(main_bridge_axi_lite2wishbone_data[8]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[8]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_8_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_9_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_9_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[9]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_9_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_9_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_9_14),
    .I0(main_bridge_axi_lite2wishbone_data[9]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[9]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_9_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_10_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_10_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[10]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_10_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_10_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_10_14),
    .I0(main_bridge_axi_lite2wishbone_data[10]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[10]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_10_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_11_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_11_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[11]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_11_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_11_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_11_14),
    .I0(main_bridge_axi_lite2wishbone_data[11]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[11]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_11_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_12_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_12_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[12]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_12_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_12_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_12_14),
    .I0(main_bridge_axi_lite2wishbone_data[12]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[12]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_12_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_13_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_13_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[13]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_13_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_13_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_13_14),
    .I0(main_bridge_axi_lite2wishbone_data[13]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[13]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_13_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_14_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_14_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[14]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_14_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_14_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_14_14),
    .I0(main_bridge_axi_lite2wishbone_data[14]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[14]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_14_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_15_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_15_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[15]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_15_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_15_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_15_14),
    .I0(main_bridge_axi_lite2wishbone_data[15]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[15]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_15_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_16_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_16_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[16]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_16_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_16_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_16_14),
    .I0(main_bridge_axi_lite2wishbone_data[16]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[16]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_16_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_17_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_17_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[17]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_17_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_17_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_17_14),
    .I0(main_bridge_axi_lite2wishbone_data[17]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[17]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_17_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_18_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_18_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[18]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_18_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_18_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_18_14),
    .I0(main_bridge_axi_lite2wishbone_data[18]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[18]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_18_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_19_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_19_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[19]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_19_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_19_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_19_14),
    .I0(main_bridge_axi_lite2wishbone_data[19]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[19]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_19_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_20_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_20_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[20]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_20_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_20_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_20_14),
    .I0(main_bridge_axi_lite2wishbone_data[20]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[20]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_20_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_21_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_21_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[21]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_21_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_21_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_21_14),
    .I0(main_bridge_axi_lite2wishbone_data[21]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[21]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_21_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_22_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_22_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[22]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_22_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_22_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_22_14),
    .I0(main_bridge_axi_lite2wishbone_data[22]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[22]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_22_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_23_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_23_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[23]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_23_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_23_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_23_14),
    .I0(main_bridge_axi_lite2wishbone_data[23]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[23]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_23_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_24_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_24_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[24]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_24_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_24_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_24_14),
    .I0(main_bridge_axi_lite2wishbone_data[24]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[24]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_24_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_25_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_25_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[25]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_25_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_25_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_25_14),
    .I0(main_bridge_axi_lite2wishbone_data[25]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[25]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_25_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_26_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_26_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[26]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_26_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_26_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_26_14),
    .I0(main_bridge_axi_lite2wishbone_data[26]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[26]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_26_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_27_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_27_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[27]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_27_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_27_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_27_14),
    .I0(main_bridge_axi_lite2wishbone_data[27]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[27]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_27_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_28_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_28_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[28]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_28_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_28_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_28_14),
    .I0(main_bridge_axi_lite2wishbone_data[28]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[28]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_28_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_29_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_29_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[29]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_29_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_29_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_29_14),
    .I0(main_bridge_axi_lite2wishbone_data[29]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[29]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_29_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_30_s8 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_30_13),
    .I0(main_basesoc_basesoc_port_dat_r_latched[30]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_30_s8.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_30_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_30_14),
    .I0(main_bridge_axi_lite2wishbone_data[30]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[30]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_30_s9.INIT=16'h0777;
  LUT2 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_s9 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_15),
    .I0(main_basesoc_basesoc_port_dat_r_latched[31]),
    .I1(builder_rr_read_grant_19) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_s9.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_16),
    .I0(main_bridge_axi_lite2wishbone_data[31]),
    .I1(builder_rr_read_grant_17),
    .I2(main_basesoc_ram_port_dat_r_latched[31]),
    .I3(builder_rr_read_grant_13) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_s10.INIT=16'h0777;
  LUT3 n21830_s6 (
    .F(n21830_10),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_we),
    .I1(main_sdram_time0_4_9),
    .I2(n34365_5) 
);
defparam n21830_s6.INIT=8'hA3;
  LUT4 n21830_s7 (
    .F(n21830_11),
    .I0(n21830_14),
    .I1(main_sdram_bankmachine1_pipe_valid_source_valid),
    .I2(main_sdram_bankmachine1_row_opened),
    .I3(n24398_5) 
);
defparam n21830_s7.INIT=16'h8000;
  LUT4 n21830_s8 (
    .F(n21830_12),
    .I0(n21802_8),
    .I1(main_sdram_time0_4_9),
    .I2(main_sdram_time1_3_9),
    .I3(main_sdram_bankmachine1_pipe_valid_source_payload_we) 
);
defparam n21830_s8.INIT=16'h0BC8;
  LUT3 n21830_s9 (
    .F(n21830_13),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_we),
    .I1(main_sdram_time0_4_9),
    .I2(n34355_5) 
);
defparam n21830_s9.INIT=8'hA3;
  LUT4 n21818_s4 (
    .F(n21818_8),
    .I0(n21790_7),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_we),
    .I2(main_sdram_time0_4_9),
    .I3(main_sdram_time1_3_9) 
);
defparam n21818_s4.INIT=16'h3F53;
  LUT4 n21802_s6 (
    .F(n21802_10),
    .I0(main_sdram_bankmachine2_trascon_ready),
    .I1(main_sdram_bankmachine2_twtpcon_ready),
    .I2(main_sdram_bankmachine2_trccon_ready),
    .I3(builder_basesoc_bankmachine2_state[1]) 
);
defparam n21802_s6.INIT=16'h0F77;
  LUT4 n21802_s7 (
    .F(n21802_11),
    .I0(builder_basesoc_bankmachine1_state[1]),
    .I1(builder_basesoc_bankmachine1_state[2]),
    .I2(main_sdram_bankmachine1_twtpcon_ready),
    .I3(main_sdram_bankmachine1_trascon_ready) 
);
defparam n21802_s7.INIT=16'h1000;
  LUT4 n21802_s8 (
    .F(n21802_12),
    .I0(main_sdram_bankmachine0_trascon_ready),
    .I1(main_sdram_bankmachine0_twtpcon_ready),
    .I2(main_sdram_bankmachine0_trccon_ready),
    .I3(builder_basesoc_bankmachine0_state[1]) 
);
defparam n21802_s8.INIT=16'h0F77;
  LUT4 builder_csr_bankarray_csrbank7_cs0_re_s3 (
    .F(builder_csr_bankarray_csrbank7_cs0_re_7),
    .I0(main_basesoc_ram_we_0_4),
    .I1(main_basesoc_ram_we_1_4),
    .I2(main_basesoc_ram_we_2_4),
    .I3(main_basesoc_ram_we_3_4) 
);
defparam builder_csr_bankarray_csrbank7_cs0_re_s3.INIT=16'h8000;
  LUT4 builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_s4 (
    .F(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_8),
    .I0(builder_basesoc_adr[5]),
    .I1(builder_basesoc_adr[4]),
    .I2(builder_basesoc_adr[3]),
    .I3(builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_6) 
);
defparam builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_s4.INIT=16'h1000;
  LUT3 main_vtg_vactive_clockdomainsrenamer_next_value1_s3 (
    .F(main_vtg_vactive_clockdomainsrenamer_next_value1_7),
    .I0(main_vtg_source_payload_vcount[5]),
    .I1(main_vtg_source_payload_vcount[6]),
    .I2(main_vtg_source_payload_vcount[7]) 
);
defparam main_vtg_vactive_clockdomainsrenamer_next_value1_s3.INIT=8'h01;
  LUT4 main_vtg_vactive_clockdomainsrenamer_next_value1_s4 (
    .F(main_vtg_vactive_clockdomainsrenamer_next_value1_8),
    .I0(main_vtg_source_payload_vcount[8]),
    .I1(main_vtg_source_payload_vcount[9]),
    .I2(main_vtg_source_payload_vcount[10]),
    .I3(main_vtg_source_payload_vcount[11]) 
);
defparam main_vtg_vactive_clockdomainsrenamer_next_value1_s4.INIT=16'h0001;
  LUT4 main_vtg_vactive_clockdomainsrenamer_next_value1_s5 (
    .F(main_vtg_vactive_clockdomainsrenamer_next_value1_9),
    .I0(main_vtg_source_payload_vcount[0]),
    .I1(main_vtg_source_payload_vcount[1]),
    .I2(main_vtg_source_payload_vcount[2]),
    .I3(main_vtg_source_payload_vcount[3]) 
);
defparam main_vtg_vactive_clockdomainsrenamer_next_value1_s5.INIT=16'h0001;
  LUT3 main_vtg_hactive_clockdomainsrenamer_next_value0_s3 (
    .F(main_vtg_hactive_clockdomainsrenamer_next_value0_7),
    .I0(main_vtg_source_payload_hcount[5]),
    .I1(main_vtg_source_payload_hcount[6]),
    .I2(main_vtg_source_payload_hcount[7]) 
);
defparam main_vtg_hactive_clockdomainsrenamer_next_value0_s3.INIT=8'h01;
  LUT4 main_vtg_hactive_clockdomainsrenamer_next_value0_s4 (
    .F(main_vtg_hactive_clockdomainsrenamer_next_value0_8),
    .I0(main_vtg_source_payload_hcount[8]),
    .I1(main_vtg_source_payload_hcount[9]),
    .I2(main_vtg_source_payload_hcount[10]),
    .I3(main_vtg_source_payload_hcount[11]) 
);
defparam main_vtg_hactive_clockdomainsrenamer_next_value0_s4.INIT=16'h0001;
  LUT4 main_vtg_hactive_clockdomainsrenamer_next_value0_s5 (
    .F(main_vtg_hactive_clockdomainsrenamer_next_value0_9),
    .I0(main_vtg_source_payload_hcount[0]),
    .I1(main_vtg_source_payload_hcount[1]),
    .I2(main_vtg_source_payload_hcount[2]),
    .I3(main_vtg_source_payload_hcount[3]) 
);
defparam main_vtg_hactive_clockdomainsrenamer_next_value0_s5.INIT=16'h0001;
  LUT3 main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_s4 (
    .F(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_8),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_basesoc_socbushandler_cmd_done_axi2axilite1_next_value0_14) 
);
defparam main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_s4.INIT=8'h04;
  LUT4 main_data_port_we_0_s4 (
    .F(main_data_port_we_0_8),
    .I0(n25572_6),
    .I1(builder_axi2axilite_next_state_1_17),
    .I2(main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_15),
    .I3(builder_axi2axilite_state[1]) 
);
defparam main_data_port_we_0_s4.INIT=16'h1000;
  LUT3 builder_basesoc_bankmachine0_next_state_1_s19 (
    .F(builder_basesoc_bankmachine0_next_state_1_27),
    .I0(main_sdram_choose_cmd_grant[0]),
    .I1(main_sdram_choose_cmd_grant[1]),
    .I2(n24421_4) 
);
defparam builder_basesoc_bankmachine0_next_state_1_s19.INIT=8'h01;
  LUT3 builder_basesoc_bankmachine1_next_state_1_s19 (
    .F(builder_basesoc_bankmachine1_next_state_1_27),
    .I0(main_sdram_choose_cmd_grant[1]),
    .I1(n24421_4),
    .I2(main_sdram_choose_cmd_grant[0]) 
);
defparam builder_basesoc_bankmachine1_next_state_1_s19.INIT=8'h10;
  LUT3 builder_basesoc_bankmachine2_next_state_1_s19 (
    .F(builder_basesoc_bankmachine2_next_state_1_27),
    .I0(main_sdram_choose_cmd_grant[0]),
    .I1(n24421_4),
    .I2(main_sdram_choose_cmd_grant[1]) 
);
defparam builder_basesoc_bankmachine2_next_state_1_s19.INIT=8'h10;
  LUT3 main_full_rate_phy_dfi_p0_cs_n_s3 (
    .F(main_full_rate_phy_dfi_p0_cs_n_7),
    .I0(main_sdram_phaseinjector1_command_storage[0]),
    .I1(main_sdram_phaseinjector1_command_storage[7]),
    .I2(main_sdram_phaseinjector1_command_storage[6]) 
);
defparam main_full_rate_phy_dfi_p0_cs_n_s3.INIT=8'h0D;
  LUT4 main_full_rate_phy_dfi_p0_cs_n_s4 (
    .F(main_full_rate_phy_dfi_p0_cs_n_8),
    .I0(main_sdram_phaseinjector0_command_storage[7]),
    .I1(main_sdram_phaseinjector0_command_storage[0]),
    .I2(main_sdram_phaseinjector0_command_storage[6]),
    .I3(main_full_rate_phy_dfi_p0_cas_n_13) 
);
defparam main_full_rate_phy_dfi_p0_cs_n_s4.INIT=16'hF400;
  LUT4 main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_s6 (
    .F(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_9),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(main_basesoc_basesoc_socbushandler_pipe_valid_source_valid),
    .I2(main_basesoc_basesoc_socbushandler_cmd_done),
    .I3(builder_basesoc_axilitesram0_next_state_1_17) 
);
defparam main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_s6.INIT=16'h0007;
  LUT4 main_sdram_bankmachine0_wrport_we_s8 (
    .F(main_sdram_bankmachine0_wrport_we_11),
    .I0(builder_basesoc_roundrobin3_grant_9),
    .I1(builder_basesoc_roundrobin3_grant),
    .I2(builder_basesoc_roundrobin2_grant_7),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam main_sdram_bankmachine0_wrport_we_s8.INIT=16'hB0BB;
  LUT4 main_sdram_bankmachine2_wrport_we_s8 (
    .F(main_sdram_bankmachine2_wrport_we_11),
    .I0(builder_basesoc_roundrobin0_grant_9),
    .I1(builder_basesoc_roundrobin0_grant),
    .I2(builder_basesoc_roundrobin1_grant_9),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam main_sdram_bankmachine2_wrport_we_s8.INIT=16'hB0BB;
  LUT4 main_vfb_dma_res_fifo_do_read_s4 (
    .F(main_vfb_dma_res_fifo_do_read_7),
    .I0(main_vfb_dma_res_fifo_level[6]),
    .I1(main_vfb_dma_res_fifo_level[7]),
    .I2(main_vfb_dma_res_fifo_do_read_8),
    .I3(main_vfb_dma_res_fifo_do_read_9) 
);
defparam main_vfb_dma_res_fifo_do_read_s4.INIT=16'h1000;
  LUT4 main_vfb_dma_fifo_syncfifo_re_s3 (
    .F(main_vfb_dma_fifo_syncfifo_re_6),
    .I0(main_vfb_dma_fifo_level0[8]),
    .I1(main_vfb_dma_fifo_level0[9]),
    .I2(main_vfb_dma_fifo_level0[12]),
    .I3(main_vfb_dma_fifo_level0[13]) 
);
defparam main_vfb_dma_fifo_syncfifo_re_s3.INIT=16'h0001;
  LUT4 main_vfb_dma_fifo_syncfifo_re_s4 (
    .F(main_vfb_dma_fifo_syncfifo_re_7),
    .I0(main_vfb_dma_fifo_level0[0]),
    .I1(main_vfb_dma_fifo_level0[1]),
    .I2(main_vfb_dma_fifo_level0[2]),
    .I3(main_vfb_dma_fifo_syncfifo_re_8) 
);
defparam main_vfb_dma_fifo_syncfifo_re_s4.INIT=16'h0100;
  LUT4 clk_rise_s15 (
    .F(clk_rise_18),
    .I0(storage[7]),
    .I1(storage[6]),
    .I2(storage[5]),
    .I3(clk_rise_21) 
);
defparam clk_rise_s15.INIT=16'h0100;
  LUT4 clk_rise_s16 (
    .F(clk_rise_19),
    .I0(clk_rise_24),
    .I1(clk_rise_25),
    .I2(clk_divider1[5]),
    .I3(storage[6]) 
);
defparam clk_rise_s16.INIT=16'hD7BD;
  LUT4 clk_rise_s17 (
    .F(clk_rise_20),
    .I0(storage[12]),
    .I1(clk_rise_23),
    .I2(clk_divider1[12]),
    .I3(storage[13]) 
);
defparam clk_rise_s17.INIT=16'hB44B;
  LUT4 clk_rise_s18 (
    .F(clk_rise_21),
    .I0(storage[4]),
    .I1(storage[3]),
    .I2(storage[2]),
    .I3(storage[1]) 
);
defparam clk_rise_s18.INIT=16'h0001;
  LUT4 clk_rise_s19 (
    .F(clk_rise_22),
    .I0(clk_rise_26),
    .I1(clk_rise_27),
    .I2(clk_rise_28),
    .I3(clk_divider1[3]) 
);
defparam clk_rise_s19.INIT=16'h0440;
  LUT4 n14677_s9 (
    .F(n14677_12),
    .I0(control_storage[11]),
    .I1(control_storage[10]),
    .I2(n14677_22),
    .I3(count[2]) 
);
defparam n14677_s9.INIT=16'hD33C;
  LUT4 n14677_s10 (
    .F(n14677_13),
    .I0(control_storage[11]),
    .I1(count[0]),
    .I2(control_storage[8]),
    .I3(n14677_23) 
);
defparam n14677_s10.INIT=16'hEFF3;
  LUT4 n14677_s11 (
    .F(n14677_14),
    .I0(storage[6]),
    .I1(storage[5]),
    .I2(storage[0]),
    .I3(clk_rise_21) 
);
defparam n14677_s11.INIT=16'h0100;
  LUT2 n14677_s12 (
    .F(n14677_15),
    .I0(clk_divider1[8]),
    .I1(storage[8]) 
);
defparam n14677_s12.INIT=4'h9;
  LUT4 n14677_s13 (
    .F(n14677_16),
    .I0(n14677_24),
    .I1(clk_divider1[6]),
    .I2(n14677_25),
    .I3(storage[6]) 
);
defparam n14677_s13.INIT=16'h0C0B;
  LUT4 n14677_s14 (
    .F(n14677_17),
    .I0(storage[3]),
    .I1(n14677_26),
    .I2(clk_divider1[3]),
    .I3(n14677_27) 
);
defparam n14677_s14.INIT=16'hBDDE;
  LUT4 n14677_s15 (
    .F(n14677_18),
    .I0(storage[0]),
    .I1(clk_rise_32),
    .I2(clk_divider1[14]),
    .I3(storage[14]) 
);
defparam n14677_s15.INIT=16'hB44B;
  LUT4 n14677_s16 (
    .F(n14677_19),
    .I0(n14677_28),
    .I1(n14677_38),
    .I2(clk_divider1[12]),
    .I3(storage[12]) 
);
defparam n14677_s16.INIT=16'hD7BD;
  LUT4 n14677_s17 (
    .F(n14677_20),
    .I0(n14677_30),
    .I1(n14677_31),
    .I2(n14677_32),
    .I3(clk_divider1[10]) 
);
defparam n14677_s17.INIT=16'h8008;
  LUT4 n14677_s18 (
    .F(n14677_21),
    .I0(n14677_33),
    .I1(n14677_34),
    .I2(n14677_35),
    .I3(n14677_36) 
);
defparam n14677_s18.INIT=16'h0010;
  LUT4 builder_csr_interconnect_dat_r_0_s7 (
    .F(builder_csr_interconnect_dat_r_0_10),
    .I0(mem_adr0[5]),
    .I1(mem_adr0[3]),
    .I2(mem_adr0[2]),
    .I3(mem_adr0[4]) 
);
defparam builder_csr_interconnect_dat_r_0_s7.INIT=16'hB80B;
  LUT4 builder_csr_interconnect_dat_r_0_s8 (
    .F(builder_csr_interconnect_dat_r_0_11),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[5]),
    .I3(mem_adr0[4]) 
);
defparam builder_csr_interconnect_dat_r_0_s8.INIT=16'h07E2;
  LUT3 builder_csr_interconnect_dat_r_0_s9 (
    .F(builder_csr_interconnect_dat_r_0_12),
    .I0(mem_adr0[1]),
    .I1(mem_adr0[4]),
    .I2(mem_adr0[2]) 
);
defparam builder_csr_interconnect_dat_r_0_s9.INIT=8'h9E;
  LUT4 builder_csr_interconnect_dat_r_1_s7 (
    .F(builder_csr_interconnect_dat_r_1_10),
    .I0(mem_adr0[4]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[3]),
    .I3(mem_adr0[5]) 
);
defparam builder_csr_interconnect_dat_r_1_s7.INIT=16'hFE4B;
  LUT4 builder_csr_interconnect_dat_r_1_s8 (
    .F(builder_csr_interconnect_dat_r_1_11),
    .I0(mem_adr0[4]),
    .I1(mem_adr0[3]),
    .I2(mem_adr0[2]),
    .I3(mem_adr0[5]) 
);
defparam builder_csr_interconnect_dat_r_1_s8.INIT=16'h072E;
  LUT3 builder_csr_interconnect_dat_r_1_s9 (
    .F(builder_csr_interconnect_dat_r_1_12),
    .I0(mem_adr0[1]),
    .I1(mem_adr0[4]),
    .I2(mem_adr0[5]) 
);
defparam builder_csr_interconnect_dat_r_1_s9.INIT=8'hBC;
  LUT4 builder_csr_interconnect_dat_r_2_s6 (
    .F(builder_csr_interconnect_dat_r_2_9),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[4]),
    .I2(mem_adr0[2]),
    .I3(mem_adr0[5]) 
);
defparam builder_csr_interconnect_dat_r_2_s6.INIT=16'hCFBA;
  LUT4 builder_csr_interconnect_dat_r_2_s7 (
    .F(builder_csr_interconnect_dat_r_2_10),
    .I0(mem_adr0[5]),
    .I1(mem_adr0[3]),
    .I2(mem_adr0[4]),
    .I3(mem_adr0[2]) 
);
defparam builder_csr_interconnect_dat_r_2_s7.INIT=16'hB7CA;
  LUT4 builder_csr_interconnect_dat_r_2_s8 (
    .F(builder_csr_interconnect_dat_r_2_11),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[5]),
    .I3(mem_adr0[1]) 
);
defparam builder_csr_interconnect_dat_r_2_s8.INIT=16'h2EE8;
  LUT4 builder_csr_interconnect_dat_r_3_s7 (
    .F(builder_csr_interconnect_dat_r_3_10),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[4]),
    .I3(mem_adr0[5]) 
);
defparam builder_csr_interconnect_dat_r_3_s7.INIT=16'h00B2;
  LUT4 builder_csr_interconnect_dat_r_4_s7 (
    .F(builder_csr_interconnect_dat_r_4_10),
    .I0(mem_adr0[2]),
    .I1(mem_adr0[4]),
    .I2(mem_adr0[3]),
    .I3(mem_adr0[5]) 
);
defparam builder_csr_interconnect_dat_r_4_s7.INIT=16'hCA3D;
  LUT4 builder_csr_interconnect_dat_r_4_s8 (
    .F(builder_csr_interconnect_dat_r_4_11),
    .I0(mem_adr0[4]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[3]),
    .I3(mem_adr0[5]) 
);
defparam builder_csr_interconnect_dat_r_4_s8.INIT=16'hA81F;
  LUT4 builder_csr_interconnect_dat_r_5_s6 (
    .F(builder_csr_interconnect_dat_r_5_9),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[5]),
    .I2(mem_adr0[4]),
    .I3(mem_adr0[2]) 
);
defparam builder_csr_interconnect_dat_r_5_s6.INIT=16'h3E4F;
  LUT4 builder_csr_interconnect_dat_r_5_s7 (
    .F(builder_csr_interconnect_dat_r_5_10),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[5]),
    .I3(mem_adr0[4]) 
);
defparam builder_csr_interconnect_dat_r_5_s7.INIT=16'hE807;
  LUT3 builder_csr_interconnect_dat_r_5_s8 (
    .F(builder_csr_interconnect_dat_r_5_11),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[1]) 
);
defparam builder_csr_interconnect_dat_r_5_s8.INIT=8'hC5;
  LUT3 n20085_s5 (
    .F(n20085_8),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_2_15),
    .I1(builder_basesoc_socbushandler_pipe_valid_sink_ready),
    .I2(builder_fsm0_state) 
);
defparam n20085_s5.INIT=8'h07;
  LUT4 n20085_s6 (
    .F(n20085_9),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_14),
    .I2(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready),
    .I3(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr_2_14) 
);
defparam n20085_s6.INIT=16'h0777;
  LUT3 n20137_s6 (
    .F(n20137_9),
    .I0(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value1),
    .I1(main_basesoc_socbushandler_pipe_valid_sink_ready),
    .I2(builder_fsm1_state) 
);
defparam n20137_s6.INIT=8'h07;
  LUT4 n20137_s7 (
    .F(n20137_10),
    .I0(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I1(main_bridge_axi2axi_lite_pipe_valid_sink_ready),
    .I2(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready),
    .I3(main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1) 
);
defparam n20137_s7.INIT=16'h0777;
  LUT4 n21882_s5 (
    .F(n21882_8),
    .I0(n9806_3),
    .I1(builder_basesoc_bankmachine3_state[1]),
    .I2(builder_basesoc_bankmachine3_state[2]),
    .I3(builder_basesoc_bankmachine3_state[0]) 
);
defparam n21882_s5.INIT=16'h4001;
  LUT2 n21904_s7 (
    .F(n21904_10),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_we),
    .I1(n34365_5) 
);
defparam n21904_s7.INIT=4'h4;
  LUT4 n34355_s3 (
    .F(n34355_6),
    .I0(n8564_3),
    .I1(builder_basesoc_bankmachine0_state[1]),
    .I2(builder_basesoc_bankmachine0_state[2]),
    .I3(builder_basesoc_bankmachine0_state[0]) 
);
defparam n34355_s3.INIT=16'h4001;
  LUT4 n34365_s3 (
    .F(n34365_6),
    .I0(n9392_3),
    .I1(builder_basesoc_bankmachine2_state[1]),
    .I2(builder_basesoc_bankmachine2_state[2]),
    .I3(builder_basesoc_bankmachine2_state[0]) 
);
defparam n34365_s3.INIT=16'h4001;
  LUT4 builder_basesoc_bankmachine0_next_state_0_s17 (
    .F(builder_basesoc_bankmachine0_next_state_0_24),
    .I0(builder_basesoc_bankmachine0_next_state_0_25),
    .I1(main_sdram_bankmachine0_pipe_valid_source_valid),
    .I2(n8601_2),
    .I3(main_sdram_bankmachine0_syncfifo0_readable) 
);
defparam builder_basesoc_bankmachine0_next_state_0_s17.INIT=16'h8000;
  LUT4 builder_basesoc_bankmachine1_next_state_0_s16 (
    .F(builder_basesoc_bankmachine1_next_state_0_23),
    .I0(builder_basesoc_bankmachine1_next_state_0_24),
    .I1(main_sdram_bankmachine1_pipe_valid_source_valid),
    .I2(n9015_2),
    .I3(main_sdram_bankmachine1_syncfifo1_readable) 
);
defparam builder_basesoc_bankmachine1_next_state_0_s16.INIT=16'h8000;
  LUT4 builder_basesoc_bankmachine2_next_state_0_s17 (
    .F(builder_basesoc_bankmachine2_next_state_0_24),
    .I0(builder_basesoc_bankmachine2_next_state_0_25),
    .I1(main_sdram_bankmachine2_pipe_valid_source_valid),
    .I2(n9429_2),
    .I3(main_sdram_bankmachine2_syncfifo2_readable) 
);
defparam builder_basesoc_bankmachine2_next_state_0_s17.INIT=16'h8000;
  LUT4 builder_basesoc_bankmachine3_next_state_0_s17 (
    .F(builder_basesoc_bankmachine3_next_state_0_24),
    .I0(builder_basesoc_bankmachine3_next_state_0_25),
    .I1(main_sdram_bankmachine3_pipe_valid_source_valid),
    .I2(n9843_2),
    .I3(main_sdram_bankmachine3_syncfifo3_readable) 
);
defparam builder_basesoc_bankmachine3_next_state_0_s17.INIT=16'h8000;
  LUT3 builder_sync_rhs_self1_10_s10 (
    .F(builder_sync_rhs_self1_10_15),
    .I0(builder_basesoc_bankmachine1_next_state_0_23),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[18]),
    .I2(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_10_s10.INIT=8'h35;
  LUT3 builder_sync_rhs_self1_10_s11 (
    .F(builder_sync_rhs_self1_10_16),
    .I0(builder_basesoc_bankmachine0_next_state_0_24),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[18]),
    .I2(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_10_s11.INIT=8'h35;
  LUT4 builder_rr_write_grant_s12 (
    .F(builder_rr_write_grant_16),
    .I0(builder_axi2axilite2_state[0]),
    .I1(builder_axi2axilite2_state[1]),
    .I2(builder_basesoc_axilite2csr_next_state_2_19),
    .I3(builder_rr_write_grant_17) 
);
defparam builder_rr_write_grant_s12.INIT=16'hF700;
  LUT4 builder_rr_read_grant_s9 (
    .F(builder_rr_read_grant_13),
    .I0(builder_axi2axilite1_state[1]),
    .I1(builder_axi2axilite1_state[0]),
    .I2(main_basesoc_ram_last_was_read_axilitesram1_next_value2),
    .I3(builder_axi2axilite1_next_state_0_14) 
);
defparam builder_rr_read_grant_s9.INIT=16'h0040;
  LUT4 builder_rd_lock_counter_7_s9 (
    .F(builder_rd_lock_counter_7_13),
    .I0(builder_axi2axilite1_state[1]),
    .I1(builder_axi2axilite1_state[0]),
    .I2(main_basesoc_socbushandler_cmd_done),
    .I3(builder_axi2axilite1_next_state_0_14) 
);
defparam builder_rd_lock_counter_7_s9.INIT=16'h0040;
  LUT2 builder_basesoc_multiplexer_next_state_2_s20 (
    .F(builder_basesoc_multiplexer_next_state_2_24),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_we),
    .I1(n34355_5) 
);
defparam builder_basesoc_multiplexer_next_state_2_s20.INIT=4'h4;
  LUT2 builder_basesoc_multiplexer_next_state_2_s21 (
    .F(builder_basesoc_multiplexer_next_state_2_25),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_we),
    .I1(n34355_5) 
);
defparam builder_basesoc_multiplexer_next_state_2_s21.INIT=4'h8;
  LUT4 builder_basesoc_multiplexer_next_state_2_s22 (
    .F(builder_basesoc_multiplexer_next_state_2_26),
    .I0(n21882_7),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_we),
    .I2(main_sdram_bankmachine1_pipe_valid_source_payload_we),
    .I3(n21830_11) 
);
defparam builder_basesoc_multiplexer_next_state_2_s22.INIT=16'h0777;
  LUT4 n22978_s19 (
    .F(n22978_23),
    .I0(n23128_9),
    .I1(main_sdram_phaseinjector0_baddress_storage[1]),
    .I2(main_sdram_phaseinjector0_wrdata_storage[1]),
    .I3(n22956_13) 
);
defparam n22978_s19.INIT=16'h0777;
  LUT4 n22978_s20 (
    .F(n22978_24),
    .I0(n22861_5),
    .I1(main_sdram_phaseinjector0_command_storage[1]),
    .I2(main_sdram_phaseinjector0_address_storage[1]),
    .I3(n22960_13) 
);
defparam n22978_s20.INIT=16'h0777;
  LUT4 n22980_s20 (
    .F(n22980_24),
    .I0(n22950_16),
    .I1(main_sdram_phaseinjector0_rddata_status[0]),
    .I2(main_sdram_phaseinjector1_command_storage[0]),
    .I3(builder_csr_bankarray_csrbank11_vsync_end0_re_6) 
);
defparam n22980_s20.INIT=16'h0777;
  LUT4 n23416_s17 (
    .F(n23416_21),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(storage_2_dat1[0]),
    .I2(main_basesoc_uart_tx_fifo_readable),
    .I3(n22950_16) 
);
defparam n23416_s17.INIT=16'h7077;
  LUT4 n23649_s16 (
    .F(n23649_20),
    .I0(n22956_13),
    .I1(main_vtg_vres_storage[0]),
    .I2(main_vtg_vsync_end_storage[0]),
    .I3(builder_csr_bankarray_csrbank11_vsync_end0_re_6) 
);
defparam n23649_s16.INIT=16'h0777;
  LUT3 builder_sync_rhs_self1_1_s10 (
    .F(builder_sync_rhs_self1_1_15),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_addr[9]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[0]),
    .I2(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_1_s10.INIT=8'h53;
  LUT3 builder_sync_rhs_self1_1_s11 (
    .F(builder_sync_rhs_self1_1_16),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[9]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[0]),
    .I2(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_1_s11.INIT=8'h53;
  LUT3 builder_sync_rhs_self1_2_s10 (
    .F(builder_sync_rhs_self1_2_15),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_addr[10]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[1]),
    .I2(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_2_s10.INIT=8'h53;
  LUT3 builder_sync_rhs_self1_2_s11 (
    .F(builder_sync_rhs_self1_2_16),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[10]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[1]),
    .I2(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_2_s11.INIT=8'h53;
  LUT3 builder_sync_rhs_self1_3_s10 (
    .F(builder_sync_rhs_self1_3_15),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_addr[11]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[2]),
    .I2(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_3_s10.INIT=8'h53;
  LUT3 builder_sync_rhs_self1_3_s11 (
    .F(builder_sync_rhs_self1_3_16),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[11]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[2]),
    .I2(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_3_s11.INIT=8'h53;
  LUT3 builder_sync_rhs_self1_4_s10 (
    .F(builder_sync_rhs_self1_4_15),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_addr[12]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[3]),
    .I2(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_4_s10.INIT=8'h53;
  LUT3 builder_sync_rhs_self1_4_s11 (
    .F(builder_sync_rhs_self1_4_16),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[12]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[3]),
    .I2(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_4_s11.INIT=8'h53;
  LUT3 builder_sync_rhs_self1_5_s10 (
    .F(builder_sync_rhs_self1_5_15),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_addr[13]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[4]),
    .I2(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_5_s10.INIT=8'h53;
  LUT3 builder_sync_rhs_self1_5_s11 (
    .F(builder_sync_rhs_self1_5_16),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[13]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[4]),
    .I2(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_5_s11.INIT=8'h53;
  LUT3 builder_sync_rhs_self1_6_s10 (
    .F(builder_sync_rhs_self1_6_15),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_addr[14]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[5]),
    .I2(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_6_s10.INIT=8'h53;
  LUT3 builder_sync_rhs_self1_6_s11 (
    .F(builder_sync_rhs_self1_6_16),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[14]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[5]),
    .I2(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_6_s11.INIT=8'h53;
  LUT3 builder_sync_rhs_self1_7_s10 (
    .F(builder_sync_rhs_self1_7_15),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_addr[15]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[6]),
    .I2(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_7_s10.INIT=8'h53;
  LUT3 builder_sync_rhs_self1_7_s11 (
    .F(builder_sync_rhs_self1_7_16),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[15]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[6]),
    .I2(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_7_s11.INIT=8'h53;
  LUT3 builder_sync_rhs_self1_8_s10 (
    .F(builder_sync_rhs_self1_8_15),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_addr[16]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[7]),
    .I2(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_8_s10.INIT=8'h53;
  LUT3 builder_sync_rhs_self1_8_s11 (
    .F(builder_sync_rhs_self1_8_16),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[16]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[7]),
    .I2(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_8_s11.INIT=8'h53;
  LUT4 main_vfb_dma_sink_sink_last_s11 (
    .F(main_vfb_dma_sink_sink_last_15),
    .I0(main_vfb_litedramdmareader_length_storage[18]),
    .I1(main_vfb_litedramdmareader_length_storage[17]),
    .I2(main_vfb_litedramdmareader_length_storage[16]),
    .I3(main_vfb_dma_sink_sink_last_18) 
);
defparam main_vfb_dma_sink_sink_last_s11.INIT=16'h0100;
  LUT2 main_vfb_dma_sink_sink_last_s12 (
    .F(main_vfb_dma_sink_sink_last_16),
    .I0(main_vfb_litedramdmareader_offset[18]),
    .I1(main_vfb_litedramdmareader_length_storage[20]) 
);
defparam main_vfb_dma_sink_sink_last_s12.INIT=4'h9;
  LUT4 main_vfb_dma_sink_sink_last_s13 (
    .F(main_vfb_dma_sink_sink_last_17),
    .I0(main_vfb_litedramdmareader_length_storage[14]),
    .I1(main_vfb_litedramdmareader_length_storage[13]),
    .I2(main_vfb_dma_sink_sink_last_26),
    .I3(main_vfb_litedramdmareader_length_storage[15]) 
);
defparam main_vfb_dma_sink_sink_last_s13.INIT=16'hEF00;
  LUT4 main_vfb_dma_sink_sink_last_s14 (
    .F(main_vfb_dma_sink_sink_last_18),
    .I0(main_vfb_litedramdmareader_length_storage[15]),
    .I1(main_vfb_litedramdmareader_length_storage[14]),
    .I2(main_vfb_litedramdmareader_length_storage[13]),
    .I3(main_vfb_dma_sink_sink_last_26) 
);
defparam main_vfb_dma_sink_sink_last_s14.INIT=16'h0100;
  LUT4 main_vfb_dma_sink_sink_last_s15 (
    .F(main_vfb_dma_sink_sink_last_19),
    .I0(main_vfb_dma_sink_sink_last_27),
    .I1(main_vfb_litedramdmareader_offset[14]),
    .I2(main_vfb_litedramdmareader_length_storage[16]),
    .I3(main_vfb_dma_sink_sink_last_18) 
);
defparam main_vfb_dma_sink_sink_last_s15.INIT=16'h8A3C;
  LUT3 main_vfb_dma_sink_sink_last_s16 (
    .F(main_vfb_dma_sink_sink_last_20),
    .I0(main_vfb_litedramdmareader_length_storage[17]),
    .I1(main_vfb_litedramdmareader_length_storage[16]),
    .I2(main_vfb_dma_sink_sink_last_18) 
);
defparam main_vfb_dma_sink_sink_last_s16.INIT=8'h10;
  LUT3 main_vfb_dma_sink_sink_last_s17 (
    .F(main_vfb_dma_sink_sink_last_21),
    .I0(main_vfb_litedramdmareader_offset[9]),
    .I1(main_vfb_litedramdmareader_length_storage[11]),
    .I2(main_vfb_dma_sink_sink_last_28) 
);
defparam main_vfb_dma_sink_sink_last_s17.INIT=8'h96;
  LUT4 main_vfb_dma_sink_sink_last_s18 (
    .F(main_vfb_dma_sink_sink_last_22),
    .I0(main_vfb_dma_sink_sink_last_29),
    .I1(main_vfb_litedramdmareader_offset[4]),
    .I2(main_vfb_dma_sink_sink_last_47),
    .I3(main_vfb_litedramdmareader_length_storage[6]) 
);
defparam main_vfb_dma_sink_sink_last_s18.INIT=16'hD7BD;
  LUT4 main_vfb_dma_sink_sink_last_s19 (
    .F(main_vfb_dma_sink_sink_last_23),
    .I0(main_vfb_dma_sink_sink_last_31),
    .I1(main_vfb_litedramdmareader_offset[7]),
    .I2(main_vfb_dma_sink_sink_last_32),
    .I3(main_vfb_litedramdmareader_length_storage[9]) 
);
defparam main_vfb_dma_sink_sink_last_s19.INIT=16'hD7BD;
  LUT4 main_vfb_dma_sink_sink_last_s20 (
    .F(main_vfb_dma_sink_sink_last_24),
    .I0(main_vfb_dma_sink_sink_last_33),
    .I1(main_vfb_dma_sink_sink_last_34),
    .I2(main_vfb_dma_sink_sink_last_35),
    .I3(main_vfb_dma_sink_sink_last_36) 
);
defparam main_vfb_dma_sink_sink_last_s20.INIT=16'h4000;
  LUT4 main_vfb_dma_sink_sink_last_s21 (
    .F(main_vfb_dma_sink_sink_last_25),
    .I0(main_vfb_dma_sink_sink_last_17),
    .I1(main_vfb_litedramdmareader_offset[13]),
    .I2(main_vfb_dma_sink_sink_last_37),
    .I3(main_vfb_dma_sink_sink_last_38) 
);
defparam main_vfb_dma_sink_sink_last_s21.INIT=16'h000D;
  LUT2 main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s9 (
    .F(main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_15),
    .I0(builder_axi2axilite_state[0]),
    .I1(main_tag_di_dirty) 
);
defparam main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s9.INIT=4'h4;
  LUT4 n21830_s10 (
    .F(n21830_14),
    .I0(n8978_3),
    .I1(builder_basesoc_bankmachine1_state[1]),
    .I2(builder_basesoc_bankmachine1_state[2]),
    .I3(builder_basesoc_bankmachine1_state[0]) 
);
defparam n21830_s10.INIT=16'h4001;
  LUT4 main_vfb_dma_res_fifo_do_read_s5 (
    .F(main_vfb_dma_res_fifo_do_read_8),
    .I0(main_vfb_dma_res_fifo_level[8]),
    .I1(main_vfb_dma_res_fifo_level[9]),
    .I2(main_vfb_dma_res_fifo_level[12]),
    .I3(main_vfb_dma_res_fifo_level[13]) 
);
defparam main_vfb_dma_res_fifo_do_read_s5.INIT=16'h0001;
  LUT4 main_vfb_dma_res_fifo_do_read_s6 (
    .F(main_vfb_dma_res_fifo_do_read_9),
    .I0(main_vfb_dma_res_fifo_level[0]),
    .I1(main_vfb_dma_res_fifo_level[1]),
    .I2(main_vfb_dma_res_fifo_level[2]),
    .I3(main_vfb_dma_res_fifo_do_read_10) 
);
defparam main_vfb_dma_res_fifo_do_read_s6.INIT=16'h0100;
  LUT3 main_vfb_dma_fifo_syncfifo_re_s5 (
    .F(main_vfb_dma_fifo_syncfifo_re_8),
    .I0(main_vfb_dma_fifo_level0[3]),
    .I1(main_vfb_dma_fifo_level0[4]),
    .I2(main_vfb_dma_fifo_level0[5]) 
);
defparam main_vfb_dma_fifo_syncfifo_re_s5.INIT=8'h01;
  LUT2 clk_rise_s20 (
    .F(clk_rise_23),
    .I0(storage[11]),
    .I1(clk_rise_30) 
);
defparam clk_rise_s20.INIT=4'h4;
  LUT2 clk_rise_s21 (
    .F(clk_rise_24),
    .I0(clk_divider1[6]),
    .I1(storage[7]) 
);
defparam clk_rise_s21.INIT=4'h9;
  LUT2 clk_rise_s22 (
    .F(clk_rise_25),
    .I0(storage[5]),
    .I1(clk_rise_21) 
);
defparam clk_rise_s22.INIT=4'h4;
  LUT4 clk_rise_s23 (
    .F(clk_rise_26),
    .I0(clk_divider1[1]),
    .I1(storage[2]),
    .I2(clk_divider1[0]),
    .I3(storage[1]) 
);
defparam clk_rise_s23.INIT=16'hF69F;
  LUT4 clk_rise_s24 (
    .F(clk_rise_27),
    .I0(storage[2]),
    .I1(storage[1]),
    .I2(clk_divider1[2]),
    .I3(storage[3]) 
);
defparam clk_rise_s24.INIT=16'hE11E;
  LUT4 clk_rise_s25 (
    .F(clk_rise_28),
    .I0(storage[3]),
    .I1(storage[2]),
    .I2(storage[1]),
    .I3(storage[4]) 
);
defparam clk_rise_s25.INIT=16'h01FE;
  LUT2 n14677_s19 (
    .F(n14677_22),
    .I0(control_storage[9]),
    .I1(control_storage[8]) 
);
defparam n14677_s19.INIT=4'h1;
  LUT4 n14677_s20 (
    .F(n14677_23),
    .I0(control_storage[10]),
    .I1(control_storage[11]),
    .I2(control_storage[9]),
    .I3(count[1]) 
);
defparam n14677_s20.INIT=16'hF8CF;
  LUT4 n14677_s21 (
    .F(n14677_24),
    .I0(clk_divider1[7]),
    .I1(storage[7]),
    .I2(clk_divider1[8]),
    .I3(storage[8]) 
);
defparam n14677_s21.INIT=16'hB00B;
  LUT4 n14677_s22 (
    .F(n14677_25),
    .I0(clk_divider1[5]),
    .I1(clk_divider1[6]),
    .I2(storage[6]),
    .I3(storage[5]) 
);
defparam n14677_s22.INIT=16'h7D00;
  LUT2 n14677_s23 (
    .F(n14677_26),
    .I0(clk_divider1[4]),
    .I1(storage[4]) 
);
defparam n14677_s23.INIT=4'h6;
  LUT3 n14677_s24 (
    .F(n14677_27),
    .I0(storage[2]),
    .I1(storage[0]),
    .I2(storage[1]) 
);
defparam n14677_s24.INIT=8'h01;
  LUT2 n14677_s25 (
    .F(n14677_28),
    .I0(clk_divider1[13]),
    .I1(storage[13]) 
);
defparam n14677_s25.INIT=4'h9;
  LUT4 n14677_s27 (
    .F(n14677_30),
    .I0(storage[0]),
    .I1(clk_rise_11),
    .I2(clk_divider1[9]),
    .I3(storage[9]) 
);
defparam n14677_s27.INIT=16'hB44B;
  LUT4 n14677_s28 (
    .F(n14677_31),
    .I0(storage[0]),
    .I1(clk_rise_30),
    .I2(clk_divider1[11]),
    .I3(storage[11]) 
);
defparam n14677_s28.INIT=16'hB44B;
  LUT4 n14677_s29 (
    .F(n14677_32),
    .I0(storage[9]),
    .I1(storage[0]),
    .I2(clk_rise_11),
    .I3(storage[10]) 
);
defparam n14677_s29.INIT=16'hEF10;
  LUT4 n14677_s30 (
    .F(n14677_33),
    .I0(clk_divider1[1]),
    .I1(storage[0]),
    .I2(storage[1]),
    .I3(clk_divider1[0]) 
);
defparam n14677_s30.INIT=16'hED7B;
  LUT4 n14677_s31 (
    .F(n14677_34),
    .I0(storage[5]),
    .I1(clk_divider1[5]),
    .I2(storage[6]),
    .I3(clk_divider1[6]) 
);
defparam n14677_s31.INIT=16'h0BB0;
  LUT4 n14677_s32 (
    .F(n14677_35),
    .I0(storage[0]),
    .I1(storage[1]),
    .I2(clk_divider1[2]),
    .I3(storage[2]) 
);
defparam n14677_s32.INIT=16'hE11E;
  LUT4 n14677_s33 (
    .F(n14677_36),
    .I0(storage[0]),
    .I1(clk_rise_21),
    .I2(clk_divider1[5]),
    .I3(storage[5]) 
);
defparam n14677_s33.INIT=16'h0BB0;
  LUT3 builder_basesoc_bankmachine0_next_state_0_s18 (
    .F(builder_basesoc_bankmachine0_next_state_0_25),
    .I0(builder_basesoc_bankmachine0_state[0]),
    .I1(builder_basesoc_bankmachine0_state[1]),
    .I2(builder_basesoc_bankmachine0_state[2]) 
);
defparam builder_basesoc_bankmachine0_next_state_0_s18.INIT=8'hE9;
  LUT3 builder_basesoc_bankmachine1_next_state_0_s17 (
    .F(builder_basesoc_bankmachine1_next_state_0_24),
    .I0(builder_basesoc_bankmachine1_state[0]),
    .I1(builder_basesoc_bankmachine1_state[1]),
    .I2(builder_basesoc_bankmachine1_state[2]) 
);
defparam builder_basesoc_bankmachine1_next_state_0_s17.INIT=8'hE9;
  LUT3 builder_basesoc_bankmachine2_next_state_0_s18 (
    .F(builder_basesoc_bankmachine2_next_state_0_25),
    .I0(builder_basesoc_bankmachine2_state[0]),
    .I1(builder_basesoc_bankmachine2_state[1]),
    .I2(builder_basesoc_bankmachine2_state[2]) 
);
defparam builder_basesoc_bankmachine2_next_state_0_s18.INIT=8'hE9;
  LUT3 builder_basesoc_bankmachine3_next_state_0_s18 (
    .F(builder_basesoc_bankmachine3_next_state_0_25),
    .I0(builder_basesoc_bankmachine3_state[0]),
    .I1(builder_basesoc_bankmachine3_state[1]),
    .I2(builder_basesoc_bankmachine3_state[2]) 
);
defparam builder_basesoc_bankmachine3_next_state_0_s18.INIT=8'hE9;
  LUT4 builder_rr_write_grant_s13 (
    .F(builder_rr_write_grant_17),
    .I0(builder_axi2axilite_state[0]),
    .I1(builder_axi2axilite_state[1]),
    .I2(builder_axi2axilite_next_state_1_17),
    .I3(builder_fsm0_state) 
);
defparam builder_rr_write_grant_s13.INIT=16'h00F7;
  LUT2 main_vfb_dma_sink_sink_last_s22 (
    .F(main_vfb_dma_sink_sink_last_26),
    .I0(main_vfb_litedramdmareader_length_storage[12]),
    .I1(main_vfb_dma_sink_sink_last_39) 
);
defparam main_vfb_dma_sink_sink_last_s22.INIT=4'h4;
  LUT2 main_vfb_dma_sink_sink_last_s23 (
    .F(main_vfb_dma_sink_sink_last_27),
    .I0(main_vfb_litedramdmareader_offset[15]),
    .I1(main_vfb_litedramdmareader_length_storage[17]) 
);
defparam main_vfb_dma_sink_sink_last_s23.INIT=4'h9;
  LUT3 main_vfb_dma_sink_sink_last_s24 (
    .F(main_vfb_dma_sink_sink_last_28),
    .I0(main_vfb_litedramdmareader_length_storage[10]),
    .I1(main_vfb_litedramdmareader_length_storage[9]),
    .I2(main_vfb_dma_sink_sink_last_32) 
);
defparam main_vfb_dma_sink_sink_last_s24.INIT=8'h10;
  LUT2 main_vfb_dma_sink_sink_last_s25 (
    .F(main_vfb_dma_sink_sink_last_29),
    .I0(main_vfb_litedramdmareader_offset[5]),
    .I1(main_vfb_litedramdmareader_length_storage[7]) 
);
defparam main_vfb_dma_sink_sink_last_s25.INIT=4'h9;
  LUT2 main_vfb_dma_sink_sink_last_s27 (
    .F(main_vfb_dma_sink_sink_last_31),
    .I0(main_vfb_litedramdmareader_offset[8]),
    .I1(main_vfb_litedramdmareader_length_storage[10]) 
);
defparam main_vfb_dma_sink_sink_last_s27.INIT=4'h9;
  LUT4 main_vfb_dma_sink_sink_last_s28 (
    .F(main_vfb_dma_sink_sink_last_32),
    .I0(main_vfb_litedramdmareader_length_storage[8]),
    .I1(main_vfb_litedramdmareader_length_storage[7]),
    .I2(main_vfb_litedramdmareader_length_storage[6]),
    .I3(main_vfb_dma_sink_sink_last_47) 
);
defparam main_vfb_dma_sink_sink_last_s28.INIT=16'h0100;
  LUT4 main_vfb_dma_sink_sink_last_s29 (
    .F(main_vfb_dma_sink_sink_last_33),
    .I0(main_vfb_dma_sink_sink_last_41),
    .I1(main_vfb_litedramdmareader_offset[2]),
    .I2(main_vfb_litedramdmareader_length_storage[4]),
    .I3(main_vfb_dma_sink_sink_last_40) 
);
defparam main_vfb_dma_sink_sink_last_s29.INIT=16'hDB7D;
  LUT4 main_vfb_dma_sink_sink_last_s30 (
    .F(main_vfb_dma_sink_sink_last_34),
    .I0(main_vfb_litedramdmareader_length_storage[7]),
    .I1(main_vfb_litedramdmareader_offset[5]),
    .I2(main_vfb_litedramdmareader_offset[6]),
    .I3(main_vfb_litedramdmareader_length_storage[8]) 
);
defparam main_vfb_dma_sink_sink_last_s30.INIT=16'hB44B;
  LUT4 main_vfb_dma_sink_sink_last_s31 (
    .F(main_vfb_dma_sink_sink_last_35),
    .I0(main_vfb_litedramdmareader_length_storage[23]),
    .I1(main_vfb_litedramdmareader_offset[21]),
    .I2(main_vfb_litedramdmareader_offset[22]),
    .I3(main_vfb_litedramdmareader_length_storage[24]) 
);
defparam main_vfb_dma_sink_sink_last_s31.INIT=16'hB44B;
  LUT4 main_vfb_dma_sink_sink_last_s32 (
    .F(main_vfb_dma_sink_sink_last_36),
    .I0(main_vfb_dma_sink_sink_last_27),
    .I1(main_vfb_dma_sink_sink_last_42),
    .I2(main_vfb_dma_sink_sink_last_43),
    .I3(main_vfb_dma_sink_sink_last_44) 
);
defparam main_vfb_dma_sink_sink_last_s32.INIT=16'h0E00;
  LUT4 main_vfb_dma_sink_sink_last_s33 (
    .F(main_vfb_dma_sink_sink_last_37),
    .I0(main_vfb_dma_sink_sink_last_45),
    .I1(main_vfb_litedramdmareader_offset[11]),
    .I2(main_vfb_dma_sink_sink_last_26),
    .I3(main_vfb_litedramdmareader_length_storage[13]) 
);
defparam main_vfb_dma_sink_sink_last_s33.INIT=16'hD7BD;
  LUT3 main_vfb_dma_sink_sink_last_s34 (
    .F(main_vfb_dma_sink_sink_last_38),
    .I0(main_vfb_litedramdmareader_offset[10]),
    .I1(main_vfb_litedramdmareader_length_storage[12]),
    .I2(main_vfb_dma_sink_sink_last_39) 
);
defparam main_vfb_dma_sink_sink_last_s34.INIT=8'h96;
  LUT3 main_vfb_dma_res_fifo_do_read_s7 (
    .F(main_vfb_dma_res_fifo_do_read_10),
    .I0(main_vfb_dma_res_fifo_level[3]),
    .I1(main_vfb_dma_res_fifo_level[4]),
    .I2(main_vfb_dma_res_fifo_level[5]) 
);
defparam main_vfb_dma_res_fifo_do_read_s7.INIT=8'h01;
  LUT4 main_vfb_dma_sink_sink_last_s35 (
    .F(main_vfb_dma_sink_sink_last_39),
    .I0(main_vfb_litedramdmareader_length_storage[11]),
    .I1(main_vfb_litedramdmareader_length_storage[10]),
    .I2(main_vfb_litedramdmareader_length_storage[9]),
    .I3(main_vfb_dma_sink_sink_last_32) 
);
defparam main_vfb_dma_sink_sink_last_s35.INIT=16'h0100;
  LUT2 main_vfb_dma_sink_sink_last_s36 (
    .F(main_vfb_dma_sink_sink_last_40),
    .I0(main_vfb_litedramdmareader_length_storage[3]),
    .I1(main_vfb_litedramdmareader_length_storage[2]) 
);
defparam main_vfb_dma_sink_sink_last_s36.INIT=4'h1;
  LUT2 main_vfb_dma_sink_sink_last_s37 (
    .F(main_vfb_dma_sink_sink_last_41),
    .I0(main_vfb_litedramdmareader_offset[3]),
    .I1(main_vfb_litedramdmareader_length_storage[5]) 
);
defparam main_vfb_dma_sink_sink_last_s37.INIT=4'h9;
  LUT2 main_vfb_dma_sink_sink_last_s38 (
    .F(main_vfb_dma_sink_sink_last_42),
    .I0(main_vfb_litedramdmareader_length_storage[16]),
    .I1(main_vfb_litedramdmareader_offset[14]) 
);
defparam main_vfb_dma_sink_sink_last_s38.INIT=4'h4;
  LUT4 main_vfb_dma_sink_sink_last_s39 (
    .F(main_vfb_dma_sink_sink_last_43),
    .I0(main_vfb_litedramdmareader_offset[1]),
    .I1(main_vfb_litedramdmareader_length_storage[3]),
    .I2(main_vfb_litedramdmareader_offset[0]),
    .I3(main_vfb_litedramdmareader_length_storage[2]) 
);
defparam main_vfb_dma_sink_sink_last_s39.INIT=16'hF69F;
  LUT4 main_vfb_dma_sink_sink_last_s40 (
    .F(main_vfb_dma_sink_sink_last_44),
    .I0(main_vfb_litedramdmareader_length_storage[20]),
    .I1(main_vfb_litedramdmareader_offset[18]),
    .I2(main_vfb_litedramdmareader_offset[19]),
    .I3(main_vfb_litedramdmareader_length_storage[21]) 
);
defparam main_vfb_dma_sink_sink_last_s40.INIT=16'hB44B;
  LUT2 main_vfb_dma_sink_sink_last_s41 (
    .F(main_vfb_dma_sink_sink_last_45),
    .I0(main_vfb_litedramdmareader_offset[12]),
    .I1(main_vfb_litedramdmareader_length_storage[14]) 
);
defparam main_vfb_dma_sink_sink_last_s41.INIT=4'h9;
  LUT4 builder_csr_interconnect_dat_r_3_s10 (
    .F(builder_csr_interconnect_dat_r_3_14),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[5]),
    .I3(mem_adr0[4]) 
);
defparam builder_csr_interconnect_dat_r_3_s10.INIT=16'h1045;
  LUT4 builder_basesoc_bankmachine0_next_state_2_s13 (
    .F(builder_basesoc_bankmachine0_next_state_2_19),
    .I0(builder_basesoc_bankmachine0_next_state_0_22),
    .I1(n8564_3),
    .I2(main_sdram_bankmachine0_row_opened),
    .I3(main_sdram_bankmachine0_pipe_valid_source_valid) 
);
defparam builder_basesoc_bankmachine0_next_state_2_s13.INIT=16'h1055;
  LUT4 builder_basesoc_bankmachine2_next_state_2_s13 (
    .F(builder_basesoc_bankmachine2_next_state_2_19),
    .I0(builder_basesoc_bankmachine2_next_state_0_23),
    .I1(n9392_3),
    .I2(main_sdram_bankmachine2_row_opened),
    .I3(main_sdram_bankmachine2_pipe_valid_source_valid) 
);
defparam builder_basesoc_bankmachine2_next_state_2_s13.INIT=16'h1055;
  LUT4 builder_basesoc_bankmachine3_next_state_2_s13 (
    .F(builder_basesoc_bankmachine3_next_state_2_19),
    .I0(builder_basesoc_bankmachine3_next_state_0_23),
    .I1(n9806_3),
    .I2(main_sdram_bankmachine3_row_opened),
    .I3(main_sdram_bankmachine3_pipe_valid_source_valid) 
);
defparam builder_basesoc_bankmachine3_next_state_2_s13.INIT=16'h1055;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_s12 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_18),
    .I0(builder_basesoc_axilite2csr_state[2]),
    .I1(builder_basesoc_axilite2csr_state[1]),
    .I2(builder_basesoc_axilite2csr_state[0]),
    .I3(builder_basesoc_axilite2csr_next_state_1_18) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_s12.INIT=16'h4000;
  LUT4 builder_slave_sel_dec0_1_s7 (
    .F(builder_slave_sel_dec0_1_11),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_27_15),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_17_15),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_18_15),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_28_15) 
);
defparam builder_slave_sel_dec0_1_s7.INIT=16'h0100;
  LUT3 builder_slave_sel_dec0_1_s8 (
    .F(builder_slave_sel_dec0_1_13),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_23_15),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_26_15),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_25_15) 
);
defparam builder_slave_sel_dec0_1_s8.INIT=8'h01;
  LUT4 main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_s10 (
    .F(main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0),
    .I0(main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_13),
    .I1(builder_rr_read_grant),
    .I2(n20137_8),
    .I3(main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_15) 
);
defparam main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_s10.INIT=16'hABAA;
  LUT4 builder_basesoc_bankmachine0_next_state_1_s20 (
    .F(builder_basesoc_bankmachine0_next_state_1_29),
    .I0(main_sdram_bankmachine0_pipe_valid_sink_ready_6),
    .I1(main_sdram_choose_req_grant[0]),
    .I2(main_sdram_choose_req_grant[1]),
    .I3(builder_basesoc_bankmachine0_next_state_1_27) 
);
defparam builder_basesoc_bankmachine0_next_state_1_s20.INIT=16'h00FD;
  LUT4 main_sdram_bankmachine0_pipe_valid_sink_ready_s4 (
    .F(main_sdram_bankmachine0_pipe_valid_sink_ready),
    .I0(main_sdram_choose_req_grant[0]),
    .I1(main_sdram_choose_req_grant[1]),
    .I2(main_sdram_bankmachine0_pipe_valid_sink_ready_6),
    .I3(main_sdram_bankmachine0_pipe_valid_source_valid) 
);
defparam main_sdram_bankmachine0_pipe_valid_sink_ready_s4.INIT=16'h10FF;
  LUT4 main_sdram_bankmachine0_wrport_we_s9 (
    .F(main_sdram_bankmachine0_wrport_we_13),
    .I0(n14054_14),
    .I1(main_vfb_dma_res_fifo_do_read_6),
    .I2(main_vfb_dma_res_fifo_level[14]),
    .I3(main_vfb_litedramdmareader_enable_storage) 
);
defparam main_sdram_bankmachine0_wrport_we_s9.INIT=16'h2A00;
  LUT4 main_vfb_dma_res_fifo_do_read_s8 (
    .F(main_vfb_dma_res_fifo_do_read_12),
    .I0(main_vfb_litedramdmareader_enable_storage),
    .I1(main_vfb_cdc_cdc_graycounter0_q[2]),
    .I2(builder_multiregimpl11_regs1[2]),
    .I3(main_vfb_cdc_cdc_graycounter0_ce_5) 
);
defparam main_vfb_dma_res_fifo_do_read_s8.INIT=16'h2800;
  LUT4 main_vfb_dma_res_fifo_consume_c_0_s1 (
    .F(main_vfb_dma_res_fifo_consume_c[0]),
    .I0(sys_rst),
    .I1(main_vfb_dma_res_fifo_consume[0]),
    .I2(main_vfb_dma_res_fifo_consume_0_24),
    .I3(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_c_0_s1.INIT=16'h1150;
  LUT4 main_vfb_dma_res_fifo_consume_c_10_s1 (
    .F(main_vfb_dma_res_fifo_consume_c[10]),
    .I0(sys_rst),
    .I1(n22286_7),
    .I2(main_vfb_dma_res_fifo_consume_10_19),
    .I3(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_c_10_s1.INIT=16'h4450;
  LUT4 main_vfb_dma_res_fifo_consume_c_11_s1 (
    .F(main_vfb_dma_res_fifo_consume_c[11]),
    .I0(sys_rst),
    .I1(n22285_7),
    .I2(main_vfb_dma_res_fifo_consume_11_19),
    .I3(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_c_11_s1.INIT=16'h4450;
  LUT4 main_vfb_dma_res_fifo_consume_c_13_s1 (
    .F(main_vfb_dma_res_fifo_consume_c[13]),
    .I0(sys_rst),
    .I1(n22283_5),
    .I2(main_vfb_dma_res_fifo_consume_13_19),
    .I3(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_c_13_s1.INIT=16'h4450;
  LUT4 main_vfb_dma_res_fifo_consume_c_2_s1 (
    .F(main_vfb_dma_res_fifo_consume_c[2]),
    .I0(sys_rst),
    .I1(n22294_7),
    .I2(main_vfb_dma_res_fifo_consume_2_19),
    .I3(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_c_2_s1.INIT=16'h4450;
  LUT4 main_vfb_dma_res_fifo_consume_c_3_s1 (
    .F(main_vfb_dma_res_fifo_consume_c[3]),
    .I0(sys_rst),
    .I1(n22293_7),
    .I2(main_vfb_dma_res_fifo_consume_3_19),
    .I3(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_c_3_s1.INIT=16'h4450;
  LUT4 main_vfb_dma_res_fifo_consume_c_5_s1 (
    .F(main_vfb_dma_res_fifo_consume_c[5]),
    .I0(sys_rst),
    .I1(n22291_7),
    .I2(main_vfb_dma_res_fifo_consume_5_19),
    .I3(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_c_5_s1.INIT=16'h4450;
  LUT4 main_vfb_dma_res_fifo_consume_c_6_s1 (
    .F(main_vfb_dma_res_fifo_consume_c[6]),
    .I0(sys_rst),
    .I1(n22290_7),
    .I2(main_vfb_dma_res_fifo_consume_6_19),
    .I3(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_c_6_s1.INIT=16'h4450;
  LUT4 main_vfb_dma_res_fifo_consume_c_8_s1 (
    .F(main_vfb_dma_res_fifo_consume_c[8]),
    .I0(sys_rst),
    .I1(n22288_7),
    .I2(main_vfb_dma_res_fifo_consume_8_19),
    .I3(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_c_8_s1.INIT=16'h4450;
  LUT4 main_vfb_dma_res_fifo_do_read_s9 (
    .F(main_vfb_dma_res_fifo_do_read_14),
    .I0(main_vfb_dma_res_fifo_level[14]),
    .I1(main_vfb_dma_res_fifo_level[10]),
    .I2(main_vfb_dma_res_fifo_level[11]),
    .I3(main_vfb_dma_res_fifo_do_read_7) 
);
defparam main_vfb_dma_res_fifo_do_read_s9.INIT=16'h0100;
  LUT4 main_vfb_dma_sink_sink_last_s42 (
    .F(main_vfb_dma_sink_sink_last_47),
    .I0(main_vfb_litedramdmareader_length_storage[5]),
    .I1(main_vfb_litedramdmareader_length_storage[4]),
    .I2(main_vfb_litedramdmareader_length_storage[3]),
    .I3(main_vfb_litedramdmareader_length_storage[2]) 
);
defparam main_vfb_dma_sink_sink_last_s42.INIT=16'h0001;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_s5 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_10),
    .I0(main_vfb_dma_sink_sink_last_7),
    .I1(main_vfb_dma_sink_sink_last_8),
    .I2(main_vfb_litedramdmareader_loop_storage),
    .I3(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_s5.INIT=16'hBF00;
  LUT2 n33934_s1 (
    .F(n33934_5),
    .I0(dvi_rst),
    .I1(builder_multiregimpl1_regs1) 
);
defparam n33934_s1.INIT=4'hB;
  LUT4 main_basesoc_uart_rx_pending_s4 (
    .F(main_basesoc_uart_rx_pending_10),
    .I0(main_basesoc_uart_pending_r[1]),
    .I1(main_basesoc_uart_pending_re),
    .I2(main_basesoc_uart_rx_trigger_d),
    .I3(main_basesoc_uart_rx_fifo_readable) 
);
defparam main_basesoc_uart_rx_pending_s4.INIT=16'h8F88;
  LUT4 n21185_s2 (
    .F(n21185_7),
    .I0(n21179_3),
    .I1(main_sdram_sequencer_trigger[0]),
    .I2(main_sdram_sequencer_trigger[2]),
    .I3(main_sdram_sequencer_trigger[1]) 
);
defparam n21185_s2.INIT=16'hABAA;
  LUT4 n34326_s1 (
    .F(n34326_5),
    .I0(sys_rst),
    .I1(main_sdram_sequencer_trigger[0]),
    .I2(main_sdram_sequencer_trigger[1]),
    .I3(main_sdram_sequencer_trigger[2]) 
);
defparam n34326_s1.INIT=16'hBAAA;
  LUT4 main_vfb_dma_res_fifo_consume_12_s12 (
    .F(main_vfb_dma_res_fifo_consume_12_19),
    .I0(main_vfb_dma_res_fifo_consume[12]),
    .I1(n22284_8),
    .I2(main_vfb_dma_res_fifo_consume_12_21),
    .I3(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_12_s12.INIT=16'h990F;
  LUT4 main_vfb_dma_res_fifo_consume_7_s12 (
    .F(main_vfb_dma_res_fifo_consume_7_19),
    .I0(main_vfb_dma_res_fifo_consume[7]),
    .I1(n22289_8),
    .I2(main_vfb_dma_res_fifo_consume_7_21),
    .I3(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_7_s12.INIT=16'h990F;
  LUT4 main_vfb_dma_res_fifo_consume_4_s12 (
    .F(main_vfb_dma_res_fifo_consume_4_19),
    .I0(main_vfb_dma_res_fifo_consume[4]),
    .I1(n22292_8),
    .I2(main_vfb_dma_res_fifo_consume_4_21),
    .I3(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_4_s12.INIT=16'h990F;
  LUT4 main_vfb_dma_res_fifo_consume_1_s12 (
    .F(main_vfb_dma_res_fifo_consume_1_19),
    .I0(main_vfb_dma_res_fifo_consume[0]),
    .I1(main_vfb_dma_res_fifo_consume[1]),
    .I2(main_vfb_dma_res_fifo_consume_1_21),
    .I3(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_1_s12.INIT=16'h990F;
  LUT4 n22861_s5 (
    .F(n22861_9),
    .I0(builder_csr_bankarray_sel_6),
    .I1(builder_csr_bankarray_sel_7),
    .I2(n22789_6),
    .I3(n22861_5) 
);
defparam n22861_s5.INIT=16'hBFFF;
  LUT4 n22871_s2 (
    .F(n22871_6),
    .I0(builder_csr_bankarray_sel_7),
    .I1(builder_csr_bankarray_sel_6),
    .I2(n22789_6),
    .I3(n22861_5) 
);
defparam n22871_s2.INIT=16'hBFFF;
  LUT3 n6778_s3 (
    .F(n6778_7),
    .I0(builder_rd_timer_count_19_6),
    .I1(n20137_7),
    .I2(n20137_8) 
);
defparam n6778_s3.INIT=8'h10;
  LUT3 n25592_s3 (
    .F(n25592_7),
    .I0(sys_rst),
    .I1(n20137_7),
    .I2(n20137_8) 
);
defparam n25592_s3.INIT=8'hEF;
  LUT4 builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value_ce1_s10 (
    .F(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value_ce1_17),
    .I0(n20137_7),
    .I1(builder_slave_sel_dec1[3]),
    .I2(builder_slave_sel_reg1[3]),
    .I3(builder_axirequestcounter1_empty) 
);
defparam builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value_ce1_s10.INIT=16'h4450;
  LUT4 builder_csr_bankarray_csrbank7_cs0_re_s4 (
    .F(builder_csr_bankarray_csrbank7_cs0_re_9),
    .I0(builder_csr_bankarray_csrbank7_cs0_re_7),
    .I1(builder_basesoc_adr_5_11),
    .I2(builder_basesoc_axilite2csr_next_state_2_17),
    .I3(builder_basesoc_axilite2csr_next_state_2_16) 
);
defparam builder_csr_bankarray_csrbank7_cs0_re_s4.INIT=16'h5400;
  LUT4 main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_s10 (
    .F(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_17),
    .I0(n20137_7),
    .I1(builder_slave_sel_dec1[2]),
    .I2(builder_slave_sel_reg1[2]),
    .I3(builder_axirequestcounter1_empty) 
);
defparam main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_s10.INIT=16'h4450;
  LUT4 builder_rr_read_grant_s12 (
    .F(builder_rr_read_grant_17),
    .I0(builder_axilite2wishbone_next_state_1_18),
    .I1(builder_axi2axilite_state[1]),
    .I2(builder_axi2axilite_state[0]),
    .I3(builder_axi2axilite_next_state_0_14) 
);
defparam builder_rr_read_grant_s12.INIT=16'h0020;
  LUT4 n21915_s4 (
    .F(n21915_8),
    .I0(builder_basesoc_bankmachine0_next_state_1_29),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_we),
    .I2(n34355_5),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam n21915_s4.INIT=16'h1000;
  LUT4 n21904_s9 (
    .F(n21904_13),
    .I0(builder_basesoc_roundrobin0_grant),
    .I1(builder_basesoc_bankmachine0_next_state_1_29),
    .I2(main_sdram_bankmachine0_pipe_valid_source_payload_we),
    .I3(n34355_5) 
);
defparam n21904_s9.INIT=16'h0100;
  LUT4 builder_basesoc_socbushandler_pipe_valid_sink_ready_s7 (
    .F(builder_basesoc_socbushandler_pipe_valid_sink_ready_11),
    .I0(builder_basesoc_socbushandler_cmd_done),
    .I1(builder_basesoc_socbushandler_pipe_valid_source_valid),
    .I2(builder_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I3(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_14) 
);
defparam builder_basesoc_socbushandler_pipe_valid_sink_ready_s7.INIT=16'h0015;
  LUT4 main_basesoc_socbushandler_pipe_valid_sink_ready_s7 (
    .F(main_basesoc_socbushandler_pipe_valid_sink_ready_11),
    .I0(main_basesoc_socbushandler_cmd_done),
    .I1(main_basesoc_socbushandler_pipe_valid_source_valid),
    .I2(main_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I3(main_basesoc_socbushandler_cmd_done_axi2axilite1_next_value0_14) 
);
defparam main_basesoc_socbushandler_pipe_valid_sink_ready_s7.INIT=16'h0015;
  LUT4 main_basesoc_timer_zero_trigger_s3 (
    .F(main_basesoc_timer_zero_trigger),
    .I0(main_basesoc_timer_value[30]),
    .I1(main_basesoc_timer_value[31]),
    .I2(main_basesoc_timer_value[29]),
    .I3(main_basesoc_timer_zero_trigger_5) 
);
defparam main_basesoc_timer_zero_trigger_s3.INIT=16'h0100;
  LUT4 main_basesoc_tx_phase_7_s6 (
    .F(main_basesoc_tx_phase_7_12),
    .I0(main_basesoc_tx_phase[4]),
    .I1(main_basesoc_tx_phase[5]),
    .I2(main_basesoc_tx_phase[2]),
    .I3(main_basesoc_tx_phase[3]) 
);
defparam main_basesoc_tx_phase_7_s6.INIT=16'h0111;
  LUT4 main_basesoc_tx_phase_4_s6 (
    .F(main_basesoc_tx_phase_4_12),
    .I0(main_basesoc_tx_phase[4]),
    .I1(main_basesoc_tx_phase[2]),
    .I2(main_basesoc_tx_phase[3]),
    .I3(builder_basesoc_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_4_s6.INIT=16'h95FF;
  LUT4 main_bridge_axi2axi_lite_pipe_valid_sink_ready_s8 (
    .F(main_bridge_axi2axi_lite_pipe_valid_sink_ready_12),
    .I0(main_bridge_axi2axi_lite_cmd_done),
    .I1(main_bridge_axi2axi_lite_pipe_valid_source_valid),
    .I2(main_bridge_axi2axi_lite_pipe_valid_sink_ready_5),
    .I3(main_tag_di_dirty) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_sink_ready_s8.INIT=16'h1500;
  LUT4 main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_s11 (
    .F(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_valid),
    .I1(main_bridge_axi2axi_lite_pipe_valid_sink_ready_5),
    .I2(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_14),
    .I3(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_15) 
);
defparam main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_s11.INIT=16'h8000;
  LUT4 main_vfb_cdc_cdc_graycounter1_q_next_1_s1 (
    .F(main_vfb_cdc_cdc_graycounter1_q_next[1]),
    .I0(main_vfb_cdc_cdc_graycounter1_q_next_binary[2]),
    .I1(main_vfb_cdc_cdc_graycounter1_q_binary[0]),
    .I2(main_vfb_cdc_cdc_graycounter1_ce),
    .I3(main_vfb_cdc_cdc_graycounter1_q_binary[1]) 
);
defparam main_vfb_cdc_cdc_graycounter1_q_next_1_s1.INIT=16'h956A;
  LUT4 main_vfb_cdc_cdc_graycounter1_q_next_0_s1 (
    .F(main_vfb_cdc_cdc_graycounter1_q_next[0]),
    .I0(main_vfb_cdc_cdc_graycounter1_q_binary[0]),
    .I1(main_vfb_cdc_cdc_graycounter1_ce),
    .I2(main_vfb_cdc_cdc_graycounter1_q_binary[1]),
    .I3(main_vfb_cdc_cdc_graycounter1_q_next_binary[0]) 
);
defparam main_vfb_cdc_cdc_graycounter1_q_next_0_s1.INIT=16'h8778;
  LUT4 main_vfb_first_resetinserter_next_value_ce_s1 (
    .F(main_vfb_first_resetinserter_next_value_ce),
    .I0(main_vfb_cdc_cdc_graycounter1_ce),
    .I1(storage_9_dat1[33]),
    .I2(builder_basesoc_resetinserter_state),
    .I3(builder_multiregimpl12_regs1) 
);
defparam main_vfb_first_resetinserter_next_value_ce_s1.INIT=16'h8F88;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_22_s4 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_22_9),
    .I0(main_vfb_litedramdmareader_offset[20]),
    .I1(main_vfb_litedramdmareader_offset[21]),
    .I2(main_vfb_litedramdmareader_offset[19]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_19_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_22_s4.INIT=16'h8000;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_20_s4 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[20]),
    .I0(main_vfb_litedramdmareader_offset[20]),
    .I1(main_vfb_litedramdmareader_offset[19]),
    .I2(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_19_7),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_10) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_20_s4.INIT=16'h6A00;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_5_s4 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[5]),
    .I0(main_vfb_litedramdmareader_offset[5]),
    .I1(main_vfb_litedramdmareader_offset[4]),
    .I2(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_4_7),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_10) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_5_s4.INIT=16'h6A00;
  LUT4 n12834_s2 (
    .F(n12834_6),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(builder_basesoc_fsm_state[0]),
    .I2(builder_basesoc_fsm_state[1]),
    .I3(builder_basesoc_fullmemorywe_state[1]) 
);
defparam n12834_s2.INIT=16'h4100;
  LUT3 n20997_s3 (
    .F(n20997_7),
    .I0(main_basesoc_timer_value[2]),
    .I1(main_basesoc_timer_value[0]),
    .I2(main_basesoc_timer_value[1]) 
);
defparam n20997_s3.INIT=8'h01;
  LUT4 n20996_s3 (
    .F(n20996_7),
    .I0(main_basesoc_timer_value[2]),
    .I1(main_basesoc_timer_value[3]),
    .I2(main_basesoc_timer_value[0]),
    .I3(main_basesoc_timer_value[1]) 
);
defparam n20996_s3.INIT=16'h0001;
  LUT4 mosi_latch_s8 (
    .F(mosi_latch),
    .I0(control_storage[0]),
    .I1(control_re),
    .I2(builder_basesoc_spimaster_state[0]),
    .I3(builder_basesoc_spimaster_state[1]) 
);
defparam mosi_latch_s8.INIT=16'h0008;
  LUT3 n34239_s3 (
    .F(n34239_7),
    .I0(builder_basesoc_spimaster_state[0]),
    .I1(builder_basesoc_spimaster_state[1]),
    .I2(n14677_5) 
);
defparam n34239_s3.INIT=8'hE0;
  LUT4 builder_axi2axilite0_next_state_1_s14 (
    .F(builder_axi2axilite0_next_state_1_21),
    .I0(builder_rr_write_grant_7),
    .I1(builder_slave_sel_dec0[0]),
    .I2(builder_slave_sel_reg0[0]),
    .I3(builder_axirequestcounter0_empty) 
);
defparam builder_axi2axilite0_next_state_1_s14.INIT=16'h4450;
  LUT4 builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value_ce1_s11 (
    .F(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value_ce1_19),
    .I0(builder_rr_write_grant_7),
    .I1(builder_slave_sel_dec0[3]),
    .I2(builder_slave_sel_reg0[3]),
    .I3(builder_axirequestcounter0_empty) 
);
defparam builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value_ce1_s11.INIT=16'h4450;
  LUT4 builder_rd_lock_counter_7_s10 (
    .F(builder_rd_lock_counter_7_15),
    .I0(main_basesoc_basesoc_socbushandler_cmd_done),
    .I1(builder_axi2axilite0_next_state_0_13),
    .I2(builder_axi2axilite0_state[1]),
    .I3(builder_axi2axilite0_state[0]) 
);
defparam builder_rd_lock_counter_7_s10.INIT=16'h0200;
  LUT4 builder_rr_read_grant_s13 (
    .F(builder_rr_read_grant_19),
    .I0(builder_axi2axilite0_next_state_0_13),
    .I1(main_basesoc_basesoc_last_was_read_axilitesram0_next_value2),
    .I2(builder_axi2axilite0_state[1]),
    .I3(builder_axi2axilite0_state[0]) 
);
defparam builder_rr_read_grant_s13.INIT=16'h0400;
  LUT4 builder_basesoc_axilitesram0_next_state_1_s17 (
    .F(builder_basesoc_axilitesram0_next_state_1_22),
    .I0(n6778_4),
    .I1(builder_axi2axilite0_next_state_0_13),
    .I2(builder_axi2axilite0_state[1]),
    .I3(builder_axi2axilite0_state[0]) 
);
defparam builder_basesoc_axilitesram0_next_state_1_s17.INIT=16'h0100;
  LUT4 main_data_port_dat_w_127_s4 (
    .F(main_data_port_dat_w_127_8),
    .I0(builder_basesoc_fullmemorywe_state[0]),
    .I1(main_wishbone_bridge_aborted),
    .I2(builder_basesoc_fsm_state_1_9),
    .I3(builder_basesoc_fullmemorywe_state[1]) 
);
defparam main_data_port_dat_w_127_s4.INIT=16'h0200;
  LUT4 n22889_s2 (
    .F(n22889_6),
    .I0(n23650_6),
    .I1(n23650_7),
    .I2(n23650_5),
    .I3(n22789_5) 
);
defparam n22889_s2.INIT=16'hBFFF;
  LUT4 builder_wishbone2axi0_state_1_s5 (
    .F(builder_wishbone2axi0_state_1_11),
    .I0(builder_rr_read_grant),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(main_basesoc_socbushandler_wishbone2axi0_cmd_done) 
);
defparam builder_wishbone2axi0_state_1_s5.INIT=16'h4500;
  LUT4 builder_rr_read_grant_s14 (
    .F(builder_rr_read_grant_21),
    .I0(builder_rr_read_grant_7),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_rr_read_grant_9) 
);
defparam builder_rr_read_grant_s14.INIT=16'h1000;
  LUT4 main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_s11 (
    .F(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_18),
    .I0(builder_rr_write_grant_7),
    .I1(builder_slave_sel_dec0[1]),
    .I2(builder_slave_sel_reg0[1]),
    .I3(builder_axirequestcounter0_empty) 
);
defparam main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_s11.INIT=16'h4450;
  LUT4 n23416_s18 (
    .F(n23416_23),
    .I0(n22861_5),
    .I1(n22960_13),
    .I2(main_basesoc_uart_tx_fifo_level0[4]),
    .I3(main_basesoc_uart_tx_fifo_syncfifo_re_4) 
);
defparam n23416_s18.INIT=16'h5333;
  LUT3 n20797_s1 (
    .F(n20797_5),
    .I0(main_basesoc_uart_tx_trigger_d),
    .I1(main_basesoc_uart_tx_fifo_level0[4]),
    .I2(main_basesoc_uart_tx_fifo_syncfifo_re_4) 
);
defparam n20797_s1.INIT=8'h15;
  LUT4 main_basesoc_uart_tx_fifo_wrport_we_s4 (
    .F(main_basesoc_uart_tx_fifo_wrport_we),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_10),
    .I1(main_basesoc_uart_tx_fifo_level0[4]),
    .I2(main_basesoc_uart_tx_fifo_syncfifo_re_4),
    .I3(main_basesoc_uart_tx_fifo_wrport_we_5) 
);
defparam main_basesoc_uart_tx_fifo_wrport_we_s4.INIT=16'h2A00;
  LUT4 main_data_port_we_12_s3 (
    .F(main_data_port_we[12]),
    .I0(main_basesoc_ram_we_0_4),
    .I1(main_data_port_we_0_8),
    .I2(main_data_port_we_12_6),
    .I3(main_data_port_dat_w_127_8) 
);
defparam main_data_port_we_12_s3.INIT=16'hFF40;
  LUT4 main_data_port_we_8_s3 (
    .F(main_data_port_we[8]),
    .I0(main_basesoc_ram_we_0_4),
    .I1(main_data_port_we_0_8),
    .I2(main_data_port_we_8_6),
    .I3(main_data_port_dat_w_127_8) 
);
defparam main_data_port_we_8_s3.INIT=16'hFF40;
  LUT4 main_data_port_we_4_s3 (
    .F(main_data_port_we[4]),
    .I0(main_basesoc_ram_we_0_4),
    .I1(main_data_port_we_0_8),
    .I2(main_data_port_we_4_6),
    .I3(main_data_port_dat_w_127_8) 
);
defparam main_data_port_we_4_s3.INIT=16'hFF40;
  LUT4 main_data_port_we_0_s5 (
    .F(main_data_port_we[0]),
    .I0(main_data_port_we_0_6),
    .I1(main_basesoc_ram_we_0_4),
    .I2(main_data_port_we_0_8),
    .I3(main_data_port_dat_w_127_8) 
);
defparam main_data_port_we_0_s5.INIT=16'hFF20;
  LUT4 main_data_port_we_13_s2 (
    .F(main_data_port_we[13]),
    .I0(main_basesoc_ram_we_1_4),
    .I1(main_data_port_we_0_8),
    .I2(main_data_port_we_12_6),
    .I3(main_data_port_dat_w_127_8) 
);
defparam main_data_port_we_13_s2.INIT=16'hFF40;
  LUT4 main_data_port_we_9_s2 (
    .F(main_data_port_we[9]),
    .I0(main_basesoc_ram_we_1_4),
    .I1(main_data_port_we_0_8),
    .I2(main_data_port_we_8_6),
    .I3(main_data_port_dat_w_127_8) 
);
defparam main_data_port_we_9_s2.INIT=16'hFF40;
  LUT4 main_data_port_we_5_s2 (
    .F(main_data_port_we[5]),
    .I0(main_basesoc_ram_we_1_4),
    .I1(main_data_port_we_0_8),
    .I2(main_data_port_we_4_6),
    .I3(main_data_port_dat_w_127_8) 
);
defparam main_data_port_we_5_s2.INIT=16'hFF40;
  LUT4 main_data_port_we_1_s3 (
    .F(main_data_port_we[1]),
    .I0(main_data_port_we_0_6),
    .I1(main_basesoc_ram_we_1_4),
    .I2(main_data_port_we_0_8),
    .I3(main_data_port_dat_w_127_8) 
);
defparam main_data_port_we_1_s3.INIT=16'hFF20;
  LUT4 main_data_port_we_14_s2 (
    .F(main_data_port_we[14]),
    .I0(main_basesoc_ram_we_2_4),
    .I1(main_data_port_we_0_8),
    .I2(main_data_port_we_12_6),
    .I3(main_data_port_dat_w_127_8) 
);
defparam main_data_port_we_14_s2.INIT=16'hFF40;
  LUT4 main_data_port_we_10_s2 (
    .F(main_data_port_we[10]),
    .I0(main_basesoc_ram_we_2_4),
    .I1(main_data_port_we_0_8),
    .I2(main_data_port_we_8_6),
    .I3(main_data_port_dat_w_127_8) 
);
defparam main_data_port_we_10_s2.INIT=16'hFF40;
  LUT4 main_data_port_we_6_s2 (
    .F(main_data_port_we[6]),
    .I0(main_basesoc_ram_we_2_4),
    .I1(main_data_port_we_0_8),
    .I2(main_data_port_we_4_6),
    .I3(main_data_port_dat_w_127_8) 
);
defparam main_data_port_we_6_s2.INIT=16'hFF40;
  LUT4 main_data_port_we_2_s3 (
    .F(main_data_port_we[2]),
    .I0(main_data_port_we_0_6),
    .I1(main_basesoc_ram_we_2_4),
    .I2(main_data_port_we_0_8),
    .I3(main_data_port_dat_w_127_8) 
);
defparam main_data_port_we_2_s3.INIT=16'hFF20;
  LUT4 main_data_port_we_15_s2 (
    .F(main_data_port_we[15]),
    .I0(main_basesoc_ram_we_3_4),
    .I1(main_data_port_we_0_8),
    .I2(main_data_port_we_12_6),
    .I3(main_data_port_dat_w_127_8) 
);
defparam main_data_port_we_15_s2.INIT=16'hFF40;
  LUT4 main_data_port_we_11_s2 (
    .F(main_data_port_we[11]),
    .I0(main_basesoc_ram_we_3_4),
    .I1(main_data_port_we_0_8),
    .I2(main_data_port_we_8_6),
    .I3(main_data_port_dat_w_127_8) 
);
defparam main_data_port_we_11_s2.INIT=16'hFF40;
  LUT4 main_data_port_we_7_s2 (
    .F(main_data_port_we[7]),
    .I0(main_basesoc_ram_we_3_4),
    .I1(main_data_port_we_0_8),
    .I2(main_data_port_we_4_6),
    .I3(main_data_port_dat_w_127_8) 
);
defparam main_data_port_we_7_s2.INIT=16'hFF40;
  LUT4 main_data_port_we_3_s3 (
    .F(main_data_port_we[3]),
    .I0(main_data_port_we_0_6),
    .I1(main_basesoc_ram_we_3_4),
    .I2(main_data_port_we_0_8),
    .I3(main_data_port_dat_w_127_8) 
);
defparam main_data_port_we_3_s3.INIT=16'hFF20;
  LUT4 n34200_s2 (
    .F(n34200_6),
    .I0(n24421_4),
    .I1(main_sdram_choose_cmd_ce_7),
    .I2(main_sdram_choose_cmd_ce_8),
    .I3(main_sdram_choose_cmd_ce_9) 
);
defparam n34200_s2.INIT=16'h0510;
  LUT4 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_4_s3 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_4_8),
    .I0(main_vtg_source_payload_hcount[2]),
    .I1(main_vtg_source_payload_hcount[3]),
    .I2(main_vtg_source_payload_hcount[0]),
    .I3(main_vtg_source_payload_hcount[1]) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_4_s3.INIT=16'h8000;
  LUT4 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_2_s3 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[2]),
    .I0(main_vtg_source_payload_hcount[2]),
    .I1(main_vtg_source_payload_hcount[0]),
    .I2(main_vtg_source_payload_hcount[1]),
    .I3(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_6) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_2_s3.INIT=16'h6A00;
  LUT4 n19218_s3 (
    .F(n19218_8),
    .I0(main_basesoc_basesoc_socbushandler_beat_count[2]),
    .I1(main_basesoc_basesoc_socbushandler_beat_count[0]),
    .I2(main_basesoc_basesoc_socbushandler_beat_count[1]),
    .I3(main_basesoc_basesoc_socbushandler_beat_count[3]) 
);
defparam n19218_s3.INIT=16'h7F80;
  LUT3 n19219_s4 (
    .F(n19219_9),
    .I0(main_basesoc_basesoc_socbushandler_beat_count[2]),
    .I1(main_basesoc_basesoc_socbushandler_beat_count[0]),
    .I2(main_basesoc_basesoc_socbushandler_beat_count[1]) 
);
defparam n19219_s4.INIT=8'h6A;
  LUT4 n19452_s3 (
    .F(n19452_8),
    .I0(main_basesoc_socbushandler_beat_count[2]),
    .I1(main_basesoc_socbushandler_beat_count[0]),
    .I2(main_basesoc_socbushandler_beat_count[1]),
    .I3(main_basesoc_socbushandler_beat_count[3]) 
);
defparam n19452_s3.INIT=16'h7F80;
  LUT3 n19453_s4 (
    .F(n19453_9),
    .I0(main_basesoc_socbushandler_beat_count[2]),
    .I1(main_basesoc_socbushandler_beat_count[0]),
    .I2(main_basesoc_socbushandler_beat_count[1]) 
);
defparam n19453_s4.INIT=8'h6A;
  LUT4 n19686_s3 (
    .F(n19686_8),
    .I0(main_bridge_axi2axi_lite_beat_count[2]),
    .I1(main_bridge_axi2axi_lite_beat_count[0]),
    .I2(main_bridge_axi2axi_lite_beat_count[1]),
    .I3(main_bridge_axi2axi_lite_beat_count[3]) 
);
defparam n19686_s3.INIT=16'h7F80;
  LUT3 n19687_s4 (
    .F(n19687_9),
    .I0(main_bridge_axi2axi_lite_beat_count[2]),
    .I1(main_bridge_axi2axi_lite_beat_count[0]),
    .I2(main_bridge_axi2axi_lite_beat_count[1]) 
);
defparam n19687_s4.INIT=8'h6A;
  LUT4 n19953_s3 (
    .F(n19953_8),
    .I0(builder_basesoc_socbushandler_beat_count[2]),
    .I1(builder_basesoc_socbushandler_beat_count[0]),
    .I2(builder_basesoc_socbushandler_beat_count[1]),
    .I3(builder_basesoc_socbushandler_beat_count[3]) 
);
defparam n19953_s3.INIT=16'h7F80;
  LUT3 n19954_s4 (
    .F(n19954_9),
    .I0(builder_basesoc_socbushandler_beat_count[2]),
    .I1(builder_basesoc_socbushandler_beat_count[0]),
    .I2(builder_basesoc_socbushandler_beat_count[1]) 
);
defparam n19954_s4.INIT=8'h6A;
  LUT4 n20648_s5 (
    .F(n20648_11),
    .I0(main_basesoc_tx_phase[26]),
    .I1(n20650_9),
    .I2(main_basesoc_tx_phase[25]),
    .I3(main_basesoc_tx_phase[24]) 
);
defparam n20648_s5.INIT=16'h9AAA;
  LUT4 n20725_s5 (
    .F(n20725_11),
    .I0(main_basesoc_rx_phase[26]),
    .I1(n20727_9),
    .I2(main_basesoc_rx_phase[25]),
    .I3(main_basesoc_rx_phase[24]) 
);
defparam n20725_s5.INIT=16'h9AAA;
  LUT4 n20729_s4 (
    .F(n20729_10),
    .I0(main_basesoc_rx_phase[20]),
    .I1(n20731_11),
    .I2(main_basesoc_rx_phase[21]),
    .I3(main_basesoc_rx_phase[22]) 
);
defparam n20729_s4.INIT=16'h1FE0;
  LUT3 n20730_s5 (
    .F(n20730_11),
    .I0(main_basesoc_rx_phase[21]),
    .I1(main_basesoc_rx_phase[20]),
    .I2(n20731_11) 
);
defparam n20730_s5.INIT=8'h56;
  LUT4 n20734_s5 (
    .F(n20734_12),
    .I0(main_basesoc_rx_phase[17]),
    .I1(n20735_9),
    .I2(main_basesoc_rx_phase[15]),
    .I3(main_basesoc_rx_phase[16]) 
);
defparam n20734_s5.INIT=16'hA655;
  LUT3 n20985_s3 (
    .F(n20985_7),
    .I0(main_basesoc_timer_value[14]),
    .I1(main_basesoc_timer_value[13]),
    .I2(n20987_5) 
);
defparam n20985_s3.INIT=8'h10;
  LUT4 n20984_s3 (
    .F(n20984_7),
    .I0(main_basesoc_timer_value[14]),
    .I1(main_basesoc_timer_value[15]),
    .I2(main_basesoc_timer_value[13]),
    .I3(n20987_5) 
);
defparam n20984_s3.INIT=16'h0100;
  LUT4 n22287_s5 (
    .F(n22287_10),
    .I0(main_vfb_dma_res_fifo_consume[9]),
    .I1(main_vfb_dma_res_fifo_consume[7]),
    .I2(main_vfb_dma_res_fifo_consume[8]),
    .I3(n22289_8) 
);
defparam n22287_s5.INIT=16'h6AAA;
  LUT3 n23129_s3 (
    .F(n23129_7),
    .I0(n23129_5),
    .I1(builder_csr_bankarray_sel_7),
    .I2(builder_csr_bankarray_sel_6) 
);
defparam n23129_s3.INIT=8'h7F;
  LUT3 n22789_s4 (
    .F(n22789_8),
    .I0(builder_csr_bankarray_sel_7),
    .I1(builder_csr_bankarray_sel_6),
    .I2(n22789_6) 
);
defparam n22789_s4.INIT=8'h7F;
  LUT4 n22950_s11 (
    .F(n22950_16),
    .I0(builder_basesoc_adr[1]),
    .I1(n23128_11),
    .I2(builder_basesoc_adr[2]),
    .I3(n22861_6) 
);
defparam n22950_s11.INIT=16'h8000;
  LUT4 n23128_s5 (
    .F(n23128_9),
    .I0(builder_basesoc_adr[1]),
    .I1(n23128_11),
    .I2(builder_basesoc_adr[2]),
    .I3(n22861_6) 
);
defparam n23128_s5.INIT=16'h4000;
  LUT4 main_basesoc_uart_tx_fifo_wrport_we_s5 (
    .F(main_basesoc_uart_tx_fifo_wrport_we_10),
    .I0(builder_csr_bankarray_sel_7),
    .I1(builder_csr_bankarray_sel_6),
    .I2(n23129_5),
    .I3(builder_csr_bankarray_csrbank7_cs0_re_9) 
);
defparam main_basesoc_uart_tx_fifo_wrport_we_s5.INIT=16'h4000;
  LUT4 n23417_s2 (
    .F(n23417_6),
    .I0(builder_csr_bankarray_sel_7),
    .I1(builder_csr_bankarray_sel_6),
    .I2(n23129_5),
    .I3(main_basesoc_uart_tx_fifo_wrport_we_5) 
);
defparam n23417_s2.INIT=16'hBFFF;
  LUT4 main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value_ce1_s9 (
    .F(main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value_ce1_16),
    .I0(n20137_7),
    .I1(builder_slave_sel_dec1[0]),
    .I2(builder_slave_sel_reg1[0]),
    .I3(builder_axirequestcounter1_empty) 
);
defparam main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value_ce1_s9.INIT=16'h4450;
  LUT4 main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_s12 (
    .F(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_20),
    .I0(n20137_7),
    .I1(builder_slave_sel_dec1[1]),
    .I2(builder_slave_sel_reg1[1]),
    .I3(builder_axirequestcounter1_empty) 
);
defparam main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_s12.INIT=16'h4450;
  LUT4 main_basesoc_basesoc_adr_13_s9 (
    .F(main_basesoc_basesoc_adr_13_15),
    .I0(builder_basesoc_axilitesram0_state[0]),
    .I1(builder_basesoc_axilitesram0_state[1]),
    .I2(builder_basesoc_axilitesram0_state[2]),
    .I3(builder_basesoc_axilitesram0_next_state_2_17) 
);
defparam main_basesoc_basesoc_adr_13_s9.INIT=16'hE100;
  LUT4 main_sdram_bankmachine1_wrport_we_s6 (
    .F(main_sdram_bankmachine1_wrport_we_10),
    .I0(main_sdram_bankmachine0_pipe_valid_source_valid),
    .I1(main_sdram_bankmachine0_syncfifo0_readable),
    .I2(builder_basesoc_roundrobin0_grant),
    .I3(n14054_14) 
);
defparam main_sdram_bankmachine1_wrport_we_s6.INIT=16'h1F00;
  LUT4 builder_basesoc_roundrobin1_grant_s7 (
    .F(builder_basesoc_roundrobin1_grant_12),
    .I0(main_sdram_bankmachine0_pipe_valid_source_valid),
    .I1(main_sdram_bankmachine0_syncfifo0_readable),
    .I2(builder_basesoc_roundrobin0_grant),
    .I3(main_wishbone_bridge_cmd_addr[7]) 
);
defparam builder_basesoc_roundrobin1_grant_s7.INIT=16'h00F1;
  LUT4 builder_basesoc_roundrobin0_grant_s8 (
    .F(builder_basesoc_roundrobin0_grant_13),
    .I0(main_sdram_bankmachine1_pipe_valid_source_valid),
    .I1(main_sdram_bankmachine1_syncfifo1_readable),
    .I2(builder_basesoc_roundrobin1_grant),
    .I3(main_wishbone_bridge_cmd_addr[7]) 
);
defparam builder_basesoc_roundrobin0_grant_s8.INIT=16'h00F1;
  LUT4 main_sdram_bankmachine3_wrport_we_s6 (
    .F(main_sdram_bankmachine3_wrport_we_10),
    .I0(main_sdram_bankmachine2_pipe_valid_source_valid),
    .I1(main_sdram_bankmachine2_syncfifo2_readable),
    .I2(builder_basesoc_roundrobin2_grant),
    .I3(n14054_14) 
);
defparam main_sdram_bankmachine3_wrport_we_s6.INIT=16'h1F00;
  LUT4 builder_basesoc_roundrobin3_grant_s7 (
    .F(builder_basesoc_roundrobin3_grant_12),
    .I0(main_sdram_bankmachine2_pipe_valid_source_valid),
    .I1(main_sdram_bankmachine2_syncfifo2_readable),
    .I2(builder_basesoc_roundrobin2_grant),
    .I3(main_wishbone_bridge_cmd_addr[7]) 
);
defparam builder_basesoc_roundrobin3_grant_s7.INIT=16'hF100;
  LUT4 main_sdram_bankmachine2_wrport_we_s9 (
    .F(main_sdram_bankmachine2_wrport_we_13),
    .I0(main_sdram_bankmachine3_pipe_valid_source_valid),
    .I1(main_sdram_bankmachine3_syncfifo3_readable),
    .I2(builder_basesoc_roundrobin3_grant),
    .I3(n14054_14) 
);
defparam main_sdram_bankmachine2_wrport_we_s9.INIT=16'h1F00;
  LUT4 main_sdram_bankmachine2_wrport_we_s10 (
    .F(main_sdram_bankmachine2_wrport_we_15),
    .I0(main_sdram_bankmachine3_pipe_valid_source_valid),
    .I1(main_sdram_bankmachine3_syncfifo3_readable),
    .I2(builder_basesoc_roundrobin3_grant),
    .I3(main_wishbone_bridge_cmd_addr[7]) 
);
defparam main_sdram_bankmachine2_wrport_we_s10.INIT=16'hF100;
  LUT4 builder_wishbone2axi1_next_state_0_s10 (
    .F(builder_wishbone2axi1_next_state_0_16),
    .I0(main_basesoc_socbushandler_wishbone2axi1_cmd_done),
    .I1(builder_rr_read_grant),
    .I2(builder_wishbone2axi1_state[0]),
    .I3(builder_wishbone2axi1_state[1]) 
);
defparam builder_wishbone2axi1_next_state_0_s10.INIT=16'h0800;
  LUT4 clk_rise_s26 (
    .F(clk_rise_30),
    .I0(storage[10]),
    .I1(storage[9]),
    .I2(storage[8]),
    .I3(clk_rise_18) 
);
defparam clk_rise_s26.INIT=16'h0100;
  LUT3 n23128_s6 (
    .F(n23128_11),
    .I0(builder_basesoc_adr[0]),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_8_6),
    .I2(builder_basesoc_port_adr_reg_axilite2csr_next_value0_7_6) 
);
defparam n23128_s6.INIT=8'h40;
  LUT4 n21715_s3 (
    .F(n21715_8),
    .I0(n21904_4),
    .I1(n21882_7),
    .I2(main_sdram_bankmachine3_pipe_valid_source_payload_we),
    .I3(main_sdram_bankmachine3_twtpcon_count[0]) 
);
defparam n21715_s3.INIT=16'h40FF;
  LUT4 main_sdram_bankmachine3_twtpcon_count_1_s4 (
    .F(main_sdram_bankmachine3_twtpcon_count_1_10),
    .I0(n21904_4),
    .I1(n21882_7),
    .I2(main_sdram_bankmachine3_pipe_valid_source_payload_we),
    .I3(main_sdram_bankmachine3_twtpcon_ready) 
);
defparam main_sdram_bankmachine3_twtpcon_count_1_s4.INIT=16'h40FF;
  LUT4 n34370_s1 (
    .F(n34370_5),
    .I0(sys_rst),
    .I1(n21904_4),
    .I2(n21882_7),
    .I3(main_sdram_bankmachine3_pipe_valid_source_payload_we) 
);
defparam n34370_s1.INIT=16'hBAAA;
  LUT4 n21316_s3 (
    .F(n21316_8),
    .I0(builder_basesoc_bankmachine0_next_state_1_29),
    .I1(n34355_5),
    .I2(main_sdram_bankmachine0_pipe_valid_source_payload_we),
    .I3(main_sdram_bankmachine0_twtpcon_count[0]) 
);
defparam n21316_s3.INIT=16'h40FF;
  LUT4 main_sdram_bankmachine0_twtpcon_count_1_s4 (
    .F(main_sdram_bankmachine0_twtpcon_count_1_10),
    .I0(builder_basesoc_bankmachine0_next_state_1_29),
    .I1(n34355_5),
    .I2(main_sdram_bankmachine0_pipe_valid_source_payload_we),
    .I3(main_sdram_bankmachine0_twtpcon_ready) 
);
defparam main_sdram_bankmachine0_twtpcon_count_1_s4.INIT=16'h40FF;
  LUT4 n34355_s4 (
    .F(n34355_8),
    .I0(sys_rst),
    .I1(builder_basesoc_bankmachine0_next_state_1_29),
    .I2(n34355_5),
    .I3(main_sdram_bankmachine0_pipe_valid_source_payload_we) 
);
defparam n34355_s4.INIT=16'hBAAA;
  LUT4 n21328_s2 (
    .F(n21328_7),
    .I0(builder_basesoc_bankmachine0_next_state_1_29),
    .I1(main_sdram_bankmachine0_row_col_n_addr_sel),
    .I2(main_sdram_bankmachine0_trccon_count[0]),
    .I3(main_sdram_bankmachine0_trccon_count[1]) 
);
defparam n21328_s2.INIT=16'hF44F;
  LUT4 n21341_s2 (
    .F(n21341_7),
    .I0(builder_basesoc_bankmachine0_next_state_1_29),
    .I1(main_sdram_bankmachine0_row_col_n_addr_sel),
    .I2(main_sdram_bankmachine0_trascon_count[0]),
    .I3(main_sdram_bankmachine0_trascon_count[1]) 
);
defparam n21341_s2.INIT=16'hF44F;
  LUT3 main_sdram_bankmachine0_trascon_count_1_s4 (
    .F(main_sdram_bankmachine0_trascon_count_1_10),
    .I0(builder_basesoc_bankmachine0_next_state_1_29),
    .I1(main_sdram_bankmachine0_row_col_n_addr_sel),
    .I2(main_sdram_bankmachine0_trascon_ready) 
);
defparam main_sdram_bankmachine0_trascon_count_1_s4.INIT=8'h4F;
  LUT3 n34356_s2 (
    .F(n34356_6),
    .I0(sys_rst),
    .I1(builder_basesoc_bankmachine0_next_state_1_29),
    .I2(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam n34356_s2.INIT=8'hBA;
  LUT4 n21461_s2 (
    .F(n21461_7),
    .I0(builder_basesoc_bankmachine1_next_state_1_25),
    .I1(main_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(main_sdram_bankmachine1_trccon_count[0]),
    .I3(main_sdram_bankmachine1_trccon_count[1]) 
);
defparam n21461_s2.INIT=16'hF44F;
  LUT4 n21474_s2 (
    .F(n21474_7),
    .I0(builder_basesoc_bankmachine1_next_state_1_25),
    .I1(main_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(main_sdram_bankmachine1_trascon_count[0]),
    .I3(main_sdram_bankmachine1_trascon_count[1]) 
);
defparam n21474_s2.INIT=16'hF44F;
  LUT3 main_sdram_bankmachine1_trascon_count_1_s4 (
    .F(main_sdram_bankmachine1_trascon_count_1_10),
    .I0(builder_basesoc_bankmachine1_next_state_1_25),
    .I1(main_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(main_sdram_bankmachine1_trascon_ready) 
);
defparam main_sdram_bankmachine1_trascon_count_1_s4.INIT=8'h4F;
  LUT3 n34361_s2 (
    .F(n34361_6),
    .I0(sys_rst),
    .I1(builder_basesoc_bankmachine1_next_state_1_25),
    .I2(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam n34361_s2.INIT=8'hBA;
  LUT4 n21582_s3 (
    .F(n21582_8),
    .I0(builder_basesoc_bankmachine2_next_state_1_25),
    .I1(n34365_5),
    .I2(main_sdram_bankmachine2_pipe_valid_source_payload_we),
    .I3(main_sdram_bankmachine2_twtpcon_count[0]) 
);
defparam n21582_s3.INIT=16'h40FF;
  LUT4 main_sdram_bankmachine2_twtpcon_count_1_s4 (
    .F(main_sdram_bankmachine2_twtpcon_count_1_10),
    .I0(builder_basesoc_bankmachine2_next_state_1_25),
    .I1(n34365_5),
    .I2(main_sdram_bankmachine2_pipe_valid_source_payload_we),
    .I3(main_sdram_bankmachine2_twtpcon_ready) 
);
defparam main_sdram_bankmachine2_twtpcon_count_1_s4.INIT=16'h40FF;
  LUT4 n34365_s4 (
    .F(n34365_8),
    .I0(sys_rst),
    .I1(builder_basesoc_bankmachine2_next_state_1_25),
    .I2(n34365_5),
    .I3(main_sdram_bankmachine2_pipe_valid_source_payload_we) 
);
defparam n34365_s4.INIT=16'hBAAA;
  LUT4 n21594_s2 (
    .F(n21594_7),
    .I0(builder_basesoc_bankmachine2_next_state_1_25),
    .I1(main_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(main_sdram_bankmachine2_trccon_count[0]),
    .I3(main_sdram_bankmachine2_trccon_count[1]) 
);
defparam n21594_s2.INIT=16'hF44F;
  LUT4 n21607_s2 (
    .F(n21607_7),
    .I0(builder_basesoc_bankmachine2_next_state_1_25),
    .I1(main_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(main_sdram_bankmachine2_trascon_count[0]),
    .I3(main_sdram_bankmachine2_trascon_count[1]) 
);
defparam n21607_s2.INIT=16'hF44F;
  LUT3 main_sdram_bankmachine2_trascon_count_1_s4 (
    .F(main_sdram_bankmachine2_trascon_count_1_10),
    .I0(builder_basesoc_bankmachine2_next_state_1_25),
    .I1(main_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(main_sdram_bankmachine2_trascon_ready) 
);
defparam main_sdram_bankmachine2_trascon_count_1_s4.INIT=8'h4F;
  LUT3 n34366_s2 (
    .F(n34366_6),
    .I0(sys_rst),
    .I1(builder_basesoc_bankmachine2_next_state_1_25),
    .I2(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam n34366_s2.INIT=8'hBA;
  LUT4 n21727_s2 (
    .F(n21727_7),
    .I0(n21904_4),
    .I1(main_sdram_bankmachine3_row_col_n_addr_sel),
    .I2(main_sdram_bankmachine3_trccon_count[0]),
    .I3(main_sdram_bankmachine3_trccon_count[1]) 
);
defparam n21727_s2.INIT=16'hF44F;
  LUT4 n21740_s2 (
    .F(n21740_7),
    .I0(n21904_4),
    .I1(main_sdram_bankmachine3_row_col_n_addr_sel),
    .I2(main_sdram_bankmachine3_trascon_count[0]),
    .I3(main_sdram_bankmachine3_trascon_count[1]) 
);
defparam n21740_s2.INIT=16'hF44F;
  LUT3 main_sdram_bankmachine3_trascon_count_1_s4 (
    .F(main_sdram_bankmachine3_trascon_count_1_10),
    .I0(n21904_4),
    .I1(main_sdram_bankmachine3_row_col_n_addr_sel),
    .I2(main_sdram_bankmachine3_trascon_ready) 
);
defparam main_sdram_bankmachine3_trascon_count_1_s4.INIT=8'h4F;
  LUT3 n34371_s2 (
    .F(n34371_6),
    .I0(sys_rst),
    .I1(n21904_4),
    .I2(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam n34371_s2.INIT=8'hBA;
  LUT4 main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_s11 (
    .F(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_19),
    .I0(builder_rr_write_grant_7),
    .I1(builder_slave_sel_dec0[2]),
    .I2(builder_slave_sel_reg0[2]),
    .I3(builder_axirequestcounter0_empty) 
);
defparam main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_s11.INIT=16'h4450;
  LUT4 main_basesoc_ram_we_3_s2 (
    .F(main_basesoc_ram_we[3]),
    .I0(main_basesoc_ram_we_3_4),
    .I1(main_basesoc_ram_adr_10_23),
    .I2(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_7),
    .I3(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_6) 
);
defparam main_basesoc_ram_we_3_s2.INIT=16'h5400;
  LUT4 main_basesoc_ram_we_2_s2 (
    .F(main_basesoc_ram_we[2]),
    .I0(main_basesoc_ram_we_2_4),
    .I1(main_basesoc_ram_adr_10_23),
    .I2(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_7),
    .I3(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_6) 
);
defparam main_basesoc_ram_we_2_s2.INIT=16'h5400;
  LUT4 main_basesoc_ram_we_1_s2 (
    .F(main_basesoc_ram_we[1]),
    .I0(main_basesoc_ram_we_1_4),
    .I1(main_basesoc_ram_adr_10_23),
    .I2(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_7),
    .I3(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_6) 
);
defparam main_basesoc_ram_we_1_s2.INIT=16'h5400;
  LUT4 main_basesoc_ram_we_0_s3 (
    .F(main_basesoc_ram_we[0]),
    .I0(main_basesoc_ram_we_0_4),
    .I1(main_basesoc_ram_adr_10_23),
    .I2(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_7),
    .I3(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_6) 
);
defparam main_basesoc_ram_we_0_s3.INIT=16'h5400;
  LUT4 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_0_s3 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_0_8),
    .I0(builder_basesoc_clockdomainsrenamer_state),
    .I1(n13157_3),
    .I2(n13028_3),
    .I3(main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6_6) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_0_s3.INIT=16'h0800;
  LUT3 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5_s3 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5),
    .I0(n13028_3),
    .I1(main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6_6),
    .I2(builder_basesoc_clockdomainsrenamer_state) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5_s3.INIT=8'h4F;
  LUT4 main_vtg_source_payload_hsync_clockdomainsrenamer_next_value6_s2 (
    .F(main_vtg_source_payload_hsync_clockdomainsrenamer_next_value6),
    .I0(builder_basesoc_clockdomainsrenamer_state),
    .I1(n13043_3),
    .I2(n13028_3),
    .I3(main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6_6) 
);
defparam main_vtg_source_payload_hsync_clockdomainsrenamer_next_value6_s2.INIT=16'h0800;
  LUT4 main_vfb_cdc_cdc_graycounter1_q_next_binary_0_s2 (
    .F(main_vfb_cdc_cdc_graycounter1_q_next_binary[0]),
    .I0(main_vfb_cdc_cdc_graycounter1_q_binary[0]),
    .I1(main_vfb_cdc_cdc_asyncfifo_readable),
    .I2(builder_basesoc_clockdomainsrenamer_state),
    .I3(main_vfb_source_payload_de) 
);
defparam main_vfb_cdc_cdc_graycounter1_q_next_binary_0_s2.INIT=16'h6AAA;
  LUT3 builder_csr_bankarray_csrbank11_enable0_re_s2 (
    .F(builder_csr_bankarray_csrbank11_enable0_re),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_5),
    .I1(n23650_4),
    .I2(builder_csr_bankarray_csrbank7_cs0_re_9) 
);
defparam builder_csr_bankarray_csrbank11_enable0_re_s2.INIT=8'h20;
  LUT3 builder_csr_bankarray_csrbank11_hsync_start0_re_s2 (
    .F(builder_csr_bankarray_csrbank11_hsync_start0_re),
    .I0(n22787_10),
    .I1(n23650_4),
    .I2(builder_csr_bankarray_csrbank7_cs0_re_9) 
);
defparam builder_csr_bankarray_csrbank11_hsync_start0_re_s2.INIT=8'h20;
  LUT3 builder_csr_bankarray_csrbank11_hscan0_re_s2 (
    .F(builder_csr_bankarray_csrbank11_hscan0_re),
    .I0(n23128_9),
    .I1(n23650_4),
    .I2(builder_csr_bankarray_csrbank7_cs0_re_9) 
);
defparam builder_csr_bankarray_csrbank11_hscan0_re_s2.INIT=8'h20;
  LUT3 builder_csr_bankarray_csrbank11_vres0_re_s2 (
    .F(builder_csr_bankarray_csrbank11_vres0_re),
    .I0(n22956_13),
    .I1(n23650_4),
    .I2(builder_csr_bankarray_csrbank7_cs0_re_9) 
);
defparam builder_csr_bankarray_csrbank11_vres0_re_s2.INIT=8'h20;
  LUT3 builder_csr_bankarray_csrbank11_vsync_start0_re_s2 (
    .F(builder_csr_bankarray_csrbank11_vsync_start0_re),
    .I0(n22950_16),
    .I1(n23650_4),
    .I2(builder_csr_bankarray_csrbank7_cs0_re_9) 
);
defparam builder_csr_bankarray_csrbank11_vsync_start0_re_s2.INIT=8'h20;
  LUT3 builder_csr_bankarray_csrbank11_vsync_end0_re_s3 (
    .F(builder_csr_bankarray_csrbank11_vsync_end0_re),
    .I0(builder_csr_bankarray_csrbank11_vsync_end0_re_6),
    .I1(n23650_4),
    .I2(builder_csr_bankarray_csrbank7_cs0_re_9) 
);
defparam builder_csr_bankarray_csrbank11_vsync_end0_re_s3.INIT=8'h20;
  LUT3 builder_csr_bankarray_csrbank11_vscan0_re_s5 (
    .F(builder_csr_bankarray_csrbank11_vscan0_re),
    .I0(builder_csr_bankarray_csrbank11_vscan0_re_6),
    .I1(n23650_4),
    .I2(builder_csr_bankarray_csrbank7_cs0_re_9) 
);
defparam builder_csr_bankarray_csrbank11_vscan0_re_s5.INIT=8'h20;
  LUT4 n20085_1_s1 (
    .F(n20085_1_4),
    .I0(builder_wr_lock_counter[5]),
    .I1(n20085_4),
    .I2(builder_wr_lock_counter[4]),
    .I3(n20085_5) 
);
defparam n20085_1_s1.INIT=16'h80FF;
  LUT4 n20137_1_s1 (
    .F(n20137_1_4),
    .I0(builder_rd_lock_counter[5]),
    .I1(n20137_4),
    .I2(builder_rd_lock_counter[4]),
    .I3(n20137_5) 
);
defparam n20137_1_s1.INIT=16'h80FF;
  LUT4 n20197_1_s1 (
    .F(n20197_1_4),
    .I0(builder_axirequestcounter0_counter[5]),
    .I1(builder_axirequestcounter0_counter[4]),
    .I2(n20197_4),
    .I3(n20085_5) 
);
defparam n20197_1_s1.INIT=16'h80FF;
  LUT4 n20249_1_s1 (
    .F(n20249_1_4),
    .I0(builder_axirequestcounter1_counter[5]),
    .I1(builder_axirequestcounter1_counter[4]),
    .I2(n20249_4),
    .I3(n20137_5) 
);
defparam n20249_1_s1.INIT=16'h80FF;
  LUT4 main_basesoc_uart_rx_fifo_wrport_we_1_s1 (
    .F(main_basesoc_uart_rx_fifo_wrport_we_1_4),
    .I0(main_basesoc_uart_rx_fifo_syncfifo_re_4),
    .I1(main_basesoc_uart_rx_fifo_level0[4]),
    .I2(n7440_4),
    .I3(builder_multiregimpl0_regs1) 
);
defparam main_basesoc_uart_rx_fifo_wrport_we_1_s1.INIT=16'h8FFF;
  LUT3 builder_csr_bankarray_csrbank6_dfii_pi1_address0_re_s3 (
    .F(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re),
    .I0(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_12),
    .I1(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_8),
    .I2(n22861_7) 
);
defparam builder_csr_bankarray_csrbank6_dfii_pi1_address0_re_s3.INIT=8'h80;
  LUT4 main_sdram_choose_cmd_ce_s8 (
    .F(main_sdram_choose_cmd_ce_12),
    .I0(main_sdram_time0_4_9),
    .I1(builder_basesoc_multiplexer_state[1]),
    .I2(builder_basesoc_multiplexer_state[2]),
    .I3(builder_basesoc_multiplexer_state[0]) 
);
defparam main_sdram_choose_cmd_ce_s8.INIT=16'hA8AA;
  LUT4 n21774_s3 (
    .F(n21774_8),
    .I0(main_sdram_time1[0]),
    .I1(builder_basesoc_multiplexer_state[1]),
    .I2(builder_basesoc_multiplexer_state[2]),
    .I3(builder_basesoc_multiplexer_state[0]) 
);
defparam n21774_s3.INIT=16'hFDFF;
  LUT4 builder_sync_rhs_self5_s6 (
    .F(builder_sync_rhs_self5_12),
    .I0(builder_basesoc_multiplexer_state[1]),
    .I1(builder_basesoc_multiplexer_state[2]),
    .I2(builder_basesoc_multiplexer_state[0]),
    .I3(main_sdram_bankmachine0_pipe_valid_sink_ready_6) 
);
defparam builder_sync_rhs_self5_s6.INIT=16'hEF00;
  LUT4 builder_sync_rhs_self6_s6 (
    .F(builder_sync_rhs_self6_12),
    .I0(builder_basesoc_multiplexer_state[1]),
    .I1(builder_basesoc_multiplexer_state[2]),
    .I2(builder_basesoc_multiplexer_state[0]),
    .I3(main_sdram_bankmachine0_pipe_valid_sink_ready_6) 
);
defparam builder_sync_rhs_self6_s6.INIT=16'h1000;
  LUT4 n22980_s21 (
    .F(n22980_26),
    .I0(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_8),
    .I1(n22960_16),
    .I2(main_sdram_phaseinjector1_wrdata_storage[0]),
    .I3(n22980_21) 
);
defparam n22980_s21.INIT=16'h7F00;
  LUT4 n22978_s21 (
    .F(n22978_26),
    .I0(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_8),
    .I1(n22960_16),
    .I2(main_sdram_phaseinjector1_wrdata_storage[1]),
    .I3(n22978_20) 
);
defparam n22978_s21.INIT=16'h7F00;
  LUT3 builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_s5 (
    .F(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re),
    .I0(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_12),
    .I1(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_8),
    .I2(n22960_16) 
);
defparam builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_s5.INIT=8'h80;
  LUT4 n21758_s3 (
    .F(n21758_8),
    .I0(main_sdram_time0[0]),
    .I1(builder_basesoc_multiplexer_state[0]),
    .I2(builder_basesoc_multiplexer_state[1]),
    .I3(builder_basesoc_multiplexer_state[2]) 
);
defparam n21758_s3.INIT=16'h57FD;
  LUT4 builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_s6 (
    .F(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_12),
    .I0(builder_csr_bankarray_sel_7),
    .I1(builder_csr_bankarray_sel_6),
    .I2(builder_csr_bankarray_sel_8),
    .I3(builder_csr_bankarray_csrbank7_cs0_re_9) 
);
defparam builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_s6.INIT=16'h1000;
  LUT4 n30014_s1 (
    .F(n30014_5),
    .I0(storage_9_dat1[23]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n30014_s1.INIT=16'h8000;
  LUT4 n30012_s1 (
    .F(n30012_5),
    .I0(storage_9_dat1[15]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n30012_s1.INIT=16'h8000;
  LUT4 n30010_s1 (
    .F(n30010_5),
    .I0(storage_9_dat1[7]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n30010_s1.INIT=16'h8000;
  LUT4 n30008_s1 (
    .F(n30008_5),
    .I0(storage_9_dat1[22]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n30008_s1.INIT=16'h8000;
  LUT4 n30006_s1 (
    .F(n30006_5),
    .I0(storage_9_dat1[14]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n30006_s1.INIT=16'h8000;
  LUT4 n30004_s1 (
    .F(n30004_5),
    .I0(storage_9_dat1[6]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n30004_s1.INIT=16'h8000;
  LUT4 n30002_s1 (
    .F(n30002_5),
    .I0(storage_9_dat1[21]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n30002_s1.INIT=16'h8000;
  LUT4 n30000_s1 (
    .F(n30000_5),
    .I0(storage_9_dat1[13]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n30000_s1.INIT=16'h8000;
  LUT4 n29998_s1 (
    .F(n29998_5),
    .I0(storage_9_dat1[5]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n29998_s1.INIT=16'h8000;
  LUT4 n29996_s1 (
    .F(n29996_5),
    .I0(storage_9_dat1[20]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n29996_s1.INIT=16'h8000;
  LUT4 n29994_s1 (
    .F(n29994_5),
    .I0(storage_9_dat1[12]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n29994_s1.INIT=16'h8000;
  LUT4 n29992_s1 (
    .F(n29992_5),
    .I0(storage_9_dat1[4]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n29992_s1.INIT=16'h8000;
  LUT4 n29990_s1 (
    .F(n29990_5),
    .I0(storage_9_dat1[19]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n29990_s1.INIT=16'h8000;
  LUT4 n29988_s1 (
    .F(n29988_5),
    .I0(storage_9_dat1[11]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n29988_s1.INIT=16'h8000;
  LUT4 n29986_s1 (
    .F(n29986_5),
    .I0(storage_9_dat1[3]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n29986_s1.INIT=16'h8000;
  LUT4 n29984_s1 (
    .F(n29984_5),
    .I0(storage_9_dat1[18]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n29984_s1.INIT=16'h8000;
  LUT4 n29982_s1 (
    .F(n29982_5),
    .I0(storage_9_dat1[10]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n29982_s1.INIT=16'h8000;
  LUT4 n29980_s1 (
    .F(n29980_5),
    .I0(storage_9_dat1[2]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n29980_s1.INIT=16'h8000;
  LUT4 main_sdram_bankmachine0_wrport_we_s10 (
    .F(main_sdram_bankmachine0_wrport_we_15),
    .I0(n13946_1),
    .I1(n13947_1),
    .I2(builder_basesoc_litedramdmareader_state[1]),
    .I3(builder_basesoc_litedramdmareader_state[0]) 
);
defparam main_sdram_bankmachine0_wrport_we_s10.INIT=16'h0E00;
  LUT3 builder_comb_rhs_self52_0_s2 (
    .F(builder_comb_rhs_self52_0_6),
    .I0(n13955_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_0_s2.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_1_s2 (
    .F(builder_comb_rhs_self52_1_6),
    .I0(n13954_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_1_s2.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_2_s2 (
    .F(builder_comb_rhs_self52_2_6),
    .I0(n13953_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_2_s2.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_3_s2 (
    .F(builder_comb_rhs_self52_3_6),
    .I0(n13952_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_3_s2.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_4_s2 (
    .F(builder_comb_rhs_self52_4_6),
    .I0(n13951_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_4_s2.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_5_s2 (
    .F(builder_comb_rhs_self52_5_6),
    .I0(n13950_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_5_s2.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_6_s2 (
    .F(builder_comb_rhs_self52_6_6),
    .I0(n13949_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_6_s2.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_7_s2 (
    .F(builder_comb_rhs_self52_7_6),
    .I0(n13948_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_7_s2.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_8_s2 (
    .F(builder_comb_rhs_self52_8_6),
    .I0(n13945_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_8_s2.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_9_s2 (
    .F(builder_comb_rhs_self52_9_6),
    .I0(n13944_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_9_s2.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_10_s2 (
    .F(builder_comb_rhs_self52_10_6),
    .I0(n13943_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_10_s2.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_11_s2 (
    .F(builder_comb_rhs_self52_11_6),
    .I0(n13942_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_11_s2.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_12_s2 (
    .F(builder_comb_rhs_self52_12_6),
    .I0(n13941_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_12_s2.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_13_s2 (
    .F(builder_comb_rhs_self52_13_6),
    .I0(n13940_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_13_s2.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_14_s2 (
    .F(builder_comb_rhs_self52_14_6),
    .I0(n13939_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_14_s2.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_15_s2 (
    .F(builder_comb_rhs_self52_15_6),
    .I0(n13938_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_15_s2.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_16_s2 (
    .F(builder_comb_rhs_self52_16_6),
    .I0(n13937_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_16_s2.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_17_s2 (
    .F(builder_comb_rhs_self52_17_6),
    .I0(n13936_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_17_s2.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_18_s2 (
    .F(builder_comb_rhs_self52_18_6),
    .I0(n13935_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_18_s2.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_19_s2 (
    .F(builder_comb_rhs_self52_19_6),
    .I0(n13934_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_19_s2.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_20_s2 (
    .F(builder_comb_rhs_self52_20_6),
    .I0(n13933_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_20_s2.INIT=8'h20;
  LUT4 main_vfb_dma_sink_sink_last_s43 (
    .F(main_vfb_dma_sink_sink_last),
    .I0(main_vfb_dma_sink_sink_last_7),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]),
    .I3(main_vfb_dma_sink_sink_last_8) 
);
defparam main_vfb_dma_sink_sink_last_s43.INIT=16'h1000;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_13_s2 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0[13]),
    .I0(n23650_7),
    .I1(builder_basesoc_axilite2csr_next_state_2_16),
    .I2(builder_basesoc_axilite2csr_next_state_2_17),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_13_s2.INIT=16'h1000;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_12_s2 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0[12]),
    .I0(n23650_5),
    .I1(builder_basesoc_axilite2csr_next_state_2_16),
    .I2(builder_basesoc_axilite2csr_next_state_2_17),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_12_s2.INIT=16'h1000;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_11_s2 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0[11]),
    .I0(n23650_6),
    .I1(builder_basesoc_axilite2csr_next_state_2_16),
    .I2(builder_basesoc_axilite2csr_next_state_2_17),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_11_s2.INIT=16'h1000;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_s2 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0[10]),
    .I0(builder_csr_bankarray_sel_7),
    .I1(builder_basesoc_axilite2csr_next_state_2_16),
    .I2(builder_basesoc_axilite2csr_next_state_2_17),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_s2.INIT=16'h1000;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_s2 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0[9]),
    .I0(builder_csr_bankarray_sel_6),
    .I1(builder_basesoc_axilite2csr_next_state_2_16),
    .I2(builder_basesoc_axilite2csr_next_state_2_17),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_s2.INIT=16'h1000;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_8_s3 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0[8]),
    .I0(builder_basesoc_port_adr_reg_axilite2csr_next_value0_8_6),
    .I1(builder_basesoc_axilite2csr_next_state_2_16),
    .I2(builder_basesoc_axilite2csr_next_state_2_17),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_8_s3.INIT=16'h1000;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_7_s3 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0[7]),
    .I0(builder_basesoc_port_adr_reg_axilite2csr_next_value0_7_6),
    .I1(builder_basesoc_axilite2csr_next_state_2_16),
    .I2(builder_basesoc_axilite2csr_next_state_2_17),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_7_s3.INIT=16'h1000;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_s3 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0[6]),
    .I0(builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_6),
    .I1(builder_basesoc_axilite2csr_next_state_2_16),
    .I2(builder_basesoc_axilite2csr_next_state_2_17),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_s3.INIT=16'h1000;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_5_s2 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0[5]),
    .I0(builder_basesoc_adr[5]),
    .I1(builder_basesoc_axilite2csr_next_state_2_16),
    .I2(builder_basesoc_axilite2csr_next_state_2_17),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_5_s2.INIT=16'h2000;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_4_s2 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0[4]),
    .I0(builder_basesoc_adr[4]),
    .I1(builder_basesoc_axilite2csr_next_state_2_16),
    .I2(builder_basesoc_axilite2csr_next_state_2_17),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_4_s2.INIT=16'h2000;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_3_s2 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0[3]),
    .I0(builder_basesoc_adr[3]),
    .I1(builder_basesoc_axilite2csr_next_state_2_16),
    .I2(builder_basesoc_axilite2csr_next_state_2_17),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_3_s2.INIT=16'h2000;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_2_s2 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0[2]),
    .I0(builder_basesoc_adr[2]),
    .I1(builder_basesoc_axilite2csr_next_state_2_16),
    .I2(builder_basesoc_axilite2csr_next_state_2_17),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_2_s2.INIT=16'h2000;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_1_s2 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0[1]),
    .I0(builder_basesoc_adr[1]),
    .I1(builder_basesoc_axilite2csr_next_state_2_16),
    .I2(builder_basesoc_axilite2csr_next_state_2_17),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_1_s2.INIT=16'h2000;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_0_s2 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0[0]),
    .I0(builder_basesoc_adr[0]),
    .I1(builder_basesoc_axilite2csr_next_state_2_16),
    .I2(builder_basesoc_axilite2csr_next_state_2_17),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_0_s2.INIT=16'h2000;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_16_s10 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_16_17),
    .I0(builder_slave_sel_dec1_3_8),
    .I1(builder_wishbone2axi0_state[1]),
    .I2(builder_wishbone2axi1_state[1]),
    .I3(builder_rr_read_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_16_s10.INIT=16'h5044;
  LUT4 builder_slave_sel_dec1_0_s9 (
    .F(builder_slave_sel_dec1_0_13),
    .I0(builder_slave_sel_dec1_0_8),
    .I1(builder_wishbone2axi0_state[1]),
    .I2(builder_wishbone2axi1_state[1]),
    .I3(builder_rr_read_grant) 
);
defparam builder_slave_sel_dec1_0_s9.INIT=16'h5044;
  LUT4 main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_13_s2 (
    .F(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[13]),
    .I0(builder_basesoc_axilitesram0_next_state_2_16),
    .I1(builder_basesoc_axilitesram0_next_state_1_17),
    .I2(builder_basesoc_axilitesram0_next_state_1_15),
    .I3(main_basesoc_basesoc_adr[13]) 
);
defparam main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_13_s2.INIT=16'h1000;
  LUT4 main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_12_s2 (
    .F(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[12]),
    .I0(builder_basesoc_axilitesram0_next_state_2_16),
    .I1(builder_basesoc_axilitesram0_next_state_1_17),
    .I2(builder_basesoc_axilitesram0_next_state_1_15),
    .I3(main_basesoc_basesoc_adr[12]) 
);
defparam main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_12_s2.INIT=16'h1000;
  LUT4 main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_11_s2 (
    .F(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[11]),
    .I0(builder_basesoc_axilitesram0_next_state_2_16),
    .I1(builder_basesoc_axilitesram0_next_state_1_17),
    .I2(builder_basesoc_axilitesram0_next_state_1_15),
    .I3(main_basesoc_basesoc_adr[11]) 
);
defparam main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_11_s2.INIT=16'h1000;
  LUT4 main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_10_s2 (
    .F(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[10]),
    .I0(builder_basesoc_axilitesram0_next_state_2_16),
    .I1(builder_basesoc_axilitesram0_next_state_1_17),
    .I2(builder_basesoc_axilitesram0_next_state_1_15),
    .I3(main_basesoc_basesoc_adr[10]) 
);
defparam main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_10_s2.INIT=16'h1000;
  LUT4 main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_9_s2 (
    .F(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[9]),
    .I0(builder_basesoc_axilitesram0_next_state_2_16),
    .I1(builder_basesoc_axilitesram0_next_state_1_17),
    .I2(builder_basesoc_axilitesram0_next_state_1_15),
    .I3(main_basesoc_basesoc_adr[9]) 
);
defparam main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_9_s2.INIT=16'h1000;
  LUT4 main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_8_s2 (
    .F(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[8]),
    .I0(builder_basesoc_axilitesram0_next_state_2_16),
    .I1(builder_basesoc_axilitesram0_next_state_1_17),
    .I2(builder_basesoc_axilitesram0_next_state_1_15),
    .I3(main_basesoc_basesoc_adr[8]) 
);
defparam main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_8_s2.INIT=16'h1000;
  LUT4 main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_7_s2 (
    .F(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[7]),
    .I0(builder_basesoc_axilitesram0_next_state_2_16),
    .I1(builder_basesoc_axilitesram0_next_state_1_17),
    .I2(builder_basesoc_axilitesram0_next_state_1_15),
    .I3(main_basesoc_basesoc_adr[7]) 
);
defparam main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_7_s2.INIT=16'h1000;
  LUT4 main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_6_s2 (
    .F(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[6]),
    .I0(builder_basesoc_axilitesram0_next_state_2_16),
    .I1(builder_basesoc_axilitesram0_next_state_1_17),
    .I2(builder_basesoc_axilitesram0_next_state_1_15),
    .I3(main_basesoc_basesoc_adr[6]) 
);
defparam main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_6_s2.INIT=16'h1000;
  LUT4 main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_5_s2 (
    .F(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[5]),
    .I0(builder_basesoc_axilitesram0_next_state_2_16),
    .I1(builder_basesoc_axilitesram0_next_state_1_17),
    .I2(builder_basesoc_axilitesram0_next_state_1_15),
    .I3(main_basesoc_basesoc_adr[5]) 
);
defparam main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_5_s2.INIT=16'h1000;
  LUT4 main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_4_s2 (
    .F(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[4]),
    .I0(builder_basesoc_axilitesram0_next_state_2_16),
    .I1(builder_basesoc_axilitesram0_next_state_1_17),
    .I2(builder_basesoc_axilitesram0_next_state_1_15),
    .I3(main_basesoc_basesoc_adr[4]) 
);
defparam main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_4_s2.INIT=16'h1000;
  LUT4 main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_3_s2 (
    .F(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[3]),
    .I0(builder_basesoc_axilitesram0_next_state_2_16),
    .I1(builder_basesoc_axilitesram0_next_state_1_17),
    .I2(builder_basesoc_axilitesram0_next_state_1_15),
    .I3(main_basesoc_basesoc_adr[3]) 
);
defparam main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_3_s2.INIT=16'h1000;
  LUT4 main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_2_s2 (
    .F(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[2]),
    .I0(builder_basesoc_axilitesram0_next_state_2_16),
    .I1(builder_basesoc_axilitesram0_next_state_1_17),
    .I2(builder_basesoc_axilitesram0_next_state_1_15),
    .I3(main_basesoc_basesoc_adr[2]) 
);
defparam main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_2_s2.INIT=16'h1000;
  LUT4 main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_1_s2 (
    .F(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[1]),
    .I0(builder_basesoc_axilitesram0_next_state_2_16),
    .I1(builder_basesoc_axilitesram0_next_state_1_17),
    .I2(builder_basesoc_axilitesram0_next_state_1_15),
    .I3(main_basesoc_basesoc_adr[1]) 
);
defparam main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_1_s2.INIT=16'h1000;
  LUT4 main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_0_s2 (
    .F(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[0]),
    .I0(builder_basesoc_axilitesram0_next_state_2_16),
    .I1(builder_basesoc_axilitesram0_next_state_1_17),
    .I2(builder_basesoc_axilitesram0_next_state_1_15),
    .I3(main_basesoc_basesoc_adr[0]) 
);
defparam main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0_0_s2.INIT=16'h1000;
  LUT4 main_vfb_dma_res_fifo_level_14_s4 (
    .F(main_vfb_dma_res_fifo_level_14_10),
    .I0(main_vfb_dma_res_fifo_wrport_we),
    .I1(main_vfb_dma_res_fifo_do_read_12),
    .I2(main_vfb_dma_res_fifo_do_read_14),
    .I3(main_vfb_dma_fifo_readable) 
);
defparam main_vfb_dma_res_fifo_level_14_s4.INIT=16'hA9AA;
  LUT4 builder_slave_sel_dec1_0_s10 (
    .F(builder_slave_sel_dec1_0_15),
    .I0(main_basesoc_dbus_adr[22]),
    .I1(main_basesoc_dbus_adr[21]),
    .I2(builder_wishbone2axi1_state[0]),
    .I3(builder_rr_read_grant) 
);
defparam builder_slave_sel_dec1_0_s10.INIT=16'h0E00;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_30_s10 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_30_17),
    .I0(main_basesoc_dbus_adr[28]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_read_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_30_s10.INIT=8'h20;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_28_s12 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_28_19),
    .I0(main_basesoc_dbus_adr[26]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_read_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_28_s12.INIT=8'h20;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_27_s12 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_27_19),
    .I0(main_basesoc_dbus_adr[25]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_read_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_27_s12.INIT=8'h20;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_26_s12 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_26_19),
    .I0(main_basesoc_dbus_adr[24]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_read_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_26_s12.INIT=8'h20;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_25_s12 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_25_19),
    .I0(main_basesoc_dbus_adr[23]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_read_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_25_s12.INIT=8'h20;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_23_s12 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_23_19),
    .I0(main_basesoc_dbus_adr[21]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_read_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_23_s12.INIT=8'h20;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_22_s12 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_22_19),
    .I0(main_basesoc_dbus_adr[20]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_read_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_22_s12.INIT=8'h20;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_21_s12 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_21_19),
    .I0(main_basesoc_dbus_adr[19]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_read_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_21_s12.INIT=8'h20;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_20_s12 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_20_19),
    .I0(main_basesoc_dbus_adr[18]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_read_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_20_s12.INIT=8'h20;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_19_s12 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_19_19),
    .I0(main_basesoc_dbus_adr[17]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_read_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_19_s12.INIT=8'h20;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_18_s12 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_18_19),
    .I0(main_basesoc_dbus_adr[16]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_read_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_18_s12.INIT=8'h20;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_17_s12 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_17_19),
    .I0(main_basesoc_dbus_adr[15]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_read_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_17_s12.INIT=8'h20;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_13_s12 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_13_19),
    .I0(main_basesoc_dbus_adr[11]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_read_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_13_s12.INIT=8'h20;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_14_s12 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_14_19),
    .I0(main_basesoc_dbus_adr[12]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_read_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_14_s12.INIT=8'h20;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_12_s12 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_12_19),
    .I0(main_basesoc_dbus_adr[10]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_read_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_12_s12.INIT=8'h20;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_11_s12 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_11_19),
    .I0(main_basesoc_dbus_adr[9]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_read_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_11_s12.INIT=8'h20;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_10_s12 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_10_19),
    .I0(main_basesoc_dbus_adr[8]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_read_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_10_s12.INIT=8'h20;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_9_s12 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_9_19),
    .I0(main_basesoc_dbus_adr[7]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_read_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_9_s12.INIT=8'h20;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_8_s12 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_8_19),
    .I0(main_basesoc_dbus_adr[6]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_read_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_8_s12.INIT=8'h20;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_7_s12 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_7_19),
    .I0(main_basesoc_dbus_adr[5]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_read_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_7_s12.INIT=8'h20;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_6_s12 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_6_19),
    .I0(main_basesoc_dbus_adr[4]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_read_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_6_s12.INIT=8'h20;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_5_s12 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_5_19),
    .I0(main_basesoc_dbus_adr[3]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_read_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_5_s12.INIT=8'h20;
  LUT3 builder_slave_sel_dec1_1_s7 (
    .F(builder_slave_sel_dec1_1_11),
    .I0(main_basesoc_dbus_adr[13]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_read_grant) 
);
defparam builder_slave_sel_dec1_1_s7.INIT=8'h20;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_29_s10 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_29_17),
    .I0(main_basesoc_dbus_adr[27]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_write_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_29_s10.INIT=8'h80;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_28_s13 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_28_21),
    .I0(main_basesoc_dbus_adr[26]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_write_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_28_s13.INIT=8'h80;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_27_s13 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_27_21),
    .I0(main_basesoc_dbus_adr[25]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_write_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_27_s13.INIT=8'h80;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_26_s13 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_26_21),
    .I0(main_basesoc_dbus_adr[24]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_write_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_26_s13.INIT=8'h80;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_25_s13 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_25_21),
    .I0(main_basesoc_dbus_adr[23]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_write_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_25_s13.INIT=8'h80;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_23_s13 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_23_21),
    .I0(main_basesoc_dbus_adr[21]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_write_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_23_s13.INIT=8'h80;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_22_s13 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_22_21),
    .I0(main_basesoc_dbus_adr[20]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_write_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_22_s13.INIT=8'h80;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_21_s13 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_21_21),
    .I0(main_basesoc_dbus_adr[19]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_write_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_21_s13.INIT=8'h80;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_20_s13 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_20_21),
    .I0(main_basesoc_dbus_adr[18]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_write_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_20_s13.INIT=8'h80;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_19_s13 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_19_21),
    .I0(main_basesoc_dbus_adr[17]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_write_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_19_s13.INIT=8'h80;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_18_s13 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_18_21),
    .I0(main_basesoc_dbus_adr[16]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_write_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_18_s13.INIT=8'h80;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_17_s13 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_17_21),
    .I0(main_basesoc_dbus_adr[15]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_write_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_17_s13.INIT=8'h80;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_13_s13 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_13_21),
    .I0(main_basesoc_dbus_adr[11]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_write_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_13_s13.INIT=8'h80;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_15_s10 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_15_17),
    .I0(main_basesoc_dbus_adr[13]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_write_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_15_s10.INIT=8'h80;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_14_s13 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_14_21),
    .I0(main_basesoc_dbus_adr[12]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_write_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_14_s13.INIT=8'h80;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_12_s13 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_12_21),
    .I0(main_basesoc_dbus_adr[10]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_write_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_12_s13.INIT=8'h80;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_11_s13 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_11_21),
    .I0(main_basesoc_dbus_adr[9]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_write_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_11_s13.INIT=8'h80;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_10_s13 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_10_21),
    .I0(main_basesoc_dbus_adr[8]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_write_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_10_s13.INIT=8'h80;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_9_s13 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_9_21),
    .I0(main_basesoc_dbus_adr[7]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_write_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_9_s13.INIT=8'h80;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_8_s13 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_8_21),
    .I0(main_basesoc_dbus_adr[6]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_write_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_8_s13.INIT=8'h80;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_7_s13 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_7_21),
    .I0(main_basesoc_dbus_adr[5]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_write_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_7_s13.INIT=8'h80;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_6_s13 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_6_21),
    .I0(main_basesoc_dbus_adr[4]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_write_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_6_s13.INIT=8'h80;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_5_s13 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_5_21),
    .I0(main_basesoc_dbus_adr[3]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_write_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_5_s13.INIT=8'h80;
  LUT3 builder_slave_sel_dec0_3_s6 (
    .F(builder_slave_sel_dec0_3_10),
    .I0(main_basesoc_dbus_adr[29]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_write_grant) 
);
defparam builder_slave_sel_dec0_3_s6.INIT=8'h80;
  LUT4 builder_slave_sel_dec0_2_s8 (
    .F(builder_slave_sel_dec0_2_12),
    .I0(main_basesoc_dbus_adr[29]),
    .I1(main_basesoc_dbus_adr[27]),
    .I2(builder_wishbone2axi1_state[0]),
    .I3(builder_rr_write_grant) 
);
defparam builder_slave_sel_dec0_2_s8.INIT=16'hE000;
  LUT3 builder_slave_sel_dec0_2_s9 (
    .F(builder_slave_sel_dec0_2_14),
    .I0(main_basesoc_dbus_adr[28]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_write_grant) 
);
defparam builder_slave_sel_dec0_2_s9.INIT=8'h80;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_16_s9 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I0(builder_wishbone2axi1_state[1]),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_write_grant) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_16_s9.INIT=8'h40;
  LUT3 main_basesoc_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value1_s8 (
    .F(main_basesoc_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value1_15),
    .I0(builder_wishbone2axi0_state[1]),
    .I1(builder_rr_write_grant),
    .I2(builder_wishbone2axi0_state[0]) 
);
defparam main_basesoc_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value1_s8.INIT=8'h10;
  LUT4 builder_wishbone2axi0_next_state_0_s10 (
    .F(builder_wishbone2axi0_next_state_0_17),
    .I0(main_basesoc_socbushandler_wishbone2axi0_cmd_done),
    .I1(builder_wishbone2axi0_state[1]),
    .I2(builder_wishbone2axi0_state[0]),
    .I3(builder_rr_read_grant) 
);
defparam builder_wishbone2axi0_next_state_0_s10.INIT=16'h0008;
  LUT4 main_adapted_interface_adapted_interface_adr_2_s6 (
    .F(main_adapted_interface_adapted_interface_adr[2]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[2]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_2_s6.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_3_s6 (
    .F(main_adapted_interface_adapted_interface_adr[3]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[3]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_3_s6.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_4_s57 (
    .F(main_adapted_interface_adapted_interface_adr[4]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[4]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_4_s57.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_5_s57 (
    .F(main_adapted_interface_adapted_interface_adr[5]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[5]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_5_s57.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_6_s57 (
    .F(main_adapted_interface_adapted_interface_adr[6]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[6]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_6_s57.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_7_s57 (
    .F(main_adapted_interface_adapted_interface_adr[7]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[7]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_7_s57.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_8_s57 (
    .F(main_adapted_interface_adapted_interface_adr[8]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[8]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_8_s57.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_9_s57 (
    .F(main_adapted_interface_adapted_interface_adr[9]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[9]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_9_s57.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_10_s57 (
    .F(main_adapted_interface_adapted_interface_adr[10]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[10]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_10_s57.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_11_s57 (
    .F(main_adapted_interface_adapted_interface_adr[11]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[11]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_11_s57.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_12_s57 (
    .F(main_adapted_interface_adapted_interface_adr[12]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[12]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_12_s57.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_13_s6 (
    .F(main_adapted_interface_adapted_interface_adr[13]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[13]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_13_s6.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_14_s6 (
    .F(main_adapted_interface_adapted_interface_adr[14]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[14]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_14_s6.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_15_s6 (
    .F(main_adapted_interface_adapted_interface_adr[15]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[15]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_15_s6.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_16_s6 (
    .F(main_adapted_interface_adapted_interface_adr[16]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[16]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_16_s6.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_17_s6 (
    .F(main_adapted_interface_adapted_interface_adr[17]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[17]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_17_s6.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_18_s6 (
    .F(main_adapted_interface_adapted_interface_adr[18]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[18]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_18_s6.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_19_s6 (
    .F(main_adapted_interface_adapted_interface_adr[19]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[19]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_19_s6.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_20_s6 (
    .F(main_adapted_interface_adapted_interface_adr[20]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[20]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_20_s6.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_21_s6 (
    .F(main_adapted_interface_adapted_interface_adr[21]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[21]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_21_s6.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_22_s6 (
    .F(main_adapted_interface_adapted_interface_adr[22]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[22]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_22_s6.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_23_s6 (
    .F(main_adapted_interface_adapted_interface_adr[23]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[23]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_23_s6.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_24_s6 (
    .F(main_adapted_interface_adapted_interface_adr[24]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[24]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_24_s6.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_25_s6 (
    .F(main_adapted_interface_adapted_interface_adr[25]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[25]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_25_s6.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_26_s6 (
    .F(main_adapted_interface_adapted_interface_adr[26]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[26]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_26_s6.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_27_s6 (
    .F(main_adapted_interface_adapted_interface_adr[27]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[27]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_27_s6.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_28_s6 (
    .F(main_adapted_interface_adapted_interface_adr[28]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[28]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_28_s6.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_29_s6 (
    .F(main_adapted_interface_adapted_interface_adr[29]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[29]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_29_s6.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_30_s6 (
    .F(main_adapted_interface_adapted_interface_adr[30]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[30]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_30_s6.INIT=16'h0200;
  LUT4 main_adapted_interface_adapted_interface_adr_31_s6 (
    .F(main_adapted_interface_adapted_interface_adr[31]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[31]),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I2(builder_axilite2wishbone_state[2]),
    .I3(builder_axilite2wishbone_state[0]) 
);
defparam main_adapted_interface_adapted_interface_adr_31_s6.INIT=16'h0200;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_s8 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_15),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_14),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_s8.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_30_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_30_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_30_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_30_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_29_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_29_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_29_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_29_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_28_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_28_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_28_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_28_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_27_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_27_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_27_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_27_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_26_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_26_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_26_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_26_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_25_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_25_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_25_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_25_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_24_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_24_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_24_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_24_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_23_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_23_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_23_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_23_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_22_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_22_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_22_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_22_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_21_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_21_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_21_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_21_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_20_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_20_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_20_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_20_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_19_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_19_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_19_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_19_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_18_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_18_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_18_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_18_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_17_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_17_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_17_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_17_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_16_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_16_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_16_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_16_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_15_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_15_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_15_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_15_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_14_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_14_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_14_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_14_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_13_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_13_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_13_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_13_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_12_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_12_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_12_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_12_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_11_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_11_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_11_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_11_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_10_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_10_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_10_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_10_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_9_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_9_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_9_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_9_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_8_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_8_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_8_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_8_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_7_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_7_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_7_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_7_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_6_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_6_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_6_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_6_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_5_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_5_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_5_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_5_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_4_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_4_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_4_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_4_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_3_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_3_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_3_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_3_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_2_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_2_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_2_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_2_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_1_s7 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_1_13),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_1_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_1_s7.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface0_adapted_interface_dat_r_0_s8 (
    .F(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_0_14),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi0_next_state_0_17) 
);
defparam main_basesoc_socbushandler_interface0_adapted_interface_dat_r_0_s8.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_s11 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_18),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_14),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_s11.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_30_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_30_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_30_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_30_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_29_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_29_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_29_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_29_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_28_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_28_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_28_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_28_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_27_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_27_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_27_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_27_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_26_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_26_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_26_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_26_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_25_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_25_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_25_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_25_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_24_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_24_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_24_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_24_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_23_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_23_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_23_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_23_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_22_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_22_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_22_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_22_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_21_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_21_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_21_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_21_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_20_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_20_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_20_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_20_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_19_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_19_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_19_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_19_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_18_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_18_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_18_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_18_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_17_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_17_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_17_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_17_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_16_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_16_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_16_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_16_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_15_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_15_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_15_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_15_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_14_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_14_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_14_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_14_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_13_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_13_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_13_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_13_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_12_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_12_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_12_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_12_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_11_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_11_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_11_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_11_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_10_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_10_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_10_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_10_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_9_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_9_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_9_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_9_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_8_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_8_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_8_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_8_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_7_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_7_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_7_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_7_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_6_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_6_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_6_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_6_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_5_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_5_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_5_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_5_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_4_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_4_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_4_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_4_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_3_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_3_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_3_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_3_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_2_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_2_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_2_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_2_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_1_s10 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_1_16),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_1_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_1_s10.INIT=16'h0100;
  LUT4 main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_s13 (
    .F(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_20),
    .I0(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_12),
    .I1(builder_fsm1_state),
    .I2(builder_rr_read_grant_10),
    .I3(builder_wishbone2axi1_next_state_0_16) 
);
defparam main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_s13.INIT=16'h0100;
  LUT4 builder_csr_bankarray_csrbank8_ev_enable0_re_s3 (
    .F(builder_csr_bankarray_csrbank8_ev_enable0_re_8),
    .I0(builder_csr_bankarray_sel_6),
    .I1(builder_csr_bankarray_sel_7),
    .I2(n23129_5),
    .I3(builder_csr_bankarray_csrbank7_cs0_re_9) 
);
defparam builder_csr_bankarray_csrbank8_ev_enable0_re_s3.INIT=16'h4000;
  LUT4 builder_csr_bankarray_csrbank10_dma_loop0_re_s3 (
    .F(builder_csr_bankarray_csrbank10_dma_loop0_re_8),
    .I0(builder_csr_bankarray_sel_7),
    .I1(builder_csr_bankarray_sel_6),
    .I2(n23129_5),
    .I3(builder_csr_bankarray_csrbank7_cs0_re_9) 
);
defparam builder_csr_bankarray_csrbank10_dma_loop0_re_s3.INIT=16'h1000;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce_s9 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce),
    .I0(main_vfb_dma_res_fifo_wrport_we_4),
    .I1(main_sdram_bankmachine0_wrport_we_13),
    .I2(builder_basesoc_litedramdmareader_state[0]),
    .I3(builder_basesoc_litedramdmareader_state[1]) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce_s9.INIT=16'hF44F;
  LUT2 main_vfb_dma_res_fifo_wrport_we_1_s1 (
    .F(main_vfb_dma_res_fifo_wrport_we_1_4),
    .I0(main_vfb_dma_res_fifo_wrport_we_4),
    .I1(main_sdram_bankmachine0_wrport_we_13) 
);
defparam main_vfb_dma_res_fifo_wrport_we_1_s1.INIT=4'hB;
  LUT4 builder_csr_bankarray_csrbank11_hsync_end0_re_s3 (
    .F(builder_csr_bankarray_csrbank11_hsync_end0_re),
    .I0(n22861_6),
    .I1(n22960_16),
    .I2(n23650_4),
    .I3(builder_csr_bankarray_csrbank7_cs0_re_9) 
);
defparam builder_csr_bankarray_csrbank11_hsync_end0_re_s3.INIT=16'h0800;
  LUT4 n23649_s17 (
    .F(n23649_22),
    .I0(n22861_6),
    .I1(n22960_16),
    .I2(main_vtg_hsync_end_storage[0]),
    .I3(n23649_20) 
);
defparam n23649_s17.INIT=16'h7F00;
  LUT4 n22976_s17 (
    .F(n22976_22),
    .I0(n22861_6),
    .I1(n22960_16),
    .I2(main_sdram_phaseinjector0_address_storage[2]),
    .I3(n22976_18) 
);
defparam n22976_s17.INIT=16'h7F00;
  LUT3 builder_csr_bankarray_csrbank6_dfii_pi0_address0_re_s2 (
    .F(builder_csr_bankarray_csrbank6_dfii_pi0_address0_re),
    .I0(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_12),
    .I1(n22861_6),
    .I2(n22960_16) 
);
defparam builder_csr_bankarray_csrbank6_dfii_pi0_address0_re_s2.INIT=8'h80;
  LUT3 builder_csr_bankarray_csrbank8_update_value0_re_s2 (
    .F(builder_csr_bankarray_csrbank8_update_value0_re),
    .I0(n22861_6),
    .I1(n22960_16),
    .I2(builder_csr_bankarray_csrbank8_ev_enable0_re_8) 
);
defparam builder_csr_bankarray_csrbank8_update_value0_re_s2.INIT=8'h80;
  LUT3 main_vfb_dma_fifo_wrport_we_1_s1 (
    .F(main_vfb_dma_fifo_wrport_we_1_4),
    .I0(main_vfb_dma_fifo_syncfifo_re_4),
    .I1(main_vfb_dma_fifo_level0[14]),
    .I2(builder_basesoc_new_master_rdata_valid5) 
);
defparam main_vfb_dma_fifo_wrport_we_1_s1.INIT=8'h8F;
  LUT4 main_vfb_dma_fifo_level0_14_s4 (
    .F(main_vfb_dma_fifo_level0_14_10),
    .I0(main_vfb_dma_fifo_syncfifo_re),
    .I1(main_vfb_dma_fifo_syncfifo_re_4),
    .I2(main_vfb_dma_fifo_level0[14]),
    .I3(builder_basesoc_new_master_rdata_valid5) 
);
defparam main_vfb_dma_fifo_level0_14_s4.INIT=16'h95AA;
  LUT4 builder_csr_bankarray_csrbank11_hres0_re_s3 (
    .F(builder_csr_bankarray_csrbank11_hres0_re),
    .I0(n22861_6),
    .I1(n22861_7),
    .I2(n23650_4),
    .I3(builder_csr_bankarray_csrbank7_cs0_re_9) 
);
defparam builder_csr_bankarray_csrbank11_hres0_re_s3.INIT=16'h0800;
  LUT4 builder_csr_bankarray_csrbank0_scratch0_re_s2 (
    .F(builder_csr_bankarray_csrbank0_scratch0_re),
    .I0(n22789_8),
    .I1(builder_csr_bankarray_csrbank7_cs0_re_9),
    .I2(n22861_6),
    .I3(n22861_7) 
);
defparam builder_csr_bankarray_csrbank0_scratch0_re_s2.INIT=16'h4000;
  LUT3 builder_csr_bankarray_csrbank6_dfii_pi0_command0_re_s2 (
    .F(builder_csr_bankarray_csrbank6_dfii_pi0_command0_re),
    .I0(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_12),
    .I1(n22861_6),
    .I2(n22861_7) 
);
defparam builder_csr_bankarray_csrbank6_dfii_pi0_command0_re_s2.INIT=8'h80;
  LUT3 builder_csr_bankarray_csrbank8_reload0_re_s2 (
    .F(builder_csr_bankarray_csrbank8_reload0_re),
    .I0(n22861_6),
    .I1(n22861_7),
    .I2(builder_csr_bankarray_csrbank8_ev_enable0_re_8) 
);
defparam builder_csr_bankarray_csrbank8_reload0_re_s2.INIT=8'h80;
  LUT3 builder_csr_bankarray_csrbank10_dma_length0_re_s2 (
    .F(builder_csr_bankarray_csrbank10_dma_length0_re),
    .I0(n22861_6),
    .I1(n22861_7),
    .I2(builder_csr_bankarray_csrbank10_dma_loop0_re_8) 
);
defparam builder_csr_bankarray_csrbank10_dma_length0_re_s2.INIT=8'h80;
  LUT4 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_s6 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[0]),
    .I0(main_vtg_source_payload_hcount[0]),
    .I1(builder_basesoc_clockdomainsrenamer_state),
    .I2(n13058_3),
    .I3(main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6_6) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_s6.INIT=16'h4000;
  LUT2 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4_s3 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4),
    .I0(builder_basesoc_clockdomainsrenamer_state),
    .I1(main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6_6) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4_s3.INIT=4'hD;
  LUT3 main_vfb_cdc_cdc_graycounter1_ce_s1 (
    .F(main_vfb_cdc_cdc_graycounter1_ce),
    .I0(builder_basesoc_clockdomainsrenamer_state),
    .I1(main_vfb_cdc_cdc_asyncfifo_readable),
    .I2(main_vfb_source_payload_de) 
);
defparam main_vfb_cdc_cdc_graycounter1_ce_s1.INIT=8'h80;
  LUT3 n19172_s3 (
    .F(n19172_8),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_4),
    .I2(main_basesoc_basesoc_socbushandler_pipe_valid_source_valid) 
);
defparam n19172_s3.INIT=8'h31;
  LUT4 main_basesoc_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_s9 (
    .F(main_basesoc_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_16),
    .I0(main_basesoc_basesoc_socbushandler_cmd_done),
    .I1(builder_axi2axilite0_state[0]),
    .I2(builder_axi2axilite0_state[1]),
    .I3(main_basesoc_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_13) 
);
defparam main_basesoc_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_s9.INIT=16'hBCA8;
  LUT3 n19406_s1 (
    .F(n19406_5),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(main_basesoc_socbushandler_pipe_valid_source_valid),
    .I2(main_basesoc_socbushandler_pipe_valid_sink_ready_4) 
);
defparam n19406_s1.INIT=8'h0D;
  LUT3 n19640_s1 (
    .F(n19640_5),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_5),
    .I1(main_bridge_axi2axi_lite_pipe_valid_source_valid),
    .I2(main_bridge_axi2axi_lite_pipe_valid_sink_ready_4) 
);
defparam n19640_s1.INIT=8'h0D;
  LUT3 n19907_s1 (
    .F(n19907_5),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(builder_basesoc_socbushandler_pipe_valid_source_valid),
    .I2(builder_basesoc_socbushandler_pipe_valid_sink_ready_4) 
);
defparam n19907_s1.INIT=8'h0D;
  LUT2 main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_s5 (
    .F(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0),
    .I0(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_6),
    .I1(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_7) 
);
defparam main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_s5.INIT=4'h4;
  LUT3 n7350_s5 (
    .F(n7350_11),
    .I0(main_basesoc_tx_count[3]),
    .I1(n7350_6),
    .I2(main_basesoc_tx_tick) 
);
defparam n7350_s5.INIT=8'h60;
  LUT2 main_basesoc_serial_tx_rs232phytx_next_value_ce1_s3 (
    .F(main_basesoc_serial_tx_rs232phytx_next_value_ce1),
    .I0(main_basesoc_tx_tick),
    .I1(builder_basesoc_rs232phytx_state) 
);
defparam main_basesoc_serial_tx_rs232phytx_next_value_ce1_s3.INIT=4'hB;
  LUT3 n7352_s4 (
    .F(n7352_10),
    .I0(main_basesoc_tx_tick),
    .I1(main_basesoc_tx_count[1]),
    .I2(main_basesoc_tx_count[0]) 
);
defparam n7352_s4.INIT=8'h28;
  LUT3 n7353_s4 (
    .F(n7353_9),
    .I0(main_basesoc_tx_tick),
    .I1(builder_basesoc_rs232phytx_state),
    .I2(main_basesoc_tx_count[0]) 
);
defparam n7353_s4.INIT=8'h4A;
  LUT3 n7417_s5 (
    .F(n7417_11),
    .I0(main_basesoc_rx_count[3]),
    .I1(n7417_6),
    .I2(main_basesoc_rx_tick) 
);
defparam n7417_s5.INIT=8'h60;
  LUT2 main_basesoc_rx_count_rs232phyrx_next_value_ce0_s3 (
    .F(main_basesoc_rx_count_rs232phyrx_next_value_ce0),
    .I0(main_basesoc_rx_tick),
    .I1(builder_basesoc_rs232phyrx_state) 
);
defparam main_basesoc_rx_count_rs232phyrx_next_value_ce0_s3.INIT=4'hB;
  LUT3 n7419_s4 (
    .F(n7419_10),
    .I0(main_basesoc_rx_tick),
    .I1(main_basesoc_rx_count[1]),
    .I2(main_basesoc_rx_count[0]) 
);
defparam n7419_s4.INIT=8'h28;
  LUT3 n7420_s4 (
    .F(n7420_9),
    .I0(main_basesoc_rx_tick),
    .I1(builder_basesoc_rs232phyrx_state),
    .I2(main_basesoc_rx_count[0]) 
);
defparam n7420_s4.INIT=8'h4A;
  LUT2 n21068_s3 (
    .F(n21068_9),
    .I0(main_leds_count_21_10),
    .I1(main_leds_count[0]) 
);
defparam n21068_s3.INIT=4'h2;
  LUT4 main_leds_count_21_s4 (
    .F(main_leds_count_21_10),
    .I0(main_leds_count[0]),
    .I1(main_leds_count[1]),
    .I2(main_leds_done_4),
    .I3(main_leds_done_5) 
);
defparam main_leds_count_21_s4.INIT=16'hEFFF;
  LUT3 main_sdram_bankmachine0_wrport_we_s11 (
    .F(main_sdram_bankmachine0_wrport_we),
    .I0(main_sdram_bankmachine0_wrport_we_4),
    .I1(main_sdram_bankmachine0_wrport_we_13),
    .I2(main_sdram_bankmachine0_wrport_we_6) 
);
defparam main_sdram_bankmachine0_wrport_we_s11.INIT=8'hF8;
  LUT2 main_sdram_bankmachine0_do_read_s1 (
    .F(main_sdram_bankmachine0_do_read),
    .I0(main_sdram_bankmachine0_syncfifo0_readable),
    .I1(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_do_read_s1.INIT=4'h8;
  LUT2 n21337_s6 (
    .F(n21337_12),
    .I0(main_sdram_bankmachine0_trascon_count[0]),
    .I1(main_sdram_bankmachine0_trascon_ready) 
);
defparam n21337_s6.INIT=4'h9;
  LUT3 main_sdram_bankmachine1_wrport_we_s7 (
    .F(main_sdram_bankmachine1_wrport_we),
    .I0(main_sdram_bankmachine0_wrport_we_13),
    .I1(main_sdram_bankmachine1_wrport_we_4),
    .I2(main_sdram_bankmachine1_wrport_we_5) 
);
defparam main_sdram_bankmachine1_wrport_we_s7.INIT=8'hF8;
  LUT2 main_sdram_bankmachine1_do_read_s1 (
    .F(main_sdram_bankmachine1_do_read),
    .I0(main_sdram_bankmachine1_syncfifo1_readable),
    .I1(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_do_read_s1.INIT=4'h8;
  LUT2 n21470_s6 (
    .F(n21470_12),
    .I0(main_sdram_bankmachine1_trascon_count[0]),
    .I1(main_sdram_bankmachine1_trascon_ready) 
);
defparam n21470_s6.INIT=4'h9;
  LUT2 main_sdram_bankmachine2_do_read_s1 (
    .F(main_sdram_bankmachine2_do_read),
    .I0(main_sdram_bankmachine2_syncfifo2_readable),
    .I1(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_do_read_s1.INIT=4'h8;
  LUT2 n21603_s6 (
    .F(n21603_12),
    .I0(main_sdram_bankmachine2_trascon_count[0]),
    .I1(main_sdram_bankmachine2_trascon_ready) 
);
defparam n21603_s6.INIT=4'h9;
  LUT3 main_sdram_bankmachine3_wrport_we_s7 (
    .F(main_sdram_bankmachine3_wrport_we),
    .I0(main_sdram_bankmachine0_wrport_we_13),
    .I1(main_sdram_bankmachine3_wrport_we_4),
    .I2(main_sdram_bankmachine3_wrport_we_5) 
);
defparam main_sdram_bankmachine3_wrport_we_s7.INIT=8'hF8;
  LUT2 main_sdram_bankmachine3_do_read_s1 (
    .F(main_sdram_bankmachine3_do_read),
    .I0(main_sdram_bankmachine3_syncfifo3_readable),
    .I1(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_do_read_s1.INIT=4'h8;
  LUT2 n21736_s6 (
    .F(n21736_12),
    .I0(main_sdram_bankmachine3_trascon_count[0]),
    .I1(main_sdram_bankmachine3_trascon_ready) 
);
defparam n21736_s6.INIT=4'h9;
  LUT2 n21862_s6 (
    .F(n21862_12),
    .I0(main_sdram_twtrcon_count[0]),
    .I1(main_sdram_twtrcon_ready) 
);
defparam n21862_s6.INIT=4'h9;
  LUT2 n21918_s4 (
    .F(n21918_9),
    .I0(builder_basesoc_roundrobin0_grant_17),
    .I1(builder_basesoc_roundrobin0_grant) 
);
defparam n21918_s4.INIT=4'h6;
  LUT4 builder_basesoc_roundrobin0_grant_s10 (
    .F(builder_basesoc_roundrobin0_grant_17),
    .I0(builder_basesoc_roundrobin0_grant),
    .I1(builder_basesoc_roundrobin0_grant_7),
    .I2(builder_basesoc_roundrobin0_grant_8),
    .I3(builder_basesoc_roundrobin0_grant_9) 
);
defparam builder_basesoc_roundrobin0_grant_s10.INIT=16'h2400;
  LUT2 n21922_s4 (
    .F(n21922_9),
    .I0(builder_basesoc_roundrobin1_grant_16),
    .I1(builder_basesoc_roundrobin1_grant) 
);
defparam n21922_s4.INIT=4'h6;
  LUT4 builder_basesoc_roundrobin1_grant_s9 (
    .F(builder_basesoc_roundrobin1_grant_16),
    .I0(builder_basesoc_roundrobin1_grant),
    .I1(builder_basesoc_roundrobin1_grant_7),
    .I2(builder_basesoc_roundrobin1_grant_8),
    .I3(builder_basesoc_roundrobin1_grant_9) 
);
defparam builder_basesoc_roundrobin1_grant_s9.INIT=16'h2400;
  LUT2 n21926_s4 (
    .F(n21926_9),
    .I0(builder_basesoc_roundrobin2_grant_11),
    .I1(builder_basesoc_roundrobin2_grant) 
);
defparam n21926_s4.INIT=4'h6;
  LUT4 builder_basesoc_roundrobin2_grant_s5 (
    .F(builder_basesoc_roundrobin2_grant_11),
    .I0(builder_basesoc_roundrobin2_grant),
    .I1(main_sdram_bankmachine2_wrport_we_4),
    .I2(main_sdram_bankmachine2_wrport_we_5),
    .I3(builder_basesoc_roundrobin2_grant_7) 
);
defparam builder_basesoc_roundrobin2_grant_s5.INIT=16'h1800;
  LUT2 n21930_s4 (
    .F(n21930_9),
    .I0(builder_basesoc_roundrobin3_grant_16),
    .I1(builder_basesoc_roundrobin3_grant) 
);
defparam n21930_s4.INIT=4'h6;
  LUT4 builder_basesoc_roundrobin3_grant_s9 (
    .F(builder_basesoc_roundrobin3_grant_16),
    .I0(builder_basesoc_roundrobin3_grant),
    .I1(builder_basesoc_roundrobin3_grant_7),
    .I2(builder_basesoc_roundrobin3_grant_8),
    .I3(builder_basesoc_roundrobin3_grant_9) 
);
defparam builder_basesoc_roundrobin3_grant_s9.INIT=16'h2400;
  LUT3 main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0_1_s4 (
    .F(main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0[1]),
    .I0(main_wishbone_bridge_cmd_count[1]),
    .I1(n11674_4),
    .I2(main_wishbone_bridge_cmd_count[0]) 
);
defparam main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0_1_s4.INIT=8'h12;
  LUT3 main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0_0_s3 (
    .F(main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0_0_8),
    .I0(n11674_4),
    .I1(main_wishbone_bridge_cmd_count[0]),
    .I2(n12834_6) 
);
defparam main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0_0_s3.INIT=8'h19;
  LUT3 n21956_s1 (
    .F(n21956_5),
    .I0(builder_basesoc_fullmemorywe_state[0]),
    .I1(builder_basesoc_fullmemorywe_state[1]),
    .I2(builder_basesoc_new_master_wdata_ready0) 
);
defparam n21956_s1.INIT=8'h40;
  LUT2 main_vfb_dma_res_fifo_wrport_we_s3 (
    .F(main_vfb_dma_res_fifo_wrport_we),
    .I0(main_sdram_bankmachine0_wrport_we_13),
    .I1(main_vfb_dma_res_fifo_wrport_we_4) 
);
defparam main_vfb_dma_res_fifo_wrport_we_s3.INIT=4'h2;
  LUT3 main_vfb_dma_res_fifo_do_read_s10 (
    .F(main_vfb_dma_res_fifo_do_read),
    .I0(main_vfb_dma_res_fifo_do_read_12),
    .I1(main_vfb_dma_res_fifo_do_read_14),
    .I2(main_vfb_dma_fifo_readable) 
);
defparam main_vfb_dma_res_fifo_do_read_s10.INIT=8'h10;
  LUT3 main_vfb_dma_fifo_wrport_we_s1 (
    .F(main_vfb_dma_fifo_wrport_we),
    .I0(main_vfb_dma_fifo_syncfifo_re_4),
    .I1(main_vfb_dma_fifo_level0[14]),
    .I2(builder_basesoc_new_master_rdata_valid5) 
);
defparam main_vfb_dma_fifo_wrport_we_s1.INIT=8'h70;
  LUT3 main_vfb_cdc_cdc_graycounter0_ce_s3 (
    .F(main_vfb_cdc_cdc_graycounter0_ce),
    .I0(main_vfb_dma_res_fifo_do_read_14),
    .I1(main_vfb_dma_fifo_readable),
    .I2(main_vfb_cdc_cdc_graycounter0_ce_4) 
);
defparam main_vfb_cdc_cdc_graycounter0_ce_s3.INIT=8'h04;
  LUT3 count_spimaster_next_value_0_s10 (
    .F(count_spimaster_next_value_0_18),
    .I0(count_spimaster_next_value[0]),
    .I1(count_spimaster_next_value_ce_15),
    .I2(count[0]) 
);
defparam count_spimaster_next_value_0_s10.INIT=8'hBA;
  LUT4 count_spimaster_next_value_0_s11 (
    .F(count_spimaster_next_value[0]),
    .I0(count[0]),
    .I1(builder_basesoc_spimaster_state[0]),
    .I2(builder_basesoc_spimaster_state[1]),
    .I3(n14677_5) 
);
defparam count_spimaster_next_value_0_s11.INIT=16'h1000;
  LUT3 count_spimaster_next_value_ce_s8 (
    .F(count_spimaster_next_value_ce_15),
    .I0(builder_basesoc_spimaster_state[0]),
    .I1(builder_basesoc_spimaster_state[1]),
    .I2(n14677_5) 
);
defparam count_spimaster_next_value_ce_s8.INIT=8'h62;
  LUT4 builder_basesoc_resetinserter_next_state_s4 (
    .F(builder_basesoc_resetinserter_next_state_9),
    .I0(main_vfb_cdc_cdc_graycounter1_ce),
    .I1(builder_basesoc_resetinserter_state),
    .I2(storage_9_dat1[33]),
    .I3(n14514_4) 
);
defparam builder_basesoc_resetinserter_next_state_s4.INIT=16'h336C;
  LUT2 builder_fsm0_next_state_s4 (
    .F(builder_fsm0_next_state_9),
    .I0(n6498_10),
    .I1(builder_fsm0_state) 
);
defparam builder_fsm0_next_state_s4.INIT=4'h6;
  LUT4 n6498_s5 (
    .F(n6498_10),
    .I0(builder_fsm0_state),
    .I1(n6498_4),
    .I2(n25572_5),
    .I3(builder_wr_timer_count_19_6) 
);
defparam n6498_s5.INIT=16'h222F;
  LUT2 builder_fsm1_next_state_s4 (
    .F(builder_fsm1_next_state_9),
    .I0(n6778_11),
    .I1(builder_fsm1_state) 
);
defparam builder_fsm1_next_state_s4.INIT=4'h6;
  LUT2 main_basesoc_rx_count_rs232phyrx_next_value0_3_s3 (
    .F(main_basesoc_rx_count_rs232phyrx_next_value0_3_7),
    .I0(n7440_7),
    .I1(builder_basesoc_rs232phyrx_state) 
);
defparam main_basesoc_rx_count_rs232phyrx_next_value0_3_s3.INIT=4'h6;
  LUT4 n7440_s3 (
    .F(n7440_7),
    .I0(builder_basesoc_rs232phyrx_state),
    .I1(builder_multiregimpl0_regs1),
    .I2(main_basesoc_rx_rx_d),
    .I3(n7440_4) 
);
defparam n7440_s3.INIT=16'hFF10;
  LUT3 n21205_s3 (
    .F(n21205_9),
    .I0(main_sdram_sequencer_trigger[2]),
    .I1(main_sdram_sequencer_trigger[0]),
    .I2(main_sdram_sequencer_trigger[1]) 
);
defparam n21205_s3.INIT=8'h6A;
  LUT2 n21206_s3 (
    .F(n21206_9),
    .I0(main_sdram_sequencer_trigger[0]),
    .I1(main_sdram_sequencer_trigger[1]) 
);
defparam n21206_s3.INIT=4'h6;
  LUT4 n21207_s4 (
    .F(n21207_9),
    .I0(builder_basesoc_refresher_next_state_1_23),
    .I1(main_sdram_sequencer_trigger[2]),
    .I2(main_sdram_sequencer_trigger[0]),
    .I3(main_sdram_sequencer_trigger[1]) 
);
defparam n21207_s4.INIT=16'h0F0E;
  LUT3 n21329_s5 (
    .F(n21329_11),
    .I0(main_sdram_bankmachine0_trccon_count_1_12),
    .I1(n21329_13),
    .I2(main_sdram_bankmachine0_trccon_count[0]) 
);
defparam n21329_s5.INIT=8'hD8;
  LUT3 n21329_s6 (
    .F(n21329_13),
    .I0(main_sdram_bankmachine0_trccon_count[0]),
    .I1(builder_basesoc_bankmachine0_next_state_1_29),
    .I2(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam n21329_s6.INIT=8'h75;
  LUT3 main_sdram_bankmachine0_trccon_count_1_s5 (
    .F(main_sdram_bankmachine0_trccon_count_1_12),
    .I0(builder_basesoc_bankmachine0_next_state_1_29),
    .I1(main_sdram_bankmachine0_row_col_n_addr_sel),
    .I2(main_sdram_bankmachine0_trccon_ready) 
);
defparam main_sdram_bankmachine0_trccon_count_1_s5.INIT=8'h4F;
  LUT3 n21448_s4 (
    .F(n21448_10),
    .I0(main_sdram_bankmachine1_twtpcon_count[1]),
    .I1(n34360_4),
    .I2(main_sdram_bankmachine1_twtpcon_count[0]) 
);
defparam n21448_s4.INIT=8'hED;
  LUT3 n21449_s4 (
    .F(n21449_9),
    .I0(n34360_4),
    .I1(main_sdram_bankmachine1_twtpcon_count[0]),
    .I2(main_sdram_bankmachine1_twtpcon_ready) 
);
defparam n21449_s4.INIT=8'hEB;
  LUT3 n21462_s5 (
    .F(n21462_11),
    .I0(main_sdram_bankmachine1_trccon_count_1_12),
    .I1(n21462_13),
    .I2(main_sdram_bankmachine1_trccon_count[0]) 
);
defparam n21462_s5.INIT=8'hD8;
  LUT3 n21462_s6 (
    .F(n21462_13),
    .I0(main_sdram_bankmachine1_trccon_count[0]),
    .I1(builder_basesoc_bankmachine1_next_state_1_25),
    .I2(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam n21462_s6.INIT=8'h75;
  LUT3 main_sdram_bankmachine1_trccon_count_1_s5 (
    .F(main_sdram_bankmachine1_trccon_count_1_12),
    .I0(builder_basesoc_bankmachine1_next_state_1_25),
    .I1(main_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(main_sdram_bankmachine1_trccon_ready) 
);
defparam main_sdram_bankmachine1_trccon_count_1_s5.INIT=8'h4F;
  LUT3 n21595_s5 (
    .F(n21595_11),
    .I0(main_sdram_bankmachine2_trccon_count_1_12),
    .I1(n21595_13),
    .I2(main_sdram_bankmachine2_trccon_count[0]) 
);
defparam n21595_s5.INIT=8'hD8;
  LUT3 n21595_s6 (
    .F(n21595_13),
    .I0(main_sdram_bankmachine2_trccon_count[0]),
    .I1(builder_basesoc_bankmachine2_next_state_1_25),
    .I2(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam n21595_s6.INIT=8'h75;
  LUT3 main_sdram_bankmachine2_trccon_count_1_s5 (
    .F(main_sdram_bankmachine2_trccon_count_1_12),
    .I0(builder_basesoc_bankmachine2_next_state_1_25),
    .I1(main_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(main_sdram_bankmachine2_trccon_ready) 
);
defparam main_sdram_bankmachine2_trccon_count_1_s5.INIT=8'h4F;
  LUT3 n21728_s5 (
    .F(n21728_11),
    .I0(main_sdram_bankmachine3_trccon_count_1_12),
    .I1(n21728_13),
    .I2(main_sdram_bankmachine3_trccon_count[0]) 
);
defparam n21728_s5.INIT=8'hD8;
  LUT3 n21728_s6 (
    .F(n21728_13),
    .I0(main_sdram_bankmachine3_trccon_count[0]),
    .I1(n21904_4),
    .I2(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam n21728_s6.INIT=8'h75;
  LUT3 main_sdram_bankmachine3_trccon_count_1_s5 (
    .F(main_sdram_bankmachine3_trccon_count_1_12),
    .I0(n21904_4),
    .I1(main_sdram_bankmachine3_row_col_n_addr_sel),
    .I2(main_sdram_bankmachine3_trccon_ready) 
);
defparam main_sdram_bankmachine3_trccon_count_1_s5.INIT=8'h4F;
  LUT3 main_sdram_time0_4_s7 (
    .F(main_sdram_time0_4_14),
    .I0(main_sdram_time0[4]),
    .I1(main_sdram_time0_4_10),
    .I2(main_sdram_time0_4_9) 
);
defparam main_sdram_time0_4_s7.INIT=8'hFB;
  LUT3 main_sdram_time1_3_s7 (
    .F(main_sdram_time1_3_14),
    .I0(main_sdram_time1[3]),
    .I1(main_sdram_time1_3_10),
    .I2(main_sdram_time1_3_9) 
);
defparam main_sdram_time1_3_s7.INIT=8'hBF;
  LUT3 n21866_s4 (
    .F(n21866_10),
    .I0(main_sdram_twtrcon_count[0]),
    .I1(main_sdram_twtrcon_count[1]),
    .I2(builder_sync_rhs_self6_12) 
);
defparam n21866_s4.INIT=8'hF9;
  LUT3 n22640_s4 (
    .F(n22640_10),
    .I0(mosi_sel[1]),
    .I1(mosi_latch),
    .I2(mosi_sel[0]) 
);
defparam n22640_s4.INIT=8'hED;
  LUT2 mosi_sel_2_s4 (
    .F(mosi_sel_2_11),
    .I0(n14677_5),
    .I1(mosi_latch) 
);
defparam mosi_sel_2_s4.INIT=4'hE;
  LUT3 n22641_s3 (
    .F(n22641_8),
    .I0(n14677_5),
    .I1(mosi_latch),
    .I2(mosi_sel[0]) 
);
defparam n22641_s3.INIT=8'hDE;
  LUT3 n14054_s6 (
    .F(n14054_12),
    .I0(builder_basesoc_litedramdmareader_state[1]),
    .I1(builder_basesoc_litedramdmareader_state[0]),
    .I2(builder_basesoc_litedramdmareader_state_1_10) 
);
defparam n14054_s6.INIT=8'h62;
  LUT2 n14054_s7 (
    .F(n14054_14),
    .I0(builder_basesoc_litedramdmareader_state[1]),
    .I1(builder_basesoc_litedramdmareader_state[0]) 
);
defparam n14054_s7.INIT=4'h4;
  LUT3 builder_basesoc_refresher_next_state_1_s16 (
    .F(builder_basesoc_refresher_next_state_1_21),
    .I0(builder_basesoc_refresher_next_state_1_23),
    .I1(builder_basesoc_refresher_state[1]),
    .I2(builder_basesoc_refresher_state_1_12) 
);
defparam builder_basesoc_refresher_next_state_1_s16.INIT=8'hEA;
  LUT3 builder_basesoc_refresher_next_state_1_s17 (
    .F(builder_basesoc_refresher_next_state_1_23),
    .I0(builder_basesoc_refresher_state[1]),
    .I1(builder_basesoc_refresher_state[0]),
    .I2(builder_sync_rhs_self1_10_11) 
);
defparam builder_basesoc_refresher_next_state_1_s17.INIT=8'h40;
  LUT4 builder_basesoc_refresher_state_1_s9 (
    .F(builder_basesoc_refresher_state_1_16),
    .I0(builder_basesoc_refresher_state[1]),
    .I1(builder_basesoc_refresher_state[0]),
    .I2(builder_sync_rhs_self1_10_11),
    .I3(builder_basesoc_refresher_state_1_12) 
);
defparam builder_basesoc_refresher_state_1_s9.INIT=16'h55EA;
  LUT2 builder_basesoc_fsm_state_1_s7 (
    .F(builder_basesoc_fsm_state_1_15),
    .I0(n12834_6),
    .I1(builder_basesoc_fsm_state_1_9) 
);
defparam builder_basesoc_fsm_state_1_s7.INIT=4'hB;
  LUT2 main_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2_s4 (
    .F(main_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2),
    .I0(n12834_6),
    .I1(builder_basesoc_fullmemorywe_state[0]) 
);
defparam main_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2_s4.INIT=4'h2;
  LUT2 main_basesoc_rx_data_rs232phyrx_next_value_ce1_s2 (
    .F(main_basesoc_rx_data_rs232phyrx_next_value_ce1),
    .I0(main_basesoc_rx_tick),
    .I1(builder_basesoc_rs232phyrx_state) 
);
defparam main_basesoc_rx_data_rs232phyrx_next_value_ce1_s2.INIT=4'h8;
  LUT3 main_full_rate_phy_dfi_p0_cas_n_s5 (
    .F(main_full_rate_phy_dfi_p0_cas_n_9),
    .I0(main_sdram_storage[0]),
    .I1(main_sdram_phaseinjector1_command_storage[2]),
    .I2(main_full_rate_phy_dfi_p0_cas_n_11) 
);
defparam main_full_rate_phy_dfi_p0_cas_n_s5.INIT=8'hBF;
  LUT3 main_full_rate_phy_dfi_p0_rddata_en_s3 (
    .F(main_full_rate_phy_dfi_p0_rddata_en_7),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_cas_n_11),
    .I2(main_sdram_phaseinjector1_command_storage[5]) 
);
defparam main_full_rate_phy_dfi_p0_rddata_en_s3.INIT=8'hBF;
  LUT4 n21277_s3 (
    .F(n21277_11),
    .I0(main_sdram_bankmachine0_level[3]),
    .I1(n21277_5),
    .I2(main_sdram_bankmachine0_wrport_we),
    .I3(main_sdram_bankmachine0_do_read) 
);
defparam n21277_s3.INIT=16'hA99A;
  LUT4 n21279_s2 (
    .F(n21279_7),
    .I0(main_sdram_bankmachine0_wrport_we),
    .I1(main_sdram_bankmachine0_do_read),
    .I2(main_sdram_bankmachine0_level[1]),
    .I3(main_sdram_bankmachine0_level[0]) 
);
defparam n21279_s2.INIT=16'hD2B4;
  LUT4 n21410_s3 (
    .F(n21410_8),
    .I0(main_sdram_bankmachine1_level[3]),
    .I1(n21410_5),
    .I2(main_sdram_bankmachine1_wrport_we),
    .I3(main_sdram_bankmachine1_do_read) 
);
defparam n21410_s3.INIT=16'hA99A;
  LUT4 n21412_s2 (
    .F(n21412_7),
    .I0(main_sdram_bankmachine1_wrport_we),
    .I1(main_sdram_bankmachine1_do_read),
    .I2(main_sdram_bankmachine1_level[1]),
    .I3(main_sdram_bankmachine1_level[0]) 
);
defparam n21412_s2.INIT=16'hD2B4;
  LUT4 n21543_s3 (
    .F(n21543_8),
    .I0(main_sdram_bankmachine2_level[3]),
    .I1(n21543_5),
    .I2(main_sdram_bankmachine2_do_read),
    .I3(main_sdram_bankmachine2_wrport_we) 
);
defparam n21543_s3.INIT=16'hA99A;
  LUT4 n21545_s2 (
    .F(n21545_7),
    .I0(main_sdram_bankmachine2_do_read),
    .I1(main_sdram_bankmachine2_wrport_we),
    .I2(main_sdram_bankmachine2_level[1]),
    .I3(main_sdram_bankmachine2_level[0]) 
);
defparam n21545_s2.INIT=16'hB4D2;
  LUT4 n21676_s3 (
    .F(n21676_8),
    .I0(main_sdram_bankmachine3_level[3]),
    .I1(n21676_5),
    .I2(main_sdram_bankmachine3_wrport_we),
    .I3(main_sdram_bankmachine3_do_read) 
);
defparam n21676_s3.INIT=16'hA99A;
  LUT4 n21678_s2 (
    .F(n21678_7),
    .I0(main_sdram_bankmachine3_wrport_we),
    .I1(main_sdram_bankmachine3_do_read),
    .I2(main_sdram_bankmachine3_level[1]),
    .I3(main_sdram_bankmachine3_level[0]) 
);
defparam n21678_s2.INIT=16'hD2B4;
  LUT4 n19201_s3 (
    .F(n19201_9),
    .I0(main_basesoc_basesoc_socbushandler_beat_offset[12]),
    .I1(GND),
    .I2(n19189_2),
    .I3(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_5) 
);
defparam n19201_s3.INIT=16'h0096;
  LUT4 n19435_s3 (
    .F(n19435_8),
    .I0(GND),
    .I1(main_basesoc_socbushandler_beat_offset[12]),
    .I2(n19423_2),
    .I3(main_basesoc_socbushandler_pipe_valid_sink_ready_5) 
);
defparam n19435_s3.INIT=16'h0096;
  LUT4 n19669_s3 (
    .F(n19669_8),
    .I0(GND),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I2(n19657_2),
    .I3(main_bridge_axi2axi_lite_pipe_valid_sink_ready_5) 
);
defparam n19669_s3.INIT=16'h0096;
  LUT4 n19936_s3 (
    .F(n19936_8),
    .I0(GND),
    .I1(builder_basesoc_socbushandler_beat_offset[12]),
    .I2(n19924_2),
    .I3(builder_basesoc_socbushandler_pipe_valid_sink_ready_5) 
);
defparam n19936_s3.INIT=16'h0096;
  LUT4 builder_basesoc_fsm_next_state_1_s19 (
    .F(builder_basesoc_fsm_next_state_1_26),
    .I0(builder_basesoc_fsm_state_1_15),
    .I1(n12834_6),
    .I2(builder_basesoc_fullmemorywe_state[0]),
    .I3(builder_basesoc_fsm_state[1]) 
);
defparam builder_basesoc_fsm_next_state_1_s19.INIT=16'hD5C0;
  LUT4 n21448_s5 (
    .F(n21448_12),
    .I0(n34360_4),
    .I1(main_sdram_bankmachine1_twtpcon_ready),
    .I2(n21448_10),
    .I3(main_sdram_bankmachine1_twtpcon_count[1]) 
);
defparam n21448_s5.INIT=16'hF4B0;
  LUT4 n21866_s5 (
    .F(n21866_12),
    .I0(main_sdram_twtrcon_ready),
    .I1(builder_sync_rhs_self6_12),
    .I2(n21866_10),
    .I3(main_sdram_twtrcon_count[1]) 
);
defparam n21866_s5.INIT=16'hF2D0;
  LUT4 main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0_1_s5 (
    .F(main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0_1_12),
    .I0(main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0[1]),
    .I1(n11674_4),
    .I2(n12834_6),
    .I3(main_wishbone_bridge_cmd_count[1]) 
);
defparam main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0_1_s5.INIT=16'hAEAA;
  LUT4 n12847_s12 (
    .F(n12847_19),
    .I0(builder_basesoc_fsm_state[1]),
    .I1(builder_basesoc_fsm_state[0]),
    .I2(builder_basesoc_fullmemorywe_state[1]),
    .I3(main_wishbone_bridge_aborted) 
);
defparam n12847_s12.INIT=16'h6606;
  LUT4 n19221_s6 (
    .F(n19221_13),
    .I0(n19172_8),
    .I1(main_basesoc_basesoc_socbushandler_beat_count[0]),
    .I2(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I3(main_basesoc_basesoc_socbushandler_beat_count[0]) 
);
defparam n19221_s6.INIT=16'h5702;
  LUT4 n19455_s6 (
    .F(n19455_13),
    .I0(n19406_5),
    .I1(main_basesoc_socbushandler_beat_count[0]),
    .I2(main_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I3(main_basesoc_socbushandler_beat_count[0]) 
);
defparam n19455_s6.INIT=16'h5702;
  LUT4 n19689_s6 (
    .F(n19689_13),
    .I0(n19640_5),
    .I1(main_bridge_axi2axi_lite_beat_count[0]),
    .I2(main_bridge_axi2axi_lite_pipe_valid_sink_ready_5),
    .I3(main_bridge_axi2axi_lite_beat_count[0]) 
);
defparam n19689_s6.INIT=16'h5702;
  LUT4 n19956_s6 (
    .F(n19956_13),
    .I0(n19907_5),
    .I1(builder_basesoc_socbushandler_beat_count[0]),
    .I2(builder_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I3(builder_basesoc_socbushandler_beat_count[0]) 
);
defparam n19956_s6.INIT=16'h5702;
  LUT4 n21754_s6 (
    .F(n21754_13),
    .I0(main_sdram_time0[4]),
    .I1(main_sdram_time0_4_10),
    .I2(main_sdram_time0_4_9),
    .I3(main_sdram_time0_4_14) 
);
defparam n21754_s6.INIT=16'hF600;
  LUT4 n21771_s6 (
    .F(n21771_13),
    .I0(main_sdram_time1[3]),
    .I1(main_sdram_time1_3_10),
    .I2(main_sdram_time1_3_9),
    .I3(main_sdram_time1_3_14) 
);
defparam n21771_s6.INIT=16'h6F00;
  LUT4 main_basesoc_tx_count_rs232phytx_next_value0_3_s5 (
    .F(main_basesoc_tx_count_rs232phytx_next_value0_3_11),
    .I0(builder_basesoc_rs232phytx_state),
    .I1(main_basesoc_uart_tx_fifo_readable),
    .I2(n7365_4),
    .I3(builder_basesoc_rs232phytx_state) 
);
defparam main_basesoc_tx_count_rs232phytx_next_value0_3_s5.INIT=16'h0BF4;
  LUT4 main_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2_s5 (
    .F(main_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2_12),
    .I0(n12834_6),
    .I1(builder_basesoc_fsm_state_1_9),
    .I2(main_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2),
    .I3(builder_basesoc_fsm_state[0]) 
);
defparam main_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2_s5.INIT=16'hF4F0;
  LUT4 main_basesoc_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_s9 (
    .F(main_basesoc_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0),
    .I0(main_basesoc_socbushandler_wishbone2axi1_cmd_done),
    .I1(n20085_7),
    .I2(builder_basesoc_axiliteinterface_w_payload_data_16_16),
    .I3(main_basesoc_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_14) 
);
defparam main_basesoc_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_s9.INIT=16'hFF10;
  LUT4 main_vfb_dma_res_fifo_consume_c_9_s1 (
    .F(main_vfb_dma_res_fifo_consume_c[9]),
    .I0(sys_rst),
    .I1(n22287_10),
    .I2(main_vfb_dma_res_fifo_consume_9_19),
    .I3(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_c_9_s1.INIT=16'h4450;
  LUT4 n22640_s5 (
    .F(n22640_12),
    .I0(n14677_5),
    .I1(mosi_latch),
    .I2(n22640_10),
    .I3(mosi_sel[1]) 
);
defparam n22640_s5.INIT=16'hF1E0;
  LUT3 builder_basesoc_litedramdmareader_next_state_0_s19 (
    .F(builder_basesoc_litedramdmareader_next_state_0_28),
    .I0(builder_basesoc_litedramdmareader_state[1]),
    .I1(builder_basesoc_litedramdmareader_state[0]),
    .I2(builder_basesoc_litedramdmareader_state_1_10) 
);
defparam builder_basesoc_litedramdmareader_next_state_0_s19.INIT=8'h9D;
  LUT4 main_basesoc_timer_zero_pending_s4 (
    .F(main_basesoc_timer_zero_pending_10),
    .I0(main_basesoc_timer_pending_r),
    .I1(main_basesoc_timer_pending_re),
    .I2(main_basesoc_timer_zero_trigger_d),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam main_basesoc_timer_zero_pending_s4.INIT=16'h8F88;
  LUT4 builder_axi2axilite2_next_state_0_s10 (
    .F(builder_axi2axilite2_next_state_0_16),
    .I0(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value_ce1_17),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n),
    .I2(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value_ce1_19),
    .I3(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value_ce1_17) 
);
defparam builder_axi2axilite2_next_state_0_s10.INIT=16'h2F00;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_13_s10 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[13]),
    .I0(builder_axi2axilite2_state[1]),
    .I1(builder_axi2axilite2_state[0]),
    .I2(main_basesoc_dbus_dat_w[13]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_13_s10.INIT=16'h2000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_14_s10 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[14]),
    .I0(builder_axi2axilite2_state[1]),
    .I1(builder_axi2axilite2_state[0]),
    .I2(main_basesoc_dbus_dat_w[14]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_14_s10.INIT=16'h2000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_15_s12 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[15]),
    .I0(builder_axi2axilite2_state[1]),
    .I1(builder_axi2axilite2_state[0]),
    .I2(main_basesoc_dbus_dat_w[15]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_15_s12.INIT=16'h2000;
  LUT3 n14677_s34 (
    .F(n14677_38),
    .I0(storage[0]),
    .I1(storage[11]),
    .I2(clk_rise_30) 
);
defparam n14677_s34.INIT=8'h10;
  LUT4 clk_rise_s27 (
    .F(clk_rise_32),
    .I0(storage[13]),
    .I1(storage[12]),
    .I2(storage[11]),
    .I3(clk_rise_30) 
);
defparam clk_rise_s27.INIT=16'h0100;
  LUT4 n7419_s5 (
    .F(n7419_12),
    .I0(main_basesoc_rx_tick),
    .I1(builder_basesoc_rs232phyrx_state),
    .I2(n7419_10),
    .I3(main_basesoc_rx_count[1]) 
);
defparam n7419_s5.INIT=16'hF4F0;
  LUT4 n7417_s6 (
    .F(n7417_13),
    .I0(n7417_11),
    .I1(main_basesoc_rx_tick),
    .I2(builder_basesoc_rs232phyrx_state),
    .I3(main_basesoc_rx_count[3]) 
);
defparam n7417_s6.INIT=16'hBAAA;
  LUT4 n21961_s6 (
    .F(n21961_13),
    .I0(builder_basesoc_fullmemorywe_state[0]),
    .I1(builder_basesoc_fullmemorywe_state[1]),
    .I2(builder_basesoc_new_master_wdata_ready0),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[0]) 
);
defparam n21961_s6.INIT=16'hBF40;
  LUT4 n7352_s5 (
    .F(n7352_12),
    .I0(main_basesoc_tx_tick),
    .I1(builder_basesoc_rs232phytx_state),
    .I2(n7352_10),
    .I3(main_basesoc_tx_count[1]) 
);
defparam n7352_s5.INIT=16'hF4F0;
  LUT4 n7350_s6 (
    .F(n7350_13),
    .I0(n7350_11),
    .I1(main_basesoc_tx_tick),
    .I2(builder_basesoc_rs232phytx_state),
    .I3(main_basesoc_tx_count[3]) 
);
defparam n7350_s6.INIT=16'hBAAA;
  LUT4 main_basesoc_uart_tx_fifo_wrport_we_s6 (
    .F(main_basesoc_uart_tx_fifo_wrport_we_12),
    .I0(n22861_6),
    .I1(builder_basesoc_adr[0]),
    .I2(builder_basesoc_port_adr_reg_axilite2csr_next_value0_8_6),
    .I3(builder_basesoc_port_adr_reg_axilite2csr_next_value0_7_6) 
);
defparam main_basesoc_uart_tx_fifo_wrport_we_s6.INIT=16'h2000;
  LUT4 builder_csr_bankarray_csrbank11_vscan0_re_s6 (
    .F(builder_csr_bankarray_csrbank11_vscan0_re_12),
    .I0(builder_basesoc_adr[0]),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_8_6),
    .I2(builder_basesoc_port_adr_reg_axilite2csr_next_value0_7_6),
    .I3(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_8) 
);
defparam builder_csr_bankarray_csrbank11_vscan0_re_s6.INIT=16'h4000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_10_s12 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .I0(builder_axi2axilite2_state[1]),
    .I1(builder_axi2axilite2_state[0]),
    .I2(main_basesoc_dbus_dat_w[10]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_10_s12.INIT=16'h2000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_11_s12 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .I0(builder_axi2axilite2_state[1]),
    .I1(builder_axi2axilite2_state[0]),
    .I2(main_basesoc_dbus_dat_w[11]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_11_s12.INIT=16'h2000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_12_s14 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[12]),
    .I0(builder_axi2axilite2_state[1]),
    .I1(builder_axi2axilite2_state[0]),
    .I2(main_basesoc_dbus_dat_w[12]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_12_s14.INIT=16'h2000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_8_s12 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .I0(builder_axi2axilite2_state[1]),
    .I1(builder_axi2axilite2_state[0]),
    .I2(main_basesoc_dbus_dat_w[8]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_8_s12.INIT=16'h2000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_9_s12 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .I0(builder_axi2axilite2_state[1]),
    .I1(builder_axi2axilite2_state[0]),
    .I2(main_basesoc_dbus_dat_w[9]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_9_s12.INIT=16'h2000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_2_s13 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .I0(builder_axi2axilite2_state[1]),
    .I1(builder_axi2axilite2_state[0]),
    .I2(main_basesoc_dbus_dat_w[2]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_2_s13.INIT=16'h2000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_3_s13 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .I0(builder_axi2axilite2_state[1]),
    .I1(builder_axi2axilite2_state[0]),
    .I2(main_basesoc_dbus_dat_w[3]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_3_s13.INIT=16'h2000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_4_s13 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .I0(builder_axi2axilite2_state[1]),
    .I1(builder_axi2axilite2_state[0]),
    .I2(main_basesoc_dbus_dat_w[4]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_4_s13.INIT=16'h2000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_5_s13 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .I0(builder_axi2axilite2_state[1]),
    .I1(builder_axi2axilite2_state[0]),
    .I2(main_basesoc_dbus_dat_w[5]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_5_s13.INIT=16'h2000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_6_s13 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .I0(builder_axi2axilite2_state[1]),
    .I1(builder_axi2axilite2_state[0]),
    .I2(main_basesoc_dbus_dat_w[6]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_6_s13.INIT=16'h2000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_7_s14 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .I0(builder_axi2axilite2_state[1]),
    .I1(builder_axi2axilite2_state[0]),
    .I2(main_basesoc_dbus_dat_w[7]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_7_s14.INIT=16'h2000;
  LUT3 main_sdram_bankmachine0_level_3_s8 (
    .F(main_sdram_bankmachine0_level_3_19),
    .I0(main_sdram_bankmachine0_wrport_we),
    .I1(main_sdram_bankmachine0_syncfifo0_readable),
    .I2(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_level_3_s8.INIT=8'h6A;
  LUT4 n21280_s4 (
    .F(n21280_11),
    .I0(main_sdram_bankmachine0_wrport_we),
    .I1(main_sdram_bankmachine0_syncfifo0_readable),
    .I2(main_sdram_bankmachine0_pipe_valid_sink_ready),
    .I3(main_sdram_bankmachine0_level[0]) 
);
defparam n21280_s4.INIT=16'h956A;
  LUT3 n21253_s5 (
    .F(n21253_12),
    .I0(main_sdram_bankmachine0_syncfifo0_readable),
    .I1(main_sdram_bankmachine0_pipe_valid_sink_ready),
    .I2(main_sdram_bankmachine0_consume[0]) 
);
defparam n21253_s5.INIT=8'h78;
  LUT4 n21252_s4 (
    .F(n21252_11),
    .I0(main_sdram_bankmachine0_syncfifo0_readable),
    .I1(main_sdram_bankmachine0_pipe_valid_sink_ready),
    .I2(main_sdram_bankmachine0_consume[1]),
    .I3(main_sdram_bankmachine0_consume[0]) 
);
defparam n21252_s4.INIT=16'h78F0;
  LUT3 main_sdram_bankmachine1_level_3_s8 (
    .F(main_sdram_bankmachine1_level_3_19),
    .I0(main_sdram_bankmachine1_wrport_we),
    .I1(main_sdram_bankmachine1_syncfifo1_readable),
    .I2(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_level_3_s8.INIT=8'h6A;
  LUT4 n21413_s4 (
    .F(n21413_11),
    .I0(main_sdram_bankmachine1_wrport_we),
    .I1(main_sdram_bankmachine1_syncfifo1_readable),
    .I2(main_sdram_bankmachine1_pipe_valid_sink_ready),
    .I3(main_sdram_bankmachine1_level[0]) 
);
defparam n21413_s4.INIT=16'h956A;
  LUT3 n21386_s5 (
    .F(n21386_12),
    .I0(main_sdram_bankmachine1_syncfifo1_readable),
    .I1(main_sdram_bankmachine1_pipe_valid_sink_ready),
    .I2(main_sdram_bankmachine1_consume[0]) 
);
defparam n21386_s5.INIT=8'h78;
  LUT4 n21385_s4 (
    .F(n21385_11),
    .I0(main_sdram_bankmachine1_syncfifo1_readable),
    .I1(main_sdram_bankmachine1_pipe_valid_sink_ready),
    .I2(main_sdram_bankmachine1_consume[1]),
    .I3(main_sdram_bankmachine1_consume[0]) 
);
defparam n21385_s4.INIT=16'h78F0;
  LUT3 main_sdram_bankmachine2_level_3_s8 (
    .F(main_sdram_bankmachine2_level_3_19),
    .I0(main_sdram_bankmachine2_syncfifo2_readable),
    .I1(main_sdram_bankmachine2_pipe_valid_sink_ready),
    .I2(main_sdram_bankmachine2_wrport_we) 
);
defparam main_sdram_bankmachine2_level_3_s8.INIT=8'h78;
  LUT4 n21546_s4 (
    .F(n21546_11),
    .I0(main_sdram_bankmachine2_syncfifo2_readable),
    .I1(main_sdram_bankmachine2_pipe_valid_sink_ready),
    .I2(main_sdram_bankmachine2_level[0]),
    .I3(main_sdram_bankmachine2_wrport_we) 
);
defparam n21546_s4.INIT=16'h8778;
  LUT3 n21519_s5 (
    .F(n21519_12),
    .I0(main_sdram_bankmachine2_syncfifo2_readable),
    .I1(main_sdram_bankmachine2_pipe_valid_sink_ready),
    .I2(main_sdram_bankmachine2_consume[0]) 
);
defparam n21519_s5.INIT=8'h78;
  LUT4 n21518_s4 (
    .F(n21518_11),
    .I0(main_sdram_bankmachine2_syncfifo2_readable),
    .I1(main_sdram_bankmachine2_pipe_valid_sink_ready),
    .I2(main_sdram_bankmachine2_consume[1]),
    .I3(main_sdram_bankmachine2_consume[0]) 
);
defparam n21518_s4.INIT=16'h78F0;
  LUT3 main_sdram_bankmachine3_level_3_s8 (
    .F(main_sdram_bankmachine3_level_3_19),
    .I0(main_sdram_bankmachine3_wrport_we),
    .I1(main_sdram_bankmachine3_syncfifo3_readable),
    .I2(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_level_3_s8.INIT=8'h6A;
  LUT4 n21679_s4 (
    .F(n21679_11),
    .I0(main_sdram_bankmachine3_wrport_we),
    .I1(main_sdram_bankmachine3_syncfifo3_readable),
    .I2(main_sdram_bankmachine3_pipe_valid_sink_ready),
    .I3(main_sdram_bankmachine3_level[0]) 
);
defparam n21679_s4.INIT=16'h956A;
  LUT3 n21652_s5 (
    .F(n21652_12),
    .I0(main_sdram_bankmachine3_syncfifo3_readable),
    .I1(main_sdram_bankmachine3_pipe_valid_sink_ready),
    .I2(main_sdram_bankmachine3_consume[0]) 
);
defparam n21652_s5.INIT=8'h78;
  LUT4 n21651_s4 (
    .F(n21651_11),
    .I0(main_sdram_bankmachine3_syncfifo3_readable),
    .I1(main_sdram_bankmachine3_pipe_valid_sink_ready),
    .I2(main_sdram_bankmachine3_consume[1]),
    .I3(main_sdram_bankmachine3_consume[0]) 
);
defparam n21651_s4.INIT=16'h78F0;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_0_s15 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .I0(builder_axi2axilite2_state[1]),
    .I1(builder_axi2axilite2_state[0]),
    .I2(main_basesoc_dbus_dat_w[0]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_0_s15.INIT=16'h2000;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_1_s17 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .I0(builder_axi2axilite2_state[1]),
    .I1(builder_axi2axilite2_state[0]),
    .I2(main_basesoc_dbus_dat_w[1]),
    .I3(builder_basesoc_axiliteinterface_w_payload_data_16_16) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_1_s17.INIT=16'h2000;
  LUT4 n7429_s5 (
    .F(n7429_12),
    .I0(main_basesoc_rx_tick),
    .I1(builder_basesoc_rs232phyrx_state),
    .I2(main_basesoc_rx_data[1]),
    .I3(main_basesoc_rx_data[0]) 
);
defparam n7429_s5.INIT=16'hF780;
  LUT4 n7428_s5 (
    .F(n7428_12),
    .I0(main_basesoc_rx_tick),
    .I1(builder_basesoc_rs232phyrx_state),
    .I2(main_basesoc_rx_data[2]),
    .I3(main_basesoc_rx_data[1]) 
);
defparam n7428_s5.INIT=16'hF780;
  LUT4 n7427_s5 (
    .F(n7427_12),
    .I0(main_basesoc_rx_tick),
    .I1(builder_basesoc_rs232phyrx_state),
    .I2(main_basesoc_rx_data[3]),
    .I3(main_basesoc_rx_data[2]) 
);
defparam n7427_s5.INIT=16'hF780;
  LUT4 n7426_s5 (
    .F(n7426_12),
    .I0(main_basesoc_rx_tick),
    .I1(builder_basesoc_rs232phyrx_state),
    .I2(main_basesoc_rx_data[4]),
    .I3(main_basesoc_rx_data[3]) 
);
defparam n7426_s5.INIT=16'hF780;
  LUT4 n7425_s5 (
    .F(n7425_12),
    .I0(main_basesoc_rx_tick),
    .I1(builder_basesoc_rs232phyrx_state),
    .I2(main_basesoc_rx_data[5]),
    .I3(main_basesoc_rx_data[4]) 
);
defparam n7425_s5.INIT=16'hF780;
  LUT4 n7424_s5 (
    .F(n7424_12),
    .I0(main_basesoc_rx_tick),
    .I1(builder_basesoc_rs232phyrx_state),
    .I2(main_basesoc_rx_data[6]),
    .I3(main_basesoc_rx_data[5]) 
);
defparam n7424_s5.INIT=16'hF780;
  LUT4 n7423_s5 (
    .F(n7423_12),
    .I0(main_basesoc_rx_tick),
    .I1(builder_basesoc_rs232phyrx_state),
    .I2(main_basesoc_rx_data[7]),
    .I3(main_basesoc_rx_data[6]) 
);
defparam n7423_s5.INIT=16'hF780;
  LUT4 n7422_s5 (
    .F(n7422_12),
    .I0(main_basesoc_rx_tick),
    .I1(builder_basesoc_rs232phyrx_state),
    .I2(builder_multiregimpl0_regs1),
    .I3(main_basesoc_rx_data[7]) 
);
defparam n7422_s5.INIT=16'hF780;
  LUT4 n14497_s8 (
    .F(n14497_15),
    .I0(builder_basesoc_clockdomainsrenamer_state),
    .I1(main_vfb_cdc_cdc_asyncfifo_readable),
    .I2(main_vfb_source_payload_de),
    .I3(main_vfb_cdc_cdc_graycounter1_q_binary[0]) 
);
defparam n14497_s8.INIT=16'h7F80;
  LUT4 n6778_s5 (
    .F(n6778_11),
    .I0(builder_fsm1_state),
    .I1(builder_wishbone2axi1_next_state_0_16),
    .I2(builder_wishbone2axi0_next_state_0_17),
    .I3(n6778_7) 
);
defparam n6778_s5.INIT=16'hFFA8;
  LUT4 n14487_s8 (
    .F(n14487_15),
    .I0(main_vfb_dma_res_fifo_do_read_14),
    .I1(main_vfb_dma_fifo_readable),
    .I2(main_vfb_cdc_cdc_graycounter0_ce_4),
    .I3(main_vfb_cdc_cdc_graycounter0_q_binary[0]) 
);
defparam n14487_s8.INIT=16'hFB04;
  LUT4 main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_0_s6 (
    .F(main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_0_14),
    .I0(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_6),
    .I1(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_7),
    .I2(main_basesoc_ram_port_adr_reg[0]),
    .I3(main_basesoc_ram_adr[0]) 
);
defparam main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_0_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_1_s6 (
    .F(main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_1_14),
    .I0(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_6),
    .I1(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_7),
    .I2(main_basesoc_ram_port_adr_reg[1]),
    .I3(main_basesoc_ram_adr[1]) 
);
defparam main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_1_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_2_s6 (
    .F(main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_2_14),
    .I0(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_6),
    .I1(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_7),
    .I2(main_basesoc_ram_port_adr_reg[2]),
    .I3(main_basesoc_ram_adr[2]) 
);
defparam main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_2_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_3_s6 (
    .F(main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_3_14),
    .I0(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_6),
    .I1(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_7),
    .I2(main_basesoc_ram_port_adr_reg[3]),
    .I3(main_basesoc_ram_adr[3]) 
);
defparam main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_3_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_4_s6 (
    .F(main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_4_14),
    .I0(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_6),
    .I1(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_7),
    .I2(main_basesoc_ram_port_adr_reg[4]),
    .I3(main_basesoc_ram_adr[4]) 
);
defparam main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_4_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_5_s6 (
    .F(main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_5_14),
    .I0(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_6),
    .I1(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_7),
    .I2(main_basesoc_ram_port_adr_reg[5]),
    .I3(main_basesoc_ram_adr[5]) 
);
defparam main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_5_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_6_s6 (
    .F(main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_6_14),
    .I0(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_6),
    .I1(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_7),
    .I2(main_basesoc_ram_port_adr_reg[6]),
    .I3(main_basesoc_ram_adr[6]) 
);
defparam main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_6_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_7_s6 (
    .F(main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_7_14),
    .I0(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_6),
    .I1(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_7),
    .I2(main_basesoc_ram_port_adr_reg[7]),
    .I3(main_basesoc_ram_adr[7]) 
);
defparam main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_7_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_8_s6 (
    .F(main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_8_14),
    .I0(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_6),
    .I1(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_7),
    .I2(main_basesoc_ram_port_adr_reg[8]),
    .I3(main_basesoc_ram_adr[8]) 
);
defparam main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_8_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_9_s6 (
    .F(main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_9_14),
    .I0(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_6),
    .I1(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_7),
    .I2(main_basesoc_ram_port_adr_reg[9]),
    .I3(main_basesoc_ram_adr[9]) 
);
defparam main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_9_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_10_s6 (
    .F(main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_10_14),
    .I0(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_6),
    .I1(main_basesoc_ram_port_adr_reg_axilitesram1_next_value_ce0_7),
    .I2(main_basesoc_ram_port_adr_reg[10]),
    .I3(main_basesoc_ram_adr[10]) 
);
defparam main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_10_s6.INIT=16'hF4B0;
  LUT4 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_s7 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_16),
    .I0(builder_basesoc_clockdomainsrenamer_state),
    .I1(main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6_6),
    .I2(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[0]),
    .I3(main_vtg_source_payload_hcount[0]) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_s7.INIT=16'hF2F0;
  LUT4 main_basesoc_uart_tx_fifo_wrport_we_1_s1 (
    .F(main_basesoc_uart_tx_fifo_wrport_we_1_4),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_10),
    .I1(main_basesoc_uart_tx_fifo_level0[4]),
    .I2(main_basesoc_uart_tx_fifo_syncfifo_re_4),
    .I3(main_basesoc_uart_tx_fifo_wrport_we_5) 
);
defparam main_basesoc_uart_tx_fifo_wrport_we_1_s1.INIT=16'hD5FF;
  LUT4 n29443_s1 (
    .F(n29443_5),
    .I0(sys_rst),
    .I1(main_basesoc_reset_storage[0]),
    .I2(main_basesoc_reset_re),
    .I3(main_basesoc_reset_storage[1]) 
);
defparam n29443_s1.INIT=16'hFFEA;
  LUT4 main_full_rate_phy_dfi_p0_cas_n_s6 (
    .F(main_full_rate_phy_dfi_p0_cas_n_11),
    .I0(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_12),
    .I1(builder_basesoc_adr[1]),
    .I2(builder_basesoc_adr[2]),
    .I3(builder_csr_bankarray_csrbank11_vscan0_re_12) 
);
defparam main_full_rate_phy_dfi_p0_cas_n_s6.INIT=16'h0200;
  LUT4 n34375_s1 (
    .F(n34375_5),
    .I0(sys_rst),
    .I1(main_sdram_choose_cmd_ce_12),
    .I2(main_sdram_choose_req_ce_4),
    .I3(main_sdram_tccdcon_ready) 
);
defparam n34375_s1.INIT=16'hBAAA;
  LUT4 n21246_s5 (
    .F(n21246_12),
    .I0(main_sdram_bankmachine0_wrport_we_4),
    .I1(main_sdram_bankmachine0_wrport_we_13),
    .I2(main_sdram_bankmachine0_wrport_we_6),
    .I3(main_sdram_bankmachine0_produce[0]) 
);
defparam n21246_s5.INIT=16'h07F8;
  LUT4 n21379_s5 (
    .F(n21379_12),
    .I0(main_sdram_bankmachine0_wrport_we_13),
    .I1(main_sdram_bankmachine1_wrport_we_4),
    .I2(main_sdram_bankmachine1_wrport_we_5),
    .I3(main_sdram_bankmachine1_produce[0]) 
);
defparam n21379_s5.INIT=16'h07F8;
  LUT4 n21645_s5 (
    .F(n21645_12),
    .I0(main_sdram_bankmachine0_wrport_we_13),
    .I1(main_sdram_bankmachine3_wrport_we_4),
    .I2(main_sdram_bankmachine3_wrport_we_5),
    .I3(main_sdram_bankmachine3_produce[0]) 
);
defparam n21645_s5.INIT=16'h07F8;
  LUT4 n23128_s7 (
    .F(n23128_13),
    .I0(n23129_5),
    .I1(builder_csr_bankarray_sel_7),
    .I2(builder_csr_bankarray_sel_6),
    .I3(n23128_9) 
);
defparam n23128_s7.INIT=16'h7FFF;
  LUT4 builder_csr_bankarray_csrbank7_clk_divider0_re_s3 (
    .F(builder_csr_bankarray_csrbank7_clk_divider0_re_8),
    .I0(n23129_5),
    .I1(builder_csr_bankarray_sel_7),
    .I2(builder_csr_bankarray_sel_6),
    .I3(builder_csr_bankarray_csrbank7_cs0_re_9) 
);
defparam builder_csr_bankarray_csrbank7_clk_divider0_re_s3.INIT=16'h8000;
  LUT4 main_sdram_csr_dfi_p1_rddata_0_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_0_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[0]),
    .I3(main_full_rate_phy_dfi_p0_rddata[0]) 
);
defparam main_sdram_csr_dfi_p1_rddata_0_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_1_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_1_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[1]),
    .I3(main_full_rate_phy_dfi_p0_rddata[1]) 
);
defparam main_sdram_csr_dfi_p1_rddata_1_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_2_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_2_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[2]),
    .I3(main_full_rate_phy_dfi_p0_rddata[2]) 
);
defparam main_sdram_csr_dfi_p1_rddata_2_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_3_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_3_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[3]),
    .I3(main_full_rate_phy_dfi_p0_rddata[3]) 
);
defparam main_sdram_csr_dfi_p1_rddata_3_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_4_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_4_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[4]),
    .I3(main_full_rate_phy_dfi_p0_rddata[4]) 
);
defparam main_sdram_csr_dfi_p1_rddata_4_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_5_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_5_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[5]),
    .I3(main_full_rate_phy_dfi_p0_rddata[5]) 
);
defparam main_sdram_csr_dfi_p1_rddata_5_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_6_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_6_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[6]),
    .I3(main_full_rate_phy_dfi_p0_rddata[6]) 
);
defparam main_sdram_csr_dfi_p1_rddata_6_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_7_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_7_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[7]),
    .I3(main_full_rate_phy_dfi_p0_rddata[7]) 
);
defparam main_sdram_csr_dfi_p1_rddata_7_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_8_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_8_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[8]),
    .I3(main_full_rate_phy_dfi_p0_rddata[8]) 
);
defparam main_sdram_csr_dfi_p1_rddata_8_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_9_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_9_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[9]),
    .I3(main_full_rate_phy_dfi_p0_rddata[9]) 
);
defparam main_sdram_csr_dfi_p1_rddata_9_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_10_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_10_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[10]),
    .I3(main_full_rate_phy_dfi_p0_rddata[10]) 
);
defparam main_sdram_csr_dfi_p1_rddata_10_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_11_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_11_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[11]),
    .I3(main_full_rate_phy_dfi_p0_rddata[11]) 
);
defparam main_sdram_csr_dfi_p1_rddata_11_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_12_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_12_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[12]),
    .I3(main_full_rate_phy_dfi_p0_rddata[12]) 
);
defparam main_sdram_csr_dfi_p1_rddata_12_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_13_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_13_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[13]),
    .I3(main_full_rate_phy_dfi_p0_rddata[13]) 
);
defparam main_sdram_csr_dfi_p1_rddata_13_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_14_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_14_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[14]),
    .I3(main_full_rate_phy_dfi_p0_rddata[14]) 
);
defparam main_sdram_csr_dfi_p1_rddata_14_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_15_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_15_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[15]),
    .I3(main_full_rate_phy_dfi_p0_rddata[15]) 
);
defparam main_sdram_csr_dfi_p1_rddata_15_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_0_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_0_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[0]),
    .I3(main_rddata_d[0]) 
);
defparam main_sdram_csr_dfi_p0_rddata_0_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_1_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_1_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[1]),
    .I3(main_rddata_d[1]) 
);
defparam main_sdram_csr_dfi_p0_rddata_1_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_2_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_2_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[2]),
    .I3(main_rddata_d[2]) 
);
defparam main_sdram_csr_dfi_p0_rddata_2_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_3_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_3_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[3]),
    .I3(main_rddata_d[3]) 
);
defparam main_sdram_csr_dfi_p0_rddata_3_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_4_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_4_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[4]),
    .I3(main_rddata_d[4]) 
);
defparam main_sdram_csr_dfi_p0_rddata_4_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_5_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_5_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[5]),
    .I3(main_rddata_d[5]) 
);
defparam main_sdram_csr_dfi_p0_rddata_5_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_6_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_6_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[6]),
    .I3(main_rddata_d[6]) 
);
defparam main_sdram_csr_dfi_p0_rddata_6_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_7_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_7_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[7]),
    .I3(main_rddata_d[7]) 
);
defparam main_sdram_csr_dfi_p0_rddata_7_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_8_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_8_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[8]),
    .I3(main_rddata_d[8]) 
);
defparam main_sdram_csr_dfi_p0_rddata_8_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_9_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_9_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[9]),
    .I3(main_rddata_d[9]) 
);
defparam main_sdram_csr_dfi_p0_rddata_9_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_10_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_10_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[10]),
    .I3(main_rddata_d[10]) 
);
defparam main_sdram_csr_dfi_p0_rddata_10_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_11_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_11_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[11]),
    .I3(main_rddata_d[11]) 
);
defparam main_sdram_csr_dfi_p0_rddata_11_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_12_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_12_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[12]),
    .I3(main_rddata_d[12]) 
);
defparam main_sdram_csr_dfi_p0_rddata_12_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_13_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_13_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[13]),
    .I3(main_rddata_d[13]) 
);
defparam main_sdram_csr_dfi_p0_rddata_13_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_14_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_14_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[14]),
    .I3(main_rddata_d[14]) 
);
defparam main_sdram_csr_dfi_p0_rddata_14_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_15_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_15_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[15]),
    .I3(main_rddata_d[15]) 
);
defparam main_sdram_csr_dfi_p0_rddata_15_s6.INIT=16'hF4B0;
  LUT3 n22267_s5 (
    .F(n22267_12),
    .I0(main_sdram_bankmachine0_wrport_we_13),
    .I1(main_vfb_dma_res_fifo_wrport_we_4),
    .I2(main_vfb_dma_res_fifo_produce[0]) 
);
defparam n22267_s5.INIT=8'hD2;
  LUT4 n22296_s8 (
    .F(n22296_15),
    .I0(main_vfb_dma_res_fifo_do_read_12),
    .I1(main_vfb_dma_res_fifo_do_read_14),
    .I2(main_vfb_dma_fifo_readable),
    .I3(main_vfb_dma_res_fifo_consume[0]) 
);
defparam n22296_s8.INIT=16'hEF10;
  LUT4 n22407_s5 (
    .F(n22407_12),
    .I0(main_vfb_dma_fifo_syncfifo_re_4),
    .I1(main_vfb_dma_fifo_level0[14]),
    .I2(builder_basesoc_new_master_rdata_valid5),
    .I3(main_vfb_dma_fifo_produce[0]) 
);
defparam n22407_s5.INIT=16'h8F70;
  LUT4 main_full_rate_phy_dfi_p0_cas_n_s7 (
    .F(main_full_rate_phy_dfi_p0_cas_n_13),
    .I0(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_12),
    .I1(builder_basesoc_adr[2]),
    .I2(builder_basesoc_adr[1]),
    .I3(main_basesoc_uart_tx_fifo_wrport_we_12) 
);
defparam main_full_rate_phy_dfi_p0_cas_n_s7.INIT=16'h2000;
  LUT4 builder_csr_bankarray_csrbank7_mosi0_re_s2 (
    .F(builder_csr_bankarray_csrbank7_mosi0_re),
    .I0(builder_basesoc_adr[2]),
    .I1(builder_basesoc_adr[1]),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_12),
    .I3(builder_csr_bankarray_csrbank7_clk_divider0_re_8) 
);
defparam builder_csr_bankarray_csrbank7_mosi0_re_s2.INIT=16'h4000;
  LUT4 builder_csr_bankarray_csrbank8_en0_re_s2 (
    .F(builder_csr_bankarray_csrbank8_en0_re),
    .I0(builder_basesoc_adr[2]),
    .I1(builder_basesoc_adr[1]),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_12),
    .I3(builder_csr_bankarray_csrbank8_ev_enable0_re_8) 
);
defparam builder_csr_bankarray_csrbank8_en0_re_s2.INIT=16'h4000;
  LUT4 builder_csr_bankarray_csrbank10_dma_enable0_re_s2 (
    .F(builder_csr_bankarray_csrbank10_dma_enable0_re),
    .I0(builder_basesoc_adr[2]),
    .I1(builder_basesoc_adr[1]),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_12),
    .I3(builder_csr_bankarray_csrbank10_dma_loop0_re_8) 
);
defparam builder_csr_bankarray_csrbank10_dma_enable0_re_s2.INIT=16'h4000;
  LUT4 builder_csr_bankarray_csrbank6_dfii_control0_re_s2 (
    .F(builder_csr_bankarray_csrbank6_dfii_control0_re),
    .I0(builder_basesoc_adr[1]),
    .I1(builder_basesoc_adr[2]),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_12),
    .I3(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re_12) 
);
defparam builder_csr_bankarray_csrbank6_dfii_control0_re_s2.INIT=16'h1000;
  LUT4 builder_csr_bankarray_csrbank7_control0_re_s2 (
    .F(builder_csr_bankarray_csrbank7_control0_re),
    .I0(builder_basesoc_adr[1]),
    .I1(builder_basesoc_adr[2]),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_12),
    .I3(builder_csr_bankarray_csrbank7_clk_divider0_re_8) 
);
defparam builder_csr_bankarray_csrbank7_control0_re_s2.INIT=16'h1000;
  LUT4 builder_csr_bankarray_csrbank8_load0_re_s2 (
    .F(builder_csr_bankarray_csrbank8_load0_re),
    .I0(builder_basesoc_adr[1]),
    .I1(builder_basesoc_adr[2]),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_12),
    .I3(builder_csr_bankarray_csrbank8_ev_enable0_re_8) 
);
defparam builder_csr_bankarray_csrbank8_load0_re_s2.INIT=16'h1000;
  LUT4 builder_csr_bankarray_csrbank10_dma_base0_re_s2 (
    .F(builder_csr_bankarray_csrbank10_dma_base0_re),
    .I0(builder_basesoc_adr[1]),
    .I1(builder_basesoc_adr[2]),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_12),
    .I3(builder_csr_bankarray_csrbank10_dma_loop0_re_8) 
);
defparam builder_csr_bankarray_csrbank10_dma_base0_re_s2.INIT=16'h1000;
  LUT4 n22887_s2 (
    .F(n22887_6),
    .I0(n22889_6),
    .I1(builder_basesoc_adr[1]),
    .I2(builder_basesoc_adr[2]),
    .I3(main_basesoc_uart_tx_fifo_wrport_we_12) 
);
defparam n22887_s2.INIT=16'hFEFF;
  DFFPE DFFP (
    .Q(builder_rst10),
    .D(GND),
    .CLK(main_clkout0),
    .PRESET(n29912_6),
    .CE(VCC) 
);
  DFFPE DFFP_1 (
    .Q(sys_rst),
    .D(builder_rst10),
    .CLK(main_clkout0),
    .PRESET(n29912_6),
    .CE(VCC) 
);
  DFFPE DFFP_2 (
    .Q(builder_rst11),
    .D(GND),
    .CLK(main_clkout1),
    .PRESET(n29912_6),
    .CE(VCC) 
);
  DFFPE DFFP_3 (
    .Q(dvi_rst),
    .D(builder_rst11),
    .CLK(main_clkout1),
    .PRESET(n29912_6),
    .CE(VCC) 
);
  DFFPE DFFP_6 (
    .Q(builder_rst13),
    .D(GND),
    .CLK(main_clkout3),
    .PRESET(n29912_6),
    .CE(VCC) 
);
  DFFPE DFFP_7 (
    .Q(sys2x_rst),
    .D(builder_rst13),
    .CLK(main_clkout3),
    .PRESET(n29912_6),
    .CE(VCC) 
);
  DFFSE DFFSE (
    .Q(sdram_cs_n_d),
    .D(main_full_rate_phy_dfi_p0_cs_n),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_1 (
    .Q(sdram_a_d[0]),
    .D(main_full_rate_phy_dfi_p0_address[0]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_2 (
    .Q(sdram_a_d[1]),
    .D(main_full_rate_phy_dfi_p0_address[1]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_3 (
    .Q(sdram_a_d[2]),
    .D(main_full_rate_phy_dfi_p0_address[2]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_4 (
    .Q(sdram_a_d[3]),
    .D(main_full_rate_phy_dfi_p0_address[3]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_5 (
    .Q(sdram_a_d[4]),
    .D(main_full_rate_phy_dfi_p0_address[4]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_6 (
    .Q(sdram_a_d[5]),
    .D(main_full_rate_phy_dfi_p0_address[5]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_7 (
    .Q(sdram_a_d[6]),
    .D(main_full_rate_phy_dfi_p0_address[6]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_8 (
    .Q(sdram_a_d[7]),
    .D(main_full_rate_phy_dfi_p0_address[7]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_9 (
    .Q(sdram_a_d[8]),
    .D(main_full_rate_phy_dfi_p0_address[8]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_10 (
    .Q(sdram_a_d[9]),
    .D(main_full_rate_phy_dfi_p0_address[9]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_11 (
    .Q(sdram_a_d[10]),
    .D(main_full_rate_phy_dfi_p0_address[10]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_12 (
    .Q(sdram_a_d[11]),
    .D(main_full_rate_phy_dfi_p0_address[11]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_13 (
    .Q(sdram_a_d[12]),
    .D(main_full_rate_phy_dfi_p0_address[12]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_14 (
    .Q(sdram_ba_d[0]),
    .D(main_full_rate_phy_dfi_p0_bank[0]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_15 (
    .Q(sdram_ba_d[1]),
    .D(main_full_rate_phy_dfi_p0_bank[1]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_16 (
    .Q(sdram_ras_n_d),
    .D(main_full_rate_phy_dfi_p0_ras_n),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_17 (
    .Q(sdram_cas_n_d),
    .D(main_full_rate_phy_dfi_p0_cas_n),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_18 (
    .Q(sdram_we_n_d),
    .D(main_full_rate_phy_dfi_p0_we_n),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_19 (
    .Q(sdram_dm_d[0]),
    .D(n29969_3),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_20 (
    .Q(sdram_dm_d[1]),
    .D(n29969_3),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_21 (
    .Q(lcd_de_d),
    .D(main_vfb_source_payload_de),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_22 (
    .Q(lcd_hsync_n_d),
    .D(n29976_6),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_23 (
    .Q(lcd_vsync_n_d),
    .D(n29978_6),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_24 (
    .Q(lcd_r_d[0]),
    .D(n29980_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_25 (
    .Q(lcd_g_d[0]),
    .D(n29982_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_26 (
    .Q(lcd_b_d[0]),
    .D(n29984_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_27 (
    .Q(lcd_r_d[1]),
    .D(n29986_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_28 (
    .Q(lcd_g_d[1]),
    .D(n29988_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_29 (
    .Q(lcd_b_d[1]),
    .D(n29990_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_30 (
    .Q(lcd_r_d[2]),
    .D(n29992_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_31 (
    .Q(lcd_g_d[2]),
    .D(n29994_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_32 (
    .Q(lcd_b_d[2]),
    .D(n29996_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_33 (
    .Q(lcd_r_d[3]),
    .D(n29998_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_34 (
    .Q(lcd_g_d[3]),
    .D(n30000_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_35 (
    .Q(lcd_b_d[3]),
    .D(n30002_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_36 (
    .Q(lcd_r_d[4]),
    .D(n30004_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_37 (
    .Q(lcd_g_d[4]),
    .D(n30006_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_38 (
    .Q(lcd_b_d[4]),
    .D(n30008_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_39 (
    .Q(lcd_r_d[5]),
    .D(n30010_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_40 (
    .Q(lcd_g_d[5]),
    .D(n30012_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_41 (
    .Q(lcd_b_d[5]),
    .D(n30014_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_42 (
    .Q(builder_gw5asdrtristateimpl0__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[0]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_43 (
    .Q(builder_gw5asdrtristateimpl0_oe_n),
    .D(n30023_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_44 (
    .Q(main_full_rate_phy_dfi_p0_rddata[0]),
    .D(builder_gw5asdrtristateimpl0__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_45 (
    .Q(builder_gw5asdrtristateimpl1__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[1]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_46 (
    .Q(builder_gw5asdrtristateimpl1_oe_n),
    .D(n30023_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_47 (
    .Q(main_full_rate_phy_dfi_p0_rddata[1]),
    .D(builder_gw5asdrtristateimpl1__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_48 (
    .Q(builder_gw5asdrtristateimpl2__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[2]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_49 (
    .Q(builder_gw5asdrtristateimpl2_oe_n),
    .D(n30023_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_50 (
    .Q(main_full_rate_phy_dfi_p0_rddata[2]),
    .D(builder_gw5asdrtristateimpl2__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_51 (
    .Q(builder_gw5asdrtristateimpl3__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[3]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_52 (
    .Q(builder_gw5asdrtristateimpl3_oe_n),
    .D(n30023_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_53 (
    .Q(main_full_rate_phy_dfi_p0_rddata[3]),
    .D(builder_gw5asdrtristateimpl3__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_54 (
    .Q(builder_gw5asdrtristateimpl4__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[4]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_55 (
    .Q(builder_gw5asdrtristateimpl4_oe_n),
    .D(n30023_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_56 (
    .Q(main_full_rate_phy_dfi_p0_rddata[4]),
    .D(builder_gw5asdrtristateimpl4__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_57 (
    .Q(builder_gw5asdrtristateimpl5__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[5]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_58 (
    .Q(builder_gw5asdrtristateimpl5_oe_n),
    .D(n30023_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_59 (
    .Q(main_full_rate_phy_dfi_p0_rddata[5]),
    .D(builder_gw5asdrtristateimpl5__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_60 (
    .Q(builder_gw5asdrtristateimpl6__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[6]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_61 (
    .Q(builder_gw5asdrtristateimpl6_oe_n),
    .D(n30023_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_62 (
    .Q(main_full_rate_phy_dfi_p0_rddata[6]),
    .D(builder_gw5asdrtristateimpl6__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_63 (
    .Q(builder_gw5asdrtristateimpl7__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[7]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_64 (
    .Q(builder_gw5asdrtristateimpl7_oe_n),
    .D(n30023_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_65 (
    .Q(main_full_rate_phy_dfi_p0_rddata[7]),
    .D(builder_gw5asdrtristateimpl7__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_66 (
    .Q(builder_gw5asdrtristateimpl8__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[8]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_67 (
    .Q(builder_gw5asdrtristateimpl8_oe_n),
    .D(n30023_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_68 (
    .Q(main_full_rate_phy_dfi_p0_rddata[8]),
    .D(builder_gw5asdrtristateimpl8__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_69 (
    .Q(builder_gw5asdrtristateimpl9__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[9]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_70 (
    .Q(builder_gw5asdrtristateimpl9_oe_n),
    .D(n30023_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_71 (
    .Q(main_full_rate_phy_dfi_p0_rddata[9]),
    .D(builder_gw5asdrtristateimpl9__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_72 (
    .Q(builder_gw5asdrtristateimpl10__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[10]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_73 (
    .Q(builder_gw5asdrtristateimpl10_oe_n),
    .D(n30023_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_74 (
    .Q(main_full_rate_phy_dfi_p0_rddata[10]),
    .D(builder_gw5asdrtristateimpl10__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_75 (
    .Q(builder_gw5asdrtristateimpl11__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[11]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_76 (
    .Q(builder_gw5asdrtristateimpl11_oe_n),
    .D(n30023_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_77 (
    .Q(main_full_rate_phy_dfi_p0_rddata[11]),
    .D(builder_gw5asdrtristateimpl11__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_78 (
    .Q(builder_gw5asdrtristateimpl12__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[12]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_79 (
    .Q(builder_gw5asdrtristateimpl12_oe_n),
    .D(n30023_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_80 (
    .Q(main_full_rate_phy_dfi_p0_rddata[12]),
    .D(builder_gw5asdrtristateimpl12__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_81 (
    .Q(builder_gw5asdrtristateimpl13__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[13]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_82 (
    .Q(builder_gw5asdrtristateimpl13_oe_n),
    .D(n30023_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_83 (
    .Q(main_full_rate_phy_dfi_p0_rddata[13]),
    .D(builder_gw5asdrtristateimpl13__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_84 (
    .Q(builder_gw5asdrtristateimpl14__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[14]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_85 (
    .Q(builder_gw5asdrtristateimpl14_oe_n),
    .D(n30023_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_86 (
    .Q(main_full_rate_phy_dfi_p0_rddata[14]),
    .D(builder_gw5asdrtristateimpl14__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_87 (
    .Q(builder_gw5asdrtristateimpl15__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[15]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_88 (
    .Q(builder_gw5asdrtristateimpl15_oe_n),
    .D(n30023_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_89 (
    .Q(main_full_rate_phy_dfi_p0_rddata[15]),
    .D(builder_gw5asdrtristateimpl15__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFRE main_vtg_source_last_s0 (
    .Q(main_vtg_source_last),
    .D(n13158_5),
    .CLK(main_clkout1),
    .RESET(n13058_3),
    .CE(VCC) 
);
defparam main_vtg_source_last_s0.INIT=1'b0;
  DFFRE builder_basesoc_clockdomainsrenamer_state_s0 (
    .Q(builder_basesoc_clockdomainsrenamer_state),
    .D(n18780_6),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_basesoc_clockdomainsrenamer_state_s0.INIT=1'b0;
  DFFRE main_vtg_hactive_s0 (
    .Q(main_vtg_hactive),
    .D(main_vtg_hactive_clockdomainsrenamer_next_value0),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(main_vtg_hactive_clockdomainsrenamer_next_value_ce0) 
);
defparam main_vtg_hactive_s0.INIT=1'b0;
  DFFRE main_vtg_vactive_s0 (
    .Q(main_vtg_vactive),
    .D(main_vtg_vactive_clockdomainsrenamer_next_value1),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(main_vtg_vactive_clockdomainsrenamer_next_value_ce1) 
);
defparam main_vtg_vactive_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_hcount_11_s0 (
    .Q(main_vtg_source_payload_hcount[11]),
    .D(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[11]),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4) 
);
defparam main_vtg_source_payload_hcount_11_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_hcount_10_s0 (
    .Q(main_vtg_source_payload_hcount[10]),
    .D(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[10]),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4) 
);
defparam main_vtg_source_payload_hcount_10_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_hcount_9_s0 (
    .Q(main_vtg_source_payload_hcount[9]),
    .D(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[9]),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4) 
);
defparam main_vtg_source_payload_hcount_9_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_hcount_8_s0 (
    .Q(main_vtg_source_payload_hcount[8]),
    .D(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[8]),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4) 
);
defparam main_vtg_source_payload_hcount_8_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_hcount_7_s0 (
    .Q(main_vtg_source_payload_hcount[7]),
    .D(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[7]),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4) 
);
defparam main_vtg_source_payload_hcount_7_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_hcount_6_s0 (
    .Q(main_vtg_source_payload_hcount[6]),
    .D(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[6]),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4) 
);
defparam main_vtg_source_payload_hcount_6_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_hcount_5_s0 (
    .Q(main_vtg_source_payload_hcount[5]),
    .D(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[5]),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4) 
);
defparam main_vtg_source_payload_hcount_5_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_hcount_4_s0 (
    .Q(main_vtg_source_payload_hcount[4]),
    .D(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[4]),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4) 
);
defparam main_vtg_source_payload_hcount_4_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_hcount_3_s0 (
    .Q(main_vtg_source_payload_hcount[3]),
    .D(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[3]),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4) 
);
defparam main_vtg_source_payload_hcount_3_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_hcount_2_s0 (
    .Q(main_vtg_source_payload_hcount[2]),
    .D(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[2]),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4) 
);
defparam main_vtg_source_payload_hcount_2_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_hcount_1_s0 (
    .Q(main_vtg_source_payload_hcount[1]),
    .D(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[1]),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4) 
);
defparam main_vtg_source_payload_hcount_1_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_vcount_11_s0 (
    .Q(main_vtg_source_payload_vcount[11]),
    .D(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[11]),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5) 
);
defparam main_vtg_source_payload_vcount_11_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_vcount_10_s0 (
    .Q(main_vtg_source_payload_vcount[10]),
    .D(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[10]),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5) 
);
defparam main_vtg_source_payload_vcount_10_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_vcount_9_s0 (
    .Q(main_vtg_source_payload_vcount[9]),
    .D(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[9]),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5) 
);
defparam main_vtg_source_payload_vcount_9_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_vcount_8_s0 (
    .Q(main_vtg_source_payload_vcount[8]),
    .D(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[8]),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5) 
);
defparam main_vtg_source_payload_vcount_8_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_vcount_7_s0 (
    .Q(main_vtg_source_payload_vcount[7]),
    .D(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[7]),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5) 
);
defparam main_vtg_source_payload_vcount_7_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_vcount_6_s0 (
    .Q(main_vtg_source_payload_vcount[6]),
    .D(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[6]),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5) 
);
defparam main_vtg_source_payload_vcount_6_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_vcount_5_s0 (
    .Q(main_vtg_source_payload_vcount[5]),
    .D(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[5]),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5) 
);
defparam main_vtg_source_payload_vcount_5_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_vcount_4_s0 (
    .Q(main_vtg_source_payload_vcount[4]),
    .D(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[4]),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5) 
);
defparam main_vtg_source_payload_vcount_4_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_vcount_3_s0 (
    .Q(main_vtg_source_payload_vcount[3]),
    .D(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[3]),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5) 
);
defparam main_vtg_source_payload_vcount_3_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_vcount_2_s0 (
    .Q(main_vtg_source_payload_vcount[2]),
    .D(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[2]),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5) 
);
defparam main_vtg_source_payload_vcount_2_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_vcount_1_s0 (
    .Q(main_vtg_source_payload_vcount[1]),
    .D(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[1]),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5) 
);
defparam main_vtg_source_payload_vcount_1_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_vcount_0_s0 (
    .Q(main_vtg_source_payload_vcount[0]),
    .D(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[0]),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5) 
);
defparam main_vtg_source_payload_vcount_0_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_hsync_s0 (
    .Q(main_vtg_source_payload_hsync),
    .D(main_vtg_source_payload_hsync_clockdomainsrenamer_next_value6),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6) 
);
defparam main_vtg_source_payload_hsync_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_vsync_s0 (
    .Q(main_vtg_source_payload_vsync),
    .D(main_vtg_source_payload_vsync_clockdomainsrenamer_next_value7),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(main_vtg_source_payload_vsync_clockdomainsrenamer_next_value_ce7) 
);
defparam main_vtg_source_payload_vsync_s0.INIT=1'b0;
  DFFRE main_vfb_cdc_cdc_graycounter1_q_binary_2_s0 (
    .Q(main_vfb_cdc_cdc_graycounter1_q_binary[2]),
    .D(n14495_5),
    .CLK(main_clkout1),
    .RESET(dvi_rst),
    .CE(main_vfb_cdc_cdc_graycounter1_ce) 
);
defparam main_vfb_cdc_cdc_graycounter1_q_binary_2_s0.INIT=1'b0;
  DFFRE main_vfb_cdc_cdc_graycounter1_q_binary_1_s0 (
    .Q(main_vfb_cdc_cdc_graycounter1_q_binary[1]),
    .D(n14496_7),
    .CLK(main_clkout1),
    .RESET(dvi_rst),
    .CE(main_vfb_cdc_cdc_graycounter1_ce) 
);
defparam main_vfb_cdc_cdc_graycounter1_q_binary_1_s0.INIT=1'b0;
  DFFRE main_vfb_cdc_cdc_graycounter1_q_2_s0 (
    .Q(main_vfb_cdc_cdc_graycounter1_q[2]),
    .D(main_vfb_cdc_cdc_graycounter1_q_next_binary[2]),
    .CLK(main_clkout1),
    .RESET(dvi_rst),
    .CE(VCC) 
);
defparam main_vfb_cdc_cdc_graycounter1_q_2_s0.INIT=1'b0;
  DFFRE main_vfb_cdc_cdc_graycounter1_q_1_s0 (
    .Q(main_vfb_cdc_cdc_graycounter1_q[1]),
    .D(main_vfb_cdc_cdc_graycounter1_q_next[1]),
    .CLK(main_clkout1),
    .RESET(dvi_rst),
    .CE(VCC) 
);
defparam main_vfb_cdc_cdc_graycounter1_q_1_s0.INIT=1'b0;
  DFFRE main_vfb_cdc_cdc_graycounter1_q_0_s0 (
    .Q(main_vfb_cdc_cdc_graycounter1_q[0]),
    .D(main_vfb_cdc_cdc_graycounter1_q_next[0]),
    .CLK(main_clkout1),
    .RESET(dvi_rst),
    .CE(VCC) 
);
defparam main_vfb_cdc_cdc_graycounter1_q_0_s0.INIT=1'b0;
  DFFRE main_vfb_first_s0 (
    .Q(main_vfb_first),
    .D(main_vfb_first_resetinserter_next_value),
    .CLK(main_clkout1),
    .RESET(n33986_3),
    .CE(main_vfb_first_resetinserter_next_value_ce) 
);
defparam main_vfb_first_s0.INIT=1'b0;
  DFFRE builder_multiregimpl1_regs0_s0 (
    .Q(builder_multiregimpl1_regs0),
    .D(main_vtg_enable_storage),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl1_regs0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl1_regs1_s0 (
    .Q(builder_multiregimpl1_regs1),
    .D(builder_multiregimpl1_regs0),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl1_regs1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs0_11_s0 (
    .Q(builder_multiregimpl2_regs0[11]),
    .D(main_vtg_hres_storage[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs0_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs0_10_s0 (
    .Q(builder_multiregimpl2_regs0[10]),
    .D(main_vtg_hres_storage[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs0_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs0_9_s0 (
    .Q(builder_multiregimpl2_regs0[9]),
    .D(main_vtg_hres_storage[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs0_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs0_8_s0 (
    .Q(builder_multiregimpl2_regs0[8]),
    .D(main_vtg_hres_storage[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs0_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs0_7_s0 (
    .Q(builder_multiregimpl2_regs0[7]),
    .D(main_vtg_hres_storage[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs0_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs0_6_s0 (
    .Q(builder_multiregimpl2_regs0[6]),
    .D(main_vtg_hres_storage[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs0_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs0_5_s0 (
    .Q(builder_multiregimpl2_regs0[5]),
    .D(main_vtg_hres_storage[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs0_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs0_4_s0 (
    .Q(builder_multiregimpl2_regs0[4]),
    .D(main_vtg_hres_storage[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs0_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs0_3_s0 (
    .Q(builder_multiregimpl2_regs0[3]),
    .D(main_vtg_hres_storage[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs0_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs0_2_s0 (
    .Q(builder_multiregimpl2_regs0[2]),
    .D(main_vtg_hres_storage[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs0_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs0_1_s0 (
    .Q(builder_multiregimpl2_regs0[1]),
    .D(main_vtg_hres_storage[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs0_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs0_0_s0 (
    .Q(builder_multiregimpl2_regs0[0]),
    .D(main_vtg_hres_storage[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs0_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs1_11_s0 (
    .Q(builder_multiregimpl2_regs1[11]),
    .D(builder_multiregimpl2_regs0[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs1_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs1_10_s0 (
    .Q(builder_multiregimpl2_regs1[10]),
    .D(builder_multiregimpl2_regs0[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs1_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs1_9_s0 (
    .Q(builder_multiregimpl2_regs1[9]),
    .D(builder_multiregimpl2_regs0[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs1_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs1_8_s0 (
    .Q(builder_multiregimpl2_regs1[8]),
    .D(builder_multiregimpl2_regs0[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs1_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs1_7_s0 (
    .Q(builder_multiregimpl2_regs1[7]),
    .D(builder_multiregimpl2_regs0[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs1_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs1_6_s0 (
    .Q(builder_multiregimpl2_regs1[6]),
    .D(builder_multiregimpl2_regs0[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs1_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs1_5_s0 (
    .Q(builder_multiregimpl2_regs1[5]),
    .D(builder_multiregimpl2_regs0[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs1_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs1_4_s0 (
    .Q(builder_multiregimpl2_regs1[4]),
    .D(builder_multiregimpl2_regs0[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs1_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs1_3_s0 (
    .Q(builder_multiregimpl2_regs1[3]),
    .D(builder_multiregimpl2_regs0[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs1_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs1_2_s0 (
    .Q(builder_multiregimpl2_regs1[2]),
    .D(builder_multiregimpl2_regs0[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs1_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs1_1_s0 (
    .Q(builder_multiregimpl2_regs1[1]),
    .D(builder_multiregimpl2_regs0[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs1_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs1_0_s0 (
    .Q(builder_multiregimpl2_regs1[0]),
    .D(builder_multiregimpl2_regs0[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs1_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs0_11_s0 (
    .Q(builder_multiregimpl3_regs0[11]),
    .D(main_vtg_hsync_start_storage[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs0_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs0_10_s0 (
    .Q(builder_multiregimpl3_regs0[10]),
    .D(main_vtg_hsync_start_storage[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs0_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs0_9_s0 (
    .Q(builder_multiregimpl3_regs0[9]),
    .D(main_vtg_hsync_start_storage[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs0_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs0_8_s0 (
    .Q(builder_multiregimpl3_regs0[8]),
    .D(main_vtg_hsync_start_storage[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs0_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs0_7_s0 (
    .Q(builder_multiregimpl3_regs0[7]),
    .D(main_vtg_hsync_start_storage[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs0_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs0_6_s0 (
    .Q(builder_multiregimpl3_regs0[6]),
    .D(main_vtg_hsync_start_storage[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs0_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs0_5_s0 (
    .Q(builder_multiregimpl3_regs0[5]),
    .D(main_vtg_hsync_start_storage[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs0_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs0_4_s0 (
    .Q(builder_multiregimpl3_regs0[4]),
    .D(main_vtg_hsync_start_storage[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs0_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs0_3_s0 (
    .Q(builder_multiregimpl3_regs0[3]),
    .D(main_vtg_hsync_start_storage[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs0_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs0_2_s0 (
    .Q(builder_multiregimpl3_regs0[2]),
    .D(main_vtg_hsync_start_storage[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs0_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs0_1_s0 (
    .Q(builder_multiregimpl3_regs0[1]),
    .D(main_vtg_hsync_start_storage[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs0_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs0_0_s0 (
    .Q(builder_multiregimpl3_regs0[0]),
    .D(main_vtg_hsync_start_storage[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs0_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs1_11_s0 (
    .Q(builder_multiregimpl3_regs1[11]),
    .D(builder_multiregimpl3_regs0[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs1_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs1_10_s0 (
    .Q(builder_multiregimpl3_regs1[10]),
    .D(builder_multiregimpl3_regs0[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs1_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs1_9_s0 (
    .Q(builder_multiregimpl3_regs1[9]),
    .D(builder_multiregimpl3_regs0[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs1_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs1_8_s0 (
    .Q(builder_multiregimpl3_regs1[8]),
    .D(builder_multiregimpl3_regs0[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs1_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs1_7_s0 (
    .Q(builder_multiregimpl3_regs1[7]),
    .D(builder_multiregimpl3_regs0[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs1_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs1_6_s0 (
    .Q(builder_multiregimpl3_regs1[6]),
    .D(builder_multiregimpl3_regs0[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs1_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs1_5_s0 (
    .Q(builder_multiregimpl3_regs1[5]),
    .D(builder_multiregimpl3_regs0[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs1_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs1_4_s0 (
    .Q(builder_multiregimpl3_regs1[4]),
    .D(builder_multiregimpl3_regs0[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs1_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs1_3_s0 (
    .Q(builder_multiregimpl3_regs1[3]),
    .D(builder_multiregimpl3_regs0[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs1_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs1_2_s0 (
    .Q(builder_multiregimpl3_regs1[2]),
    .D(builder_multiregimpl3_regs0[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs1_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs1_1_s0 (
    .Q(builder_multiregimpl3_regs1[1]),
    .D(builder_multiregimpl3_regs0[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs1_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs1_0_s0 (
    .Q(builder_multiregimpl3_regs1[0]),
    .D(builder_multiregimpl3_regs0[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs1_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs0_11_s0 (
    .Q(builder_multiregimpl4_regs0[11]),
    .D(main_vtg_hsync_end_storage[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs0_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs0_10_s0 (
    .Q(builder_multiregimpl4_regs0[10]),
    .D(main_vtg_hsync_end_storage[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs0_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs0_9_s0 (
    .Q(builder_multiregimpl4_regs0[9]),
    .D(main_vtg_hsync_end_storage[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs0_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs0_8_s0 (
    .Q(builder_multiregimpl4_regs0[8]),
    .D(main_vtg_hsync_end_storage[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs0_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs0_7_s0 (
    .Q(builder_multiregimpl4_regs0[7]),
    .D(main_vtg_hsync_end_storage[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs0_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs0_6_s0 (
    .Q(builder_multiregimpl4_regs0[6]),
    .D(main_vtg_hsync_end_storage[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs0_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs0_5_s0 (
    .Q(builder_multiregimpl4_regs0[5]),
    .D(main_vtg_hsync_end_storage[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs0_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs0_4_s0 (
    .Q(builder_multiregimpl4_regs0[4]),
    .D(main_vtg_hsync_end_storage[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs0_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs0_3_s0 (
    .Q(builder_multiregimpl4_regs0[3]),
    .D(main_vtg_hsync_end_storage[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs0_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs0_2_s0 (
    .Q(builder_multiregimpl4_regs0[2]),
    .D(main_vtg_hsync_end_storage[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs0_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs0_1_s0 (
    .Q(builder_multiregimpl4_regs0[1]),
    .D(main_vtg_hsync_end_storage[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs0_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs0_0_s0 (
    .Q(builder_multiregimpl4_regs0[0]),
    .D(main_vtg_hsync_end_storage[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs0_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs1_11_s0 (
    .Q(builder_multiregimpl4_regs1[11]),
    .D(builder_multiregimpl4_regs0[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs1_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs1_10_s0 (
    .Q(builder_multiregimpl4_regs1[10]),
    .D(builder_multiregimpl4_regs0[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs1_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs1_9_s0 (
    .Q(builder_multiregimpl4_regs1[9]),
    .D(builder_multiregimpl4_regs0[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs1_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs1_8_s0 (
    .Q(builder_multiregimpl4_regs1[8]),
    .D(builder_multiregimpl4_regs0[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs1_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs1_7_s0 (
    .Q(builder_multiregimpl4_regs1[7]),
    .D(builder_multiregimpl4_regs0[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs1_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs1_6_s0 (
    .Q(builder_multiregimpl4_regs1[6]),
    .D(builder_multiregimpl4_regs0[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs1_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs1_5_s0 (
    .Q(builder_multiregimpl4_regs1[5]),
    .D(builder_multiregimpl4_regs0[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs1_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs1_4_s0 (
    .Q(builder_multiregimpl4_regs1[4]),
    .D(builder_multiregimpl4_regs0[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs1_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs1_3_s0 (
    .Q(builder_multiregimpl4_regs1[3]),
    .D(builder_multiregimpl4_regs0[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs1_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs1_2_s0 (
    .Q(builder_multiregimpl4_regs1[2]),
    .D(builder_multiregimpl4_regs0[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs1_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs1_1_s0 (
    .Q(builder_multiregimpl4_regs1[1]),
    .D(builder_multiregimpl4_regs0[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs1_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs1_0_s0 (
    .Q(builder_multiregimpl4_regs1[0]),
    .D(builder_multiregimpl4_regs0[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs1_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs0_11_s0 (
    .Q(builder_multiregimpl5_regs0[11]),
    .D(main_vtg_hscan_storage[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs0_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs0_10_s0 (
    .Q(builder_multiregimpl5_regs0[10]),
    .D(main_vtg_hscan_storage[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs0_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs0_9_s0 (
    .Q(builder_multiregimpl5_regs0[9]),
    .D(main_vtg_hscan_storage[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs0_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs0_8_s0 (
    .Q(builder_multiregimpl5_regs0[8]),
    .D(main_vtg_hscan_storage[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs0_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs0_7_s0 (
    .Q(builder_multiregimpl5_regs0[7]),
    .D(main_vtg_hscan_storage[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs0_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs0_6_s0 (
    .Q(builder_multiregimpl5_regs0[6]),
    .D(main_vtg_hscan_storage[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs0_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs0_5_s0 (
    .Q(builder_multiregimpl5_regs0[5]),
    .D(main_vtg_hscan_storage[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs0_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs0_4_s0 (
    .Q(builder_multiregimpl5_regs0[4]),
    .D(main_vtg_hscan_storage[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs0_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs0_3_s0 (
    .Q(builder_multiregimpl5_regs0[3]),
    .D(main_vtg_hscan_storage[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs0_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs0_2_s0 (
    .Q(builder_multiregimpl5_regs0[2]),
    .D(main_vtg_hscan_storage[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs0_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs0_1_s0 (
    .Q(builder_multiregimpl5_regs0[1]),
    .D(main_vtg_hscan_storage[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs0_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs0_0_s0 (
    .Q(builder_multiregimpl5_regs0[0]),
    .D(main_vtg_hscan_storage[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs0_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs1_11_s0 (
    .Q(builder_multiregimpl5_regs1[11]),
    .D(builder_multiregimpl5_regs0[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs1_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs1_10_s0 (
    .Q(builder_multiregimpl5_regs1[10]),
    .D(builder_multiregimpl5_regs0[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs1_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs1_9_s0 (
    .Q(builder_multiregimpl5_regs1[9]),
    .D(builder_multiregimpl5_regs0[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs1_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs1_8_s0 (
    .Q(builder_multiregimpl5_regs1[8]),
    .D(builder_multiregimpl5_regs0[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs1_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs1_7_s0 (
    .Q(builder_multiregimpl5_regs1[7]),
    .D(builder_multiregimpl5_regs0[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs1_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs1_6_s0 (
    .Q(builder_multiregimpl5_regs1[6]),
    .D(builder_multiregimpl5_regs0[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs1_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs1_5_s0 (
    .Q(builder_multiregimpl5_regs1[5]),
    .D(builder_multiregimpl5_regs0[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs1_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs1_4_s0 (
    .Q(builder_multiregimpl5_regs1[4]),
    .D(builder_multiregimpl5_regs0[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs1_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs1_3_s0 (
    .Q(builder_multiregimpl5_regs1[3]),
    .D(builder_multiregimpl5_regs0[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs1_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs1_2_s0 (
    .Q(builder_multiregimpl5_regs1[2]),
    .D(builder_multiregimpl5_regs0[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs1_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs1_1_s0 (
    .Q(builder_multiregimpl5_regs1[1]),
    .D(builder_multiregimpl5_regs0[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs1_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs1_0_s0 (
    .Q(builder_multiregimpl5_regs1[0]),
    .D(builder_multiregimpl5_regs0[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs1_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs0_11_s0 (
    .Q(builder_multiregimpl6_regs0[11]),
    .D(main_vtg_vres_storage[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs0_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs0_10_s0 (
    .Q(builder_multiregimpl6_regs0[10]),
    .D(main_vtg_vres_storage[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs0_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs0_9_s0 (
    .Q(builder_multiregimpl6_regs0[9]),
    .D(main_vtg_vres_storage[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs0_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs0_8_s0 (
    .Q(builder_multiregimpl6_regs0[8]),
    .D(main_vtg_vres_storage[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs0_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs0_7_s0 (
    .Q(builder_multiregimpl6_regs0[7]),
    .D(main_vtg_vres_storage[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs0_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs0_6_s0 (
    .Q(builder_multiregimpl6_regs0[6]),
    .D(main_vtg_vres_storage[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs0_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs0_5_s0 (
    .Q(builder_multiregimpl6_regs0[5]),
    .D(main_vtg_vres_storage[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs0_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs0_4_s0 (
    .Q(builder_multiregimpl6_regs0[4]),
    .D(main_vtg_vres_storage[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs0_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs0_3_s0 (
    .Q(builder_multiregimpl6_regs0[3]),
    .D(main_vtg_vres_storage[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs0_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs0_2_s0 (
    .Q(builder_multiregimpl6_regs0[2]),
    .D(main_vtg_vres_storage[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs0_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs0_1_s0 (
    .Q(builder_multiregimpl6_regs0[1]),
    .D(main_vtg_vres_storage[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs0_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs0_0_s0 (
    .Q(builder_multiregimpl6_regs0[0]),
    .D(main_vtg_vres_storage[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs0_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs1_11_s0 (
    .Q(builder_multiregimpl6_regs1[11]),
    .D(builder_multiregimpl6_regs0[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs1_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs1_10_s0 (
    .Q(builder_multiregimpl6_regs1[10]),
    .D(builder_multiregimpl6_regs0[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs1_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs1_9_s0 (
    .Q(builder_multiregimpl6_regs1[9]),
    .D(builder_multiregimpl6_regs0[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs1_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs1_8_s0 (
    .Q(builder_multiregimpl6_regs1[8]),
    .D(builder_multiregimpl6_regs0[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs1_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs1_7_s0 (
    .Q(builder_multiregimpl6_regs1[7]),
    .D(builder_multiregimpl6_regs0[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs1_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs1_6_s0 (
    .Q(builder_multiregimpl6_regs1[6]),
    .D(builder_multiregimpl6_regs0[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs1_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs1_5_s0 (
    .Q(builder_multiregimpl6_regs1[5]),
    .D(builder_multiregimpl6_regs0[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs1_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs1_4_s0 (
    .Q(builder_multiregimpl6_regs1[4]),
    .D(builder_multiregimpl6_regs0[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs1_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs1_3_s0 (
    .Q(builder_multiregimpl6_regs1[3]),
    .D(builder_multiregimpl6_regs0[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs1_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs1_2_s0 (
    .Q(builder_multiregimpl6_regs1[2]),
    .D(builder_multiregimpl6_regs0[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs1_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs1_1_s0 (
    .Q(builder_multiregimpl6_regs1[1]),
    .D(builder_multiregimpl6_regs0[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs1_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs1_0_s0 (
    .Q(builder_multiregimpl6_regs1[0]),
    .D(builder_multiregimpl6_regs0[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs1_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs0_11_s0 (
    .Q(builder_multiregimpl7_regs0[11]),
    .D(main_vtg_vsync_start_storage[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs0_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs0_10_s0 (
    .Q(builder_multiregimpl7_regs0[10]),
    .D(main_vtg_vsync_start_storage[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs0_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs0_9_s0 (
    .Q(builder_multiregimpl7_regs0[9]),
    .D(main_vtg_vsync_start_storage[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs0_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs0_8_s0 (
    .Q(builder_multiregimpl7_regs0[8]),
    .D(main_vtg_vsync_start_storage[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs0_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs0_7_s0 (
    .Q(builder_multiregimpl7_regs0[7]),
    .D(main_vtg_vsync_start_storage[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs0_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs0_6_s0 (
    .Q(builder_multiregimpl7_regs0[6]),
    .D(main_vtg_vsync_start_storage[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs0_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs0_5_s0 (
    .Q(builder_multiregimpl7_regs0[5]),
    .D(main_vtg_vsync_start_storage[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs0_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs0_4_s0 (
    .Q(builder_multiregimpl7_regs0[4]),
    .D(main_vtg_vsync_start_storage[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs0_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs0_3_s0 (
    .Q(builder_multiregimpl7_regs0[3]),
    .D(main_vtg_vsync_start_storage[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs0_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs0_2_s0 (
    .Q(builder_multiregimpl7_regs0[2]),
    .D(main_vtg_vsync_start_storage[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs0_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs0_1_s0 (
    .Q(builder_multiregimpl7_regs0[1]),
    .D(main_vtg_vsync_start_storage[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs0_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs0_0_s0 (
    .Q(builder_multiregimpl7_regs0[0]),
    .D(main_vtg_vsync_start_storage[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs0_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs1_11_s0 (
    .Q(builder_multiregimpl7_regs1[11]),
    .D(builder_multiregimpl7_regs0[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs1_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs1_10_s0 (
    .Q(builder_multiregimpl7_regs1[10]),
    .D(builder_multiregimpl7_regs0[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs1_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs1_9_s0 (
    .Q(builder_multiregimpl7_regs1[9]),
    .D(builder_multiregimpl7_regs0[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs1_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs1_8_s0 (
    .Q(builder_multiregimpl7_regs1[8]),
    .D(builder_multiregimpl7_regs0[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs1_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs1_7_s0 (
    .Q(builder_multiregimpl7_regs1[7]),
    .D(builder_multiregimpl7_regs0[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs1_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs1_6_s0 (
    .Q(builder_multiregimpl7_regs1[6]),
    .D(builder_multiregimpl7_regs0[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs1_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs1_5_s0 (
    .Q(builder_multiregimpl7_regs1[5]),
    .D(builder_multiregimpl7_regs0[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs1_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs1_4_s0 (
    .Q(builder_multiregimpl7_regs1[4]),
    .D(builder_multiregimpl7_regs0[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs1_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs1_3_s0 (
    .Q(builder_multiregimpl7_regs1[3]),
    .D(builder_multiregimpl7_regs0[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs1_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs1_2_s0 (
    .Q(builder_multiregimpl7_regs1[2]),
    .D(builder_multiregimpl7_regs0[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs1_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs1_1_s0 (
    .Q(builder_multiregimpl7_regs1[1]),
    .D(builder_multiregimpl7_regs0[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs1_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs1_0_s0 (
    .Q(builder_multiregimpl7_regs1[0]),
    .D(builder_multiregimpl7_regs0[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs1_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs0_11_s0 (
    .Q(builder_multiregimpl8_regs0[11]),
    .D(main_vtg_vsync_end_storage[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs0_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs0_10_s0 (
    .Q(builder_multiregimpl8_regs0[10]),
    .D(main_vtg_vsync_end_storage[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs0_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs0_9_s0 (
    .Q(builder_multiregimpl8_regs0[9]),
    .D(main_vtg_vsync_end_storage[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs0_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs0_8_s0 (
    .Q(builder_multiregimpl8_regs0[8]),
    .D(main_vtg_vsync_end_storage[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs0_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs0_7_s0 (
    .Q(builder_multiregimpl8_regs0[7]),
    .D(main_vtg_vsync_end_storage[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs0_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs0_6_s0 (
    .Q(builder_multiregimpl8_regs0[6]),
    .D(main_vtg_vsync_end_storage[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs0_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs0_5_s0 (
    .Q(builder_multiregimpl8_regs0[5]),
    .D(main_vtg_vsync_end_storage[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs0_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs0_4_s0 (
    .Q(builder_multiregimpl8_regs0[4]),
    .D(main_vtg_vsync_end_storage[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs0_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs0_3_s0 (
    .Q(builder_multiregimpl8_regs0[3]),
    .D(main_vtg_vsync_end_storage[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs0_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs0_2_s0 (
    .Q(builder_multiregimpl8_regs0[2]),
    .D(main_vtg_vsync_end_storage[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs0_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs0_1_s0 (
    .Q(builder_multiregimpl8_regs0[1]),
    .D(main_vtg_vsync_end_storage[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs0_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs0_0_s0 (
    .Q(builder_multiregimpl8_regs0[0]),
    .D(main_vtg_vsync_end_storage[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs0_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs1_11_s0 (
    .Q(builder_multiregimpl8_regs1[11]),
    .D(builder_multiregimpl8_regs0[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs1_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs1_10_s0 (
    .Q(builder_multiregimpl8_regs1[10]),
    .D(builder_multiregimpl8_regs0[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs1_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs1_9_s0 (
    .Q(builder_multiregimpl8_regs1[9]),
    .D(builder_multiregimpl8_regs0[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs1_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs1_8_s0 (
    .Q(builder_multiregimpl8_regs1[8]),
    .D(builder_multiregimpl8_regs0[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs1_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs1_7_s0 (
    .Q(builder_multiregimpl8_regs1[7]),
    .D(builder_multiregimpl8_regs0[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs1_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs1_6_s0 (
    .Q(builder_multiregimpl8_regs1[6]),
    .D(builder_multiregimpl8_regs0[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs1_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs1_5_s0 (
    .Q(builder_multiregimpl8_regs1[5]),
    .D(builder_multiregimpl8_regs0[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs1_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs1_4_s0 (
    .Q(builder_multiregimpl8_regs1[4]),
    .D(builder_multiregimpl8_regs0[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs1_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs1_3_s0 (
    .Q(builder_multiregimpl8_regs1[3]),
    .D(builder_multiregimpl8_regs0[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs1_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs1_2_s0 (
    .Q(builder_multiregimpl8_regs1[2]),
    .D(builder_multiregimpl8_regs0[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs1_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs1_1_s0 (
    .Q(builder_multiregimpl8_regs1[1]),
    .D(builder_multiregimpl8_regs0[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs1_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs1_0_s0 (
    .Q(builder_multiregimpl8_regs1[0]),
    .D(builder_multiregimpl8_regs0[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs1_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs0_11_s0 (
    .Q(builder_multiregimpl9_regs0[11]),
    .D(main_vtg_vscan_storage[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs0_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs0_10_s0 (
    .Q(builder_multiregimpl9_regs0[10]),
    .D(main_vtg_vscan_storage[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs0_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs0_9_s0 (
    .Q(builder_multiregimpl9_regs0[9]),
    .D(main_vtg_vscan_storage[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs0_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs0_8_s0 (
    .Q(builder_multiregimpl9_regs0[8]),
    .D(main_vtg_vscan_storage[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs0_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs0_7_s0 (
    .Q(builder_multiregimpl9_regs0[7]),
    .D(main_vtg_vscan_storage[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs0_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs0_6_s0 (
    .Q(builder_multiregimpl9_regs0[6]),
    .D(main_vtg_vscan_storage[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs0_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs0_5_s0 (
    .Q(builder_multiregimpl9_regs0[5]),
    .D(main_vtg_vscan_storage[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs0_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs0_4_s0 (
    .Q(builder_multiregimpl9_regs0[4]),
    .D(main_vtg_vscan_storage[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs0_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs0_3_s0 (
    .Q(builder_multiregimpl9_regs0[3]),
    .D(main_vtg_vscan_storage[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs0_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs0_2_s0 (
    .Q(builder_multiregimpl9_regs0[2]),
    .D(main_vtg_vscan_storage[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs0_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs0_1_s0 (
    .Q(builder_multiregimpl9_regs0[1]),
    .D(main_vtg_vscan_storage[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs0_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs0_0_s0 (
    .Q(builder_multiregimpl9_regs0[0]),
    .D(main_vtg_vscan_storage[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs0_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs1_11_s0 (
    .Q(builder_multiregimpl9_regs1[11]),
    .D(builder_multiregimpl9_regs0[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs1_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs1_10_s0 (
    .Q(builder_multiregimpl9_regs1[10]),
    .D(builder_multiregimpl9_regs0[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs1_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs1_9_s0 (
    .Q(builder_multiregimpl9_regs1[9]),
    .D(builder_multiregimpl9_regs0[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs1_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs1_8_s0 (
    .Q(builder_multiregimpl9_regs1[8]),
    .D(builder_multiregimpl9_regs0[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs1_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs1_7_s0 (
    .Q(builder_multiregimpl9_regs1[7]),
    .D(builder_multiregimpl9_regs0[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs1_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs1_6_s0 (
    .Q(builder_multiregimpl9_regs1[6]),
    .D(builder_multiregimpl9_regs0[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs1_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs1_5_s0 (
    .Q(builder_multiregimpl9_regs1[5]),
    .D(builder_multiregimpl9_regs0[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs1_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs1_4_s0 (
    .Q(builder_multiregimpl9_regs1[4]),
    .D(builder_multiregimpl9_regs0[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs1_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs1_3_s0 (
    .Q(builder_multiregimpl9_regs1[3]),
    .D(builder_multiregimpl9_regs0[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs1_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs1_2_s0 (
    .Q(builder_multiregimpl9_regs1[2]),
    .D(builder_multiregimpl9_regs0[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs1_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs1_1_s0 (
    .Q(builder_multiregimpl9_regs1[1]),
    .D(builder_multiregimpl9_regs0[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs1_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs1_0_s0 (
    .Q(builder_multiregimpl9_regs1[0]),
    .D(builder_multiregimpl9_regs0[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs1_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl10_regs0_2_s0 (
    .Q(builder_multiregimpl10_regs0[2]),
    .D(main_vfb_cdc_cdc_graycounter0_q[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl10_regs0_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl10_regs0_1_s0 (
    .Q(builder_multiregimpl10_regs0[1]),
    .D(main_vfb_cdc_cdc_graycounter0_q[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl10_regs0_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl10_regs0_0_s0 (
    .Q(builder_multiregimpl10_regs0[0]),
    .D(main_vfb_cdc_cdc_graycounter0_q[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl10_regs0_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl10_regs1_2_s0 (
    .Q(builder_multiregimpl10_regs1[2]),
    .D(builder_multiregimpl10_regs0[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl10_regs1_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl10_regs1_1_s0 (
    .Q(builder_multiregimpl10_regs1[1]),
    .D(builder_multiregimpl10_regs0[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl10_regs1_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl10_regs1_0_s0 (
    .Q(builder_multiregimpl10_regs1[0]),
    .D(builder_multiregimpl10_regs0[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl10_regs1_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl12_regs0_s0 (
    .Q(builder_multiregimpl12_regs0),
    .D(main_vfb_litedramdmareader_reset_6),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl12_regs0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl12_regs1_s0 (
    .Q(builder_multiregimpl12_regs1),
    .D(builder_multiregimpl12_regs0),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl12_regs1_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_wishbone2axi0_cmd_done_s0 (
    .Q(main_basesoc_socbushandler_wishbone2axi0_cmd_done),
    .D(main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value_ce0) 
);
defparam main_basesoc_socbushandler_wishbone2axi0_cmd_done_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_wishbone2axi0_data_done_s0 (
    .Q(main_basesoc_socbushandler_wishbone2axi0_data_done),
    .D(main_basesoc_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value_ce1) 
);
defparam main_basesoc_socbushandler_wishbone2axi0_data_done_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_wishbone2axi1_cmd_done_s0 (
    .Q(main_basesoc_socbushandler_wishbone2axi1_cmd_done),
    .D(main_basesoc_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value_ce0) 
);
defparam main_basesoc_socbushandler_wishbone2axi1_cmd_done_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_wishbone2axi1_data_done_s0 (
    .Q(main_basesoc_socbushandler_wishbone2axi1_data_done),
    .D(main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value_ce1) 
);
defparam main_basesoc_socbushandler_wishbone2axi1_data_done_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_pipe_valid_source_valid_s0 (
    .Q(main_basesoc_basesoc_socbushandler_pipe_valid_source_valid),
    .D(main_basesoc_basesoc_socbushandler_ax_burst_valid),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_basesoc_socbushandler_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_15_s0 (
    .Q(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[15]),
    .D(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_14_s0 (
    .Q(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[14]),
    .D(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_13_s0 (
    .Q(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[13]),
    .D(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_12_s0 (
    .Q(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[12]),
    .D(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_11_s0 (
    .Q(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[11]),
    .D(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_10_s0 (
    .Q(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[10]),
    .D(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_9_s0 (
    .Q(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[9]),
    .D(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_8_s0 (
    .Q(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[8]),
    .D(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_7_s0 (
    .Q(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[7]),
    .D(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_6_s0 (
    .Q(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[6]),
    .D(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_5_s0 (
    .Q(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[5]),
    .D(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_4_s0 (
    .Q(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[4]),
    .D(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_3_s0 (
    .Q(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[3]),
    .D(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_2_s0 (
    .Q(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[2]),
    .D(main_basesoc_basesoc_socbushandler_ax_burst_payload_addr[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_beat_count_7_s0 (
    .Q(main_basesoc_basesoc_socbushandler_beat_count[7]),
    .D(n19214_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19172_8) 
);
defparam main_basesoc_basesoc_socbushandler_beat_count_7_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_beat_count_6_s0 (
    .Q(main_basesoc_basesoc_socbushandler_beat_count[6]),
    .D(n19215_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19172_8) 
);
defparam main_basesoc_basesoc_socbushandler_beat_count_6_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_beat_count_5_s0 (
    .Q(main_basesoc_basesoc_socbushandler_beat_count[5]),
    .D(n19216_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19172_8) 
);
defparam main_basesoc_basesoc_socbushandler_beat_count_5_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_beat_count_4_s0 (
    .Q(main_basesoc_basesoc_socbushandler_beat_count[4]),
    .D(n19217_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19172_8) 
);
defparam main_basesoc_basesoc_socbushandler_beat_count_4_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_beat_count_3_s0 (
    .Q(main_basesoc_basesoc_socbushandler_beat_count[3]),
    .D(n19218_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19172_8) 
);
defparam main_basesoc_basesoc_socbushandler_beat_count_3_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_beat_count_2_s0 (
    .Q(main_basesoc_basesoc_socbushandler_beat_count[2]),
    .D(n19219_9),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19172_8) 
);
defparam main_basesoc_basesoc_socbushandler_beat_count_2_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_beat_count_1_s0 (
    .Q(main_basesoc_basesoc_socbushandler_beat_count[1]),
    .D(n19220_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19172_8) 
);
defparam main_basesoc_basesoc_socbushandler_beat_count_1_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_beat_offset_12_s0 (
    .Q(main_basesoc_basesoc_socbushandler_beat_offset[12]),
    .D(n19201_9),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_beat_offset_12_6) 
);
defparam main_basesoc_basesoc_socbushandler_beat_offset_12_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_beat_offset_11_s0 (
    .Q(main_basesoc_basesoc_socbushandler_beat_offset[11]),
    .D(n19202_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_beat_offset_12_6) 
);
defparam main_basesoc_basesoc_socbushandler_beat_offset_11_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_beat_offset_10_s0 (
    .Q(main_basesoc_basesoc_socbushandler_beat_offset[10]),
    .D(n19203_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_beat_offset_12_6) 
);
defparam main_basesoc_basesoc_socbushandler_beat_offset_10_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_beat_offset_9_s0 (
    .Q(main_basesoc_basesoc_socbushandler_beat_offset[9]),
    .D(n19204_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_beat_offset_12_6) 
);
defparam main_basesoc_basesoc_socbushandler_beat_offset_9_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_beat_offset_8_s0 (
    .Q(main_basesoc_basesoc_socbushandler_beat_offset[8]),
    .D(n19205_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_beat_offset_12_6) 
);
defparam main_basesoc_basesoc_socbushandler_beat_offset_8_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_beat_offset_7_s0 (
    .Q(main_basesoc_basesoc_socbushandler_beat_offset[7]),
    .D(n19206_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_beat_offset_12_6) 
);
defparam main_basesoc_basesoc_socbushandler_beat_offset_7_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_beat_offset_6_s0 (
    .Q(main_basesoc_basesoc_socbushandler_beat_offset[6]),
    .D(n19207_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_beat_offset_12_6) 
);
defparam main_basesoc_basesoc_socbushandler_beat_offset_6_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_beat_offset_5_s0 (
    .Q(main_basesoc_basesoc_socbushandler_beat_offset[5]),
    .D(n19208_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_beat_offset_12_6) 
);
defparam main_basesoc_basesoc_socbushandler_beat_offset_5_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_beat_offset_4_s0 (
    .Q(main_basesoc_basesoc_socbushandler_beat_offset[4]),
    .D(n19209_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_beat_offset_12_6) 
);
defparam main_basesoc_basesoc_socbushandler_beat_offset_4_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_beat_offset_3_s0 (
    .Q(main_basesoc_basesoc_socbushandler_beat_offset[3]),
    .D(n19210_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_beat_offset_12_6) 
);
defparam main_basesoc_basesoc_socbushandler_beat_offset_3_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_beat_offset_2_s0 (
    .Q(main_basesoc_basesoc_socbushandler_beat_offset[2]),
    .D(n19211_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_beat_offset_12_6) 
);
defparam main_basesoc_basesoc_socbushandler_beat_offset_2_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_beat_offset_1_s0 (
    .Q(main_basesoc_basesoc_socbushandler_beat_offset[1]),
    .D(n19212_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_beat_offset_12_6) 
);
defparam main_basesoc_basesoc_socbushandler_beat_offset_1_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_beat_offset_0_s0 (
    .Q(main_basesoc_basesoc_socbushandler_beat_offset[0]),
    .D(n19213_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_beat_offset_12_6) 
);
defparam main_basesoc_basesoc_socbushandler_beat_offset_0_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_last_ar_aw_n_s0 (
    .Q(main_basesoc_basesoc_socbushandler_last_ar_aw_n),
    .D(main_basesoc_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_socbushandler_ax_burst_valid) 
);
defparam main_basesoc_basesoc_socbushandler_last_ar_aw_n_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_pipe_valid_source_valid_s0 (
    .Q(main_basesoc_socbushandler_pipe_valid_source_valid),
    .D(main_basesoc_socbushandler_ax_burst_valid),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_socbushandler_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_pipe_valid_source_payload_addr_12_s0 (
    .Q(main_basesoc_socbushandler_pipe_valid_source_payload_addr[12]),
    .D(main_basesoc_socbushandler_ax_burst_payload_addr[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_socbushandler_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_pipe_valid_source_payload_addr_11_s0 (
    .Q(main_basesoc_socbushandler_pipe_valid_source_payload_addr[11]),
    .D(main_basesoc_socbushandler_ax_burst_payload_addr[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_socbushandler_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_pipe_valid_source_payload_addr_10_s0 (
    .Q(main_basesoc_socbushandler_pipe_valid_source_payload_addr[10]),
    .D(main_basesoc_socbushandler_ax_burst_payload_addr[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_socbushandler_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_pipe_valid_source_payload_addr_9_s0 (
    .Q(main_basesoc_socbushandler_pipe_valid_source_payload_addr[9]),
    .D(main_basesoc_socbushandler_ax_burst_payload_addr[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_socbushandler_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_pipe_valid_source_payload_addr_8_s0 (
    .Q(main_basesoc_socbushandler_pipe_valid_source_payload_addr[8]),
    .D(main_basesoc_socbushandler_ax_burst_payload_addr[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_socbushandler_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_pipe_valid_source_payload_addr_7_s0 (
    .Q(main_basesoc_socbushandler_pipe_valid_source_payload_addr[7]),
    .D(main_basesoc_socbushandler_ax_burst_payload_addr[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_socbushandler_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_pipe_valid_source_payload_addr_6_s0 (
    .Q(main_basesoc_socbushandler_pipe_valid_source_payload_addr[6]),
    .D(main_basesoc_socbushandler_ax_burst_payload_addr[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_socbushandler_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_pipe_valid_source_payload_addr_5_s0 (
    .Q(main_basesoc_socbushandler_pipe_valid_source_payload_addr[5]),
    .D(main_basesoc_socbushandler_ax_burst_payload_addr[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_socbushandler_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_pipe_valid_source_payload_addr_4_s0 (
    .Q(main_basesoc_socbushandler_pipe_valid_source_payload_addr[4]),
    .D(main_basesoc_socbushandler_ax_burst_payload_addr[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_socbushandler_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_pipe_valid_source_payload_addr_3_s0 (
    .Q(main_basesoc_socbushandler_pipe_valid_source_payload_addr[3]),
    .D(main_basesoc_socbushandler_ax_burst_payload_addr[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_socbushandler_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_pipe_valid_source_payload_addr_2_s0 (
    .Q(main_basesoc_socbushandler_pipe_valid_source_payload_addr[2]),
    .D(main_basesoc_socbushandler_ax_burst_payload_addr[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_socbushandler_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_count_7_s0 (
    .Q(main_basesoc_socbushandler_beat_count[7]),
    .D(n19448_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19406_5) 
);
defparam main_basesoc_socbushandler_beat_count_7_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_count_6_s0 (
    .Q(main_basesoc_socbushandler_beat_count[6]),
    .D(n19449_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19406_5) 
);
defparam main_basesoc_socbushandler_beat_count_6_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_count_5_s0 (
    .Q(main_basesoc_socbushandler_beat_count[5]),
    .D(n19450_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19406_5) 
);
defparam main_basesoc_socbushandler_beat_count_5_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_count_4_s0 (
    .Q(main_basesoc_socbushandler_beat_count[4]),
    .D(n19451_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19406_5) 
);
defparam main_basesoc_socbushandler_beat_count_4_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_count_3_s0 (
    .Q(main_basesoc_socbushandler_beat_count[3]),
    .D(n19452_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19406_5) 
);
defparam main_basesoc_socbushandler_beat_count_3_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_count_2_s0 (
    .Q(main_basesoc_socbushandler_beat_count[2]),
    .D(n19453_9),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19406_5) 
);
defparam main_basesoc_socbushandler_beat_count_2_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_count_1_s0 (
    .Q(main_basesoc_socbushandler_beat_count[1]),
    .D(n19454_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19406_5) 
);
defparam main_basesoc_socbushandler_beat_count_1_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_offset_12_s0 (
    .Q(main_basesoc_socbushandler_beat_offset[12]),
    .D(n19435_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_beat_offset_12_6) 
);
defparam main_basesoc_socbushandler_beat_offset_12_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_offset_11_s0 (
    .Q(main_basesoc_socbushandler_beat_offset[11]),
    .D(n19436_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_beat_offset_12_6) 
);
defparam main_basesoc_socbushandler_beat_offset_11_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_offset_10_s0 (
    .Q(main_basesoc_socbushandler_beat_offset[10]),
    .D(n19437_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_beat_offset_12_6) 
);
defparam main_basesoc_socbushandler_beat_offset_10_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_offset_9_s0 (
    .Q(main_basesoc_socbushandler_beat_offset[9]),
    .D(n19438_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_beat_offset_12_6) 
);
defparam main_basesoc_socbushandler_beat_offset_9_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_offset_8_s0 (
    .Q(main_basesoc_socbushandler_beat_offset[8]),
    .D(n19439_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_beat_offset_12_6) 
);
defparam main_basesoc_socbushandler_beat_offset_8_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_offset_7_s0 (
    .Q(main_basesoc_socbushandler_beat_offset[7]),
    .D(n19440_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_beat_offset_12_6) 
);
defparam main_basesoc_socbushandler_beat_offset_7_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_offset_6_s0 (
    .Q(main_basesoc_socbushandler_beat_offset[6]),
    .D(n19441_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_beat_offset_12_6) 
);
defparam main_basesoc_socbushandler_beat_offset_6_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_offset_5_s0 (
    .Q(main_basesoc_socbushandler_beat_offset[5]),
    .D(n19442_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_beat_offset_12_6) 
);
defparam main_basesoc_socbushandler_beat_offset_5_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_offset_4_s0 (
    .Q(main_basesoc_socbushandler_beat_offset[4]),
    .D(n19443_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_beat_offset_12_6) 
);
defparam main_basesoc_socbushandler_beat_offset_4_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_offset_3_s0 (
    .Q(main_basesoc_socbushandler_beat_offset[3]),
    .D(n19444_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_beat_offset_12_6) 
);
defparam main_basesoc_socbushandler_beat_offset_3_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_offset_2_s0 (
    .Q(main_basesoc_socbushandler_beat_offset[2]),
    .D(n19445_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_beat_offset_12_6) 
);
defparam main_basesoc_socbushandler_beat_offset_2_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_offset_1_s0 (
    .Q(main_basesoc_socbushandler_beat_offset[1]),
    .D(n19446_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_beat_offset_12_6) 
);
defparam main_basesoc_socbushandler_beat_offset_1_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_offset_0_s0 (
    .Q(main_basesoc_socbushandler_beat_offset[0]),
    .D(n19447_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_beat_offset_12_6) 
);
defparam main_basesoc_socbushandler_beat_offset_0_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_cmd_done_s0 (
    .Q(main_basesoc_socbushandler_cmd_done),
    .D(main_basesoc_socbushandler_cmd_done_axi2axilite1_next_value0),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_cmd_done_axi2axilite1_next_value_ce0) 
);
defparam main_basesoc_socbushandler_cmd_done_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_last_ar_aw_n_s0 (
    .Q(main_basesoc_socbushandler_last_ar_aw_n),
    .D(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite1_next_value1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_ax_burst_valid) 
);
defparam main_basesoc_socbushandler_last_ar_aw_n_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_valid_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_valid),
    .D(main_bridge_axi2axi_lite_ax_burst_valid),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_31_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[31]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[31]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_31_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_30_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[30]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[30]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_30_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_29_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[29]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[29]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_29_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_28_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[28]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[28]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_28_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_27_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[27]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[27]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_27_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_26_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[26]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[26]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_26_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_25_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[25]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[25]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_25_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_24_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[24]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[24]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_24_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_23_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[23]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[23]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_23_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_22_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[22]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[22]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_22_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_21_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[21]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_21_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_20_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[20]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_20_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_19_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[19]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_19_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_18_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[18]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_18_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_17_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[17]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_17_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_16_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[16]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_16_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_15_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[15]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_14_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[14]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_13_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[13]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_12_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[12]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_11_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[11]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_10_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[10]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_9_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[9]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_8_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[8]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_7_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[7]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_6_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[6]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_5_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[5]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_4_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[4]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_3_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[3]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_2_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[2]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_count_7_s0 (
    .Q(main_bridge_axi2axi_lite_beat_count[7]),
    .D(n19682_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19640_5) 
);
defparam main_bridge_axi2axi_lite_beat_count_7_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_count_6_s0 (
    .Q(main_bridge_axi2axi_lite_beat_count[6]),
    .D(n19683_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19640_5) 
);
defparam main_bridge_axi2axi_lite_beat_count_6_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_count_5_s0 (
    .Q(main_bridge_axi2axi_lite_beat_count[5]),
    .D(n19684_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19640_5) 
);
defparam main_bridge_axi2axi_lite_beat_count_5_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_count_4_s0 (
    .Q(main_bridge_axi2axi_lite_beat_count[4]),
    .D(n19685_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19640_5) 
);
defparam main_bridge_axi2axi_lite_beat_count_4_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_count_3_s0 (
    .Q(main_bridge_axi2axi_lite_beat_count[3]),
    .D(n19686_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19640_5) 
);
defparam main_bridge_axi2axi_lite_beat_count_3_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_count_2_s0 (
    .Q(main_bridge_axi2axi_lite_beat_count[2]),
    .D(n19687_9),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19640_5) 
);
defparam main_bridge_axi2axi_lite_beat_count_2_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_count_1_s0 (
    .Q(main_bridge_axi2axi_lite_beat_count[1]),
    .D(n19688_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19640_5) 
);
defparam main_bridge_axi2axi_lite_beat_count_1_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_offset_12_s0 (
    .Q(main_bridge_axi2axi_lite_beat_offset[12]),
    .D(n19669_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_beat_offset_12_6) 
);
defparam main_bridge_axi2axi_lite_beat_offset_12_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_offset_11_s0 (
    .Q(main_bridge_axi2axi_lite_beat_offset[11]),
    .D(n19670_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_beat_offset_12_6) 
);
defparam main_bridge_axi2axi_lite_beat_offset_11_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_offset_10_s0 (
    .Q(main_bridge_axi2axi_lite_beat_offset[10]),
    .D(n19671_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_beat_offset_12_6) 
);
defparam main_bridge_axi2axi_lite_beat_offset_10_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_offset_9_s0 (
    .Q(main_bridge_axi2axi_lite_beat_offset[9]),
    .D(n19672_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_beat_offset_12_6) 
);
defparam main_bridge_axi2axi_lite_beat_offset_9_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_offset_8_s0 (
    .Q(main_bridge_axi2axi_lite_beat_offset[8]),
    .D(n19673_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_beat_offset_12_6) 
);
defparam main_bridge_axi2axi_lite_beat_offset_8_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_offset_7_s0 (
    .Q(main_bridge_axi2axi_lite_beat_offset[7]),
    .D(n19674_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_beat_offset_12_6) 
);
defparam main_bridge_axi2axi_lite_beat_offset_7_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_offset_6_s0 (
    .Q(main_bridge_axi2axi_lite_beat_offset[6]),
    .D(n19675_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_beat_offset_12_6) 
);
defparam main_bridge_axi2axi_lite_beat_offset_6_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_offset_5_s0 (
    .Q(main_bridge_axi2axi_lite_beat_offset[5]),
    .D(n19676_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_beat_offset_12_6) 
);
defparam main_bridge_axi2axi_lite_beat_offset_5_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_offset_4_s0 (
    .Q(main_bridge_axi2axi_lite_beat_offset[4]),
    .D(n19677_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_beat_offset_12_6) 
);
defparam main_bridge_axi2axi_lite_beat_offset_4_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_offset_3_s0 (
    .Q(main_bridge_axi2axi_lite_beat_offset[3]),
    .D(n19678_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_beat_offset_12_6) 
);
defparam main_bridge_axi2axi_lite_beat_offset_3_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_offset_2_s0 (
    .Q(main_bridge_axi2axi_lite_beat_offset[2]),
    .D(n19679_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_beat_offset_12_6) 
);
defparam main_bridge_axi2axi_lite_beat_offset_2_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_offset_1_s0 (
    .Q(main_bridge_axi2axi_lite_beat_offset[1]),
    .D(n19680_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_beat_offset_12_6) 
);
defparam main_bridge_axi2axi_lite_beat_offset_1_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_offset_0_s0 (
    .Q(main_bridge_axi2axi_lite_beat_offset[0]),
    .D(n19681_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_beat_offset_12_6) 
);
defparam main_bridge_axi2axi_lite_beat_offset_0_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_cmd_done_s0 (
    .Q(main_bridge_axi2axi_lite_cmd_done),
    .D(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value_ce0) 
);
defparam main_bridge_axi2axi_lite_cmd_done_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_last_ar_aw_n_s0 (
    .Q(main_bridge_axi2axi_lite_last_ar_aw_n),
    .D(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_ax_burst_valid) 
);
defparam main_bridge_axi2axi_lite_last_ar_aw_n_s0.INIT=1'b0;
  DFFRE builder_axilite2wishbone_state_2_s0 (
    .Q(builder_axilite2wishbone_state[2]),
    .D(builder_axilite2wishbone_next_state[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_axilite2wishbone_state_2_s0.INIT=1'b0;
  DFFRE builder_axilite2wishbone_state_1_s0 (
    .Q(builder_axilite2wishbone_state[1]),
    .D(builder_axilite2wishbone_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_axilite2wishbone_state_1_s0.INIT=1'b0;
  DFFRE builder_axilite2wishbone_state_0_s0 (
    .Q(builder_axilite2wishbone_state[0]),
    .D(builder_axilite2wishbone_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_axilite2wishbone_state_0_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_31_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[31]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[31]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_31_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_30_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[30]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[30]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_30_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_29_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[29]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[29]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_29_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_28_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[28]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[28]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_28_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_27_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[27]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[27]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_27_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_26_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[26]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[26]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_26_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_25_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[25]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[25]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_25_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_24_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[24]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[24]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_24_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_23_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[23]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[23]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_23_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_22_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[22]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[22]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_22_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_21_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[21]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_21_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_20_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[20]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_20_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_19_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[19]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_19_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_18_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[18]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_18_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_17_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[17]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_17_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_16_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[16]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_16_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_15_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[15]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_15_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_14_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[14]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_14_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_13_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[13]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_13_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_12_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[12]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_12_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_11_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[11]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_11_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_10_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[10]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_10_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_9_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[9]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_9_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_8_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[8]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_8_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_7_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[7]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_7_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_6_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[6]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_6_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_5_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[5]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_5_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_4_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[4]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_4_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_3_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[3]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_3_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_2_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[2]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_2_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_1_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[1]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_1_s0.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_0_s0 (
    .Q(main_bridge_axi_lite2wishbone_data[0]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_ar_ready) 
);
defparam main_bridge_axi_lite2wishbone_data_0_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_valid_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_valid),
    .D(builder_basesoc_socbushandler_ax_burst_valid),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_15_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[15]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_14_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[14]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_13_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[13]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_12_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[12]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_11_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[11]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_10_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[10]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_9_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[9]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_8_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[8]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_7_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[7]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_6_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[6]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_5_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[5]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_4_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[4]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_3_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[3]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_2_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[2]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_count_7_s0 (
    .Q(builder_basesoc_socbushandler_beat_count[7]),
    .D(n19949_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19907_5) 
);
defparam builder_basesoc_socbushandler_beat_count_7_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_count_6_s0 (
    .Q(builder_basesoc_socbushandler_beat_count[6]),
    .D(n19950_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19907_5) 
);
defparam builder_basesoc_socbushandler_beat_count_6_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_count_5_s0 (
    .Q(builder_basesoc_socbushandler_beat_count[5]),
    .D(n19951_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19907_5) 
);
defparam builder_basesoc_socbushandler_beat_count_5_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_count_4_s0 (
    .Q(builder_basesoc_socbushandler_beat_count[4]),
    .D(n19952_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19907_5) 
);
defparam builder_basesoc_socbushandler_beat_count_4_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_count_3_s0 (
    .Q(builder_basesoc_socbushandler_beat_count[3]),
    .D(n19953_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19907_5) 
);
defparam builder_basesoc_socbushandler_beat_count_3_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_count_2_s0 (
    .Q(builder_basesoc_socbushandler_beat_count[2]),
    .D(n19954_9),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19907_5) 
);
defparam builder_basesoc_socbushandler_beat_count_2_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_count_1_s0 (
    .Q(builder_basesoc_socbushandler_beat_count[1]),
    .D(n19955_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19907_5) 
);
defparam builder_basesoc_socbushandler_beat_count_1_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_offset_12_s0 (
    .Q(builder_basesoc_socbushandler_beat_offset[12]),
    .D(n19936_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_beat_offset_12_6) 
);
defparam builder_basesoc_socbushandler_beat_offset_12_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_offset_11_s0 (
    .Q(builder_basesoc_socbushandler_beat_offset[11]),
    .D(n19937_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_beat_offset_12_6) 
);
defparam builder_basesoc_socbushandler_beat_offset_11_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_offset_10_s0 (
    .Q(builder_basesoc_socbushandler_beat_offset[10]),
    .D(n19938_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_beat_offset_12_6) 
);
defparam builder_basesoc_socbushandler_beat_offset_10_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_offset_9_s0 (
    .Q(builder_basesoc_socbushandler_beat_offset[9]),
    .D(n19939_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_beat_offset_12_6) 
);
defparam builder_basesoc_socbushandler_beat_offset_9_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_offset_8_s0 (
    .Q(builder_basesoc_socbushandler_beat_offset[8]),
    .D(n19940_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_beat_offset_12_6) 
);
defparam builder_basesoc_socbushandler_beat_offset_8_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_offset_7_s0 (
    .Q(builder_basesoc_socbushandler_beat_offset[7]),
    .D(n19941_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_beat_offset_12_6) 
);
defparam builder_basesoc_socbushandler_beat_offset_7_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_offset_6_s0 (
    .Q(builder_basesoc_socbushandler_beat_offset[6]),
    .D(n19942_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_beat_offset_12_6) 
);
defparam builder_basesoc_socbushandler_beat_offset_6_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_offset_5_s0 (
    .Q(builder_basesoc_socbushandler_beat_offset[5]),
    .D(n19943_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_beat_offset_12_6) 
);
defparam builder_basesoc_socbushandler_beat_offset_5_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_offset_4_s0 (
    .Q(builder_basesoc_socbushandler_beat_offset[4]),
    .D(n19944_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_beat_offset_12_6) 
);
defparam builder_basesoc_socbushandler_beat_offset_4_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_offset_3_s0 (
    .Q(builder_basesoc_socbushandler_beat_offset[3]),
    .D(n19945_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_beat_offset_12_6) 
);
defparam builder_basesoc_socbushandler_beat_offset_3_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_offset_2_s0 (
    .Q(builder_basesoc_socbushandler_beat_offset[2]),
    .D(n19946_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_beat_offset_12_6) 
);
defparam builder_basesoc_socbushandler_beat_offset_2_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_offset_1_s0 (
    .Q(builder_basesoc_socbushandler_beat_offset[1]),
    .D(n19947_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_beat_offset_12_6) 
);
defparam builder_basesoc_socbushandler_beat_offset_1_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_offset_0_s0 (
    .Q(builder_basesoc_socbushandler_beat_offset[0]),
    .D(n19948_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_beat_offset_12_6) 
);
defparam builder_basesoc_socbushandler_beat_offset_0_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_cmd_done_s0 (
    .Q(builder_basesoc_socbushandler_cmd_done),
    .D(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value_ce0) 
);
defparam builder_basesoc_socbushandler_cmd_done_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_last_ar_aw_n_s0 (
    .Q(builder_basesoc_socbushandler_last_ar_aw_n),
    .D(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_ax_burst_valid) 
);
defparam builder_basesoc_socbushandler_last_ar_aw_n_s0.INIT=1'b0;
  DFFRE builder_rr_write_grant_s0 (
    .Q(builder_rr_write_grant),
    .D(n20074_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_rr_write_grant_6) 
);
defparam builder_rr_write_grant_s0.INIT=1'b0;
  DFFRE builder_rr_read_grant_s0 (
    .Q(builder_rr_read_grant),
    .D(n20078_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_rr_read_grant_21) 
);
defparam builder_rr_read_grant_s0.INIT=1'b0;
  DFFRE builder_wr_lock_counter_7_s0 (
    .Q(builder_wr_lock_counter[7]),
    .D(n20107_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_wr_lock_counter_7_8) 
);
defparam builder_wr_lock_counter_7_s0.INIT=1'b0;
  DFFRE builder_wr_lock_counter_6_s0 (
    .Q(builder_wr_lock_counter[6]),
    .D(n20108_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_wr_lock_counter_7_8) 
);
defparam builder_wr_lock_counter_6_s0.INIT=1'b0;
  DFFRE builder_wr_lock_counter_5_s0 (
    .Q(builder_wr_lock_counter[5]),
    .D(n20109_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_wr_lock_counter_7_8) 
);
defparam builder_wr_lock_counter_5_s0.INIT=1'b0;
  DFFRE builder_wr_lock_counter_4_s0 (
    .Q(builder_wr_lock_counter[4]),
    .D(n20110_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_wr_lock_counter_7_8) 
);
defparam builder_wr_lock_counter_4_s0.INIT=1'b0;
  DFFRE builder_wr_lock_counter_3_s0 (
    .Q(builder_wr_lock_counter[3]),
    .D(n20111_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_wr_lock_counter_7_8) 
);
defparam builder_wr_lock_counter_3_s0.INIT=1'b0;
  DFFRE builder_wr_lock_counter_2_s0 (
    .Q(builder_wr_lock_counter[2]),
    .D(n20112_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_wr_lock_counter_7_8) 
);
defparam builder_wr_lock_counter_2_s0.INIT=1'b0;
  DFFRE builder_wr_lock_counter_1_s0 (
    .Q(builder_wr_lock_counter[1]),
    .D(n20113_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_wr_lock_counter_7_8) 
);
defparam builder_wr_lock_counter_1_s0.INIT=1'b0;
  DFFRE builder_wr_lock_counter_0_s0 (
    .Q(builder_wr_lock_counter[0]),
    .D(n20114_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_wr_lock_counter_7_8) 
);
defparam builder_wr_lock_counter_0_s0.INIT=1'b0;
  DFFRE builder_rd_lock_counter_7_s0 (
    .Q(builder_rd_lock_counter[7]),
    .D(n20160_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_rd_lock_counter_7_8) 
);
defparam builder_rd_lock_counter_7_s0.INIT=1'b0;
  DFFRE builder_rd_lock_counter_6_s0 (
    .Q(builder_rd_lock_counter[6]),
    .D(n20161_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_rd_lock_counter_7_8) 
);
defparam builder_rd_lock_counter_6_s0.INIT=1'b0;
  DFFRE builder_rd_lock_counter_5_s0 (
    .Q(builder_rd_lock_counter[5]),
    .D(n20162_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_rd_lock_counter_7_8) 
);
defparam builder_rd_lock_counter_5_s0.INIT=1'b0;
  DFFRE builder_rd_lock_counter_4_s0 (
    .Q(builder_rd_lock_counter[4]),
    .D(n20163_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_rd_lock_counter_7_8) 
);
defparam builder_rd_lock_counter_4_s0.INIT=1'b0;
  DFFRE builder_rd_lock_counter_3_s0 (
    .Q(builder_rd_lock_counter[3]),
    .D(n20164_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_rd_lock_counter_7_8) 
);
defparam builder_rd_lock_counter_3_s0.INIT=1'b0;
  DFFRE builder_rd_lock_counter_2_s0 (
    .Q(builder_rd_lock_counter[2]),
    .D(n20165_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_rd_lock_counter_7_8) 
);
defparam builder_rd_lock_counter_2_s0.INIT=1'b0;
  DFFRE builder_rd_lock_counter_1_s0 (
    .Q(builder_rd_lock_counter[1]),
    .D(n20166_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_rd_lock_counter_7_8) 
);
defparam builder_rd_lock_counter_1_s0.INIT=1'b0;
  DFFRE builder_rd_lock_counter_0_s0 (
    .Q(builder_rd_lock_counter[0]),
    .D(n20167_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_rd_lock_counter_7_8) 
);
defparam builder_rd_lock_counter_0_s0.INIT=1'b0;
  DFFRE builder_slave_sel_reg0_3_s0 (
    .Q(builder_slave_sel_reg0[3]),
    .D(builder_slave_sel_dec0[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter0_empty) 
);
defparam builder_slave_sel_reg0_3_s0.INIT=1'b0;
  DFFRE builder_slave_sel_reg0_2_s0 (
    .Q(builder_slave_sel_reg0[2]),
    .D(builder_slave_sel_dec0[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter0_empty) 
);
defparam builder_slave_sel_reg0_2_s0.INIT=1'b0;
  DFFRE builder_slave_sel_reg0_1_s0 (
    .Q(builder_slave_sel_reg0[1]),
    .D(builder_slave_sel_dec0[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter0_empty) 
);
defparam builder_slave_sel_reg0_1_s0.INIT=1'b0;
  DFFRE builder_slave_sel_reg0_0_s0 (
    .Q(builder_slave_sel_reg0[0]),
    .D(builder_slave_sel_dec0[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter0_empty) 
);
defparam builder_slave_sel_reg0_0_s0.INIT=1'b0;
  DFFRE builder_slave_sel_reg1_3_s0 (
    .Q(builder_slave_sel_reg1[3]),
    .D(builder_slave_sel_dec1[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter1_empty) 
);
defparam builder_slave_sel_reg1_3_s0.INIT=1'b0;
  DFFRE builder_slave_sel_reg1_2_s0 (
    .Q(builder_slave_sel_reg1[2]),
    .D(builder_slave_sel_dec1[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter1_empty) 
);
defparam builder_slave_sel_reg1_2_s0.INIT=1'b0;
  DFFRE builder_slave_sel_reg1_1_s0 (
    .Q(builder_slave_sel_reg1[1]),
    .D(builder_slave_sel_dec1[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter1_empty) 
);
defparam builder_slave_sel_reg1_1_s0.INIT=1'b0;
  DFFRE builder_slave_sel_reg1_0_s0 (
    .Q(builder_slave_sel_reg1[0]),
    .D(builder_slave_sel_dec1[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter1_empty) 
);
defparam builder_slave_sel_reg1_0_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter0_counter_7_s0 (
    .Q(builder_axirequestcounter0_counter[7]),
    .D(n20219_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter0_counter_7_8) 
);
defparam builder_axirequestcounter0_counter_7_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter0_counter_6_s0 (
    .Q(builder_axirequestcounter0_counter[6]),
    .D(n20220_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter0_counter_7_8) 
);
defparam builder_axirequestcounter0_counter_6_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter0_counter_5_s0 (
    .Q(builder_axirequestcounter0_counter[5]),
    .D(n20221_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter0_counter_7_8) 
);
defparam builder_axirequestcounter0_counter_5_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter0_counter_4_s0 (
    .Q(builder_axirequestcounter0_counter[4]),
    .D(n20222_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter0_counter_7_8) 
);
defparam builder_axirequestcounter0_counter_4_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter0_counter_3_s0 (
    .Q(builder_axirequestcounter0_counter[3]),
    .D(n20223_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter0_counter_7_8) 
);
defparam builder_axirequestcounter0_counter_3_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter0_counter_2_s0 (
    .Q(builder_axirequestcounter0_counter[2]),
    .D(n20224_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter0_counter_7_8) 
);
defparam builder_axirequestcounter0_counter_2_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter0_counter_1_s0 (
    .Q(builder_axirequestcounter0_counter[1]),
    .D(n20225_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter0_counter_7_8) 
);
defparam builder_axirequestcounter0_counter_1_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter0_counter_0_s0 (
    .Q(builder_axirequestcounter0_counter[0]),
    .D(n20226_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter0_counter_7_8) 
);
defparam builder_axirequestcounter0_counter_0_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter1_counter_7_s0 (
    .Q(builder_axirequestcounter1_counter[7]),
    .D(n20272_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter1_counter_7_8) 
);
defparam builder_axirequestcounter1_counter_7_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter1_counter_6_s0 (
    .Q(builder_axirequestcounter1_counter[6]),
    .D(n20273_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter1_counter_7_8) 
);
defparam builder_axirequestcounter1_counter_6_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter1_counter_5_s0 (
    .Q(builder_axirequestcounter1_counter[5]),
    .D(n20274_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter1_counter_7_8) 
);
defparam builder_axirequestcounter1_counter_5_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter1_counter_4_s0 (
    .Q(builder_axirequestcounter1_counter[4]),
    .D(n20275_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter1_counter_7_8) 
);
defparam builder_axirequestcounter1_counter_4_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter1_counter_3_s0 (
    .Q(builder_axirequestcounter1_counter[3]),
    .D(n20276_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter1_counter_7_8) 
);
defparam builder_axirequestcounter1_counter_3_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter1_counter_2_s0 (
    .Q(builder_axirequestcounter1_counter[2]),
    .D(n20277_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter1_counter_7_8) 
);
defparam builder_axirequestcounter1_counter_2_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter1_counter_1_s0 (
    .Q(builder_axirequestcounter1_counter[1]),
    .D(n20278_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter1_counter_7_8) 
);
defparam builder_axirequestcounter1_counter_1_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter1_counter_0_s0 (
    .Q(builder_axirequestcounter1_counter[0]),
    .D(n20279_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter1_counter_7_8) 
);
defparam builder_axirequestcounter1_counter_0_s0.INIT=1'b0;
  DFFSE builder_wr_timer_count_19_s0 (
    .Q(builder_wr_timer_count[19]),
    .D(n20298_2),
    .CLK(main_clkout0),
    .SET(n25572_4),
    .CE(builder_wr_timer_count_19_6) 
);
defparam builder_wr_timer_count_19_s0.INIT=1'b1;
  DFFSE builder_wr_timer_count_18_s0 (
    .Q(builder_wr_timer_count[18]),
    .D(n20299_2),
    .CLK(main_clkout0),
    .SET(n25572_4),
    .CE(builder_wr_timer_count_19_6) 
);
defparam builder_wr_timer_count_18_s0.INIT=1'b1;
  DFFSE builder_wr_timer_count_17_s0 (
    .Q(builder_wr_timer_count[17]),
    .D(n20300_2),
    .CLK(main_clkout0),
    .SET(n25572_4),
    .CE(builder_wr_timer_count_19_6) 
);
defparam builder_wr_timer_count_17_s0.INIT=1'b1;
  DFFSE builder_wr_timer_count_16_s0 (
    .Q(builder_wr_timer_count[16]),
    .D(n20301_2),
    .CLK(main_clkout0),
    .SET(n25572_4),
    .CE(builder_wr_timer_count_19_6) 
);
defparam builder_wr_timer_count_16_s0.INIT=1'b1;
  DFFRE builder_wr_timer_count_15_s0 (
    .Q(builder_wr_timer_count[15]),
    .D(n20302_2),
    .CLK(main_clkout0),
    .RESET(n25572_4),
    .CE(builder_wr_timer_count_19_6) 
);
defparam builder_wr_timer_count_15_s0.INIT=1'b0;
  DFFSE builder_wr_timer_count_14_s0 (
    .Q(builder_wr_timer_count[14]),
    .D(n20303_2),
    .CLK(main_clkout0),
    .SET(n25572_4),
    .CE(builder_wr_timer_count_19_6) 
);
defparam builder_wr_timer_count_14_s0.INIT=1'b1;
  DFFRE builder_wr_timer_count_13_s0 (
    .Q(builder_wr_timer_count[13]),
    .D(n20304_2),
    .CLK(main_clkout0),
    .RESET(n25572_4),
    .CE(builder_wr_timer_count_19_6) 
);
defparam builder_wr_timer_count_13_s0.INIT=1'b0;
  DFFRE builder_wr_timer_count_12_s0 (
    .Q(builder_wr_timer_count[12]),
    .D(n20305_2),
    .CLK(main_clkout0),
    .RESET(n25572_4),
    .CE(builder_wr_timer_count_19_6) 
);
defparam builder_wr_timer_count_12_s0.INIT=1'b0;
  DFFRE builder_wr_timer_count_11_s0 (
    .Q(builder_wr_timer_count[11]),
    .D(n20306_2),
    .CLK(main_clkout0),
    .RESET(n25572_4),
    .CE(builder_wr_timer_count_19_6) 
);
defparam builder_wr_timer_count_11_s0.INIT=1'b0;
  DFFRE builder_wr_timer_count_10_s0 (
    .Q(builder_wr_timer_count[10]),
    .D(n20307_2),
    .CLK(main_clkout0),
    .RESET(n25572_4),
    .CE(builder_wr_timer_count_19_6) 
);
defparam builder_wr_timer_count_10_s0.INIT=1'b0;
  DFFSE builder_wr_timer_count_9_s0 (
    .Q(builder_wr_timer_count[9]),
    .D(n20308_2),
    .CLK(main_clkout0),
    .SET(n25572_4),
    .CE(builder_wr_timer_count_19_6) 
);
defparam builder_wr_timer_count_9_s0.INIT=1'b1;
  DFFRE builder_wr_timer_count_8_s0 (
    .Q(builder_wr_timer_count[8]),
    .D(n20309_2),
    .CLK(main_clkout0),
    .RESET(n25572_4),
    .CE(builder_wr_timer_count_19_6) 
);
defparam builder_wr_timer_count_8_s0.INIT=1'b0;
  DFFRE builder_wr_timer_count_7_s0 (
    .Q(builder_wr_timer_count[7]),
    .D(n20310_2),
    .CLK(main_clkout0),
    .RESET(n25572_4),
    .CE(builder_wr_timer_count_19_6) 
);
defparam builder_wr_timer_count_7_s0.INIT=1'b0;
  DFFSE builder_wr_timer_count_6_s0 (
    .Q(builder_wr_timer_count[6]),
    .D(n20311_2),
    .CLK(main_clkout0),
    .SET(n25572_4),
    .CE(builder_wr_timer_count_19_6) 
);
defparam builder_wr_timer_count_6_s0.INIT=1'b1;
  DFFRE builder_wr_timer_count_5_s0 (
    .Q(builder_wr_timer_count[5]),
    .D(n20312_2),
    .CLK(main_clkout0),
    .RESET(n25572_4),
    .CE(builder_wr_timer_count_19_6) 
);
defparam builder_wr_timer_count_5_s0.INIT=1'b0;
  DFFRE builder_wr_timer_count_4_s0 (
    .Q(builder_wr_timer_count[4]),
    .D(n20313_2),
    .CLK(main_clkout0),
    .RESET(n25572_4),
    .CE(builder_wr_timer_count_19_6) 
);
defparam builder_wr_timer_count_4_s0.INIT=1'b0;
  DFFRE builder_wr_timer_count_3_s0 (
    .Q(builder_wr_timer_count[3]),
    .D(n20314_2),
    .CLK(main_clkout0),
    .RESET(n25572_4),
    .CE(builder_wr_timer_count_19_6) 
);
defparam builder_wr_timer_count_3_s0.INIT=1'b0;
  DFFRE builder_wr_timer_count_2_s0 (
    .Q(builder_wr_timer_count[2]),
    .D(n20315_2),
    .CLK(main_clkout0),
    .RESET(n25572_4),
    .CE(builder_wr_timer_count_19_6) 
);
defparam builder_wr_timer_count_2_s0.INIT=1'b0;
  DFFRE builder_wr_timer_count_1_s0 (
    .Q(builder_wr_timer_count[1]),
    .D(n20316_2),
    .CLK(main_clkout0),
    .RESET(n25572_4),
    .CE(builder_wr_timer_count_19_6) 
);
defparam builder_wr_timer_count_1_s0.INIT=1'b0;
  DFFRE builder_wr_timer_count_0_s0 (
    .Q(builder_wr_timer_count[0]),
    .D(n20317_7),
    .CLK(main_clkout0),
    .RESET(n25572_4),
    .CE(builder_wr_timer_count_19_6) 
);
defparam builder_wr_timer_count_0_s0.INIT=1'b0;
  DFFSE builder_rd_timer_count_19_s0 (
    .Q(builder_rd_timer_count[19]),
    .D(n20360_2),
    .CLK(main_clkout0),
    .SET(n25592_7),
    .CE(builder_rd_timer_count_19_6) 
);
defparam builder_rd_timer_count_19_s0.INIT=1'b1;
  DFFSE builder_rd_timer_count_18_s0 (
    .Q(builder_rd_timer_count[18]),
    .D(n20361_2),
    .CLK(main_clkout0),
    .SET(n25592_7),
    .CE(builder_rd_timer_count_19_6) 
);
defparam builder_rd_timer_count_18_s0.INIT=1'b1;
  DFFSE builder_rd_timer_count_17_s0 (
    .Q(builder_rd_timer_count[17]),
    .D(n20362_2),
    .CLK(main_clkout0),
    .SET(n25592_7),
    .CE(builder_rd_timer_count_19_6) 
);
defparam builder_rd_timer_count_17_s0.INIT=1'b1;
  DFFSE builder_rd_timer_count_16_s0 (
    .Q(builder_rd_timer_count[16]),
    .D(n20363_2),
    .CLK(main_clkout0),
    .SET(n25592_7),
    .CE(builder_rd_timer_count_19_6) 
);
defparam builder_rd_timer_count_16_s0.INIT=1'b1;
  DFFRE builder_rd_timer_count_15_s0 (
    .Q(builder_rd_timer_count[15]),
    .D(n20364_2),
    .CLK(main_clkout0),
    .RESET(n25592_7),
    .CE(builder_rd_timer_count_19_6) 
);
defparam builder_rd_timer_count_15_s0.INIT=1'b0;
  DFFSE builder_rd_timer_count_14_s0 (
    .Q(builder_rd_timer_count[14]),
    .D(n20365_2),
    .CLK(main_clkout0),
    .SET(n25592_7),
    .CE(builder_rd_timer_count_19_6) 
);
defparam builder_rd_timer_count_14_s0.INIT=1'b1;
  DFFRE builder_rd_timer_count_13_s0 (
    .Q(builder_rd_timer_count[13]),
    .D(n20366_2),
    .CLK(main_clkout0),
    .RESET(n25592_7),
    .CE(builder_rd_timer_count_19_6) 
);
defparam builder_rd_timer_count_13_s0.INIT=1'b0;
  DFFRE builder_rd_timer_count_12_s0 (
    .Q(builder_rd_timer_count[12]),
    .D(n20367_2),
    .CLK(main_clkout0),
    .RESET(n25592_7),
    .CE(builder_rd_timer_count_19_6) 
);
defparam builder_rd_timer_count_12_s0.INIT=1'b0;
  DFFRE builder_rd_timer_count_11_s0 (
    .Q(builder_rd_timer_count[11]),
    .D(n20368_2),
    .CLK(main_clkout0),
    .RESET(n25592_7),
    .CE(builder_rd_timer_count_19_6) 
);
defparam builder_rd_timer_count_11_s0.INIT=1'b0;
  DFFRE builder_rd_timer_count_10_s0 (
    .Q(builder_rd_timer_count[10]),
    .D(n20369_2),
    .CLK(main_clkout0),
    .RESET(n25592_7),
    .CE(builder_rd_timer_count_19_6) 
);
defparam builder_rd_timer_count_10_s0.INIT=1'b0;
  DFFSE builder_rd_timer_count_9_s0 (
    .Q(builder_rd_timer_count[9]),
    .D(n20370_2),
    .CLK(main_clkout0),
    .SET(n25592_7),
    .CE(builder_rd_timer_count_19_6) 
);
defparam builder_rd_timer_count_9_s0.INIT=1'b1;
  DFFRE builder_rd_timer_count_8_s0 (
    .Q(builder_rd_timer_count[8]),
    .D(n20371_2),
    .CLK(main_clkout0),
    .RESET(n25592_7),
    .CE(builder_rd_timer_count_19_6) 
);
defparam builder_rd_timer_count_8_s0.INIT=1'b0;
  DFFRE builder_rd_timer_count_7_s0 (
    .Q(builder_rd_timer_count[7]),
    .D(n20372_2),
    .CLK(main_clkout0),
    .RESET(n25592_7),
    .CE(builder_rd_timer_count_19_6) 
);
defparam builder_rd_timer_count_7_s0.INIT=1'b0;
  DFFSE builder_rd_timer_count_6_s0 (
    .Q(builder_rd_timer_count[6]),
    .D(n20373_2),
    .CLK(main_clkout0),
    .SET(n25592_7),
    .CE(builder_rd_timer_count_19_6) 
);
defparam builder_rd_timer_count_6_s0.INIT=1'b1;
  DFFRE builder_rd_timer_count_5_s0 (
    .Q(builder_rd_timer_count[5]),
    .D(n20374_2),
    .CLK(main_clkout0),
    .RESET(n25592_7),
    .CE(builder_rd_timer_count_19_6) 
);
defparam builder_rd_timer_count_5_s0.INIT=1'b0;
  DFFRE builder_rd_timer_count_4_s0 (
    .Q(builder_rd_timer_count[4]),
    .D(n20375_2),
    .CLK(main_clkout0),
    .RESET(n25592_7),
    .CE(builder_rd_timer_count_19_6) 
);
defparam builder_rd_timer_count_4_s0.INIT=1'b0;
  DFFRE builder_rd_timer_count_3_s0 (
    .Q(builder_rd_timer_count[3]),
    .D(n20376_2),
    .CLK(main_clkout0),
    .RESET(n25592_7),
    .CE(builder_rd_timer_count_19_6) 
);
defparam builder_rd_timer_count_3_s0.INIT=1'b0;
  DFFRE builder_rd_timer_count_2_s0 (
    .Q(builder_rd_timer_count[2]),
    .D(n20377_2),
    .CLK(main_clkout0),
    .RESET(n25592_7),
    .CE(builder_rd_timer_count_19_6) 
);
defparam builder_rd_timer_count_2_s0.INIT=1'b0;
  DFFRE builder_rd_timer_count_1_s0 (
    .Q(builder_rd_timer_count[1]),
    .D(n20378_2),
    .CLK(main_clkout0),
    .RESET(n25592_7),
    .CE(builder_rd_timer_count_19_6) 
);
defparam builder_rd_timer_count_1_s0.INIT=1'b0;
  DFFRE builder_rd_timer_count_0_s0 (
    .Q(builder_rd_timer_count[0]),
    .D(n20379_7),
    .CLK(main_clkout0),
    .RESET(n25592_7),
    .CE(builder_rd_timer_count_19_6) 
);
defparam builder_rd_timer_count_0_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_31_s0 (
    .Q(main_basesoc_bus_errors[31]),
    .D(n20454_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_31_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_30_s0 (
    .Q(main_basesoc_bus_errors[30]),
    .D(n20455_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_30_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_29_s0 (
    .Q(main_basesoc_bus_errors[29]),
    .D(n20456_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_29_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_28_s0 (
    .Q(main_basesoc_bus_errors[28]),
    .D(n20457_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_28_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_27_s0 (
    .Q(main_basesoc_bus_errors[27]),
    .D(n20458_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_27_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_26_s0 (
    .Q(main_basesoc_bus_errors[26]),
    .D(n20459_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_26_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_25_s0 (
    .Q(main_basesoc_bus_errors[25]),
    .D(n20460_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_25_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_24_s0 (
    .Q(main_basesoc_bus_errors[24]),
    .D(n20461_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_24_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_23_s0 (
    .Q(main_basesoc_bus_errors[23]),
    .D(n20462_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_23_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_22_s0 (
    .Q(main_basesoc_bus_errors[22]),
    .D(n20463_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_22_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_21_s0 (
    .Q(main_basesoc_bus_errors[21]),
    .D(n20464_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_21_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_20_s0 (
    .Q(main_basesoc_bus_errors[20]),
    .D(n20465_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_20_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_19_s0 (
    .Q(main_basesoc_bus_errors[19]),
    .D(n20466_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_19_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_18_s0 (
    .Q(main_basesoc_bus_errors[18]),
    .D(n20467_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_18_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_17_s0 (
    .Q(main_basesoc_bus_errors[17]),
    .D(n20468_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_17_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_16_s0 (
    .Q(main_basesoc_bus_errors[16]),
    .D(n20469_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_16_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_15_s0 (
    .Q(main_basesoc_bus_errors[15]),
    .D(n20470_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_15_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_14_s0 (
    .Q(main_basesoc_bus_errors[14]),
    .D(n20471_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_14_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_13_s0 (
    .Q(main_basesoc_bus_errors[13]),
    .D(n20472_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_13_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_12_s0 (
    .Q(main_basesoc_bus_errors[12]),
    .D(n20473_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_12_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_11_s0 (
    .Q(main_basesoc_bus_errors[11]),
    .D(n20474_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_11_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_10_s0 (
    .Q(main_basesoc_bus_errors[10]),
    .D(n20475_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_10_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_9_s0 (
    .Q(main_basesoc_bus_errors[9]),
    .D(n20476_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_9_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_8_s0 (
    .Q(main_basesoc_bus_errors[8]),
    .D(n20477_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_8_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_7_s0 (
    .Q(main_basesoc_bus_errors[7]),
    .D(n20478_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_7_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_6_s0 (
    .Q(main_basesoc_bus_errors[6]),
    .D(n20479_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_6_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_5_s0 (
    .Q(main_basesoc_bus_errors[5]),
    .D(n20480_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_5_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_4_s0 (
    .Q(main_basesoc_bus_errors[4]),
    .D(n20481_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_4_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_3_s0 (
    .Q(main_basesoc_bus_errors[3]),
    .D(n20482_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_3_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_2_s0 (
    .Q(main_basesoc_bus_errors[2]),
    .D(n20483_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_2_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_1_s0 (
    .Q(main_basesoc_bus_errors[1]),
    .D(n20484_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_1_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_0_s0 (
    .Q(main_basesoc_bus_errors[0]),
    .D(n20485_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34041_3) 
);
defparam main_basesoc_bus_errors_0_s0.INIT=1'b0;
  DFFRE builder_basesoc_axilitesram0_state_2_s0 (
    .Q(builder_basesoc_axilitesram0_state[2]),
    .D(builder_basesoc_axilitesram0_next_state_2_15),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_axilitesram0_state_2_s0.INIT=1'b0;
  DFFRE builder_basesoc_axilitesram0_state_1_s0 (
    .Q(builder_basesoc_axilitesram0_state[1]),
    .D(builder_basesoc_axilitesram0_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_axilitesram0_state_1_s0.INIT=1'b0;
  DFFRE builder_basesoc_axilitesram0_state_0_s0 (
    .Q(builder_basesoc_axilitesram0_state[0]),
    .D(builder_basesoc_axilitesram0_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_axilitesram0_state_0_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_adr_reg_13_s0 (
    .Q(main_basesoc_basesoc_port_adr_reg[13]),
    .D(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_basesoc_port_adr_reg_13_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_adr_reg_12_s0 (
    .Q(main_basesoc_basesoc_port_adr_reg[12]),
    .D(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_basesoc_port_adr_reg_12_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_adr_reg_11_s0 (
    .Q(main_basesoc_basesoc_port_adr_reg[11]),
    .D(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_basesoc_port_adr_reg_11_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_adr_reg_10_s0 (
    .Q(main_basesoc_basesoc_port_adr_reg[10]),
    .D(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_basesoc_port_adr_reg_10_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_adr_reg_9_s0 (
    .Q(main_basesoc_basesoc_port_adr_reg[9]),
    .D(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_basesoc_port_adr_reg_9_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_adr_reg_8_s0 (
    .Q(main_basesoc_basesoc_port_adr_reg[8]),
    .D(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_basesoc_port_adr_reg_8_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_adr_reg_7_s0 (
    .Q(main_basesoc_basesoc_port_adr_reg[7]),
    .D(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_basesoc_port_adr_reg_7_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_adr_reg_6_s0 (
    .Q(main_basesoc_basesoc_port_adr_reg[6]),
    .D(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_basesoc_port_adr_reg_6_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_adr_reg_5_s0 (
    .Q(main_basesoc_basesoc_port_adr_reg[5]),
    .D(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_basesoc_port_adr_reg_5_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_adr_reg_4_s0 (
    .Q(main_basesoc_basesoc_port_adr_reg[4]),
    .D(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_basesoc_port_adr_reg_4_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_adr_reg_3_s0 (
    .Q(main_basesoc_basesoc_port_adr_reg[3]),
    .D(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_basesoc_port_adr_reg_3_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_adr_reg_2_s0 (
    .Q(main_basesoc_basesoc_port_adr_reg[2]),
    .D(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_basesoc_port_adr_reg_2_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_adr_reg_1_s0 (
    .Q(main_basesoc_basesoc_port_adr_reg[1]),
    .D(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_basesoc_port_adr_reg_1_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_adr_reg_0_s0 (
    .Q(main_basesoc_basesoc_port_adr_reg[0]),
    .D(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value0[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_basesoc_port_adr_reg_0_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_31_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[31]),
    .D(rom_dat0[31]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_31_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_30_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[30]),
    .D(rom_dat0[30]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_30_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_29_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[29]),
    .D(rom_dat0[29]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_29_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_28_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[28]),
    .D(rom_dat0[28]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_28_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_27_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[27]),
    .D(rom_dat0[27]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_27_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_26_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[26]),
    .D(rom_dat0[26]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_26_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_25_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[25]),
    .D(rom_dat0[25]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_25_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_24_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[24]),
    .D(rom_dat0[24]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_24_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_23_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[23]),
    .D(rom_dat0[23]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_23_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_22_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[22]),
    .D(rom_dat0[22]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_22_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_21_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[21]),
    .D(rom_dat0[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_21_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_20_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[20]),
    .D(rom_dat0[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_20_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_19_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[19]),
    .D(rom_dat0[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_19_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_18_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[18]),
    .D(rom_dat0[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_18_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_17_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[17]),
    .D(rom_dat0[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_17_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_16_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[16]),
    .D(rom_dat0[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_16_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_15_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[15]),
    .D(rom_dat0[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_15_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_14_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[14]),
    .D(rom_dat0[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_14_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_13_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[13]),
    .D(rom_dat0[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_13_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_12_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[12]),
    .D(rom_dat0[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_12_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_11_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[11]),
    .D(rom_dat0[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_11_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_10_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[10]),
    .D(rom_dat0[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_10_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_9_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[9]),
    .D(rom_dat0[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_9_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_8_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[8]),
    .D(rom_dat0[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_8_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_7_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[7]),
    .D(rom_dat0[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_7_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_6_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[6]),
    .D(rom_dat0[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_6_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_5_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[5]),
    .D(rom_dat0[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_5_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_4_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[4]),
    .D(rom_dat0[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_4_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_3_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[3]),
    .D(rom_dat0[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_3_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_2_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[2]),
    .D(rom_dat0[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_2_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_1_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[1]),
    .D(rom_dat0[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_1_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_port_dat_r_latched_0_s0 (
    .Q(main_basesoc_basesoc_port_dat_r_latched[0]),
    .D(rom_dat0[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_basesoc_port_dat_r_latched_0_s0.INIT=1'b0;
  DFFRE builder_basesoc_axilitesram1_state_2_s0 (
    .Q(builder_basesoc_axilitesram1_state[2]),
    .D(builder_basesoc_axilitesram1_next_state_2_15),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_axilitesram1_state_2_s0.INIT=1'b0;
  DFFRE builder_basesoc_axilitesram1_state_1_s0 (
    .Q(builder_basesoc_axilitesram1_state[1]),
    .D(builder_basesoc_axilitesram1_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_axilitesram1_state_1_s0.INIT=1'b0;
  DFFRE builder_basesoc_axilitesram1_state_0_s0 (
    .Q(builder_basesoc_axilitesram1_state[0]),
    .D(builder_basesoc_axilitesram1_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_axilitesram1_state_0_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_31_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[31]),
    .D(main_basesoc_ram_dat_r[31]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_31_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_30_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[30]),
    .D(main_basesoc_ram_dat_r[30]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_30_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_29_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[29]),
    .D(main_basesoc_ram_dat_r[29]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_29_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_28_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[28]),
    .D(main_basesoc_ram_dat_r[28]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_28_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_27_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[27]),
    .D(main_basesoc_ram_dat_r[27]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_27_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_26_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[26]),
    .D(main_basesoc_ram_dat_r[26]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_26_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_25_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[25]),
    .D(main_basesoc_ram_dat_r[25]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_25_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_24_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[24]),
    .D(main_basesoc_ram_dat_r[24]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_24_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_23_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[23]),
    .D(main_basesoc_ram_dat_r[23]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_23_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_22_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[22]),
    .D(main_basesoc_ram_dat_r[22]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_22_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_21_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[21]),
    .D(main_basesoc_ram_dat_r[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_21_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_20_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[20]),
    .D(main_basesoc_ram_dat_r[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_20_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_19_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[19]),
    .D(main_basesoc_ram_dat_r[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_19_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_18_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[18]),
    .D(main_basesoc_ram_dat_r[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_18_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_17_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[17]),
    .D(main_basesoc_ram_dat_r[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_17_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_16_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[16]),
    .D(main_basesoc_ram_dat_r[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_16_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_15_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[15]),
    .D(main_basesoc_ram_dat_r[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_15_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_14_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[14]),
    .D(main_basesoc_ram_dat_r[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_14_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_13_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[13]),
    .D(main_basesoc_ram_dat_r[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_13_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_12_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[12]),
    .D(main_basesoc_ram_dat_r[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_12_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_11_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[11]),
    .D(main_basesoc_ram_dat_r[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_11_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_10_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[10]),
    .D(main_basesoc_ram_dat_r[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_10_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_9_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[9]),
    .D(main_basesoc_ram_dat_r[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_9_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_8_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[8]),
    .D(main_basesoc_ram_dat_r[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_8_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_7_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[7]),
    .D(main_basesoc_ram_dat_r[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_7_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_6_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[6]),
    .D(main_basesoc_ram_dat_r[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_6_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_5_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[5]),
    .D(main_basesoc_ram_dat_r[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_5_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_4_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[4]),
    .D(main_basesoc_ram_dat_r[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_4_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_3_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[3]),
    .D(main_basesoc_ram_dat_r[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_3_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_2_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[2]),
    .D(main_basesoc_ram_dat_r[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_2_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_1_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[1]),
    .D(main_basesoc_ram_dat_r[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_1_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_port_dat_r_latched_0_s0 (
    .Q(main_basesoc_ram_port_dat_r_latched[0]),
    .D(main_basesoc_ram_dat_r[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_basesoc_ram_port_dat_r_latched_0_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_31_s0 (
    .Q(main_basesoc_tx_phase[31]),
    .D(n20643_8),
    .CLK(main_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_31_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_30_s0 (
    .Q(main_basesoc_tx_phase[30]),
    .D(n20644_8),
    .CLK(main_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_30_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_29_s0 (
    .Q(main_basesoc_tx_phase[29]),
    .D(n20645_8),
    .CLK(main_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_29_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_28_s0 (
    .Q(main_basesoc_tx_phase[28]),
    .D(n20646_8),
    .CLK(main_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_28_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_27_s0 (
    .Q(main_basesoc_tx_phase[27]),
    .D(n20647_8),
    .CLK(main_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_27_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_26_s0 (
    .Q(main_basesoc_tx_phase[26]),
    .D(n20648_11),
    .CLK(main_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_26_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_25_s0 (
    .Q(main_basesoc_tx_phase[25]),
    .D(n20649_8),
    .CLK(main_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_25_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_24_s0 (
    .Q(main_basesoc_tx_phase[24]),
    .D(n20650_8),
    .CLK(main_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_24_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_22_s0 (
    .Q(main_basesoc_tx_phase[22]),
    .D(n20652_8),
    .CLK(main_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_22_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_21_s0 (
    .Q(main_basesoc_tx_phase[21]),
    .D(n20653_8),
    .CLK(main_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_21_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_19_s0 (
    .Q(main_basesoc_tx_phase[19]),
    .D(n20655_8),
    .CLK(main_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_19_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_16_s0 (
    .Q(main_basesoc_tx_phase[16]),
    .D(n20658_8),
    .CLK(main_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_16_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_8_s0 (
    .Q(main_basesoc_tx_phase[8]),
    .D(n20666_8),
    .CLK(main_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_8_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_6_s0 (
    .Q(main_basesoc_tx_phase[6]),
    .D(n20668_8),
    .CLK(main_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_6_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_3_s0 (
    .Q(main_basesoc_tx_phase[3]),
    .D(n20671_8),
    .CLK(main_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_3_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_tick_s0 (
    .Q(main_basesoc_tx_tick),
    .D(n20643_10),
    .CLK(main_clkout0),
    .RESET(n24095_4),
    .CE(VCC) 
);
defparam main_basesoc_tx_tick_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_count_2_s0 (
    .Q(main_basesoc_tx_count[2]),
    .D(n7351_5),
    .CLK(main_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(main_basesoc_serial_tx_rs232phytx_next_value_ce1) 
);
defparam main_basesoc_tx_count_2_s0.INIT=1'b0;
  DFFSE serial_tx_s0 (
    .Q(serial_tx_d),
    .D(main_basesoc_serial_tx_rs232phytx_next_value1),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(main_basesoc_serial_tx_rs232phytx_next_value_ce1) 
);
  DFFRE main_basesoc_tx_data_7_s0 (
    .Q(main_basesoc_tx_data[7]),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n7356_3) 
);
defparam main_basesoc_tx_data_7_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_data_6_s0 (
    .Q(main_basesoc_tx_data[6]),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n7356_3) 
);
defparam main_basesoc_tx_data_6_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_data_5_s0 (
    .Q(main_basesoc_tx_data[5]),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n7356_3) 
);
defparam main_basesoc_tx_data_5_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_data_4_s0 (
    .Q(main_basesoc_tx_data[4]),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n7356_3) 
);
defparam main_basesoc_tx_data_4_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_data_3_s0 (
    .Q(main_basesoc_tx_data[3]),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n7356_3) 
);
defparam main_basesoc_tx_data_3_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_data_2_s0 (
    .Q(main_basesoc_tx_data[2]),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n7356_3) 
);
defparam main_basesoc_tx_data_2_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_data_1_s0 (
    .Q(main_basesoc_tx_data[1]),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n7356_3) 
);
defparam main_basesoc_tx_data_1_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_data_0_s0 (
    .Q(main_basesoc_tx_data[0]),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n7356_3) 
);
defparam main_basesoc_tx_data_0_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_rx_d_s0 (
    .Q(main_basesoc_rx_rx_d),
    .D(builder_multiregimpl0_regs1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_rx_rx_d_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_30_s0 (
    .Q(main_basesoc_rx_phase[30]),
    .D(n20721_8),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_30_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_29_s0 (
    .Q(main_basesoc_rx_phase[29]),
    .D(n20722_8),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_29_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_28_s0 (
    .Q(main_basesoc_rx_phase[28]),
    .D(n20723_8),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_28_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_27_s0 (
    .Q(main_basesoc_rx_phase[27]),
    .D(n20724_8),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_27_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_26_s0 (
    .Q(main_basesoc_rx_phase[26]),
    .D(n20725_11),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_26_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_25_s0 (
    .Q(main_basesoc_rx_phase[25]),
    .D(n20726_8),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_25_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_24_s0 (
    .Q(main_basesoc_rx_phase[24]),
    .D(n20727_8),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_24_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_23_s0 (
    .Q(main_basesoc_rx_phase[23]),
    .D(n20728_10),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_23_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_22_s0 (
    .Q(main_basesoc_rx_phase[22]),
    .D(n20729_10),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_22_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_21_s0 (
    .Q(main_basesoc_rx_phase[21]),
    .D(n20730_11),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_21_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_20_s0 (
    .Q(main_basesoc_rx_phase[20]),
    .D(n20731_10),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_20_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_19_s0 (
    .Q(main_basesoc_rx_phase[19]),
    .D(n20732_8),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_19_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_18_s0 (
    .Q(main_basesoc_rx_phase[18]),
    .D(n20733_10),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_18_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_17_s0 (
    .Q(main_basesoc_rx_phase[17]),
    .D(n20734_12),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_17_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_16_s0 (
    .Q(main_basesoc_rx_phase[16]),
    .D(n20735_8),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_16_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_15_s0 (
    .Q(main_basesoc_rx_phase[15]),
    .D(n20736_10),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_15_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_14_s0 (
    .Q(main_basesoc_rx_phase[14]),
    .D(n20737_10),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_14_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_13_s0 (
    .Q(main_basesoc_rx_phase[13]),
    .D(n20738_10),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_13_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_12_s0 (
    .Q(main_basesoc_rx_phase[12]),
    .D(n20739_10),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_12_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_11_s0 (
    .Q(main_basesoc_rx_phase[11]),
    .D(n20740_10),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_11_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_10_s0 (
    .Q(main_basesoc_rx_phase[10]),
    .D(n20741_10),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_10_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_9_s0 (
    .Q(main_basesoc_rx_phase[9]),
    .D(n20742_10),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_9_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_8_s0 (
    .Q(main_basesoc_rx_phase[8]),
    .D(n20743_8),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_8_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_7_s0 (
    .Q(main_basesoc_rx_phase[7]),
    .D(n20744_10),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_7_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_6_s0 (
    .Q(main_basesoc_rx_phase[6]),
    .D(n20745_8),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_6_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_5_s0 (
    .Q(main_basesoc_rx_phase[5]),
    .D(n20746_10),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_5_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_4_s0 (
    .Q(main_basesoc_rx_phase[4]),
    .D(n20747_10),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_4_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_3_s0 (
    .Q(main_basesoc_rx_phase[3]),
    .D(n20748_8),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_3_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_2_s0 (
    .Q(main_basesoc_rx_phase[2]),
    .D(n20749_10),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_2_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_tick_s0 (
    .Q(main_basesoc_rx_tick),
    .D(n20720_8),
    .CLK(main_clkout0),
    .RESET(n24096_4),
    .CE(VCC) 
);
defparam main_basesoc_rx_tick_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_count_2_s0 (
    .Q(main_basesoc_rx_count[2]),
    .D(n7418_5),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(main_basesoc_rx_count_rs232phyrx_next_value_ce0) 
);
defparam main_basesoc_rx_count_2_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_trigger_d_s0 (
    .Q(main_basesoc_uart_tx_trigger_d),
    .D(main_basesoc_uart_tx_fifo_syncfifo_writable),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_uart_tx_trigger_d_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_trigger_d_s0 (
    .Q(main_basesoc_uart_rx_trigger_d),
    .D(main_basesoc_uart_rx_fifo_readable),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_uart_rx_trigger_d_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_produce_3_s0 (
    .Q(main_basesoc_uart_tx_fifo_produce[3]),
    .D(n20807_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_wrport_we) 
);
defparam main_basesoc_uart_tx_fifo_produce_3_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_produce_2_s0 (
    .Q(main_basesoc_uart_tx_fifo_produce[2]),
    .D(n20808_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_wrport_we) 
);
defparam main_basesoc_uart_tx_fifo_produce_2_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_produce_1_s0 (
    .Q(main_basesoc_uart_tx_fifo_produce[1]),
    .D(n20809_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_wrport_we) 
);
defparam main_basesoc_uart_tx_fifo_produce_1_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_produce_0_s0 (
    .Q(main_basesoc_uart_tx_fifo_produce[0]),
    .D(n20810_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_wrport_we) 
);
defparam main_basesoc_uart_tx_fifo_produce_0_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_consume_3_s0 (
    .Q(main_basesoc_uart_tx_fifo_consume[3]),
    .D(n20816_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
defparam main_basesoc_uart_tx_fifo_consume_3_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_consume_2_s0 (
    .Q(main_basesoc_uart_tx_fifo_consume[2]),
    .D(n20817_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
defparam main_basesoc_uart_tx_fifo_consume_2_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_consume_1_s0 (
    .Q(main_basesoc_uart_tx_fifo_consume[1]),
    .D(n20818_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
defparam main_basesoc_uart_tx_fifo_consume_1_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_consume_0_s0 (
    .Q(main_basesoc_uart_tx_fifo_consume[0]),
    .D(n20819_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
defparam main_basesoc_uart_tx_fifo_consume_0_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_produce_3_s0 (
    .Q(main_basesoc_uart_rx_fifo_produce[3]),
    .D(n20857_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_wrport_we) 
);
defparam main_basesoc_uart_rx_fifo_produce_3_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_produce_2_s0 (
    .Q(main_basesoc_uart_rx_fifo_produce[2]),
    .D(n20858_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_wrport_we) 
);
defparam main_basesoc_uart_rx_fifo_produce_2_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_produce_1_s0 (
    .Q(main_basesoc_uart_rx_fifo_produce[1]),
    .D(n20859_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_wrport_we) 
);
defparam main_basesoc_uart_rx_fifo_produce_1_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_produce_0_s0 (
    .Q(main_basesoc_uart_rx_fifo_produce[0]),
    .D(n20860_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_wrport_we) 
);
defparam main_basesoc_uart_rx_fifo_produce_0_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_consume_3_s0 (
    .Q(main_basesoc_uart_rx_fifo_consume[3]),
    .D(n20866_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
defparam main_basesoc_uart_rx_fifo_consume_3_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_consume_2_s0 (
    .Q(main_basesoc_uart_rx_fifo_consume[2]),
    .D(n20867_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
defparam main_basesoc_uart_rx_fifo_consume_2_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_consume_1_s0 (
    .Q(main_basesoc_uart_rx_fifo_consume[1]),
    .D(n20868_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
defparam main_basesoc_uart_rx_fifo_consume_1_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_consume_0_s0 (
    .Q(main_basesoc_uart_rx_fifo_consume[0]),
    .D(n20869_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
defparam main_basesoc_uart_rx_fifo_consume_0_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_31_s0 (
    .Q(main_basesoc_timer_value[31]),
    .D(n20969_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_31_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_30_s0 (
    .Q(main_basesoc_timer_value[30]),
    .D(n20970_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_30_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_29_s0 (
    .Q(main_basesoc_timer_value[29]),
    .D(n20971_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_29_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_28_s0 (
    .Q(main_basesoc_timer_value[28]),
    .D(n20972_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_28_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_27_s0 (
    .Q(main_basesoc_timer_value[27]),
    .D(n20973_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_27_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_26_s0 (
    .Q(main_basesoc_timer_value[26]),
    .D(n20974_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_26_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_25_s0 (
    .Q(main_basesoc_timer_value[25]),
    .D(n20975_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_25_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_24_s0 (
    .Q(main_basesoc_timer_value[24]),
    .D(n20976_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_24_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_23_s0 (
    .Q(main_basesoc_timer_value[23]),
    .D(n20977_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_23_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_22_s0 (
    .Q(main_basesoc_timer_value[22]),
    .D(n20978_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_22_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_21_s0 (
    .Q(main_basesoc_timer_value[21]),
    .D(n20979_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_21_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_20_s0 (
    .Q(main_basesoc_timer_value[20]),
    .D(n20980_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_20_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_19_s0 (
    .Q(main_basesoc_timer_value[19]),
    .D(n20981_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_19_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_18_s0 (
    .Q(main_basesoc_timer_value[18]),
    .D(n20982_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_18_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_17_s0 (
    .Q(main_basesoc_timer_value[17]),
    .D(n20983_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_17_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_16_s0 (
    .Q(main_basesoc_timer_value[16]),
    .D(n20984_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_16_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_15_s0 (
    .Q(main_basesoc_timer_value[15]),
    .D(n20985_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_15_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_14_s0 (
    .Q(main_basesoc_timer_value[14]),
    .D(n20986_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_14_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_13_s0 (
    .Q(main_basesoc_timer_value[13]),
    .D(n20987_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_13_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_12_s0 (
    .Q(main_basesoc_timer_value[12]),
    .D(n20988_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_12_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_11_s0 (
    .Q(main_basesoc_timer_value[11]),
    .D(n20989_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_11_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_10_s0 (
    .Q(main_basesoc_timer_value[10]),
    .D(n20990_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_10_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_9_s0 (
    .Q(main_basesoc_timer_value[9]),
    .D(n20991_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_9_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_8_s0 (
    .Q(main_basesoc_timer_value[8]),
    .D(n20992_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_8_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_7_s0 (
    .Q(main_basesoc_timer_value[7]),
    .D(n20993_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_7_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_6_s0 (
    .Q(main_basesoc_timer_value[6]),
    .D(n20994_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_6_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_5_s0 (
    .Q(main_basesoc_timer_value[5]),
    .D(n20995_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_5_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_4_s0 (
    .Q(main_basesoc_timer_value[4]),
    .D(n20996_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_4_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_3_s0 (
    .Q(main_basesoc_timer_value[3]),
    .D(n20997_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_3_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_2_s0 (
    .Q(main_basesoc_timer_value[2]),
    .D(n20998_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_2_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_1_s0 (
    .Q(main_basesoc_timer_value[1]),
    .D(n20999_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_1_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_0_s0 (
    .Q(main_basesoc_timer_value[0]),
    .D(n21000_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_0_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_31_s0 (
    .Q(main_basesoc_timer_value_status[31]),
    .D(main_basesoc_timer_value[31]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_31_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_30_s0 (
    .Q(main_basesoc_timer_value_status[30]),
    .D(main_basesoc_timer_value[30]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_30_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_29_s0 (
    .Q(main_basesoc_timer_value_status[29]),
    .D(main_basesoc_timer_value[29]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_29_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_28_s0 (
    .Q(main_basesoc_timer_value_status[28]),
    .D(main_basesoc_timer_value[28]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_28_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_27_s0 (
    .Q(main_basesoc_timer_value_status[27]),
    .D(main_basesoc_timer_value[27]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_27_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_26_s0 (
    .Q(main_basesoc_timer_value_status[26]),
    .D(main_basesoc_timer_value[26]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_26_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_25_s0 (
    .Q(main_basesoc_timer_value_status[25]),
    .D(main_basesoc_timer_value[25]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_25_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_24_s0 (
    .Q(main_basesoc_timer_value_status[24]),
    .D(main_basesoc_timer_value[24]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_24_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_23_s0 (
    .Q(main_basesoc_timer_value_status[23]),
    .D(main_basesoc_timer_value[23]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_23_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_22_s0 (
    .Q(main_basesoc_timer_value_status[22]),
    .D(main_basesoc_timer_value[22]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_22_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_21_s0 (
    .Q(main_basesoc_timer_value_status[21]),
    .D(main_basesoc_timer_value[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_21_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_20_s0 (
    .Q(main_basesoc_timer_value_status[20]),
    .D(main_basesoc_timer_value[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_20_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_19_s0 (
    .Q(main_basesoc_timer_value_status[19]),
    .D(main_basesoc_timer_value[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_19_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_18_s0 (
    .Q(main_basesoc_timer_value_status[18]),
    .D(main_basesoc_timer_value[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_18_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_17_s0 (
    .Q(main_basesoc_timer_value_status[17]),
    .D(main_basesoc_timer_value[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_17_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_16_s0 (
    .Q(main_basesoc_timer_value_status[16]),
    .D(main_basesoc_timer_value[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_16_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_15_s0 (
    .Q(main_basesoc_timer_value_status[15]),
    .D(main_basesoc_timer_value[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_15_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_14_s0 (
    .Q(main_basesoc_timer_value_status[14]),
    .D(main_basesoc_timer_value[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_14_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_13_s0 (
    .Q(main_basesoc_timer_value_status[13]),
    .D(main_basesoc_timer_value[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_13_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_12_s0 (
    .Q(main_basesoc_timer_value_status[12]),
    .D(main_basesoc_timer_value[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_12_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_11_s0 (
    .Q(main_basesoc_timer_value_status[11]),
    .D(main_basesoc_timer_value[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_11_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_10_s0 (
    .Q(main_basesoc_timer_value_status[10]),
    .D(main_basesoc_timer_value[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_10_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_9_s0 (
    .Q(main_basesoc_timer_value_status[9]),
    .D(main_basesoc_timer_value[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_9_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_8_s0 (
    .Q(main_basesoc_timer_value_status[8]),
    .D(main_basesoc_timer_value[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_8_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_7_s0 (
    .Q(main_basesoc_timer_value_status[7]),
    .D(main_basesoc_timer_value[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_7_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_6_s0 (
    .Q(main_basesoc_timer_value_status[6]),
    .D(main_basesoc_timer_value[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_6_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_5_s0 (
    .Q(main_basesoc_timer_value_status[5]),
    .D(main_basesoc_timer_value[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_5_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_4_s0 (
    .Q(main_basesoc_timer_value_status[4]),
    .D(main_basesoc_timer_value[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_4_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_3_s0 (
    .Q(main_basesoc_timer_value_status[3]),
    .D(main_basesoc_timer_value[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_3_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_2_s0 (
    .Q(main_basesoc_timer_value_status[2]),
    .D(main_basesoc_timer_value[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_2_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_1_s0 (
    .Q(main_basesoc_timer_value_status[1]),
    .D(main_basesoc_timer_value[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_1_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_0_s0 (
    .Q(main_basesoc_timer_value_status[0]),
    .D(main_basesoc_timer_value[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_0_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_zero_trigger_d_s0 (
    .Q(main_basesoc_timer_zero_trigger_d),
    .D(main_basesoc_timer_zero_trigger),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_zero_trigger_d_s0.INIT=1'b0;
  DFFRE main_leds_chaser_5_s0 (
    .Q(main_leds_chaser[5]),
    .D(main_leds_chaser[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_leds_done) 
);
defparam main_leds_chaser_5_s0.INIT=1'b0;
  DFFRE main_leds_chaser_4_s0 (
    .Q(main_leds_chaser[4]),
    .D(main_leds_chaser[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_leds_done) 
);
defparam main_leds_chaser_4_s0.INIT=1'b0;
  DFFRE main_leds_chaser_3_s0 (
    .Q(main_leds_chaser[3]),
    .D(main_leds_chaser[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_leds_done) 
);
defparam main_leds_chaser_3_s0.INIT=1'b0;
  DFFRE main_leds_chaser_2_s0 (
    .Q(main_leds_chaser[2]),
    .D(main_leds_chaser[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_leds_done) 
);
defparam main_leds_chaser_2_s0.INIT=1'b0;
  DFFRE main_leds_chaser_1_s0 (
    .Q(main_leds_chaser[1]),
    .D(main_leds_chaser[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_leds_done) 
);
defparam main_leds_chaser_1_s0.INIT=1'b0;
  DFFRE main_leds_chaser_0_s0 (
    .Q(main_leds_chaser[0]),
    .D(n21043_5),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_leds_done) 
);
defparam main_leds_chaser_0_s0.INIT=1'b0;
  DFFRE main_leds_mode_s0 (
    .Q(main_leds_mode),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_leds_re) 
);
defparam main_leds_mode_s0.INIT=1'b0;
  DFFSE main_leds_count_21_s0 (
    .Q(main_leds_count[21]),
    .D(n21047_2),
    .CLK(main_clkout0),
    .SET(n24297_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_21_s0.INIT=1'b1;
  DFFSE main_leds_count_20_s0 (
    .Q(main_leds_count[20]),
    .D(n21048_2),
    .CLK(main_clkout0),
    .SET(n24297_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_20_s0.INIT=1'b1;
  DFFSE main_leds_count_19_s0 (
    .Q(main_leds_count[19]),
    .D(n21049_2),
    .CLK(main_clkout0),
    .SET(n24297_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_19_s0.INIT=1'b1;
  DFFSE main_leds_count_18_s0 (
    .Q(main_leds_count[18]),
    .D(n21050_2),
    .CLK(main_clkout0),
    .SET(n24297_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_18_s0.INIT=1'b1;
  DFFSE main_leds_count_17_s0 (
    .Q(main_leds_count[17]),
    .D(n21051_2),
    .CLK(main_clkout0),
    .SET(n24297_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_17_s0.INIT=1'b1;
  DFFSE main_leds_count_16_s0 (
    .Q(main_leds_count[16]),
    .D(n21052_2),
    .CLK(main_clkout0),
    .SET(n24297_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_16_s0.INIT=1'b1;
  DFFSE main_leds_count_15_s0 (
    .Q(main_leds_count[15]),
    .D(n21053_2),
    .CLK(main_clkout0),
    .SET(n24297_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_15_s0.INIT=1'b1;
  DFFRE main_leds_count_14_s0 (
    .Q(main_leds_count[14]),
    .D(n21054_2),
    .CLK(main_clkout0),
    .RESET(n24297_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_14_s0.INIT=1'b0;
  DFFRE main_leds_count_13_s0 (
    .Q(main_leds_count[13]),
    .D(n21055_2),
    .CLK(main_clkout0),
    .RESET(n24297_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_13_s0.INIT=1'b0;
  DFFSE main_leds_count_12_s0 (
    .Q(main_leds_count[12]),
    .D(n21056_2),
    .CLK(main_clkout0),
    .SET(n24297_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_12_s0.INIT=1'b1;
  DFFRE main_leds_count_11_s0 (
    .Q(main_leds_count[11]),
    .D(n21057_2),
    .CLK(main_clkout0),
    .RESET(n24297_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_11_s0.INIT=1'b0;
  DFFSE main_leds_count_10_s0 (
    .Q(main_leds_count[10]),
    .D(n21058_2),
    .CLK(main_clkout0),
    .SET(n24297_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_10_s0.INIT=1'b1;
  DFFRE main_leds_count_9_s0 (
    .Q(main_leds_count[9]),
    .D(n21059_2),
    .CLK(main_clkout0),
    .RESET(n24297_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_9_s0.INIT=1'b0;
  DFFRE main_leds_count_8_s0 (
    .Q(main_leds_count[8]),
    .D(n21060_2),
    .CLK(main_clkout0),
    .RESET(n24297_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_8_s0.INIT=1'b0;
  DFFRE main_leds_count_7_s0 (
    .Q(main_leds_count[7]),
    .D(n21061_2),
    .CLK(main_clkout0),
    .RESET(n24297_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_7_s0.INIT=1'b0;
  DFFRE main_leds_count_6_s0 (
    .Q(main_leds_count[6]),
    .D(n21062_2),
    .CLK(main_clkout0),
    .RESET(n24297_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_6_s0.INIT=1'b0;
  DFFRE main_leds_count_5_s0 (
    .Q(main_leds_count[5]),
    .D(n21063_2),
    .CLK(main_clkout0),
    .RESET(n24297_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_5_s0.INIT=1'b0;
  DFFRE main_leds_count_4_s0 (
    .Q(main_leds_count[4]),
    .D(n21064_2),
    .CLK(main_clkout0),
    .RESET(n24297_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_4_s0.INIT=1'b0;
  DFFSE main_leds_count_3_s0 (
    .Q(main_leds_count[3]),
    .D(n21065_2),
    .CLK(main_clkout0),
    .SET(n24297_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_3_s0.INIT=1'b1;
  DFFRE main_leds_count_2_s0 (
    .Q(main_leds_count[2]),
    .D(n21066_2),
    .CLK(main_clkout0),
    .RESET(n24297_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_2_s0.INIT=1'b0;
  DFFSE main_leds_count_1_s0 (
    .Q(main_leds_count[1]),
    .D(n21067_2),
    .CLK(main_clkout0),
    .SET(n24297_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_1_s0.INIT=1'b1;
  DFFRE main_phase_sys_s0 (
    .Q(main_phase_sys),
    .D(main_phase_sys2x),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_phase_sys_s0.INIT=1'b0;
  DFFSE main_sdram_timer_count1_8_s0 (
    .Q(main_sdram_timer_count1[8]),
    .D(n21148_2),
    .CLK(main_clkout0),
    .SET(n24429_4),
    .CE(VCC) 
);
defparam main_sdram_timer_count1_8_s0.INIT=1'b1;
  DFFSE main_sdram_timer_count1_7_s0 (
    .Q(main_sdram_timer_count1[7]),
    .D(n21149_2),
    .CLK(main_clkout0),
    .SET(n24429_4),
    .CE(VCC) 
);
defparam main_sdram_timer_count1_7_s0.INIT=1'b1;
  DFFRE main_sdram_timer_count1_6_s0 (
    .Q(main_sdram_timer_count1[6]),
    .D(n21150_2),
    .CLK(main_clkout0),
    .RESET(n24429_4),
    .CE(VCC) 
);
defparam main_sdram_timer_count1_6_s0.INIT=1'b0;
  DFFRE main_sdram_timer_count1_5_s0 (
    .Q(main_sdram_timer_count1[5]),
    .D(n21151_2),
    .CLK(main_clkout0),
    .RESET(n24429_4),
    .CE(VCC) 
);
defparam main_sdram_timer_count1_5_s0.INIT=1'b0;
  DFFRE main_sdram_timer_count1_4_s0 (
    .Q(main_sdram_timer_count1[4]),
    .D(n21152_2),
    .CLK(main_clkout0),
    .RESET(n24429_4),
    .CE(VCC) 
);
defparam main_sdram_timer_count1_4_s0.INIT=1'b0;
  DFFRE main_sdram_timer_count1_3_s0 (
    .Q(main_sdram_timer_count1[3]),
    .D(n21153_2),
    .CLK(main_clkout0),
    .RESET(n24429_4),
    .CE(VCC) 
);
defparam main_sdram_timer_count1_3_s0.INIT=1'b0;
  DFFSE main_sdram_timer_count1_2_s0 (
    .Q(main_sdram_timer_count1[2]),
    .D(n21154_2),
    .CLK(main_clkout0),
    .SET(n24429_4),
    .CE(VCC) 
);
defparam main_sdram_timer_count1_2_s0.INIT=1'b1;
  DFFSE main_sdram_timer_count1_1_s0 (
    .Q(main_sdram_timer_count1[1]),
    .D(n21155_2),
    .CLK(main_clkout0),
    .SET(n24429_4),
    .CE(VCC) 
);
defparam main_sdram_timer_count1_1_s0.INIT=1'b1;
  DFFRE main_sdram_timer_count1_0_s0 (
    .Q(main_sdram_timer_count1[0]),
    .D(n21156_7),
    .CLK(main_clkout0),
    .RESET(n24429_4),
    .CE(VCC) 
);
defparam main_sdram_timer_count1_0_s0.INIT=1'b0;
  DFFRE main_sdram_postponer_req_o_s0 (
    .Q(main_sdram_postponer_req_o),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n24438_5),
    .CE(VCC) 
);
defparam main_sdram_postponer_req_o_s0.INIT=1'b0;
  DFFRE main_sdram_cmd_payload_a_10_s0 (
    .Q(main_sdram_cmd_payload_a[10]),
    .D(n21185_7),
    .CLK(main_clkout0),
    .RESET(n34326_5),
    .CE(VCC) 
);
defparam main_sdram_cmd_payload_a_10_s0.INIT=1'b0;
  DFFRE main_sdram_cmd_payload_cas_s0 (
    .Q(main_sdram_cmd_payload_cas),
    .D(n21184_4),
    .CLK(main_clkout0),
    .RESET(n34326_5),
    .CE(VCC) 
);
defparam main_sdram_cmd_payload_cas_s0.INIT=1'b0;
  DFFRE main_sdram_cmd_payload_we_s0 (
    .Q(main_sdram_cmd_payload_we),
    .D(n21179_3),
    .CLK(main_clkout0),
    .RESET(n34329_3),
    .CE(VCC) 
);
defparam main_sdram_cmd_payload_we_s0.INIT=1'b0;
  DFFRE main_sdram_sequencer_done1_s0 (
    .Q(main_sdram_sequencer_done1),
    .D(n21191_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_sequencer_done1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_opened_s0 (
    .Q(main_sdram_bankmachine0_row_opened),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n34354_3),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_opened_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_12_s0 (
    .Q(main_sdram_bankmachine0_row[12]),
    .D(main_sdram_bankmachine0_pipe_valid_source_payload_addr[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_12_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_11_s0 (
    .Q(main_sdram_bankmachine0_row[11]),
    .D(main_sdram_bankmachine0_pipe_valid_source_payload_addr[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_11_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_10_s0 (
    .Q(main_sdram_bankmachine0_row[10]),
    .D(main_sdram_bankmachine0_pipe_valid_source_payload_addr[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_10_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_9_s0 (
    .Q(main_sdram_bankmachine0_row[9]),
    .D(main_sdram_bankmachine0_pipe_valid_source_payload_addr[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_9_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_8_s0 (
    .Q(main_sdram_bankmachine0_row[8]),
    .D(main_sdram_bankmachine0_pipe_valid_source_payload_addr[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_8_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_7_s0 (
    .Q(main_sdram_bankmachine0_row[7]),
    .D(main_sdram_bankmachine0_pipe_valid_source_payload_addr[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_7_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_6_s0 (
    .Q(main_sdram_bankmachine0_row[6]),
    .D(main_sdram_bankmachine0_pipe_valid_source_payload_addr[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_6_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_5_s0 (
    .Q(main_sdram_bankmachine0_row[5]),
    .D(main_sdram_bankmachine0_pipe_valid_source_payload_addr[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_5_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_4_s0 (
    .Q(main_sdram_bankmachine0_row[4]),
    .D(main_sdram_bankmachine0_pipe_valid_source_payload_addr[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_4_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_3_s0 (
    .Q(main_sdram_bankmachine0_row[3]),
    .D(main_sdram_bankmachine0_pipe_valid_source_payload_addr[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_3_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_2_s0 (
    .Q(main_sdram_bankmachine0_row[2]),
    .D(main_sdram_bankmachine0_pipe_valid_source_payload_addr[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_1_s0 (
    .Q(main_sdram_bankmachine0_row[1]),
    .D(main_sdram_bankmachine0_pipe_valid_source_payload_addr[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_0_s0 (
    .Q(main_sdram_bankmachine0_row[0]),
    .D(main_sdram_bankmachine0_pipe_valid_source_payload_addr[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_0_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_produce_2_s0 (
    .Q(main_sdram_bankmachine0_produce[2]),
    .D(n21244_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_wrport_we) 
);
defparam main_sdram_bankmachine0_produce_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_produce_1_s0 (
    .Q(main_sdram_bankmachine0_produce[1]),
    .D(n21245_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_wrport_we) 
);
defparam main_sdram_bankmachine0_produce_1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_consume_2_s0 (
    .Q(main_sdram_bankmachine0_consume[2]),
    .D(n21251_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_do_read) 
);
defparam main_sdram_bankmachine0_consume_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_valid_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_valid),
    .D(main_sdram_bankmachine0_syncfifo0_readable),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_we_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_we),
    .D(main_sdram_bankmachine0_rdport_dat_r[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_we_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_20_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[20]),
    .D(main_sdram_bankmachine0_rdport_dat_r[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_20_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_19_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[19]),
    .D(main_sdram_bankmachine0_rdport_dat_r[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_19_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_18_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[18]),
    .D(main_sdram_bankmachine0_rdport_dat_r[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_18_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_17_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[17]),
    .D(main_sdram_bankmachine0_rdport_dat_r[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_17_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_16_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[16]),
    .D(main_sdram_bankmachine0_rdport_dat_r[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_16_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_15_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[15]),
    .D(main_sdram_bankmachine0_rdport_dat_r[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_14_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[14]),
    .D(main_sdram_bankmachine0_rdport_dat_r[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_13_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[13]),
    .D(main_sdram_bankmachine0_rdport_dat_r[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_12_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[12]),
    .D(main_sdram_bankmachine0_rdport_dat_r[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_11_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[11]),
    .D(main_sdram_bankmachine0_rdport_dat_r[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_10_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[10]),
    .D(main_sdram_bankmachine0_rdport_dat_r[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_9_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[9]),
    .D(main_sdram_bankmachine0_rdport_dat_r[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_8_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[8]),
    .D(main_sdram_bankmachine0_rdport_dat_r[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_7_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[7]),
    .D(main_sdram_bankmachine0_rdport_dat_r[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_6_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[6]),
    .D(main_sdram_bankmachine0_rdport_dat_r[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_5_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[5]),
    .D(main_sdram_bankmachine0_rdport_dat_r[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_4_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[4]),
    .D(main_sdram_bankmachine0_rdport_dat_r[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_3_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[3]),
    .D(main_sdram_bankmachine0_rdport_dat_r[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_2_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[2]),
    .D(main_sdram_bankmachine0_rdport_dat_r[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_1_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[1]),
    .D(main_sdram_bankmachine0_rdport_dat_r[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_0_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[0]),
    .D(main_sdram_bankmachine0_rdport_dat_r[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_0_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_twtpcon_ready_s0 (
    .Q(main_sdram_bankmachine0_twtpcon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n34355_8),
    .CE(n34101_3) 
);
defparam main_sdram_bankmachine0_twtpcon_ready_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_trccon_ready_s0 (
    .Q(main_sdram_bankmachine0_trccon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n34356_6),
    .CE(n34102_3) 
);
defparam main_sdram_bankmachine0_trccon_ready_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_trascon_ready_s0 (
    .Q(main_sdram_bankmachine0_trascon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n34356_6),
    .CE(n34103_3) 
);
defparam main_sdram_bankmachine0_trascon_ready_s0.INIT=1'b0;
  DFFRE builder_basesoc_bankmachine0_state_2_s0 (
    .Q(builder_basesoc_bankmachine0_state[2]),
    .D(builder_basesoc_bankmachine0_next_state[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_bankmachine0_state_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_opened_s0 (
    .Q(main_sdram_bankmachine1_row_opened),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n34359_3),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_opened_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_12_s0 (
    .Q(main_sdram_bankmachine1_row[12]),
    .D(main_sdram_bankmachine1_pipe_valid_source_payload_addr[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_12_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_11_s0 (
    .Q(main_sdram_bankmachine1_row[11]),
    .D(main_sdram_bankmachine1_pipe_valid_source_payload_addr[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_11_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_10_s0 (
    .Q(main_sdram_bankmachine1_row[10]),
    .D(main_sdram_bankmachine1_pipe_valid_source_payload_addr[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_10_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_9_s0 (
    .Q(main_sdram_bankmachine1_row[9]),
    .D(main_sdram_bankmachine1_pipe_valid_source_payload_addr[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_9_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_8_s0 (
    .Q(main_sdram_bankmachine1_row[8]),
    .D(main_sdram_bankmachine1_pipe_valid_source_payload_addr[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_8_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_7_s0 (
    .Q(main_sdram_bankmachine1_row[7]),
    .D(main_sdram_bankmachine1_pipe_valid_source_payload_addr[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_7_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_6_s0 (
    .Q(main_sdram_bankmachine1_row[6]),
    .D(main_sdram_bankmachine1_pipe_valid_source_payload_addr[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_6_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_5_s0 (
    .Q(main_sdram_bankmachine1_row[5]),
    .D(main_sdram_bankmachine1_pipe_valid_source_payload_addr[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_5_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_4_s0 (
    .Q(main_sdram_bankmachine1_row[4]),
    .D(main_sdram_bankmachine1_pipe_valid_source_payload_addr[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_4_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_3_s0 (
    .Q(main_sdram_bankmachine1_row[3]),
    .D(main_sdram_bankmachine1_pipe_valid_source_payload_addr[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_3_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_2_s0 (
    .Q(main_sdram_bankmachine1_row[2]),
    .D(main_sdram_bankmachine1_pipe_valid_source_payload_addr[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_1_s0 (
    .Q(main_sdram_bankmachine1_row[1]),
    .D(main_sdram_bankmachine1_pipe_valid_source_payload_addr[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_0_s0 (
    .Q(main_sdram_bankmachine1_row[0]),
    .D(main_sdram_bankmachine1_pipe_valid_source_payload_addr[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_0_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_produce_2_s0 (
    .Q(main_sdram_bankmachine1_produce[2]),
    .D(n21377_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_wrport_we) 
);
defparam main_sdram_bankmachine1_produce_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_produce_1_s0 (
    .Q(main_sdram_bankmachine1_produce[1]),
    .D(n21378_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_wrport_we) 
);
defparam main_sdram_bankmachine1_produce_1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_consume_2_s0 (
    .Q(main_sdram_bankmachine1_consume[2]),
    .D(n21384_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_do_read) 
);
defparam main_sdram_bankmachine1_consume_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_valid_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_valid),
    .D(main_sdram_bankmachine1_syncfifo1_readable),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_we_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_we),
    .D(main_sdram_bankmachine1_rdport_dat_r[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_we_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_20_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[20]),
    .D(main_sdram_bankmachine1_rdport_dat_r[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_20_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_19_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[19]),
    .D(main_sdram_bankmachine1_rdport_dat_r[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_19_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_18_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[18]),
    .D(main_sdram_bankmachine1_rdport_dat_r[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_18_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_17_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[17]),
    .D(main_sdram_bankmachine1_rdport_dat_r[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_17_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_16_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[16]),
    .D(main_sdram_bankmachine1_rdport_dat_r[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_16_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_15_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[15]),
    .D(main_sdram_bankmachine1_rdport_dat_r[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_14_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[14]),
    .D(main_sdram_bankmachine1_rdport_dat_r[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_13_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[13]),
    .D(main_sdram_bankmachine1_rdport_dat_r[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_12_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[12]),
    .D(main_sdram_bankmachine1_rdport_dat_r[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_11_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[11]),
    .D(main_sdram_bankmachine1_rdport_dat_r[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_10_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[10]),
    .D(main_sdram_bankmachine1_rdport_dat_r[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_9_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[9]),
    .D(main_sdram_bankmachine1_rdport_dat_r[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_8_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[8]),
    .D(main_sdram_bankmachine1_rdport_dat_r[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_7_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[7]),
    .D(main_sdram_bankmachine1_rdport_dat_r[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_6_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[6]),
    .D(main_sdram_bankmachine1_rdport_dat_r[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_5_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[5]),
    .D(main_sdram_bankmachine1_rdport_dat_r[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_4_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[4]),
    .D(main_sdram_bankmachine1_rdport_dat_r[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_3_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[3]),
    .D(main_sdram_bankmachine1_rdport_dat_r[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_2_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[2]),
    .D(main_sdram_bankmachine1_rdport_dat_r[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_1_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[1]),
    .D(main_sdram_bankmachine1_rdport_dat_r[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_0_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[0]),
    .D(main_sdram_bankmachine1_rdport_dat_r[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_0_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_twtpcon_ready_s0 (
    .Q(main_sdram_bankmachine1_twtpcon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n34360_3),
    .CE(n34130_3) 
);
defparam main_sdram_bankmachine1_twtpcon_ready_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_trccon_ready_s0 (
    .Q(main_sdram_bankmachine1_trccon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n34361_6),
    .CE(n34131_3) 
);
defparam main_sdram_bankmachine1_trccon_ready_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_trascon_ready_s0 (
    .Q(main_sdram_bankmachine1_trascon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n34361_6),
    .CE(n34132_3) 
);
defparam main_sdram_bankmachine1_trascon_ready_s0.INIT=1'b0;
  DFFRE builder_basesoc_bankmachine1_state_2_s0 (
    .Q(builder_basesoc_bankmachine1_state[2]),
    .D(builder_basesoc_bankmachine1_next_state[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_bankmachine1_state_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_opened_s0 (
    .Q(main_sdram_bankmachine2_row_opened),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n34364_3),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_opened_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_12_s0 (
    .Q(main_sdram_bankmachine2_row[12]),
    .D(main_sdram_bankmachine2_pipe_valid_source_payload_addr[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_12_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_11_s0 (
    .Q(main_sdram_bankmachine2_row[11]),
    .D(main_sdram_bankmachine2_pipe_valid_source_payload_addr[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_11_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_10_s0 (
    .Q(main_sdram_bankmachine2_row[10]),
    .D(main_sdram_bankmachine2_pipe_valid_source_payload_addr[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_10_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_9_s0 (
    .Q(main_sdram_bankmachine2_row[9]),
    .D(main_sdram_bankmachine2_pipe_valid_source_payload_addr[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_9_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_8_s0 (
    .Q(main_sdram_bankmachine2_row[8]),
    .D(main_sdram_bankmachine2_pipe_valid_source_payload_addr[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_8_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_7_s0 (
    .Q(main_sdram_bankmachine2_row[7]),
    .D(main_sdram_bankmachine2_pipe_valid_source_payload_addr[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_7_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_6_s0 (
    .Q(main_sdram_bankmachine2_row[6]),
    .D(main_sdram_bankmachine2_pipe_valid_source_payload_addr[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_6_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_5_s0 (
    .Q(main_sdram_bankmachine2_row[5]),
    .D(main_sdram_bankmachine2_pipe_valid_source_payload_addr[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_5_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_4_s0 (
    .Q(main_sdram_bankmachine2_row[4]),
    .D(main_sdram_bankmachine2_pipe_valid_source_payload_addr[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_4_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_3_s0 (
    .Q(main_sdram_bankmachine2_row[3]),
    .D(main_sdram_bankmachine2_pipe_valid_source_payload_addr[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_3_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_2_s0 (
    .Q(main_sdram_bankmachine2_row[2]),
    .D(main_sdram_bankmachine2_pipe_valid_source_payload_addr[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_1_s0 (
    .Q(main_sdram_bankmachine2_row[1]),
    .D(main_sdram_bankmachine2_pipe_valid_source_payload_addr[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_0_s0 (
    .Q(main_sdram_bankmachine2_row[0]),
    .D(main_sdram_bankmachine2_pipe_valid_source_payload_addr[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_0_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_produce_2_s0 (
    .Q(main_sdram_bankmachine2_produce[2]),
    .D(n21510_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_wrport_we) 
);
defparam main_sdram_bankmachine2_produce_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_produce_1_s0 (
    .Q(main_sdram_bankmachine2_produce[1]),
    .D(n21511_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_wrport_we) 
);
defparam main_sdram_bankmachine2_produce_1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_produce_0_s0 (
    .Q(main_sdram_bankmachine2_produce[0]),
    .D(n21512_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_wrport_we) 
);
defparam main_sdram_bankmachine2_produce_0_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_consume_2_s0 (
    .Q(main_sdram_bankmachine2_consume[2]),
    .D(n21517_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_do_read) 
);
defparam main_sdram_bankmachine2_consume_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_valid_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_valid),
    .D(main_sdram_bankmachine2_syncfifo2_readable),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_we_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_we),
    .D(main_sdram_bankmachine2_rdport_dat_r[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_we_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_20_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[20]),
    .D(main_sdram_bankmachine2_rdport_dat_r[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_20_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_19_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[19]),
    .D(main_sdram_bankmachine2_rdport_dat_r[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_19_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_18_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[18]),
    .D(main_sdram_bankmachine2_rdport_dat_r[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_18_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_17_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[17]),
    .D(main_sdram_bankmachine2_rdport_dat_r[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_17_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_16_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[16]),
    .D(main_sdram_bankmachine2_rdport_dat_r[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_16_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_15_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[15]),
    .D(main_sdram_bankmachine2_rdport_dat_r[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_14_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[14]),
    .D(main_sdram_bankmachine2_rdport_dat_r[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_13_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[13]),
    .D(main_sdram_bankmachine2_rdport_dat_r[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_12_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[12]),
    .D(main_sdram_bankmachine2_rdport_dat_r[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_11_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[11]),
    .D(main_sdram_bankmachine2_rdport_dat_r[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_10_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[10]),
    .D(main_sdram_bankmachine2_rdport_dat_r[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_9_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[9]),
    .D(main_sdram_bankmachine2_rdport_dat_r[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_8_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[8]),
    .D(main_sdram_bankmachine2_rdport_dat_r[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_7_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[7]),
    .D(main_sdram_bankmachine2_rdport_dat_r[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_6_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[6]),
    .D(main_sdram_bankmachine2_rdport_dat_r[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_5_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[5]),
    .D(main_sdram_bankmachine2_rdport_dat_r[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_4_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[4]),
    .D(main_sdram_bankmachine2_rdport_dat_r[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_3_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[3]),
    .D(main_sdram_bankmachine2_rdport_dat_r[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_2_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[2]),
    .D(main_sdram_bankmachine2_rdport_dat_r[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_1_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[1]),
    .D(main_sdram_bankmachine2_rdport_dat_r[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_0_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[0]),
    .D(main_sdram_bankmachine2_rdport_dat_r[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_0_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_twtpcon_ready_s0 (
    .Q(main_sdram_bankmachine2_twtpcon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n34365_8),
    .CE(n34159_3) 
);
defparam main_sdram_bankmachine2_twtpcon_ready_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_trccon_ready_s0 (
    .Q(main_sdram_bankmachine2_trccon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n34366_6),
    .CE(n34160_3) 
);
defparam main_sdram_bankmachine2_trccon_ready_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_trascon_ready_s0 (
    .Q(main_sdram_bankmachine2_trascon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n34366_6),
    .CE(n34161_3) 
);
defparam main_sdram_bankmachine2_trascon_ready_s0.INIT=1'b0;
  DFFRE builder_basesoc_bankmachine2_state_2_s0 (
    .Q(builder_basesoc_bankmachine2_state[2]),
    .D(builder_basesoc_bankmachine2_next_state[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_bankmachine2_state_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_opened_s0 (
    .Q(main_sdram_bankmachine3_row_opened),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n34369_3),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_opened_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_12_s0 (
    .Q(main_sdram_bankmachine3_row[12]),
    .D(main_sdram_bankmachine3_pipe_valid_source_payload_addr[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_12_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_11_s0 (
    .Q(main_sdram_bankmachine3_row[11]),
    .D(main_sdram_bankmachine3_pipe_valid_source_payload_addr[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_11_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_10_s0 (
    .Q(main_sdram_bankmachine3_row[10]),
    .D(main_sdram_bankmachine3_pipe_valid_source_payload_addr[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_10_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_9_s0 (
    .Q(main_sdram_bankmachine3_row[9]),
    .D(main_sdram_bankmachine3_pipe_valid_source_payload_addr[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_9_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_8_s0 (
    .Q(main_sdram_bankmachine3_row[8]),
    .D(main_sdram_bankmachine3_pipe_valid_source_payload_addr[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_8_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_7_s0 (
    .Q(main_sdram_bankmachine3_row[7]),
    .D(main_sdram_bankmachine3_pipe_valid_source_payload_addr[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_7_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_6_s0 (
    .Q(main_sdram_bankmachine3_row[6]),
    .D(main_sdram_bankmachine3_pipe_valid_source_payload_addr[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_6_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_5_s0 (
    .Q(main_sdram_bankmachine3_row[5]),
    .D(main_sdram_bankmachine3_pipe_valid_source_payload_addr[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_5_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_4_s0 (
    .Q(main_sdram_bankmachine3_row[4]),
    .D(main_sdram_bankmachine3_pipe_valid_source_payload_addr[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_4_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_3_s0 (
    .Q(main_sdram_bankmachine3_row[3]),
    .D(main_sdram_bankmachine3_pipe_valid_source_payload_addr[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_3_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_2_s0 (
    .Q(main_sdram_bankmachine3_row[2]),
    .D(main_sdram_bankmachine3_pipe_valid_source_payload_addr[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_1_s0 (
    .Q(main_sdram_bankmachine3_row[1]),
    .D(main_sdram_bankmachine3_pipe_valid_source_payload_addr[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_0_s0 (
    .Q(main_sdram_bankmachine3_row[0]),
    .D(main_sdram_bankmachine3_pipe_valid_source_payload_addr[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_0_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_produce_2_s0 (
    .Q(main_sdram_bankmachine3_produce[2]),
    .D(n21643_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_wrport_we) 
);
defparam main_sdram_bankmachine3_produce_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_produce_1_s0 (
    .Q(main_sdram_bankmachine3_produce[1]),
    .D(n21644_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_wrport_we) 
);
defparam main_sdram_bankmachine3_produce_1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_consume_2_s0 (
    .Q(main_sdram_bankmachine3_consume[2]),
    .D(n21650_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_do_read) 
);
defparam main_sdram_bankmachine3_consume_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_valid_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_valid),
    .D(main_sdram_bankmachine3_syncfifo3_readable),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_we_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_we),
    .D(main_sdram_bankmachine3_rdport_dat_r[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_we_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_20_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[20]),
    .D(main_sdram_bankmachine3_rdport_dat_r[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_20_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_19_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[19]),
    .D(main_sdram_bankmachine3_rdport_dat_r[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_19_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_18_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[18]),
    .D(main_sdram_bankmachine3_rdport_dat_r[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_18_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_17_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[17]),
    .D(main_sdram_bankmachine3_rdport_dat_r[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_17_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_16_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[16]),
    .D(main_sdram_bankmachine3_rdport_dat_r[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_16_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_15_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[15]),
    .D(main_sdram_bankmachine3_rdport_dat_r[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_14_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[14]),
    .D(main_sdram_bankmachine3_rdport_dat_r[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_13_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[13]),
    .D(main_sdram_bankmachine3_rdport_dat_r[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_12_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[12]),
    .D(main_sdram_bankmachine3_rdport_dat_r[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_11_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[11]),
    .D(main_sdram_bankmachine3_rdport_dat_r[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_10_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[10]),
    .D(main_sdram_bankmachine3_rdport_dat_r[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_9_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[9]),
    .D(main_sdram_bankmachine3_rdport_dat_r[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_8_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[8]),
    .D(main_sdram_bankmachine3_rdport_dat_r[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_7_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[7]),
    .D(main_sdram_bankmachine3_rdport_dat_r[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_6_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[6]),
    .D(main_sdram_bankmachine3_rdport_dat_r[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_5_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[5]),
    .D(main_sdram_bankmachine3_rdport_dat_r[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_4_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[4]),
    .D(main_sdram_bankmachine3_rdport_dat_r[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_3_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[3]),
    .D(main_sdram_bankmachine3_rdport_dat_r[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_2_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[2]),
    .D(main_sdram_bankmachine3_rdport_dat_r[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_1_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[1]),
    .D(main_sdram_bankmachine3_rdport_dat_r[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_0_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[0]),
    .D(main_sdram_bankmachine3_rdport_dat_r[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_0_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_twtpcon_ready_s0 (
    .Q(main_sdram_bankmachine3_twtpcon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n34370_5),
    .CE(n34188_3) 
);
defparam main_sdram_bankmachine3_twtpcon_ready_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_trccon_ready_s0 (
    .Q(main_sdram_bankmachine3_trccon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n34371_6),
    .CE(n34189_3) 
);
defparam main_sdram_bankmachine3_trccon_ready_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_trascon_ready_s0 (
    .Q(main_sdram_bankmachine3_trascon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n34371_6),
    .CE(n34190_3) 
);
defparam main_sdram_bankmachine3_trascon_ready_s0.INIT=1'b0;
  DFFRE builder_basesoc_bankmachine3_state_2_s0 (
    .Q(builder_basesoc_bankmachine3_state[2]),
    .D(builder_basesoc_bankmachine3_next_state[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_bankmachine3_state_2_s0.INIT=1'b0;
  DFFRE main_sdram_choose_cmd_grant_1_s0 (
    .Q(main_sdram_choose_cmd_grant[1]),
    .D(n21803_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_choose_cmd_ce) 
);
defparam main_sdram_choose_cmd_grant_1_s0.INIT=1'b0;
  DFFRE main_sdram_choose_cmd_grant_0_s0 (
    .Q(main_sdram_choose_cmd_grant[0]),
    .D(n21804_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_choose_cmd_ce) 
);
defparam main_sdram_choose_cmd_grant_0_s0.INIT=1'b0;
  DFFRE main_sdram_choose_req_grant_1_s0 (
    .Q(main_sdram_choose_req_grant[1]),
    .D(n21831_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_choose_req_ce) 
);
defparam main_sdram_choose_req_grant_1_s0.INIT=1'b0;
  DFFRE main_sdram_choose_req_grant_0_s0 (
    .Q(main_sdram_choose_req_grant[0]),
    .D(n21832_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_choose_req_ce) 
);
defparam main_sdram_choose_req_grant_0_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_bank_1_s0 (
    .Q(main_sdram_dfi_p0_bank[1]),
    .D(builder_sync_rhs_self0_1_11),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_bank_1_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_bank_0_s0 (
    .Q(main_sdram_dfi_p0_bank[0]),
    .D(builder_sync_rhs_self0_0_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_bank_0_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_address_12_s0 (
    .Q(main_sdram_dfi_p0_address[12]),
    .D(builder_sync_rhs_self1_12_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_address_12_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_address_11_s0 (
    .Q(main_sdram_dfi_p0_address[11]),
    .D(builder_sync_rhs_self1_11_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_address_11_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_address_10_s0 (
    .Q(main_sdram_dfi_p0_address[10]),
    .D(builder_sync_rhs_self1[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_address_10_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_address_9_s0 (
    .Q(main_sdram_dfi_p0_address[9]),
    .D(builder_sync_rhs_self1_9_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_address_9_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_address_8_s0 (
    .Q(main_sdram_dfi_p0_address[8]),
    .D(builder_sync_rhs_self1_8_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_address_8_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_address_7_s0 (
    .Q(main_sdram_dfi_p0_address[7]),
    .D(builder_sync_rhs_self1_7_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_address_7_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_address_6_s0 (
    .Q(main_sdram_dfi_p0_address[6]),
    .D(builder_sync_rhs_self1_6_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_address_6_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_address_5_s0 (
    .Q(main_sdram_dfi_p0_address[5]),
    .D(builder_sync_rhs_self1_5_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_address_5_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_address_4_s0 (
    .Q(main_sdram_dfi_p0_address[4]),
    .D(builder_sync_rhs_self1_4_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_address_4_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_address_3_s0 (
    .Q(main_sdram_dfi_p0_address[3]),
    .D(builder_sync_rhs_self1_3_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_address_3_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_address_2_s0 (
    .Q(main_sdram_dfi_p0_address[2]),
    .D(builder_sync_rhs_self1_2_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_address_2_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_address_1_s0 (
    .Q(main_sdram_dfi_p0_address[1]),
    .D(builder_sync_rhs_self1_1_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_address_1_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_address_0_s0 (
    .Q(main_sdram_dfi_p0_address[0]),
    .D(builder_sync_rhs_self1_0_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_address_0_s0.INIT=1'b0;
  DFFSE main_sdram_dfi_p0_cas_n_s0 (
    .Q(main_sdram_dfi_p0_cas_n),
    .D(n24398_4),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_cas_n_s0.INIT=1'b1;
  DFFSE main_sdram_dfi_p0_ras_n_s0 (
    .Q(main_sdram_dfi_p0_ras_n),
    .D(n24400_4),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_ras_n_s0.INIT=1'b1;
  DFFSE main_sdram_dfi_p0_we_n_s0 (
    .Q(main_sdram_dfi_p0_we_n),
    .D(n24401_4),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_we_n_s0.INIT=1'b1;
  DFFRE main_sdram_dfi_p0_rddata_en_s0 (
    .Q(main_sdram_dfi_p0_rddata_en),
    .D(builder_sync_rhs_self5_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_rddata_en_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_wrdata_en_s0 (
    .Q(main_sdram_dfi_p0_wrdata_en),
    .D(builder_sync_rhs_self6_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_wrdata_en_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_bank_1_s0 (
    .Q(main_sdram_dfi_p1_bank[1]),
    .D(builder_sync_rhs_self7[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_bank_1_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_bank_0_s0 (
    .Q(main_sdram_dfi_p1_bank[0]),
    .D(builder_sync_rhs_self7[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_bank_0_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_address_12_s0 (
    .Q(main_sdram_dfi_p1_address[12]),
    .D(builder_sync_rhs_self8[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_address_12_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_address_11_s0 (
    .Q(main_sdram_dfi_p1_address[11]),
    .D(builder_sync_rhs_self8[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_address_11_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_address_10_s0 (
    .Q(main_sdram_dfi_p1_address[10]),
    .D(builder_sync_rhs_self8[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_address_10_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_address_9_s0 (
    .Q(main_sdram_dfi_p1_address[9]),
    .D(builder_sync_rhs_self8[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_address_9_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_address_8_s0 (
    .Q(main_sdram_dfi_p1_address[8]),
    .D(builder_sync_rhs_self8[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_address_8_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_address_7_s0 (
    .Q(main_sdram_dfi_p1_address[7]),
    .D(builder_sync_rhs_self8[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_address_7_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_address_6_s0 (
    .Q(main_sdram_dfi_p1_address[6]),
    .D(builder_sync_rhs_self8[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_address_6_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_address_5_s0 (
    .Q(main_sdram_dfi_p1_address[5]),
    .D(builder_sync_rhs_self8[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_address_5_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_address_4_s0 (
    .Q(main_sdram_dfi_p1_address[4]),
    .D(builder_sync_rhs_self8[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_address_4_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_address_3_s0 (
    .Q(main_sdram_dfi_p1_address[3]),
    .D(builder_sync_rhs_self8[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_address_3_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_address_2_s0 (
    .Q(main_sdram_dfi_p1_address[2]),
    .D(builder_sync_rhs_self8[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_address_2_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_address_1_s0 (
    .Q(main_sdram_dfi_p1_address[1]),
    .D(builder_sync_rhs_self8[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_address_1_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_address_0_s0 (
    .Q(main_sdram_dfi_p1_address[0]),
    .D(builder_sync_rhs_self8[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_address_0_s0.INIT=1'b0;
  DFFSE main_sdram_dfi_p1_ras_n_s0 (
    .Q(main_sdram_dfi_p1_ras_n),
    .D(n24421_4),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_ras_n_s0.INIT=1'b1;
  DFFSE main_sdram_dfi_p1_we_n_s0 (
    .Q(main_sdram_dfi_p1_we_n),
    .D(n24422_4),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_we_n_s0.INIT=1'b1;
  DFFRE main_sdram_trrdcon_count_s0 (
    .Q(main_sdram_trrdcon_count),
    .D(n21846_3),
    .CLK(main_clkout0),
    .RESET(n34374_3),
    .CE(VCC) 
);
defparam main_sdram_trrdcon_count_s0.INIT=1'b0;
  DFFRE main_sdram_trrdcon_ready_s0 (
    .Q(main_sdram_trrdcon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34200_3) 
);
defparam main_sdram_trrdcon_ready_s0.INIT=1'b0;
  DFFRE main_sdram_tccdcon_count_s0 (
    .Q(main_sdram_tccdcon_count),
    .D(n21855_3),
    .CLK(main_clkout0),
    .RESET(n34375_5),
    .CE(VCC) 
);
defparam main_sdram_tccdcon_count_s0.INIT=1'b0;
  DFFRE main_sdram_tccdcon_ready_s0 (
    .Q(main_sdram_tccdcon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34202_3) 
);
defparam main_sdram_tccdcon_ready_s0.INIT=1'b0;
  DFFRE main_sdram_twtrcon_ready_s0 (
    .Q(main_sdram_twtrcon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n34376_3),
    .CE(n34203_4) 
);
defparam main_sdram_twtrcon_ready_s0.INIT=1'b0;
  DFFRE builder_basesoc_multiplexer_state_2_s0 (
    .Q(builder_basesoc_multiplexer_state[2]),
    .D(builder_basesoc_multiplexer_next_state[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_multiplexer_state_2_s0.INIT=1'b0;
  DFFRE builder_basesoc_multiplexer_state_1_s0 (
    .Q(builder_basesoc_multiplexer_state[1]),
    .D(builder_basesoc_multiplexer_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_multiplexer_state_1_s0.INIT=1'b0;
  DFFRE builder_basesoc_multiplexer_state_0_s0 (
    .Q(builder_basesoc_multiplexer_state[0]),
    .D(builder_basesoc_multiplexer_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_multiplexer_state_0_s0.INIT=1'b0;
  DFFRE builder_basesoc_new_master_wdata_ready0_s0 (
    .Q(builder_basesoc_new_master_wdata_ready0),
    .D(n21882_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_new_master_wdata_ready0_s0.INIT=1'b0;
  DFFRE builder_basesoc_new_master_wdata_ready1_s0 (
    .Q(builder_basesoc_new_master_wdata_ready1),
    .D(n21893_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_new_master_wdata_ready1_s0.INIT=1'b0;
  DFFRE builder_basesoc_new_master_rdata_valid0_s0 (
    .Q(builder_basesoc_new_master_rdata_valid0),
    .D(n21904_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_new_master_rdata_valid0_s0.INIT=1'b0;
  DFFRE builder_basesoc_new_master_rdata_valid1_s0 (
    .Q(builder_basesoc_new_master_rdata_valid1),
    .D(builder_basesoc_new_master_rdata_valid0),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_new_master_rdata_valid1_s0.INIT=1'b0;
  DFFRE builder_basesoc_new_master_rdata_valid2_s0 (
    .Q(builder_basesoc_new_master_rdata_valid2),
    .D(builder_basesoc_new_master_rdata_valid1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_new_master_rdata_valid2_s0.INIT=1'b0;
  DFFRE builder_basesoc_new_master_rdata_valid3_s0 (
    .Q(builder_basesoc_new_master_rdata_valid3),
    .D(n21915_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_new_master_rdata_valid3_s0.INIT=1'b0;
  DFFRE builder_basesoc_new_master_rdata_valid4_s0 (
    .Q(builder_basesoc_new_master_rdata_valid4),
    .D(builder_basesoc_new_master_rdata_valid3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_new_master_rdata_valid4_s0.INIT=1'b0;
  DFFRE builder_basesoc_new_master_rdata_valid5_s0 (
    .Q(builder_basesoc_new_master_rdata_valid5),
    .D(builder_basesoc_new_master_rdata_valid4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_new_master_rdata_valid5_s0.INIT=1'b0;
  DFFRE main_adr_offset_r_1_s0 (
    .Q(main_adr_offset_r[1]),
    .D(main_adapted_interface_adapted_interface_adr[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_adr_offset_r_1_s0.INIT=1'b0;
  DFFRE main_adr_offset_r_0_s0 (
    .Q(main_adr_offset_r[0]),
    .D(main_adapted_interface_adapted_interface_adr[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_adr_offset_r_0_s0.INIT=1'b0;
  DFFRE builder_basesoc_fullmemorywe_state_0_s0 (
    .Q(builder_basesoc_fullmemorywe_state[0]),
    .D(builder_basesoc_fullmemorywe_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_fullmemorywe_state_0_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_20_s0 (
    .Q(main_wishbone_bridge_cmd_addr[20]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_20_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_19_s0 (
    .Q(main_wishbone_bridge_cmd_addr[19]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_19_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_18_s0 (
    .Q(main_wishbone_bridge_cmd_addr[18]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_18_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_17_s0 (
    .Q(main_wishbone_bridge_cmd_addr[17]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_17_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_16_s0 (
    .Q(main_wishbone_bridge_cmd_addr[16]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_16_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_15_s0 (
    .Q(main_wishbone_bridge_cmd_addr[15]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_15_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_14_s0 (
    .Q(main_wishbone_bridge_cmd_addr[14]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_14_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_13_s0 (
    .Q(main_wishbone_bridge_cmd_addr[13]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_13_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_12_s0 (
    .Q(main_wishbone_bridge_cmd_addr[12]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_12_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_11_s0 (
    .Q(main_wishbone_bridge_cmd_addr[11]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_11_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_10_s0 (
    .Q(main_wishbone_bridge_cmd_addr[10]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_10_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_9_s0 (
    .Q(main_wishbone_bridge_cmd_addr[9]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_9_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_8_s0 (
    .Q(main_wishbone_bridge_cmd_addr[8]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_8_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_7_s0 (
    .Q(main_wishbone_bridge_cmd_addr[7]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_7_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_6_s0 (
    .Q(main_wishbone_bridge_cmd_addr[6]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_6_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_5_s0 (
    .Q(main_wishbone_bridge_cmd_addr[5]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_5_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_4_s0 (
    .Q(main_wishbone_bridge_cmd_addr[4]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_4_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_3_s0 (
    .Q(main_wishbone_bridge_cmd_addr[3]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_3_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_2_s0 (
    .Q(main_wishbone_bridge_cmd_addr[2]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_2_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_1_s0 (
    .Q(main_wishbone_bridge_cmd_addr[1]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_1_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_0_s0 (
    .Q(main_wishbone_bridge_cmd_addr[0]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12834_6) 
);
defparam main_wishbone_bridge_cmd_addr_0_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_we_s0 (
    .Q(main_wishbone_bridge_cmd_we),
    .D(main_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12834_6) 
);
defparam main_wishbone_bridge_cmd_we_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_wdata_converter_converter_mux_1_s0 (
    .Q(main_wishbone_bridge_wdata_converter_converter_mux[1]),
    .D(n21960_5),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n21956_5) 
);
defparam main_wishbone_bridge_wdata_converter_converter_mux_1_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_strobe_all_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_strobe_all),
    .D(n22117_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_wishbone_bridge_rdata_converter_converter_strobe_all_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_demux_1_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_demux[1]),
    .D(n21972_5),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_new_master_rdata_valid2) 
);
defparam main_wishbone_bridge_rdata_converter_converter_demux_1_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_demux_0_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_demux[0]),
    .D(n21973_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_new_master_rdata_valid2) 
);
defparam main_wishbone_bridge_rdata_converter_converter_demux_0_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_127_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[127]),
    .D(main_sdram_slave_p1_rddata[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_127_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_126_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[126]),
    .D(main_sdram_slave_p1_rddata[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_126_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_125_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[125]),
    .D(main_sdram_slave_p1_rddata[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_125_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_124_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[124]),
    .D(main_sdram_slave_p1_rddata[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_124_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_123_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[123]),
    .D(main_sdram_slave_p1_rddata[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_123_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_122_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[122]),
    .D(main_sdram_slave_p1_rddata[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_122_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_121_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[121]),
    .D(main_sdram_slave_p1_rddata[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_121_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_120_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[120]),
    .D(main_sdram_slave_p1_rddata[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_120_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_119_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[119]),
    .D(main_sdram_slave_p1_rddata[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_119_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_118_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[118]),
    .D(main_sdram_slave_p1_rddata[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_118_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_117_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[117]),
    .D(main_sdram_slave_p1_rddata[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_117_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_116_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[116]),
    .D(main_sdram_slave_p1_rddata[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_116_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_115_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[115]),
    .D(main_sdram_slave_p1_rddata[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_115_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_114_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[114]),
    .D(main_sdram_slave_p1_rddata[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_114_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_113_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[113]),
    .D(main_sdram_slave_p1_rddata[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_113_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_112_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[112]),
    .D(main_sdram_slave_p1_rddata[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_112_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_111_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[111]),
    .D(main_sdram_slave_p0_rddata[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_111_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_110_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[110]),
    .D(main_sdram_slave_p0_rddata[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_110_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_109_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[109]),
    .D(main_sdram_slave_p0_rddata[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_109_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_108_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[108]),
    .D(main_sdram_slave_p0_rddata[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_108_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_107_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[107]),
    .D(main_sdram_slave_p0_rddata[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_107_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_106_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[106]),
    .D(main_sdram_slave_p0_rddata[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_106_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_105_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[105]),
    .D(main_sdram_slave_p0_rddata[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_105_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_104_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[104]),
    .D(main_sdram_slave_p0_rddata[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_104_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_103_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[103]),
    .D(main_sdram_slave_p0_rddata[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_103_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_102_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[102]),
    .D(main_sdram_slave_p0_rddata[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_102_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_101_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[101]),
    .D(main_sdram_slave_p0_rddata[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_101_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_100_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[100]),
    .D(main_sdram_slave_p0_rddata[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_100_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_99_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[99]),
    .D(main_sdram_slave_p0_rddata[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_99_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_98_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[98]),
    .D(main_sdram_slave_p0_rddata[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_98_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_97_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[97]),
    .D(main_sdram_slave_p0_rddata[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_97_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_96_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[96]),
    .D(main_sdram_slave_p0_rddata[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22117_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_96_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_95_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[95]),
    .D(main_sdram_slave_p1_rddata[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_95_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_94_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[94]),
    .D(main_sdram_slave_p1_rddata[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_94_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_93_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[93]),
    .D(main_sdram_slave_p1_rddata[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_93_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_92_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[92]),
    .D(main_sdram_slave_p1_rddata[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_92_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_91_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[91]),
    .D(main_sdram_slave_p1_rddata[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_91_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_90_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[90]),
    .D(main_sdram_slave_p1_rddata[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_90_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_89_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[89]),
    .D(main_sdram_slave_p1_rddata[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_89_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_88_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[88]),
    .D(main_sdram_slave_p1_rddata[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_88_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_87_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[87]),
    .D(main_sdram_slave_p1_rddata[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_87_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_86_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[86]),
    .D(main_sdram_slave_p1_rddata[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_86_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_85_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[85]),
    .D(main_sdram_slave_p1_rddata[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_85_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_84_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[84]),
    .D(main_sdram_slave_p1_rddata[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_84_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_83_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[83]),
    .D(main_sdram_slave_p1_rddata[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_83_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_82_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[82]),
    .D(main_sdram_slave_p1_rddata[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_82_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_81_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[81]),
    .D(main_sdram_slave_p1_rddata[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_81_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_80_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[80]),
    .D(main_sdram_slave_p1_rddata[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_80_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_79_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[79]),
    .D(main_sdram_slave_p0_rddata[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_79_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_78_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[78]),
    .D(main_sdram_slave_p0_rddata[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_78_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_77_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[77]),
    .D(main_sdram_slave_p0_rddata[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_77_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_76_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[76]),
    .D(main_sdram_slave_p0_rddata[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_76_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_75_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[75]),
    .D(main_sdram_slave_p0_rddata[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_75_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_74_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[74]),
    .D(main_sdram_slave_p0_rddata[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_74_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_73_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[73]),
    .D(main_sdram_slave_p0_rddata[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_73_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_72_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[72]),
    .D(main_sdram_slave_p0_rddata[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_72_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_71_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[71]),
    .D(main_sdram_slave_p0_rddata[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_71_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_70_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[70]),
    .D(main_sdram_slave_p0_rddata[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_70_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_69_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[69]),
    .D(main_sdram_slave_p0_rddata[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_69_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_68_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[68]),
    .D(main_sdram_slave_p0_rddata[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_68_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_67_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[67]),
    .D(main_sdram_slave_p0_rddata[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_67_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_66_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[66]),
    .D(main_sdram_slave_p0_rddata[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_66_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_65_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[65]),
    .D(main_sdram_slave_p0_rddata[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_65_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_64_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[64]),
    .D(main_sdram_slave_p0_rddata[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22149_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_64_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_63_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[63]),
    .D(main_sdram_slave_p1_rddata[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_63_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_62_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[62]),
    .D(main_sdram_slave_p1_rddata[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_62_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_61_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[61]),
    .D(main_sdram_slave_p1_rddata[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_61_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_60_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[60]),
    .D(main_sdram_slave_p1_rddata[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_60_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_59_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[59]),
    .D(main_sdram_slave_p1_rddata[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_59_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_58_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[58]),
    .D(main_sdram_slave_p1_rddata[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_58_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_57_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[57]),
    .D(main_sdram_slave_p1_rddata[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_57_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_56_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[56]),
    .D(main_sdram_slave_p1_rddata[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_56_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_55_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[55]),
    .D(main_sdram_slave_p1_rddata[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_55_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_54_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[54]),
    .D(main_sdram_slave_p1_rddata[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_54_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_53_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[53]),
    .D(main_sdram_slave_p1_rddata[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_53_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_52_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[52]),
    .D(main_sdram_slave_p1_rddata[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_52_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_51_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[51]),
    .D(main_sdram_slave_p1_rddata[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_51_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_50_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[50]),
    .D(main_sdram_slave_p1_rddata[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_50_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_49_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[49]),
    .D(main_sdram_slave_p1_rddata[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_49_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_48_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[48]),
    .D(main_sdram_slave_p1_rddata[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_48_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_47_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[47]),
    .D(main_sdram_slave_p0_rddata[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_47_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_46_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[46]),
    .D(main_sdram_slave_p0_rddata[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_46_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_45_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[45]),
    .D(main_sdram_slave_p0_rddata[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_45_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_44_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[44]),
    .D(main_sdram_slave_p0_rddata[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_44_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_43_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[43]),
    .D(main_sdram_slave_p0_rddata[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_43_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_42_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[42]),
    .D(main_sdram_slave_p0_rddata[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_42_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_41_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[41]),
    .D(main_sdram_slave_p0_rddata[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_41_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_40_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[40]),
    .D(main_sdram_slave_p0_rddata[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_40_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_39_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[39]),
    .D(main_sdram_slave_p0_rddata[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_39_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_38_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[38]),
    .D(main_sdram_slave_p0_rddata[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_38_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_37_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[37]),
    .D(main_sdram_slave_p0_rddata[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_37_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_36_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[36]),
    .D(main_sdram_slave_p0_rddata[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_36_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_35_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[35]),
    .D(main_sdram_slave_p0_rddata[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_35_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_34_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[34]),
    .D(main_sdram_slave_p0_rddata[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_34_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_33_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[33]),
    .D(main_sdram_slave_p0_rddata[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_33_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_32_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[32]),
    .D(main_sdram_slave_p0_rddata[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22181_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_32_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_31_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[31]),
    .D(main_sdram_slave_p1_rddata[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_31_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_30_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[30]),
    .D(main_sdram_slave_p1_rddata[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_30_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_29_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[29]),
    .D(main_sdram_slave_p1_rddata[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_29_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_28_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[28]),
    .D(main_sdram_slave_p1_rddata[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_28_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_27_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[27]),
    .D(main_sdram_slave_p1_rddata[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_27_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_26_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[26]),
    .D(main_sdram_slave_p1_rddata[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_26_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_25_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[25]),
    .D(main_sdram_slave_p1_rddata[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_25_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_24_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[24]),
    .D(main_sdram_slave_p1_rddata[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_24_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_23_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[23]),
    .D(main_sdram_slave_p1_rddata[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_23_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_22_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[22]),
    .D(main_sdram_slave_p1_rddata[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_22_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_21_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[21]),
    .D(main_sdram_slave_p1_rddata[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_21_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_20_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[20]),
    .D(main_sdram_slave_p1_rddata[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_20_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_19_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[19]),
    .D(main_sdram_slave_p1_rddata[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_19_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_18_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[18]),
    .D(main_sdram_slave_p1_rddata[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_18_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_17_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[17]),
    .D(main_sdram_slave_p1_rddata[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_17_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_16_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[16]),
    .D(main_sdram_slave_p1_rddata[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_16_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_15_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[15]),
    .D(main_sdram_slave_p0_rddata[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_15_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_14_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[14]),
    .D(main_sdram_slave_p0_rddata[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_14_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_13_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[13]),
    .D(main_sdram_slave_p0_rddata[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_13_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_12_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[12]),
    .D(main_sdram_slave_p0_rddata[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_12_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_11_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[11]),
    .D(main_sdram_slave_p0_rddata[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_11_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_10_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[10]),
    .D(main_sdram_slave_p0_rddata[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_10_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_9_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[9]),
    .D(main_sdram_slave_p0_rddata[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_9_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_8_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[8]),
    .D(main_sdram_slave_p0_rddata[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_8_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_7_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[7]),
    .D(main_sdram_slave_p0_rddata[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_7_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_6_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[6]),
    .D(main_sdram_slave_p0_rddata[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_6_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_5_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[5]),
    .D(main_sdram_slave_p0_rddata[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_5_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_4_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[4]),
    .D(main_sdram_slave_p0_rddata[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_4_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_3_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[3]),
    .D(main_sdram_slave_p0_rddata[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_3_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_2_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[2]),
    .D(main_sdram_slave_p0_rddata[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_2_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_1_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[1]),
    .D(main_sdram_slave_p0_rddata[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_1_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_0_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[0]),
    .D(main_sdram_slave_p0_rddata[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22213_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_0_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_13_s0 (
    .Q(main_vfb_dma_res_fifo_produce[13]),
    .D(n22254_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_dma_res_fifo_produce_13_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_12_s0 (
    .Q(main_vfb_dma_res_fifo_produce[12]),
    .D(n22255_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_dma_res_fifo_produce_12_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_11_s0 (
    .Q(main_vfb_dma_res_fifo_produce[11]),
    .D(n22256_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_dma_res_fifo_produce_11_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_10_s0 (
    .Q(main_vfb_dma_res_fifo_produce[10]),
    .D(n22257_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_dma_res_fifo_produce_10_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_9_s0 (
    .Q(main_vfb_dma_res_fifo_produce[9]),
    .D(n22258_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_dma_res_fifo_produce_9_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_8_s0 (
    .Q(main_vfb_dma_res_fifo_produce[8]),
    .D(n22259_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_dma_res_fifo_produce_8_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_7_s0 (
    .Q(main_vfb_dma_res_fifo_produce[7]),
    .D(n22260_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_dma_res_fifo_produce_7_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_6_s0 (
    .Q(main_vfb_dma_res_fifo_produce[6]),
    .D(n22261_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_dma_res_fifo_produce_6_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_5_s0 (
    .Q(main_vfb_dma_res_fifo_produce[5]),
    .D(n22262_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_dma_res_fifo_produce_5_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_4_s0 (
    .Q(main_vfb_dma_res_fifo_produce[4]),
    .D(n22263_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_dma_res_fifo_produce_4_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_3_s0 (
    .Q(main_vfb_dma_res_fifo_produce[3]),
    .D(n22264_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_dma_res_fifo_produce_3_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_2_s0 (
    .Q(main_vfb_dma_res_fifo_produce[2]),
    .D(n22265_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_dma_res_fifo_produce_2_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_1_s0 (
    .Q(main_vfb_dma_res_fifo_produce[1]),
    .D(n22266_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_dma_res_fifo_produce_1_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_13_s0 (
    .Q(main_vfb_dma_res_fifo_consume[13]),
    .D(n22283_5),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_13_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_12_s0 (
    .Q(main_vfb_dma_res_fifo_consume[12]),
    .D(n22284_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_12_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_11_s0 (
    .Q(main_vfb_dma_res_fifo_consume[11]),
    .D(n22285_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_11_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_10_s0 (
    .Q(main_vfb_dma_res_fifo_consume[10]),
    .D(n22286_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_10_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_9_s0 (
    .Q(main_vfb_dma_res_fifo_consume[9]),
    .D(n22287_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_9_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_8_s0 (
    .Q(main_vfb_dma_res_fifo_consume[8]),
    .D(n22288_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_8_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_7_s0 (
    .Q(main_vfb_dma_res_fifo_consume[7]),
    .D(n22289_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_7_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_6_s0 (
    .Q(main_vfb_dma_res_fifo_consume[6]),
    .D(n22290_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_6_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_5_s0 (
    .Q(main_vfb_dma_res_fifo_consume[5]),
    .D(n22291_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_5_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_4_s0 (
    .Q(main_vfb_dma_res_fifo_consume[4]),
    .D(n22292_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_4_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_3_s0 (
    .Q(main_vfb_dma_res_fifo_consume[3]),
    .D(n22293_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_3_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_2_s0 (
    .Q(main_vfb_dma_res_fifo_consume[2]),
    .D(n22294_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_2_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_1_s0 (
    .Q(main_vfb_dma_res_fifo_consume[1]),
    .D(n22295_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_1_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_13_s0 (
    .Q(main_vfb_dma_fifo_produce[13]),
    .D(n22394_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_wrport_we) 
);
defparam main_vfb_dma_fifo_produce_13_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_12_s0 (
    .Q(main_vfb_dma_fifo_produce[12]),
    .D(n22395_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_wrport_we) 
);
defparam main_vfb_dma_fifo_produce_12_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_11_s0 (
    .Q(main_vfb_dma_fifo_produce[11]),
    .D(n22396_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_wrport_we) 
);
defparam main_vfb_dma_fifo_produce_11_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_10_s0 (
    .Q(main_vfb_dma_fifo_produce[10]),
    .D(n22397_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_wrport_we) 
);
defparam main_vfb_dma_fifo_produce_10_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_9_s0 (
    .Q(main_vfb_dma_fifo_produce[9]),
    .D(n22398_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_wrport_we) 
);
defparam main_vfb_dma_fifo_produce_9_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_8_s0 (
    .Q(main_vfb_dma_fifo_produce[8]),
    .D(n22399_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_wrport_we) 
);
defparam main_vfb_dma_fifo_produce_8_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_7_s0 (
    .Q(main_vfb_dma_fifo_produce[7]),
    .D(n22400_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_wrport_we) 
);
defparam main_vfb_dma_fifo_produce_7_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_6_s0 (
    .Q(main_vfb_dma_fifo_produce[6]),
    .D(n22401_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_wrport_we) 
);
defparam main_vfb_dma_fifo_produce_6_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_5_s0 (
    .Q(main_vfb_dma_fifo_produce[5]),
    .D(n22402_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_wrport_we) 
);
defparam main_vfb_dma_fifo_produce_5_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_4_s0 (
    .Q(main_vfb_dma_fifo_produce[4]),
    .D(n22403_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_wrport_we) 
);
defparam main_vfb_dma_fifo_produce_4_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_3_s0 (
    .Q(main_vfb_dma_fifo_produce[3]),
    .D(n22404_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_wrport_we) 
);
defparam main_vfb_dma_fifo_produce_3_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_2_s0 (
    .Q(main_vfb_dma_fifo_produce[2]),
    .D(n22405_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_wrport_we) 
);
defparam main_vfb_dma_fifo_produce_2_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_1_s0 (
    .Q(main_vfb_dma_fifo_produce[1]),
    .D(n22406_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_wrport_we) 
);
defparam main_vfb_dma_fifo_produce_1_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_13_s0 (
    .Q(main_vfb_dma_fifo_consume[13]),
    .D(n22423_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_13_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_12_s0 (
    .Q(main_vfb_dma_fifo_consume[12]),
    .D(n22424_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_12_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_11_s0 (
    .Q(main_vfb_dma_fifo_consume[11]),
    .D(n22425_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_11_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_10_s0 (
    .Q(main_vfb_dma_fifo_consume[10]),
    .D(n22426_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_10_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_9_s0 (
    .Q(main_vfb_dma_fifo_consume[9]),
    .D(n22427_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_9_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_8_s0 (
    .Q(main_vfb_dma_fifo_consume[8]),
    .D(n22428_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_8_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_7_s0 (
    .Q(main_vfb_dma_fifo_consume[7]),
    .D(n22429_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_7_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_6_s0 (
    .Q(main_vfb_dma_fifo_consume[6]),
    .D(n22430_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_6_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_5_s0 (
    .Q(main_vfb_dma_fifo_consume[5]),
    .D(n22431_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_5_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_4_s0 (
    .Q(main_vfb_dma_fifo_consume[4]),
    .D(n22432_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_4_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_3_s0 (
    .Q(main_vfb_dma_fifo_consume[3]),
    .D(n22433_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_3_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_2_s0 (
    .Q(main_vfb_dma_fifo_consume[2]),
    .D(n22434_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_2_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_1_s0 (
    .Q(main_vfb_dma_fifo_consume[1]),
    .D(n22435_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_1_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_0_s0 (
    .Q(main_vfb_dma_fifo_consume[0]),
    .D(n22436_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_0_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_22_s0 (
    .Q(main_vfb_litedramdmareader_offset[22]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[22]),
    .CLK(main_clkout0),
    .RESET(n34382_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_22_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_21_s0 (
    .Q(main_vfb_litedramdmareader_offset[21]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[21]),
    .CLK(main_clkout0),
    .RESET(n34382_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_21_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_20_s0 (
    .Q(main_vfb_litedramdmareader_offset[20]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[20]),
    .CLK(main_clkout0),
    .RESET(n34382_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_20_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_19_s0 (
    .Q(main_vfb_litedramdmareader_offset[19]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[19]),
    .CLK(main_clkout0),
    .RESET(n34382_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_19_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_18_s0 (
    .Q(main_vfb_litedramdmareader_offset[18]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[18]),
    .CLK(main_clkout0),
    .RESET(n34382_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_18_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_17_s0 (
    .Q(main_vfb_litedramdmareader_offset[17]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[17]),
    .CLK(main_clkout0),
    .RESET(n34382_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_17_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_16_s0 (
    .Q(main_vfb_litedramdmareader_offset[16]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[16]),
    .CLK(main_clkout0),
    .RESET(n34382_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_16_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_15_s0 (
    .Q(main_vfb_litedramdmareader_offset[15]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[15]),
    .CLK(main_clkout0),
    .RESET(n34382_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_15_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_14_s0 (
    .Q(main_vfb_litedramdmareader_offset[14]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[14]),
    .CLK(main_clkout0),
    .RESET(n34382_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_14_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_13_s0 (
    .Q(main_vfb_litedramdmareader_offset[13]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[13]),
    .CLK(main_clkout0),
    .RESET(n34382_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_13_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_12_s0 (
    .Q(main_vfb_litedramdmareader_offset[12]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[12]),
    .CLK(main_clkout0),
    .RESET(n34382_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_12_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_11_s0 (
    .Q(main_vfb_litedramdmareader_offset[11]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[11]),
    .CLK(main_clkout0),
    .RESET(n34382_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_11_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_10_s0 (
    .Q(main_vfb_litedramdmareader_offset[10]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[10]),
    .CLK(main_clkout0),
    .RESET(n34382_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_10_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_9_s0 (
    .Q(main_vfb_litedramdmareader_offset[9]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[9]),
    .CLK(main_clkout0),
    .RESET(n34382_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_9_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_8_s0 (
    .Q(main_vfb_litedramdmareader_offset[8]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[8]),
    .CLK(main_clkout0),
    .RESET(n34382_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_8_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_7_s0 (
    .Q(main_vfb_litedramdmareader_offset[7]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[7]),
    .CLK(main_clkout0),
    .RESET(n34382_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_7_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_6_s0 (
    .Q(main_vfb_litedramdmareader_offset[6]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[6]),
    .CLK(main_clkout0),
    .RESET(n34382_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_6_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_5_s0 (
    .Q(main_vfb_litedramdmareader_offset[5]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[5]),
    .CLK(main_clkout0),
    .RESET(n34382_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_5_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_4_s0 (
    .Q(main_vfb_litedramdmareader_offset[4]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[4]),
    .CLK(main_clkout0),
    .RESET(n34382_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_4_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_3_s0 (
    .Q(main_vfb_litedramdmareader_offset[3]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[3]),
    .CLK(main_clkout0),
    .RESET(n34382_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_3_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_2_s0 (
    .Q(main_vfb_litedramdmareader_offset[2]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[2]),
    .CLK(main_clkout0),
    .RESET(n34382_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_2_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_1_s0 (
    .Q(main_vfb_litedramdmareader_offset[1]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[1]),
    .CLK(main_clkout0),
    .RESET(n34382_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_1_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_0_s0 (
    .Q(main_vfb_litedramdmareader_offset[0]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[0]),
    .CLK(main_clkout0),
    .RESET(n34382_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_0_s0.INIT=1'b0;
  DFFRE main_vfb_cdc_cdc_graycounter0_q_binary_2_s0 (
    .Q(main_vfb_cdc_cdc_graycounter0_q_binary[2]),
    .D(n14485_5),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_cdc_cdc_graycounter0_ce) 
);
defparam main_vfb_cdc_cdc_graycounter0_q_binary_2_s0.INIT=1'b0;
  DFFRE main_vfb_cdc_cdc_graycounter0_q_binary_1_s0 (
    .Q(main_vfb_cdc_cdc_graycounter0_q_binary[1]),
    .D(n14486_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_cdc_cdc_graycounter0_ce) 
);
defparam main_vfb_cdc_cdc_graycounter0_q_binary_1_s0.INIT=1'b0;
  DFFRE main_vfb_cdc_cdc_graycounter0_q_2_s0 (
    .Q(main_vfb_cdc_cdc_graycounter0_q[2]),
    .D(main_vfb_cdc_cdc_graycounter0_q_next_binary[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_vfb_cdc_cdc_graycounter0_q_2_s0.INIT=1'b0;
  DFFRE main_vfb_cdc_cdc_graycounter0_q_1_s0 (
    .Q(main_vfb_cdc_cdc_graycounter0_q[1]),
    .D(main_vfb_cdc_cdc_graycounter0_q_next[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_vfb_cdc_cdc_graycounter0_q_1_s0.INIT=1'b0;
  DFFRE main_vfb_cdc_cdc_graycounter0_q_0_s0 (
    .Q(main_vfb_cdc_cdc_graycounter0_q[0]),
    .D(main_vfb_cdc_cdc_graycounter0_q_next[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_vfb_cdc_cdc_graycounter0_q_0_s0.INIT=1'b0;
  DFFRE clk_divider1_15_s0 (
    .Q(clk_divider1[15]),
    .D(n22579_1),
    .CLK(main_clkout0),
    .RESET(n34415_3),
    .CE(VCC) 
);
defparam clk_divider1_15_s0.INIT=1'b0;
  DFFRE clk_divider1_14_s0 (
    .Q(clk_divider1[14]),
    .D(n22580_1),
    .CLK(main_clkout0),
    .RESET(n34415_3),
    .CE(VCC) 
);
defparam clk_divider1_14_s0.INIT=1'b0;
  DFFRE clk_divider1_13_s0 (
    .Q(clk_divider1[13]),
    .D(n22581_1),
    .CLK(main_clkout0),
    .RESET(n34415_3),
    .CE(VCC) 
);
defparam clk_divider1_13_s0.INIT=1'b0;
  DFFRE clk_divider1_12_s0 (
    .Q(clk_divider1[12]),
    .D(n22582_1),
    .CLK(main_clkout0),
    .RESET(n34415_3),
    .CE(VCC) 
);
defparam clk_divider1_12_s0.INIT=1'b0;
  DFFRE clk_divider1_11_s0 (
    .Q(clk_divider1[11]),
    .D(n22583_1),
    .CLK(main_clkout0),
    .RESET(n34415_3),
    .CE(VCC) 
);
defparam clk_divider1_11_s0.INIT=1'b0;
  DFFRE clk_divider1_10_s0 (
    .Q(clk_divider1[10]),
    .D(n22584_1),
    .CLK(main_clkout0),
    .RESET(n34415_3),
    .CE(VCC) 
);
defparam clk_divider1_10_s0.INIT=1'b0;
  DFFRE clk_divider1_9_s0 (
    .Q(clk_divider1[9]),
    .D(n22585_1),
    .CLK(main_clkout0),
    .RESET(n34415_3),
    .CE(VCC) 
);
defparam clk_divider1_9_s0.INIT=1'b0;
  DFFRE clk_divider1_8_s0 (
    .Q(clk_divider1[8]),
    .D(n22586_1),
    .CLK(main_clkout0),
    .RESET(n34415_3),
    .CE(VCC) 
);
defparam clk_divider1_8_s0.INIT=1'b0;
  DFFRE clk_divider1_7_s0 (
    .Q(clk_divider1[7]),
    .D(n22587_1),
    .CLK(main_clkout0),
    .RESET(n34415_3),
    .CE(VCC) 
);
defparam clk_divider1_7_s0.INIT=1'b0;
  DFFRE clk_divider1_6_s0 (
    .Q(clk_divider1[6]),
    .D(n22588_1),
    .CLK(main_clkout0),
    .RESET(n34415_3),
    .CE(VCC) 
);
defparam clk_divider1_6_s0.INIT=1'b0;
  DFFRE clk_divider1_5_s0 (
    .Q(clk_divider1[5]),
    .D(n22589_1),
    .CLK(main_clkout0),
    .RESET(n34415_3),
    .CE(VCC) 
);
defparam clk_divider1_5_s0.INIT=1'b0;
  DFFRE clk_divider1_4_s0 (
    .Q(clk_divider1[4]),
    .D(n22590_1),
    .CLK(main_clkout0),
    .RESET(n34415_3),
    .CE(VCC) 
);
defparam clk_divider1_4_s0.INIT=1'b0;
  DFFRE clk_divider1_3_s0 (
    .Q(clk_divider1[3]),
    .D(n22591_1),
    .CLK(main_clkout0),
    .RESET(n34415_3),
    .CE(VCC) 
);
defparam clk_divider1_3_s0.INIT=1'b0;
  DFFRE clk_divider1_2_s0 (
    .Q(clk_divider1[2]),
    .D(n22592_1),
    .CLK(main_clkout0),
    .RESET(n34415_3),
    .CE(VCC) 
);
defparam clk_divider1_2_s0.INIT=1'b0;
  DFFRE clk_divider1_1_s0 (
    .Q(clk_divider1[1]),
    .D(n22593_1),
    .CLK(main_clkout0),
    .RESET(n34415_3),
    .CE(VCC) 
);
defparam clk_divider1_1_s0.INIT=1'b0;
  DFFRE clk_divider1_0_s0 (
    .Q(clk_divider1[0]),
    .D(n22594_6),
    .CLK(main_clkout0),
    .RESET(n34415_3),
    .CE(VCC) 
);
defparam clk_divider1_0_s0.INIT=1'b0;
  DFFRE spisdcard_cs_n_s0 (
    .Q(spisdcard_cs_n_d),
    .D(n25279_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
  DFFRE self_7_s0 (
    .Q(self[7]),
    .D(mosi_storage[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(mosi_latch) 
);
defparam self_7_s0.INIT=1'b0;
  DFFRE self_6_s0 (
    .Q(self[6]),
    .D(mosi_storage[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(mosi_latch) 
);
defparam self_6_s0.INIT=1'b0;
  DFFRE self_5_s0 (
    .Q(self[5]),
    .D(mosi_storage[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(mosi_latch) 
);
defparam self_5_s0.INIT=1'b0;
  DFFRE self_4_s0 (
    .Q(self[4]),
    .D(mosi_storage[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(mosi_latch) 
);
defparam self_4_s0.INIT=1'b0;
  DFFRE self_3_s0 (
    .Q(self[3]),
    .D(mosi_storage[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(mosi_latch) 
);
defparam self_3_s0.INIT=1'b0;
  DFFRE self_2_s0 (
    .Q(self[2]),
    .D(mosi_storage[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(mosi_latch) 
);
defparam self_2_s0.INIT=1'b0;
  DFFRE self_1_s0 (
    .Q(self[1]),
    .D(mosi_storage[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(mosi_latch) 
);
defparam self_1_s0.INIT=1'b0;
  DFFRE self_0_s0 (
    .Q(self[0]),
    .D(mosi_storage[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(mosi_latch) 
);
defparam self_0_s0.INIT=1'b0;
  DFFRE spisdcard_mosi_s0 (
    .Q(spisdcard_mosi_d),
    .D(builder_sync_f_self),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34239_7) 
);
  DFFRE miso_data_7_s0 (
    .Q(miso_data[7]),
    .D(miso_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(clk_rise) 
);
defparam miso_data_7_s0.INIT=1'b0;
  DFFRE miso_data_6_s0 (
    .Q(miso_data[6]),
    .D(miso_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(clk_rise) 
);
defparam miso_data_6_s0.INIT=1'b0;
  DFFRE miso_data_5_s0 (
    .Q(miso_data[5]),
    .D(miso_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(clk_rise) 
);
defparam miso_data_5_s0.INIT=1'b0;
  DFFRE miso_data_4_s0 (
    .Q(miso_data[4]),
    .D(miso_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(clk_rise) 
);
defparam miso_data_4_s0.INIT=1'b0;
  DFFRE miso_data_3_s0 (
    .Q(miso_data[3]),
    .D(miso_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(clk_rise) 
);
defparam miso_data_3_s0.INIT=1'b0;
  DFFRE miso_data_2_s0 (
    .Q(miso_data[2]),
    .D(miso_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(clk_rise) 
);
defparam miso_data_2_s0.INIT=1'b0;
  DFFRE miso_data_1_s0 (
    .Q(miso_data[1]),
    .D(miso_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(clk_rise) 
);
defparam miso_data_1_s0.INIT=1'b0;
  DFFRE miso_data_0_s0 (
    .Q(miso_data[0]),
    .D(n22654_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(clk_rise) 
);
defparam miso_data_0_s0.INIT=1'b0;
  DFFRE miso_7_s0 (
    .Q(miso[7]),
    .D(miso_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(miso_latch) 
);
defparam miso_7_s0.INIT=1'b0;
  DFFRE miso_6_s0 (
    .Q(miso[6]),
    .D(miso_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(miso_latch) 
);
defparam miso_6_s0.INIT=1'b0;
  DFFRE miso_5_s0 (
    .Q(miso[5]),
    .D(miso_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(miso_latch) 
);
defparam miso_5_s0.INIT=1'b0;
  DFFRE miso_4_s0 (
    .Q(miso[4]),
    .D(miso_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(miso_latch) 
);
defparam miso_4_s0.INIT=1'b0;
  DFFRE miso_3_s0 (
    .Q(miso[3]),
    .D(miso_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(miso_latch) 
);
defparam miso_3_s0.INIT=1'b0;
  DFFRE miso_2_s0 (
    .Q(miso[2]),
    .D(miso_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(miso_latch) 
);
defparam miso_2_s0.INIT=1'b0;
  DFFRE miso_1_s0 (
    .Q(miso[1]),
    .D(miso_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(miso_latch) 
);
defparam miso_1_s0.INIT=1'b0;
  DFFRE miso_0_s0 (
    .Q(miso[0]),
    .D(miso_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(miso_latch) 
);
defparam miso_0_s0.INIT=1'b0;
  DFFRE count_2_s0 (
    .Q(count[2]),
    .D(count_spimaster_next_value[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(count_spimaster_next_value_ce_15) 
);
defparam count_2_s0.INIT=1'b0;
  DFFRE count_1_s0 (
    .Q(count[1]),
    .D(count_spimaster_next_value[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(count_spimaster_next_value_ce_15) 
);
defparam count_1_s0.INIT=1'b0;
  DFFRE builder_basesoc_axilite2csr_state_2_s0 (
    .Q(builder_basesoc_axilite2csr_state[2]),
    .D(builder_basesoc_axilite2csr_next_state_2_15),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_axilite2csr_state_2_s0.INIT=1'b0;
  DFFRE builder_basesoc_axilite2csr_state_1_s0 (
    .Q(builder_basesoc_axilite2csr_state[1]),
    .D(builder_basesoc_axilite2csr_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_axilite2csr_state_1_s0.INIT=1'b0;
  DFFRE builder_basesoc_axilite2csr_state_0_s0 (
    .Q(builder_basesoc_axilite2csr_state[0]),
    .D(builder_basesoc_axilite2csr_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_axilite2csr_state_0_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_13_s0 (
    .Q(builder_basesoc_port_adr_reg[13]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0) 
);
defparam builder_basesoc_port_adr_reg_13_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_12_s0 (
    .Q(builder_basesoc_port_adr_reg[12]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0) 
);
defparam builder_basesoc_port_adr_reg_12_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_11_s0 (
    .Q(builder_basesoc_port_adr_reg[11]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0) 
);
defparam builder_basesoc_port_adr_reg_11_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_10_s0 (
    .Q(builder_basesoc_port_adr_reg[10]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0) 
);
defparam builder_basesoc_port_adr_reg_10_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_9_s0 (
    .Q(builder_basesoc_port_adr_reg[9]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0) 
);
defparam builder_basesoc_port_adr_reg_9_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_8_s0 (
    .Q(builder_basesoc_port_adr_reg[8]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0) 
);
defparam builder_basesoc_port_adr_reg_8_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_7_s0 (
    .Q(builder_basesoc_port_adr_reg[7]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0) 
);
defparam builder_basesoc_port_adr_reg_7_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_6_s0 (
    .Q(builder_basesoc_port_adr_reg[6]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0) 
);
defparam builder_basesoc_port_adr_reg_6_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_5_s0 (
    .Q(builder_basesoc_port_adr_reg[5]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0) 
);
defparam builder_basesoc_port_adr_reg_5_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_4_s0 (
    .Q(builder_basesoc_port_adr_reg[4]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0) 
);
defparam builder_basesoc_port_adr_reg_4_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_3_s0 (
    .Q(builder_basesoc_port_adr_reg[3]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0) 
);
defparam builder_basesoc_port_adr_reg_3_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_2_s0 (
    .Q(builder_basesoc_port_adr_reg[2]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0) 
);
defparam builder_basesoc_port_adr_reg_2_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_1_s0 (
    .Q(builder_basesoc_port_adr_reg[1]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0) 
);
defparam builder_basesoc_port_adr_reg_1_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_0_s0 (
    .Q(builder_basesoc_port_adr_reg[0]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0) 
);
defparam builder_basesoc_port_adr_reg_0_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_31_s0 (
    .Q(builder_basesoc_port_dat_r_latched[31]),
    .D(builder_csr_interconnect_dat_r[31]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_31_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_30_s0 (
    .Q(builder_basesoc_port_dat_r_latched[30]),
    .D(builder_csr_interconnect_dat_r[30]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_30_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_29_s0 (
    .Q(builder_basesoc_port_dat_r_latched[29]),
    .D(builder_csr_interconnect_dat_r[29]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_29_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_28_s0 (
    .Q(builder_basesoc_port_dat_r_latched[28]),
    .D(builder_csr_interconnect_dat_r[28]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_28_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_27_s0 (
    .Q(builder_basesoc_port_dat_r_latched[27]),
    .D(builder_csr_interconnect_dat_r[27]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_27_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_26_s0 (
    .Q(builder_basesoc_port_dat_r_latched[26]),
    .D(builder_csr_interconnect_dat_r[26]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_26_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_25_s0 (
    .Q(builder_basesoc_port_dat_r_latched[25]),
    .D(builder_csr_interconnect_dat_r[25]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_25_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_24_s0 (
    .Q(builder_basesoc_port_dat_r_latched[24]),
    .D(builder_csr_interconnect_dat_r[24]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_24_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_23_s0 (
    .Q(builder_basesoc_port_dat_r_latched[23]),
    .D(builder_csr_interconnect_dat_r[23]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_23_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_22_s0 (
    .Q(builder_basesoc_port_dat_r_latched[22]),
    .D(builder_csr_interconnect_dat_r[22]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_22_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_21_s0 (
    .Q(builder_basesoc_port_dat_r_latched[21]),
    .D(builder_csr_interconnect_dat_r[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_21_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_20_s0 (
    .Q(builder_basesoc_port_dat_r_latched[20]),
    .D(builder_csr_interconnect_dat_r[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_20_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_19_s0 (
    .Q(builder_basesoc_port_dat_r_latched[19]),
    .D(builder_csr_interconnect_dat_r[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_19_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_18_s0 (
    .Q(builder_basesoc_port_dat_r_latched[18]),
    .D(builder_csr_interconnect_dat_r[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_18_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_17_s0 (
    .Q(builder_basesoc_port_dat_r_latched[17]),
    .D(builder_csr_interconnect_dat_r[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_17_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_16_s0 (
    .Q(builder_basesoc_port_dat_r_latched[16]),
    .D(builder_csr_interconnect_dat_r[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_16_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_15_s0 (
    .Q(builder_basesoc_port_dat_r_latched[15]),
    .D(builder_csr_interconnect_dat_r[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_15_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_14_s0 (
    .Q(builder_basesoc_port_dat_r_latched[14]),
    .D(builder_csr_interconnect_dat_r[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_14_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_13_s0 (
    .Q(builder_basesoc_port_dat_r_latched[13]),
    .D(builder_csr_interconnect_dat_r[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_13_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_12_s0 (
    .Q(builder_basesoc_port_dat_r_latched[12]),
    .D(builder_csr_interconnect_dat_r[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_12_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_11_s0 (
    .Q(builder_basesoc_port_dat_r_latched[11]),
    .D(builder_csr_interconnect_dat_r[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_11_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_10_s0 (
    .Q(builder_basesoc_port_dat_r_latched[10]),
    .D(builder_csr_interconnect_dat_r[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_10_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_9_s0 (
    .Q(builder_basesoc_port_dat_r_latched[9]),
    .D(builder_csr_interconnect_dat_r[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_9_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_8_s0 (
    .Q(builder_basesoc_port_dat_r_latched[8]),
    .D(builder_csr_interconnect_dat_r[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_8_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_7_s0 (
    .Q(builder_basesoc_port_dat_r_latched[7]),
    .D(builder_csr_interconnect_dat_r[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_7_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_6_s0 (
    .Q(builder_basesoc_port_dat_r_latched[6]),
    .D(builder_csr_interconnect_dat_r[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_6_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_5_s0 (
    .Q(builder_basesoc_port_dat_r_latched[5]),
    .D(builder_csr_interconnect_dat_r[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_5_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_4_s0 (
    .Q(builder_basesoc_port_dat_r_latched[4]),
    .D(builder_csr_interconnect_dat_r[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_4_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_3_s0 (
    .Q(builder_basesoc_port_dat_r_latched[3]),
    .D(builder_csr_interconnect_dat_r[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_3_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_2_s0 (
    .Q(builder_basesoc_port_dat_r_latched[2]),
    .D(builder_csr_interconnect_dat_r[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_2_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_1_s0 (
    .Q(builder_basesoc_port_dat_r_latched[1]),
    .D(builder_csr_interconnect_dat_r[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_1_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_0_s0 (
    .Q(builder_basesoc_port_dat_r_latched[0]),
    .D(builder_csr_interconnect_dat_r[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_0_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_31_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[31]),
    .D(n22728_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_31_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_30_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[30]),
    .D(n22730_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_30_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_29_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[29]),
    .D(n22732_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_29_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_28_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[28]),
    .D(n22734_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_28_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_27_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[27]),
    .D(n22736_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_27_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_26_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[26]),
    .D(n22738_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_26_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_25_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[25]),
    .D(n22740_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_25_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_24_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[24]),
    .D(n22742_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_24_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_23_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[23]),
    .D(n22744_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_23_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_22_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[22]),
    .D(n22746_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_22_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_21_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[21]),
    .D(n22748_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_21_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_20_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[20]),
    .D(n22750_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_20_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_19_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[19]),
    .D(n22752_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_19_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_18_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[18]),
    .D(n22754_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_18_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_17_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[17]),
    .D(n22756_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_17_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_16_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[16]),
    .D(n22758_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_16_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_15_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[15]),
    .D(n22760_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_15_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_14_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[14]),
    .D(n22762_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_14_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_13_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[13]),
    .D(n22764_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_13_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_12_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[12]),
    .D(n22766_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_12_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_11_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[11]),
    .D(n22768_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_11_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_10_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[10]),
    .D(n22770_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_10_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_9_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[9]),
    .D(n22772_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_9_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_8_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[8]),
    .D(n22774_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_8_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[7]),
    .D(n22776_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[6]),
    .D(n22778_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[5]),
    .D(n22780_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[4]),
    .D(n22782_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[3]),
    .D(n22784_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[2]),
    .D(n22786_10),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[1]),
    .D(n22787_9),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[0]),
    .D(n22788_9),
    .CLK(main_clkout0),
    .RESET(n22789_8),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_basesoc_reset_storage_1_s0 (
    .Q(main_basesoc_reset_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_reset0_re) 
);
defparam main_basesoc_reset_storage_1_s0.INIT=1'b0;
  DFFRE main_basesoc_reset_storage_0_s0 (
    .Q(main_basesoc_reset_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_reset0_re) 
);
defparam main_basesoc_reset_storage_0_s0.INIT=1'b0;
  DFFRE main_basesoc_reset_re_s0 (
    .Q(main_basesoc_reset_re),
    .D(builder_csr_bankarray_csrbank0_reset0_re),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_reset_re_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_31_s0 (
    .Q(main_basesoc_scratch_storage[31]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[31]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_31_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_30_s0 (
    .Q(main_basesoc_scratch_storage[30]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[30]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_30_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_29_s0 (
    .Q(main_basesoc_scratch_storage[29]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[29]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_29_s0.INIT=1'b0;
  DFFSE main_basesoc_scratch_storage_28_s0 (
    .Q(main_basesoc_scratch_storage[28]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[28]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_28_s0.INIT=1'b1;
  DFFRE main_basesoc_scratch_storage_27_s0 (
    .Q(main_basesoc_scratch_storage[27]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[27]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_27_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_26_s0 (
    .Q(main_basesoc_scratch_storage[26]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[26]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_26_s0.INIT=1'b0;
  DFFSE main_basesoc_scratch_storage_25_s0 (
    .Q(main_basesoc_scratch_storage[25]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[25]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_25_s0.INIT=1'b1;
  DFFRE main_basesoc_scratch_storage_24_s0 (
    .Q(main_basesoc_scratch_storage[24]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[24]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_24_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_23_s0 (
    .Q(main_basesoc_scratch_storage[23]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[23]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_23_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_22_s0 (
    .Q(main_basesoc_scratch_storage[22]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[22]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_22_s0.INIT=1'b0;
  DFFSE main_basesoc_scratch_storage_21_s0 (
    .Q(main_basesoc_scratch_storage[21]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[21]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_21_s0.INIT=1'b1;
  DFFSE main_basesoc_scratch_storage_20_s0 (
    .Q(main_basesoc_scratch_storage[20]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[20]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_20_s0.INIT=1'b1;
  DFFRE main_basesoc_scratch_storage_19_s0 (
    .Q(main_basesoc_scratch_storage[19]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_19_s0.INIT=1'b0;
  DFFSE main_basesoc_scratch_storage_18_s0 (
    .Q(main_basesoc_scratch_storage[18]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[18]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_18_s0.INIT=1'b1;
  DFFRE main_basesoc_scratch_storage_17_s0 (
    .Q(main_basesoc_scratch_storage[17]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_17_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_16_s0 (
    .Q(main_basesoc_scratch_storage[16]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_16_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_15_s0 (
    .Q(main_basesoc_scratch_storage[15]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_15_s0.INIT=1'b0;
  DFFSE main_basesoc_scratch_storage_14_s0 (
    .Q(main_basesoc_scratch_storage[14]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[14]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_14_s0.INIT=1'b1;
  DFFRE main_basesoc_scratch_storage_13_s0 (
    .Q(main_basesoc_scratch_storage[13]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_13_s0.INIT=1'b0;
  DFFSE main_basesoc_scratch_storage_12_s0 (
    .Q(main_basesoc_scratch_storage[12]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[12]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_12_s0.INIT=1'b1;
  DFFRE main_basesoc_scratch_storage_11_s0 (
    .Q(main_basesoc_scratch_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_11_s0.INIT=1'b0;
  DFFSE main_basesoc_scratch_storage_10_s0 (
    .Q(main_basesoc_scratch_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_10_s0.INIT=1'b1;
  DFFSE main_basesoc_scratch_storage_9_s0 (
    .Q(main_basesoc_scratch_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_9_s0.INIT=1'b1;
  DFFRE main_basesoc_scratch_storage_8_s0 (
    .Q(main_basesoc_scratch_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_8_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_7_s0 (
    .Q(main_basesoc_scratch_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_7_s0.INIT=1'b0;
  DFFSE main_basesoc_scratch_storage_6_s0 (
    .Q(main_basesoc_scratch_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_6_s0.INIT=1'b1;
  DFFSE main_basesoc_scratch_storage_5_s0 (
    .Q(main_basesoc_scratch_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_5_s0.INIT=1'b1;
  DFFSE main_basesoc_scratch_storage_4_s0 (
    .Q(main_basesoc_scratch_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_4_s0.INIT=1'b1;
  DFFSE main_basesoc_scratch_storage_3_s0 (
    .Q(main_basesoc_scratch_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_3_s0.INIT=1'b1;
  DFFRE main_basesoc_scratch_storage_2_s0 (
    .Q(main_basesoc_scratch_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_2_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_1_s0 (
    .Q(main_basesoc_scratch_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_1_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_0_s0 (
    .Q(main_basesoc_scratch_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_0_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface1_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[1]),
    .D(joypad_out_load_d),
    .CLK(main_clkout0),
    .RESET(n22861_9),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface1_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[0]),
    .D(n22860_10),
    .CLK(main_clkout0),
    .RESET(n22862_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_gpio_gpio_out_storage_1_s0 (
    .Q(joypad_out_load_d),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank1_out0_re) 
);
defparam main_gpio_gpio_out_storage_1_s0.INIT=1'b0;
  DFFRE main_gpio_gpio_out_storage_0_s0 (
    .Q(joypad_out_clk_d),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank1_out0_re) 
);
defparam main_gpio_gpio_out_storage_0_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface2_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[1]),
    .D(joypad2_out_load_d),
    .CLK(main_clkout0),
    .RESET(n22871_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface2_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[0]),
    .D(n22870_10),
    .CLK(main_clkout0),
    .RESET(n22872_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_gpio2_gpio_out_storage_1_s0 (
    .Q(joypad2_out_load_d),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank2_out0_re) 
);
defparam main_gpio2_gpio_out_storage_1_s0.INIT=1'b0;
  DFFRE main_gpio2_gpio_out_storage_0_s0 (
    .Q(joypad2_out_clk_d),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank2_out0_re) 
);
defparam main_gpio2_gpio_out_storage_0_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[0]),
    .D(gpio_stop),
    .CLK(main_clkout0),
    .RESET(n22878_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_gpio3_storage_s0 (
    .Q(gpio_stop),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_out0_re) 
);
defparam main_gpio3_storage_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[2]),
    .D(main__w_storage[2]),
    .CLK(main_clkout0),
    .RESET(n22887_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[1]),
    .D(main__w_storage[1]),
    .CLK(main_clkout0),
    .RESET(n22887_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[0]),
    .D(n22886_10),
    .CLK(main_clkout0),
    .RESET(n22889_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFSE main__w_storage_2_s0 (
    .Q(main__w_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_w0_re) 
);
defparam main__w_storage_2_s0.INIT=1'b1;
  DFFRE main__w_storage_1_s0 (
    .Q(main__w_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_w0_re) 
);
defparam main__w_storage_1_s0.INIT=1'b0;
  DFFSE main__w_storage_0_s0 (
    .Q(main__w_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_w0_re) 
);
defparam main__w_storage_0_s0.INIT=1'b1;
  DFFRE builder_csr_bankarray_sel_r_s0 (
    .Q(builder_csr_bankarray_sel_r),
    .D(builder_csr_bankarray_sel),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_csr_bankarray_sel_r_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[5]),
    .D(main_leds_storage[5]),
    .CLK(main_clkout0),
    .RESET(n22901_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[4]),
    .D(main_leds_storage[4]),
    .CLK(main_clkout0),
    .RESET(n22901_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[3]),
    .D(main_leds_storage[3]),
    .CLK(main_clkout0),
    .RESET(n22901_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[2]),
    .D(main_leds_storage[2]),
    .CLK(main_clkout0),
    .RESET(n22901_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[1]),
    .D(main_leds_storage[1]),
    .CLK(main_clkout0),
    .RESET(n22901_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[0]),
    .D(main_leds_storage[0]),
    .CLK(main_clkout0),
    .RESET(n22901_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_leds_storage_5_s0 (
    .Q(main_leds_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_out0_re) 
);
defparam main_leds_storage_5_s0.INIT=1'b0;
  DFFRE main_leds_storage_4_s0 (
    .Q(main_leds_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_out0_re) 
);
defparam main_leds_storage_4_s0.INIT=1'b0;
  DFFRE main_leds_storage_3_s0 (
    .Q(main_leds_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_out0_re) 
);
defparam main_leds_storage_3_s0.INIT=1'b0;
  DFFRE main_leds_storage_2_s0 (
    .Q(main_leds_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_out0_re) 
);
defparam main_leds_storage_2_s0.INIT=1'b0;
  DFFRE main_leds_storage_1_s0 (
    .Q(main_leds_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_out0_re) 
);
defparam main_leds_storage_1_s0.INIT=1'b0;
  DFFRE main_leds_storage_0_s0 (
    .Q(main_leds_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_out0_re) 
);
defparam main_leds_storage_0_s0.INIT=1'b0;
  DFFRE main_leds_re_s0 (
    .Q(main_leds_re),
    .D(builder_csr_bankarray_csrbank5_out0_re),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_leds_re_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface6_bank_bus_dat_r_15_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[15]),
    .D(n22950_10),
    .CLK(main_clkout0),
    .RESET(n22981_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_15_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface6_bank_bus_dat_r_14_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[14]),
    .D(n22952_10),
    .CLK(main_clkout0),
    .RESET(n22981_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_14_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface6_bank_bus_dat_r_13_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[13]),
    .D(n22954_10),
    .CLK(main_clkout0),
    .RESET(n22981_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_13_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface6_bank_bus_dat_r_12_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[12]),
    .D(n22956_12),
    .CLK(main_clkout0),
    .RESET(n22981_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_12_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface6_bank_bus_dat_r_11_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[11]),
    .D(n22958_12),
    .CLK(main_clkout0),
    .RESET(n22981_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_11_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface6_bank_bus_dat_r_10_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[10]),
    .D(n22960_12),
    .CLK(main_clkout0),
    .RESET(n22981_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_10_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface6_bank_bus_dat_r_9_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[9]),
    .D(n22962_12),
    .CLK(main_clkout0),
    .RESET(n22981_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_9_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface6_bank_bus_dat_r_8_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[8]),
    .D(n22964_12),
    .CLK(main_clkout0),
    .RESET(n22981_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_8_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface6_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[7]),
    .D(n22966_14),
    .CLK(main_clkout0),
    .RESET(n22981_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface6_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[6]),
    .D(n22968_14),
    .CLK(main_clkout0),
    .RESET(n22981_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface6_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[5]),
    .D(n22970_14),
    .CLK(main_clkout0),
    .RESET(n22981_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface6_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[4]),
    .D(n22972_14),
    .CLK(main_clkout0),
    .RESET(n22981_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface6_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[3]),
    .D(n22974_15),
    .CLK(main_clkout0),
    .RESET(n22981_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface6_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[2]),
    .D(n22976_15),
    .CLK(main_clkout0),
    .RESET(n22981_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface6_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[1]),
    .D(n22978_17),
    .CLK(main_clkout0),
    .RESET(n22981_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface6_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[0]),
    .D(n22980_17),
    .CLK(main_clkout0),
    .RESET(n22981_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_sdram_storage_3_s0 (
    .Q(main_sdram_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank6_dfii_control0_re) 
);
defparam main_sdram_storage_3_s0.INIT=1'b0;
  DFFRE main_sdram_storage_2_s0 (
    .Q(main_sdram_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank6_dfii_control0_re) 
);
defparam main_sdram_storage_2_s0.INIT=1'b0;
  DFFRE main_sdram_storage_1_s0 (
    .Q(main_sdram_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank6_dfii_control0_re) 
);
defparam main_sdram_storage_1_s0.INIT=1'b0;
  DFFSE main_sdram_storage_0_s0 (
    .Q(main_sdram_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank6_dfii_control0_re) 
);
defparam main_sdram_storage_0_s0.INIT=1'b1;
  DFFRE main_sdram_phaseinjector0_command_storage_7_s0 (
    .Q(main_sdram_phaseinjector0_command_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_command0_re) 
);
defparam main_sdram_phaseinjector0_command_storage_7_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_command_storage_6_s0 (
    .Q(main_sdram_phaseinjector0_command_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_command0_re) 
);
defparam main_sdram_phaseinjector0_command_storage_6_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_command_storage_5_s0 (
    .Q(main_sdram_phaseinjector0_command_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_command0_re) 
);
defparam main_sdram_phaseinjector0_command_storage_5_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_command_storage_4_s0 (
    .Q(main_sdram_phaseinjector0_command_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_command0_re) 
);
defparam main_sdram_phaseinjector0_command_storage_4_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_command_storage_3_s0 (
    .Q(main_sdram_phaseinjector0_command_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_command0_re) 
);
defparam main_sdram_phaseinjector0_command_storage_3_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_command_storage_2_s0 (
    .Q(main_sdram_phaseinjector0_command_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_command0_re) 
);
defparam main_sdram_phaseinjector0_command_storage_2_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_command_storage_1_s0 (
    .Q(main_sdram_phaseinjector0_command_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_command0_re) 
);
defparam main_sdram_phaseinjector0_command_storage_1_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_command_storage_0_s0 (
    .Q(main_sdram_phaseinjector0_command_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_command0_re) 
);
defparam main_sdram_phaseinjector0_command_storage_0_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_command_storage_7_s0 (
    .Q(main_sdram_phaseinjector1_command_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_command0_re) 
);
defparam main_sdram_phaseinjector1_command_storage_7_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_command_storage_6_s0 (
    .Q(main_sdram_phaseinjector1_command_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_command0_re) 
);
defparam main_sdram_phaseinjector1_command_storage_6_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_command_storage_5_s0 (
    .Q(main_sdram_phaseinjector1_command_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_command0_re) 
);
defparam main_sdram_phaseinjector1_command_storage_5_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_command_storage_4_s0 (
    .Q(main_sdram_phaseinjector1_command_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_command0_re) 
);
defparam main_sdram_phaseinjector1_command_storage_4_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_command_storage_3_s0 (
    .Q(main_sdram_phaseinjector1_command_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_command0_re) 
);
defparam main_sdram_phaseinjector1_command_storage_3_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_command_storage_2_s0 (
    .Q(main_sdram_phaseinjector1_command_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_command0_re) 
);
defparam main_sdram_phaseinjector1_command_storage_2_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_command_storage_1_s0 (
    .Q(main_sdram_phaseinjector1_command_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_command0_re) 
);
defparam main_sdram_phaseinjector1_command_storage_1_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_command_storage_0_s0 (
    .Q(main_sdram_phaseinjector1_command_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_command0_re) 
);
defparam main_sdram_phaseinjector1_command_storage_0_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_16_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[16]),
    .D(cs_storage[16]),
    .CLK(main_clkout0),
    .RESET(n23128_13),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_16_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_15_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[15]),
    .D(n23098_9),
    .CLK(main_clkout0),
    .RESET(n23129_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_15_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_14_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[14]),
    .D(n23100_9),
    .CLK(main_clkout0),
    .RESET(n23129_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_14_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_13_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[13]),
    .D(n23102_9),
    .CLK(main_clkout0),
    .RESET(n23129_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_13_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_12_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[12]),
    .D(n23104_9),
    .CLK(main_clkout0),
    .RESET(n23129_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_12_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_11_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[11]),
    .D(n23106_9),
    .CLK(main_clkout0),
    .RESET(n23129_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_11_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_10_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[10]),
    .D(n23108_9),
    .CLK(main_clkout0),
    .RESET(n23129_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_10_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_9_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[9]),
    .D(n23110_9),
    .CLK(main_clkout0),
    .RESET(n23129_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_9_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_8_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[8]),
    .D(n23112_9),
    .CLK(main_clkout0),
    .RESET(n23129_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_8_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[7]),
    .D(n23114_11),
    .CLK(main_clkout0),
    .RESET(n23129_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[6]),
    .D(n23116_11),
    .CLK(main_clkout0),
    .RESET(n23129_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[5]),
    .D(n23118_11),
    .CLK(main_clkout0),
    .RESET(n23129_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[4]),
    .D(n23120_11),
    .CLK(main_clkout0),
    .RESET(n23129_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[3]),
    .D(n23122_11),
    .CLK(main_clkout0),
    .RESET(n23129_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[2]),
    .D(n23124_11),
    .CLK(main_clkout0),
    .RESET(n23129_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[1]),
    .D(n23126_13),
    .CLK(main_clkout0),
    .RESET(n23129_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[0]),
    .D(n23127_13),
    .CLK(main_clkout0),
    .RESET(n23129_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE control_storage_15_s0 (
    .Q(control_storage[15]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_control0_re) 
);
defparam control_storage_15_s0.INIT=1'b0;
  DFFRE control_storage_14_s0 (
    .Q(control_storage[14]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_control0_re) 
);
defparam control_storage_14_s0.INIT=1'b0;
  DFFRE control_storage_13_s0 (
    .Q(control_storage[13]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_control0_re) 
);
defparam control_storage_13_s0.INIT=1'b0;
  DFFRE control_storage_12_s0 (
    .Q(control_storage[12]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_control0_re) 
);
defparam control_storage_12_s0.INIT=1'b0;
  DFFRE control_storage_11_s0 (
    .Q(control_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_control0_re) 
);
defparam control_storage_11_s0.INIT=1'b0;
  DFFRE control_storage_10_s0 (
    .Q(control_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_control0_re) 
);
defparam control_storage_10_s0.INIT=1'b0;
  DFFRE control_storage_9_s0 (
    .Q(control_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_control0_re) 
);
defparam control_storage_9_s0.INIT=1'b0;
  DFFRE control_storage_8_s0 (
    .Q(control_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_control0_re) 
);
defparam control_storage_8_s0.INIT=1'b0;
  DFFRE control_storage_7_s0 (
    .Q(control_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_control0_re) 
);
defparam control_storage_7_s0.INIT=1'b0;
  DFFRE control_storage_6_s0 (
    .Q(control_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_control0_re) 
);
defparam control_storage_6_s0.INIT=1'b0;
  DFFRE control_storage_5_s0 (
    .Q(control_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_control0_re) 
);
defparam control_storage_5_s0.INIT=1'b0;
  DFFRE control_storage_4_s0 (
    .Q(control_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_control0_re) 
);
defparam control_storage_4_s0.INIT=1'b0;
  DFFRE control_storage_3_s0 (
    .Q(control_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_control0_re) 
);
defparam control_storage_3_s0.INIT=1'b0;
  DFFRE control_storage_2_s0 (
    .Q(control_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_control0_re) 
);
defparam control_storage_2_s0.INIT=1'b0;
  DFFRE control_storage_1_s0 (
    .Q(control_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_control0_re) 
);
defparam control_storage_1_s0.INIT=1'b0;
  DFFRE control_storage_0_s0 (
    .Q(control_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_control0_re) 
);
defparam control_storage_0_s0.INIT=1'b0;
  DFFRE control_re_s0 (
    .Q(control_re),
    .D(builder_csr_bankarray_csrbank7_control0_re),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam control_re_s0.INIT=1'b0;
  DFFRE cs_storage_16_s0 (
    .Q(cs_storage[16]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_cs0_re) 
);
defparam cs_storage_16_s0.INIT=1'b0;
  DFFRE cs_storage_15_s0 (
    .Q(cs_storage[15]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_cs0_re) 
);
defparam cs_storage_15_s0.INIT=1'b0;
  DFFRE cs_storage_14_s0 (
    .Q(cs_storage[14]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_cs0_re) 
);
defparam cs_storage_14_s0.INIT=1'b0;
  DFFRE cs_storage_13_s0 (
    .Q(cs_storage[13]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_cs0_re) 
);
defparam cs_storage_13_s0.INIT=1'b0;
  DFFRE cs_storage_12_s0 (
    .Q(cs_storage[12]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_cs0_re) 
);
defparam cs_storage_12_s0.INIT=1'b0;
  DFFRE cs_storage_11_s0 (
    .Q(cs_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_cs0_re) 
);
defparam cs_storage_11_s0.INIT=1'b0;
  DFFRE cs_storage_10_s0 (
    .Q(cs_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_cs0_re) 
);
defparam cs_storage_10_s0.INIT=1'b0;
  DFFRE cs_storage_9_s0 (
    .Q(cs_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_cs0_re) 
);
defparam cs_storage_9_s0.INIT=1'b0;
  DFFRE cs_storage_8_s0 (
    .Q(cs_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_cs0_re) 
);
defparam cs_storage_8_s0.INIT=1'b0;
  DFFRE cs_storage_7_s0 (
    .Q(cs_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_cs0_re) 
);
defparam cs_storage_7_s0.INIT=1'b0;
  DFFRE cs_storage_6_s0 (
    .Q(cs_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_cs0_re) 
);
defparam cs_storage_6_s0.INIT=1'b0;
  DFFRE cs_storage_5_s0 (
    .Q(cs_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_cs0_re) 
);
defparam cs_storage_5_s0.INIT=1'b0;
  DFFRE cs_storage_4_s0 (
    .Q(cs_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_cs0_re) 
);
defparam cs_storage_4_s0.INIT=1'b0;
  DFFRE cs_storage_3_s0 (
    .Q(cs_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_cs0_re) 
);
defparam cs_storage_3_s0.INIT=1'b0;
  DFFRE cs_storage_2_s0 (
    .Q(cs_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_cs0_re) 
);
defparam cs_storage_2_s0.INIT=1'b0;
  DFFRE cs_storage_1_s0 (
    .Q(cs_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_cs0_re) 
);
defparam cs_storage_1_s0.INIT=1'b0;
  DFFSE cs_storage_0_s0 (
    .Q(cs_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_cs0_re) 
);
defparam cs_storage_0_s0.INIT=1'b1;
  DFFRE loopback_storage_s0 (
    .Q(loopback_storage),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_loopback0_re) 
);
defparam loopback_storage_s0.INIT=1'b0;
  DFFRE storage_15_s0 (
    .Q(storage[15]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_clk_divider0_re) 
);
defparam storage_15_s0.INIT=1'b0;
  DFFRE storage_14_s0 (
    .Q(storage[14]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_clk_divider0_re) 
);
defparam storage_14_s0.INIT=1'b0;
  DFFRE storage_13_s0 (
    .Q(storage[13]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_clk_divider0_re) 
);
defparam storage_13_s0.INIT=1'b0;
  DFFRE storage_12_s0 (
    .Q(storage[12]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_clk_divider0_re) 
);
defparam storage_12_s0.INIT=1'b0;
  DFFRE storage_11_s0 (
    .Q(storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_clk_divider0_re) 
);
defparam storage_11_s0.INIT=1'b0;
  DFFRE storage_10_s0 (
    .Q(storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_clk_divider0_re) 
);
defparam storage_10_s0.INIT=1'b0;
  DFFRE storage_9_s0 (
    .Q(storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_clk_divider0_re) 
);
defparam storage_9_s0.INIT=1'b0;
  DFFRE storage_8_s0 (
    .Q(storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_clk_divider0_re) 
);
defparam storage_8_s0.INIT=1'b0;
  DFFRE storage_7_s0 (
    .Q(storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_clk_divider0_re) 
);
defparam storage_7_s0.INIT=1'b0;
  DFFSE storage_6_s0 (
    .Q(storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_clk_divider0_re) 
);
defparam storage_6_s0.INIT=1'b1;
  DFFSE storage_5_s0 (
    .Q(storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_clk_divider0_re) 
);
defparam storage_5_s0.INIT=1'b1;
  DFFSE storage_4_s0 (
    .Q(storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_clk_divider0_re) 
);
defparam storage_4_s0.INIT=1'b1;
  DFFSE storage_3_s0 (
    .Q(storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_clk_divider0_re) 
);
defparam storage_3_s0.INIT=1'b1;
  DFFSE storage_2_s0 (
    .Q(storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_clk_divider0_re) 
);
defparam storage_2_s0.INIT=1'b1;
  DFFRE storage_1_s0 (
    .Q(storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_clk_divider0_re) 
);
defparam storage_1_s0.INIT=1'b0;
  DFFSE storage_0_s0 (
    .Q(storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_clk_divider0_re) 
);
defparam storage_0_s0.INIT=1'b1;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_31_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[31]),
    .D(n23225_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_31_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_30_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[30]),
    .D(n23227_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_30_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_29_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[29]),
    .D(n23229_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_29_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_28_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[28]),
    .D(n23231_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_28_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_27_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[27]),
    .D(n23233_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_27_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_26_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[26]),
    .D(n23235_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_26_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_25_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[25]),
    .D(n23237_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_25_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_24_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[24]),
    .D(n23239_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_24_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_23_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[23]),
    .D(n23241_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_23_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_22_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[22]),
    .D(n23243_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_22_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_21_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[21]),
    .D(n23245_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_21_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_20_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[20]),
    .D(n23247_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_20_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_19_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[19]),
    .D(n23249_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_19_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_18_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[18]),
    .D(n23251_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_18_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_17_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[17]),
    .D(n23253_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_17_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_16_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[16]),
    .D(n23255_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_16_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_15_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[15]),
    .D(n23257_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_15_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_14_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[14]),
    .D(n23259_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_14_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_13_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[13]),
    .D(n23261_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_13_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_12_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[12]),
    .D(n23263_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_12_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_11_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[11]),
    .D(n23265_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_11_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_10_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[10]),
    .D(n23267_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_10_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_9_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[9]),
    .D(n23269_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_9_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_8_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[8]),
    .D(n23271_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_8_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[7]),
    .D(n23273_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[6]),
    .D(n23275_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[5]),
    .D(n23277_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[4]),
    .D(n23279_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[3]),
    .D(n23281_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[2]),
    .D(n23283_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[1]),
    .D(n23285_9),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[0]),
    .D(n23286_14),
    .CLK(main_clkout0),
    .RESET(n23287_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_31_s0 (
    .Q(main_basesoc_timer_load_storage[31]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[31]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_31_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_30_s0 (
    .Q(main_basesoc_timer_load_storage[30]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[30]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_30_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_29_s0 (
    .Q(main_basesoc_timer_load_storage[29]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[29]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_29_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_28_s0 (
    .Q(main_basesoc_timer_load_storage[28]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[28]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_28_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_27_s0 (
    .Q(main_basesoc_timer_load_storage[27]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[27]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_27_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_26_s0 (
    .Q(main_basesoc_timer_load_storage[26]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[26]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_26_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_25_s0 (
    .Q(main_basesoc_timer_load_storage[25]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[25]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_25_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_24_s0 (
    .Q(main_basesoc_timer_load_storage[24]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[24]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_24_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_23_s0 (
    .Q(main_basesoc_timer_load_storage[23]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[23]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_23_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_22_s0 (
    .Q(main_basesoc_timer_load_storage[22]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[22]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_22_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_21_s0 (
    .Q(main_basesoc_timer_load_storage[21]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_21_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_20_s0 (
    .Q(main_basesoc_timer_load_storage[20]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_20_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_19_s0 (
    .Q(main_basesoc_timer_load_storage[19]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_19_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_18_s0 (
    .Q(main_basesoc_timer_load_storage[18]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_18_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_17_s0 (
    .Q(main_basesoc_timer_load_storage[17]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_17_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_16_s0 (
    .Q(main_basesoc_timer_load_storage[16]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_16_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_15_s0 (
    .Q(main_basesoc_timer_load_storage[15]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_15_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_14_s0 (
    .Q(main_basesoc_timer_load_storage[14]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_14_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_13_s0 (
    .Q(main_basesoc_timer_load_storage[13]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_13_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_12_s0 (
    .Q(main_basesoc_timer_load_storage[12]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_12_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_11_s0 (
    .Q(main_basesoc_timer_load_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_11_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_10_s0 (
    .Q(main_basesoc_timer_load_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_10_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_9_s0 (
    .Q(main_basesoc_timer_load_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_9_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_8_s0 (
    .Q(main_basesoc_timer_load_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_8_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_7_s0 (
    .Q(main_basesoc_timer_load_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_7_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_6_s0 (
    .Q(main_basesoc_timer_load_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_6_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_5_s0 (
    .Q(main_basesoc_timer_load_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_5_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_4_s0 (
    .Q(main_basesoc_timer_load_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_4_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_3_s0 (
    .Q(main_basesoc_timer_load_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_3_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_2_s0 (
    .Q(main_basesoc_timer_load_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_2_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_1_s0 (
    .Q(main_basesoc_timer_load_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_1_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_0_s0 (
    .Q(main_basesoc_timer_load_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_load0_re) 
);
defparam main_basesoc_timer_load_storage_0_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_31_s0 (
    .Q(main_basesoc_timer_reload_storage[31]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[31]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_31_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_30_s0 (
    .Q(main_basesoc_timer_reload_storage[30]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[30]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_30_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_29_s0 (
    .Q(main_basesoc_timer_reload_storage[29]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[29]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_29_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_28_s0 (
    .Q(main_basesoc_timer_reload_storage[28]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[28]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_28_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_27_s0 (
    .Q(main_basesoc_timer_reload_storage[27]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[27]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_27_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_26_s0 (
    .Q(main_basesoc_timer_reload_storage[26]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[26]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_26_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_25_s0 (
    .Q(main_basesoc_timer_reload_storage[25]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[25]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_25_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_24_s0 (
    .Q(main_basesoc_timer_reload_storage[24]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[24]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_24_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_23_s0 (
    .Q(main_basesoc_timer_reload_storage[23]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[23]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_23_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_22_s0 (
    .Q(main_basesoc_timer_reload_storage[22]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[22]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_22_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_21_s0 (
    .Q(main_basesoc_timer_reload_storage[21]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_21_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_20_s0 (
    .Q(main_basesoc_timer_reload_storage[20]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_20_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_19_s0 (
    .Q(main_basesoc_timer_reload_storage[19]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_19_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_18_s0 (
    .Q(main_basesoc_timer_reload_storage[18]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_18_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_17_s0 (
    .Q(main_basesoc_timer_reload_storage[17]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_17_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_16_s0 (
    .Q(main_basesoc_timer_reload_storage[16]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_16_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_15_s0 (
    .Q(main_basesoc_timer_reload_storage[15]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_15_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_14_s0 (
    .Q(main_basesoc_timer_reload_storage[14]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_14_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_13_s0 (
    .Q(main_basesoc_timer_reload_storage[13]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_13_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_12_s0 (
    .Q(main_basesoc_timer_reload_storage[12]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_12_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_11_s0 (
    .Q(main_basesoc_timer_reload_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_11_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_10_s0 (
    .Q(main_basesoc_timer_reload_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_10_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_9_s0 (
    .Q(main_basesoc_timer_reload_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_9_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_8_s0 (
    .Q(main_basesoc_timer_reload_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_8_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_7_s0 (
    .Q(main_basesoc_timer_reload_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_7_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_6_s0 (
    .Q(main_basesoc_timer_reload_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_6_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_5_s0 (
    .Q(main_basesoc_timer_reload_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_5_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_4_s0 (
    .Q(main_basesoc_timer_reload_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_4_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_3_s0 (
    .Q(main_basesoc_timer_reload_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_3_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_2_s0 (
    .Q(main_basesoc_timer_reload_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_2_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_1_s0 (
    .Q(main_basesoc_timer_reload_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_1_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_0_s0 (
    .Q(main_basesoc_timer_reload_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_0_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_en_storage_s0 (
    .Q(main_basesoc_timer_en_storage),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_en0_re) 
);
defparam main_basesoc_timer_en_storage_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_update_value_storage_s0 (
    .Q(main_basesoc_timer_update_value_storage),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_update_value0_re) 
);
defparam main_basesoc_timer_update_value_storage_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_update_value_re_s0 (
    .Q(main_basesoc_timer_update_value_re),
    .D(builder_csr_bankarray_csrbank8_update_value0_re),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_update_value_re_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_pending_r_s0 (
    .Q(main_basesoc_timer_pending_r),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_ev_pending_re) 
);
defparam main_basesoc_timer_pending_r_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_pending_re_s0 (
    .Q(main_basesoc_timer_pending_re),
    .D(builder_csr_bankarray_csrbank8_ev_pending_re),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_pending_re_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_enable_storage_s0 (
    .Q(main_basesoc_timer_enable_storage),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_ev_enable0_re) 
);
defparam main_basesoc_timer_enable_storage_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[7]),
    .D(storage_2_dat1[7]),
    .CLK(main_clkout0),
    .RESET(n23417_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[6]),
    .D(storage_2_dat1[6]),
    .CLK(main_clkout0),
    .RESET(n23417_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[5]),
    .D(storage_2_dat1[5]),
    .CLK(main_clkout0),
    .RESET(n23417_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[4]),
    .D(storage_2_dat1[4]),
    .CLK(main_clkout0),
    .RESET(n23417_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[3]),
    .D(storage_2_dat1[3]),
    .CLK(main_clkout0),
    .RESET(n23417_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[2]),
    .D(storage_2_dat1[2]),
    .CLK(main_clkout0),
    .RESET(n23417_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[1]),
    .D(n23415_10),
    .CLK(main_clkout0),
    .RESET(n23423_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[0]),
    .D(n23416_16),
    .CLK(main_clkout0),
    .RESET(n23423_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_pending_r_1_s0 (
    .Q(main_basesoc_uart_pending_r[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_ev_pending_re) 
);
defparam main_basesoc_uart_pending_r_1_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_pending_r_0_s0 (
    .Q(main_basesoc_uart_pending_r[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_ev_pending_re) 
);
defparam main_basesoc_uart_pending_r_0_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_pending_re_s0 (
    .Q(main_basesoc_uart_pending_re),
    .D(builder_csr_bankarray_csrbank9_ev_pending_re),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_uart_pending_re_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_enable_storage_1_s0 (
    .Q(main_basesoc_uart_enable_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_ev_enable0_re) 
);
defparam main_basesoc_uart_enable_storage_1_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_enable_storage_0_s0 (
    .Q(main_basesoc_uart_enable_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_ev_enable0_re) 
);
defparam main_basesoc_uart_enable_storage_0_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_31_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[31]),
    .D(n23444_12),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_31_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_30_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[30]),
    .D(n23446_12),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_30_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_29_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[29]),
    .D(n23448_12),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_29_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_28_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[28]),
    .D(n23450_12),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_28_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_27_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[27]),
    .D(n23452_12),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_27_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_26_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[26]),
    .D(n23454_12),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_26_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_25_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[25]),
    .D(n23456_12),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_25_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_24_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[24]),
    .D(n23458_12),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_24_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_23_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[23]),
    .D(n23460_12),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_23_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_22_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[22]),
    .D(n23462_9),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_22_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_21_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[21]),
    .D(n23464_9),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_21_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_20_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[20]),
    .D(n23466_9),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_20_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_19_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[19]),
    .D(n23468_9),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_19_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_18_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[18]),
    .D(n23470_9),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_18_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_17_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[17]),
    .D(n23472_9),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_17_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_16_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[16]),
    .D(n23474_9),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_16_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_15_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[15]),
    .D(n23476_9),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_15_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_14_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[14]),
    .D(n23478_9),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_14_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_13_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[13]),
    .D(n23480_9),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_13_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_12_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[12]),
    .D(n23482_9),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_12_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_11_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[11]),
    .D(n23484_9),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_11_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_10_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[10]),
    .D(n23486_9),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_10_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_9_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[9]),
    .D(n23488_9),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_9_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_8_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[8]),
    .D(n23490_9),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_8_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[7]),
    .D(n23492_9),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[6]),
    .D(n23494_9),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[5]),
    .D(n23496_9),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[4]),
    .D(n23498_9),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[3]),
    .D(n23500_9),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[2]),
    .D(n23502_9),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[1]),
    .D(n23504_9),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface10_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface10_bank_bus_dat_r[0]),
    .D(n23505_13),
    .CLK(main_clkout0),
    .RESET(n23506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface10_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_31_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[31]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[31]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_31_s0.INIT=1'b0;
  DFFSE main_vfb_litedramdmareader_base_storage_30_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[30]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[30]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_30_s0.INIT=1'b1;
  DFFRE main_vfb_litedramdmareader_base_storage_29_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[29]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[29]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_29_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_28_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[28]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[28]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_28_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_27_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[27]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[27]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_27_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_26_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[26]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[26]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_26_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_25_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[25]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[25]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_25_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_24_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[24]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[24]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_24_s0.INIT=1'b0;
  DFFSE main_vfb_litedramdmareader_base_storage_23_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[23]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[23]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_23_s0.INIT=1'b1;
  DFFSE main_vfb_litedramdmareader_base_storage_22_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[22]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[22]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_22_s0.INIT=1'b1;
  DFFRE main_vfb_litedramdmareader_base_storage_21_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[21]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_21_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_20_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[20]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_20_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_19_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[19]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_19_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_18_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[18]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_18_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_17_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[17]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_17_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_16_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[16]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_16_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_15_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[15]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_15_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_14_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[14]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_14_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_13_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[13]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_13_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_12_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[12]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_12_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_11_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_11_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_10_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_10_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_9_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_9_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_8_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_8_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_7_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_7_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_6_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_6_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_5_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_5_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_4_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_4_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_3_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_3_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_2_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_2_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_1_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_1_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_0_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_0_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_31_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[31]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[31]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_31_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_30_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[30]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[30]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_30_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_29_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[29]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[29]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_29_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_28_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[28]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[28]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_28_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_27_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[27]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[27]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_27_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_26_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[26]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[26]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_26_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_25_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[25]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[25]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_25_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_24_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[24]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[24]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_24_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_23_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[23]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[23]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_23_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_22_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[22]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[22]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_22_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_21_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[21]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_21_s0.INIT=1'b0;
  DFFSE main_vfb_litedramdmareader_length_storage_20_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[20]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[20]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_20_s0.INIT=1'b1;
  DFFRE main_vfb_litedramdmareader_length_storage_19_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[19]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_19_s0.INIT=1'b0;
  DFFSE main_vfb_litedramdmareader_length_storage_18_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[18]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[18]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_18_s0.INIT=1'b1;
  DFFSE main_vfb_litedramdmareader_length_storage_17_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[17]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[17]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_17_s0.INIT=1'b1;
  DFFSE main_vfb_litedramdmareader_length_storage_16_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[16]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[16]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_16_s0.INIT=1'b1;
  DFFRE main_vfb_litedramdmareader_length_storage_15_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[15]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_15_s0.INIT=1'b0;
  DFFSE main_vfb_litedramdmareader_length_storage_14_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[14]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[14]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_14_s0.INIT=1'b1;
  DFFSE main_vfb_litedramdmareader_length_storage_13_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[13]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[13]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_13_s0.INIT=1'b1;
  DFFSE main_vfb_litedramdmareader_length_storage_12_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[12]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[12]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_12_s0.INIT=1'b1;
  DFFRE main_vfb_litedramdmareader_length_storage_11_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_11_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_10_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_10_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_9_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_9_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_8_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_8_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_7_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_7_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_6_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_6_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_5_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_5_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_4_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_4_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_3_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_3_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_2_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_2_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_1_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_1_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_0_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_0_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_enable_storage_s0 (
    .Q(main_vfb_litedramdmareader_enable_storage),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_enable0_re) 
);
defparam main_vfb_litedramdmareader_enable_storage_s0.INIT=1'b0;
  DFFSE main_vfb_litedramdmareader_loop_storage_s0 (
    .Q(main_vfb_litedramdmareader_loop_storage),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank10_dma_loop0_re) 
);
defparam main_vfb_litedramdmareader_loop_storage_s0.INIT=1'b1;
  DFFRE builder_csr_bankarray_interface11_bank_bus_dat_r_11_s0 (
    .Q(builder_csr_bankarray_interface11_bank_bus_dat_r[11]),
    .D(n23628_14),
    .CLK(main_clkout0),
    .RESET(n23650_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface11_bank_bus_dat_r_11_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface11_bank_bus_dat_r_10_s0 (
    .Q(builder_csr_bankarray_interface11_bank_bus_dat_r[10]),
    .D(n23630_14),
    .CLK(main_clkout0),
    .RESET(n23650_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface11_bank_bus_dat_r_10_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface11_bank_bus_dat_r_9_s0 (
    .Q(builder_csr_bankarray_interface11_bank_bus_dat_r[9]),
    .D(n23632_14),
    .CLK(main_clkout0),
    .RESET(n23650_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface11_bank_bus_dat_r_9_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface11_bank_bus_dat_r_8_s0 (
    .Q(builder_csr_bankarray_interface11_bank_bus_dat_r[8]),
    .D(n23634_14),
    .CLK(main_clkout0),
    .RESET(n23650_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface11_bank_bus_dat_r_8_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface11_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface11_bank_bus_dat_r[7]),
    .D(n23636_14),
    .CLK(main_clkout0),
    .RESET(n23650_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface11_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface11_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface11_bank_bus_dat_r[6]),
    .D(n23638_14),
    .CLK(main_clkout0),
    .RESET(n23650_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface11_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface11_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface11_bank_bus_dat_r[5]),
    .D(n23640_14),
    .CLK(main_clkout0),
    .RESET(n23650_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface11_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface11_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface11_bank_bus_dat_r[4]),
    .D(n23642_14),
    .CLK(main_clkout0),
    .RESET(n23650_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface11_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface11_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface11_bank_bus_dat_r[3]),
    .D(n23644_14),
    .CLK(main_clkout0),
    .RESET(n23650_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface11_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface11_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface11_bank_bus_dat_r[2]),
    .D(n23646_14),
    .CLK(main_clkout0),
    .RESET(n23650_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface11_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface11_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface11_bank_bus_dat_r[1]),
    .D(n23648_14),
    .CLK(main_clkout0),
    .RESET(n23650_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface11_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface11_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface11_bank_bus_dat_r[0]),
    .D(n23649_15),
    .CLK(main_clkout0),
    .RESET(n23650_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface11_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFSE main_vtg_enable_storage_s0 (
    .Q(main_vtg_enable_storage),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_enable0_re) 
);
defparam main_vtg_enable_storage_s0.INIT=1'b1;
  DFFRE main_vtg_hres_storage_11_s0 (
    .Q(main_vtg_hres_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hres0_re) 
);
defparam main_vtg_hres_storage_11_s0.INIT=1'b0;
  DFFRE main_vtg_hres_storage_10_s0 (
    .Q(main_vtg_hres_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hres0_re) 
);
defparam main_vtg_hres_storage_10_s0.INIT=1'b0;
  DFFSE main_vtg_hres_storage_9_s0 (
    .Q(main_vtg_hres_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hres0_re) 
);
defparam main_vtg_hres_storage_9_s0.INIT=1'b1;
  DFFSE main_vtg_hres_storage_8_s0 (
    .Q(main_vtg_hres_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hres0_re) 
);
defparam main_vtg_hres_storage_8_s0.INIT=1'b1;
  DFFRE main_vtg_hres_storage_7_s0 (
    .Q(main_vtg_hres_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hres0_re) 
);
defparam main_vtg_hres_storage_7_s0.INIT=1'b0;
  DFFRE main_vtg_hres_storage_6_s0 (
    .Q(main_vtg_hres_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hres0_re) 
);
defparam main_vtg_hres_storage_6_s0.INIT=1'b0;
  DFFSE main_vtg_hres_storage_5_s0 (
    .Q(main_vtg_hres_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hres0_re) 
);
defparam main_vtg_hres_storage_5_s0.INIT=1'b1;
  DFFRE main_vtg_hres_storage_4_s0 (
    .Q(main_vtg_hres_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hres0_re) 
);
defparam main_vtg_hres_storage_4_s0.INIT=1'b0;
  DFFRE main_vtg_hres_storage_3_s0 (
    .Q(main_vtg_hres_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hres0_re) 
);
defparam main_vtg_hres_storage_3_s0.INIT=1'b0;
  DFFRE main_vtg_hres_storage_2_s0 (
    .Q(main_vtg_hres_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hres0_re) 
);
defparam main_vtg_hres_storage_2_s0.INIT=1'b0;
  DFFRE main_vtg_hres_storage_1_s0 (
    .Q(main_vtg_hres_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hres0_re) 
);
defparam main_vtg_hres_storage_1_s0.INIT=1'b0;
  DFFRE main_vtg_hres_storage_0_s0 (
    .Q(main_vtg_hres_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hres0_re) 
);
defparam main_vtg_hres_storage_0_s0.INIT=1'b0;
  DFFRE main_vtg_hsync_start_storage_11_s0 (
    .Q(main_vtg_hsync_start_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hsync_start0_re) 
);
defparam main_vtg_hsync_start_storage_11_s0.INIT=1'b0;
  DFFRE main_vtg_hsync_start_storage_10_s0 (
    .Q(main_vtg_hsync_start_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hsync_start0_re) 
);
defparam main_vtg_hsync_start_storage_10_s0.INIT=1'b0;
  DFFSE main_vtg_hsync_start_storage_9_s0 (
    .Q(main_vtg_hsync_start_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hsync_start0_re) 
);
defparam main_vtg_hsync_start_storage_9_s0.INIT=1'b1;
  DFFSE main_vtg_hsync_start_storage_8_s0 (
    .Q(main_vtg_hsync_start_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hsync_start0_re) 
);
defparam main_vtg_hsync_start_storage_8_s0.INIT=1'b1;
  DFFSE main_vtg_hsync_start_storage_7_s0 (
    .Q(main_vtg_hsync_start_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hsync_start0_re) 
);
defparam main_vtg_hsync_start_storage_7_s0.INIT=1'b1;
  DFFSE main_vtg_hsync_start_storage_6_s0 (
    .Q(main_vtg_hsync_start_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hsync_start0_re) 
);
defparam main_vtg_hsync_start_storage_6_s0.INIT=1'b1;
  DFFSE main_vtg_hsync_start_storage_5_s0 (
    .Q(main_vtg_hsync_start_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hsync_start0_re) 
);
defparam main_vtg_hsync_start_storage_5_s0.INIT=1'b1;
  DFFSE main_vtg_hsync_start_storage_4_s0 (
    .Q(main_vtg_hsync_start_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hsync_start0_re) 
);
defparam main_vtg_hsync_start_storage_4_s0.INIT=1'b1;
  DFFRE main_vtg_hsync_start_storage_3_s0 (
    .Q(main_vtg_hsync_start_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hsync_start0_re) 
);
defparam main_vtg_hsync_start_storage_3_s0.INIT=1'b0;
  DFFRE main_vtg_hsync_start_storage_2_s0 (
    .Q(main_vtg_hsync_start_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hsync_start0_re) 
);
defparam main_vtg_hsync_start_storage_2_s0.INIT=1'b0;
  DFFSE main_vtg_hsync_start_storage_1_s0 (
    .Q(main_vtg_hsync_start_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hsync_start0_re) 
);
defparam main_vtg_hsync_start_storage_1_s0.INIT=1'b1;
  DFFRE main_vtg_hsync_start_storage_0_s0 (
    .Q(main_vtg_hsync_start_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hsync_start0_re) 
);
defparam main_vtg_hsync_start_storage_0_s0.INIT=1'b0;
  DFFRE main_vtg_hsync_end_storage_11_s0 (
    .Q(main_vtg_hsync_end_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hsync_end0_re) 
);
defparam main_vtg_hsync_end_storage_11_s0.INIT=1'b0;
  DFFRE main_vtg_hsync_end_storage_10_s0 (
    .Q(main_vtg_hsync_end_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hsync_end0_re) 
);
defparam main_vtg_hsync_end_storage_10_s0.INIT=1'b0;
  DFFSE main_vtg_hsync_end_storage_9_s0 (
    .Q(main_vtg_hsync_end_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hsync_end0_re) 
);
defparam main_vtg_hsync_end_storage_9_s0.INIT=1'b1;
  DFFSE main_vtg_hsync_end_storage_8_s0 (
    .Q(main_vtg_hsync_end_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hsync_end0_re) 
);
defparam main_vtg_hsync_end_storage_8_s0.INIT=1'b1;
  DFFSE main_vtg_hsync_end_storage_7_s0 (
    .Q(main_vtg_hsync_end_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hsync_end0_re) 
);
defparam main_vtg_hsync_end_storage_7_s0.INIT=1'b1;
  DFFSE main_vtg_hsync_end_storage_6_s0 (
    .Q(main_vtg_hsync_end_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hsync_end0_re) 
);
defparam main_vtg_hsync_end_storage_6_s0.INIT=1'b1;
  DFFSE main_vtg_hsync_end_storage_5_s0 (
    .Q(main_vtg_hsync_end_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hsync_end0_re) 
);
defparam main_vtg_hsync_end_storage_5_s0.INIT=1'b1;
  DFFSE main_vtg_hsync_end_storage_4_s0 (
    .Q(main_vtg_hsync_end_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hsync_end0_re) 
);
defparam main_vtg_hsync_end_storage_4_s0.INIT=1'b1;
  DFFRE main_vtg_hsync_end_storage_3_s0 (
    .Q(main_vtg_hsync_end_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hsync_end0_re) 
);
defparam main_vtg_hsync_end_storage_3_s0.INIT=1'b0;
  DFFRE main_vtg_hsync_end_storage_2_s0 (
    .Q(main_vtg_hsync_end_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hsync_end0_re) 
);
defparam main_vtg_hsync_end_storage_2_s0.INIT=1'b0;
  DFFSE main_vtg_hsync_end_storage_1_s0 (
    .Q(main_vtg_hsync_end_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hsync_end0_re) 
);
defparam main_vtg_hsync_end_storage_1_s0.INIT=1'b1;
  DFFSE main_vtg_hsync_end_storage_0_s0 (
    .Q(main_vtg_hsync_end_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hsync_end0_re) 
);
defparam main_vtg_hsync_end_storage_0_s0.INIT=1'b1;
  DFFRE main_vtg_hscan_storage_11_s0 (
    .Q(main_vtg_hscan_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hscan0_re) 
);
defparam main_vtg_hscan_storage_11_s0.INIT=1'b0;
  DFFSE main_vtg_hscan_storage_10_s0 (
    .Q(main_vtg_hscan_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hscan0_re) 
);
defparam main_vtg_hscan_storage_10_s0.INIT=1'b1;
  DFFRE main_vtg_hscan_storage_9_s0 (
    .Q(main_vtg_hscan_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hscan0_re) 
);
defparam main_vtg_hscan_storage_9_s0.INIT=1'b0;
  DFFRE main_vtg_hscan_storage_8_s0 (
    .Q(main_vtg_hscan_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hscan0_re) 
);
defparam main_vtg_hscan_storage_8_s0.INIT=1'b0;
  DFFRE main_vtg_hscan_storage_7_s0 (
    .Q(main_vtg_hscan_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hscan0_re) 
);
defparam main_vtg_hscan_storage_7_s0.INIT=1'b0;
  DFFRE main_vtg_hscan_storage_6_s0 (
    .Q(main_vtg_hscan_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hscan0_re) 
);
defparam main_vtg_hscan_storage_6_s0.INIT=1'b0;
  DFFRE main_vtg_hscan_storage_5_s0 (
    .Q(main_vtg_hscan_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hscan0_re) 
);
defparam main_vtg_hscan_storage_5_s0.INIT=1'b0;
  DFFSE main_vtg_hscan_storage_4_s0 (
    .Q(main_vtg_hscan_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hscan0_re) 
);
defparam main_vtg_hscan_storage_4_s0.INIT=1'b1;
  DFFSE main_vtg_hscan_storage_3_s0 (
    .Q(main_vtg_hscan_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hscan0_re) 
);
defparam main_vtg_hscan_storage_3_s0.INIT=1'b1;
  DFFSE main_vtg_hscan_storage_2_s0 (
    .Q(main_vtg_hscan_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hscan0_re) 
);
defparam main_vtg_hscan_storage_2_s0.INIT=1'b1;
  DFFSE main_vtg_hscan_storage_1_s0 (
    .Q(main_vtg_hscan_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hscan0_re) 
);
defparam main_vtg_hscan_storage_1_s0.INIT=1'b1;
  DFFSE main_vtg_hscan_storage_0_s0 (
    .Q(main_vtg_hscan_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_hscan0_re) 
);
defparam main_vtg_hscan_storage_0_s0.INIT=1'b1;
  DFFRE main_vtg_vres_storage_11_s0 (
    .Q(main_vtg_vres_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vres0_re) 
);
defparam main_vtg_vres_storage_11_s0.INIT=1'b0;
  DFFRE main_vtg_vres_storage_10_s0 (
    .Q(main_vtg_vres_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vres0_re) 
);
defparam main_vtg_vres_storage_10_s0.INIT=1'b0;
  DFFRE main_vtg_vres_storage_9_s0 (
    .Q(main_vtg_vres_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vres0_re) 
);
defparam main_vtg_vres_storage_9_s0.INIT=1'b0;
  DFFSE main_vtg_vres_storage_8_s0 (
    .Q(main_vtg_vres_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vres0_re) 
);
defparam main_vtg_vres_storage_8_s0.INIT=1'b1;
  DFFSE main_vtg_vres_storage_7_s0 (
    .Q(main_vtg_vres_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vres0_re) 
);
defparam main_vtg_vres_storage_7_s0.INIT=1'b1;
  DFFSE main_vtg_vres_storage_6_s0 (
    .Q(main_vtg_vres_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vres0_re) 
);
defparam main_vtg_vres_storage_6_s0.INIT=1'b1;
  DFFSE main_vtg_vres_storage_5_s0 (
    .Q(main_vtg_vres_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vres0_re) 
);
defparam main_vtg_vres_storage_5_s0.INIT=1'b1;
  DFFRE main_vtg_vres_storage_4_s0 (
    .Q(main_vtg_vres_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vres0_re) 
);
defparam main_vtg_vres_storage_4_s0.INIT=1'b0;
  DFFRE main_vtg_vres_storage_3_s0 (
    .Q(main_vtg_vres_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vres0_re) 
);
defparam main_vtg_vres_storage_3_s0.INIT=1'b0;
  DFFRE main_vtg_vres_storage_2_s0 (
    .Q(main_vtg_vres_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vres0_re) 
);
defparam main_vtg_vres_storage_2_s0.INIT=1'b0;
  DFFRE main_vtg_vres_storage_1_s0 (
    .Q(main_vtg_vres_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vres0_re) 
);
defparam main_vtg_vres_storage_1_s0.INIT=1'b0;
  DFFRE main_vtg_vres_storage_0_s0 (
    .Q(main_vtg_vres_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vres0_re) 
);
defparam main_vtg_vres_storage_0_s0.INIT=1'b0;
  DFFRE main_vtg_vsync_start_storage_11_s0 (
    .Q(main_vtg_vsync_start_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vsync_start0_re) 
);
defparam main_vtg_vsync_start_storage_11_s0.INIT=1'b0;
  DFFRE main_vtg_vsync_start_storage_10_s0 (
    .Q(main_vtg_vsync_start_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vsync_start0_re) 
);
defparam main_vtg_vsync_start_storage_10_s0.INIT=1'b0;
  DFFRE main_vtg_vsync_start_storage_9_s0 (
    .Q(main_vtg_vsync_start_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vsync_start0_re) 
);
defparam main_vtg_vsync_start_storage_9_s0.INIT=1'b0;
  DFFSE main_vtg_vsync_start_storage_8_s0 (
    .Q(main_vtg_vsync_start_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vsync_start0_re) 
);
defparam main_vtg_vsync_start_storage_8_s0.INIT=1'b1;
  DFFSE main_vtg_vsync_start_storage_7_s0 (
    .Q(main_vtg_vsync_start_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vsync_start0_re) 
);
defparam main_vtg_vsync_start_storage_7_s0.INIT=1'b1;
  DFFSE main_vtg_vsync_start_storage_6_s0 (
    .Q(main_vtg_vsync_start_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vsync_start0_re) 
);
defparam main_vtg_vsync_start_storage_6_s0.INIT=1'b1;
  DFFSE main_vtg_vsync_start_storage_5_s0 (
    .Q(main_vtg_vsync_start_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vsync_start0_re) 
);
defparam main_vtg_vsync_start_storage_5_s0.INIT=1'b1;
  DFFSE main_vtg_vsync_start_storage_4_s0 (
    .Q(main_vtg_vsync_start_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vsync_start0_re) 
);
defparam main_vtg_vsync_start_storage_4_s0.INIT=1'b1;
  DFFRE main_vtg_vsync_start_storage_3_s0 (
    .Q(main_vtg_vsync_start_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vsync_start0_re) 
);
defparam main_vtg_vsync_start_storage_3_s0.INIT=1'b0;
  DFFSE main_vtg_vsync_start_storage_2_s0 (
    .Q(main_vtg_vsync_start_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vsync_start0_re) 
);
defparam main_vtg_vsync_start_storage_2_s0.INIT=1'b1;
  DFFSE main_vtg_vsync_start_storage_1_s0 (
    .Q(main_vtg_vsync_start_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vsync_start0_re) 
);
defparam main_vtg_vsync_start_storage_1_s0.INIT=1'b1;
  DFFRE main_vtg_vsync_start_storage_0_s0 (
    .Q(main_vtg_vsync_start_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vsync_start0_re) 
);
defparam main_vtg_vsync_start_storage_0_s0.INIT=1'b0;
  DFFRE main_vtg_vsync_end_storage_11_s0 (
    .Q(main_vtg_vsync_end_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vsync_end0_re) 
);
defparam main_vtg_vsync_end_storage_11_s0.INIT=1'b0;
  DFFRE main_vtg_vsync_end_storage_10_s0 (
    .Q(main_vtg_vsync_end_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vsync_end0_re) 
);
defparam main_vtg_vsync_end_storage_10_s0.INIT=1'b0;
  DFFRE main_vtg_vsync_end_storage_9_s0 (
    .Q(main_vtg_vsync_end_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vsync_end0_re) 
);
defparam main_vtg_vsync_end_storage_9_s0.INIT=1'b0;
  DFFSE main_vtg_vsync_end_storage_8_s0 (
    .Q(main_vtg_vsync_end_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vsync_end0_re) 
);
defparam main_vtg_vsync_end_storage_8_s0.INIT=1'b1;
  DFFSE main_vtg_vsync_end_storage_7_s0 (
    .Q(main_vtg_vsync_end_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vsync_end0_re) 
);
defparam main_vtg_vsync_end_storage_7_s0.INIT=1'b1;
  DFFSE main_vtg_vsync_end_storage_6_s0 (
    .Q(main_vtg_vsync_end_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vsync_end0_re) 
);
defparam main_vtg_vsync_end_storage_6_s0.INIT=1'b1;
  DFFSE main_vtg_vsync_end_storage_5_s0 (
    .Q(main_vtg_vsync_end_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vsync_end0_re) 
);
defparam main_vtg_vsync_end_storage_5_s0.INIT=1'b1;
  DFFSE main_vtg_vsync_end_storage_4_s0 (
    .Q(main_vtg_vsync_end_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vsync_end0_re) 
);
defparam main_vtg_vsync_end_storage_4_s0.INIT=1'b1;
  DFFRE main_vtg_vsync_end_storage_3_s0 (
    .Q(main_vtg_vsync_end_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vsync_end0_re) 
);
defparam main_vtg_vsync_end_storage_3_s0.INIT=1'b0;
  DFFSE main_vtg_vsync_end_storage_2_s0 (
    .Q(main_vtg_vsync_end_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vsync_end0_re) 
);
defparam main_vtg_vsync_end_storage_2_s0.INIT=1'b1;
  DFFSE main_vtg_vsync_end_storage_1_s0 (
    .Q(main_vtg_vsync_end_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vsync_end0_re) 
);
defparam main_vtg_vsync_end_storage_1_s0.INIT=1'b1;
  DFFSE main_vtg_vsync_end_storage_0_s0 (
    .Q(main_vtg_vsync_end_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vsync_end0_re) 
);
defparam main_vtg_vsync_end_storage_0_s0.INIT=1'b1;
  DFFRE main_vtg_vscan_storage_11_s0 (
    .Q(main_vtg_vscan_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vscan0_re) 
);
defparam main_vtg_vscan_storage_11_s0.INIT=1'b0;
  DFFRE main_vtg_vscan_storage_10_s0 (
    .Q(main_vtg_vscan_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vscan0_re) 
);
defparam main_vtg_vscan_storage_10_s0.INIT=1'b0;
  DFFSE main_vtg_vscan_storage_9_s0 (
    .Q(main_vtg_vscan_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vscan0_re) 
);
defparam main_vtg_vscan_storage_9_s0.INIT=1'b1;
  DFFRE main_vtg_vscan_storage_8_s0 (
    .Q(main_vtg_vscan_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vscan0_re) 
);
defparam main_vtg_vscan_storage_8_s0.INIT=1'b0;
  DFFRE main_vtg_vscan_storage_7_s0 (
    .Q(main_vtg_vscan_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vscan0_re) 
);
defparam main_vtg_vscan_storage_7_s0.INIT=1'b0;
  DFFRE main_vtg_vscan_storage_6_s0 (
    .Q(main_vtg_vscan_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vscan0_re) 
);
defparam main_vtg_vscan_storage_6_s0.INIT=1'b0;
  DFFRE main_vtg_vscan_storage_5_s0 (
    .Q(main_vtg_vscan_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vscan0_re) 
);
defparam main_vtg_vscan_storage_5_s0.INIT=1'b0;
  DFFRE main_vtg_vscan_storage_4_s0 (
    .Q(main_vtg_vscan_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vscan0_re) 
);
defparam main_vtg_vscan_storage_4_s0.INIT=1'b0;
  DFFSE main_vtg_vscan_storage_3_s0 (
    .Q(main_vtg_vscan_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vscan0_re) 
);
defparam main_vtg_vscan_storage_3_s0.INIT=1'b1;
  DFFSE main_vtg_vscan_storage_2_s0 (
    .Q(main_vtg_vscan_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vscan0_re) 
);
defparam main_vtg_vscan_storage_2_s0.INIT=1'b1;
  DFFRE main_vtg_vscan_storage_1_s0 (
    .Q(main_vtg_vscan_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vscan0_re) 
);
defparam main_vtg_vscan_storage_1_s0.INIT=1'b0;
  DFFRE main_vtg_vscan_storage_0_s0 (
    .Q(main_vtg_vscan_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank11_vscan0_re) 
);
defparam main_vtg_vscan_storage_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl0_regs0_s0 (
    .Q(builder_multiregimpl0_regs0),
    .D(serial_rx_d),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl0_regs0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl0_regs1_s0 (
    .Q(builder_multiregimpl0_regs1),
    .D(builder_multiregimpl0_regs0),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl0_regs1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl11_regs0_2_s0 (
    .Q(builder_multiregimpl11_regs0[2]),
    .D(main_vfb_cdc_cdc_graycounter1_q[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl11_regs0_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl11_regs0_1_s0 (
    .Q(builder_multiregimpl11_regs0[1]),
    .D(main_vfb_cdc_cdc_graycounter1_q[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl11_regs0_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl11_regs0_0_s0 (
    .Q(builder_multiregimpl11_regs0[0]),
    .D(main_vfb_cdc_cdc_graycounter1_q[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl11_regs0_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl11_regs1_2_s0 (
    .Q(builder_multiregimpl11_regs1[2]),
    .D(builder_multiregimpl11_regs0[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl11_regs1_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl11_regs1_1_s0 (
    .Q(builder_multiregimpl11_regs1[1]),
    .D(builder_multiregimpl11_regs0[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl11_regs1_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl11_regs1_0_s0 (
    .Q(builder_multiregimpl11_regs1[0]),
    .D(builder_multiregimpl11_regs0[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl11_regs1_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl13_regs0_s0 (
    .Q(builder_multiregimpl13_regs0),
    .D(joypad_in_data_d),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl13_regs0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl13_regs1_s0 (
    .Q(builder_multiregimpl13_regs1),
    .D(builder_multiregimpl13_regs0),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl13_regs1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl14_regs0_s0 (
    .Q(builder_multiregimpl14_regs0),
    .D(joypad2_in_data_d),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl14_regs0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl14_regs1_s0 (
    .Q(builder_multiregimpl14_regs1),
    .D(builder_multiregimpl14_regs0),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl14_regs1_s0.INIT=1'b0;
  DFFRE main_phase_sys2x_s0 (
    .Q(main_phase_sys2x),
    .D(n28181_5),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_phase_sys2x_s0.INIT=1'b0;
  DFFRE main_phase_sel_s0 (
    .Q(main_phase_sel),
    .D(n28173_4),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_phase_sel_s0.INIT=1'b0;
  DFFRE main_wr_data_en_d_s0 (
    .Q(main_wr_data_en_d),
    .D(n7796_4),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_wr_data_en_d_s0.INIT=1'b0;
  DFFRE main_rddata_d_15_s0 (
    .Q(main_rddata_d[15]),
    .D(main_full_rate_phy_dfi_p0_rddata[15]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_15_s0.INIT=1'b0;
  DFFRE main_rddata_d_14_s0 (
    .Q(main_rddata_d[14]),
    .D(main_full_rate_phy_dfi_p0_rddata[14]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_14_s0.INIT=1'b0;
  DFFRE main_rddata_d_13_s0 (
    .Q(main_rddata_d[13]),
    .D(main_full_rate_phy_dfi_p0_rddata[13]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_13_s0.INIT=1'b0;
  DFFRE main_rddata_d_12_s0 (
    .Q(main_rddata_d[12]),
    .D(main_full_rate_phy_dfi_p0_rddata[12]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_12_s0.INIT=1'b0;
  DFFRE main_rddata_d_11_s0 (
    .Q(main_rddata_d[11]),
    .D(main_full_rate_phy_dfi_p0_rddata[11]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_11_s0.INIT=1'b0;
  DFFRE main_rddata_d_10_s0 (
    .Q(main_rddata_d[10]),
    .D(main_full_rate_phy_dfi_p0_rddata[10]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_10_s0.INIT=1'b0;
  DFFRE main_rddata_d_9_s0 (
    .Q(main_rddata_d[9]),
    .D(main_full_rate_phy_dfi_p0_rddata[9]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_9_s0.INIT=1'b0;
  DFFRE main_rddata_d_8_s0 (
    .Q(main_rddata_d[8]),
    .D(main_full_rate_phy_dfi_p0_rddata[8]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_8_s0.INIT=1'b0;
  DFFRE main_rddata_d_7_s0 (
    .Q(main_rddata_d[7]),
    .D(main_full_rate_phy_dfi_p0_rddata[7]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_7_s0.INIT=1'b0;
  DFFRE main_rddata_d_6_s0 (
    .Q(main_rddata_d[6]),
    .D(main_full_rate_phy_dfi_p0_rddata[6]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_6_s0.INIT=1'b0;
  DFFRE main_rddata_d_5_s0 (
    .Q(main_rddata_d[5]),
    .D(main_full_rate_phy_dfi_p0_rddata[5]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_5_s0.INIT=1'b0;
  DFFRE main_rddata_d_4_s0 (
    .Q(main_rddata_d[4]),
    .D(main_full_rate_phy_dfi_p0_rddata[4]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_4_s0.INIT=1'b0;
  DFFRE main_rddata_d_3_s0 (
    .Q(main_rddata_d[3]),
    .D(main_full_rate_phy_dfi_p0_rddata[3]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_3_s0.INIT=1'b0;
  DFFRE main_rddata_d_2_s0 (
    .Q(main_rddata_d[2]),
    .D(main_full_rate_phy_dfi_p0_rddata[2]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_2_s0.INIT=1'b0;
  DFFRE main_rddata_d_1_s0 (
    .Q(main_rddata_d[1]),
    .D(main_full_rate_phy_dfi_p0_rddata[1]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_1_s0.INIT=1'b0;
  DFFRE main_rddata_d_0_s0 (
    .Q(main_rddata_d[0]),
    .D(main_full_rate_phy_dfi_p0_rddata[0]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_0_s0.INIT=1'b0;
  DFFRE main_full_rate_phy_rddata_en_2_s0 (
    .Q(main_full_rate_phy_rddata_en[2]),
    .D(main_full_rate_phy_rddata_en[1]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_full_rate_phy_rddata_en_2_s0.INIT=1'b0;
  DFFRE main_full_rate_phy_rddata_en_1_s0 (
    .Q(main_full_rate_phy_rddata_en[1]),
    .D(main_full_rate_phy_rddata_en[0]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_full_rate_phy_rddata_en_1_s0.INIT=1'b0;
  DFFRE main_full_rate_phy_rddata_en_0_s0 (
    .Q(main_full_rate_phy_rddata_en[0]),
    .D(main_full_rate_phy_dfi_p0_rddata_en),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_full_rate_phy_rddata_en_0_s0.INIT=1'b0;
  DFFRE main_full_rate_phy_dfi_p0_rddata_valid_s0 (
    .Q(main_full_rate_phy_dfi_p0_rddata_valid),
    .D(main_full_rate_phy_rddata_en[2]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_full_rate_phy_dfi_p0_rddata_valid_s0.INIT=1'b0;
  DFFRE mem_adr0_5_s0 (
    .Q(mem_adr0[5]),
    .D(builder_basesoc_adr[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE mem_adr0_4_s0 (
    .Q(mem_adr0[4]),
    .D(builder_basesoc_adr[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE mem_adr0_3_s0 (
    .Q(mem_adr0[3]),
    .D(builder_basesoc_adr[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE mem_adr0_2_s0 (
    .Q(mem_adr0[2]),
    .D(builder_basesoc_adr[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE mem_adr0_1_s0 (
    .Q(mem_adr0[1]),
    .D(builder_basesoc_adr[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE mem_adr0_0_s0 (
    .Q(mem_adr0[0]),
    .D(builder_basesoc_adr[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_1_dat1_7_s0 (
    .Q(storage_1_dat1[7]),
    .D(n28412_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
  DFFRE storage_1_dat1_6_s0 (
    .Q(storage_1_dat1[6]),
    .D(n28413_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
  DFFRE storage_1_dat1_5_s0 (
    .Q(storage_1_dat1[5]),
    .D(n28414_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
  DFFRE storage_1_dat1_4_s0 (
    .Q(storage_1_dat1[4]),
    .D(n28415_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
  DFFRE storage_1_dat1_3_s0 (
    .Q(storage_1_dat1[3]),
    .D(n28416_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
  DFFRE storage_1_dat1_2_s0 (
    .Q(storage_1_dat1[2]),
    .D(n28417_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
  DFFRE storage_1_dat1_1_s0 (
    .Q(storage_1_dat1[1]),
    .D(n28418_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
  DFFRE storage_1_dat1_0_s0 (
    .Q(storage_1_dat1[0]),
    .D(n28419_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
  DFFRE storage_2_dat1_7_s0 (
    .Q(storage_2_dat1[7]),
    .D(n28486_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
  DFFRE storage_2_dat1_6_s0 (
    .Q(storage_2_dat1[6]),
    .D(n28487_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
  DFFRE storage_2_dat1_5_s0 (
    .Q(storage_2_dat1[5]),
    .D(n28488_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
  DFFRE storage_2_dat1_4_s0 (
    .Q(storage_2_dat1[4]),
    .D(n28489_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
  DFFRE storage_2_dat1_3_s0 (
    .Q(storage_2_dat1[3]),
    .D(n28490_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
  DFFRE storage_2_dat1_2_s0 (
    .Q(storage_2_dat1[2]),
    .D(n28491_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
  DFFRE storage_2_dat1_1_s0 (
    .Q(storage_2_dat1[1]),
    .D(n28492_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
  DFFRE storage_2_dat1_0_s0 (
    .Q(storage_2_dat1[0]),
    .D(n28493_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
  DFFRE storage_9_dat1_33_s0 (
    .Q(storage_9_dat1[33]),
    .D(n29298_4),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_23_s0 (
    .Q(storage_9_dat1[23]),
    .D(n29308_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_22_s0 (
    .Q(storage_9_dat1[22]),
    .D(n29309_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_21_s0 (
    .Q(storage_9_dat1[21]),
    .D(n29310_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_20_s0 (
    .Q(storage_9_dat1[20]),
    .D(n29311_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_19_s0 (
    .Q(storage_9_dat1[19]),
    .D(n29312_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_18_s0 (
    .Q(storage_9_dat1[18]),
    .D(n29313_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_15_s0 (
    .Q(storage_9_dat1[15]),
    .D(n29316_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_14_s0 (
    .Q(storage_9_dat1[14]),
    .D(n29317_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_13_s0 (
    .Q(storage_9_dat1[13]),
    .D(n29318_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_12_s0 (
    .Q(storage_9_dat1[12]),
    .D(n29319_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_11_s0 (
    .Q(storage_9_dat1[11]),
    .D(n29320_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_10_s0 (
    .Q(storage_9_dat1[10]),
    .D(n29321_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_7_s0 (
    .Q(storage_9_dat1[7]),
    .D(n29324_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_6_s0 (
    .Q(storage_9_dat1[6]),
    .D(n29325_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_5_s0 (
    .Q(storage_9_dat1[5]),
    .D(n29326_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_4_s0 (
    .Q(storage_9_dat1[4]),
    .D(n29327_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_3_s0 (
    .Q(storage_9_dat1[3]),
    .D(n29328_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_2_s0 (
    .Q(storage_9_dat1[2]),
    .D(n29329_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFSE main_sdram_dfi_p1_cs_n_s1 (
    .Q(main_sdram_dfi_p1_cs_n),
    .D(sys_rst),
    .CLK(main_clkout0),
    .SET(GND),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_cs_n_s1.INIT=1'b1;
  DFFRE main_basesoc_rx_phase_31_s1 (
    .Q(main_basesoc_rx_phase[31]),
    .D(main_basesoc_rx_phase_31_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_31_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_2_s1 (
    .Q(main_basesoc_tx_phase[2]),
    .D(main_basesoc_tx_phase_2_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_2_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_4_s1 (
    .Q(main_basesoc_tx_phase[4]),
    .D(main_basesoc_tx_phase_4_12),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_4_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_5_s1 (
    .Q(main_basesoc_tx_phase[5]),
    .D(main_basesoc_tx_phase_5_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_5_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_7_s1 (
    .Q(main_basesoc_tx_phase[7]),
    .D(main_basesoc_tx_phase_7_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_7_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_9_s1 (
    .Q(main_basesoc_tx_phase[9]),
    .D(main_basesoc_tx_phase_9_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_9_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_10_s1 (
    .Q(main_basesoc_tx_phase[10]),
    .D(main_basesoc_tx_phase_10_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_10_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_11_s1 (
    .Q(main_basesoc_tx_phase[11]),
    .D(main_basesoc_tx_phase_11_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_11_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_12_s1 (
    .Q(main_basesoc_tx_phase[12]),
    .D(main_basesoc_tx_phase_12_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_12_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_13_s1 (
    .Q(main_basesoc_tx_phase[13]),
    .D(main_basesoc_tx_phase_13_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_13_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_14_s1 (
    .Q(main_basesoc_tx_phase[14]),
    .D(main_basesoc_tx_phase_14_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_14_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_15_s1 (
    .Q(main_basesoc_tx_phase[15]),
    .D(main_basesoc_tx_phase_15_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_15_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_17_s1 (
    .Q(main_basesoc_tx_phase[17]),
    .D(main_basesoc_tx_phase_17_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_17_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_18_s1 (
    .Q(main_basesoc_tx_phase[18]),
    .D(main_basesoc_tx_phase_18_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_18_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_20_s1 (
    .Q(main_basesoc_tx_phase[20]),
    .D(main_basesoc_tx_phase_20_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_20_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_23_s1 (
    .Q(main_basesoc_tx_phase[23]),
    .D(main_basesoc_tx_phase_23_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_23_s1.INIT=1'b0;
  DFFSE main_por_count_0_s2 (
    .Q(main_por_count[0]),
    .D(n19065_7),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_0_s2.INIT=1'b1;
  DFFSE main_por_count_1_s2 (
    .Q(main_por_count[1]),
    .D(n19064_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_1_s2.INIT=1'b1;
  DFFSE main_por_count_2_s2 (
    .Q(main_por_count[2]),
    .D(n19063_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_2_s2.INIT=1'b1;
  DFFSE main_por_count_3_s2 (
    .Q(main_por_count[3]),
    .D(n19062_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_3_s2.INIT=1'b1;
  DFFSE main_por_count_4_s2 (
    .Q(main_por_count[4]),
    .D(n19061_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_4_s2.INIT=1'b1;
  DFFSE main_por_count_5_s2 (
    .Q(main_por_count[5]),
    .D(n19060_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_5_s2.INIT=1'b1;
  DFFSE main_por_count_6_s2 (
    .Q(main_por_count[6]),
    .D(n19059_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_6_s2.INIT=1'b1;
  DFFSE main_por_count_7_s2 (
    .Q(main_por_count[7]),
    .D(n19058_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_7_s2.INIT=1'b1;
  DFFSE main_por_count_8_s2 (
    .Q(main_por_count[8]),
    .D(n19057_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_8_s2.INIT=1'b1;
  DFFSE main_por_count_9_s2 (
    .Q(main_por_count[9]),
    .D(n19056_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_9_s2.INIT=1'b1;
  DFFSE main_por_count_10_s2 (
    .Q(main_por_count[10]),
    .D(n19055_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_10_s2.INIT=1'b1;
  DFFSE main_por_count_11_s2 (
    .Q(main_por_count[11]),
    .D(n19054_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_11_s2.INIT=1'b1;
  DFFSE main_por_count_12_s2 (
    .Q(main_por_count[12]),
    .D(n19053_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_12_s2.INIT=1'b1;
  DFFSE main_por_count_13_s2 (
    .Q(main_por_count[13]),
    .D(n19052_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_13_s2.INIT=1'b1;
  DFFSE main_por_count_14_s2 (
    .Q(main_por_count[14]),
    .D(n19051_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_14_s2.INIT=1'b1;
  DFFSE main_por_count_15_s2 (
    .Q(main_por_count[15]),
    .D(n19050_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_15_s2.INIT=1'b1;
  DFFRE main_basesoc_uart_tx_pending_s1 (
    .Q(main_basesoc_uart_tx_pending),
    .D(n20797_5),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_pending_8) 
);
defparam main_basesoc_uart_tx_pending_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_pending_s1 (
    .Q(main_basesoc_uart_rx_pending),
    .D(n20801_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_pending_10) 
);
defparam main_basesoc_uart_rx_pending_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_readable_s1 (
    .Q(main_basesoc_uart_tx_fifo_readable),
    .D(main_basesoc_uart_tx_fifo_syncfifo_re),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_readable_8) 
);
defparam main_basesoc_uart_tx_fifo_readable_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_level0_4_s1 (
    .Q(main_basesoc_uart_tx_fifo_level0[4]),
    .D(n20848_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_level0_4_8) 
);
defparam main_basesoc_uart_tx_fifo_level0_4_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_level0_3_s1 (
    .Q(main_basesoc_uart_tx_fifo_level0[3]),
    .D(n20849_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_level0_4_8) 
);
defparam main_basesoc_uart_tx_fifo_level0_3_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_level0_2_s1 (
    .Q(main_basesoc_uart_tx_fifo_level0[2]),
    .D(n20850_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_level0_4_8) 
);
defparam main_basesoc_uart_tx_fifo_level0_2_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_level0_1_s1 (
    .Q(main_basesoc_uart_tx_fifo_level0[1]),
    .D(n20851_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_level0_4_8) 
);
defparam main_basesoc_uart_tx_fifo_level0_1_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_level0_0_s1 (
    .Q(main_basesoc_uart_tx_fifo_level0[0]),
    .D(n20852_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_level0_4_8) 
);
defparam main_basesoc_uart_tx_fifo_level0_0_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_readable_s1 (
    .Q(main_basesoc_uart_rx_fifo_readable),
    .D(main_basesoc_uart_rx_fifo_syncfifo_re),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_readable_8) 
);
defparam main_basesoc_uart_rx_fifo_readable_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_level0_4_s1 (
    .Q(main_basesoc_uart_rx_fifo_level0[4]),
    .D(n20898_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_level0_4_8) 
);
defparam main_basesoc_uart_rx_fifo_level0_4_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_level0_3_s1 (
    .Q(main_basesoc_uart_rx_fifo_level0[3]),
    .D(n20899_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_level0_4_8) 
);
defparam main_basesoc_uart_rx_fifo_level0_3_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_level0_2_s1 (
    .Q(main_basesoc_uart_rx_fifo_level0[2]),
    .D(n20900_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_level0_4_8) 
);
defparam main_basesoc_uart_rx_fifo_level0_2_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_level0_1_s1 (
    .Q(main_basesoc_uart_rx_fifo_level0[1]),
    .D(n20901_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_level0_4_8) 
);
defparam main_basesoc_uart_rx_fifo_level0_1_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_level0_0_s1 (
    .Q(main_basesoc_uart_rx_fifo_level0[0]),
    .D(n20902_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_level0_4_8) 
);
defparam main_basesoc_uart_rx_fifo_level0_0_s1.INIT=1'b0;
  DFFRE main_basesoc_timer_zero_pending_s1 (
    .Q(main_basesoc_timer_zero_pending),
    .D(n21035_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_zero_pending_10) 
);
defparam main_basesoc_timer_zero_pending_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_level_2_s1 (
    .Q(main_sdram_bankmachine0_level[2]),
    .D(n21278_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_level_3_19) 
);
defparam main_sdram_bankmachine0_level_2_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_twtpcon_count_1_s1 (
    .Q(main_sdram_bankmachine0_twtpcon_count[1]),
    .D(n21315_5),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_twtpcon_count_1_10) 
);
defparam main_sdram_bankmachine0_twtpcon_count_1_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_twtpcon_count_0_s1 (
    .Q(main_sdram_bankmachine0_twtpcon_count[0]),
    .D(n21316_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_twtpcon_count_1_10) 
);
defparam main_sdram_bankmachine0_twtpcon_count_0_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_trccon_count_1_s1 (
    .Q(main_sdram_bankmachine0_trccon_count[1]),
    .D(n21328_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_trccon_count_1_12) 
);
defparam main_sdram_bankmachine0_trccon_count_1_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_trascon_count_1_s1 (
    .Q(main_sdram_bankmachine0_trascon_count[1]),
    .D(n21341_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_trascon_count_1_10) 
);
defparam main_sdram_bankmachine0_trascon_count_1_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_level_2_s1 (
    .Q(main_sdram_bankmachine1_level[2]),
    .D(n21411_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_level_3_19) 
);
defparam main_sdram_bankmachine1_level_2_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_trccon_count_1_s1 (
    .Q(main_sdram_bankmachine1_trccon_count[1]),
    .D(n21461_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_trccon_count_1_12) 
);
defparam main_sdram_bankmachine1_trccon_count_1_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_trascon_count_1_s1 (
    .Q(main_sdram_bankmachine1_trascon_count[1]),
    .D(n21474_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_trascon_count_1_10) 
);
defparam main_sdram_bankmachine1_trascon_count_1_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_level_2_s1 (
    .Q(main_sdram_bankmachine2_level[2]),
    .D(n21544_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_level_3_19) 
);
defparam main_sdram_bankmachine2_level_2_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_twtpcon_count_1_s1 (
    .Q(main_sdram_bankmachine2_twtpcon_count[1]),
    .D(n21581_5),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_twtpcon_count_1_10) 
);
defparam main_sdram_bankmachine2_twtpcon_count_1_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_twtpcon_count_0_s1 (
    .Q(main_sdram_bankmachine2_twtpcon_count[0]),
    .D(n21582_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_twtpcon_count_1_10) 
);
defparam main_sdram_bankmachine2_twtpcon_count_0_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_trccon_count_1_s1 (
    .Q(main_sdram_bankmachine2_trccon_count[1]),
    .D(n21594_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_trccon_count_1_12) 
);
defparam main_sdram_bankmachine2_trccon_count_1_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_trascon_count_1_s1 (
    .Q(main_sdram_bankmachine2_trascon_count[1]),
    .D(n21607_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_trascon_count_1_10) 
);
defparam main_sdram_bankmachine2_trascon_count_1_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_level_2_s1 (
    .Q(main_sdram_bankmachine3_level[2]),
    .D(n21677_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_level_3_19) 
);
defparam main_sdram_bankmachine3_level_2_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_twtpcon_count_1_s1 (
    .Q(main_sdram_bankmachine3_twtpcon_count[1]),
    .D(n21714_5),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_twtpcon_count_1_10) 
);
defparam main_sdram_bankmachine3_twtpcon_count_1_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_twtpcon_count_0_s1 (
    .Q(main_sdram_bankmachine3_twtpcon_count[0]),
    .D(n21715_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_twtpcon_count_1_10) 
);
defparam main_sdram_bankmachine3_twtpcon_count_0_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_trccon_count_1_s1 (
    .Q(main_sdram_bankmachine3_trccon_count[1]),
    .D(n21727_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_trccon_count_1_12) 
);
defparam main_sdram_bankmachine3_trccon_count_1_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_trascon_count_1_s1 (
    .Q(main_sdram_bankmachine3_trascon_count[1]),
    .D(n21740_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_trascon_count_1_10) 
);
defparam main_sdram_bankmachine3_trascon_count_1_s1.INIT=1'b0;
  DFFRE main_sdram_time0_3_s1 (
    .Q(main_sdram_time0[3]),
    .D(n21755_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_time0_4_14) 
);
defparam main_sdram_time0_3_s1.INIT=1'b0;
  DFFRE main_sdram_time0_2_s1 (
    .Q(main_sdram_time0[2]),
    .D(n21756_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_time0_4_14) 
);
defparam main_sdram_time0_2_s1.INIT=1'b0;
  DFFRE main_sdram_time0_1_s1 (
    .Q(main_sdram_time0[1]),
    .D(n21757_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_time0_4_14) 
);
defparam main_sdram_time0_1_s1.INIT=1'b0;
  DFFRE main_sdram_time0_0_s1 (
    .Q(main_sdram_time0[0]),
    .D(n21758_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_time0_4_14) 
);
defparam main_sdram_time0_0_s1.INIT=1'b0;
  DFFRE main_sdram_time1_2_s1 (
    .Q(main_sdram_time1[2]),
    .D(n21772_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_time1_3_14) 
);
defparam main_sdram_time1_2_s1.INIT=1'b0;
  DFFRE main_sdram_time1_1_s1 (
    .Q(main_sdram_time1[1]),
    .D(n21773_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_time1_3_14) 
);
defparam main_sdram_time1_1_s1.INIT=1'b0;
  DFFRE main_sdram_time1_0_s1 (
    .Q(main_sdram_time1[0]),
    .D(n21774_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_time1_3_14) 
);
defparam main_sdram_time1_0_s1.INIT=1'b0;
  DFFRE builder_basesoc_litedramnativeportconverter_state_s1 (
    .Q(builder_basesoc_litedramnativeportconverter_state),
    .D(builder_basesoc_litedramnativeportconverter_next_state_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n11674_3) 
);
defparam builder_basesoc_litedramnativeportconverter_state_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_14_s1 (
    .Q(main_vfb_dma_res_fifo_level[14]),
    .D(n22375_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_10) 
);
defparam main_vfb_dma_res_fifo_level_14_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_13_s1 (
    .Q(main_vfb_dma_res_fifo_level[13]),
    .D(n22376_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_10) 
);
defparam main_vfb_dma_res_fifo_level_13_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_12_s1 (
    .Q(main_vfb_dma_res_fifo_level[12]),
    .D(n22377_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_10) 
);
defparam main_vfb_dma_res_fifo_level_12_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_11_s1 (
    .Q(main_vfb_dma_res_fifo_level[11]),
    .D(n22378_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_10) 
);
defparam main_vfb_dma_res_fifo_level_11_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_10_s1 (
    .Q(main_vfb_dma_res_fifo_level[10]),
    .D(n22379_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_10) 
);
defparam main_vfb_dma_res_fifo_level_10_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_9_s1 (
    .Q(main_vfb_dma_res_fifo_level[9]),
    .D(n22380_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_10) 
);
defparam main_vfb_dma_res_fifo_level_9_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_8_s1 (
    .Q(main_vfb_dma_res_fifo_level[8]),
    .D(n22381_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_10) 
);
defparam main_vfb_dma_res_fifo_level_8_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_7_s1 (
    .Q(main_vfb_dma_res_fifo_level[7]),
    .D(n22382_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_10) 
);
defparam main_vfb_dma_res_fifo_level_7_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_6_s1 (
    .Q(main_vfb_dma_res_fifo_level[6]),
    .D(n22383_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_10) 
);
defparam main_vfb_dma_res_fifo_level_6_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_5_s1 (
    .Q(main_vfb_dma_res_fifo_level[5]),
    .D(n22384_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_10) 
);
defparam main_vfb_dma_res_fifo_level_5_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_4_s1 (
    .Q(main_vfb_dma_res_fifo_level[4]),
    .D(n22385_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_10) 
);
defparam main_vfb_dma_res_fifo_level_4_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_3_s1 (
    .Q(main_vfb_dma_res_fifo_level[3]),
    .D(n22386_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_10) 
);
defparam main_vfb_dma_res_fifo_level_3_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_2_s1 (
    .Q(main_vfb_dma_res_fifo_level[2]),
    .D(n22387_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_10) 
);
defparam main_vfb_dma_res_fifo_level_2_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_1_s1 (
    .Q(main_vfb_dma_res_fifo_level[1]),
    .D(n22388_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_10) 
);
defparam main_vfb_dma_res_fifo_level_1_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_0_s1 (
    .Q(main_vfb_dma_res_fifo_level[0]),
    .D(n22389_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_10) 
);
defparam main_vfb_dma_res_fifo_level_0_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_readable_s1 (
    .Q(main_vfb_dma_fifo_readable),
    .D(main_vfb_dma_fifo_syncfifo_re),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_readable_8) 
);
defparam main_vfb_dma_fifo_readable_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_14_s1 (
    .Q(main_vfb_dma_fifo_level0[14]),
    .D(n22515_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_14_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_13_s1 (
    .Q(main_vfb_dma_fifo_level0[13]),
    .D(n22516_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_13_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_12_s1 (
    .Q(main_vfb_dma_fifo_level0[12]),
    .D(n22517_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_12_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_11_s1 (
    .Q(main_vfb_dma_fifo_level0[11]),
    .D(n22518_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_11_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_10_s1 (
    .Q(main_vfb_dma_fifo_level0[10]),
    .D(n22519_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_10_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_9_s1 (
    .Q(main_vfb_dma_fifo_level0[9]),
    .D(n22520_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_9_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_8_s1 (
    .Q(main_vfb_dma_fifo_level0[8]),
    .D(n22521_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_8_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_7_s1 (
    .Q(main_vfb_dma_fifo_level0[7]),
    .D(n22522_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_7_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_6_s1 (
    .Q(main_vfb_dma_fifo_level0[6]),
    .D(n22523_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_6_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_5_s1 (
    .Q(main_vfb_dma_fifo_level0[5]),
    .D(n22524_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_5_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_4_s1 (
    .Q(main_vfb_dma_fifo_level0[4]),
    .D(n22525_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_4_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_3_s1 (
    .Q(main_vfb_dma_fifo_level0[3]),
    .D(n22526_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_3_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_2_s1 (
    .Q(main_vfb_dma_fifo_level0[2]),
    .D(n22527_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_2_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_1_s1 (
    .Q(main_vfb_dma_fifo_level0[1]),
    .D(n22528_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_1_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_0_s1 (
    .Q(main_vfb_dma_fifo_level0[0]),
    .D(n22529_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_0_s1.INIT=1'b0;
  DFFRE spisdcard_clk_s1 (
    .Q(spisdcard_clk_d),
    .D(n22611_5),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(spisdcard_clk_5) 
);
defparam spisdcard_clk_s1.INIT=1'b0;
  DFFRE mosi_sel_2_s1 (
    .Q(mosi_sel[2]),
    .D(n22639_5),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(mosi_sel_2_11) 
);
defparam mosi_sel_2_s1.INIT=1'b0;
  DFFRE builder_basesoc_spimaster_state_1_s1 (
    .Q(builder_basesoc_spimaster_state[1]),
    .D(builder_basesoc_spimaster_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n14677_3) 
);
defparam builder_basesoc_spimaster_state_1_s1.INIT=1'b0;
  DFFRE builder_basesoc_spimaster_state_0_s1 (
    .Q(builder_basesoc_spimaster_state[0]),
    .D(builder_basesoc_spimaster_next_state_0_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n14677_3) 
);
defparam builder_basesoc_spimaster_state_0_s1.INIT=1'b0;
  DFFRE builder_basesoc_refresher_state_0_s2 (
    .Q(builder_basesoc_refresher_state[0]),
    .D(builder_basesoc_refresher_next_state_0_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_refresher_state_1_16) 
);
defparam builder_basesoc_refresher_state_0_s2.INIT=1'b0;
  DFFRE builder_wishbone2axi0_state_1_s1 (
    .Q(builder_wishbone2axi0_state[1]),
    .D(builder_wishbone2axi0_next_state_1_19),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_wishbone2axi0_state_1_8) 
);
defparam builder_wishbone2axi0_state_1_s1.INIT=1'b0;
  DFFRE builder_wishbone2axi0_state_0_s1 (
    .Q(builder_wishbone2axi0_state[0]),
    .D(builder_wishbone2axi0_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_wishbone2axi0_next_state_1_17) 
);
defparam builder_wishbone2axi0_state_0_s1.INIT=1'b0;
  DFFRE builder_wishbone2axi1_state_1_s1 (
    .Q(builder_wishbone2axi1_state[1]),
    .D(builder_wishbone2axi1_next_state_1_18),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_wishbone2axi1_state_1_8) 
);
defparam builder_wishbone2axi1_state_1_s1.INIT=1'b0;
  DFFRE builder_wishbone2axi1_state_0_s1 (
    .Q(builder_wishbone2axi1_state[0]),
    .D(builder_wishbone2axi1_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_wishbone2axi1_next_state_1_16) 
);
defparam builder_wishbone2axi1_state_0_s1.INIT=1'b0;
  DFFRE builder_axi2axilite0_state_1_s1 (
    .Q(builder_axi2axilite0_state[1]),
    .D(builder_axi2axilite0_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axi2axilite0_next_state_1_14) 
);
defparam builder_axi2axilite0_state_1_s1.INIT=1'b0;
  DFFRE builder_axi2axilite0_state_0_s1 (
    .Q(builder_axi2axilite0_state[0]),
    .D(builder_axi2axilite0_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axi2axilite0_next_state_1_14) 
);
defparam builder_axi2axilite0_state_0_s1.INIT=1'b0;
  DFFRE builder_axi2axilite1_state_1_s1 (
    .Q(builder_axi2axilite1_state[1]),
    .D(builder_axi2axilite1_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axi2axilite1_next_state_1_14) 
);
defparam builder_axi2axilite1_state_1_s1.INIT=1'b0;
  DFFRE builder_axi2axilite1_state_0_s1 (
    .Q(builder_axi2axilite1_state[0]),
    .D(builder_axi2axilite1_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axi2axilite1_next_state_1_14) 
);
defparam builder_axi2axilite1_state_0_s1.INIT=1'b0;
  DFFRE builder_axi2axilite_state_1_s1 (
    .Q(builder_axi2axilite_state[1]),
    .D(builder_axi2axilite_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axi2axilite_next_state_1_14) 
);
defparam builder_axi2axilite_state_1_s1.INIT=1'b0;
  DFFRE builder_axi2axilite_state_0_s1 (
    .Q(builder_axi2axilite_state[0]),
    .D(builder_axi2axilite_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axi2axilite_next_state_1_14) 
);
defparam builder_axi2axilite_state_0_s1.INIT=1'b0;
  DFFRE builder_axi2axilite2_state_1_s1 (
    .Q(builder_axi2axilite2_state[1]),
    .D(builder_axi2axilite2_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axi2axilite2_next_state_1_14) 
);
defparam builder_axi2axilite2_state_1_s1.INIT=1'b0;
  DFFRE builder_axi2axilite2_state_0_s1 (
    .Q(builder_axi2axilite2_state[0]),
    .D(builder_axi2axilite2_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axi2axilite2_next_state_1_14) 
);
defparam builder_axi2axilite2_state_0_s1.INIT=1'b0;
  DFFRE builder_basesoc_bankmachine0_state_1_s1 (
    .Q(builder_basesoc_bankmachine0_state[1]),
    .D(builder_basesoc_bankmachine0_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_bankmachine0_next_state_1_22) 
);
defparam builder_basesoc_bankmachine0_state_1_s1.INIT=1'b0;
  DFFRE builder_basesoc_bankmachine0_state_0_s1 (
    .Q(builder_basesoc_bankmachine0_state[0]),
    .D(builder_basesoc_bankmachine0_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_bankmachine0_next_state_1_22) 
);
defparam builder_basesoc_bankmachine0_state_0_s1.INIT=1'b0;
  DFFRE builder_basesoc_bankmachine1_state_1_s1 (
    .Q(builder_basesoc_bankmachine1_state[1]),
    .D(builder_basesoc_bankmachine1_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_bankmachine1_next_state_1_22) 
);
defparam builder_basesoc_bankmachine1_state_1_s1.INIT=1'b0;
  DFFRE builder_basesoc_bankmachine1_state_0_s1 (
    .Q(builder_basesoc_bankmachine1_state[0]),
    .D(builder_basesoc_bankmachine1_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_bankmachine1_next_state_1_22) 
);
defparam builder_basesoc_bankmachine1_state_0_s1.INIT=1'b0;
  DFFRE builder_basesoc_bankmachine2_state_1_s1 (
    .Q(builder_basesoc_bankmachine2_state[1]),
    .D(builder_basesoc_bankmachine2_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_bankmachine2_next_state_1_22) 
);
defparam builder_basesoc_bankmachine2_state_1_s1.INIT=1'b0;
  DFFRE builder_basesoc_bankmachine2_state_0_s1 (
    .Q(builder_basesoc_bankmachine2_state[0]),
    .D(builder_basesoc_bankmachine2_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_bankmachine2_next_state_1_22) 
);
defparam builder_basesoc_bankmachine2_state_0_s1.INIT=1'b0;
  DFFRE builder_basesoc_bankmachine3_state_1_s1 (
    .Q(builder_basesoc_bankmachine3_state[1]),
    .D(builder_basesoc_bankmachine3_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_bankmachine3_next_state_1_22) 
);
defparam builder_basesoc_bankmachine3_state_1_s1.INIT=1'b0;
  DFFRE builder_basesoc_bankmachine3_state_0_s1 (
    .Q(builder_basesoc_bankmachine3_state[0]),
    .D(builder_basesoc_bankmachine3_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_bankmachine3_next_state_1_22) 
);
defparam builder_basesoc_bankmachine3_state_0_s1.INIT=1'b0;
  DFFRE builder_basesoc_fullmemorywe_state_1_s1 (
    .Q(builder_basesoc_fullmemorywe_state[1]),
    .D(builder_basesoc_fullmemorywe_next_state_1_15),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_fullmemorywe_state_1_8) 
);
defparam builder_basesoc_fullmemorywe_state_1_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_0_s8 (
    .Q(main_vfb_dma_res_fifo_consume_0_24),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_0_19),
    .CE(VCC) 
);
  DFFRE main_vfb_dma_res_fifo_consume_1_s8 (
    .Q(main_vfb_dma_res_fifo_consume_1_21),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_1_19),
    .CE(VCC) 
);
  DFFRE main_vfb_dma_res_fifo_consume_2_s8 (
    .Q(main_vfb_dma_res_fifo_consume_2_19),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_2_17),
    .CE(VCC) 
);
  DFFRE main_vfb_dma_res_fifo_consume_3_s8 (
    .Q(main_vfb_dma_res_fifo_consume_3_19),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_3_17),
    .CE(VCC) 
);
  DFFRE main_vfb_dma_res_fifo_consume_4_s8 (
    .Q(main_vfb_dma_res_fifo_consume_4_21),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_4_19),
    .CE(VCC) 
);
  DFFRE main_vfb_dma_res_fifo_consume_5_s8 (
    .Q(main_vfb_dma_res_fifo_consume_5_19),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_5_17),
    .CE(VCC) 
);
  DFFRE main_vfb_dma_res_fifo_consume_6_s8 (
    .Q(main_vfb_dma_res_fifo_consume_6_19),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_6_17),
    .CE(VCC) 
);
  DFFRE main_vfb_dma_res_fifo_consume_7_s8 (
    .Q(main_vfb_dma_res_fifo_consume_7_21),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_7_19),
    .CE(VCC) 
);
  DFFRE main_vfb_dma_res_fifo_consume_8_s8 (
    .Q(main_vfb_dma_res_fifo_consume_8_19),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_8_17),
    .CE(VCC) 
);
  DFFRE main_vfb_dma_res_fifo_consume_9_s8 (
    .Q(main_vfb_dma_res_fifo_consume_9_19),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_9_17),
    .CE(VCC) 
);
  DFFRE main_vfb_dma_res_fifo_consume_10_s8 (
    .Q(main_vfb_dma_res_fifo_consume_10_19),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_10_17),
    .CE(VCC) 
);
  DFFRE main_vfb_dma_res_fifo_consume_11_s8 (
    .Q(main_vfb_dma_res_fifo_consume_11_19),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_11_17),
    .CE(VCC) 
);
  DFFRE main_vfb_dma_res_fifo_consume_12_s8 (
    .Q(main_vfb_dma_res_fifo_consume_12_21),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_12_19),
    .CE(VCC) 
);
  DFFRE main_vfb_dma_res_fifo_consume_13_s8 (
    .Q(main_vfb_dma_res_fifo_consume_13_19),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_13_17),
    .CE(VCC) 
);
  DFFRE mosi_storage_7_s1 (
    .Q(mosi_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_7_20),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank7_mosi0_re) 
);
defparam mosi_storage_7_s1.INIT=1'b0;
  DFFRE mosi_storage_6_s1 (
    .Q(mosi_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_6_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank7_mosi0_re) 
);
defparam mosi_storage_6_s1.INIT=1'b0;
  DFFRE mosi_storage_5_s1 (
    .Q(mosi_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_5_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank7_mosi0_re) 
);
defparam mosi_storage_5_s1.INIT=1'b0;
  DFFRE mosi_storage_4_s1 (
    .Q(mosi_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_4_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank7_mosi0_re) 
);
defparam mosi_storage_4_s1.INIT=1'b0;
  DFFRE mosi_storage_3_s1 (
    .Q(mosi_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_3_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank7_mosi0_re) 
);
defparam mosi_storage_3_s1.INIT=1'b0;
  DFFRE mosi_storage_2_s1 (
    .Q(mosi_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_2_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank7_mosi0_re) 
);
defparam mosi_storage_2_s1.INIT=1'b0;
  DFFRE mosi_storage_1_s1 (
    .Q(mosi_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_1_23),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank7_mosi0_re) 
);
defparam mosi_storage_1_s1.INIT=1'b0;
  DFFRE mosi_storage_0_s1 (
    .Q(mosi_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_0_21),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank7_mosi0_re) 
);
defparam mosi_storage_0_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_15_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[15]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_15_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_15_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_14_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[14]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_14_16),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_14_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_13_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[13]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_13_16),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_13_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_12_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[12]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_12_20),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_12_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_11_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_11_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_11_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_10_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_10_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_10_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_9_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_9_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_9_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_8_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_8_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_8_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_7_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_7_20),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_7_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_6_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_6_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_6_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_5_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_5_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_5_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_4_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_4_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_4_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_3_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_3_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_3_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_2_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_2_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_2_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_1_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_1_23),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_1_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_0_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_0_21),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_0_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_baddress_storage_1_s1 (
    .Q(main_sdram_phaseinjector1_baddress_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_1_23),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_baddress0_re) 
);
defparam main_sdram_phaseinjector1_baddress_storage_1_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_baddress_storage_0_s1 (
    .Q(main_sdram_phaseinjector1_baddress_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_0_21),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_baddress0_re) 
);
defparam main_sdram_phaseinjector1_baddress_storage_0_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_address_storage_12_s1 (
    .Q(main_sdram_phaseinjector1_address_storage[12]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_12_20),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re) 
);
defparam main_sdram_phaseinjector1_address_storage_12_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_address_storage_11_s1 (
    .Q(main_sdram_phaseinjector1_address_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_11_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re) 
);
defparam main_sdram_phaseinjector1_address_storage_11_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_address_storage_10_s1 (
    .Q(main_sdram_phaseinjector1_address_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_10_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re) 
);
defparam main_sdram_phaseinjector1_address_storage_10_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_address_storage_9_s1 (
    .Q(main_sdram_phaseinjector1_address_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_9_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re) 
);
defparam main_sdram_phaseinjector1_address_storage_9_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_address_storage_8_s1 (
    .Q(main_sdram_phaseinjector1_address_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_8_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re) 
);
defparam main_sdram_phaseinjector1_address_storage_8_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_address_storage_7_s1 (
    .Q(main_sdram_phaseinjector1_address_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_7_20),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re) 
);
defparam main_sdram_phaseinjector1_address_storage_7_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_address_storage_6_s1 (
    .Q(main_sdram_phaseinjector1_address_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_6_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re) 
);
defparam main_sdram_phaseinjector1_address_storage_6_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_address_storage_5_s1 (
    .Q(main_sdram_phaseinjector1_address_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_5_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re) 
);
defparam main_sdram_phaseinjector1_address_storage_5_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_address_storage_4_s1 (
    .Q(main_sdram_phaseinjector1_address_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_4_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re) 
);
defparam main_sdram_phaseinjector1_address_storage_4_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_address_storage_3_s1 (
    .Q(main_sdram_phaseinjector1_address_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_3_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re) 
);
defparam main_sdram_phaseinjector1_address_storage_3_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_address_storage_2_s1 (
    .Q(main_sdram_phaseinjector1_address_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_2_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re) 
);
defparam main_sdram_phaseinjector1_address_storage_2_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_address_storage_1_s1 (
    .Q(main_sdram_phaseinjector1_address_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_1_23),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re) 
);
defparam main_sdram_phaseinjector1_address_storage_1_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_address_storage_0_s1 (
    .Q(main_sdram_phaseinjector1_address_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_0_21),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi1_address0_re) 
);
defparam main_sdram_phaseinjector1_address_storage_0_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_15_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[15]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_15_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_15_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_14_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[14]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_14_16),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_14_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_13_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[13]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_13_16),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_13_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_12_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[12]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_12_20),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_12_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_11_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_11_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_11_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_10_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_10_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_10_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_9_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_9_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_9_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_8_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_8_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_8_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_7_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_7_20),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_7_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_6_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_6_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_6_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_5_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_5_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_5_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_4_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_4_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_4_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_3_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_3_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_3_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_2_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_2_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_2_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_1_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_1_23),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_1_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_0_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_0_21),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_0_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_baddress_storage_1_s1 (
    .Q(main_sdram_phaseinjector0_baddress_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_1_23),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_baddress0_re) 
);
defparam main_sdram_phaseinjector0_baddress_storage_1_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_baddress_storage_0_s1 (
    .Q(main_sdram_phaseinjector0_baddress_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_0_21),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_baddress0_re) 
);
defparam main_sdram_phaseinjector0_baddress_storage_0_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_address_storage_12_s1 (
    .Q(main_sdram_phaseinjector0_address_storage[12]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_12_20),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_address0_re) 
);
defparam main_sdram_phaseinjector0_address_storage_12_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_address_storage_11_s1 (
    .Q(main_sdram_phaseinjector0_address_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_11_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_address0_re) 
);
defparam main_sdram_phaseinjector0_address_storage_11_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_address_storage_10_s1 (
    .Q(main_sdram_phaseinjector0_address_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_10_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_address0_re) 
);
defparam main_sdram_phaseinjector0_address_storage_10_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_address_storage_9_s1 (
    .Q(main_sdram_phaseinjector0_address_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_9_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_address0_re) 
);
defparam main_sdram_phaseinjector0_address_storage_9_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_address_storage_8_s1 (
    .Q(main_sdram_phaseinjector0_address_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_8_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_address0_re) 
);
defparam main_sdram_phaseinjector0_address_storage_8_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_address_storage_7_s1 (
    .Q(main_sdram_phaseinjector0_address_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_7_20),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_address0_re) 
);
defparam main_sdram_phaseinjector0_address_storage_7_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_address_storage_6_s1 (
    .Q(main_sdram_phaseinjector0_address_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_6_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_address0_re) 
);
defparam main_sdram_phaseinjector0_address_storage_6_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_address_storage_5_s1 (
    .Q(main_sdram_phaseinjector0_address_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_5_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_address0_re) 
);
defparam main_sdram_phaseinjector0_address_storage_5_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_address_storage_4_s1 (
    .Q(main_sdram_phaseinjector0_address_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_4_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_address0_re) 
);
defparam main_sdram_phaseinjector0_address_storage_4_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_address_storage_3_s1 (
    .Q(main_sdram_phaseinjector0_address_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_3_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_address0_re) 
);
defparam main_sdram_phaseinjector0_address_storage_3_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_address_storage_2_s1 (
    .Q(main_sdram_phaseinjector0_address_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_2_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_address0_re) 
);
defparam main_sdram_phaseinjector0_address_storage_2_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_address_storage_1_s1 (
    .Q(main_sdram_phaseinjector0_address_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_1_23),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_address0_re) 
);
defparam main_sdram_phaseinjector0_address_storage_1_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_address_storage_0_s1 (
    .Q(main_sdram_phaseinjector0_address_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_0_21),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank6_dfii_pi0_address0_re) 
);
defparam main_sdram_phaseinjector0_address_storage_0_s1.INIT=1'b0;
  DFFRE main_vtg_source_payload_hcount_0_s1 (
    .Q(main_vtg_source_payload_hcount[0]),
    .D(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_16),
    .CLK(main_clkout1),
    .RESET(n33934_5),
    .CE(VCC) 
);
defparam main_vtg_source_payload_hcount_0_s1.INIT=1'b0;
  DFFRE main_vfb_cdc_cdc_graycounter1_q_binary_0_s1 (
    .Q(main_vfb_cdc_cdc_graycounter1_q_binary[0]),
    .D(n14497_15),
    .CLK(main_clkout1),
    .RESET(dvi_rst),
    .CE(VCC) 
);
defparam main_vfb_cdc_cdc_graycounter1_q_binary_0_s1.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_beat_count_0_s1 (
    .Q(main_basesoc_basesoc_socbushandler_beat_count[0]),
    .D(n19221_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_basesoc_socbushandler_beat_count_0_s1.INIT=1'b0;
  DFFRE main_basesoc_basesoc_socbushandler_cmd_done_s1 (
    .Q(main_basesoc_basesoc_socbushandler_cmd_done),
    .D(main_basesoc_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_16),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_basesoc_socbushandler_cmd_done_s1.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_count_0_s1 (
    .Q(main_basesoc_socbushandler_beat_count[0]),
    .D(n19455_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_socbushandler_beat_count_0_s1.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_count_0_s1 (
    .Q(main_bridge_axi2axi_lite_beat_count[0]),
    .D(n19689_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi2axi_lite_beat_count_0_s1.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_count_0_s1 (
    .Q(builder_basesoc_socbushandler_beat_count[0]),
    .D(n19956_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_socbushandler_beat_count_0_s1.INIT=1'b0;
  DFFRE main_basesoc_ram_port_adr_reg_10_s1 (
    .Q(main_basesoc_ram_port_adr_reg[10]),
    .D(main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_10_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_ram_port_adr_reg_10_s1.INIT=1'b0;
  DFFRE main_basesoc_ram_port_adr_reg_9_s1 (
    .Q(main_basesoc_ram_port_adr_reg[9]),
    .D(main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_9_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_ram_port_adr_reg_9_s1.INIT=1'b0;
  DFFRE main_basesoc_ram_port_adr_reg_8_s1 (
    .Q(main_basesoc_ram_port_adr_reg[8]),
    .D(main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_8_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_ram_port_adr_reg_8_s1.INIT=1'b0;
  DFFRE main_basesoc_ram_port_adr_reg_7_s1 (
    .Q(main_basesoc_ram_port_adr_reg[7]),
    .D(main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_7_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_ram_port_adr_reg_7_s1.INIT=1'b0;
  DFFRE main_basesoc_ram_port_adr_reg_6_s1 (
    .Q(main_basesoc_ram_port_adr_reg[6]),
    .D(main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_6_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_ram_port_adr_reg_6_s1.INIT=1'b0;
  DFFRE main_basesoc_ram_port_adr_reg_5_s1 (
    .Q(main_basesoc_ram_port_adr_reg[5]),
    .D(main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_5_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_ram_port_adr_reg_5_s1.INIT=1'b0;
  DFFRE main_basesoc_ram_port_adr_reg_4_s1 (
    .Q(main_basesoc_ram_port_adr_reg[4]),
    .D(main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_4_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_ram_port_adr_reg_4_s1.INIT=1'b0;
  DFFRE main_basesoc_ram_port_adr_reg_3_s1 (
    .Q(main_basesoc_ram_port_adr_reg[3]),
    .D(main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_3_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_ram_port_adr_reg_3_s1.INIT=1'b0;
  DFFRE main_basesoc_ram_port_adr_reg_2_s1 (
    .Q(main_basesoc_ram_port_adr_reg[2]),
    .D(main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_2_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_ram_port_adr_reg_2_s1.INIT=1'b0;
  DFFRE main_basesoc_ram_port_adr_reg_1_s1 (
    .Q(main_basesoc_ram_port_adr_reg[1]),
    .D(main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_1_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_ram_port_adr_reg_1_s1.INIT=1'b0;
  DFFRE main_basesoc_ram_port_adr_reg_0_s1 (
    .Q(main_basesoc_ram_port_adr_reg[0]),
    .D(main_basesoc_ram_port_adr_reg_axilitesram1_next_value0_0_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_ram_port_adr_reg_0_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_count_3_s1 (
    .Q(main_basesoc_tx_count[3]),
    .D(n7350_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_count_3_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_count_1_s1 (
    .Q(main_basesoc_tx_count[1]),
    .D(n7352_12),
    .CLK(main_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_count_1_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_count_0_s1 (
    .Q(main_basesoc_tx_count[0]),
    .D(n7353_9),
    .CLK(main_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_count_0_s1.INIT=1'b0;
  DFFRE main_basesoc_rx_count_3_s1 (
    .Q(main_basesoc_rx_count[3]),
    .D(n7417_13),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_count_3_s1.INIT=1'b0;
  DFFRE main_basesoc_rx_count_1_s1 (
    .Q(main_basesoc_rx_count[1]),
    .D(n7419_12),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_count_1_s1.INIT=1'b0;
  DFFRE main_basesoc_rx_count_0_s1 (
    .Q(main_basesoc_rx_count[0]),
    .D(n7420_9),
    .CLK(main_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_count_0_s1.INIT=1'b0;
  DFFRE main_leds_count_0_s2 (
    .Q(main_leds_count[0]),
    .D(n21068_9),
    .CLK(main_clkout0),
    .RESET(n24297_4),
    .CE(VCC) 
);
defparam main_leds_count_0_s2.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_15_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[15]),
    .D(main_sdram_csr_dfi_p0_rddata_15_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_15_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_14_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[14]),
    .D(main_sdram_csr_dfi_p0_rddata_14_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_14_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_13_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[13]),
    .D(main_sdram_csr_dfi_p0_rddata_13_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_13_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_12_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[12]),
    .D(main_sdram_csr_dfi_p0_rddata_12_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_12_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_11_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[11]),
    .D(main_sdram_csr_dfi_p0_rddata_11_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_11_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_10_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[10]),
    .D(main_sdram_csr_dfi_p0_rddata_10_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_10_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_9_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[9]),
    .D(main_sdram_csr_dfi_p0_rddata_9_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_9_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_8_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[8]),
    .D(main_sdram_csr_dfi_p0_rddata_8_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_8_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_7_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[7]),
    .D(main_sdram_csr_dfi_p0_rddata_7_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_7_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_6_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[6]),
    .D(main_sdram_csr_dfi_p0_rddata_6_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_6_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_5_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[5]),
    .D(main_sdram_csr_dfi_p0_rddata_5_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_5_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_4_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[4]),
    .D(main_sdram_csr_dfi_p0_rddata_4_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_4_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_3_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[3]),
    .D(main_sdram_csr_dfi_p0_rddata_3_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_3_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_2_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[2]),
    .D(main_sdram_csr_dfi_p0_rddata_2_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_2_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_1_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[1]),
    .D(main_sdram_csr_dfi_p0_rddata_1_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_1_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_0_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[0]),
    .D(main_sdram_csr_dfi_p0_rddata_0_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_0_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_15_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[15]),
    .D(main_sdram_csr_dfi_p1_rddata_15_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_15_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_14_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[14]),
    .D(main_sdram_csr_dfi_p1_rddata_14_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_14_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_13_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[13]),
    .D(main_sdram_csr_dfi_p1_rddata_13_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_13_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_12_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[12]),
    .D(main_sdram_csr_dfi_p1_rddata_12_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_12_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_11_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[11]),
    .D(main_sdram_csr_dfi_p1_rddata_11_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_11_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_10_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[10]),
    .D(main_sdram_csr_dfi_p1_rddata_10_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_10_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_9_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[9]),
    .D(main_sdram_csr_dfi_p1_rddata_9_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_9_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_8_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[8]),
    .D(main_sdram_csr_dfi_p1_rddata_8_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_8_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_7_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[7]),
    .D(main_sdram_csr_dfi_p1_rddata_7_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_7_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_6_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[6]),
    .D(main_sdram_csr_dfi_p1_rddata_6_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_6_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_5_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[5]),
    .D(main_sdram_csr_dfi_p1_rddata_5_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_5_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_4_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[4]),
    .D(main_sdram_csr_dfi_p1_rddata_4_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_4_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_3_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[3]),
    .D(main_sdram_csr_dfi_p1_rddata_3_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_3_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_2_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[2]),
    .D(main_sdram_csr_dfi_p1_rddata_2_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_2_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_1_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[1]),
    .D(main_sdram_csr_dfi_p1_rddata_1_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_1_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_0_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[0]),
    .D(main_sdram_csr_dfi_p1_rddata_0_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_0_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_produce_0_s2 (
    .Q(main_sdram_bankmachine0_produce[0]),
    .D(n21246_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine0_produce_0_s2.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_consume_1_s2 (
    .Q(main_sdram_bankmachine0_consume[1]),
    .D(n21252_11),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine0_consume_1_s2.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_consume_0_s2 (
    .Q(main_sdram_bankmachine0_consume[0]),
    .D(n21253_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine0_consume_0_s2.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_trascon_count_0_s3 (
    .Q(main_sdram_bankmachine0_trascon_count[0]),
    .D(n21337_12),
    .CLK(main_clkout0),
    .RESET(n34356_6),
    .CE(VCC) 
);
defparam main_sdram_bankmachine0_trascon_count_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_produce_0_s2 (
    .Q(main_sdram_bankmachine1_produce[0]),
    .D(n21379_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine1_produce_0_s2.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_consume_1_s2 (
    .Q(main_sdram_bankmachine1_consume[1]),
    .D(n21385_11),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine1_consume_1_s2.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_consume_0_s2 (
    .Q(main_sdram_bankmachine1_consume[0]),
    .D(n21386_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine1_consume_0_s2.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_trascon_count_0_s3 (
    .Q(main_sdram_bankmachine1_trascon_count[0]),
    .D(n21470_12),
    .CLK(main_clkout0),
    .RESET(n34361_6),
    .CE(VCC) 
);
defparam main_sdram_bankmachine1_trascon_count_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_consume_1_s2 (
    .Q(main_sdram_bankmachine2_consume[1]),
    .D(n21518_11),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine2_consume_1_s2.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_consume_0_s2 (
    .Q(main_sdram_bankmachine2_consume[0]),
    .D(n21519_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine2_consume_0_s2.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_trascon_count_0_s3 (
    .Q(main_sdram_bankmachine2_trascon_count[0]),
    .D(n21603_12),
    .CLK(main_clkout0),
    .RESET(n34366_6),
    .CE(VCC) 
);
defparam main_sdram_bankmachine2_trascon_count_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_produce_0_s2 (
    .Q(main_sdram_bankmachine3_produce[0]),
    .D(n21645_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine3_produce_0_s2.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_consume_1_s2 (
    .Q(main_sdram_bankmachine3_consume[1]),
    .D(n21651_11),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine3_consume_1_s2.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_consume_0_s2 (
    .Q(main_sdram_bankmachine3_consume[0]),
    .D(n21652_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine3_consume_0_s2.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_trascon_count_0_s3 (
    .Q(main_sdram_bankmachine3_trascon_count[0]),
    .D(n21736_12),
    .CLK(main_clkout0),
    .RESET(n34371_6),
    .CE(VCC) 
);
defparam main_sdram_bankmachine3_trascon_count_0_s3.INIT=1'b0;
  DFFRE main_sdram_twtrcon_count_0_s3 (
    .Q(main_sdram_twtrcon_count[0]),
    .D(n21862_12),
    .CLK(main_clkout0),
    .RESET(n34376_3),
    .CE(VCC) 
);
defparam main_sdram_twtrcon_count_0_s3.INIT=1'b0;
  DFFRE builder_basesoc_roundrobin0_grant_s9 (
    .Q(builder_basesoc_roundrobin0_grant),
    .D(n21918_9),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_roundrobin0_grant_s9.INIT=1'b0;
  DFFRE builder_basesoc_roundrobin1_grant_s8 (
    .Q(builder_basesoc_roundrobin1_grant),
    .D(n21922_9),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_roundrobin1_grant_s8.INIT=1'b0;
  DFFRE builder_basesoc_roundrobin2_grant_s4 (
    .Q(builder_basesoc_roundrobin2_grant),
    .D(n21926_9),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_roundrobin2_grant_s4.INIT=1'b0;
  DFFRE builder_basesoc_roundrobin3_grant_s8 (
    .Q(builder_basesoc_roundrobin3_grant),
    .D(n21930_9),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_roundrobin3_grant_s8.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_count_1_s1 (
    .Q(main_wishbone_bridge_cmd_count[1]),
    .D(main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0_1_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_wishbone_bridge_cmd_count_1_s1.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_count_0_s1 (
    .Q(main_wishbone_bridge_cmd_count[0]),
    .D(main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0_0_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_wishbone_bridge_cmd_count_0_s1.INIT=1'b0;
  DFFRE main_wishbone_bridge_wdata_converter_converter_mux_0_s1 (
    .Q(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .D(n21961_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_wishbone_bridge_wdata_converter_converter_mux_0_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_0_s3 (
    .Q(main_vfb_dma_res_fifo_produce[0]),
    .D(n22267_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_vfb_dma_res_fifo_produce_0_s3.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_0_s13 (
    .Q(main_vfb_dma_res_fifo_consume[0]),
    .D(n22296_15),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_vfb_dma_res_fifo_consume_0_s13.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_0_s3 (
    .Q(main_vfb_dma_fifo_produce[0]),
    .D(n22407_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_vfb_dma_fifo_produce_0_s3.INIT=1'b0;
  DFFRE main_vfb_cdc_cdc_graycounter0_q_binary_0_s2 (
    .Q(main_vfb_cdc_cdc_graycounter0_q_binary[0]),
    .D(n14487_15),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_vfb_cdc_cdc_graycounter0_q_binary_0_s2.INIT=1'b0;
  DFFRE count_0_s1 (
    .Q(count[0]),
    .D(count_spimaster_next_value_0_18),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam count_0_s1.INIT=1'b0;
  DFFRE builder_basesoc_resetinserter_state_s2 (
    .Q(builder_basesoc_resetinserter_state),
    .D(builder_basesoc_resetinserter_next_state_9),
    .CLK(main_clkout1),
    .RESET(n33986_3),
    .CE(VCC) 
);
defparam builder_basesoc_resetinserter_state_s2.INIT=1'b0;
  DFFRE builder_fsm0_state_s2 (
    .Q(builder_fsm0_state),
    .D(builder_fsm0_next_state_9),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_fsm0_state_s2.INIT=1'b0;
  DFFRE builder_fsm1_state_s2 (
    .Q(builder_fsm1_state),
    .D(builder_fsm1_next_state_9),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_fsm1_state_s2.INIT=1'b0;
  DFFRE builder_basesoc_rs232phytx_state_s2 (
    .Q(builder_basesoc_rs232phytx_state),
    .D(main_basesoc_tx_count_rs232phytx_next_value0_3_11),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_rs232phytx_state_s2.INIT=1'b0;
  DFFRE builder_basesoc_rs232phyrx_state_s2 (
    .Q(builder_basesoc_rs232phyrx_state),
    .D(main_basesoc_rx_count_rs232phyrx_next_value0_3_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_rs232phyrx_state_s2.INIT=1'b0;
  DFFRE main_sdram_sequencer_trigger_2_s4 (
    .Q(main_sdram_sequencer_trigger[2]),
    .D(n21205_9),
    .CLK(main_clkout0),
    .RESET(n34326_5),
    .CE(VCC) 
);
defparam main_sdram_sequencer_trigger_2_s4.INIT=1'b0;
  DFFRE main_sdram_sequencer_trigger_1_s3 (
    .Q(main_sdram_sequencer_trigger[1]),
    .D(n21206_9),
    .CLK(main_clkout0),
    .RESET(n34326_5),
    .CE(VCC) 
);
defparam main_sdram_sequencer_trigger_1_s3.INIT=1'b0;
  DFFRE main_sdram_sequencer_trigger_0_s3 (
    .Q(main_sdram_sequencer_trigger[0]),
    .D(n21207_9),
    .CLK(main_clkout0),
    .RESET(n34326_5),
    .CE(VCC) 
);
defparam main_sdram_sequencer_trigger_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_level_0_s3 (
    .Q(main_sdram_bankmachine0_level[0]),
    .D(n21280_11),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine0_level_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_trccon_count_0_s3 (
    .Q(main_sdram_bankmachine0_trccon_count[0]),
    .D(n21329_11),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine0_trccon_count_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_level_0_s3 (
    .Q(main_sdram_bankmachine1_level[0]),
    .D(n21413_11),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine1_level_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_twtpcon_count_1_s4 (
    .Q(main_sdram_bankmachine1_twtpcon_count[1]),
    .D(n21448_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine1_twtpcon_count_1_s4.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_twtpcon_count_0_s3 (
    .Q(main_sdram_bankmachine1_twtpcon_count[0]),
    .D(n21449_9),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine1_twtpcon_count_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_trccon_count_0_s3 (
    .Q(main_sdram_bankmachine1_trccon_count[0]),
    .D(n21462_11),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine1_trccon_count_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_level_0_s3 (
    .Q(main_sdram_bankmachine2_level[0]),
    .D(n21546_11),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine2_level_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_trccon_count_0_s3 (
    .Q(main_sdram_bankmachine2_trccon_count[0]),
    .D(n21595_11),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine2_trccon_count_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_level_0_s3 (
    .Q(main_sdram_bankmachine3_level[0]),
    .D(n21679_11),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine3_level_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_trccon_count_0_s3 (
    .Q(main_sdram_bankmachine3_trccon_count[0]),
    .D(n21728_11),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine3_trccon_count_0_s3.INIT=1'b0;
  DFFRE main_sdram_time0_4_s6 (
    .Q(main_sdram_time0[4]),
    .D(n21754_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_time0_4_s6.INIT=1'b0;
  DFFRE main_sdram_time1_3_s6 (
    .Q(main_sdram_time1[3]),
    .D(n21771_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_time1_3_s6.INIT=1'b0;
  DFFRE main_sdram_twtrcon_count_1_s4 (
    .Q(main_sdram_twtrcon_count[1]),
    .D(n21866_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_twtrcon_count_1_s4.INIT=1'b0;
  DFFRE mosi_sel_1_s3 (
    .Q(mosi_sel[1]),
    .D(n22640_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam mosi_sel_1_s3.INIT=1'b0;
  DFFRE mosi_sel_0_s3 (
    .Q(mosi_sel[0]),
    .D(n22641_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam mosi_sel_0_s3.INIT=1'b0;
  DFFRE builder_basesoc_litedramdmareader_state_1_s6 (
    .Q(builder_basesoc_litedramdmareader_state[1]),
    .D(n14054_12),
    .CLK(main_clkout0),
    .RESET(n34382_4),
    .CE(VCC) 
);
defparam builder_basesoc_litedramdmareader_state_1_s6.INIT=1'b0;
  DFFRE builder_basesoc_litedramdmareader_state_0_s4 (
    .Q(builder_basesoc_litedramdmareader_state[0]),
    .D(builder_basesoc_litedramdmareader_next_state_0_28),
    .CLK(main_clkout0),
    .RESET(n34382_4),
    .CE(VCC) 
);
defparam builder_basesoc_litedramdmareader_state_0_s4.INIT=1'b0;
  DFFRE builder_basesoc_refresher_state_1_s8 (
    .Q(builder_basesoc_refresher_state[1]),
    .D(builder_basesoc_refresher_next_state_1_21),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_refresher_state_1_s8.INIT=1'b0;
  DFFRE builder_basesoc_fsm_state_1_s6 (
    .Q(builder_basesoc_fsm_state[1]),
    .D(builder_basesoc_fsm_next_state_1_26),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_fsm_state_1_s6.INIT=1'b0;
  DFFRE builder_basesoc_fsm_state_0_s3 (
    .Q(builder_basesoc_fsm_state[0]),
    .D(main_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_fsm_state_0_s3.INIT=1'b0;
  DFFRE main_basesoc_rx_data_7_s2 (
    .Q(main_basesoc_rx_data[7]),
    .D(n7422_12),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_rx_data_7_s2.INIT=1'b0;
  DFFRE main_basesoc_rx_data_6_s2 (
    .Q(main_basesoc_rx_data[6]),
    .D(n7423_12),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_rx_data_6_s2.INIT=1'b0;
  DFFRE main_basesoc_rx_data_5_s2 (
    .Q(main_basesoc_rx_data[5]),
    .D(n7424_12),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_rx_data_5_s2.INIT=1'b0;
  DFFRE main_basesoc_rx_data_4_s2 (
    .Q(main_basesoc_rx_data[4]),
    .D(n7425_12),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_rx_data_4_s2.INIT=1'b0;
  DFFRE main_basesoc_rx_data_3_s2 (
    .Q(main_basesoc_rx_data[3]),
    .D(n7426_12),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_rx_data_3_s2.INIT=1'b0;
  DFFRE main_basesoc_rx_data_2_s2 (
    .Q(main_basesoc_rx_data[2]),
    .D(n7427_12),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_rx_data_2_s2.INIT=1'b0;
  DFFRE main_basesoc_rx_data_1_s2 (
    .Q(main_basesoc_rx_data[1]),
    .D(n7428_12),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_rx_data_1_s2.INIT=1'b0;
  DFFRE main_basesoc_rx_data_0_s2 (
    .Q(main_basesoc_rx_data[0]),
    .D(n7429_12),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_rx_data_0_s2.INIT=1'b0;
  DFFRE main_wishbone_bridge_aborted_s5 (
    .Q(main_wishbone_bridge_aborted),
    .D(n12847_19),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_wishbone_bridge_aborted_s5.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_level_3_s6 (
    .Q(main_sdram_bankmachine0_level[3]),
    .D(n21277_11),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine0_level_3_s6.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_level_1_s3 (
    .Q(main_sdram_bankmachine0_level[1]),
    .D(n21279_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine0_level_1_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_level_3_s6 (
    .Q(main_sdram_bankmachine1_level[3]),
    .D(n21410_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine1_level_3_s6.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_level_1_s3 (
    .Q(main_sdram_bankmachine1_level[1]),
    .D(n21412_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine1_level_1_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_level_3_s6 (
    .Q(main_sdram_bankmachine2_level[3]),
    .D(n21543_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine2_level_3_s6.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_level_1_s3 (
    .Q(main_sdram_bankmachine2_level[1]),
    .D(n21545_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine2_level_1_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_level_3_s6 (
    .Q(main_sdram_bankmachine3_level[3]),
    .D(n21676_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine3_level_3_s6.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_level_1_s3 (
    .Q(main_sdram_bankmachine3_level[1]),
    .D(n21678_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine3_level_1_s3.INIT=1'b0;
  SDPB storage_8_storage_8_0_2_s (
    .DO({DO[31:1],storage_8_dat1[2]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p0_rddata[2]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_2_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_2_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_2_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_2_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_2_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_2_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_3_s (
    .DO({DO_0[31:1],storage_8_dat1[3]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p0_rddata[3]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_3_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_3_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_3_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_3_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_3_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_3_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_4_s (
    .DO({DO_1[31:1],storage_8_dat1[4]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p0_rddata[4]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_4_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_4_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_4_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_4_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_4_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_4_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_5_s (
    .DO({DO_2[31:1],storage_8_dat1[5]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p0_rddata[5]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_5_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_5_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_5_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_5_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_5_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_5_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_6_s (
    .DO({DO_3[31:1],storage_8_dat1[6]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p0_rddata[6]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_6_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_6_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_6_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_6_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_6_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_6_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_7_s (
    .DO({DO_4[31:1],storage_8_dat1[7]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p0_rddata[7]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_7_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_7_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_7_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_7_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_7_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_7_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_10_s (
    .DO({DO_5[31:1],storage_8_dat1[10]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p0_rddata[10]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_10_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_10_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_10_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_10_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_10_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_10_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_11_s (
    .DO({DO_6[31:1],storage_8_dat1[11]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p0_rddata[11]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_11_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_11_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_11_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_11_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_11_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_11_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_12_s (
    .DO({DO_7[31:1],storage_8_dat1[12]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p0_rddata[12]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_12_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_12_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_12_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_12_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_12_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_12_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_13_s (
    .DO({DO_8[31:1],storage_8_dat1[13]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p0_rddata[13]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_13_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_13_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_13_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_13_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_13_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_13_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_14_s (
    .DO({DO_9[31:1],storage_8_dat1[14]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p0_rddata[14]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_14_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_14_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_14_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_14_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_14_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_14_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_15_s (
    .DO({DO_10[31:1],storage_8_dat1[15]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p0_rddata[15]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_15_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_15_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_15_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_15_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_15_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_15_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_18_s (
    .DO({DO_11[31:1],storage_8_dat1[18]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p1_rddata[2]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_18_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_18_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_18_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_18_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_18_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_18_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_19_s (
    .DO({DO_12[31:1],storage_8_dat1[19]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p1_rddata[3]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_19_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_19_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_19_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_19_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_19_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_19_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_20_s (
    .DO({DO_13[31:1],storage_8_dat1[20]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p1_rddata[4]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_20_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_20_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_20_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_20_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_20_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_20_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_21_s (
    .DO({DO_14[31:1],storage_8_dat1[21]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p1_rddata[5]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_21_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_21_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_21_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_21_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_21_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_21_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_22_s (
    .DO({DO_15[31:1],storage_8_dat1[22]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p1_rddata[6]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_22_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_22_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_22_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_22_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_22_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_22_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_23_s (
    .DO({DO_16[31:1],storage_8_dat1[23]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p1_rddata[7]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_23_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_23_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_23_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_23_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_23_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_23_s.BLK_SEL_1=3'b000;
  pROM rom_rom_0_0_s (
    .DO({DO_17[31:1],rom_dat0[0]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_0_s.BIT_WIDTH=1;
defparam rom_rom_0_0_s.INIT_RAM_00=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_01=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_02=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_03=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_04=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_05=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_06=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_07=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_08=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_09=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_0A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_0B=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_0C=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_0D=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_0E=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_0F=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_10=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_11=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_12=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_13=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_14=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_15=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_16=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_17=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_18=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_19=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_1A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_1B=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_1C=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_1D=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_1E=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_1F=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_20=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_21=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_22=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_23=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_24=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_25=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_26=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_27=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_28=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_29=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_2A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_2B=256'h2523E48287B7C2F033E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_2C=256'hA4CF51809210C512C42F2B59901387442D680000000000000000002A09225935;
defparam rom_rom_0_0_s.INIT_RAM_2D=256'h1DF8BE1635F854E61D171172DAC00005088189995319DAE0000801040002DC1A;
defparam rom_rom_0_0_s.INIT_RAM_2E=256'h1C42FE085C2614000480297D1838A2279D60482E2C9C4A1BB0A13B2888D47A18;
defparam rom_rom_0_0_s.INIT_RAM_2F=256'hEDF46C7B7FFC9E5DDAB335AA0A89D6AB28025CC8B999A8FCEADF479AF5DE3CE4;
defparam rom_rom_0_0_s.INIT_RAM_30=256'h0200000000000FC0000555401400000000FFFFD518FFFF7BF5E659FEBBF487CB;
defparam rom_rom_0_0_s.INIT_RAM_31=256'hAD5552AAAD5552AAAD5552AAAD5552AAAD5552AAAD5552AAAD5552AAAD555000;
defparam rom_rom_0_0_s.INIT_RAM_32=256'h87878787878787878787878787878787878787878787878787878787878782AA;
defparam rom_rom_0_0_s.INIT_RAM_33=256'h11309FF5F71D7F3025AEBC2883CE5F642C0034EFE41013B59D2502983FFEFF87;
defparam rom_rom_0_0_s.INIT_RAM_34=256'h000000000000000012AAA899CE739800001B6600A590000101A81E458CC00422;
defparam rom_rom_0_0_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000C10044440000044440000;
defparam rom_rom_0_0_s.READ_MODE=1'b0;
defparam rom_rom_0_0_s.RESET_MODE="SYNC";
  pROM rom_rom_0_1_s (
    .DO({DO_18[31:1],rom_dat0[1]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_1_s.BIT_WIDTH=1;
defparam rom_rom_0_1_s.INIT_RAM_00=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_01=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_02=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_03=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_04=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_05=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_06=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_07=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_08=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_09=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_0A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_0B=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_0C=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_0D=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_0E=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_0F=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_10=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_11=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_12=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_13=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_14=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_15=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_16=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_17=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_18=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_19=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_1A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_1B=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_1C=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_1D=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_1E=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_1F=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_20=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_21=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_22=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_23=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_24=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_25=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_26=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_27=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_28=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_29=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_2A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_2B=256'hA447E978783422CCC12CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_2C=256'h049B0422A23548D24822E0881001872095E80000000000000000001EBAE5C295;
defparam rom_rom_0_1_s.INIT_RAM_2D=256'hA4AAAA062E6281031103922BB3840420115522AA12A27240081400C0280C0014;
defparam rom_rom_0_1_s.INIT_RAM_2E=256'h54D52B545420AD832480C412254C0488217110C25444A03105F26A79111CE00A;
defparam rom_rom_0_1_s.INIT_RAM_2F=256'hB8753A3A81015ADDDBB337AA0E89DEAB38027CC8F9990108B154122400CA1468;
defparam rom_rom_0_1_s.INIT_RAM_30=256'h01000000000FC000000410150150000000FFFFC06CE0F0CC001BA6080640218F;
defparam rom_rom_0_1_s.INIT_RAM_31=256'h99999E666666619999999E666666619999999E666666619999999E6666666000;
defparam rom_rom_0_1_s.INIT_RAM_32=256'h52AD52AD52AD52AD52AD52AD52AD52AD52AD52AD52AD52AD52AD52AD52AD5199;
defparam rom_rom_0_1_s.INIT_RAM_33=256'h4A6CE7555555D54D21A15860622A6B79440141048618702505800014600032AD;
defparam rom_rom_0_1_s.INIT_RAM_34=256'h4440000000000000004454271FD7C000000016F7E1741B4B97072B465D375177;
defparam rom_rom_0_1_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000808000000000000004444;
defparam rom_rom_0_1_s.READ_MODE=1'b0;
defparam rom_rom_0_1_s.RESET_MODE="SYNC";
  pROM rom_rom_0_2_s (
    .DO({DO_19[31:1],rom_dat0[2]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_2_s.BIT_WIDTH=1;
defparam rom_rom_0_2_s.INIT_RAM_00=256'h0000400000080000000701008AD980455486844401002730B02A500002000001;
defparam rom_rom_0_2_s.INIT_RAM_01=256'h0020101084240000020000000000880080001020040000040040008400200201;
defparam rom_rom_0_2_s.INIT_RAM_02=256'hC121088010001101C00021000411402442C0002100030C11B0044280012A9000;
defparam rom_rom_0_2_s.INIT_RAM_03=256'h2AD400116A04CD448000240908402900280145000A436006409508D1028451C4;
defparam rom_rom_0_2_s.INIT_RAM_04=256'h08200318A1000410004892480A400004080548108100001DA000828C97771800;
defparam rom_rom_0_2_s.INIT_RAM_05=256'h800040400094616C2C2A6101002C586820254002A4200100290385C101880402;
defparam rom_rom_0_2_s.INIT_RAM_06=256'h003602C05B016028201020202000DD800008B02C000808003764048808B01602;
defparam rom_rom_0_2_s.INIT_RAM_07=256'hD60510080220010009B7742008B01602002020006C16B041004006C16B040802;
defparam rom_rom_0_2_s.INIT_RAM_08=256'h408578036EEEE766D802E10010040040404000202C04DD40010809008001BB02;
defparam rom_rom_0_2_s.INIT_RAM_09=256'hD661C76DADB6DB6E0096596C84010216C2C3224202007DA845202C7001003240;
defparam rom_rom_0_2_s.INIT_RAM_0A=256'h0000031000000441000000029379B9111273D4003A01B51AD6B6A6B26C96D6D6;
defparam rom_rom_0_2_s.INIT_RAM_0B=256'h7162C30C30C30A2C003C00000053420200000000000000000000800000008000;
defparam rom_rom_0_2_s.INIT_RAM_0C=256'h0020000320024D8802220505082200200220000555544088428A28A28A28A285;
defparam rom_rom_0_2_s.INIT_RAM_0D=256'h0802100828812828040404860002080410224008922900010006208232240084;
defparam rom_rom_0_2_s.INIT_RAM_0E=256'h081010200040314241008C41011C4905C0044441092210084110820100208200;
defparam rom_rom_0_2_s.INIT_RAM_0F=256'h15010020000A8200805081001504600000000000040150010101000010100004;
defparam rom_rom_0_2_s.INIT_RAM_10=256'h00000881900000100000041000000482A043041000000000000A020200014800;
defparam rom_rom_0_2_s.INIT_RAM_11=256'h080A010110022101084204840080420004100002202000800000000000001000;
defparam rom_rom_0_2_s.INIT_RAM_12=256'h1094A88128A402052402044110022010028800000012009048222084000020A0;
defparam rom_rom_0_2_s.INIT_RAM_13=256'h0041804904840800248404008200092000000000001200800000010040000428;
defparam rom_rom_0_2_s.INIT_RAM_14=256'h000000000000000040000000000000000020A00024004000084520000002A400;
defparam rom_rom_0_2_s.INIT_RAM_15=256'h038401C0200445010740AA14052392B1000D000060300AA8800C100904026390;
defparam rom_rom_0_2_s.INIT_RAM_16=256'hD00016D0C26804003843B5015000B9000000A000000CC000600004C000077800;
defparam rom_rom_0_2_s.INIT_RAM_17=256'h0160A200000203E0436A800804F350001E3B40000703AB500009C7B4210000C0;
defparam rom_rom_0_2_s.INIT_RAM_18=256'h818702302451000B190000E83C04C058C4C54051040041DA10376E0A20040020;
defparam rom_rom_0_2_s.INIT_RAM_19=256'h0200280014000248100A002800024800050002800A0024B65882121558406080;
defparam rom_rom_0_2_s.INIT_RAM_1A=256'h080060020800B0400000002020034014000A0005000024ADAC0A0240A00A0092;
defparam rom_rom_0_2_s.INIT_RAM_1B=256'h0041001600B460088000600840030011000B08000000768404040C0110010C01;
defparam rom_rom_0_2_s.INIT_RAM_1C=256'h304084210842425800A4C2414008C3040100212A005115010C0246004400C016;
defparam rom_rom_0_2_s.INIT_RAM_1D=256'h8804020000412000000000000000000020808401040500000000004080404008;
defparam rom_rom_0_2_s.INIT_RAM_1E=256'h220081020000810200204004080A00000020800000C082082828000000000000;
defparam rom_rom_0_2_s.INIT_RAM_1F=256'h00000008014100000111009020001000800400010000004C2000080000000000;
defparam rom_rom_0_2_s.INIT_RAM_20=256'h10000404000000000000000800042000084020104000400000000005021200A0;
defparam rom_rom_0_2_s.INIT_RAM_21=256'h0800042A02208104000000008001000208044000120400000000000000000200;
defparam rom_rom_0_2_s.INIT_RAM_22=256'h0010100000001040000015040000000001081002204900108050101011000040;
defparam rom_rom_0_2_s.INIT_RAM_23=256'h400600400020000000210000014204400280CA20008800000000000000000020;
defparam rom_rom_0_2_s.INIT_RAM_24=256'h000A10220014084408000084100A000200040000800800400000010008040000;
defparam rom_rom_0_2_s.INIT_RAM_25=256'h0000000000000000000010001480040001008508000080010001040002010800;
defparam rom_rom_0_2_s.INIT_RAM_26=256'h0000000000000200000000008000000000000000000000000000000000040004;
defparam rom_rom_0_2_s.INIT_RAM_27=256'h6AD4A80000000000000000000000002800200004020000814100048480000000;
defparam rom_rom_0_2_s.INIT_RAM_28=256'h18804000000280000800008000008CBC880000000100004219196246418198CC;
defparam rom_rom_0_2_s.INIT_RAM_29=256'h24024600000280048000000AAE38504C28006410A00001020024084042440200;
defparam rom_rom_0_2_s.INIT_RAM_2A=256'h00000000004870001450000008000122C0800469000010004480084904480014;
defparam rom_rom_0_2_s.INIT_RAM_2B=256'h29A34900379BC2F28B9D9D009130220A00000002800400000004530014840000;
defparam rom_rom_0_2_s.INIT_RAM_2C=256'h428434A2B48631A03155715DD81000642F5177F77D00000000000038DA74C267;
defparam rom_rom_0_2_s.INIT_RAM_2D=256'h13F012BADD1B0A486CB5695D7D4E4E57E66A8C64494CADE0001E01800000EA0F;
defparam rom_rom_0_2_s.INIT_RAM_2E=256'h39A8F804033AC201040437F6CF95B8324A5C842B8597317730A9212222422CB0;
defparam rom_rom_0_2_s.INIT_RAM_2F=256'h01040106FE7C981DD83330AA0089C2AB00020CC81998421142FB0DBA002D6E71;
defparam rom_rom_0_2_s.INIT_RAM_30=256'h008000000000000C000D998D98D8FE35E3000FD5E09F4F7FFDEB25F1B9948610;
defparam rom_rom_0_2_s.INIT_RAM_31=256'h7878787878787F8787878787878780787878787878787F8787878787878780A2;
defparam rom_rom_0_2_s.INIT_RAM_32=256'hCB3334CCCB3334CCCB3334CCCB3334CCCB3334CCCB3334CCCB3334CCCB333078;
defparam rom_rom_0_2_s.INIT_RAM_33=256'h88513B999999999D21AB618A2D51C2DB36AAB887796581D60925020C0DB6CCCC;
defparam rom_rom_0_2_s.INIT_RAM_34=256'h2A80B21B3000000012EEEC00281A65555554309A9208000D92860C7875BB9DB9;
defparam rom_rom_0_2_s.INIT_RAM_35=256'h00000000000000000000000000000000000000000000828554D56D5C00112222;
defparam rom_rom_0_2_s.READ_MODE=1'b0;
defparam rom_rom_0_2_s.RESET_MODE="SYNC";
  pROM rom_rom_0_3_s (
    .DO({DO_20[31:1],rom_dat0[3]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_3_s.BIT_WIDTH=1;
defparam rom_rom_0_3_s.INIT_RAM_00=256'h0000000000000000000000008A58004510868040010003101000000002000001;
defparam rom_rom_0_3_s.INIT_RAM_01=256'h0020101084240000020000000000800080001020040000040040008400200201;
defparam rom_rom_0_3_s.INIT_RAM_02=256'h412108801000110100000100041140040000002000030C1190000000012A9000;
defparam rom_rom_0_3_s.INIT_RAM_03=256'h2A5400116A04CD048000240908400000200144000042200240950851028410C4;
defparam rom_rom_0_3_s.INIT_RAM_04=256'h0820000881000010004082080200000408054810800000002000008411330800;
defparam rom_rom_0_3_s.INIT_RAM_05=256'h0000404000840120202261010020402020040000A40001000100008000000000;
defparam rom_rom_0_3_s.INIT_RAM_06=256'h0030020048010020200020202000CC0000088020000808003324048808801002;
defparam rom_rom_0_3_s.INIT_RAM_07=256'h500410080220010000B330200880100200202000601280410040060128040802;
defparam rom_rom_0_3_s.INIT_RAM_08=256'h408508016666632640026100100400404040000020044C400100080080019802;
defparam rom_rom_0_3_s.INIT_RAM_09=256'h9220412CA492492600104120840100120203204202004D884520280001003200;
defparam rom_rom_0_3_s.INIT_RAM_0A=256'h000001100000044100000000033999111250C4000000941A549226302C869292;
defparam rom_rom_0_3_s.INIT_RAM_0B=256'h3060C30C30C30A2C003000000041420000000000000000000000000000000000;
defparam rom_rom_0_3_s.INIT_RAM_0C=256'h002000000000008800220105002000000200000555540080428A28A28A28A285;
defparam rom_rom_0_3_s.INIT_RAM_0D=256'h0802100828812028040000000000000410024008920900010002208232040000;
defparam rom_rom_0_3_s.INIT_RAM_0E=256'h000000000000304241008C4101040004C0004001012210084110820100208200;
defparam rom_rom_0_3_s.INIT_RAM_0F=256'h0400000000020000800000000004000000000000000100010100000010100000;
defparam rom_rom_0_3_s.INIT_RAM_10=256'h00000080000000000000041000000482A0000010000000000008000000000800;
defparam rom_rom_0_3_s.INIT_RAM_11=256'h080A010100002101084204040080420004000000200000800000000000000000;
defparam rom_rom_0_3_s.INIT_RAM_12=256'h1014A88128A402052402040010020010028000000010009040022084000020A0;
defparam rom_rom_0_3_s.INIT_RAM_13=256'h0000804904840800248404008200092000000000001200000000000040000020;
defparam rom_rom_0_3_s.INIT_RAM_14=256'h000000000000000000000000000000000000000000004000004500000002A000;
defparam rom_rom_0_3_s.INIT_RAM_15=256'h018000C00000400001008810002000100005000000300A000000000000000080;
defparam rom_rom_0_3_s.INIT_RAM_16=256'h00001250022800002003950150008000000000000000C000000000C000037000;
defparam rom_rom_0_3_s.INIT_RAM_17=256'h01608000000001800128800004835000101940000400A1500008019400000080;
defparam rom_rom_0_3_s.INIT_RAM_18=256'h00010000001000080000000010040048404100410400004A0033260800040020;
defparam rom_rom_0_3_s.INIT_RAM_19=256'h0000200010000008000800200000000004000200080000000002000008000000;
defparam rom_rom_0_3_s.INIT_RAM_1A=256'h0000400200002000000000200003001000080004000000000008020080080002;
defparam rom_rom_0_3_s.INIT_RAM_1B=256'h0040000400B44008000040080002001000020000000076800404080100010801;
defparam rom_rom_0_3_s.INIT_RAM_1C=256'h1040842108420040008000000008000001002020004100000802440040008014;
defparam rom_rom_0_3_s.INIT_RAM_1D=256'h0000000000000000000000000000000020000000040400000000000000000008;
defparam rom_rom_0_3_s.INIT_RAM_1E=256'h2200000200000002000000000000000000208000004082082820000000000000;
defparam rom_rom_0_3_s.INIT_RAM_1F=256'h0000000000010000011100802000000080000000000000002000000000000000;
defparam rom_rom_0_3_s.INIT_RAM_20=256'h1000040400000000000000080004000008000010400000000000000502120080;
defparam rom_rom_0_3_s.INIT_RAM_21=256'h0800042A02208104000000008000000008044000120400000000000000000200;
defparam rom_rom_0_3_s.INIT_RAM_22=256'h0010000000000000000014040000000001001002000800008050101011000040;
defparam rom_rom_0_3_s.INIT_RAM_23=256'h400000000020000000000000000000000280CA20008000000000000000000000;
defparam rom_rom_0_3_s.INIT_RAM_24=256'h000000000014004008000080100A000200000000800000400000000008000000;
defparam rom_rom_0_3_s.INIT_RAM_25=256'h0000000000000000000010000480040001008500000000000001000000000000;
defparam rom_rom_0_3_s.INIT_RAM_26=256'h0000000000000200000000000000000000000000000000000000000000040000;
defparam rom_rom_0_3_s.INIT_RAM_27=256'h0014A80000000000000000000000002800200004020000814100048480000000;
defparam rom_rom_0_3_s.INIT_RAM_28=256'h0800400000020000080000800000082400000000000000000808020200008040;
defparam rom_rom_0_3_s.INIT_RAM_29=256'h0000000000000000000000000618100C08002010200001000020080040400200;
defparam rom_rom_0_3_s.INIT_RAM_2A=256'h00000000000000001450000000000000C0800001000010004480080100080000;
defparam rom_rom_0_3_s.INIT_RAM_2B=256'h21434C8037BFF0887D4600000020020A00000002800400000004000000800000;
defparam rom_rom_0_3_s.INIT_RAM_2C=256'hA1800855C48486A8A548FADA010210208CE3FFFFFF00000140000988B962D104;
defparam rom_rom_0_3_s.INIT_RAM_2D=256'h101012121D1248CB0B19A1047C76362408EA812101917420000041C00106A440;
defparam rom_rom_0_3_s.INIT_RAM_2E=256'h188204080A3418A2000004111124C2241D58080338867224B0A9212088D016B0;
defparam rom_rom_0_3_s.INIT_RAM_2F=256'hE9D06A6F7E7D1CDDDBB337AA0E89DEAB38027CC8F999A9F04A1A052086082485;
defparam rom_rom_0_3_s.INIT_RAM_30=256'hDDC0000000000000011A5A0B0A1AFF7F89FFFFC0247FDFDFF5F2E5FEBFF286DE;
defparam rom_rom_0_3_s.INIT_RAM_31=256'hF807F807F807F807F807F807F807FFF807F807F807F807F807F807F807F807DF;
defparam rom_rom_0_3_s.INIT_RAM_32=256'h1E1E19E1E1E1E61E1E1E19E1E1E1E61E1E1E19E1E1E1E61E1E1E19E1E1E1E007;
defparam rom_rom_0_3_s.INIT_RAM_33=256'hF22A3C0E1E1E1E14710180D6EB03E0E5C99B016DA0004084810404860648661E;
defparam rom_rom_0_3_s.INIT_RAM_34=256'hAAA120A8180000000C44463C01105666666756A0C20A1FC06C8431F0B121E5C1;
defparam rom_rom_0_3_s.INIT_RAM_35=256'h000000000000000000000000000000000000000000006183838813B1A23B2AA2;
defparam rom_rom_0_3_s.READ_MODE=1'b0;
defparam rom_rom_0_3_s.RESET_MODE="SYNC";
  pROM rom_rom_0_4_s (
    .DO({DO_21[31:1],rom_dat0[4]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_4_s.BIT_WIDTH=1;
defparam rom_rom_0_4_s.INIT_RAM_00=256'hE854A0012853747FE00724C075A7603ACF617CBB001F28E9EC7FFC00010000FE;
defparam rom_rom_0_4_s.INIT_RAM_01=256'hCC006A8739D23AC585764B2592C9436258692758B9B4360809B4B132425FD506;
defparam rom_rom_0_4_s.INIT_RAM_02=256'hB0DCE779EF12EEEEFF3FEEFFF86EBFEBFFA0009F0004F3EE6C768530E8D545B0;
defparam rom_rom_0_4_s.INIT_RAM_03=256'h15ABFA06952222DA7FC580002007FA805B0803F0AA3DC01DBA68B7AEF073CF3B;
defparam rom_rom_0_4_s.INIT_RAM_04=256'hC25EC325484C6A86003971E3ADC00063A6E2A74D7F8224BF8001CB7B8ECC77FC;
defparam rom_rom_0_4_s.INIT_RAM_05=256'h8FE931039571D0DA1A1D84C43A5A345C8713D1BB49100684FE83C620AD960200;
defparam rom_rom_0_4_s.INIT_RAM_06=256'h728D01A03680D019CF1C989880E93340B626681A012620E54CD2316126680D01;
defparam rom_rom_0_4_s.INIT_RAM_07=256'hAD030C86499FA41CA34CCC9926680D01F49881CA9A0D6824C90E51A0D6832648;
defparam rom_rom_0_4_s.INIT_RAM_08=256'h3752F40E99999CD9B4019CFA4C9329313100E5501A03B33868D40772072A6681;
defparam rom_rom_0_4_s.INIT_RAM_09=256'h6DDFBED35B6DB6D9C14D34DA73A4710DA1A0DF898874B26430D7C7E804814DC0;
defparam rom_rom_0_4_s.INIT_RAM_0A=256'h000006A480000392FBC0000394C464AE4DAF31AFFE096B65AB6DC9CFD3796D6D;
defparam rom_rom_0_4_s.INIT_RAM_0B=256'hCB161861861865537C4FE000013234873FF56D05380000000007801000004001;
defparam rom_rom_0_4_s.INIT_RAM_0C=256'h55D980034002ED1602499CF8E99E595009E4700AAAABCF78BD5555555555552A;
defparam rom_rom_0_4_s.INIT_RAM_0D=256'h21384C6612501E16133D148D001229B26F7CB0A36DE67C2AFD3CD751CDF3E13C;
defparam rom_rom_0_4_s.INIT_RAM_0E=256'h51A9864E7B1C4F3D0CC67318E0FBC9533F5D944CFA91ED81304C198CE09819F2;
defparam rom_rom_0_4_s.INIT_RAM_0F=256'hBAA8A09B541549925AAC46214A8984921DBFAE72E9E4ABE0A0FE8101EFE8FCAB;
defparam rom_rom_0_4_s.INIT_RAM_10=256'hFFD2973FB720002A001BFBEFF7E0097153162DAAEEEF9AD3CFB541899A81A00C;
defparam rom_rom_0_4_s.INIT_RAM_11=256'h5655B46AADE99E6A6318C96B3D3D98B801AA0015989D2A3ECD7AAAABED7AC6DF;
defparam rom_rom_0_4_s.INIT_RAM_12=256'h2941475AD65AE5B09B55FAB06F3D4D475856FD14ECE99D47A70D9D7BCBBD5653;
defparam rom_rom_0_4_s.INIT_RAM_13=256'hDDFB7FB6936327EBDB6BFA9361FDB683EFFFFFFFFF6D6340323C02EB9FFFEA95;
defparam rom_rom_0_4_s.INIT_RAM_14=256'hF2FCBF2FCBF2FCEFCB7EFEFAFAFAFAF8F9FD4F7DEAFC1FFFD41ADFFDDDED5BFE;
defparam rom_rom_0_4_s.INIT_RAM_15=256'hDE2DEF17F40B1E830EFF77EFED5F32AD81A8FFFED00924EA8038704E1C13CB6D;
defparam rom_rom_0_4_s.INIT_RAM_16=256'hCA000DAFE5D7909CDFC86AFAAF757F03C001507F7FFD1DFFD07DFD17EE148503;
defparam rom_rom_0_4_s.INIT_RAM_17=256'h009F667FCFBE866DD2D6606F8B7CAF3E6FE6BCFF5BFF5EAF77D7FE6BE427DB7F;
defparam rom_rom_0_4_s.INIT_RAM_18=256'hBD663EA6E4E006271B421BE8AB03B037BDBEB036FB60C3B43E4CD9F668610414;
defparam rom_rom_0_4_s.INIT_RAM_19=256'h81C797C3CAD87E5609E5C795E87E54E3C2F87971E547E524575CF695544E539C;
defparam rom_rom_0_4_s.INIT_RAM_1A=256'hF67E17E5F79F9FA000A002581C78A78BD1E5C7DA1EC7E5495A84F99E53E51F95;
defparam rom_rom_0_4_s.INIT_RAM_1B=256'hFCBEF3F211490F974F990F97B3F0BF2EF9F9F40058008929F37B51F2ECFC21F2;
defparam rom_rom_0_4_s.INIT_RAM_1C=256'hEBBF7BDEF7BD9EB43C6E9EAABB3796DA06FDD61EE0AC7AAFD1F930FCBA7E2800;
defparam rom_rom_0_4_s.INIT_RAM_1D=256'h540CF2F7C0DF6DECFC18B198B3F06386DB430401A38ACC249324F4F8423A5217;
defparam rom_rom_0_4_s.INIT_RAM_1E=256'h559C6971FE1C6971BB1A4FC34B6500A7025A6FC1181B6596519600FFFFFF0000;
defparam rom_rom_0_4_s.INIT_RAM_1F=256'h0024BD5FE5D88F00028A560D1FC38D1C5EC143F0D1B003FD119DC40014048000;
defparam rom_rom_0_4_s.INIT_RAM_20=256'h46382970F1CD280000000111A2206AA605343D25A8E87F00055EF39A8C8D8054;
defparam rom_rom_0_4_s.INIT_RAM_21=256'h55E669D4BCCC7C296EADAA5E66271CA784713D718960FBF7EFDFBF7EFDFFE111;
defparam rom_rom_0_4_s.INIT_RAM_22=256'h002A850A7C442A4440002AC007E83C6220440F04D8A6901470AEEDE5CE8002B7;
defparam rom_rom_0_4_s.INIT_RAM_23=256'h29FEAC2800416CF42049020002B10840911B051588412D631CAB004E6EDFFF14;
defparam rom_rom_0_4_s.INIT_RAM_24=256'h004588420483C62A123110220E14F1957B0050FC67008E140FF0E011C540A364;
defparam rom_rom_0_4_s.INIT_RAM_25=256'h211BBF7EFDFBF7EFDFFE0A000A41118C0A2E18982890E44080029343FB024810;
defparam rom_rom_0_4_s.INIT_RAM_26=256'h318C630C67FC3134487187E0855D6B9BD75AEB5D6BAD75AEB5D6BAAD0ECBBBFC;
defparam rom_rom_0_4_s.INIT_RAM_27=256'h55A85122C2C2C2C2C2C2C2C2C2C2C6D06897D963D8C61B5CA8AE99096C6318C6;
defparam rom_rom_0_4_s.INIT_RAM_28=256'hD7D0BFFF7B055003F7FBFE7FA801579AAB93E1E4537254DE9553D955552952A9;
defparam rom_rom_0_4_s.INIT_RAM_29=256'hAD4AD500DC8FA90F82F2E03499E7EF53F7FF5C0FDFFFBC1FFB5E07E0BABE61FF;
defparam rom_rom_0_4_s.INIT_RAM_2A=256'hB645210A8BFF70022A2641042480056B36691FFCBC002507AB20F15A9547A47C;
defparam rom_rom_0_4_s.INIT_RAM_2B=256'h8C90B03803A7982414003A82B5482951ED91A4247903D2322223FF247D6A8003;
defparam rom_rom_0_4_s.INIT_RAM_2C=256'h4C143080926358EA5832000759289501308BFFFFFEFFFBFEFFFFFF8600102002;
defparam rom_rom_0_4_s.INIT_RAM_2D=256'hA4A208A4A20983031320520202393932333E2E8E58EE5E4F0BC0F82C3F0C0311;
defparam rom_rom_0_4_s.INIT_RAM_2E=256'h753D29545500E4240480D29266D81C9869F814C0D04180310052081B335C5002;
defparam rom_rom_0_4_s.INIT_RAM_2F=256'hB850282ABCF9E2599AB325000A00962328005CC8B9994109B174924401C29358;
defparam rom_rom_0_4_s.INIT_RAM_30=256'hFC00000000103033C00AA00AE00EFEBD99FFF000016F9E21E9C10279364001AF;
defparam rom_rom_0_4_s.INIT_RAM_31=256'hF80007FFF80007FFF80007FFF80007FFF80007FFF80007FFF80007FFF80003FF;
defparam rom_rom_0_4_s.INIT_RAM_32=256'h2AD52AD52AD52D2AD52AD52AD52AD2D52AD52AD52AD52D2AD52AD52AD52AD7FF;
defparam rom_rom_0_4_s.INIT_RAM_33=256'hE02B501FE01FE002F1E32E3067CD58F002D270000718742104880C13600062D5;
defparam rom_rom_0_4_s.INIT_RAM_34=256'hB3B130991D5555540C888322328CE787878784A04B07566E0692BE811641FE23;
defparam rom_rom_0_4_s.INIT_RAM_35=256'h00000000000000000000000000000000000000000008C2029AA222A28B22BBB3;
defparam rom_rom_0_4_s.READ_MODE=1'b0;
defparam rom_rom_0_4_s.RESET_MODE="SYNC";
  pROM rom_rom_0_5_s (
    .DO({DO_22[31:1],rom_dat0[5]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_5_s.BIT_WIDTH=1;
defparam rom_rom_0_5_s.INIT_RAM_00=256'h53AB4000D76A8B401FFFD1008AD9804575B6854403E0F7B61281080002FFFF01;
defparam rom_rom_0_5_s.INIT_RAM_01=256'h617A9D58C62DD4BE2A8974BA5D2EBA9BA552D8A7762BD8B752692AC5BBA02AA9;
defparam rom_rom_0_5_s.INIT_RAM_02=256'hC32318B116249111E0E63189279145346AC00061FFFB080DB38D7ACA532AB94F;
defparam rom_rom_0_5_s.INIT_RAM_03=256'h2AD630196AD5DD65890B3FFFDFE82D002C6FED0B5F437FE6459748D1638C71C4;
defparam rom_rom_0_5_s.INIT_RAM_04=256'h18A13FDAB59B1558FFC8925D1A4001EC590D58B0E12CCA5DFFFEA68CB77798B0;
defparam rom_rom_0_5_s.INIT_RAM_05=256'hF014447C4A96616C2C2A5111C4AC596A38656606B6200971297FBD4313E80402;
defparam rom_rom_0_5_s.INIT_RAM_06=256'h897602C05B01602E303222223F12DD815588B02C22888F12B76DCE8E88B01602;
defparam rom_rom_0_5_s.INIT_RAM_07=256'hD6059148A22051E25DB776A2A8B016020A223E256C16B05114712EC16B0488A3;
defparam rom_rom_0_5_s.INIT_RAM_08=256'hC8AD7BF36EEEE766D802E30511545444447F12A02C04DDC185080988F895BB02;
defparam rom_rom_0_5_s.INIT_RAM_09=256'hD661C76DADB6DB6FBE96596C8C518616C2C3226223897DBA47282C700B7EB240;
defparam rom_rom_0_5_s.INIT_RAM_0A=256'hAAAAAB512AAAAC45043FFFFEFB7BBB119273DF587A37B59AD6B6B6B36C96D6D6;
defparam rom_rom_0_5_s.INIT_RAM_0B=256'h7162C30C30C30AEC8ABC9AAAAA5BCB5EDFF56D1676EEEEEEEEE9802555568000;
defparam rom_rom_0_5_s.INIT_RAM_0C=256'hAA267FCFBFFF5FA802B335C70E2AF2A012AE87F555546C8EE2AAAAAAAAAAAAD5;
defparam rom_rom_0_5_s.INIT_RAM_0D=256'hED6392892C99AFA964A6E6E600076A2C90E3795C92A9D95502A728A632A732A7;
defparam rom_rom_0_5_s.INIT_RAM_0E=256'h8E1E19BD64E2B572F1288CF1131E6DADC09667714D66134E4592E2510B22D208;
defparam rom_rom_0_5_s.INIT_RAM_0F=256'h1501026089EA8664B450895C97D6FB6DFA49518D36195E9953FD00F610170355;
defparam rom_rom_0_5_s.INIT_RAM_10=256'h002528C1D847FFD001E48410081FF686AC6BD6D17B10612C104A0626213B4FF3;
defparam rom_rom_0_5_s.INIT_RAM_11=256'hA98A498553BE39858C631796C0C96347FE10000A7D72D6C18285555412553520;
defparam rom_rom_0_5_s.INIT_RAM_12=256'h569EE8A528A51AD56CA2DD4B90C2B35BE7A912BB13163CD85872228434C228A0;
defparam rom_rom_0_5_s.INIT_RAM_13=256'h2347FD4B7C9DFFF4649FE57E9EFE597F1B63BD10FCB2DC801FC3FD6BFDFF9428;
defparam rom_rom_0_5_s.INIT_RAM_14=256'h2691A4691A469189564C9898989898989062B85074FC7BFF28653E022212A7C1;
defparam rom_rom_0_5_s.INIT_RAM_15=256'h8B57C1A92BF46555A754AA9697A3DFF3010D43E16037CBACFFCE9BBDA6EF7395;
defparam rom_rom_0_5_s.INIT_RAM_16=256'hF00016D1DA687D213876B515509AB9E43FFEA0DC5A0EA36860DD06AC11EF2807;
defparam rom_rom_0_5_s.INIT_RAM_17=256'h0167AB4DA9435B7E6F6BDF9874F350FC9E3B43FB2703AB509DA9C7B43F4954C0;
defparam rom_rom_0_5_s.INIT_RAM_18=256'hD1E78B38B67BA8AB9DAF20ED3C04C058C6C5405B049569DBD1B76E7AB78E0820;
defparam rom_rom_0_5_s.INIT_RAM_19=256'h03C52FC297C64B68194BC52FE44B68E285F852F14BA4B6BF5D971B5FFF6B7ED6;
defparam rom_rom_0_5_s.INIT_RAM_1A=256'h0C54E50A0C14B040005FFDA03C536537D14BC505FE84B6AFAC0AA254B28AD2DA;
defparam rom_rom_0_5_s.INIT_RAM_1B=256'hA1418297EEB6EA28CA0EEA2862A72851214B080027FF76DD4594AD4518A1DD45;
defparam rom_rom_0_5_s.INIT_RAM_1C=256'hB2C584210843535AD1B5D3554448EB240D6F2DABFF5197D9ED42CEA14650C01E;
defparam rom_rom_0_5_s.INIT_RAM_1D=256'hA8170B19BF79BFB8A83163624AA0C619249495FB4C6508492449096181C06DE8;
defparam rom_rom_0_5_s.INIT_RAM_1E=256'hAB1381A2541381A262E06C2C0E4A0348FCA79A83F4E49A69AE280FF555420000;
defparam rom_rom_0_5_s.INIT_RAM_1F=256'h001B0A880B6360FFF575D8F03A827028B8AE0B0B03274C4CAB1288000BA93FFE;
defparam rom_rom_0_5_s.INIT_RAM_20=256'h9E4656C6A30854924924926F4C95A5589AC0A2525517C0BFFA81043563527FA0;
defparam rom_rom_0_5_s.INIT_RAM_21=256'hAB14862B433383949152549194C9A8CA2A46E48316956142850A142850A302A2;
defparam rom_rom_0_5_s.INIT_RAM_22=256'h0015582681C950629FFFD507FAA068C04B8870FB22492ED98F51121A11000149;
defparam rom_rom_0_5_s.INIT_RAM_23=256'h540F7340003ABDC994A194FFFD42546566E1CAAA559C3BE4317F2DDD897C14A0;
defparam rom_rom_0_5_s.INIT_RAM_24=256'hFF9A12A32B3688546CE025C4B1EBE22EE2C782C2C4CE1476D6A099C28AA7064B;
defparam rom_rom_0_5_s.INIT_RAM_25=256'h4E2A142850A142850A30300015A64F9315D8F76BD32A8B9300016C08069D0CAF;
defparam rom_rom_0_5_s.INIT_RAM_26=256'h6318C638CD2062E995C30D41BCA0D42D283506A0D41A83506A0D41505E3D4C06;
defparam rom_rom_0_5_s.INIT_RAM_27=256'h6AD4AECD8D8D8D8D8D8D8D8D8D8D8D2ED7A82ACE23C9A4B15F4A6EF698C6318C;
defparam rom_rom_0_5_s.INIT_RAM_28=256'h38806784A4FA80050B44138057FE8CFDCC6C1E1BAD8DAB637B9D62E6E9D7BCDE;
defparam rom_rom_0_5_s.INIT_RAM_29=256'h36936E012132D264FD0D1FCAEE3850EC29F0E410B3C253E764A408404744033C;
defparam rom_rom_0_5_s.INIT_RAM_2A=256'h489A4CF13448FFFDD5D89A79580009B7CB92646B43FFDAF854DF0A6D26F84995;
defparam rom_rom_0_5_s.INIT_RAM_2B=256'hFF3F6FBAFFD3DFE7BFDFDD04DBB1B6AE1226499B827C24C4D4DC53C996940004;
defparam rom_rom_0_5_s.INIT_RAM_2C=256'h6FF569FD78E77BFFB9F77D5FFFFE5CFF34FBFFFFFE0004010000003CDF7EDF65;
defparam rom_rom_0_5_s.INIT_RAM_2D=256'h3F7F3F3F7FBF9F7DFEFF7F7FFFFFFFFF777FBEFE7FEEAFEFF7E1FE3FDFF7EE5F;
defparam rom_rom_0_5_s.INIT_RAM_2E=256'hEDAFDD9F9FEFE6F5FFFFDFEFEFDF7CFBE6BFFFDFDF7FBFFFB9B7B9BB332FFF3F;
defparam rom_rom_0_5_s.INIT_RAM_2F=256'h070185857EFDFD26644CD8FFF1FF61DCC7FF83370666FDBAFCAC2E3C8FF1FFB9;
defparam rom_rom_0_5_s.INIT_RAM_30=256'hFBC00000002000003FC0000AAAA0FEBCA3000015F15F4F7BFFEF7EF7FD3F3424;
defparam rom_rom_0_5_s.INIT_RAM_31=256'h52AAAAAAAD55555552AAAAAAAD55555552AAAAAAAD55555552AAAAAAAD55535D;
defparam rom_rom_0_5_s.INIT_RAM_32=256'h6661999E6661999E6661999E66619E61999E6661999E6661999E6661999E6555;
defparam rom_rom_0_5_s.INIT_RAM_33=256'h007F001FFFE08004FFFEF44F8833FF71FA49FECA5FFFFF7FD939BEDFFFFE999E;
defparam rom_rom_0_5_s.INIT_RAM_34=256'h8B82B021A1999999FEEEEF73ECFB07F807F002D88B079C7001A37E053463FBDC;
defparam rom_rom_0_5_s.INIT_RAM_35=256'h00000000000000000000000000000000000000000000E01098B8B030B8B08B0B;
defparam rom_rom_0_5_s.READ_MODE=1'b0;
defparam rom_rom_0_5_s.RESET_MODE="SYNC";
  pROM rom_rom_0_6_s (
    .DO({DO_23[31:1],rom_dat0[6]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_6_s.BIT_WIDTH=1;
defparam rom_rom_0_6_s.INIT_RAM_00=256'h132B400057288B00000011008A58804530968144030007921081080002000001;
defparam rom_rom_0_6_s.INIT_RAM_01=256'h016A9058C62C00202A8924924924B898A512D8A6440800B552490A84B92022A9;
defparam rom_rom_0_6_s.INIT_RAM_02=256'h43231880102411110000110004114014004000600003080D900042CA132A9040;
defparam rom_rom_0_6_s.INIT_RAM_03=256'h2A5400196AD4CD258008341B8FE805002427E4080142200245954851028C30C4;
defparam rom_rom_0_6_s.INIT_RAM_04=256'h18A10018B5830558004082180200010C590D58B0800888406000008431330800;
defparam rom_rom_0_6_s.INIT_RAM_05=256'h70144440028421242422511100A4482220642400B62009710100014310080402;
defparam rom_rom_0_6_s.INIT_RAM_06=256'h0072024049012026302222222002CC810188902402888800B324C68E88901202;
defparam rom_rom_0_6_s.INIT_RAM_07=256'h52049148A220510018B33222889012020A2220016412905114400E41290488A2;
defparam rom_rom_0_6_s.INIT_RAM_08=256'hC8AD0801666663264802630511445444444000A024044CC18108088880059902;
defparam rom_rom_0_6_s.INIT_RAM_09=256'h9220412CA4924927809249248C5106124243206222014D9A472828100B003200;
defparam rom_rom_0_6_s.INIT_RAM_0A=256'hAAAAA1512AAAAC4504000000033B9B119250CE400000949A549236302C869292;
defparam rom_rom_0_6_s.INIT_RAM_0B=256'h3060C30C30C30AAC82B01AAAAA494A40C000001206EEEEEEEEE8002555548000;
defparam rom_rom_0_6_s.INIT_RAM_0C=256'hAA2000002000008800A20107042020A0020280055554208442AAAAAAAAAAAAD5;
defparam rom_rom_0_6_s.INIT_RAM_0D=256'h8802928928892129448242620001020C9003495C920901510202288632041283;
defparam rom_rom_0_6_s.INIT_RAM_0E=256'h8C1618B004E0B04251288C611304208CC08241110526124C4512A2510A22C208;
defparam rom_rom_0_6_s.INIT_RAM_0F=256'h05010260880A86048450894095566924A2001085161154195301000610100004;
defparam rom_rom_0_6_s.INIT_RAM_10=256'h002528800840001001C4041008000686AC6142511110612C104A062621004800;
defparam rom_rom_0_6_s.INIT_RAM_11=256'hA98A4985521621858C631694C0C06347FE10000A6462C4810285555412053120;
defparam rom_rom_0_6_s.INIT_RAM_12=256'h509CA8A528A5024524A2054B10C2A210A2A902A20316209058622284344220A0;
defparam rom_rom_0_6_s.INIT_RAM_13=256'h220480490C841814249C050C860249641000000000929C8001C0010040000428;
defparam rom_rom_0_6_s.INIT_RAM_14=256'h040100401004010014000000000000000002B00014004000084520022212A401;
defparam rom_rom_0_6_s.INIT_RAM_15=256'h014200A0080441400100881012A0C8100005000120368B044006080182003090;
defparam rom_rom_0_6_s.INIT_RAM_16=256'h300012501A286D2120369505508280E40000A0800002A000208002A0100B2804;
defparam rom_rom_0_6_s.INIT_RAM_17=256'h016081002041411001298000048350C0901943002400A150802801941B480480;
defparam rom_rom_0_6_s.INIT_RAM_18=256'h508101101239A00880A0200514044048424140490490004A0033260810060820;
defparam rom_rom_0_6_s.INIT_RAM_19=256'h0200280014000008100A002800000800050002800A0000930D9608000D2B3056;
defparam rom_rom_0_6_s.INIT_RAM_1A=256'h0800E00A080020400040002020034034000A0005000000A4A40A0240A00A0002;
defparam rom_rom_0_6_s.INIT_RAM_1B=256'h0141000400B6E0288006E0284007005100020800200076C40484AC051001DC05;
defparam rom_rom_0_6_s.INIT_RAM_1C=256'h104084210842414AC191415544486924094629A1605107C0EC02CE014400C01E;
defparam rom_rom_0_6_s.INIT_RAM_1D=256'hA8000100302092100021024200008419248490804C4500492449090080C02008;
defparam rom_rom_0_6_s.INIT_RAM_1E=256'h22018082000180824060200C040A034800A1800200E49A69AA280F0000000000;
defparam rom_rom_0_6_s.INIT_RAM_1F=256'h000B028000216000011108B020003020A00C080302074C00AA02080002290000;
defparam rom_rom_0_6_s.INIT_RAM_20=256'h9042548402005492492492684894815088C08050551780800281040563523FA0;
defparam rom_rom_0_6_s.INIT_RAM_21=256'hA810842B433383941152448190C8A00828064002168500000000000000000282;
defparam rom_rom_0_6_s.INIT_RAM_22=256'h001050248189502290001504000000804B083083224922498851121211000040;
defparam rom_rom_0_6_s.INIT_RAM_23=256'h44011240002A810914A094800142142506C0CA22159812842140091101200020;
defparam rom_rom_0_6_s.INIT_RAM_24=256'h001A10A12834085468402584310B02228044020080481042500009020824040B;
defparam rom_rom_0_6_s.INIT_RAM_25=256'h48200000000000000000300015A04C1115108521122A0B1100010C08009904A0;
defparam rom_rom_0_6_s.INIT_RAM_26=256'h42108430080042091500000020A01400280500A0140280500A01405000344402;
defparam rom_rom_0_6_s.INIT_RAM_27=256'h2A54AAC505050505050505050505012A0628208C2208A4A14740048490842108;
defparam rom_rom_0_6_s.INIT_RAM_28=256'h2800400084028004080401805000886444000000008000200888222220808C46;
defparam rom_rom_0_6_s.INIT_RAM_29=256'h0010020121005200000D000A661810AC0800A010200043000020080045400200;
defparam rom_rom_0_6_s.INIT_RAM_2A=256'h488240110000000015D8821108000800C99200034000120054800A0120184801;
defparam rom_rom_0_6_s.INIT_RAM_2B=256'hADB7F5FAE81802F69D7E85040031062E12204803820C2404040C008802940004;
defparam rom_rom_0_6_s.INIT_RAM_2C=256'hEFCF7DF7F697FF5AFD7A7B1FD91B87003FFD77F77CFFFBFEFFFFFFBE5BB77BF7;
defparam rom_rom_0_6_s.INIT_RAM_2D=256'hBFFABEBEFFFBDFEF7FBF7B7BFBFC7C57FFD5AFFF5BFFFBE0081E4180210AFF5F;
defparam rom_rom_0_6_s.INIT_RAM_2E=256'h7DFEFF5C5F1EF7212004EFFFFFFDFEBFFFE5DCEFFDDFCB4FB5FB7B7BBBDEFEBA;
defparam rom_rom_0_6_s.INIT_RAM_2F=256'h3467353783001E19983320000000822300000CC819986BFDFBFFDFFEF4FFF4FD;
defparam rom_rom_0_6_s.INIT_RAM_30=256'h2680000000004040000AAAA00001008A4EFFFFC0F880E07C1C0F7F0F8080E711;
defparam rom_rom_0_6_s.INIT_RAM_31=256'h666661999999999999999E6666666666666661999999999999999E66666664A2;
defparam rom_rom_0_6_s.INIT_RAM_32=256'h07FFFFFFF800000007FFFFFFF800000007FFFFFFF800000007FFFFFFF8000666;
defparam rom_rom_0_6_s.INIT_RAM_33=256'hE5D31FF0000080107D2C007FE3E01CFFFFC6FC6FFF7DB7F39D8D049F7E486000;
defparam rom_rom_0_6_s.INIT_RAM_34=256'h83B8338139E1E1E00C8890BBFEFF87FFF80A64080B181FBE05B03E1A1081FBDD;
defparam rom_rom_0_6_s.INIT_RAM_35=256'h000000000000000000000000000000000000000000084030130308333B8003B8;
defparam rom_rom_0_6_s.READ_MODE=1'b0;
defparam rom_rom_0_6_s.RESET_MODE="SYNC";
  pROM rom_rom_0_7_s (
    .DO({DO_24[31:1],rom_dat0[7]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_7_s.BIT_WIDTH=1;
defparam rom_rom_0_7_s.INIT_RAM_00=256'h5B18155400C730FAA00704159A4A0ACD338AB05055092101811802AAAE000000;
defparam rom_rom_0_7_s.INIT_RAM_01=256'h000AA0484208380019860B0582C16088280F8B8679403651533BFE28205114AE;
defparam rom_rom_0_7_s.INIT_RAM_02=256'h5A695A9A5376D546263F514D7C3357AD7C9555280001580398420470480401C0;
defparam rom_rom_0_7_s.INIT_RAM_03=256'h623538AF2209893C8DDDF4199854342AA499D24403462001D7B12A9534A55555;
defparam rom_rom_0_7_s.INIT_RAM_04=256'hBD04C2045800292300050A89882AAD7C39D4DB7B86D225AE20001AA855330AF6;
defparam rom_rom_0_7_s.INIT_RAM_05=256'h066AE2C2110C0B016166CB8F2040C0E5640CDEC81C855F22598200174D00A8AB;
defparam rom_rom_0_7_s.INIT_RAM_06=256'h6010560AC02B05636605F1F16081442B2B7A05614D5C58C45100E3C57C02B056;
defparam rom_rom_0_7_s.INIT_RAM_07=256'h00ACF9BC5F26AB18015113F15C02B056A571E108A0B102CF4ACC020B102C7A56;
defparam rom_rom_0_7_s.INIT_RAM_08=256'hCB94A800A222291A0156295058BE0BE2E2C0844560AD04E949915A7584028856;
defparam rom_rom_0_7_s.INIT_RAM_09=256'hB2AAD32CA49249264030C301C6AB40B0161768571E409489E3B4E3E555801416;
defparam rom_rom_0_7_s.INIT_RAM_0A=256'h0000075B55555D48A840000191298B35B6B6C66A1601947A55926E74FDC6B2B2;
defparam rom_rom_0_7_s.INIT_RAM_0B=256'h55AB659659659205926D0000014808A02488C1AAE11111111114BA4800002AAA;
defparam rom_rom_0_7_s.INIT_RAM_0C=256'h55A180030000A801AE4E1B435D644C4AAE4060000002704D2669A69A69A69A74;
defparam rom_rom_0_7_s.INIT_RAM_0D=256'h39ACB7DBC3DA656ADD491198554813BDA25DAEE5B64B09C915EA6E9E9645594C;
defparam rom_rom_0_7_s.INIT_RAM_0E=256'hD7A54818CA311255135DB5335B49C31155FF848B961EB4E5D67726FB6EE95759;
defparam rom_rom_0_7_s.INIT_RAM_0F=256'h0012162D060012081A011382604990411F1EAD624BA887C22494540995709420;
defparam rom_rom_0_7_s.INIT_RAM_10=256'hD5EE4A2411A800016BA2355AD0E003084AA2052662EE16DF28902AE2C0C51804;
defparam rom_rom_0_7_s.INIT_RAM_11=256'h5672B4BA571784BAB5AD7AAA2D5FADF602E16AAA922403806C3AAAABE6CACED2;
defparam rom_rom_0_7_s.INIT_RAM_12=256'hB03C1476C61B40E09A34915728C0A480882C030444C6AB7319E5DC7A0005C55F;
defparam rom_rom_0_7_s.INIT_RAM_13=256'h91E30DB5124221A72E420C9141352B063D7401DF365621156204004D4D782060;
defparam rom_rom_0_7_s.INIT_RAM_14=256'hFBF2FEBF2FCBF2EF2F7F09F6F906FDF20C8110F640D7DBB242C08C69998C107C;
defparam rom_rom_0_7_s.INIT_RAM_15=256'hA94FDDB30400C22B5A2411400D4832A0D61B2B25C5563833802B440AD102DD46;
defparam rom_rom_0_7_s.INIT_RAM_16=256'h055532554E6AF6C29582955F55F51618400005831FAAA86C859FF0A7C805A24F;
defparam rom_rom_0_7_s.INIT_RAM_17=256'h6D768316028CA32403288006012D55FBCACB57B0A9F24B55D7F0B8B57FB07E65;
defparam rom_rom_0_7_s.INIT_RAM_18=256'hB10C3106150CD7726932DC1A20AD0ACA50D08AC3956AD6CA0C112F693842FBC1;
defparam rom_rom_0_7_s.INIT_RAM_19=256'h5A23A98BD428EC40D4EA27A8C96C0213D5317A89EA17E025B32E561551F5C3AB;
defparam rom_rom_0_7_s.INIT_RAM_1A=256'h59787F8A085FA31555200205AA3B57B4C5EA27950196C409005B727EABCA3B10;
defparam rom_rom_0_7_s.INIT_RAM_1B=256'hF9550BF400267F2AAF937F2ACBC37E5585E322AA980024CFE4A54FE512F16FE5;
defparam rom_rom_0_7_s.INIT_RAM_1C=256'h61830000000035033204878A070180115B3BE34C2023082A57F2CFF9557C92B7;
defparam rom_rom_0_7_s.INIT_RAM_1D=256'h02ACE426C0CF640DF31E899CA2CC6B60A9A9AC0161801124952533321476C400;
defparam rom_rom_0_7_s.INIT_RAM_1E=256'h045CDB4818C0DB380336C0C6DB8054A10049231A0226BEFBE0415076E2C37343;
defparam rom_rom_0_7_s.INIT_RAM_1F=256'hD5489C5390749A000002521B431B9B522D85D585B43DFA6AC448E2AAA4544000;
defparam rom_rom_0_7_s.INIT_RAM_20=256'h842104A974693DB6DB6DB690233A7AA3616D6D9238A84E1556638B1899C923C2;
defparam rom_rom_0_7_s.INIT_RAM_21=256'h250135C1D19270D490F6AAD87E3FAD06E85F1D67ACABF5EC37B0DEC37B13E558;
defparam rom_rom_0_7_s.INIT_RAM_22=256'h5546975A68761C1420000028832C9D03B7329A01451A412C3000E0E688555986;
defparam rom_rom_0_7_s.INIT_RAM_23=256'hBB2CAE954AC56C7041392100000426080876540F387B640A954996473AD34003;
defparam rom_rom_0_7_s.INIT_RAM_24=256'h000021304043E098D93A5A9854053AA5F44474657F59A9157FCEEB352754A0F8;
defparam rom_rom_0_7_s.INIT_RAM_25=256'h18C4A1BD86F61BD86EC944AAC35990412115180924512408555406435B031250;
defparam rom_rom_0_7_s.INIT_RAM_26=256'h7E5F94AD1B7EFC3C210800620A44C8AC91322644C8991322644C890CA1063994;
defparam rom_rom_0_7_s.INIT_RAM_27=256'hC00300C1D301D301D301D301D32505060758100018F2C9B4064250087F97E5F9;
defparam rom_rom_0_7_s.INIT_RAM_28=256'h713A74B949000AAE6EC06E3308002D2C1E92000401D240761839060E03010180;
defparam rom_rom_0_7_s.INIT_RAM_29=256'hCD7C04ABCDC9BF934B322020928A9AD54D95C2D53A5CA5059801619656895BA5;
defparam rom_rom_0_7_s.INIT_RAM_2A=256'h47E3F315C212500000CDE79F812B5E02558F8E312C000F529D6A579A795DBE6F;
defparam rom_rom_0_7_s.INIT_RAM_2B=256'h0000000000000000000028570122007770795E45DF8C1F2F2F256DFE2AB8556C;
defparam rom_rom_0_7_s.INIT_RAM_2C=256'h0000000000000000000000000000000000000000010004004000098000000000;
defparam rom_rom_0_7_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_7_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_7_s.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_7_s.INIT_RAM_30=256'h2400000000000000001FEBAABAAAFF76A7000000000000000000000000000000;
defparam rom_rom_0_7_s.INIT_RAM_31=256'h878787878787807878787878787878787878787878787F8787878787878784A0;
defparam rom_rom_0_7_s.INIT_RAM_32=256'h555552AAAAAAAAAAAAAAAD5555555555555552AAAAAAAAAAAAAAAD5555555787;
defparam rom_rom_0_7_s.INIT_RAM_33=256'h18033FFFFFFFFFE03AE2FF00000FFFFFFE3E0000000000000000000000000555;
defparam rom_rom_0_7_s.INIT_RAM_34=256'hB800BB3A0E01FE01C0000000000007FFFFF59800331FFFC002103E7FF77E0422;
defparam rom_rom_0_7_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000800B0933333883BB303B3;
defparam rom_rom_0_7_s.READ_MODE=1'b0;
defparam rom_rom_0_7_s.RESET_MODE="SYNC";
  pROM rom_rom_0_8_s (
    .DO({DO_25[31:1],rom_dat0[8]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_8_s.BIT_WIDTH=1;
defparam rom_rom_0_8_s.INIT_RAM_00=256'hAC10399928C730C7800128D855A76C2AC9496433601A2869E41EF70CF1000000;
defparam rom_rom_0_8_s.INIT_RAM_01=256'h48052220001038C055060B0582C140004A8D07483974374801B6F42A004B5502;
defparam rom_rom_0_8_s.INIT_RAM_02=256'hA898C6584B00ECC26A3ACEEE386AB1E34DB9989B0004C00268748510AC454190;
defparam rom_rom_0_8_s.INIT_RAM_03=256'hD58B7B64952812D22DF5C000101642CC5B981094AA8CC01D3268A68CB0634D33;
defparam rom_rom_0_8_s.INIT_RAM_04=256'hE70640254A6CCAA5003971C3ADF3307222F0244677D3351C0001DB638ECC763C;
defparam rom_rom_0_8_s.INIT_RAM_05=256'h85AAAB823571D0DA1A1D8AAA235A345D4593DBAB0199848A2C0146204416C2C5;
defparam rom_rom_0_8_s.INIT_RAM_06=256'h448D61AC36B0D6184D8DD55540CD337032736E1B8555708D4CD21151556B0D61;
defparam rom_rom_0_8_s.INIT_RAM_07=256'hADC36AB55D53AE11230CCD55556B0D6185D5C1129B0D6C2E6B8891B0D6C2735C;
defparam rom_rom_0_8_s.INIT_RAM_08=256'h1750600E99999CD1B66198CAEAAAABAAAB8089561AC3B3261AB58755046A66E1;
defparam rom_rom_0_8_s.INIT_RAM_09=256'h6DD9B6D35B6DB6D0414D34DA522E590DA1A0DA155446B261A802D12984004DD8;
defparam rom_rom_0_8_s.INIT_RAM_0A=256'h555540A8800003126280000314C4646C6DAD312C67C96B25AB6DC9CEC3396D6D;
defparam rom_rom_0_8_s.INIT_RAM_0B=256'hC70E28A28A28A5533D4BE55554A434A119F1B5257111111111112C82AAA97331;
defparam rom_rom_0_8_s.INIT_RAM_0C=256'h549100214002CD57324C9EC8C95654530D65400AAAA90120191451451451450A;
defparam rom_rom_0_8_s.INIT_RAM_0D=256'h33BC6D76C3765C569B4910159992B8B36E74A6A36D665EAEB97CD259CD736D4C;
defparam rom_rom_0_8_s.INIT_RAM_0E=256'h73E9844CF1194B350ED7731EECD94001336D984EF819EDB1BA6D1DAEE4DD3D37;
defparam rom_rom_0_8_s.INIT_RAM_0F=256'hF2E8E18E2615491B712C46836AA904DA19A8CA50A98A2BE0A0B299012628C40B;
defparam rom_rom_0_8_s.INIT_RAM_10=256'hE9C84613B0B8002BB02190CCE520085801162CACACE08C00A5B5C1D8D4C1A004;
defparam rom_rom_0_8_s.INIT_RAM_11=256'h0611B23A0D09D43A318C696B221F8C8000EBB301920C0B0E30280003E0CA0018;
defparam rom_rom_0_8_s.INIT_RAM_12=256'h214117001312C4AA9B0CF0346F2C0CA20806FD44E4C1DF61858D103BC13C5148;
defparam rom_rom_0_8_s.INIT_RAM_13=256'hDDDB321693632382D963FA936071B483EAEA535871696166321802EB8B0CAA95;
defparam rom_rom_0_8_s.INIT_RAM_14=256'hF8FE3F8FE3F8FE5F28F8F60DF6F906FDF6014FFD4ADD8EAB171A5FF5556D4BEE;
defparam rom_rom_0_8_s.INIT_RAM_15=256'hE42CF217A00B1EAB4EE5774CCD5A32ADD990BBFCD60934708039144E4513CB08;
defparam rom_rom_0_8_s.INIT_RAM_16=256'h4B998DACC0D6104E0E406AC2AC154B18C001585CFB8915FD185FFD17E2140561;
defparam rom_rom_0_8_s.INIT_RAM_17=256'hB09866EFDD94A60DD2D6402D0810AC1E0726B073D3864EAC71C4646B24127958;
defparam rom_rom_0_8_s.INIT_RAM_18=256'h0D7E7EE7E9A4577073525EAAE3C3BC36B4B4BC32AB6AD3B4384C91866860F3D5;
defparam rom_rom_0_8_s.INIT_RAM_19=256'hE1FBD657EAF16CD70EF5DFD522ECD4BDEACAFD77F51ECD64D34CF6B5505483A9;
defparam rom_rom_0_8_s.INIT_RAM_1A=256'h75F90FB0477FCE3998A0005E17BCBFCB1BF5DFEA1F4ECD595B857DBF5FF53B25;
defparam rom_rom_0_8_s.INIT_RAM_1B=256'hF608EFF801481FC17F281FC12FC87F86AFFD84CC5000892BFB0013FAABFE03F8;
defparam rom_rom_0_8_s.INIT_RAM_1C=256'h6BA34210842134343664BEAAB93616DB82BDD25A20AC782F13ED01F60BF92B01;
defparam rom_rom_0_8_s.INIT_RAM_1D=256'h570EF6D1001809EF3DC4002047F57BA6DB6B6A01B092ECB6DBB6F6FE6225C614;
defparam rom_rom_0_8_s.INIT_RAM_1E=256'h55FC5779FFA05779B515D6C2BBE5601403524C28191B6596519780DF2C94D4D6;
defparam rom_rom_0_8_s.INIT_RAM_1F=256'h6600FD6EC5989600028A750AC3D78ACE0F41B034ADC8A34E545927331456C000;
defparam rom_rom_0_8_s.INIT_RAM_20=256'h6319A951F1BDAA492492498191622A0D412B5D0FAAE82366644E385A94AD0057;
defparam rom_rom_0_8_s.INIT_RAM_21=256'h51EF19C0BCCC3C63EEADAB7E6F355FB655A9226DE82AFBF7EFDFBF7EFDFF795D;
defparam rom_rom_0_8_s.INIT_RAM_22=256'h662A86D07476A78920002AC003C62065B4740604D8A6913650AEEDE5E6E663B3;
defparam rom_rom_0_8_s.INIT_RAM_23=256'h8A68AC2E6C052C666A57490002B10BD2193A3555AA03C82BCAABF24A2A1A095E;
defparam rom_rom_0_8_s.INIT_RAM_24=256'h0065885E90CA262A133E9A3A0C1455443D106C691411699528F5822D3150D874;
defparam rom_rom_0_8_s.INIT_RAM_25=256'h251F1EC37B0DEC37B1378F330810B1C8402A10960CD454E0E66292B6E322A010;
defparam rom_rom_0_8_s.INIT_RAM_26=256'h81A0680076F109026277D672D65D4B999752EA5D4BA9752EA5D4BA8E3ECB813D;
defparam rom_rom_0_8_s.INIT_RAM_27=256'h55A8140A00DA00DA00DA00DA00DA2651984015034CD4125EB8BEE90100681A06;
defparam rom_rom_0_8_s.INIT_RAM_28=256'h57CC27F178045CC2B301E070A801549AAA800000535014D69553D955552952A9;
defparam rom_rom_0_8_s.INIT_RAM_29=256'hED6ED530DEC32596135260359924EC5271BD5F09D3F8BC0FA05D86F822BF812F;
defparam rom_rom_0_8_s.INIT_RAM_2A=256'h3164B20EC91810022221658AA5CD876A346D92A4A4002564AB2C65DADD423622;
defparam rom_rom_0_8_s.INIT_RAM_2B=256'h5F8C86684FEFC40480AD3ACBB5484951E1D836647D83DB3B2B238E56306BE640;
defparam rom_rom_0_8_s.INIT_RAM_2C=256'h0D2261D9D6840060614536107DC804403B3177F77CFFFBFEFFFFFF9840812496;
defparam rom_rom_0_8_s.INIT_RAM_2D=256'hB81FBDB1937808190A30A321C9D0101C802FB0002380DA20005200C0200AA441;
defparam rom_rom_0_8_s.INIT_RAM_2E=256'h799500D756F9815090018292060390E20061179119A22404255A4A400028ADBF;
defparam rom_rom_0_8_s.INIT_RAM_2F=256'hD8B5D949FDBD005DDEBBB5002BDC9731A9105CCCB99951974B387430214C2001;
defparam rom_rom_0_8_s.INIT_RAM_30=256'h0480000000000FC0000AAAAAAAAAFEBFF95451516DFF3F7FEBE507F5FEDA32AE;
defparam rom_rom_0_8_s.INIT_RAM_31=256'hF807F807F807F807F807F807F807FFF807F807F807F807F807F807F807F80020;
defparam rom_rom_0_8_s.INIT_RAM_32=256'h666666666666619999999999999999999999999999999E666666666666666007;
defparam rom_rom_0_8_s.INIT_RAM_33=256'h1A037FFFFFFFFFEFC212DFFFFFFC000003FE6007E920A194059D060E3C006E66;
defparam rom_rom_0_8_s.INIT_RAM_34=256'h33B03B333FFE0001CECCC0F332CC8FFFFFFF74AF7B1FFFFE06A7FEFFF4620422;
defparam rom_rom_0_8_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000883B32883B3BB00080BBB;
defparam rom_rom_0_8_s.READ_MODE=1'b0;
defparam rom_rom_0_8_s.RESET_MODE="SYNC";
  pROM rom_rom_0_9_s (
    .DO({DO_26[31:1],rom_dat0[9]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_9_s.BIT_WIDTH=1;
defparam rom_rom_0_9_s.INIT_RAM_00=256'hFC2801E057C7B9D7ED5910202000101006181A0880245000096003CF38555500;
defparam rom_rom_0_9_s.INIT_RAM_01=256'hA500200040087F12A9082080082040000D1E83027B495C515133F428A8573056;
defparam rom_rom_0_9_s.INIT_RAM_02=256'h1446312E45DF6232436AF82DF2240FD88D81E044AAD030020281143FFC0409C5;
defparam rom_rom_0_9_s.INIT_RAM_03=256'hC020BEEE003910390DB79A44D1BA9C7000DC18E6BB0009A18F0251A25C10E308;
defparam rom_rom_0_9_s.INIT_RAM_04=256'h210954855A2EA967550000242803C1D821C0934907BBFD155D4A0618000081FF;
defparam rom_rom_0_9_s.INIT_RAM_05=256'h4B2A92A98902000000000A5AC840004352402BFE5A4E0C4B722EA00246410101;
defparam rom_rom_0_9_s.INIT_RAM_06=256'h184080100040080252F7494B4E2100013ED4000007D2523240127127D2040080;
defparam rom_rom_0_9_s.INIT_RAM_07=256'h000065F2548C3AC6034003CBF20400807F4B46458000001A8AA30000000154F5;
defparam rom_rom_0_9_s.INIT_RAM_08=256'h813812A0800000180380043FE5F96A97969622C80100009A1A42001771020000;
defparam rom_rom_0_9_s.INIT_RAM_09=256'h00060800000000006A00000029AAA40000000434959180119215464604560020;
defparam rom_rom_0_9_s.INIT_RAM_0A=256'hFFFFD64777FFF0ACE4000AA268000082200001AAD1C9002000000801C0000000;
defparam rom_rom_0_9_s.INIT_RAM_0B=256'h49931451451450D04B88E7FFFF8AB5E23F5B6CDDC000000000017FAFFFED03C0;
defparam rom_rom_0_9_s.INIT_RAM_0C=256'hFF8A2AC38003EF50C2CD52200D4908CC0C9794B2AAA931213C71C71C71C71C68;
defparam rom_rom_0_9_s.INIT_RAM_0D=256'h33A4E170D71EC200B84BFF9C1E07B3B066749BF70090B6C8337C4E184098AB7C;
defparam rom_rom_0_9_s.INIT_RAM_0E=256'h72E46ED6BF2DC4890E1710BE2E21DF790FFF9EDE161863A38AE31C6E2DC71CFB;
defparam rom_rom_0_9_s.INIT_RAM_0F=256'h8800020406A0004B1B80028A607997960FBE0290A17A86F2F4DE60A5E9E51990;
defparam rom_rom_0_9_s.INIT_RAM_10=256'hFA4BE053BDAD5685C0E0F303BE7A915802860E2C77EF1C77F1F0006060CB06B9;
defparam rom_rom_0_9_s.INIT_RAM_11=256'hF1F4141203A90412148539119D42857CD8403C084213BD30CFF7EBAA0CCFCEC7;
defparam rom_rom_0_9_s.INIT_RAM_12=256'h240A407AC41935B800D1090E005003EFD000017B8A2032260080CF401EC38757;
defparam rom_rom_0_9_s.INIT_RAM_13=256'hBBF709905010A17F801000D3142FB01008C653C42FE0603806B75020A652A000;
defparam rom_rom_0_9_s.INIT_RAM_14=256'hEFF7FDFF7FDFF7EFF7FDF2FDF6FDF6FFF7A114F6A81135970032CF7BBBCD587C;
defparam rom_rom_0_9_s.INIT_RAM_15=256'hFE0EFB163D50207BDE1A00E325C536E2A1B85FCFC803F091E5697E6A5F9ACF47;
defparam rom_rom_0_9_s.INIT_RAM_16=256'h601E00033441B27486D8003203953A281AF000BFFF323DFFC09FFE37E14C0085;
defparam rom_rom_0_9_s.INIT_RAM_17=256'hC0070EFFDFAF36709A007D012274035F8E020D73E3400E03D1C5E420EC9C5870;
defparam rom_rom_0_9_s.INIT_RAM_18=256'hBE0E3E66FDECF777BBB39EEAA8000001098A0002503EF78141004871FD7AF3C9;
defparam rom_rom_0_9_s.INIT_RAM_19=256'h002BC1BBE1A3ECA004F0B7C2D76C8019C8377C2DF096D825F30D0FB771D5CBAB;
defparam rom_rom_0_9_s.INIT_RAM_1A=256'h01798F98007E5701E0755180033C17C0EDF0B7A069F6CA090001743F0FD07B28;
defparam rom_rom_0_9_s.INIT_RAM_1B=256'hFB000FCB4A011F602F381F600BCC7EC487E4E0F03553000BE88063EC03F203EC;
defparam rom_rom_0_9_s.INIT_RAM_1C=256'h638300000001BEB36E65879A0AF39A180A3F4AC03500806F52F409FB01791401;
defparam rom_rom_0_9_s.INIT_RAM_1D=256'h301FE6F3ECE3EE20C2BABF9ABFFFFBE2C52D2AD97B800077D9F676F6009CC180;
defparam rom_rom_0_9_s.INIT_RAM_1E=256'h04403B8C1EE03B8C000EE959DC9082B859DA6FF7DB0F045040C004057A241FA6;
defparam rom_rom_0_9_s.INIT_RAM_1F=256'h7808CED40FDCDEA6E842770743DC07530F12DFD4747AAB1EC642F03C0B7F155C;
defparam rom_rom_0_9_s.INIT_RAM_20=256'hE5EDA879FFDF8F7DF7DF7D94723A27BE619D43C83FEE780784F1D1D8DDEC0B00;
defparam rom_rom_0_9_s.INIT_RAM_21=256'h7116F8C1D84300F211FDAF190F7DCFBF72FB0F7FE0ABFFFFFFFFFFFFFFFFEC67;
defparam rom_rom_0_9_s.INIT_RAM_22=256'h7802AB5B04FE46D9355540032FEFBFF6F61020684380013F3B01E1E4A0078081;
defparam rom_rom_0_9_s.INIT_RAM_23=256'hAE71E41070559FF1ED92E9D5540002FA4C3F05C538766FDABEBBDA2EF4FFF740;
defparam rom_rom_0_9_s.INIT_RAM_24=256'h55B00017D26BD0081533DF0801A4CD7C3F1AB6FC1025A7AF78F70CB4F57A6FE7;
defparam rom_rom_0_9_s.INIT_RAM_25=256'hFFBFFF7EFDFBF7EFDFFE603C013AA037EA50483EB201D2FC078011DE93169F45;
defparam rom_rom_0_9_s.INIT_RAM_26=256'h0A4293E26B0CB48F42EFB7986723245048C9192324648C91923246A3FC587E9B;
defparam rom_rom_0_9_s.INIT_RAM_27=256'hC002537829202128292021282900D093FAC7EF71242FEF2A3EBBF8480290A429;
defparam rom_rom_0_9_s.INIT_RAM_28=256'h715098118DB00F000080DF660AAA03407AB60A0D7756DDD6B0F4003C3B3B0381;
defparam rom_rom_0_9_s.INIT_RAM_29=256'hED6ED4C00CCEED9DE2FABD2080C3A3D1D60140074C0886B56C0201A09E8A60C0;
defparam rom_rom_0_9_s.INIT_RAM_2A=256'h4761B384C1683B568B83658BA30E076B070D842654B58D879870F5DA5D507646;
defparam rom_rom_0_9_s.INIT_RAM_2B=256'h228EDBF0D834020520FD7843B58184501FD9B67405883B0B2B20CA765D180780;
defparam rom_rom_0_9_s.INIT_RAM_2C=256'h04CB41C8C835AF108C140218244044C005D7FFFFFEFFFBFEFFFFFF889BFF9FC0;
defparam rom_rom_0_9_s.INIT_RAM_2D=256'h0AA4AE0204C4C1F0068518781028686D5DB00B437A3B5640044D4080000F9502;
defparam rom_rom_0_9_s.INIT_RAM_2E=256'h1803AC8AD9A4320402422A91B262262EB6C44A26680CC711AD00C0C199B68004;
defparam rom_rom_0_9_s.INIT_RAM_2F=256'h9D30080B0100995DDEBBB5002BDC9731A9105CCCB99932524E58242ACC4120CC;
defparam rom_rom_0_9_s.INIT_RAM_30=256'h21400000000FC00000000000000001CA409A699478A0300C0E080006436A069B;
defparam rom_rom_0_9_s.INIT_RAM_31=256'hF80007FFF80007FFF80007FFF80007FFF80007FFF80007FFF80007FFF8000480;
defparam rom_rom_0_9_s.INIT_RAM_32=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000007FF;
defparam rom_rom_0_9_s.INIT_RAM_33=256'hE1AC000000000000001FDC000000000003FF356EDE7DA146080002047A480FFF;
defparam rom_rom_0_9_s.INIT_RAM_34=256'h333833B3300000000280844BE2F8B800000188E0037FFFFEF800FE7FF39DFBDD;
defparam rom_rom_0_9_s.INIT_RAM_35=256'h000000000000000000000000000000000000000000086030000B333B08800BBB;
defparam rom_rom_0_9_s.READ_MODE=1'b0;
defparam rom_rom_0_9_s.RESET_MODE="SYNC";
  pROM rom_rom_0_10_s (
    .DO({DO_27[31:1],rom_dat0[10]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_10_s.BIT_WIDTH=1;
defparam rom_rom_0_10_s.INIT_RAM_00=256'hED059E0750D776EB64CFC84675A7233AEF697CB91AFD1069EDFEC3CFC0333300;
defparam rom_rom_0_10_s.INIT_RAM_01=256'h10986D073BD93C3D2D77CFF7BBD977667D7C2388FB4654F3BF33F66A5648B1DE;
defparam rom_rom_0_10_s.INIT_RAM_02=256'hBE9EE77FEFDFEEEE9CEFD0FFFB6EBFD3BF9E061C99B0F00267D62577EC454F99;
defparam rom_rom_0_10_s.INIT_RAM_03=256'hD58BFFE4956B32F37FFFCB3477B1200359DA3B07AEB9C4F43D6AB78EFD73CF3B;
defparam rom_rom_0_10_s.INIT_RAM_04=256'hF751F7454E6FEAA7661B35E7F8FC0AD3E6FA24C63FFFBDEADB27D679AECCD7FF;
defparam rom_rom_0_10_s.INIT_RAM_05=256'hAFEBBA9AE9334CD9999D9EFEBD59325FDE83FBFE49C06EDEC0E85418FFA23035;
defparam rom_rom_0_10_s.INIT_RAM_06=256'h774C1983360CC19DDEE55FDDDBA5330DBF776198577756EACCD2F373F760CC19;
defparam rom_rom_0_10_s.INIT_RAM_07=256'hAC33EEF7D5DF3ADDD34CCDDDD760CC19E55D57F898CD633EEAAEE98CD6337755;
defparam rom_rom_0_10_s.INIT_RAM_08=256'h3F52879A99999CD1B0199EFBEFAB9ABABA8EFC419833B33E7AE067B55FC66619;
defparam rom_rom_0_10_s.INIT_RAM_09=256'h6DDFBED35B6DB6D8660C30D87BAEE8CD9998DF9DFD7BB265BADFC08064B58CC5;
defparam rom_rom_0_10_s.INIT_RAM_0A=256'h777776AED7FFFB9A19C00667C8C466EE6D8E3BEEF7ED6B65AB6DD9CFD3716D6D;
defparam rom_rom_0_10_s.INIT_RAM_0B=256'hCF9F3CF3CF3CF593FD863FFF5EBC34A5FFFBFDEFFB33333333778F0AFFE93C0D;
defparam rom_rom_0_10_s.INIT_RAM_0C=256'h5F929B950007ED530B4DDEF8FDDF6440CDF5A1E2AAABD1791914534D34D34D4A;
defparam rom_rom_0_10_s.INIT_RAM_0D=256'h31BCAD968776DE56FB7FFFFCE076B78B0998B7B56DF6ECA2CDFDDE598DEBCF7F;
defparam rom_rom_0_10_s.INIT_RAM_0E=256'hF3EFE21A5AB48FBD16D96396CEFBFF733F7FBDDEFE998CF7B6EF2DF2D7D975F5;
defparam rom_rom_0_10_s.INIT_RAM_0F=256'h5834395DFE652DEB5FA626EEEAA98C969DBE8845B9FAAFF2B4D607C7E7A1F3E3;
defparam rom_rom_0_10_s.INIT_RAM_10=256'h731EF76EEEECCD820C7EBBEF08BE434C03BE3CEDEAFFFC5FE5D071D5CFDD073E;
defparam rom_rom_0_10_s.INIT_RAM_11=256'hD3B1FAFEED5CDAFEF79CEB63A2729DFBD1E7C0DDC7CCFF2FB3FFAEEDFD8BCFD9;
defparam rom_rom_0_10_s.INIT_RAM_12=256'h6E0A175AD35BFC0AD36CFAB66FEDCDE3BD57FDEFFCEDD667B7CD5D7BF5BED90C;
defparam rom_rom_0_10_s.INIT_RAM_13=256'hFFFB4FB6936325FFD373BA9765BFF6C399F581FDBF6D6201B2C2C87BBF5EF193;
defparam rom_rom_0_10_s.INIT_RAM_14=256'hFBFFFFBFFFFBFFFFFFFDF4F4F4F4F4F6F7A14FFFF9FDBFBFA332DFFFFFFD5BFF;
defparam rom_rom_0_10_s.INIT_RAM_15=256'hFE4FFF36673136EB5EFF77EFED5F76A7C5FAFFFFC189B41BBCEB7F5EDFD7DF4F;
defparam rom_rom_0_10_s.INIT_RAM_16=256'h67E04DAFC9D79AFA59446AF8AF7645AB49BA467FFFB91DFFC67FFD17FD2C8317;
defparam rom_rom_0_10_s.INIT_RAM_17=256'h0A9F7FFFDFBE9E1296D715FE910CAFFF61E6BFFFF8BE0EAF37F41C6BE4BFFF0F;
defparam rom_rom_0_10_s.INIT_RAM_18=256'hBF7E7EE7FDEC7F777B52DCCBE9339337BFBE133EF33AD7B57E8C91F6FE69FFC6;
defparam rom_rom_0_10_s.INIT_RAM_19=256'h95BFD7FFEBE9FFA2AFF5FFD7FBFF83FFCAFFFD7FF5FFE865F30DD6BF51F4CBAB;
defparam rom_rom_0_10_s.INIT_RAM_1A=256'hF7FF9FFDF5FE489E06B337095FFCBFCBFFF5FFB23FFFFA5B58E5FD3F5FF57FF0;
defparam rom_rom_0_10_s.INIT_RAM_1B=256'hF7BEBFC8D6489FF77FE39FF7BFFCFDEA7FE413037B36094BFBFB03FC6FF6F3FE;
defparam rom_rom_0_10_s.INIT_RAM_1C=256'h6BA342108421BFB73F65BEBABFB7BED866BDD6C4F324D86F72EDB1F7BBFF08C1;
defparam rom_rom_0_10_s.INIT_RAM_1D=256'h50DCF6F3E6FB67EFFF7EFFFAB7FFFFEEDF6F6E4F33925EFEDBB7FFFF1B3FD8A4;
defparam rom_rom_0_10_s.INIT_RAM_1E=256'h9DEF7F8DFFFF7F8DFE9FE07BF8941BBFD5DA6FFF7B1F6D97D3D26835FEB03FF2;
defparam rom_rom_0_10_s.INIT_RAM_1F=256'h81AFFEA376BE7D9274AEFF4FDFFFCFEF5FFBFA7CFDCEF4E357FD33C0DAFE132D;
defparam rom_rom_0_10_s.INIT_RAM_20=256'h6B9BAB7BFFFFFFEDFEDFED94352376E7D73FF7662EFE9FF805F1F9987CEC9A4F;
defparam rom_rom_0_10_s.INIT_RAM_21=256'hF58F7BD5BC406CF989FFAF380FF77FD7F37B1FFFE1FBFFFFFFFFFFFFFFFFFCED;
defparam rom_rom_0_10_s.INIT_RAM_22=256'h81ABAFD5AF97ED9DE4CCCA710FEFFFF7BC732F59C9861B777F0FEDE6A8781797;
defparam rom_rom_0_10_s.INIT_RAM_23=256'h8B87B78F83174FF17ADFFBCCCC989BDBE93F31D7EA27FDFBEA8ADB7EFEFFFFCF;
defparam rom_rom_0_10_s.INIT_RAM_24=256'h33B4C4DEDF4BF33913FFDB392FE4EFF57D99FEFF7FB3EF85BFFFFE7DF1F9FBF7;
defparam rom_rom_0_10_s.INIT_RAM_25=256'hBBFFFFFFFFFFFFFFFFFFC7C0AB5BFBFCEEEA5AFDAFFDF66E781AFBFD09EAF7D3;
defparam rom_rom_0_10_s.INIT_RAM_26=256'h89F2FBD21FFDBDBEEF6DB7FBDFDFFFFDFFFFFFFFFFFFFFFFFFFFFFEFAD6BB843;
defparam rom_rom_0_10_s.INIT_RAM_27=256'hD5AB55F221F320FA29FB28F221D3F7D569C7DFFA4D26DB6A28999B5B72F89F2F;
defparam rom_rom_0_10_s.INIT_RAM_28=256'hF3F1BDFF0B99303544FFFF09CE6617DABED61215D7DAF5F6B577495D5B6B57AB;
defparam rom_rom_0_10_s.INIT_RAM_29=256'hEF7EF40CDFDFEFBFFFFE2BA599E7EFD3F7FF4CAFDEFF86BFF98E53E5BA9E75FF;
defparam rom_rom_0_10_s.INIT_RAM_2A=256'h37EDF7C5D0FEB9374125EFBFB1F06F7A3C6FB95AED934DFF8B7FF7DEFDD7BE9B;
defparam rom_rom_0_10_s.INIT_RAM_2B=256'h94B408C24FD3D0A4387E7A6FBDC4F4F48FFBBEFC27ABDF7F6F63317EFE78F830;
defparam rom_rom_0_10_s.INIT_RAM_2C=256'hA38604F37E848741E5C97A818ADA000029AE8808830004010000002E5DB3D1A4;
defparam rom_rom_0_10_s.INIT_RAM_2D=256'hB01AB1B19D7E54E7CD763778F8D4141408C1A1194F99AD20001200C0000A9850;
defparam rom_rom_0_10_s.INIT_RAM_2E=256'hFC9400D48208115082000AC8132422A591AAF61B361668C82DF0F8F888858E1A;
defparam rom_rom_0_10_s.INIT_RAM_2F=256'h12009102FCBD5C1DDC3BB00021DC833181100CCC1998097DE23CD668862CB885;
defparam rom_rom_0_10_s.INIT_RAM_30=256'hFF4000000000000E00000000000001CB60E28A057D9F6F7FE1EC59F438149120;
defparam rom_rom_0_10_s.INIT_RAM_31=256'hFFFFF800000007FFFFFFF800000007FFFFFFF800000007FFFFFFF800000007FF;
defparam rom_rom_0_10_s.INIT_RAM_32=256'h87878787878787878787878787878787878787878787878787878787878787FF;
defparam rom_rom_0_10_s.INIT_RAM_33=256'h0050000000000000020003FFFFFC0000000002A1A820A2809D0C049D05B6E787;
defparam rom_rom_0_10_s.INIT_RAM_34=256'h3BB38888880000001CEE6E8B22D8B55555552680C37FFFFEF9B0800000000000;
defparam rom_rom_0_10_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000063833BB8000088880B3B;
defparam rom_rom_0_10_s.READ_MODE=1'b0;
defparam rom_rom_0_10_s.RESET_MODE="SYNC";
  pROM rom_rom_0_11_s (
    .DO({DO_28[31:1],rom_dat0[11]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_11_s.BIT_WIDTH=1;
defparam rom_rom_0_11_s.INIT_RAM_00=256'h11721FF87B00822363C5163800001C0020000200E0823002008003F0000F0F00;
defparam rom_rom_0_11_s.INIT_RAM_01=256'hCF0702A8020203E0D00E2F15CBE100080293CCD640B023A9028D0B10081FC428;
defparam rom_rom_0_11_s.INIT_RAM_02=256'h02C2100000248014EF102E0003000028401FF8018780000009A9000810900020;
defparam rom_rom_0_11_s.INIT_RAM_03=256'h0020000A004000080002001281AEDA7C0626A0F001041C818700402000082000;
defparam rom_rom_0_11_s.INIT_RAM_04=256'h008E0CC01481014878000010003FF128400093A96024C2BD871E680020000000;
defparam rom_rom_0_11_s.INIT_RAM_05=256'h701401015A00000000000010C480000018400600120F80203E6788021001C1C0;
defparam rom_rom_0_11_s.INIT_RAM_06=256'h8900E01C00700E020138820218400030018006018200A0068000C204000700E0;
defparam rom_rom_0_11_s.INIT_RAM_07=256'h00C00040A800848010000202200700E01A809201010004101131201000400089;
defparam rom_rom_0_11_s.INIT_RAM_08=256'h882872700000000803E0020101507505053C008E01C00081001380C248200060;
defparam rom_rom_0_11_s.INIT_RAM_09=256'h0000000000000000200000000800800000000020018900120000176782700038;
defparam rom_rom_0_11_s.INIT_RAM_0A=256'h0A0A00600A222826FE800E3D3002020000210041080000800000100000080000;
defparam rom_rom_0_11_s.INIT_RAM_0B=256'h000000000000004086CFDAAAA31A00020004020040E8E8E8E8E84F5045503FF0;
defparam rom_rom_0_11_s.INIT_RAM_0C=256'h284D05A280001200F08000020000390F0002DB9000000E04A441041861861860;
defparam rom_rom_0_11_s.INIT_RAM_0D=256'h820142615000018100360220FF8008706FED0102000013287C81092440102002;
defparam rom_rom_0_11_s.INIT_RAM_0E=256'h8600088004808000A80610083202008A00800220040461400800504C30044802;
defparam rom_rom_0_11_s.INIT_RAM_0F=256'h0A48408208000400000008008052010082013427401C04145A287804084B0C50;
defparam rom_rom_0_11_s.INIT_RAM_10=256'h75E530391153C3C5F0214000F749C22558081302110003805A048008100003D0;
defparam rom_rom_0_11_s.INIT_RAM_11=256'h86C40EA8A2E11EA8A109401A7F5D084632A5FF141DD1925E4E0C401772740105;
defparam rom_rom_0_11_s.INIT_RAM_12=256'h400850001443D9B2D81122808FFDD20CED7040BD71090D482250823BCE7B1653;
defparam rom_rom_0_11_s.INIT_RAM_13=256'h00003000080012040810400C0040400476082C024080853E013DC40000A10000;
defparam rom_rom_0_11_s.INIT_RAM_14=256'h00000040100000001402090209020900085E1000000020406020000000000001;
defparam rom_rom_0_11_s.INIT_RAM_15=256'h0060002190F000000000000012800C02380000000E0080E443C2080082001020;
defparam rom_rom_0_11_s.INIT_RAM_16=256'h81FF80002C0001259E8C000200217B56F86E08000044200008800000020000E0;
defparam rom_rom_0_11_s.INIT_RAM_17=256'hF00001002000207D40006CC1427000C0CF6000003BE75000E033EA001A480379;
defparam rom_rom_0_11_s.INIT_RAM_18=256'h00008108120A80000429211500C00C0000008C0808400000C18048010012080B;
defparam rom_rom_0_11_s.INIT_RAM_19=256'h60400000011601410000000000004000200000000000040100000940A1030006;
defparam rom_rom_0_11_s.INIT_RAM_1A=256'h50001040A2019F1FF80F0D860000000000000048E00014020100008000000000;
defparam rom_rom_0_11_s.INIT_RAM_1B=256'h080040322E03800000188002800082048019E3FC20F000200000700280089000;
defparam rom_rom_0_11_s.INIT_RAM_1C=256'h841C39CE739C0002000A0104000000218002001B0F0000002110800800001708;
defparam rom_rom_0_11_s.INIT_RAM_1D=256'h03000104370480000001004508000000000000BA400820082040080020002203;
defparam rom_rom_0_11_s.INIT_RAM_1E=256'h001000700000007001401F880760E0483C01000064000040820185CA014BCA8B;
defparam rom_rom_0_11_s.INIT_RAM_1F=256'hFE2401DFEB408271F86080200000201C204805A003B347FC8013C3FF0DA0F0E4;
defparam rom_rom_0_11_s.INIT_RAM_20=256'h8C6440000200041008241047C65989502480BCE991066700030E060281419B0B;
defparam rom_rom_0_11_s.INIT_RAM_21=256'h24608014259D7E8A7E02404670C000010402A0920DD100000000000000000198;
defparam rom_rom_0_11_s.INIT_RAM_22=256'hFE2C002A7369C246843C0003C01000884A0020B902002009092406034E7FE024;
defparam rom_rom_0_11_s.INIT_RAM_23=256'h35FE5B17FC5AB10F878184C3C00010200560049851500200143101018000000B;
defparam rom_rom_0_11_s.INIT_RAM_24=256'hF09000810020000000400000210010088220030000001038D000000206000001;
defparam rom_rom_0_11_s.INIT_RAM_25=256'h0C00000000000000000005FF0020031214056242D3AC01107FE0480BF2680C30;
defparam rom_rom_0_11_s.INIT_RAM_26=256'h360D874F000200C0851040042000040200010020040080100200400012B007FC;
defparam rom_rom_0_11_s.INIT_RAM_27=256'h000006CDFF2CFF24F625F625F724D1829210002891D9A034966662720D8741D0;
defparam rom_rom_0_11_s.INIT_RAM_28=256'h000C0200F4792FC7B300007E31E0004044080402088102204080002020040000;
defparam rom_rom_0_11_s.INIT_RAM_29=256'h009008F1210002000008D8804000000000000300010038600681801801018000;
defparam rom_rom_0_11_s.INIT_RAM_2A=256'hC080402B0E45C8F00A068209027F88050B2217BE587042003000020020200865;
defparam rom_rom_0_11_s.INIT_RAM_2B=256'h08B408C05FEFD814A07E0004028105A5702008005A12E4341410EF4801017FC3;
defparam rom_rom_0_11_s.INIT_RAM_2C=256'h000204E26060870184912B80D126180136480000000000000000000819F3B1E2;
defparam rom_rom_0_11_s.INIT_RAM_2D=256'h0000A101066058FA8544D47393A92924888101016E198004050108C0000E8801;
defparam rom_rom_0_11_s.INIT_RAM_2E=256'h88000081045392400001888112202224158B218022006680250E504088A5AAA0;
defparam rom_rom_0_11_s.INIT_RAM_2F=256'hDC954D487DBC8C5DDEBBB5002BDC9731A9105CCCB99944544208440884182384;
defparam rom_rom_0_11_s.INIT_RAM_30=256'h00C0000000000000210000000001FE349F010405793F7F2FEBE54EF7FE6026AE;
defparam rom_rom_0_11_s.INIT_RAM_31=256'hFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFF8000000000000000000;
defparam rom_rom_0_11_s.INIT_RAM_32=256'h07F807F807F807F807F807F807F807F807F807F807F807F807F807F807F807FF;
defparam rom_rom_0_11_s.INIT_RAM_33=256'h00500000000000000000000000000000000101249C71A0421900080B01B6C7F8;
defparam rom_rom_0_11_s.INIT_RAM_34=256'h8888000000000000182AAFAB24C91666666F4ED0031FFFFE0180000000000000;
defparam rom_rom_0_11_s.INIT_RAM_35=256'h00000000000000000000000000000000000000000000A0B33333B3333BBB3080;
defparam rom_rom_0_11_s.READ_MODE=1'b0;
defparam rom_rom_0_11_s.RESET_MODE="SYNC";
  pROM rom_rom_0_12_s (
    .DO({DO_29[31:1],rom_dat0[12]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_12_s.BIT_WIDTH=1;
defparam rom_rom_0_12_s.INIT_RAM_00=256'h202A0000002128000007100002D9000140828500000000B09021000002000000;
defparam rom_rom_0_12_s.INIT_RAM_01=256'h09280255AD6C1041225C22110884A150A0209A66741004950011108421002280;
defparam rom_rom_0_12_s.INIT_RAM_02=256'hC123080080243114C000330004100034428000200001041DB0040040212A9080;
defparam rom_rom_0_12_s.INIT_RAM_03=256'h2AD04A196A84CD645688340B8C4024002E01410003436006449548D0028C51C4;
defparam rom_rom_0_12_s.INIT_RAM_04=256'h10000308908401080008104808400008108010200308885CC0008280B266184C;
defparam rom_rom_0_12_s.INIT_RAM_05=256'h8014040002104048080A70100088104A00416402B00008202803848201800000;
defparam rom_rom_0_12_s.INIT_RAM_06=256'h006400801200400E00120202000299010080200802808000A665860C80200400;
defparam rom_rom_0_12_s.INIT_RAM_07=256'hD00001402000500010A66480A02004000A0200014806201004000C8062048020;
defparam rom_rom_0_12_s.INIT_RAM_08=256'hC85408016666632640020081105404444440008020044C818100088800059802;
defparam rom_rom_0_12_s.INIT_RAM_09=256'h92204124A492492A80105120041504160203A5E2220149864420000000003640;
defparam rom_rom_0_12_s.INIT_RAM_0A=256'hAAAAA15100000C4000000002831A9A0102104A400A00941A549226302C869292;
defparam rom_rom_0_12_s.INIT_RAM_0B=256'h2040820820820A2C00280AAAAA51424006A44916044444444440000555540000;
defparam rom_rom_0_12_s.INIT_RAM_0C=256'h014000030000008002A0000608000000000080055554228470A28A28A28A28D1;
defparam rom_rom_0_12_s.INIT_RAM_0D=256'h880202012809010140084000000102180003090C0000004201080D0400001210;
defparam rom_rom_0_12_s.INIT_RAM_0E=256'h84060810002020024020084000048084C041C1001124024C010080400200C200;
defparam rom_rom_0_12_s.INIT_RAM_0F=256'h1400024004020902800404524042000004041001820004081118000010000000;
defparam rom_rom_0_12_s.INIT_RAM_10=256'h0004000000200000018C080050200686A820013053B001060208002400810000;
defparam rom_rom_0_12_s.INIT_RAM_11=256'h589A1183421001838C631E10E4C4E020060000080400AC9E09440005722A8280;
defparam rom_rom_0_12_s.INIT_RAM_12=256'h1014ABA5E8A4264525470D0017BE8000B2A06D808FF4009050033DBDEE3E6082;
defparam rom_rom_0_12_s.INIT_RAM_13=256'hD50ADC4A14852BC00096C01682780020F43EC86C7800440012C0002000A06020;
defparam rom_rom_0_12_s.INIT_RAM_14=256'hD0641906419064264D32626262626260682A13AC104040C0C04508D7773EA126;
defparam rom_rom_0_12_s.INIT_RAM_15=256'h03C681E034000441025323A67882400100843D1E002280A40002100884021080;
defparam rom_rom_0_12_s.INIT_RAM_16=256'h000004C0E87038001813240C40B038A2000000972D04F4B44094E2E398037005;
defparam rom_rom_0_12_s.INIT_RAM_17=256'h0062232B454083E84262000804F260540E1381664300A040B341C1382E00C840;
defparam rom_rom_0_12_s.INIT_RAM_18=256'h284120040090040201401084B0048059CC4F0059041040DA10376E2A30060020;
defparam rom_rom_0_12_s.INIT_RAM_19=256'h00C282C140C0240008A0C2816024006140582830A1024001041002100D6C1018;
defparam rom_rom_0_12_s.INIT_RAM_1A=256'hA62EC28F468A2000004000000C2A22A150A0C2800A8240000080500A11400900;
defparam rom_rom_0_12_s.INIT_RAM_1B=256'h51E8D14400B6C53D4502C53D3176147A70A20000200076C0A6CC28A7A851D8A7;
defparam rom_rom_0_12_s.INIT_RAM_1C=256'h155AB5AD6B5A86532A2F2A0434B088C00C6A64088040122288A2CC51EA28801C;
defparam rom_rom_0_12_s.INIT_RAM_1D=256'h0007C486404008445429D3388150A5002511000000044849204821500000000B;
defparam rom_rom_0_12_s.INIT_RAM_1E=256'h228D0013AA0D0013D94003080120000800B0C54208448A28AA200F0AAABD0000;
defparam rom_rom_0_12_s.INIT_RAM_1F=256'h001A448800614000011108A03541A004D64800C200944C0A228E400000110000;
defparam rom_rom_0_12_s.INIT_RAM_20=256'hD0C214DC52843C924924930878A00024080000511002404002280C6D43025280;
defparam rom_rom_0_12_s.INIT_RAM_21=256'hA85208AAAF288D844CE484ACDA29A4022110092292A59AB56AD5AB56AD5CE211;
defparam rom_rom_0_12_s.INIT_RAM_22=256'h000000040405603800001404255814A063000003000020000058D8D315000052;
defparam rom_rom_0_12_s.INIT_RAM_23=256'h40041000000188C614C0E0000000183802C08B2005D0160C1780000303846100;
defparam rom_rom_0_12_s.INIT_RAM_24=256'h000000C1C015405045101100000B161359400030A34002425550680048000128;
defparam rom_rom_0_12_s.INIT_RAM_25=256'h0011AB56AD5AB56AD5CE200004811C31041B85011E320C4000000000000A0700;
defparam rom_rom_0_12_s.INIT_RAM_26=256'h5294A534A0D4520F19A282A0009813002604C0981302604C0981304C0494F405;
defparam rom_rom_0_12_s.INIT_RAM_27=256'h0014AC28484848484848484848484A2A062EC140021884B741501484D4A5294A;
defparam rom_rom_0_12_s.INIT_RAM_28=256'hE880027B58020007F4340C00800008248400000000800022090842424000944A;
defparam rom_rom_0_12_s.INIT_RAM_29=256'h84084001BC80910080782020463944AC204FA410813DAD0240240840A5440013;
defparam rom_rom_0_12_s.INIT_RAM_2A=256'h6E4220988000600014D84111000004214B09000B400012076480790910552404;
defparam rom_rom_0_12_s.INIT_RAM_2B=256'hA002533883E78BB1128100021061063D5B904413510A92020204018406980007;
defparam rom_rom_0_12_s.INIT_RAM_2C=256'h044D00C048712A14299401130620140591900000000000000000000002040E04;
defparam rom_rom_0_12_s.INIT_RAM_2D=256'h02A40A062A84895A97C31C00200DCDC155540A5A3C22E64F83A4F8BC0B011512;
defparam rom_rom_0_12_s.INIT_RAM_2E=256'h9802AC0A0926230602422211A044040AA7C66A2D5C1AAF8180A02021113F0004;
defparam rom_rom_0_12_s.INIT_RAM_2F=256'hA8703C393D39D05DDA9135000A88973128005CCCB9990A32CC59248271532349;
defparam rom_rom_0_12_s.INIT_RAM_30=256'h0200000000103031C00000000001FFFFFFFC0010006F9E41EBC0127A7340869B;
defparam rom_rom_0_12_s.INIT_RAM_31=256'h52AAAD5552AAAD5552AAAD5552AAAAAAAD5552AAAD5552AAAD5552AAAD555000;
defparam rom_rom_0_12_s.INIT_RAM_32=256'hAD5552AAAD5552AAAD5552AAAD5552AAAD5552AAAD5552AAAD5552AAAD555555;
defparam rom_rom_0_12_s.INIT_RAM_33=256'h0000000000000000000000000000000003FE704A461C036780200A90680002AA;
defparam rom_rom_0_12_s.INIT_RAM_34=256'hBBBBBBBBB800000002000140C220A78787868C80031FFFFE0080000000000000;
defparam rom_rom_0_12_s.INIT_RAM_35=256'h000000000000000000000000000000000000000000080003333333333BB3BBBB;
defparam rom_rom_0_12_s.READ_MODE=1'b0;
defparam rom_rom_0_12_s.RESET_MODE="SYNC";
  pROM rom_rom_0_13_s (
    .DO({DO_30[31:1],rom_dat0[13]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_13_s.BIT_WIDTH=1;
defparam rom_rom_0_13_s.INIT_RAM_00=256'h05821FFED624AA001FFEDA3F02991F8140088600FCE0D114130013FFFEFFFF00;
defparam rom_rom_0_13_s.INIT_RAM_01=256'h33B5053DEF65D51A72DC361B0D8684D982841A612643C9C6B40344CD81802A50;
defparam rom_rom_0_13_s.INIT_RAM_02=256'hCD21088610C91104C0C0230007900004421FFF20FFF90008B38D3805052ABA0F;
defparam rom_rom_0_13_s.INIT_RAM_03=256'h0AC6301048044540090003E44010007FAAC0180754037FE6409708D10F8451C4;
defparam rom_rom_0_13_s.INIT_RAM_04=256'h2D003CC880100000FFCE9E4C527FFE94098448108375531CBFFEB484D37598B0;
defparam rom_rom_0_13_s.INIT_RAM_05=256'h8000C8FC689E4F69E9EA4323C529D3E8788D4046A4CFF10A297E3C1C4261F9FD;
defparam rom_rom_0_13_s.INIT_RAM_06=256'h8D34FE9FDA7F4FE820D064647F14DD3E4819A7E9FC191F1A376C049819A7F4FE;
defparam rom_rom_0_13_s.INIT_RAM_07=256'hC0FC3219066003E344B774E439A7F4FC00647E3469F6A78320F1A69F6A7C1907;
defparam rom_rom_0_13_s.INIT_RAM_08=256'h005003F14444422403FC20842218908888BF1A0FC1F808000223F001F8D1107C;
defparam rom_rom_0_13_s.INIT_RAM_09=256'h800000080000000B3E209201844688E41C1F8444458A49048C001007F07EA47F;
defparam rom_rom_0_13_s.INIT_RAM_0A=256'h0000080A0000002800000FFC6A3111500000041029F70010040024202C04C0C0;
defparam rom_rom_0_13_s.INIT_RAM_0B=256'h24C9A69A69A69868080800000015C31006A44904000000000000000000003FFE;
defparam rom_rom_0_13_s.INIT_RAM_0C=256'h01467FFC800512E1FDB442041241268FF4110FF5555400806082082082082081;
defparam rom_rom_0_13_s.INIT_RAM_0D=256'h1887A391ED0FC1C0A840A910FFEC140100020E08001082820108052800081C42;
defparam rom_rom_0_13_s.INIT_RAM_0E=256'h0000000004002082F23908E60C041624C0406AA20128007A8BA1E47215458601;
defparam rom_rom_0_13_s.INIT_RAM_0F=256'h44565C0405E2396A9007348C40000000024000018000000001187EF800070350;
defparam rom_rom_0_13_s.INIT_RAM_10=256'h000000404037FFC5FF4C0800103FF482A208913243B400060248B84040BE17F3;
defparam rom_rom_0_13_s.INIT_RAM_11=256'h5A3A132B0000012B294A4C10A690492804A5FFE0030039D2B94800042003A9A0;
defparam rom_rom_0_13_s.INIT_RAM_12=256'h8622B88129A43E0F754F2C04911610A817806D499C3002B84092618C4A88E18E;
defparam rom_rom_0_13_s.INIT_RAM_13=256'h9102A048749CEC10008500729A80403B032289108080403FCE03FC3420A01142;
defparam rom_rom_0_13_s.INIT_RAM_14=256'h41204812048120120891212121212121200A00000143E0C023E508C11102A120;
defparam rom_rom_0_13_s.INIT_RAM_15=256'h2110918823F0E03CF300883012A015523ED741404FF158911FC187B061EC0482;
defparam rom_rom_0_13_s.INIT_RAM_16=256'h05FFF650022812420002B501501800183FFE0F14890082240F16008801EB22F9;
defparam rom_rom_0_13_s.INIT_RAM_17=256'hFF6298895100394A6D689F907483501500194062C000A1501940019404906800;
defparam rom_rom_0_13_s.INIT_RAM_18=256'h3A59A04C09B65D906459D412D0F80F8002010F81048F3C99C1A24621979EFBCB;
defparam rom_rom_0_13_s.INIT_RAM_19=256'h7D38653C332781A9E61938669781A39C3CA7864E18B81A6CA32D136AAA96882D;
defparam rom_rom_0_13_s.INIT_RAM_1A=256'h038148160260601FFF5FFDA7D3871852AE193824F5381A1201F906218C18E06A;
defparam rom_rom_0_13_s.INIT_RAM_1B=256'h02C04C0DEEB45058302050581C0A40B0460603FFA7FF76820E540A0B030B0A0B;
defparam rom_rom_0_13_s.INIT_RAM_1C=256'h30428421084221400911010400000821F4240440FF4282B0EA064502C18397F5;
defparam rom_rom_0_13_s.INIT_RAM_1D=256'h03F0010C1F209208A810A1038AA042102129297E40343B00000120613D0489E8;
defparam rom_rom_0_13_s.INIT_RAM_1E=256'hAB0A120E540A120E298482309090FC08FDA49A81F4448A28AC21F0F555420000;
defparam rom_rom_0_13_s.INIT_RAM_1F=256'hFFC000001A2300FFFD75A9C27A8142439A72908C244878006F0833FFE9C87FFF;
defparam rom_rom_0_13_s.INIT_RAM_20=256'h59479647A104A8000000010E456994243A09429980120000000C00050202128B;
defparam rom_rom_0_13_s.INIT_RAM_21=256'hA8631EEAAA3C89066EA48006C12048405A8E82A91234A2C58B162C58B1652235;
defparam rom_rom_0_13_s.INIT_RAM_22=256'hFFC12A5506B424802FFFD43F1EA06841A1B3D07A04184928075D1E11577FFC50;
defparam rom_rom_0_13_s.INIT_RAM_23=256'h46005197FF951B00DA52017FFC0CEA806A80FBE266A65214D094C00292C461CB;
defparam rom_rom_0_13_s.INIT_RAM_24=256'hFFA06754035E81C188A0D0D9D0EA0A5A69BBA423C2B721EBF6A056E4389B4890;
defparam rom_rom_0_13_s.INIT_RAM_25=256'h92D62C58B162C58B165215FFE4973653E5C8E764D15714467FFC60940466900F;
defparam rom_rom_0_13_s.INIT_RAM_26=256'h210842081C0422C8AB414D4002000000000000000000000000000000C5B14004;
defparam rom_rom_0_13_s.INIT_RAM_27=256'h8097A820808080808080808080808028006001480329C411410106F6C8421084;
defparam rom_rom_0_13_s.INIT_RAM_28=256'h202F428420FA2FFD0004000497FE2821106C1E1BAC0DAB01622404888A562110;
defparam rom_rom_0_13_s.INIT_RAM_29=256'hD2AD28FE92F005E000001FC0041014A8085083E0214210E04481F01F65019E14;
defparam rom_rom_0_13_s.INIT_RAM_2A=256'h2178BC6CF4008FFDD4517DE2D37FF695428DE00143FFD000F4800DA55AA83782;
defparam rom_rom_0_13_s.INIT_RAM_2B=256'hFFBF7FFADFDBDFF7BFFF40734A66929A085E178A85F41BCBDBDC001780897FF8;
defparam rom_rom_0_13_s.INIT_RAM_2C=256'hAFF77D3FBEE7BFF6FDDF7C1FFDFF9F57B9A00000000000000000003CDFBFDBB6;
defparam rom_rom_0_13_s.INIT_RAM_2D=256'hBFBFBFB7BFFFDFEFFFF77F7FFFDFDFDFFFFFBF7F5FFF7FEFFBE0FF3FDFF3FF5F;
defparam rom_rom_0_13_s.INIT_RAM_2E=256'hF5F6EDDEDF9FF756FFFAEFFBF7EFBEFFF7FFFEFFFFBFDBFFBDFFFBFBBB9FBFBF;
defparam rom_rom_0_13_s.INIT_RAM_2F=256'h2347A421FEFDFE22246EC8FFF17760CEC7FF833306666DE9AAF4123EFFF1DFDD;
defparam rom_rom_0_13_s.INIT_RAM_30=256'h03C00000000000001FE000000001FFFFFFFC00157D5FEF7FF1EF7FFF38147430;
defparam rom_rom_0_13_s.INIT_RAM_31=256'h99999E666666619999999E666666619999999E666666619999999E6666666000;
defparam rom_rom_0_13_s.INIT_RAM_32=256'hCCCCCB33333334CCCCCCCB33333334CCCCCCCB33333334CCCCCCCB3333333199;
defparam rom_rom_0_13_s.INIT_RAM_33=256'h0050000000000000031D03FFFFFC020003FEFFEB6FBEFFFFDDBDAEDF7DB6ACCC;
defparam rom_rom_0_13_s.INIT_RAM_34=256'h33333333300000001E666F3BEEFB87F807F002C0380000000100000000000000;
defparam rom_rom_0_13_s.INIT_RAM_35=256'h00000000000000000000000000000000000000000000E303BBBBBBBBB3333333;
defparam rom_rom_0_13_s.READ_MODE=1'b0;
defparam rom_rom_0_13_s.RESET_MODE="SYNC";
  pROM rom_rom_0_14_s (
    .DO({DO_31[31:1],rom_dat0[14]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_14_s.BIT_WIDTH=1;
defparam rom_rom_0_14_s.INIT_RAM_00=256'h1102000056A0AA80000010000050000000820000000020101020000002000000;
defparam rom_rom_0_14_s.INIT_RAM_01=256'h0120001DEF64000022DCA653299480DC80101A60240000841009008485002200;
defparam rom_rom_0_14_s.INIT_RAM_02=256'h410000000000001400003300001000040200002100010C0900000000112A9000;
defparam rom_rom_0_14_s.INIT_RAM_03=256'hE85235F16A0CCC04CD30740908402800001141000AC0000200840040020000C0;
defparam rom_rom_0_14_s.INIT_RAM_04=256'h00000308822080210000000008000100419000820208884140000280102008B3;
defparam rom_rom_0_14_s.INIT_RAM_05=256'h0002020002000000000028080080000100400800A00000000001808001800000;
defparam rom_rom_0_14_s.INIT_RAM_06=256'h006000000000000000010101000288000040000000404000A224040840000000;
defparam rom_rom_0_14_s.INIT_RAM_07=256'h440141201020080010A2210040000002010100014002004802000C0020044010;
defparam rom_rom_0_14_s.INIT_RAM_08=256'h00D070034CCCC6649000A1848020120202000080080099461000018400053200;
defparam rom_rom_0_14_s.INIT_RAM_09=256'h844186490924924500040048844C04008083875010010D3D0700246001002400;
defparam rom_rom_0_14_s.INIT_RAM_0A=256'h5555520055555000000000028271311020231400280121108424A4A36C148484;
defparam rom_rom_0_14_s.INIT_RAM_0B=256'h20408208208208680904855554814220000A92E88111111111107FCAAAA90000;
defparam rom_rom_0_14_s.INIT_RAM_0C=256'h814000030000008002A0040408022080002000055554108178A28A28A28A2891;
defparam rom_rom_0_14_s.INIT_RAM_0D=256'h0A0282813829090000004040000080400022081800200002014C050000201006;
defparam rom_rom_0_14_s.INIT_RAM_0E=256'h204060000400210250280860001C000DC0674110012000480100A0500000A204;
defparam rom_rom_0_14_s.INIT_RAM_0F=256'h1400014026020D0390040C026020000002040001800200460D00000600000000;
defparam rom_rom_0_14_s.INIT_RAM_10=256'h0008600190A80000014C08005020048AA280013601B404062248041404C10000;
defparam rom_rom_0_14_s.INIT_RAM_11=256'h5B1A113B4204413B39CE6E10A4924D6804E000080440289A894800053083A1A0;
defparam rom_rom_0_14_s.INIT_RAM_12=256'h0000AA81A8A42645354725021536800092A065008DB44090504339AD4AEC6082;
defparam rom_rom_0_14_s.INIT_RAM_13=256'hD50AF04A14852D500087401282A840232706C3B4A8804000120000019019E000;
defparam rom_rom_0_14_s.INIT_RAM_14=256'h7A368DA368DA36A36B1E3A3E3E3E3E3E3E2A0A9630144033C04508F5552AA12E;
defparam rom_rom_0_14_s.INIT_RAM_15=256'h038400C0040044010151ABB65AA310114085545240318920400010080402428C;
defparam rom_rom_0_14_s.INIT_RAM_16=256'h000012D0C26810001803950150103802000000061D04D074400440C1080B7000;
defparam rom_rom_0_14_s.INIT_RAM_17=256'h0160A20F410083A0432A800804F350040E1B404E4300A1501741C1B42401C840;
defparam rom_rom_0_14_s.INIT_RAM_18=256'h280160050090044201401080B0048059CE4D00510480404A10372E0A30060820;
defparam rom_rom_0_14_s.INIT_RAM_19=256'h0100250012000008000900248000008004A00240080000000208121008440008;
defparam rom_rom_0_14_s.INIT_RAM_1A=256'h2204400642002000004000201003001280090004140000000088020080080002;
defparam rom_rom_0_14_s.INIT_RAM_1B=256'h00C8400400B44019004040191022003240020000200076800454080320090803;
defparam rom_rom_0_14_s.INIT_RAM_1C=256'h3452A5294A5203516B39230420A088A005322408804112A0A8024400C8028014;
defparam rom_rom_0_14_s.INIT_RAM_1D=256'h0000858610209A4BABD6AD1686AF5A702101420050040092489322260001000A;
defparam rom_rom_0_14_s.INIT_RAM_1E=256'h2368041355E804132D0113002120001800A08ABD13448A28A86000F55542FFFF;
defparam rom_rom_0_14_s.INIT_RAM_1F=256'h000040280065100001110880BABD0084DB4024C00890C8022B684000001A0000;
defparam rom_rom_0_14_s.INIT_RAM_20=256'h70C2145CAD362B6DB6DB6D88702280254802001182124040002C084512221280;
defparam rom_rom_0_14_s.INIT_RAM_21=256'hA86A0CEAAA3C89446EA48126C8310B1209060025722EAEEDDBB76EDDBB6D7E59;
defparam rom_rom_0_14_s.INIT_RAM_22=256'h000000840486A1190000140406B7AB5C390010020108000A005D9E9177000052;
defparam rom_rom_0_14_s.INIT_RAM_23=256'hC4001000000109C2114468000000091A0284CB220480960C1680122202C58100;
defparam rom_rom_0_14_s.INIT_RAM_24=256'h00000048D016B040092E1C80100A16136D000930DA00424256AF400848001120;
defparam rom_rom_0_14_s.INIT_RAM_25=256'h0012EEDDBB76EDDBB6D7D00004899431050B85201C1204680000002000022340;
defparam rom_rom_0_14_s.INIT_RAM_26=256'hAD6B5ACB0C07AE0E094D355E4012024004809012024048090120240A24356001;
defparam rom_rom_0_14_s.INIT_RAM_27=256'h4094A830B0B0B0B0B0B0B0B0B0B0B029002485580618849741101484CB5AD6B5;
defparam rom_rom_0_14_s.INIT_RAM_28=256'hE080009E70020007C82408049000000088000000010000421110404441011088;
defparam rom_rom_0_14_s.INIT_RAM_29=256'hA00A0400B882011400712001043144A820138400804F380200040040A5040004;
defparam rom_rom_0_14_s.INIT_RAM_2A=256'h2C4022088048100014504100000005024009044140001007F480794114042410;
defparam rom_rom_0_14_s.INIT_RAM_2B=256'hFFBED7C2D83C1FB598EF000A812042190B10044241021202020C520410880002;
defparam rom_rom_0_14_s.INIT_RAM_2C=256'hAFEF65FBFE95AD71ED4C7F9B7E5A54C03A380000000000000000003EC7AF7FB6;
defparam rom_rom_0_14_s.INIT_RAM_2D=256'hBABFBFB7BFFEDDBD5AB7EB7BFBC4445DDDEBBB5B73BBFF64015E08C0200BBD53;
defparam rom_rom_0_14_s.INIT_RAM_2E=256'h7D95A8D7D3FBB1009003AADBB767B6EFB66DD7AF7FBEEF5D2DF2FAF999B2AFBF;
defparam rom_rom_0_14_s.INIT_RAM_2F=256'h9B351D9B80801D5DDA9135000A88973128005CCCB9997BFFEF7DF6FA8E7FBBCD;
defparam rom_rom_0_14_s.INIT_RAM_30=256'hFF40000000004040000AAAAAAAAA00000003FFD079A0707C040D5F0783CEA1AB;
defparam rom_rom_0_14_s.INIT_RAM_31=256'h7878787878787F8787878787878780787878787878787F8787878787878787FF;
defparam rom_rom_0_14_s.INIT_RAM_32=256'h1E1E1E1E1E1E19E1E1E1E1E1E1E1E61E1E1E1E1E1E1E19E1E1E1E1E1E1E1E078;
defparam rom_rom_0_14_s.INIT_RAM_33=256'h0000000000000000000000000000000003FE76E7E30C23B59DBD0A9EFFFE8E1E;
defparam rom_rom_0_14_s.INIT_RAM_34=256'h000000008000000012AAABFBF6FD87FFF8097400000000000000000000000000;
defparam rom_rom_0_14_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000003B00000800000000000;
defparam rom_rom_0_14_s.READ_MODE=1'b0;
defparam rom_rom_0_14_s.RESET_MODE="SYNC";
  pROM rom_rom_0_15_s (
    .DO({DO_32[31:1],rom_dat0[15]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_15_s.BIT_WIDTH=1;
defparam rom_rom_0_15_s.INIT_RAM_00=256'h56A9400087CF33EA000601009891804C55100C44010924111030000000000000;
defparam rom_rom_0_15_s.INIT_RAM_01=256'h72F0AB10842D2887FB047A3D1E8FC013A87ED3656D23DFF6A536FEED43C03A5E;
defparam rom_rom_0_15_s.INIT_RAM_02=256'hD31084510AC9889EE026298D3001E5836E4000010001A004246442F557AEBB00;
defparam rom_rom_0_15_s.INIT_RAM_03=256'h08C2381A48D4446817CF13E4403009000C38200F5C01400620CC86C8AE434D81;
defparam rom_rom_0_15_s.INIT_RAM_04=256'h4405831DEA20854880081041C8400060C3C017AA4788887D80009A80926618F4;
defparam rom_rom_0_15_s.INIT_RAM_05=256'hF01606012210604C0C091818118C190B00A1E680E1E00A483803854119880403;
defparam rom_rom_0_15_s.INIT_RAM_06=256'h242600C01300600F029303030046998120C1300C02C1C048A664E60EC0300600;
defparam rom_rom_0_15_s.INIT_RAM_07=256'hC601C361307018090CA66702C03006010B0300914C063018260484C06304C130;
defparam rom_rom_0_15_s.INIT_RAM_08=256'h182070034CCCC6649800A81801605606060048A00C0199084C18018C02453300;
defparam rom_rom_0_15_s.INIT_RAM_09=256'h04499649092492488086184C80580A04C0C08630302309230C94177000802040;
defparam rom_rom_0_15_s.INIT_RAM_0A=256'h55555609FFFFF020FA7FF00382713510812B1C322DF621008024808681500404;
defparam rom_rom_0_15_s.INIT_RAM_0B=256'hA64CAA8AA8AAA82B71CD355554914264000A92FA966EEE6E66E57FE2AAAB8000;
defparam rom_rom_0_15_s.INIT_RAM_0C=256'h800100333FF880E102FD76CC5B4BE6E01CB48805555628C6E9A69A69A69A69D3;
defparam rom_rom_0_15_s.INIT_RAM_0D=256'h6F7282212A390B15508A13420000A052A0E3395C00A04D480B64001000A3229F;
defparam rom_rom_0_15_s.INIT_RAM_0E=256'h6BD15028C0512532502E0850007FA29FC3FFE9089170038D0D42A05C1A86B234;
defparam rom_rom_0_15_s.INIT_RAM_0F=256'h1501002D0E0A820984548940D7BA7B6DDD5C652B05AA5D9C092100074CC0CC85;
defparam rom_rom_0_15_s.INIT_RAM_10=256'h00250601BEE0001001C5238759600482A669D373D1EE212B004A02C2C1C54000;
defparam rom_rom_0_15_s.INIT_RAM_11=256'hFFFAD7AF0439C1AFAD6B5D286DDDE96FFEB00000C41580B27D4D5545721EDFC0;
defparam rom_rom_0_15_s.INIT_RAM_12=256'h0080E8A1FDA6C255B47F843831960401C28402146390B4944507FDBC6BCFF5DF;
defparam rom_rom_0_15_s.INIT_RAM_13=256'h2A84A14A96852C204286801282B454E2A97507D0B4A96B8000C401481D586408;
defparam rom_rom_0_15_s.INIT_RAM_14=256'hF5755F17C5F17DF759BE0973780379700826A8B0247C5BB8C845304AA21AA5A9;
defparam rom_rom_0_15_s.INIT_RAM_15=256'h810B49B83C0445420B54AA1420A3B55380953F21E035ADA5002E0FB183ECFC9C;
defparam rom_rom_0_15_s.INIT_RAM_16=256'hB20016D4D6ECE7EA9862B78779FF393E4000A0833D84ACE06086E0AB880B2906;
defparam rom_rom_0_15_s.INIT_RAM_17=256'h01EBB91A61C1B96E6D7A804B04F3D5A94E3FD2C00B82B759FF71C5F779FB6240;
defparam rom_rom_0_15_s.INIT_RAM_18=256'h628930160819E6C0C42438165C04C059C7C7405985D082DE14377E8B8F9C0020;
defparam rom_rom_0_15_s.INIT_RAM_19=256'h0283663DB4A1A88818CAFB2573A8081F8487F28FCA1F80DB2E984D6AAB99AF33;
defparam rom_rom_0_15_s.INIT_RAM_1A=256'h49F66F02087D2540004002202C377B537EDAFB25013A88B6A40A666DAD9A2A22;
defparam rom_rom_0_15_s.INIT_RAM_1B=256'hE1510FA400B4766AF623766A6DBB58D506C6A8002000769FC4A40FC113E16FC5;
defparam rom_rom_0_15_s.INIT_RAM_1C=256'h714284210842765AA82057554291E90401FA21C8005115702FC247E157F0C817;
defparam rom_rom_0_15_s.INIT_RAM_1D=256'hA808E116D0A2DE1CF03903D881C0E70824ACA9047025000000003970804EA008;
defparam rom_rom_0_15_s.INIT_RAM_1E=256'h2A7AD65E1802B6FE07B58577B6BA001A00B0C30000E08AEBAA280776E2830000;
defparam rom_rom_0_15_s.INIT_RAM_1F=256'h0010C86890C5F200011579D6E33F5AD3DDA5B5ADACEFA603E403B800067A0000;
defparam rom_rom_0_15_s.INIT_RAM_20=256'h100004747C387DB6DB6DD9486AB0C075C85980100AB6400000E1A0F5F2A340A0;
defparam rom_rom_0_15_s.INIT_RAM_21=256'hCE2404AB0263830401524079F87F9C9F89462D67F6A5D7E83FA0FE83FA17FED9;
defparam rom_rom_0_15_s.INIT_RAM_22=256'h0000162E05CC132D88001504073F9F1C6908100323C906CE1870D0D019000064;
defparam rom_rom_0_15_s.INIT_RAM_23=256'h45092248000B09D8342ECC000142053302B0CE2101CA3F0224CD6C933B890820;
defparam rom_rom_0_15_s.INIT_RAM_24=256'h000A10299817B84408763484100AD29778042528FF09225057CFE1244800096B;
defparam rom_rom_0_15_s.INIT_RAM_25=256'hDAC2817C05F017C05E8A320015A37662812DFF44E7651B95000042020068C080;
defparam rom_rom_0_15_s.INIT_RAM_26=256'h701C002C697C72FBA20C707E6002806000A0140280500A014028044A81243100;
defparam rom_rom_0_15_s.INIT_RAM_27=256'hAAD7AA8CCD0CCD0CCD0CCD0CCC0D0C690220165003F344E3418306FEFC0701C0;
defparam rom_rom_0_15_s.INIT_RAM_28=256'h099064ADED0280026C023E0170008825D66C1E1BACCDAB356BA862EAE2D6BD5E;
defparam rom_rom_0_15_s.INIT_RAM_29=256'h88192A01E9881B100001A00B2638D02D69142415B256F703232408C0414C4305;
defparam rom_rom_0_15_s.INIT_RAM_2A=256'h0EC163018200C0001454C37D18000C94409B18315800100054800B11311DEC41;
defparam rom_rom_0_15_s.INIT_RAM_2B=256'h00000000000000000000A5064A3002BF60B00C23DB743606060C20EC009C0000;
defparam rom_rom_0_15_s.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_15_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_15_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_15_s.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_15_s.INIT_RAM_30=256'h0000000000000000200AAAAAAAAA000000000000000000000000000000000000;
defparam rom_rom_0_15_s.INIT_RAM_31=256'hF807F807F807F807F807F807F807FFF807F807F807F807F807F807F807F80000;
defparam rom_rom_0_15_s.INIT_RAM_32=256'h7F807F807F807F807F807F807F80787F807F807F807F807F807F807F807F8007;
defparam rom_rom_0_15_s.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000780;
defparam rom_rom_0_15_s.INIT_RAM_34=256'h333333333000000000000000000007FFFFF68800000000000000000000000000;
defparam rom_rom_0_15_s.INIT_RAM_35=256'h00000000000000000000000000000000000000000000E083B333333333333333;
defparam rom_rom_0_15_s.READ_MODE=1'b0;
defparam rom_rom_0_15_s.RESET_MODE="SYNC";
  pROM rom_rom_0_16_s (
    .DO({DO_33[31:1],rom_dat0[16]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_16_s.BIT_WIDTH=1;
defparam rom_rom_0_16_s.INIT_RAM_00=256'h38093FFE55CF31C21FF8EEBF15165F8AAA1863B2FEFBD8DF5695A7FFFDFFFF00;
defparam rom_rom_0_16_s.INIT_RAM_01=256'h002AA258C62C2D61A7846A351A8DC092AD38DBE87F5FC694B79DD8A44340320A;
defparam rom_rom_0_16_s.INIT_RAM_02=256'h4F52125943C9C80420EEEFCFBBC215D92F3FFFDAFFFD600443BBB85039EE9A1F;
defparam rom_rom_0_16_s.INIT_RAM_03=256'hC9437FF048DD548137FFD81210A006FF973EA00F75009FFAA7AEC2683F492493;
defparam rom_rom_0_16_s.INIT_RAM_04=256'h56073CEFDEF799E980366D25D5BFFEF042E004803E7DDB201FFF7D8378A8E8BF;
defparam rom_rom_0_16_s.INIT_RAM_05=256'h7117A7BF7E6B9E93D3D41E9EF793A797DD9ABFFDA1DFF098047C7A3D1275FBFB;
defparam rom_rom_0_16_s.INIT_RAM_06=256'hEFA9FD3FA4FE9FD60123D7D7DFDEAA7F65F24FD3FEF4F7DFAABF9D4AF44FE9FD;
defparam rom_rom_0_16_s.INIT_RAM_07=256'h49FAE9743D361EFBE4AAAB50D44FE9FD83D3DFBF53EA4FBE47BDF53EA4FFF23D;
defparam rom_rom_0_16_s.INIT_RAM_08=256'h1D2003FD555552A527FD3AB7E86A17A7A7BFDF9FD3FB2A9F9A97F4AF7EFD54FD;
defparam rom_rom_0_16_s.INIT_RAM_09=256'h0918308A12492480BF69A693995ED9E93D3C103D3DEF0947A405418FF0FFE1BF;
defparam rom_rom_0_16_s.INIT_RAM_0A=256'hFFFFD862D555588EFFBFFFFD6EB357FEA884257C6DF642C100495149D2680808;
defparam rom_rom_0_16_s.INIT_RAM_0B=256'hA2C58638E18638E8FF418FFFFE896274595BB6E9C77F7FF77F717FDFFFFF7FFE;
defparam rom_rom_0_16_s.INIT_RAM_0C=256'h8147FFDCDFFD9295FDE9B8DC151CC0DFE98ED7FD55540A82D5D75D75D75D75AB;
defparam rom_rom_0_16_s.INIT_RAM_0D=256'hDECFE7F3EF6FD5C1F9CAB251FFED5459E5DA2E1F2552B7FE07F9453CC558FC8A;
defparam rom_rom_0_16_s.INIT_RAM_0E=256'hF7E1E54DE51B6A8EFE7F29FE5EC7043ECDCB52BA753CC7FF97E7FC7E0FCBFEDD;
defparam rom_rom_0_16_s.INIT_RAM_0F=256'hECF6FE61BFF277FF940F7FFFE0EB9B6DD3C8518E80BA83F68DBCFE0D89EF7B5B;
defparam rom_rom_0_16_s.INIT_RAM_10=256'h00252C766EFFFFEDFECF916A099FFCDAA0A8D05CEFC2252DE169FE2627BEB7FB;
defparam rom_rom_0_16_s.INIT_RAM_11=256'h5A9FD9AF507F57AFAD6B5F8A62DDE94FFEADFFEA4771FBDE814D5545721E6140;
defparam rom_rom_0_16_s.INIT_RAM_12=256'h8F6BFBA138A7FE7FF567A56F97BEB2A9D7A9EFDFFFB75AF85CF221BDEA7A6880;
defparam rom_rom_0_16_s.INIT_RAM_13=256'hF7CF964A1785FE44C887EB1696FEC6235AEB93D4F98CD37FDF6BFEFE398CBB46;
defparam rom_rom_0_16_s.INIT_RAM_14=256'hE771DE779DE779571EB9760D777C077F76461FBE4B7FEEEEB7FD1AF77F3FE32F;
defparam rom_rom_0_16_s.INIT_RAM_15=256'hE37E70BFC7FAFA7FF9B7DD3AFAB07D5CFEE7AFF6DFF7AD037FFB2FB4CBED9CA0;
defparam rom_rom_0_16_s.INIT_RAM_16=256'h2DFFFB5F12AB6F7404A2D57357894222BFFF1F45F88897F41F47EC9FCBFF26F8;
defparam rom_rom_0_16_s.INIT_RAM_17=256'hFF7BD8AF758139032DAC9FB7FC875EC8015D7F0A9084B576F52409DF9FD94111;
defparam rom_rom_0_16_s.INIT_RAM_18=256'h0A397D47D29EBF50A4FE5A17D2FE2FEC62732FEF0D88C66BEFFB278D9F9E083B;
defparam rom_rom_0_16_s.INIT_RAM_19=256'h7F43E1FDF76FADBDF0F93BE297ADBF81FC27BE4EFABADB49A6796D6AAA890F12;
defparam rom_rom_0_16_s.INIT_RAM_1A=256'h49F8EF821C7F29BFFF5FFFF7F03F5BF0AEF93BE5FFBADB1213FA72EEBDCAEB4F;
defparam rom_rom_0_16_s.INIT_RAM_1B=256'hF0438FE5FFB4FF48BF24FF486FCF7CD527F637FFAFFFF6FFE704FFE3BBF99FE5;
defparam rom_rom_0_16_s.INIT_RAM_1C=256'h77C2842108437461EE53BD1439702AF3F1F1E1D01FCBE85E2FE24FF045FAB7FF;
defparam rom_rom_0_16_s.INIT_RAM_1D=256'h37E9E5C1000501BC3C00000022F0E719A5A5B17EB8FCF749244939B07CCFBDF8;
defparam rom_rom_0_16_s.INIT_RAM_1E=256'hE3F9F2B3FE11F2B3B16493CD9761FF4BFFA28C011866BAE8A865FDDF2CD40000;
defparam rom_rom_0_16_s.INIT_RAM_1F=256'hFFC3C0E01F25F3FFFF71F5BA63FD3668FC5E905367071703E47007FFEFFAFFFF;
defparam rom_rom_0_16_s.INIT_RAM_20=256'hD5DBD78CEDBC780000000369988001349AEAD071BF9580C0006F0425F3EB5F9B;
defparam rom_rom_0_16_s.INIT_RAM_21=256'h6A7F9EEBEF2F8F9C7FF6C4EFFF6CDF6D7EFE93EB96A5FBF7EFDFBF7EFDFF4293;
defparam rom_rom_0_16_s.INIT_RAM_22=256'hFFC07E2C854D771BF7FFF4BC03D7A37DFFF7B7FE17BECFE71FFFFEF35FFFFC7A;
defparam rom_rom_0_16_s.INIT_RAM_23=256'h40183837FF8B297F00FE7FFFFE2DBF9FFEBFCB2395BF36671DE31B6D3C4A531F;
defparam rom_rom_0_16_s.INIT_RAM_24=256'hFFF16DFCFFFE05D3E978B59B7FFFBD57F17FA5389C7F205630FF8FE4083F494B;
defparam rom_rom_0_16_s.INIT_RAM_25=256'h12FD3E02F80BE02F81741FFFE4966F1B71D2E775DBFF5CC4FFFC4D8A06EF637F;
defparam rom_rom_0_16_s.INIT_RAM_26=256'h0380E010CDE002C5EF71C6603A919234A4648C9192324648C919205CD5858D02;
defparam rom_rom_0_16_s.INIT_RAM_27=256'h8197AC0908C908C908C908C908C80F2A06687E2A23CDA2BDD7F276F680E0380E;
defparam rom_rom_0_16_s.INIT_RAM_28=256'h4F6F678427FE6FFFB90C030597FF6867166C1E1BACCDAB356E2E978B8E56E170;
defparam rom_rom_0_16_s.INIT_RAM_29=256'hDABDA9FFFFF047E37D0DFFF1471CB02FD91D3BF973C211E8F6FBFEBF657BFF07;
defparam rom_rom_0_16_s.INIT_RAM_2A=256'h73F8FCDFF406CFFDF4D0C301077FFED449BB10234BFFFAF8F4DF0FB579086C03;
defparam rom_rom_0_16_s.INIT_RAM_2B=256'hA6BD33C0DBC7CAB3104A60F76A6F9E3F63B02C5BDB0EF606060C801F8B9BFFF8;
defparam rom_rom_0_16_s.INIT_RAM_2C=256'hA81F0C6AA811BD51AD0A6A822C4EDD8009B800000000000000000012C78F6382;
defparam rom_rom_0_16_s.INIT_RAM_2D=256'hBFB217B7B1D6D5C49F744F0A4646266B3FA0AF7B31777464040E004020095118;
defparam rom_rom_0_16_s.INIT_RAM_2E=256'h48366D5CD9B4B54009220651F1EA269EF79A780D621ACB9195074149998BAAB2;
defparam rom_rom_0_16_s.INIT_RAM_2F=256'hBBD27C7B3FFC811DDE113C550888D19920014EEC9999565105C814048F00A5CD;
defparam rom_rom_0_16_s.INIT_RAM_30=256'h0040000000000FE00000000000000000000000104CEFDF01FFE8597B79C8C69D;
defparam rom_rom_0_16_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_16_s.INIT_RAM_32=256'h2D2AD2D52D2AD2D52D2AD2D52D2AD2D52D2AD2D52D2AD2D52D2AD2D52D2AD000;
defparam rom_rom_0_16_s.INIT_RAM_33=256'hAEF8D000D10225153856142A20D39522E0001A492A2A90A1C40C08C055B6C2D5;
defparam rom_rom_0_16_s.INIT_RAM_34=256'h0000000000000000008881089E27880000093A13114A1FCF808609151F9F7E9B;
defparam rom_rom_0_16_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000800080000000000000000;
defparam rom_rom_0_16_s.READ_MODE=1'b0;
defparam rom_rom_0_16_s.RESET_MODE="SYNC";
  pROM rom_rom_0_17_s (
    .DO({DO_34[31:1],rom_dat0[17]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_17_s.BIT_WIDTH=1;
defparam rom_rom_0_17_s.INIT_RAM_00=256'h7A290000078F3382000000000010000000111000000004101940000000000000;
defparam rom_rom_0_17_s.INIT_RAM_01=256'h4060AA10842C2A840B080C060301C090A87AD3667D23D6B4B535FAA4414002FE;
defparam rom_rom_0_17_s.INIT_RAM_02=256'h7300023106248004203F6189200005002E000000000100040C40007F7BAA9B00;
defparam rom_rom_0_17_s.INIT_RAM_03=256'h0842BA1A48D44428178B0000002088000430200F7C0000020084024062010480;
defparam rom_rom_0_17_s.INIT_RAM_04=256'h8409000FDEBB81487F800000C000004241A036AA1608880000001080102008FC;
defparam rom_rom_0_17_s.INIT_RAM_05=256'h70060E00020000000000181800800103000027E0E2C000D99200000110000003;
defparam rom_rom_0_17_s.INIT_RAM_06=256'h0020000000000004180303030002880060C0000000C0C000A23FBC18C1000000;
defparam rom_rom_0_17_s.INIT_RAM_07=256'h4000C1603020180004A22300C00000004303000140020018060004002004C030;
defparam rom_rom_0_17_s.INIT_RAM_08=256'h08200001444442240000244D8060160606000080000008209010008C00051000;
defparam rom_rom_0_17_s.INIT_RAM_09=256'h4000000800000000800000008058000000000030300109030412020000002800;
defparam rom_rom_0_17_s.INIT_RAM_0A=256'hAAAAA4092AAAA1200080000002311110800007FA49F6000000000000C0000000;
defparam rom_rom_0_17_s.INIT_RAM_0B=256'hA64CAAAAA8A288A9A200BAAAAA05EB4059512413019999999918002555540000;
defparam rom_rom_0_17_s.INIT_RAM_0C=256'h800000301FFD92B100E82004110022C0080B68055554228478E38E38E38E38F1;
defparam rom_rom_0_17_s.INIT_RAM_0D=256'h4E42C2E13A290001508AFB5000054051E5C3095F00403548037000144050A2FB;
defparam rom_rom_0_17_s.INIT_RAM_0E=256'hE68E0F9730AEA20A5C2E08F81207B6BED0FBFB981534438D1D42B85C1A8EBB04;
defparam rom_rom_0_17_s.INIT_RAM_0F=256'h040000200C02020694040940C2F8124947DCFDEE8B3C0CFA434A00006A0814A1;
defparam rom_rom_0_17_s.INIT_RAM_10=256'h0025051229600002016CC2015A6006DEAE88105DD5FE6D2BF24802020184000C;
defparam rom_rom_0_17_s.INIT_RAM_11=256'hADEAC78501D943858C6314128DC1607FFE0000000402C4817E855550121DDEE0;
defparam rom_rom_0_17_s.INIT_RAM_12=256'h0000A8A5EDA542A5249A042810C203022A8002A2425000904403FE843585A5DF;
defparam rom_rom_0_17_s.INIT_RAM_13=256'h2A85A148FC9CD8340394037F9E06C0FC18C297400581EC000DB4002214D54000;
defparam rom_rom_0_17_s.INIT_RAM_14=256'hF3F4FD3F4FD3F5BF83FDF3F9F3F9F3F9F9021CF2803051DD40451ACAAA1BE1A9;
defparam rom_rom_0_17_s.INIT_RAM_15=256'hF10879BC380040621B00889000A42552C1955AA9803FA905002BAFB0EBEC9C8F;
defparam rom_rom_0_17_s.INIT_RAM_16=256'h0000127026A8A51E84029DC3DD89003D4000002FBD00BEF60006E89BD4032004;
defparam rom_rom_0_17_s.INIT_RAM_17=256'h01E399BF55E039126D28A0400483DC48001D710A0000B5DCF52401D709414010;
defparam rom_rom_0_17_s.INIT_RAM_18=256'h6C19FD4FDB9EFFF4643FDE17500400484A490049049886CA0033B6399F9E0824;
defparam rom_rom_0_17_s.INIT_RAM_19=256'h0203AC3DD421AC0810EA3BAC13AC0801C587BA8EEA1AC049A6180D6AABB98773;
defparam rom_rom_0_17_s.INIT_RAM_1A=256'h09BD6B92086E6E0000400220203B5B962EEA3B850BBAC012000A726EADCA2B02;
defparam rom_rom_0_17_s.INIT_RAM_1B=256'h72410DCC00B77708F74C77086DE35C5506E2C0002800769EEC04CEE913730EE9;
defparam rom_rom_0_17_s.INIT_RAM_1C=256'h774284210843FD63BE4015041FE10820017021C00041007C2CE6477247B98817;
defparam rom_rom_0_17_s.INIT_RAM_1D=256'h2009E5D3B0A6DE60C039B352A3F0E70824A4B00478040049244939B000448008;
defparam rom_rom_0_17_s.INIT_RAM_1E=256'h220092021E009202002CA8049000034000A38FC318648A28AA2000057A640000;
defparam rom_rom_0_17_s.INIT_RAM_1F=256'h0003C06014B5F00001115C9623C21A00FC048EA120A70F01A202800002280000;
defparam rom_rom_0_17_s.INIT_RAM_20=256'hD20814E4FFBF1DB6DB6DDB2842900151DA5AD0101FB0004000E0FC25F3E21080;
defparam rom_rom_0_17_s.INIT_RAM_21=256'h2A2884AB43208104015204209CFCBF8D2D463D6FF6A5FFFFFFFFFFFFFFFFFEDB;
defparam rom_rom_0_17_s.INIT_RAM_22=256'h0000126C854C1DAF8800140403EFBFEC6900180302082EEF0071D2D211000068;
defparam rom_rom_0_17_s.INIT_RAM_23=256'hC2002808000BE9F90434DC00000007B702FFCB2101CB7D823DEB36BFFFE7BB00;
defparam rom_rom_0_17_s.INIT_RAM_24=256'h0000003DB817F040093E3480100F2123F7846BFF80895DC010F0112BB884D7DB;
defparam rom_rom_0_17_s.INIT_RAM_25=256'h483BFFFFFFFFFFFFFFFFD00005A99CE485239D302C1247780000069A0009B6E0;
defparam rom_rom_0_17_s.INIT_RAM_26=256'h8C631FC3A81FFE08446DB79E782B05508AC1582B0560AC1582B0541614247803;
defparam rom_rom_0_17_s.INIT_RAM_27=256'h8014AE7434343434343434343534F06B872FE1B8220EA499D5FA648C8318C631;
defparam rom_rom_0_17_s.INIT_RAM_28=256'h0800408DE802000408031E0270000825566C1E1BACCDAB356AA802AAA256A552;
defparam rom_rom_0_17_s.INIT_RAM_29=256'hDABDA8002BF81FF8007120010618102C08102010204211055920080041400204;
defparam rom_rom_0_17_s.INIT_RAM_2A=256'h0FF9FE25F420C000155AC36111800ED4489B10017000100754807FB579086C43;
defparam rom_rom_0_17_s.INIT_RAM_2B=256'h7F8C09C0DC180144205060476A2003BA1FB02C4283743606060C807FC0980000;
defparam rom_rom_0_17_s.INIT_RAM_2C=256'h0A1908400010855094854610614981040120000000000000000000221BBF8390;
defparam rom_rom_0_17_s.INIT_RAM_2D=256'h040204A08003468FC0A5A0212502421CC8F42D0130551B00041300801002A009;
defparam rom_rom_0_17_s.INIT_RAM_2E=256'hD416448D8BDD91000001A16091A222A65234ABA0A0015144AD55DBDAAAB0B9A2;
defparam rom_rom_0_17_s.INIT_RAM_2F=256'h0024100141C0221DDC1138550088C19900010EEC199860092095068680213894;
defparam rom_rom_0_17_s.INIT_RAM_30=256'h02000000000FE000000000000000000000FC0005059020420E062084C0088330;
defparam rom_rom_0_17_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_17_s.INIT_RAM_32=256'h3334CB34CCCB34CB3334CB34CCCB34CB3334CB34CCCB34CB3334CB34CCCB3000;
defparam rom_rom_0_17_s.INIT_RAM_33=256'h3354662A7BA08FB29D811432A0EE2AD4E80089AC8208280040800050500064CB;
defparam rom_rom_0_17_s.INIT_RAM_34=256'h000000000000000000000421084207FFFFFED24106001B6A00251CB695515C71;
defparam rom_rom_0_17_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000800080000000000000000;
defparam rom_rom_0_17_s.READ_MODE=1'b0;
defparam rom_rom_0_17_s.RESET_MODE="SYNC";
  pROM rom_rom_0_18_s (
    .DO({DO_35[31:1],rom_dat0[18]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_18_s.BIT_WIDTH=1;
defparam rom_rom_0_18_s.INIT_RAM_00=256'h7A2B000003CFBBEA00000E0001340000A1704980020304DF5FD5800000000000;
defparam rom_rom_0_18_s.INIT_RAM_01=256'h4D65EE3FFFECE89C0FF7EBF5FAFDFF6EBAFAD37EFDA7D6B5FD35FAA4FF4002FE;
defparam rom_rom_0_18_s.INIT_RAM_02=256'h4142D437AEEDA09E20262399E000A71A3E0000400001900C4C72387F7BFE9FD0;
defparam rom_rom_0_18_s.INIT_RAM_03=256'h0942FA1048D664815FCF03F6E7B8080017F6B80F7DB4801287E44660EE0B2C82;
defparam rom_rom_0_18_s.INIT_RAM_04=256'h35DFC00FDEFF99E9FF9121B1C0800049D6DA0185769999400001588138A848FC;
defparam rom_rom_0_18_s.INIT_RAM_05=256'h700707013221009010159C3C119021178082A7E0B2C00A7E00004003FC000007;
defparam rom_rom_0_18_s.INIT_RAM_06=256'h262801002400801596E383838046AA01F9E1401004E1E04CAABFFF0CE0400801;
defparam rom_rom_0_18_s.INIT_RAM_07=256'h4802C361B8625C0984AAAB06C14008000B878099500A401C3704C500A404E1B8;
defparam rom_rom_0_18_s.INIT_RAM_08=256'hAB7A0009555552A520012203C360D70F0F004C8010022A80F430048E02655401;
defparam rom_rom_0_18_s.INIT_RAM_09=256'h0918309A5249249180082090885C08090100DDB878230B570EC8D0800A812480;
defparam rom_rom_0_18_s.INIT_RAM_0A=256'hFFFFF4EBFFFFFABEFFFFF00002B75330C1082FFE6DF64AC52849514DD1690909;
defparam rom_rom_0_18_s.INIT_RAM_0B=256'hA6CDA69A6BAEB96A8E810FFFFEA96A6CD95BB6FBDF777FFFF77D7FFFFFFF0000;
defparam rom_rom_0_18_s.INIT_RAM_0C=256'h815180101FFD92F100FCE22E735186C01D1BF80555562AC6D4D75D75D75D75AB;
defparam rom_rom_0_18_s.INIT_RAM_0D=256'hEF7282002A39171750BAFB500015E02A0043395C01804D368B78D550018372FB;
defparam rom_rom_0_18_s.INIT_RAM_0E=256'hF7EFEADAD5B5EC36502008D010E7B6BEC2FBFB98F57003CD0542A0C04A82F22C;
defparam rom_rom_0_18_s.INIT_RAM_0F=256'h4C00037DFE020F8FB5040FF2E2FB9B6DD7DCFDEE8BBE8FFECF3C01F78C68FCA3;
defparam rom_rom_0_18_s.INIT_RAM_10=256'h003DF7060FF80000015B28A41BE006DEAEA8D05DFFFE6D2FF36806F7EFC40004;
defparam rom_rom_0_18_s.INIT_RAM_11=256'hFF9F59FF64449FFFFFFFFF2360F37D3FFFE2000C8CC7EABF83CD55556397FFE0;
defparam rom_rom_0_18_s.INIT_RAM_12=256'h4808ABA5F8A7A665B5E7A5BA373EC746B2B5EFA6AFF5EDD457473FBDCFFE70C0;
defparam rom_rom_0_18_s.INIT_RAM_13=256'hFF8FEB481484FDB49B8528179686D2E1B9F507F885A5FF000FFC006B9DDDE081;
defparam rom_rom_0_18_s.INIT_RAM_14=256'hF7F5FF7FDFF7FDFF9FFDF5F5F5F5F5F7FF461FFEC8FC5BFFC0451AFFFF3FE3AF;
defparam rom_rom_0_18_s.INIT_RAM_15=256'hFF0D7ABFDC00527FF9B7DDBAFAB47D56C1957FFFC037F917402BAFB4EBED9CAF;
defparam rom_rom_0_18_s.INIT_RAM_16=256'h22001B5C0BBE3FE1443ED70D70F640FFC00000EFBD82BEF600EEFABBDE0B2106;
defparam rom_rom_0_18_s.INIT_RAM_17=256'h0160D9FF7DE1F90E2DBDE0678483716FE11DC5DEF880B5718F5401DE4FFFEF10;
defparam rom_rom_0_18_s.INIT_RAM_18=256'h6E39FD4FDB9EFFF4E4FDDC17D007006F6B69006DAEDFFE6E2E3B260D8FDDF7E0;
defparam rom_rom_0_18_s.INIT_RAM_19=256'h02BFAF3FD6A9FC081FEBFFADF3FC08FFC5FFFAFFEB1FC049A6184D6AABB98F73;
defparam rom_rom_0_18_s.INIT_RAM_1A=256'hEFBAEB8FCEEE2F80004002203FFB7F97FFEBFF851FBFC012100BF6FFBFDA3F22;
defparam rom_rom_0_18_s.INIT_RAM_1B=256'h71F9DDC410B4F73FB703F73F5DD75C3B76E2F00028007696E6FC3EE55B71FEE7;
defparam rom_rom_0_18_s.INIT_RAM_1C=256'h77C284210843FD63FE533D143FF128F00F7AFFC180414AFEACE2EF71FDB8801F;
defparam rom_rom_0_18_s.INIT_RAM_1D=256'h301BEDDBBFA2DFFFFFFFFF77EFFFFF79B5BDFB8478FC44DB6CDB3BB701EFBC08;
defparam rom_rom_0_18_s.INIT_RAM_1E=256'h2B8F965FFFEF965FFEF5843EB0B0035B01A79FFFFF66CB2FBA600335FEB0FFFF;
defparam rom_rom_0_18_s.INIT_RAM_1F=256'h001FCE809023630009155EFAFFFDF6FFFFEDBB5FEF5FE401A9FD70000229E001;
defparam rom_rom_0_18_s.INIT_RAM_20=256'hFE5E54F7FFBCFEDB6DB6B7AE6DEBD57CA8E982FE1F9380FFFBE3F8FD63E2AF84;
defparam rom_rom_0_18_s.INIT_RAM_21=256'hEF3E8CAB6E719FDF99D6D5B09CEEBF1DA9663D6396BFFBF7EFDFBF7EFDFFE2B7;
defparam rom_rom_0_18_s.INIT_RAM_22=256'h000556B3A6BFFF3FF8001407FFFFFFFC6B00798303882EEF187FFEFA3900037F;
defparam rom_rom_0_18_s.INIT_RAM_23=256'h55916B80001FFBFBFBFEFF8000005FBF8EFDFFEBF3DAB0FFDF96FFE9F9BFE7C4;
defparam rom_rom_0_18_s.INIT_RAM_24=256'h003002FDFC77F0506FFE7FE0B30F6FEBF94427BCFF493669F7FFE926CA244F6B;
defparam rom_rom_0_18_s.INIT_RAM_25=256'hDEFBFFFFFFFFFFFFFFFFF20005ABFFFF9533FF77FFFF5FFE00006DAC10FBE7F0;
defparam rom_rom_0_18_s.INIT_RAM_26=256'h8FE3FFD37DFFFEFBF6EFFFFF7CBBD77DAEF5DEBBD77AEF5DEBBD755EBD1D3803;
defparam rom_rom_0_18_s.INIT_RAM_27=256'h8197AA7D3CFD3CFD3CFD3CFD3DFCFF6FD7AFFFB22F3FE6DBDF597EFEE3F8FE3F;
defparam rom_rom_0_18_s.INIT_RAM_28=256'hAB50E0FFFF0210014EF22C07F0000867566C1E1BACCDAB356EAA03ABA256E572;
defparam rom_rom_0_18_s.INIT_RAM_29=256'hDABDA801FFF81FF80001E021475DB4AE5972A81F707FFF0DFB2A0AA0E55A031C;
defparam rom_rom_0_18_s.INIT_RAM_2A=256'h7FFBFF25F420C00014D5FF9FC1000ED441BFE9137800100054800FB57BBDFF83;
defparam rom_rom_0_18_s.INIT_RAM_2B=256'h0B9E17C2CBDBCC93B04E604F6AE1463A1FFE7FE2878EFFCFDFD420FFC3980000;
defparam rom_rom_0_18_s.INIT_RAM_2C=256'hA05614A6668729A3F9CA241A78470C010A180000000000000000002857AF6FB6;
defparam rom_rom_0_18_s.INIT_RAM_2D=256'h1A11111535D2957D3D94E97F7345051B917E9246452A3AA0000B0800200B4255;
defparam rom_rom_0_18_s.INIT_RAM_2E=256'hC940408281A964404102CA2BA54B2C59A6ED40D9C333972E15004041110AA911;
defparam rom_rom_0_18_s.INIT_RAM_2F=256'h30C3E0723E3C841DDC1138550088C19900010EEC199840824F08201436034589;
defparam rom_rom_0_18_s.INIT_RAM_30=256'h014000000000000E000000000000000000FC0010794FEF59F5EB657CB81AF000;
defparam rom_rom_0_18_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_18_s.INIT_RAM_32=256'h4CB4B4B4B34B4CB4B34B4B4B4CB4B34B4CB4B4B4B34B4CB4B34B4B4B4CB4B000;
defparam rom_rom_0_18_s.INIT_RAM_33=256'hA96120CC9DC6C9C01809A506FDA0854FA40004236AA891B1D99D08DA4DB6834B;
defparam rom_rom_0_18_s.INIT_RAM_34=256'h000000000000000014666973D0F40D55555D788302C5002C00340E2039B999BD;
defparam rom_rom_0_18_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_18_s.READ_MODE=1'b0;
defparam rom_rom_0_18_s.RESET_MODE="SYNC";
  pROM rom_rom_0_19_s (
    .DO({DO_36[31:1],rom_dat0[19]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_19_s.BIT_WIDTH=1;
defparam rom_rom_0_19_s.INIT_RAM_00=256'h05C00000D2300222000010001012000800013010000800101000000000000000;
defparam rom_rom_0_19_s.INIT_RAM_01=256'h32BA01D8C6270763F28C361B0D868099850418A116580946128B05DD00803E00;
defparam rom_rom_0_19_s.INIT_RAM_02=256'h7310424000C9081A00196D0410020081020000080001600000000000052EB02F;
defparam rom_rom_0_19_s.INIT_RAM_03=256'h0840001A480444280000100000008E000008000008000002268C80480E400091;
defparam rom_rom_0_19_s.INIT_RAM_04=256'hC20000088000000000000000000000228320372E609111200000008010200800;
defparam rom_rom_0_19_s.INIT_RAM_05=256'h0110080000000000000000000000000000000000E10000819600000000000000;
defparam rom_rom_0_19_s.INIT_RAM_06=256'h0020000000000002090004040000880004000000220000002224041A01000000;
defparam rom_rom_0_19_s.INIT_RAM_07=256'h400000000034000000A2200000000001C0000000400200200000040020070000;
defparam rom_rom_0_19_s.INIT_RAM_08=256'h140000014444422400002CDC0000000000000000000108290800000000011000;
defparam rom_rom_0_19_s.INIT_RAM_09=256'h0000000800000000000000008000000000000000000009000417030000002800;
defparam rom_rom_0_19_s.INIT_RAM_0A=256'h55555862D555510EFC3FF0010231151000840401080000000000000042000000;
defparam rom_rom_0_19_s.INIT_RAM_0B=256'h20C18E38E38E39EB7D41B55554A5C334000A92E82080088880817FC2AAAB0000;
defparam rom_rom_0_19_s.INIT_RAM_0C=256'h2A00002000000080002118D4040C71000084000555541C83E9A69A69A69A69D3;
defparam rom_rom_0_19_s.INIT_RAM_0D=256'h080244E3384100020130002000001373E582000B2442306C08000804C4508000;
defparam rom_rom_0_19_s.INIT_RAM_0E=256'h000000000000220ACC4E296842040004F10040220124C4081904989C500C8B10;
defparam rom_rom_0_19_s.INIT_RAM_0F=256'h04202000000200008000000000000000280300011040000011C2000063800000;
defparam rom_rom_0_19_s.INIT_RAM_10=256'h000018102000000200A4D34B40000482A0000332000008000008400000000004;
defparam rom_rom_0_19_s.INIT_RAM_11=256'h5A7B9F2B31BB5D2B294A4D99ED9CC84004A2000658B12CBE7D480001706B0000;
defparam rom_rom_0_19_s.INIT_RAM_12=256'h0000E8812DA666D5B45F24C117FE6045DA994514CD337D944A22E1BDFA39F59F;
defparam rom_rom_0_19_s.INIT_RAM_13=256'h0001944AEF9D0A404096C3688A78043E46086804780800001000000000220000;
defparam rom_rom_0_19_s.INIT_RAM_14=256'h080200802008020020020802080208000018000000004000004500000002A000;
defparam rom_rom_0_19_s.INIT_RAM_15=256'h017201802000400003008810002000100005000000380C000008000000000080;
defparam rom_rom_0_19_s.INIT_RAM_16=256'h20001273362FC25E80AE9DFBFF09424000000000404081000001008400032000;
defparam rom_rom_0_19_s.INIT_RAM_17=256'h01FB800000004111412980000487DF81C159FE40B8C4A1FF7832099DD4922721;
defparam rom_rom_0_19_s.INIT_RAM_18=256'h0001000000100000000020001004004840530043050000CA0033B7B810060824;
defparam rom_rom_0_19_s.INIT_RAM_19=256'h014060C03040008800180060000080000C00060018000800000000000C041008;
defparam rom_rom_0_19_s.INIT_RAM_1A=256'h4445441A90116000000000200007007000180064000008000088020080080002;
defparam rom_rom_0_19_s.INIT_RAM_1B=256'h8242022C00B74848486C486A222A20D401160000000076E90D04C90BA08B890D;
defparam rom_rom_0_19_s.INIT_RAM_1C=256'hB87DFFFFFFFE0044010800000000000001812010004100000B06448242438814;
defparam rom_rom_0_19_s.INIT_RAM_1D=256'h000000044018000000000088000000002000000000040000000000000000000F;
defparam rom_rom_0_19_s.INIT_RAM_1E=256'h227060A2001060A201083BC1074000000030C0000040B2C82C200CCA010B0000;
defparam rom_rom_0_19_s.INIT_RAM_1F=256'h000C0660049590000171A18C60020C68804014F047A01B02667280000DD20000;
defparam rom_rom_0_19_s.INIT_RAM_20=256'h1180850C0003012492494849921000015A335011A0260000030C000D920BF284;
defparam rom_rom_0_19_s.INIT_RAM_21=256'hCC40046AAE3F9F047EA4C04FE29020A00814000C720404081020408102001E48;
defparam rom_rom_0_19_s.INIT_RAM_22=256'h000104DC2141008000001404000000000100100200080000005414115F000044;
defparam rom_rom_0_19_s.INIT_RAM_23=256'hC39810080000000604020000000000000282CA202481CF18A26D401606581C84;
defparam rom_rom_0_19_s.INIT_RAM_24=256'h000000000014004008000080100A9C5606804C43808069D62000100D38809890;
defparam rom_rom_0_19_s.INIT_RAM_25=256'h12C00000000000000000120004822602010CE745C1CD10860000633610E01000;
defparam rom_rom_0_19_s.INIT_RAM_26=256'h701C072C100002C4AB1040000000000000000000000000000000000081BCC500;
defparam rom_rom_0_19_s.INIT_RAM_27=256'h0017A880C100C100C100C100C101C0280020014003C100A541A206F69C0701C0;
defparam rom_rom_0_19_s.INIT_RAM_28=256'h4800470000021006B90D13000000082400000000000000000808020200008040;
defparam rom_rom_0_19_s.INIT_RAM_29=256'h0000000000004000007C00000618100D880D2010238001100020080040406203;
defparam rom_rom_0_19_s.INIT_RAM_2A=256'h8002003A02004000155E00601080000049A0191100001207E480780100080040;
defparam rom_rom_0_19_s.INIT_RAM_2B=256'h83AC0D404FC3D020A61000000020038F60004003D87EC000000CA00000808007;
defparam rom_rom_0_19_s.INIT_RAM_2C=256'h0012410440420084000620987F60508188B000000000000000000030D2BDA2B2;
defparam rom_rom_0_19_s.INIT_RAM_2D=256'h10B012121152045D2F90E1216141819A0074801801007AE081220010300A4140;
defparam rom_rom_0_19_s.INIT_RAM_2E=256'h0860690281810046080080328502801002B4008004801533150040400008A810;
defparam rom_rom_0_19_s.INIT_RAM_2F=256'h31402520FF7D011DDC1138550088C19900010EEC199844D00148000038014C40;
defparam rom_rom_0_19_s.INIT_RAM_30=256'h0300000000000000018000000000000000FC000509FFAF43FFE019FCF8828634;
defparam rom_rom_0_19_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_19_s.INIT_RAM_32=256'h19E61E19E619E619E619E1E619E61E19E619E1E619E619E619E61E19E619E000;
defparam rom_rom_0_19_s.INIT_RAM_33=256'hB07A270F1E070E0704E245E83902AC21C4009785A208048011840410440069E6;
defparam rom_rom_0_19_s.INIT_RAM_34=256'h000000000000000014EEEE3B16C5A666666E52C00286FFFF00051168DD856981;
defparam rom_rom_0_19_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_19_s.READ_MODE=1'b0;
defparam rom_rom_0_19_s.RESET_MODE="SYNC";
  pROM rom_rom_0_20_s (
    .DO({DO_37[31:1],rom_dat0[20]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_20_s.BIT_WIDTH=1;
defparam rom_rom_0_20_s.INIT_RAM_00=256'h885680005602FA07D2A0C0400A18000510208008002450121281000000AAAB00;
defparam rom_rom_0_20_s.INIT_RAM_01=256'h843020D7BDE7BA00867C5E2B178AB24088083A68B7049A0C08A5A1F652DF8F02;
defparam rom_rom_0_20_s.INIT_RAM_02=256'h418000B0363600062004270120B00404A2000024AAD008010281251089EBD53C;
defparam rom_rom_0_20_s.INIT_RAM_03=256'h984C20DADD0E662A2864000024044A0042440A60882809A300040041620000C0;
defparam rom_rom_0_20_s.INIT_RAM_04=256'h0081148CCCD108880040820C020001ED6D865AD8A0A88A406D4A048401338881;
defparam rom_rom_0_20_s.INIT_RAM_05=256'h285040680986012020224101C060402030040284AC000F10012C200212400000;
defparam rom_rom_0_20_s.INIT_RAM_06=256'h0820000000000000010400000E00880160000000220002126224748A08000000;
defparam rom_rom_0_20_s.INIT_RAM_07=256'h50000080802060C202A220030000000008000604C003000018210400200000C1;
defparam rom_rom_0_20_s.INIT_RAM_08=256'hE0DE0AA1E666633E40022082110420404056020020044C514900081070019802;
defparam rom_rom_0_20_s.INIT_RAM_09=256'h8220412CA49249222A104120842580120203A4420380D984446800000C563200;
defparam rom_rom_0_20_s.INIT_RAM_0A=256'h000008400000000404000AA06A10111010008552480800A00400180104048080;
defparam rom_rom_0_20_s.INIT_RAM_0B=256'h3060C30C30C30C380480200000017390758145014C4444444440000000000000;
defparam rom_rom_0_20_s.INIT_RAM_0C=256'hBBE82AC08001209A007A115D27A059401A4004B57F7C00A05A8A28A28A28A285;
defparam rom_rom_0_20_s.INIT_RAM_0D=256'h212340A13E11A60034227220000402302043B9FA92081C2B401B2FB252115322;
defparam rom_rom_0_20_s.INIT_RAM_0E=256'h418B870F1E1E2016682C0AE8100604748058533C47B460CB01C0D05801808A00;
defparam rom_rom_0_20_s.INIT_RAM_0F=256'h0600019040A70940F0A40408401880823A908651E186036071D600C000150112;
defparam rom_rom_0_20_s.INIT_RAM_10=256'h022E90000405568001C84C10F41A968AA000203820B3237F928C0019080A02B1;
defparam rom_rom_0_20_s.INIT_RAM_11=256'h08082141A20109414A5A851B91AD5136AD0000141D8102C28405FDFC2571A1A9;
defparam rom_rom_0_20_s.INIT_RAM_12=256'h4402A88528A40A556D025E0090075102D7D2A81411194CD8601B308C008C2A81;
defparam rom_rom_0_20_s.INIT_RAM_13=256'h01038E485495AA8C808E61A18252A031EF9E5AFC5100600008035001250CE010;
defparam rom_rom_0_20_s.INIT_RAM_14=256'h62BAAE2B2AE2B24B0A5C30ACB02CB0AC3483145050806915C0651CF11102A06C;
defparam rom_rom_0_20_s.INIT_RAM_15=256'h135DC0A001516057A10088B01360501280847D234030E9001540C044301100CD;
defparam rom_rom_0_20_s.INIT_RAM_16=256'h000000400120108446020410404840001AF0002417A0AA1D00790894014B2003;
defparam rom_rom_0_20_s.INIT_RAM_17=256'h0004051E43B00400D0001D0024824038211100F668C8F4404EC6111004209932;
defparam rom_rom_0_20_s.INIT_RAM_18=256'h0C21B90E90102EA08247380010040048424310414095E8434133205850240020;
defparam rom_rom_0_20_s.INIT_RAM_19=256'h8006A1835952642A01AC06B2CC64000346306B01ACC65001020B008008200040;
defparam rom_rom_0_20_s.INIT_RAM_1A=256'hE26A56C7C39A2000007553A0106B8690C1A806DC64C64200408CD31AC36C590A;
defparam rom_rom_0_20_s.INIT_RAM_1B=256'hD8B873414A994D1F0D114D1F1352B63E59A200003D5353A1A76C49A3E0DD69A3;
defparam rom_rom_0_20_s.INIT_RAM_1C=256'hB3C78421084281405911089A05001008071926049545801819B120D0B86A0004;
defparam rom_rom_0_20_s.INIT_RAM_1D=256'h401328F7C58A58A18254A9A6BA090A542301405821044079E479648B00110388;
defparam rom_rom_0_20_s.INIT_RAM_1E=256'h3F340C8245220C920B0323A0656403C458F2A8A4555186186D2200B00442E079;
defparam rom_rom_0_20_s.INIT_RAM_1F=256'h00050C554429C4A6E11F90C1A8A601A49A4063E019914390293600000880155C;
defparam rom_rom_0_20_s.INIT_RAM_20=256'h38002A3487540061861861BB26228F971F068F1108CAA03FF90D841DC682AC40;
defparam rom_rom_0_20_s.INIT_RAM_21=256'h5DE207AE62BCA940448C5E5EE60E012C8855A5703F0FFBBFEEFFBBFEEF7DEBD8;
defparam rom_rom_0_20_s.INIT_RAM_22=256'h002F818454C4A100055554441C84A1860480106B88080804255D3B3FD600015D;
defparam rom_rom_0_20_s.INIT_RAM_23=256'h55C1D10000413834014400555490090043B9CB2A18C4AE241CBB275D88D5EB00;
defparam rom_rom_0_20_s.INIT_RAM_24=256'h55848048021692702C8302C000AA701E49001AF8CD04D066DA29809A4FC13765;
defparam rom_rom_0_20_s.INIT_RAM_25=256'h2131BFF6FFDBFF6FFDDE80000FED8D000A86D52098902660000290632D062405;
defparam rom_rom_0_20_s.INIT_RAM_26=256'hE73AD6A22F3E26844844111241E13C48F84F19E13C6784F19E13C6A0408E4AC0;
defparam rom_rom_0_20_s.INIT_RAM_27=256'h0084A908161816181618161826A02A68282119014788B99D69002CC5F9CE739C;
defparam rom_rom_0_20_s.INIT_RAM_28=256'h2800448000B30004024452489AAA18242236080C5046D410080C0A12082A8240;
defparam rom_rom_0_20_s.INIT_RAM_29=256'h9BC89000D0AC59284B041D04061814DC0890A010224001A50420080066C00224;
defparam rom_rom_0_20_s.INIT_RAM_2A=256'hB04B248A90B04B549672411C2000044848F9018144B59E286EEA0937938AE5E0;
defparam rom_rom_0_20_s.INIT_RAM_2B=256'h3822200013E7D504032C4202246082D8AC172592296172E2F2E6A8E4E0880000;
defparam rom_rom_0_20_s.INIT_RAM_2C=256'h02400422224400C65081460404A00204A0080000000000000000000800000004;
defparam rom_rom_0_20_s.INIT_RAM_2D=256'h0406A2A28421125BE4A140509490D0C44455240042482B8F83F9D8BE0F008A0C;
defparam rom_rom_0_20_s.INIT_RAM_2E=256'h951400850258011609212440838180A242D5A3208181056628058B82223811A6;
defparam rom_rom_0_20_s.INIT_RAM_2F=256'h8831181ABFFDA44CCE9135000A88D51128005CCCB99920096895068689A57010;
defparam rom_rom_0_20_s.INIT_RAM_30=256'h0040000000101011E00000000000000000FC000065AF1F09FBE004707A4823BA;
defparam rom_rom_0_20_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_20_s.INIT_RAM_32=256'hFFF80007FFF807F80007FFF80007FFF80007FFF80007F807FFF80007FFF80000;
defparam rom_rom_0_20_s.INIT_RAM_33=256'hCA75E80FE007F0058DC4C4597FA6FA7804000862400021004C10044A09B6C007;
defparam rom_rom_0_20_s.INIT_RAM_34=256'h00000000000000000800020008123787878782C26C16164FA8007FC11E417F25;
defparam rom_rom_0_20_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_20_s.READ_MODE=1'b0;
defparam rom_rom_0_20_s.RESET_MODE="SYNC";
  pROM rom_rom_0_21_s (
    .DO({DO_38[31:1],rom_dat0[21]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_21_s.BIT_WIDTH=1;
defparam rom_rom_0_21_s.INIT_RAM_00=256'hC80280015E01BA14BB3000000000000000200000000090020080080000C33C00;
defparam rom_rom_0_21_s.INIT_RAM_01=256'hC11AA94739D990A8217C562B178B41406D092E40322898934AA5A860229108AA;
defparam rom_rom_0_21_s.INIT_RAM_02=256'h00000000000280142022360820A001000A000000CC8800000208245AC801414C;
defparam rom_rom_0_21_s.INIT_RAM_03=256'h100A11880179102229160B0457060C00012800C3480812800002010001008200;
defparam rom_rom_0_21_s.INIT_RAM_04=256'h00001800001C00408000001100000180718880E020ACCA404990240000000013;
defparam rom_rom_0_21_s.INIT_RAM_05=256'h309800040A000000000000000080000000400000100008210018080000000000;
defparam rom_rom_0_21_s.INIT_RAM_06=256'h8040000000000002100000000813000100000000230001028002800200000000;
defparam rom_rom_0_21_s.INIT_RAM_07=256'h00000080C00040A014000083200000000C000A01000100001010080000000080;
defparam rom_rom_0_21_s.INIT_RAM_08=256'h005000C0000000000000008601107000002500C00000001B0400008040160000;
defparam rom_rom_0_21_s.INIT_RAM_09=256'h0000080000000000300000000064040000008400000100140208000008180000;
defparam rom_rom_0_21_s.INIT_RAM_0A=256'h0000000000000000000003184800000000000342483000800000180100000000;
defparam rom_rom_0_21_s.INIT_RAM_0B=256'h0000000000000040088280000000010001E00500000000000001000000000000;
defparam rom_rom_0_21_s.INIT_RAM_0C=256'h2FC04C880000202200D010D02280704010040220A0200700B820820820820810;
defparam rom_rom_0_21_s.INIT_RAM_0D=256'h6121C2810418878030286000000402B08845B9620000DC1630A90F3040133230;
defparam rom_rom_0_21_s.INIT_RAM_0E=256'h020003037C060030382802B01000805000502330509463C300C0705001801000;
defparam rom_rom_0_21_s.INIT_RAM_0F=256'h020001800705090361A40400229089B4040D96A1A80E024040A4009000020103;
defparam rom_rom_0_21_s.INIT_RAM_10=256'h62100040402E644000C8080074192041040CB98260BA08131204011800E004C1;
defparam rom_rom_0_21_s.INIT_RAM_11=256'h00002000829008000000011A910180B7402000101D001040840080A0A418A6AE;
defparam rom_rom_0_21_s.INIT_RAM_12=256'h60000000000218D0C10012808001110AC540951195297C0A22111048408C0801;
defparam rom_rom_0_21_s.INIT_RAM_13=256'h01037102701881784003E131082E70122CC4E6A42CE0200018022461818CE000;
defparam rom_rom_0_21_s.INIT_RAM_14=256'hCCE03A0E2388E8CE0870E874ECF068F6E083186050C00880C0000F2D110043D2;
defparam rom_rom_0_21_s.INIT_RAM_15=256'h0053892C35800014AA0B01E172C0510201807B5F400140001608038600E1104D;
defparam rom_rom_0_21_s.INIT_RAM_16=256'h400000002010102004000008003C40022C94005C628001C8005D982E48880007;
defparam rom_rom_0_21_s.INIT_RAM_17=256'h0000096CAD22980E7000560040002036010080F100C11C003086020800005430;
defparam rom_rom_0_21_s.INIT_RAM_18=256'h0860A90C90002CA084053100800000010808000200152A818000000097A80000;
defparam rom_rom_0_21_s.INIT_RAM_19=256'h01C716438284682009C1C7052068206380C87071C1068208000001C002250C4A;
defparam rom_rom_0_21_s.INIT_RAM_1A=256'h66721704C61C000000399A000C70270B11C5C740920682020000E01C13809A00;
defparam rom_rom_0_21_s.INIT_RAM_1B=256'hE098C38060020E134E090E133390B82661C0000019980049C07041C268E021C2;
defparam rom_rom_0_21_s.INIT_RAM_1C=256'hA2040000100005004A11119606402828063B46009804001A21C020E09A700000;
defparam rom_rom_0_21_s.INIT_RAM_1D=256'h701301491C3C87ABAB148480EA8C5C594200006043020CE97C5FAD2E01002A40;
defparam rom_rom_0_21_s.INIT_RAM_1E=256'h1D1A00805186009023002620044002A8608E70B0C3240820870000C101020ABB;
defparam rom_rom_0_21_s.INIT_RAM_1F=256'h0027E8154E0824CB2086CE001A32C02410C00A88030043A2191A0000088C1986;
defparam rom_rom_0_21_s.INIT_RAM_20=256'h26DE726A817C0793F93F90954022AE8D03000F03915A303FF97E449025055A00;
defparam rom_rom_0_21_s.INIT_RAM_21=256'hF2E642D0E51D2EC0C43E5416640088C02203ACE16C0BB6D5AB76ED5AB7F6B1B0;
defparam rom_rom_0_21_s.INIT_RAM_22=256'h0005800244C00028066602001A16400E148000418A80080966092E2B46000118;
defparam rom_rom_0_21_s.INIT_RAM_23=256'h3DE97000000134F21000C066600000300140011FDC00122F0A9C3D5D08D82900;
defparam rom_rom_0_21_s.INIT_RAM_24=256'h988000018000801025A70A400080879C030100E042041436428C2082C2C1020B;
defparam rom_rom_0_21_s.INIT_RAM_25=256'h6333797AE7EF97AE7F6B0000026703AE0C4D70085110AFE20000300B4D040209;
defparam rom_rom_0_21_s.INIT_RAM_26=256'hC2719462C24D2C4889823919C4A2541B281512A2540A81512A2541006E390A48;
defparam rom_rom_0_21_s.INIT_RAM_27=256'h1488010438060A3408360A341826940018810B00C9570C1A182AC92073842709;
defparam rom_rom_0_21_s.INIT_RAM_28=256'hE0002FFB20C00000020010409B30040942501010B44A2D1182C000A0B05E2413;
defparam rom_rom_0_21_s.INIT_RAM_29=256'h13813000D0055022510408400001059002FF800017FD90C400000000AD80007F;
defparam rom_rom_0_21_s.INIT_RAM_2A=256'hB00C044A1814CD9A00020829100000980C38228482D80E48324C00268280E0A0;
defparam rom_rom_0_21_s.INIT_RAM_2B=256'hFFBFD7C2DBFFDFF7BFEF40004C8000D02C01C09808207060706A0040A0280000;
defparam rom_rom_0_21_s.INIT_RAM_2C=256'hAFF775EAEEE7BDF7FDDB7D9FFEFF1E15B9280000000000000000003CDFBF7BB6;
defparam rom_rom_0_21_s.INIT_RAM_2D=256'hBFB7B7B7B7F7DFBFFBF7BF7FFFDFFFFFFFFFBF7F7F7F5FEFFBE0FF3FCFF3FF5F;
defparam rom_rom_0_21_s.INIT_RAM_2E=256'hFDD6ECDFDBFDF756FFFBEFFB76EFBEFFF56FFBFFEFBFDEFFAD52DADBBBB7BFB7;
defparam rom_rom_0_21_s.INIT_RAM_2F=256'hABD3ECEBBE3DFE7332EECDFFFB7736EEEFFFD333A66779D96E5CD67EFFF9F3DD;
defparam rom_rom_0_21_s.INIT_RAM_30=256'h03400000000000001FE000000000000000FC00157D6FFF7DF5EF7F7FBA50F0AA;
defparam rom_rom_0_21_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_21_s.INIT_RAM_32=256'h7F878787807878787F87878780787F87807878787F878787807878787F878000;
defparam rom_rom_0_21_s.INIT_RAM_33=256'h0073C00FFFFA0005831E80269453ADBDFC00FF6B6FBEFFFB9DBDAE9FFDB6A078;
defparam rom_rom_0_21_s.INIT_RAM_34=256'h00000000000000001EEEEBBBE6F987F807F002C3C4E61C403220BF841C45F6DA;
defparam rom_rom_0_21_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_21_s.READ_MODE=1'b0;
defparam rom_rom_0_21_s.RESET_MODE="SYNC";
  pROM rom_rom_0_22_s (
    .DO({DO_39[31:1],rom_dat0[22]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_22_s.BIT_WIDTH=1;
defparam rom_rom_0_22_s.INIT_RAM_00=256'hED060AAB5620BA2CC3C018151D500ACB98204020559800995E15015554F3CE00;
defparam rom_rom_0_22_s.INIT_RAM_01=256'h299BA317BDDC9D6B31742A15088430606DAC9EC0365834CD6AB7B86E9398E1BA;
defparam rom_rom_0_22_s.INIT_RAM_02=256'h452160B486A5A0050033270140B247011A1555180F0008001000255BED0153CA;
defparam rom_rom_0_22_s.INIT_RAM_03=256'h2001B408B24805A0293044810240042A9107408340141C000004024068841455;
defparam rom_rom_0_22_s.INIT_RAM_04=256'h0470E0000499005800542809C0AAAC9421A4C05036F6560031E1000551B140B0;
defparam rom_rom_0_22_s.INIT_RAM_05=256'h4430A882402C0B81414202A22000C080640E0700A485598C07107014AC00A8A8;
defparam rom_rom_0_22_s.INIT_RAM_06=256'h4010550AC42B8541980070747080CC2BD01A05416A1D1880111444D31C42B054;
defparam rom_rom_0_22_s.INIT_RAM_07=256'h58AE2A1C87404210049910761C42B0540874710040B102827088050B30281B86;
defparam rom_rom_0_22_s.INIT_RAM_08=256'h40D401091011138061542086298AC0A0A8B8800540AE6E49228154018C415454;
defparam rom_rom_0_22_s.INIT_RAM_09=256'h9812711C545145120038C381802640B0141484074640080CA008090559603896;
defparam rom_rom_0_22_s.INIT_RAM_0A=256'h00000C380000042300C003C0032455554094C07208F01C857819393100259999;
defparam rom_rom_0_22_s.INIT_RAM_0B=256'h144861861861894C08008000006541005E016804444444444440000000002AAA;
defparam rom_rom_0_22_s.INIT_RAM_0C=256'hBB400D00800120AAACD131142688804AB08C0445F7D402003EBAEBAEBAEBAE99;
defparam rom_rom_0_22_s.INIT_RAM_0D=256'h79ABE3896D9A8060386A6A30554C02640541F3F28099DC9361390D32409C1622;
defparam rom_rom_0_22_s.INIT_RAM_0E=256'h020A020F780634C27A388AB41542A6F2C85863B1559660DB82E1F67001E19481;
defparam rom_rom_0_22_s.INIT_RAM_0F=256'h8212158400071908F6A5140000140D243B0B38C0680F02C151D854F800140202;
defparam rom_rom_0_22_s.INIT_RAM_10=256'h96260040401078016B880C107411C600800CB01020B2216716542858400014E2;
defparam rom_rom_0_22_s.INIT_RAM_11=256'h0040240182A018000802000C11880327D8816AB01C1010402405F7542051858C;
defparam rom_rom_0_22_s.INIT_RAM_12=256'hC034C0A4042012820D10CE009001106800422141853944986019908C400D0C09;
defparam rom_rom_0_22_s.INIT_RAM_13=256'hC1030D484081A7FC2080012380FE683026C6FEB4FCC260155A003844412CE070;
defparam rom_rom_0_22_s.INIT_RAM_14=256'h6AB2ACAB8AE2B84B8A58A8B4ACB4ACB0B181005080034840C2C41C20D101A240;
defparam rom_rom_0_22_s.INIT_RAM_15=256'hDA3FE0990200C057A19D44F39A545016171557D3457852101820A30428C118C9;
defparam rom_rom_0_22_s.INIT_RAM_16=256'h0555391D04A61220840259839809C0080F0005D852808368055D08AC0008224F;
defparam rom_rom_0_22_s.INIT_RAM_17=256'h6D0648458800180271A4588040019C38411470B31080A598109C004704805220;
defparam rom_rom_0_22_s.INIT_RAM_18=256'h0A28A94C98004CA8C403B40000AC0AE460600AC00415E8682031807097ACA285;
defparam rom_rom_0_22_s.INIT_RAM_19=256'hD86D03AE9AE0C802C745BD11D1C802569675D16F441C80412022414000A50A4A;
defparam rom_rom_0_22_s.INIT_RAM_1A=256'h63D01D06C67420155501E2058AD39511E741AD441D9C80000055A1145E843200;
defparam rom_rom_0_22_s.INIT_RAM_1B=256'hA098CE8180321A1B3A091A1B1E82E826674202AA89E022C341604B426BA02B42;
defparam rom_rom_0_22_s.INIT_RAM_1C=256'hB2C50401104319001DD1009A04003809573126308007400C0B4221A099D092A1;
defparam rom_rom_0_22_s.INIT_RAM_1D=256'h22B30D4810A2C1600BC4ECA2EEA0465B200828004900154D7DCD2BA016208200;
defparam rom_rom_0_22_s.INIT_RAM_1E=256'h3F0802E7D40802F78590BA121610574880249A0113288208261350E41502F544;
defparam rom_rom_0_22_s.INIT_RAM_1F=256'hD564E9175EA86C0C2516FEC05A81007D59731F84870C4300090B92AAA48801E0;
defparam rom_rom_0_22_s.INIT_RAM_20=256'h1D5A6262AE0D0C93FFE49039E5248F9E3B019F014029903FF9F800146C102042;
defparam rom_rom_0_22_s.INIT_RAM_21=256'hD0C747A87A290BA04C13DE14E400C8C01245A6E90B64F3D7AF7EFDFBF577A378;
defparam rom_rom_0_22_s.INIT_RAM_22=256'h5545A86764F004B800780A2C4AB7EB8191B296030612490820492A3F94555910;
defparam rom_rom_0_22_s.INIT_RAM_23=256'h558140154A9D39305812E007800422B803E189EB98A47B7718BFA5DEE25E1FC3;
defparam rom_rom_0_22_s.INIT_RAM_24=256'hE0002115C00E30B8BDC0C8585C00CB9D07AB476342923CE542A05247D2CB8C1B;
defparam rom_rom_0_22_s.INIT_RAM_25=256'hF33B2D5AB76EDDBB575A04AAC2EF845D58C4AC20E8522CC4555430137D049701;
defparam rom_rom_0_22_s.INIT_RAM_26=256'h6378D6E95B2C021CA8C33C1F0F40E823503A1742E85D0BA0740E81F0E82F4240;
defparam rom_rom_0_22_s.INIT_RAM_27=256'h00808202B2B282B0B08080B2822A312958C10358C2EFA889090B2868FBDE37BC;
defparam rom_rom_0_22_s.INIT_RAM_28=256'h622A481A58000AA8080400408BC020274274181CA44EA91186C205A1B0586473;
defparam rom_rom_0_22_s.INIT_RAM_29=256'h53A530AAD27464E27F0610810514159602018AD8040D2D0C000962166CD11840;
defparam rom_rom_0_22_s.INIT_RAM_2A=256'hB1329C4E6014C1E21403248B812B52992A2C828040E05EF8625F84A7CA08B32A;
defparam rom_rom_0_22_s.INIT_RAM_2B=256'hFFBF37C2D81817F7906E40594C0240922C4B52988C805939796200D328885568;
defparam rom_rom_0_22_s.INIT_RAM_2C=256'hAA5F5DEEEED7BD77FDC86E8E7E6FC781ABB00000000000000000001ACF9F4FB6;
defparam rom_rom_0_22_s.INIT_RAM_2D=256'hBFB7B7B7B5F7D7E6DF75EF7FD7C7A7BFBBABBF7F777F7560843F00D0200BFB5D;
defparam rom_rom_0_22_s.INIT_RAM_2E=256'hDD766DDEDBBDF1064002EB7BF7E3AEFFF7FBFAFDE7BBCBDDBD57DBDBBBABBBB7;
defparam rom_rom_0_22_s.INIT_RAM_2F=256'h3365B5338180070CCC1130000088C11100000CCC199876DB6FDD36968E26B4DD;
defparam rom_rom_0_22_s.INIT_RAM_30=256'h0140000000006060000000000000000000FC00007C40E0580E0F7D0FC19A3301;
defparam rom_rom_0_22_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_22_s.INIT_RAM_32=256'h807F87807F807F807F80787F807F807F807F87807F807F807F80787F807F8000;
defparam rom_rom_0_22_s.INIT_RAM_33=256'h8B81E7F00000001600293C3FE1F01C7FFC001E6B628A39B1CC9D04CA5DB6C07F;
defparam rom_rom_0_22_s.INIT_RAM_34=256'h000000000000000014EEEA7BDEF787FFF8092893A2F01F8FC01EDFC01C21F6DB;
defparam rom_rom_0_22_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000800000000000000000000;
defparam rom_rom_0_22_s.READ_MODE=1'b0;
defparam rom_rom_0_22_s.RESET_MODE="SYNC";
  pROM rom_rom_0_23_s (
    .DO({DO_40[31:1],rom_dat0[23]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_23_s.BIT_WIDTH=1;
defparam rom_rom_0_23_s.INIT_RAM_00=256'hC90F86677E62AE0CFC08D0331A10198981240000CD48400252C480CCCEF3F000;
defparam rom_rom_0_23_s.INIT_RAM_01=256'h1134201FFFD0910462FC763B1D8E02DBCA48FEE33242118898A5A466839761EA;
defparam rom_rom_0_23_s.INIT_RAM_02=256'h0C200BB716E491040026269924B345012A133328F06100005101255EC921DB08;
defparam rom_rom_0_23_s.INIT_RAM_03=256'h324AFC18634999A52FBB5C0818400819A06048C348562150400608416D040411;
defparam rom_rom_0_23_s.INIT_RAM_04=256'h08A180C00499005880160F11D22666F82380905472F762003E0D2000599340F4;
defparam rom_rom_0_23_s.INIT_RAM_05=256'h7010E0F2022807A0F0E2428264B1A3B06C4A860080433D181544400E3C619998;
defparam rom_rom_0_23_s.INIT_RAM_06=256'h4950CF19A4678CF03800747065828827541304E13A141490918DCC5A150678CE;
defparam rom_rom_0_23_s.INIT_RAM_07=256'h189A2B1587204212549918F6354678CE087061252079018250C92B07A01C1286;
defparam rom_rom_0_23_s.INIT_RAM_08=256'h905800393222312320CE2186291E90E8E0C0928CF1982009068334012485544F;
defparam rom_rom_0_23_s.INIT_RAM_09=256'h9A3831A8225225220C30A3210446447B0F0EB40706C9041CE7A8210339029233;
defparam rom_rom_0_23_s.INIT_RAM_0A=256'h00000C500000044504400C1461A11455131807524830109310533E1128229A9A;
defparam rom_rom_0_23_s.INIT_RAM_0B=256'h1060810810810A2820228000000041145FE16D04744444444441000000002666;
defparam rom_rom_0_23_s.INIT_RAM_0C=256'hFFC07054000120A065F391D4A2B85046738401164C400400BAA2A20A20A20A94;
defparam rom_rom_0_23_s.INIT_RAM_0D=256'h39A16981651AB7E83E626230332C2284C00BBB724395DCC624A90FB3639B3722;
defparam rom_rom_0_23_s.INIT_RAM_0E=256'h020A030E7C041CB07A9804F4950224F20811EB34459363D3E2E9F73001F10280;
defparam rom_rom_0_23_s.INIT_RAM_0F=256'h02060D8000C739207CA73484029089243A0B8841280F02C0519032F800100053;
defparam rom_rom_0_23_s.INIT_RAM_10=256'h7E2400F24007830526AC8C10D0041203B508308060BB217612441918001218E3;
defparam rom_rom_0_23_s.INIT_RAM_11=256'h000A2100839821010900040C2E8803338005267073003242C825DD542441A1AF;
defparam rom_rom_0_23_s.INIT_RAM_12=256'hE224F0AF208C389E7900DE009105131B47C290511C2976DA60133CC8408C0832;
defparam rom_rom_0_23_s.INIT_RAM_13=256'h8513DD4B7080AFFC6482E13388FE70182EA54BB4FCE2600CCA01807FD1FFF172;
defparam rom_rom_0_23_s.INIT_RAM_14=256'h76B4AF2BCAF2BCEB835AA6A2A2A2A2A0B99E185CD1FFCEEAE3D45E2015428BC0;
defparam rom_rom_0_23_s.INIT_RAM_15=256'h8013C90C20609074BB9741B2F2EC5116735157F34CD0C14011A0A38428E1104D;
defparam rom_rom_0_23_s.INIT_RAM_16=256'h013372140A02024104021155141AC000305A03DC52C0236A03DD082C006A20DF;
defparam rom_rom_0_23_s.INIT_RAM_17=256'h2787494DA9001802710400303481143C811110F92080A5141CAC001100991420;
defparam rom_rom_0_23_s.INIT_RAM_18=256'h2A60A90C90943DB8E4173002109A098402200982009D2E8A21BB306497AECB2B;
defparam rom_rom_0_23_s.INIT_RAM_19=256'h4DC557CAA2C249886959D545E54981E69CF9547559249809A02201400A358E6B;
defparam rom_rom_0_23_s.INIT_RAM_1A=256'h56551516A6146013335E068CDCD6254BD55DC56E5E9498120038A43596981268;
defparam rom_rom_0_23_s.INIT_RAM_1B=256'hA2D4C28C0C340A524AA30A52B2A8A8A4E1460199AE0566114C71494A4CA2694A;
defparam rom_rom_0_23_s.INIT_RAM_1C=256'hB2850021008311E07951159604412829373B06308647003C214630A2D2550660;
defparam rom_rom_0_23_s.INIT_RAM_1D=256'h627309C90C1807AFE7DCFCA7EFB06739200809164F000F496C493F370C248320;
defparam rom_rom_0_23_s.INIT_RAM_1E=256'h9D9812FC761812EC1514BB1297D0CF480C869EFDD8640A20A71330EF95BB0000;
defparam rom_rom_0_23_s.INIT_RAM_1F=256'h4CC7E8175EA86CF09046DE824EC3427B85F39ECCA7EB4B020B9BF26665981E11;
defparam rom_rom_0_23_s.INIT_RAM_20=256'h36DF727EB3BD07FE492490BBD02E8FBD2B095F91515FB23FF9F804146D185E8A;
defparam rom_rom_0_23_s.INIT_RAM_21=256'hF3C75288790A68C06413F415650C8C8C32C9E6E9E80BE7CF9F1E3C78F1E723F8;
defparam rom_rom_0_23_s.INIT_RAM_22=256'hCCF5AA73646000A0078190585BAFECAD84B196738E164929E6492B3B154CCD5B;
defparam rom_rom_0_23_s.INIT_RAM_23=256'h15814184D9FD3B3618028078189CA0A020E0918BDEE65D6F4E9C25DF8A5E5F82;
defparam rom_rom_0_23_s.INIT_RAM_24=256'h0684E505010AC391ACF6C2D95CC2F79E57B367F366A73FE4D7B0D4E7B2D3CFD8;
defparam rom_rom_0_23_s.INIT_RAM_25=256'hF3BA7CF9F1E3C78F1E7214666BEF8FBF7DCFFD20F51624E64CCF309FDD24140E;
defparam rom_rom_0_23_s.INIT_RAM_26=256'h31EF6B0C9BAC3CBA8BEF8F3F4CA2D46B28B506A0D41A83506A0D4150C8314240;
defparam rom_rom_0_23_s.INIT_RAM_27=256'h0092AA04F8F4F8C6CAC6CAF6FA5EC50958810B5B9EDFAC8F510370E8EF7BD8C6;
defparam rom_rom_0_23_s.INIT_RAM_28=256'hA00B47EE082A299D094402C01C0C200142F4181CB45EAD1186C206A3B05E2433;
defparam rom_rom_0_23_s.INIT_RAM_29=256'h13A13066DE3574635D362621070104B809FEA27003F7050524A93013E5810D3F;
defparam rom_rom_0_23_s.INIT_RAM_2A=256'hB71E8C2E3817CE03C053145B43193098E8AC428043069B7D744FD426C208B022;
defparam rom_rom_0_23_s.INIT_RAM_2B=256'h0000000000000000000060784C8652902DC7D1928C6078E8E8EC84D1A2784CD8;
defparam rom_rom_0_23_s.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_23_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_23_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_23_s.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_23_s.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_23_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_23_s.INIT_RAM_32=256'hFFF80007FFF807F80007FFF80007FFF80007FFF80007F807FFF80007FFF80000;
defparam rom_rom_0_23_s.INIT_RAM_33=256'h7401E7FFFFF5FFE80305FF800007BFFFFC000000000000000000000000000007;
defparam rom_rom_0_23_s.INIT_RAM_34=256'h000000000000000000000000000007FFFFF6D00420F61FC0020F1FE4DBDE0924;
defparam rom_rom_0_23_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000800000000000000000000;
defparam rom_rom_0_23_s.READ_MODE=1'b0;
defparam rom_rom_0_23_s.RESET_MODE="SYNC";
  pROM rom_rom_0_24_s (
    .DO({DO_41[31:1],rom_dat0[24]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_24_s.BIT_WIDTH=1;
defparam rom_rom_0_24_s.INIT_RAM_00=256'h8884A1E18000704CFFF0A0B0095058008086C242C18098110054203C3EFC0001;
defparam rom_rom_0_24_s.INIT_RAM_01=256'h60007C573DF54482027E572B95CA22405808A6C024218816ADC480272023C957;
defparam rom_rom_0_24_s.INIT_RAM_02=256'h00200A8E41C141152011B642486050401330F000FF8C0801D218053589096006;
defparam rom_rom_0_24_s.INIT_RAM_03=256'hC9158BE08A148484D000838C471004F8209F14640008BE9840850A011C851000;
defparam rom_rom_0_24_s.INIT_RAM_04=256'h00003808000000100070C108049E1F6052A9C4B09A8888C26FF0240218B0680F;
defparam rom_rom_0_24_s.INIT_RAM_05=256'h000040444C418EB1E1F201010031C2B0201080011000F0A11118782000107878;
defparam rom_rom_0_24_s.INIT_RAM_06=256'h8031C03864E09C32280020203818C06000008C23000001031200008000CE11C1;
defparam rom_rom_0_24_s.INIT_RAM_07=256'h19820000000001A0209A9820008E11C000203A0231F3C7810050011E007C0000;
defparam rom_rom_0_24_s.INIT_RAM_08=256'h544101C06171702047C151A202004040407D011C3382621E010704A0C81894C0;
defparam rom_rom_0_24_s.INIT_RAM_09=256'h11205838E09964343130C231150500F01C1EB580000005C441A0290F0078548F;
defparam rom_rom_0_24_s.INIT_RAM_0A=256'h000001000000044000000FD94824C18A68D4400A1840980478D8283800A11119;
defparam rom_rom_0_24_s.INIT_RAM_0B=256'h824483040083096008B040000060400000140000000000000004000000001E1E;
defparam rom_rom_0_24_s.INIT_RAM_0C=256'h41C07D98C000A0081D60211024A0A2C1E00A0664141208C0598220A08228A000;
defparam rom_rom_0_24_s.INIT_RAM_0D=256'h480ED218A0056020941009090F001420984AC42210090653241A079A50140800;
defparam rom_rom_0_24_s.INIT_RAM_0E=256'h00000202180430020821040208C51254C4498083209E70A10150924204809441;
defparam rom_rom_0_24_s.INIT_RAM_0F=256'h0280818001154910C0AC4401000000000002884008070849006C0E0800160302;
defparam rom_rom_0_24_s.INIT_RAM_10=256'hC20000020007FC4CE1580C105019E922010420100BEB100B0205001800209300;
defparam rom_rom_0_24_s.INIT_RAM_11=256'h08022001813838002840011A84014233B004E1F14F180B8E083A20816410E4B8;
defparam rom_rom_0_24_s.INIT_RAM_12=256'h11459BDAE8800E5945000204562B03F3C7C0205011E97A7060813CB180340022;
defparam rom_rom_0_24_s.INIT_RAM_13=256'h10092000049D080804850001800028032586D6A400522003D0023C800C006A04;
defparam rom_rom_0_24_s.INIT_RAM_14=256'h40200A0280A02842041430283028302820CC030001021115C084002001EE1800;
defparam rom_rom_0_24_s.INIT_RAM_15=256'h1A4C0021038248030081C038087010100E52941243F906000E290402410080C8;
defparam rom_rom_0_24_s.INIT_RAM_16=256'h04F0F915088210212402DC44941240003F9C1003088014001000680180900238;
defparam rom_rom_0_24_s.INIT_RAM_17=256'hE02090000000200C1084DE9148829404111550422480A494012400C1040044A0;
defparam rom_rom_0_24_s.INIT_RAM_18=256'h081924444902040400089610507807E4404007C00000C061A032A4150835043C;
defparam rom_rom_0_24_s.INIT_RAM_19=256'h3C186014300590AC021808600290B4080C02840218090B000040642000040108;
defparam rom_rom_0_24_s.INIT_RAM_1A=256'h428150148221600F0F1FFA23C10608500A18186480290A101208040100188424;
defparam rom_rom_0_24_s.INIT_RAM_1B=256'h02D04429E0064052102B4052140880A4421404780FF896480960480B4103680B;
defparam rom_rom_0_24_s.INIT_RAM_1C=256'h3058B9AE635E0000084A008A303810C8F2102230184C600400046002D08181F0;
defparam rom_rom_0_24_s.INIT_RAM_1D=256'h01E8C0508382580350040D9CA54F006020000060030080244900308041002A53;
defparam rom_rom_0_24_s.INIT_RAM_1E=256'h740A0004280A0005A380063000103C00E100853C274080002880F01AFFC64657;
defparam rom_rom_0_24_s.INIT_RAM_1F=256'hC3C4C016440908FF250207403501400118C0018C000F23000408161E08001FE6;
defparam rom_rom_0_24_s.INIT_RAM_20=256'h0818A4204C34A0000000000405281A0431008D83400E0000016900050A0A2C49;
defparam rom_rom_0_24_s.INIT_RAM_21=256'h51C30180203B8B04C6000005E1044004480F42606E0182850A142850A1442194;
defparam rom_rom_0_24_s.INIT_RAM_22=256'h3C0080054492800007FE243C2147934DA0139200441040006058F9E1153C3C11;
defparam rom_rom_0_24_s.INIT_RAM_23=256'h03883034380506F04100007FE221000012811941A8802203D8A3880202000952;
defparam rom_rom_0_24_s.INIT_RAM_24=256'hF8C10800009D34020006D00A141001D061008021820000932540400018400013;
defparam rom_rom_0_24_s.INIT_RAM_25=256'h21902850A142850A14420C1E06C12A0C8904040401543F46C3C0100A0920000F;
defparam rom_rom_0_24_s.INIT_RAM_26=256'hCE108428060C0C402A0C72DE001803040600C0180300600C0180300CA60ABA40;
defparam rom_rom_0_24_s.INIT_RAM_27=256'h00B2A10AB6BAB6BAB6BAB68A868A0920083FC1054106489809080800F39CE739;
defparam rom_rom_0_24_s.INIT_RAM_28=256'h4227201A70C04783F6301C440FF1400002000000004000100400900104008060;
defparam rom_rom_0_24_s.INIT_RAM_29=256'h010011E0DC040000226038F100041410080129F8300D38C04020F20F20C09C00;
defparam rom_rom_0_24_s.INIT_RAM_2A=256'hB600008A00104FFB32721870560700094638628583F8E083221038028085E1A8;
defparam rom_rom_0_24_s.INIT_RAM_2B=256'h4D08510093F5C35194200088040848136D850108D866F0F0B0A20000208A43C3;
defparam rom_rom_0_24_s.INIT_RAM_2C=256'h0F0875AAA4B3AC469CD0340B461142808910000000000000000000024E1C3632;
defparam rom_rom_0_24_s.INIT_RAM_2D=256'h1216B5153713D3AAB911B9055D42828619A0AF57677711A0040700C01003D01B;
defparam rom_rom_0_24_s.INIT_RAM_2E=256'h95D6848B0844F7022003E322B5E70EBC3240CBE4E909C126B851989B9BB61516;
defparam rom_rom_0_24_s.INIT_RAM_2F=256'h9830D8D83EFC934CCEBB95001A22D511A9105CCEBDD92B886E15C2F28078501C;
defparam rom_rom_0_24_s.INIT_RAM_30=256'h0100000000000FE000000000000000000000001508CF7711F7E53774FB4295BB;
defparam rom_rom_0_24_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_24_s.INIT_RAM_32=256'h2AD2D2D2D52D2D2D2AD2D2D2D52D2AD2D52D2D2D2AD2D2D2D52D2D2D2AD2D000;
defparam rom_rom_0_24_s.INIT_RAM_33=256'h7407EFFFFFF5FFEFDC11FBFFFFFC42000000760005946A210C04240FB924252D;
defparam rom_rom_0_24_s.INIT_RAM_34=256'h00000000000000000022283040180FFFFFFFEA9806F61FCFFC101FEDDC440924;
defparam rom_rom_0_24_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000800000000000000000000;
defparam rom_rom_0_24_s.READ_MODE=1'b0;
defparam rom_rom_0_24_s.RESET_MODE="SYNC";
  pROM rom_rom_0_25_s (
    .DO({DO_42[31:1],rom_dat0[25]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_25_s.BIT_WIDTH=1;
defparam rom_rom_0_25_s.INIT_RAM_00=256'h8B27A01F030078342038508F9958478D808081423F78C01150048003FE00FF01;
defparam rom_rom_0_25_s.INIT_RAM_01=256'h000AE04E35B000000AE4029301A080F87C1843800C000030FF848A26311083FE;
defparam rom_rom_0_25_s.INIT_RAM_02=256'h03210A08412C53240018767410E3529116300F0880790801D000857599015000;
defparam rom_rom_0_25_s.INIT_RAM_03=256'h2044800922840820800A241808488087A000A008210AA3600104084112803015;
defparam rom_rom_0_25_s.INIT_RAM_04=256'h10018028110121060000A11805BE010C11CC5020928008004F01218418232000;
defparam rom_rom_0_25_s.INIT_RAM_05=256'h4000007C02859082320251000282641201440601A01000A1040002022C140200;
defparam rom_rom_0_25_s.INIT_RAM_06=256'h00A13D27C49F13D42800022207124A5F0100CBC2D8000F1090A4C2888809F93E;
defparam rom_rom_0_25_s.INIT_RAM_07=256'h597E1100A2204162502318200849F93E08220C24620988000440152184808820;
defparam rom_rom_0_25_s.INIT_RAM_08=256'h404C0004254332A2643F2186104014440043120C3186604801030298480CC0BF;
defparam rom_rom_0_25_s.INIT_RAM_09=256'h189C5816F24B6412214164128014150B2020A4602205404C00020808F20EB580;
defparam rom_rom_0_25_s.INIT_RAM_0A=256'h00AA045008282400044001ED2A1C9709E908E6C208009A1F7E0228092C07118B;
defparam rom_rom_0_25_s.INIT_RAM_0B=256'hA264020420C101640A8092228A2C8B40000000104442244220440024454001FE;
defparam rom_rom_0_25_s.INIT_RAM_0C=256'hA9607D90C005B28C00C201162080005000000009540220C0492A202A0280A814;
defparam rom_rom_0_25_s.INIT_RAM_0D=256'h0800C28C088021015092AB30FF05100C8090C83608080543220A0D164810120A;
defparam rom_rom_0_25_s.INIT_RAM_0E=256'h86040A1218A43000992848E00001367200802AB223966AC5055030508AA20200;
defparam rom_rom_0_25_s.INIT_RAM_0F=256'h8200038008170910C0A40C4100440024820288C50A0E0048510080040000000A;
defparam rom_rom_0_25_s.INIT_RAM_10=256'hEC0200B028403FC81FB8081014063482872878100BA7307F0A5C043821008BE3;
defparam rom_rom_0_25_s.INIT_RAM_11=256'h8A8A2080C81000810C021648C45063299A001FF9444AC4020AA6AAA82E0580EE;
defparam rom_rom_0_25_s.INIT_RAM_12=256'h110D2082208102043120060851C5080000C2A000042D60002048008C40080822;
defparam rom_rom_0_25_s.INIT_RAM_13=256'h10050048000520058014140186010164008002800292AC401200020040000800;
defparam rom_rom_0_25_s.INIT_RAM_14=256'h44200A4280A029428410202020202020218C0000820040001409002001122001;
defparam rom_rom_0_25_s.INIT_RAM_15=256'h00420924200858000A18C0E3025C04067E7000000FCF07440FC2000680011048;
defparam rom_rom_0_25_s.INIT_RAM_16=256'h040FF90C008E00010410DC81D880406407E600000082800000000A2000192404;
defparam rom_rom_0_25_s.INIT_RAM_17=256'h1E2081082141401C508883013083DC00810C7000208004880024004718000020;
defparam rom_rom_0_25_s.INIT_RAM_18=256'h080025045200040C008012001206202840212008049002A20069A60C10200814;
defparam rom_rom_0_25_s.INIT_RAM_19=256'h00000000000010180008002000101000000002000001010100026C000105010A;
defparam rom_rom_0_25_s.INIT_RAM_1A=256'h4200900C82012000FF00FFB80000001000080046000101001008020000080405;
defparam rom_rom_0_25_s.INIT_RAM_1B=256'h01D0402401900032000100321000806440120407A80F364004E0E0064001B006;
defparam rom_rom_0_25_s.INIT_RAM_1C=256'h60400C60184601604980058A0441100A02900281008520002800AC019000A008;
defparam rom_rom_0_25_s.INIT_RAM_1D=256'h240904482882C83300250C87A400807004081884C2440068489B260701A08A10;
defparam rom_rom_0_25_s.INIT_RAM_1E=256'h7C0B02CA000B02CA0590B222148103400285100280000A010284060000009867;
defparam rom_rom_0_25_s.INIT_RAM_1F=256'hC00CF295048104F022173EE060014072A1691C8886474700400B21FE04480FE4;
defparam rom_rom_0_25_s.INIT_RAM_20=256'hA31834A40005564B6C92B4A888B24E461B01DF53146A18BFFF79060107042BDB;
defparam rom_rom_0_25_s.INIT_RAM_21=256'hDA42E581230B09C4C4525385F0048004200500600E8E82850A142850A1442132;
defparam rom_rom_0_25_s.INIT_RAM_22=256'hFC01C050E500008013FC208400000000D8C400855020882848CA183BA4FC0118;
defparam rom_rom_0_25_s.INIT_RAM_23=256'h41810213F80181F0048214BFC20000A01660CB018C1042B32980001383220B89;
defparam rom_rom_0_25_s.INIT_RAM_24=256'hF040000500A005D3A0002703416229B285804722828039005000580728E08C8A;
defparam rom_rom_0_25_s.INIT_RAM_25=256'h33302850A142850A144221FE034340DD0D140910301260423FC0301E791810AF;
defparam rom_rom_0_25_s.INIT_RAM_26=256'h420004000A0C42101D1000002104208249082104208410821042088100020242;
defparam rom_rom_0_25_s.INIT_RAM_27=256'h0014A30307020603070306020603010A08010124C2660CA807000488F0802100;
defparam rom_rom_0_25_s.INIT_RAM_28=256'h040008008404407808000140081E00060602000000C04034040881030400C020;
defparam rom_rom_0_25_s.INIT_RAM_29=256'h0110111ED1041200000507400D0C051402003800040002080058060028A00240;
defparam rom_rom_0_25_s.INIT_RAM_2A=256'hB882401B001147F324CA82190400F80800BA1282000F020026800202A008A829;
defparam rom_rom_0_25_s.INIT_RAM_2B=256'hD2211602900011763809400404200E162E2148008A045434242A84C822B83FC4;
defparam rom_rom_0_25_s.INIT_RAM_2C=256'hA41824AEE491AC428D485916A400D1802A2000000000000000000024D0385414;
defparam rom_rom_0_25_s.INIT_RAM_2D=256'h121210101310CDB44A10B948484646499980A75B35374020840A001010030102;
defparam rom_rom_0_25_s.INIT_RAM_2E=256'h48A24509D8C434142001A098B168068D364989A86210DB4A88549093B9A62A12;
defparam rom_rom_0_25_s.INIT_RAM_2F=256'h3064717180C1190CCC3B90001022C11181100CCE1DD84D12040960AA0284440D;
defparam rom_rom_0_25_s.INIT_RAM_30=256'h01000000000FE00000000000000000000000001540A06024040A190400808010;
defparam rom_rom_0_25_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_25_s.INIT_RAM_32=256'hB34CB4B34CB34CB34CB34B4CB34CB34CB34CB4B34CB34CB34CB34B4CB34CB000;
defparam rom_rom_0_25_s.INIT_RAM_33=256'h8BF00000000A00101CFBF800000040000000930802083008400580D04996A34C;
defparam rom_rom_0_25_s.INIT_RAM_34=256'h00000000000000000088826244991FFFFFF6C09008F6FFDFFF001FEDDFBB769B;
defparam rom_rom_0_25_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000800000000000000000000;
defparam rom_rom_0_25_s.READ_MODE=1'b0;
defparam rom_rom_0_25_s.RESET_MODE="SYNC";
  pROM rom_rom_0_26_s (
    .DO({DO_43[31:1],rom_dat0[26]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_26_s.BIT_WIDTH=1;
defparam rom_rom_0_26_s.INIT_RAM_00=256'h8826800100203124400120BF88445FC5B0824042FDE0D1115000A40003FFFF00;
defparam rom_rom_0_26_s.INIT_RAM_01=256'h010A604D2D5000002A560703C9E020C878183FE20C000035FF8480A63001E3FE;
defparam rom_rom_0_26_s.INIT_RAM_02=256'h4022120610C911140000361040204211122FFF607FF90805900085758B03C040;
defparam rom_rom_0_26_s.INIT_RAM_03=256'h304C8001F3104587800210118F40000024208028011C0008408000500C880047;
defparam rom_rom_0_26_s.INIT_RAM_04=256'h188180209002010000002200C501FF0E11C0B8309280000020FF040408AA2000;
defparam rom_rom_0_26_s.INIT_RAM_05=256'h3000000006A0812020125011021020302142060181000930050002022C100000;
defparam rom_rom_0_26_s.INIT_RAM_06=256'h00A8030060008036280002002008AC0100804020028080013AA4400488000003;
defparam rom_rom_0_26_s.INIT_RAM_07=256'h100200088220100030228202884000020A2200033003405114401201200480A2;
defparam rom_rom_0_26_s.INIT_RAM_08=256'hC860080C65500126400121871040540444400193E27A24098104FC08B0944C02;
defparam rom_rom_0_26_s.INIT_RAM_09=256'h990011ACB0410DA2A10001A00C54141B0002846222040D8C4200220000004600;
defparam rom_rom_0_26_s.INIT_RAM_0A=256'hEEEE6144CEC46840A86AA00006314D11858C82420800440B54490F30AC00021A;
defparam rom_rom_0_26_s.INIT_RAM_0B=256'h1A30924114534A2CA2405E4E6605CB008008824A410547632500554667714000;
defparam rom_rom_0_26_s.INIT_RAM_0C=256'h0340025C1555B20800400016208020C0000080080154208048009AEA040A6A06;
defparam rom_rom_0_26_s.INIT_RAM_0D=256'h8802D289280000285010AB3100EC12080582C026000004532218259640100209;
defparam rom_rom_0_26_s.INIT_RAM_0E=256'h86040A1218242040980884E00041367480882AB325B4728D0540B2500A804208;
defparam rom_rom_0_26_s.INIT_RAM_0F=256'h260003808817091440A4040180400000220288411A0E0440020000000010000A;
defparam rom_rom_0_26_s.INIT_RAM_10=256'hFC2520122807FFC00028080010000C002928300000EA402F124C00380100A800;
defparam rom_rom_0_26_s.INIT_RAM_11=256'h28123980C214018108215E08040021660805FFF8000000130AA2FEBC1006E0C8;
defparam rom_rom_0_26_s.INIT_RAM_12=256'h110D882F000402002183070001178000004022A0063D4000300002084A4A2082;
defparam rom_rom_0_26_s.INIT_RAM_13=256'h300580C900000804241001058402006400800280009224000040020000000820;
defparam rom_rom_0_26_s.INIT_RAM_14=256'h40210A4280A429420410202020202020208E100010004000104C002001108000;
defparam rom_rom_0_26_s.INIT_RAM_15=256'h134E00200808180300880C7910C0141A4015000050260804403A0000800090C8;
defparam rom_rom_0_26_s.INIT_RAM_16=256'h28000250100060010402010550824000000100800082A00000800820001B2004;
defparam rom_rom_0_26_s.INIT_RAM_17=256'h002000000001400010840021080000C081000300208085508004009402000420;
defparam rom_rom_0_26_s.INIT_RAM_18=256'h480125045008840480A012051002006C600000410490C06A006A000C10260820;
defparam rom_rom_0_26_s.INIT_RAM_19=256'h000020000000001800000020000010000000020000000101051464000C2F115E;
defparam rom_rom_0_26_s.INIT_RAM_1A=256'h4200D00C82002020004002600003001000000044000001000000020000000004;
defparam rom_rom_0_26_s.INIT_RAM_1B=256'h01904000012440320001403210028064400200000800A40000E4E8064001B806;
defparam rom_rom_0_26_s.INIT_RAM_1C=256'h20008C621000096288510582040100080A560A01608420000002EC0190008000;
defparam rom_rom_0_26_s.INIT_RAM_1D=256'h200800401082C00003C30080A00F180804000000C0000405F9B6258000002210;
defparam rom_rom_0_26_s.INIT_RAM_1E=256'h9608000000080000010002080000014002A1803C03448A000200070000000047;
defparam rom_rom_0_26_s.INIT_RAM_1F=256'h3FCEC0960421080FD402060020010000A048008200010F0088080401E001001A;
defparam rom_rom_0_26_s.INIT_RAM_20=256'h401870A4000404000124902040300B4289000D51501F8080036900010B420690;
defparam rom_rom_0_26_s.INIT_RAM_21=256'hF0C204A9233A8A044400020460288008080740401A8582850A142850A1442183;
defparam rom_rom_0_26_s.INIT_RAM_22=256'h03C0C000C58000229003C0B800000000060780B80000000908CA08018483FC50;
defparam rom_rom_0_26_s.INIT_RAM_23=256'h4180002007818131048000003C00000516E00321999002832880000383200910;
defparam rom_rom_0_26_s.INIT_RAM_24=256'h0F00000028A0005000402180101803928100002082000040500040000840040A;
defparam rom_rom_0_26_s.INIT_RAM_25=256'h21302850A142850A14421801E7E0141C09048400023A2400803C180A29880000;
defparam rom_rom_0_26_s.INIT_RAM_26=256'h420000200A080000080000002100200040080100200400801002008000244240;
defparam rom_rom_0_26_s.INIT_RAM_27=256'h009009E707020206060203070703000A00282100600688294740008470800008;
defparam rom_rom_0_26_s.INIT_RAM_28=256'h020008008406000000000144580108260680000000D000300000830204004040;
defparam rom_rom_0_26_s.INIT_RAM_29=256'h01101001D1045200008C0011001005360A000018240003080040080069900040;
defparam rom_rom_0_26_s.INIT_RAM_2A=256'hF882401B0111400EC00A821900000808012A028240003000E0008202A018E829;
defparam rom_rom_0_26_s.INIT_RAM_2B=256'hEE3CC5405BEDC3E4A689200C04804E303C2148010A0C7434242484C8200B003C;
defparam rom_rom_0_26_s.INIT_RAM_2C=256'hAA904100082295A745190289727A44809A1800000000000000000010D6AD62A2;
defparam rom_rom_0_26_s.INIT_RAM_2D=256'hB1B115B5B5165EAE587727625246A6BBAAAA9D3D79151560802E000000016112;
defparam rom_rom_0_26_s.INIT_RAM_2E=256'h61166CD859B5D3020080E32254A23254557BB8E42A285ED59D57D3D08891B4B1;
defparam rom_rom_0_26_s.INIT_RAM_2F=256'h8B92888B3EBC8B4CCEBB95001A22D511A9105CCEBDD956514EC190C206288255;
defparam rom_rom_0_26_s.INIT_RAM_30=256'h0140000000000006000000000000000000000000484F1761F5E551733BCA508B;
defparam rom_rom_0_26_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_26_s.INIT_RAM_32=256'h4B4CB4B34B4CB34CB4B34B4CB4B34B4CB4B34B4CB4B34CB34B4CB4B34B4CB000;
defparam rom_rom_0_26_s.INIT_RAM_33=256'h0000000000000000000003FFFFFC0000000054012D36CAA10488240DBDB204B3;
defparam rom_rom_0_26_s.INIT_RAM_34=256'h000000000000000004666A2B4ED3AD55555DC2DFE0F6FFDFFF2FE00000008040;
defparam rom_rom_0_26_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_26_s.READ_MODE=1'b0;
defparam rom_rom_0_26_s.RESET_MODE="SYNC";
  pROM rom_rom_0_27_s (
    .DO({DO_44[31:1],rom_dat0[27]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_27_s.BIT_WIDTH=1;
defparam rom_rom_0_27_s.INIT_RAM_00=256'h9A2A00015120330C00003000021C0045B0904140000009505040000003FFFF01;
defparam rom_rom_0_27_s.INIT_RAM_01=256'h004A600F3DDC080008F72793C9E00060FC089B4648000005FF848026A00001F6;
defparam rom_rom_0_27_s.INIT_RAM_02=256'h4220408E51ED40140019764454711094063FFF10FFF908059000857588215040;
defparam rom_rom_0_27_s.INIT_RAM_03=256'h2000801848400584000A34108B000400250180000156A018410002011E0514C6;
defparam rom_rom_0_27_s.INIT_RAM_04=256'h1800002890000100000000000600010C11C01020128000000001010111312800;
defparam rom_rom_0_27_s.INIT_RAM_05=256'h70100400068481202002000002B0603021028601B50009201000420200100000;
defparam rom_rom_0_27_s.INIT_RAM_06=256'h00C001000C0180222820020200084601010000100088080190A4040800801002;
defparam rom_rom_0_27_s.INIT_RAM_07=256'h50008140200011003000200000C01000022000034013C04100401D002C000802;
defparam rom_rom_0_27_s.INIT_RAM_08=256'hC8C0800C1227630660012387004454444440010000046E8901000008000D9802;
defparam rom_rom_0_27_s.INIT_RAM_09=256'h19182008169369209E6986034485801B000184000005448C4600000009007200;
defparam rom_rom_0_27_s.INIT_RAM_0A=256'h0505801125052C44340CC0000729DA1190000E430C00D61A500008000482121A;
defparam rom_rom_0_27_s.INIT_RAM_0B=256'h2244C30410410A0EA20000FA504D83280000907040011005522419A46D7A0000;
defparam rom_rom_0_27_s.INIT_RAM_0C=256'h036000104665B2880060811324B000C00100000D5552004608A69A280830C255;
defparam rom_rom_0_27_s.INIT_RAM_0D=256'h0002C280008931295010AB100004120C008080C693080552021A25945310110B;
defparam rom_rom_0_27_s.INIT_RAM_0E=256'h86040A1218243802980800A11385167CC0C86AA2259672CD0540B05102A0C008;
defparam rom_rom_0_27_s.INIT_RAM_0F=256'h2600038000170910C0A4040100400000020288401A0E0440010000001010000A;
defparam rom_rom_0_27_s.INIT_RAM_10=256'h002520122800002001A8080010000C000028301000EA602F124C003800008800;
defparam rom_rom_0_27_s.INIT_RAM_11=256'h90082100C01000A200421618C44028305C0800184402C00208C540542605E0C0;
defparam rom_rom_0_27_s.INIT_RAM_12=256'h111DA001282000450180070011C5820082E02280062D40007042220C74080002;
defparam rom_rom_0_27_s.INIT_RAM_13=256'h100180410484001024000501000049241080028000002C000080020000000820;
defparam rom_rom_0_27_s.INIT_RAM_14=256'h40200A0290A429420410202020202020208C100000000000104D00200102A000;
defparam rom_rom_0_27_s.INIT_RAM_15=256'h004209A4280848000A000020006004124010000100360800401A0000800010C8;
defparam rom_rom_0_27_s.INIT_RAM_16=256'h0000014C0A8E680004040CC4CC8040A0000100800080A00000800AA010132004;
defparam rom_rom_0_27_s.INIT_RAM_17=256'h006001000000400110A4002108039CC0011533002080A59C8024015318000020;
defparam rom_rom_0_27_s.INIT_RAM_18=256'h0001010010108040002020000004004842010020041002E20068040410220020;
defparam rom_rom_0_27_s.INIT_RAM_19=256'h000020000000101000080020001010000400020000010101051424000D2F141E;
defparam rom_rom_0_27_s.INIT_RAM_1A=256'h4200100E82012000000002600002002000080044000101001008020000000406;
defparam rom_rom_0_27_s.INIT_RAM_1B=256'h01904024012640320007803A10028064401000000800B64000E040074001F806;
defparam rom_rom_0_27_s.INIT_RAM_1C=256'h6000084318460962084005880C0510000AD6220060C560000000A001D0008000;
defparam rom_rom_0_27_s.INIT_RAM_1D=256'h200000400082521000010080A000041804000000C84004920401250000000210;
defparam rom_rom_0_27_s.INIT_RAM_1E=256'h540800020009000041000200000001000221800000249A410800080000000047;
defparam rom_rom_0_27_s.INIT_RAM_1F=256'h000EC01004A100000313060000012000A048008000064B00200A000002290000;
defparam rom_rom_0_27_s.INIT_RAM_20=256'h101A70A4000414000000024040300B0209000D01102600000369040101482140;
defparam rom_rom_0_27_s.INIT_RAM_21=256'h78400980202A089454524285F008A000080510421C0482850A142850A1442110;
defparam rom_rom_0_27_s.INIT_RAM_22=256'h000080204409402290002000000000004A00108700000008008A2821850000D0;
defparam rom_rom_0_27_s.INIT_RAM_23=256'h0180120000010038000094800200000012E08B03880000070980000382000900;
defparam rom_rom_0_27_s.INIT_RAM_24=256'h005000000094000040000400111A039281400020020000405000480008400008;
defparam rom_rom_0_27_s.INIT_RAM_25=256'h69302850A142850A1442000007E1080D1D1484200010241000001002290004A0;
defparam rom_rom_0_27_s.INIT_RAM_26=256'h001084300A0C0208090000002120200040080100200400801002009000164242;
defparam rom_rom_0_27_s.INIT_RAM_27=256'h00102BC70702020202060606060200200629010042062CA940000080F0800000;
defparam rom_rom_0_27_s.INIT_RAM_28=256'h220000000406000408000020500100240680000000D000300002800004008040;
defparam rom_rom_0_27_s.INIT_RAM_29=256'h01101001D1041200020C0011030C141E08008808000043080048020020D00200;
defparam rom_rom_0_27_s.INIT_RAM_2A=256'hF082401B00114000244A82190000080841BA12800000360054000A02A018E829;
defparam rom_rom_0_27_s.INIT_RAM_2B=256'hE328050013E5D3642328200C04A04A143C2148028A0C5434242C04C822380000;
defparam rom_rom_0_27_s.INIT_RAM_2C=256'hA0000000080484820508421030A45085299000000000000000000030DE2C6204;
defparam rom_rom_0_27_s.INIT_RAM_2D=256'h1010B111111644ACCA1211454157574D088085197B554420000700420400B71F;
defparam rom_rom_0_27_s.INIT_RAM_2E=256'h704284085B84100404002010102C122454592A2422085A40A852989088942410;
defparam rom_rom_0_27_s.INIT_RAM_2F=256'hB874B93A3EFD094CCEBB95001A22D511A9105CCEBDD95E900011009680480005;
defparam rom_rom_0_27_s.INIT_RAM_30=256'h0140000000000000008000000000000000000000488F5711F5E01F75BBCA14BB;
defparam rom_rom_0_27_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_27_s.INIT_RAM_32=256'h999E619E66619E61999E619E6661999E66619E61999E619E66619E61999E6000;
defparam rom_rom_0_27_s.INIT_RAM_33=256'h000000000000000000000000000000000000B1000820800008212C9608B60661;
defparam rom_rom_0_27_s.INIT_RAM_34=256'h00000000000000001C444212248126666666E2DFC0F61FCFFF00000000008040;
defparam rom_rom_0_27_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_27_s.READ_MODE=1'b0;
defparam rom_rom_0_27_s.RESET_MODE="SYNC";
  pROM rom_rom_0_28_s (
    .DO({DO_45[31:1],rom_dat0[28]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_28_s.BIT_WIDTH=1;
defparam rom_rom_0_28_s.INIT_RAM_00=256'h9B2B000151201024000030000B1800052000004001000991B01FB80001FFFF00;
defparam rom_rom_0_28_s.INIT_RAM_01=256'h000A601B98D0080022332190C86020A8FC18D98648080081FD8D8AA2B00003FE;
defparam rom_rom_0_28_s.INIT_RAM_02=256'h03015A8610ED00000011241044210215123FFFA2FFF9000D401085758923D040;
defparam rom_rom_0_28_s.INIT_RAM_03=256'h20048014000440B000089019806024FFA501810003149FF0400002000C010485;
defparam rom_rom_0_28_s.INIT_RAM_04=256'h1810C0289000010000408208C680000C11401020128000004001110401112000;
defparam rom_rom_0_28_s.INIT_RAM_05=256'h0004404004008090103040000220406001180616B00008A0070002022C100000;
defparam rom_rom_0_28_s.INIT_RAM_06=256'h00A801000400800208020000000AEE0101084010000808012B24C60C00C01803;
defparam rom_rom_0_28_s.INIT_RAM_07=256'h500091080220010021BBBA000080180000002002500B004100401601A8000000;
defparam rom_rom_0_28_s.INIT_RAM_08=256'hDC80000544444A2427FF210201000800003F128010020A8901000C0000099803;
defparam rom_rom_0_28_s.INIT_RAM_09=256'h991830924001249381106120040010130000000202044D484622010000007A80;
defparam rom_rom_0_28_s.INIT_RAM_0A=256'h0550205105502C00C0CF000017BC9F01D18CA2C30801081428922E302883939B;
defparam rom_rom_0_28_s.INIT_RAM_0B=256'h7366C3041041010A82200AFF006FCB02000092824001111004009E013A840000;
defparam rom_rom_0_28_s.INIT_RAM_0C=256'h0000002047877F090062801634B000400102000D5550600C4AAAAAAB0C30C285;
defparam rom_rom_0_28_s.INIT_RAM_0D=256'h0000D088008010015006AFB400071A0C8082404E91080441000228944314120B;
defparam rom_rom_0_28_s.INIT_RAM_0E=256'h86040A1218242800980808E013C05F70C0802EF208B672850842B0501A84C208;
defparam rom_rom_0_28_s.INIT_RAM_0F=256'h6600038000170010C0A0000100400000020288400A0E0440010000000010000A;
defparam rom_rom_0_28_s.INIT_RAM_10=256'h002520122800002001A0000010000E82A82A3410004A000D000C003800048000;
defparam rom_rom_0_28_s.INIT_RAM_11=256'h01002822C01001018C6302080440201068000018440080830880555422056040;
defparam rom_rom_0_28_s.INIT_RAM_12=256'h111DA8A4282000002004020A01078200A2E02200062D40102002200840084002;
defparam rom_rom_0_28_s.INIT_RAM_13=256'h0081804804840000000004010202090010800280008028000080020000000820;
defparam rom_rom_0_28_s.INIT_RAM_14=256'h00000200802008401000000000000000008C100000004000104D00200002A000;
defparam rom_rom_0_28_s.INIT_RAM_15=256'h124E00200008080305008830006026B2401C0001802E00088012100884029048;
defparam rom_rom_0_28_s.INIT_RAM_16=256'h20000800082060000436D505508040040001008000822000008008A0001B2004;
defparam rom_rom_0_28_s.INIT_RAM_17=256'h0080430000000310132880010C0310C08110030020802440802401941A000420;
defparam rom_rom_0_28_s.INIT_RAM_18=256'h9107072074788007192002E83004006C602100200400C1082071B40830260824;
defparam rom_rom_0_28_s.INIT_RAM_19=256'h000000001000125800080020001250000000000008012525551420155D6F519E;
defparam rom_rom_0_28_s.INIT_RAM_1A=256'h4000900A80019000000002600000002000000040000125091808020000000494;
defparam rom_rom_0_28_s.INIT_RAM_1B=256'h01500032012600220003402200068054001900000800F64000A4480440016805;
defparam rom_rom_0_28_s.INIT_RAM_1C=256'h70408C631846094200002508040110000AD6020260C46281C800EC0110008010;
defparam rom_rom_0_28_s.INIT_RAM_1D=256'h000403402082F210000100802000000804000481C00404000401010000004218;
defparam rom_rom_0_28_s.INIT_RAM_1E=256'h540801000008010201404208080000400220800200401069A020000000000047;
defparam rom_rom_0_28_s.INIT_RAM_1F=256'h000CC0000481000003130600000100000040008200054F44A00A000000000000;
defparam rom_rom_0_28_s.INIT_RAM_20=256'h001A7024000400924924926808340300090021401427800003610005034A2340;
defparam rom_rom_0_28_s.INIT_RAM_21=256'h601001010333820000000000B008A00000000040000500000000000000000082;
defparam rom_rom_0_28_s.INIT_RAM_22=256'h00008000C40000400000340400000000030010070000001800923020010000C0;
defparam rom_rom_0_28_s.INIT_RAM_23=256'h4182020000010030000100000200004012608B038880000308C0000383200900;
defparam rom_rom_0_28_s.INIT_RAM_24=256'h004000020094005048000000001B03B001000020824000020000480000600409;
defparam rom_rom_0_28_s.INIT_RAM_25=256'h2920000000000000000030000100040D0914052100100C000000100200800800;
defparam rom_rom_0_28_s.INIT_RAM_26=256'h00000000000C4200080000000020000000000000000000000000001000060202;
defparam rom_rom_0_28_s.INIT_RAM_27=256'h4100000000050505050505050501008004290000420628294740000030800000;
defparam rom_rom_0_28_s.INIT_RAM_28=256'h200040000006000408000000000100040E00000001C0407018188206050180C0;
defparam rom_rom_0_28_s.INIT_RAM_29=256'h2012040141025204020400118618049C00008000200000000060080024C00000;
defparam rom_rom_0_28_s.INIT_RAM_2A=256'hD08240130249500030D282190000090201220441400036004400024124188819;
defparam rom_rom_0_28_s.INIT_RAM_2B=256'h15149242CBC9C80211A0380C81806A20342048050A084414040454C812300004;
defparam rom_rom_0_28_s.INIT_RAM_2C=256'h04AA0C6664902140C141408444CC890523200000000000000000000000911080;
defparam rom_rom_0_28_s.INIT_RAM_2D=256'h16B2B0B0905008184A341928405959540020A0405F0050650762F81E1F828048;
defparam rom_rom_0_28_s.INIT_RAM_2E=256'h68A26D08883404140490401A850A20A10611884A00140B5BA5004042223688B2;
defparam rom_rom_0_28_s.INIT_RAM_2F=256'h33607171BF7CF20CCC1110000000C111000004441DD801430048642840046741;
defparam rom_rom_0_28_s.INIT_RAM_30=256'h0000000000101019E0000000000000000000001500AF6701FBEE087678008210;
defparam rom_rom_0_28_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_28_s.INIT_RAM_32=256'hAD55555552AAAD5552AAAAAAAD5552AAAD55555552AAAD5552AAAAAAAD555000;
defparam rom_rom_0_28_s.INIT_RAM_33=256'h0000000000000000000000000000000000000A092208388844058AC04C0022AA;
defparam rom_rom_0_28_s.INIT_RAM_34=256'h0000000007FFFFFFDA2229494258B787878F02D000F61FCFFF00000000000000;
defparam rom_rom_0_28_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_28_s.READ_MODE=1'b0;
defparam rom_rom_0_28_s.RESET_MODE="SYNC";
  pROM rom_rom_0_29_s (
    .DO({DO_46[31:1],rom_dat0[29]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_29_s.BIT_WIDTH=1;
defparam rom_rom_0_29_s.INIT_RAM_00=256'h9B09000106001004000020BF89545FC4A080C042FDE0D0901045A80001FFFF00;
defparam rom_rom_0_29_s.INIT_RAM_01=256'h000A605B9CD008000032010080448020780A09A44C080095FF8D8AA6300003FE;
defparam rom_rom_0_29_s.INIT_RAM_02=256'h0100528610ED00000011341040310205123FFF32FFF9080DD01085758923D040;
defparam rom_rom_0_29_s.INIT_RAM_03=256'h28448018480444A0800A1010800024000506C1000342A01A440402410E010407;
defparam rom_rom_0_29_s.INIT_RAM_04=256'h1810C0289000010000102108048001081B645C34828000002000110401132000;
defparam rom_rom_0_29_s.INIT_RAM_05=256'h0000000004008090101201010210205021068603B50009A0170042022C100000;
defparam rom_rom_0_29_s.INIT_RAM_06=256'h00A00000200000120000202020088801010880200008080133A4C60C00801802;
defparam rom_rom_0_29_s.INIT_RAM_07=256'h500081000000000021AA2A200840080000202002601BC04100401701AC000000;
defparam rom_rom_0_29_s.INIT_RAM_08=256'hDC80000D555552A500000102100400404040010020044C890100080000099803;
defparam rom_rom_0_29_s.INIT_RAM_09=256'h9918309A5248001581002000840110090203204202044DC84622010000007A80;
defparam rom_rom_0_29_s.INIT_RAM_0A=256'h50000041D000280000F0000106151200C21046C308019C1E7C922E30AC87939B;
defparam rom_rom_0_29_s.INIT_RAM_0B=256'h2244820000000928A2000500AA284828000A0002411000000040600280020000;
defparam rom_rom_0_29_s.INIT_RAM_0C=256'h282000305800208900600016348000400200000D555020060B082082AAAAABD7;
defparam rom_rom_0_29_s.INIT_RAM_0D=256'h8800D0880080000150020220000100088583084E020105400010081652141000;
defparam rom_rom_0_29_s.INIT_RAM_0E=256'h86040A12182400021808002000000050400A000100B460CD4D52B2511AA4C008;
defparam rom_rom_0_29_s.INIT_RAM_0F=256'h6600038000170010C0A0000100400000020288400A0E0440010000000010000A;
defparam rom_rom_0_29_s.INIT_RAM_10=256'h002400122840002001A0041000200E82A8202010004A000D000C003800048800;
defparam rom_rom_0_29_s.INIT_RAM_11=256'h410A2809C0140008000016080480495606000018440000020B05554022004040;
defparam rom_rom_0_29_s.INIT_RAM_12=256'h111D0040008502410462070211C7800082E02200052D60003002230840482002;
defparam rom_rom_0_29_s.INIT_RAM_13=256'h00810000000008040084000182000024108002800012B0000000020000000820;
defparam rom_rom_0_29_s.INIT_RAM_14=256'h00000200802008400400000000000000008E100000004000104D00200002A000;
defparam rom_rom_0_29_s.INIT_RAM_15=256'h00420924200808000E0000200040014040050001003E5811001A1008840290C8;
defparam rom_rom_0_29_s.INIT_RAM_16=256'h00000840082060000424440440804084000100800082A000008008A000132004;
defparam rom_rom_0_29_s.INIT_RAM_17=256'h004003000000020012A10001080200C00118430000802510800401841A000420;
defparam rom_rom_0_29_s.INIT_RAM_18=256'h1219854859389916612186903000000000418040002003E20053A00830260824;
defparam rom_rom_0_29_s.INIT_RAM_19=256'h000040002000009000100040000090000C00060018000925A514601AAD7F993F;
defparam rom_rom_0_29_s.INIT_RAM_1A=256'h4001101A80006000000002400007007000180064000009120008060100100024;
defparam rom_rom_0_29_s.INIT_RAM_1B=256'h0350000C0192006200230062000880C4000400000800E4400CA4480D4002680D;
defparam rom_rom_0_29_s.INIT_RAM_1C=256'h70408C631846016200002100040000000B56221060C52284C806EC0350010000;
defparam rom_rom_0_29_s.INIT_RAM_1D=256'h0001040010A24000000002C220000491200C0884C84404000401018600008218;
defparam rom_rom_0_29_s.INIT_RAM_1E=256'h760002020000020200008000100000000201000200609249202000000000FFB8;
defparam rom_rom_0_29_s.INIT_RAM_1F=256'h000CC000040100000202068060000040A000100004054B00A000000000000000;
defparam rom_rom_0_29_s.INIT_RAM_20=256'h901874A400004492492492084014020001010110541000000361040503422380;
defparam rom_rom_0_29_s.INIT_RAM_21=256'h680004034032811010520080A00C200420020042068000000000000000000200;
defparam rom_rom_0_29_s.INIT_RAM_22=256'h00008040088800800000340400000000020010070000082800923032110000C0;
defparam rom_rom_0_29_s.INIT_RAM_23=256'h4180120000000030000200000200008010E08023989040030940000382000800;
defparam rom_rom_0_29_s.INIT_RAM_24=256'h0050000400940050400000001018018280400400804020405000080408400808;
defparam rom_rom_0_29_s.INIT_RAM_25=256'h2120000000000000000000000580041D1D148501000004000000101200101000;
defparam rom_rom_0_29_s.INIT_RAM_26=256'h42108430080C4009010000002020000000000000000000000000000000000202;
defparam rom_rom_0_29_s.INIT_RAM_27=256'h400082040404040404040404040000200429000060062C094740000020042108;
defparam rom_rom_0_29_s.INIT_RAM_28=256'h220000000006000408000000000100220E00000001C000741C1A83070501C0E0;
defparam rom_rom_0_29_s.INIT_RAM_29=256'h2012040141021204020100100514149A0800A0182000010800680A0024D00000;
defparam rom_rom_0_29_s.INIT_RAM_2A=256'hD08240130049500034DE82190000090201A21C500000260010800A4124188811;
defparam rom_rom_0_29_s.INIT_RAM_2B=256'hFFBFB7C2DBFFCFF7BFEF40048100082E342048038A0C4404040054C812900004;
defparam rom_rom_0_29_s.INIT_RAM_2C=256'hAFFE75EEEEB7BDF7DDDB7E8FFEFF0E05BA300000000000000000001EDFBF4BB2;
defparam rom_rom_0_29_s.INIT_RAM_2D=256'hA7A7A7A7A7C7DFB7F3E7AE7F9F9FFFFFBBBF3F7F3E777FCFFBF0FF3FEFFBF75F;
defparam rom_rom_0_29_s.INIT_RAM_2E=256'hFDF469D2D3B1F716FFFAEFFBF7EFBEFDF7FFF2EFEFBFDFFF3D53DADBBBABBFA7;
defparam rom_rom_0_29_s.INIT_RAM_2F=256'hABD3E9EB3FBCF67332EEEDFFFBFF36EEEFFFDBBBA2277CD96F5C161EFFFAF3DD;
defparam rom_rom_0_29_s.INIT_RAM_30=256'h01400000000000001FE000000000000000000015792FBF7DFFEF7F7BFA42F28A;
defparam rom_rom_0_29_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_29_s.INIT_RAM_32=256'hCCCCCB3333333333333334CCCCCCCB33333334CCCCCCCCCCCCCCCB3333333000;
defparam rom_rom_0_29_s.INIT_RAM_33=256'h000000000000000000FA03FFFFFC40000000FF6B6FBEFBB1DDBD0ECFF49224CC;
defparam rom_rom_0_29_s.INIT_RAM_34=256'h00000000000000001E666B3BF6FD87F807F002DFE60000000000000000008040;
defparam rom_rom_0_29_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_29_s.READ_MODE=1'b0;
defparam rom_rom_0_29_s.RESET_MODE="SYNC";
  pROM rom_rom_0_30_s (
    .DO({DO_47[31:1],rom_dat0[30]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_30_s.BIT_WIDTH=1;
defparam rom_rom_0_30_s.INIT_RAM_00=256'h9B0800010000100400003000831C0041A002C040010009101004A00001FFFF00;
defparam rom_rom_0_30_s.INIT_RAM_01=256'h002AE053DEFC08000AB201008040A0A8F80A99A64C000015FF8D8AA6200003FE;
defparam rom_rom_0_30_s.INIT_RAM_02=256'h432052AE15ED00000011345040701A05123FFF22FFF90000D010857588094000;
defparam rom_rom_0_30_s.INIT_RAM_03=256'h085080196A04CCA4000A34198840A4000501C1002340801A059502515E8104C3;
defparam rom_rom_0_30_s.INIT_RAM_04=256'h180000289000010000408209C680012C19445830828000002000010C05132000;
defparam rom_rom_0_30_s.INIT_RAM_05=256'h0000000004218000000040000200004001000603B00008A00000020200100000;
defparam rom_rom_0_30_s.INIT_RAM_06=256'h00B803006C018032280020202008EE010508C030000808013B24C60C00C01003;
defparam rom_rom_0_30_s.INIT_RAM_07=256'h500081000000000021AAAA000040000000000002500340000000150024040802;
defparam rom_rom_0_30_s.INIT_RAM_08=256'h880408056666632640022102100400404040010020044CC90100080000099802;
defparam rom_rom_0_30_s.INIT_RAM_09=256'h1918309252492492010800900000100001001000000429000700200001006080;
defparam rom_rom_0_30_s.INIT_RAM_0A=256'h000020412AAA880000000000073C9A01C21042460C019C1E78922E302887131B;
defparam rom_rom_0_30_s.INIT_RAM_0B=256'h9020410C30C309288200000000294A0000000002400000000004002555540000;
defparam rom_rom_0_30_s.INIT_RAM_0C=256'h000000004000A0800062001724A010400200000D555600C058A28A28A28A28D0;
defparam rom_rom_0_30_s.INIT_RAM_0D=256'h0002D28928890528501000400000020C8083294E000115400000081440143003;
defparam rom_rom_0_30_s.INIT_RAM_0E=256'h860C0A1218243002590884711305005440014000259671854050321102A04000;
defparam rom_rom_0_30_s.INIT_RAM_0F=256'h2600038000170010C0A0000102C00000120388402A0E0C4001A400001010000B;
defparam rom_rom_0_30_s.INIT_RAM_10=256'h002400000800002001A0041050000E82A8202090004A000D000C003800008000;
defparam rom_rom_0_30_s.INIT_RAM_11=256'h080A2181C33409818C63170804C06156060000181012C6830A85000032004040;
defparam rom_rom_0_30_s.INIT_RAM_12=256'h111DC005800502550802F20001058042C2407110843D70C06043388C400C2082;
defparam rom_rom_0_30_s.INIT_RAM_13=256'h0081814804840824408420018204102418C14280042020000000024A0D466820;
defparam rom_rom_0_30_s.INIT_RAM_14=256'h00000200802008400400000000000000008C100080A81B0CD00906200002A0C0;
defparam rom_rom_0_30_s.INIT_RAM_15=256'h934E40A000081803048444088410000440051003002E040000321008840213C8;
defparam rom_rom_0_30_s.INIT_RAM_16=256'h00001B1C0A8E60000400D9C59C80404000010088028220080088082000120004;
defparam rom_rom_0_30_s.INIT_RAM_17=256'h00C543008000030012A400210C828CC8811433112080A48C80A401431A001420;
defparam rom_rom_0_30_s.INIT_RAM_18=256'h0021050050188006012002803006006C606100600400C16A207BB45C30260824;
defparam rom_rom_0_30_s.INIT_RAM_19=256'h000020001000001800080020000010000400020008000125000220100965010A;
defparam rom_rom_0_30_s.INIT_RAM_1A=256'h4000500880000000000002400000002000000040000001000000000080080006;
defparam rom_rom_0_30_s.INIT_RAM_1B=256'h0150000401B600220003002200008044000000000800F64001A0400440006004;
defparam rom_rom_0_30_s.INIT_RAM_1C=256'h30C58C631846096200002500040100000B92220020C560000802EC0150008010;
defparam rom_rom_0_30_s.INIT_RAM_1D=256'h0000000000824400000000802000000020000000C00404000401010000000218;
defparam rom_rom_0_30_s.INIT_RAM_1E=256'h7600000200000002000000000000000002218002006418618820000000000000;
defparam rom_rom_0_30_s.INIT_RAM_1F=256'h000CC000040100000313068020000000A000000000054B00A000000000000000;
defparam rom_rom_0_30_s.INIT_RAM_20=256'h901824A000001492492492080010020009000140541780000361040503422300;
defparam rom_rom_0_30_s.INIT_RAM_21=256'h6800000100328104000000003008A00028060042140500000000000000000200;
defparam rom_rom_0_30_s.INIT_RAM_22=256'h00008002004000000000340400000000030000070008000800923032100000C0;
defparam rom_rom_0_30_s.INIT_RAM_23=256'h4188020000002430000000000200000012E0CA23989020030941004382001800;
defparam rom_rom_0_30_s.INIT_RAM_24=256'h004000000094005040000080001B03A280400000804000505000080008400008;
defparam rom_rom_0_30_s.INIT_RAM_25=256'h29200000000000000000100005A0041D1C148521000004000000100200000000;
defparam rom_rom_0_30_s.INIT_RAM_26=256'h00000000000C0000000000000000000000000000000000000000001002384202;
defparam rom_rom_0_30_s.INIT_RAM_27=256'h40108AC505050505050505050501000A06290002420628A94000000020000000;
defparam rom_rom_0_30_s.INIT_RAM_28=256'h380065000006000409000200000108B40E00000003C000F418198206050180C0;
defparam rom_rom_0_30_s.INIT_RAM_29=256'h2012040149021204020020100410008801A0C800128000000040000044000328;
defparam rom_rom_0_30_s.INIT_RAM_2A=256'hD482401302485000349A82190000090241221C410000360054800A4124108811;
defparam rom_rom_0_30_s.INIT_RAM_2B=256'hDF1DD342D82C03F39BA9000481200A2E352048038A0C4404040050C812100004;
defparam rom_rom_0_30_s.INIT_RAM_2C=256'hAFB27DEAAC87BDE3DCC83D8FF64FC78519B800000000000000000016CE9D36B2;
defparam rom_rom_0_30_s.INIT_RAM_2D=256'hB7B7B5B5B757DFBEBB77BF2F5F47273FBBAABF7F677755E0840F00C21403F75F;
defparam rom_rom_0_30_s.INIT_RAM_2E=256'h9DD6ECDBD9F5F4002003E3BAF5EF3EFD736A7BEEE33DC5BFBD57DBD99997BFB7;
defparam rom_rom_0_30_s.INIT_RAM_2F=256'h8B92494B80C00B4CCE9115000A00D51128005444BDD977DB6EDDF6FE46FCF65C;
defparam rom_rom_0_30_s.INIT_RAM_30=256'h014000000000606000000000000000000000001548C03074040F7F0383C8C19B;
defparam rom_rom_0_30_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_30_s.INIT_RAM_32=256'h33333333333334CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCB333333333333333000;
defparam rom_rom_0_30_s.INIT_RAM_33=256'h0000000000000000000000000000000000003E012BAEB8A94C8C884F7D24A333;
defparam rom_rom_0_30_s.INIT_RAM_34=256'h00000000000000001CEEE8F96E5B87FFF809A890000000000000000000000000;
defparam rom_rom_0_30_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_30_s.READ_MODE=1'b0;
defparam rom_rom_0_30_s.RESET_MODE="SYNC";
  pROM rom_rom_0_31_s (
    .DO({DO_48[31:1],rom_dat0[31]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_basesoc_adr[13:0]) 
);
defparam rom_rom_0_31_s.BIT_WIDTH=1;
defparam rom_rom_0_31_s.INIT_RAM_00=256'h9B080001000010040000200001140000A0004000000008511004A00001FFFF00;
defparam rom_rom_0_31_s.INIT_RAM_01=256'h002AE05BDEFC08000AB201008040A0A8F80A99A64C000015FF8D8AA6200003FE;
defparam rom_rom_0_31_s.INIT_RAM_02=256'h43005200402440000008750410200081060000020005000440108575892BD040;
defparam rom_rom_0_31_s.INIT_RAM_03=256'h08408018480444A0000A13F4C010A40005C099077700801A0584024002010483;
defparam rom_rom_0_31_s.INIT_RAM_04=256'h1000002890000100000000000480010811401020028000000000018010202800;
defparam rom_rom_0_31_s.INIT_RAM_05=256'h0000000004008000000000000200004001000623B00008A00000020200100000;
defparam rom_rom_0_31_s.INIT_RAM_06=256'h00A0000000000002000000000008880101000000000000012224C60C00000000;
defparam rom_rom_0_31_s.INIT_RAM_07=256'h480281000020000021A222000000000000000002400300000000140020040000;
defparam rom_rom_0_31_s.INIT_RAM_08=256'h9C00000D555552A520012002000000000000010010022A890000040000095400;
defparam rom_rom_0_31_s.INIT_RAM_09=256'h0918309A52492490810800908000100101001000000409400602010000006880;
defparam rom_rom_0_31_s.INIT_RAM_0A=256'h00000041000008000000000006351310C00006460D2508042800080000010109;
defparam rom_rom_0_31_s.INIT_RAM_0B=256'h20408208208209288200000000294A0000000002400000000000000000000000;
defparam rom_rom_0_31_s.INIT_RAM_0C=256'h000000004000208000600016248000400000000D5554208448A28A28A28A28D1;
defparam rom_rom_0_31_s.INIT_RAM_0D=256'h0802C2812809010050000000000002088083084E000005400000081440101000;
defparam rom_rom_0_31_s.INIT_RAM_0E=256'h86040A12182420025808086012040054C082400005B460CD0542B0500A80C208;
defparam rom_rom_0_31_s.INIT_RAM_0F=256'h2600038000170010C0A0000100400000020288400A0E0440010000000000000A;
defparam rom_rom_0_31_s.INIT_RAM_10=256'h002400000000002001A0000010000E82A8202010004A000D000C003800008000;
defparam rom_rom_0_31_s.INIT_RAM_11=256'h080A2181C21401818C63160804C0615606000018000000820800000022004040;
defparam rom_rom_0_31_s.INIT_RAM_12=256'h0109A8A528A502452422070211C7800082E02200043D60907042208C40082082;
defparam rom_rom_0_31_s.INIT_RAM_13=256'h0081804804840804008400018200002410800280000020000000020000000800;
defparam rom_rom_0_31_s.INIT_RAM_14=256'h00000200802008408400000000000000018C100000004000104D00200002A000;
defparam rom_rom_0_31_s.INIT_RAM_15=256'h014209A4200858000F80CC180030001440050001003E0C00003337B8CDEE10C8;
defparam rom_rom_0_31_s.INIT_RAM_16=256'h40001B5C0AAE60000402DDC5DC804000000100800082A000008008A000132004;
defparam rom_rom_0_31_s.INIT_RAM_17=256'h01E0DB0000023B023FAC80210C83DCC0811D73002081ADDC802403D71A000420;
defparam rom_rom_0_31_s.INIT_RAM_18=256'h0001010010188002012000803006006C60610061040003EA207BB60DB03E0824;
defparam rom_rom_0_31_s.INIT_RAM_19=256'h000020001000001800080020000010000400020008000125051420100D6F101E;
defparam rom_rom_0_31_s.INIT_RAM_1A=256'h4000500A80002000000002600003003000080044000001000008020080080006;
defparam rom_rom_0_31_s.INIT_RAM_1B=256'h0150000401B6402A0003402A00028054000200000800F6C004A4480540016805;
defparam rom_rom_0_31_s.INIT_RAM_1C=256'h30408C631846096200002500040100000BD6220060C560000802EC0150008014;
defparam rom_rom_0_31_s.INIT_RAM_1D=256'h0008000000824000000000802000000020000000C00404000401018000000218;
defparam rom_rom_0_31_s.INIT_RAM_1E=256'h760000020000000200000000000000000221800200649A69A820000000000000;
defparam rom_rom_0_31_s.INIT_RAM_1F=256'h000CC000040100000313068020000000A000000000054B00A000000000000000;
defparam rom_rom_0_31_s.INIT_RAM_20=256'h901824A400001492492492080010020009000110100000000361000503422380;
defparam rom_rom_0_31_s.INIT_RAM_21=256'h6800042B4332819410520080B008A00028060042168500000000000000000200;
defparam rom_rom_0_31_s.INIT_RAM_22=256'h00008000000000000000340400000000030010070008000800D23032110000C0;
defparam rom_rom_0_31_s.INIT_RAM_23=256'h4180020000000030000000000200000012E0CA23989000030940000382000800;
defparam rom_rom_0_31_s.INIT_RAM_24=256'h004000000094005048000080101B03A280400000804000405000080008400008;
defparam rom_rom_0_31_s.INIT_RAM_25=256'h2900000000000000000010000580040D09148501000004000000100200000000;
defparam rom_rom_0_31_s.INIT_RAM_26=256'h42108420080C4208010000000000000000000000000000000000000000040100;
defparam rom_rom_0_31_s.INIT_RAM_27=256'hC014AAC505050505050505050505012A062900004206A8A947400484B0842108;
defparam rom_rom_0_31_s.INIT_RAM_28=256'h280040000006000408000000000108251E6C1E1BADCDAB757A38828E8757A1D0;
defparam rom_rom_0_31_s.INIT_RAM_29=256'h28128401410A120C020000100618108C0800A810200001000060080044400200;
defparam rom_rom_0_31_s.INIT_RAM_2A=256'hD08240130068500034DA82190000094241A20D410000360054800A5125188851;
defparam rom_rom_0_31_s.INIT_RAM_2B=256'h000000000000000000000004A1200A2E342048038A0C4404040470C852900004;
defparam rom_rom_0_31_s.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_31_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_31_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_31_s.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_31_s.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_31_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_31_s.INIT_RAM_32=256'h99999999999999999999999999999E6666666666666666666666666666666000;
defparam rom_rom_0_31_s.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000199;
defparam rom_rom_0_31_s.INIT_RAM_34=256'h000000000000000000000000000007FFFFF65010000000000000000000000000;
defparam rom_rom_0_31_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000800000000000000000000;
defparam rom_rom_0_31_s.READ_MODE=1'b0;
defparam rom_rom_0_31_s.RESET_MODE="SYNC";
  SDPB storage_7_storage_7_0_0_s (
    .DO({DO_49[31:1],main_vfb_dma_res_fifo_rdport_dat_r[2]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_res_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(VCC),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_res_fifo_produce[13:0]),
    .ADB(main_vfb_dma_res_fifo_consume_c[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_vfb_dma_sink_sink_last}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_7_storage_7_0_0_s.BIT_WIDTH_0=1;
defparam storage_7_storage_7_0_0_s.BIT_WIDTH_1=1;
defparam storage_7_storage_7_0_0_s.READ_MODE=1'b0;
defparam storage_7_storage_7_0_0_s.RESET_MODE="SYNC";
defparam storage_7_storage_7_0_0_s.BLK_SEL_0=3'b000;
defparam storage_7_storage_7_0_0_s.BLK_SEL_1=3'b000;
  SP sram_3_sram_3_0_0_s (
    .DO({DO_50[31:8],main_basesoc_ram_dat_r[31:24]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_basesoc_ram_we[3]),
    .AD({main_basesoc_ram_adr[10:0],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_basesoc_ram_bus_w_payload_data[31:24]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam sram_3_sram_3_0_0_s.BIT_WIDTH=8;
defparam sram_3_sram_3_0_0_s.BLK_SEL=3'b000;
defparam sram_3_sram_3_0_0_s.READ_MODE=1'b0;
defparam sram_3_sram_3_0_0_s.RESET_MODE="SYNC";
defparam sram_3_sram_3_0_0_s.WRITE_MODE=2'b01;
  SP sram_2_sram_2_0_0_s (
    .DO({DO_51[31:8],main_basesoc_ram_dat_r[23:16]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_basesoc_ram_we[2]),
    .AD({main_basesoc_ram_adr[10:0],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_basesoc_ram_bus_w_payload_data[23:16]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam sram_2_sram_2_0_0_s.BIT_WIDTH=8;
defparam sram_2_sram_2_0_0_s.BLK_SEL=3'b000;
defparam sram_2_sram_2_0_0_s.READ_MODE=1'b0;
defparam sram_2_sram_2_0_0_s.RESET_MODE="SYNC";
defparam sram_2_sram_2_0_0_s.WRITE_MODE=2'b01;
  SP sram_1_sram_1_0_0_s (
    .DO({DO_52[31:8],main_basesoc_ram_dat_r[15:8]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_basesoc_ram_we[1]),
    .AD({main_basesoc_ram_adr[10:0],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_basesoc_ram_bus_w_payload_data[15:8]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam sram_1_sram_1_0_0_s.BIT_WIDTH=8;
defparam sram_1_sram_1_0_0_s.BLK_SEL=3'b000;
defparam sram_1_sram_1_0_0_s.READ_MODE=1'b0;
defparam sram_1_sram_1_0_0_s.RESET_MODE="SYNC";
defparam sram_1_sram_1_0_0_s.WRITE_MODE=2'b01;
  SP sram_0_sram_0_0_0_s (
    .DO({DO_53[31:8],main_basesoc_ram_dat_r[7:0]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_basesoc_ram_we[0]),
    .AD({main_basesoc_ram_adr[10:0],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_basesoc_ram_bus_w_payload_data[7:0]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam sram_0_sram_0_0_0_s.BIT_WIDTH=8;
defparam sram_0_sram_0_0_0_s.BLK_SEL=3'b000;
defparam sram_0_sram_0_0_0_s.READ_MODE=1'b0;
defparam sram_0_sram_0_0_0_s.RESET_MODE="SYNC";
defparam sram_0_sram_0_0_0_s.WRITE_MODE=2'b01;
  SP tag_mem_tag_mem_0_0_s (
    .DO({DO_54[31:20],main_tag_port_dat_r[21],main_tag_port_dat_r[18:0]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_tag_port_we_10),
    .AD({main_adapted_interface_adapted_interface_adr[12:4],GND,VCC,VCC,VCC,VCC}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_tag_di_dirty,main_adapted_interface_adapted_interface_adr[31:13]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam tag_mem_tag_mem_0_0_s.BIT_WIDTH=32;
defparam tag_mem_tag_mem_0_0_s.BLK_SEL=3'b000;
defparam tag_mem_tag_mem_0_0_s.READ_MODE=1'b0;
defparam tag_mem_tag_mem_0_0_s.RESET_MODE="SYNC";
defparam tag_mem_tag_mem_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain15_data_mem_grain15_0_0_s (
    .DO({DO_55[31:8],main_data_port_dat_r[127:120]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[15]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[127:120]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain15_data_mem_grain15_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain15_data_mem_grain15_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain15_data_mem_grain15_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain15_data_mem_grain15_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain15_data_mem_grain15_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain14_data_mem_grain14_0_0_s (
    .DO({DO_56[31:8],main_data_port_dat_r[119:112]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[14]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[119:112]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain14_data_mem_grain14_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain14_data_mem_grain14_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain14_data_mem_grain14_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain14_data_mem_grain14_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain14_data_mem_grain14_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain13_data_mem_grain13_0_0_s (
    .DO({DO_57[31:8],main_data_port_dat_r[111:104]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[13]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[111:104]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain13_data_mem_grain13_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain13_data_mem_grain13_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain13_data_mem_grain13_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain13_data_mem_grain13_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain13_data_mem_grain13_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain12_data_mem_grain12_0_0_s (
    .DO({DO_58[31:8],main_data_port_dat_r[103:96]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[12]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[103:96]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain12_data_mem_grain12_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain12_data_mem_grain12_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain12_data_mem_grain12_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain12_data_mem_grain12_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain12_data_mem_grain12_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain11_data_mem_grain11_0_0_s (
    .DO({DO_59[31:8],main_data_port_dat_r[95:88]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[11]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[95:88]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain11_data_mem_grain11_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain11_data_mem_grain11_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain11_data_mem_grain11_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain11_data_mem_grain11_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain11_data_mem_grain11_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain10_data_mem_grain10_0_0_s (
    .DO({DO_60[31:8],main_data_port_dat_r[87:80]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[10]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[87:80]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain10_data_mem_grain10_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain10_data_mem_grain10_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain10_data_mem_grain10_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain10_data_mem_grain10_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain10_data_mem_grain10_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain9_data_mem_grain9_0_0_s (
    .DO({DO_61[31:8],main_data_port_dat_r[79:72]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[9]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[79:72]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain9_data_mem_grain9_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain9_data_mem_grain9_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain9_data_mem_grain9_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain9_data_mem_grain9_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain9_data_mem_grain9_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain8_data_mem_grain8_0_0_s (
    .DO({DO_62[31:8],main_data_port_dat_r[71:64]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[8]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[71:64]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain8_data_mem_grain8_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain8_data_mem_grain8_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain8_data_mem_grain8_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain8_data_mem_grain8_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain8_data_mem_grain8_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain7_data_mem_grain7_0_0_s (
    .DO({DO_63[31:8],main_data_port_dat_r[63:56]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[7]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[63:56]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain7_data_mem_grain7_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain7_data_mem_grain7_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain7_data_mem_grain7_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain7_data_mem_grain7_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain7_data_mem_grain7_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain6_data_mem_grain6_0_0_s (
    .DO({DO_64[31:8],main_data_port_dat_r[55:48]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[6]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[55:48]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain6_data_mem_grain6_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain6_data_mem_grain6_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain6_data_mem_grain6_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain6_data_mem_grain6_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain6_data_mem_grain6_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain5_data_mem_grain5_0_0_s (
    .DO({DO_65[31:8],main_data_port_dat_r[47:40]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[5]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[47:40]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain5_data_mem_grain5_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain5_data_mem_grain5_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain5_data_mem_grain5_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain5_data_mem_grain5_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain5_data_mem_grain5_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain4_data_mem_grain4_0_0_s (
    .DO({DO_66[31:8],main_data_port_dat_r[39:32]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[4]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[39:32]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain4_data_mem_grain4_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain4_data_mem_grain4_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain4_data_mem_grain4_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain4_data_mem_grain4_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain4_data_mem_grain4_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain3_data_mem_grain3_0_0_s (
    .DO({DO_67[31:8],main_data_port_dat_r[31:24]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[3]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[31:24]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain3_data_mem_grain3_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain3_data_mem_grain3_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain3_data_mem_grain3_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain3_data_mem_grain3_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain3_data_mem_grain3_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain2_data_mem_grain2_0_0_s (
    .DO({DO_68[31:8],main_data_port_dat_r[23:16]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[2]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[23:16]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain2_data_mem_grain2_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain2_data_mem_grain2_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain2_data_mem_grain2_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain2_data_mem_grain2_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain2_data_mem_grain2_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain1_data_mem_grain1_0_0_s (
    .DO({DO_69[31:8],main_data_port_dat_r[15:8]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[1]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[15:8]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain1_data_mem_grain1_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain1_data_mem_grain1_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain1_data_mem_grain1_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain1_data_mem_grain1_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain1_data_mem_grain1_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain0_data_mem_grain0_0_0_s (
    .DO({DO_70[31:8],main_data_port_dat_r[7:0]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[0]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[7:0]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain0_data_mem_grain0_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain0_data_mem_grain0_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain0_data_mem_grain0_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain0_data_mem_grain0_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain0_data_mem_grain0_0_0_s.WRITE_MODE=2'b01;
  RAM16SDP4 storage_3_storage_3_0_0_s (
    .DO(main_sdram_bankmachine0_rdport_dat_r[3:0]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine0_wrport_we),
    .WAD({GND,main_sdram_bankmachine0_produce[2:0]}),
    .DI({builder_comb_rhs_self52[2:0],builder_comb_rhs_self53}),
    .RAD({GND,main_sdram_bankmachine0_consume[2:0]}) 
);
  RAM16SDP4 storage_3_storage_3_0_1_s (
    .DO(main_sdram_bankmachine0_rdport_dat_r[7:4]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine0_wrport_we),
    .WAD({GND,main_sdram_bankmachine0_produce[2:0]}),
    .DI(builder_comb_rhs_self52[6:3]),
    .RAD({GND,main_sdram_bankmachine0_consume[2:0]}) 
);
  RAM16SDP4 storage_3_storage_3_0_2_s (
    .DO(main_sdram_bankmachine0_rdport_dat_r[11:8]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine0_wrport_we),
    .WAD({GND,main_sdram_bankmachine0_produce[2:0]}),
    .DI(builder_comb_rhs_self52[10:7]),
    .RAD({GND,main_sdram_bankmachine0_consume[2:0]}) 
);
  RAM16SDP4 storage_3_storage_3_0_3_s (
    .DO(main_sdram_bankmachine0_rdport_dat_r[15:12]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine0_wrport_we),
    .WAD({GND,main_sdram_bankmachine0_produce[2:0]}),
    .DI(builder_comb_rhs_self52[14:11]),
    .RAD({GND,main_sdram_bankmachine0_consume[2:0]}) 
);
  RAM16SDP4 storage_3_storage_3_0_4_s (
    .DO(main_sdram_bankmachine0_rdport_dat_r[19:16]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine0_wrport_we),
    .WAD({GND,main_sdram_bankmachine0_produce[2:0]}),
    .DI(builder_comb_rhs_self52[18:15]),
    .RAD({GND,main_sdram_bankmachine0_consume[2:0]}) 
);
  RAM16SDP4 storage_3_storage_3_0_5_s (
    .DO({DO_71[3:2],main_sdram_bankmachine0_rdport_dat_r[21:20]}),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine0_wrport_we),
    .WAD({GND,main_sdram_bankmachine0_produce[2:0]}),
    .DI({GND,GND,builder_comb_rhs_self52[20:19]}),
    .RAD({GND,main_sdram_bankmachine0_consume[2:0]}) 
);
  RAM16SDP4 storage_4_storage_4_0_0_s (
    .DO(main_sdram_bankmachine1_rdport_dat_r[3:0]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine1_wrport_we),
    .WAD({GND,main_sdram_bankmachine1_produce[2:0]}),
    .DI({builder_comb_rhs_self55[2:0],builder_comb_rhs_self56}),
    .RAD({GND,main_sdram_bankmachine1_consume[2:0]}) 
);
  RAM16SDP4 storage_4_storage_4_0_1_s (
    .DO(main_sdram_bankmachine1_rdport_dat_r[7:4]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine1_wrport_we),
    .WAD({GND,main_sdram_bankmachine1_produce[2:0]}),
    .DI(builder_comb_rhs_self55[6:3]),
    .RAD({GND,main_sdram_bankmachine1_consume[2:0]}) 
);
  RAM16SDP4 storage_4_storage_4_0_2_s (
    .DO(main_sdram_bankmachine1_rdport_dat_r[11:8]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine1_wrport_we),
    .WAD({GND,main_sdram_bankmachine1_produce[2:0]}),
    .DI(builder_comb_rhs_self55[10:7]),
    .RAD({GND,main_sdram_bankmachine1_consume[2:0]}) 
);
  RAM16SDP4 storage_4_storage_4_0_3_s (
    .DO(main_sdram_bankmachine1_rdport_dat_r[15:12]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine1_wrport_we),
    .WAD({GND,main_sdram_bankmachine1_produce[2:0]}),
    .DI(builder_comb_rhs_self55[14:11]),
    .RAD({GND,main_sdram_bankmachine1_consume[2:0]}) 
);
  RAM16SDP4 storage_4_storage_4_0_4_s (
    .DO(main_sdram_bankmachine1_rdport_dat_r[19:16]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine1_wrport_we),
    .WAD({GND,main_sdram_bankmachine1_produce[2:0]}),
    .DI(builder_comb_rhs_self55[18:15]),
    .RAD({GND,main_sdram_bankmachine1_consume[2:0]}) 
);
  RAM16SDP4 storage_4_storage_4_0_5_s (
    .DO({DO_72[3:2],main_sdram_bankmachine1_rdport_dat_r[21:20]}),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine1_wrport_we),
    .WAD({GND,main_sdram_bankmachine1_produce[2:0]}),
    .DI({GND,GND,builder_comb_rhs_self55[20:19]}),
    .RAD({GND,main_sdram_bankmachine1_consume[2:0]}) 
);
  RAM16SDP4 storage_5_storage_5_0_0_s (
    .DO(main_sdram_bankmachine2_rdport_dat_r[3:0]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine2_wrport_we),
    .WAD({GND,main_sdram_bankmachine2_produce[2:0]}),
    .DI({builder_comb_rhs_self58[2:0],builder_comb_rhs_self59}),
    .RAD({GND,main_sdram_bankmachine2_consume[2:0]}) 
);
  RAM16SDP4 storage_5_storage_5_0_1_s (
    .DO(main_sdram_bankmachine2_rdport_dat_r[7:4]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine2_wrport_we),
    .WAD({GND,main_sdram_bankmachine2_produce[2:0]}),
    .DI(builder_comb_rhs_self58[6:3]),
    .RAD({GND,main_sdram_bankmachine2_consume[2:0]}) 
);
  RAM16SDP4 storage_5_storage_5_0_2_s (
    .DO(main_sdram_bankmachine2_rdport_dat_r[11:8]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine2_wrport_we),
    .WAD({GND,main_sdram_bankmachine2_produce[2:0]}),
    .DI(builder_comb_rhs_self58[10:7]),
    .RAD({GND,main_sdram_bankmachine2_consume[2:0]}) 
);
  RAM16SDP4 storage_5_storage_5_0_3_s (
    .DO(main_sdram_bankmachine2_rdport_dat_r[15:12]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine2_wrport_we),
    .WAD({GND,main_sdram_bankmachine2_produce[2:0]}),
    .DI(builder_comb_rhs_self58[14:11]),
    .RAD({GND,main_sdram_bankmachine2_consume[2:0]}) 
);
  RAM16SDP4 storage_5_storage_5_0_4_s (
    .DO(main_sdram_bankmachine2_rdport_dat_r[19:16]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine2_wrport_we),
    .WAD({GND,main_sdram_bankmachine2_produce[2:0]}),
    .DI(builder_comb_rhs_self58[18:15]),
    .RAD({GND,main_sdram_bankmachine2_consume[2:0]}) 
);
  RAM16SDP4 storage_5_storage_5_0_5_s (
    .DO({DO_73[3:2],main_sdram_bankmachine2_rdport_dat_r[21:20]}),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine2_wrport_we),
    .WAD({GND,main_sdram_bankmachine2_produce[2:0]}),
    .DI({GND,GND,builder_comb_rhs_self58[20:19]}),
    .RAD({GND,main_sdram_bankmachine2_consume[2:0]}) 
);
  RAM16SDP4 storage_6_storage_6_0_0_s (
    .DO(main_sdram_bankmachine3_rdport_dat_r[3:0]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine3_wrport_we),
    .WAD({GND,main_sdram_bankmachine3_produce[2:0]}),
    .DI({builder_comb_rhs_self61[2:0],builder_comb_rhs_self62}),
    .RAD({GND,main_sdram_bankmachine3_consume[2:0]}) 
);
  RAM16SDP4 storage_6_storage_6_0_1_s (
    .DO(main_sdram_bankmachine3_rdport_dat_r[7:4]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine3_wrport_we),
    .WAD({GND,main_sdram_bankmachine3_produce[2:0]}),
    .DI(builder_comb_rhs_self61[6:3]),
    .RAD({GND,main_sdram_bankmachine3_consume[2:0]}) 
);
  RAM16SDP4 storage_6_storage_6_0_2_s (
    .DO(main_sdram_bankmachine3_rdport_dat_r[11:8]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine3_wrport_we),
    .WAD({GND,main_sdram_bankmachine3_produce[2:0]}),
    .DI(builder_comb_rhs_self61[10:7]),
    .RAD({GND,main_sdram_bankmachine3_consume[2:0]}) 
);
  RAM16SDP4 storage_6_storage_6_0_3_s (
    .DO(main_sdram_bankmachine3_rdport_dat_r[15:12]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine3_wrport_we),
    .WAD({GND,main_sdram_bankmachine3_produce[2:0]}),
    .DI(builder_comb_rhs_self61[14:11]),
    .RAD({GND,main_sdram_bankmachine3_consume[2:0]}) 
);
  RAM16SDP4 storage_6_storage_6_0_4_s (
    .DO(main_sdram_bankmachine3_rdport_dat_r[19:16]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine3_wrport_we),
    .WAD({GND,main_sdram_bankmachine3_produce[2:0]}),
    .DI(builder_comb_rhs_self61[18:15]),
    .RAD({GND,main_sdram_bankmachine3_consume[2:0]}) 
);
  RAM16SDP4 storage_6_storage_6_0_5_s (
    .DO({DO_74[3:2],main_sdram_bankmachine3_rdport_dat_r[21:20]}),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine3_wrport_we),
    .WAD({GND,main_sdram_bankmachine3_produce[2:0]}),
    .DI({GND,GND,builder_comb_rhs_self61[20:19]}),
    .RAD({GND,main_sdram_bankmachine3_consume[2:0]}) 
);
  RAM16SDP4 storage_1_storage_1_0_0_s (
    .DO({n28416_2,n28417_2,n28418_2,n28419_2}),
    .CLK(main_clkout0),
    .WRE(main_basesoc_uart_tx_fifo_wrport_we),
    .WAD(main_basesoc_uart_tx_fifo_produce[3:0]),
    .DI(builder_basesoc_axiliteinterface_w_payload_data[3:0]),
    .RAD(main_basesoc_uart_tx_fifo_consume[3:0]) 
);
  RAM16SDP4 storage_1_storage_1_0_1_s (
    .DO({n28412_2,n28413_2,n28414_2,n28415_2}),
    .CLK(main_clkout0),
    .WRE(main_basesoc_uart_tx_fifo_wrport_we),
    .WAD(main_basesoc_uart_tx_fifo_produce[3:0]),
    .DI(builder_basesoc_axiliteinterface_w_payload_data[7:4]),
    .RAD(main_basesoc_uart_tx_fifo_consume[3:0]) 
);
  RAM16SDP4 storage_2_storage_2_0_0_s (
    .DO({n28490_2,n28491_2,n28492_2,n28493_2}),
    .CLK(main_clkout0),
    .WRE(main_basesoc_uart_rx_fifo_wrport_we),
    .WAD(main_basesoc_uart_rx_fifo_produce[3:0]),
    .DI(main_basesoc_rx_source_payload_data[3:0]),
    .RAD(main_basesoc_uart_rx_fifo_consume[3:0]) 
);
  RAM16SDP4 storage_2_storage_2_0_1_s (
    .DO({n28486_2,n28487_2,n28488_2,n28489_2}),
    .CLK(main_clkout0),
    .WRE(main_basesoc_uart_rx_fifo_wrport_we),
    .WAD(main_basesoc_uart_rx_fifo_produce[3:0]),
    .DI(main_basesoc_rx_source_payload_data[7:4]),
    .RAD(main_basesoc_uart_rx_fifo_consume[3:0]) 
);
  RAM16SDP4 storage_9_storage_9_0_0_s (
    .DO({n29326_2,n29327_2,n29328_2,n29329_2}),
    .CLK(main_clkout0),
    .WRE(main_vfb_cdc_cdc_graycounter0_ce),
    .WAD({GND,GND,main_vfb_cdc_cdc_graycounter0_q_binary[1:0]}),
    .DI(storage_8_dat1[5:2]),
    .RAD({GND,GND,main_vfb_cdc_cdc_graycounter1_q_next_binary[1:0]}) 
);
  RAM16SDP4 storage_9_storage_9_0_1_s (
    .DO({n29320_2,n29321_2,n29324_2,n29325_2}),
    .CLK(main_clkout0),
    .WRE(main_vfb_cdc_cdc_graycounter0_ce),
    .WAD({GND,GND,main_vfb_cdc_cdc_graycounter0_q_binary[1:0]}),
    .DI({storage_8_dat1[11:10],storage_8_dat1[7:6]}),
    .RAD({GND,GND,main_vfb_cdc_cdc_graycounter1_q_next_binary[1:0]}) 
);
  RAM16SDP4 storage_9_storage_9_0_2_s (
    .DO({n29316_2,n29317_2,n29318_2,n29319_2}),
    .CLK(main_clkout0),
    .WRE(main_vfb_cdc_cdc_graycounter0_ce),
    .WAD({GND,GND,main_vfb_cdc_cdc_graycounter0_q_binary[1:0]}),
    .DI(storage_8_dat1[15:12]),
    .RAD({GND,GND,main_vfb_cdc_cdc_graycounter1_q_next_binary[1:0]}) 
);
  RAM16SDP4 storage_9_storage_9_0_3_s (
    .DO({n29310_2,n29311_2,n29312_2,n29313_2}),
    .CLK(main_clkout0),
    .WRE(main_vfb_cdc_cdc_graycounter0_ce),
    .WAD({GND,GND,main_vfb_cdc_cdc_graycounter0_q_binary[1:0]}),
    .DI(storage_8_dat1[21:18]),
    .RAD({GND,GND,main_vfb_cdc_cdc_graycounter1_q_next_binary[1:0]}) 
);
  RAM16SDP4 storage_9_storage_9_0_4_s (
    .DO({DO_75[3],n29298_4,n29308_2,n29309_2}),
    .CLK(main_clkout0),
    .WRE(main_vfb_cdc_cdc_graycounter0_ce),
    .WAD({GND,GND,main_vfb_cdc_cdc_graycounter0_q_binary[1:0]}),
    .DI({GND,main_vfb_dma_source_source_last,storage_8_dat1[23:22]}),
    .RAD({GND,GND,main_vfb_cdc_cdc_graycounter1_q_next_binary[1:0]}) 
);
  PLL PLL (
    .LOCK(main_locked),
    .CLKOUT0(main_clkout0),
    .CLKOUT1(main_clkout1),
    .CLKOUT2(main_clkout2),
    .CLKOUT3(main_clkout3),
    .CLKOUT4(main_clkout4),
    .CLKOUT5(builder_basesoc_gw5apll0),
    .CLKOUT6(builder_basesoc_gw5apll1),
    .CLKFBOUT(builder_basesoc_gw5apll2),
    .CLKIN(clk50_d),
    .CLKFB(GND),
    .RESET(main_reset),
    .PLLPWD(GND),
    .RESET_I(GND),
    .RESET_O(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .MDSEL({GND,GND,GND,GND,GND,GND,GND}),
    .MDSEL_FRAC({GND,GND,GND}),
    .ODSEL0({GND,GND,GND,GND,GND,GND,GND}),
    .ODSEL0_FRAC({GND,GND,GND}),
    .ODSEL1({GND,GND,GND,GND,GND,GND,GND}),
    .ODSEL2({GND,GND,GND,GND,GND,GND,GND}),
    .ODSEL3({GND,GND,GND,GND,GND,GND,GND}),
    .ODSEL4({GND,GND,GND,GND,GND,GND,GND}),
    .ODSEL5({GND,GND,GND,GND,GND,GND,GND}),
    .ODSEL6({GND,GND,GND,GND,GND,GND,GND}),
    .DT0({GND,GND,GND,GND}),
    .DT1({GND,GND,GND,GND}),
    .DT2({GND,GND,GND,GND}),
    .DT3({GND,GND,GND,GND}),
    .ICPSEL({GND,GND,GND,GND,GND,GND}),
    .LPFRES({GND,GND,GND}),
    .LPFCAP({GND,GND}),
    .PSSEL({GND,GND,GND}),
    .PSDIR(GND),
    .PSPULSE(GND),
    .ENCLK0(VCC),
    .ENCLK1(VCC),
    .ENCLK2(VCC),
    .ENCLK3(VCC),
    .ENCLK4(VCC),
    .ENCLK5(VCC),
    .ENCLK6(VCC),
    .SSCPOL(GND),
    .SSCON(GND),
    .SSCMDSEL({GND,GND,GND,GND,GND,GND,GND}),
    .SSCMDSEL_FRAC({GND,GND,GND}) 
);
defparam PLL.CLK0_IN_SEL=1'b0;
defparam PLL.CLK0_OUT_SEL=1'b0;
defparam PLL.CLK1_IN_SEL=1'b0;
defparam PLL.CLK1_OUT_SEL=1'b0;
defparam PLL.CLK2_IN_SEL=1'b0;
defparam PLL.CLK2_OUT_SEL=1'b0;
defparam PLL.CLK3_IN_SEL=1'b0;
defparam PLL.CLK3_OUT_SEL=1'b0;
defparam PLL.CLK4_IN_SEL=2'b00;
defparam PLL.CLK4_OUT_SEL=1'b0;
defparam PLL.CLK5_IN_SEL=1'b0;
defparam PLL.CLK5_OUT_SEL=1'b0;
defparam PLL.CLKFB_SEL="INTERNAL";
defparam PLL.CLKOUT0_DT_DIR=1'b1;
defparam PLL.CLKOUT0_DT_STEP=0;
defparam PLL.CLKOUT0_EN="TRUE";
defparam PLL.CLKOUT0_PE_COARSE=0;
defparam PLL.CLKOUT0_PE_FINE=0;
defparam PLL.CLKOUT1_DT_DIR=1'b1;
defparam PLL.CLKOUT1_DT_STEP=0;
defparam PLL.CLKOUT1_EN="TRUE";
defparam PLL.CLKOUT1_PE_COARSE=0;
defparam PLL.CLKOUT1_PE_FINE=0;
defparam PLL.CLKOUT2_DT_DIR=1'b1;
defparam PLL.CLKOUT2_DT_STEP=0;
defparam PLL.CLKOUT2_EN="TRUE";
defparam PLL.CLKOUT2_PE_COARSE=0;
defparam PLL.CLKOUT2_PE_FINE=0;
defparam PLL.CLKOUT3_DT_DIR=1'b1;
defparam PLL.CLKOUT3_DT_STEP=0;
defparam PLL.CLKOUT3_EN="TRUE";
defparam PLL.CLKOUT3_PE_COARSE=0;
defparam PLL.CLKOUT3_PE_FINE=0;
defparam PLL.CLKOUT4_EN="TRUE";
defparam PLL.CLKOUT4_PE_COARSE=4;
defparam PLL.CLKOUT4_PE_FINE=0;
defparam PLL.CLKOUT5_EN="FALSE";
defparam PLL.CLKOUT5_PE_COARSE=0;
defparam PLL.CLKOUT5_PE_FINE=0;
defparam PLL.CLKOUT6_EN="FALSE";
defparam PLL.CLKOUT6_PE_COARSE=0;
defparam PLL.CLKOUT6_PE_FINE=0;
defparam PLL.DE0_EN="FALSE";
defparam PLL.DE1_EN="FALSE";
defparam PLL.DE2_EN="FALSE";
defparam PLL.DE3_EN="FALSE";
defparam PLL.DE4_EN="FALSE";
defparam PLL.DE5_EN="FALSE";
defparam PLL.DE6_EN="FALSE";
defparam PLL.DYN_DPA_EN="FALSE";
defparam PLL.DYN_DT0_SEL="FALSE";
defparam PLL.DYN_DT1_SEL="FALSE";
defparam PLL.DYN_DT2_SEL="FALSE";
defparam PLL.DYN_DT3_SEL="FALSE";
defparam PLL.DYN_FBDIV_SEL="FALSE";
defparam PLL.DYN_ICP_SEL="FALSE";
defparam PLL.DYN_IDIV_SEL="FALSE";
defparam PLL.DYN_LPF_SEL="FALSE";
defparam PLL.DYN_ODIV0_SEL="FALSE";
defparam PLL.DYN_ODIV1_SEL="FALSE";
defparam PLL.DYN_ODIV2_SEL="FALSE";
defparam PLL.DYN_ODIV3_SEL="FALSE";
defparam PLL.DYN_ODIV4_SEL="FALSE";
defparam PLL.DYN_ODIV5_SEL="FALSE";
defparam PLL.DYN_ODIV6_SEL="FALSE";
defparam PLL.DYN_PE0_SEL="FALSE";
defparam PLL.DYN_PE1_SEL="FALSE";
defparam PLL.DYN_PE2_SEL="FALSE";
defparam PLL.DYN_PE3_SEL="FALSE";
defparam PLL.DYN_PE4_SEL="FALSE";
defparam PLL.DYN_PE5_SEL="FALSE";
defparam PLL.DYN_PE6_SEL="FALSE";
defparam PLL.FBDIV_SEL=1;
defparam PLL.FCLKIN="50.0";
defparam PLL.IDIV_SEL=1;
defparam PLL.MDIV_FRAC_SEL=0;
defparam PLL.MDIV_SEL=16;
defparam PLL.ODIV0_FRAC_SEL=0;
defparam PLL.ODIV0_SEL=16;
defparam PLL.ODIV1_SEL=24;
defparam PLL.ODIV2_SEL=16;
defparam PLL.ODIV3_SEL=8;
defparam PLL.ODIV4_SEL=8;
defparam PLL.ODIV5_SEL=8;
defparam PLL.ODIV6_SEL=8;
defparam PLL.RESET_I_EN="FALSE";
defparam PLL.RESET_O_EN="FALSE";
defparam PLL.SSC_EN="FALSE";
  ODDR ODDR (
    .Q0(sdram_clock_d),
    .Q1(builder_gowinddroutputimpl0),
    .D0(VCC),
    .D1(GND),
    .TX(GND),
    .CLK(main_clkout4) 
);
  ODDR ODDR_1 (
    .Q0(lcd_clk_d),
    .Q1(builder_gowinddroutputimpl1),
    .D0(VCC),
    .D1(GND),
    .TX(GND),
    .CLK(main_clkout1) 
);
  ALU n20114_1_s (
    .SUM(n20114_2),
    .COUT(n20114_1_1),
    .I0(builder_wr_lock_counter[0]),
    .I1(VCC),
    .I3(n20085_3),
    .CIN(n20085_1_4) 
);
defparam n20114_1_s.ALU_MODE=2;
  ALU n20113_1_s (
    .SUM(n20113_2),
    .COUT(n20113_1_1),
    .I0(builder_wr_lock_counter[1]),
    .I1(GND),
    .I3(n20085_3),
    .CIN(n20114_1_1) 
);
defparam n20113_1_s.ALU_MODE=2;
  ALU n20112_1_s (
    .SUM(n20112_2),
    .COUT(n20112_1_1),
    .I0(builder_wr_lock_counter[2]),
    .I1(GND),
    .I3(n20085_3),
    .CIN(n20113_1_1) 
);
defparam n20112_1_s.ALU_MODE=2;
  ALU n20111_1_s (
    .SUM(n20111_2),
    .COUT(n20111_1_1),
    .I0(builder_wr_lock_counter[3]),
    .I1(GND),
    .I3(n20085_3),
    .CIN(n20112_1_1) 
);
defparam n20111_1_s.ALU_MODE=2;
  ALU n20110_1_s (
    .SUM(n20110_2),
    .COUT(n20110_1_1),
    .I0(builder_wr_lock_counter[4]),
    .I1(GND),
    .I3(n20085_3),
    .CIN(n20111_1_1) 
);
defparam n20110_1_s.ALU_MODE=2;
  ALU n20109_1_s (
    .SUM(n20109_2),
    .COUT(n20109_1_1),
    .I0(builder_wr_lock_counter[5]),
    .I1(GND),
    .I3(n20085_3),
    .CIN(n20110_1_1) 
);
defparam n20109_1_s.ALU_MODE=2;
  ALU n20108_1_s (
    .SUM(n20108_2),
    .COUT(n20108_1_1),
    .I0(builder_wr_lock_counter[6]),
    .I1(GND),
    .I3(n20085_3),
    .CIN(n20109_1_1) 
);
defparam n20108_1_s.ALU_MODE=2;
  ALU n20107_1_s (
    .SUM(n20107_2),
    .COUT(n20107_1_0_COUT),
    .I0(builder_wr_lock_counter[7]),
    .I1(GND),
    .I3(n20085_3),
    .CIN(n20108_1_1) 
);
defparam n20107_1_s.ALU_MODE=2;
  ALU n20167_1_s (
    .SUM(n20167_2),
    .COUT(n20167_1_1),
    .I0(builder_rd_lock_counter[0]),
    .I1(VCC),
    .I3(n20137_3),
    .CIN(n20137_1_4) 
);
defparam n20167_1_s.ALU_MODE=2;
  ALU n20166_1_s (
    .SUM(n20166_2),
    .COUT(n20166_1_1),
    .I0(builder_rd_lock_counter[1]),
    .I1(GND),
    .I3(n20137_3),
    .CIN(n20167_1_1) 
);
defparam n20166_1_s.ALU_MODE=2;
  ALU n20165_1_s (
    .SUM(n20165_2),
    .COUT(n20165_1_1),
    .I0(builder_rd_lock_counter[2]),
    .I1(GND),
    .I3(n20137_3),
    .CIN(n20166_1_1) 
);
defparam n20165_1_s.ALU_MODE=2;
  ALU n20164_1_s (
    .SUM(n20164_2),
    .COUT(n20164_1_1),
    .I0(builder_rd_lock_counter[3]),
    .I1(GND),
    .I3(n20137_3),
    .CIN(n20165_1_1) 
);
defparam n20164_1_s.ALU_MODE=2;
  ALU n20163_1_s (
    .SUM(n20163_2),
    .COUT(n20163_1_1),
    .I0(builder_rd_lock_counter[4]),
    .I1(GND),
    .I3(n20137_3),
    .CIN(n20164_1_1) 
);
defparam n20163_1_s.ALU_MODE=2;
  ALU n20162_1_s (
    .SUM(n20162_2),
    .COUT(n20162_1_1),
    .I0(builder_rd_lock_counter[5]),
    .I1(GND),
    .I3(n20137_3),
    .CIN(n20163_1_1) 
);
defparam n20162_1_s.ALU_MODE=2;
  ALU n20161_1_s (
    .SUM(n20161_2),
    .COUT(n20161_1_1),
    .I0(builder_rd_lock_counter[6]),
    .I1(GND),
    .I3(n20137_3),
    .CIN(n20162_1_1) 
);
defparam n20161_1_s.ALU_MODE=2;
  ALU n20160_1_s (
    .SUM(n20160_2),
    .COUT(n20160_1_0_COUT),
    .I0(builder_rd_lock_counter[7]),
    .I1(GND),
    .I3(n20137_3),
    .CIN(n20161_1_1) 
);
defparam n20160_1_s.ALU_MODE=2;
  ALU n20226_1_s (
    .SUM(n20226_2),
    .COUT(n20226_1_1),
    .I0(builder_axirequestcounter0_counter[0]),
    .I1(VCC),
    .I3(n20197_3),
    .CIN(n20197_1_4) 
);
defparam n20226_1_s.ALU_MODE=2;
  ALU n20225_1_s (
    .SUM(n20225_2),
    .COUT(n20225_1_1),
    .I0(builder_axirequestcounter0_counter[1]),
    .I1(GND),
    .I3(n20197_3),
    .CIN(n20226_1_1) 
);
defparam n20225_1_s.ALU_MODE=2;
  ALU n20224_1_s (
    .SUM(n20224_2),
    .COUT(n20224_1_1),
    .I0(builder_axirequestcounter0_counter[2]),
    .I1(GND),
    .I3(n20197_3),
    .CIN(n20225_1_1) 
);
defparam n20224_1_s.ALU_MODE=2;
  ALU n20223_1_s (
    .SUM(n20223_2),
    .COUT(n20223_1_1),
    .I0(builder_axirequestcounter0_counter[3]),
    .I1(GND),
    .I3(n20197_3),
    .CIN(n20224_1_1) 
);
defparam n20223_1_s.ALU_MODE=2;
  ALU n20222_1_s (
    .SUM(n20222_2),
    .COUT(n20222_1_1),
    .I0(builder_axirequestcounter0_counter[4]),
    .I1(GND),
    .I3(n20197_3),
    .CIN(n20223_1_1) 
);
defparam n20222_1_s.ALU_MODE=2;
  ALU n20221_1_s (
    .SUM(n20221_2),
    .COUT(n20221_1_1),
    .I0(builder_axirequestcounter0_counter[5]),
    .I1(GND),
    .I3(n20197_3),
    .CIN(n20222_1_1) 
);
defparam n20221_1_s.ALU_MODE=2;
  ALU n20220_1_s (
    .SUM(n20220_2),
    .COUT(n20220_1_1),
    .I0(builder_axirequestcounter0_counter[6]),
    .I1(GND),
    .I3(n20197_3),
    .CIN(n20221_1_1) 
);
defparam n20220_1_s.ALU_MODE=2;
  ALU n20219_1_s (
    .SUM(n20219_2),
    .COUT(n20219_1_0_COUT),
    .I0(builder_axirequestcounter0_counter[7]),
    .I1(GND),
    .I3(n20197_3),
    .CIN(n20220_1_1) 
);
defparam n20219_1_s.ALU_MODE=2;
  ALU n20279_1_s (
    .SUM(n20279_2),
    .COUT(n20279_1_1),
    .I0(builder_axirequestcounter1_counter[0]),
    .I1(VCC),
    .I3(n20249_3),
    .CIN(n20249_1_4) 
);
defparam n20279_1_s.ALU_MODE=2;
  ALU n20278_1_s (
    .SUM(n20278_2),
    .COUT(n20278_1_1),
    .I0(builder_axirequestcounter1_counter[1]),
    .I1(GND),
    .I3(n20249_3),
    .CIN(n20279_1_1) 
);
defparam n20278_1_s.ALU_MODE=2;
  ALU n20277_1_s (
    .SUM(n20277_2),
    .COUT(n20277_1_1),
    .I0(builder_axirequestcounter1_counter[2]),
    .I1(GND),
    .I3(n20249_3),
    .CIN(n20278_1_1) 
);
defparam n20277_1_s.ALU_MODE=2;
  ALU n20276_1_s (
    .SUM(n20276_2),
    .COUT(n20276_1_1),
    .I0(builder_axirequestcounter1_counter[3]),
    .I1(GND),
    .I3(n20249_3),
    .CIN(n20277_1_1) 
);
defparam n20276_1_s.ALU_MODE=2;
  ALU n20275_1_s (
    .SUM(n20275_2),
    .COUT(n20275_1_1),
    .I0(builder_axirequestcounter1_counter[4]),
    .I1(GND),
    .I3(n20249_3),
    .CIN(n20276_1_1) 
);
defparam n20275_1_s.ALU_MODE=2;
  ALU n20274_1_s (
    .SUM(n20274_2),
    .COUT(n20274_1_1),
    .I0(builder_axirequestcounter1_counter[5]),
    .I1(GND),
    .I3(n20249_3),
    .CIN(n20275_1_1) 
);
defparam n20274_1_s.ALU_MODE=2;
  ALU n20273_1_s (
    .SUM(n20273_2),
    .COUT(n20273_1_1),
    .I0(builder_axirequestcounter1_counter[6]),
    .I1(GND),
    .I3(n20249_3),
    .CIN(n20274_1_1) 
);
defparam n20273_1_s.ALU_MODE=2;
  ALU n20272_1_s (
    .SUM(n20272_2),
    .COUT(n20272_1_0_COUT),
    .I0(builder_axirequestcounter1_counter[7]),
    .I1(GND),
    .I3(n20249_3),
    .CIN(n20273_1_1) 
);
defparam n20272_1_s.ALU_MODE=2;
  ALU n20852_1_s (
    .SUM(n20852_2),
    .COUT(n20852_1_1),
    .I0(main_basesoc_uart_tx_fifo_level0[0]),
    .I1(VCC),
    .I3(main_basesoc_uart_tx_fifo_wrport_we),
    .CIN(main_basesoc_uart_tx_fifo_wrport_we_1_4) 
);
defparam n20852_1_s.ALU_MODE=2;
  ALU n20851_1_s (
    .SUM(n20851_2),
    .COUT(n20851_1_1),
    .I0(main_basesoc_uart_tx_fifo_level0[1]),
    .I1(GND),
    .I3(main_basesoc_uart_tx_fifo_wrport_we),
    .CIN(n20852_1_1) 
);
defparam n20851_1_s.ALU_MODE=2;
  ALU n20850_1_s (
    .SUM(n20850_2),
    .COUT(n20850_1_1),
    .I0(main_basesoc_uart_tx_fifo_level0[2]),
    .I1(GND),
    .I3(main_basesoc_uart_tx_fifo_wrport_we),
    .CIN(n20851_1_1) 
);
defparam n20850_1_s.ALU_MODE=2;
  ALU n20849_1_s (
    .SUM(n20849_2),
    .COUT(n20849_1_1),
    .I0(main_basesoc_uart_tx_fifo_level0[3]),
    .I1(GND),
    .I3(main_basesoc_uart_tx_fifo_wrport_we),
    .CIN(n20850_1_1) 
);
defparam n20849_1_s.ALU_MODE=2;
  ALU n20848_1_s (
    .SUM(n20848_2),
    .COUT(n20848_1_0_COUT),
    .I0(main_basesoc_uart_tx_fifo_level0[4]),
    .I1(GND),
    .I3(main_basesoc_uart_tx_fifo_wrport_we),
    .CIN(n20849_1_1) 
);
defparam n20848_1_s.ALU_MODE=2;
  ALU n20902_1_s (
    .SUM(n20902_2),
    .COUT(n20902_1_1),
    .I0(main_basesoc_uart_rx_fifo_level0[0]),
    .I1(VCC),
    .I3(main_basesoc_uart_rx_fifo_wrport_we),
    .CIN(main_basesoc_uart_rx_fifo_wrport_we_1_4) 
);
defparam n20902_1_s.ALU_MODE=2;
  ALU n20901_1_s (
    .SUM(n20901_2),
    .COUT(n20901_1_1),
    .I0(main_basesoc_uart_rx_fifo_level0[1]),
    .I1(GND),
    .I3(main_basesoc_uart_rx_fifo_wrport_we),
    .CIN(n20902_1_1) 
);
defparam n20901_1_s.ALU_MODE=2;
  ALU n20900_1_s (
    .SUM(n20900_2),
    .COUT(n20900_1_1),
    .I0(main_basesoc_uart_rx_fifo_level0[2]),
    .I1(GND),
    .I3(main_basesoc_uart_rx_fifo_wrport_we),
    .CIN(n20901_1_1) 
);
defparam n20900_1_s.ALU_MODE=2;
  ALU n20899_1_s (
    .SUM(n20899_2),
    .COUT(n20899_1_1),
    .I0(main_basesoc_uart_rx_fifo_level0[3]),
    .I1(GND),
    .I3(main_basesoc_uart_rx_fifo_wrport_we),
    .CIN(n20900_1_1) 
);
defparam n20899_1_s.ALU_MODE=2;
  ALU n20898_1_s (
    .SUM(n20898_2),
    .COUT(n20898_1_0_COUT),
    .I0(main_basesoc_uart_rx_fifo_level0[4]),
    .I1(GND),
    .I3(main_basesoc_uart_rx_fifo_wrport_we),
    .CIN(n20899_1_1) 
);
defparam n20898_1_s.ALU_MODE=2;
  ALU n22389_1_s (
    .SUM(n22389_2),
    .COUT(n22389_1_1),
    .I0(main_vfb_dma_res_fifo_level[0]),
    .I1(VCC),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(main_vfb_dma_res_fifo_wrport_we_1_4) 
);
defparam n22389_1_s.ALU_MODE=2;
  ALU n22388_1_s (
    .SUM(n22388_2),
    .COUT(n22388_1_1),
    .I0(main_vfb_dma_res_fifo_level[1]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22389_1_1) 
);
defparam n22388_1_s.ALU_MODE=2;
  ALU n22387_1_s (
    .SUM(n22387_2),
    .COUT(n22387_1_1),
    .I0(main_vfb_dma_res_fifo_level[2]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22388_1_1) 
);
defparam n22387_1_s.ALU_MODE=2;
  ALU n22386_1_s (
    .SUM(n22386_2),
    .COUT(n22386_1_1),
    .I0(main_vfb_dma_res_fifo_level[3]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22387_1_1) 
);
defparam n22386_1_s.ALU_MODE=2;
  ALU n22385_1_s (
    .SUM(n22385_2),
    .COUT(n22385_1_1),
    .I0(main_vfb_dma_res_fifo_level[4]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22386_1_1) 
);
defparam n22385_1_s.ALU_MODE=2;
  ALU n22384_1_s (
    .SUM(n22384_2),
    .COUT(n22384_1_1),
    .I0(main_vfb_dma_res_fifo_level[5]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22385_1_1) 
);
defparam n22384_1_s.ALU_MODE=2;
  ALU n22383_1_s (
    .SUM(n22383_2),
    .COUT(n22383_1_1),
    .I0(main_vfb_dma_res_fifo_level[6]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22384_1_1) 
);
defparam n22383_1_s.ALU_MODE=2;
  ALU n22382_1_s (
    .SUM(n22382_2),
    .COUT(n22382_1_1),
    .I0(main_vfb_dma_res_fifo_level[7]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22383_1_1) 
);
defparam n22382_1_s.ALU_MODE=2;
  ALU n22381_1_s (
    .SUM(n22381_2),
    .COUT(n22381_1_1),
    .I0(main_vfb_dma_res_fifo_level[8]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22382_1_1) 
);
defparam n22381_1_s.ALU_MODE=2;
  ALU n22380_1_s (
    .SUM(n22380_2),
    .COUT(n22380_1_1),
    .I0(main_vfb_dma_res_fifo_level[9]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22381_1_1) 
);
defparam n22380_1_s.ALU_MODE=2;
  ALU n22379_1_s (
    .SUM(n22379_2),
    .COUT(n22379_1_1),
    .I0(main_vfb_dma_res_fifo_level[10]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22380_1_1) 
);
defparam n22379_1_s.ALU_MODE=2;
  ALU n22378_1_s (
    .SUM(n22378_2),
    .COUT(n22378_1_1),
    .I0(main_vfb_dma_res_fifo_level[11]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22379_1_1) 
);
defparam n22378_1_s.ALU_MODE=2;
  ALU n22377_1_s (
    .SUM(n22377_2),
    .COUT(n22377_1_1),
    .I0(main_vfb_dma_res_fifo_level[12]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22378_1_1) 
);
defparam n22377_1_s.ALU_MODE=2;
  ALU n22376_1_s (
    .SUM(n22376_2),
    .COUT(n22376_1_1),
    .I0(main_vfb_dma_res_fifo_level[13]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22377_1_1) 
);
defparam n22376_1_s.ALU_MODE=2;
  ALU n22375_1_s (
    .SUM(n22375_2),
    .COUT(n22375_1_0_COUT),
    .I0(main_vfb_dma_res_fifo_level[14]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22376_1_1) 
);
defparam n22375_1_s.ALU_MODE=2;
  ALU n22529_1_s (
    .SUM(n22529_2),
    .COUT(n22529_1_1),
    .I0(main_vfb_dma_fifo_level0[0]),
    .I1(VCC),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(main_vfb_dma_fifo_wrport_we_1_4) 
);
defparam n22529_1_s.ALU_MODE=2;
  ALU n22528_1_s (
    .SUM(n22528_2),
    .COUT(n22528_1_1),
    .I0(main_vfb_dma_fifo_level0[1]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22529_1_1) 
);
defparam n22528_1_s.ALU_MODE=2;
  ALU n22527_1_s (
    .SUM(n22527_2),
    .COUT(n22527_1_1),
    .I0(main_vfb_dma_fifo_level0[2]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22528_1_1) 
);
defparam n22527_1_s.ALU_MODE=2;
  ALU n22526_1_s (
    .SUM(n22526_2),
    .COUT(n22526_1_1),
    .I0(main_vfb_dma_fifo_level0[3]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22527_1_1) 
);
defparam n22526_1_s.ALU_MODE=2;
  ALU n22525_1_s (
    .SUM(n22525_2),
    .COUT(n22525_1_1),
    .I0(main_vfb_dma_fifo_level0[4]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22526_1_1) 
);
defparam n22525_1_s.ALU_MODE=2;
  ALU n22524_1_s (
    .SUM(n22524_2),
    .COUT(n22524_1_1),
    .I0(main_vfb_dma_fifo_level0[5]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22525_1_1) 
);
defparam n22524_1_s.ALU_MODE=2;
  ALU n22523_1_s (
    .SUM(n22523_2),
    .COUT(n22523_1_1),
    .I0(main_vfb_dma_fifo_level0[6]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22524_1_1) 
);
defparam n22523_1_s.ALU_MODE=2;
  ALU n22522_1_s (
    .SUM(n22522_2),
    .COUT(n22522_1_1),
    .I0(main_vfb_dma_fifo_level0[7]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22523_1_1) 
);
defparam n22522_1_s.ALU_MODE=2;
  ALU n22521_1_s (
    .SUM(n22521_2),
    .COUT(n22521_1_1),
    .I0(main_vfb_dma_fifo_level0[8]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22522_1_1) 
);
defparam n22521_1_s.ALU_MODE=2;
  ALU n22520_1_s (
    .SUM(n22520_2),
    .COUT(n22520_1_1),
    .I0(main_vfb_dma_fifo_level0[9]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22521_1_1) 
);
defparam n22520_1_s.ALU_MODE=2;
  ALU n22519_1_s (
    .SUM(n22519_2),
    .COUT(n22519_1_1),
    .I0(main_vfb_dma_fifo_level0[10]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22520_1_1) 
);
defparam n22519_1_s.ALU_MODE=2;
  ALU n22518_1_s (
    .SUM(n22518_2),
    .COUT(n22518_1_1),
    .I0(main_vfb_dma_fifo_level0[11]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22519_1_1) 
);
defparam n22518_1_s.ALU_MODE=2;
  ALU n22517_1_s (
    .SUM(n22517_2),
    .COUT(n22517_1_1),
    .I0(main_vfb_dma_fifo_level0[12]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22518_1_1) 
);
defparam n22517_1_s.ALU_MODE=2;
  ALU n22516_1_s (
    .SUM(n22516_2),
    .COUT(n22516_1_1),
    .I0(main_vfb_dma_fifo_level0[13]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22517_1_1) 
);
defparam n22516_1_s.ALU_MODE=2;
  ALU n22515_1_s (
    .SUM(n22515_2),
    .COUT(n22515_1_0_COUT),
    .I0(main_vfb_dma_fifo_level0[14]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22516_1_1) 
);
defparam n22515_1_s.ALU_MODE=2;
  ALU n13955_s (
    .SUM(n13955_1),
    .COUT(n13955_2),
    .I0(main_vfb_litedramdmareader_base_storage[2]),
    .I1(main_vfb_litedramdmareader_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13955_s.ALU_MODE=0;
  ALU n13954_s (
    .SUM(n13954_1),
    .COUT(n13954_2),
    .I0(main_vfb_litedramdmareader_base_storage[3]),
    .I1(main_vfb_litedramdmareader_offset[1]),
    .I3(GND),
    .CIN(n13955_2) 
);
defparam n13954_s.ALU_MODE=0;
  ALU n13953_s (
    .SUM(n13953_1),
    .COUT(n13953_2),
    .I0(main_vfb_litedramdmareader_base_storage[4]),
    .I1(main_vfb_litedramdmareader_offset[2]),
    .I3(GND),
    .CIN(n13954_2) 
);
defparam n13953_s.ALU_MODE=0;
  ALU n13952_s (
    .SUM(n13952_1),
    .COUT(n13952_2),
    .I0(main_vfb_litedramdmareader_base_storage[5]),
    .I1(main_vfb_litedramdmareader_offset[3]),
    .I3(GND),
    .CIN(n13953_2) 
);
defparam n13952_s.ALU_MODE=0;
  ALU n13951_s (
    .SUM(n13951_1),
    .COUT(n13951_2),
    .I0(main_vfb_litedramdmareader_base_storage[6]),
    .I1(main_vfb_litedramdmareader_offset[4]),
    .I3(GND),
    .CIN(n13952_2) 
);
defparam n13951_s.ALU_MODE=0;
  ALU n13950_s (
    .SUM(n13950_1),
    .COUT(n13950_2),
    .I0(main_vfb_litedramdmareader_base_storage[7]),
    .I1(main_vfb_litedramdmareader_offset[5]),
    .I3(GND),
    .CIN(n13951_2) 
);
defparam n13950_s.ALU_MODE=0;
  ALU n13949_s (
    .SUM(n13949_1),
    .COUT(n13949_2),
    .I0(main_vfb_litedramdmareader_base_storage[8]),
    .I1(main_vfb_litedramdmareader_offset[6]),
    .I3(GND),
    .CIN(n13950_2) 
);
defparam n13949_s.ALU_MODE=0;
  ALU n13948_s (
    .SUM(n13948_1),
    .COUT(n13948_2),
    .I0(main_vfb_litedramdmareader_base_storage[9]),
    .I1(main_vfb_litedramdmareader_offset[7]),
    .I3(GND),
    .CIN(n13949_2) 
);
defparam n13948_s.ALU_MODE=0;
  ALU n13947_s (
    .SUM(n13947_1),
    .COUT(n13947_2),
    .I0(main_vfb_litedramdmareader_base_storage[10]),
    .I1(main_vfb_litedramdmareader_offset[8]),
    .I3(GND),
    .CIN(n13948_2) 
);
defparam n13947_s.ALU_MODE=0;
  ALU n13946_s (
    .SUM(n13946_1),
    .COUT(n13946_2),
    .I0(main_vfb_litedramdmareader_base_storage[11]),
    .I1(main_vfb_litedramdmareader_offset[9]),
    .I3(GND),
    .CIN(n13947_2) 
);
defparam n13946_s.ALU_MODE=0;
  ALU n13945_s (
    .SUM(n13945_1),
    .COUT(n13945_2),
    .I0(main_vfb_litedramdmareader_base_storage[12]),
    .I1(main_vfb_litedramdmareader_offset[10]),
    .I3(GND),
    .CIN(n13946_2) 
);
defparam n13945_s.ALU_MODE=0;
  ALU n13944_s (
    .SUM(n13944_1),
    .COUT(n13944_2),
    .I0(main_vfb_litedramdmareader_base_storage[13]),
    .I1(main_vfb_litedramdmareader_offset[11]),
    .I3(GND),
    .CIN(n13945_2) 
);
defparam n13944_s.ALU_MODE=0;
  ALU n13943_s (
    .SUM(n13943_1),
    .COUT(n13943_2),
    .I0(main_vfb_litedramdmareader_base_storage[14]),
    .I1(main_vfb_litedramdmareader_offset[12]),
    .I3(GND),
    .CIN(n13944_2) 
);
defparam n13943_s.ALU_MODE=0;
  ALU n13942_s (
    .SUM(n13942_1),
    .COUT(n13942_2),
    .I0(main_vfb_litedramdmareader_base_storage[15]),
    .I1(main_vfb_litedramdmareader_offset[13]),
    .I3(GND),
    .CIN(n13943_2) 
);
defparam n13942_s.ALU_MODE=0;
  ALU n13941_s (
    .SUM(n13941_1),
    .COUT(n13941_2),
    .I0(main_vfb_litedramdmareader_base_storage[16]),
    .I1(main_vfb_litedramdmareader_offset[14]),
    .I3(GND),
    .CIN(n13942_2) 
);
defparam n13941_s.ALU_MODE=0;
  ALU n13940_s (
    .SUM(n13940_1),
    .COUT(n13940_2),
    .I0(main_vfb_litedramdmareader_base_storage[17]),
    .I1(main_vfb_litedramdmareader_offset[15]),
    .I3(GND),
    .CIN(n13941_2) 
);
defparam n13940_s.ALU_MODE=0;
  ALU n13939_s (
    .SUM(n13939_1),
    .COUT(n13939_2),
    .I0(main_vfb_litedramdmareader_base_storage[18]),
    .I1(main_vfb_litedramdmareader_offset[16]),
    .I3(GND),
    .CIN(n13940_2) 
);
defparam n13939_s.ALU_MODE=0;
  ALU n13938_s (
    .SUM(n13938_1),
    .COUT(n13938_2),
    .I0(main_vfb_litedramdmareader_base_storage[19]),
    .I1(main_vfb_litedramdmareader_offset[17]),
    .I3(GND),
    .CIN(n13939_2) 
);
defparam n13938_s.ALU_MODE=0;
  ALU n13937_s (
    .SUM(n13937_1),
    .COUT(n13937_2),
    .I0(main_vfb_litedramdmareader_base_storage[20]),
    .I1(main_vfb_litedramdmareader_offset[18]),
    .I3(GND),
    .CIN(n13938_2) 
);
defparam n13937_s.ALU_MODE=0;
  ALU n13936_s (
    .SUM(n13936_1),
    .COUT(n13936_2),
    .I0(main_vfb_litedramdmareader_base_storage[21]),
    .I1(main_vfb_litedramdmareader_offset[19]),
    .I3(GND),
    .CIN(n13937_2) 
);
defparam n13936_s.ALU_MODE=0;
  ALU n13935_s (
    .SUM(n13935_1),
    .COUT(n13935_2),
    .I0(main_vfb_litedramdmareader_base_storage[22]),
    .I1(main_vfb_litedramdmareader_offset[20]),
    .I3(GND),
    .CIN(n13936_2) 
);
defparam n13935_s.ALU_MODE=0;
  ALU n13934_s (
    .SUM(n13934_1),
    .COUT(n13934_2),
    .I0(main_vfb_litedramdmareader_base_storage[23]),
    .I1(main_vfb_litedramdmareader_offset[21]),
    .I3(GND),
    .CIN(n13935_2) 
);
defparam n13934_s.ALU_MODE=0;
  ALU n13933_s (
    .SUM(n13933_1),
    .COUT(n13933_0_COUT),
    .I0(main_vfb_litedramdmareader_base_storage[24]),
    .I1(main_vfb_litedramdmareader_offset[22]),
    .I3(GND),
    .CIN(n13934_2) 
);
defparam n13933_s.ALU_MODE=0;
  ALU n19199_s (
    .SUM(n19199_1),
    .COUT(n19199_2),
    .I0(main_basesoc_basesoc_socbushandler_beat_offset[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n19200_4) 
);
defparam n19199_s.ALU_MODE=0;
  ALU n19198_s (
    .SUM(n19198_1),
    .COUT(n19198_2),
    .I0(main_basesoc_basesoc_socbushandler_beat_offset[2]),
    .I1(main_basesoc_basesoc_socbushandler_pipe_valid_source_valid),
    .I3(GND),
    .CIN(n19199_2) 
);
defparam n19198_s.ALU_MODE=0;
  ALU n19197_s (
    .SUM(n19197_1),
    .COUT(n19197_2),
    .I0(main_basesoc_basesoc_socbushandler_beat_offset[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n19198_2) 
);
defparam n19197_s.ALU_MODE=0;
  ALU n19196_s (
    .SUM(n19196_1),
    .COUT(n19196_2),
    .I0(main_basesoc_basesoc_socbushandler_beat_offset[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19197_2) 
);
defparam n19196_s.ALU_MODE=0;
  ALU n19195_s (
    .SUM(n19195_1),
    .COUT(n19195_2),
    .I0(main_basesoc_basesoc_socbushandler_beat_offset[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n19196_2) 
);
defparam n19195_s.ALU_MODE=0;
  ALU n19194_s (
    .SUM(n19194_1),
    .COUT(n19194_2),
    .I0(main_basesoc_basesoc_socbushandler_beat_offset[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n19195_2) 
);
defparam n19194_s.ALU_MODE=0;
  ALU n19193_s (
    .SUM(n19193_1),
    .COUT(n19193_2),
    .I0(main_basesoc_basesoc_socbushandler_beat_offset[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n19194_2) 
);
defparam n19193_s.ALU_MODE=0;
  ALU n19192_s (
    .SUM(n19192_1),
    .COUT(n19192_2),
    .I0(main_basesoc_basesoc_socbushandler_beat_offset[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n19193_2) 
);
defparam n19192_s.ALU_MODE=0;
  ALU n19191_s (
    .SUM(n19191_1),
    .COUT(n19191_2),
    .I0(main_basesoc_basesoc_socbushandler_beat_offset[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n19192_2) 
);
defparam n19191_s.ALU_MODE=0;
  ALU n19190_s (
    .SUM(n19190_1),
    .COUT(n19190_2),
    .I0(main_basesoc_basesoc_socbushandler_beat_offset[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n19191_2) 
);
defparam n19190_s.ALU_MODE=0;
  ALU n19189_s (
    .SUM(n19189_1),
    .COUT(n19189_2),
    .I0(main_basesoc_basesoc_socbushandler_beat_offset[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n19190_2) 
);
defparam n19189_s.ALU_MODE=0;
  ALU n19433_s (
    .SUM(n19433_1),
    .COUT(n19433_2),
    .I0(main_basesoc_socbushandler_beat_offset[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n19434_4) 
);
defparam n19433_s.ALU_MODE=0;
  ALU n19432_s (
    .SUM(n19432_1),
    .COUT(n19432_2),
    .I0(main_basesoc_socbushandler_beat_offset[2]),
    .I1(main_basesoc_socbushandler_pipe_valid_source_valid),
    .I3(GND),
    .CIN(n19433_2) 
);
defparam n19432_s.ALU_MODE=0;
  ALU n19431_s (
    .SUM(n19431_1),
    .COUT(n19431_2),
    .I0(main_basesoc_socbushandler_beat_offset[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n19432_2) 
);
defparam n19431_s.ALU_MODE=0;
  ALU n19430_s (
    .SUM(n19430_1),
    .COUT(n19430_2),
    .I0(main_basesoc_socbushandler_beat_offset[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19431_2) 
);
defparam n19430_s.ALU_MODE=0;
  ALU n19429_s (
    .SUM(n19429_1),
    .COUT(n19429_2),
    .I0(main_basesoc_socbushandler_beat_offset[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n19430_2) 
);
defparam n19429_s.ALU_MODE=0;
  ALU n19428_s (
    .SUM(n19428_1),
    .COUT(n19428_2),
    .I0(main_basesoc_socbushandler_beat_offset[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n19429_2) 
);
defparam n19428_s.ALU_MODE=0;
  ALU n19427_s (
    .SUM(n19427_1),
    .COUT(n19427_2),
    .I0(main_basesoc_socbushandler_beat_offset[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n19428_2) 
);
defparam n19427_s.ALU_MODE=0;
  ALU n19426_s (
    .SUM(n19426_1),
    .COUT(n19426_2),
    .I0(main_basesoc_socbushandler_beat_offset[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n19427_2) 
);
defparam n19426_s.ALU_MODE=0;
  ALU n19425_s (
    .SUM(n19425_1),
    .COUT(n19425_2),
    .I0(main_basesoc_socbushandler_beat_offset[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n19426_2) 
);
defparam n19425_s.ALU_MODE=0;
  ALU n19424_s (
    .SUM(n19424_1),
    .COUT(n19424_2),
    .I0(main_basesoc_socbushandler_beat_offset[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n19425_2) 
);
defparam n19424_s.ALU_MODE=0;
  ALU n19423_s (
    .SUM(n19423_1),
    .COUT(n19423_2),
    .I0(main_basesoc_socbushandler_beat_offset[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n19424_2) 
);
defparam n19423_s.ALU_MODE=0;
  ALU n19667_s (
    .SUM(n19667_1),
    .COUT(n19667_2),
    .I0(main_bridge_axi2axi_lite_beat_offset[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n19668_4) 
);
defparam n19667_s.ALU_MODE=0;
  ALU n19666_s (
    .SUM(n19666_1),
    .COUT(n19666_2),
    .I0(main_bridge_axi2axi_lite_beat_offset[2]),
    .I1(main_bridge_axi2axi_lite_pipe_valid_source_valid),
    .I3(GND),
    .CIN(n19667_2) 
);
defparam n19666_s.ALU_MODE=0;
  ALU n19665_s (
    .SUM(n19665_1),
    .COUT(n19665_2),
    .I0(main_bridge_axi2axi_lite_beat_offset[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n19666_2) 
);
defparam n19665_s.ALU_MODE=0;
  ALU n19664_s (
    .SUM(n19664_1),
    .COUT(n19664_2),
    .I0(main_bridge_axi2axi_lite_beat_offset[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19665_2) 
);
defparam n19664_s.ALU_MODE=0;
  ALU n19663_s (
    .SUM(n19663_1),
    .COUT(n19663_2),
    .I0(main_bridge_axi2axi_lite_beat_offset[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n19664_2) 
);
defparam n19663_s.ALU_MODE=0;
  ALU n19662_s (
    .SUM(n19662_1),
    .COUT(n19662_2),
    .I0(main_bridge_axi2axi_lite_beat_offset[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n19663_2) 
);
defparam n19662_s.ALU_MODE=0;
  ALU n19661_s (
    .SUM(n19661_1),
    .COUT(n19661_2),
    .I0(main_bridge_axi2axi_lite_beat_offset[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n19662_2) 
);
defparam n19661_s.ALU_MODE=0;
  ALU n19660_s (
    .SUM(n19660_1),
    .COUT(n19660_2),
    .I0(main_bridge_axi2axi_lite_beat_offset[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n19661_2) 
);
defparam n19660_s.ALU_MODE=0;
  ALU n19659_s (
    .SUM(n19659_1),
    .COUT(n19659_2),
    .I0(main_bridge_axi2axi_lite_beat_offset[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n19660_2) 
);
defparam n19659_s.ALU_MODE=0;
  ALU n19658_s (
    .SUM(n19658_1),
    .COUT(n19658_2),
    .I0(main_bridge_axi2axi_lite_beat_offset[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n19659_2) 
);
defparam n19658_s.ALU_MODE=0;
  ALU n19657_s (
    .SUM(n19657_1),
    .COUT(n19657_2),
    .I0(main_bridge_axi2axi_lite_beat_offset[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n19658_2) 
);
defparam n19657_s.ALU_MODE=0;
  ALU n19934_s (
    .SUM(n19934_1),
    .COUT(n19934_2),
    .I0(builder_basesoc_socbushandler_beat_offset[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n19935_4) 
);
defparam n19934_s.ALU_MODE=0;
  ALU n19933_s (
    .SUM(n19933_1),
    .COUT(n19933_2),
    .I0(builder_basesoc_socbushandler_beat_offset[2]),
    .I1(builder_basesoc_socbushandler_pipe_valid_source_valid),
    .I3(GND),
    .CIN(n19934_2) 
);
defparam n19933_s.ALU_MODE=0;
  ALU n19932_s (
    .SUM(n19932_1),
    .COUT(n19932_2),
    .I0(builder_basesoc_socbushandler_beat_offset[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n19933_2) 
);
defparam n19932_s.ALU_MODE=0;
  ALU n19931_s (
    .SUM(n19931_1),
    .COUT(n19931_2),
    .I0(builder_basesoc_socbushandler_beat_offset[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19932_2) 
);
defparam n19931_s.ALU_MODE=0;
  ALU n19930_s (
    .SUM(n19930_1),
    .COUT(n19930_2),
    .I0(builder_basesoc_socbushandler_beat_offset[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n19931_2) 
);
defparam n19930_s.ALU_MODE=0;
  ALU n19929_s (
    .SUM(n19929_1),
    .COUT(n19929_2),
    .I0(builder_basesoc_socbushandler_beat_offset[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n19930_2) 
);
defparam n19929_s.ALU_MODE=0;
  ALU n19928_s (
    .SUM(n19928_1),
    .COUT(n19928_2),
    .I0(builder_basesoc_socbushandler_beat_offset[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n19929_2) 
);
defparam n19928_s.ALU_MODE=0;
  ALU n19927_s (
    .SUM(n19927_1),
    .COUT(n19927_2),
    .I0(builder_basesoc_socbushandler_beat_offset[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n19928_2) 
);
defparam n19927_s.ALU_MODE=0;
  ALU n19926_s (
    .SUM(n19926_1),
    .COUT(n19926_2),
    .I0(builder_basesoc_socbushandler_beat_offset[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n19927_2) 
);
defparam n19926_s.ALU_MODE=0;
  ALU n19925_s (
    .SUM(n19925_1),
    .COUT(n19925_2),
    .I0(builder_basesoc_socbushandler_beat_offset[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n19926_2) 
);
defparam n19925_s.ALU_MODE=0;
  ALU n19924_s (
    .SUM(n19924_1),
    .COUT(n19924_2),
    .I0(builder_basesoc_socbushandler_beat_offset[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n19925_2) 
);
defparam n19924_s.ALU_MODE=0;
  ALU n20484_s (
    .SUM(n20484_1),
    .COUT(n20484_2),
    .I0(main_basesoc_bus_errors[1]),
    .I1(main_basesoc_bus_errors[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n20484_s.ALU_MODE=0;
  ALU n20483_s (
    .SUM(n20483_1),
    .COUT(n20483_2),
    .I0(main_basesoc_bus_errors[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n20484_2) 
);
defparam n20483_s.ALU_MODE=0;
  ALU n20482_s (
    .SUM(n20482_1),
    .COUT(n20482_2),
    .I0(main_basesoc_bus_errors[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20483_2) 
);
defparam n20482_s.ALU_MODE=0;
  ALU n20481_s (
    .SUM(n20481_1),
    .COUT(n20481_2),
    .I0(main_basesoc_bus_errors[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n20482_2) 
);
defparam n20481_s.ALU_MODE=0;
  ALU n20480_s (
    .SUM(n20480_1),
    .COUT(n20480_2),
    .I0(main_basesoc_bus_errors[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n20481_2) 
);
defparam n20480_s.ALU_MODE=0;
  ALU n20479_s (
    .SUM(n20479_1),
    .COUT(n20479_2),
    .I0(main_basesoc_bus_errors[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n20480_2) 
);
defparam n20479_s.ALU_MODE=0;
  ALU n20478_s (
    .SUM(n20478_1),
    .COUT(n20478_2),
    .I0(main_basesoc_bus_errors[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n20479_2) 
);
defparam n20478_s.ALU_MODE=0;
  ALU n20477_s (
    .SUM(n20477_1),
    .COUT(n20477_2),
    .I0(main_basesoc_bus_errors[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n20478_2) 
);
defparam n20477_s.ALU_MODE=0;
  ALU n20476_s (
    .SUM(n20476_1),
    .COUT(n20476_2),
    .I0(main_basesoc_bus_errors[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n20477_2) 
);
defparam n20476_s.ALU_MODE=0;
  ALU n20475_s (
    .SUM(n20475_1),
    .COUT(n20475_2),
    .I0(main_basesoc_bus_errors[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n20476_2) 
);
defparam n20475_s.ALU_MODE=0;
  ALU n20474_s (
    .SUM(n20474_1),
    .COUT(n20474_2),
    .I0(main_basesoc_bus_errors[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n20475_2) 
);
defparam n20474_s.ALU_MODE=0;
  ALU n20473_s (
    .SUM(n20473_1),
    .COUT(n20473_2),
    .I0(main_basesoc_bus_errors[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n20474_2) 
);
defparam n20473_s.ALU_MODE=0;
  ALU n20472_s (
    .SUM(n20472_1),
    .COUT(n20472_2),
    .I0(main_basesoc_bus_errors[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n20473_2) 
);
defparam n20472_s.ALU_MODE=0;
  ALU n20471_s (
    .SUM(n20471_1),
    .COUT(n20471_2),
    .I0(main_basesoc_bus_errors[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n20472_2) 
);
defparam n20471_s.ALU_MODE=0;
  ALU n20470_s (
    .SUM(n20470_1),
    .COUT(n20470_2),
    .I0(main_basesoc_bus_errors[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n20471_2) 
);
defparam n20470_s.ALU_MODE=0;
  ALU n20469_s (
    .SUM(n20469_1),
    .COUT(n20469_2),
    .I0(main_basesoc_bus_errors[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n20470_2) 
);
defparam n20469_s.ALU_MODE=0;
  ALU n20468_s (
    .SUM(n20468_1),
    .COUT(n20468_2),
    .I0(main_basesoc_bus_errors[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n20469_2) 
);
defparam n20468_s.ALU_MODE=0;
  ALU n20467_s (
    .SUM(n20467_1),
    .COUT(n20467_2),
    .I0(main_basesoc_bus_errors[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n20468_2) 
);
defparam n20467_s.ALU_MODE=0;
  ALU n20466_s (
    .SUM(n20466_1),
    .COUT(n20466_2),
    .I0(main_basesoc_bus_errors[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n20467_2) 
);
defparam n20466_s.ALU_MODE=0;
  ALU n20465_s (
    .SUM(n20465_1),
    .COUT(n20465_2),
    .I0(main_basesoc_bus_errors[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n20466_2) 
);
defparam n20465_s.ALU_MODE=0;
  ALU n20464_s (
    .SUM(n20464_1),
    .COUT(n20464_2),
    .I0(main_basesoc_bus_errors[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n20465_2) 
);
defparam n20464_s.ALU_MODE=0;
  ALU n20463_s (
    .SUM(n20463_1),
    .COUT(n20463_2),
    .I0(main_basesoc_bus_errors[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n20464_2) 
);
defparam n20463_s.ALU_MODE=0;
  ALU n20462_s (
    .SUM(n20462_1),
    .COUT(n20462_2),
    .I0(main_basesoc_bus_errors[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n20463_2) 
);
defparam n20462_s.ALU_MODE=0;
  ALU n20461_s (
    .SUM(n20461_1),
    .COUT(n20461_2),
    .I0(main_basesoc_bus_errors[24]),
    .I1(GND),
    .I3(GND),
    .CIN(n20462_2) 
);
defparam n20461_s.ALU_MODE=0;
  ALU n20460_s (
    .SUM(n20460_1),
    .COUT(n20460_2),
    .I0(main_basesoc_bus_errors[25]),
    .I1(GND),
    .I3(GND),
    .CIN(n20461_2) 
);
defparam n20460_s.ALU_MODE=0;
  ALU n20459_s (
    .SUM(n20459_1),
    .COUT(n20459_2),
    .I0(main_basesoc_bus_errors[26]),
    .I1(GND),
    .I3(GND),
    .CIN(n20460_2) 
);
defparam n20459_s.ALU_MODE=0;
  ALU n20458_s (
    .SUM(n20458_1),
    .COUT(n20458_2),
    .I0(main_basesoc_bus_errors[27]),
    .I1(GND),
    .I3(GND),
    .CIN(n20459_2) 
);
defparam n20458_s.ALU_MODE=0;
  ALU n20457_s (
    .SUM(n20457_1),
    .COUT(n20457_2),
    .I0(main_basesoc_bus_errors[28]),
    .I1(GND),
    .I3(GND),
    .CIN(n20458_2) 
);
defparam n20457_s.ALU_MODE=0;
  ALU n20456_s (
    .SUM(n20456_1),
    .COUT(n20456_2),
    .I0(main_basesoc_bus_errors[29]),
    .I1(GND),
    .I3(GND),
    .CIN(n20457_2) 
);
defparam n20456_s.ALU_MODE=0;
  ALU n20455_s (
    .SUM(n20455_1),
    .COUT(n20455_2),
    .I0(main_basesoc_bus_errors[30]),
    .I1(GND),
    .I3(GND),
    .CIN(n20456_2) 
);
defparam n20455_s.ALU_MODE=0;
  ALU n20454_s (
    .SUM(n20454_1),
    .COUT(n20454_0_COUT),
    .I0(main_basesoc_bus_errors[31]),
    .I1(GND),
    .I3(GND),
    .CIN(n20455_2) 
);
defparam n20454_s.ALU_MODE=0;
  ALU n22266_s (
    .SUM(n22266_1),
    .COUT(n22266_2),
    .I0(main_vfb_dma_res_fifo_produce[1]),
    .I1(main_vfb_dma_res_fifo_produce[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n22266_s.ALU_MODE=0;
  ALU n22265_s (
    .SUM(n22265_1),
    .COUT(n22265_2),
    .I0(main_vfb_dma_res_fifo_produce[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n22266_2) 
);
defparam n22265_s.ALU_MODE=0;
  ALU n22264_s (
    .SUM(n22264_1),
    .COUT(n22264_2),
    .I0(main_vfb_dma_res_fifo_produce[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n22265_2) 
);
defparam n22264_s.ALU_MODE=0;
  ALU n22263_s (
    .SUM(n22263_1),
    .COUT(n22263_2),
    .I0(main_vfb_dma_res_fifo_produce[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n22264_2) 
);
defparam n22263_s.ALU_MODE=0;
  ALU n22262_s (
    .SUM(n22262_1),
    .COUT(n22262_2),
    .I0(main_vfb_dma_res_fifo_produce[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n22263_2) 
);
defparam n22262_s.ALU_MODE=0;
  ALU n22261_s (
    .SUM(n22261_1),
    .COUT(n22261_2),
    .I0(main_vfb_dma_res_fifo_produce[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n22262_2) 
);
defparam n22261_s.ALU_MODE=0;
  ALU n22260_s (
    .SUM(n22260_1),
    .COUT(n22260_2),
    .I0(main_vfb_dma_res_fifo_produce[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n22261_2) 
);
defparam n22260_s.ALU_MODE=0;
  ALU n22259_s (
    .SUM(n22259_1),
    .COUT(n22259_2),
    .I0(main_vfb_dma_res_fifo_produce[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n22260_2) 
);
defparam n22259_s.ALU_MODE=0;
  ALU n22258_s (
    .SUM(n22258_1),
    .COUT(n22258_2),
    .I0(main_vfb_dma_res_fifo_produce[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n22259_2) 
);
defparam n22258_s.ALU_MODE=0;
  ALU n22257_s (
    .SUM(n22257_1),
    .COUT(n22257_2),
    .I0(main_vfb_dma_res_fifo_produce[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n22258_2) 
);
defparam n22257_s.ALU_MODE=0;
  ALU n22256_s (
    .SUM(n22256_1),
    .COUT(n22256_2),
    .I0(main_vfb_dma_res_fifo_produce[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n22257_2) 
);
defparam n22256_s.ALU_MODE=0;
  ALU n22255_s (
    .SUM(n22255_1),
    .COUT(n22255_2),
    .I0(main_vfb_dma_res_fifo_produce[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n22256_2) 
);
defparam n22255_s.ALU_MODE=0;
  ALU n22254_s (
    .SUM(n22254_1),
    .COUT(n22254_0_COUT),
    .I0(main_vfb_dma_res_fifo_produce[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n22255_2) 
);
defparam n22254_s.ALU_MODE=0;
  ALU n22406_s (
    .SUM(n22406_1),
    .COUT(n22406_2),
    .I0(main_vfb_dma_fifo_produce[1]),
    .I1(main_vfb_dma_fifo_produce[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n22406_s.ALU_MODE=0;
  ALU n22405_s (
    .SUM(n22405_1),
    .COUT(n22405_2),
    .I0(main_vfb_dma_fifo_produce[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n22406_2) 
);
defparam n22405_s.ALU_MODE=0;
  ALU n22404_s (
    .SUM(n22404_1),
    .COUT(n22404_2),
    .I0(main_vfb_dma_fifo_produce[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n22405_2) 
);
defparam n22404_s.ALU_MODE=0;
  ALU n22403_s (
    .SUM(n22403_1),
    .COUT(n22403_2),
    .I0(main_vfb_dma_fifo_produce[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n22404_2) 
);
defparam n22403_s.ALU_MODE=0;
  ALU n22402_s (
    .SUM(n22402_1),
    .COUT(n22402_2),
    .I0(main_vfb_dma_fifo_produce[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n22403_2) 
);
defparam n22402_s.ALU_MODE=0;
  ALU n22401_s (
    .SUM(n22401_1),
    .COUT(n22401_2),
    .I0(main_vfb_dma_fifo_produce[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n22402_2) 
);
defparam n22401_s.ALU_MODE=0;
  ALU n22400_s (
    .SUM(n22400_1),
    .COUT(n22400_2),
    .I0(main_vfb_dma_fifo_produce[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n22401_2) 
);
defparam n22400_s.ALU_MODE=0;
  ALU n22399_s (
    .SUM(n22399_1),
    .COUT(n22399_2),
    .I0(main_vfb_dma_fifo_produce[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n22400_2) 
);
defparam n22399_s.ALU_MODE=0;
  ALU n22398_s (
    .SUM(n22398_1),
    .COUT(n22398_2),
    .I0(main_vfb_dma_fifo_produce[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n22399_2) 
);
defparam n22398_s.ALU_MODE=0;
  ALU n22397_s (
    .SUM(n22397_1),
    .COUT(n22397_2),
    .I0(main_vfb_dma_fifo_produce[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n22398_2) 
);
defparam n22397_s.ALU_MODE=0;
  ALU n22396_s (
    .SUM(n22396_1),
    .COUT(n22396_2),
    .I0(main_vfb_dma_fifo_produce[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n22397_2) 
);
defparam n22396_s.ALU_MODE=0;
  ALU n22395_s (
    .SUM(n22395_1),
    .COUT(n22395_2),
    .I0(main_vfb_dma_fifo_produce[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n22396_2) 
);
defparam n22395_s.ALU_MODE=0;
  ALU n22394_s (
    .SUM(n22394_1),
    .COUT(n22394_0_COUT),
    .I0(main_vfb_dma_fifo_produce[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n22395_2) 
);
defparam n22394_s.ALU_MODE=0;
  ALU n22435_s (
    .SUM(n22435_1),
    .COUT(n22435_2),
    .I0(main_vfb_dma_fifo_consume[1]),
    .I1(main_vfb_dma_fifo_consume[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n22435_s.ALU_MODE=0;
  ALU n22434_s (
    .SUM(n22434_1),
    .COUT(n22434_2),
    .I0(main_vfb_dma_fifo_consume[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n22435_2) 
);
defparam n22434_s.ALU_MODE=0;
  ALU n22433_s (
    .SUM(n22433_1),
    .COUT(n22433_2),
    .I0(main_vfb_dma_fifo_consume[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n22434_2) 
);
defparam n22433_s.ALU_MODE=0;
  ALU n22432_s (
    .SUM(n22432_1),
    .COUT(n22432_2),
    .I0(main_vfb_dma_fifo_consume[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n22433_2) 
);
defparam n22432_s.ALU_MODE=0;
  ALU n22431_s (
    .SUM(n22431_1),
    .COUT(n22431_2),
    .I0(main_vfb_dma_fifo_consume[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n22432_2) 
);
defparam n22431_s.ALU_MODE=0;
  ALU n22430_s (
    .SUM(n22430_1),
    .COUT(n22430_2),
    .I0(main_vfb_dma_fifo_consume[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n22431_2) 
);
defparam n22430_s.ALU_MODE=0;
  ALU n22429_s (
    .SUM(n22429_1),
    .COUT(n22429_2),
    .I0(main_vfb_dma_fifo_consume[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n22430_2) 
);
defparam n22429_s.ALU_MODE=0;
  ALU n22428_s (
    .SUM(n22428_1),
    .COUT(n22428_2),
    .I0(main_vfb_dma_fifo_consume[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n22429_2) 
);
defparam n22428_s.ALU_MODE=0;
  ALU n22427_s (
    .SUM(n22427_1),
    .COUT(n22427_2),
    .I0(main_vfb_dma_fifo_consume[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n22428_2) 
);
defparam n22427_s.ALU_MODE=0;
  ALU n22426_s (
    .SUM(n22426_1),
    .COUT(n22426_2),
    .I0(main_vfb_dma_fifo_consume[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n22427_2) 
);
defparam n22426_s.ALU_MODE=0;
  ALU n22425_s (
    .SUM(n22425_1),
    .COUT(n22425_2),
    .I0(main_vfb_dma_fifo_consume[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n22426_2) 
);
defparam n22425_s.ALU_MODE=0;
  ALU n22424_s (
    .SUM(n22424_1),
    .COUT(n22424_2),
    .I0(main_vfb_dma_fifo_consume[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n22425_2) 
);
defparam n22424_s.ALU_MODE=0;
  ALU n22423_s (
    .SUM(n22423_1),
    .COUT(n22423_0_COUT),
    .I0(main_vfb_dma_fifo_consume[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n22424_2) 
);
defparam n22423_s.ALU_MODE=0;
  ALU n22593_s (
    .SUM(n22593_1),
    .COUT(n22593_2),
    .I0(clk_divider1[1]),
    .I1(clk_divider1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n22593_s.ALU_MODE=0;
  ALU n22592_s (
    .SUM(n22592_1),
    .COUT(n22592_2),
    .I0(clk_divider1[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n22593_2) 
);
defparam n22592_s.ALU_MODE=0;
  ALU n22591_s (
    .SUM(n22591_1),
    .COUT(n22591_2),
    .I0(clk_divider1[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n22592_2) 
);
defparam n22591_s.ALU_MODE=0;
  ALU n22590_s (
    .SUM(n22590_1),
    .COUT(n22590_2),
    .I0(clk_divider1[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n22591_2) 
);
defparam n22590_s.ALU_MODE=0;
  ALU n22589_s (
    .SUM(n22589_1),
    .COUT(n22589_2),
    .I0(clk_divider1[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n22590_2) 
);
defparam n22589_s.ALU_MODE=0;
  ALU n22588_s (
    .SUM(n22588_1),
    .COUT(n22588_2),
    .I0(clk_divider1[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n22589_2) 
);
defparam n22588_s.ALU_MODE=0;
  ALU n22587_s (
    .SUM(n22587_1),
    .COUT(n22587_2),
    .I0(clk_divider1[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n22588_2) 
);
defparam n22587_s.ALU_MODE=0;
  ALU n22586_s (
    .SUM(n22586_1),
    .COUT(n22586_2),
    .I0(clk_divider1[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n22587_2) 
);
defparam n22586_s.ALU_MODE=0;
  ALU n22585_s (
    .SUM(n22585_1),
    .COUT(n22585_2),
    .I0(clk_divider1[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n22586_2) 
);
defparam n22585_s.ALU_MODE=0;
  ALU n22584_s (
    .SUM(n22584_1),
    .COUT(n22584_2),
    .I0(clk_divider1[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n22585_2) 
);
defparam n22584_s.ALU_MODE=0;
  ALU n22583_s (
    .SUM(n22583_1),
    .COUT(n22583_2),
    .I0(clk_divider1[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n22584_2) 
);
defparam n22583_s.ALU_MODE=0;
  ALU n22582_s (
    .SUM(n22582_1),
    .COUT(n22582_2),
    .I0(clk_divider1[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n22583_2) 
);
defparam n22582_s.ALU_MODE=0;
  ALU n22581_s (
    .SUM(n22581_1),
    .COUT(n22581_2),
    .I0(clk_divider1[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n22582_2) 
);
defparam n22581_s.ALU_MODE=0;
  ALU n22580_s (
    .SUM(n22580_1),
    .COUT(n22580_2),
    .I0(clk_divider1[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n22581_2) 
);
defparam n22580_s.ALU_MODE=0;
  ALU n22579_s (
    .SUM(n22579_1),
    .COUT(n22579_0_COUT),
    .I0(clk_divider1[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n22580_2) 
);
defparam n22579_s.ALU_MODE=0;
  ALU main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_2_s (
    .SUM(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[2]),
    .COUT(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_2_3),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[2]),
    .I1(main_basesoc_basesoc_socbushandler_beat_offset[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_2_s.ALU_MODE=0;
  ALU main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_3_s (
    .SUM(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[3]),
    .COUT(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_3_3),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[3]),
    .I1(main_basesoc_basesoc_socbushandler_beat_offset[3]),
    .I3(GND),
    .CIN(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_2_3) 
);
defparam main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_3_s.ALU_MODE=0;
  ALU main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_4_s (
    .SUM(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[4]),
    .COUT(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_4_3),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[4]),
    .I1(main_basesoc_basesoc_socbushandler_beat_offset[4]),
    .I3(GND),
    .CIN(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_3_3) 
);
defparam main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_4_s.ALU_MODE=0;
  ALU main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_5_s (
    .SUM(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[5]),
    .COUT(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_5_3),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[5]),
    .I1(main_basesoc_basesoc_socbushandler_beat_offset[5]),
    .I3(GND),
    .CIN(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_4_3) 
);
defparam main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_5_s.ALU_MODE=0;
  ALU main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_6_s (
    .SUM(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[6]),
    .COUT(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_6_3),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[6]),
    .I1(main_basesoc_basesoc_socbushandler_beat_offset[6]),
    .I3(GND),
    .CIN(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_5_3) 
);
defparam main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_6_s.ALU_MODE=0;
  ALU main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_7_s (
    .SUM(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[7]),
    .COUT(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_7_3),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[7]),
    .I1(main_basesoc_basesoc_socbushandler_beat_offset[7]),
    .I3(GND),
    .CIN(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_6_3) 
);
defparam main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_7_s.ALU_MODE=0;
  ALU main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_8_s (
    .SUM(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[8]),
    .COUT(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_8_3),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[8]),
    .I1(main_basesoc_basesoc_socbushandler_beat_offset[8]),
    .I3(GND),
    .CIN(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_7_3) 
);
defparam main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_8_s.ALU_MODE=0;
  ALU main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_9_s (
    .SUM(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[9]),
    .COUT(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_9_3),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[9]),
    .I1(main_basesoc_basesoc_socbushandler_beat_offset[9]),
    .I3(GND),
    .CIN(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_8_3) 
);
defparam main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_9_s.ALU_MODE=0;
  ALU main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_10_s (
    .SUM(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[10]),
    .COUT(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_10_3),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[10]),
    .I1(main_basesoc_basesoc_socbushandler_beat_offset[10]),
    .I3(GND),
    .CIN(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_9_3) 
);
defparam main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_10_s.ALU_MODE=0;
  ALU main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_11_s (
    .SUM(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[11]),
    .COUT(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_11_3),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[11]),
    .I1(main_basesoc_basesoc_socbushandler_beat_offset[11]),
    .I3(GND),
    .CIN(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_10_3) 
);
defparam main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_11_s.ALU_MODE=0;
  ALU main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_12_s (
    .SUM(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[12]),
    .COUT(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_12_3),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[12]),
    .I1(main_basesoc_basesoc_socbushandler_beat_offset[12]),
    .I3(GND),
    .CIN(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_11_3) 
);
defparam main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_12_s.ALU_MODE=0;
  ALU main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_13_s (
    .SUM(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[13]),
    .COUT(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_13_3),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[13]),
    .I1(main_basesoc_basesoc_socbushandler_beat_offset[12]),
    .I3(GND),
    .CIN(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_12_3) 
);
defparam main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_13_s.ALU_MODE=0;
  ALU main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_14_s (
    .SUM(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[14]),
    .COUT(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_14_3),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[14]),
    .I1(main_basesoc_basesoc_socbushandler_beat_offset[12]),
    .I3(GND),
    .CIN(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_13_3) 
);
defparam main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_14_s.ALU_MODE=0;
  ALU main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_15_s (
    .SUM(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr[15]),
    .COUT(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_15_0_COUT),
    .I0(main_basesoc_basesoc_socbushandler_pipe_valid_source_payload_addr[15]),
    .I1(main_basesoc_basesoc_socbushandler_beat_offset[12]),
    .I3(GND),
    .CIN(main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_14_3) 
);
defparam main_basesoc_basesoc_socbushandler_ax_beat_payload_addr_15_s.ALU_MODE=0;
  ALU main_basesoc_socbushandler_ax_beat_payload_addr_2_s (
    .SUM(main_basesoc_socbushandler_ax_beat_payload_addr[2]),
    .COUT(main_basesoc_socbushandler_ax_beat_payload_addr_2_3),
    .I0(main_basesoc_socbushandler_pipe_valid_source_payload_addr[2]),
    .I1(main_basesoc_socbushandler_beat_offset[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam main_basesoc_socbushandler_ax_beat_payload_addr_2_s.ALU_MODE=0;
  ALU main_basesoc_socbushandler_ax_beat_payload_addr_3_s (
    .SUM(main_basesoc_socbushandler_ax_beat_payload_addr[3]),
    .COUT(main_basesoc_socbushandler_ax_beat_payload_addr_3_3),
    .I0(main_basesoc_socbushandler_pipe_valid_source_payload_addr[3]),
    .I1(main_basesoc_socbushandler_beat_offset[3]),
    .I3(GND),
    .CIN(main_basesoc_socbushandler_ax_beat_payload_addr_2_3) 
);
defparam main_basesoc_socbushandler_ax_beat_payload_addr_3_s.ALU_MODE=0;
  ALU main_basesoc_socbushandler_ax_beat_payload_addr_4_s (
    .SUM(main_basesoc_socbushandler_ax_beat_payload_addr[4]),
    .COUT(main_basesoc_socbushandler_ax_beat_payload_addr_4_3),
    .I0(main_basesoc_socbushandler_pipe_valid_source_payload_addr[4]),
    .I1(main_basesoc_socbushandler_beat_offset[4]),
    .I3(GND),
    .CIN(main_basesoc_socbushandler_ax_beat_payload_addr_3_3) 
);
defparam main_basesoc_socbushandler_ax_beat_payload_addr_4_s.ALU_MODE=0;
  ALU main_basesoc_socbushandler_ax_beat_payload_addr_5_s (
    .SUM(main_basesoc_socbushandler_ax_beat_payload_addr[5]),
    .COUT(main_basesoc_socbushandler_ax_beat_payload_addr_5_3),
    .I0(main_basesoc_socbushandler_pipe_valid_source_payload_addr[5]),
    .I1(main_basesoc_socbushandler_beat_offset[5]),
    .I3(GND),
    .CIN(main_basesoc_socbushandler_ax_beat_payload_addr_4_3) 
);
defparam main_basesoc_socbushandler_ax_beat_payload_addr_5_s.ALU_MODE=0;
  ALU main_basesoc_socbushandler_ax_beat_payload_addr_6_s (
    .SUM(main_basesoc_socbushandler_ax_beat_payload_addr[6]),
    .COUT(main_basesoc_socbushandler_ax_beat_payload_addr_6_3),
    .I0(main_basesoc_socbushandler_pipe_valid_source_payload_addr[6]),
    .I1(main_basesoc_socbushandler_beat_offset[6]),
    .I3(GND),
    .CIN(main_basesoc_socbushandler_ax_beat_payload_addr_5_3) 
);
defparam main_basesoc_socbushandler_ax_beat_payload_addr_6_s.ALU_MODE=0;
  ALU main_basesoc_socbushandler_ax_beat_payload_addr_7_s (
    .SUM(main_basesoc_socbushandler_ax_beat_payload_addr[7]),
    .COUT(main_basesoc_socbushandler_ax_beat_payload_addr_7_3),
    .I0(main_basesoc_socbushandler_pipe_valid_source_payload_addr[7]),
    .I1(main_basesoc_socbushandler_beat_offset[7]),
    .I3(GND),
    .CIN(main_basesoc_socbushandler_ax_beat_payload_addr_6_3) 
);
defparam main_basesoc_socbushandler_ax_beat_payload_addr_7_s.ALU_MODE=0;
  ALU main_basesoc_socbushandler_ax_beat_payload_addr_8_s (
    .SUM(main_basesoc_socbushandler_ax_beat_payload_addr[8]),
    .COUT(main_basesoc_socbushandler_ax_beat_payload_addr_8_3),
    .I0(main_basesoc_socbushandler_pipe_valid_source_payload_addr[8]),
    .I1(main_basesoc_socbushandler_beat_offset[8]),
    .I3(GND),
    .CIN(main_basesoc_socbushandler_ax_beat_payload_addr_7_3) 
);
defparam main_basesoc_socbushandler_ax_beat_payload_addr_8_s.ALU_MODE=0;
  ALU main_basesoc_socbushandler_ax_beat_payload_addr_9_s (
    .SUM(main_basesoc_socbushandler_ax_beat_payload_addr[9]),
    .COUT(main_basesoc_socbushandler_ax_beat_payload_addr_9_3),
    .I0(main_basesoc_socbushandler_pipe_valid_source_payload_addr[9]),
    .I1(main_basesoc_socbushandler_beat_offset[9]),
    .I3(GND),
    .CIN(main_basesoc_socbushandler_ax_beat_payload_addr_8_3) 
);
defparam main_basesoc_socbushandler_ax_beat_payload_addr_9_s.ALU_MODE=0;
  ALU main_basesoc_socbushandler_ax_beat_payload_addr_10_s (
    .SUM(main_basesoc_socbushandler_ax_beat_payload_addr[10]),
    .COUT(main_basesoc_socbushandler_ax_beat_payload_addr_10_3),
    .I0(main_basesoc_socbushandler_pipe_valid_source_payload_addr[10]),
    .I1(main_basesoc_socbushandler_beat_offset[10]),
    .I3(GND),
    .CIN(main_basesoc_socbushandler_ax_beat_payload_addr_9_3) 
);
defparam main_basesoc_socbushandler_ax_beat_payload_addr_10_s.ALU_MODE=0;
  ALU main_basesoc_socbushandler_ax_beat_payload_addr_11_s (
    .SUM(main_basesoc_socbushandler_ax_beat_payload_addr[11]),
    .COUT(main_basesoc_socbushandler_ax_beat_payload_addr_11_3),
    .I0(main_basesoc_socbushandler_pipe_valid_source_payload_addr[11]),
    .I1(main_basesoc_socbushandler_beat_offset[11]),
    .I3(GND),
    .CIN(main_basesoc_socbushandler_ax_beat_payload_addr_10_3) 
);
defparam main_basesoc_socbushandler_ax_beat_payload_addr_11_s.ALU_MODE=0;
  ALU main_basesoc_socbushandler_ax_beat_payload_addr_12_s (
    .SUM(main_basesoc_socbushandler_ax_beat_payload_addr[12]),
    .COUT(main_basesoc_socbushandler_ax_beat_payload_addr_12_0_COUT),
    .I0(main_basesoc_socbushandler_pipe_valid_source_payload_addr[12]),
    .I1(main_basesoc_socbushandler_beat_offset[12]),
    .I3(GND),
    .CIN(main_basesoc_socbushandler_ax_beat_payload_addr_11_3) 
);
defparam main_basesoc_socbushandler_ax_beat_payload_addr_12_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_2_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[2]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_2_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[2]),
    .I1(main_bridge_axi2axi_lite_beat_offset[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_2_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_3_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[3]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_3_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[3]),
    .I1(main_bridge_axi2axi_lite_beat_offset[3]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_2_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_3_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_4_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[4]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_4_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[4]),
    .I1(main_bridge_axi2axi_lite_beat_offset[4]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_3_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_4_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_5_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[5]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_5_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[5]),
    .I1(main_bridge_axi2axi_lite_beat_offset[5]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_4_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_5_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_6_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[6]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_6_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[6]),
    .I1(main_bridge_axi2axi_lite_beat_offset[6]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_5_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_6_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_7_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[7]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_7_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[7]),
    .I1(main_bridge_axi2axi_lite_beat_offset[7]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_6_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_7_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_8_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[8]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_8_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[8]),
    .I1(main_bridge_axi2axi_lite_beat_offset[8]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_7_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_8_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_9_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[9]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_9_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[9]),
    .I1(main_bridge_axi2axi_lite_beat_offset[9]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_8_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_9_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_10_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[10]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_10_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[10]),
    .I1(main_bridge_axi2axi_lite_beat_offset[10]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_9_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_10_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_11_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[11]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_11_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[11]),
    .I1(main_bridge_axi2axi_lite_beat_offset[11]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_10_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_11_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_12_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[12]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_12_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[12]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_11_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_12_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_13_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[13]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_13_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[13]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_12_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_13_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_14_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[14]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_14_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[14]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_13_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_14_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_15_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[15]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_15_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[15]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_14_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_15_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_16_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[16]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_16_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[16]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_15_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_16_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_17_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[17]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_17_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[17]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_16_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_17_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_18_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[18]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_18_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[18]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_17_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_18_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_19_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[19]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_19_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[19]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_18_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_19_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_20_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[20]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_20_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[20]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_19_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_20_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_21_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[21]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_21_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[21]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_20_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_21_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_22_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[22]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_22_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[22]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_21_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_22_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_23_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[23]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_23_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[23]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_22_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_23_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_24_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[24]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_24_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[24]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_23_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_24_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_25_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[25]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_25_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[25]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_24_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_25_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_26_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[26]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_26_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[26]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_25_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_26_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_27_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[27]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_27_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[27]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_26_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_27_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_28_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[28]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_28_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[28]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_27_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_28_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_29_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[29]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_29_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[29]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_28_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_29_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_30_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[30]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_30_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[30]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_29_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_30_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_31_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[31]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_31_0_COUT),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[31]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_30_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_31_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_2_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[2]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_2_3),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[2]),
    .I1(builder_basesoc_socbushandler_beat_offset[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_2_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_3_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[3]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_3_3),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[3]),
    .I1(builder_basesoc_socbushandler_beat_offset[3]),
    .I3(GND),
    .CIN(builder_basesoc_socbushandler_ax_beat_payload_addr_2_3) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_3_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_4_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[4]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_4_3),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[4]),
    .I1(builder_basesoc_socbushandler_beat_offset[4]),
    .I3(GND),
    .CIN(builder_basesoc_socbushandler_ax_beat_payload_addr_3_3) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_4_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_5_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[5]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_5_3),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[5]),
    .I1(builder_basesoc_socbushandler_beat_offset[5]),
    .I3(GND),
    .CIN(builder_basesoc_socbushandler_ax_beat_payload_addr_4_3) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_5_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_6_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[6]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_6_3),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[6]),
    .I1(builder_basesoc_socbushandler_beat_offset[6]),
    .I3(GND),
    .CIN(builder_basesoc_socbushandler_ax_beat_payload_addr_5_3) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_6_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_7_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[7]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_7_3),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[7]),
    .I1(builder_basesoc_socbushandler_beat_offset[7]),
    .I3(GND),
    .CIN(builder_basesoc_socbushandler_ax_beat_payload_addr_6_3) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_7_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_8_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[8]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_8_3),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[8]),
    .I1(builder_basesoc_socbushandler_beat_offset[8]),
    .I3(GND),
    .CIN(builder_basesoc_socbushandler_ax_beat_payload_addr_7_3) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_8_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_9_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[9]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_9_3),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[9]),
    .I1(builder_basesoc_socbushandler_beat_offset[9]),
    .I3(GND),
    .CIN(builder_basesoc_socbushandler_ax_beat_payload_addr_8_3) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_9_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_10_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[10]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_10_3),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[10]),
    .I1(builder_basesoc_socbushandler_beat_offset[10]),
    .I3(GND),
    .CIN(builder_basesoc_socbushandler_ax_beat_payload_addr_9_3) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_10_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_11_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[11]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_11_3),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[11]),
    .I1(builder_basesoc_socbushandler_beat_offset[11]),
    .I3(GND),
    .CIN(builder_basesoc_socbushandler_ax_beat_payload_addr_10_3) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_11_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_12_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[12]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_12_3),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[12]),
    .I1(builder_basesoc_socbushandler_beat_offset[12]),
    .I3(GND),
    .CIN(builder_basesoc_socbushandler_ax_beat_payload_addr_11_3) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_12_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_13_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[13]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_13_3),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[13]),
    .I1(builder_basesoc_socbushandler_beat_offset[12]),
    .I3(GND),
    .CIN(builder_basesoc_socbushandler_ax_beat_payload_addr_12_3) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_13_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_14_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[14]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_14_3),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[14]),
    .I1(builder_basesoc_socbushandler_beat_offset[12]),
    .I3(GND),
    .CIN(builder_basesoc_socbushandler_ax_beat_payload_addr_13_3) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_14_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_15_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[15]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_15_0_COUT),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[15]),
    .I1(builder_basesoc_socbushandler_beat_offset[12]),
    .I3(GND),
    .CIN(builder_basesoc_socbushandler_ax_beat_payload_addr_14_3) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_15_s.ALU_MODE=0;
  ALU n19064_s (
    .SUM(n19064_2),
    .COUT(n19064_3),
    .I0(main_por_count[1]),
    .I1(VCC),
    .I3(GND),
    .CIN(main_por_count[0]) 
);
defparam n19064_s.ALU_MODE=0;
  ALU n19063_s (
    .SUM(n19063_2),
    .COUT(n19063_3),
    .I0(main_por_count[2]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19064_3) 
);
defparam n19063_s.ALU_MODE=0;
  ALU n19062_s (
    .SUM(n19062_2),
    .COUT(n19062_3),
    .I0(main_por_count[3]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19063_3) 
);
defparam n19062_s.ALU_MODE=0;
  ALU n19061_s (
    .SUM(n19061_2),
    .COUT(n19061_3),
    .I0(main_por_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19062_3) 
);
defparam n19061_s.ALU_MODE=0;
  ALU n19060_s (
    .SUM(n19060_2),
    .COUT(n19060_3),
    .I0(main_por_count[5]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19061_3) 
);
defparam n19060_s.ALU_MODE=0;
  ALU n19059_s (
    .SUM(n19059_2),
    .COUT(n19059_3),
    .I0(main_por_count[6]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19060_3) 
);
defparam n19059_s.ALU_MODE=0;
  ALU n19058_s (
    .SUM(n19058_2),
    .COUT(n19058_3),
    .I0(main_por_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19059_3) 
);
defparam n19058_s.ALU_MODE=0;
  ALU n19057_s (
    .SUM(n19057_2),
    .COUT(n19057_3),
    .I0(main_por_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19058_3) 
);
defparam n19057_s.ALU_MODE=0;
  ALU n19056_s (
    .SUM(n19056_2),
    .COUT(n19056_3),
    .I0(main_por_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19057_3) 
);
defparam n19056_s.ALU_MODE=0;
  ALU n19055_s (
    .SUM(n19055_2),
    .COUT(n19055_3),
    .I0(main_por_count[10]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19056_3) 
);
defparam n19055_s.ALU_MODE=0;
  ALU n19054_s (
    .SUM(n19054_2),
    .COUT(n19054_3),
    .I0(main_por_count[11]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19055_3) 
);
defparam n19054_s.ALU_MODE=0;
  ALU n19053_s (
    .SUM(n19053_2),
    .COUT(n19053_3),
    .I0(main_por_count[12]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19054_3) 
);
defparam n19053_s.ALU_MODE=0;
  ALU n19052_s (
    .SUM(n19052_2),
    .COUT(n19052_3),
    .I0(main_por_count[13]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19053_3) 
);
defparam n19052_s.ALU_MODE=0;
  ALU n19051_s (
    .SUM(n19051_2),
    .COUT(n19051_3),
    .I0(main_por_count[14]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19052_3) 
);
defparam n19051_s.ALU_MODE=0;
  ALU n19050_s (
    .SUM(n19050_2),
    .COUT(n19050_0_COUT),
    .I0(main_por_count[15]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19051_3) 
);
defparam n19050_s.ALU_MODE=0;
  ALU n20316_s (
    .SUM(n20316_2),
    .COUT(n20316_3),
    .I0(builder_wr_timer_count[1]),
    .I1(VCC),
    .I3(GND),
    .CIN(builder_wr_timer_count[0]) 
);
defparam n20316_s.ALU_MODE=0;
  ALU n20315_s (
    .SUM(n20315_2),
    .COUT(n20315_3),
    .I0(builder_wr_timer_count[2]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20316_3) 
);
defparam n20315_s.ALU_MODE=0;
  ALU n20314_s (
    .SUM(n20314_2),
    .COUT(n20314_3),
    .I0(builder_wr_timer_count[3]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20315_3) 
);
defparam n20314_s.ALU_MODE=0;
  ALU n20313_s (
    .SUM(n20313_2),
    .COUT(n20313_3),
    .I0(builder_wr_timer_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20314_3) 
);
defparam n20313_s.ALU_MODE=0;
  ALU n20312_s (
    .SUM(n20312_2),
    .COUT(n20312_3),
    .I0(builder_wr_timer_count[5]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20313_3) 
);
defparam n20312_s.ALU_MODE=0;
  ALU n20311_s (
    .SUM(n20311_2),
    .COUT(n20311_3),
    .I0(builder_wr_timer_count[6]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20312_3) 
);
defparam n20311_s.ALU_MODE=0;
  ALU n20310_s (
    .SUM(n20310_2),
    .COUT(n20310_3),
    .I0(builder_wr_timer_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20311_3) 
);
defparam n20310_s.ALU_MODE=0;
  ALU n20309_s (
    .SUM(n20309_2),
    .COUT(n20309_3),
    .I0(builder_wr_timer_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20310_3) 
);
defparam n20309_s.ALU_MODE=0;
  ALU n20308_s (
    .SUM(n20308_2),
    .COUT(n20308_3),
    .I0(builder_wr_timer_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20309_3) 
);
defparam n20308_s.ALU_MODE=0;
  ALU n20307_s (
    .SUM(n20307_2),
    .COUT(n20307_3),
    .I0(builder_wr_timer_count[10]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20308_3) 
);
defparam n20307_s.ALU_MODE=0;
  ALU n20306_s (
    .SUM(n20306_2),
    .COUT(n20306_3),
    .I0(builder_wr_timer_count[11]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20307_3) 
);
defparam n20306_s.ALU_MODE=0;
  ALU n20305_s (
    .SUM(n20305_2),
    .COUT(n20305_3),
    .I0(builder_wr_timer_count[12]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20306_3) 
);
defparam n20305_s.ALU_MODE=0;
  ALU n20304_s (
    .SUM(n20304_2),
    .COUT(n20304_3),
    .I0(builder_wr_timer_count[13]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20305_3) 
);
defparam n20304_s.ALU_MODE=0;
  ALU n20303_s (
    .SUM(n20303_2),
    .COUT(n20303_3),
    .I0(builder_wr_timer_count[14]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20304_3) 
);
defparam n20303_s.ALU_MODE=0;
  ALU n20302_s (
    .SUM(n20302_2),
    .COUT(n20302_3),
    .I0(builder_wr_timer_count[15]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20303_3) 
);
defparam n20302_s.ALU_MODE=0;
  ALU n20301_s (
    .SUM(n20301_2),
    .COUT(n20301_3),
    .I0(builder_wr_timer_count[16]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20302_3) 
);
defparam n20301_s.ALU_MODE=0;
  ALU n20300_s (
    .SUM(n20300_2),
    .COUT(n20300_3),
    .I0(builder_wr_timer_count[17]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20301_3) 
);
defparam n20300_s.ALU_MODE=0;
  ALU n20299_s (
    .SUM(n20299_2),
    .COUT(n20299_3),
    .I0(builder_wr_timer_count[18]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20300_3) 
);
defparam n20299_s.ALU_MODE=0;
  ALU n20298_s (
    .SUM(n20298_2),
    .COUT(n20298_0_COUT),
    .I0(builder_wr_timer_count[19]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20299_3) 
);
defparam n20298_s.ALU_MODE=0;
  ALU n20378_s (
    .SUM(n20378_2),
    .COUT(n20378_3),
    .I0(builder_rd_timer_count[1]),
    .I1(VCC),
    .I3(GND),
    .CIN(builder_rd_timer_count[0]) 
);
defparam n20378_s.ALU_MODE=0;
  ALU n20377_s (
    .SUM(n20377_2),
    .COUT(n20377_3),
    .I0(builder_rd_timer_count[2]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20378_3) 
);
defparam n20377_s.ALU_MODE=0;
  ALU n20376_s (
    .SUM(n20376_2),
    .COUT(n20376_3),
    .I0(builder_rd_timer_count[3]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20377_3) 
);
defparam n20376_s.ALU_MODE=0;
  ALU n20375_s (
    .SUM(n20375_2),
    .COUT(n20375_3),
    .I0(builder_rd_timer_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20376_3) 
);
defparam n20375_s.ALU_MODE=0;
  ALU n20374_s (
    .SUM(n20374_2),
    .COUT(n20374_3),
    .I0(builder_rd_timer_count[5]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20375_3) 
);
defparam n20374_s.ALU_MODE=0;
  ALU n20373_s (
    .SUM(n20373_2),
    .COUT(n20373_3),
    .I0(builder_rd_timer_count[6]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20374_3) 
);
defparam n20373_s.ALU_MODE=0;
  ALU n20372_s (
    .SUM(n20372_2),
    .COUT(n20372_3),
    .I0(builder_rd_timer_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20373_3) 
);
defparam n20372_s.ALU_MODE=0;
  ALU n20371_s (
    .SUM(n20371_2),
    .COUT(n20371_3),
    .I0(builder_rd_timer_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20372_3) 
);
defparam n20371_s.ALU_MODE=0;
  ALU n20370_s (
    .SUM(n20370_2),
    .COUT(n20370_3),
    .I0(builder_rd_timer_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20371_3) 
);
defparam n20370_s.ALU_MODE=0;
  ALU n20369_s (
    .SUM(n20369_2),
    .COUT(n20369_3),
    .I0(builder_rd_timer_count[10]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20370_3) 
);
defparam n20369_s.ALU_MODE=0;
  ALU n20368_s (
    .SUM(n20368_2),
    .COUT(n20368_3),
    .I0(builder_rd_timer_count[11]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20369_3) 
);
defparam n20368_s.ALU_MODE=0;
  ALU n20367_s (
    .SUM(n20367_2),
    .COUT(n20367_3),
    .I0(builder_rd_timer_count[12]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20368_3) 
);
defparam n20367_s.ALU_MODE=0;
  ALU n20366_s (
    .SUM(n20366_2),
    .COUT(n20366_3),
    .I0(builder_rd_timer_count[13]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20367_3) 
);
defparam n20366_s.ALU_MODE=0;
  ALU n20365_s (
    .SUM(n20365_2),
    .COUT(n20365_3),
    .I0(builder_rd_timer_count[14]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20366_3) 
);
defparam n20365_s.ALU_MODE=0;
  ALU n20364_s (
    .SUM(n20364_2),
    .COUT(n20364_3),
    .I0(builder_rd_timer_count[15]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20365_3) 
);
defparam n20364_s.ALU_MODE=0;
  ALU n20363_s (
    .SUM(n20363_2),
    .COUT(n20363_3),
    .I0(builder_rd_timer_count[16]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20364_3) 
);
defparam n20363_s.ALU_MODE=0;
  ALU n20362_s (
    .SUM(n20362_2),
    .COUT(n20362_3),
    .I0(builder_rd_timer_count[17]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20363_3) 
);
defparam n20362_s.ALU_MODE=0;
  ALU n20361_s (
    .SUM(n20361_2),
    .COUT(n20361_3),
    .I0(builder_rd_timer_count[18]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20362_3) 
);
defparam n20361_s.ALU_MODE=0;
  ALU n20360_s (
    .SUM(n20360_2),
    .COUT(n20360_0_COUT),
    .I0(builder_rd_timer_count[19]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20361_3) 
);
defparam n20360_s.ALU_MODE=0;
  ALU n21067_s (
    .SUM(n21067_2),
    .COUT(n21067_3),
    .I0(main_leds_count[1]),
    .I1(VCC),
    .I3(GND),
    .CIN(main_leds_count[0]) 
);
defparam n21067_s.ALU_MODE=0;
  ALU n21066_s (
    .SUM(n21066_2),
    .COUT(n21066_3),
    .I0(main_leds_count[2]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21067_3) 
);
defparam n21066_s.ALU_MODE=0;
  ALU n21065_s (
    .SUM(n21065_2),
    .COUT(n21065_3),
    .I0(main_leds_count[3]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21066_3) 
);
defparam n21065_s.ALU_MODE=0;
  ALU n21064_s (
    .SUM(n21064_2),
    .COUT(n21064_3),
    .I0(main_leds_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21065_3) 
);
defparam n21064_s.ALU_MODE=0;
  ALU n21063_s (
    .SUM(n21063_2),
    .COUT(n21063_3),
    .I0(main_leds_count[5]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21064_3) 
);
defparam n21063_s.ALU_MODE=0;
  ALU n21062_s (
    .SUM(n21062_2),
    .COUT(n21062_3),
    .I0(main_leds_count[6]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21063_3) 
);
defparam n21062_s.ALU_MODE=0;
  ALU n21061_s (
    .SUM(n21061_2),
    .COUT(n21061_3),
    .I0(main_leds_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21062_3) 
);
defparam n21061_s.ALU_MODE=0;
  ALU n21060_s (
    .SUM(n21060_2),
    .COUT(n21060_3),
    .I0(main_leds_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21061_3) 
);
defparam n21060_s.ALU_MODE=0;
  ALU n21059_s (
    .SUM(n21059_2),
    .COUT(n21059_3),
    .I0(main_leds_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21060_3) 
);
defparam n21059_s.ALU_MODE=0;
  ALU n21058_s (
    .SUM(n21058_2),
    .COUT(n21058_3),
    .I0(main_leds_count[10]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21059_3) 
);
defparam n21058_s.ALU_MODE=0;
  ALU n21057_s (
    .SUM(n21057_2),
    .COUT(n21057_3),
    .I0(main_leds_count[11]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21058_3) 
);
defparam n21057_s.ALU_MODE=0;
  ALU n21056_s (
    .SUM(n21056_2),
    .COUT(n21056_3),
    .I0(main_leds_count[12]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21057_3) 
);
defparam n21056_s.ALU_MODE=0;
  ALU n21055_s (
    .SUM(n21055_2),
    .COUT(n21055_3),
    .I0(main_leds_count[13]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21056_3) 
);
defparam n21055_s.ALU_MODE=0;
  ALU n21054_s (
    .SUM(n21054_2),
    .COUT(n21054_3),
    .I0(main_leds_count[14]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21055_3) 
);
defparam n21054_s.ALU_MODE=0;
  ALU n21053_s (
    .SUM(n21053_2),
    .COUT(n21053_3),
    .I0(main_leds_count[15]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21054_3) 
);
defparam n21053_s.ALU_MODE=0;
  ALU n21052_s (
    .SUM(n21052_2),
    .COUT(n21052_3),
    .I0(main_leds_count[16]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21053_3) 
);
defparam n21052_s.ALU_MODE=0;
  ALU n21051_s (
    .SUM(n21051_2),
    .COUT(n21051_3),
    .I0(main_leds_count[17]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21052_3) 
);
defparam n21051_s.ALU_MODE=0;
  ALU n21050_s (
    .SUM(n21050_2),
    .COUT(n21050_3),
    .I0(main_leds_count[18]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21051_3) 
);
defparam n21050_s.ALU_MODE=0;
  ALU n21049_s (
    .SUM(n21049_2),
    .COUT(n21049_3),
    .I0(main_leds_count[19]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21050_3) 
);
defparam n21049_s.ALU_MODE=0;
  ALU n21048_s (
    .SUM(n21048_2),
    .COUT(n21048_3),
    .I0(main_leds_count[20]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21049_3) 
);
defparam n21048_s.ALU_MODE=0;
  ALU n21047_s (
    .SUM(n21047_2),
    .COUT(n21047_0_COUT),
    .I0(main_leds_count[21]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21048_3) 
);
defparam n21047_s.ALU_MODE=0;
  ALU n21155_s (
    .SUM(n21155_2),
    .COUT(n21155_3),
    .I0(main_sdram_timer_count1[1]),
    .I1(VCC),
    .I3(GND),
    .CIN(main_sdram_timer_count1[0]) 
);
defparam n21155_s.ALU_MODE=0;
  ALU n21154_s (
    .SUM(n21154_2),
    .COUT(n21154_3),
    .I0(main_sdram_timer_count1[2]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21155_3) 
);
defparam n21154_s.ALU_MODE=0;
  ALU n21153_s (
    .SUM(n21153_2),
    .COUT(n21153_3),
    .I0(main_sdram_timer_count1[3]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21154_3) 
);
defparam n21153_s.ALU_MODE=0;
  ALU n21152_s (
    .SUM(n21152_2),
    .COUT(n21152_3),
    .I0(main_sdram_timer_count1[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21153_3) 
);
defparam n21152_s.ALU_MODE=0;
  ALU n21151_s (
    .SUM(n21151_2),
    .COUT(n21151_3),
    .I0(main_sdram_timer_count1[5]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21152_3) 
);
defparam n21151_s.ALU_MODE=0;
  ALU n21150_s (
    .SUM(n21150_2),
    .COUT(n21150_3),
    .I0(main_sdram_timer_count1[6]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21151_3) 
);
defparam n21150_s.ALU_MODE=0;
  ALU n21149_s (
    .SUM(n21149_2),
    .COUT(n21149_3),
    .I0(main_sdram_timer_count1[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21150_3) 
);
defparam n21149_s.ALU_MODE=0;
  ALU n21148_s (
    .SUM(n21148_2),
    .COUT(n21148_0_COUT),
    .I0(main_sdram_timer_count1[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21149_3) 
);
defparam n21148_s.ALU_MODE=0;
  ALU n19200_s0 (
    .SUM(n19200_5),
    .COUT(n19200_4),
    .I0(main_basesoc_basesoc_socbushandler_beat_offset[0]),
    .I1(main_basesoc_basesoc_socbushandler_pipe_valid_source_valid),
    .I3(GND),
    .CIN(GND) 
);
defparam n19200_s0.ALU_MODE=1;
  ALU n19434_s0 (
    .SUM(n19434_5),
    .COUT(n19434_4),
    .I0(main_basesoc_socbushandler_beat_offset[0]),
    .I1(main_basesoc_socbushandler_pipe_valid_source_valid),
    .I3(GND),
    .CIN(GND) 
);
defparam n19434_s0.ALU_MODE=1;
  ALU n19668_s0 (
    .SUM(n19668_5),
    .COUT(n19668_4),
    .I0(main_bridge_axi2axi_lite_beat_offset[0]),
    .I1(main_bridge_axi2axi_lite_pipe_valid_source_valid),
    .I3(GND),
    .CIN(GND) 
);
defparam n19668_s0.ALU_MODE=1;
  ALU n19935_s0 (
    .SUM(n19935_5),
    .COUT(n19935_4),
    .I0(builder_basesoc_socbushandler_beat_offset[0]),
    .I1(builder_basesoc_socbushandler_pipe_valid_source_valid),
    .I3(GND),
    .CIN(GND) 
);
defparam n19935_s0.ALU_MODE=1;
  ALU n8552_s0 (
    .SUM(n8552_1_SUM),
    .COUT(n8552_3),
    .I0(main_sdram_bankmachine0_row[0]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam n8552_s0.ALU_MODE=3;
  ALU n8553_s0 (
    .SUM(n8553_1_SUM),
    .COUT(n8553_3),
    .I0(main_sdram_bankmachine0_row[1]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n8552_3) 
);
defparam n8553_s0.ALU_MODE=3;
  ALU n8554_s0 (
    .SUM(n8554_1_SUM),
    .COUT(n8554_3),
    .I0(main_sdram_bankmachine0_row[2]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n8553_3) 
);
defparam n8554_s0.ALU_MODE=3;
  ALU n8555_s0 (
    .SUM(n8555_1_SUM),
    .COUT(n8555_3),
    .I0(main_sdram_bankmachine0_row[3]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n8554_3) 
);
defparam n8555_s0.ALU_MODE=3;
  ALU n8556_s0 (
    .SUM(n8556_1_SUM),
    .COUT(n8556_3),
    .I0(main_sdram_bankmachine0_row[4]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n8555_3) 
);
defparam n8556_s0.ALU_MODE=3;
  ALU n8557_s0 (
    .SUM(n8557_1_SUM),
    .COUT(n8557_3),
    .I0(main_sdram_bankmachine0_row[5]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n8556_3) 
);
defparam n8557_s0.ALU_MODE=3;
  ALU n8558_s0 (
    .SUM(n8558_1_SUM),
    .COUT(n8558_3),
    .I0(main_sdram_bankmachine0_row[6]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n8557_3) 
);
defparam n8558_s0.ALU_MODE=3;
  ALU n8559_s0 (
    .SUM(n8559_1_SUM),
    .COUT(n8559_3),
    .I0(main_sdram_bankmachine0_row[7]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n8558_3) 
);
defparam n8559_s0.ALU_MODE=3;
  ALU n8560_s0 (
    .SUM(n8560_1_SUM),
    .COUT(n8560_3),
    .I0(main_sdram_bankmachine0_row[8]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n8559_3) 
);
defparam n8560_s0.ALU_MODE=3;
  ALU n8561_s0 (
    .SUM(n8561_1_SUM),
    .COUT(n8561_3),
    .I0(main_sdram_bankmachine0_row[9]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n8560_3) 
);
defparam n8561_s0.ALU_MODE=3;
  ALU n8562_s0 (
    .SUM(n8562_1_SUM),
    .COUT(n8562_3),
    .I0(main_sdram_bankmachine0_row[10]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n8561_3) 
);
defparam n8562_s0.ALU_MODE=3;
  ALU n8563_s0 (
    .SUM(n8563_1_SUM),
    .COUT(n8563_3),
    .I0(main_sdram_bankmachine0_row[11]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n8562_3) 
);
defparam n8563_s0.ALU_MODE=3;
  ALU n8564_s0 (
    .SUM(n8564_1_SUM),
    .COUT(n8564_3),
    .I0(main_sdram_bankmachine0_row[12]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n8563_3) 
);
defparam n8564_s0.ALU_MODE=3;
  ALU n8588_s0 (
    .SUM(n8588_1_SUM),
    .COUT(n8588_3),
    .I0(main_sdram_bankmachine0_rdport_dat_r[9]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam n8588_s0.ALU_MODE=3;
  ALU n8589_s0 (
    .SUM(n8589_1_SUM),
    .COUT(n8589_3),
    .I0(main_sdram_bankmachine0_rdport_dat_r[10]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n8588_3) 
);
defparam n8589_s0.ALU_MODE=3;
  ALU n8590_s0 (
    .SUM(n8590_1_SUM),
    .COUT(n8590_3),
    .I0(main_sdram_bankmachine0_rdport_dat_r[11]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n8589_3) 
);
defparam n8590_s0.ALU_MODE=3;
  ALU n8591_s0 (
    .SUM(n8591_1_SUM),
    .COUT(n8591_3),
    .I0(main_sdram_bankmachine0_rdport_dat_r[12]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n8590_3) 
);
defparam n8591_s0.ALU_MODE=3;
  ALU n8592_s0 (
    .SUM(n8592_1_SUM),
    .COUT(n8592_3),
    .I0(main_sdram_bankmachine0_rdport_dat_r[13]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n8591_3) 
);
defparam n8592_s0.ALU_MODE=3;
  ALU n8593_s0 (
    .SUM(n8593_1_SUM),
    .COUT(n8593_3),
    .I0(main_sdram_bankmachine0_rdport_dat_r[14]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n8592_3) 
);
defparam n8593_s0.ALU_MODE=3;
  ALU n8594_s0 (
    .SUM(n8594_1_SUM),
    .COUT(n8594_3),
    .I0(main_sdram_bankmachine0_rdport_dat_r[15]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n8593_3) 
);
defparam n8594_s0.ALU_MODE=3;
  ALU n8595_s0 (
    .SUM(n8595_1_SUM),
    .COUT(n8595_3),
    .I0(main_sdram_bankmachine0_rdport_dat_r[16]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n8594_3) 
);
defparam n8595_s0.ALU_MODE=3;
  ALU n8596_s0 (
    .SUM(n8596_1_SUM),
    .COUT(n8596_3),
    .I0(main_sdram_bankmachine0_rdport_dat_r[17]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n8595_3) 
);
defparam n8596_s0.ALU_MODE=3;
  ALU n8597_s0 (
    .SUM(n8597_1_SUM),
    .COUT(n8597_3),
    .I0(main_sdram_bankmachine0_rdport_dat_r[18]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n8596_3) 
);
defparam n8597_s0.ALU_MODE=3;
  ALU n8598_s0 (
    .SUM(n8598_1_SUM),
    .COUT(n8598_3),
    .I0(main_sdram_bankmachine0_rdport_dat_r[19]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n8597_3) 
);
defparam n8598_s0.ALU_MODE=3;
  ALU n8599_s0 (
    .SUM(n8599_1_SUM),
    .COUT(n8599_3),
    .I0(main_sdram_bankmachine0_rdport_dat_r[20]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n8598_3) 
);
defparam n8599_s0.ALU_MODE=3;
  ALU n8600_s0 (
    .SUM(n8600_1_SUM),
    .COUT(n8601_2),
    .I0(main_sdram_bankmachine0_rdport_dat_r[21]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n8599_3) 
);
defparam n8600_s0.ALU_MODE=3;
  ALU n8966_s0 (
    .SUM(n8966_1_SUM),
    .COUT(n8966_3),
    .I0(main_sdram_bankmachine1_row[0]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam n8966_s0.ALU_MODE=3;
  ALU n8967_s0 (
    .SUM(n8967_1_SUM),
    .COUT(n8967_3),
    .I0(main_sdram_bankmachine1_row[1]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n8966_3) 
);
defparam n8967_s0.ALU_MODE=3;
  ALU n8968_s0 (
    .SUM(n8968_1_SUM),
    .COUT(n8968_3),
    .I0(main_sdram_bankmachine1_row[2]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n8967_3) 
);
defparam n8968_s0.ALU_MODE=3;
  ALU n8969_s0 (
    .SUM(n8969_1_SUM),
    .COUT(n8969_3),
    .I0(main_sdram_bankmachine1_row[3]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n8968_3) 
);
defparam n8969_s0.ALU_MODE=3;
  ALU n8970_s0 (
    .SUM(n8970_1_SUM),
    .COUT(n8970_3),
    .I0(main_sdram_bankmachine1_row[4]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n8969_3) 
);
defparam n8970_s0.ALU_MODE=3;
  ALU n8971_s0 (
    .SUM(n8971_1_SUM),
    .COUT(n8971_3),
    .I0(main_sdram_bankmachine1_row[5]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n8970_3) 
);
defparam n8971_s0.ALU_MODE=3;
  ALU n8972_s0 (
    .SUM(n8972_1_SUM),
    .COUT(n8972_3),
    .I0(main_sdram_bankmachine1_row[6]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n8971_3) 
);
defparam n8972_s0.ALU_MODE=3;
  ALU n8973_s0 (
    .SUM(n8973_1_SUM),
    .COUT(n8973_3),
    .I0(main_sdram_bankmachine1_row[7]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n8972_3) 
);
defparam n8973_s0.ALU_MODE=3;
  ALU n8974_s0 (
    .SUM(n8974_1_SUM),
    .COUT(n8974_3),
    .I0(main_sdram_bankmachine1_row[8]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n8973_3) 
);
defparam n8974_s0.ALU_MODE=3;
  ALU n8975_s0 (
    .SUM(n8975_1_SUM),
    .COUT(n8975_3),
    .I0(main_sdram_bankmachine1_row[9]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n8974_3) 
);
defparam n8975_s0.ALU_MODE=3;
  ALU n8976_s0 (
    .SUM(n8976_1_SUM),
    .COUT(n8976_3),
    .I0(main_sdram_bankmachine1_row[10]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n8975_3) 
);
defparam n8976_s0.ALU_MODE=3;
  ALU n8977_s0 (
    .SUM(n8977_1_SUM),
    .COUT(n8977_3),
    .I0(main_sdram_bankmachine1_row[11]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n8976_3) 
);
defparam n8977_s0.ALU_MODE=3;
  ALU n8978_s0 (
    .SUM(n8978_1_SUM),
    .COUT(n8978_3),
    .I0(main_sdram_bankmachine1_row[12]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n8977_3) 
);
defparam n8978_s0.ALU_MODE=3;
  ALU n9002_s0 (
    .SUM(n9002_1_SUM),
    .COUT(n9002_3),
    .I0(main_sdram_bankmachine1_rdport_dat_r[9]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam n9002_s0.ALU_MODE=3;
  ALU n9003_s0 (
    .SUM(n9003_1_SUM),
    .COUT(n9003_3),
    .I0(main_sdram_bankmachine1_rdport_dat_r[10]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n9002_3) 
);
defparam n9003_s0.ALU_MODE=3;
  ALU n9004_s0 (
    .SUM(n9004_1_SUM),
    .COUT(n9004_3),
    .I0(main_sdram_bankmachine1_rdport_dat_r[11]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n9003_3) 
);
defparam n9004_s0.ALU_MODE=3;
  ALU n9005_s0 (
    .SUM(n9005_1_SUM),
    .COUT(n9005_3),
    .I0(main_sdram_bankmachine1_rdport_dat_r[12]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n9004_3) 
);
defparam n9005_s0.ALU_MODE=3;
  ALU n9006_s0 (
    .SUM(n9006_1_SUM),
    .COUT(n9006_3),
    .I0(main_sdram_bankmachine1_rdport_dat_r[13]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n9005_3) 
);
defparam n9006_s0.ALU_MODE=3;
  ALU n9007_s0 (
    .SUM(n9007_1_SUM),
    .COUT(n9007_3),
    .I0(main_sdram_bankmachine1_rdport_dat_r[14]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n9006_3) 
);
defparam n9007_s0.ALU_MODE=3;
  ALU n9008_s0 (
    .SUM(n9008_1_SUM),
    .COUT(n9008_3),
    .I0(main_sdram_bankmachine1_rdport_dat_r[15]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n9007_3) 
);
defparam n9008_s0.ALU_MODE=3;
  ALU n9009_s0 (
    .SUM(n9009_1_SUM),
    .COUT(n9009_3),
    .I0(main_sdram_bankmachine1_rdport_dat_r[16]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n9008_3) 
);
defparam n9009_s0.ALU_MODE=3;
  ALU n9010_s0 (
    .SUM(n9010_1_SUM),
    .COUT(n9010_3),
    .I0(main_sdram_bankmachine1_rdport_dat_r[17]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n9009_3) 
);
defparam n9010_s0.ALU_MODE=3;
  ALU n9011_s0 (
    .SUM(n9011_1_SUM),
    .COUT(n9011_3),
    .I0(main_sdram_bankmachine1_rdport_dat_r[18]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n9010_3) 
);
defparam n9011_s0.ALU_MODE=3;
  ALU n9012_s0 (
    .SUM(n9012_1_SUM),
    .COUT(n9012_3),
    .I0(main_sdram_bankmachine1_rdport_dat_r[19]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n9011_3) 
);
defparam n9012_s0.ALU_MODE=3;
  ALU n9013_s0 (
    .SUM(n9013_1_SUM),
    .COUT(n9013_3),
    .I0(main_sdram_bankmachine1_rdport_dat_r[20]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n9012_3) 
);
defparam n9013_s0.ALU_MODE=3;
  ALU n9014_s0 (
    .SUM(n9014_1_SUM),
    .COUT(n9015_2),
    .I0(main_sdram_bankmachine1_rdport_dat_r[21]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n9013_3) 
);
defparam n9014_s0.ALU_MODE=3;
  ALU n9380_s0 (
    .SUM(n9380_1_SUM),
    .COUT(n9380_3),
    .I0(main_sdram_bankmachine2_row[0]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam n9380_s0.ALU_MODE=3;
  ALU n9381_s0 (
    .SUM(n9381_1_SUM),
    .COUT(n9381_3),
    .I0(main_sdram_bankmachine2_row[1]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n9380_3) 
);
defparam n9381_s0.ALU_MODE=3;
  ALU n9382_s0 (
    .SUM(n9382_1_SUM),
    .COUT(n9382_3),
    .I0(main_sdram_bankmachine2_row[2]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n9381_3) 
);
defparam n9382_s0.ALU_MODE=3;
  ALU n9383_s0 (
    .SUM(n9383_1_SUM),
    .COUT(n9383_3),
    .I0(main_sdram_bankmachine2_row[3]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n9382_3) 
);
defparam n9383_s0.ALU_MODE=3;
  ALU n9384_s0 (
    .SUM(n9384_1_SUM),
    .COUT(n9384_3),
    .I0(main_sdram_bankmachine2_row[4]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n9383_3) 
);
defparam n9384_s0.ALU_MODE=3;
  ALU n9385_s0 (
    .SUM(n9385_1_SUM),
    .COUT(n9385_3),
    .I0(main_sdram_bankmachine2_row[5]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n9384_3) 
);
defparam n9385_s0.ALU_MODE=3;
  ALU n9386_s0 (
    .SUM(n9386_1_SUM),
    .COUT(n9386_3),
    .I0(main_sdram_bankmachine2_row[6]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n9385_3) 
);
defparam n9386_s0.ALU_MODE=3;
  ALU n9387_s0 (
    .SUM(n9387_1_SUM),
    .COUT(n9387_3),
    .I0(main_sdram_bankmachine2_row[7]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n9386_3) 
);
defparam n9387_s0.ALU_MODE=3;
  ALU n9388_s0 (
    .SUM(n9388_1_SUM),
    .COUT(n9388_3),
    .I0(main_sdram_bankmachine2_row[8]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n9387_3) 
);
defparam n9388_s0.ALU_MODE=3;
  ALU n9389_s0 (
    .SUM(n9389_1_SUM),
    .COUT(n9389_3),
    .I0(main_sdram_bankmachine2_row[9]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n9388_3) 
);
defparam n9389_s0.ALU_MODE=3;
  ALU n9390_s0 (
    .SUM(n9390_1_SUM),
    .COUT(n9390_3),
    .I0(main_sdram_bankmachine2_row[10]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n9389_3) 
);
defparam n9390_s0.ALU_MODE=3;
  ALU n9391_s0 (
    .SUM(n9391_1_SUM),
    .COUT(n9391_3),
    .I0(main_sdram_bankmachine2_row[11]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n9390_3) 
);
defparam n9391_s0.ALU_MODE=3;
  ALU n9392_s0 (
    .SUM(n9392_1_SUM),
    .COUT(n9392_3),
    .I0(main_sdram_bankmachine2_row[12]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n9391_3) 
);
defparam n9392_s0.ALU_MODE=3;
  ALU n9416_s0 (
    .SUM(n9416_1_SUM),
    .COUT(n9416_3),
    .I0(main_sdram_bankmachine2_rdport_dat_r[9]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam n9416_s0.ALU_MODE=3;
  ALU n9417_s0 (
    .SUM(n9417_1_SUM),
    .COUT(n9417_3),
    .I0(main_sdram_bankmachine2_rdport_dat_r[10]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n9416_3) 
);
defparam n9417_s0.ALU_MODE=3;
  ALU n9418_s0 (
    .SUM(n9418_1_SUM),
    .COUT(n9418_3),
    .I0(main_sdram_bankmachine2_rdport_dat_r[11]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n9417_3) 
);
defparam n9418_s0.ALU_MODE=3;
  ALU n9419_s0 (
    .SUM(n9419_1_SUM),
    .COUT(n9419_3),
    .I0(main_sdram_bankmachine2_rdport_dat_r[12]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n9418_3) 
);
defparam n9419_s0.ALU_MODE=3;
  ALU n9420_s0 (
    .SUM(n9420_1_SUM),
    .COUT(n9420_3),
    .I0(main_sdram_bankmachine2_rdport_dat_r[13]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n9419_3) 
);
defparam n9420_s0.ALU_MODE=3;
  ALU n9421_s0 (
    .SUM(n9421_1_SUM),
    .COUT(n9421_3),
    .I0(main_sdram_bankmachine2_rdport_dat_r[14]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n9420_3) 
);
defparam n9421_s0.ALU_MODE=3;
  ALU n9422_s0 (
    .SUM(n9422_1_SUM),
    .COUT(n9422_3),
    .I0(main_sdram_bankmachine2_rdport_dat_r[15]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n9421_3) 
);
defparam n9422_s0.ALU_MODE=3;
  ALU n9423_s0 (
    .SUM(n9423_1_SUM),
    .COUT(n9423_3),
    .I0(main_sdram_bankmachine2_rdport_dat_r[16]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n9422_3) 
);
defparam n9423_s0.ALU_MODE=3;
  ALU n9424_s0 (
    .SUM(n9424_1_SUM),
    .COUT(n9424_3),
    .I0(main_sdram_bankmachine2_rdport_dat_r[17]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n9423_3) 
);
defparam n9424_s0.ALU_MODE=3;
  ALU n9425_s0 (
    .SUM(n9425_1_SUM),
    .COUT(n9425_3),
    .I0(main_sdram_bankmachine2_rdport_dat_r[18]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n9424_3) 
);
defparam n9425_s0.ALU_MODE=3;
  ALU n9426_s0 (
    .SUM(n9426_1_SUM),
    .COUT(n9426_3),
    .I0(main_sdram_bankmachine2_rdport_dat_r[19]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n9425_3) 
);
defparam n9426_s0.ALU_MODE=3;
  ALU n9427_s0 (
    .SUM(n9427_1_SUM),
    .COUT(n9427_3),
    .I0(main_sdram_bankmachine2_rdport_dat_r[20]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n9426_3) 
);
defparam n9427_s0.ALU_MODE=3;
  ALU n9428_s0 (
    .SUM(n9428_1_SUM),
    .COUT(n9429_2),
    .I0(main_sdram_bankmachine2_rdport_dat_r[21]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n9427_3) 
);
defparam n9428_s0.ALU_MODE=3;
  ALU n9794_s0 (
    .SUM(n9794_1_SUM),
    .COUT(n9794_3),
    .I0(main_sdram_bankmachine3_row[0]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam n9794_s0.ALU_MODE=3;
  ALU n9795_s0 (
    .SUM(n9795_1_SUM),
    .COUT(n9795_3),
    .I0(main_sdram_bankmachine3_row[1]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n9794_3) 
);
defparam n9795_s0.ALU_MODE=3;
  ALU n9796_s0 (
    .SUM(n9796_1_SUM),
    .COUT(n9796_3),
    .I0(main_sdram_bankmachine3_row[2]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n9795_3) 
);
defparam n9796_s0.ALU_MODE=3;
  ALU n9797_s0 (
    .SUM(n9797_1_SUM),
    .COUT(n9797_3),
    .I0(main_sdram_bankmachine3_row[3]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n9796_3) 
);
defparam n9797_s0.ALU_MODE=3;
  ALU n9798_s0 (
    .SUM(n9798_1_SUM),
    .COUT(n9798_3),
    .I0(main_sdram_bankmachine3_row[4]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n9797_3) 
);
defparam n9798_s0.ALU_MODE=3;
  ALU n9799_s0 (
    .SUM(n9799_1_SUM),
    .COUT(n9799_3),
    .I0(main_sdram_bankmachine3_row[5]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n9798_3) 
);
defparam n9799_s0.ALU_MODE=3;
  ALU n9800_s0 (
    .SUM(n9800_1_SUM),
    .COUT(n9800_3),
    .I0(main_sdram_bankmachine3_row[6]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n9799_3) 
);
defparam n9800_s0.ALU_MODE=3;
  ALU n9801_s0 (
    .SUM(n9801_1_SUM),
    .COUT(n9801_3),
    .I0(main_sdram_bankmachine3_row[7]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n9800_3) 
);
defparam n9801_s0.ALU_MODE=3;
  ALU n9802_s0 (
    .SUM(n9802_1_SUM),
    .COUT(n9802_3),
    .I0(main_sdram_bankmachine3_row[8]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n9801_3) 
);
defparam n9802_s0.ALU_MODE=3;
  ALU n9803_s0 (
    .SUM(n9803_1_SUM),
    .COUT(n9803_3),
    .I0(main_sdram_bankmachine3_row[9]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n9802_3) 
);
defparam n9803_s0.ALU_MODE=3;
  ALU n9804_s0 (
    .SUM(n9804_1_SUM),
    .COUT(n9804_3),
    .I0(main_sdram_bankmachine3_row[10]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n9803_3) 
);
defparam n9804_s0.ALU_MODE=3;
  ALU n9805_s0 (
    .SUM(n9805_1_SUM),
    .COUT(n9805_3),
    .I0(main_sdram_bankmachine3_row[11]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n9804_3) 
);
defparam n9805_s0.ALU_MODE=3;
  ALU n9806_s0 (
    .SUM(n9806_1_SUM),
    .COUT(n9806_3),
    .I0(main_sdram_bankmachine3_row[12]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n9805_3) 
);
defparam n9806_s0.ALU_MODE=3;
  ALU n9830_s0 (
    .SUM(n9830_1_SUM),
    .COUT(n9830_3),
    .I0(main_sdram_bankmachine3_rdport_dat_r[9]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam n9830_s0.ALU_MODE=3;
  ALU n9831_s0 (
    .SUM(n9831_1_SUM),
    .COUT(n9831_3),
    .I0(main_sdram_bankmachine3_rdport_dat_r[10]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n9830_3) 
);
defparam n9831_s0.ALU_MODE=3;
  ALU n9832_s0 (
    .SUM(n9832_1_SUM),
    .COUT(n9832_3),
    .I0(main_sdram_bankmachine3_rdport_dat_r[11]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n9831_3) 
);
defparam n9832_s0.ALU_MODE=3;
  ALU n9833_s0 (
    .SUM(n9833_1_SUM),
    .COUT(n9833_3),
    .I0(main_sdram_bankmachine3_rdport_dat_r[12]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n9832_3) 
);
defparam n9833_s0.ALU_MODE=3;
  ALU n9834_s0 (
    .SUM(n9834_1_SUM),
    .COUT(n9834_3),
    .I0(main_sdram_bankmachine3_rdport_dat_r[13]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n9833_3) 
);
defparam n9834_s0.ALU_MODE=3;
  ALU n9835_s0 (
    .SUM(n9835_1_SUM),
    .COUT(n9835_3),
    .I0(main_sdram_bankmachine3_rdport_dat_r[14]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n9834_3) 
);
defparam n9835_s0.ALU_MODE=3;
  ALU n9836_s0 (
    .SUM(n9836_1_SUM),
    .COUT(n9836_3),
    .I0(main_sdram_bankmachine3_rdport_dat_r[15]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n9835_3) 
);
defparam n9836_s0.ALU_MODE=3;
  ALU n9837_s0 (
    .SUM(n9837_1_SUM),
    .COUT(n9837_3),
    .I0(main_sdram_bankmachine3_rdport_dat_r[16]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n9836_3) 
);
defparam n9837_s0.ALU_MODE=3;
  ALU n9838_s0 (
    .SUM(n9838_1_SUM),
    .COUT(n9838_3),
    .I0(main_sdram_bankmachine3_rdport_dat_r[17]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n9837_3) 
);
defparam n9838_s0.ALU_MODE=3;
  ALU n9839_s0 (
    .SUM(n9839_1_SUM),
    .COUT(n9839_3),
    .I0(main_sdram_bankmachine3_rdport_dat_r[18]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n9838_3) 
);
defparam n9839_s0.ALU_MODE=3;
  ALU n9840_s0 (
    .SUM(n9840_1_SUM),
    .COUT(n9840_3),
    .I0(main_sdram_bankmachine3_rdport_dat_r[19]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n9839_3) 
);
defparam n9840_s0.ALU_MODE=3;
  ALU n9841_s0 (
    .SUM(n9841_1_SUM),
    .COUT(n9841_3),
    .I0(main_sdram_bankmachine3_rdport_dat_r[20]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n9840_3) 
);
defparam n9841_s0.ALU_MODE=3;
  ALU n9842_s0 (
    .SUM(n9842_1_SUM),
    .COUT(n9843_2),
    .I0(main_sdram_bankmachine3_rdport_dat_r[21]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n9841_3) 
);
defparam n9842_s0.ALU_MODE=3;
  ALU n11439_s0 (
    .SUM(n11439_1_SUM),
    .COUT(n11439_3),
    .I0(main_tag_port_dat_r[0]),
    .I1(main_adapted_interface_adapted_interface_adr[13]),
    .I3(GND),
    .CIN(GND) 
);
defparam n11439_s0.ALU_MODE=3;
  ALU n11440_s0 (
    .SUM(n11440_1_SUM),
    .COUT(n11440_3),
    .I0(main_tag_port_dat_r[1]),
    .I1(main_adapted_interface_adapted_interface_adr[14]),
    .I3(GND),
    .CIN(n11439_3) 
);
defparam n11440_s0.ALU_MODE=3;
  ALU n11441_s0 (
    .SUM(n11441_1_SUM),
    .COUT(n11441_3),
    .I0(main_tag_port_dat_r[2]),
    .I1(main_adapted_interface_adapted_interface_adr[15]),
    .I3(GND),
    .CIN(n11440_3) 
);
defparam n11441_s0.ALU_MODE=3;
  ALU n11442_s0 (
    .SUM(n11442_1_SUM),
    .COUT(n11442_3),
    .I0(main_tag_port_dat_r[3]),
    .I1(main_adapted_interface_adapted_interface_adr[16]),
    .I3(GND),
    .CIN(n11441_3) 
);
defparam n11442_s0.ALU_MODE=3;
  ALU n11443_s0 (
    .SUM(n11443_1_SUM),
    .COUT(n11443_3),
    .I0(main_tag_port_dat_r[4]),
    .I1(main_adapted_interface_adapted_interface_adr[17]),
    .I3(GND),
    .CIN(n11442_3) 
);
defparam n11443_s0.ALU_MODE=3;
  ALU n11444_s0 (
    .SUM(n11444_1_SUM),
    .COUT(n11444_3),
    .I0(main_tag_port_dat_r[5]),
    .I1(main_adapted_interface_adapted_interface_adr[18]),
    .I3(GND),
    .CIN(n11443_3) 
);
defparam n11444_s0.ALU_MODE=3;
  ALU n11445_s0 (
    .SUM(n11445_1_SUM),
    .COUT(n11445_3),
    .I0(main_tag_port_dat_r[6]),
    .I1(main_adapted_interface_adapted_interface_adr[19]),
    .I3(GND),
    .CIN(n11444_3) 
);
defparam n11445_s0.ALU_MODE=3;
  ALU n11446_s0 (
    .SUM(n11446_1_SUM),
    .COUT(n11446_3),
    .I0(main_tag_port_dat_r[7]),
    .I1(main_adapted_interface_adapted_interface_adr[20]),
    .I3(GND),
    .CIN(n11445_3) 
);
defparam n11446_s0.ALU_MODE=3;
  ALU n11447_s0 (
    .SUM(n11447_1_SUM),
    .COUT(n11447_3),
    .I0(main_tag_port_dat_r[8]),
    .I1(main_adapted_interface_adapted_interface_adr[21]),
    .I3(GND),
    .CIN(n11446_3) 
);
defparam n11447_s0.ALU_MODE=3;
  ALU n11448_s0 (
    .SUM(n11448_1_SUM),
    .COUT(n11448_3),
    .I0(main_tag_port_dat_r[9]),
    .I1(main_adapted_interface_adapted_interface_adr[22]),
    .I3(GND),
    .CIN(n11447_3) 
);
defparam n11448_s0.ALU_MODE=3;
  ALU n11449_s0 (
    .SUM(n11449_1_SUM),
    .COUT(n11449_3),
    .I0(main_tag_port_dat_r[10]),
    .I1(main_adapted_interface_adapted_interface_adr[23]),
    .I3(GND),
    .CIN(n11448_3) 
);
defparam n11449_s0.ALU_MODE=3;
  ALU n11450_s0 (
    .SUM(n11450_1_SUM),
    .COUT(n11450_3),
    .I0(main_tag_port_dat_r[11]),
    .I1(main_adapted_interface_adapted_interface_adr[24]),
    .I3(GND),
    .CIN(n11449_3) 
);
defparam n11450_s0.ALU_MODE=3;
  ALU n11451_s0 (
    .SUM(n11451_1_SUM),
    .COUT(n11451_3),
    .I0(main_tag_port_dat_r[12]),
    .I1(main_adapted_interface_adapted_interface_adr[25]),
    .I3(GND),
    .CIN(n11450_3) 
);
defparam n11451_s0.ALU_MODE=3;
  ALU n11452_s0 (
    .SUM(n11452_1_SUM),
    .COUT(n11452_3),
    .I0(main_tag_port_dat_r[13]),
    .I1(main_adapted_interface_adapted_interface_adr[26]),
    .I3(GND),
    .CIN(n11451_3) 
);
defparam n11452_s0.ALU_MODE=3;
  ALU n11453_s0 (
    .SUM(n11453_1_SUM),
    .COUT(n11453_3),
    .I0(main_tag_port_dat_r[14]),
    .I1(main_adapted_interface_adapted_interface_adr[27]),
    .I3(GND),
    .CIN(n11452_3) 
);
defparam n11453_s0.ALU_MODE=3;
  ALU n11454_s0 (
    .SUM(n11454_1_SUM),
    .COUT(n11454_3),
    .I0(main_tag_port_dat_r[15]),
    .I1(main_adapted_interface_adapted_interface_adr[28]),
    .I3(GND),
    .CIN(n11453_3) 
);
defparam n11454_s0.ALU_MODE=3;
  ALU n11455_s0 (
    .SUM(n11455_1_SUM),
    .COUT(n11455_3),
    .I0(main_tag_port_dat_r[16]),
    .I1(main_adapted_interface_adapted_interface_adr[29]),
    .I3(GND),
    .CIN(n11454_3) 
);
defparam n11455_s0.ALU_MODE=3;
  ALU n11456_s0 (
    .SUM(n11456_1_SUM),
    .COUT(n11456_3),
    .I0(main_tag_port_dat_r[17]),
    .I1(main_adapted_interface_adapted_interface_adr[30]),
    .I3(GND),
    .CIN(n11455_3) 
);
defparam n11456_s0.ALU_MODE=3;
  ALU n11457_s0 (
    .SUM(n11457_1_SUM),
    .COUT(n11457_3),
    .I0(main_tag_port_dat_r[18]),
    .I1(main_adapted_interface_adapted_interface_adr[31]),
    .I3(GND),
    .CIN(n11456_3) 
);
defparam n11457_s0.ALU_MODE=3;
  ALU n13002_s0 (
    .SUM(n13002_1_SUM),
    .COUT(n13002_3),
    .I0(main_vtg_source_payload_hcount[0]),
    .I1(builder_multiregimpl2_regs1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13002_s0.ALU_MODE=3;
  ALU n13003_s0 (
    .SUM(n13003_1_SUM),
    .COUT(n13003_3),
    .I0(main_vtg_source_payload_hcount[1]),
    .I1(builder_multiregimpl2_regs1[1]),
    .I3(GND),
    .CIN(n13002_3) 
);
defparam n13003_s0.ALU_MODE=3;
  ALU n13004_s0 (
    .SUM(n13004_1_SUM),
    .COUT(n13004_3),
    .I0(main_vtg_source_payload_hcount[2]),
    .I1(builder_multiregimpl2_regs1[2]),
    .I3(GND),
    .CIN(n13003_3) 
);
defparam n13004_s0.ALU_MODE=3;
  ALU n13005_s0 (
    .SUM(n13005_1_SUM),
    .COUT(n13005_3),
    .I0(main_vtg_source_payload_hcount[3]),
    .I1(builder_multiregimpl2_regs1[3]),
    .I3(GND),
    .CIN(n13004_3) 
);
defparam n13005_s0.ALU_MODE=3;
  ALU n13006_s0 (
    .SUM(n13006_1_SUM),
    .COUT(n13006_3),
    .I0(main_vtg_source_payload_hcount[4]),
    .I1(builder_multiregimpl2_regs1[4]),
    .I3(GND),
    .CIN(n13005_3) 
);
defparam n13006_s0.ALU_MODE=3;
  ALU n13007_s0 (
    .SUM(n13007_1_SUM),
    .COUT(n13007_3),
    .I0(main_vtg_source_payload_hcount[5]),
    .I1(builder_multiregimpl2_regs1[5]),
    .I3(GND),
    .CIN(n13006_3) 
);
defparam n13007_s0.ALU_MODE=3;
  ALU n13008_s0 (
    .SUM(n13008_1_SUM),
    .COUT(n13008_3),
    .I0(main_vtg_source_payload_hcount[6]),
    .I1(builder_multiregimpl2_regs1[6]),
    .I3(GND),
    .CIN(n13007_3) 
);
defparam n13008_s0.ALU_MODE=3;
  ALU n13009_s0 (
    .SUM(n13009_1_SUM),
    .COUT(n13009_3),
    .I0(main_vtg_source_payload_hcount[7]),
    .I1(builder_multiregimpl2_regs1[7]),
    .I3(GND),
    .CIN(n13008_3) 
);
defparam n13009_s0.ALU_MODE=3;
  ALU n13010_s0 (
    .SUM(n13010_1_SUM),
    .COUT(n13010_3),
    .I0(main_vtg_source_payload_hcount[8]),
    .I1(builder_multiregimpl2_regs1[8]),
    .I3(GND),
    .CIN(n13009_3) 
);
defparam n13010_s0.ALU_MODE=3;
  ALU n13011_s0 (
    .SUM(n13011_1_SUM),
    .COUT(n13011_3),
    .I0(main_vtg_source_payload_hcount[9]),
    .I1(builder_multiregimpl2_regs1[9]),
    .I3(GND),
    .CIN(n13010_3) 
);
defparam n13011_s0.ALU_MODE=3;
  ALU n13012_s0 (
    .SUM(n13012_1_SUM),
    .COUT(n13012_3),
    .I0(main_vtg_source_payload_hcount[10]),
    .I1(builder_multiregimpl2_regs1[10]),
    .I3(GND),
    .CIN(n13011_3) 
);
defparam n13012_s0.ALU_MODE=3;
  ALU n13013_s0 (
    .SUM(n13013_1_SUM),
    .COUT(n13013_3),
    .I0(main_vtg_source_payload_hcount[11]),
    .I1(builder_multiregimpl2_regs1[11]),
    .I3(GND),
    .CIN(n13012_3) 
);
defparam n13013_s0.ALU_MODE=3;
  ALU n13017_s0 (
    .SUM(n13017_1_SUM),
    .COUT(n13017_3),
    .I0(main_vtg_source_payload_hcount[0]),
    .I1(builder_multiregimpl3_regs1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13017_s0.ALU_MODE=3;
  ALU n13018_s0 (
    .SUM(n13018_1_SUM),
    .COUT(n13018_3),
    .I0(main_vtg_source_payload_hcount[1]),
    .I1(builder_multiregimpl3_regs1[1]),
    .I3(GND),
    .CIN(n13017_3) 
);
defparam n13018_s0.ALU_MODE=3;
  ALU n13019_s0 (
    .SUM(n13019_1_SUM),
    .COUT(n13019_3),
    .I0(main_vtg_source_payload_hcount[2]),
    .I1(builder_multiregimpl3_regs1[2]),
    .I3(GND),
    .CIN(n13018_3) 
);
defparam n13019_s0.ALU_MODE=3;
  ALU n13020_s0 (
    .SUM(n13020_1_SUM),
    .COUT(n13020_3),
    .I0(main_vtg_source_payload_hcount[3]),
    .I1(builder_multiregimpl3_regs1[3]),
    .I3(GND),
    .CIN(n13019_3) 
);
defparam n13020_s0.ALU_MODE=3;
  ALU n13021_s0 (
    .SUM(n13021_1_SUM),
    .COUT(n13021_3),
    .I0(main_vtg_source_payload_hcount[4]),
    .I1(builder_multiregimpl3_regs1[4]),
    .I3(GND),
    .CIN(n13020_3) 
);
defparam n13021_s0.ALU_MODE=3;
  ALU n13022_s0 (
    .SUM(n13022_1_SUM),
    .COUT(n13022_3),
    .I0(main_vtg_source_payload_hcount[5]),
    .I1(builder_multiregimpl3_regs1[5]),
    .I3(GND),
    .CIN(n13021_3) 
);
defparam n13022_s0.ALU_MODE=3;
  ALU n13023_s0 (
    .SUM(n13023_1_SUM),
    .COUT(n13023_3),
    .I0(main_vtg_source_payload_hcount[6]),
    .I1(builder_multiregimpl3_regs1[6]),
    .I3(GND),
    .CIN(n13022_3) 
);
defparam n13023_s0.ALU_MODE=3;
  ALU n13024_s0 (
    .SUM(n13024_1_SUM),
    .COUT(n13024_3),
    .I0(main_vtg_source_payload_hcount[7]),
    .I1(builder_multiregimpl3_regs1[7]),
    .I3(GND),
    .CIN(n13023_3) 
);
defparam n13024_s0.ALU_MODE=3;
  ALU n13025_s0 (
    .SUM(n13025_1_SUM),
    .COUT(n13025_3),
    .I0(main_vtg_source_payload_hcount[8]),
    .I1(builder_multiregimpl3_regs1[8]),
    .I3(GND),
    .CIN(n13024_3) 
);
defparam n13025_s0.ALU_MODE=3;
  ALU n13026_s0 (
    .SUM(n13026_1_SUM),
    .COUT(n13026_3),
    .I0(main_vtg_source_payload_hcount[9]),
    .I1(builder_multiregimpl3_regs1[9]),
    .I3(GND),
    .CIN(n13025_3) 
);
defparam n13026_s0.ALU_MODE=3;
  ALU n13027_s0 (
    .SUM(n13027_1_SUM),
    .COUT(n13027_3),
    .I0(main_vtg_source_payload_hcount[10]),
    .I1(builder_multiregimpl3_regs1[10]),
    .I3(GND),
    .CIN(n13026_3) 
);
defparam n13027_s0.ALU_MODE=3;
  ALU n13028_s0 (
    .SUM(n13028_1_SUM),
    .COUT(n13028_3),
    .I0(main_vtg_source_payload_hcount[11]),
    .I1(builder_multiregimpl3_regs1[11]),
    .I3(GND),
    .CIN(n13027_3) 
);
defparam n13028_s0.ALU_MODE=3;
  ALU n13032_s0 (
    .SUM(n13032_1_SUM),
    .COUT(n13032_3),
    .I0(main_vtg_source_payload_hcount[0]),
    .I1(builder_multiregimpl4_regs1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13032_s0.ALU_MODE=3;
  ALU n13033_s0 (
    .SUM(n13033_1_SUM),
    .COUT(n13033_3),
    .I0(main_vtg_source_payload_hcount[1]),
    .I1(builder_multiregimpl4_regs1[1]),
    .I3(GND),
    .CIN(n13032_3) 
);
defparam n13033_s0.ALU_MODE=3;
  ALU n13034_s0 (
    .SUM(n13034_1_SUM),
    .COUT(n13034_3),
    .I0(main_vtg_source_payload_hcount[2]),
    .I1(builder_multiregimpl4_regs1[2]),
    .I3(GND),
    .CIN(n13033_3) 
);
defparam n13034_s0.ALU_MODE=3;
  ALU n13035_s0 (
    .SUM(n13035_1_SUM),
    .COUT(n13035_3),
    .I0(main_vtg_source_payload_hcount[3]),
    .I1(builder_multiregimpl4_regs1[3]),
    .I3(GND),
    .CIN(n13034_3) 
);
defparam n13035_s0.ALU_MODE=3;
  ALU n13036_s0 (
    .SUM(n13036_1_SUM),
    .COUT(n13036_3),
    .I0(main_vtg_source_payload_hcount[4]),
    .I1(builder_multiregimpl4_regs1[4]),
    .I3(GND),
    .CIN(n13035_3) 
);
defparam n13036_s0.ALU_MODE=3;
  ALU n13037_s0 (
    .SUM(n13037_1_SUM),
    .COUT(n13037_3),
    .I0(main_vtg_source_payload_hcount[5]),
    .I1(builder_multiregimpl4_regs1[5]),
    .I3(GND),
    .CIN(n13036_3) 
);
defparam n13037_s0.ALU_MODE=3;
  ALU n13038_s0 (
    .SUM(n13038_1_SUM),
    .COUT(n13038_3),
    .I0(main_vtg_source_payload_hcount[6]),
    .I1(builder_multiregimpl4_regs1[6]),
    .I3(GND),
    .CIN(n13037_3) 
);
defparam n13038_s0.ALU_MODE=3;
  ALU n13039_s0 (
    .SUM(n13039_1_SUM),
    .COUT(n13039_3),
    .I0(main_vtg_source_payload_hcount[7]),
    .I1(builder_multiregimpl4_regs1[7]),
    .I3(GND),
    .CIN(n13038_3) 
);
defparam n13039_s0.ALU_MODE=3;
  ALU n13040_s0 (
    .SUM(n13040_1_SUM),
    .COUT(n13040_3),
    .I0(main_vtg_source_payload_hcount[8]),
    .I1(builder_multiregimpl4_regs1[8]),
    .I3(GND),
    .CIN(n13039_3) 
);
defparam n13040_s0.ALU_MODE=3;
  ALU n13041_s0 (
    .SUM(n13041_1_SUM),
    .COUT(n13041_3),
    .I0(main_vtg_source_payload_hcount[9]),
    .I1(builder_multiregimpl4_regs1[9]),
    .I3(GND),
    .CIN(n13040_3) 
);
defparam n13041_s0.ALU_MODE=3;
  ALU n13042_s0 (
    .SUM(n13042_1_SUM),
    .COUT(n13042_3),
    .I0(main_vtg_source_payload_hcount[10]),
    .I1(builder_multiregimpl4_regs1[10]),
    .I3(GND),
    .CIN(n13041_3) 
);
defparam n13042_s0.ALU_MODE=3;
  ALU n13043_s0 (
    .SUM(n13043_1_SUM),
    .COUT(n13043_3),
    .I0(main_vtg_source_payload_hcount[11]),
    .I1(builder_multiregimpl4_regs1[11]),
    .I3(GND),
    .CIN(n13042_3) 
);
defparam n13043_s0.ALU_MODE=3;
  ALU n13047_s0 (
    .SUM(n13047_1_SUM),
    .COUT(n13047_3),
    .I0(main_vtg_source_payload_hcount[0]),
    .I1(builder_multiregimpl5_regs1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13047_s0.ALU_MODE=3;
  ALU n13048_s0 (
    .SUM(n13048_1_SUM),
    .COUT(n13048_3),
    .I0(main_vtg_source_payload_hcount[1]),
    .I1(builder_multiregimpl5_regs1[1]),
    .I3(GND),
    .CIN(n13047_3) 
);
defparam n13048_s0.ALU_MODE=3;
  ALU n13049_s0 (
    .SUM(n13049_1_SUM),
    .COUT(n13049_3),
    .I0(main_vtg_source_payload_hcount[2]),
    .I1(builder_multiregimpl5_regs1[2]),
    .I3(GND),
    .CIN(n13048_3) 
);
defparam n13049_s0.ALU_MODE=3;
  ALU n13050_s0 (
    .SUM(n13050_1_SUM),
    .COUT(n13050_3),
    .I0(main_vtg_source_payload_hcount[3]),
    .I1(builder_multiregimpl5_regs1[3]),
    .I3(GND),
    .CIN(n13049_3) 
);
defparam n13050_s0.ALU_MODE=3;
  ALU n13051_s0 (
    .SUM(n13051_1_SUM),
    .COUT(n13051_3),
    .I0(main_vtg_source_payload_hcount[4]),
    .I1(builder_multiregimpl5_regs1[4]),
    .I3(GND),
    .CIN(n13050_3) 
);
defparam n13051_s0.ALU_MODE=3;
  ALU n13052_s0 (
    .SUM(n13052_1_SUM),
    .COUT(n13052_3),
    .I0(main_vtg_source_payload_hcount[5]),
    .I1(builder_multiregimpl5_regs1[5]),
    .I3(GND),
    .CIN(n13051_3) 
);
defparam n13052_s0.ALU_MODE=3;
  ALU n13053_s0 (
    .SUM(n13053_1_SUM),
    .COUT(n13053_3),
    .I0(main_vtg_source_payload_hcount[6]),
    .I1(builder_multiregimpl5_regs1[6]),
    .I3(GND),
    .CIN(n13052_3) 
);
defparam n13053_s0.ALU_MODE=3;
  ALU n13054_s0 (
    .SUM(n13054_1_SUM),
    .COUT(n13054_3),
    .I0(main_vtg_source_payload_hcount[7]),
    .I1(builder_multiregimpl5_regs1[7]),
    .I3(GND),
    .CIN(n13053_3) 
);
defparam n13054_s0.ALU_MODE=3;
  ALU n13055_s0 (
    .SUM(n13055_1_SUM),
    .COUT(n13055_3),
    .I0(main_vtg_source_payload_hcount[8]),
    .I1(builder_multiregimpl5_regs1[8]),
    .I3(GND),
    .CIN(n13054_3) 
);
defparam n13055_s0.ALU_MODE=3;
  ALU n13056_s0 (
    .SUM(n13056_1_SUM),
    .COUT(n13056_3),
    .I0(main_vtg_source_payload_hcount[9]),
    .I1(builder_multiregimpl5_regs1[9]),
    .I3(GND),
    .CIN(n13055_3) 
);
defparam n13056_s0.ALU_MODE=3;
  ALU n13057_s0 (
    .SUM(n13057_1_SUM),
    .COUT(n13057_3),
    .I0(main_vtg_source_payload_hcount[10]),
    .I1(builder_multiregimpl5_regs1[10]),
    .I3(GND),
    .CIN(n13056_3) 
);
defparam n13057_s0.ALU_MODE=3;
  ALU n13058_s0 (
    .SUM(n13058_1_SUM),
    .COUT(n13058_3),
    .I0(main_vtg_source_payload_hcount[11]),
    .I1(builder_multiregimpl5_regs1[11]),
    .I3(GND),
    .CIN(n13057_3) 
);
defparam n13058_s0.ALU_MODE=3;
  ALU n13101_s0 (
    .SUM(n13101_1_SUM),
    .COUT(n13101_3),
    .I0(main_vtg_source_payload_vcount[0]),
    .I1(builder_multiregimpl6_regs1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13101_s0.ALU_MODE=3;
  ALU n13102_s0 (
    .SUM(n13102_1_SUM),
    .COUT(n13102_3),
    .I0(main_vtg_source_payload_vcount[1]),
    .I1(builder_multiregimpl6_regs1[1]),
    .I3(GND),
    .CIN(n13101_3) 
);
defparam n13102_s0.ALU_MODE=3;
  ALU n13103_s0 (
    .SUM(n13103_1_SUM),
    .COUT(n13103_3),
    .I0(main_vtg_source_payload_vcount[2]),
    .I1(builder_multiregimpl6_regs1[2]),
    .I3(GND),
    .CIN(n13102_3) 
);
defparam n13103_s0.ALU_MODE=3;
  ALU n13104_s0 (
    .SUM(n13104_1_SUM),
    .COUT(n13104_3),
    .I0(main_vtg_source_payload_vcount[3]),
    .I1(builder_multiregimpl6_regs1[3]),
    .I3(GND),
    .CIN(n13103_3) 
);
defparam n13104_s0.ALU_MODE=3;
  ALU n13105_s0 (
    .SUM(n13105_1_SUM),
    .COUT(n13105_3),
    .I0(main_vtg_source_payload_vcount[4]),
    .I1(builder_multiregimpl6_regs1[4]),
    .I3(GND),
    .CIN(n13104_3) 
);
defparam n13105_s0.ALU_MODE=3;
  ALU n13106_s0 (
    .SUM(n13106_1_SUM),
    .COUT(n13106_3),
    .I0(main_vtg_source_payload_vcount[5]),
    .I1(builder_multiregimpl6_regs1[5]),
    .I3(GND),
    .CIN(n13105_3) 
);
defparam n13106_s0.ALU_MODE=3;
  ALU n13107_s0 (
    .SUM(n13107_1_SUM),
    .COUT(n13107_3),
    .I0(main_vtg_source_payload_vcount[6]),
    .I1(builder_multiregimpl6_regs1[6]),
    .I3(GND),
    .CIN(n13106_3) 
);
defparam n13107_s0.ALU_MODE=3;
  ALU n13108_s0 (
    .SUM(n13108_1_SUM),
    .COUT(n13108_3),
    .I0(main_vtg_source_payload_vcount[7]),
    .I1(builder_multiregimpl6_regs1[7]),
    .I3(GND),
    .CIN(n13107_3) 
);
defparam n13108_s0.ALU_MODE=3;
  ALU n13109_s0 (
    .SUM(n13109_1_SUM),
    .COUT(n13109_3),
    .I0(main_vtg_source_payload_vcount[8]),
    .I1(builder_multiregimpl6_regs1[8]),
    .I3(GND),
    .CIN(n13108_3) 
);
defparam n13109_s0.ALU_MODE=3;
  ALU n13110_s0 (
    .SUM(n13110_1_SUM),
    .COUT(n13110_3),
    .I0(main_vtg_source_payload_vcount[9]),
    .I1(builder_multiregimpl6_regs1[9]),
    .I3(GND),
    .CIN(n13109_3) 
);
defparam n13110_s0.ALU_MODE=3;
  ALU n13111_s0 (
    .SUM(n13111_1_SUM),
    .COUT(n13111_3),
    .I0(main_vtg_source_payload_vcount[10]),
    .I1(builder_multiregimpl6_regs1[10]),
    .I3(GND),
    .CIN(n13110_3) 
);
defparam n13111_s0.ALU_MODE=3;
  ALU n13112_s0 (
    .SUM(n13112_1_SUM),
    .COUT(n13112_3),
    .I0(main_vtg_source_payload_vcount[11]),
    .I1(builder_multiregimpl6_regs1[11]),
    .I3(GND),
    .CIN(n13111_3) 
);
defparam n13112_s0.ALU_MODE=3;
  ALU n13116_s0 (
    .SUM(n13116_1_SUM),
    .COUT(n13116_3),
    .I0(main_vtg_source_payload_vcount[0]),
    .I1(builder_multiregimpl7_regs1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13116_s0.ALU_MODE=3;
  ALU n13117_s0 (
    .SUM(n13117_1_SUM),
    .COUT(n13117_3),
    .I0(main_vtg_source_payload_vcount[1]),
    .I1(builder_multiregimpl7_regs1[1]),
    .I3(GND),
    .CIN(n13116_3) 
);
defparam n13117_s0.ALU_MODE=3;
  ALU n13118_s0 (
    .SUM(n13118_1_SUM),
    .COUT(n13118_3),
    .I0(main_vtg_source_payload_vcount[2]),
    .I1(builder_multiregimpl7_regs1[2]),
    .I3(GND),
    .CIN(n13117_3) 
);
defparam n13118_s0.ALU_MODE=3;
  ALU n13119_s0 (
    .SUM(n13119_1_SUM),
    .COUT(n13119_3),
    .I0(main_vtg_source_payload_vcount[3]),
    .I1(builder_multiregimpl7_regs1[3]),
    .I3(GND),
    .CIN(n13118_3) 
);
defparam n13119_s0.ALU_MODE=3;
  ALU n13120_s0 (
    .SUM(n13120_1_SUM),
    .COUT(n13120_3),
    .I0(main_vtg_source_payload_vcount[4]),
    .I1(builder_multiregimpl7_regs1[4]),
    .I3(GND),
    .CIN(n13119_3) 
);
defparam n13120_s0.ALU_MODE=3;
  ALU n13121_s0 (
    .SUM(n13121_1_SUM),
    .COUT(n13121_3),
    .I0(main_vtg_source_payload_vcount[5]),
    .I1(builder_multiregimpl7_regs1[5]),
    .I3(GND),
    .CIN(n13120_3) 
);
defparam n13121_s0.ALU_MODE=3;
  ALU n13122_s0 (
    .SUM(n13122_1_SUM),
    .COUT(n13122_3),
    .I0(main_vtg_source_payload_vcount[6]),
    .I1(builder_multiregimpl7_regs1[6]),
    .I3(GND),
    .CIN(n13121_3) 
);
defparam n13122_s0.ALU_MODE=3;
  ALU n13123_s0 (
    .SUM(n13123_1_SUM),
    .COUT(n13123_3),
    .I0(main_vtg_source_payload_vcount[7]),
    .I1(builder_multiregimpl7_regs1[7]),
    .I3(GND),
    .CIN(n13122_3) 
);
defparam n13123_s0.ALU_MODE=3;
  ALU n13124_s0 (
    .SUM(n13124_1_SUM),
    .COUT(n13124_3),
    .I0(main_vtg_source_payload_vcount[8]),
    .I1(builder_multiregimpl7_regs1[8]),
    .I3(GND),
    .CIN(n13123_3) 
);
defparam n13124_s0.ALU_MODE=3;
  ALU n13125_s0 (
    .SUM(n13125_1_SUM),
    .COUT(n13125_3),
    .I0(main_vtg_source_payload_vcount[9]),
    .I1(builder_multiregimpl7_regs1[9]),
    .I3(GND),
    .CIN(n13124_3) 
);
defparam n13125_s0.ALU_MODE=3;
  ALU n13126_s0 (
    .SUM(n13126_1_SUM),
    .COUT(n13126_3),
    .I0(main_vtg_source_payload_vcount[10]),
    .I1(builder_multiregimpl7_regs1[10]),
    .I3(GND),
    .CIN(n13125_3) 
);
defparam n13126_s0.ALU_MODE=3;
  ALU n13127_s0 (
    .SUM(n13127_1_SUM),
    .COUT(n13127_3),
    .I0(main_vtg_source_payload_vcount[11]),
    .I1(builder_multiregimpl7_regs1[11]),
    .I3(GND),
    .CIN(n13126_3) 
);
defparam n13127_s0.ALU_MODE=3;
  ALU n13131_s0 (
    .SUM(n13131_1_SUM),
    .COUT(n13131_3),
    .I0(main_vtg_source_payload_vcount[0]),
    .I1(builder_multiregimpl8_regs1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13131_s0.ALU_MODE=3;
  ALU n13132_s0 (
    .SUM(n13132_1_SUM),
    .COUT(n13132_3),
    .I0(main_vtg_source_payload_vcount[1]),
    .I1(builder_multiregimpl8_regs1[1]),
    .I3(GND),
    .CIN(n13131_3) 
);
defparam n13132_s0.ALU_MODE=3;
  ALU n13133_s0 (
    .SUM(n13133_1_SUM),
    .COUT(n13133_3),
    .I0(main_vtg_source_payload_vcount[2]),
    .I1(builder_multiregimpl8_regs1[2]),
    .I3(GND),
    .CIN(n13132_3) 
);
defparam n13133_s0.ALU_MODE=3;
  ALU n13134_s0 (
    .SUM(n13134_1_SUM),
    .COUT(n13134_3),
    .I0(main_vtg_source_payload_vcount[3]),
    .I1(builder_multiregimpl8_regs1[3]),
    .I3(GND),
    .CIN(n13133_3) 
);
defparam n13134_s0.ALU_MODE=3;
  ALU n13135_s0 (
    .SUM(n13135_1_SUM),
    .COUT(n13135_3),
    .I0(main_vtg_source_payload_vcount[4]),
    .I1(builder_multiregimpl8_regs1[4]),
    .I3(GND),
    .CIN(n13134_3) 
);
defparam n13135_s0.ALU_MODE=3;
  ALU n13136_s0 (
    .SUM(n13136_1_SUM),
    .COUT(n13136_3),
    .I0(main_vtg_source_payload_vcount[5]),
    .I1(builder_multiregimpl8_regs1[5]),
    .I3(GND),
    .CIN(n13135_3) 
);
defparam n13136_s0.ALU_MODE=3;
  ALU n13137_s0 (
    .SUM(n13137_1_SUM),
    .COUT(n13137_3),
    .I0(main_vtg_source_payload_vcount[6]),
    .I1(builder_multiregimpl8_regs1[6]),
    .I3(GND),
    .CIN(n13136_3) 
);
defparam n13137_s0.ALU_MODE=3;
  ALU n13138_s0 (
    .SUM(n13138_1_SUM),
    .COUT(n13138_3),
    .I0(main_vtg_source_payload_vcount[7]),
    .I1(builder_multiregimpl8_regs1[7]),
    .I3(GND),
    .CIN(n13137_3) 
);
defparam n13138_s0.ALU_MODE=3;
  ALU n13139_s0 (
    .SUM(n13139_1_SUM),
    .COUT(n13139_3),
    .I0(main_vtg_source_payload_vcount[8]),
    .I1(builder_multiregimpl8_regs1[8]),
    .I3(GND),
    .CIN(n13138_3) 
);
defparam n13139_s0.ALU_MODE=3;
  ALU n13140_s0 (
    .SUM(n13140_1_SUM),
    .COUT(n13140_3),
    .I0(main_vtg_source_payload_vcount[9]),
    .I1(builder_multiregimpl8_regs1[9]),
    .I3(GND),
    .CIN(n13139_3) 
);
defparam n13140_s0.ALU_MODE=3;
  ALU n13141_s0 (
    .SUM(n13141_1_SUM),
    .COUT(n13141_3),
    .I0(main_vtg_source_payload_vcount[10]),
    .I1(builder_multiregimpl8_regs1[10]),
    .I3(GND),
    .CIN(n13140_3) 
);
defparam n13141_s0.ALU_MODE=3;
  ALU n13142_s0 (
    .SUM(n13142_1_SUM),
    .COUT(n13142_3),
    .I0(main_vtg_source_payload_vcount[11]),
    .I1(builder_multiregimpl8_regs1[11]),
    .I3(GND),
    .CIN(n13141_3) 
);
defparam n13142_s0.ALU_MODE=3;
  ALU n13146_s0 (
    .SUM(n13146_1_SUM),
    .COUT(n13146_3),
    .I0(main_vtg_source_payload_vcount[0]),
    .I1(builder_multiregimpl9_regs1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13146_s0.ALU_MODE=3;
  ALU n13147_s0 (
    .SUM(n13147_1_SUM),
    .COUT(n13147_3),
    .I0(main_vtg_source_payload_vcount[1]),
    .I1(builder_multiregimpl9_regs1[1]),
    .I3(GND),
    .CIN(n13146_3) 
);
defparam n13147_s0.ALU_MODE=3;
  ALU n13148_s0 (
    .SUM(n13148_1_SUM),
    .COUT(n13148_3),
    .I0(main_vtg_source_payload_vcount[2]),
    .I1(builder_multiregimpl9_regs1[2]),
    .I3(GND),
    .CIN(n13147_3) 
);
defparam n13148_s0.ALU_MODE=3;
  ALU n13149_s0 (
    .SUM(n13149_1_SUM),
    .COUT(n13149_3),
    .I0(main_vtg_source_payload_vcount[3]),
    .I1(builder_multiregimpl9_regs1[3]),
    .I3(GND),
    .CIN(n13148_3) 
);
defparam n13149_s0.ALU_MODE=3;
  ALU n13150_s0 (
    .SUM(n13150_1_SUM),
    .COUT(n13150_3),
    .I0(main_vtg_source_payload_vcount[4]),
    .I1(builder_multiregimpl9_regs1[4]),
    .I3(GND),
    .CIN(n13149_3) 
);
defparam n13150_s0.ALU_MODE=3;
  ALU n13151_s0 (
    .SUM(n13151_1_SUM),
    .COUT(n13151_3),
    .I0(main_vtg_source_payload_vcount[5]),
    .I1(builder_multiregimpl9_regs1[5]),
    .I3(GND),
    .CIN(n13150_3) 
);
defparam n13151_s0.ALU_MODE=3;
  ALU n13152_s0 (
    .SUM(n13152_1_SUM),
    .COUT(n13152_3),
    .I0(main_vtg_source_payload_vcount[6]),
    .I1(builder_multiregimpl9_regs1[6]),
    .I3(GND),
    .CIN(n13151_3) 
);
defparam n13152_s0.ALU_MODE=3;
  ALU n13153_s0 (
    .SUM(n13153_1_SUM),
    .COUT(n13153_3),
    .I0(main_vtg_source_payload_vcount[7]),
    .I1(builder_multiregimpl9_regs1[7]),
    .I3(GND),
    .CIN(n13152_3) 
);
defparam n13153_s0.ALU_MODE=3;
  ALU n13154_s0 (
    .SUM(n13154_1_SUM),
    .COUT(n13154_3),
    .I0(main_vtg_source_payload_vcount[8]),
    .I1(builder_multiregimpl9_regs1[8]),
    .I3(GND),
    .CIN(n13153_3) 
);
defparam n13154_s0.ALU_MODE=3;
  ALU n13155_s0 (
    .SUM(n13155_1_SUM),
    .COUT(n13155_3),
    .I0(main_vtg_source_payload_vcount[9]),
    .I1(builder_multiregimpl9_regs1[9]),
    .I3(GND),
    .CIN(n13154_3) 
);
defparam n13155_s0.ALU_MODE=3;
  ALU n13156_s0 (
    .SUM(n13156_1_SUM),
    .COUT(n13156_3),
    .I0(main_vtg_source_payload_vcount[10]),
    .I1(builder_multiregimpl9_regs1[10]),
    .I3(GND),
    .CIN(n13155_3) 
);
defparam n13156_s0.ALU_MODE=3;
  ALU n13157_s0 (
    .SUM(n13157_1_SUM),
    .COUT(n13157_3),
    .I0(main_vtg_source_payload_vcount[11]),
    .I1(builder_multiregimpl9_regs1[11]),
    .I3(GND),
    .CIN(n13156_3) 
);
defparam n13157_s0.ALU_MODE=3;
  ALU n14407_s0 (
    .SUM(n14407_1_SUM),
    .COUT(n14407_3),
    .I0(main_vfb_cdc_cdc_graycounter1_q[0]),
    .I1(builder_multiregimpl10_regs1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14407_s0.ALU_MODE=3;
  ALU n14408_s0 (
    .SUM(n14408_1_SUM),
    .COUT(n14408_3),
    .I0(main_vfb_cdc_cdc_graycounter1_q[1]),
    .I1(builder_multiregimpl10_regs1[1]),
    .I3(GND),
    .CIN(n14407_3) 
);
defparam n14408_s0.ALU_MODE=3;
  ALU n14409_s0 (
    .SUM(n14409_1_SUM),
    .COUT(main_vfb_cdc_cdc_asyncfifo_readable),
    .I0(main_vfb_cdc_cdc_graycounter1_q[2]),
    .I1(builder_multiregimpl10_regs1[2]),
    .I3(GND),
    .CIN(n14408_3) 
);
defparam n14409_s0.ALU_MODE=3;
  MUX2_LUT5 main_full_rate_phy_dfi_p0_address_12_s0 (
    .O(main_full_rate_phy_dfi_p0_address[12]),
    .I0(main_sdram_master_p0_address_12_2),
    .I1(main_sdram_master_p1_address_12_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_address_11_s0 (
    .O(main_full_rate_phy_dfi_p0_address[11]),
    .I0(main_sdram_master_p0_address_11_2),
    .I1(main_sdram_master_p1_address_11_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_address_10_s0 (
    .O(main_full_rate_phy_dfi_p0_address[10]),
    .I0(main_sdram_master_p0_address_10_2),
    .I1(main_sdram_master_p1_address_10_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_address_9_s0 (
    .O(main_full_rate_phy_dfi_p0_address[9]),
    .I0(main_sdram_master_p0_address_9_2),
    .I1(main_sdram_master_p1_address_9_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_address_8_s0 (
    .O(main_full_rate_phy_dfi_p0_address[8]),
    .I0(main_sdram_master_p0_address_8_2),
    .I1(main_sdram_master_p1_address_8_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_address_7_s0 (
    .O(main_full_rate_phy_dfi_p0_address[7]),
    .I0(main_sdram_master_p0_address_7_2),
    .I1(main_sdram_master_p1_address_7_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_address_6_s0 (
    .O(main_full_rate_phy_dfi_p0_address[6]),
    .I0(main_sdram_master_p0_address_6_2),
    .I1(main_sdram_master_p1_address_6_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_address_5_s0 (
    .O(main_full_rate_phy_dfi_p0_address[5]),
    .I0(main_sdram_master_p0_address_5_2),
    .I1(main_sdram_master_p1_address_5_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_address_4_s0 (
    .O(main_full_rate_phy_dfi_p0_address[4]),
    .I0(main_sdram_master_p0_address_4_2),
    .I1(main_sdram_master_p1_address_4_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_address_3_s0 (
    .O(main_full_rate_phy_dfi_p0_address[3]),
    .I0(main_sdram_master_p0_address_3_2),
    .I1(main_sdram_master_p1_address_3_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_address_2_s0 (
    .O(main_full_rate_phy_dfi_p0_address[2]),
    .I0(main_sdram_master_p0_address_2_2),
    .I1(main_sdram_master_p1_address_2_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_address_1_s0 (
    .O(main_full_rate_phy_dfi_p0_address[1]),
    .I0(main_sdram_master_p0_address_1_2),
    .I1(main_sdram_master_p1_address_1_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_address_0_s0 (
    .O(main_full_rate_phy_dfi_p0_address[0]),
    .I0(main_sdram_master_p0_address_0_2),
    .I1(main_sdram_master_p1_address_0_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_bank_1_s0 (
    .O(main_full_rate_phy_dfi_p0_bank[1]),
    .I0(main_sdram_master_p0_bank_1_2),
    .I1(main_sdram_master_p1_bank_1_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_bank_0_s0 (
    .O(main_full_rate_phy_dfi_p0_bank[0]),
    .I0(main_sdram_master_p0_bank_0_2),
    .I1(main_sdram_master_p1_bank_0_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 builder_sync_f_self_s30 (
    .O(builder_sync_f_self_35),
    .I0(builder_sync_f_self_30),
    .I1(builder_sync_f_self_31),
    .S0(mosi_sel[1]) 
);
  MUX2_LUT5 builder_sync_f_self_s31 (
    .O(builder_sync_f_self_37),
    .I0(builder_sync_f_self_32),
    .I1(builder_sync_f_self_33),
    .S0(mosi_sel[1]) 
);
  MUX2_LUT6 builder_sync_f_self_s29 (
    .O(builder_sync_f_self),
    .I0(builder_sync_f_self_35),
    .I1(builder_sync_f_self_37),
    .S0(mosi_sel[2]) 
);
  MUX2_LUT6 n21803_s3 (
    .O(n21803_7),
    .I0(n21803_9),
    .I1(n21803_11),
    .S0(main_sdram_choose_cmd_grant[1]) 
);
  MUX2_LUT5 n21803_s6 (
    .O(n21803_9),
    .I0(n21783_5),
    .I1(n21789_5),
    .S0(main_sdram_choose_cmd_grant[0]) 
);
  MUX2_LUT5 n21803_s7 (
    .O(n21803_11),
    .I0(n21795_5),
    .I1(n21801_6),
    .S0(main_sdram_choose_cmd_grant[0]) 
);
  MUX2_LUT6 n21804_s3 (
    .O(n21804_7),
    .I0(n21804_9),
    .I1(n21804_11),
    .S0(main_sdram_choose_cmd_grant[1]) 
);
  MUX2_LUT5 n21804_s6 (
    .O(n21804_9),
    .I0(n21784_5),
    .I1(n21790_6),
    .S0(main_sdram_choose_cmd_grant[0]) 
);
  MUX2_LUT5 n21804_s7 (
    .O(n21804_11),
    .I0(n21796_5),
    .I1(n21802_6),
    .S0(main_sdram_choose_cmd_grant[0]) 
);
  MUX2_LUT6 n21831_s3 (
    .O(n21831_7),
    .I0(n21831_9),
    .I1(n21831_11),
    .S0(main_sdram_choose_req_grant[1]) 
);
  MUX2_LUT5 n21831_s6 (
    .O(n21831_9),
    .I0(n21811_5),
    .I1(n21817_5),
    .S0(main_sdram_choose_req_grant[0]) 
);
  MUX2_LUT5 n21831_s7 (
    .O(n21831_11),
    .I0(n21823_5),
    .I1(n21829_6),
    .S0(main_sdram_choose_req_grant[0]) 
);
  MUX2_LUT6 n21832_s3 (
    .O(n21832_7),
    .I0(n21832_9),
    .I1(n21832_11),
    .S0(main_sdram_choose_req_grant[1]) 
);
  MUX2_LUT5 n21832_s6 (
    .O(n21832_9),
    .I0(n21812_5),
    .I1(n21818_6),
    .S0(main_sdram_choose_req_grant[0]) 
);
  MUX2_LUT5 n21832_s7 (
    .O(n21832_11),
    .I0(n21824_5),
    .I1(n21830_6),
    .S0(main_sdram_choose_req_grant[0]) 
);
  INV main_vfb_litedramdmareader_reset_s2 (
    .O(main_vfb_litedramdmareader_reset_6),
    .I(main_vfb_litedramdmareader_enable_storage) 
);
  INV n29912_s2 (
    .O(n29912_6),
    .I(main_locked) 
);
  INV n29976_s2 (
    .O(n29976_6),
    .I(main_vtg_source_payload_hsync) 
);
  INV n29978_s2 (
    .O(n29978_6),
    .I(main_vtg_source_payload_vsync) 
);
  INV n21043_s2 (
    .O(n21043_5),
    .I(main_leds_chaser[5]) 
);
  INV n28181_s2 (
    .O(n28181_5),
    .I(main_phase_sel) 
);
  INV main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_s9 (
    .O(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .I(builder_wishbone2axi0_state[1]) 
);
  INV main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_s12 (
    .O(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .I(builder_wishbone2axi1_state[1]) 
);
  INV n21973_s3 (
    .O(n21973_7),
    .I(main_wishbone_bridge_rdata_converter_converter_demux[0]) 
);
  INV builder_basesoc_litedramnativeportconverter_next_state_s3 (
    .O(builder_basesoc_litedramnativeportconverter_next_state_7),
    .I(builder_basesoc_litedramnativeportconverter_state) 
);
  INV n20074_s3 (
    .O(n20074_7),
    .I(builder_rr_write_grant) 
);
  INV n20078_s3 (
    .O(n20078_7),
    .I(builder_rr_read_grant) 
);
  INV n20749_s5 (
    .O(n20749_10),
    .I(main_basesoc_rx_phase[2]) 
);
  INV main_vfb_dma_res_fifo_consume_0_s14 (
    .O(main_vfb_dma_res_fifo_consume_0_22),
    .I(sys_rst) 
);
  INV builder_basesoc_spimaster_next_state_0_s7 (
    .O(builder_basesoc_spimaster_next_state_0_13),
    .I(builder_basesoc_spimaster_state[0]) 
);
  INV n20485_s2 (
    .O(n20485_6),
    .I(main_basesoc_bus_errors[0]) 
);
  INV n20810_s2 (
    .O(n20810_6),
    .I(main_basesoc_uart_tx_fifo_produce[0]) 
);
  INV n20819_s2 (
    .O(n20819_6),
    .I(main_basesoc_uart_tx_fifo_consume[0]) 
);
  INV n20860_s2 (
    .O(n20860_6),
    .I(main_basesoc_uart_rx_fifo_produce[0]) 
);
  INV n20869_s2 (
    .O(n20869_6),
    .I(main_basesoc_uart_rx_fifo_consume[0]) 
);
  INV n21512_s2 (
    .O(n21512_6),
    .I(main_sdram_bankmachine2_produce[0]) 
);
  INV n22436_s2 (
    .O(n22436_6),
    .I(main_vfb_dma_fifo_consume[0]) 
);
  INV n22594_s2 (
    .O(n22594_6),
    .I(clk_divider1[0]) 
);
  INV n19065_s2 (
    .O(n19065_7),
    .I(main_por_count[0]) 
);
  INV n20317_s2 (
    .O(n20317_7),
    .I(builder_wr_timer_count[0]) 
);
  INV n20379_s2 (
    .O(n20379_7),
    .I(builder_rd_timer_count[0]) 
);
  INV n21156_s2 (
    .O(n21156_7),
    .I(main_sdram_timer_count1[0]) 
);
  INV n13158_s1 (
    .O(n13158_5),
    .I(n13157_3) 
);
  INV main_basesoc_tx_count_rs232phytx_next_value0_3_s6 (
    .O(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .I(builder_basesoc_rs232phytx_state) 
);
  INV main_basesoc_rx_count_rs232phyrx_next_value0_3_s5 (
    .O(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .I(builder_basesoc_rs232phyrx_state) 
);
  VexRiscv VexRiscv (
    .main_clkout0(main_clkout0),
    .n29443_5(n29443_5),
    .main_basesoc_reset(main_basesoc_reset),
    .sys_rst(sys_rst),
    .main_basesoc_timer_enable_storage(main_basesoc_timer_enable_storage),
    .n7553_3(n7553_3),
    .n7552_3(n7552_3),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_15(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_15),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_30_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_30_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_29_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_29_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_28_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_28_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_27_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_27_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_26_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_26_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_25_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_25_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_24_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_24_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_23_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_23_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_22_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_22_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_21_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_21_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_20_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_20_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_19_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_19_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_18_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_18_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_17_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_17_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_16_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_16_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_15_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_15_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_14_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_14_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_13_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_13_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_12_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_12_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_11_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_11_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_10_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_10_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_9_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_9_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_8_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_8_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_7_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_7_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_6_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_6_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_5_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_5_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_4_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_4_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_3_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_3_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_2_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_2_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_1_13(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_1_13),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_0_14(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_0_14),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_18(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_18),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_30_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_30_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_29_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_29_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_28_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_28_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_27_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_27_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_26_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_26_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_25_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_25_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_24_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_24_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_23_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_23_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_22_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_22_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_21_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_21_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_20_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_20_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_19_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_19_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_18_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_18_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_17_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_17_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_16_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_16_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_15_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_15_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_14_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_14_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_13_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_13_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_12_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_12_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_11_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_11_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_10_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_10_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_9_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_9_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_8_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_8_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_7_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_7_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_6_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_6_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_5_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_5_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_4_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_4_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_3_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_3_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_2_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_2_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_1_16(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_1_16),
    .main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_20(main_basesoc_socbushandler_interface1_adapted_interface_dat_r_0_20),
    .main_basesoc_socbushandler_interface0_adapted_interface_dat_r_0_12(main_basesoc_socbushandler_interface0_adapted_interface_dat_r_0_12),
    .builder_fsm0_state(builder_fsm0_state),
    .builder_wishbone2axi1_next_state_1_19(builder_wishbone2axi1_next_state_1_19),
    .n2_67(n2_67),
    .builder_wishbone2axi0_next_state_1_20(builder_wishbone2axi0_next_state_1_20),
    .main_basesoc_reset_re(main_basesoc_reset_re),
    .builder_fsm1_state(builder_fsm1_state),
    .builder_rr_read_grant_10(builder_rr_read_grant_10),
    .builder_wishbone2axi1_next_state_0_16(builder_wishbone2axi1_next_state_0_16),
    .main_basesoc_timer_zero_pending(main_basesoc_timer_zero_pending),
    .builder_wishbone2axi0_state(builder_wishbone2axi0_state[1:0]),
    .builder_wishbone2axi1_state(builder_wishbone2axi1_state[1:0]),
    .main_basesoc_reset_storage(main_basesoc_reset_storage[1:0]),
    .main_basesoc_dbus_stb(main_basesoc_dbus_stb),
    .main_basesoc_dbus_we(main_basesoc_dbus_we),
    .n14757_38(n14757_38),
    ._zz_execute_SRC1_1_9(_zz_execute_SRC1_1_9),
    .n24506_4(n24506_4),
    .n17969_8(n17969_8),
    .main_basesoc_ibus_adr(main_basesoc_ibus_adr[2:0]),
    ._zz_dBusWishbone_ADR(_zz_dBusWishbone_ADR[2:0]),
    .main_basesoc_dbus_adr(main_basesoc_dbus_adr[29:3]),
    .toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[4:2]),
    .main_basesoc_dbus_dat_w(main_basesoc_dbus_dat_w[31:0]),
    .toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3:0]),
    ._zz_execute_SRC1_2(_zz_execute_SRC1_2),
    ._zz_execute_SRC1_29(_zz_execute_SRC1_29),
    ._zz_execute_SRC1_30(_zz_execute_SRC1_30),
    ._zz_execute_SRC2_4(_zz_execute_SRC2_4[0]),
    .lineLoader_address(lineLoader_address[31:5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sipeed_tang_mega_138k_pro */
module top (
  atkms7620_scl,
  atkms7620_sda,
  buzzer_out_pwm,
  clk50,
  joypad2_in_data,
  joypad2_out_clk,
  joypad2_out_load,
  joypad_in_data,
  joypad_out_clk,
  joypad_out_load,
  lcd_b,
  lcd_clk,
  lcd_de,
  lcd_g,
  lcd_hsync_n,
  lcd_r,
  lcd_vsync_n,
  led_n0,
  led_n1,
  led_n2,
  led_n3,
  led_n4,
  led_n5,
  rst,
  sdram_a,
  sdram_ba,
  sdram_cas_n,
  sdram_clock,
  sdram_cs_n,
  sdram_dm,
  sdram_dq,
  sdram_ras_n,
  sdram_we_n,
  serial_rx,
  serial_tx,
  spisdcard_clk,
  spisdcard_cs_n,
  spisdcard_miso,
  spisdcard_mosi
)
;
inout atkms7620_scl;
inout atkms7620_sda;
output buzzer_out_pwm;
input clk50;
input joypad2_in_data;
output joypad2_out_clk;
output joypad2_out_load;
input joypad_in_data;
output joypad_out_clk;
output joypad_out_load;
output [5:0] lcd_b;
output lcd_clk;
output lcd_de;
output [5:0] lcd_g;
output lcd_hsync_n;
output [5:0] lcd_r;
output lcd_vsync_n;
output led_n0;
output led_n1;
output led_n2;
output led_n3;
output led_n4;
output led_n5;
input rst;
output [12:0] sdram_a;
output [1:0] sdram_ba;
output sdram_cas_n;
output sdram_clock;
output sdram_cs_n;
output [1:0] sdram_dm;
inout [15:0] sdram_dq;
output sdram_ras_n;
output sdram_we_n;
input serial_rx;
output serial_tx;
output spisdcard_clk;
output spisdcard_cs_n;
input spisdcard_miso;
output spisdcard_mosi;
wire clk50_d;
wire joypad2_in_data_d;
wire joypad_in_data_d;
wire rst_d;
wire serial_rx_d;
wire spisdcard_miso_d;
wire buzzer_out_pwm_d;
wire n2_67;
wire sdram_clock_d;
wire sdram_cs_n_d;
wire sdram_ras_n_d;
wire sdram_cas_n_d;
wire sdram_we_n_d;
wire lcd_clk_d;
wire lcd_de_d;
wire lcd_hsync_n_d;
wire lcd_vsync_n_d;
wire serial_tx_d;
wire spisdcard_cs_n_d;
wire spisdcard_mosi_d;
wire joypad_out_load_d;
wire joypad_out_clk_d;
wire joypad2_out_load_d;
wire joypad2_out_clk_d;
wire gpio_stop;
wire spisdcard_clk_d;
wire led_n5_d;
wire led_n4_d;
wire led_n3_d;
wire led_n2_d;
wire led_n1_d;
wire led_n0_d;
wire n14757_38;
wire _zz_execute_SRC1_1_9;
wire [12:0] sdram_a_d;
wire [1:0] sdram_ba_d;
wire [1:0] sdram_dm_d;
wire [5:0] lcd_r_d;
wire [5:0] lcd_g_d;
wire [5:0] lcd_b_d;
wire [30:2] _zz_execute_SRC1;
wire [0:0] _zz_execute_SRC2_4;
wire VCC;
wire GND;
  IBUF clk50_ibuf (
    .O(clk50_d),
    .I(clk50) 
);
  IBUF joypad2_in_data_ibuf (
    .O(joypad2_in_data_d),
    .I(joypad2_in_data) 
);
  IBUF joypad_in_data_ibuf (
    .O(joypad_in_data_d),
    .I(joypad_in_data) 
);
  IBUF rst_ibuf (
    .O(rst_d),
    .I(rst) 
);
  IBUF serial_rx_ibuf (
    .O(serial_rx_d),
    .I(serial_rx) 
);
  IBUF spisdcard_miso_ibuf (
    .O(spisdcard_miso_d),
    .I(spisdcard_miso) 
);
  OBUF buzzer_out_pwm_obuf (
    .O(buzzer_out_pwm),
    .I(buzzer_out_pwm_d) 
);
  OBUF joypad2_out_clk_obuf (
    .O(joypad2_out_clk),
    .I(joypad2_out_clk_d) 
);
  OBUF joypad2_out_load_obuf (
    .O(joypad2_out_load),
    .I(joypad2_out_load_d) 
);
  OBUF joypad_out_clk_obuf (
    .O(joypad_out_clk),
    .I(joypad_out_clk_d) 
);
  OBUF joypad_out_load_obuf (
    .O(joypad_out_load),
    .I(joypad_out_load_d) 
);
  OBUF lcd_b_0_obuf (
    .O(lcd_b[0]),
    .I(lcd_b_d[0]) 
);
  OBUF lcd_b_1_obuf (
    .O(lcd_b[1]),
    .I(lcd_b_d[1]) 
);
  OBUF lcd_b_2_obuf (
    .O(lcd_b[2]),
    .I(lcd_b_d[2]) 
);
  OBUF lcd_b_3_obuf (
    .O(lcd_b[3]),
    .I(lcd_b_d[3]) 
);
  OBUF lcd_b_4_obuf (
    .O(lcd_b[4]),
    .I(lcd_b_d[4]) 
);
  OBUF lcd_b_5_obuf (
    .O(lcd_b[5]),
    .I(lcd_b_d[5]) 
);
  OBUF lcd_clk_obuf (
    .O(lcd_clk),
    .I(lcd_clk_d) 
);
  OBUF lcd_de_obuf (
    .O(lcd_de),
    .I(lcd_de_d) 
);
  OBUF lcd_g_0_obuf (
    .O(lcd_g[0]),
    .I(lcd_g_d[0]) 
);
  OBUF lcd_g_1_obuf (
    .O(lcd_g[1]),
    .I(lcd_g_d[1]) 
);
  OBUF lcd_g_2_obuf (
    .O(lcd_g[2]),
    .I(lcd_g_d[2]) 
);
  OBUF lcd_g_3_obuf (
    .O(lcd_g[3]),
    .I(lcd_g_d[3]) 
);
  OBUF lcd_g_4_obuf (
    .O(lcd_g[4]),
    .I(lcd_g_d[4]) 
);
  OBUF lcd_g_5_obuf (
    .O(lcd_g[5]),
    .I(lcd_g_d[5]) 
);
  OBUF lcd_hsync_n_obuf (
    .O(lcd_hsync_n),
    .I(lcd_hsync_n_d) 
);
  OBUF lcd_r_0_obuf (
    .O(lcd_r[0]),
    .I(lcd_r_d[0]) 
);
  OBUF lcd_r_1_obuf (
    .O(lcd_r[1]),
    .I(lcd_r_d[1]) 
);
  OBUF lcd_r_2_obuf (
    .O(lcd_r[2]),
    .I(lcd_r_d[2]) 
);
  OBUF lcd_r_3_obuf (
    .O(lcd_r[3]),
    .I(lcd_r_d[3]) 
);
  OBUF lcd_r_4_obuf (
    .O(lcd_r[4]),
    .I(lcd_r_d[4]) 
);
  OBUF lcd_r_5_obuf (
    .O(lcd_r[5]),
    .I(lcd_r_d[5]) 
);
  OBUF lcd_vsync_n_obuf (
    .O(lcd_vsync_n),
    .I(lcd_vsync_n_d) 
);
  OBUF led_n0_obuf (
    .O(led_n0),
    .I(led_n0_d) 
);
  OBUF led_n1_obuf (
    .O(led_n1),
    .I(led_n1_d) 
);
  OBUF led_n2_obuf (
    .O(led_n2),
    .I(led_n2_d) 
);
  OBUF led_n3_obuf (
    .O(led_n3),
    .I(led_n3_d) 
);
  OBUF led_n4_obuf (
    .O(led_n4),
    .I(led_n4_d) 
);
  OBUF led_n5_obuf (
    .O(led_n5),
    .I(led_n5_d) 
);
  OBUF sdram_a_0_obuf (
    .O(sdram_a[0]),
    .I(sdram_a_d[0]) 
);
  OBUF sdram_a_1_obuf (
    .O(sdram_a[1]),
    .I(sdram_a_d[1]) 
);
  OBUF sdram_a_2_obuf (
    .O(sdram_a[2]),
    .I(sdram_a_d[2]) 
);
  OBUF sdram_a_3_obuf (
    .O(sdram_a[3]),
    .I(sdram_a_d[3]) 
);
  OBUF sdram_a_4_obuf (
    .O(sdram_a[4]),
    .I(sdram_a_d[4]) 
);
  OBUF sdram_a_5_obuf (
    .O(sdram_a[5]),
    .I(sdram_a_d[5]) 
);
  OBUF sdram_a_6_obuf (
    .O(sdram_a[6]),
    .I(sdram_a_d[6]) 
);
  OBUF sdram_a_7_obuf (
    .O(sdram_a[7]),
    .I(sdram_a_d[7]) 
);
  OBUF sdram_a_8_obuf (
    .O(sdram_a[8]),
    .I(sdram_a_d[8]) 
);
  OBUF sdram_a_9_obuf (
    .O(sdram_a[9]),
    .I(sdram_a_d[9]) 
);
  OBUF sdram_a_10_obuf (
    .O(sdram_a[10]),
    .I(sdram_a_d[10]) 
);
  OBUF sdram_a_11_obuf (
    .O(sdram_a[11]),
    .I(sdram_a_d[11]) 
);
  OBUF sdram_a_12_obuf (
    .O(sdram_a[12]),
    .I(sdram_a_d[12]) 
);
  OBUF sdram_ba_0_obuf (
    .O(sdram_ba[0]),
    .I(sdram_ba_d[0]) 
);
  OBUF sdram_ba_1_obuf (
    .O(sdram_ba[1]),
    .I(sdram_ba_d[1]) 
);
  OBUF sdram_cas_n_obuf (
    .O(sdram_cas_n),
    .I(sdram_cas_n_d) 
);
  OBUF sdram_clock_obuf (
    .O(sdram_clock),
    .I(sdram_clock_d) 
);
  OBUF sdram_cs_n_obuf (
    .O(sdram_cs_n),
    .I(sdram_cs_n_d) 
);
  OBUF sdram_dm_0_obuf (
    .O(sdram_dm[0]),
    .I(sdram_dm_d[0]) 
);
  OBUF sdram_dm_1_obuf (
    .O(sdram_dm[1]),
    .I(sdram_dm_d[1]) 
);
  OBUF sdram_ras_n_obuf (
    .O(sdram_ras_n),
    .I(sdram_ras_n_d) 
);
  OBUF sdram_we_n_obuf (
    .O(sdram_we_n),
    .I(sdram_we_n_d) 
);
  OBUF serial_tx_obuf (
    .O(serial_tx),
    .I(serial_tx_d) 
);
  OBUF spisdcard_clk_obuf (
    .O(spisdcard_clk),
    .I(spisdcard_clk_d) 
);
  OBUF spisdcard_cs_n_obuf (
    .O(spisdcard_cs_n),
    .I(spisdcard_cs_n_d) 
);
  OBUF spisdcard_mosi_obuf (
    .O(spisdcard_mosi),
    .I(spisdcard_mosi_d) 
);
  music_player play (
    .clk50_d(clk50_d),
    .rst_d(rst_d),
    .gpio_stop(gpio_stop),
    .n14757_38(n14757_38),
    ._zz_execute_SRC1_1_9(_zz_execute_SRC1_1_9),
    ._zz_execute_SRC1_2(_zz_execute_SRC1[2]),
    ._zz_execute_SRC1_29(_zz_execute_SRC1[29]),
    ._zz_execute_SRC1_30(_zz_execute_SRC1[30]),
    ._zz_execute_SRC2_4(_zz_execute_SRC2_4[0]),
    .buzzer_out_pwm_d(buzzer_out_pwm_d),
    .n2_67(n2_67)
);
  sipeed_tang_mega_138k_pro SoC (
    .clk50_d(clk50_d),
    .serial_rx_d(serial_rx_d),
    .joypad_in_data_d(joypad_in_data_d),
    .joypad2_in_data_d(joypad2_in_data_d),
    .rst_d(rst_d),
    .spisdcard_miso_d(spisdcard_miso_d),
    .n2_67(n2_67),
    .sdram_clock_d(sdram_clock_d),
    .sdram_cs_n_d(sdram_cs_n_d),
    .sdram_ras_n_d(sdram_ras_n_d),
    .sdram_cas_n_d(sdram_cas_n_d),
    .sdram_we_n_d(sdram_we_n_d),
    .lcd_clk_d(lcd_clk_d),
    .lcd_de_d(lcd_de_d),
    .lcd_hsync_n_d(lcd_hsync_n_d),
    .lcd_vsync_n_d(lcd_vsync_n_d),
    .serial_tx_d(serial_tx_d),
    .spisdcard_cs_n_d(spisdcard_cs_n_d),
    .spisdcard_mosi_d(spisdcard_mosi_d),
    .joypad_out_load_d(joypad_out_load_d),
    .joypad_out_clk_d(joypad_out_clk_d),
    .joypad2_out_load_d(joypad2_out_load_d),
    .joypad2_out_clk_d(joypad2_out_clk_d),
    .gpio_stop(gpio_stop),
    .spisdcard_clk_d(spisdcard_clk_d),
    .led_n5_d(led_n5_d),
    .led_n4_d(led_n4_d),
    .led_n3_d(led_n3_d),
    .led_n2_d(led_n2_d),
    .led_n1_d(led_n1_d),
    .led_n0_d(led_n0_d),
    .n14757_38(n14757_38),
    ._zz_execute_SRC1_1_9(_zz_execute_SRC1_1_9),
    .sdram_a_d(sdram_a_d[12:0]),
    .sdram_ba_d(sdram_ba_d[1:0]),
    .sdram_dm_d(sdram_dm_d[1:0]),
    .lcd_r_d(lcd_r_d[5:0]),
    .lcd_g_d(lcd_g_d[5:0]),
    .lcd_b_d(lcd_b_d[5:0]),
    ._zz_execute_SRC1_2(_zz_execute_SRC1[2]),
    ._zz_execute_SRC1_29(_zz_execute_SRC1[29]),
    ._zz_execute_SRC1_30(_zz_execute_SRC1[30]),
    ._zz_execute_SRC2_4(_zz_execute_SRC2_4[0]),
    .atkms7620_scl(atkms7620_scl),
    .atkms7620_sda(atkms7620_sda),
    .sdram_dq(sdram_dq[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* top */
