<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p342" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_342{left:96px;bottom:1124px;letter-spacing:0.21px;}
#t2_342{left:662px;bottom:1130px;}
#t3_342{left:662px;bottom:1124px;letter-spacing:0.14px;word-spacing:0.02px;}
#t4_342{left:83px;bottom:81px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t5_342{left:829px;bottom:81px;letter-spacing:-0.13px;}
#t6_342{left:138px;bottom:967px;letter-spacing:0.13px;}
#t7_342{left:206px;bottom:967px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t8_342{left:747px;bottom:967px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t9_342{left:138px;bottom:932px;letter-spacing:0.12px;}
#ta_342{left:204px;bottom:932px;letter-spacing:0.12px;word-spacing:0.02px;}
#tb_342{left:138px;bottom:906px;letter-spacing:0.1px;word-spacing:0.13px;}
#tc_342{left:138px;bottom:888px;letter-spacing:0.11px;word-spacing:-0.08px;}
#td_342{left:138px;bottom:862px;letter-spacing:0.11px;word-spacing:1.03px;}
#te_342{left:138px;bottom:844px;letter-spacing:0.12px;word-spacing:0.02px;}
#tf_342{left:138px;bottom:818px;letter-spacing:0.1px;word-spacing:0.14px;}
#tg_342{left:232px;bottom:818px;letter-spacing:0.07px;}
#th_342{left:253px;bottom:818px;letter-spacing:0.1px;word-spacing:0.15px;}
#ti_342{left:138px;bottom:799px;letter-spacing:0.08px;word-spacing:0.03px;}
#tj_342{left:217px;bottom:799px;letter-spacing:0.12px;}
#tk_342{left:263px;bottom:799px;}
#tl_342{left:138px;bottom:766px;letter-spacing:0.11px;}
#tm_342{left:226px;bottom:766px;letter-spacing:-0.15px;}
#tn_342{left:292px;bottom:766px;}
#to_342{left:313px;bottom:766px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tp_342{left:453px;bottom:766px;}
#tq_342{left:473px;bottom:766px;letter-spacing:-0.15px;word-spacing:-0.09px;}
#tr_342{left:138px;bottom:740px;letter-spacing:0.1px;word-spacing:0.88px;}
#ts_342{left:729px;bottom:740px;letter-spacing:-0.18px;word-spacing:1.13px;}
#tt_342{left:752px;bottom:740px;letter-spacing:0.11px;}
#tu_342{left:819px;bottom:740px;letter-spacing:0.07px;}
#tv_342{left:841px;bottom:740px;letter-spacing:0.07px;}
#tw_342{left:138px;bottom:721px;letter-spacing:0.11px;word-spacing:0.12px;}
#tx_342{left:206px;bottom:721px;letter-spacing:0.1px;word-spacing:0.12px;}
#ty_342{left:391px;bottom:721px;letter-spacing:0.01px;}
#tz_342{left:401px;bottom:721px;letter-spacing:0.1px;word-spacing:0.11px;}
#t10_342{left:138px;bottom:703px;}
#t11_342{left:149px;bottom:703px;letter-spacing:0.17px;}
#t12_342{left:216px;bottom:703px;letter-spacing:-0.02px;}
#t13_342{left:138px;bottom:677px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t14_342{left:491px;bottom:677px;letter-spacing:-0.42px;}
#t15_342{left:508px;bottom:677px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t16_342{left:679px;bottom:677px;letter-spacing:0.11px;word-spacing:0.02px;}
#t17_342{left:737px;bottom:677px;}
#t18_342{left:121px;bottom:1061px;letter-spacing:-0.16px;}
#t19_342{left:231px;bottom:1061px;letter-spacing:-0.16px;}
#t1a_342{left:253px;bottom:1061px;letter-spacing:-0.16px;}
#t1b_342{left:341px;bottom:1061px;letter-spacing:-0.16px;}
#t1c_342{left:363px;bottom:1061px;letter-spacing:-0.16px;}
#t1d_342{left:451px;bottom:1061px;letter-spacing:-0.16px;}
#t1e_342{left:473px;bottom:1061px;letter-spacing:-0.16px;}
#t1f_342{left:561px;bottom:1061px;letter-spacing:-0.98px;}
#t1g_342{left:583px;bottom:1061px;letter-spacing:-0.16px;}
#t1h_342{left:674px;bottom:1061px;}
#t1i_342{left:696px;bottom:1061px;}
#t1j_342{left:806px;bottom:1061px;}
#t1k_342{left:150px;bottom:1033px;letter-spacing:-0.16px;}
#t1l_342{left:162px;bottom:1016px;letter-spacing:-0.52px;}
#t1m_342{left:299px;bottom:1033px;}
#t1n_342{left:285px;bottom:1016px;letter-spacing:-0.15px;}
#t1o_342{left:408px;bottom:1024px;letter-spacing:-0.07px;}
#t1p_342{left:517px;bottom:1024px;letter-spacing:-0.2px;}
#t1q_342{left:596px;bottom:1033px;}
#t1r_342{left:593px;bottom:1016px;letter-spacing:-0.13px;}
#t1s_342{left:647px;bottom:1024px;letter-spacing:-0.09px;}
#t1t_342{left:728px;bottom:1033px;letter-spacing:-0.19px;}
#t1u_342{left:734px;bottom:1016px;letter-spacing:-0.43px;}
#t1v_342{left:178px;bottom:996px;}
#t1w_342{left:300px;bottom:996px;}
#t1x_342{left:410px;bottom:996px;}
#t1y_342{left:520px;bottom:996px;}
#t1z_342{left:597px;bottom:996px;}
#t20_342{left:652px;bottom:996px;}
#t21_342{left:751px;bottom:996px;}
#t22_342{left:323px;bottom:616px;letter-spacing:-0.17px;word-spacing:0.19px;}
#t23_342{left:158px;bottom:587px;letter-spacing:-0.12px;}
#t24_342{left:159px;bottom:570px;letter-spacing:-0.17px;}
#t25_342{left:154px;bottom:554px;}
#t26_342{left:159px;bottom:554px;letter-spacing:-0.16px;}
#t27_342{left:176px;bottom:554px;letter-spacing:-0.28px;}
#t28_342{left:238px;bottom:554px;letter-spacing:-0.17px;}
#t29_342{left:517px;bottom:554px;letter-spacing:-0.14px;}
#t2a_342{left:182px;bottom:516px;}
#t2b_342{left:245px;bottom:526px;letter-spacing:-0.16px;}
#t2c_342{left:323px;bottom:526px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2d_342{left:323px;bottom:509px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t2e_342{left:534px;bottom:509px;letter-spacing:-0.16px;}
#t2f_342{left:575px;bottom:507px;letter-spacing:-0.02px;}
#t2g_342{left:625px;bottom:509px;letter-spacing:-0.09px;}
#t2h_342{left:182px;bottom:473px;}
#t2i_342{left:236px;bottom:482px;letter-spacing:-0.17px;}
#t2j_342{left:323px;bottom:482px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t2k_342{left:323px;bottom:465px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2l_342{left:182px;bottom:432px;}
#t2m_342{left:263px;bottom:441px;letter-spacing:-0.17px;}
#t2n_342{left:323px;bottom:441px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t2o_342{left:323px;bottom:424px;}
#t2p_342{left:333px;bottom:424px;letter-spacing:-0.15px;}
#t2q_342{left:373px;bottom:424px;letter-spacing:-0.2px;}
#t2r_342{left:182px;bottom:318px;}
#t2s_342{left:253px;bottom:400px;letter-spacing:-0.15px;}
#t2t_342{left:323px;bottom:400px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2u_342{left:323px;bottom:383px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t2v_342{left:182px;bottom:195px;}
#t2w_342{left:252px;bottom:213px;letter-spacing:-0.12px;}
#t2x_342{left:323px;bottom:213px;letter-spacing:-0.16px;word-spacing:0.04px;}
#t2y_342{left:504px;bottom:213px;letter-spacing:-0.09px;}
#t2z_342{left:522px;bottom:213px;letter-spacing:-0.09px;word-spacing:0.05px;}
#t30_342{left:582px;bottom:213px;letter-spacing:-0.1px;}
#t31_342{left:631px;bottom:213px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t32_342{left:736px;bottom:213px;letter-spacing:-0.09px;}
#t33_342{left:323px;bottom:196px;letter-spacing:-0.08px;word-spacing:-0.05px;}
#t34_342{left:383px;bottom:196px;letter-spacing:-0.14px;}
#t35_342{left:435px;bottom:196px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t36_342{left:614px;bottom:196px;letter-spacing:-0.05px;}
#t37_342{left:633px;bottom:196px;letter-spacing:-0.12px;}
#t38_342{left:323px;bottom:179px;letter-spacing:-0.07px;}
#t39_342{left:341px;bottom:179px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3a_342{left:371px;bottom:355px;letter-spacing:-0.24px;word-spacing:0.14px;}
#t3b_342{left:571px;bottom:355px;letter-spacing:-0.15px;}
#t3c_342{left:410px;bottom:330px;}
#t3d_342{left:465px;bottom:330px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t3e_342{left:410px;bottom:309px;}
#t3f_342{left:465px;bottom:309px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t3g_342{left:410px;bottom:287px;}
#t3h_342{left:465px;bottom:287px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t3i_342{left:541px;bottom:266px;letter-spacing:-0.08px;}

.s1_342{font-size:15px;font-family:Helvetica-Bold_t12;color:#000;}
.s2_342{font-size:3px;font-family:Arial-Bold_10f;color:#7F7F7F;}
.s3_342{font-size:15px;font-family:Arial-Bold_10f;color:#000;}
.s4_342{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s5_342{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s6_342{font-size:14px;font-family:Courier_10i;color:#000;}
.s7_342{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s8_342{font-size:15px;font-family:TimesNewRomanPSMT_10g;color:#000;}
.s9_342{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.sa_342{font-size:14px;font-family:Wingdings3_10s;color:#000;}
.sb_342{font-size:15px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.sc_342{font-size:15px;font-family:TimesNewRomanPSMT_10g;color:#00F;}
.sd_342{font-size:11px;font-family:sub_ArialMT_lsr;color:#000;}
.se_342{font-size:14px;font-family:TimesNewRomanPSMT_10g;color:#000;}
.sf_342{font-size:17px;font-family:Arial-Bold_10f;color:#000;}
.sg_342{font-size:14px;font-family:Arial-Bold_10f;color:#000;}
.sh_342{font-size:14px;font-family:Helvetica-BoldOblique_10v;color:#030;}
.si_342{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.sj_342{font-size:11px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.sk_342{font-size:14px;font-family:sub_Times-Roman_lfr;color:#000;}
.sl_342{font-size:14px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.t.v0_342{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts342" type="text/css" >

@font-face {
	font-family: Arial-Bold_10f;
	src: url("fonts/Arial-Bold_10f.woff") format("woff");
}

@font-face {
	font-family: Courier_10i;
	src: url("fonts/Courier_10i.woff") format("woff");
}

@font-face {
	font-family: Helvetica-BoldOblique_10v;
	src: url("fonts/Helvetica-BoldOblique_10v.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Bold_t12;
	src: url("fonts/Helvetica-Bold_t12.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_10g;
	src: url("fonts/TimesNewRomanPSMT_10g.woff") format("woff");
}

@font-face {
	font-family: Wingdings3_10s;
	src: url("fonts/Wingdings3_10s.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_Times-Roman_lfr;
	src: url("fonts/sub_Times-Roman_lfr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg342Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg342" style="-webkit-user-select: none;"><object width="935" height="1210" data="342/342.svg" type="image/svg+xml" id="pdf342" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_342" class="t s1_342">RDHWR </span><span id="t2_342" class="t v0_342 s2_342">I</span><span id="t3_342" class="t s3_342">Read Hardware Register </span>
<span id="t4_342" class="t s4_342">The MIPS32® Instruction Set Manual, Revision 6.06 </span><span id="t5_342" class="t s4_342">332 </span>
<span id="t6_342" class="t s5_342">Format: </span><span id="t7_342" class="t s6_342">RDHWR rt,rd,sel </span><span id="t8_342" class="t s7_342">MIPS32 Release 2 </span>
<span id="t9_342" class="t s5_342">Purpose: </span><span id="ta_342" class="t s8_342">Read Hardware Register </span>
<span id="tb_342" class="t s8_342">To move the contents of a hardware register to a general purpose register (GPR) if that operation is enabled by privi- </span>
<span id="tc_342" class="t s8_342">leged software. </span>
<span id="td_342" class="t s8_342">The purpose of this instruction is to give user mode access to specific information that is otherwise only visible in </span>
<span id="te_342" class="t s8_342">kernel mode. </span>
<span id="tf_342" class="t s8_342">In Release 6, a </span><span id="tg_342" class="t s9_342">sel </span><span id="th_342" class="t s8_342">field has been added to allow a register with multiple instances to be read selectively. Specifically </span>
<span id="ti_342" class="t s8_342">it is used for </span><span id="tj_342" class="t s9_342">PerfCtr </span><span id="tk_342" class="t s8_342">. </span>
<span id="tl_342" class="t s5_342">Description: </span><span id="tm_342" class="t s6_342">GPR[rt] </span><span id="tn_342" class="t sa_342"> </span><span id="to_342" class="t s6_342">HWR[rd]; GPR[rt] </span><span id="tp_342" class="t sa_342"> </span><span id="tq_342" class="t s6_342">HWR[rd, sel] </span>
<span id="tr_342" class="t s8_342">If access is allowed to the specified hardware register, the contents of the register specified by </span><span id="ts_342" class="t s9_342">rd (</span><span id="tt_342" class="t s8_342">optionally </span><span id="tu_342" class="t s9_342">sel </span><span id="tv_342" class="t s8_342">in </span>
<span id="tw_342" class="t s8_342">Release 6) </span><span id="tx_342" class="t s8_342">is loaded into general register </span><span id="ty_342" class="t s9_342">rt</span><span id="tz_342" class="t s8_342">. Access control for each register is selected by the bits in the coprocessor </span>
<span id="t10_342" class="t s8_342">0 </span><span id="t11_342" class="t sb_342">HWREna </span><span id="t12_342" class="t s8_342">register. </span>
<span id="t13_342" class="t s8_342">The available hardware registers, and the encoding of the </span><span id="t14_342" class="t s9_342">rd </span><span id="t15_342" class="t s8_342">field for each, are shown in </span><span id="t16_342" class="t sc_342">Table 5.4</span><span id="t17_342" class="t s8_342">. </span>
<span id="t18_342" class="t sd_342">31 </span><span id="t19_342" class="t sd_342">26 </span><span id="t1a_342" class="t sd_342">25 </span><span id="t1b_342" class="t sd_342">21 </span><span id="t1c_342" class="t sd_342">20 </span><span id="t1d_342" class="t sd_342">16 </span><span id="t1e_342" class="t sd_342">15 </span><span id="t1f_342" class="t sd_342">11 </span><span id="t1g_342" class="t sd_342">10 </span><span id="t1h_342" class="t sd_342">6 </span><span id="t1i_342" class="t sd_342">5 </span><span id="t1j_342" class="t sd_342">0 </span>
<span id="t1k_342" class="t se_342">SPECIAL3 </span>
<span id="t1l_342" class="t se_342">011111 </span>
<span id="t1m_342" class="t se_342">0 </span>
<span id="t1n_342" class="t se_342">00000 </span>
<span id="t1o_342" class="t se_342">rt </span><span id="t1p_342" class="t se_342">rd </span>
<span id="t1q_342" class="t se_342">0 </span>
<span id="t1r_342" class="t se_342">00 </span>
<span id="t1s_342" class="t se_342">sel </span>
<span id="t1t_342" class="t se_342">RDHWR </span>
<span id="t1u_342" class="t se_342">111011 </span>
<span id="t1v_342" class="t sd_342">6 </span><span id="t1w_342" class="t sd_342">5 </span><span id="t1x_342" class="t sd_342">5 </span><span id="t1y_342" class="t sd_342">5 </span><span id="t1z_342" class="t sd_342">2 </span><span id="t20_342" class="t sd_342">3 </span><span id="t21_342" class="t sd_342">6 </span>
<span id="t22_342" class="t sf_342">Table 5.4 RDHWR Register Numbers </span>
<span id="t23_342" class="t sg_342">Register </span>
<span id="t24_342" class="t sg_342">Number </span>
<span id="t25_342" class="t sg_342">(</span><span id="t26_342" class="t sh_342">rd </span><span id="t27_342" class="t sg_342">Value) </span><span id="t28_342" class="t sg_342">Mnemonic </span><span id="t29_342" class="t sg_342">Description </span>
<span id="t2a_342" class="t se_342">0 </span>
<span id="t2b_342" class="t se_342">CPUNum </span><span id="t2c_342" class="t se_342">Number of the CPU on which the program is currently running. This register pro- </span>
<span id="t2d_342" class="t se_342">vides read access to the coprocessor 0 </span><span id="t2e_342" class="t si_342">EBase </span>
<span id="t2f_342" class="t sj_342">CPUNum </span>
<span id="t2g_342" class="t se_342">field. </span>
<span id="t2h_342" class="t se_342">1 </span>
<span id="t2i_342" class="t se_342">SYNCI_Step </span><span id="t2j_342" class="t se_342">Address step size to be used with the SYNCI instruction, or zero if no caches need </span>
<span id="t2k_342" class="t se_342">be synchronized. See that instruction’s description for the use of this value. </span>
<span id="t2l_342" class="t se_342">2 </span>
<span id="t2m_342" class="t se_342">CC </span><span id="t2n_342" class="t se_342">High-resolution cycle counter. This register provides read access to the coprocessor </span>
<span id="t2o_342" class="t se_342">0 </span><span id="t2p_342" class="t si_342">Count </span><span id="t2q_342" class="t se_342">Register. </span>
<span id="t2r_342" class="t se_342">3 </span>
<span id="t2s_342" class="t se_342">CCRes </span><span id="t2t_342" class="t se_342">Resolution of the CC register. This value denotes the number of cycles between </span>
<span id="t2u_342" class="t se_342">update of the register. For example: </span>
<span id="t2v_342" class="t se_342">4 </span>
<span id="t2w_342" class="t se_342">PerfCtr </span><span id="t2x_342" class="t sk_342">Performance Counter Pair. Even </span><span id="t2y_342" class="t sl_342">sel </span><span id="t2z_342" class="t sk_342">selects the </span><span id="t30_342" class="t si_342">Control </span><span id="t31_342" class="t sk_342">register, while odd </span><span id="t32_342" class="t sl_342">sel </span>
<span id="t33_342" class="t sk_342">selects the </span><span id="t34_342" class="t si_342">Counter </span><span id="t35_342" class="t sk_342">register in the pair. The value of </span><span id="t36_342" class="t sl_342">sel </span><span id="t37_342" class="t sk_342">corresponds to the value of </span>
<span id="t38_342" class="t sl_342">sel </span><span id="t39_342" class="t sk_342">used by MFC0 to read the CP0 register. </span>
<span id="t3a_342" class="t sg_342">CCRes Value </span><span id="t3b_342" class="t sg_342">Meaning </span>
<span id="t3c_342" class="t se_342">1 </span><span id="t3d_342" class="t se_342">CC register increments every CPU cycle </span>
<span id="t3e_342" class="t se_342">2 </span><span id="t3f_342" class="t se_342">CC register increments every second CPU cycle </span>
<span id="t3g_342" class="t se_342">3 </span><span id="t3h_342" class="t se_342">CC register increments every third CPU cycle </span>
<span id="t3i_342" class="t se_342">etc. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
