

================================================================
== Vivado HLS Report for 'padding2d_fix16_3'
================================================================
* Date:           Thu Oct 24 19:59:11 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+------------+-----------------+-----------+-----------+-----------+----------+
        |                 |      Latency     |    Iteration    |  Initiation Interval  |    Trip   |          |
        |    Loop Name    | min |     max    |     Latency     |  achieved |   target  |   Count   | Pipelined|
        +-----------------+-----+------------+-----------------+-----------+-----------+-----------+----------+
        |- Loop 1         |    ?|           ?| 12 ~ 8590393351 |          -|          -|          ?|    no    |
        | + Loop 1.1      |   10|  8590393349|    5 ~ 131077   |          -|          -| 2 ~ 65537 |    no    |
        |  ++ Loop 1.1.1  |    2|       65537|                1|          -|          -| 2 ~ 65537 |    no    |
        |  ++ Loop 1.1.2  |    4|      131074|                2|          -|          -| 2 ~ 65537 |    no    |
        |  ++ Loop 1.1.3  |    2|       65537|                1|          -|          -| 2 ~ 65537 |    no    |
        +-----------------+-----+------------+-----------------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	5  / (tmp_27 & !tmp_28 & tmp_29)
	4  / (tmp_27 & !tmp_28 & !tmp_29)
	8  / (tmp_27 & tmp_28)
	2  / (!tmp_27)
4 --> 
	4  / (tmp_40)
	6  / (!tmp_40)
5 --> 
	6  / true
6 --> 
	7  / (!tmp_28 & tmp_29 & tmp_38)
	3  / (!tmp_38) | (!tmp_29) | (tmp_28)
7 --> 
	6  / true
8 --> 
	8  / (tmp_31)
	6  / (!tmp_31)

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.07>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_width)" [layers_c/padding2d.cpp:6]   --->   Operation 9 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_height)" [layers_c/padding2d.cpp:6]   --->   Operation 10 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_width)" [layers_c/padding2d.cpp:6]   --->   Operation 11 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_height)" [layers_c/padding2d.cpp:6]   --->   Operation 12 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_depth)" [layers_c/padding2d.cpp:6]   --->   Operation 13 'read' 'input_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_s = zext i16 %input_height_read to i32" [layers_c/padding2d.cpp:10]   --->   Operation 14 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_cast = zext i16 %input_height_read to i17" [layers_c/padding2d.cpp:10]   --->   Operation 15 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.07ns)   --->   "%tmp_15 = add i17 %tmp_cast, 2" [layers_c/padding2d.cpp:10]   --->   Operation 16 'add' 'tmp_15' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.07ns)   --->   "%tmp_16 = add i17 %tmp_cast, 1" [layers_c/padding2d.cpp:16]   --->   Operation 17 'add' 'tmp_16' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_17 = zext i16 %input_width_read to i32" [layers_c/padding2d.cpp:31]   --->   Operation 18 'zext' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i16 %input_width_read to i17" [layers_c/padding2d.cpp:31]   --->   Operation 19 'zext' 'tmp_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.07ns)   --->   "%tmp_18 = add i17 %tmp_17_cast, 2" [layers_c/padding2d.cpp:31]   --->   Operation 20 'add' 'tmp_18' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_19 = zext i16 %output_height_read to i32" [layers_c/padding2d.cpp:33]   --->   Operation 21 'zext' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_20 = zext i16 %output_width_read to i32" [layers_c/padding2d.cpp:33]   --->   Operation 22 'zext' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.07ns)   --->   "%tmp_21 = add i17 %tmp_17_cast, 1" [layers_c/padding2d.cpp:21]   --->   Operation 23 'add' 'tmp_21' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %.loopexit15" [layers_c/padding2d.cpp:9]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%depth = phi i16 [ 0, %0 ], [ %depth_1, %.loopexit15.loopexit ]"   --->   Operation 25 'phi' 'depth' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%phi_mul4 = phi i32 [ 0, %0 ], [ %next_mul5, %.loopexit15.loopexit ]" [layers_c/padding2d.cpp:33]   --->   Operation 26 'phi' 'phi_mul4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%phi_mul7 = phi i32 [ 0, %0 ], [ %next_mul8, %.loopexit15.loopexit ]" [layers_c/padding2d.cpp:10]   --->   Operation 27 'phi' 'phi_mul7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.55ns)   --->   "%next_mul8 = add i32 %phi_mul7, %tmp_s" [layers_c/padding2d.cpp:10]   --->   Operation 28 'add' 'next_mul8' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (2.55ns)   --->   "%next_mul5 = add i32 %phi_mul4, %tmp_19" [layers_c/padding2d.cpp:33]   --->   Operation 29 'add' 'next_mul5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (2.42ns)   --->   "%exitcond = icmp eq i16 %depth, %input_depth_read" [layers_c/padding2d.cpp:9]   --->   Operation 30 'icmp' 'exitcond' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.07ns)   --->   "%depth_1 = add i16 %depth, 1" [layers_c/padding2d.cpp:9]   --->   Operation 31 'add' 'depth_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %12, label %.preheader4.preheader" [layers_c/padding2d.cpp:9]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (8.51ns)   --->   "%tmp_24 = mul i32 %phi_mul4, %tmp_20" [layers_c/padding2d.cpp:33]   --->   Operation 33 'mul' 'tmp_24' <Predicate = (!exitcond)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.76ns)   --->   "br label %.preheader4" [layers_c/padding2d.cpp:10]   --->   Operation 34 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 35 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.62>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%height = phi i16 [ %height_1, %.loopexit3 ], [ 0, %.preheader4.preheader ]"   --->   Operation 36 'phi' 'height' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ %next_mul, %.loopexit3 ], [ 0, %.preheader4.preheader ]" [layers_c/padding2d.cpp:33]   --->   Operation 37 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.55ns)   --->   "%next_mul = add i32 %phi_mul, %tmp_20" [layers_c/padding2d.cpp:33]   --->   Operation 38 'add' 'next_mul' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_26 = zext i16 %height to i32" [layers_c/padding2d.cpp:10]   --->   Operation 39 'zext' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i16 %height to i17" [layers_c/padding2d.cpp:10]   --->   Operation 40 'zext' 'tmp_26_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.43ns)   --->   "%tmp_27 = icmp ult i17 %tmp_26_cast, %tmp_15" [layers_c/padding2d.cpp:10]   --->   Operation 41 'icmp' 'tmp_27' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 65537, i64 0)"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.07ns)   --->   "%height_1 = add i16 %height, 1" [layers_c/padding2d.cpp:10]   --->   Operation 43 'add' 'height_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %tmp_27, label %1, label %.loopexit15.loopexit" [layers_c/padding2d.cpp:10]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.42ns)   --->   "%tmp_28 = icmp eq i16 %height, 0" [layers_c/padding2d.cpp:11]   --->   Operation 45 'icmp' 'tmp_28' <Predicate = (tmp_27)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_28, label %.preheader2.preheader, label %3" [layers_c/padding2d.cpp:11]   --->   Operation 46 'br' <Predicate = (tmp_27)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.43ns)   --->   "%tmp_29 = icmp ult i17 %tmp_26_cast, %tmp_16" [layers_c/padding2d.cpp:16]   --->   Operation 47 'icmp' 'tmp_29' <Predicate = (tmp_27 & !tmp_28)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %tmp_29, label %.preheader.preheader, label %.preheader1.preheader" [layers_c/padding2d.cpp:16]   --->   Operation 48 'br' <Predicate = (tmp_27 & !tmp_28)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.76ns)   --->   "br label %.preheader1" [layers_c/padding2d.cpp:31]   --->   Operation 49 'br' <Predicate = (tmp_27 & !tmp_28 & !tmp_29)> <Delay = 1.76>
ST_3 : Operation 50 [1/1] (2.55ns)   --->   "%tmp_32 = add i32 %tmp_26, %phi_mul4" [layers_c/padding2d.cpp:20]   --->   Operation 50 'add' 'tmp_32' <Predicate = (tmp_27 & !tmp_28 & tmp_29)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (2.07ns)   --->   "%tmp2 = add i17 %tmp_26_cast, -1" [layers_c/padding2d.cpp:10]   --->   Operation 51 'add' 'tmp2' <Predicate = (tmp_27 & !tmp_28 & tmp_29)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i17 %tmp2 to i32" [layers_c/padding2d.cpp:10]   --->   Operation 52 'sext' 'tmp2_cast' <Predicate = (tmp_27 & !tmp_28 & tmp_29)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.55ns)   --->   "%tmp = add i32 %tmp2_cast, %phi_mul7" [layers_c/padding2d.cpp:10]   --->   Operation 53 'add' 'tmp' <Predicate = (tmp_27 & !tmp_28 & tmp_29)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.76ns)   --->   "br label %.preheader2" [layers_c/padding2d.cpp:12]   --->   Operation 54 'br' <Predicate = (tmp_27 & tmp_28)> <Delay = 1.76>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %.loopexit15"   --->   Operation 55 'br' <Predicate = (!tmp_27)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.62>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%width2 = phi i16 [ %width_2, %11 ], [ 0, %.preheader1.preheader ]"   --->   Operation 56 'phi' 'width2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_39 = zext i16 %width2 to i32" [layers_c/padding2d.cpp:31]   --->   Operation 57 'zext' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_39_cast = zext i16 %width2 to i17" [layers_c/padding2d.cpp:31]   --->   Operation 58 'zext' 'tmp_39_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (2.43ns)   --->   "%tmp_40 = icmp ult i17 %tmp_39_cast, %tmp_18" [layers_c/padding2d.cpp:31]   --->   Operation 59 'icmp' 'tmp_40' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 65537, i64 0)"   --->   Operation 60 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (2.07ns)   --->   "%width_2 = add i16 %width2, 1" [layers_c/padding2d.cpp:31]   --->   Operation 61 'add' 'width_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %tmp_40, label %11, label %.loopexit.loopexit" [layers_c/padding2d.cpp:31]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i32 %tmp_24, %tmp_39" [layers_c/padding2d.cpp:33]   --->   Operation 63 'add' 'tmp4' <Predicate = (tmp_40)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 64 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_42 = add i32 %tmp4, %phi_mul" [layers_c/padding2d.cpp:33]   --->   Operation 64 'add' 'tmp_42' <Predicate = (tmp_40)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_43 = sext i32 %tmp_42 to i64" [layers_c/padding2d.cpp:33]   --->   Operation 65 'sext' 'tmp_43' <Predicate = (tmp_40)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%output_addr_5 = getelementptr [4096 x i16]* %output_r, i64 0, i64 %tmp_43" [layers_c/padding2d.cpp:33]   --->   Operation 66 'getelementptr' 'output_addr_5' <Predicate = (tmp_40)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_5, align 2" [layers_c/padding2d.cpp:33]   --->   Operation 67 'store' <Predicate = (tmp_40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br label %.preheader1" [layers_c/padding2d.cpp:31]   --->   Operation 68 'br' <Predicate = (tmp_40)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 69 'br' <Predicate = (!tmp_40)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 8.51>
ST_5 : Operation 70 [1/1] (8.51ns)   --->   "%tmp_33 = mul i32 %tmp_20, %tmp_32" [layers_c/padding2d.cpp:20]   --->   Operation 70 'mul' 'tmp_33' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_34 = sext i32 %tmp_33 to i64" [layers_c/padding2d.cpp:20]   --->   Operation 71 'sext' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%output_addr_6 = getelementptr [4096 x i16]* %output_r, i64 0, i64 %tmp_34" [layers_c/padding2d.cpp:20]   --->   Operation 72 'getelementptr' 'output_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (8.51ns)   --->   "%tmp7 = mul i32 %tmp, %tmp_17" [layers_c/padding2d.cpp:10]   --->   Operation 73 'mul' 'tmp7' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/padding2d.cpp:17]   --->   Operation 74 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 4> <Delay = 7.88>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%width1 = phi i16 [ %width_3, %10 ], [ 0, %.preheader.preheader ]"   --->   Operation 75 'phi' 'width1' <Predicate = (!tmp_28 & tmp_29)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_37 = zext i16 %width1 to i32" [layers_c/padding2d.cpp:17]   --->   Operation 76 'zext' 'tmp_37' <Predicate = (!tmp_28 & tmp_29)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_37_cast = zext i16 %width1 to i17" [layers_c/padding2d.cpp:17]   --->   Operation 77 'zext' 'tmp_37_cast' <Predicate = (!tmp_28 & tmp_29)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (2.43ns)   --->   "%tmp_38 = icmp ult i17 %tmp_37_cast, %tmp_18" [layers_c/padding2d.cpp:17]   --->   Operation 78 'icmp' 'tmp_38' <Predicate = (!tmp_28 & tmp_29)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 65537, i64 0)"   --->   Operation 79 'speclooptripcount' 'empty_15' <Predicate = (!tmp_28 & tmp_29)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (2.07ns)   --->   "%width_3 = add i16 %width1, 1" [layers_c/padding2d.cpp:17]   --->   Operation 80 'add' 'width_3' <Predicate = (!tmp_28 & tmp_29)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %tmp_38, label %4, label %.loopexit.loopexit16" [layers_c/padding2d.cpp:17]   --->   Operation 81 'br' <Predicate = (!tmp_28 & tmp_29)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (2.42ns)   --->   "%tmp_41 = icmp eq i16 %width1, 0" [layers_c/padding2d.cpp:18]   --->   Operation 82 'icmp' 'tmp_41' <Predicate = (!tmp_28 & tmp_29 & tmp_38)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %tmp_41, label %5, label %6" [layers_c/padding2d.cpp:18]   --->   Operation 83 'br' <Predicate = (!tmp_28 & tmp_29 & tmp_38)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (2.43ns)   --->   "%tmp_44 = icmp ult i17 %tmp_37_cast, %tmp_21" [layers_c/padding2d.cpp:21]   --->   Operation 84 'icmp' 'tmp_44' <Predicate = (!tmp_28 & tmp_29 & tmp_38 & !tmp_41)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %tmp_44, label %7, label %8" [layers_c/padding2d.cpp:21]   --->   Operation 85 'br' <Predicate = (!tmp_28 & tmp_29 & tmp_38 & !tmp_41)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (2.55ns)   --->   "%tmp_49 = add i32 %tmp_33, %tmp_37" [layers_c/padding2d.cpp:27]   --->   Operation 86 'add' 'tmp_49' <Predicate = (!tmp_28 & tmp_29 & tmp_38 & !tmp_41 & !tmp_44)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_50 = sext i32 %tmp_49 to i64" [layers_c/padding2d.cpp:27]   --->   Operation 87 'sext' 'tmp_50' <Predicate = (!tmp_28 & tmp_29 & tmp_38 & !tmp_41 & !tmp_44)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%output_addr_8 = getelementptr [4096 x i16]* %output_r, i64 0, i64 %tmp_50" [layers_c/padding2d.cpp:27]   --->   Operation 88 'getelementptr' 'output_addr_8' <Predicate = (!tmp_28 & tmp_29 & tmp_38 & !tmp_41 & !tmp_44)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_8, align 2" [layers_c/padding2d.cpp:27]   --->   Operation 89 'store' <Predicate = (!tmp_28 & tmp_29 & tmp_38 & !tmp_41 & !tmp_44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 90 'br' <Predicate = (!tmp_28 & tmp_29 & tmp_38 & !tmp_41 & !tmp_44)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (2.07ns)   --->   "%tmp3 = add i17 %tmp_37_cast, -1" [layers_c/padding2d.cpp:23]   --->   Operation 91 'add' 'tmp3' <Predicate = (!tmp_28 & tmp_29 & tmp_38 & !tmp_41 & tmp_44)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i17 %tmp3 to i32" [layers_c/padding2d.cpp:23]   --->   Operation 92 'sext' 'tmp3_cast' <Predicate = (!tmp_28 & tmp_29 & tmp_38 & !tmp_41 & tmp_44)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (2.55ns)   --->   "%tmp_45 = add i32 %tmp3_cast, %tmp7" [layers_c/padding2d.cpp:23]   --->   Operation 93 'add' 'tmp_45' <Predicate = (!tmp_28 & tmp_29 & tmp_38 & !tmp_41 & tmp_44)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_46 = sext i32 %tmp_45 to i64" [layers_c/padding2d.cpp:23]   --->   Operation 94 'sext' 'tmp_46' <Predicate = (!tmp_28 & tmp_29 & tmp_38 & !tmp_41 & tmp_44)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [3136 x i16]* %input_r, i64 0, i64 %tmp_46" [layers_c/padding2d.cpp:23]   --->   Operation 95 'getelementptr' 'input_addr' <Predicate = (!tmp_28 & tmp_29 & tmp_38 & !tmp_41 & tmp_44)> <Delay = 0.00>
ST_6 : Operation 96 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/padding2d.cpp:23]   --->   Operation 96 'load' 'input_load' <Predicate = (!tmp_28 & tmp_29 & tmp_38 & !tmp_41 & tmp_44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_6 : Operation 97 [1/1] (2.55ns)   --->   "%tmp_47 = add i32 %tmp_33, %tmp_37" [layers_c/padding2d.cpp:23]   --->   Operation 97 'add' 'tmp_47' <Predicate = (!tmp_28 & tmp_29 & tmp_38 & !tmp_41 & tmp_44)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_6, align 2" [layers_c/padding2d.cpp:20]   --->   Operation 98 'store' <Predicate = (!tmp_28 & tmp_29 & tmp_38 & tmp_41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "br label %10" [layers_c/padding2d.cpp:21]   --->   Operation 99 'br' <Predicate = (!tmp_28 & tmp_29 & tmp_38 & tmp_41)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 100 'br' <Predicate = (!tmp_28 & tmp_29 & !tmp_38)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "br label %.loopexit3"   --->   Operation 101 'br' <Predicate = (!tmp_28 & !tmp_38) | (!tmp_28 & !tmp_29)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "br label %.preheader4" [layers_c/padding2d.cpp:10]   --->   Operation 102 'br' <Predicate = (!tmp_38) | (!tmp_29) | (tmp_28)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 6.50>
ST_7 : Operation 103 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/padding2d.cpp:23]   --->   Operation 103 'load' 'input_load' <Predicate = (!tmp_41 & tmp_44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_48 = sext i32 %tmp_47 to i64" [layers_c/padding2d.cpp:23]   --->   Operation 104 'sext' 'tmp_48' <Predicate = (!tmp_41 & tmp_44)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%output_addr_7 = getelementptr [4096 x i16]* %output_r, i64 0, i64 %tmp_48" [layers_c/padding2d.cpp:23]   --->   Operation 105 'getelementptr' 'output_addr_7' <Predicate = (!tmp_41 & tmp_44)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (3.25ns)   --->   "store i16 %input_load, i16* %output_addr_7, align 2" [layers_c/padding2d.cpp:23]   --->   Operation 106 'store' <Predicate = (!tmp_41 & tmp_44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "br label %9" [layers_c/padding2d.cpp:25]   --->   Operation 107 'br' <Predicate = (!tmp_41 & tmp_44)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "br label %10"   --->   Operation 108 'br' <Predicate = (!tmp_41)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/padding2d.cpp:17]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 5.80>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%width = phi i16 [ %width_1, %2 ], [ 0, %.preheader2.preheader ]"   --->   Operation 110 'phi' 'width' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_30 = zext i16 %width to i32" [layers_c/padding2d.cpp:12]   --->   Operation 111 'zext' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_30_cast = zext i16 %width to i17" [layers_c/padding2d.cpp:12]   --->   Operation 112 'zext' 'tmp_30_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (2.43ns)   --->   "%tmp_31 = icmp ult i17 %tmp_30_cast, %tmp_18" [layers_c/padding2d.cpp:12]   --->   Operation 113 'icmp' 'tmp_31' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 65537, i64 0)"   --->   Operation 114 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (2.07ns)   --->   "%width_1 = add i16 %width, 1" [layers_c/padding2d.cpp:12]   --->   Operation 115 'add' 'width_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %tmp_31, label %2, label %.loopexit3.loopexit" [layers_c/padding2d.cpp:12]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (2.55ns)   --->   "%tmp_35 = add i32 %tmp_24, %tmp_30" [layers_c/padding2d.cpp:14]   --->   Operation 117 'add' 'tmp_35' <Predicate = (tmp_31)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_36 = sext i32 %tmp_35 to i64" [layers_c/padding2d.cpp:14]   --->   Operation 118 'sext' 'tmp_36' <Predicate = (tmp_31)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [4096 x i16]* %output_r, i64 0, i64 %tmp_36" [layers_c/padding2d.cpp:14]   --->   Operation 119 'getelementptr' 'output_addr' <Predicate = (tmp_31)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr, align 2" [layers_c/padding2d.cpp:14]   --->   Operation 120 'store' <Predicate = (tmp_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "br label %.preheader2" [layers_c/padding2d.cpp:12]   --->   Operation 121 'br' <Predicate = (tmp_31)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "br label %.loopexit3"   --->   Operation 122 'br' <Predicate = (!tmp_31)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.08ns
The critical path consists of the following:
	wire read on port 'input_width' (layers_c/padding2d.cpp:6) [10]  (0 ns)
	'add' operation ('tmp_18', layers_c/padding2d.cpp:31) [19]  (2.08 ns)

 <State 2>: 8.51ns
The critical path consists of the following:
	'phi' operation ('phi_mul4', layers_c/padding2d.cpp:33) with incoming values : ('next_mul5', layers_c/padding2d.cpp:33) [26]  (0 ns)
	'mul' operation ('tmp_24', layers_c/padding2d.cpp:33) [34]  (8.51 ns)

 <State 3>: 4.63ns
The critical path consists of the following:
	'phi' operation ('height') with incoming values : ('height', layers_c/padding2d.cpp:10) [37]  (0 ns)
	'add' operation ('tmp2', layers_c/padding2d.cpp:10) [76]  (2.08 ns)
	'add' operation ('tmp', layers_c/padding2d.cpp:10) [78]  (2.55 ns)

 <State 4>: 7.62ns
The critical path consists of the following:
	'phi' operation ('width') with incoming values : ('width', layers_c/padding2d.cpp:31) [55]  (0 ns)
	'add' operation ('tmp4', layers_c/padding2d.cpp:33) [63]  (0 ns)
	'add' operation ('tmp_42', layers_c/padding2d.cpp:33) [64]  (4.37 ns)
	'getelementptr' operation ('output_addr_5', layers_c/padding2d.cpp:33) [66]  (0 ns)
	'store' operation (layers_c/padding2d.cpp:33) of constant 0 on array 'output_r' [67]  (3.25 ns)

 <State 5>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_33', layers_c/padding2d.cpp:20) [73]  (8.51 ns)

 <State 6>: 7.88ns
The critical path consists of the following:
	'phi' operation ('width') with incoming values : ('width', layers_c/padding2d.cpp:17) [82]  (0 ns)
	'add' operation ('tmp3', layers_c/padding2d.cpp:23) [102]  (2.08 ns)
	'add' operation ('tmp_45', layers_c/padding2d.cpp:23) [104]  (2.55 ns)
	'getelementptr' operation ('input_addr', layers_c/padding2d.cpp:23) [106]  (0 ns)
	'load' operation ('input_load', layers_c/padding2d.cpp:23) on array 'input_r' [107]  (3.25 ns)

 <State 7>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load', layers_c/padding2d.cpp:23) on array 'input_r' [107]  (3.25 ns)
	'store' operation (layers_c/padding2d.cpp:23) of variable 'input_load', layers_c/padding2d.cpp:23 on array 'output_r' [111]  (3.25 ns)

 <State 8>: 5.81ns
The critical path consists of the following:
	'phi' operation ('width') with incoming values : ('width', layers_c/padding2d.cpp:12) [127]  (0 ns)
	'add' operation ('tmp_35', layers_c/padding2d.cpp:14) [135]  (2.55 ns)
	'getelementptr' operation ('output_addr', layers_c/padding2d.cpp:14) [137]  (0 ns)
	'store' operation (layers_c/padding2d.cpp:14) of constant 0 on array 'output_r' [138]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
