




CS 3700 Final Project
Travis Elnicky & Michael Scutt

Contents

Page(s)	Item

2	Report
3	Top-level Schematic
4	Receiver & Sender Block Diagrams
5	Receiver State Diagram
6	Sender State Diagram
7- 8	Receiver Verilog Module
9-10	Sender Verilog Module
11-13	Top-level Test Fixture
14 	Testbench Waveform
15	Testbench Console Print