Fitter report for jaxa
Mon Mar 26 21:07:03 2018
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. PLL Usage Summary
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Fitter RAM Summary
 25. Routing Usage Summary
 26. I/O Rules Summary
 27. I/O Rules Details
 28. I/O Rules Matrix
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Estimated Delay Added for Hold Timing Summary
 32. Estimated Delay Added for Hold Timing Details
 33. Fitter Messages
 34. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; Fitter Summary                                                                         ;
+---------------------------------+------------------------------------------------------+
; Fitter Status                   ; Successful - Mon Mar 26 21:07:03 2018                ;
; Quartus Prime Version           ; 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition ;
; Revision Name                   ; jaxa                                                 ;
; Top-level Entity Name           ; SPW_JAXA                                             ;
; Family                          ; Cyclone V                                            ;
; Device                          ; 5CSEMA4U23C6                                         ;
; Timing Models                   ; Final                                                ;
; Logic utilization (in ALMs)     ; 4,151 / 15,880 ( 26 % )                              ;
; Total registers                 ; 5636                                                 ;
; Total pins                      ; 19 / 314 ( 6 % )                                     ;
; Total virtual pins              ; 0                                                    ;
; Total block memory bits         ; 1,152 / 2,764,800 ( < 1 % )                          ;
; Total RAM Blocks                ; 2 / 270 ( < 1 % )                                    ;
; Total DSP Blocks                ; 0 / 84 ( 0 % )                                       ;
; Total HSSI RX PCSs              ; 0                                                    ;
; Total HSSI PMA RX Deserializers ; 0                                                    ;
; Total HSSI TX PCSs              ; 0                                                    ;
; Total HSSI PMA TX Serializers   ; 0                                                    ;
; Total PLLs                      ; 1 / 5 ( 20 % )                                       ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                        ;
+---------------------------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA4U23C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                                ; 4.0                                   ; 1.0                                   ;
; Power Optimization During Fitting                                          ; Extra effort                          ; Normal compilation                    ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                  ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; jaxa:u0|jaxa_hps_0:hps_0|jaxa_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                 ;                  ;                       ;
; jaxa:u0|jaxa_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                 ;                  ;                       ;
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                 ;                  ;                       ;
; jaxa:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                 ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|iReadDataOut[0]                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|altsyncram:dpram_rtl_0|altsyncram_o3j1:auto_generated|ram_block1a0                                                                                                           ; PORTBDATAOUT     ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|iReadDataOut[1]                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|altsyncram:dpram_rtl_0|altsyncram_o3j1:auto_generated|ram_block1a1                                                                                                           ; PORTBDATAOUT     ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|iReadDataOut[2]                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|altsyncram:dpram_rtl_0|altsyncram_o3j1:auto_generated|ram_block1a2                                                                                                           ; PORTBDATAOUT     ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|iReadDataOut[3]                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|altsyncram:dpram_rtl_0|altsyncram_o3j1:auto_generated|ram_block1a3                                                                                                           ; PORTBDATAOUT     ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|iReadDataOut[4]                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|altsyncram:dpram_rtl_0|altsyncram_o3j1:auto_generated|ram_block1a4                                                                                                           ; PORTBDATAOUT     ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|iReadDataOut[5]                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|altsyncram:dpram_rtl_0|altsyncram_o3j1:auto_generated|ram_block1a5                                                                                                           ; PORTBDATAOUT     ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|iReadDataOut[6]                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|altsyncram:dpram_rtl_0|altsyncram_o3j1:auto_generated|ram_block1a6                                                                                                           ; PORTBDATAOUT     ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|iReadDataOut[7]                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|altsyncram:dpram_rtl_0|altsyncram_o3j1:auto_generated|ram_block1a7                                                                                                           ; PORTBDATAOUT     ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|iReadDataOut[8]                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|altsyncram:dpram_rtl_0|altsyncram_o3j1:auto_generated|ram_block1a8                                                                                                           ; PORTBDATAOUT     ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|iReadPointer[2]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|iReadPointer[2]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|iWritePointer4[0]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|iWritePointer4[0]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|iCharacterSequenceError                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|iCharacterSequenceError~DUPLICATE                                                                         ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|iEnableTransmit                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|iEnableTransmit~DUPLICATE                                                                                 ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|iSendFCTs                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|iSendFCTs~DUPLICATE                                                                                       ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|iTimer12p8usStart                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|iTimer12p8usStart~DUPLICATE                                                                               ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|linkState.linkStateConnecting                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|linkState.linkStateConnecting~DUPLICATE                                                                   ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|linkState.linkStateErrorReset                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|linkState.linkStateErrorReset~DUPLICATE                                                                   ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|linkState.linkStateReady                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|linkState.linkStateReady~DUPLICATE                                                                        ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|linkState.linkStateRun                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|linkState.linkStateRun~DUPLICATE                                                                          ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|linkState.linkStateStarted                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|linkState.linkStateStarted~DUPLICATE                                                                      ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkDownCount[9]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkDownCount[9]~DUPLICATE                                                 ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkDownCount[14]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkDownCount[14]~DUPLICATE                                                ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkDownCount[24]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkDownCount[24]~DUPLICATE                                                ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkDownCount[27]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkDownCount[27]~DUPLICATE                                                ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkUpCount[4]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkUpCount[4]~DUPLICATE                                                   ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkUpCount[5]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkUpCount[5]~DUPLICATE                                                   ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkUpCount[7]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkUpCount[7]~DUPLICATE                                                   ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkUpCount[8]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkUpCount[8]~DUPLICATE                                                   ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkUpCount[9]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkUpCount[9]~DUPLICATE                                                   ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkUpCount[12]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkUpCount[12]~DUPLICATE                                                  ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkUpCount[14]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkUpCount[14]~DUPLICATE                                                  ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkUpCount[15]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkUpCount[15]~DUPLICATE                                                  ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkUpCount[16]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkUpCount[16]~DUPLICATE                                                  ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkUpCount[18]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkUpCount[18]~DUPLICATE                                                  ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkUpCount[24]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkUpCount[24]~DUPLICATE                                                  ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkUpCount[27]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkUpCount[27]~DUPLICATE                                                  ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkUpCount[28]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iLinkUpCount[28]~DUPLICATE                                                  ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[0]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[0]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[1]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[1]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[2]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[2]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[4]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[4]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[5]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[5]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[6]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[6]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[7]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[7]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[8]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[8]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[9]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[9]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[10]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[10]~DUPLICATE                                             ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[11]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[11]~DUPLICATE                                             ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[12]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[12]~DUPLICATE                                             ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[13]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[13]~DUPLICATE                                             ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[14]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[14]~DUPLICATE                                             ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[16]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[16]~DUPLICATE                                             ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[17]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[17]~DUPLICATE                                             ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[27]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveByteCount[27]~DUPLICATE                                             ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[1]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[1]~DUPLICATE                                               ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[3]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[3]~DUPLICATE                                               ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[6]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[6]~DUPLICATE                                               ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[7]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[7]~DUPLICATE                                               ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[9]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[9]~DUPLICATE                                               ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[10]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[10]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[12]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[12]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[13]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[13]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[16]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[16]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[19]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[19]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[20]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[20]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[22]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[22]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[23]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[23]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[24]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[24]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[27]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[27]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[29]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[29]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[30]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[30]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[31]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[31]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEOPCount[0]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEOPCount[0]~DUPLICATE                                               ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEOPCount[2]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEOPCount[2]~DUPLICATE                                               ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEOPCount[7]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEOPCount[7]~DUPLICATE                                               ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEOPCount[8]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEOPCount[8]~DUPLICATE                                               ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEOPCount[15]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEOPCount[15]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEOPCount[23]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEOPCount[23]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEOPCount[26]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEOPCount[26]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEOPCount[27]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEOPCount[27]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEOPCount[29]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEOPCount[29]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitByteCount[4]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitByteCount[4]~DUPLICATE                                             ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitByteCount[6]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitByteCount[6]~DUPLICATE                                             ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitByteCount[9]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitByteCount[9]~DUPLICATE                                             ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitByteCount[10]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitByteCount[10]~DUPLICATE                                            ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitByteCount[14]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitByteCount[14]~DUPLICATE                                            ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitByteCount[16]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitByteCount[16]~DUPLICATE                                            ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitByteCount[17]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitByteCount[17]~DUPLICATE                                            ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitByteCount[19]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitByteCount[19]~DUPLICATE                                            ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitByteCount[26]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitByteCount[26]~DUPLICATE                                            ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitByteCount[27]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitByteCount[27]~DUPLICATE                                            ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitByteCount[28]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitByteCount[28]~DUPLICATE                                            ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitByteCount[29]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitByteCount[29]~DUPLICATE                                            ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEEPCount[2]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEEPCount[2]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEEPCount[5]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEEPCount[5]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEEPCount[6]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEEPCount[6]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEEPCount[8]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEEPCount[8]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEEPCount[9]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEEPCount[9]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEEPCount[12]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEEPCount[12]~DUPLICATE                                             ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEEPCount[14]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEEPCount[14]~DUPLICATE                                             ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEEPCount[15]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEEPCount[15]~DUPLICATE                                             ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEEPCount[16]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEEPCount[16]~DUPLICATE                                             ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEEPCount[25]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEEPCount[25]~DUPLICATE                                             ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEOPCount[5]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEOPCount[5]~DUPLICATE                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEOPCount[11]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEOPCount[11]~DUPLICATE                                             ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEOPCount[14]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEOPCount[14]~DUPLICATE                                             ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEOPCount[15]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEOPCount[15]~DUPLICATE                                             ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEOPCount[17]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEOPCount[17]~DUPLICATE                                             ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEOPCount[19]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEOPCount[19]~DUPLICATE                                             ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEOPCount[21]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEOPCount[21]~DUPLICATE                                             ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEOPCount[25]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEOPCount[25]~DUPLICATE                                             ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEOPCount[26]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEOPCount[26]~DUPLICATE                                             ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEOPCount[30]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iTransmitEOPCount[30]~DUPLICATE                                             ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iOutstandingCount[0]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iOutstandingCount[0]~DUPLICATE                                                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iOutstandingCount[5]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iOutstandingCount[5]~DUPLICATE                                                                              ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iReceiveFIFOCountBuffer1[0]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iReceiveFIFOCountBuffer1[0]~DUPLICATE                                                                       ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iReceiveFIFOCountBuffer1[3]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iReceiveFIFOCountBuffer1[3]~DUPLICATE                                                                       ;                  ;                       ;
; SpaceWireCODECIP:Jaxa_De0_Soc|iReceiveFIFOWriteEEP                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SpaceWireCODECIP:Jaxa_De0_Soc|iReceiveFIFOWriteEEP~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:autostart_s1_agent_rsp_fifo|mem[0][107]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:autostart_s1_agent_rsp_fifo|mem[0][107]~DUPLICATE                                                                                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:autostart_s1_agent_rsp_fifo|mem[0][108]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:autostart_s1_agent_rsp_fifo|mem[0][108]~DUPLICATE                                                                                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:autostart_s1_agent_rsp_fifo|mem[0][109]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:autostart_s1_agent_rsp_fifo|mem[0][109]~DUPLICATE                                                                                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:autostart_s1_agent_rsp_fifo|mem[0][116]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:autostart_s1_agent_rsp_fifo|mem[0][116]~DUPLICATE                                                                                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:autostart_s1_agent_rsp_fifo|mem[0][118]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:autostart_s1_agent_rsp_fifo|mem[0][118]~DUPLICATE                                                                                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:controlflagsin_s1_agent_rdata_fifo|mem_used[0]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:controlflagsin_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                 ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:controlflagsin_s1_agent_rsp_fifo|mem[0][74]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:controlflagsin_s1_agent_rsp_fifo|mem[0][74]~DUPLICATE                                                                                                                    ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:controlflagsin_s1_agent_rsp_fifo|mem[0][77]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:controlflagsin_s1_agent_rsp_fifo|mem[0][77]~DUPLICATE                                                                                                                    ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:controlflagsin_s1_agent_rsp_fifo|mem_used[0]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:controlflagsin_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                   ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:controlflagsin_s1_agent_rsp_fifo|mem_used[1]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:controlflagsin_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                   ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:controlflagsout_s1_agent_rsp_fifo|mem[0][76]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:controlflagsout_s1_agent_rsp_fifo|mem[0][76]~DUPLICATE                                                                                                                   ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:controlflagsout_s1_agent_rsp_fifo|mem_used[1]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:controlflagsout_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                  ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:creditcount_s1_agent_rdata_fifo|mem_used[0]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:creditcount_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                    ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:creditcount_s1_agent_rsp_fifo|mem_used[1]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:creditcount_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                      ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:errorstatus_s1_agent_rdata_fifo|mem_used[1]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:errorstatus_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                    ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:errorstatus_s1_agent_rsp_fifo|mem[0][75]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:errorstatus_s1_agent_rsp_fifo|mem[0][75]~DUPLICATE                                                                                                                       ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:errorstatus_s1_agent_rsp_fifo|mem_used[1]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:errorstatus_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                      ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkdisable_s1_agent_rsp_fifo|mem[0][107]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkdisable_s1_agent_rsp_fifo|mem[0][107]~DUPLICATE                                                                                                                      ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkdisable_s1_agent_rsp_fifo|mem[0][108]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkdisable_s1_agent_rsp_fifo|mem[0][108]~DUPLICATE                                                                                                                      ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkdisable_s1_agent_rsp_fifo|mem[0][112]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkdisable_s1_agent_rsp_fifo|mem[0][112]~DUPLICATE                                                                                                                      ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkdisable_s1_agent_rsp_fifo|mem[0][113]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkdisable_s1_agent_rsp_fifo|mem[0][113]~DUPLICATE                                                                                                                      ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkdisable_s1_agent_rsp_fifo|mem[0][114]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkdisable_s1_agent_rsp_fifo|mem[0][114]~DUPLICATE                                                                                                                      ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkdisable_s1_agent_rsp_fifo|mem[0][116]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkdisable_s1_agent_rsp_fifo|mem[0][116]~DUPLICATE                                                                                                                      ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkdisable_s1_agent_rsp_fifo|mem[0][117]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkdisable_s1_agent_rsp_fifo|mem[0][117]~DUPLICATE                                                                                                                      ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkdisable_s1_agent_rsp_fifo|mem_used[1]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkdisable_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                      ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstart_s1_agent_rdata_fifo|mem_used[1]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstart_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                      ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstart_s1_agent_rsp_fifo|mem[0][74]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstart_s1_agent_rsp_fifo|mem[0][74]~DUPLICATE                                                                                                                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstart_s1_agent_rsp_fifo|mem[0][75]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstart_s1_agent_rsp_fifo|mem[0][75]~DUPLICATE                                                                                                                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstart_s1_agent_rsp_fifo|mem[0][76]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstart_s1_agent_rsp_fifo|mem[0][76]~DUPLICATE                                                                                                                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstart_s1_agent_rsp_fifo|mem[0][110]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstart_s1_agent_rsp_fifo|mem[0][110]~DUPLICATE                                                                                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstart_s1_agent_rsp_fifo|mem[0][111]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstart_s1_agent_rsp_fifo|mem[0][111]~DUPLICATE                                                                                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstart_s1_agent_rsp_fifo|mem[0][112]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstart_s1_agent_rsp_fifo|mem[0][112]~DUPLICATE                                                                                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstart_s1_agent_rsp_fifo|mem[0][114]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstart_s1_agent_rsp_fifo|mem[0][114]~DUPLICATE                                                                                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstart_s1_agent_rsp_fifo|mem[0][116]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstart_s1_agent_rsp_fifo|mem[0][116]~DUPLICATE                                                                                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstart_s1_agent_rsp_fifo|mem_used[0]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstart_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstart_s1_agent_rsp_fifo|mem_used[1]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstart_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstatus_s1_agent_rdata_fifo|mem_used[0]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstatus_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                     ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstatus_s1_agent_rdata_fifo|mem_used[1]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstatus_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                     ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receiveactivity_s1_agent_rdata_fifo|mem_used[0]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receiveactivity_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receiveactivity_s1_agent_rsp_fifo|mem_used[0]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receiveactivity_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                  ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receiveactivity_s1_agent_rsp_fifo|mem_used[1]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receiveactivity_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                  ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receiveclock_s1_agent_rdata_fifo|mem_used[0]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receiveclock_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                   ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receiveclock_s1_agent_rdata_fifo|mem_used[1]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receiveclock_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                   ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receiveclock_s1_agent_rsp_fifo|mem_used[0]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receiveclock_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                     ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receiveclock_s1_agent_rsp_fifo|mem_used[1]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receiveclock_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                     ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifodatacount_s1_agent_rdata_fifo|mem_used[0]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifodatacount_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                           ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifodatacount_s1_agent_rsp_fifo|mem[0][74]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifodatacount_s1_agent_rsp_fifo|mem[0][74]~DUPLICATE                                                                                                              ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifodataout_s1_agent_rdata_fifo|mem_used[0]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifodataout_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                             ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifodataout_s1_agent_rdata_fifo|mem_used[1]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifodataout_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                             ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifodataout_s1_agent_rsp_fifo|mem_used[1]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifodataout_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                               ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifoempty_s1_agent_rdata_fifo|mem_used[0]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifoempty_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                               ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifoempty_s1_agent_rsp_fifo|mem_used[1]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifoempty_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                 ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifofull_s1_agent_rdata_fifo|mem_used[0]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifofull_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifofull_s1_agent_rdata_fifo|mem_used[1]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifofull_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifofull_s1_agent_rsp_fifo|mem[0][78]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifofull_s1_agent_rsp_fifo|mem[0][78]~DUPLICATE                                                                                                                   ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifofull_s1_agent_rsp_fifo|mem_used[1]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifofull_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                  ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefiforeadenable_s1_agent_rsp_fifo|mem[0][110]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefiforeadenable_s1_agent_rsp_fifo|mem[0][110]~DUPLICATE                                                                                                            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefiforeadenable_s1_agent_rsp_fifo|mem[0][111]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefiforeadenable_s1_agent_rsp_fifo|mem[0][111]~DUPLICATE                                                                                                            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefiforeadenable_s1_agent_rsp_fifo|mem[0][113]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefiforeadenable_s1_agent_rsp_fifo|mem[0][113]~DUPLICATE                                                                                                            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefiforeadenable_s1_agent_rsp_fifo|mem_used[1]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefiforeadenable_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewiredatain_s1_agent_rsp_fifo|mem[0][75]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewiredatain_s1_agent_rsp_fifo|mem[0][75]~DUPLICATE                                                                                                                   ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewiredatain_s1_agent_rsp_fifo|mem[0][76]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewiredatain_s1_agent_rsp_fifo|mem[0][76]~DUPLICATE                                                                                                                   ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewiredatain_s1_agent_rsp_fifo|mem_used[0]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewiredatain_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                  ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewiredatain_s1_agent_rsp_fifo|mem_used[1]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewiredatain_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                  ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewirestrobein_s1_agent_rsp_fifo|mem_used[0]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewirestrobein_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewirestrobein_s1_agent_rsp_fifo|mem_used[1]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewirestrobein_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewirestrobeout_s1_agent_rsp_fifo|mem[0][75]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewirestrobeout_s1_agent_rsp_fifo|mem[0][75]~DUPLICATE                                                                                                                ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewirestrobeout_s1_agent_rsp_fifo|mem_used[1]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewirestrobeout_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                               ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:statisticalinformation_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:statisticalinformation_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:statisticalinformation_1_s1_agent_rsp_fifo|mem[0][115]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:statisticalinformation_1_s1_agent_rsp_fifo|mem[0][115]~DUPLICATE                                                                                                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:statisticalinformation_1_s1_agent_rsp_fifo|mem[0][131]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:statisticalinformation_1_s1_agent_rsp_fifo|mem[0][131]~DUPLICATE                                                                                                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:statisticalinformation_1_s1_agent_rsp_fifo|mem_used[0]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:statisticalinformation_1_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:statisticalinformationclear_s1_agent_rdata_fifo|mem_used[0]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:statisticalinformationclear_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                    ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:statisticalinformationclear_s1_agent_rsp_fifo|mem[0][76]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:statisticalinformationclear_s1_agent_rsp_fifo|mem[0][76]~DUPLICATE                                                                                                       ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:statisticalinformationclear_s1_agent_rsp_fifo|mem_used[0]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:statisticalinformationclear_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                      ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tickin_s1_agent_rsp_fifo|mem_used[1]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tickin_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                           ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tickout_s1_agent_rdata_fifo|mem_used[0]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tickout_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timein_s1_agent_rdata_fifo|mem_used[0]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timein_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timein_s1_agent_rdata_fifo|mem_used[1]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timein_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timein_s1_agent_rsp_fifo|mem[0][77]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timein_s1_agent_rsp_fifo|mem[0][77]~DUPLICATE                                                                                                                            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timein_s1_agent_rsp_fifo|mem[0][78]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timein_s1_agent_rsp_fifo|mem[0][78]~DUPLICATE                                                                                                                            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timein_s1_agent_rsp_fifo|mem[0][108]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timein_s1_agent_rsp_fifo|mem[0][108]~DUPLICATE                                                                                                                           ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timein_s1_agent_rsp_fifo|mem[0][112]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timein_s1_agent_rsp_fifo|mem[0][112]~DUPLICATE                                                                                                                           ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timein_s1_agent_rsp_fifo|mem[0][113]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timein_s1_agent_rsp_fifo|mem[0][113]~DUPLICATE                                                                                                                           ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timein_s1_agent_rsp_fifo|mem[0][117]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timein_s1_agent_rsp_fifo|mem[0][117]~DUPLICATE                                                                                                                           ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timein_s1_agent_rsp_fifo|mem[0][118]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timein_s1_agent_rsp_fifo|mem[0][118]~DUPLICATE                                                                                                                           ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timein_s1_agent_rsp_fifo|mem_used[1]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timein_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                           ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timeout_s1_agent_rdata_fifo|mem_used[1]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timeout_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timeout_s1_agent_rsp_fifo|mem[0][78]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timeout_s1_agent_rsp_fifo|mem[0][78]~DUPLICATE                                                                                                                           ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timeout_s1_agent_rsp_fifo|mem_used[0]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timeout_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                          ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timeout_s1_agent_rsp_fifo|mem_used[1]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timeout_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                          ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitclock_s1_agent_rdata_fifo|mem_used[0]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitclock_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                  ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitclock_s1_agent_rdata_fifo|mem_used[1]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitclock_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                  ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitclock_s1_agent_rsp_fifo|mem[0][76]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitclock_s1_agent_rsp_fifo|mem[0][76]~DUPLICATE                                                                                                                     ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitclock_s1_agent_rsp_fifo|mem_used[1]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitclock_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                    ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitclockdividevalue_s1_agent_rdata_fifo|mem_used[1]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitclockdividevalue_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                       ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitclockdividevalue_s1_agent_rsp_fifo|mem_used[1]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitclockdividevalue_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifodatacount_s1_agent_rdata_fifo|mem_used[0]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifodatacount_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                          ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifodatacount_s1_agent_rdata_fifo|mem_used[1]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifodatacount_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                          ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifodatacount_s1_agent_rsp_fifo|mem_used[1]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifodatacount_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifodatain_s1_agent_rsp_fifo|mem[0][114]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifodatain_s1_agent_rsp_fifo|mem[0][114]~DUPLICATE                                                                                                               ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifodatain_s1_agent_rsp_fifo|mem_used[0]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifodatain_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                               ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifofull_s1_agent_rdata_fifo|mem_used[0]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifofull_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                               ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifofull_s1_agent_rsp_fifo|mem[0][77]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifofull_s1_agent_rsp_fifo|mem[0][77]~DUPLICATE                                                                                                                  ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifofull_s1_agent_rsp_fifo|mem_used[1]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifofull_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                 ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifowriteenable_s1_agent_rdata_fifo|mem_used[1]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifowriteenable_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifowriteenable_s1_agent_rsp_fifo|mem[0][111]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifowriteenable_s1_agent_rsp_fifo|mem[0][111]~DUPLICATE                                                                                                          ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifowriteenable_s1_agent_rsp_fifo|mem_used[0]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifowriteenable_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                          ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifowriteenable_s1_agent_rsp_fifo|mem_used[1]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifowriteenable_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                          ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]~DUPLICATE                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]~DUPLICATE                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]~DUPLICATE                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]~DUPLICATE                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]~DUPLICATE                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]~DUPLICATE                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]~DUPLICATE                                                       ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]~DUPLICATE                                                       ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]~DUPLICATE                                                       ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]~DUPLICATE                                                       ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]~DUPLICATE                                                       ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]~DUPLICATE                                                       ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]~DUPLICATE                                                       ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21]                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21]~DUPLICATE                                                       ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22]                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22]~DUPLICATE                                                       ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]~DUPLICATE                                                       ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24]                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24]~DUPLICATE                                                       ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26]                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26]~DUPLICATE                                                       ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27]                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27]~DUPLICATE                                                       ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]~DUPLICATE                                                       ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29]                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29]~DUPLICATE                                                       ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable~DUPLICATE                                                                                                                    ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                           ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                 ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                           ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                   ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:controlflagsin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:controlflagsin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE                      ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:controlflagsin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:controlflagsin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:controlflagsin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:controlflagsin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                      ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:controlflagsin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:controlflagsin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:controlflagsin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:controlflagsin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                      ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:controlflagsin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:controlflagsin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE              ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:controlflagsout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:controlflagsout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                           ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:creditcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:creditcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                               ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:creditcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:creditcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:creditcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:creditcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:errorstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:errorstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE                             ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:errorstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:errorstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                               ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:errorstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:errorstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:errorstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:errorstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkdisable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkdisable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~DUPLICATE                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkdisable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkdisable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~DUPLICATE                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkdisable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkdisable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]~DUPLICATE                             ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkdisable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkdisable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                               ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkdisable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkdisable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkdisable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkdisable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkdisable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkdisable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                 ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE                           ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~DUPLICATE                           ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                           ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                 ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                 ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                   ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE                              ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                          ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                          ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                  ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:outstandingcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:outstandingcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:outstandingcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:outstandingcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                          ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receiveactivity_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receiveactivity_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receiveactivity_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receiveactivity_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                     ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receiveactivity_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receiveactivity_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                     ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receiveclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receiveclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~DUPLICATE                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receiveclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receiveclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                              ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receiveclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receiveclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                              ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receiveclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receiveclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodatacount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodatacount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                      ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodatacount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodatacount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodatacount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodatacount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodataout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodataout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE                ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodataout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodataout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE                      ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodataout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodataout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                       ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodataout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodataout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodataout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodataout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                  ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodataout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodataout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodataout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodataout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE          ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifoempty_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifoempty_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifoempty_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifoempty_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifoempty_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifoempty_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                          ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifoempty_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifoempty_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                    ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifofull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifofull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                           ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifofull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifofull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                     ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifofull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifofull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                     ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefiforeadenable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefiforeadenable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE               ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefiforeadenable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefiforeadenable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                     ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefiforeadenable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefiforeadenable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE               ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefiforeadenable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefiforeadenable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                     ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE                     ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~DUPLICATE                     ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~DUPLICATE                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                           ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                     ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                           ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                     ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredataout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredataout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                          ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredataout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredataout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                    ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredataout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredataout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                          ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewirestrobein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewirestrobein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE                   ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewirestrobein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewirestrobein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]~DUPLICATE                      ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewirestrobein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewirestrobein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewirestrobein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewirestrobein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                   ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewirestrobein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewirestrobein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewirestrobein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewirestrobein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                 ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewirestrobein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewirestrobein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE           ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewirestrobeout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewirestrobeout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewirestrobeout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewirestrobeout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                  ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformation_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformation_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                  ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformation_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformation_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformation_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformation_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~DUPLICATE            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformation_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformation_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE                ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformation_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformation_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                  ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformation_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformation_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                  ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformationclear_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformationclear_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformationclear_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformationclear_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformationclear_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformationclear_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE               ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformationclear_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformationclear_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE               ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformationclear_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformationclear_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tickin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tickin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE                              ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tickin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tickin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                    ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tickin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tickin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                              ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tickin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tickin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                    ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tickin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tickin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                              ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tickout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tickout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                             ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE                              ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                    ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                              ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                      ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timeout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timeout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE                             ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timeout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timeout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]~DUPLICATE                                 ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timeout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timeout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE                                 ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timeout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timeout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                   ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timeout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timeout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                             ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timeout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timeout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                   ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timeout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timeout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                           ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timeout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timeout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                     ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitactivity_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitactivity_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitactivity_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitactivity_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                          ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitactivity_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitactivity_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                    ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitactivity_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitactivity_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                          ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitactivity_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitactivity_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                    ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE                       ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE                       ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE                           ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                             ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                             ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                       ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                     ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE               ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclockdividevalue_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclockdividevalue_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclockdividevalue_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclockdividevalue_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclockdividevalue_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclockdividevalue_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE                ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclockdividevalue_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclockdividevalue_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                  ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclockdividevalue_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclockdividevalue_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclockdividevalue_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclockdividevalue_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                  ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclockdividevalue_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclockdividevalue_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclockdividevalue_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclockdividevalue_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE    ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatacount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatacount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE                   ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatacount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatacount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                     ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatacount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatacount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                     ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatacount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatacount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE               ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatacount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatacount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE             ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                  ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE          ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifofull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifofull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                          ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifofull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifofull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                    ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifofull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifofull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                    ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifowriteenable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifowriteenable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE             ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifowriteenable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifowriteenable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]~DUPLICATE                 ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifowriteenable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifowriteenable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                   ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifowriteenable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifowriteenable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE           ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifowriteenable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifowriteenable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE     ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:autostart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:autostart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                          ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:creditcount_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:creditcount_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                   ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:creditcount_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:creditcount_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:creditcount_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:creditcount_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:errorstatus_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:errorstatus_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:errorstatus_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:errorstatus_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:linkdisable_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:linkdisable_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:linkdisable_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:linkdisable_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:linkdisable_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:linkdisable_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:linkstart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:linkstart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                          ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:linkstatus_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:linkstatus_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:outstandingcount_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:outstandingcount_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                   ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:outstandingcount_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:outstandingcount_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                   ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:receiveactivity_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:receiveactivity_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                    ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:receivefifodatacount_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:receivefifodatacount_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                               ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spacewiredatain_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spacewiredatain_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                    ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spacewirestrobein_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spacewirestrobein_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                             ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spacewirestrobein_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spacewirestrobein_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                  ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spacewirestrobein_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spacewirestrobein_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                  ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:statisticalinformation_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:statisticalinformation_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                           ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:statisticalinformationclear_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:statisticalinformationclear_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                   ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:statisticalinformationclear_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:statisticalinformationclear_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tickin_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tickin_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                             ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tickout_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tickout_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tickout_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tickout_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timein_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timein_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timein_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timein_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                             ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timein_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timein_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                             ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timeout_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timeout_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitactivity_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitactivity_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                   ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitclockdividevalue_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitclockdividevalue_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                           ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitfifodatacount_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitfifodatacount_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                              ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitfifodatacount_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitfifodatacount_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                              ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitfifofull_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitfifofull_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                   ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitfifowriteenable_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitfifowriteenable_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:autostart_s1_translator|wait_latency_counter[1]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:autostart_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                       ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:autostart_s1_translator|waitrequest_reset_override                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:autostart_s1_translator|waitrequest_reset_override~DUPLICATE                                                                                                    ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:controlflagsin_s1_translator|read_latency_shift_reg[0]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:controlflagsin_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:controlflagsout_s1_translator|read_latency_shift_reg[0]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:controlflagsout_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                               ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:controlflagsout_s1_translator|wait_latency_counter[0]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:controlflagsout_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                 ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:creditcount_s1_translator|read_latency_shift_reg[0]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:creditcount_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                   ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:creditcount_s1_translator|wait_latency_counter[0]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:creditcount_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                     ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:errorstatus_s1_translator|wait_latency_counter[0]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:errorstatus_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                     ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:linkstatus_s1_translator|av_readdata_pre[7]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:linkstatus_s1_translator|av_readdata_pre[7]~DUPLICATE                                                                                                           ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:linkstatus_s1_translator|av_readdata_pre[11]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:linkstatus_s1_translator|av_readdata_pre[11]~DUPLICATE                                                                                                          ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:receivefifodatacount_s1_translator|wait_latency_counter[1]                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:receivefifodatacount_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:receivefifodataout_s1_translator|wait_latency_counter[0]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:receivefifodataout_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                              ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:receivefifodataout_s1_translator|wait_latency_counter[1]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:receivefifodataout_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                              ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:statisticalinformation_0_s1_translator|av_readdata_pre[21]                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:statisticalinformation_0_s1_translator|av_readdata_pre[21]~DUPLICATE                                                                                            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:statisticalinformation_0_s1_translator|av_readdata_pre[29]                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:statisticalinformation_0_s1_translator|av_readdata_pre[29]~DUPLICATE                                                                                            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:statisticalinformation_0_s1_translator|wait_latency_counter[0]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:statisticalinformation_0_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tickout_s1_translator|wait_latency_counter[0]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tickout_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tickout_s1_translator|wait_latency_counter[1]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tickout_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timein_s1_translator|read_latency_shift_reg[0]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timein_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                        ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timeout_s1_translator|read_latency_shift_reg[0]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timeout_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                       ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmitactivity_s1_translator|wait_latency_counter[0]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmitactivity_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmitclock_s1_translator|read_latency_shift_reg[0]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmitclock_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                 ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmitclockdividevalue_s1_translator|av_readdata_pre[0]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmitclockdividevalue_s1_translator|av_readdata_pre[0]~DUPLICATE                                                                                             ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmitfifodatacount_s1_translator|read_latency_shift_reg[0]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmitfifodatacount_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                         ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmitfifodatacount_s1_translator|wait_latency_counter[0]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmitfifodatacount_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                           ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmitfifodatacount_s1_translator|wait_latency_counter[1]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmitfifodatacount_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                           ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmitfifodatain_s1_translator|wait_latency_counter[0]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmitfifodatain_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                              ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmitfifodatain_s1_translator|wait_latency_counter[1]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmitfifodatain_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                              ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|has_pending_responses                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|has_pending_responses~DUPLICATE                                                                                                  ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|last_channel[20]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|last_channel[20]~DUPLICATE                                                                                                       ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|last_channel[26]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|last_channel[26]~DUPLICATE                                                                                                       ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|has_pending_responses                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|has_pending_responses~DUPLICATE                                                                                                  ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|pending_response_count[1]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|pending_response_count[1]~DUPLICATE                                                                                              ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[1]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[1]~DUPLICATE                                                                                                                            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_010|saved_grant[0]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_010|saved_grant[0]~DUPLICATE                                                                                                                            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_017|saved_grant[0]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_017|saved_grant[0]~DUPLICATE                                                                                                                            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_022|saved_grant[1]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_022|saved_grant[1]~DUPLICATE                                                                                                                            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_024|saved_grant[0]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_024|saved_grant[0]~DUPLICATE                                                                                                                            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_024|saved_grant[1]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_024|saved_grant[1]~DUPLICATE                                                                                                                            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_027|saved_grant[0]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_027|saved_grant[0]~DUPLICATE                                                                                                                            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_031|saved_grant[1]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_031|saved_grant[1]~DUPLICATE                                                                                                                            ;                  ;                       ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_033|packet_in_progress                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_033|packet_in_progress~DUPLICATE                                                                                                                        ;                  ;                       ;
; jaxa:u0|jaxa_statisticalInformation_1:statisticalinformation_1|data_out[0]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_statisticalInformation_1:statisticalinformation_1|data_out[0]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; jaxa:u0|jaxa_statisticalInformation_1:statisticalinformation_1|data_out[3]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_statisticalInformation_1:statisticalinformation_1|data_out[3]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; jaxa:u0|jaxa_transmitFIFODataIn:transmitfifodatain|data_out[0]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; jaxa:u0|jaxa_transmitFIFODataIn:transmitfifodatain|data_out[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                        ;
+--------------+----------------+--------------+------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+------------+---------------+----------------+
; I/O Standard ; SPW_JAXA       ;              ; KEY        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; SPW_JAXA       ;              ; LED        ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+----------------+--------------+------------+---------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 12287 ) ; 0.00 % ( 0 / 12287 )       ; 0.00 % ( 0 / 12287 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 12287 ) ; 0.00 % ( 0 / 12287 )       ; 0.00 % ( 0 / 12287 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 12271 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 16 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_jaxa/output_files/jaxa.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 4,151 / 15,880        ; 26 %  ;
; ALMs needed [=A-B+C]                                        ; 4,151                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 4,489 / 15,880        ; 28 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,212                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,925                 ;       ;
;         [c] ALMs used for registers                         ; 352                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 351 / 15,880          ; 2 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 13 / 15,880           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 2                     ;       ;
;         [c] Due to LAB input limits                         ; 11                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 537 / 1,588           ; 34 %  ;
;     -- Logic LABs                                           ; 537                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 7,108                 ;       ;
;     -- 7 input functions                                    ; 136                   ;       ;
;     -- 6 input functions                                    ; 1,041                 ;       ;
;     -- 5 input functions                                    ; 1,186                 ;       ;
;     -- 4 input functions                                    ; 1,948                 ;       ;
;     -- <=3 input functions                                  ; 2,797                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 169                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 5,636                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 5,127 / 31,760        ; 16 %  ;
;         -- Secondary logic registers                        ; 509 / 31,760          ; 2 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 5,160                 ;       ;
;         -- Routing optimization registers                   ; 476                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 19 / 314              ; 6 %   ;
;     -- Clock pins                                           ; 2 / 6                 ; 33 %  ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 2 / 270               ; < 1 % ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,152 / 2,764,800     ; < 1 % ;
; Total block memory implementation bits                      ; 20,480 / 2,764,800    ; < 1 % ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 84                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 5                 ; 20 %  ;
; Global signals                                              ; 4                     ;       ;
;     -- Global clocks                                        ; 4 / 16                ; 25 %  ;
;     -- Quadrant clocks                                      ; 0 / 72                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 12                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 76                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 76                ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 6.9% / 6.8% / 7.3%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 22.2% / 22.0% / 28.7% ;       ;
; Maximum fan-out                                             ; 4846                  ;       ;
; Highest non-global fan-out                                  ; 349                   ;       ;
; Total fan-out                                               ; 48243                 ;       ;
; Average fan-out                                             ; 3.72                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                            ;
+-------------------------------------------------------------+-----------------------+---------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; jaxa_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+---------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 4151 / 15880 ( 26 % ) ; 0 / 15880 ( 0 % )               ; 0 / 15880 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 4151                  ; 0                               ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 4489 / 15880 ( 28 % ) ; 0 / 15880 ( 0 % )               ; 0 / 15880 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2212                  ; 0                               ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1925                  ; 0                               ; 0                              ;
;         [c] ALMs used for registers                         ; 352                   ; 0                               ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                               ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 351 / 15880 ( 2 % )   ; 0 / 15880 ( 0 % )               ; 0 / 15880 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 13 / 15880 ( < 1 % )  ; 0 / 15880 ( 0 % )               ; 0 / 15880 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                               ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 2                     ; 0                               ; 0                              ;
;         [c] Due to LAB input limits                         ; 11                    ; 0                               ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                               ; 0                              ;
;                                                             ;                       ;                                 ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                             ; Low                            ;
;                                                             ;                       ;                                 ;                                ;
; Total LABs:  partially or completely used                   ; 537 / 1588 ( 34 % )   ; 0 / 1588 ( 0 % )                ; 0 / 1588 ( 0 % )               ;
;     -- Logic LABs                                           ; 537                   ; 0                               ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                               ; 0                              ;
;                                                             ;                       ;                                 ;                                ;
; Combinational ALUT usage for logic                          ; 7108                  ; 0                               ; 0                              ;
;     -- 7 input functions                                    ; 136                   ; 0                               ; 0                              ;
;     -- 6 input functions                                    ; 1041                  ; 0                               ; 0                              ;
;     -- 5 input functions                                    ; 1186                  ; 0                               ; 0                              ;
;     -- 4 input functions                                    ; 1948                  ; 0                               ; 0                              ;
;     -- <=3 input functions                                  ; 2797                  ; 0                               ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 169                   ; 0                               ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                               ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                               ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                               ; 0                              ;
;                                                             ;                       ;                                 ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                               ; 0                              ;
;     -- By type:                                             ;                       ;                                 ;                                ;
;         -- Primary logic registers                          ; 5127 / 31760 ( 16 % ) ; 0 / 31760 ( 0 % )               ; 0 / 31760 ( 0 % )              ;
;         -- Secondary logic registers                        ; 509 / 31760 ( 2 % )   ; 0 / 31760 ( 0 % )               ; 0 / 31760 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                 ;                                ;
;         -- Design implementation registers                  ; 5160                  ; 0                               ; 0                              ;
;         -- Routing optimization registers                   ; 476                   ; 0                               ; 0                              ;
;                                                             ;                       ;                                 ;                                ;
;                                                             ;                       ;                                 ;                                ;
; Virtual pins                                                ; 0                     ; 0                               ; 0                              ;
; I/O pins                                                    ; 18                    ; 0                               ; 1                              ;
; I/O registers                                               ; 0                     ; 0                               ; 0                              ;
; Total block memory bits                                     ; 1152                  ; 0                               ; 0                              ;
; Total block memory implementation bits                      ; 20480                 ; 0                               ; 0                              ;
; M10K block                                                  ; 2 / 270 ( < 1 % )     ; 0 / 270 ( 0 % )                 ; 0 / 270 ( 0 % )                ;
; Clock enable block                                          ; 1 / 110 ( < 1 % )     ; 0 / 110 ( 0 % )                 ; 3 / 110 ( 2 % )                ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                   ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )                   ; 1 / 5 ( 20 % )                 ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                   ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                   ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                   ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                   ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                   ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                   ; 1 / 1 ( 100 % )                ;
; PLL Output Counter                                          ; 0 / 45 ( 0 % )        ; 0 / 45 ( 0 % )                  ; 1 / 45 ( 2 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )                   ; 1 / 5 ( 20 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )                   ; 1 / 5 ( 20 % )                 ;
;                                                             ;                       ;                                 ;                                ;
; Connections                                                 ;                       ;                                 ;                                ;
;     -- Input Connections                                    ; 7344                  ; 0                               ; 62                             ;
;     -- Registered Input Connections                         ; 5461                  ; 0                               ; 0                              ;
;     -- Output Connections                                   ; 62                    ; 0                               ; 7344                           ;
;     -- Registered Output Connections                        ; 0                     ; 0                               ; 0                              ;
;                                                             ;                       ;                                 ;                                ;
; Internal Connections                                        ;                       ;                                 ;                                ;
;     -- Total Connections                                    ; 48882                 ; 0                               ; 7442                           ;
;     -- Registered Connections                               ; 23228                 ; 0                               ; 0                              ;
;                                                             ;                       ;                                 ;                                ;
; External Connections                                        ;                       ;                                 ;                                ;
;     -- Top                                                  ; 0                     ; 0                               ; 7406                           ;
;     -- jaxa_hps_0_hps_io_border:border                      ; 0                     ; 0                               ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 7406                  ; 0                               ; 0                              ;
;                                                             ;                       ;                                 ;                                ;
; Partition Interface                                         ;                       ;                                 ;                                ;
;     -- Input Ports                                          ; 5                     ; 0                               ; 63                             ;
;     -- Output Ports                                         ; 10                    ; 0                               ; 124                            ;
;     -- Bidir Ports                                          ; 0                     ; 0                               ; 0                              ;
;                                                             ;                       ;                                 ;                                ;
; Registered Ports                                            ;                       ;                                 ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                               ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                               ; 0                              ;
;                                                             ;                       ;                                 ;                                ;
; Port Connectivity                                           ;                       ;                                 ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                               ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                               ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                               ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                               ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                               ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                               ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                               ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                               ; 0                              ;
+-------------------------------------------------------------+-----------------------+---------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; FPGA_CLK1_50 ; Y13   ; 4A       ; 38           ; 0            ; 0            ; 4850                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]       ; AH17  ; 4A       ; 46           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]       ; AH16  ; 4A       ; 46           ; 0            ; 51           ; 18                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; din_a        ; Y15   ; 4A       ; 46           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ; no        ;
; din_a(n)     ; AA15  ; 4A       ; 46           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ; no        ;
; sin_a        ; AE20  ; 4A       ; 51           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ; no        ;
; sin_a(n)     ; AD20  ; 4A       ; 51           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; LED[0]    ; W15   ; 5A       ; 68           ; 12           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]    ; AA24  ; 5A       ; 68           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]    ; V16   ; 5A       ; 68           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]    ; V15   ; 5A       ; 68           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]    ; AF26  ; 5A       ; 68           ; 10           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]    ; AE26  ; 5A       ; 68           ; 10           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]    ; Y16   ; 5A       ; 68           ; 12           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]    ; AA23  ; 5A       ; 68           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dout_a    ; AG28  ; 4A       ; 65           ; 0            ; 34           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off         ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dout_a(n) ; AH27  ; 4A       ; 65           ; 0            ; 51           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off         ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sout_a    ; AF20  ; 4A       ; 53           ; 0            ; 34           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off         ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sout_a(n) ; AG20  ; 4A       ; 53           ; 0            ; 51           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off         ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 11 / 68 ( 16 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 8 / 16 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 13 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 357        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 353        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 347        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 345        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 343        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 341        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 339        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 337        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 335        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 333        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 331        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 329        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 321        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 317        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 315        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 313        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 311        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 309        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 296        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 283        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 281        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 279        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 275        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 45         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA6      ; 29         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 36         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ; 50         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA13     ; 98         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA15     ; 114        ; 4A             ; din_a(n)                        ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 122        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 124        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 167        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 180        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 178        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA27     ; 201        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 211        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 43         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB5      ; 32         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 31         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 176        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 199        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 49         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 33         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 35         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 30         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 174        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 197        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 195        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 47         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 37         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD10     ; 57         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 65         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 79         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 113        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 119        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 127        ; 4A             ; sin_a(n)                        ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 172        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 185        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 56         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 51         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 61         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 64         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 55         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE11     ; 63         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 81         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 95         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 111        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 121        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 129        ; 4A             ; sin_a                           ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 170        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 168        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 187        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 183        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 54         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 69         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 67         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 72         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 59         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 62         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 71         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 73         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 87         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF15     ; 97         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 105        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 120        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF20     ; 133        ; 4A             ; sout_a                          ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 166        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 80         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 70         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 88         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 93         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 96         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 101        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG13     ; 89         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 109        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 112        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 103        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 125        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 128        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 131        ; 4A             ; sout_a(n)                       ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG23     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 160        ; 4A             ; dout_a                          ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 75         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 77         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 78         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 83         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 86         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 91         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 94         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 99         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 104        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 107        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 110        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH16     ; 115        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 117        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 123        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 126        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH26     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 158        ; 4A             ; dout_a(n)                       ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 359        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 355        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 361        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 363        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 362        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 360        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 349        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 324        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 319        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 325        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 310        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 298        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 285        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 273        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 265        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 368        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 375        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 373        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 371        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 369        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 367        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 365        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 382        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 354        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 348        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 340        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 326        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 318        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 316        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 323        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 308        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 302        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 300        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 289        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 271        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 263        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 370        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 377        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 387        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 398        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 380        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 352        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 342        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 332        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 307        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 304        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 303        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 287        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 293        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 269        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 257        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 255        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 364        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 376        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 432        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E8       ; 385        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E11      ; 396        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 334        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 305        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 306        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 295        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 291        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 267        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 259        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 372        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 366        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 437        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 435        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 294        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 292        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 284        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 282        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 249        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 374        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 433        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 290        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 276        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 253        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 251        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 247        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 427        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H5       ; 423        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H6       ; 421        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 431        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 430        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 358        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 356        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 344        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 322        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 297        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 274        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 261        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 429        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 428        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 338        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 336        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 330        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 328        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 346        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 320        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 314        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 299        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 268        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 266        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 258        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 260        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 252        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 243        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 241        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 426        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ; 436        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 434        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 312        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 301        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 244        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 250        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 245        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 239        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 424        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 422        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ; 420        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 288        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 286        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 242        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 237        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 246        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 234        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 236        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 235        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 272        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 270        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 228        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 226        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 220        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 218        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 233        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 221        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 231        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 256        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 254        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 240        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 238        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 232        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 230        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 204        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 210        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 212        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 219        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 229        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 42         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 60         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 74         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 76         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 214        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 216        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 224        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 222        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 208        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 202        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 196        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 205        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 227        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 44         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 48         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 58         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 90         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 92         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 200        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 198        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 206        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 194        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 225        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 46         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 68         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V12      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 106        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 181        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 179        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 192        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 190        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 188        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 186        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 191        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 193        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 217        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 223        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 40         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ; 34         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 66         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 82         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ; 108        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 177        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W25      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W26      ; 209        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 215        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 39         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 41         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 38         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 28         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 100        ; 4A             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 116        ; 4A             ; din_a                           ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 175        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 171        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 173        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 169        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 207        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 203        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 213        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; LED[5]   ; Missing drive strength and slew rate ;
; LED[0]   ; Missing drive strength and slew rate ;
; LED[1]   ; Missing drive strength and slew rate ;
; LED[2]   ; Missing drive strength and slew rate ;
; LED[3]   ; Missing drive strength and slew rate ;
; LED[4]   ; Missing drive strength and slew rate ;
; LED[6]   ; Missing drive strength and slew rate ;
; LED[7]   ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                           ;
+------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                ;                            ;
+------------------------------------------------------------------------------------------------+----------------------------+
; jaxa:u0|jaxa_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                ; Integer PLL                ;
;     -- PLL Location                                                                            ; FRACTIONALPLL_X68_Y1_N0    ;
;     -- PLL Feedback clock type                                                                 ; none                       ;
;     -- PLL Bandwidth                                                                           ; Auto                       ;
;         -- PLL Bandwidth Range                                                                 ; 2000000 to 1500000 Hz      ;
;     -- Reference Clock Frequency                                                               ; 100.0 MHz                  ;
;     -- Reference Clock Sourced by                                                              ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                       ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                      ; Direct                     ;
;     -- PLL Freq Min Lock                                                                       ; 100.000000 MHz             ;
;     -- PLL Freq Max Lock                                                                       ; 266.666666 MHz             ;
;     -- PLL Enable                                                                              ; On                         ;
;     -- PLL Fractional Division                                                                 ; N/A                        ;
;     -- M Counter                                                                               ; 6                          ;
;     -- N Counter                                                                               ; 2                          ;
;     -- PLL Refclk Select                                                                       ;                            ;
;             -- PLL Refclk Select Location                                                      ; PLLREFCLKSELECT_X68_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                              ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                              ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                 ; N/A                        ;
;             -- CORECLKIN source                                                                ; N/A                        ;
;             -- IQTXRXCLKIN source                                                              ; N/A                        ;
;             -- PLLIQCLKIN source                                                               ; N/A                        ;
;             -- RXIQCLKIN source                                                                ; N/A                        ;
;             -- CLKIN(0) source                                                                 ; FPGA_CLK1_50~input         ;
;             -- CLKIN(1) source                                                                 ; N/A                        ;
;             -- CLKIN(2) source                                                                 ; N/A                        ;
;             -- CLKIN(3) source                                                                 ; N/A                        ;
;     -- PLL Output Counter                                                                      ;                            ;
;         -- jaxa:u0|jaxa_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                          ; 100.0 MHz                  ;
;             -- Output Clock Location                                                           ; PLLOUTPUTCOUNTER_X68_Y2_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                          ; On                         ;
;             -- Duty Cycle                                                                      ; 50.0000                    ;
;             -- Phase Shift                                                                     ; 0.000000 degrees           ;
;             -- C Counter                                                                       ; 3                          ;
;             -- C Counter PH Mux PRST                                                           ; 0                          ;
;             -- C Counter PRST                                                                  ; 1                          ;
;                                                                                                ;                            ;
+------------------------------------------------------------------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                       ; Entity Name                                 ; Library Name ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
; |SPW_JAXA                                                                                     ; 4151.0 (30.0)        ; 4488.0 (34.3)                    ; 349.0 (4.3)                                       ; 12.0 (0.0)                       ; 0.0 (0.0)            ; 7108 (39)           ; 5636 (0)                  ; 0 (0)         ; 1152              ; 2     ; 0          ; 19   ; 0            ; |SPW_JAXA                                                                                                                                                                                                                                                                 ; SPW_JAXA                                    ; work         ;
;    |SpaceWireCODECIP:Jaxa_De0_Soc|                                                            ; 425.6 (16.6)         ; 486.2 (16.7)                     ; 61.6 (0.4)                                        ; 1.0 (0.2)                        ; 0.0 (0.0)            ; 786 (29)            ; 788 (14)                  ; 0 (0)         ; 1152              ; 2     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc                                                                                                                                                                                                                                   ; SpaceWireCODECIP                            ; work         ;
;       |SpaceWireCODECIPFIFO9x64:receiveFIFO|                                                  ; 24.8 (24.8)          ; 42.7 (42.7)                      ; 18.0 (18.0)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 57 (57)             ; 70 (70)                   ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO                                                                                                                                                                                              ; SpaceWireCODECIPFIFO9x64                    ; work         ;
;          |altsyncram:dpram_rtl_0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|altsyncram:dpram_rtl_0                                                                                                                                                                       ; altsyncram                                  ; work         ;
;             |altsyncram_o3j1:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|altsyncram:dpram_rtl_0|altsyncram_o3j1:auto_generated                                                                                                                                        ; altsyncram_o3j1                             ; work         ;
;       |SpaceWireCODECIPFIFO9x64:transmitFIFO|                                                 ; 26.6 (26.6)          ; 33.3 (33.3)                      ; 6.7 (6.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 50 (50)             ; 70 (70)                   ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO                                                                                                                                                                                             ; SpaceWireCODECIPFIFO9x64                    ; work         ;
;          |altsyncram:dpram_rtl_0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|altsyncram:dpram_rtl_0                                                                                                                                                                      ; altsyncram                                  ; work         ;
;             |altsyncram_etp1:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|altsyncram:dpram_rtl_0|altsyncram_etp1:auto_generated                                                                                                                                       ; altsyncram_etp1                             ; work         ;
;       |SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|                                  ; 356.2 (0.0)          ; 391.3 (0.0)                      ; 35.7 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 646 (0)             ; 631 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface                                                                                                                                                                              ; SpaceWireCODECIPLinkInterface               ; work         ;
;          |SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|                              ; 64.0 (64.0)          ; 69.9 (69.9)                      ; 5.9 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 99 (99)             ; 61 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver                                                                                                                        ; SpaceWireCODECIPReceiverSynchronize         ; work         ;
;          |SpaceWireCODECIPStateMachine:spaceWireStateMachine|                                 ; 36.4 (29.9)          ; 40.2 (30.1)                      ; 4.1 (0.2)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 65 (45)             ; 41 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine                                                                                                                           ; SpaceWireCODECIPStateMachine                ; work         ;
;             |SpaceWireCODECIPSynchronizeOnePulse:errorPulse|                                  ; 1.2 (1.2)            ; 2.0 (2.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|SpaceWireCODECIPSynchronizeOnePulse:errorPulse                                                                            ; SpaceWireCODECIPSynchronizeOnePulse         ; work         ;
;             |SpaceWireCODECIPSynchronizeOnePulse:gotFCTPulse|                                 ; 1.2 (1.2)            ; 2.1 (2.1)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|SpaceWireCODECIPSynchronizeOnePulse:gotFCTPulse                                                                           ; SpaceWireCODECIPSynchronizeOnePulse         ; work         ;
;             |SpaceWireCODECIPSynchronizeOnePulse:gotNCharacterPulse|                          ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|SpaceWireCODECIPSynchronizeOnePulse:gotNCharacterPulse                                                                    ; SpaceWireCODECIPSynchronizeOnePulse         ; work         ;
;             |SpaceWireCODECIPSynchronizeOnePulse:gotNullPulse|                                ; 1.2 (1.2)            ; 2.0 (2.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|SpaceWireCODECIPSynchronizeOnePulse:gotNullPulse                                                                          ; SpaceWireCODECIPSynchronizeOnePulse         ; work         ;
;             |SpaceWireCODECIPSynchronizeOnePulse:gotTimeCodePulse|                            ; 1.2 (1.2)            ; 2.0 (2.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|SpaceWireCODECIPSynchronizeOnePulse:gotTimeCodePulse                                                                      ; SpaceWireCODECIPSynchronizeOnePulse         ; work         ;
;          |SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|   ; 136.3 (128.1)        ; 140.2 (128.1)                    ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 281 (257)           ; 367 (349)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount                                                                                             ; SpaceWireCODECIPStatisticalInformationCount ; work         ;
;             |SpaceWireCODECIPSynchronizeOnePulse:receiveBytePulse|                            ; 1.2 (1.2)            ; 2.3 (2.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:receiveBytePulse                                        ; SpaceWireCODECIPSynchronizeOnePulse         ; work         ;
;             |SpaceWireCODECIPSynchronizeOnePulse:receiveEEPPulse|                             ; 1.2 (1.2)            ; 2.0 (2.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:receiveEEPPulse                                         ; SpaceWireCODECIPSynchronizeOnePulse         ; work         ;
;             |SpaceWireCODECIPSynchronizeOnePulse:receiveEOPPulse|                             ; 1.2 (1.2)            ; 2.0 (2.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:receiveEOPPulse                                         ; SpaceWireCODECIPSynchronizeOnePulse         ; work         ;
;             |SpaceWireCODECIPSynchronizeOnePulse:transmitBytePulse|                           ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:transmitBytePulse                                       ; SpaceWireCODECIPSynchronizeOnePulse         ; work         ;
;             |SpaceWireCODECIPSynchronizeOnePulse:transmitEEPPulse|                            ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:transmitEEPPulse                                        ; SpaceWireCODECIPSynchronizeOnePulse         ; work         ;
;             |SpaceWireCODECIPSynchronizeOnePulse:transmitEOPPulse|                            ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:transmitEOPPulse                                        ; SpaceWireCODECIPSynchronizeOnePulse         ; work         ;
;          |SpaceWireCODECIPTimeCodeControl:SpaceWireTimeCodeControl|                           ; 7.5 (7.5)            ; 12.0 (12.0)                      ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTimeCodeControl:SpaceWireTimeCodeControl                                                                                                                     ; SpaceWireCODECIPTimeCodeControl             ; work         ;
;          |SpaceWireCODECIPTimer:spaceWireTimer|                                               ; 12.8 (12.8)          ; 13.5 (13.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTimer:spaceWireTimer                                                                                                                                         ; SpaceWireCODECIPTimer                       ; work         ;
;          |SpaceWireCODECIPTransmitter:spaceWireTransmitter|                                   ; 99.2 (92.6)          ; 115.5 (106.1)                    ; 16.5 (13.5)                                       ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 167 (151)           ; 115 (103)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter                                                                                                                             ; SpaceWireCODECIPTransmitter                 ; work         ;
;             |SpaceWireCODECIPSynchronizeOnePulse:gotFCTPulse|                                 ; 1.8 (1.8)            ; 2.3 (2.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|SpaceWireCODECIPSynchronizeOnePulse:gotFCTPulse                                                                             ; SpaceWireCODECIPSynchronizeOnePulse         ; work         ;
;             |SpaceWireCODECIPSynchronizeOnePulse:gotNCharacterPulse|                          ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.2 (1.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|SpaceWireCODECIPSynchronizeOnePulse:gotNCharacterPulse                                                                      ; SpaceWireCODECIPSynchronizeOnePulse         ; work         ;
;             |SpaceWireCODECIPSynchronizeOnePulse:tickInPulse|                                 ; 1.8 (1.8)            ; 2.5 (2.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|SpaceWireCODECIPSynchronizeOnePulse:tickInPulse                                                                             ; SpaceWireCODECIPSynchronizeOnePulse         ; work         ;
;             |SpaceWireCODECIPSynchronizeOnePulse:transmitDataEnablePulse|                     ; 1.5 (1.5)            ; 2.1 (2.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|SpaceWireCODECIPSynchronizeOnePulse:transmitDataEnablePulse                                                                 ; SpaceWireCODECIPSynchronizeOnePulse         ; work         ;
;       |SpaceWireCODECIPSynchronizeOnePulse:transmitReadyPulse|                                ; 1.4 (1.4)            ; 2.1 (2.1)                        ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPSynchronizeOnePulse:transmitReadyPulse                                                                                                                                                                            ; SpaceWireCODECIPSynchronizeOnePulse         ; work         ;
;    |debounce_db:db_system_spwulight_b|                                                        ; 10.5 (10.5)          ; 11.0 (11.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|debounce_db:db_system_spwulight_b                                                                                                                                                                                                                               ; debounce_db                                 ; work         ;
;    |jaxa:u0|                                                                                  ; 3684.9 (0.0)         ; 3956.5 (0.0)                     ; 282.6 (0.0)                                       ; 11.0 (0.0)                       ; 0.0 (0.0)            ; 6263 (0)            ; 4831 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0                                                                                                                                                                                                                                                         ; jaxa                                        ; jaxa         ;
;       |altera_reset_controller:rst_controller|                                                ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                  ; altera_reset_controller                     ; jaxa         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                       ; altera_reset_synchronizer                   ; jaxa         ;
;       |altera_reset_controller:rst_controller_001|                                            ; 0.3 (0.0)            ; 1.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                              ; altera_reset_controller                     ; jaxa         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                   ; altera_reset_synchronizer                   ; jaxa         ;
;       |jaxa_autoStart:autostart|                                                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_autoStart:autostart                                                                                                                                                                                                                                ; jaxa_autoStart                              ; jaxa         ;
;       |jaxa_autoStart:linkdisable|                                                            ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_autoStart:linkdisable                                                                                                                                                                                                                              ; jaxa_autoStart                              ; jaxa         ;
;       |jaxa_autoStart:linkstart|                                                              ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_autoStart:linkstart                                                                                                                                                                                                                                ; jaxa_autoStart                              ; jaxa         ;
;       |jaxa_autoStart:receiveclock|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_autoStart:receiveclock                                                                                                                                                                                                                             ; jaxa_autoStart                              ; jaxa         ;
;       |jaxa_autoStart:receivefiforeadenable|                                                  ; 0.9 (0.9)            ; 1.8 (1.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_autoStart:receivefiforeadenable                                                                                                                                                                                                                    ; jaxa_autoStart                              ; jaxa         ;
;       |jaxa_autoStart:spacewiredatain|                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_autoStart:spacewiredatain                                                                                                                                                                                                                          ; jaxa_autoStart                              ; jaxa         ;
;       |jaxa_autoStart:spacewirestrobein|                                                      ; 0.5 (0.5)            ; 0.9 (0.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_autoStart:spacewirestrobein                                                                                                                                                                                                                        ; jaxa_autoStart                              ; jaxa         ;
;       |jaxa_autoStart:statisticalinformationclear|                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_autoStart:statisticalinformationclear                                                                                                                                                                                                              ; jaxa_autoStart                              ; jaxa         ;
;       |jaxa_autoStart:tickin|                                                                 ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_autoStart:tickin                                                                                                                                                                                                                                   ; jaxa_autoStart                              ; jaxa         ;
;       |jaxa_autoStart:transmitclock|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_autoStart:transmitclock                                                                                                                                                                                                                            ; jaxa_autoStart                              ; jaxa         ;
;       |jaxa_autoStart:transmitfifowriteenable|                                                ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_autoStart:transmitfifowriteenable                                                                                                                                                                                                                  ; jaxa_autoStart                              ; jaxa         ;
;       |jaxa_controlFlagsIn:controlflagsin|                                                    ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_controlFlagsIn:controlflagsin                                                                                                                                                                                                                      ; jaxa_controlFlagsIn                         ; jaxa         ;
;       |jaxa_controlFlagsOut:controlflagsout|                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_controlFlagsOut:controlflagsout                                                                                                                                                                                                                    ; jaxa_controlFlagsOut                        ; jaxa         ;
;       |jaxa_creditCount:creditcount|                                                          ; 3.0 (3.0)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_creditCount:creditcount                                                                                                                                                                                                                            ; jaxa_creditCount                            ; jaxa         ;
;       |jaxa_creditCount:outstandingcount|                                                     ; 3.0 (3.0)            ; 3.3 (3.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_creditCount:outstandingcount                                                                                                                                                                                                                       ; jaxa_creditCount                            ; jaxa         ;
;       |jaxa_creditCount:timeout|                                                              ; 2.5 (2.5)            ; 2.8 (2.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_creditCount:timeout                                                                                                                                                                                                                                ; jaxa_creditCount                            ; jaxa         ;
;       |jaxa_creditCount:transmitfifodatacount|                                                ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_creditCount:transmitfifodatacount                                                                                                                                                                                                                  ; jaxa_creditCount                            ; jaxa         ;
;       |jaxa_errorStatus:errorstatus|                                                          ; 3.0 (3.0)            ; 3.3 (3.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_errorStatus:errorstatus                                                                                                                                                                                                                            ; jaxa_errorStatus                            ; jaxa         ;
;       |jaxa_hps_0:hps_0|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_hps_0:hps_0                                                                                                                                                                                                                                        ; jaxa_hps_0                                  ; jaxa         ;
;          |jaxa_hps_0_fpga_interfaces:fpga_interfaces|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_hps_0:hps_0|jaxa_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                             ; jaxa_hps_0_fpga_interfaces                  ; jaxa         ;
;       |jaxa_linkStatus:linkstatus|                                                            ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_linkStatus:linkstatus                                                                                                                                                                                                                              ; jaxa_linkStatus                             ; jaxa         ;
;       |jaxa_mm_interconnect_0:mm_interconnect_0|                                              ; 3579.7 (0.0)         ; 3823.6 (0.0)                     ; 255.0 (0.0)                                       ; 11.0 (0.0)                       ; 0.0 (0.0)            ; 6078 (0)            ; 4687 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                ; jaxa_mm_interconnect_0                      ; jaxa         ;
;          |altera_avalon_sc_fifo:autostart_s1_agent_rdata_fifo|                                ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:autostart_s1_agent_rdata_fifo                                                                                                                                                            ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:autostart_s1_agent_rsp_fifo|                                  ; 19.0 (19.0)          ; 20.7 (20.7)                      ; 2.0 (2.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 25 (25)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:autostart_s1_agent_rsp_fifo                                                                                                                                                              ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:controlflagsin_s1_agent_rdata_fifo|                           ; 3.7 (3.7)            ; 3.8 (3.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:controlflagsin_s1_agent_rdata_fifo                                                                                                                                                       ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:controlflagsin_s1_agent_rsp_fifo|                             ; 19.1 (19.1)          ; 18.4 (18.4)                      ; 0.2 (0.2)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 25 (25)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:controlflagsin_s1_agent_rsp_fifo                                                                                                                                                         ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:controlflagsout_s1_agent_rdata_fifo|                          ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:controlflagsout_s1_agent_rdata_fifo                                                                                                                                                      ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:controlflagsout_s1_agent_rsp_fifo|                            ; 15.5 (15.5)          ; 17.8 (17.8)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:controlflagsout_s1_agent_rsp_fifo                                                                                                                                                        ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:creditcount_s1_agent_rdata_fifo|                              ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:creditcount_s1_agent_rdata_fifo                                                                                                                                                          ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:creditcount_s1_agent_rsp_fifo|                                ; 16.3 (16.3)          ; 16.8 (16.8)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:creditcount_s1_agent_rsp_fifo                                                                                                                                                            ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:errorstatus_s1_agent_rdata_fifo|                              ; 6.5 (6.5)            ; 7.0 (7.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:errorstatus_s1_agent_rdata_fifo                                                                                                                                                          ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:errorstatus_s1_agent_rsp_fifo|                                ; 13.1 (13.1)          ; 19.3 (19.3)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:errorstatus_s1_agent_rsp_fifo                                                                                                                                                            ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:linkdisable_s1_agent_rdata_fifo|                              ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkdisable_s1_agent_rdata_fifo                                                                                                                                                          ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:linkdisable_s1_agent_rsp_fifo|                                ; 18.6 (18.6)          ; 21.0 (21.0)                      ; 3.1 (3.1)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 25 (25)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkdisable_s1_agent_rsp_fifo                                                                                                                                                            ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:linkstart_s1_agent_rdata_fifo|                                ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstart_s1_agent_rdata_fifo                                                                                                                                                            ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:linkstart_s1_agent_rsp_fifo|                                  ; 20.0 (20.0)          ; 21.9 (21.9)                      ; 2.1 (2.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 25 (25)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstart_s1_agent_rsp_fifo                                                                                                                                                              ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:linkstatus_s1_agent_rdata_fifo|                               ; 11.3 (11.3)          ; 11.4 (11.4)                      ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 17 (17)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstatus_s1_agent_rdata_fifo                                                                                                                                                           ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:linkstatus_s1_agent_rsp_fifo|                                 ; 16.0 (16.0)          ; 17.3 (17.3)                      ; 1.4 (1.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstatus_s1_agent_rsp_fifo                                                                                                                                                             ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:outstandingcount_s1_agent_rdata_fifo|                         ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outstandingcount_s1_agent_rdata_fifo                                                                                                                                                     ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:outstandingcount_s1_agent_rsp_fifo|                           ; 12.9 (12.9)          ; 21.2 (21.2)                      ; 8.2 (8.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outstandingcount_s1_agent_rsp_fifo                                                                                                                                                       ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:receiveactivity_s1_agent_rdata_fifo|                          ; 2.8 (2.8)            ; 3.2 (3.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receiveactivity_s1_agent_rdata_fifo                                                                                                                                                      ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:receiveactivity_s1_agent_rsp_fifo|                            ; 16.6 (16.6)          ; 16.3 (16.3)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 24 (24)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receiveactivity_s1_agent_rsp_fifo                                                                                                                                                        ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:receiveclock_s1_agent_rdata_fifo|                             ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receiveclock_s1_agent_rdata_fifo                                                                                                                                                         ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:receiveclock_s1_agent_rsp_fifo|                               ; 19.7 (19.7)          ; 18.9 (18.9)                      ; 0.0 (0.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 25 (25)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receiveclock_s1_agent_rsp_fifo                                                                                                                                                           ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:receivefifodatacount_s1_agent_rdata_fifo|                     ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifodatacount_s1_agent_rdata_fifo                                                                                                                                                 ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:receivefifodatacount_s1_agent_rsp_fifo|                       ; 16.2 (16.2)          ; 17.6 (17.6)                      ; 1.6 (1.6)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 24 (24)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifodatacount_s1_agent_rsp_fifo                                                                                                                                                   ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:receivefifodataout_s1_agent_rdata_fifo|                       ; 8.7 (8.7)            ; 9.1 (9.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifodataout_s1_agent_rdata_fifo                                                                                                                                                   ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:receivefifodataout_s1_agent_rsp_fifo|                         ; 12.8 (12.8)          ; 19.2 (19.2)                      ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifodataout_s1_agent_rsp_fifo                                                                                                                                                     ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:receivefifoempty_s1_agent_rdata_fifo|                         ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifoempty_s1_agent_rdata_fifo                                                                                                                                                     ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:receivefifoempty_s1_agent_rsp_fifo|                           ; 16.2 (16.2)          ; 16.2 (16.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifoempty_s1_agent_rsp_fifo                                                                                                                                                       ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:receivefifofull_s1_agent_rdata_fifo|                          ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifofull_s1_agent_rdata_fifo                                                                                                                                                      ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:receivefifofull_s1_agent_rsp_fifo|                            ; 13.1 (13.1)          ; 17.9 (17.9)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifofull_s1_agent_rsp_fifo                                                                                                                                                        ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:receivefiforeadenable_s1_agent_rdata_fifo|                    ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefiforeadenable_s1_agent_rdata_fifo                                                                                                                                                ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:receivefiforeadenable_s1_agent_rsp_fifo|                      ; 19.1 (19.1)          ; 21.6 (21.6)                      ; 2.9 (2.9)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 25 (25)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefiforeadenable_s1_agent_rsp_fifo                                                                                                                                                  ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:spacewiredatain_s1_agent_rdata_fifo|                          ; 2.2 (2.2)            ; 2.8 (2.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewiredatain_s1_agent_rdata_fifo                                                                                                                                                      ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:spacewiredatain_s1_agent_rsp_fifo|                            ; 19.3 (19.3)          ; 21.2 (21.2)                      ; 1.9 (1.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 25 (25)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewiredatain_s1_agent_rsp_fifo                                                                                                                                                        ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:spacewiredataout_s1_agent_rdata_fifo|                         ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewiredataout_s1_agent_rdata_fifo                                                                                                                                                     ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:spacewiredataout_s1_agent_rsp_fifo|                           ; 13.3 (13.3)          ; 18.4 (18.4)                      ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewiredataout_s1_agent_rsp_fifo                                                                                                                                                       ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:spacewirestrobein_s1_agent_rdata_fifo|                        ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewirestrobein_s1_agent_rdata_fifo                                                                                                                                                    ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:spacewirestrobein_s1_agent_rsp_fifo|                          ; 18.4 (18.4)          ; 19.8 (19.8)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewirestrobein_s1_agent_rsp_fifo                                                                                                                                                      ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:spacewirestrobeout_s1_agent_rdata_fifo|                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewirestrobeout_s1_agent_rdata_fifo                                                                                                                                                   ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:spacewirestrobeout_s1_agent_rsp_fifo|                         ; 13.4 (13.4)          ; 19.1 (19.1)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewirestrobeout_s1_agent_rsp_fifo                                                                                                                                                     ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:statisticalinformation_0_s1_agent_rdata_fifo|                 ; 25.5 (25.5)          ; 27.9 (27.9)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:statisticalinformation_0_s1_agent_rdata_fifo                                                                                                                                             ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:statisticalinformation_0_s1_agent_rsp_fifo|                   ; 17.0 (17.0)          ; 18.4 (18.4)                      ; 2.1 (2.1)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 24 (24)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:statisticalinformation_0_s1_agent_rsp_fifo                                                                                                                                               ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:statisticalinformation_1_s1_agent_rdata_fifo|                 ; 8.2 (8.2)            ; 8.2 (8.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:statisticalinformation_1_s1_agent_rdata_fifo                                                                                                                                             ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:statisticalinformation_1_s1_agent_rsp_fifo|                   ; 18.5 (18.5)          ; 20.4 (20.4)                      ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 25 (25)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:statisticalinformation_1_s1_agent_rsp_fifo                                                                                                                                               ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:statisticalinformationclear_s1_agent_rdata_fifo|              ; 2.3 (2.3)            ; 3.2 (3.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:statisticalinformationclear_s1_agent_rdata_fifo                                                                                                                                          ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:statisticalinformationclear_s1_agent_rsp_fifo|                ; 19.0 (19.0)          ; 21.2 (21.2)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:statisticalinformationclear_s1_agent_rsp_fifo                                                                                                                                            ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:tickin_s1_agent_rdata_fifo|                                   ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tickin_s1_agent_rdata_fifo                                                                                                                                                               ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:tickin_s1_agent_rsp_fifo|                                     ; 19.3 (19.3)          ; 19.8 (19.8)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tickin_s1_agent_rsp_fifo                                                                                                                                                                 ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:tickout_s1_agent_rdata_fifo|                                  ; 2.5 (2.5)            ; 2.6 (2.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tickout_s1_agent_rdata_fifo                                                                                                                                                              ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:tickout_s1_agent_rsp_fifo|                                    ; 13.1 (13.1)          ; 19.6 (19.6)                      ; 6.5 (6.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tickout_s1_agent_rsp_fifo                                                                                                                                                                ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:timein_s1_agent_rdata_fifo|                                   ; 6.2 (6.2)            ; 6.3 (6.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timein_s1_agent_rdata_fifo                                                                                                                                                               ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:timein_s1_agent_rsp_fifo|                                     ; 15.2 (15.2)          ; 21.5 (21.5)                      ; 6.5 (6.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 25 (25)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timein_s1_agent_rsp_fifo                                                                                                                                                                 ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:timeout_s1_agent_rdata_fifo|                                  ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timeout_s1_agent_rdata_fifo                                                                                                                                                              ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:timeout_s1_agent_rsp_fifo|                                    ; 19.7 (19.7)          ; 19.7 (19.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timeout_s1_agent_rsp_fifo                                                                                                                                                                ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:transmitactivity_s1_agent_rdata_fifo|                         ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitactivity_s1_agent_rdata_fifo                                                                                                                                                     ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:transmitactivity_s1_agent_rsp_fifo|                           ; 16.1 (16.1)          ; 17.8 (17.8)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitactivity_s1_agent_rsp_fifo                                                                                                                                                       ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:transmitclock_s1_agent_rdata_fifo|                            ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitclock_s1_agent_rdata_fifo                                                                                                                                                        ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:transmitclock_s1_agent_rsp_fifo|                              ; 18.0 (18.0)          ; 19.2 (19.2)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitclock_s1_agent_rsp_fifo                                                                                                                                                          ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:transmitclockdividevalue_s1_agent_rdata_fifo|                 ; 7.1 (7.1)            ; 7.1 (7.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitclockdividevalue_s1_agent_rdata_fifo                                                                                                                                             ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:transmitclockdividevalue_s1_agent_rsp_fifo|                   ; 18.8 (18.8)          ; 18.8 (18.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitclockdividevalue_s1_agent_rsp_fifo                                                                                                                                               ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:transmitfifodatacount_s1_agent_rdata_fifo|                    ; 6.4 (6.4)            ; 6.4 (6.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifodatacount_s1_agent_rdata_fifo                                                                                                                                                ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:transmitfifodatacount_s1_agent_rsp_fifo|                      ; 16.1 (16.1)          ; 17.4 (17.4)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifodatacount_s1_agent_rsp_fifo                                                                                                                                                  ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:transmitfifodatain_s1_agent_rdata_fifo|                       ; 8.7 (8.7)            ; 8.7 (8.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifodatain_s1_agent_rdata_fifo                                                                                                                                                   ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:transmitfifodatain_s1_agent_rsp_fifo|                         ; 19.0 (19.0)          ; 20.6 (20.6)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifodatain_s1_agent_rsp_fifo                                                                                                                                                     ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:transmitfifofull_s1_agent_rdata_fifo|                         ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifofull_s1_agent_rdata_fifo                                                                                                                                                     ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:transmitfifofull_s1_agent_rsp_fifo|                           ; 14.1 (14.1)          ; 20.2 (20.2)                      ; 6.1 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifofull_s1_agent_rsp_fifo                                                                                                                                                       ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:transmitfifowriteenable_s1_agent_rdata_fifo|                  ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifowriteenable_s1_agent_rdata_fifo                                                                                                                                              ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_avalon_sc_fifo:transmitfifowriteenable_s1_agent_rsp_fifo|                    ; 17.0 (17.0)          ; 20.9 (20.9)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifowriteenable_s1_agent_rsp_fifo                                                                                                                                                ; altera_avalon_sc_fifo                       ; jaxa         ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                             ; 75.2 (28.3)          ; 78.7 (28.7)                      ; 3.6 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 130 (55)            ; 58 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                         ; altera_merlin_axi_master_ni                 ; jaxa         ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 46.8 (46.8)          ; 50.1 (50.1)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                   ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:autostart_s1_burst_adapter|                             ; 47.1 (0.0)           ; 49.5 (0.0)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (0)              ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter                                                                                                                                                         ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 47.1 (46.8)          ; 49.5 (49.3)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (66)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                         ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                   ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:controlflagsin_s1_burst_adapter|                        ; 44.6 (0.0)           ; 45.8 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:controlflagsin_s1_burst_adapter                                                                                                                                                    ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 44.6 (44.2)          ; 45.8 (45.4)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (61)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:controlflagsin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                    ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:controlflagsin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size              ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:controlflagsout_s1_burst_adapter|                       ; 38.0 (0.0)           ; 38.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 52 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:controlflagsout_s1_burst_adapter                                                                                                                                                   ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 38.0 (37.0)          ; 38.0 (37.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (52)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:controlflagsout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                   ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:controlflagsout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size             ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:creditcount_s1_burst_adapter|                           ; 36.0 (0.0)           ; 39.0 (0.0)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:creditcount_s1_burst_adapter                                                                                                                                                       ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 36.0 (35.0)          ; 39.0 (38.0)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (52)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:creditcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                       ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:creditcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                 ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:errorstatus_s1_burst_adapter|                           ; 37.2 (0.0)           ; 39.3 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:errorstatus_s1_burst_adapter                                                                                                                                                       ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 37.2 (35.9)          ; 39.3 (37.9)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (53)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:errorstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                       ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:errorstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                 ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:linkdisable_s1_burst_adapter|                           ; 48.9 (0.0)           ; 48.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkdisable_s1_burst_adapter                                                                                                                                                       ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 48.9 (48.6)          ; 48.9 (48.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (65)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkdisable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                       ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkdisable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                 ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:linkstart_s1_burst_adapter|                             ; 45.5 (0.0)           ; 49.3 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstart_s1_burst_adapter                                                                                                                                                         ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 45.5 (45.2)          ; 49.3 (49.1)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (65)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                         ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                   ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:linkstatus_s1_burst_adapter|                            ; 37.1 (0.0)           ; 38.4 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 58 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstatus_s1_burst_adapter                                                                                                                                                        ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 37.1 (35.8)          ; 38.4 (37.1)                      ; 1.3 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (53)             ; 58 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                        ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                  ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:outstandingcount_s1_burst_adapter|                      ; 37.5 (0.0)           ; 39.8 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (0)              ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:outstandingcount_s1_burst_adapter                                                                                                                                                  ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 37.5 (36.2)          ; 39.8 (38.8)                      ; 2.3 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (54)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:outstandingcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                  ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:outstandingcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size            ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:receiveactivity_s1_burst_adapter|                       ; 36.8 (0.0)           ; 41.7 (0.0)                       ; 4.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receiveactivity_s1_burst_adapter                                                                                                                                                   ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 36.8 (35.8)          ; 41.7 (40.4)                      ; 4.9 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (52)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receiveactivity_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                   ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receiveactivity_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size             ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:receiveclock_s1_burst_adapter|                          ; 45.7 (0.0)           ; 47.5 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receiveclock_s1_burst_adapter                                                                                                                                                      ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 45.7 (45.4)          ; 47.5 (47.3)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (63)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receiveclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                      ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receiveclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:receivefifodatacount_s1_burst_adapter|                  ; 36.9 (0.0)           ; 39.6 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodatacount_s1_burst_adapter                                                                                                                                              ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 36.9 (35.9)          ; 39.6 (38.3)                      ; 2.7 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (52)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodatacount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                              ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodatacount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size        ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:receivefifodataout_s1_burst_adapter|                    ; 37.1 (0.0)           ; 39.0 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 58 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodataout_s1_burst_adapter                                                                                                                                                ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 37.1 (35.8)          ; 39.0 (38.0)                      ; 1.9 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (50)             ; 58 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodataout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodataout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size          ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:receivefifoempty_s1_burst_adapter|                      ; 37.8 (0.0)           ; 40.0 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifoempty_s1_burst_adapter                                                                                                                                                  ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 37.8 (36.5)          ; 40.0 (39.0)                      ; 2.2 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (54)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifoempty_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                  ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifoempty_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size            ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:receivefifofull_s1_burst_adapter|                       ; 37.3 (0.0)           ; 40.6 (0.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (0)              ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifofull_s1_burst_adapter                                                                                                                                                   ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 37.3 (36.0)          ; 40.6 (39.3)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (54)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifofull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                   ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifofull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size             ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:receivefiforeadenable_s1_burst_adapter|                 ; 47.7 (0.0)           ; 48.3 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefiforeadenable_s1_burst_adapter                                                                                                                                             ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 47.7 (47.5)          ; 48.3 (48.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (67)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefiforeadenable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                             ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefiforeadenable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size       ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:spacewiredatain_s1_burst_adapter|                       ; 46.8 (0.0)           ; 49.5 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredatain_s1_burst_adapter                                                                                                                                                   ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 46.8 (46.6)          ; 49.5 (49.2)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (65)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                   ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size             ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:spacewiredataout_s1_burst_adapter|                      ; 23.8 (0.0)           ; 24.3 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredataout_s1_burst_adapter                                                                                                                                                  ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 23.8 (23.8)          ; 24.3 (24.3)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredataout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                  ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;          |altera_merlin_burst_adapter:spacewirestrobein_s1_burst_adapter|                     ; 44.2 (0.0)           ; 46.7 (0.0)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewirestrobein_s1_burst_adapter                                                                                                                                                 ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 44.2 (44.2)          ; 46.7 (46.7)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (63)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewirestrobein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                 ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewirestrobein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size           ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:spacewirestrobeout_s1_burst_adapter|                    ; 24.9 (0.0)           ; 25.6 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewirestrobeout_s1_burst_adapter                                                                                                                                                ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 24.9 (24.9)          ; 25.6 (25.6)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewirestrobeout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;          |altera_merlin_burst_adapter:statisticalinformation_0_s1_burst_adapter|              ; 36.2 (0.0)           ; 37.3 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformation_0_s1_burst_adapter                                                                                                                                          ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 36.2 (35.6)          ; 37.3 (36.8)                      ; 1.1 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (52)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformation_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                          ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformation_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size    ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:statisticalinformation_1_s1_burst_adapter|              ; 48.2 (0.0)           ; 49.1 (0.0)                       ; 1.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformation_1_s1_burst_adapter                                                                                                                                          ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 48.2 (48.2)          ; 49.1 (49.1)                      ; 1.0 (1.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 66 (65)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformation_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                          ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformation_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size    ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:statisticalinformationclear_s1_burst_adapter|           ; 48.0 (0.0)           ; 49.2 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformationclear_s1_burst_adapter                                                                                                                                       ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 48.0 (47.7)          ; 49.2 (48.9)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (65)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformationclear_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                       ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformationclear_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:tickin_s1_burst_adapter|                                ; 44.7 (0.0)           ; 46.9 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tickin_s1_burst_adapter                                                                                                                                                            ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 44.7 (44.5)          ; 46.9 (46.7)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (63)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tickin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                            ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tickin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                      ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:tickout_s1_burst_adapter|                               ; 37.4 (0.0)           ; 39.0 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 52 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tickout_s1_burst_adapter                                                                                                                                                           ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 37.4 (36.1)          ; 39.0 (38.0)                      ; 1.6 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (52)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tickout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                           ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tickout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                     ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:timein_s1_burst_adapter|                                ; 47.5 (0.0)           ; 48.7 (0.0)                       ; 1.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timein_s1_burst_adapter                                                                                                                                                            ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 47.5 (47.3)          ; 48.7 (48.5)                      ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 64 (63)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                            ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                      ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:timeout_s1_burst_adapter|                               ; 48.8 (0.0)           ; 52.1 (0.0)                       ; 3.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timeout_s1_burst_adapter                                                                                                                                                           ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 48.8 (48.6)          ; 52.1 (51.8)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (68)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timeout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                           ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timeout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                     ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:transmitactivity_s1_burst_adapter|                      ; 37.6 (0.0)           ; 40.9 (0.0)                       ; 3.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 56 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitactivity_s1_burst_adapter                                                                                                                                                  ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 37.6 (36.3)          ; 40.9 (39.7)                      ; 3.3 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (53)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitactivity_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                  ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitactivity_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size            ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:transmitclock_s1_burst_adapter|                         ; 45.7 (0.0)           ; 48.7 (0.0)                       ; 2.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclock_s1_burst_adapter                                                                                                                                                     ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 45.7 (45.4)          ; 48.7 (48.3)                      ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (64)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                     ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size               ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:transmitclockdividevalue_s1_burst_adapter|              ; 47.3 (0.0)           ; 51.1 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclockdividevalue_s1_burst_adapter                                                                                                                                          ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 47.3 (47.1)          ; 51.1 (50.8)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (63)             ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclockdividevalue_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                          ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclockdividevalue_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size    ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:transmitfifodatacount_s1_burst_adapter|                 ; 39.3 (0.0)           ; 40.8 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 56 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatacount_s1_burst_adapter                                                                                                                                             ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 39.3 (38.3)          ; 40.8 (40.3)                      ; 1.5 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (53)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatacount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                             ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatacount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size       ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:transmitfifodatain_s1_burst_adapter|                    ; 47.5 (0.0)           ; 49.9 (0.0)                       ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatain_s1_burst_adapter                                                                                                                                                ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 47.5 (47.5)          ; 49.9 (49.7)                      ; 2.4 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (63)             ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.0 (0.0)            ; 0.2 (0.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size          ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:transmitfifofull_s1_burst_adapter|                      ; 37.2 (0.0)           ; 38.6 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifofull_s1_burst_adapter                                                                                                                                                  ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 37.2 (35.8)          ; 38.6 (37.2)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (53)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifofull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                  ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifofull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size            ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_burst_adapter:transmitfifowriteenable_s1_burst_adapter|               ; 43.9 (0.0)           ; 45.7 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifowriteenable_s1_burst_adapter                                                                                                                                           ; altera_merlin_burst_adapter                 ; jaxa         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 43.9 (43.9)          ; 45.7 (45.7)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (65)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifowriteenable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                           ; altera_merlin_burst_adapter_13_1            ; jaxa         ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifowriteenable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size     ; altera_merlin_address_alignment             ; jaxa         ;
;          |altera_merlin_slave_agent:autostart_s1_agent|                                       ; 14.5 (4.8)           ; 14.5 (5.2)                       ; 0.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:autostart_s1_agent                                                                                                                                                                   ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.3 (9.3)            ; 9.3 (9.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:autostart_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                     ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:controlflagsin_s1_agent|                                  ; 15.2 (4.8)           ; 16.0 (5.3)                       ; 0.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (9)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:controlflagsin_s1_agent                                                                                                                                                              ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.3 (10.3)          ; 10.7 (10.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:controlflagsin_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:controlflagsout_s1_agent|                                 ; 12.3 (2.2)           ; 12.7 (2.2)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (4)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:controlflagsout_s1_agent                                                                                                                                                             ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.2 (10.2)          ; 10.5 (10.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:controlflagsout_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                               ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:creditcount_s1_agent|                                     ; 11.7 (2.0)           ; 11.7 (2.2)                       ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (4)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:creditcount_s1_agent                                                                                                                                                                 ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:creditcount_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                   ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:errorstatus_s1_agent|                                     ; 10.8 (1.4)           ; 11.1 (1.4)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:errorstatus_s1_agent                                                                                                                                                                 ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.3 (9.3)            ; 9.7 (9.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:errorstatus_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                   ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:linkdisable_s1_agent|                                     ; 15.1 (5.2)           ; 15.1 (5.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (9)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:linkdisable_s1_agent                                                                                                                                                                 ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:linkdisable_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                   ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:linkstart_s1_agent|                                       ; 14.8 (4.8)           ; 16.8 (5.5)                       ; 2.0 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:linkstart_s1_agent                                                                                                                                                                   ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.0 (10.0)          ; 11.3 (11.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:linkstart_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                     ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:linkstatus_s1_agent|                                      ; 11.6 (2.2)           ; 11.8 (2.2)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:linkstatus_s1_agent                                                                                                                                                                  ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.4 (9.4)            ; 9.6 (9.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:linkstatus_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                    ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:outstandingcount_s1_agent|                                ; 11.8 (1.5)           ; 12.0 (1.5)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:outstandingcount_s1_agent                                                                                                                                                            ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.2 (10.2)          ; 10.5 (10.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:outstandingcount_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                              ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:receiveactivity_s1_agent|                                 ; 11.5 (2.2)           ; 11.5 (2.5)                       ; 0.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (4)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:receiveactivity_s1_agent                                                                                                                                                             ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:receiveactivity_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                               ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:receiveclock_s1_agent|                                    ; 14.8 (5.0)           ; 15.8 (6.1)                       ; 1.0 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (9)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:receiveclock_s1_agent                                                                                                                                                                ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:receiveclock_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                  ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:receivefifodatacount_s1_agent|                            ; 11.0 (2.0)           ; 11.0 (2.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (4)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:receivefifodatacount_s1_agent                                                                                                                                                        ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:receivefifodatacount_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                          ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:receivefifodataout_s1_agent|                              ; 11.4 (2.2)           ; 11.4 (2.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (4)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:receivefifodataout_s1_agent                                                                                                                                                          ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.2 (9.2)            ; 9.2 (9.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:receivefifodataout_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                            ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:receivefifoempty_s1_agent|                                ; 11.6 (1.7)           ; 11.6 (2.0)                       ; 0.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:receivefifoempty_s1_agent                                                                                                                                                            ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.6 (9.6)            ; 9.6 (9.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:receivefifoempty_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                              ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:receivefifofull_s1_agent|                                 ; 11.9 (1.7)           ; 11.9 (2.2)                       ; 0.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:receivefifofull_s1_agent                                                                                                                                                             ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:receivefifofull_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                               ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:receivefiforeadenable_s1_agent|                           ; 15.1 (4.8)           ; 15.1 (5.4)                       ; 0.0 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:receivefiforeadenable_s1_agent                                                                                                                                                       ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:receivefiforeadenable_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                         ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:spacewiredatain_s1_agent|                                 ; 15.0 (5.0)           ; 17.3 (5.3)                       ; 2.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spacewiredatain_s1_agent                                                                                                                                                             ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.0 (10.0)          ; 12.0 (12.0)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spacewiredatain_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                               ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:spacewiredataout_s1_agent|                                ; 11.6 (1.7)           ; 12.0 (2.2)                       ; 0.4 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spacewiredataout_s1_agent                                                                                                                                                            ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spacewiredataout_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                              ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:spacewirestrobein_s1_agent|                               ; 15.2 (5.7)           ; 15.5 (6.1)                       ; 0.3 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (9)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spacewirestrobein_s1_agent                                                                                                                                                           ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.4 (9.4)            ; 9.4 (9.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spacewirestrobein_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                             ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:spacewirestrobeout_s1_agent|                              ; 11.3 (1.7)           ; 11.3 (2.0)                       ; 0.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spacewirestrobeout_s1_agent                                                                                                                                                          ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.3 (9.3)            ; 9.3 (9.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spacewirestrobeout_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                            ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:statisticalinformation_0_s1_agent|                        ; 12.3 (2.0)           ; 12.8 (2.3)                       ; 0.4 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (4)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:statisticalinformation_0_s1_agent                                                                                                                                                    ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.3 (10.3)          ; 10.4 (10.4)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:statisticalinformation_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                      ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:statisticalinformation_1_s1_agent|                        ; 13.4 (4.6)           ; 14.2 (4.6)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:statisticalinformation_1_s1_agent                                                                                                                                                    ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 8.7 (8.7)            ; 9.7 (9.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:statisticalinformation_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                      ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:statisticalinformationclear_s1_agent|                     ; 15.3 (5.1)           ; 15.3 (5.7)                       ; 0.0 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:statisticalinformationclear_s1_agent                                                                                                                                                 ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:statisticalinformationclear_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                   ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:tickin_s1_agent|                                          ; 14.7 (4.8)           ; 15.2 (5.7)                       ; 0.5 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tickin_s1_agent                                                                                                                                                                      ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tickin_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                        ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:tickout_s1_agent|                                         ; 11.6 (2.2)           ; 11.6 (2.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (4)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tickout_s1_agent                                                                                                                                                                     ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.4 (9.4)            ; 9.4 (9.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tickout_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                       ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:timein_s1_agent|                                          ; 14.9 (4.9)           ; 15.0 (5.4)                       ; 0.1 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timein_s1_agent                                                                                                                                                                      ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.6 (9.6)            ; 9.6 (9.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timein_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                        ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:timeout_s1_agent|                                         ; 14.1 (4.9)           ; 14.2 (5.2)                       ; 0.1 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timeout_s1_agent                                                                                                                                                                     ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timeout_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                       ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:transmitactivity_s1_agent|                                ; 11.2 (1.5)           ; 11.2 (1.8)                       ; 0.1 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitactivity_s1_agent                                                                                                                                                            ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitactivity_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                              ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:transmitclock_s1_agent|                                   ; 14.2 (4.4)           ; 14.8 (5.6)                       ; 0.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (9)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitclock_s1_agent                                                                                                                                                               ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.2 (9.2)            ; 9.2 (9.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitclock_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                 ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:transmitclockdividevalue_s1_agent|                        ; 15.2 (4.7)           ; 15.7 (5.3)                       ; 0.5 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitclockdividevalue_s1_agent                                                                                                                                                    ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitclockdividevalue_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                      ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:transmitfifodatacount_s1_agent|                           ; 10.9 (1.8)           ; 10.9 (2.2)                       ; 0.0 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (5)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitfifodatacount_s1_agent                                                                                                                                                       ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitfifodatacount_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                         ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:transmitfifodatain_s1_agent|                              ; 14.3 (4.5)           ; 14.3 (5.1)                       ; 0.0 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitfifodatain_s1_agent                                                                                                                                                          ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.2 (9.2)            ; 9.2 (9.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitfifodatain_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                            ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:transmitfifofull_s1_agent|                                ; 11.1 (1.8)           ; 11.1 (1.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitfifofull_s1_agent                                                                                                                                                            ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.2 (9.2)            ; 9.2 (9.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitfifofull_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                              ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_agent:transmitfifowriteenable_s1_agent|                         ; 14.0 (4.7)           ; 15.0 (6.0)                       ; 1.0 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitfifowriteenable_s1_agent                                                                                                                                                     ; altera_merlin_slave_agent                   ; jaxa         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitfifowriteenable_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                       ; altera_merlin_burst_uncompressor            ; jaxa         ;
;          |altera_merlin_slave_translator:autostart_s1_translator|                             ; 2.7 (2.7)            ; 3.7 (3.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:autostart_s1_translator                                                                                                                                                         ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:controlflagsin_s1_translator|                        ; 3.0 (3.0)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:controlflagsin_s1_translator                                                                                                                                                    ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:controlflagsout_s1_translator|                       ; 1.2 (1.2)            ; 2.9 (2.9)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:controlflagsout_s1_translator                                                                                                                                                   ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:creditcount_s1_translator|                           ; 0.8 (0.8)            ; 3.2 (3.2)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:creditcount_s1_translator                                                                                                                                                       ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:errorstatus_s1_translator|                           ; 1.2 (1.2)            ; 3.4 (3.4)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:errorstatus_s1_translator                                                                                                                                                       ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:linkdisable_s1_translator|                           ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:linkdisable_s1_translator                                                                                                                                                       ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:linkstart_s1_translator|                             ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:linkstart_s1_translator                                                                                                                                                         ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:linkstatus_s1_translator|                            ; 2.8 (2.8)            ; 5.2 (5.2)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:linkstatus_s1_translator                                                                                                                                                        ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:outstandingcount_s1_translator|                      ; 1.2 (1.2)            ; 3.1 (3.1)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:outstandingcount_s1_translator                                                                                                                                                  ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:receiveactivity_s1_translator|                       ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:receiveactivity_s1_translator                                                                                                                                                   ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:receiveclock_s1_translator|                          ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:receiveclock_s1_translator                                                                                                                                                      ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:receivefifodatacount_s1_translator|                  ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:receivefifodatacount_s1_translator                                                                                                                                              ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:receivefifodataout_s1_translator|                    ; 3.7 (3.7)            ; 4.1 (4.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:receivefifodataout_s1_translator                                                                                                                                                ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:receivefifoempty_s1_translator|                      ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:receivefifoempty_s1_translator                                                                                                                                                  ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:receivefifofull_s1_translator|                       ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:receivefifofull_s1_translator                                                                                                                                                   ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:receivefiforeadenable_s1_translator|                 ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:receivefiforeadenable_s1_translator                                                                                                                                             ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:spacewiredatain_s1_translator|                       ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spacewiredatain_s1_translator                                                                                                                                                   ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:spacewiredataout_s1_translator|                      ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spacewiredataout_s1_translator                                                                                                                                                  ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:spacewirestrobein_s1_translator|                     ; 3.0 (3.0)            ; 3.1 (3.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spacewirestrobein_s1_translator                                                                                                                                                 ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:spacewirestrobeout_s1_translator|                    ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spacewirestrobeout_s1_translator                                                                                                                                                ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:statisticalinformation_0_s1_translator|              ; 8.4 (8.4)            ; 12.1 (12.1)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:statisticalinformation_0_s1_translator                                                                                                                                          ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:statisticalinformation_1_s1_translator|              ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:statisticalinformation_1_s1_translator                                                                                                                                          ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:statisticalinformationclear_s1_translator|           ; 2.7 (2.7)            ; 2.9 (2.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:statisticalinformationclear_s1_translator                                                                                                                                       ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:tickin_s1_translator|                                ; 2.8 (2.8)            ; 3.2 (3.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tickin_s1_translator                                                                                                                                                            ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:tickout_s1_translator|                               ; 1.6 (1.6)            ; 2.0 (2.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tickout_s1_translator                                                                                                                                                           ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:timein_s1_translator|                                ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timein_s1_translator                                                                                                                                                            ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:timeout_s1_translator|                               ; 1.7 (1.7)            ; 4.1 (4.1)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timeout_s1_translator                                                                                                                                                           ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:transmitactivity_s1_translator|                      ; 1.7 (1.7)            ; 1.9 (1.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmitactivity_s1_translator                                                                                                                                                  ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:transmitclock_s1_translator|                         ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmitclock_s1_translator                                                                                                                                                     ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:transmitclockdividevalue_s1_translator|              ; 4.1 (4.1)            ; 4.5 (4.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmitclockdividevalue_s1_translator                                                                                                                                          ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:transmitfifodatacount_s1_translator|                 ; 1.7 (1.7)            ; 4.1 (4.1)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmitfifodatacount_s1_translator                                                                                                                                             ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:transmitfifodatain_s1_translator|                    ; 4.8 (4.8)            ; 5.3 (5.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmitfifodatain_s1_translator                                                                                                                                                ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:transmitfifofull_s1_translator|                      ; 1.8 (1.8)            ; 1.9 (1.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmitfifofull_s1_translator                                                                                                                                                  ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_slave_translator:transmitfifowriteenable_s1_translator|               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmitfifowriteenable_s1_translator                                                                                                                                           ; altera_merlin_slave_translator              ; jaxa         ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|                      ; 20.3 (20.3)          ; 22.4 (22.4)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter                                                                                                                                                  ; altera_merlin_traffic_limiter               ; jaxa         ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|                      ; 15.1 (15.1)          ; 15.1 (15.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter                                                                                                                                                  ; altera_merlin_traffic_limiter               ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_demux:cmd_demux|                                         ; 32.5 (32.5)          ; 34.2 (34.2)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_demux            ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_demux:cmd_demux_001|                                     ; 45.2 (45.2)          ; 49.7 (49.7)                      ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (70)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                 ; jaxa_mm_interconnect_0_cmd_demux            ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux|                                             ; 12.1 (9.1)           ; 12.2 (9.2)                       ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (29)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                         ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                            ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_001|                                         ; 10.9 (8.9)           ; 11.8 (10.0)                      ; 0.9 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (29)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_002|                                         ; 12.5 (9.0)           ; 12.5 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (29)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_003|                                         ; 9.2 (7.8)            ; 10.3 (8.7)                       ; 1.2 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_004|                                         ; 9.6 (7.7)            ; 9.6 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_005|                                         ; 9.0 (7.8)            ; 9.7 (8.3)                        ; 0.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_006|                                         ; 8.8 (7.5)            ; 9.8 (8.2)                        ; 1.0 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_007|                                         ; 13.4 (10.1)          ; 14.0 (10.7)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (30)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_008|                                         ; 9.0 (7.7)            ; 9.0 (8.0)                        ; 0.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 4 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_009|                                         ; 10.8 (8.4)           ; 12.1 (10.1)                      ; 1.3 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (29)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_010|                                         ; 12.4 (10.2)          ; 14.6 (12.2)                      ; 2.2 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (37)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_011|                                         ; 8.9 (7.6)            ; 10.1 (8.5)                       ; 1.2 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (23)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.3 (1.3)            ; 1.6 (1.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_012|                                         ; 11.4 (9.1)           ; 12.1 (9.7)                       ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (29)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_013|                                         ; 11.6 (9.7)           ; 12.5 (10.5)                      ; 1.0 (0.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 38 (34)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.9 (1.9)            ; 2.0 (2.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_014|                                         ; 8.6 (7.6)            ; 8.9 (7.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_015|                                         ; 11.8 (8.8)           ; 12.7 (9.7)                       ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (29)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_016|                                         ; 8.0 (7.3)            ; 9.8 (8.6)                        ; 1.8 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_016                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_017|                                         ; 13.3 (11.6)          ; 13.3 (11.5)                      ; 0.2 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 40 (36)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_017                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_018|                                         ; 10.4 (8.1)           ; 12.1 (9.8)                       ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (28)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_018                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_019|                                         ; 8.7 (7.4)            ; 8.9 (7.4)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_019                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_019|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_020|                                         ; 8.8 (7.7)            ; 8.8 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_020                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_020|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_021|                                         ; 12.3 (10.0)          ; 12.6 (10.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (34)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_021                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_021|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_022|                                         ; 11.1 (8.6)           ; 11.1 (8.6)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (28)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_022                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_022|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_023|                                         ; 8.5 (7.4)            ; 9.8 (8.3)                        ; 1.3 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_023                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_023|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_024|                                         ; 12.5 (10.2)          ; 14.0 (11.5)                      ; 1.5 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (30)             ; 7 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_024                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_024|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_025|                                         ; 6.3 (5.0)            ; 6.3 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (15)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_025                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_025|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_026|                                         ; 5.8 (4.5)            ; 5.8 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (15)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_026                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_026|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_027|                                         ; 10.8 (8.4)           ; 10.9 (8.4)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (28)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_027                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_027|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_028|                                         ; 10.7 (8.0)           ; 10.7 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (30)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_028                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_028|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_029|                                         ; 7.9 (7.2)            ; 8.8 (7.5)                        ; 0.8 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_029                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 0.7 (0.7)            ; 1.2 (1.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_029|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_030|                                         ; 9.0 (7.7)            ; 9.0 (7.8)                        ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_030                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_030|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_031|                                         ; 9.0 (7.7)            ; 9.2 (7.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 4 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_031                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_031|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_032|                                         ; 8.4 (7.2)            ; 8.4 (7.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_032                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_032|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_cmd_mux:cmd_mux_033|                                         ; 11.5 (9.2)           ; 13.1 (10.8)                      ; 1.6 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (29)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_033                                                                                                                                                                     ; jaxa_mm_interconnect_0_cmd_mux              ; jaxa         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_033|altera_merlin_arbitrator:arb                                                                                                                                        ; altera_merlin_arbitrator                    ; jaxa         ;
;          |jaxa_mm_interconnect_0_router:router|                                               ; 44.5 (44.5)          ; 45.0 (45.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (74)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_router:router                                                                                                                                                                           ; jaxa_mm_interconnect_0_router               ; jaxa         ;
;          |jaxa_mm_interconnect_0_router:router_001|                                           ; 55.5 (55.5)          ; 62.7 (62.7)                      ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 108 (108)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_router:router_001                                                                                                                                                                       ; jaxa_mm_interconnect_0_router               ; jaxa         ;
;          |jaxa_mm_interconnect_0_rsp_demux:rsp_demux|                                         ; 0.8 (0.8)            ; 2.0 (2.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                     ; jaxa_mm_interconnect_0_rsp_demux            ; jaxa         ;
;          |jaxa_mm_interconnect_0_rsp_demux:rsp_demux_001|                                     ; 0.8 (0.8)            ; 1.7 (1.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                 ; jaxa_mm_interconnect_0_rsp_demux            ; jaxa         ;
;          |jaxa_mm_interconnect_0_rsp_demux:rsp_demux_002|                                     ; 0.8 (0.8)            ; 1.7 (1.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                 ; jaxa_mm_interconnect_0_rsp_demux            ; jaxa         ;
;          |jaxa_mm_interconnect_0_rsp_demux:rsp_demux_007|                                     ; 1.5 (1.5)            ; 1.9 (1.9)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                 ; jaxa_mm_interconnect_0_rsp_demux            ; jaxa         ;
;          |jaxa_mm_interconnect_0_rsp_demux:rsp_demux_009|                                     ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                 ; jaxa_mm_interconnect_0_rsp_demux            ; jaxa         ;
;          |jaxa_mm_interconnect_0_rsp_demux:rsp_demux_010|                                     ; 1.4 (1.4)            ; 2.2 (2.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                 ; jaxa_mm_interconnect_0_rsp_demux            ; jaxa         ;
;          |jaxa_mm_interconnect_0_rsp_demux:rsp_demux_012|                                     ; 0.8 (0.8)            ; 1.8 (1.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                                 ; jaxa_mm_interconnect_0_rsp_demux            ; jaxa         ;
;          |jaxa_mm_interconnect_0_rsp_demux:rsp_demux_013|                                     ; 0.8 (0.8)            ; 1.9 (1.9)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                                 ; jaxa_mm_interconnect_0_rsp_demux            ; jaxa         ;
;          |jaxa_mm_interconnect_0_rsp_demux:rsp_demux_015|                                     ; 0.8 (0.8)            ; 2.2 (2.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                                 ; jaxa_mm_interconnect_0_rsp_demux            ; jaxa         ;
;          |jaxa_mm_interconnect_0_rsp_demux:rsp_demux_017|                                     ; 0.8 (0.8)            ; 2.0 (2.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_rsp_demux:rsp_demux_017                                                                                                                                                                 ; jaxa_mm_interconnect_0_rsp_demux            ; jaxa         ;
;          |jaxa_mm_interconnect_0_rsp_demux:rsp_demux_018|                                     ; 0.8 (0.8)            ; 2.2 (2.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_rsp_demux:rsp_demux_018                                                                                                                                                                 ; jaxa_mm_interconnect_0_rsp_demux            ; jaxa         ;
;          |jaxa_mm_interconnect_0_rsp_demux:rsp_demux_021|                                     ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_rsp_demux:rsp_demux_021                                                                                                                                                                 ; jaxa_mm_interconnect_0_rsp_demux            ; jaxa         ;
;          |jaxa_mm_interconnect_0_rsp_demux:rsp_demux_022|                                     ; 1.4 (1.4)            ; 1.8 (1.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_rsp_demux:rsp_demux_022                                                                                                                                                                 ; jaxa_mm_interconnect_0_rsp_demux            ; jaxa         ;
;          |jaxa_mm_interconnect_0_rsp_demux:rsp_demux_024|                                     ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_rsp_demux:rsp_demux_024                                                                                                                                                                 ; jaxa_mm_interconnect_0_rsp_demux            ; jaxa         ;
;          |jaxa_mm_interconnect_0_rsp_demux:rsp_demux_027|                                     ; 1.0 (1.0)            ; 1.8 (1.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_rsp_demux:rsp_demux_027                                                                                                                                                                 ; jaxa_mm_interconnect_0_rsp_demux            ; jaxa         ;
;          |jaxa_mm_interconnect_0_rsp_demux:rsp_demux_028|                                     ; 0.9 (0.9)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_rsp_demux:rsp_demux_028                                                                                                                                                                 ; jaxa_mm_interconnect_0_rsp_demux            ; jaxa         ;
;          |jaxa_mm_interconnect_0_rsp_demux:rsp_demux_033|                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_rsp_demux:rsp_demux_033                                                                                                                                                                 ; jaxa_mm_interconnect_0_rsp_demux            ; jaxa         ;
;          |jaxa_mm_interconnect_0_rsp_mux:rsp_mux|                                             ; 64.1 (64.1)          ; 69.6 (69.6)                      ; 6.8 (6.8)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 118 (118)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                         ; jaxa_mm_interconnect_0_rsp_mux              ; jaxa         ;
;          |jaxa_mm_interconnect_0_rsp_mux:rsp_mux_001|                                         ; 181.8 (181.8)        ; 194.1 (194.1)                    ; 16.5 (16.5)                                       ; 4.2 (4.2)                        ; 0.0 (0.0)            ; 438 (438)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                     ; jaxa_mm_interconnect_0_rsp_mux              ; jaxa         ;
;       |jaxa_pll_0:pll_0|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_pll_0:pll_0                                                                                                                                                                                                                                        ; jaxa_pll_0                                  ; jaxa         ;
;          |altera_pll:altera_pll_i|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                ; altera_pll                                  ; work         ;
;       |jaxa_receiveActivity:receiveactivity|                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_receiveActivity:receiveactivity                                                                                                                                                                                                                    ; jaxa_receiveActivity                        ; jaxa         ;
;       |jaxa_receiveActivity:receivefifodatacount|                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_receiveActivity:receivefifodatacount                                                                                                                                                                                                               ; jaxa_receiveActivity                        ; jaxa         ;
;       |jaxa_receiveActivity:receivefifoempty|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_receiveActivity:receivefifoempty                                                                                                                                                                                                                   ; jaxa_receiveActivity                        ; jaxa         ;
;       |jaxa_receiveActivity:receivefifofull|                                                  ; 2.5 (2.5)            ; 2.6 (2.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_receiveActivity:receivefifofull                                                                                                                                                                                                                    ; jaxa_receiveActivity                        ; jaxa         ;
;       |jaxa_receiveActivity:tickout|                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_receiveActivity:tickout                                                                                                                                                                                                                            ; jaxa_receiveActivity                        ; jaxa         ;
;       |jaxa_receiveActivity:transmitactivity|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_receiveActivity:transmitactivity                                                                                                                                                                                                                   ; jaxa_receiveActivity                        ; jaxa         ;
;       |jaxa_receiveActivity:transmitfifofull|                                                 ; 1.4 (1.4)            ; 1.6 (1.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_receiveActivity:transmitfifofull                                                                                                                                                                                                                   ; jaxa_receiveActivity                        ; jaxa         ;
;       |jaxa_receiveFIFODataOut:receivefifodataout|                                            ; 4.7 (4.7)            ; 5.8 (5.8)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_receiveFIFODataOut:receivefifodataout                                                                                                                                                                                                              ; jaxa_receiveFIFODataOut                     ; jaxa         ;
;       |jaxa_statisticalInformation_0:statisticalinformation_0|                                ; 46.4 (46.4)          ; 59.3 (59.3)                      ; 12.9 (12.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_statisticalInformation_0:statisticalinformation_0                                                                                                                                                                                                  ; jaxa_statisticalInformation_0               ; jaxa         ;
;       |jaxa_statisticalInformation_1:statisticalinformation_1|                                ; 3.2 (3.2)            ; 5.5 (5.5)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_statisticalInformation_1:statisticalinformation_1                                                                                                                                                                                                  ; jaxa_statisticalInformation_1               ; jaxa         ;
;       |jaxa_timeIn:timein|                                                                    ; 3.3 (3.3)            ; 4.2 (4.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_timeIn:timein                                                                                                                                                                                                                                      ; jaxa_timeIn                                 ; jaxa         ;
;       |jaxa_timeIn:transmitclockdividevalue|                                                  ; 3.4 (3.4)            ; 5.3 (5.3)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_timeIn:transmitclockdividevalue                                                                                                                                                                                                                    ; jaxa_timeIn                                 ; jaxa         ;
;       |jaxa_transmitFIFODataIn:transmitfifodatain|                                            ; 3.9 (3.9)            ; 6.9 (6.9)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_JAXA|jaxa:u0|jaxa_transmitFIFODataIn:transmitfifodatain                                                                                                                                                                                                              ; jaxa_transmitFIFODataIn                     ; jaxa         ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                         ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name         ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; dout_a       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sout_a       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; KEY[0]       ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; LED[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[7]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK1_50 ; Input    ; -- ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]       ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; din_a        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; sin_a        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; dout_a(n)    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sout_a(n)    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; din_a(n)     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; sin_a(n)     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                      ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; KEY[0]                                                                                                                                                                   ;                   ;         ;
; FPGA_CLK1_50                                                                                                                                                             ;                   ;         ;
;      - jaxa:u0|jaxa_autoStart:transmitclock|data_out                                                                                                                     ; 1                 ; 0       ;
;      - jaxa:u0|jaxa_autoStart:receiveclock|data_out                                                                                                                      ; 1                 ; 0       ;
;      - jaxa:u0|jaxa_autoStart:tickin|data_out                                                                                                                            ; 1                 ; 0       ;
; KEY[1]                                                                                                                                                                   ;                   ;         ;
;      - debounce_db:db_system_spwulight_b|counter[1]                                                                                                                      ; 1                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter[0]                                                                                                                      ; 1                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter[2]                                                                                                                      ; 1                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter[3]                                                                                                                      ; 1                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter[5]                                                                                                                      ; 1                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter[4]                                                                                                                      ; 1                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter[6]                                                                                                                      ; 1                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter[7]                                                                                                                      ; 1                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter[8]                                                                                                                      ; 1                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter[9]                                                                                                                      ; 1                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter[10]                                                                                                                     ; 1                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter[11]                                                                                                                     ; 1                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter[12]                                                                                                                     ; 1                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter[13]                                                                                                                     ; 1                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter[14]                                                                                                                     ; 1                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter[15]                                                                                                                     ; 1                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|PB_down                                                                                                                         ; 1                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter[1]~0                                                                                                                    ; 1                 ; 0       ;
; din_a                                                                                                                                                                    ;                   ;         ;
;      - SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iSpaceWireSynchronize[0] ; 1                 ; 0       ;
; sin_a                                                                                                                                                                    ;                   ;         ;
;      - SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iSpaceWireSynchronize[1] ; 1                 ; 0       ;
; din_a(n)                                                                                                                                                                 ;                   ;         ;
;      - SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iSpaceWireSynchronize[0] ; 1                 ; 0       ;
; sin_a(n)                                                                                                                                                                 ;                   ;         ;
;      - SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iSpaceWireSynchronize[1] ; 1                 ; 0       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                         ; Location                              ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                                                                                                                                                                                 ; PIN_Y13                               ; 4846    ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; FPGA_CLK1_50                                                                                                                                                                                                                                 ; PIN_Y13                               ; 5       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; KEY[1]                                                                                                                                                                                                                                       ; PIN_AH16                              ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|iReadDataOut[8]~0                                                                                                                                                         ; MLABCELL_X32_Y12_N54                  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|iReadPointer~0                                                                                                                                                            ; LABCELL_X31_Y12_N48                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|iWritePointer[0]~0                                                                                                                                                        ; LABCELL_X30_Y12_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|iWriteReset                                                                                                                                                               ; FF_X33_Y12_N20                        ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|iReadDataOut[0]~0                                                                                                                                                        ; MLABCELL_X32_Y10_N12                  ; 1       ; Read enable                ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|iReadPointer[4]~0                                                                                                                                                        ; LABCELL_X28_Y10_N15                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|iWriteReset                                                                                                                                                              ; FF_X32_Y10_N44                        ; 120     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iBitCount[3]~2                                                                                      ; LABCELL_X35_Y14_N36                   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iCommandFlag~0                                                                                      ; LABCELL_X35_Y14_N27                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iDataFlag                                                                                           ; FF_X35_Y14_N8                         ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iDataRegister[4]~1                                                                                  ; LABCELL_X35_Y14_N0                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iLinkTimeOutCounter[3]~0                                                                            ; LABCELL_X36_Y12_N12                   ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iLinkTimeOutCounter[3]~3                                                                            ; LABCELL_X35_Y12_N54                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveDataOut[0]~2                                                                                ; LABCELL_X35_Y12_N18                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveDataOut[7]~1                                                                                ; LABCELL_X33_Y12_N6                    ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveDataOut[8]~11                                                                               ; LABCELL_X35_Y12_N36                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveFCTOut                                                                                      ; FF_X36_Y13_N47                        ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveNullOut                                                                                     ; FF_X36_Y13_N23                        ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveTimeCodeOut[0]~0                                                                            ; LABCELL_X36_Y13_N0                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveTimeCodeValidOut                                                                            ; FF_X36_Y13_N53                        ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveTimeCodeValidOut~0                                                                          ; LABCELL_X36_Y13_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverDataValidOut                                                                               ; FF_X36_Y13_N41                        ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverEEPOut                                                                                     ; FF_X36_Y13_N44                        ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverEOPOut                                                                                     ; FF_X36_Y13_N20                        ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|process_1~1                                                                                         ; LABCELL_X35_Y14_N42                   ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|process_2~1                                                                                         ; LABCELL_X35_Y14_N15                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|receiveNCharacterOut                                                                                ; LABCELL_X36_Y13_N27                   ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|receiverErrorOut                                                                                    ; LABCELL_X30_Y14_N45                   ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|spaceWireState.spaceWireOff                                                                         ; FF_X37_Y14_N20                        ; 24      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|SpaceWireCODECIPSynchronizeOnePulse:errorPulse|process_0~0                                             ; MLABCELL_X32_Y15_N33                  ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|SpaceWireCODECIPSynchronizeOnePulse:gotFCTPulse|process_0~0                                            ; LABCELL_X30_Y14_N57                   ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|SpaceWireCODECIPSynchronizeOnePulse:gotNCharacterPulse|process_0~0                                     ; LABCELL_X33_Y13_N24                   ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|SpaceWireCODECIPSynchronizeOnePulse:gotNullPulse|process_0~0                                           ; MLABCELL_X32_Y15_N21                  ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|SpaceWireCODECIPSynchronizeOnePulse:gotTimeCodePulse|iSynchronousClear                                 ; FF_X32_Y15_N44                        ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|SpaceWireCODECIPSynchronizeOnePulse:gotTimeCodePulse|process_0~0                                       ; LABCELL_X30_Y14_N36                   ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|iEnableReceive                                                                                         ; FF_X32_Y14_N16                        ; 41      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|iLinkDownTransition                                                                                    ; FF_X35_Y10_N29                        ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|iLinkUpTransition                                                                                      ; FF_X32_Y14_N50                        ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|process_0~0                                                                                            ; LABCELL_X30_Y14_N42                   ; 26      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:receiveBytePulse|iSynchronousClear   ; FF_X36_Y15_N44                        ; 52      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:receiveBytePulse|process_0~0         ; LABCELL_X36_Y15_N45                   ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:receiveEEPPulse|iSynchronousClear    ; FF_X37_Y13_N59                        ; 53      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:receiveEEPPulse|process_0~0          ; MLABCELL_X37_Y13_N36                  ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:receiveEOPPulse|iSynchronousClear    ; FF_X36_Y15_N14                        ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:receiveEOPPulse|process_0~0          ; LABCELL_X36_Y15_N27                   ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:transmitBytePulse|iSynchronousClear  ; FF_X37_Y13_N14                        ; 47      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:transmitBytePulse|process_0~0        ; MLABCELL_X37_Y12_N57                  ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:transmitEEPPulse|iSynchronousClear   ; FF_X38_Y13_N53                        ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:transmitEEPPulse|process_0~0         ; LABCELL_X38_Y13_N42                   ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:transmitEOPPulse|iSynchronousClear   ; FF_X37_Y13_N50                        ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:transmitEOPPulse|process_0~0         ; MLABCELL_X37_Y12_N9                   ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|process_3~0                                                              ; LABCELL_X30_Y15_N39                   ; 349     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTimer:spaceWireTimer|LessThan0~0                                                                                                          ; MLABCELL_X32_Y9_N24                   ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTimer:spaceWireTimer|LessThan1~0                                                                                                          ; MLABCELL_X37_Y10_N42                  ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTimer:spaceWireTimer|controlTimer64~0                                                                                                     ; LABCELL_X35_Y10_N0                    ; 24      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTimer:spaceWireTimer|iTimerState12p8us                                                                                                    ; FF_X37_Y10_N59                        ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|Equal1~2                                                                                                 ; MLABCELL_X32_Y13_N24                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|LessThan0~1                                                                                              ; LABCELL_X31_Y11_N18                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|SpaceWireCODECIPSynchronizeOnePulse:gotFCTPulse|process_0~0                                              ; LABCELL_X33_Y13_N15                   ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|SpaceWireCODECIPSynchronizeOnePulse:gotNCharacterPulse|process_0~0                                       ; LABCELL_X33_Y13_N51                   ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|SpaceWireCODECIPSynchronizeOnePulse:tickInPulse|process_0~0                                              ; LABCELL_X31_Y10_N36                   ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|SpaceWireCODECIPSynchronizeOnePulse:transmitDataEnablePulse|iSynchronousClear                            ; FF_X32_Y11_N53                        ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|SpaceWireCODECIPSynchronizeOnePulse:transmitDataEnablePulse|process_0~0                                  ; LABCELL_X35_Y11_N30                   ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iDivideState                                                                                             ; FF_X33_Y10_N8                         ; 20      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iGotNCharacterSynchronizedDelay[9]                                                                       ; FF_X31_Y11_N44                        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iResetIn                                                                                                 ; LABCELL_X31_Y10_N39                   ; 73      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iSendCount[2]~2                                                                                          ; LABCELL_X36_Y10_N9                    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iSendData[1]~2                                                                                           ; LABCELL_X36_Y10_N6                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTimeCodeSend                                                                                            ; FF_X37_Y11_N38                        ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTimeCodeSend~2                                                                                          ; MLABCELL_X37_Y11_N3                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTimeInBuffer[5]~0                                                                                       ; MLABCELL_X37_Y11_N0                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitByteAsynchronous                                                                                ; FF_X32_Y11_N56                        ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitCreditCount~1                                                                                   ; LABCELL_X31_Y11_N24                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitEEPAsynchronous                                                                                 ; FF_X31_Y11_N26                        ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitEOPAsynchronous                                                                                 ; FF_X31_Y11_N47                        ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitReady~0                                                                                         ; LABCELL_X31_Y11_N12                   ; 5       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPSynchronizeOnePulse:transmitReadyPulse|process_0~0                                                                                                                                             ; LABCELL_X31_Y10_N48                   ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|iReceiveFIFOWriteEnable2                                                                                                                                                                                       ; LABCELL_X30_Y12_N6                    ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; SpaceWireCODECIP:Jaxa_De0_Soc|iTransmitDataEnable                                                                                                                                                                                            ; FF_X32_Y10_N41                        ; 5       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; debounce_db:db_system_spwulight_b|PB_down                                                                                                                                                                                                    ; FF_X46_Y11_N53                        ; 118     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; debounce_db:db_system_spwulight_b|counter[1]~0                                                                                                                                                                                               ; LABCELL_X46_Y11_N54                   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                        ; FF_X17_Y15_N38                        ; 131     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                            ; FF_X30_Y17_N53                        ; 4691    ; Async. clear               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; jaxa:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                            ; FF_X30_Y17_N53                        ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_autoStart:autostart|always0~0                                                                                                                                                                                                   ; LABCELL_X13_Y23_N24                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_autoStart:linkdisable|always0~0                                                                                                                                                                                                 ; MLABCELL_X25_Y20_N24                  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_autoStart:linkstart|always0~0                                                                                                                                                                                                   ; MLABCELL_X14_Y24_N54                  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_autoStart:receiveclock|always0~0                                                                                                                                                                                                ; LABCELL_X27_Y37_N18                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_autoStart:receiveclock|data_out                                                                                                                                                                                                 ; FF_X31_Y13_N14                        ; 100     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_autoStart:receivefiforeadenable|always0~0                                                                                                                                                                                       ; LABCELL_X28_Y27_N48                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_autoStart:spacewiredatain|always0~0                                                                                                                                                                                             ; LABCELL_X13_Y38_N51                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_autoStart:spacewirestrobein|always0~0                                                                                                                                                                                           ; LABCELL_X11_Y35_N57                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_autoStart:statisticalinformationclear|always0~0                                                                                                                                                                                 ; MLABCELL_X19_Y38_N45                  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_autoStart:tickin|always0~0                                                                                                                                                                                                      ; LABCELL_X13_Y28_N45                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_autoStart:tickin|data_out                                                                                                                                                                                                       ; FF_X25_Y16_N20                        ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_autoStart:transmitclock|always0~0                                                                                                                                                                                               ; LABCELL_X23_Y36_N24                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_autoStart:transmitclock|data_out                                                                                                                                                                                                ; FF_X31_Y13_N53                        ; 112     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_autoStart:transmitfifowriteenable|always0~0                                                                                                                                                                                     ; LABCELL_X27_Y23_N54                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_autoStart:transmitfifowriteenable|data_out                                                                                                                                                                                      ; FF_X27_Y23_N56                        ; 3       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_controlFlagsIn:controlflagsin|always0~0                                                                                                                                                                                         ; LABCELL_X30_Y38_N24                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_creditCount:transmitfifodatacount|Equal0~0                                                                                                                                                                                      ; LABCELL_X13_Y14_N54                   ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_hps_0:hps_0|jaxa_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWBURST[0]                                                                                                                                                           ; HPSINTERFACEHPS2FPGA_X32_Y24_N111     ; 53      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_hps_0:hps_0|jaxa_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                             ; HPSINTERFACECLOCKSRESETS_X32_Y50_N111 ; 7       ; Async. clear               ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:autostart_s1_agent_rdata_fifo|always0~0                                                                                                                               ; LABCELL_X13_Y20_N57                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:autostart_s1_agent_rsp_fifo|always0~0                                                                                                                                 ; LABCELL_X13_Y20_N6                    ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:controlflagsin_s1_agent_rdata_fifo|always0~0                                                                                                                          ; MLABCELL_X25_Y39_N6                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:controlflagsin_s1_agent_rsp_fifo|always0~0                                                                                                                            ; LABCELL_X28_Y40_N57                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:controlflagsout_s1_agent_rdata_fifo|always0~0                                                                                                                         ; LABCELL_X21_Y16_N42                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:controlflagsout_s1_agent_rsp_fifo|always0~0                                                                                                                           ; LABCELL_X17_Y20_N57                   ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:creditcount_s1_agent_rdata_fifo|always0~0                                                                                                                             ; LABCELL_X27_Y16_N15                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:creditcount_s1_agent_rsp_fifo|always0~0                                                                                                                               ; LABCELL_X27_Y14_N33                   ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:errorstatus_s1_agent_rdata_fifo|always0~0                                                                                                                             ; LABCELL_X21_Y12_N51                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:errorstatus_s1_agent_rsp_fifo|always0~0                                                                                                                               ; LABCELL_X21_Y12_N30                   ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkdisable_s1_agent_rdata_fifo|always0~0                                                                                                                             ; LABCELL_X23_Y20_N21                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkdisable_s1_agent_rsp_fifo|always0~0                                                                                                                               ; LABCELL_X23_Y20_N27                   ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstart_s1_agent_rdata_fifo|always0~0                                                                                                                               ; LABCELL_X15_Y24_N51                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstart_s1_agent_rsp_fifo|always0~0                                                                                                                                 ; LABCELL_X15_Y24_N45                   ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstatus_s1_agent_rdata_fifo|always0~0                                                                                                                              ; LABCELL_X30_Y16_N6                    ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:linkstatus_s1_agent_rsp_fifo|always0~0                                                                                                                                ; LABCELL_X30_Y17_N6                    ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outstandingcount_s1_agent_rdata_fifo|always0~0                                                                                                                        ; MLABCELL_X25_Y15_N0                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:outstandingcount_s1_agent_rsp_fifo|always0~0                                                                                                                          ; LABCELL_X22_Y11_N6                    ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receiveactivity_s1_agent_rdata_fifo|always0~0                                                                                                                         ; LABCELL_X28_Y9_N57                    ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receiveactivity_s1_agent_rsp_fifo|always0~0                                                                                                                           ; LABCELL_X23_Y9_N51                    ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receiveclock_s1_agent_rdata_fifo|always0~0                                                                                                                            ; LABCELL_X28_Y35_N57                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receiveclock_s1_agent_rsp_fifo|always0~0                                                                                                                              ; LABCELL_X28_Y37_N33                   ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifodatacount_s1_agent_rdata_fifo|always0~0                                                                                                                    ; LABCELL_X13_Y16_N6                    ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifodatacount_s1_agent_rsp_fifo|always0~0                                                                                                                      ; LABCELL_X13_Y16_N3                    ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifodataout_s1_agent_rdata_fifo|always0~0                                                                                                                      ; LABCELL_X23_Y12_N12                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifodataout_s1_agent_rsp_fifo|always0~0                                                                                                                        ; LABCELL_X22_Y14_N27                   ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifoempty_s1_agent_rdata_fifo|always0~0                                                                                                                        ; MLABCELL_X8_Y13_N12                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifoempty_s1_agent_rsp_fifo|always0~0                                                                                                                          ; LABCELL_X10_Y10_N45                   ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifofull_s1_agent_rdata_fifo|always0~0                                                                                                                         ; LABCELL_X13_Y12_N57                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefifofull_s1_agent_rsp_fifo|always0~0                                                                                                                           ; MLABCELL_X8_Y11_N6                    ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefiforeadenable_s1_agent_rdata_fifo|always0~0                                                                                                                   ; LABCELL_X23_Y26_N27                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:receivefiforeadenable_s1_agent_rsp_fifo|always0~0                                                                                                                     ; LABCELL_X23_Y26_N39                   ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewiredatain_s1_agent_rdata_fifo|always0~0                                                                                                                         ; LABCELL_X17_Y39_N36                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewiredatain_s1_agent_rsp_fifo|always0~0                                                                                                                           ; LABCELL_X17_Y39_N51                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewiredataout_s1_agent_rsp_fifo|always0~0                                                                                                                          ; LABCELL_X11_Y20_N39                   ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewirestrobein_s1_agent_rdata_fifo|always0~0                                                                                                                       ; LABCELL_X13_Y36_N15                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewirestrobein_s1_agent_rsp_fifo|always0~0                                                                                                                         ; LABCELL_X18_Y36_N33                   ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spacewirestrobeout_s1_agent_rsp_fifo|always0~0                                                                                                                        ; LABCELL_X17_Y26_N18                   ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:statisticalinformation_0_s1_agent_rdata_fifo|always0~0                                                                                                                ; MLABCELL_X25_Y16_N0                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:statisticalinformation_0_s1_agent_rsp_fifo|always0~0                                                                                                                  ; LABCELL_X23_Y16_N51                   ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:statisticalinformation_1_s1_agent_rdata_fifo|always0~0                                                                                                                ; LABCELL_X27_Y32_N6                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:statisticalinformation_1_s1_agent_rsp_fifo|always0~0                                                                                                                  ; LABCELL_X27_Y32_N9                    ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:statisticalinformationclear_s1_agent_rdata_fifo|always0~0                                                                                                             ; LABCELL_X17_Y37_N51                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:statisticalinformationclear_s1_agent_rsp_fifo|always0~0                                                                                                               ; LABCELL_X21_Y39_N51                   ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tickin_s1_agent_rdata_fifo|always0~0                                                                                                                                  ; MLABCELL_X14_Y31_N6                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tickin_s1_agent_rsp_fifo|always0~0                                                                                                                                    ; MLABCELL_X14_Y31_N42                  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tickout_s1_agent_rdata_fifo|always0~0                                                                                                                                 ; LABCELL_X15_Y17_N27                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tickout_s1_agent_rsp_fifo|always0~0                                                                                                                                   ; LABCELL_X15_Y17_N18                   ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timein_s1_agent_rdata_fifo|always0~0                                                                                                                                  ; MLABCELL_X19_Y28_N42                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timein_s1_agent_rsp_fifo|always0~0                                                                                                                                    ; LABCELL_X10_Y32_N15                   ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timeout_s1_agent_rdata_fifo|always0~0                                                                                                                                 ; LABCELL_X4_Y31_N12                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timeout_s1_agent_rsp_fifo|always0~0                                                                                                                                   ; LABCELL_X4_Y31_N6                     ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitactivity_s1_agent_rdata_fifo|always0~0                                                                                                                        ; MLABCELL_X14_Y21_N57                  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitactivity_s1_agent_rsp_fifo|always0~0                                                                                                                          ; MLABCELL_X14_Y21_N12                  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitclock_s1_agent_rdata_fifo|always0~0                                                                                                                           ; MLABCELL_X19_Y36_N57                  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitclock_s1_agent_rsp_fifo|always0~0                                                                                                                             ; LABCELL_X18_Y36_N54                   ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitclockdividevalue_s1_agent_rdata_fifo|always0~0                                                                                                                ; LABCELL_X18_Y34_N0                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitclockdividevalue_s1_agent_rsp_fifo|always0~0                                                                                                                  ; LABCELL_X18_Y34_N39                   ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifodatacount_s1_agent_rdata_fifo|always0~0                                                                                                                   ; LABCELL_X27_Y11_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifodatacount_s1_agent_rsp_fifo|always0~0                                                                                                                     ; LABCELL_X18_Y13_N27                   ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifodatain_s1_agent_rdata_fifo|always0~0                                                                                                                      ; LABCELL_X23_Y20_N39                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifodatain_s1_agent_rsp_fifo|always0~0                                                                                                                        ; LABCELL_X22_Y24_N39                   ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifofull_s1_agent_rdata_fifo|always0~0                                                                                                                        ; MLABCELL_X6_Y13_N36                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifofull_s1_agent_rsp_fifo|always0~0                                                                                                                          ; LABCELL_X13_Y13_N6                    ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifowriteenable_s1_agent_rdata_fifo|always0~0                                                                                                                 ; LABCELL_X28_Y23_N21                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmitfifowriteenable_s1_agent_rsp_fifo|always0~0                                                                                                                   ; LABCELL_X28_Y23_N6                    ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                   ; LABCELL_X17_Y27_N57                   ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                    ; LABCELL_X15_Y23_N15                   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:controlflagsin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd              ; LABCELL_X23_Y38_N3                    ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:controlflagsin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                               ; LABCELL_X28_Y38_N45                   ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:controlflagsout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd             ; MLABCELL_X25_Y19_N18                  ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:controlflagsout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                              ; LABCELL_X21_Y19_N27                   ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:creditcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                 ; LABCELL_X27_Y14_N15                   ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:creditcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                  ; MLABCELL_X25_Y14_N36                  ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:errorstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                 ; LABCELL_X21_Y17_N54                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:errorstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                  ; LABCELL_X22_Y12_N42                   ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkdisable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                 ; LABCELL_X22_Y22_N54                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkdisable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                  ; MLABCELL_X25_Y22_N27                  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                   ; MLABCELL_X19_Y27_N15                  ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                    ; MLABCELL_X14_Y25_N36                  ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                  ; MLABCELL_X25_Y17_N18                  ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:linkstatus_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                   ; MLABCELL_X25_Y17_N9                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:outstandingcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd            ; LABCELL_X21_Y18_N24                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:outstandingcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                             ; MLABCELL_X19_Y13_N3                   ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receiveactivity_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd             ; MLABCELL_X19_Y9_N9                    ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receiveactivity_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                              ; MLABCELL_X19_Y9_N27                   ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receiveclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                ; LABCELL_X28_Y33_N21                   ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receiveclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                 ; LABCELL_X28_Y36_N57                   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodatacount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd        ; LABCELL_X17_Y16_N6                    ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodatacount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                         ; LABCELL_X17_Y16_N15                   ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodataout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd          ; LABCELL_X22_Y15_N24                   ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifodataout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                           ; LABCELL_X22_Y15_N57                   ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifoempty_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd            ; MLABCELL_X14_Y13_N21                  ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifoempty_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                             ; LABCELL_X11_Y11_N57                   ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifofull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd             ; LABCELL_X10_Y15_N39                   ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefifofull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                              ; LABCELL_X9_Y11_N30                    ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefiforeadenable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd       ; MLABCELL_X25_Y28_N51                  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:receivefiforeadenable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                        ; LABCELL_X27_Y28_N12                   ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd             ; LABCELL_X15_Y38_N0                    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                              ; MLABCELL_X14_Y38_N57                  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredataout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd            ; LABCELL_X15_Y27_N45                   ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewiredataout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                             ; LABCELL_X10_Y24_N27                   ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewirestrobein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd           ; LABCELL_X13_Y35_N45                   ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewirestrobein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                            ; LABCELL_X11_Y37_N12                   ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewirestrobeout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd          ; LABCELL_X21_Y26_N57                   ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spacewirestrobeout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                           ; LABCELL_X21_Y26_N45                   ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformation_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd    ; MLABCELL_X25_Y19_N27                  ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformation_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                     ; LABCELL_X23_Y18_N57                   ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformation_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd    ; LABCELL_X22_Y32_N51                   ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformation_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                     ; LABCELL_X18_Y32_N24                   ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformationclear_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd ; LABCELL_X21_Y35_N33                   ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:statisticalinformationclear_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                  ; LABCELL_X18_Y38_N30                   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tickin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                      ; LABCELL_X15_Y30_N21                   ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tickin_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                       ; MLABCELL_X14_Y30_N6                   ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tickout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                     ; LABCELL_X11_Y19_N21                   ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tickout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                      ; LABCELL_X15_Y19_N27                   ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                      ; LABCELL_X17_Y30_N12                   ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timein_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                       ; LABCELL_X17_Y30_N42                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timeout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                     ; MLABCELL_X6_Y31_N48                   ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timeout_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                      ; LABCELL_X4_Y32_N39                    ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitactivity_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd            ; LABCELL_X11_Y19_N30                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitactivity_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                             ; LABCELL_X11_Y21_N15                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd               ; LABCELL_X22_Y35_N30                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                ; LABCELL_X21_Y36_N33                   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclockdividevalue_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd    ; LABCELL_X21_Y34_N57                   ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitclockdividevalue_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                     ; LABCELL_X22_Y34_N27                   ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatacount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd       ; LABCELL_X15_Y15_N39                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatacount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                        ; LABCELL_X17_Y14_N18                   ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd          ; MLABCELL_X25_Y25_N0                   ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifodatain_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                           ; LABCELL_X27_Y24_N51                   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifofull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd            ; LABCELL_X22_Y16_N3                    ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifofull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                             ; MLABCELL_X14_Y13_N12                  ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifowriteenable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd     ; LABCELL_X23_Y23_N18                   ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:transmitfifowriteenable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                      ; LABCELL_X27_Y23_N6                    ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:autostart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                        ; LABCELL_X13_Y20_N15                   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:controlflagsin_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                   ; LABCELL_X27_Y39_N18                   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:controlflagsout_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                  ; LABCELL_X17_Y20_N33                   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:creditcount_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                      ; LABCELL_X27_Y14_N51                   ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:errorstatus_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                      ; LABCELL_X21_Y12_N33                   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:linkdisable_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                      ; LABCELL_X23_Y20_N9                    ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:linkstart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                        ; LABCELL_X15_Y24_N18                   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:linkstatus_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                       ; LABCELL_X30_Y16_N15                   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:outstandingcount_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                 ; MLABCELL_X25_Y11_N9                   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:receiveactivity_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                  ; LABCELL_X22_Y9_N42                    ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:receiveclock_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                     ; LABCELL_X28_Y37_N51                   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:receivefifodatacount_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                             ; LABCELL_X13_Y16_N21                   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:receivefifodataout_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                               ; LABCELL_X22_Y14_N21                   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:receivefifoempty_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                 ; LABCELL_X10_Y10_N9                    ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:receivefifofull_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                  ; MLABCELL_X8_Y11_N18                   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:receivefiforeadenable_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                            ; LABCELL_X23_Y26_N48                   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spacewiredatain_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                  ; LABCELL_X17_Y39_N42                   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spacewiredataout_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                 ; LABCELL_X11_Y20_N48                   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spacewirestrobein_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                ; LABCELL_X13_Y36_N57                   ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spacewirestrobeout_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                               ; LABCELL_X17_Y26_N24                   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:statisticalinformation_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                         ; MLABCELL_X25_Y16_N57                  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:statisticalinformation_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                         ; LABCELL_X27_Y32_N45                   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:statisticalinformationclear_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                      ; LABCELL_X18_Y37_N57                   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tickin_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                           ; MLABCELL_X14_Y31_N15                  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tickout_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                          ; LABCELL_X15_Y17_N6                    ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timein_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                           ; LABCELL_X10_Y32_N45                   ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timeout_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                          ; LABCELL_X4_Y31_N48                    ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitactivity_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                 ; MLABCELL_X14_Y21_N27                  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitclock_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                    ; MLABCELL_X19_Y36_N33                  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitclockdividevalue_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                         ; LABCELL_X18_Y34_N9                    ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitfifodatacount_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                            ; MLABCELL_X19_Y13_N33                  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitfifodatain_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                               ; LABCELL_X22_Y24_N15                   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitfifofull_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                 ; LABCELL_X11_Y13_N45                   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmitfifowriteenable_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                          ; LABCELL_X28_Y23_N3                    ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|internal_valid~0                                                                                                              ; LABCELL_X22_Y27_N24                   ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|pending_response_count[1]~0                                                                                                   ; LABCELL_X22_Y27_N0                    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|internal_valid~0                                                                                                              ; LABCELL_X22_Y31_N48                   ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                      ; LABCELL_X22_Y31_N33                   ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|pending_response_count[1]~0                                                                                                   ; LABCELL_X22_Y31_N54                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; LABCELL_X22_Y22_N39                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                   ; LABCELL_X22_Y22_N48                   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; MLABCELL_X19_Y27_N30                  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                   ; MLABCELL_X19_Y27_N39                  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; LABCELL_X18_Y16_N36                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_003|update_grant~0                                                                                                                                   ; LABCELL_X18_Y16_N15                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; MLABCELL_X25_Y29_N48                  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_004|update_grant~0                                                                                                                                   ; MLABCELL_X25_Y29_N42                  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; LABCELL_X21_Y15_N18                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_005|update_grant~0                                                                                                                                   ; LABCELL_X21_Y15_N57                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; LABCELL_X10_Y15_N42                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_006|update_grant~0                                                                                                                                   ; LABCELL_X10_Y15_N51                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; MLABCELL_X25_Y28_N0                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_007|update_grant~0                                                                                                                                   ; MLABCELL_X25_Y28_N6                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; LABCELL_X22_Y16_N9                    ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_008|update_grant~0                                                                                                                                   ; LABCELL_X22_Y16_N57                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; LABCELL_X23_Y23_N42                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_009|update_grant~0                                                                                                                                   ; LABCELL_X23_Y23_N6                    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; LABCELL_X30_Y24_N6                    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_010|update_grant~0                                                                                                                                   ; LABCELL_X30_Y24_N48                   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; LABCELL_X21_Y14_N57                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_011|update_grant~0                                                                                                                                   ; LABCELL_X21_Y14_N3                    ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; LABCELL_X15_Y30_N30                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_012|update_grant~0                                                                                                                                   ; LABCELL_X15_Y30_N39                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; LABCELL_X13_Y30_N42                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_013|update_grant~0                                                                                                                                   ; LABCELL_X13_Y30_N51                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; LABCELL_X11_Y19_N3                    ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_014|update_grant~0                                                                                                                                   ; LABCELL_X11_Y19_N6                    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; LABCELL_X7_Y31_N42                    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_015|update_grant~0                                                                                                                                   ; MLABCELL_X6_Y31_N42                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; MLABCELL_X25_Y21_N15                  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_016|update_grant~0                                                                                                                                   ; MLABCELL_X25_Y21_N48                  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; LABCELL_X21_Y32_N15                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_017|update_grant~0                                                                                                                                   ; LABCELL_X22_Y32_N39                   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; MLABCELL_X19_Y37_N54                  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_018|update_grant~0                                                                                                                                   ; MLABCELL_X19_Y37_N9                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_019|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; LABCELL_X23_Y21_N24                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_019|update_grant~0                                                                                                                                   ; LABCELL_X23_Y21_N51                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_020|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; LABCELL_X22_Y25_N45                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_020|update_grant~0                                                                                                                                   ; LABCELL_X22_Y25_N42                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_021|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; LABCELL_X21_Y34_N6                    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_021|update_grant~0                                                                                                                                   ; LABCELL_X21_Y34_N39                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_022|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; LABCELL_X22_Y35_N45                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_022|update_grant~0                                                                                                                                   ; LABCELL_X22_Y35_N12                   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_023|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; MLABCELL_X19_Y19_N15                  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_023|update_grant~0                                                                                                                                   ; MLABCELL_X19_Y19_N54                  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_024|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; MLABCELL_X14_Y37_N30                  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_024|update_grant~0                                                                                                                                   ; MLABCELL_X14_Y37_N51                  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_025|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; LABCELL_X21_Y28_N9                    ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_025|update_grant~0                                                                                                                                   ; LABCELL_X21_Y28_N24                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_026|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; LABCELL_X15_Y27_N39                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_026|update_grant~0                                                                                                                                   ; LABCELL_X15_Y27_N12                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_027|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; LABCELL_X13_Y39_N48                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_027|update_grant~0                                                                                                                                   ; LABCELL_X13_Y39_N57                   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_028|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                               ; LABCELL_X23_Y38_N51                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_028|update_grant~0                                                                                                                                   ; LABCELL_X23_Y38_N57                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_029|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; MLABCELL_X25_Y19_N12                  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_029|update_grant~0                                                                                                                                   ; MLABCELL_X25_Y19_N36                  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_030|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; LABCELL_X27_Y14_N24                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_030|update_grant~0                                                                                                                                   ; LABCELL_X27_Y14_N9                    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_031|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; LABCELL_X23_Y25_N42                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_031|update_grant~0                                                                                                                                   ; LABCELL_X23_Y25_N39                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_032|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; LABCELL_X17_Y28_N15                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_032|update_grant~0                                                                                                                                   ; LABCELL_X22_Y25_N36                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_033|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                               ; LABCELL_X23_Y33_N42                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux_033|update_grant~0                                                                                                                                   ; LABCELL_X23_Y33_N12                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                   ; LABCELL_X17_Y27_N30                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|jaxa_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                       ; LABCELL_X17_Y27_N42                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                              ; PLLOUTPUTCOUNTER_X68_Y2_N1            ; 565     ; Clock                      ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; jaxa:u0|jaxa_statisticalInformation_1:statisticalinformation_1|always0~0                                                                                                                                                                     ; LABCELL_X18_Y32_N54                   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_timeIn:timein|always0~0                                                                                                                                                                                                         ; LABCELL_X11_Y32_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_timeIn:transmitclockdividevalue|always0~0                                                                                                                                                                                       ; LABCELL_X23_Y34_N39                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jaxa:u0|jaxa_transmitFIFODataIn:transmitfifodatain|always0~0                                                                                                                                                                                 ; LABCELL_X23_Y24_N24                   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                              ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                                                                      ; PIN_Y13                               ; 4846    ; Global Clock         ; GCLK7            ; --                        ;
; jaxa:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X30_Y17_N53                        ; 4691    ; Global Clock         ; GCLK4            ; --                        ;
; jaxa:u0|jaxa_hps_0:hps_0|jaxa_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                  ; HPSINTERFACECLOCKSRESETS_X32_Y50_N111 ; 7       ; Global Clock         ; GCLK15           ; --                        ;
; jaxa:u0|jaxa_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                   ; PLLOUTPUTCOUNTER_X68_Y2_N1            ; 565     ; Global Clock         ; GCLK10           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                 ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location        ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|altsyncram:dpram_rtl_0|altsyncram_o3j1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 9            ; 64           ; 9            ; yes                    ; no                      ; yes                    ; yes                     ; 576  ; 64                          ; 9                           ; 64                          ; 9                           ; 576                 ; 1           ; 0     ; None ; M10K_X29_Y12_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|altsyncram:dpram_rtl_0|altsyncram_etp1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 9            ; 64           ; 9            ; yes                    ; no                      ; yes                    ; no                      ; 576  ; 64                          ; 9                           ; 64                          ; 9                           ; 576                 ; 1           ; 0     ; None ; M10K_X29_Y11_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------------------------+
; Routing Usage Summary                                                  ;
+---------------------------------------------+--------------------------+
; Routing Resource Type                       ; Usage                    ;
+---------------------------------------------+--------------------------+
; Block interconnects                         ; 11,256 / 130,276 ( 9 % ) ;
; C12 interconnects                           ; 348 / 6,848 ( 5 % )      ;
; C2 interconnects                            ; 3,002 / 51,436 ( 6 % )   ;
; C4 interconnects                            ; 2,055 / 25,120 ( 8 % )   ;
; DQS bus muxes                               ; 0 / 19 ( 0 % )           ;
; DQS-18 I/O buses                            ; 0 / 19 ( 0 % )           ;
; DQS-9 I/O buses                             ; 0 / 19 ( 0 % )           ;
; Direct links                                ; 2,010 / 130,276 ( 2 % )  ;
; Global clocks                               ; 4 / 16 ( 25 % )          ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )            ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )            ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )           ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )           ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )           ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )           ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )          ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )          ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )          ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 63 / 165 ( 38 % )        ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 121 / 282 ( 43 % )       ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )           ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )            ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )          ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )           ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )           ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )          ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )          ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )           ;
; Horizontal periphery clocks                 ; 0 / 12 ( 0 % )           ;
; Local interconnects                         ; 4,582 / 31,760 ( 14 % )  ;
; Quadrant clocks                             ; 0 / 72 ( 0 % )           ;
; R14 interconnects                           ; 345 / 6,046 ( 6 % )      ;
; R14/C12 interconnect drivers                ; 565 / 8,584 ( 7 % )      ;
; R3 interconnects                            ; 4,372 / 56,712 ( 8 % )   ;
; R6 interconnects                            ; 7,344 / 131,000 ( 6 % )  ;
; Spine clocks                                ; 10 / 150 ( 7 % )         ;
; Wire stub REs                               ; 0 / 6,650 ( 0 % )        ;
+---------------------------------------------+--------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 7     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules          ; IO_000002    ; IO_000003 ; IO_000001 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass         ; 0            ; 19        ; 19        ; 0            ; 0            ; 19        ; 19        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 19        ; 19        ; 16           ;
; Total Unchecked    ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable ; 19           ; 0         ; 0         ; 19           ; 19           ; 0         ; 0         ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 0         ; 0         ; 3            ;
; Total Fail         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; dout_a             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sout_a             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[5]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; KEY[0]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LED[0]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[1]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[2]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[3]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[4]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[6]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[7]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; FPGA_CLK1_50       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[1]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; din_a              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sin_a              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; dout_a(n)          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sout_a(n)          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; din_a(n)           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sin_a(n)           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Destination Clock(s)                                            ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FPGA_CLK1_50                                                    ; 769.8             ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 167.8             ;
; jaxa:u0|jaxa_autoStart:receiveclock|data_out                                                                                                                                                                                                                                                                                                                                                                                                                                     ; jaxa:u0|jaxa_autoStart:receiveclock|data_out                    ; 151.1             ;
; jaxa:u0|jaxa_autoStart:receiveclock|data_out                                                                                                                                                                                                                                                                                                                                                                                                                                     ; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 106.8             ;
; jaxa:u0|jaxa_autoStart:transmitclock|data_out                                                                                                                                                                                                                                                                                                                                                                                                                                    ; jaxa:u0|jaxa_autoStart:transmitclock|data_out                   ; 95.0              ;
; FPGA_CLK1_50,u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                                                                                                                                                                                                                                                                     ; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 46.9              ;
; jaxa:u0|jaxa_autoStart:transmitclock|data_out                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FPGA_CLK1_50                                                    ; 46.6              ;
; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                                                                                                                                                                                                                                                                                  ; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 35.2              ;
; jaxa:u0|jaxa_autoStart:transmitclock|data_out                                                                                                                                                                                                                                                                                                                                                                                                                                    ; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 31.9              ;
; jaxa:u0|jaxa_autoStart:transmitclock|data_out,u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                                                                                                                                                                                                                                    ; jaxa:u0|jaxa_autoStart:transmitclock|data_out                   ; 25.9              ;
; jaxa:u0|jaxa_autoStart:receiveclock|data_out                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FPGA_CLK1_50                                                    ; 23.2              ;
; jaxa:u0|jaxa_autoStart:transmitclock|data_out,u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                                                                                                                                                                                                                                    ; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 15.3              ;
; jaxa:u0|jaxa_autoStart:receiveclock|data_out,u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                                                                                                                                                                                                                                     ; jaxa:u0|jaxa_autoStart:receiveclock|data_out                    ; 13.5              ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverDataValidOut,SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverEEPOut,SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverEOPOut ; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 7.8               ;
; FPGA_CLK1_50,jaxa:u0|jaxa_autoStart:transmitclock|data_out                                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 7.8               ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iSendStart                                                                                                                                                                                                                                                                                                                                   ; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 7.7               ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveNullOut                                                                                                                                                                                                                                                                                                                         ; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 7.6               ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveTimeCodeValidOut                                                                                                                                                                                                                                                                                                                ; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 7.6               ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitEOPAsynchronous                                                                                                                                                                                                                                                                                                                     ; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 7.6               ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitEEPAsynchronous                                                                                                                                                                                                                                                                                                                     ; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 7.3               ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverDataValidOut                                                                                                                                                                                                                                                                                                                   ; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 7.1               ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverEOPOut                                                                                                                                                                                                                                                                                                                         ; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 7.1               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                ; Destination Register                                                                                                                                                                                                                           ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; SpaceWireCODECIP:Jaxa_De0_Soc|iTransmitDataEnable                                                                                                                                                                                              ; SpaceWireCODECIP:Jaxa_De0_Soc|iTransmitDataEnable                                                                                                                                                                                              ; 8.289             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitCreditCount[6]                                                                                    ; SpaceWireCODECIP:Jaxa_De0_Soc|iTransmitFIFOReadEnable                                                                                                                                                                                          ; 8.160             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitCreditCount[5]                                                                                    ; SpaceWireCODECIP:Jaxa_De0_Soc|iTransmitFIFOReadEnable                                                                                                                                                                                          ; 8.160             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitCreditCount[4]                                                                                    ; SpaceWireCODECIP:Jaxa_De0_Soc|iTransmitFIFOReadEnable                                                                                                                                                                                          ; 8.160             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitCreditCount[2]                                                                                    ; SpaceWireCODECIP:Jaxa_De0_Soc|iTransmitFIFOReadEnable                                                                                                                                                                                          ; 8.160             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitCreditCount[1]                                                                                    ; SpaceWireCODECIP:Jaxa_De0_Soc|iTransmitFIFOReadEnable                                                                                                                                                                                          ; 8.160             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitCreditCount[3]                                                                                    ; SpaceWireCODECIP:Jaxa_De0_Soc|iTransmitFIFOReadEnable                                                                                                                                                                                          ; 8.160             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitCreditCount[0]                                                                                    ; SpaceWireCODECIP:Jaxa_De0_Soc|iTransmitFIFOReadEnable                                                                                                                                                                                          ; 8.160             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitFCTStart                                                                                          ; SpaceWireCODECIP:Jaxa_De0_Soc|iTransmitFIFOReadEnable                                                                                                                                                                                          ; 8.160             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iSendStart                                                                                                 ; SpaceWireCODECIP:Jaxa_De0_Soc|iTransmitFIFOReadEnable                                                                                                                                                                                          ; 8.160             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|SpaceWireCODECIPSynchronizeOnePulse:gotNCharacterPulse|iLatchedAsynchronous                              ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|SpaceWireCODECIPSynchronizeOnePulse:gotNCharacterPulse|iSynchronousRegister                              ; 7.826             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPSynchronizeOnePulse:transmitReadyPulse|iLatchedAsynchronous                                                                                                                                      ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPSynchronizeOnePulse:transmitReadyPulse|iSynchronousRegister                                                                                                                                      ; 7.696             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|SpaceWireCODECIPSynchronizeOnePulse:gotNullPulse|iLatchedAsynchronous                                    ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|SpaceWireCODECIPSynchronizeOnePulse:gotNullPulse|iSynchronousRegister                                    ; 7.632             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|SpaceWireCODECIPSynchronizeOnePulse:gotTimeCodePulse|iLatchedAsynchronous                                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|SpaceWireCODECIPSynchronizeOnePulse:gotTimeCodePulse|iSynchronousRegister                                ; 7.592             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:transmitEOPPulse|iLatchedAsynchronous  ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:transmitEOPPulse|iSynchronousRegister  ; 7.555             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|iGrayWritePointer[3]                                                                                                                                                        ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|iGrayWritePointer1[3]                                                                                                                                                       ; 7.464             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|iGrayWritePointer[4]                                                                                                                                                        ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|iGrayWritePointer1[4]                                                                                                                                                       ; 7.464             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|iGrayWritePointer[0]                                                                                                                                                        ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|iGrayWritePointer1[0]                                                                                                                                                       ; 7.444             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|iGrayWritePointer[5]                                                                                                                                                        ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|iGrayWritePointer1[5]                                                                                                                                                       ; 7.444             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:transmitEEPPulse|iLatchedAsynchronous  ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:transmitEEPPulse|iSynchronousRegister  ; 7.251             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveTimeCodeOut[1]                                                                                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTimeCodeControl:SpaceWireTimeCodeControl|iReceiveTimeCodeOutRegister[1]                                                                     ; 7.163             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveTimeCodeOut[4]                                                                                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTimeCodeControl:SpaceWireTimeCodeControl|iReceiveTimeCodeOutRegister[4]                                                                     ; 7.163             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|iGrayWritePointer[1]                                                                                                                                                        ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|iGrayWritePointer1[1]                                                                                                                                                       ; 7.152             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveTimeCodeOut[5]                                                                                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTimeCodeControl:SpaceWireTimeCodeControl|iReceiveTimeCodeOutRegister[5]                                                                     ; 7.150             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveTimeCodeOut[3]                                                                                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTimeCodeControl:SpaceWireTimeCodeControl|iReceiveTimeCodeOutRegister[3]                                                                     ; 7.150             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:receiveBytePulse|iLatchedAsynchronous  ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:receiveBytePulse|iSynchronousRegister  ; 7.096             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|SpaceWireCODECIPSynchronizeOnePulse:gotFCTPulse|iLatchedAsynchronous                                     ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|SpaceWireCODECIPSynchronizeOnePulse:gotFCTPulse|iSynchronousRegister                                     ; 7.086             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:receiveEOPPulse|iLatchedAsynchronous   ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:receiveEOPPulse|iSynchronousRegister   ; 7.079             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:receiveEEPPulse|iLatchedAsynchronous   ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:receiveEEPPulse|iSynchronousRegister   ; 7.058             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveTimeCodeOut[2]                                                                                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTimeCodeControl:SpaceWireTimeCodeControl|iReceiveTimeCodeOutRegister[2]                                                                     ; 7.009             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|iGrayWritePointer[2]                                                                                                                                                        ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|iGrayWritePointer1[2]                                                                                                                                                       ; 6.953             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:transmitBytePulse|iLatchedAsynchronous ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:transmitBytePulse|iSynchronousRegister ; 6.898             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveTimeCodeOut[6]                                                                                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTimeCodeControl:SpaceWireTimeCodeControl|iReceiveTimeCodeOutRegister[6]                                                                     ; 6.876             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveTimeCodeOut[0]                                                                                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTimeCodeControl:SpaceWireTimeCodeControl|iReceiveTimeCodeOutRegister[0]                                                                     ; 6.863             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|iMiddleOfReceivePacket                                                                                                                                                                                           ; SpaceWireCODECIP:Jaxa_De0_Soc|iMiddleOfReceivePacketSynchronized                                                                                                                                                                               ; 6.755             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveTimeCodeOut[7]                                                                                ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTimeCodeControl:SpaceWireTimeCodeControl|iReceiveTimeCodeOutRegister[7]                                                                     ; 6.736             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iCreditErrorNCharactorOverFlow                                                                             ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|iEnableTransmit                                                                                          ; 6.601             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iCreditErrorFCTOverFlow                                                                                    ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|iEnableTransmit                                                                                          ; 6.461             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|SpaceWireCODECIPSynchronizeOnePulse:errorPulse|iLatchedAsynchronous                                      ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|SpaceWireCODECIPSynchronizeOnePulse:errorPulse|iSynchronousRegister                                      ; 6.158             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iDisconnectErrorOut                                                                                   ; jaxa:u0|jaxa_errorStatus:errorstatus|readdata[5]                                                                                                                                                                                               ; 4.557             ;
; jaxa:u0|jaxa_transmitFIFODataIn:transmitfifodatain|data_out[5]                                                                                                                                                                                 ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|altsyncram:dpram_rtl_0|altsyncram_etp1:auto_generated|ram_block1a5~porta_datain_reg0                                                                                       ; 4.441             ;
; jaxa:u0|jaxa_transmitFIFODataIn:transmitfifodatain|data_out[3]                                                                                                                                                                                 ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|altsyncram:dpram_rtl_0|altsyncram_etp1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                       ; 4.441             ;
; jaxa:u0|jaxa_transmitFIFODataIn:transmitfifodatain|data_out[8]                                                                                                                                                                                 ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|altsyncram:dpram_rtl_0|altsyncram_etp1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                       ; 4.441             ;
; jaxa:u0|jaxa_transmitFIFODataIn:transmitfifodatain|data_out[4]                                                                                                                                                                                 ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|altsyncram:dpram_rtl_0|altsyncram_etp1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                       ; 4.404             ;
; jaxa:u0|jaxa_transmitFIFODataIn:transmitfifodatain|data_out[2]                                                                                                                                                                                 ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|altsyncram:dpram_rtl_0|altsyncram_etp1:auto_generated|ram_block1a2~porta_datain_reg0                                                                                       ; 4.404             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iParityErrorOut                                                                                       ; jaxa:u0|jaxa_errorStatus:errorstatus|readdata[2]                                                                                                                                                                                               ; 4.300             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iEscapeErrorOut                                                                                       ; jaxa:u0|jaxa_errorStatus:errorstatus|readdata[2]                                                                                                                                                                                               ; 4.300             ;
; jaxa:u0|jaxa_transmitFIFODataIn:transmitfifodatain|data_out[0]                                                                                                                                                                                 ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|altsyncram:dpram_rtl_0|altsyncram_etp1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                       ; 4.212             ;
; jaxa:u0|jaxa_autoStart:transmitfifowriteenable|data_out                                                                                                                                                                                        ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|iWritePointer[4]                                                                                                                                                           ; 4.196             ;
; jaxa:u0|jaxa_transmitFIFODataIn:transmitfifodatain|data_out[6]                                                                                                                                                                                 ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|altsyncram:dpram_rtl_0|altsyncram_etp1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                       ; 4.176             ;
; jaxa:u0|jaxa_transmitFIFODataIn:transmitfifodatain|data_out[1]                                                                                                                                                                                 ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|altsyncram:dpram_rtl_0|altsyncram_etp1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                       ; 4.176             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|transmitterWriteState.transmitterWriteStateWrite0                                                                                                                                                                ; SpaceWireCODECIP:Jaxa_De0_Soc|iTransmitDataEnable                                                                                                                                                                                              ; 4.075             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|transmitterWriteState.transmitterWriteStateWrite1                                                                                                                                                                ; SpaceWireCODECIP:Jaxa_De0_Soc|iTransmitDataEnable                                                                                                                                                                                              ; 4.075             ;
; jaxa:u0|jaxa_autoStart:tickin|data_out                                                                                                                                                                                                         ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tickin_s1_translator|av_readdata_pre[0]                                                                                                                        ; 4.046             ;
; jaxa:u0|jaxa_transmitFIFODataIn:transmitfifodatain|data_out[7]                                                                                                                                                                                 ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|altsyncram:dpram_rtl_0|altsyncram_etp1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                       ; 3.969             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|iWritePointer4[3]                                                                                                                                                          ; SpaceWireCODECIP:Jaxa_De0_Soc|transmitterWriteState.transmitterWriteStateReset0                                                                                                                                                                ; 3.895             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|iReadPointer[3]                                                                                                                                                            ; SpaceWireCODECIP:Jaxa_De0_Soc|transmitterWriteState.transmitterWriteStateReset0                                                                                                                                                                ; 3.895             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|transmitterWriteState.transmitterWriteStateReset0                                                                                                                                                                ; SpaceWireCODECIP:Jaxa_De0_Soc|transmitterWriteState.transmitterWriteStateReset0                                                                                                                                                                ; 3.895             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPSynchronizeOnePulse:transmitReadyPulse|iSynchronousClear                                                                                                                                         ; SpaceWireCODECIP:Jaxa_De0_Soc|transmitterWriteState.transmitterWriteStateReset0                                                                                                                                                                ; 3.895             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|iReadPointer[0]                                                                                                                                                            ; SpaceWireCODECIP:Jaxa_De0_Soc|transmitterWriteState.transmitterWriteStateReset0                                                                                                                                                                ; 3.895             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|iWritePointer4[0]                                                                                                                                                          ; SpaceWireCODECIP:Jaxa_De0_Soc|transmitterWriteState.transmitterWriteStateReset0                                                                                                                                                                ; 3.895             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|iReadPointer[1]                                                                                                                                                            ; SpaceWireCODECIP:Jaxa_De0_Soc|transmitterWriteState.transmitterWriteStateReset0                                                                                                                                                                ; 3.895             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|iWritePointer4[1]                                                                                                                                                          ; SpaceWireCODECIP:Jaxa_De0_Soc|transmitterWriteState.transmitterWriteStateReset0                                                                                                                                                                ; 3.895             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|iReadPointer[2]                                                                                                                                                            ; SpaceWireCODECIP:Jaxa_De0_Soc|transmitterWriteState.transmitterWriteStateReset0                                                                                                                                                                ; 3.895             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|iWritePointer4[2]                                                                                                                                                          ; SpaceWireCODECIP:Jaxa_De0_Soc|transmitterWriteState.transmitterWriteStateReset0                                                                                                                                                                ; 3.895             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|transmitterWriteState.transmitterWriteStateIdle                                                                                                                                                                  ; SpaceWireCODECIP:Jaxa_De0_Soc|transmitterWriteState.transmitterWriteStateReset0                                                                                                                                                                ; 3.895             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|iReadPointer[4]                                                                                                                                                            ; SpaceWireCODECIP:Jaxa_De0_Soc|transmitterWriteState.transmitterWriteStateReset0                                                                                                                                                                ; 3.895             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|iWritePointer4[4]                                                                                                                                                          ; SpaceWireCODECIP:Jaxa_De0_Soc|transmitterWriteState.transmitterWriteStateReset0                                                                                                                                                                ; 3.895             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|iWriteReset                                                                                                                                                                ; SpaceWireCODECIP:Jaxa_De0_Soc|transmitterWriteState.transmitterWriteStateReset0                                                                                                                                                                ; 3.895             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|iWritePointer4[5]                                                                                                                                                          ; SpaceWireCODECIP:Jaxa_De0_Soc|transmitterWriteState.transmitterWriteStateReset0                                                                                                                                                                ; 3.895             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:transmitFIFO|iReadPointer[5]                                                                                                                                                            ; SpaceWireCODECIP:Jaxa_De0_Soc|transmitterWriteState.transmitterWriteStateReset0                                                                                                                                                                ; 3.895             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|iMiddleOfTransmitPacket                                                                                                                                                                                          ; SpaceWireCODECIP:Jaxa_De0_Soc|transmitterWriteState.transmitterWriteStateReset0                                                                                                                                                                ; 3.895             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|iSpaceWireResetOut                                                                                       ; SpaceWireCODECIP:Jaxa_De0_Soc|transmitterWriteState.transmitterWriteStateReset0                                                                                                                                                                ; 3.895             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|transmitterWriteState.transmitterWriteStateReset1                                                                                                                                                                ; SpaceWireCODECIP:Jaxa_De0_Soc|transmitterWriteState.transmitterWriteStateReset0                                                                                                                                                                ; 3.864             ;
; jaxa:u0|jaxa_autoStart:receiveclock|data_out                                                                                                                                                                                                   ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:receiveclock_s1_translator|av_readdata_pre[0]                                                                                                                  ; 3.807             ;
; jaxa:u0|jaxa_autoStart:linkdisable|data_out                                                                                                                                                                                                    ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|iCharacterSequenceError                                                                                  ; 3.761             ;
; jaxa:u0|jaxa_autoStart:statisticalinformationclear|data_out                                                                                                                                                                                    ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[0]                                                        ; 3.740             ;
; debounce_db:db_system_spwulight_b|PB_down                                                                                                                                                                                                      ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|iReceiveEEPCount[0]                                                        ; 3.740             ;
; jaxa:u0|jaxa_autoStart:receivefiforeadenable|data_out                                                                                                                                                                                          ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPFIFO9x64:receiveFIFO|altsyncram:dpram_rtl_0|altsyncram_o3j1:auto_generated|ram_block1a0~portb_address_reg0                                                                                       ; 3.598             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iOutstandingCount[4]                                                                                       ; jaxa:u0|jaxa_creditCount:outstandingcount|readdata[4]                                                                                                                                                                                          ; 3.554             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iOutstandingCount[0]                                                                                       ; jaxa:u0|jaxa_creditCount:outstandingcount|readdata[0]                                                                                                                                                                                          ; 3.554             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iOutstandingCount[3]                                                                                       ; jaxa:u0|jaxa_creditCount:outstandingcount|readdata[3]                                                                                                                                                                                          ; 3.547             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iOutstandingCount[5]                                                                                       ; jaxa:u0|jaxa_creditCount:outstandingcount|readdata[5]                                                                                                                                                                                          ; 3.547             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iOutstandingCount[2]                                                                                       ; jaxa:u0|jaxa_creditCount:outstandingcount|readdata[2]                                                                                                                                                                                          ; 3.539             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iOutstandingCount[1]                                                                                       ; jaxa:u0|jaxa_creditCount:outstandingcount|readdata[1]                                                                                                                                                                                          ; 3.539             ;
; jaxa:u0|jaxa_autoStart:autostart|data_out                                                                                                                                                                                                      ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|iTimer12p8usStart                                                                                        ; 3.499             ;
; jaxa:u0|jaxa_autoStart:linkstart|data_out                                                                                                                                                                                                      ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|iTimer12p8usStart                                                                                        ; 3.487             ;
; jaxa:u0|jaxa_autoStart:transmitclock|data_out                                                                                                                                                                                                  ; jaxa:u0|jaxa_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmitclock_s1_translator|av_readdata_pre[0]                                                                                                                 ; 3.381             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverEOPOut                                                                                       ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverEOPOut                                                                                       ; 3.073             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveNullOut                                                                                       ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveNullOut                                                                                       ; 3.064             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitEOPAsynchronous                                                                                   ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitEOPAsynchronous                                                                                   ; 2.955             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitEEPAsynchronous                                                                                   ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitEEPAsynchronous                                                                                   ; 2.929             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveFCTOut                                                                                        ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveFCTOut                                                                                        ; 2.926             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverEEPOut                                                                                       ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverEEPOut                                                                                       ; 2.909             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitByteAsynchronous                                                                                  ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitByteAsynchronous                                                                                  ; 2.886             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveTimeCodeValidOut                                                                              ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveTimeCodeValidOut                                                                              ; 2.712             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverDataValidOut                                                                                 ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverDataValidOut                                                                                 ; 2.709             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveFIFOWriteEnable                                                                               ; jaxa:u0|jaxa_receiveActivity:receiveactivity|readdata[0]                                                                                                                                                                                       ; 2.701             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|SpaceWireCODECIPSynchronizeOnePulse:gotFCTPulse|iSynchronousRegister                                     ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStateMachine:spaceWireStateMachine|SpaceWireCODECIPSynchronizeOnePulse:gotFCTPulse|iSynchronousRegister                                     ; 2.536             ;
; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:transmitBytePulse|iSynchronousClear    ; SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount|SpaceWireCODECIPSynchronizeOnePulse:transmitBytePulse|iSynchronousRegister ; 2.526             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSEMA4U23C6 for design "jaxa"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "jaxa:u0|jaxa_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184025): 4 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins.
    Info (184026): differential I/O pin "dout_a" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "dout_a(n)". File: /run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_jaxa/rtl/spw_jaxa.v Line: 9
    Info (184026): differential I/O pin "sout_a" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "sout_a(n)". File: /run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_jaxa/rtl/spw_jaxa.v Line: 10
    Info (184026): differential I/O pin "din_a" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "din_a(n)". File: /run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_jaxa/rtl/spw_jaxa.v Line: 5
    Info (184026): differential I/O pin "sin_a" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "sin_a(n)". File: /run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_jaxa/rtl/spw_jaxa.v Line: 6
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 2 clocks (2 global)
    Info (11162): jaxa:u0|jaxa_hps_0:hps_0|jaxa_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 7 fanout uses global clock CLKCTRL_G15
    Info (11162): jaxa:u0|jaxa_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 486 fanout uses global clock CLKCTRL_G10
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 4479 fanout uses global clock CLKCTRL_G7
    Info (11162): jaxa:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 with 4351 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332104): Reading SDC File: 'sdc/jaxa.out.sdc'
Info (332104): Reading SDC File: 'jaxa/synthesis/submodules/altera_reset_controller.sdc'
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: u0|hps_0|fpga_interfaces|hps2fpga|clk  to: jaxa:u0|jaxa_hps_0:hps_0|jaxa_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2821
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 18 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   10.000 FPGA_CLK1_50
    Info (332111):   10.000 jaxa:u0|jaxa_autoStart:receiveclock|data_out
    Info (332111):   10.000 jaxa:u0|jaxa_autoStart:tickin|data_out
    Info (332111):   10.000 jaxa:u0|jaxa_autoStart:transmitclock|data_out
    Info (332111):   10.000 SpaceWireCODECIP:Jaxa_De0_Soc|iTransmitDataEnable
    Info (332111):   10.000 SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iDisconnectErrorOut
    Info (332111):   10.000 SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveFCTOut
    Info (332111):   10.000 SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveNullOut
    Info (332111):   10.000 SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverDataValidOut
    Info (332111):   10.000 SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverEEPOut
    Info (332111):   10.000 SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverEOPOut
    Info (332111):   10.000 SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveTimeCodeValidOut
    Info (332111):   10.000 SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iSendStart
    Info (332111):   10.000 SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitByteAsynchronous
    Info (332111):   10.000 SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitEEPAsynchronous
    Info (332111):   10.000 SpaceWireCODECIP:Jaxa_De0_Soc|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitEOPAsynchronous
    Info (332111):    3.333 u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   10.000 u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 9 registers into blocks of type Block RAM
Info (223000): Starting Vectorless Power Activity Estimation
Info (223001): Completed Vectorless Power Activity Estimation
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:17
Warning (170136): Design uses Placement Effort Multiplier = 4.0.  Using a Placement Effort Multiplier > 1.0 can increase processing time, especially when used during a second or third fitting attempt.
Info (170189): Fitter placement preparation operations beginning
Info (223000): Starting Vectorless Power Activity Estimation
Info (223001): Completed Vectorless Power Activity Estimation
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:52
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:08
Info (170193): Fitter routing operations beginning
Info (223000): Starting Vectorless Power Activity Estimation
Info (223001): Completed Vectorless Power Activity Estimation
Info (170089): 1e+03 ns of routing delay (approximately 1.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:05:01
Info (11888): Total time spent on timing analysis during the Fitter is 35.15 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:28
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file /run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_jaxa/output_files/jaxa.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 2267 megabytes
    Info: Processing ended: Mon Mar 26 21:07:06 2018
    Info: Elapsed time: 00:09:12
    Info: Total CPU time (on all processors): 00:13:49


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_jaxa/output_files/jaxa.fit.smsg.


