TimeQuest Timing Analyzer report for processador
Wed Jul 19 05:24:01 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'
 13. Slow Model Hold: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'
 14. Slow Model Hold: 'clk'
 15. Slow Model Recovery: 'clk'
 16. Slow Model Removal: 'clk'
 17. Slow Model Minimum Pulse Width: 'clk'
 18. Slow Model Minimum Pulse Width: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'clk'
 27. Fast Model Setup: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'
 28. Fast Model Hold: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'
 29. Fast Model Hold: 'clk'
 30. Fast Model Recovery: 'clk'
 31. Fast Model Removal: 'clk'
 32. Fast Model Minimum Pulse Width: 'clk'
 33. Fast Model Minimum Pulse Width: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Setup Transfers
 40. Hold Transfers
 41. Recovery Transfers
 42. Removal Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; processador                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C50F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------+
; Clock Name                                                                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                 ;
+-------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------+
; clk                                                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                                 ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg } ;
+-------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                   ;
+------------+-----------------+-------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                          ; Note ;
+------------+-----------------+-------------------------------------------------------------------------------------+------+
; 110.78 MHz ; 110.78 MHz      ; clk                                                                                 ;      ;
; 147.67 MHz ; 147.67 MHz      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;      ;
+------------+-----------------+-------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                     ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                 ; -8.027 ; -689.283      ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -7.225 ; -55.397       ;
+-------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                      ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -1.996 ; -10.911       ;
; clk                                                                                 ; -1.654 ; -24.476       ;
+-------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -2.542 ; -9.755        ;
+-------+--------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -1.026 ; -2.865        ;
+-------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                       ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                 ; -1.627 ; -273.810      ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500  ; 0.000         ;
+-------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.027 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -1.198     ; 7.865      ;
; -7.991 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -1.198     ; 7.829      ;
; -7.746 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -1.198     ; 7.584      ;
; -7.519 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -1.187     ; 7.368      ;
; -7.483 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -1.187     ; 7.332      ;
; -7.453 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -1.177     ; 7.312      ;
; -7.417 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -1.177     ; 7.276      ;
; -7.399 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -1.177     ; 7.258      ;
; -7.390 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -1.187     ; 7.239      ;
; -7.369 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1]                                      ; clk          ; clk         ; 1.000        ; -1.202     ; 7.203      ;
; -7.366 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2]                                      ; clk          ; clk         ; 1.000        ; -1.202     ; 7.200      ;
; -7.366 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3]                                      ; clk          ; clk         ; 1.000        ; -1.202     ; 7.200      ;
; -7.363 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -1.177     ; 7.222      ;
; -7.359 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -1.196     ; 7.199      ;
; -7.354 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -1.187     ; 7.203      ;
; -7.333 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1]                                      ; clk          ; clk         ; 1.000        ; -1.202     ; 7.167      ;
; -7.330 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2]                                      ; clk          ; clk         ; 1.000        ; -1.202     ; 7.164      ;
; -7.330 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3]                                      ; clk          ; clk         ; 1.000        ; -1.202     ; 7.164      ;
; -7.323 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -1.196     ; 7.163      ;
; -7.218 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -1.187     ; 7.067      ;
; -7.217 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -1.185     ; 7.068      ;
; -7.203 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -1.196     ; 7.043      ;
; -7.183 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -1.196     ; 7.023      ;
; -7.181 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -1.185     ; 7.032      ;
; -7.167 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -1.196     ; 7.007      ;
; -7.152 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -1.177     ; 7.011      ;
; -7.147 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -1.196     ; 6.987      ;
; -7.122 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -1.197     ; 6.961      ;
; -7.121 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -1.197     ; 6.960      ;
; -7.098 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -1.177     ; 6.957      ;
; -7.089 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -1.187     ; 6.938      ;
; -7.088 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1]                                      ; clk          ; clk         ; 1.000        ; -1.202     ; 6.922      ;
; -7.086 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -1.197     ; 6.925      ;
; -7.085 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -1.197     ; 6.924      ;
; -7.085 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2]                                      ; clk          ; clk         ; 1.000        ; -1.202     ; 6.919      ;
; -7.085 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3]                                      ; clk          ; clk         ; 1.000        ; -1.202     ; 6.919      ;
; -7.065 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -1.197     ; 6.904      ;
; -7.058 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -1.196     ; 6.898      ;
; -7.029 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -1.197     ; 6.868      ;
; -6.933 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -1.197     ; 6.772      ;
; -6.916 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -1.185     ; 6.767      ;
; -6.902 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -1.196     ; 6.742      ;
; -6.897 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -1.197     ; 6.736      ;
; -6.882 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -1.196     ; 6.722      ;
; -6.829 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 7.865      ;
; -6.821 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -1.197     ; 6.660      ;
; -6.820 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -1.197     ; 6.659      ;
; -6.793 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 7.829      ;
; -6.764 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -1.197     ; 6.603      ;
; -6.748 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -1.197     ; 6.587      ;
; -6.712 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -1.197     ; 6.551      ;
; -6.632 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -1.197     ; 6.471      ;
; -6.548 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 7.584      ;
; -6.528 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -1.197     ; 6.367      ;
; -6.492 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -1.197     ; 6.331      ;
; -6.447 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -1.197     ; 6.286      ;
; -6.413 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 7.449      ;
; -6.377 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 7.413      ;
; -6.326 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -1.186     ; 6.176      ;
; -6.324 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -1.186     ; 6.174      ;
; -6.309 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 7.345      ;
; -6.306 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 7.342      ;
; -6.290 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -1.186     ; 6.140      ;
; -6.288 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -1.186     ; 6.138      ;
; -6.259 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.010     ; 7.285      ;
; -6.227 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -1.197     ; 6.066      ;
; -6.212 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -1.177     ; 6.071      ;
; -6.208 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -1.197     ; 6.047      ;
; -6.193 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -1.197     ; 6.032      ;
; -6.179 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; clk          ; clk         ; 1.000        ; -1.177     ; 6.038      ;
; -6.176 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -1.177     ; 6.035      ;
; -6.172 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -1.197     ; 6.011      ;
; -6.157 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -1.197     ; 5.996      ;
; -6.143 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; clk          ; clk         ; 1.000        ; -1.177     ; 6.002      ;
; -6.134 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -1.186     ; 5.984      ;
; -6.132 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -1.186     ; 5.982      ;
; -6.132 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 7.168      ;
; -6.098 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -1.186     ; 5.948      ;
; -6.096 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -1.186     ; 5.946      ;
; -6.095 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -1.188     ; 5.943      ;
; -6.062 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -1.174     ; 5.924      ;
; -6.059 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -1.188     ; 5.907      ;
; -6.030 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -1.175     ; 5.891      ;
; -6.030 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -1.175     ; 5.891      ;
; -6.026 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -1.174     ; 5.888      ;
; -6.025 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -1.186     ; 5.875      ;
; -6.023 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -1.186     ; 5.873      ;
; -6.001 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|regd:d|ffd1bit:FF4|q_reg      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 7.037      ;
; -5.994 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -1.175     ; 5.855      ;
; -5.994 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -1.175     ; 5.855      ;
; -5.940 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 6.976      ;
; -5.911 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -1.177     ; 5.770      ;
; -5.907 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -1.197     ; 5.746      ;
; -5.892 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -1.197     ; 5.731      ;
; -5.878 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; clk          ; clk         ; 1.000        ; -1.177     ; 5.737      ;
; -5.867 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[8]                      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.012     ; 6.891      ;
; -5.833 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -1.186     ; 5.683      ;
; -5.831 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -1.186     ; 5.681      ;
; -5.822 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -1.188     ; 5.670      ;
; -5.808 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.024     ; 6.820      ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                              ; Launch Clock ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -7.225 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.632      ; 7.415      ;
; -7.189 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.632      ; 7.379      ;
; -7.097 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.633      ; 7.279      ;
; -7.061 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.633      ; 7.243      ;
; -6.999 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.791      ; 7.174      ;
; -6.963 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.791      ; 7.138      ;
; -6.962 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.472      ; 6.650      ;
; -6.926 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.472      ; 6.614      ;
; -6.925 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.495      ; 7.089      ;
; -6.924 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.632      ; 7.114      ;
; -6.889 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.495      ; 7.053      ;
; -6.852 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.620      ; 7.020      ;
; -6.816 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.620      ; 6.984      ;
; -6.798 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.601      ; 6.944      ;
; -6.796 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.633      ; 6.978      ;
; -6.762 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.601      ; 6.908      ;
; -6.698 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.791      ; 6.873      ;
; -6.661 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.472      ; 6.349      ;
; -6.624 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.495      ; 6.788      ;
; -6.551 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.620      ; 6.719      ;
; -6.539 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.472      ; 6.822      ;
; -6.503 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.472      ; 6.786      ;
; -6.497 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.601      ; 6.643      ;
; -6.238 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.472      ; 6.521      ;
; -5.504 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.830      ; 6.892      ;
; -5.499 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.830      ; 6.887      ;
; -5.387 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.820      ; 6.765      ;
; -5.376 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.831      ; 6.756      ;
; -5.371 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.831      ; 6.751      ;
; -5.278 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.989      ; 6.651      ;
; -5.273 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.989      ; 6.646      ;
; -5.259 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.821      ; 6.629      ;
; -5.241 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.670      ; 6.127      ;
; -5.236 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.670      ; 6.122      ;
; -5.204 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.693      ; 6.566      ;
; -5.199 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.693      ; 6.561      ;
; -5.161 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.979      ; 6.524      ;
; -5.131 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.818      ; 6.497      ;
; -5.130 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.830      ; 6.518      ;
; -5.126 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.818      ; 6.492      ;
; -5.124 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.660      ; 6.000      ;
; -5.087 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.683      ; 6.439      ;
; -5.077 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.799      ; 6.421      ;
; -5.072 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.799      ; 6.416      ;
; -5.014 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.808      ; 6.370      ;
; -5.002 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.831      ; 6.382      ;
; -4.960 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.789      ; 6.294      ;
; -4.935 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.806      ; 6.299      ;
; -4.904 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.989      ; 6.277      ;
; -4.867 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.670      ; 5.753      ;
; -4.830 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.693      ; 6.192      ;
; -4.827 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.818      ; 6.203      ;
; -4.818 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.670      ; 6.299      ;
; -4.813 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.670      ; 6.294      ;
; -4.807 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.807      ; 6.163      ;
; -4.757 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.818      ; 6.123      ;
; -4.709 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.965      ; 6.058      ;
; -4.703 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.799      ; 6.047      ;
; -4.701 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.660      ; 6.172      ;
; -4.699 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.819      ; 6.067      ;
; -4.691 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.829      ; 6.078      ;
; -4.672 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.646      ; 5.534      ;
; -4.635 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.669      ; 5.973      ;
; -4.601 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.977      ; 5.962      ;
; -4.564 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.658      ; 5.438      ;
; -4.563 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.830      ; 5.942      ;
; -4.562 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.794      ; 5.904      ;
; -4.527 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.681      ; 5.877      ;
; -4.508 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.775      ; 5.828      ;
; -4.496 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.820      ; 5.874      ;
; -4.468 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.820      ; 5.846      ;
; -4.465 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.988      ; 5.837      ;
; -4.454 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.806      ; 5.808      ;
; -4.446 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.807      ; 5.811      ;
; -4.444 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.670      ; 5.925      ;
; -4.428 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.669      ; 5.313      ;
; -4.400 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.787      ; 5.732      ;
; -4.391 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.692      ; 5.752      ;
; -4.368 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.821      ; 5.738      ;
; -4.340 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.821      ; 5.710      ;
; -4.318 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.808      ; 5.675      ;
; -4.318 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.817      ; 5.683      ;
; -4.315 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.807      ; 5.680      ;
; -4.270 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.979      ; 5.633      ;
; -4.264 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.798      ; 5.607      ;
; -4.249 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.646      ; 5.706      ;
; -4.242 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.979      ; 5.605      ;
; -4.233 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.660      ; 5.109      ;
; -4.220 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.966      ; 5.570      ;
; -4.205 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.660      ; 5.081      ;
; -4.196 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.683      ; 5.548      ;
; -4.187 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.808      ; 5.544      ;
; -4.183 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.647      ; 5.046      ;
; -4.171 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.807      ; 5.536      ;
; -4.168 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.683      ; 5.520      ;
; -4.146 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.670      ; 5.485      ;
; -4.141 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.658      ; 5.610      ;
; -4.140 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[11]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.966      ; 5.490      ;
; -4.134 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.807      ; 5.499      ;
; -4.133 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.828      ; 5.519      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                              ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.996 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 4.697      ; 2.951      ;
; -1.762 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 4.507      ; 2.995      ;
; -1.496 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 4.697      ; 2.951      ;
; -1.434 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 4.539      ; 3.355      ;
; -1.357 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 4.378      ; 3.271      ;
; -1.284 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 4.538      ; 3.504      ;
; -1.280 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 4.526      ; 3.496      ;
; -1.262 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 4.507      ; 2.995      ;
; -1.016 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 4.378      ; 3.612      ;
; -0.934 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 4.539      ; 3.355      ;
; -0.857 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 4.378      ; 3.271      ;
; -0.784 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 4.538      ; 3.504      ;
; -0.782 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 4.401      ; 3.869      ;
; -0.780 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 4.526      ; 3.496      ;
; -0.516 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 4.378      ; 3.612      ;
; -0.282 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 4.401      ; 3.869      ;
; 0.081  ; RAM256x16:ram0|data_r[12]                                                           ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.972      ; 1.553      ;
; 0.253  ; RAM256x16:ram0|data_r[14]                                                           ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.814      ; 1.567      ;
; 0.401  ; RAM256x16:ram0|data_r[13]                                                           ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.801      ; 1.702      ;
; 0.528  ; RAM256x16:ram0|data_r[15]                                                           ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.813      ; 1.841      ;
; 0.654  ; RAM256x16:ram0|data_r[10]                                                           ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.785      ; 1.939      ;
; 0.801  ; RAM256x16:ram0|data_r[8]                                                            ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.656      ; 1.957      ;
; 1.125  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[15]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.815      ; 2.440      ;
; 1.208  ; RAM256x16:ram0|data_r[11]                                                           ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.679      ; 2.387      ;
; 1.259  ; RAM256x16:ram0|data_r[9]                                                            ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.656      ; 2.415      ;
; 1.285  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.660      ; 2.445      ;
; 1.447  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.831      ; 2.778      ;
; 1.457  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.979      ; 2.936      ;
; 1.474  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.808      ; 2.782      ;
; 1.515  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.789      ; 2.804      ;
; 1.568  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.982      ; 3.050      ;
; 1.611  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.812      ; 2.923      ;
; 1.616  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.803      ; 2.919      ;
; 1.667  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.811      ; 2.978      ;
; 1.668  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.683      ; 2.851      ;
; 1.672  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.797      ; 2.969      ;
; 1.720  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.821      ; 3.041      ;
; 1.775  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.830      ; 3.105      ;
; 1.778  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.816      ; 3.094      ;
; 1.795  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.989      ; 3.284      ;
; 1.795  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.818      ; 3.113      ;
; 1.834  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.810      ; 3.144      ;
; 1.848  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[11]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.807      ; 3.155      ;
; 1.857  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.820      ; 3.177      ;
; 1.874  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.658      ; 3.032      ;
; 1.889  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.811      ; 3.200      ;
; 1.913  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.824      ; 3.237      ;
; 1.913  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.824      ; 3.237      ;
; 1.915  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.815      ; 3.230      ;
; 1.938  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.816      ; 3.254      ;
; 1.961  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.974      ; 3.435      ;
; 1.971  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.809      ; 3.280      ;
; 1.994  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.974      ; 3.468      ;
; 1.997  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.803      ; 3.300      ;
; 2.011  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.816      ; 3.327      ;
; 2.032  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[15]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.823      ; 3.355      ;
; 2.050  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.823      ; 3.373      ;
; 2.053  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.977      ; 3.530      ;
; 2.054  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.670      ; 3.224      ;
; 2.060  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.803      ; 3.363      ;
; 2.064  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.649      ; 3.213      ;
; 2.070  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.806      ; 3.376      ;
; 2.093  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.803      ; 3.396      ;
; 2.094  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[11]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.820      ; 3.414      ;
; 2.104  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.660      ; 3.264      ;
; 2.111  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.787      ; 3.398      ;
; 2.127  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.979      ; 3.606      ;
; 2.134  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[15]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.815      ; 3.449      ;
; 2.142  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.789      ; 3.431      ;
; 2.149  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.660      ; 3.309      ;
; 2.159  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.816      ; 3.475      ;
; 2.172  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.974      ; 3.646      ;
; 2.182  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.979      ; 3.661      ;
; 2.189  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.803      ; 3.492      ;
; 2.191  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.823      ; 3.514      ;
; 2.199  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.808      ; 3.507      ;
; 2.216  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.815      ; 3.531      ;
; 2.226  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.808      ; 3.534      ;
; 2.229  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.778      ; 3.507      ;
; 2.231  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[11]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.819      ; 3.550      ;
; 2.236  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.649      ; 3.385      ;
; 2.264  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.681      ; 3.445      ;
; 2.269  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.968      ; 3.737      ;
; 2.282  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.799      ; 3.581      ;
; 2.286  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.797      ; 3.583      ;
; 2.289  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.815      ; 3.604      ;
; 2.296  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.815      ; 3.611      ;
; 2.306  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.816      ; 3.622      ;
; 2.311  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.831      ; 3.642      ;
; 2.316  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.819      ; 3.635      ;
; 2.317  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.658      ; 3.475      ;
; 2.337  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[15]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.811      ; 3.648      ;
; 2.339  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.816      ; 3.655      ;
; 2.355  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.818      ; 3.673      ;
; 2.383  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.678      ; 3.561      ;
; 2.392  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.655      ; 3.547      ;
; 2.393  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.683      ; 3.576      ;
; 2.431  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[11]                     ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.682      ; 3.613      ;
; 2.435  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.816      ; 3.751      ;
; 2.443  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.815      ; 3.758      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                                      ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.654 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 3.906      ; 2.768      ;
; -1.645 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 3.906      ; 2.777      ;
; -1.154 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 3.906      ; 2.768      ;
; -1.145 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 3.906      ; 2.777      ;
; -0.951 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.709      ; 2.274      ;
; -0.948 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.709      ; 2.277      ;
; -0.775 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.709      ; 2.450      ;
; -0.755 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[4]                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.704      ; 2.465      ;
; -0.727 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.718      ; 2.507      ;
; -0.681 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0]                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.708      ; 2.543      ;
; -0.672 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[18]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.729      ; 2.573      ;
; -0.564 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[24]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.719      ; 2.671      ;
; -0.550 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 3.906      ; 3.872      ;
; -0.460 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2]                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.704      ; 2.760      ;
; -0.460 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3]                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.704      ; 2.760      ;
; -0.457 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1]                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.704      ; 2.763      ;
; -0.456 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[20]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.719      ; 2.779      ;
; -0.456 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[19]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.719      ; 2.779      ;
; -0.451 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.709      ; 2.274      ;
; -0.448 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.709      ; 2.277      ;
; -0.432 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[14]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.729      ; 2.813      ;
; -0.432 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[13]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.729      ; 2.813      ;
; -0.430 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[17]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.729      ; 2.815      ;
; -0.428 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[16]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.729      ; 2.817      ;
; -0.411 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.709      ; 2.814      ;
; -0.409 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.718      ; 2.825      ;
; -0.394 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[0]                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.722      ; 2.844      ;
; -0.394 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[1]                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.722      ; 2.844      ;
; -0.371 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[3]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.731      ; 2.876      ;
; -0.371 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.731      ; 2.876      ;
; -0.348 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[5]                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.704      ; 2.872      ;
; -0.339 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[3]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.732      ; 2.909      ;
; -0.322 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[12]                                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.725      ; 2.919      ;
; -0.322 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[13]                                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.725      ; 2.919      ;
; -0.322 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[14]                                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.725      ; 2.919      ;
; -0.322 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[15]                                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.725      ; 2.919      ;
; -0.309 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[27]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.725      ; 2.932      ;
; -0.304 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[14]                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.710      ; 2.922      ;
; -0.298 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[9]                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.710      ; 2.928      ;
; -0.297 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[12]                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.710      ; 2.929      ;
; -0.292 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[13]                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.710      ; 2.934      ;
; -0.292 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[8]                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.710      ; 2.934      ;
; -0.292 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[10]                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.710      ; 2.934      ;
; -0.275 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.709      ; 2.450      ;
; -0.255 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[4]                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.704      ; 2.465      ;
; -0.235 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.709      ; 2.990      ;
; -0.227 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.718      ; 2.507      ;
; -0.211 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.709      ; 3.014      ;
; -0.189 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.729      ; 3.056      ;
; -0.187 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.709      ; 3.038      ;
; -0.186 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[4]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.709      ; 3.039      ;
; -0.184 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[25]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.725      ; 3.057      ;
; -0.184 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[26]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.725      ; 3.057      ;
; -0.183 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[2]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.718      ; 3.051      ;
; -0.181 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0]                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.708      ; 2.543      ;
; -0.179 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[22]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.725      ; 3.062      ;
; -0.178 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[28]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.725      ; 3.063      ;
; -0.173 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[0]                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.721      ; 3.064      ;
; -0.172 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[18]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.729      ; 2.573      ;
; -0.152 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.708      ; 3.072      ;
; -0.134 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[9]                                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.722      ; 3.104      ;
; -0.134 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[11]                                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.722      ; 3.104      ;
; -0.134 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[7]                                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.722      ; 3.104      ;
; -0.134 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[8]                                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.722      ; 3.104      ;
; -0.134 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[5]                                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.722      ; 3.104      ;
; -0.134 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[6]                                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.722      ; 3.104      ;
; -0.134 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[2]                                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.722      ; 3.104      ;
; -0.134 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[10]                                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.722      ; 3.104      ;
; -0.134 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[1]                                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.722      ; 3.104      ;
; -0.129 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[3]                                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.732      ; 3.119      ;
; -0.129 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[4]                                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.732      ; 3.119      ;
; -0.129 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[0]                                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.732      ; 3.119      ;
; -0.117 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.710      ; 3.109      ;
; -0.091 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.721      ; 3.146      ;
; -0.086 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.719      ; 3.149      ;
; -0.064 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[24]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.719      ; 2.671      ;
; -0.050 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 3.906      ; 3.872      ;
; -0.006 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.718      ; 3.228      ;
; 0.040  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2]                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.704      ; 2.760      ;
; 0.040  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3]                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.704      ; 2.760      ;
; 0.043  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1]                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.704      ; 2.763      ;
; 0.044  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[20]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.719      ; 2.779      ;
; 0.044  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[19]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.719      ; 2.779      ;
; 0.046  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[2]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.720      ; 3.282      ;
; 0.048  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.720      ; 3.284      ;
; 0.058  ; unid_control:uctr0|ireader:ir0|IR_reg[14]                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg          ; clk                                                                                 ; clk         ; 0.000        ; 1.196      ; 1.520      ;
; 0.059  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.710      ; 3.285      ;
; 0.068  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[14]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.729      ; 2.813      ;
; 0.068  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[13]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.729      ; 2.813      ;
; 0.069  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_we_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.785      ; 3.338      ;
; 0.070  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[17]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.729      ; 2.815      ;
; 0.072  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[16]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.729      ; 2.817      ;
; 0.089  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.709      ; 2.814      ;
; 0.091  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.729      ; 3.336      ;
; 0.091  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.718      ; 2.825      ;
; 0.106  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[0]                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.722      ; 2.844      ;
; 0.106  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[1]                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.722      ; 2.844      ;
; 0.129  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[3]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.731      ; 2.876      ;
; 0.129  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.731      ; 2.876      ;
; 0.152  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[5]                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.704      ; 2.872      ;
+--------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk'                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                        ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.542 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 1.000        ; -1.202     ; 2.376      ;
; -2.542 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 1.000        ; -1.202     ; 2.376      ;
; -2.542 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 1.000        ; -1.202     ; 2.376      ;
; -2.450 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 1.000        ; -1.202     ; 2.284      ;
; -2.450 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 1.000        ; -1.202     ; 2.284      ;
; -2.450 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 1.000        ; -1.202     ; 2.284      ;
; -2.325 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 1.000        ; -1.202     ; 2.159      ;
; -2.325 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 1.000        ; -1.202     ; 2.159      ;
; -2.325 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 1.000        ; -1.202     ; 2.159      ;
; -2.129 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 1.000        ; -1.198     ; 1.967      ;
; -2.037 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 1.000        ; -1.198     ; 1.875      ;
; -1.912 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 1.000        ; -1.198     ; 1.750      ;
; 0.883  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.500        ; 2.704      ; 2.607      ;
; 0.883  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.500        ; 2.704      ; 2.607      ;
; 0.883  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.500        ; 2.704      ; 2.607      ;
; 1.296  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.500        ; 2.708      ; 2.198      ;
; 1.383  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 1.000        ; 2.704      ; 2.607      ;
; 1.383  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 1.000        ; 2.704      ; 2.607      ;
; 1.383  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 1.000        ; 2.704      ; 2.607      ;
; 1.796  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 1.000        ; 2.708      ; 2.198      ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk'                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                        ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.026 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.708      ; 2.198      ;
; -0.613 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.704      ; 2.607      ;
; -0.613 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.704      ; 2.607      ;
; -0.613 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.704      ; 2.607      ;
; -0.526 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.708      ; 2.198      ;
; -0.113 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.704      ; 2.607      ;
; -0.113 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.704      ; 2.607      ;
; -0.113 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.704      ; 2.607      ;
; 2.682  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 0.000        ; -1.198     ; 1.750      ;
; 2.807  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 0.000        ; -1.198     ; 1.875      ;
; 2.899  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 0.000        ; -1.198     ; 1.967      ;
; 3.095  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 0.000        ; -1.202     ; 2.159      ;
; 3.095  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 0.000        ; -1.202     ; 2.159      ;
; 3.095  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 0.000        ; -1.202     ; 2.159      ;
; 3.220  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 0.000        ; -1.202     ; 2.284      ;
; 3.220  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 0.000        ; -1.202     ; 2.284      ;
; 3.220  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 0.000        ; -1.202     ; 2.284      ;
; 3.312  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 0.000        ; -1.202     ; 2.376      ;
; 3.312  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 0.000        ; -1.202     ; 2.376      ;
; 3.312  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 0.000        ; -1.202     ; 2.376      ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[0]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|data_r[0]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[10]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|data_r[10]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[11]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|data_r[11]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[12]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|data_r[12]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[13]                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                               ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+--------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[10]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[10]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[11]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[11]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[12]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[12]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[13]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[13]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[14]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[14]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[15]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[15]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[8]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[8]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[9]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[9]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[10]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[10]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[11]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[11]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[12]|dataa                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[12]|dataa                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[13]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[13]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[14]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[14]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[15]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[15]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[8]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[8]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[9]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[9]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Rise       ; uctr0|ctrl0|ctr0|cl|rf_s1|dataa            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Rise       ; uctr0|ctrl0|ctr0|cl|rf_s1|dataa            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Rise       ; uctr0|ctrl0|ctr0|reg|FF0|q_reg|regout      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Rise       ; uctr0|ctrl0|ctr0|reg|FF0|q_reg|regout      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                       ;
+------------------+-------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                     ;
+------------------+-------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]      ; clk                                                                                 ; 11.478 ; 11.478 ; Rise       ; clk                                                                                 ;
;  rom_data[0]     ; clk                                                                                 ; 11.195 ; 11.195 ; Rise       ; clk                                                                                 ;
;  rom_data[1]     ; clk                                                                                 ; 11.024 ; 11.024 ; Rise       ; clk                                                                                 ;
;  rom_data[4]     ; clk                                                                                 ; 11.478 ; 11.478 ; Rise       ; clk                                                                                 ;
;  rom_data[5]     ; clk                                                                                 ; 11.448 ; 11.448 ; Rise       ; clk                                                                                 ;
;  rom_data[8]     ; clk                                                                                 ; 11.132 ; 11.132 ; Rise       ; clk                                                                                 ;
;  rom_data[9]     ; clk                                                                                 ; 11.119 ; 11.119 ; Rise       ; clk                                                                                 ;
;  rom_data[10]    ; clk                                                                                 ; 10.876 ; 10.876 ; Rise       ; clk                                                                                 ;
;  rom_data[12]    ; clk                                                                                 ; 11.097 ; 11.097 ; Rise       ; clk                                                                                 ;
;  rom_data[13]    ; clk                                                                                 ; 11.086 ; 11.086 ; Rise       ; clk                                                                                 ;
;  rom_data[14]    ; clk                                                                                 ; 11.118 ; 11.118 ; Rise       ; clk                                                                                 ;
; t_rf_addr[*]     ; clk                                                                                 ; 7.044  ; 7.044  ; Rise       ; clk                                                                                 ;
;  t_rf_addr[0]    ; clk                                                                                 ; 7.044  ; 7.044  ; Rise       ; clk                                                                                 ;
;  t_rf_addr[1]    ; clk                                                                                 ; 6.990  ; 6.990  ; Rise       ; clk                                                                                 ;
; t_rf_rp_addr[*]  ; clk                                                                                 ; 7.546  ; 7.546  ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[0] ; clk                                                                                 ; 6.960  ; 6.960  ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[1] ; clk                                                                                 ; 6.999  ; 6.999  ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[2] ; clk                                                                                 ; 7.546  ; 7.546  ; Rise       ; clk                                                                                 ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.607  ;        ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.324  ;        ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.153  ;        ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.607  ;        ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.577  ;        ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.261  ;        ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.248  ;        ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.005  ;        ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.226  ;        ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.215  ;        ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.247  ;        ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.607  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.324  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.153  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.607  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.577  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.261  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.248  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.005  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.226  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.215  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.247  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+------------------+-------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                             ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                     ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]      ; clk                                                                                 ; 7.602 ; 7.602 ; Rise       ; clk                                                                                 ;
;  rom_data[0]     ; clk                                                                                 ; 8.545 ; 8.545 ; Rise       ; clk                                                                                 ;
;  rom_data[1]     ; clk                                                                                 ; 8.819 ; 8.819 ; Rise       ; clk                                                                                 ;
;  rom_data[4]     ; clk                                                                                 ; 8.029 ; 8.029 ; Rise       ; clk                                                                                 ;
;  rom_data[5]     ; clk                                                                                 ; 7.602 ; 7.602 ; Rise       ; clk                                                                                 ;
;  rom_data[8]     ; clk                                                                                 ; 8.896 ; 8.896 ; Rise       ; clk                                                                                 ;
;  rom_data[9]     ; clk                                                                                 ; 8.888 ; 8.888 ; Rise       ; clk                                                                                 ;
;  rom_data[10]    ; clk                                                                                 ; 8.635 ; 8.635 ; Rise       ; clk                                                                                 ;
;  rom_data[12]    ; clk                                                                                 ; 8.534 ; 8.534 ; Rise       ; clk                                                                                 ;
;  rom_data[13]    ; clk                                                                                 ; 8.866 ; 8.866 ; Rise       ; clk                                                                                 ;
;  rom_data[14]    ; clk                                                                                 ; 9.006 ; 9.006 ; Rise       ; clk                                                                                 ;
; t_rf_addr[*]     ; clk                                                                                 ; 6.990 ; 6.990 ; Rise       ; clk                                                                                 ;
;  t_rf_addr[0]    ; clk                                                                                 ; 7.044 ; 7.044 ; Rise       ; clk                                                                                 ;
;  t_rf_addr[1]    ; clk                                                                                 ; 6.990 ; 6.990 ; Rise       ; clk                                                                                 ;
; t_rf_rp_addr[*]  ; clk                                                                                 ; 6.960 ; 6.960 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[0] ; clk                                                                                 ; 6.960 ; 6.960 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[1] ; clk                                                                                 ; 6.999 ; 6.999 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[2] ; clk                                                                                 ; 7.546 ; 7.546 ; Rise       ; clk                                                                                 ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.005 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.324 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.153 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.607 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.577 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.261 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.248 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.005 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.226 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.215 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.247 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 6.005 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 6.324 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 6.153 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 6.607 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 6.577 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 6.261 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 6.248 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 6.005 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 6.226 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 6.215 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 6.247 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                     ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                 ; -2.962 ; -243.293      ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -2.841 ; -21.872       ;
+-------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                      ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -1.243 ; -7.770        ;
; clk                                                                                 ; -1.146 ; -49.666       ;
+-------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.654 ; -2.434        ;
+-------+--------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.809 ; -2.690        ;
+-------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                       ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                 ; -1.627 ; -273.810      ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500  ; 0.000         ;
+-------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.962 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.456     ; 3.538      ;
; -2.955 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.456     ; 3.531      ;
; -2.852 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.456     ; 3.428      ;
; -2.682 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.445     ; 3.269      ;
; -2.676 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.436     ; 3.272      ;
; -2.675 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.436     ; 3.271      ;
; -2.675 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.445     ; 3.262      ;
; -2.669 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.436     ; 3.265      ;
; -2.668 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.436     ; 3.264      ;
; -2.659 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; unid_control:uctr0|cont_program:pc0|counter[1]                                      ; clk          ; clk         ; 1.000        ; -0.460     ; 3.231      ;
; -2.656 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; unid_control:uctr0|cont_program:pc0|counter[2]                                      ; clk          ; clk         ; 1.000        ; -0.460     ; 3.228      ;
; -2.656 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; unid_control:uctr0|cont_program:pc0|counter[3]                                      ; clk          ; clk         ; 1.000        ; -0.460     ; 3.228      ;
; -2.652 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; unid_control:uctr0|cont_program:pc0|counter[1]                                      ; clk          ; clk         ; 1.000        ; -0.460     ; 3.224      ;
; -2.649 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; unid_control:uctr0|cont_program:pc0|counter[2]                                      ; clk          ; clk         ; 1.000        ; -0.460     ; 3.221      ;
; -2.649 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; unid_control:uctr0|cont_program:pc0|counter[3]                                      ; clk          ; clk         ; 1.000        ; -0.460     ; 3.221      ;
; -2.619 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.445     ; 3.206      ;
; -2.612 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.445     ; 3.199      ;
; -2.610 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.452     ; 3.190      ;
; -2.603 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.452     ; 3.183      ;
; -2.575 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.452     ; 3.155      ;
; -2.568 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.452     ; 3.148      ;
; -2.563 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.443     ; 3.152      ;
; -2.560 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.452     ; 3.140      ;
; -2.558 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.454     ; 3.136      ;
; -2.558 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.445     ; 3.145      ;
; -2.556 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.443     ; 3.145      ;
; -2.555 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.454     ; 3.133      ;
; -2.553 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.452     ; 3.133      ;
; -2.552 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.436     ; 3.148      ;
; -2.551 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.436     ; 3.147      ;
; -2.551 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.454     ; 3.129      ;
; -2.549 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg                ; unid_control:uctr0|cont_program:pc0|counter[1]                                      ; clk          ; clk         ; 1.000        ; -0.460     ; 3.121      ;
; -2.548 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.454     ; 3.126      ;
; -2.546 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg                ; unid_control:uctr0|cont_program:pc0|counter[2]                                      ; clk          ; clk         ; 1.000        ; -0.460     ; 3.118      ;
; -2.546 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg                ; unid_control:uctr0|cont_program:pc0|counter[3]                                      ; clk          ; clk         ; 1.000        ; -0.460     ; 3.118      ;
; -2.507 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.539      ;
; -2.503 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.454     ; 3.081      ;
; -2.500 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.532      ;
; -2.496 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.454     ; 3.074      ;
; -2.495 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.445     ; 3.082      ;
; -2.486 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.452     ; 3.066      ;
; -2.451 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.452     ; 3.031      ;
; -2.450 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.454     ; 3.028      ;
; -2.443 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.454     ; 3.021      ;
; -2.439 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.443     ; 3.028      ;
; -2.436 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.452     ; 3.016      ;
; -2.434 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.454     ; 3.012      ;
; -2.431 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.454     ; 3.009      ;
; -2.397 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.429      ;
; -2.379 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.454     ; 2.957      ;
; -2.364 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.454     ; 2.942      ;
; -2.357 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.454     ; 2.935      ;
; -2.326 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.454     ; 2.904      ;
; -2.310 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.342      ;
; -2.308 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.340      ;
; -2.303 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.335      ;
; -2.301 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.333      ;
; -2.273 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.009     ; 3.296      ;
; -2.254 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.454     ; 2.832      ;
; -2.247 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.454     ; 2.825      ;
; -2.240 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.454     ; 2.818      ;
; -2.200 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.232      ;
; -2.159 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.191      ;
; -2.154 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -0.445     ; 2.741      ;
; -2.153 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -0.445     ; 2.740      ;
; -2.152 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|regd:d|ffd1bit:FF4|q_reg                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.184      ;
; -2.147 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -0.445     ; 2.734      ;
; -2.146 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -0.445     ; 2.733      ;
; -2.145 ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM256x16:ram0|data_r[12]                                                           ; clk          ; clk         ; 1.000        ; -0.068     ; 3.109      ;
; -2.145 ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM256x16:ram0|data_r[12]                                                           ; clk          ; clk         ; 1.000        ; -0.068     ; 3.109      ;
; -2.145 ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM256x16:ram0|data_r[12]                                                           ; clk          ; clk         ; 1.000        ; -0.068     ; 3.109      ;
; -2.145 ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM256x16:ram0|data_r[12]                                                           ; clk          ; clk         ; 1.000        ; -0.068     ; 3.109      ;
; -2.145 ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM256x16:ram0|data_r[12]                                                           ; clk          ; clk         ; 1.000        ; -0.068     ; 3.109      ;
; -2.145 ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM256x16:ram0|data_r[12]                                                           ; clk          ; clk         ; 1.000        ; -0.068     ; 3.109      ;
; -2.130 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.454     ; 2.708      ;
; -2.129 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.436     ; 2.725      ;
; -2.122 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.436     ; 2.718      ;
; -2.114 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.454     ; 2.692      ;
; -2.107 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.454     ; 2.685      ;
; -2.106 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.454     ; 2.684      ;
; -2.099 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.454     ; 2.677      ;
; -2.084 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -0.445     ; 2.671      ;
; -2.083 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -0.445     ; 2.670      ;
; -2.083 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; clk          ; clk         ; 1.000        ; -0.436     ; 2.679      ;
; -2.081 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.024     ; 3.089      ;
; -2.077 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -0.445     ; 2.664      ;
; -2.076 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -0.445     ; 2.663      ;
; -2.076 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; clk          ; clk         ; 1.000        ; -0.436     ; 2.672      ;
; -2.062 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[8]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.011     ; 3.083      ;
; -2.048 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.434     ; 2.646      ;
; -2.048 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.434     ; 2.646      ;
; -2.047 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|regd:d|ffd1bit:FF5|q_reg                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.079      ;
; -2.045 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -0.447     ; 2.630      ;
; -2.041 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.434     ; 2.639      ;
; -2.041 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.434     ; 2.639      ;
; -2.038 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -0.447     ; 2.623      ;
; -2.033 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.432     ; 2.633      ;
; -2.030 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -0.445     ; 2.617      ;
; -2.029 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -0.445     ; 2.616      ;
; -2.026 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.432     ; 2.626      ;
+--------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                              ; Launch Clock ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.841 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.275      ; 3.229      ;
; -2.834 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.275      ; 3.222      ;
; -2.791 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.277      ; 3.178      ;
; -2.784 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.277      ; 3.171      ;
; -2.768 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.204      ; 2.919      ;
; -2.761 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.204      ; 2.912      ;
; -2.750 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.345      ; 3.130      ;
; -2.743 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.345      ; 3.123      ;
; -2.717 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.223      ; 3.089      ;
; -2.717 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.275      ; 3.105      ;
; -2.710 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.223      ; 3.082      ;
; -2.706 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.244      ; 3.057      ;
; -2.700 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.270      ; 3.079      ;
; -2.699 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.244      ; 3.050      ;
; -2.693 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.270      ; 3.072      ;
; -2.667 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.277      ; 3.054      ;
; -2.644 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.204      ; 2.795      ;
; -2.626 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.345      ; 3.006      ;
; -2.599 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.193      ; 3.009      ;
; -2.593 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.223      ; 2.965      ;
; -2.592 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.193      ; 3.002      ;
; -2.582 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.244      ; 2.933      ;
; -2.576 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.270      ; 2.955      ;
; -2.475 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.193      ; 2.885      ;
; -2.180 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.731      ; 3.024      ;
; -2.168 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.731      ; 3.012      ;
; -2.130 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.733      ; 2.973      ;
; -2.118 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.733      ; 2.961      ;
; -2.113 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.722      ; 2.948      ;
; -2.107 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.660      ; 2.714      ;
; -2.095 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.660      ; 2.702      ;
; -2.089 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.801      ; 2.925      ;
; -2.077 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.801      ; 2.913      ;
; -2.063 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.724      ; 2.897      ;
; -2.056 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.679      ; 2.884      ;
; -2.045 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.700      ; 2.852      ;
; -2.044 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.679      ; 2.872      ;
; -2.040 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.651      ; 2.638      ;
; -2.039 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.726      ; 2.874      ;
; -2.033 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.700      ; 2.840      ;
; -2.027 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.726      ; 2.862      ;
; -2.022 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.792      ; 2.849      ;
; -2.019 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.731      ; 2.863      ;
; -1.989 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.670      ; 2.808      ;
; -1.978 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.691      ; 2.776      ;
; -1.972 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.717      ; 2.798      ;
; -1.969 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.733      ; 2.812      ;
; -1.946 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.660      ; 2.553      ;
; -1.938 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.649      ; 2.804      ;
; -1.928 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.801      ; 2.764      ;
; -1.926 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.649      ; 2.792      ;
; -1.925 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.707      ; 2.745      ;
; -1.895 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.679      ; 2.723      ;
; -1.884 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.700      ; 2.691      ;
; -1.878 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.726      ; 2.713      ;
; -1.875 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.709      ; 2.694      ;
; -1.871 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.640      ; 2.728      ;
; -1.852 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.636      ; 2.435      ;
; -1.851 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.720      ; 2.684      ;
; -1.834 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.777      ; 2.646      ;
; -1.820 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.729      ; 2.662      ;
; -1.801 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.722      ; 2.633      ;
; -1.801 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.655      ; 2.605      ;
; -1.790 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.676      ; 2.573      ;
; -1.784 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.702      ; 2.595      ;
; -1.778 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.649      ; 2.374      ;
; -1.777 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.649      ; 2.643      ;
; -1.770 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.731      ; 2.611      ;
; -1.760 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.790      ; 2.585      ;
; -1.747 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.658      ; 2.352      ;
; -1.729 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.799      ; 2.563      ;
; -1.727 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.668      ; 2.544      ;
; -1.717 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.722      ; 2.552      ;
; -1.716 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.689      ; 2.512      ;
; -1.710 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.715      ; 2.534      ;
; -1.704 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.722      ; 2.539      ;
; -1.696 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.677      ; 2.522      ;
; -1.690 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.709      ; 2.512      ;
; -1.685 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.698      ; 2.490      ;
; -1.683 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.625      ; 2.525      ;
; -1.679 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.724      ; 2.512      ;
; -1.674 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[11]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.779      ; 2.488      ;
; -1.667 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.724      ; 2.501      ;
; -1.654 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.724      ; 2.488      ;
; -1.644 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.651      ; 2.242      ;
; -1.641 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.709      ; 2.463      ;
; -1.640 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.711      ; 2.461      ;
; -1.631 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.651      ; 2.229      ;
; -1.626 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.792      ; 2.453      ;
; -1.617 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.638      ; 2.202      ;
; -1.613 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.792      ; 2.440      ;
; -1.609 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.638      ; 2.464      ;
; -1.599 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.779      ; 2.413      ;
; -1.593 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.670      ; 2.412      ;
; -1.592 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.727      ; 2.432      ;
; -1.591 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.711      ; 2.412      ;
; -1.582 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.691      ; 2.380      ;
; -1.580 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.670      ; 2.399      ;
; -1.578 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.647      ; 2.442      ;
; -1.577 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.709      ; 2.399      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                              ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.243 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 2.463      ; 1.361      ;
; -1.137 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 2.362      ; 1.366      ;
; -1.029 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 2.395      ; 1.507      ;
; -0.968 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 2.311      ; 1.484      ;
; -0.924 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 2.388      ; 1.605      ;
; -0.924 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 2.393      ; 1.610      ;
; -0.818 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 2.322      ; 1.645      ;
; -0.743 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 2.463      ; 1.361      ;
; -0.727 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 2.341      ; 1.755      ;
; -0.637 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 2.362      ; 1.366      ;
; -0.529 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 2.395      ; 1.507      ;
; -0.468 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 2.311      ; 1.484      ;
; -0.424 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 2.388      ; 1.605      ;
; -0.424 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 2.393      ; 1.610      ;
; -0.318 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 2.322      ; 1.645      ;
; -0.227 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 2.341      ; 1.755      ;
; 0.431  ; RAM256x16:ram0|data_r[12]                                                           ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.785      ; 0.716      ;
; 0.505  ; RAM256x16:ram0|data_r[14]                                                           ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.717      ; 0.722      ;
; 0.577  ; RAM256x16:ram0|data_r[13]                                                           ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.710      ; 0.787      ;
; 0.631  ; RAM256x16:ram0|data_r[15]                                                           ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.715      ; 0.846      ;
; 0.705  ; RAM256x16:ram0|data_r[10]                                                           ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.685      ; 0.890      ;
; 0.735  ; RAM256x16:ram0|data_r[8]                                                            ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.645      ; 0.880      ;
; 0.906  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[15]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.717      ; 1.123      ;
; 0.907  ; RAM256x16:ram0|data_r[11]                                                           ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.664      ; 1.071      ;
; 0.941  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.651      ; 1.092      ;
; 0.965  ; RAM256x16:ram0|data_r[9]                                                            ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.634      ; 1.099      ;
; 1.037  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.733      ; 1.270      ;
; 1.043  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.792      ; 1.335      ;
; 1.049  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.794      ; 1.343      ;
; 1.067  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.717      ; 1.284      ;
; 1.081  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.715      ; 1.296      ;
; 1.081  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.691      ; 1.272      ;
; 1.089  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.712      ; 1.301      ;
; 1.115  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.706      ; 1.321      ;
; 1.124  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.670      ; 1.294      ;
; 1.128  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.719      ; 1.347      ;
; 1.159  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.724      ; 1.383      ;
; 1.171  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.719      ; 1.390      ;
; 1.178  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.801      ; 1.479      ;
; 1.186  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.731      ; 1.417      ;
; 1.193  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.649      ; 1.342      ;
; 1.193  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.726      ; 1.419      ;
; 1.197  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.713      ; 1.410      ;
; 1.200  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.726      ; 1.426      ;
; 1.210  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.719      ; 1.429      ;
; 1.212  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.722      ; 1.434      ;
; 1.212  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.787      ; 1.499      ;
; 1.214  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[11]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.715      ; 1.429      ;
; 1.218  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.713      ; 1.431      ;
; 1.220  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.726      ; 1.446      ;
; 1.224  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.787      ; 1.511      ;
; 1.225  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.717      ; 1.442      ;
; 1.231  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.719      ; 1.450      ;
; 1.239  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.712      ; 1.451      ;
; 1.251  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.711      ; 1.462      ;
; 1.265  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[15]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.724      ; 1.489      ;
; 1.269  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.660      ; 1.429      ;
; 1.269  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.651      ; 1.420      ;
; 1.273  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.724      ; 1.497      ;
; 1.291  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.712      ; 1.503      ;
; 1.297  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.792      ; 1.589      ;
; 1.299  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.790      ; 1.589      ;
; 1.302  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[15]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.717      ; 1.519      ;
; 1.303  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.712      ; 1.515      ;
; 1.306  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[11]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.722      ; 1.528      ;
; 1.316  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.640      ; 1.456      ;
; 1.321  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.719      ; 1.540      ;
; 1.322  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.787      ; 1.609      ;
; 1.323  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.715      ; 1.538      ;
; 1.337  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.689      ; 1.526      ;
; 1.337  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.724      ; 1.561      ;
; 1.346  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.712      ; 1.558      ;
; 1.347  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.717      ; 1.564      ;
; 1.351  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.649      ; 1.500      ;
; 1.354  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.792      ; 1.646      ;
; 1.359  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[11]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.720      ; 1.579      ;
; 1.368  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.717      ; 1.585      ;
; 1.375  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.717      ; 1.592      ;
; 1.376  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.717      ; 1.593      ;
; 1.378  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.717      ; 1.595      ;
; 1.380  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.668      ; 1.548      ;
; 1.382  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.691      ; 1.573      ;
; 1.383  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.719      ; 1.602      ;
; 1.385  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.640      ; 1.525      ;
; 1.386  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.781      ; 1.667      ;
; 1.395  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.719      ; 1.614      ;
; 1.397  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[15]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.713      ; 1.610      ;
; 1.401  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.733      ; 1.634      ;
; 1.403  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.665      ; 1.568      ;
; 1.404  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.700      ; 1.604      ;
; 1.410  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.706      ; 1.616      ;
; 1.414  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.680      ; 1.594      ;
; 1.415  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.722      ; 1.637      ;
; 1.417  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.629      ; 1.546      ;
; 1.433  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.635      ; 1.568      ;
; 1.435  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.726      ; 1.661      ;
; 1.435  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.670      ; 1.605      ;
; 1.436  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.717      ; 1.653      ;
; 1.438  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.345      ; 1.283      ;
; 1.438  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.719      ; 1.657      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                                            ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.146 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.118      ; 1.265      ;
; -1.131 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.118      ; 1.280      ;
; -0.900 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.664      ; 1.057      ;
; -0.897 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.664      ; 1.060      ;
; -0.821 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.664      ; 1.136      ;
; -0.798 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[4]                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.658      ; 1.153      ;
; -0.787 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.671      ; 1.177      ;
; -0.779 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[18]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.682      ; 1.196      ;
; -0.766 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0]                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.662      ; 1.189      ;
; -0.750 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[24]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.673      ; 1.216      ;
; -0.727 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[19]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.673      ; 1.239      ;
; -0.701 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2]                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.658      ; 1.250      ;
; -0.701 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3]                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.658      ; 1.250      ;
; -0.698 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1]                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.658      ; 1.253      ;
; -0.684 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[20]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.673      ; 1.282      ;
; -0.666 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[14]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.682      ; 1.309      ;
; -0.666 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[13]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.682      ; 1.309      ;
; -0.665 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[17]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.682      ; 1.310      ;
; -0.662 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[16]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.682      ; 1.313      ;
; -0.660 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.671      ; 1.304      ;
; -0.649 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[3]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.686      ; 1.330      ;
; -0.648 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[27]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.678      ; 1.323      ;
; -0.648 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.664      ; 1.309      ;
; -0.646 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.118      ; 1.265      ;
; -0.634 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[3]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.684      ; 1.343      ;
; -0.634 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.684      ; 1.343      ;
; -0.631 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.118      ; 1.280      ;
; -0.627 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[5]                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.658      ; 1.324      ;
; -0.626 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.118      ; 1.785      ;
; -0.617 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[14]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.666      ; 1.342      ;
; -0.611 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[9]                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.666      ; 1.348      ;
; -0.610 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[12]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.666      ; 1.349      ;
; -0.608 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[8]                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.666      ; 1.351      ;
; -0.579 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[0]                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.677      ; 1.391      ;
; -0.579 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[1]                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.677      ; 1.391      ;
; -0.571 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.664      ; 1.386      ;
; -0.563 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.662      ; 1.392      ;
; -0.562 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[25]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.678      ; 1.409      ;
; -0.559 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[26]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.678      ; 1.412      ;
; -0.558 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[22]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.678      ; 1.413      ;
; -0.557 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[28]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.678      ; 1.414      ;
; -0.556 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.664      ; 1.401      ;
; -0.553 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.682      ; 1.422      ;
; -0.541 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.666      ; 1.418      ;
; -0.538 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.664      ; 1.419      ;
; -0.535 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[4]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.664      ; 1.422      ;
; -0.534 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[2]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.671      ; 1.430      ;
; -0.532 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.673      ; 1.434      ;
; -0.530 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.675      ; 1.438      ;
; -0.522 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[10]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.666      ; 1.437      ;
; -0.522 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[0]                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.675      ; 1.446      ;
; -0.521 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[13]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.666      ; 1.438      ;
; -0.515 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[12]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.678      ; 1.456      ;
; -0.515 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[13]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.678      ; 1.456      ;
; -0.515 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[14]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.678      ; 1.456      ;
; -0.515 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[15]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.678      ; 1.456      ;
; -0.492 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.671      ; 1.472      ;
; -0.457 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_we_reg       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.742      ; 1.564      ;
; -0.443 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg8  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.741      ; 1.577      ;
; -0.440 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[9]                                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.677      ; 1.530      ;
; -0.440 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[11]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.677      ; 1.530      ;
; -0.440 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[7]                                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.677      ; 1.530      ;
; -0.440 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[8]                                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.677      ; 1.530      ;
; -0.440 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[5]                                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.677      ; 1.530      ;
; -0.440 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[6]                                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.677      ; 1.530      ;
; -0.440 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[2]                                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.677      ; 1.530      ;
; -0.440 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[10]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.677      ; 1.530      ;
; -0.440 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[1]                                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.677      ; 1.530      ;
; -0.439 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[3]                                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.686      ; 1.540      ;
; -0.439 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[4]                                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.686      ; 1.540      ;
; -0.439 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[0]                                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.686      ; 1.540      ;
; -0.433 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg2  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.741      ; 1.587      ;
; -0.431 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.666      ; 1.528      ;
; -0.426 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[2]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.673      ; 1.540      ;
; -0.425 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.673      ; 1.541      ;
; -0.417 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.682      ; 1.558      ;
; -0.400 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.664      ; 1.057      ;
; -0.397 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.664      ; 1.060      ;
; -0.389 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[15]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.675      ; 1.579      ;
; -0.388 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[21]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.675      ; 1.580      ;
; -0.383 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg10 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.741      ; 1.637      ;
; -0.375 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[5]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.666      ; 1.584      ;
; -0.326 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[23]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.675      ; 1.642      ;
; -0.326 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.684      ; 1.651      ;
; -0.324 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.673      ; 1.642      ;
; -0.324 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[0]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.684      ; 1.653      ;
; -0.321 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[1]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.673      ; 1.645      ;
; -0.321 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.664      ; 1.136      ;
; -0.320 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.673      ; 1.646      ;
; -0.298 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[4]                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.658      ; 1.153      ;
; -0.287 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.671      ; 1.177      ;
; -0.279 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[18]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.682      ; 1.196      ;
; -0.266 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0]                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.662      ; 1.189      ;
; -0.260 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.682      ; 1.715      ;
; -0.253 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg11 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.741      ; 1.767      ;
; -0.250 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[24]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.673      ; 1.216      ;
; -0.228 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg3  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.741      ; 1.792      ;
; -0.227 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg5  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.741      ; 1.793      ;
; -0.227 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[19]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.673      ; 1.239      ;
; -0.226 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg1  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.741      ; 1.794      ;
+--------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk'                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                        ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.654 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 1.000        ; -0.460     ; 1.226      ;
; -0.654 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 1.000        ; -0.460     ; 1.226      ;
; -0.654 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 1.000        ; -0.460     ; 1.226      ;
; -0.585 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 1.000        ; -0.460     ; 1.157      ;
; -0.585 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 1.000        ; -0.460     ; 1.157      ;
; -0.585 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 1.000        ; -0.460     ; 1.157      ;
; -0.538 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 1.000        ; -0.460     ; 1.110      ;
; -0.538 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 1.000        ; -0.460     ; 1.110      ;
; -0.538 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 1.000        ; -0.460     ; 1.110      ;
; -0.472 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 1.000        ; -0.456     ; 1.048      ;
; -0.403 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 1.000        ; -0.456     ; 0.979      ;
; -0.356 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 1.000        ; -0.456     ; 0.932      ;
; 1.007  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.500        ; 1.658      ; 1.324      ;
; 1.007  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.500        ; 1.658      ; 1.324      ;
; 1.007  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.500        ; 1.658      ; 1.324      ;
; 1.189  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.500        ; 1.662      ; 1.146      ;
; 1.507  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 1.000        ; 1.658      ; 1.324      ;
; 1.507  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 1.000        ; 1.658      ; 1.324      ;
; 1.507  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 1.000        ; 1.658      ; 1.324      ;
; 1.689  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 1.000        ; 1.662      ; 1.146      ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk'                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                        ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.809 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.662      ; 1.146      ;
; -0.627 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.658      ; 1.324      ;
; -0.627 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.658      ; 1.324      ;
; -0.627 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.658      ; 1.324      ;
; -0.309 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.662      ; 1.146      ;
; -0.127 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.658      ; 1.324      ;
; -0.127 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.658      ; 1.324      ;
; -0.127 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.658      ; 1.324      ;
; 1.236  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 0.000        ; -0.456     ; 0.932      ;
; 1.283  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 0.000        ; -0.456     ; 0.979      ;
; 1.352  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 0.000        ; -0.456     ; 1.048      ;
; 1.418  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 0.000        ; -0.460     ; 1.110      ;
; 1.418  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 0.000        ; -0.460     ; 1.110      ;
; 1.418  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 0.000        ; -0.460     ; 1.110      ;
; 1.465  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 0.000        ; -0.460     ; 1.157      ;
; 1.465  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 0.000        ; -0.460     ; 1.157      ;
; 1.465  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 0.000        ; -0.460     ; 1.157      ;
; 1.534  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 0.000        ; -0.460     ; 1.226      ;
; 1.534  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 0.000        ; -0.460     ; 1.226      ;
; 1.534  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 0.000        ; -0.460     ; 1.226      ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_cog1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[0]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|data_r[0]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[10]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|data_r[10]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[11]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|data_r[11]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[12]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|data_r[12]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[13]                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                               ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+--------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[10]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[10]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[11]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[11]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[12]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[12]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[13]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[13]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[14]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[14]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[15]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[15]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[8]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[8]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[9]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[9]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[10]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[10]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[11]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[11]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[12]|dataa                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[12]|dataa                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[13]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[13]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[14]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[14]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[15]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[15]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[8]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[8]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[9]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[9]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Rise       ; uctr0|ctrl0|ctr0|cl|rf_s1|dataa            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Rise       ; uctr0|ctrl0|ctr0|cl|rf_s1|dataa            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Rise       ; uctr0|ctrl0|ctr0|reg|FF0|q_reg|regout      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Rise       ; uctr0|ctrl0|ctr0|reg|FF0|q_reg|regout      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                     ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                     ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]      ; clk                                                                                 ; 5.888 ; 5.888 ; Rise       ; clk                                                                                 ;
;  rom_data[0]     ; clk                                                                                 ; 5.785 ; 5.785 ; Rise       ; clk                                                                                 ;
;  rom_data[1]     ; clk                                                                                 ; 5.594 ; 5.594 ; Rise       ; clk                                                                                 ;
;  rom_data[4]     ; clk                                                                                 ; 5.888 ; 5.888 ; Rise       ; clk                                                                                 ;
;  rom_data[5]     ; clk                                                                                 ; 5.864 ; 5.864 ; Rise       ; clk                                                                                 ;
;  rom_data[8]     ; clk                                                                                 ; 5.674 ; 5.674 ; Rise       ; clk                                                                                 ;
;  rom_data[9]     ; clk                                                                                 ; 5.661 ; 5.661 ; Rise       ; clk                                                                                 ;
;  rom_data[10]    ; clk                                                                                 ; 5.561 ; 5.561 ; Rise       ; clk                                                                                 ;
;  rom_data[12]    ; clk                                                                                 ; 5.649 ; 5.649 ; Rise       ; clk                                                                                 ;
;  rom_data[13]    ; clk                                                                                 ; 5.639 ; 5.639 ; Rise       ; clk                                                                                 ;
;  rom_data[14]    ; clk                                                                                 ; 5.670 ; 5.670 ; Rise       ; clk                                                                                 ;
; t_rf_addr[*]     ; clk                                                                                 ; 3.917 ; 3.917 ; Rise       ; clk                                                                                 ;
;  t_rf_addr[0]    ; clk                                                                                 ; 3.917 ; 3.917 ; Rise       ; clk                                                                                 ;
;  t_rf_addr[1]    ; clk                                                                                 ; 3.882 ; 3.882 ; Rise       ; clk                                                                                 ;
; t_rf_rp_addr[*]  ; clk                                                                                 ; 4.194 ; 4.194 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[0] ; clk                                                                                 ; 3.852 ; 3.852 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[1] ; clk                                                                                 ; 3.874 ; 3.874 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[2] ; clk                                                                                 ; 4.194 ; 4.194 ; Rise       ; clk                                                                                 ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.286 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.183 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.992 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.286 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.262 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.072 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.059 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.959 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.047 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.037 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.068 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.286 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.183 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.992 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.286 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.262 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.072 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.059 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.959 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.047 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.037 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.068 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                             ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                     ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]      ; clk                                                                                 ; 4.191 ; 4.191 ; Rise       ; clk                                                                                 ;
;  rom_data[0]     ; clk                                                                                 ; 4.637 ; 4.637 ; Rise       ; clk                                                                                 ;
;  rom_data[1]     ; clk                                                                                 ; 4.662 ; 4.662 ; Rise       ; clk                                                                                 ;
;  rom_data[4]     ; clk                                                                                 ; 4.378 ; 4.378 ; Rise       ; clk                                                                                 ;
;  rom_data[5]     ; clk                                                                                 ; 4.191 ; 4.191 ; Rise       ; clk                                                                                 ;
;  rom_data[8]     ; clk                                                                                 ; 4.732 ; 4.732 ; Rise       ; clk                                                                                 ;
;  rom_data[9]     ; clk                                                                                 ; 4.722 ; 4.722 ; Rise       ; clk                                                                                 ;
;  rom_data[10]    ; clk                                                                                 ; 4.617 ; 4.617 ; Rise       ; clk                                                                                 ;
;  rom_data[12]    ; clk                                                                                 ; 4.513 ; 4.513 ; Rise       ; clk                                                                                 ;
;  rom_data[13]    ; clk                                                                                 ; 4.679 ; 4.679 ; Rise       ; clk                                                                                 ;
;  rom_data[14]    ; clk                                                                                 ; 4.775 ; 4.775 ; Rise       ; clk                                                                                 ;
; t_rf_addr[*]     ; clk                                                                                 ; 3.882 ; 3.882 ; Rise       ; clk                                                                                 ;
;  t_rf_addr[0]    ; clk                                                                                 ; 3.917 ; 3.917 ; Rise       ; clk                                                                                 ;
;  t_rf_addr[1]    ; clk                                                                                 ; 3.882 ; 3.882 ; Rise       ; clk                                                                                 ;
; t_rf_rp_addr[*]  ; clk                                                                                 ; 3.852 ; 3.852 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[0] ; clk                                                                                 ; 3.852 ; 3.852 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[1] ; clk                                                                                 ; 3.874 ; 3.874 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[2] ; clk                                                                                 ; 4.194 ; 4.194 ; Rise       ; clk                                                                                 ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.959 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.183 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.992 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.286 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.262 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.072 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.059 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.959 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.047 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.037 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.068 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.959 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.183 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.992 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.286 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.262 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.072 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.059 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.959 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.047 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.037 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.068 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                  ;
+--------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                                ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                     ; -8.027   ; -1.996  ; -2.542   ; -1.026  ; -1.627              ;
;  clk                                                                                 ; -8.027   ; -1.654  ; -2.542   ; -1.026  ; -1.627              ;
;  unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -7.225   ; -1.996  ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                                                                      ; -744.68  ; -57.436 ; -9.755   ; -2.865  ; -273.81             ;
;  clk                                                                                 ; -689.283 ; -49.666 ; -9.755   ; -2.865  ; -273.810            ;
;  unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -55.397  ; -10.911 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                       ;
+------------------+-------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                     ;
+------------------+-------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]      ; clk                                                                                 ; 11.478 ; 11.478 ; Rise       ; clk                                                                                 ;
;  rom_data[0]     ; clk                                                                                 ; 11.195 ; 11.195 ; Rise       ; clk                                                                                 ;
;  rom_data[1]     ; clk                                                                                 ; 11.024 ; 11.024 ; Rise       ; clk                                                                                 ;
;  rom_data[4]     ; clk                                                                                 ; 11.478 ; 11.478 ; Rise       ; clk                                                                                 ;
;  rom_data[5]     ; clk                                                                                 ; 11.448 ; 11.448 ; Rise       ; clk                                                                                 ;
;  rom_data[8]     ; clk                                                                                 ; 11.132 ; 11.132 ; Rise       ; clk                                                                                 ;
;  rom_data[9]     ; clk                                                                                 ; 11.119 ; 11.119 ; Rise       ; clk                                                                                 ;
;  rom_data[10]    ; clk                                                                                 ; 10.876 ; 10.876 ; Rise       ; clk                                                                                 ;
;  rom_data[12]    ; clk                                                                                 ; 11.097 ; 11.097 ; Rise       ; clk                                                                                 ;
;  rom_data[13]    ; clk                                                                                 ; 11.086 ; 11.086 ; Rise       ; clk                                                                                 ;
;  rom_data[14]    ; clk                                                                                 ; 11.118 ; 11.118 ; Rise       ; clk                                                                                 ;
; t_rf_addr[*]     ; clk                                                                                 ; 7.044  ; 7.044  ; Rise       ; clk                                                                                 ;
;  t_rf_addr[0]    ; clk                                                                                 ; 7.044  ; 7.044  ; Rise       ; clk                                                                                 ;
;  t_rf_addr[1]    ; clk                                                                                 ; 6.990  ; 6.990  ; Rise       ; clk                                                                                 ;
; t_rf_rp_addr[*]  ; clk                                                                                 ; 7.546  ; 7.546  ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[0] ; clk                                                                                 ; 6.960  ; 6.960  ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[1] ; clk                                                                                 ; 6.999  ; 6.999  ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[2] ; clk                                                                                 ; 7.546  ; 7.546  ; Rise       ; clk                                                                                 ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.607  ;        ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.324  ;        ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.153  ;        ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.607  ;        ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.577  ;        ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.261  ;        ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.248  ;        ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.005  ;        ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.226  ;        ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.215  ;        ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 6.247  ;        ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.607  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.324  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.153  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.607  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.577  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.261  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.248  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.005  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.226  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.215  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 6.247  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+------------------+-------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                             ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                     ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]      ; clk                                                                                 ; 4.191 ; 4.191 ; Rise       ; clk                                                                                 ;
;  rom_data[0]     ; clk                                                                                 ; 4.637 ; 4.637 ; Rise       ; clk                                                                                 ;
;  rom_data[1]     ; clk                                                                                 ; 4.662 ; 4.662 ; Rise       ; clk                                                                                 ;
;  rom_data[4]     ; clk                                                                                 ; 4.378 ; 4.378 ; Rise       ; clk                                                                                 ;
;  rom_data[5]     ; clk                                                                                 ; 4.191 ; 4.191 ; Rise       ; clk                                                                                 ;
;  rom_data[8]     ; clk                                                                                 ; 4.732 ; 4.732 ; Rise       ; clk                                                                                 ;
;  rom_data[9]     ; clk                                                                                 ; 4.722 ; 4.722 ; Rise       ; clk                                                                                 ;
;  rom_data[10]    ; clk                                                                                 ; 4.617 ; 4.617 ; Rise       ; clk                                                                                 ;
;  rom_data[12]    ; clk                                                                                 ; 4.513 ; 4.513 ; Rise       ; clk                                                                                 ;
;  rom_data[13]    ; clk                                                                                 ; 4.679 ; 4.679 ; Rise       ; clk                                                                                 ;
;  rom_data[14]    ; clk                                                                                 ; 4.775 ; 4.775 ; Rise       ; clk                                                                                 ;
; t_rf_addr[*]     ; clk                                                                                 ; 3.882 ; 3.882 ; Rise       ; clk                                                                                 ;
;  t_rf_addr[0]    ; clk                                                                                 ; 3.917 ; 3.917 ; Rise       ; clk                                                                                 ;
;  t_rf_addr[1]    ; clk                                                                                 ; 3.882 ; 3.882 ; Rise       ; clk                                                                                 ;
; t_rf_rp_addr[*]  ; clk                                                                                 ; 3.852 ; 3.852 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[0] ; clk                                                                                 ; 3.852 ; 3.852 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[1] ; clk                                                                                 ; 3.874 ; 3.874 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[2] ; clk                                                                                 ; 4.194 ; 4.194 ; Rise       ; clk                                                                                 ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.959 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.183 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.992 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.286 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.262 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.072 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.059 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.959 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.047 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.037 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.068 ;       ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.959 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.183 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.992 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.286 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.262 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.072 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.059 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.959 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.047 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.037 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 3.068 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                          ; To Clock                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                 ; clk                                                                                 ; 9512     ; 0        ; 0        ; 0        ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk                                                                                 ; 1676     ; 1708     ; 0        ; 0        ;
; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0        ; 0        ; 2173     ; 0        ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0        ; 0        ; 371      ; 371      ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                          ; To Clock                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                 ; clk                                                                                 ; 9512     ; 0        ; 0        ; 0        ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk                                                                                 ; 1676     ; 1708     ; 0        ; 0        ;
; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0        ; 0        ; 2173     ; 0        ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0        ; 0        ; 371      ; 371      ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                         ;
+-------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                                                          ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; clk                                                                                 ; clk      ; 12       ; 0        ; 0        ; 0        ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk      ; 4        ; 4        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                          ;
+-------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                                                          ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; clk                                                                                 ; clk      ; 12       ; 0        ; 0        ; 0        ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk      ; 4        ; 4        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 84    ; 84   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jul 19 05:24:00 2023
Info: Command: quartus_sta processador -c processador
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.027
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.027      -689.283 clk 
    Info (332119):    -7.225       -55.397 unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg 
Info (332146): Worst-case hold slack is -1.996
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.996       -10.911 unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg 
    Info (332119):    -1.654       -24.476 clk 
Info (332146): Worst-case recovery slack is -2.542
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.542        -9.755 clk 
Info (332146): Worst-case removal slack is -1.026
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.026        -2.865 clk 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -273.810 clk 
    Info (332119):     0.500         0.000 unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.962
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.962      -243.293 clk 
    Info (332119):    -2.841       -21.872 unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg 
Info (332146): Worst-case hold slack is -1.243
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.243        -7.770 unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg 
    Info (332119):    -1.146       -49.666 clk 
Info (332146): Worst-case recovery slack is -0.654
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.654        -2.434 clk 
Info (332146): Worst-case removal slack is -0.809
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.809        -2.690 clk 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -273.810 clk 
    Info (332119):     0.500         0.000 unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4557 megabytes
    Info: Processing ended: Wed Jul 19 05:24:01 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


