// Seed: 3912908516
module module_0 (
    input wire id_0,
    output uwire id_1,
    input tri1 id_2,
    input wand id_3,
    input tri id_4,
    output uwire id_5,
    input supply0 id_6
);
  wire id_8;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1
    , id_12,
    output supply0 id_2,
    output wand id_3,
    input wand id_4,
    output tri0 id_5,
    output tri0 id_6,
    input tri0 id_7,
    input supply0 id_8,
    output tri id_9,
    output tri0 id_10
);
  module_0(
      id_8, id_10, id_8, id_8, id_1, id_5, id_4
  );
  assign id_0 = 1;
  assign (pull1, strong0) id_6 = 1;
  supply0 id_13 = id_7;
endmodule
