;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 2/23/2017 12:59:53 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x14110000  	5137
0x0008	0x12C50000  	4805
0x000C	0x12C50000  	4805
0x0010	0x12C50000  	4805
0x0014	0x12C50000  	4805
0x0018	0x12C50000  	4805
0x001C	0x12C50000  	4805
0x0020	0x12C50000  	4805
0x0024	0x12C50000  	4805
0x0028	0x12C50000  	4805
0x002C	0x12C50000  	4805
0x0030	0x12C50000  	4805
0x0034	0x12C50000  	4805
0x0038	0x12C50000  	4805
0x003C	0x12C50000  	4805
0x0040	0x12C50000  	4805
0x0044	0x12C50000  	4805
0x0048	0x12C50000  	4805
0x004C	0x12C50000  	4805
0x0050	0x12C50000  	4805
0x0054	0x12C50000  	4805
0x0058	0x12C50000  	4805
0x005C	0x12C50000  	4805
0x0060	0x12C50000  	4805
0x0064	0x12C50000  	4805
0x0068	0x12C50000  	4805
0x006C	0x12C50000  	4805
0x0070	0x12C50000  	4805
0x0074	0x12C50000  	4805
0x0078	0x12C50000  	4805
0x007C	0x12C50000  	4805
0x0080	0x12C50000  	4805
0x0084	0x12C50000  	4805
0x0088	0x12C50000  	4805
0x008C	0x12C50000  	4805
0x0090	0x12C50000  	4805
0x0094	0x12C50000  	4805
0x0098	0x12C50000  	4805
0x009C	0x12C50000  	4805
0x00A0	0x12C50000  	4805
0x00A4	0x12C50000  	4805
0x00A8	0x12C50000  	4805
0x00AC	0x12C50000  	4805
0x00B0	0x12C50000  	4805
0x00B4	0x12C50000  	4805
0x00B8	0x12C50000  	4805
0x00BC	0x12C50000  	4805
0x00C0	0x12C50000  	4805
0x00C4	0x12C50000  	4805
0x00C8	0x12C50000  	4805
0x00CC	0x12C50000  	4805
0x00D0	0x12C50000  	4805
0x00D4	0x12C50000  	4805
0x00D8	0x12C50000  	4805
0x00DC	0x12C50000  	4805
0x00E0	0x12C50000  	4805
0x00E4	0x12C50000  	4805
0x00E8	0x12C50000  	4805
0x00EC	0x12C50000  	4805
0x00F0	0x12C50000  	4805
0x00F4	0x12C50000  	4805
0x00F8	0x12C50000  	4805
0x00FC	0x12C50000  	4805
0x0100	0x12C50000  	4805
0x0104	0x12C50000  	4805
0x0108	0x12C50000  	4805
0x010C	0x12C50000  	4805
0x0110	0x12C50000  	4805
0x0114	0x12C50000  	4805
0x0118	0x12C50000  	4805
0x011C	0x12C50000  	4805
0x0120	0x12C50000  	4805
0x0124	0x12C50000  	4805
0x0128	0x12C50000  	4805
0x012C	0x12C50000  	4805
0x0130	0x12C50000  	4805
0x0134	0x12C50000  	4805
0x0138	0x12C50000  	4805
0x013C	0x12C50000  	4805
0x0140	0x12C50000  	4805
0x0144	0x12C50000  	4805
0x0148	0x12C50000  	4805
0x014C	0x12C50000  	4805
; end of ____SysVT
_main:
;pwm_click_ARM.c, 24 :: 		void main()
0x1410	0xB081    SUB	SP, SP, #4
0x1412	0xF7FFFF5B  BL	4812
0x1416	0xF000F86F  BL	5368
0x141A	0xF7FFFF49  BL	4784
;pwm_click_ARM.c, 26 :: 		system_init();
0x141E	0xF7FFFE13  BL	_system_init+0
;pwm_click_ARM.c, 27 :: 		pwm_click_init( 0x40 );
0x1422	0x2040    MOVS	R0, #64
0x1424	0xF7FFFEBA  BL	_pwm_click_init+0
;pwm_click_ARM.c, 28 :: 		pwm_set_all( 50 );
0x1428	0x2032    MOVS	R0, #50
0x142A	0xF7FFFE79  BL	_pwm_set_all+0
;pwm_click_ARM.c, 29 :: 		pwm_set_channel( 0, 0, 20 );
0x142E	0x2214    MOVS	R2, #20
0x1430	0x2100    MOVS	R1, #0
0x1432	0x2000    MOVS	R0, #0
0x1434	0xF7FFFE82  BL	_pwm_set_channel+0
;pwm_click_ARM.c, 30 :: 		pwm_set_channel( 1, 0, 40 );
0x1438	0x2228    MOVS	R2, #40
0x143A	0x2100    MOVS	R1, #0
0x143C	0x2001    MOVS	R0, #1
0x143E	0xF7FFFE7D  BL	_pwm_set_channel+0
;pwm_click_ARM.c, 31 :: 		pwm_set_channel_raw( 4, 2048, 2085 );
0x1442	0xF6400225  MOVW	R2, #2085
0x1446	0xF6400100  MOVW	R1, #2048
0x144A	0x2004    MOVS	R0, #4
0x144C	0xF7FFFC80  BL	_pwm_set_channel_raw+0
;pwm_click_ARM.c, 32 :: 		pwm_set_channel( 5, 0, 80 );
0x1450	0x2250    MOVS	R2, #80
0x1452	0x2100    MOVS	R1, #0
0x1454	0x2005    MOVS	R0, #5
0x1456	0xF7FFFE71  BL	_pwm_set_channel+0
;pwm_click_ARM.c, 33 :: 		pwm_set_channel( 6, 0, 100 );
0x145A	0x2264    MOVS	R2, #100
0x145C	0x2100    MOVS	R1, #0
0x145E	0x2006    MOVS	R0, #6
0x1460	0xF7FFFE6C  BL	_pwm_set_channel+0
;pwm_click_ARM.c, 34 :: 		pwm_set_channel( 7, 10, 10 );
0x1464	0x220A    MOVS	R2, #10
0x1466	0x210A    MOVS	R1, #10
0x1468	0x2007    MOVS	R0, #7
0x146A	0xF7FFFE67  BL	_pwm_set_channel+0
;pwm_click_ARM.c, 36 :: 		pwm_channel_state( 3, false );
0x146E	0x2100    MOVS	R1, #0
0x1470	0x2003    MOVS	R0, #3
0x1472	0xF7FFFEC3  BL	_pwm_channel_state+0
;pwm_click_ARM.c, 37 :: 		while( 1 );
L_main4:
0x1476	0xE7FE    B	L_main4
;pwm_click_ARM.c, 38 :: 		}
L_end_main:
L__main_end_loop:
0x1478	0xE7FE    B	L__main_end_loop
; end of _main
___FillZeros:
;__Lib_System_105_107.c, 69 :: 		
0x1160	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 71 :: 		
0x1162	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 72 :: 		
0x1166	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 73 :: 		
0x116A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 74 :: 		
0x116E	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 75 :: 		
0x1170	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 76 :: 		
0x1174	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 77 :: 		
0x1176	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 78 :: 		
0x1178	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 79 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 80 :: 		
0x117A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 81 :: 		
0x117E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 82 :: 		
0x1182	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 83 :: 		
0x1184	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 84 :: 		
0x1188	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 85 :: 		
0x118A	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 86 :: 		
0x118C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 87 :: 		
0x1190	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 88 :: 		
0x1194	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 89 :: 		
L_norep:
;__Lib_System_105_107.c, 91 :: 		
L_end___FillZeros:
0x1196	0xB001    ADD	SP, SP, #4
0x1198	0x4770    BX	LR
; end of ___FillZeros
_system_init:
;pwm_click_ARM.c, 5 :: 		void system_init()
0x1048	0xB081    SUB	SP, SP, #4
0x104A	0xF8CDE000  STR	LR, [SP, #0]
;pwm_click_ARM.c, 18 :: 		GPIO_Digital_Output( &GPIOC_BASE, _GPIO_PINMASK_2 );
0x104E	0xF2400104  MOVW	R1, #4
0x1052	0x4810    LDR	R0, [PC, #64]
0x1054	0xF7FFFF58  BL	_GPIO_Digital_Output+0
;pwm_click_ARM.c, 19 :: 		Delay_ms( 200 );
0x1058	0xF64967FF  MOVW	R7, #40703
0x105C	0xF2C00724  MOVT	R7, #36
L_system_init0:
0x1060	0x1E7F    SUBS	R7, R7, #1
0x1062	0xD1FD    BNE	L_system_init0
0x1064	0xBF00    NOP
0x1066	0xBF00    NOP
0x1068	0xBF00    NOP
0x106A	0xBF00    NOP
0x106C	0xBF00    NOP
;pwm_click_ARM.c, 20 :: 		I2C1_Init_Advanced( 100000, &_GPIO_MODULE_I2C1_PB67 );
0x106E	0x490A    LDR	R1, [PC, #40]
0x1070	0x480A    LDR	R0, [PC, #40]
0x1072	0xF7FFFFD9  BL	_I2C1_Init_Advanced+0
;pwm_click_ARM.c, 21 :: 		Delay_ms( 200 );
0x1076	0xF64967FF  MOVW	R7, #40703
0x107A	0xF2C00724  MOVT	R7, #36
0x107E	0xBF00    NOP
0x1080	0xBF00    NOP
L_system_init2:
0x1082	0x1E7F    SUBS	R7, R7, #1
0x1084	0xD1FD    BNE	L_system_init2
0x1086	0xBF00    NOP
0x1088	0xBF00    NOP
0x108A	0xBF00    NOP
;pwm_click_ARM.c, 22 :: 		}
L_end_system_init:
0x108C	0xF8DDE000  LDR	LR, [SP, #0]
0x1090	0xB001    ADD	SP, SP, #4
0x1092	0x4770    BX	LR
0x1094	0x10004001  	GPIOC_BASE+0
0x1098	0x147C0000  	__GPIO_MODULE_I2C1_PB67+0
0x109C	0x86A00001  	#100000
; end of _system_init
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0F08	0xB081    SUB	SP, SP, #4
0x0F0A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x0F0E	0x4A04    LDR	R2, [PC, #16]
0x0F10	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0F12	0xF7FFFDA9  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x0F16	0xF8DDE000  LDR	LR, [SP, #0]
0x0F1A	0xB001    ADD	SP, SP, #4
0x0F1C	0x4770    BX	LR
0x0F1E	0xBF00    NOP
0x0F20	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0A68	0xB081    SUB	SP, SP, #4
0x0A6A	0xF8CDE000  STR	LR, [SP, #0]
0x0A6E	0xB28C    UXTH	R4, R1
0x0A70	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x0A72	0x4B77    LDR	R3, [PC, #476]
0x0A74	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0A78	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x0A7A	0x4618    MOV	R0, R3
0x0A7C	0xF7FFFE04  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0A80	0xF1B40FFF  CMP	R4, #255
0x0A84	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x0A86	0x4B73    LDR	R3, [PC, #460]
0x0A88	0x429D    CMP	R5, R3
0x0A8A	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0A8C	0xF04F3333  MOV	R3, #858993459
0x0A90	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x0A92	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0A94	0x2D42    CMP	R5, #66
0x0A96	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0A98	0xF04F3344  MOV	R3, #1145324612
0x0A9C	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0A9E	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0AA0	0xF64F73FF  MOVW	R3, #65535
0x0AA4	0x429C    CMP	R4, R3
0x0AA6	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0AA8	0x4B6A    LDR	R3, [PC, #424]
0x0AAA	0x429D    CMP	R5, R3
0x0AAC	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0AAE	0xF04F3333  MOV	R3, #858993459
0x0AB2	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0AB4	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0AB6	0xF04F3333  MOV	R3, #858993459
0x0ABA	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0ABC	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0ABE	0x2D42    CMP	R5, #66
0x0AC0	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0AC2	0xF04F3344  MOV	R3, #1145324612
0x0AC6	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x0AC8	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0ACA	0xF04F3344  MOV	R3, #1145324612
0x0ACE	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0AD0	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0AD2	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0AD4	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x0AD6	0xF0050301  AND	R3, R5, #1
0x0ADA	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0ADC	0x2100    MOVS	R1, #0
0x0ADE	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0AE0	0xF0050302  AND	R3, R5, #2
0x0AE4	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x0AE6	0xF40573C0  AND	R3, R5, #384
0x0AEA	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0AEC	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0AEE	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0AF0	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0AF2	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0AF4	0xF0050304  AND	R3, R5, #4
0x0AF8	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x0AFA	0xF0050320  AND	R3, R5, #32
0x0AFE	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0B00	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0B02	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0B04	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x0B06	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0B08	0xF0050308  AND	R3, R5, #8
0x0B0C	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0B0E	0xF0050320  AND	R3, R5, #32
0x0B12	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0B14	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x0B16	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x0B18	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x0B1A	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0B1C	0x4B4E    LDR	R3, [PC, #312]
0x0B1E	0xEA050303  AND	R3, R5, R3, LSL #0
0x0B22	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0B24	0x2003    MOVS	R0, #3
0x0B26	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0B28	0xF4057300  AND	R3, R5, #512
0x0B2C	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x0B2E	0x2002    MOVS	R0, #2
0x0B30	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x0B32	0xF4056380  AND	R3, R5, #1024
0x0B36	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x0B38	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x0B3A	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0B3C	0xF005030C  AND	R3, R5, #12
0x0B40	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x0B42	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0B44	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x0B46	0xF00403FF  AND	R3, R4, #255
0x0B4A	0xB29B    UXTH	R3, R3
0x0B4C	0x2B00    CMP	R3, #0
0x0B4E	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x0B50	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x0B52	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x0B54	0xFA1FF884  UXTH	R8, R4
0x0B58	0x4632    MOV	R2, R6
0x0B5A	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0B5C	0x2808    CMP	R0, #8
0x0B5E	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x0B60	0xF04F0301  MOV	R3, #1
0x0B64	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0B68	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x0B6C	0x42A3    CMP	R3, R4
0x0B6E	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x0B70	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x0B72	0xF04F030F  MOV	R3, #15
0x0B76	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0B78	0x43DB    MVN	R3, R3
0x0B7A	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x0B7E	0xFA01F305  LSL	R3, R1, R5
0x0B82	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0B86	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0B88	0xF4067381  AND	R3, R6, #258
0x0B8C	0xF5B37F81  CMP	R3, #258
0x0B90	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x0B92	0xF2020414  ADDW	R4, R2, #20
0x0B96	0xF04F0301  MOV	R3, #1
0x0B9A	0x4083    LSLS	R3, R0
0x0B9C	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0B9E	0xF0060382  AND	R3, R6, #130
0x0BA2	0x2B82    CMP	R3, #130
0x0BA4	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x0BA6	0xF2020410  ADDW	R4, R2, #16
0x0BAA	0xF04F0301  MOV	R3, #1
0x0BAE	0x4083    LSLS	R3, R0
0x0BB0	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0BB2	0x462F    MOV	R7, R5
0x0BB4	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x0BB6	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0BB8	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x0BBA	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0BBC	0xFA1FF088  UXTH	R0, R8
0x0BC0	0x460F    MOV	R7, R1
0x0BC2	0x4631    MOV	R1, R6
0x0BC4	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x0BC6	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x0BC8	0x460F    MOV	R7, R1
0x0BCA	0x4629    MOV	R1, R5
0x0BCC	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0BCE	0xF1B00FFF  CMP	R0, #255
0x0BD2	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0BD4	0x1D33    ADDS	R3, R6, #4
0x0BD6	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x0BDA	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0BDC	0x2A08    CMP	R2, #8
0x0BDE	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0BE0	0xF2020408  ADDW	R4, R2, #8
0x0BE4	0xF04F0301  MOV	R3, #1
0x0BE8	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0BEC	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0BF0	0x42A3    CMP	R3, R4
0x0BF2	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0BF4	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x0BF6	0xF04F030F  MOV	R3, #15
0x0BFA	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0BFC	0x43DB    MVN	R3, R3
0x0BFE	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0C02	0xFA07F305  LSL	R3, R7, R5
0x0C06	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x0C0A	0xF4017381  AND	R3, R1, #258
0x0C0E	0xF5B37F81  CMP	R3, #258
0x0C12	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0C14	0xF2060514  ADDW	R5, R6, #20
0x0C18	0xF2020408  ADDW	R4, R2, #8
0x0C1C	0xF04F0301  MOV	R3, #1
0x0C20	0x40A3    LSLS	R3, R4
0x0C22	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0C24	0xF0010382  AND	R3, R1, #130
0x0C28	0x2B82    CMP	R3, #130
0x0C2A	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0C2C	0xF2060510  ADDW	R5, R6, #16
0x0C30	0xF2020408  ADDW	R4, R2, #8
0x0C34	0xF04F0301  MOV	R3, #1
0x0C38	0x40A3    LSLS	R3, R4
0x0C3A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0C3C	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0C3E	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0C40	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x0C42	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0C44	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x0C48	0xF8DDE000  LDR	LR, [SP, #0]
0x0C4C	0xB001    ADD	SP, SP, #4
0x0C4E	0x4770    BX	LR
0x0C50	0xFC00FFFF  	#-1024
0x0C54	0x00140008  	#524308
0x0C58	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0688	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x068A	0x4919    LDR	R1, [PC, #100]
0x068C	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0690	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x0692	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x0694	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0696	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0698	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x069A	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x069C	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x069E	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x06A0	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x06A2	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x06A4	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x06A6	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x06A8	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x06AA	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x06AC	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x06AE	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x06B2	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x06B4	0x490F    LDR	R1, [PC, #60]
0x06B6	0x4288    CMP	R0, R1
0x06B8	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x06BA	0x490F    LDR	R1, [PC, #60]
0x06BC	0x4288    CMP	R0, R1
0x06BE	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x06C0	0x490E    LDR	R1, [PC, #56]
0x06C2	0x4288    CMP	R0, R1
0x06C4	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x06C6	0x490E    LDR	R1, [PC, #56]
0x06C8	0x4288    CMP	R0, R1
0x06CA	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x06CC	0x490D    LDR	R1, [PC, #52]
0x06CE	0x4288    CMP	R0, R1
0x06D0	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x06D2	0x490D    LDR	R1, [PC, #52]
0x06D4	0x4288    CMP	R0, R1
0x06D6	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x06D8	0x490C    LDR	R1, [PC, #48]
0x06DA	0x4288    CMP	R0, R1
0x06DC	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x06DE	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x06E0	0x490B    LDR	R1, [PC, #44]
0x06E2	0x6809    LDR	R1, [R1, #0]
0x06E4	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x06E8	0x4909    LDR	R1, [PC, #36]
0x06EA	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x06EC	0xB001    ADD	SP, SP, #4
0x06EE	0x4770    BX	LR
0x06F0	0xFC00FFFF  	#-1024
0x06F4	0x08004001  	#1073809408
0x06F8	0x0C004001  	#1073810432
0x06FC	0x10004001  	#1073811456
0x0700	0x14004001  	#1073812480
0x0704	0x18004001  	#1073813504
0x0708	0x1C004001  	#1073814528
0x070C	0x20004001  	#1073815552
0x0710	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_I2C1_Init_Advanced:
;__Lib_I2C_12.c, 308 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x1028	0xB081    SUB	SP, SP, #4
0x102A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_12.c, 309 :: 		
0x102E	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x1030	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x1032	0x4803    LDR	R0, [PC, #12]
0x1034	0xF7FFFC4A  BL	_I2Cx_Init_Advanced+0
;__Lib_I2C_12.c, 310 :: 		
L_end_I2C1_Init_Advanced:
0x1038	0xF8DDE000  LDR	LR, [SP, #0]
0x103C	0xB001    ADD	SP, SP, #4
0x103E	0x4770    BX	LR
0x1040	0x54004000  	I2C1_CR1+0
; end of _I2C1_Init_Advanced
_I2Cx_Init_Advanced:
;__Lib_I2C_12.c, 357 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x08CC	0xB088    SUB	SP, SP, #32
0x08CE	0xF8CDE000  STR	LR, [SP, #0]
0x08D2	0x460E    MOV	R6, R1
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 24 (R6)
; module start address is: 8 (R2)
;__Lib_I2C_12.c, 359 :: 		
;__Lib_I2C_12.c, 366 :: 		
0x08D4	0x4B55    LDR	R3, [PC, #340]
0x08D6	0x4298    CMP	R0, R3
0x08D8	0xD10D    BNE	L_I2Cx_Init_Advanced61
;__Lib_I2C_12.c, 367 :: 		
0x08DA	0x2401    MOVS	R4, #1
0x08DC	0xB264    SXTB	R4, R4
0x08DE	0x4B54    LDR	R3, [PC, #336]
0x08E0	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 368 :: 		
0x08E2	0x4C54    LDR	R4, [PC, #336]
0x08E4	0x4B54    LDR	R3, [PC, #336]
0x08E6	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 369 :: 		
0x08E8	0x4C54    LDR	R4, [PC, #336]
0x08EA	0x4B55    LDR	R3, [PC, #340]
0x08EC	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 370 :: 		
0x08EE	0x4C55    LDR	R4, [PC, #340]
0x08F0	0x4B55    LDR	R3, [PC, #340]
0x08F2	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 371 :: 		
0x08F4	0xE00F    B	L_I2Cx_Init_Advanced62
L_I2Cx_Init_Advanced61:
;__Lib_I2C_12.c, 372 :: 		
0x08F6	0x4B55    LDR	R3, [PC, #340]
0x08F8	0x4298    CMP	R0, R3
0x08FA	0xD10C    BNE	L_I2Cx_Init_Advanced63
;__Lib_I2C_12.c, 373 :: 		
0x08FC	0x2401    MOVS	R4, #1
0x08FE	0xB264    SXTB	R4, R4
0x0900	0x4B53    LDR	R3, [PC, #332]
0x0902	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 374 :: 		
0x0904	0x4C53    LDR	R4, [PC, #332]
0x0906	0x4B4C    LDR	R3, [PC, #304]
0x0908	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 375 :: 		
0x090A	0x4C53    LDR	R4, [PC, #332]
0x090C	0x4B4C    LDR	R3, [PC, #304]
0x090E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 376 :: 		
0x0910	0x4C52    LDR	R4, [PC, #328]
0x0912	0x4B4D    LDR	R3, [PC, #308]
0x0914	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 377 :: 		
L_I2Cx_Init_Advanced63:
L_I2Cx_Init_Advanced62:
;__Lib_I2C_12.c, 378 :: 		
0x0916	0x9601    STR	R6, [SP, #4]
; module end address is: 8 (R2)
0x0918	0x9002    STR	R0, [SP, #8]
0x091A	0x4610    MOV	R0, R2
0x091C	0xF7FFFEFA  BL	_GPIO_Alternate_Function_Enable+0
0x0920	0x9802    LDR	R0, [SP, #8]
0x0922	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_12.c, 383 :: 		
0x0924	0x1D03    ADDS	R3, R0, #4
0x0926	0x681B    LDR	R3, [R3, #0]
;__Lib_I2C_12.c, 385 :: 		
0x0928	0xB29C    UXTH	R4, R3
0x092A	0xF06F033F  MVN	R3, #63
0x092E	0xEA040303  AND	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0932	0xB29D    UXTH	R5, R3
;__Lib_I2C_12.c, 387 :: 		
0x0934	0xAB03    ADD	R3, SP, #12
0x0936	0x9001    STR	R0, [SP, #4]
0x0938	0x4618    MOV	R0, R3
0x093A	0xF7FFFF73  BL	_RCC_GetClocksFrequency+0
0x093E	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_12.c, 388 :: 		
; pclk1 start address is: 28 (R7)
0x0940	0x9F05    LDR	R7, [SP, #20]
;__Lib_I2C_12.c, 390 :: 		
0x0942	0x9C05    LDR	R4, [SP, #20]
0x0944	0x4B46    LDR	R3, [PC, #280]
0x0946	0xFBB4F3F3  UDIV	R3, R4, R3
; freqrange start address is: 4 (R1)
0x094A	0xB299    UXTH	R1, R3
;__Lib_I2C_12.c, 391 :: 		
0x094C	0xB29B    UXTH	R3, R3
0x094E	0xEA450403  ORR	R4, R5, R3, LSL #0
0x0952	0xB2A4    UXTH	R4, R4
; tmpreg end address is: 20 (R5)
;__Lib_I2C_12.c, 393 :: 		
0x0954	0x1D03    ADDS	R3, R0, #4
0x0956	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 397 :: 		
0x0958	0x2400    MOVS	R4, #0
0x095A	0x6803    LDR	R3, [R0, #0]
0x095C	0xF3640300  BFI	R3, R4, #0, #1
0x0960	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 400 :: 		
; tmpreg start address is: 8 (R2)
0x0962	0x2200    MOVS	R2, #0
;__Lib_I2C_12.c, 403 :: 		
0x0964	0x4B3F    LDR	R3, [PC, #252]
0x0966	0x429E    CMP	R6, R3
0x0968	0xD812    BHI	L_I2Cx_Init_Advanced64
;__Lib_I2C_12.c, 406 :: 		
0x096A	0x0073    LSLS	R3, R6, #1
; I2C_ClockSpeed end address is: 24 (R6)
0x096C	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x0970	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 408 :: 		
0x0972	0x2C04    CMP	R4, #4
0x0974	0xD202    BCS	L__I2Cx_Init_Advanced70
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 411 :: 		
; result start address is: 12 (R3)
0x0976	0x2304    MOVS	R3, #4
; result end address is: 12 (R3)
0x0978	0x461C    MOV	R4, R3
;__Lib_I2C_12.c, 412 :: 		
0x097A	0xE7FF    B	L_I2Cx_Init_Advanced65
L__I2Cx_Init_Advanced70:
;__Lib_I2C_12.c, 408 :: 		
;__Lib_I2C_12.c, 412 :: 		
L_I2Cx_Init_Advanced65:
;__Lib_I2C_12.c, 414 :: 		
; result start address is: 16 (R4)
0x097C	0xEA420304  ORR	R3, R2, R4, LSL #0
; result end address is: 16 (R4)
0x0980	0xB29A    UXTH	R2, R3
;__Lib_I2C_12.c, 416 :: 		
0x0982	0xF2000420  ADDW	R4, R0, #32
0x0986	0x1C4B    ADDS	R3, R1, #1
0x0988	0xB29B    UXTH	R3, R3
; freqrange end address is: 4 (R1)
0x098A	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_12.c, 417 :: 		
0x098C	0xB291    UXTH	R1, R2
0x098E	0xE03F    B	L_I2Cx_Init_Advanced66
L_I2Cx_Init_Advanced64:
;__Lib_I2C_12.c, 422 :: 		
; freqrange start address is: 4 (R1)
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x0990	0x2303    MOVS	R3, #3
0x0992	0xFB06F403  MUL	R4, R6, R3
0x0996	0xFBB7F3F4  UDIV	R3, R7, R4
; result start address is: 32 (R8)
0x099A	0xFA1FF883  UXTH	R8, R3
;__Lib_I2C_12.c, 425 :: 		
0x099E	0x2319    MOVS	R3, #25
0x09A0	0xFB06F503  MUL	R5, R6, R3
0x09A4	0xFBB7F3F5  UDIV	R3, R7, R5
; result25 start address is: 36 (R9)
0x09A8	0xFA1FF983  UXTH	R9, R3
;__Lib_I2C_12.c, 427 :: 		
0x09AC	0xFB08F404  MUL	R4, R8, R4
; result end address is: 32 (R8)
;__Lib_I2C_12.c, 429 :: 		
0x09B0	0xFB09F305  MUL	R3, R9, R5
; result25 end address is: 36 (R9)
;__Lib_I2C_12.c, 431 :: 		
0x09B4	0x1B3C    SUB	R4, R7, R4
0x09B6	0x1AFB    SUB	R3, R7, R3
0x09B8	0x429C    CMP	R4, R3
0x09BA	0xD205    BCS	L_I2Cx_Init_Advanced67
;__Lib_I2C_12.c, 432 :: 		
0x09BC	0x2303    MOVS	R3, #3
0x09BE	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x09C0	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x09C4	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 433 :: 		
; result end address is: 16 (R4)
0x09C6	0xE006    B	L_I2Cx_Init_Advanced68
L_I2Cx_Init_Advanced67:
;__Lib_I2C_12.c, 435 :: 		
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x09C8	0x2319    MOVS	R3, #25
0x09CA	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x09CC	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x09D0	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 436 :: 		
0x09D2	0xF4444480  ORR	R4, R4, #16384
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 437 :: 		
L_I2Cx_Init_Advanced68:
;__Lib_I2C_12.c, 440 :: 		
; result start address is: 16 (R4)
0x09D6	0xF64073FF  MOVW	R3, #4095
0x09DA	0xEA040303  AND	R3, R4, R3, LSL #0
0x09DE	0xB913    CBNZ	R3, L__I2Cx_Init_Advanced71
;__Lib_I2C_12.c, 443 :: 		
0x09E0	0xF0440401  ORR	R4, R4, #1
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 444 :: 		
0x09E4	0xE7FF    B	L_I2Cx_Init_Advanced69
L__I2Cx_Init_Advanced71:
;__Lib_I2C_12.c, 440 :: 		
;__Lib_I2C_12.c, 444 :: 		
L_I2Cx_Init_Advanced69:
;__Lib_I2C_12.c, 446 :: 		
; result start address is: 16 (R4)
0x09E6	0xF4444300  ORR	R3, R4, #32768
; result end address is: 16 (R4)
0x09EA	0xB29B    UXTH	R3, R3
0x09EC	0x431A    ORRS	R2, R3
0x09EE	0xB292    UXTH	R2, R2
;__Lib_I2C_12.c, 448 :: 		
0x09F0	0xF2000520  ADDW	R5, R0, #32
0x09F4	0xF240132C  MOVW	R3, #300
0x09F8	0xFB01F403  MUL	R4, R1, R3
0x09FC	0xB2A4    UXTH	R4, R4
; freqrange end address is: 4 (R1)
0x09FE	0xF24033E8  MOVW	R3, #1000
0x0A02	0xFBB4F3F3  UDIV	R3, R4, R3
0x0A06	0xB29B    UXTH	R3, R3
0x0A08	0x1C5B    ADDS	R3, R3, #1
0x0A0A	0xB29B    UXTH	R3, R3
0x0A0C	0x602B    STR	R3, [R5, #0]
; tmpreg end address is: 8 (R2)
0x0A0E	0xB291    UXTH	R1, R2
;__Lib_I2C_12.c, 449 :: 		
L_I2Cx_Init_Advanced66:
;__Lib_I2C_12.c, 451 :: 		
; tmpreg start address is: 4 (R1)
0x0A10	0xF200031C  ADDW	R3, R0, #28
0x0A14	0x6019    STR	R1, [R3, #0]
; tmpreg end address is: 4 (R1)
;__Lib_I2C_12.c, 453 :: 		
0x0A16	0x2300    MOVS	R3, #0
0x0A18	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 454 :: 		
0x0A1A	0x2401    MOVS	R4, #1
0x0A1C	0x6803    LDR	R3, [R0, #0]
0x0A1E	0xF3640300  BFI	R3, R4, #0, #1
0x0A22	0x6003    STR	R3, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 455 :: 		
L_end_I2Cx_Init_Advanced:
0x0A24	0xF8DDE000  LDR	LR, [SP, #0]
0x0A28	0xB008    ADD	SP, SP, #32
0x0A2A	0x4770    BX	LR
0x0A2C	0x54004000  	I2C1_CR1+0
0x0A30	0x03D44242  	RCC_APB1ENR+0
0x0A34	0x03650000  	_I2C1_Start+0
0x0A38	0x000C2000  	_I2C_Start_Ptr+0
0x0A3C	0x0C5D0000  	_I2C1_Read+0
0x0A40	0x00142000  	_I2C_Read_Ptr+0
0x0A44	0x06650000  	_I2C1_Write+0
0x0A48	0x00102000  	_I2C_Write_Ptr+0
0x0A4C	0x58004000  	I2C2_CR1+0
0x0A50	0x03D84242  	RCC_APB1ENR+0
0x0A54	0x064D0000  	_I2C2_Start+0
0x0A58	0x0C810000  	_I2C2_Read+0
0x0A5C	0x06290000  	_I2C2_Write+0
0x0A60	0x4240000F  	#1000000
0x0A64	0x86A00001  	#100000
; end of _I2Cx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_105_107.c, 443 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0824	0xB082    SUB	SP, SP, #8
0x0826	0xF8CDE000  STR	LR, [SP, #0]
0x082A	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_105_107.c, 446 :: 		
0x082C	0x4619    MOV	R1, R3
0x082E	0x9101    STR	R1, [SP, #4]
0x0830	0xF7FFFCC8  BL	_Get_Fosc_kHz+0
0x0834	0xF24031E8  MOVW	R1, #1000
0x0838	0xFB00F201  MUL	R2, R0, R1
0x083C	0x9901    LDR	R1, [SP, #4]
0x083E	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 449 :: 		
0x0840	0x491F    LDR	R1, [PC, #124]
0x0842	0x7809    LDRB	R1, [R1, #0]
0x0844	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x0848	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 450 :: 		
0x084A	0x491E    LDR	R1, [PC, #120]
0x084C	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x084E	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0850	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 452 :: 		
0x0852	0x1D1A    ADDS	R2, R3, #4
0x0854	0x6819    LDR	R1, [R3, #0]
0x0856	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0858	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 454 :: 		
0x085A	0x4919    LDR	R1, [PC, #100]
0x085C	0x8809    LDRH	R1, [R1, #0]
0x085E	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x0862	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 455 :: 		
0x0864	0x4917    LDR	R1, [PC, #92]
0x0866	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0868	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x086A	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 457 :: 		
0x086C	0xF2030208  ADDW	R2, R3, #8
0x0870	0x1D19    ADDS	R1, R3, #4
0x0872	0x6809    LDR	R1, [R1, #0]
0x0874	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0876	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 459 :: 		
0x0878	0x4911    LDR	R1, [PC, #68]
0x087A	0x8809    LDRH	R1, [R1, #0]
0x087C	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x0880	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 460 :: 		
0x0882	0x4910    LDR	R1, [PC, #64]
0x0884	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0886	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0888	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 462 :: 		
0x088A	0xF203020C  ADDW	R2, R3, #12
0x088E	0x1D19    ADDS	R1, R3, #4
0x0890	0x6809    LDR	R1, [R1, #0]
0x0892	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0894	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 464 :: 		
0x0896	0x490A    LDR	R1, [PC, #40]
0x0898	0x8809    LDRH	R1, [R1, #0]
0x089A	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x089E	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 465 :: 		
0x08A0	0x4909    LDR	R1, [PC, #36]
0x08A2	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x08A4	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x08A6	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 467 :: 		
0x08A8	0xF2030210  ADDW	R2, R3, #16
0x08AC	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x08B0	0x6809    LDR	R1, [R1, #0]
0x08B2	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x08B6	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 468 :: 		
L_end_RCC_GetClocksFrequency:
0x08B8	0xF8DDE000  LDR	LR, [SP, #0]
0x08BC	0xB002    ADD	SP, SP, #8
0x08BE	0x4770    BX	LR
0x08C0	0x10044002  	RCC_CFGRbits+0
0x08C4	0x14E80000  	__Lib_System_105_107_APBAHBPrescTable+0
0x08C8	0x037C0000  	__Lib_System_105_107_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
0x01C4	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x01C6	0x4802    LDR	R0, [PC, #8]
0x01C8	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x01CA	0xB001    ADD	SP, SP, #4
0x01CC	0x4770    BX	LR
0x01CE	0xBF00    NOP
0x01D0	0x001C2000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x0714	0xB081    SUB	SP, SP, #4
0x0716	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x071A	0x2201    MOVS	R2, #1
0x071C	0xB252    SXTB	R2, R2
0x071E	0x493E    LDR	R1, [PC, #248]
0x0720	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x0722	0xF2000168  ADDW	R1, R0, #104
0x0726	0x680B    LDR	R3, [R1, #0]
0x0728	0xF06F6100  MVN	R1, #134217728
0x072C	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x0730	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x0732	0xF0036100  AND	R1, R3, #134217728
0x0736	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x0738	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x073A	0xF0024100  AND	R1, R2, #-2147483648
0x073E	0xF1B14F00  CMP	R1, #-2147483648
0x0742	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x0744	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0746	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x0748	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x074A	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x074C	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x074E	0xF4042170  AND	R1, R4, #983040
0x0752	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x0754	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x0756	0xF64F71FF  MOVW	R1, #65535
0x075A	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x075E	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x0760	0xF4041140  AND	R1, R4, #3145728
0x0764	0xF5B11F40  CMP	R1, #3145728
0x0768	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x076A	0xF06F6170  MVN	R1, #251658240
0x076E	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x0772	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x0774	0x492A    LDR	R1, [PC, #168]
0x0776	0x680A    LDR	R2, [R1, #0]
0x0778	0xF06F6170  MVN	R1, #251658240
0x077C	0x400A    ANDS	R2, R1
0x077E	0x4928    LDR	R1, [PC, #160]
0x0780	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x0782	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x0784	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x0786	0xF4041180  AND	R1, R4, #1048576
0x078A	0xF5B11F80  CMP	R1, #1048576
0x078E	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x0790	0xF04F0103  MOV	R1, #3
0x0794	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x0796	0x43C9    MVN	R1, R1
0x0798	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x079C	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x07A0	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x07A2	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x07A4	0x0D61    LSRS	R1, R4, #21
0x07A6	0x0109    LSLS	R1, R1, #4
0x07A8	0xFA05F101  LSL	R1, R5, R1
0x07AC	0x43C9    MVN	R1, R1
0x07AE	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x07B0	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x07B4	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x07B6	0x0D61    LSRS	R1, R4, #21
0x07B8	0x0109    LSLS	R1, R1, #4
0x07BA	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x07BE	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x07C0	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x07C2	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x07C6	0xF1B14F00  CMP	R1, #-2147483648
0x07CA	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x07CC	0x4913    LDR	R1, [PC, #76]
0x07CE	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x07D0	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x07D2	0x4913    LDR	R1, [PC, #76]
0x07D4	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x07D6	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x07DA	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x07DC	0xEA4F018A  LSL	R1, R10, #2
0x07E0	0xEB090101  ADD	R1, R9, R1, LSL #0
0x07E4	0x6809    LDR	R1, [R1, #0]
0x07E6	0xF1B13FFF  CMP	R1, #-1
0x07EA	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x07EC	0xF1090134  ADD	R1, R9, #52
0x07F0	0xEA4F038A  LSL	R3, R10, #2
0x07F4	0x18C9    ADDS	R1, R1, R3
0x07F6	0x6809    LDR	R1, [R1, #0]
0x07F8	0x460A    MOV	R2, R1
0x07FA	0xEB090103  ADD	R1, R9, R3, LSL #0
0x07FE	0x6809    LDR	R1, [R1, #0]
0x0800	0x4608    MOV	R0, R1
0x0802	0x4611    MOV	R1, R2
0x0804	0xF7FFFD62  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x0808	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x080C	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x080E	0xF8DDE000  LDR	LR, [SP, #0]
0x0812	0xB001    ADD	SP, SP, #4
0x0814	0x4770    BX	LR
0x0816	0xBF00    NOP
0x0818	0x03004242  	RCC_APB2ENRbits+0
0x081C	0x001C4001  	AFIO_MAPR2+0
0x0820	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x02CC	0xB083    SUB	SP, SP, #12
0x02CE	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x02D2	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x02D6	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x02D8	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x02DA	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x02DE	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x02E0	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x02E2	0x4A19    LDR	R2, [PC, #100]
0x02E4	0x9202    STR	R2, [SP, #8]
0x02E6	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x02E8	0x4A18    LDR	R2, [PC, #96]
0x02EA	0x9202    STR	R2, [SP, #8]
0x02EC	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x02EE	0x4A18    LDR	R2, [PC, #96]
0x02F0	0x9202    STR	R2, [SP, #8]
0x02F2	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x02F4	0x4A17    LDR	R2, [PC, #92]
0x02F6	0x9202    STR	R2, [SP, #8]
0x02F8	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x02FA	0x4A17    LDR	R2, [PC, #92]
0x02FC	0x9202    STR	R2, [SP, #8]
0x02FE	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x0300	0x4A16    LDR	R2, [PC, #88]
0x0302	0x9202    STR	R2, [SP, #8]
0x0304	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x0306	0x4A16    LDR	R2, [PC, #88]
0x0308	0x9202    STR	R2, [SP, #8]
0x030A	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x030C	0x2800    CMP	R0, #0
0x030E	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x0310	0x2801    CMP	R0, #1
0x0312	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0314	0x2802    CMP	R0, #2
0x0316	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x0318	0x2803    CMP	R0, #3
0x031A	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x031C	0x2804    CMP	R0, #4
0x031E	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0320	0x2805    CMP	R0, #5
0x0322	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0324	0x2806    CMP	R0, #6
0x0326	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x0328	0x2201    MOVS	R2, #1
0x032A	0xB212    SXTH	R2, R2
0x032C	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x032E	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x0332	0x9802    LDR	R0, [SP, #8]
0x0334	0x460A    MOV	R2, R1
0x0336	0xF8BD1004  LDRH	R1, [SP, #4]
0x033A	0xF000FB95  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x033E	0xF8DDE000  LDR	LR, [SP, #0]
0x0342	0xB003    ADD	SP, SP, #12
0x0344	0x4770    BX	LR
0x0346	0xBF00    NOP
0x0348	0x08004001  	#1073809408
0x034C	0x0C004001  	#1073810432
0x0350	0x10004001  	#1073811456
0x0354	0x14004001  	#1073812480
0x0358	0x18004001  	#1073813504
0x035C	0x1C004001  	#1073814528
0x0360	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_pwm_click_init:
;pwm_hw.c, 22 :: 		void pwm_click_init( uint8_t i2c_dev_addr )
; i2c_dev_addr start address is: 0 (R0)
0x119C	0xB081    SUB	SP, SP, #4
0x119E	0xF8CDE000  STR	LR, [SP, #0]
; i2c_dev_addr end address is: 0 (R0)
; i2c_dev_addr start address is: 0 (R0)
;pwm_hw.c, 24 :: 		_i2c_address = i2c_dev_addr;
0x11A2	0x4915    LDR	R1, [PC, #84]
0x11A4	0x7008    STRB	R0, [R1, #0]
; i2c_dev_addr end address is: 0 (R0)
;pwm_hw.c, 26 :: 		hal_pwm_init();
0x11A6	0xF7FFFEBD  BL	_hal_pwm_init+0
;pwm_hw.c, 27 :: 		pwm_click_enable( true );
0x11AA	0x2001    MOVS	R0, #1
0x11AC	0xF7FFFF2C  BL	_pwm_click_enable+0
;pwm_hw.c, 28 :: 		pwm_device_config( true, false, false, false, true, false );
0x11B0	0x2200    MOVS	R2, #0
0x11B2	0x2101    MOVS	R1, #1
0x11B4	0xB404    PUSH	(R2)
0x11B6	0xB402    PUSH	(R1)
0x11B8	0x2300    MOVS	R3, #0
0x11BA	0x2200    MOVS	R2, #0
0x11BC	0x2100    MOVS	R1, #0
0x11BE	0x2001    MOVS	R0, #1
0x11C0	0xF7FFFECE  BL	_pwm_device_config+0
0x11C4	0xB002    ADD	SP, SP, #8
;pwm_hw.c, 29 :: 		pwm_set_pre_scale( 0x04 );
0x11C6	0x2004    MOVS	R0, #4
0x11C8	0xF7FFFDA6  BL	_pwm_set_pre_scale+0
;pwm_hw.c, 30 :: 		pwm_device_config( true, false, false, false, false, true );
0x11CC	0x2201    MOVS	R2, #1
0x11CE	0x2100    MOVS	R1, #0
0x11D0	0xB404    PUSH	(R2)
0x11D2	0xB402    PUSH	(R1)
0x11D4	0x2300    MOVS	R3, #0
0x11D6	0x2200    MOVS	R2, #0
0x11D8	0x2100    MOVS	R1, #0
0x11DA	0x2001    MOVS	R0, #1
0x11DC	0xF7FFFEC0  BL	_pwm_device_config+0
0x11E0	0xB002    ADD	SP, SP, #8
;pwm_hw.c, 31 :: 		pwm_output_config( 0x00, true, false, false );
0x11E2	0x2300    MOVS	R3, #0
0x11E4	0x2200    MOVS	R2, #0
0x11E6	0x2101    MOVS	R1, #1
0x11E8	0x2000    MOVS	R0, #0
0x11EA	0xF7FFFE25  BL	_pwm_output_config+0
;pwm_hw.c, 32 :: 		}
L_end_pwm_click_init:
0x11EE	0xF8DDE000  LDR	LR, [SP, #0]
0x11F2	0xB001    ADD	SP, SP, #4
0x11F4	0x4770    BX	LR
0x11F6	0xBF00    NOP
0x11F8	0x00182000  	pwm_hw__i2c_address+0
; end of _pwm_click_init
_hal_pwm_init:
;pwm_hal.c, 131 :: 		int hal_pwm_init( void )
0x0F24	0xB081    SUB	SP, SP, #4
;pwm_hal.c, 135 :: 		start_i2c_p                 = I2C_Start_Ptr;
0x0F26	0x4808    LDR	R0, [PC, #32]
0x0F28	0x6801    LDR	R1, [R0, #0]
0x0F2A	0x4808    LDR	R0, [PC, #32]
0x0F2C	0x6001    STR	R1, [R0, #0]
;pwm_hal.c, 136 :: 		write_i2c_p                 = I2C_Write_Ptr;
0x0F2E	0x4808    LDR	R0, [PC, #32]
0x0F30	0x6801    LDR	R1, [R0, #0]
0x0F32	0x4808    LDR	R0, [PC, #32]
0x0F34	0x6001    STR	R1, [R0, #0]
;pwm_hal.c, 137 :: 		read_i2c_p                  = I2C_Read_Ptr;
0x0F36	0x4808    LDR	R0, [PC, #32]
0x0F38	0x6801    LDR	R1, [R0, #0]
0x0F3A	0x4808    LDR	R0, [PC, #32]
0x0F3C	0x6001    STR	R1, [R0, #0]
;pwm_hal.c, 205 :: 		return 0;
0x0F3E	0x2000    MOVS	R0, #0
0x0F40	0xB200    SXTH	R0, R0
;pwm_hal.c, 206 :: 		}
L_end_hal_pwm_init:
0x0F42	0xB001    ADD	SP, SP, #4
0x0F44	0x4770    BX	LR
0x0F46	0xBF00    NOP
0x0F48	0x000C2000  	_I2C_Start_Ptr+0
0x0F4C	0x00002000  	pwm_hal_start_i2c_p+0
0x0F50	0x00102000  	_I2C_Write_Ptr+0
0x0F54	0x00042000  	pwm_hal_write_i2c_p+0
0x0F58	0x00142000  	_I2C_Read_Ptr+0
0x0F5C	0x00082000  	pwm_hal_read_i2c_p+0
; end of _hal_pwm_init
_pwm_click_enable:
;pwm_hw.c, 34 :: 		void pwm_click_enable( bool state )
; state start address is: 0 (R0)
0x1008	0xB081    SUB	SP, SP, #4
; state end address is: 0 (R0)
; state start address is: 0 (R0)
;pwm_hw.c, 36 :: 		if( state )
0x100A	0xB120    CBZ	R0, L_pwm_click_enable0
; state end address is: 0 (R0)
;pwm_hw.c, 37 :: 		PWM_EN_PIN = 0;
0x100C	0x2200    MOVS	R2, #0
0x100E	0xB252    SXTB	R2, R2
0x1010	0x4904    LDR	R1, [PC, #16]
0x1012	0x600A    STR	R2, [R1, #0]
0x1014	0xE003    B	L_pwm_click_enable1
L_pwm_click_enable0:
;pwm_hw.c, 39 :: 		PWM_EN_PIN = 1;
0x1016	0x2201    MOVS	R2, #1
0x1018	0xB252    SXTB	R2, R2
0x101A	0x4902    LDR	R1, [PC, #8]
0x101C	0x600A    STR	R2, [R1, #0]
L_pwm_click_enable1:
;pwm_hw.c, 40 :: 		}
L_end_pwm_click_enable:
0x101E	0xB001    ADD	SP, SP, #4
0x1020	0x4770    BX	LR
0x1022	0xBF00    NOP
0x1024	0x01884222  	PWM_EN_PIN+0
; end of _pwm_click_enable
_pwm_device_config:
;pwm_hw.c, 47 :: 		bool restart )
; sub1 start address is: 12 (R3)
; sub2 start address is: 8 (R2)
; sub3 start address is: 4 (R1)
; allcall start address is: 0 (R0)
0x0F60	0xB082    SUB	SP, SP, #8
0x0F62	0xF8CDE000  STR	LR, [SP, #0]
0x0F66	0xFA5FF983  UXTB	R9, R3
; sub1 end address is: 12 (R3)
; sub2 end address is: 8 (R2)
; sub3 end address is: 4 (R1)
; allcall end address is: 0 (R0)
; allcall start address is: 0 (R0)
; sub3 start address is: 4 (R1)
; sub2 start address is: 8 (R2)
; sub1 start address is: 36 (R9)
; sleep start address is: 12 (R3)
0x0F6A	0xF89D3008  LDRB	R3, [SP, #8]
; restart start address is: 32 (R8)
0x0F6E	0xF89D800C  LDRB	R8, [SP, #12]
;pwm_hw.c, 51 :: 		tmp_data[0] = PWM_MODE1;
0x0F72	0xAF01    ADD	R7, SP, #4
0x0F74	0x2400    MOVS	R4, #0
0x0F76	0x703C    STRB	R4, [R7, #0]
;pwm_hw.c, 52 :: 		tmp_data[1] = 0x20;
0x0F78	0x1C7D    ADDS	R5, R7, #1
0x0F7A	0x2420    MOVS	R4, #32
0x0F7C	0x702C    STRB	R4, [R5, #0]
;pwm_hw.c, 53 :: 		tmp_data[1] |= ( sub1 & 0x01 )     << M1_SUB1;
0x0F7E	0x1C7E    ADDS	R6, R7, #1
0x0F80	0xF0090401  AND	R4, R9, #1
0x0F84	0xB2E4    UXTB	R4, R4
; sub1 end address is: 36 (R9)
0x0F86	0x00E5    LSLS	R5, R4, #3
0x0F88	0xB2AD    UXTH	R5, R5
0x0F8A	0x7834    LDRB	R4, [R6, #0]
0x0F8C	0x432C    ORRS	R4, R5
0x0F8E	0x7034    STRB	R4, [R6, #0]
;pwm_hw.c, 54 :: 		tmp_data[1] |= ( sub2 & 0x01 )     << M1_SUB2;
0x0F90	0x1C7E    ADDS	R6, R7, #1
0x0F92	0xF0020401  AND	R4, R2, #1
0x0F96	0xB2E4    UXTB	R4, R4
; sub2 end address is: 8 (R2)
0x0F98	0x00A5    LSLS	R5, R4, #2
0x0F9A	0xB2AD    UXTH	R5, R5
0x0F9C	0x7834    LDRB	R4, [R6, #0]
0x0F9E	0x432C    ORRS	R4, R5
0x0FA0	0x7034    STRB	R4, [R6, #0]
;pwm_hw.c, 55 :: 		tmp_data[1] |= ( sub3 & 0x01 )     << M1_SUB3;
0x0FA2	0x1C7E    ADDS	R6, R7, #1
0x0FA4	0xF0010401  AND	R4, R1, #1
0x0FA8	0xB2E4    UXTB	R4, R4
; sub3 end address is: 4 (R1)
0x0FAA	0x0065    LSLS	R5, R4, #1
0x0FAC	0xB2AD    UXTH	R5, R5
0x0FAE	0x7834    LDRB	R4, [R6, #0]
0x0FB0	0x432C    ORRS	R4, R5
0x0FB2	0x7034    STRB	R4, [R6, #0]
;pwm_hw.c, 56 :: 		tmp_data[1] |= ( sleep & 0x01 )    << M1_SLEEP;
0x0FB4	0x1C7E    ADDS	R6, R7, #1
0x0FB6	0xF0030401  AND	R4, R3, #1
0x0FBA	0xB2E4    UXTB	R4, R4
; sleep end address is: 12 (R3)
0x0FBC	0x0125    LSLS	R5, R4, #4
0x0FBE	0xB2AD    UXTH	R5, R5
0x0FC0	0x7834    LDRB	R4, [R6, #0]
0x0FC2	0x432C    ORRS	R4, R5
0x0FC4	0x7034    STRB	R4, [R6, #0]
;pwm_hw.c, 57 :: 		tmp_data[1] |= ( allcall & 0x01 )  << M1_ALLCALL;
0x0FC6	0x1C7E    ADDS	R6, R7, #1
0x0FC8	0xF0000401  AND	R4, R0, #1
0x0FCC	0xB2E4    UXTB	R4, R4
; allcall end address is: 0 (R0)
0x0FCE	0xB2E5    UXTB	R5, R4
0x0FD0	0x7834    LDRB	R4, [R6, #0]
0x0FD2	0x432C    ORRS	R4, R5
0x0FD4	0x7034    STRB	R4, [R6, #0]
;pwm_hw.c, 58 :: 		tmp_data[1] |= ( restart & 0x01 )  << M1_RESTART;
0x0FD6	0x1C7E    ADDS	R6, R7, #1
0x0FD8	0xF0080401  AND	R4, R8, #1
0x0FDC	0xB2E4    UXTB	R4, R4
; restart end address is: 32 (R8)
0x0FDE	0x01E5    LSLS	R5, R4, #7
0x0FE0	0xB2AD    UXTH	R5, R5
0x0FE2	0x7834    LDRB	R4, [R6, #0]
0x0FE4	0x432C    ORRS	R4, R5
0x0FE6	0x7034    STRB	R4, [R6, #0]
;pwm_hw.c, 59 :: 		hal_pwm_write( _i2c_address, tmp_data, 2 );
0x0FE8	0x4C06    LDR	R4, [PC, #24]
0x0FEA	0x7824    LDRB	R4, [R4, #0]
0x0FEC	0x2202    MOVS	R2, #2
0x0FEE	0x4639    MOV	R1, R7
0x0FF0	0xB2E0    UXTB	R0, R4
0x0FF2	0xF7FFFE65  BL	_hal_pwm_write+0
;pwm_hw.c, 60 :: 		hal_pwm_delay( 10 );
0x0FF6	0x200A    MOVS	R0, #10
0x0FF8	0xF7FFFE54  BL	_hal_pwm_delay+0
;pwm_hw.c, 61 :: 		}
L_end_pwm_device_config:
0x0FFC	0xF8DDE000  LDR	LR, [SP, #0]
0x1000	0xB002    ADD	SP, SP, #8
0x1002	0x4770    BX	LR
0x1004	0x00182000  	pwm_hw__i2c_address+0
; end of _pwm_device_config
_hal_pwm_write:
;pwm_hal.c, 213 :: 		)
; buffer start address is: 4 (R1)
0x0CC0	0xB085    SUB	SP, SP, #20
0x0CC2	0xF8CDE000  STR	LR, [SP, #0]
0x0CC6	0xF88D000C  STRB	R0, [SP, #12]
0x0CCA	0x460D    MOV	R5, R1
0x0CCC	0xF8AD2010  STRH	R2, [SP, #16]
; buffer end address is: 4 (R1)
; buffer start address is: 20 (R5)
;pwm_hal.c, 215 :: 		int res = 0;
0x0CD0	0xF2400400  MOVW	R4, #0
0x0CD4	0xF8AD4008  STRH	R4, [SP, #8]
;pwm_hal.c, 216 :: 		uint8_t *ptr = buffer;
0x0CD8	0x9501    STR	R5, [SP, #4]
; buffer end address is: 20 (R5)
;pwm_hal.c, 220 :: 		res |= start_i2c_p();
0x0CDA	0x4C0D    LDR	R4, [PC, #52]
0x0CDC	0x6824    LDR	R4, [R4, #0]
0x0CDE	0x47A0    BLX	R4
0x0CE0	0xF9BD3008  LDRSH	R3, [SP, #8]
0x0CE4	0x4303    ORRS	R3, R0
0x0CE6	0xF8AD3008  STRH	R3, [SP, #8]
;pwm_hal.c, 221 :: 		res |= write_i2c_p( i2c_address, ptr, count, END_MODE_STOP );
0x0CEA	0xF2400301  MOVW	R3, #1
0x0CEE	0xF8BD2010  LDRH	R2, [SP, #16]
0x0CF2	0x9901    LDR	R1, [SP, #4]
0x0CF4	0xF89D000C  LDRB	R0, [SP, #12]
0x0CF8	0x4C06    LDR	R4, [PC, #24]
0x0CFA	0x6824    LDR	R4, [R4, #0]
0x0CFC	0x47A0    BLX	R4
0x0CFE	0xF9BD3008  LDRSH	R3, [SP, #8]
0x0D02	0x4303    ORRS	R3, R0
;pwm_hal.c, 255 :: 		return res;
0x0D04	0xB218    SXTH	R0, R3
;pwm_hal.c, 256 :: 		}
L_end_hal_pwm_write:
0x0D06	0xF8DDE000  LDR	LR, [SP, #0]
0x0D0A	0xB005    ADD	SP, SP, #20
0x0D0C	0x4770    BX	LR
0x0D0E	0xBF00    NOP
0x0D10	0x00002000  	pwm_hal_start_i2c_p+0
0x0D14	0x00042000  	pwm_hal_write_i2c_p+0
; end of _hal_pwm_write
_I2C1_Start:
;__Lib_I2C_12.c, 300 :: 		
0x0364	0xB081    SUB	SP, SP, #4
0x0366	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 301 :: 		
0x036A	0x4803    LDR	R0, [PC, #12]
0x036C	0xF7FFFF8C  BL	_I2Cx_Start+0
;__Lib_I2C_12.c, 302 :: 		
L_end_I2C1_Start:
0x0370	0xF8DDE000  LDR	LR, [SP, #0]
0x0374	0xB001    ADD	SP, SP, #4
0x0376	0x4770    BX	LR
0x0378	0x54004000  	I2C1_CR1+0
; end of _I2C1_Start
_I2Cx_Start:
;__Lib_I2C_12.c, 157 :: 		
; I2C_BASE start address is: 0 (R0)
0x0288	0xB081    SUB	SP, SP, #4
0x028A	0xF8CDE000  STR	LR, [SP, #0]
0x028E	0x4604    MOV	R4, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 16 (R4)
;__Lib_I2C_12.c, 158 :: 		
0x0290	0x4620    MOV	R0, R4
0x0292	0xF7FFFF77  BL	__Lib_I2C_12_I2Cx_Wait_For_Idle+0
;__Lib_I2C_12.c, 161 :: 		
0x0296	0x2201    MOVS	R2, #1
0x0298	0x6821    LDR	R1, [R4, #0]
0x029A	0xF3622108  BFI	R1, R2, #8, #1
0x029E	0x6021    STR	R1, [R4, #0]
;__Lib_I2C_12.c, 163 :: 		
0x02A0	0xF2040114  ADDW	R1, R4, #20
0x02A4	0x680A    LDR	R2, [R1, #0]
0x02A6	0xF3C22140  UBFX	R1, R2, #9, #1
0x02AA	0xB111    CBZ	R1, L_I2Cx_Start2
; I2C_BASE end address is: 16 (R4)
;__Lib_I2C_12.c, 164 :: 		
0x02AC	0xF64F70FF  MOVW	R0, #65535
0x02B0	0xE006    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 165 :: 		
L_I2Cx_Start2:
;__Lib_I2C_12.c, 166 :: 		
; I2C_BASE start address is: 16 (R4)
L_I2Cx_Start3:
; I2C_BASE end address is: 16 (R4)
; I2C_BASE start address is: 16 (R4)
0x02B2	0x4905    LDR	R1, [PC, #20]
0x02B4	0x4620    MOV	R0, R4
0x02B6	0xF7FFFF73  BL	_ChekXForEvent+0
0x02BA	0xB900    CBNZ	R0, L_I2Cx_Start4
;__Lib_I2C_12.c, 167 :: 		
; I2C_BASE end address is: 16 (R4)
0x02BC	0xE7F9    B	L_I2Cx_Start3
L_I2Cx_Start4:
;__Lib_I2C_12.c, 168 :: 		
0x02BE	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 169 :: 		
L_end_I2Cx_Start:
0x02C0	0xF8DDE000  LDR	LR, [SP, #0]
0x02C4	0xB001    ADD	SP, SP, #4
0x02C6	0x4770    BX	LR
0x02C8	0x00010003  	#196609
; end of _I2Cx_Start
__Lib_I2C_12_I2Cx_Wait_For_Idle:
;__Lib_I2C_12.c, 147 :: 		
; I2C_BASE start address is: 0 (R0)
0x0184	0xB081    SUB	SP, SP, #4
0x0186	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
0x018A	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 148 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle0:
; I2C_BASE start address is: 12 (R3)
0x018C	0x4618    MOV	R0, R3
0x018E	0xF7FFFFDF  BL	_I2Cx_Is_Idle+0
0x0192	0xB900    CBNZ	R0, L___Lib_I2C_12_I2Cx_Wait_For_Idle1
;__Lib_I2C_12.c, 149 :: 		
; I2C_BASE end address is: 12 (R3)
0x0194	0xE7FA    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle0
L___Lib_I2C_12_I2Cx_Wait_For_Idle1:
;__Lib_I2C_12.c, 150 :: 		
L_end_I2Cx_Wait_For_Idle:
0x0196	0xF8DDE000  LDR	LR, [SP, #0]
0x019A	0xB001    ADD	SP, SP, #4
0x019C	0x4770    BX	LR
; end of __Lib_I2C_12_I2Cx_Wait_For_Idle
_I2Cx_Is_Idle:
;__Lib_I2C_12.c, 142 :: 		
; I2C_BASE start address is: 0 (R0)
0x0150	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 143 :: 		
0x0152	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x0156	0x680A    LDR	R2, [R1, #0]
0x0158	0xF3C20140  UBFX	R1, R2, #1, #1
0x015C	0xF0810101  EOR	R1, R1, #1
0x0160	0xB2C9    UXTB	R1, R1
0x0162	0xB2C8    UXTB	R0, R1
;__Lib_I2C_12.c, 144 :: 		
L_end_I2Cx_Is_Idle:
0x0164	0xB001    ADD	SP, SP, #4
0x0166	0x4770    BX	LR
; end of _I2Cx_Is_Idle
_ChekXForEvent:
;__Lib_I2C_12.c, 152 :: 		
; Event start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x01A0	0xB081    SUB	SP, SP, #4
0x01A2	0xF8CDE000  STR	LR, [SP, #0]
0x01A6	0x460B    MOV	R3, R1
; Event end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; Event start address is: 12 (R3)
;__Lib_I2C_12.c, 153 :: 		
; I2C_BASE end address is: 0 (R0)
0x01A8	0xF7FFFFDE  BL	_I2Cx_Get_Status+0
0x01AC	0xEA000203  AND	R2, R0, R3, LSL #0
0x01B0	0x429A    CMP	R2, R3
0x01B2	0xF2400200  MOVW	R2, #0
0x01B6	0xD100    BNE	L__ChekXForEvent80
0x01B8	0x2201    MOVS	R2, #1
L__ChekXForEvent80:
; Event end address is: 12 (R3)
0x01BA	0xB2D0    UXTB	R0, R2
;__Lib_I2C_12.c, 154 :: 		
L_end_ChekXForEvent:
0x01BC	0xF8DDE000  LDR	LR, [SP, #0]
0x01C0	0xB001    ADD	SP, SP, #4
0x01C2	0x4770    BX	LR
; end of _ChekXForEvent
_I2Cx_Get_Status:
;__Lib_I2C_12.c, 129 :: 		
; I2C_BASE start address is: 0 (R0)
0x0168	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 132 :: 		
0x016A	0xF2000114  ADDW	R1, R0, #20
0x016E	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_12.c, 133 :: 		
0x0170	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x0174	0x6809    LDR	R1, [R1, #0]
;__Lib_I2C_12.c, 135 :: 		
0x0176	0x0409    LSLS	R1, R1, #16
0x0178	0xEA420101  ORR	R1, R2, R1, LSL #0
0x017C	0x4608    MOV	R0, R1
;__Lib_I2C_12.c, 136 :: 		
L_end_I2Cx_Get_Status:
0x017E	0xB001    ADD	SP, SP, #4
0x0180	0x4770    BX	LR
; end of _I2Cx_Get_Status
_I2C2_Start:
;__Lib_I2C_12.c, 330 :: 		
0x064C	0xB081    SUB	SP, SP, #4
0x064E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 331 :: 		
0x0652	0x4803    LDR	R0, [PC, #12]
0x0654	0xF7FFFE18  BL	_I2Cx_Start+0
;__Lib_I2C_12.c, 332 :: 		
L_end_I2C2_Start:
0x0658	0xF8DDE000  LDR	LR, [SP, #0]
0x065C	0xB001    ADD	SP, SP, #4
0x065E	0x4770    BX	LR
0x0660	0x58004000  	I2C2_CR1+0
; end of _I2C2_Start
_I2C1_Write:
;__Lib_I2C_12.c, 321 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0664	0xB081    SUB	SP, SP, #4
0x0666	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 322 :: 		
0x066A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x066C	0x4613    MOV	R3, R2
0x066E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0670	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0672	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0674	0xF7FFFDAE  BL	_I2Cx_Write+0
0x0678	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 323 :: 		
L_end_I2C1_Write:
0x067A	0xF8DDE000  LDR	LR, [SP, #0]
0x067E	0xB001    ADD	SP, SP, #4
0x0680	0x4770    BX	LR
0x0682	0xBF00    NOP
0x0684	0x54004000  	I2C1_CR1+0
; end of _I2C1_Write
_I2Cx_Write:
;__Lib_I2C_12.c, 175 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x01D4	0xB081    SUB	SP, SP, #4
0x01D6	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; slave_address start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x01DA	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_12.c, 177 :: 		
0x01DC	0xF2000510  ADDW	R5, R0, #16
0x01E0	0x004C    LSLS	R4, R1, #1
0x01E2	0xB2A4    UXTH	R4, R4
; slave_address end address is: 4 (R1)
0x01E4	0x602C    STR	R4, [R5, #0]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 12 (R3)
; END_mode end address is: 24 (R6)
0x01E6	0x4634    MOV	R4, R6
0x01E8	0x4606    MOV	R6, R0
0x01EA	0x4690    MOV	R8, R2
0x01EC	0x461F    MOV	R7, R3
;__Lib_I2C_12.c, 178 :: 		
L_I2Cx_Write5:
; END_mode start address is: 16 (R4)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
0x01EE	0x4922    LDR	R1, [PC, #136]
0x01F0	0x4630    MOV	R0, R6
0x01F2	0xF7FFFFD5  BL	_ChekXForEvent+0
0x01F6	0xB900    CBNZ	R0, L_I2Cx_Write6
;__Lib_I2C_12.c, 179 :: 		
0x01F8	0xE7F9    B	L_I2Cx_Write5
L_I2Cx_Write6:
;__Lib_I2C_12.c, 180 :: 		
; i start address is: 0 (R0)
0x01FA	0x2000    MOVS	R0, #0
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; END_mode end address is: 16 (R4)
; I2C_BASE end address is: 24 (R6)
0x01FC	0x4621    MOV	R1, R4
L_I2Cx_Write7:
; i start address is: 0 (R0)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
; END_mode start address is: 4 (R1)
0x01FE	0x1E7C    SUBS	R4, R7, #1
0x0200	0x42A0    CMP	R0, R4
0x0202	0xD212    BCS	L_I2Cx_Write8
;__Lib_I2C_12.c, 181 :: 		
0x0204	0xF2060510  ADDW	R5, R6, #16
0x0208	0xEB080400  ADD	R4, R8, R0, LSL #0
0x020C	0x7824    LDRB	R4, [R4, #0]
0x020E	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 4 (R1)
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; I2C_BASE end address is: 24 (R6)
0x0210	0x4681    MOV	R9, R0
0x0212	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 182 :: 		
L_I2Cx_Write10:
; END_mode start address is: 20 (R5)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
; i start address is: 36 (R9)
0x0214	0x4919    LDR	R1, [PC, #100]
0x0216	0x4630    MOV	R0, R6
0x0218	0xF7FFFFC2  BL	_ChekXForEvent+0
0x021C	0xB900    CBNZ	R0, L_I2Cx_Write11
;__Lib_I2C_12.c, 183 :: 		
0x021E	0xE7F9    B	L_I2Cx_Write10
L_I2Cx_Write11:
;__Lib_I2C_12.c, 180 :: 		
0x0220	0xF1090401  ADD	R4, R9, #1
; i end address is: 36 (R9)
; i start address is: 0 (R0)
0x0224	0x4620    MOV	R0, R4
;__Lib_I2C_12.c, 184 :: 		
0x0226	0x4629    MOV	R1, R5
; END_mode end address is: 20 (R5)
; count end address is: 28 (R7)
0x0228	0xE7E9    B	L_I2Cx_Write7
L_I2Cx_Write8:
;__Lib_I2C_12.c, 186 :: 		
; END_mode start address is: 4 (R1)
0x022A	0xF2060510  ADDW	R5, R6, #16
0x022E	0xEB080400  ADD	R4, R8, R0, LSL #0
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
0x0232	0x7824    LDRB	R4, [R4, #0]
0x0234	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x0236	0x460C    MOV	R4, R1
;__Lib_I2C_12.c, 187 :: 		
L_I2Cx_Write12:
; END_mode start address is: 16 (R4)
; I2C_BASE start address is: 24 (R6)
0x0238	0x4911    LDR	R1, [PC, #68]
0x023A	0x4630    MOV	R0, R6
0x023C	0xF7FFFFB0  BL	_ChekXForEvent+0
0x0240	0xB900    CBNZ	R0, L_I2Cx_Write13
;__Lib_I2C_12.c, 188 :: 		
0x0242	0xE7F9    B	L_I2Cx_Write12
L_I2Cx_Write13:
;__Lib_I2C_12.c, 189 :: 		
0x0244	0x2C01    CMP	R4, #1
0x0246	0xD105    BNE	L_I2Cx_Write14
; END_mode end address is: 16 (R4)
;__Lib_I2C_12.c, 190 :: 		
0x0248	0x2501    MOVS	R5, #1
0x024A	0x6834    LDR	R4, [R6, #0]
0x024C	0xF3652449  BFI	R4, R5, #9, #1
0x0250	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x0252	0xE00B    B	L_I2Cx_Write15
L_I2Cx_Write14:
;__Lib_I2C_12.c, 192 :: 		
; I2C_BASE start address is: 24 (R6)
0x0254	0x2501    MOVS	R5, #1
0x0256	0x6834    LDR	R4, [R6, #0]
0x0258	0xF3652408  BFI	R4, R5, #8, #1
0x025C	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x025E	0x4634    MOV	R4, R6
;__Lib_I2C_12.c, 193 :: 		
L_I2Cx_Write16:
; I2C_BASE start address is: 16 (R4)
0x0260	0x4908    LDR	R1, [PC, #32]
0x0262	0x4620    MOV	R0, R4
0x0264	0xF7FFFF9C  BL	_ChekXForEvent+0
0x0268	0xB900    CBNZ	R0, L_I2Cx_Write17
;__Lib_I2C_12.c, 194 :: 		
; I2C_BASE end address is: 16 (R4)
0x026A	0xE7F9    B	L_I2Cx_Write16
L_I2Cx_Write17:
;__Lib_I2C_12.c, 195 :: 		
L_I2Cx_Write15:
;__Lib_I2C_12.c, 196 :: 		
0x026C	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 197 :: 		
L_end_I2Cx_Write:
0x026E	0xF8DDE000  LDR	LR, [SP, #0]
0x0272	0xB001    ADD	SP, SP, #4
0x0274	0x4770    BX	LR
0x0276	0xBF00    NOP
0x0278	0x00820007  	#458882
0x027C	0x00800007  	#458880
0x0280	0x00840007  	#458884
0x0284	0x00010003  	#196609
; end of _I2Cx_Write
_I2C2_Write:
;__Lib_I2C_12.c, 351 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0628	0xB081    SUB	SP, SP, #4
0x062A	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 352 :: 		
0x062E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0630	0x4613    MOV	R3, R2
0x0632	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0634	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0636	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0638	0xF7FFFDCC  BL	_I2Cx_Write+0
0x063C	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 353 :: 		
L_end_I2C2_Write:
0x063E	0xF8DDE000  LDR	LR, [SP, #0]
0x0642	0xB001    ADD	SP, SP, #4
0x0644	0x4770    BX	LR
0x0646	0xBF00    NOP
0x0648	0x58004000  	I2C2_CR1+0
; end of _I2C2_Write
_hal_pwm_delay:
;pwm_hal.c, 117 :: 		void hal_pwm_delay( uint16_t ms )
; ms start address is: 0 (R0)
0x0CA4	0xB081    SUB	SP, SP, #4
0x0CA6	0xF8CDE000  STR	LR, [SP, #0]
; ms end address is: 0 (R0)
; ms start address is: 0 (R0)
;pwm_hal.c, 126 :: 		while( ms-- )
L_hal_pwm_delay0:
; ms start address is: 0 (R0)
0x0CAA	0xB282    UXTH	R2, R0
0x0CAC	0x1E41    SUBS	R1, R0, #1
0x0CAE	0xB288    UXTH	R0, R1
; ms end address is: 0 (R0)
0x0CB0	0xB112    CBZ	R2, L_hal_pwm_delay1
; ms end address is: 0 (R0)
;pwm_hal.c, 127 :: 		Delay_1ms();
; ms start address is: 0 (R0)
0x0CB2	0xF7FFFB65  BL	_Delay_1ms+0
; ms end address is: 0 (R0)
0x0CB6	0xE7F8    B	L_hal_pwm_delay0
L_hal_pwm_delay1:
;pwm_hal.c, 129 :: 		}
L_end_hal_pwm_delay:
0x0CB8	0xF8DDE000  LDR	LR, [SP, #0]
0x0CBC	0xB001    ADD	SP, SP, #4
0x0CBE	0x4770    BX	LR
; end of _hal_pwm_delay
_Delay_1ms:
;__Lib_Delays.c, 41 :: 		void Delay_1ms() {
0x0380	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 42 :: 		Delay_ms(1);
0x0382	0xF64267DF  MOVW	R7, #11999
0x0386	0xF2C00700  MOVT	R7, #0
L_Delay_1ms14:
0x038A	0x1E7F    SUBS	R7, R7, #1
0x038C	0xD1FD    BNE	L_Delay_1ms14
0x038E	0xBF00    NOP
0x0390	0xBF00    NOP
0x0392	0xBF00    NOP
0x0394	0xBF00    NOP
0x0396	0xBF00    NOP
;__Lib_Delays.c, 43 :: 		}
L_end_Delay_1ms:
0x0398	0xB001    ADD	SP, SP, #4
0x039A	0x4770    BX	LR
; end of _Delay_1ms
_pwm_set_pre_scale:
;pwm_hw.c, 82 :: 		void pwm_set_pre_scale( uint8_t pre_scale )
; pre_scale start address is: 0 (R0)
0x0D18	0xB082    SUB	SP, SP, #8
0x0D1A	0xF8CDE000  STR	LR, [SP, #0]
; pre_scale end address is: 0 (R0)
; pre_scale start address is: 0 (R0)
;pwm_hw.c, 86 :: 		if( pre_scale < 3 )
0x0D1E	0x2803    CMP	R0, #3
0x0D20	0xD200    BCS	L_pwm_set_pre_scale3
; pre_scale end address is: 0 (R0)
;pwm_hw.c, 87 :: 		return;
0x0D22	0xE00E    B	L_end_pwm_set_pre_scale
L_pwm_set_pre_scale3:
;pwm_hw.c, 88 :: 		tmp_data[0] = PWM_PRE_SCALE;
; pre_scale start address is: 0 (R0)
0x0D24	0xAA01    ADD	R2, SP, #4
0x0D26	0x21FE    MOVS	R1, #254
0x0D28	0x7011    STRB	R1, [R2, #0]
;pwm_hw.c, 89 :: 		tmp_data[1] = pre_scale;
0x0D2A	0x1C51    ADDS	R1, R2, #1
0x0D2C	0x7008    STRB	R0, [R1, #0]
; pre_scale end address is: 0 (R0)
;pwm_hw.c, 90 :: 		hal_pwm_write( _i2c_address, tmp_data, 2 );
0x0D2E	0x4907    LDR	R1, [PC, #28]
0x0D30	0x7809    LDRB	R1, [R1, #0]
0x0D32	0xB2C8    UXTB	R0, R1
0x0D34	0x4611    MOV	R1, R2
0x0D36	0x2202    MOVS	R2, #2
0x0D38	0xF7FFFFC2  BL	_hal_pwm_write+0
;pwm_hw.c, 91 :: 		hal_pwm_delay( 10 );
0x0D3C	0x200A    MOVS	R0, #10
0x0D3E	0xF7FFFFB1  BL	_hal_pwm_delay+0
;pwm_hw.c, 92 :: 		}
L_end_pwm_set_pre_scale:
0x0D42	0xF8DDE000  LDR	LR, [SP, #0]
0x0D46	0xB002    ADD	SP, SP, #8
0x0D48	0x4770    BX	LR
0x0D4A	0xBF00    NOP
0x0D4C	0x00182000  	pwm_hw__i2c_address+0
; end of _pwm_set_pre_scale
_pwm_output_config:
;pwm_hw.c, 66 :: 		bool invert )
; invert start address is: 12 (R3)
; och start address is: 8 (R2)
; out start address is: 4 (R1)
; state start address is: 0 (R0)
0x0E38	0xB082    SUB	SP, SP, #8
0x0E3A	0xF8CDE000  STR	LR, [SP, #0]
; invert end address is: 12 (R3)
; och end address is: 8 (R2)
; out end address is: 4 (R1)
; state end address is: 0 (R0)
; state start address is: 0 (R0)
; out start address is: 4 (R1)
; och start address is: 8 (R2)
; invert start address is: 12 (R3)
;pwm_hw.c, 70 :: 		if( state > 3 )
0x0E3E	0x2803    CMP	R0, #3
0x0E40	0xD900    BLS	L_pwm_output_config2
; state end address is: 0 (R0)
; out end address is: 4 (R1)
; och end address is: 8 (R2)
; invert end address is: 12 (R3)
;pwm_hw.c, 71 :: 		return;
0x0E42	0xE032    B	L_end_pwm_output_config
L_pwm_output_config2:
;pwm_hw.c, 72 :: 		tmp_data[0] = PWM_MODE2;
; invert start address is: 12 (R3)
; och start address is: 8 (R2)
; out start address is: 4 (R1)
; state start address is: 0 (R0)
0x0E44	0xAF01    ADD	R7, SP, #4
0x0E46	0x2401    MOVS	R4, #1
0x0E48	0x703C    STRB	R4, [R7, #0]
;pwm_hw.c, 73 :: 		tmp_data[1] = 0;
0x0E4A	0x1C7D    ADDS	R5, R7, #1
0x0E4C	0x2400    MOVS	R4, #0
0x0E4E	0x702C    STRB	R4, [R5, #0]
;pwm_hw.c, 74 :: 		tmp_data[1] |= ( state & 0x03 )    << M2_OUTNE;
0x0E50	0x1C7E    ADDS	R6, R7, #1
0x0E52	0xF0000403  AND	R4, R0, #3
0x0E56	0xB2E4    UXTB	R4, R4
; state end address is: 0 (R0)
0x0E58	0xB2E5    UXTB	R5, R4
0x0E5A	0x7834    LDRB	R4, [R6, #0]
0x0E5C	0x432C    ORRS	R4, R5
0x0E5E	0x7034    STRB	R4, [R6, #0]
;pwm_hw.c, 75 :: 		tmp_data[1] |= ( out & 0x01 )      << M2_OUTDRV;
0x0E60	0x1C7E    ADDS	R6, R7, #1
0x0E62	0xF0010401  AND	R4, R1, #1
0x0E66	0xB2E4    UXTB	R4, R4
; out end address is: 4 (R1)
0x0E68	0x00A5    LSLS	R5, R4, #2
0x0E6A	0xB2AD    UXTH	R5, R5
0x0E6C	0x7834    LDRB	R4, [R6, #0]
0x0E6E	0x432C    ORRS	R4, R5
0x0E70	0x7034    STRB	R4, [R6, #0]
;pwm_hw.c, 76 :: 		tmp_data[1] |= ( och & 0x01 )      << M2_OCH;
0x0E72	0x1C7E    ADDS	R6, R7, #1
0x0E74	0xF0020401  AND	R4, R2, #1
0x0E78	0xB2E4    UXTB	R4, R4
; och end address is: 8 (R2)
0x0E7A	0x00E5    LSLS	R5, R4, #3
0x0E7C	0xB2AD    UXTH	R5, R5
0x0E7E	0x7834    LDRB	R4, [R6, #0]
0x0E80	0x432C    ORRS	R4, R5
0x0E82	0x7034    STRB	R4, [R6, #0]
;pwm_hw.c, 77 :: 		tmp_data[1] |= ( invert & 0x01 )   << M2_INVERT;
0x0E84	0x1C7E    ADDS	R6, R7, #1
0x0E86	0xF0030401  AND	R4, R3, #1
0x0E8A	0xB2E4    UXTB	R4, R4
; invert end address is: 12 (R3)
0x0E8C	0x0125    LSLS	R5, R4, #4
0x0E8E	0xB2AD    UXTH	R5, R5
0x0E90	0x7834    LDRB	R4, [R6, #0]
0x0E92	0x432C    ORRS	R4, R5
0x0E94	0x7034    STRB	R4, [R6, #0]
;pwm_hw.c, 78 :: 		hal_pwm_write( _i2c_address, tmp_data, 2 );
0x0E96	0x4C07    LDR	R4, [PC, #28]
0x0E98	0x7824    LDRB	R4, [R4, #0]
0x0E9A	0x2202    MOVS	R2, #2
0x0E9C	0x4639    MOV	R1, R7
0x0E9E	0xB2E0    UXTB	R0, R4
0x0EA0	0xF7FFFF0E  BL	_hal_pwm_write+0
;pwm_hw.c, 79 :: 		hal_pwm_delay( 10 );
0x0EA4	0x200A    MOVS	R0, #10
0x0EA6	0xF7FFFEFD  BL	_hal_pwm_delay+0
;pwm_hw.c, 80 :: 		}
L_end_pwm_output_config:
0x0EAA	0xF8DDE000  LDR	LR, [SP, #0]
0x0EAE	0xB002    ADD	SP, SP, #8
0x0EB0	0x4770    BX	LR
0x0EB2	0xBF00    NOP
0x0EB4	0x00182000  	pwm_hw__i2c_address+0
; end of _pwm_output_config
_pwm_set_all:
;pwm_hw.c, 142 :: 		void pwm_set_all( uint8_t duty_cycle )
; duty_cycle start address is: 0 (R0)
0x1120	0xB081    SUB	SP, SP, #4
0x1122	0xF8CDE000  STR	LR, [SP, #0]
; duty_cycle end address is: 0 (R0)
; duty_cycle start address is: 0 (R0)
;pwm_hw.c, 146 :: 		raw_dc = PWM_RESOLUTION / 100 * duty_cycle;
0x1126	0x2128    MOVS	R1, #40
0x1128	0xB209    SXTH	R1, R1
0x112A	0x4341    MULS	R1, R0, R1
; duty_cycle end address is: 0 (R0)
;pwm_hw.c, 147 :: 		pwm_set_all_raw( raw_dc );
0x112C	0xB288    UXTH	R0, R1
0x112E	0xF7FFFEC3  BL	_pwm_set_all_raw+0
;pwm_hw.c, 148 :: 		}
L_end_pwm_set_all:
0x1132	0xF8DDE000  LDR	LR, [SP, #0]
0x1136	0xB001    ADD	SP, SP, #4
0x1138	0x4770    BX	LR
; end of _pwm_set_all
_pwm_set_all_raw:
;pwm_hw.c, 128 :: 		void pwm_set_all_raw( uint16_t raw_dc )
; raw_dc start address is: 0 (R0)
0x0EB8	0xB083    SUB	SP, SP, #12
0x0EBA	0xF8CDE000  STR	LR, [SP, #0]
; raw_dc end address is: 0 (R0)
; raw_dc start address is: 0 (R0)
;pwm_hw.c, 132 :: 		if( raw_dc > PWM_RESOLUTION )
0x0EBE	0xF5B05F80  CMP	R0, #4096
0x0EC2	0xD900    BLS	L_pwm_set_all_raw7
; raw_dc end address is: 0 (R0)
;pwm_hw.c, 133 :: 		return;
0x0EC4	0xE019    B	L_end_pwm_set_all_raw
L_pwm_set_all_raw7:
;pwm_hw.c, 134 :: 		tmp_data[0] = PWM_ALL;
; raw_dc start address is: 0 (R0)
0x0EC6	0xAB01    ADD	R3, SP, #4
0x0EC8	0x21FA    MOVS	R1, #250
0x0ECA	0x7019    STRB	R1, [R3, #0]
;pwm_hw.c, 135 :: 		tmp_data[1] = 0x00;
0x0ECC	0x1C5A    ADDS	R2, R3, #1
0x0ECE	0x2100    MOVS	R1, #0
0x0ED0	0x7011    STRB	R1, [R2, #0]
;pwm_hw.c, 136 :: 		tmp_data[2] = 0x00;
0x0ED2	0x1C9A    ADDS	R2, R3, #2
0x0ED4	0x2100    MOVS	R1, #0
0x0ED6	0x7011    STRB	R1, [R2, #0]
;pwm_hw.c, 137 :: 		tmp_data[3] = raw_dc & 0x00FF;
0x0ED8	0x1CDA    ADDS	R2, R3, #3
0x0EDA	0xF00001FF  AND	R1, R0, #255
0x0EDE	0x7011    STRB	R1, [R2, #0]
;pwm_hw.c, 138 :: 		tmp_data[4] = ( raw_dc & 0x0F00 ) >> 8;
0x0EE0	0x1D1A    ADDS	R2, R3, #4
0x0EE2	0xF4006170  AND	R1, R0, #3840
0x0EE6	0xB289    UXTH	R1, R1
; raw_dc end address is: 0 (R0)
0x0EE8	0x0A09    LSRS	R1, R1, #8
0x0EEA	0x7011    STRB	R1, [R2, #0]
;pwm_hw.c, 139 :: 		hal_pwm_write( _i2c_address, tmp_data, 5 );
0x0EEC	0x4905    LDR	R1, [PC, #20]
0x0EEE	0x7809    LDRB	R1, [R1, #0]
0x0EF0	0x2205    MOVS	R2, #5
0x0EF2	0xB2C8    UXTB	R0, R1
0x0EF4	0x4619    MOV	R1, R3
0x0EF6	0xF7FFFEE3  BL	_hal_pwm_write+0
;pwm_hw.c, 140 :: 		}
L_end_pwm_set_all_raw:
0x0EFA	0xF8DDE000  LDR	LR, [SP, #0]
0x0EFE	0xB003    ADD	SP, SP, #12
0x0F00	0x4770    BX	LR
0x0F02	0xBF00    NOP
0x0F04	0x00182000  	pwm_hw__i2c_address+0
; end of _pwm_set_all_raw
_pwm_set_channel:
;pwm_hw.c, 116 :: 		uint8_t duty_cycle )
; duty_cycle start address is: 8 (R2)
; offset start address is: 4 (R1)
; channel_id start address is: 0 (R0)
0x113C	0xB081    SUB	SP, SP, #4
0x113E	0xF8CDE000  STR	LR, [SP, #0]
; duty_cycle end address is: 8 (R2)
; offset end address is: 4 (R1)
; channel_id end address is: 0 (R0)
; channel_id start address is: 0 (R0)
; offset start address is: 4 (R1)
; duty_cycle start address is: 8 (R2)
;pwm_hw.c, 123 :: 		raw_offset = PWM_RESOLUTION / 100 * offset;
0x1142	0x2328    MOVS	R3, #40
0x1144	0xB21B    SXTH	R3, R3
0x1146	0xFB03F401  MUL	R4, R3, R1
; offset end address is: 4 (R1)
;pwm_hw.c, 124 :: 		raw_dc = PWM_RESOLUTION / 100 * duty_cycle;
0x114A	0x2328    MOVS	R3, #40
0x114C	0xB21B    SXTH	R3, R3
0x114E	0x4353    MULS	R3, R2, R3
; duty_cycle end address is: 8 (R2)
;pwm_hw.c, 125 :: 		pwm_set_channel_raw( channel_id, raw_offset, raw_dc );
0x1150	0xB29A    UXTH	R2, R3
0x1152	0xB2A1    UXTH	R1, R4
; channel_id end address is: 0 (R0)
0x1154	0xF7FFFDFC  BL	_pwm_set_channel_raw+0
;pwm_hw.c, 126 :: 		}
L_end_pwm_set_channel:
0x1158	0xF8DDE000  LDR	LR, [SP, #0]
0x115C	0xB001    ADD	SP, SP, #4
0x115E	0x4770    BX	LR
; end of _pwm_set_channel
_pwm_set_channel_raw:
;pwm_hw.c, 96 :: 		uint16_t raw_dc )
; raw_dc start address is: 8 (R2)
; raw_offset start address is: 4 (R1)
; channel_id start address is: 0 (R0)
0x0D50	0xB083    SUB	SP, SP, #12
0x0D52	0xF8CDE000  STR	LR, [SP, #0]
; raw_dc end address is: 8 (R2)
; raw_offset end address is: 4 (R1)
; channel_id end address is: 0 (R0)
; channel_id start address is: 0 (R0)
; raw_offset start address is: 4 (R1)
; raw_dc start address is: 8 (R2)
;pwm_hw.c, 102 :: 		(raw_offset > PWM_RESOLUTION) ||
0x0D56	0x280F    CMP	R0, #15
0x0D58	0xD806    BHI	L__pwm_set_channel_raw16
0x0D5A	0xF5B15F80  CMP	R1, #4096
0x0D5E	0xD803    BHI	L__pwm_set_channel_raw15
;pwm_hw.c, 103 :: 		(raw_dc > PWM_RESOLUTION))
0x0D60	0xF5B25F80  CMP	R2, #4096
0x0D64	0xD800    BHI	L__pwm_set_channel_raw14
0x0D66	0xE000    B	L_pwm_set_channel_raw6
; channel_id end address is: 0 (R0)
; raw_offset end address is: 4 (R1)
; raw_dc end address is: 8 (R2)
;pwm_hw.c, 102 :: 		(raw_offset > PWM_RESOLUTION) ||
L__pwm_set_channel_raw16:
L__pwm_set_channel_raw15:
;pwm_hw.c, 103 :: 		(raw_dc > PWM_RESOLUTION))
L__pwm_set_channel_raw14:
;pwm_hw.c, 104 :: 		return;
0x0D68	0xE026    B	L_end_pwm_set_channel_raw
L_pwm_set_channel_raw6:
;pwm_hw.c, 105 :: 		tmp_off = ( raw_offset + raw_dc ) % PWM_RESOLUTION;
; raw_dc start address is: 8 (R2)
; raw_offset start address is: 4 (R1)
; channel_id start address is: 0 (R0)
0x0D6A	0x188C    ADDS	R4, R1, R2
0x0D6C	0xB2A4    UXTH	R4, R4
; raw_dc end address is: 8 (R2)
0x0D6E	0xF64073FF  MOVW	R3, #4095
0x0D72	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp_off start address is: 8 (R2)
0x0D76	0xB29A    UXTH	R2, R3
;pwm_hw.c, 106 :: 		tmp_data[0] = channel_id * 4 + PWM_CHANNEL;
0x0D78	0xAD01    ADD	R5, SP, #4
0x0D7A	0x0083    LSLS	R3, R0, #2
0x0D7C	0xB21B    SXTH	R3, R3
; channel_id end address is: 0 (R0)
0x0D7E	0x1D9B    ADDS	R3, R3, #6
0x0D80	0x702B    STRB	R3, [R5, #0]
;pwm_hw.c, 107 :: 		tmp_data[1] = raw_offset & 0x00FF;
0x0D82	0x1C6C    ADDS	R4, R5, #1
0x0D84	0xF00103FF  AND	R3, R1, #255
0x0D88	0x7023    STRB	R3, [R4, #0]
;pwm_hw.c, 108 :: 		tmp_data[2] = ( raw_offset & 0x0F00 ) >> 8;
0x0D8A	0x1CAC    ADDS	R4, R5, #2
0x0D8C	0xF4016370  AND	R3, R1, #3840
0x0D90	0xB29B    UXTH	R3, R3
; raw_offset end address is: 4 (R1)
0x0D92	0x0A1B    LSRS	R3, R3, #8
0x0D94	0x7023    STRB	R3, [R4, #0]
;pwm_hw.c, 109 :: 		tmp_data[3] = tmp_off & 0x00FF;
0x0D96	0x1CEC    ADDS	R4, R5, #3
0x0D98	0xF00203FF  AND	R3, R2, #255
0x0D9C	0x7023    STRB	R3, [R4, #0]
;pwm_hw.c, 110 :: 		tmp_data[4] = ( tmp_off  & 0x0F00 ) >> 8;
0x0D9E	0x1D2C    ADDS	R4, R5, #4
0x0DA0	0xF4026370  AND	R3, R2, #3840
0x0DA4	0xB29B    UXTH	R3, R3
; tmp_off end address is: 8 (R2)
0x0DA6	0x0A1B    LSRS	R3, R3, #8
0x0DA8	0x7023    STRB	R3, [R4, #0]
;pwm_hw.c, 111 :: 		hal_pwm_write( _i2c_address, tmp_data, 5 );
0x0DAA	0x4B05    LDR	R3, [PC, #20]
0x0DAC	0x781B    LDRB	R3, [R3, #0]
0x0DAE	0x2205    MOVS	R2, #5
0x0DB0	0x4629    MOV	R1, R5
0x0DB2	0xB2D8    UXTB	R0, R3
0x0DB4	0xF7FFFF84  BL	_hal_pwm_write+0
;pwm_hw.c, 112 :: 		}
L_end_pwm_set_channel_raw:
0x0DB8	0xF8DDE000  LDR	LR, [SP, #0]
0x0DBC	0xB003    ADD	SP, SP, #12
0x0DBE	0x4770    BX	LR
0x0DC0	0x00182000  	pwm_hw__i2c_address+0
; end of _pwm_set_channel_raw
_pwm_channel_state:
;pwm_hw.c, 151 :: 		bool state )
; state start address is: 4 (R1)
; channel_id start address is: 0 (R0)
0x11FC	0xB086    SUB	SP, SP, #24
0x11FE	0xF8CDE000  STR	LR, [SP, #0]
; state end address is: 4 (R1)
; channel_id end address is: 0 (R0)
; channel_id start address is: 0 (R0)
; state start address is: 4 (R1)
;pwm_hw.c, 156 :: 		if( channel_id > 15 )
0x1202	0x280F    CMP	R0, #15
0x1204	0xD900    BLS	L_pwm_channel_state8
; channel_id end address is: 0 (R0)
; state end address is: 4 (R1)
;pwm_hw.c, 157 :: 		return;
0x1206	0xE04D    B	L_end_pwm_channel_state
L_pwm_channel_state8:
;pwm_hw.c, 158 :: 		tmp_data[0] = channel_id * 4 + PWM_CHANNEL;
; state start address is: 4 (R1)
; channel_id start address is: 0 (R0)
0x1208	0xAB03    ADD	R3, SP, #12
0x120A	0x9305    STR	R3, [SP, #20]
0x120C	0x0082    LSLS	R2, R0, #2
0x120E	0xB212    SXTH	R2, R2
0x1210	0x1D92    ADDS	R2, R2, #6
0x1212	0x701A    STRB	R2, [R3, #0]
;pwm_hw.c, 159 :: 		hal_pwm_read( _i2c_address, tmp_data, 4 );
0x1214	0x4A25    LDR	R2, [PC, #148]
0x1216	0x7812    LDRB	R2, [R2, #0]
0x1218	0xF88D1004  STRB	R1, [SP, #4]
0x121C	0xF88D0008  STRB	R0, [SP, #8]
0x1220	0x4619    MOV	R1, R3
0x1222	0xB2D0    UXTB	R0, R2
0x1224	0x2204    MOVS	R2, #4
0x1226	0xF7FFFDCD  BL	_hal_pwm_read+0
0x122A	0xF89D0008  LDRB	R0, [SP, #8]
0x122E	0xF89D1004  LDRB	R1, [SP, #4]
;pwm_hw.c, 160 :: 		tmp_data[5] = tmp_data[4];
0x1232	0xAA03    ADD	R2, SP, #12
0x1234	0x1D53    ADDS	R3, R2, #5
0x1236	0x1D12    ADDS	R2, R2, #4
0x1238	0x7812    LDRB	R2, [R2, #0]
0x123A	0x701A    STRB	R2, [R3, #0]
;pwm_hw.c, 161 :: 		tmp_data[4] = tmp_data[3];
0x123C	0x9C05    LDR	R4, [SP, #20]
0x123E	0x1D23    ADDS	R3, R4, #4
0x1240	0x1CE2    ADDS	R2, R4, #3
0x1242	0x7812    LDRB	R2, [R2, #0]
0x1244	0x701A    STRB	R2, [R3, #0]
;pwm_hw.c, 162 :: 		tmp_data[3] = tmp_data[2];
0x1246	0x1CE3    ADDS	R3, R4, #3
0x1248	0x1CA2    ADDS	R2, R4, #2
0x124A	0x7812    LDRB	R2, [R2, #0]
0x124C	0x701A    STRB	R2, [R3, #0]
;pwm_hw.c, 163 :: 		tmp_data[2] = tmp_data[1];
0x124E	0x1CA3    ADDS	R3, R4, #2
0x1250	0x1C62    ADDS	R2, R4, #1
0x1252	0x7812    LDRB	R2, [R2, #0]
0x1254	0x701A    STRB	R2, [R3, #0]
;pwm_hw.c, 164 :: 		tmp_data[1] = tmp_data[0];
0x1256	0x1C63    ADDS	R3, R4, #1
0x1258	0x7822    LDRB	R2, [R4, #0]
0x125A	0x701A    STRB	R2, [R3, #0]
;pwm_hw.c, 165 :: 		tmp_data[0] = channel_id * 4 + PWM_CHANNEL;
0x125C	0x0082    LSLS	R2, R0, #2
0x125E	0xB212    SXTH	R2, R2
; channel_id end address is: 0 (R0)
0x1260	0x1D92    ADDS	R2, R2, #6
0x1262	0x7022    STRB	R2, [R4, #0]
;pwm_hw.c, 166 :: 		if( state )
0x1264	0xB159    CBZ	R1, L_pwm_channel_state9
; state end address is: 4 (R1)
;pwm_hw.c, 168 :: 		tmp_data[ 2 ] |= 0x10;
0x1266	0xAC03    ADD	R4, SP, #12
0x1268	0x1CA3    ADDS	R3, R4, #2
0x126A	0x781A    LDRB	R2, [R3, #0]
0x126C	0xF0420210  ORR	R2, R2, #16
0x1270	0x701A    STRB	R2, [R3, #0]
;pwm_hw.c, 169 :: 		tmp_data[ 4 ] &= 0xEF;
0x1272	0x1D23    ADDS	R3, R4, #4
0x1274	0x781A    LDRB	R2, [R3, #0]
0x1276	0xF00202EF  AND	R2, R2, #239
0x127A	0x701A    STRB	R2, [R3, #0]
;pwm_hw.c, 171 :: 		} else {
0x127C	0xE00A    B	L_pwm_channel_state10
L_pwm_channel_state9:
;pwm_hw.c, 173 :: 		tmp_data[ 2 ] &= 0xEF;
0x127E	0xAC03    ADD	R4, SP, #12
0x1280	0x1CA3    ADDS	R3, R4, #2
0x1282	0x781A    LDRB	R2, [R3, #0]
0x1284	0xF00202EF  AND	R2, R2, #239
0x1288	0x701A    STRB	R2, [R3, #0]
;pwm_hw.c, 174 :: 		tmp_data[ 4 ] |= 0x10;
0x128A	0x1D23    ADDS	R3, R4, #4
0x128C	0x781A    LDRB	R2, [R3, #0]
0x128E	0xF0420210  ORR	R2, R2, #16
0x1292	0x701A    STRB	R2, [R3, #0]
;pwm_hw.c, 175 :: 		}
L_pwm_channel_state10:
;pwm_hw.c, 176 :: 		hal_pwm_write( _i2c_address, tmp_data, 5 );
0x1294	0xAB03    ADD	R3, SP, #12
0x1296	0x4A05    LDR	R2, [PC, #20]
0x1298	0x7812    LDRB	R2, [R2, #0]
0x129A	0x4619    MOV	R1, R3
0x129C	0xB2D0    UXTB	R0, R2
0x129E	0x2205    MOVS	R2, #5
0x12A0	0xF7FFFD0E  BL	_hal_pwm_write+0
;pwm_hw.c, 177 :: 		}
L_end_pwm_channel_state:
0x12A4	0xF8DDE000  LDR	LR, [SP, #0]
0x12A8	0xB006    ADD	SP, SP, #24
0x12AA	0x4770    BX	LR
0x12AC	0x00182000  	pwm_hw__i2c_address+0
; end of _pwm_channel_state
_hal_pwm_read:
;pwm_hal.c, 263 :: 		)
; buffer start address is: 4 (R1)
0x0DC4	0xB085    SUB	SP, SP, #20
0x0DC6	0xF8CDE000  STR	LR, [SP, #0]
0x0DCA	0xF88D000C  STRB	R0, [SP, #12]
0x0DCE	0x460D    MOV	R5, R1
0x0DD0	0xF8AD2010  STRH	R2, [SP, #16]
; buffer end address is: 4 (R1)
; buffer start address is: 20 (R5)
;pwm_hal.c, 265 :: 		int res = 0;
0x0DD4	0xF2400400  MOVW	R4, #0
0x0DD8	0xF8AD4008  STRH	R4, [SP, #8]
;pwm_hal.c, 266 :: 		uint8_t *ptr = buffer;
0x0DDC	0x9501    STR	R5, [SP, #4]
; buffer end address is: 20 (R5)
;pwm_hal.c, 270 :: 		res |= start_i2c_p();
0x0DDE	0x4C13    LDR	R4, [PC, #76]
0x0DE0	0x6824    LDR	R4, [R4, #0]
0x0DE2	0x47A0    BLX	R4
0x0DE4	0xF9BD3008  LDRSH	R3, [SP, #8]
0x0DE8	0x4303    ORRS	R3, R0
0x0DEA	0xF8AD3008  STRH	R3, [SP, #8]
;pwm_hal.c, 271 :: 		res |= write_i2c_p( i2c_address, ptr, 1, END_MODE_RESTART );
0x0DEE	0xF2400300  MOVW	R3, #0
0x0DF2	0x2201    MOVS	R2, #1
0x0DF4	0x9901    LDR	R1, [SP, #4]
0x0DF6	0xF89D000C  LDRB	R0, [SP, #12]
0x0DFA	0x4C0D    LDR	R4, [PC, #52]
0x0DFC	0x6824    LDR	R4, [R4, #0]
0x0DFE	0x47A0    BLX	R4
0x0E00	0xF9BD3008  LDRSH	R3, [SP, #8]
0x0E04	0x4303    ORRS	R3, R0
0x0E06	0xF8AD3008  STRH	R3, [SP, #8]
;pwm_hal.c, 273 :: 		read_i2c_p( i2c_address, ptr, count, END_MODE_STOP );
0x0E0A	0xF2400301  MOVW	R3, #1
0x0E0E	0xF8BD2010  LDRH	R2, [SP, #16]
0x0E12	0x9901    LDR	R1, [SP, #4]
0x0E14	0xF89D000C  LDRB	R0, [SP, #12]
0x0E18	0x4C06    LDR	R4, [PC, #24]
0x0E1A	0x6824    LDR	R4, [R4, #0]
0x0E1C	0x47A0    BLX	R4
;pwm_hal.c, 317 :: 		return res;
0x0E1E	0xF9BD0008  LDRSH	R0, [SP, #8]
;pwm_hal.c, 318 :: 		}
L_end_hal_pwm_read:
0x0E22	0xF8DDE000  LDR	LR, [SP, #0]
0x0E26	0xB005    ADD	SP, SP, #20
0x0E28	0x4770    BX	LR
0x0E2A	0xBF00    NOP
0x0E2C	0x00002000  	pwm_hal_start_i2c_p+0
0x0E30	0x00042000  	pwm_hal_write_i2c_p+0
0x0E34	0x00082000  	pwm_hal_read_i2c_p+0
; end of _hal_pwm_read
_I2C1_Read:
;__Lib_I2C_12.c, 317 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0C5C	0xB081    SUB	SP, SP, #4
0x0C5E	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 318 :: 		
0x0C62	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0C64	0x4613    MOV	R3, R2
0x0C66	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0C68	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0C6A	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0C6C	0xF7FFFB96  BL	_I2Cx_Read+0
0x0C70	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 319 :: 		
L_end_I2C1_Read:
0x0C72	0xF8DDE000  LDR	LR, [SP, #0]
0x0C76	0xB001    ADD	SP, SP, #4
0x0C78	0x4770    BX	LR
0x0C7A	0xBF00    NOP
0x0C7C	0x54004000  	I2C1_CR1+0
; end of _I2C1_Read
_I2Cx_Read:
;__Lib_I2C_12.c, 201 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x039C	0xB082    SUB	SP, SP, #8
0x039E	0xF8CDE000  STR	LR, [SP, #0]
0x03A2	0x461F    MOV	R7, R3
0x03A4	0xB2CB    UXTB	R3, R1
0x03A6	0x4601    MOV	R1, R0
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 12 (R3)
; buf start address is: 8 (R2)
; count start address is: 28 (R7)
; END_mode start address is: 24 (R6)
0x03A8	0x9E02    LDR	R6, [SP, #8]
;__Lib_I2C_12.c, 203 :: 		
; i start address is: 32 (R8)
0x03AA	0xF04F0800  MOV	R8, #0
;__Lib_I2C_12.c, 204 :: 		
0x03AE	0xE129    B	L_I2Cx_Read18
; count end address is: 28 (R7)
;__Lib_I2C_12.c, 205 :: 		
L_I2Cx_Read20:
;__Lib_I2C_12.c, 206 :: 		
0x03B0	0xF2010510  ADDW	R5, R1, #16
0x03B4	0x005C    LSLS	R4, R3, #1
0x03B6	0xB2A4    UXTH	R4, R4
; slave_address end address is: 12 (R3)
0x03B8	0xF0440401  ORR	R4, R4, #1
0x03BC	0xB2A4    UXTH	R4, R4
0x03BE	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
; i end address is: 32 (R8)
0x03C0	0x4633    MOV	R3, R6
0x03C2	0x4616    MOV	R6, R2
0x03C4	0x4642    MOV	R2, R8
;__Lib_I2C_12.c, 207 :: 		
L_I2Cx_Read21:
; i start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 4 (R1)
0x03C6	0xF2010414  ADDW	R4, R1, #20
0x03CA	0x6825    LDR	R5, [R4, #0]
0x03CC	0xF3C50440  UBFX	R4, R5, #1, #1
0x03D0	0xB904    CBNZ	R4, L_I2Cx_Read22
;__Lib_I2C_12.c, 208 :: 		
0x03D2	0xE7F8    B	L_I2Cx_Read21
L_I2Cx_Read22:
;__Lib_I2C_12.c, 209 :: 		
0x03D4	0x2500    MOVS	R5, #0
0x03D6	0x680C    LDR	R4, [R1, #0]
0x03D8	0xF365248A  BFI	R4, R5, #10, #1
0x03DC	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 210 :: 		
0x03DE	0xF2010414  ADDW	R4, R1, #20
0x03E2	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 211 :: 		
0x03E4	0xBF00    NOP
;__Lib_I2C_12.c, 212 :: 		
0x03E6	0xF2010418  ADDW	R4, R1, #24
0x03EA	0x6824    LDR	R4, [R4, #0]
0x03EC	0x0424    LSLS	R4, R4, #16
0x03EE	0xEA400404  ORR	R4, R0, R4, LSL #0
0x03F2	0x4620    MOV	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 213 :: 		
0x03F4	0x2B01    CMP	R3, #1
0x03F6	0xD105    BNE	L_I2Cx_Read23
;__Lib_I2C_12.c, 214 :: 		
0x03F8	0x2501    MOVS	R5, #1
0x03FA	0x680C    LDR	R4, [R1, #0]
0x03FC	0xF3652449  BFI	R4, R5, #9, #1
0x0400	0x600C    STR	R4, [R1, #0]
0x0402	0xE004    B	L_I2Cx_Read24
L_I2Cx_Read23:
;__Lib_I2C_12.c, 216 :: 		
0x0404	0x2501    MOVS	R5, #1
0x0406	0x680C    LDR	R4, [R1, #0]
0x0408	0xF3652408  BFI	R4, R5, #8, #1
0x040C	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 217 :: 		
L_I2Cx_Read24:
;__Lib_I2C_12.c, 218 :: 		
0x040E	0x4690    MOV	R8, R2
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
0x0410	0x461F    MOV	R7, R3
0x0412	0x4634    MOV	R4, R6
0x0414	0x460E    MOV	R6, R1
L_I2Cx_Read25:
; i end address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 16 (R4)
; END_mode start address is: 28 (R7)
; i start address is: 32 (R8)
0x0416	0x4981    LDR	R1, [PC, #516]
0x0418	0x4630    MOV	R0, R6
0x041A	0xF7FFFEC1  BL	_ChekXForEvent+0
0x041E	0xB900    CBNZ	R0, L_I2Cx_Read26
;__Lib_I2C_12.c, 219 :: 		
0x0420	0xE7F9    B	L_I2Cx_Read25
L_I2Cx_Read26:
;__Lib_I2C_12.c, 220 :: 		
0x0422	0xEB040508  ADD	R5, R4, R8, LSL #0
; buf end address is: 16 (R4)
; i end address is: 32 (R8)
0x0426	0xF2060410  ADDW	R4, R6, #16
0x042A	0x6824    LDR	R4, [R4, #0]
0x042C	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 221 :: 		
0x042E	0x2F01    CMP	R7, #1
0x0430	0xD107    BNE	L_I2Cx_Read27
; I2C_BASE end address is: 24 (R6)
; END_mode end address is: 28 (R7)
0x0432	0x4630    MOV	R0, R6
;__Lib_I2C_12.c, 222 :: 		
L_I2Cx_Read28:
; I2C_BASE start address is: 0 (R0)
0x0434	0x6805    LDR	R5, [R0, #0]
0x0436	0xF3C52440  UBFX	R4, R5, #9, #1
0x043A	0x2C00    CMP	R4, #0
0x043C	0xD100    BNE	L_I2Cx_Read29
;__Lib_I2C_12.c, 223 :: 		
; I2C_BASE end address is: 0 (R0)
0x043E	0xE7F9    B	L_I2Cx_Read28
L_I2Cx_Read29:
;__Lib_I2C_12.c, 224 :: 		
0x0440	0xE006    B	L_I2Cx_Read30
L_I2Cx_Read27:
;__Lib_I2C_12.c, 226 :: 		
; I2C_BASE start address is: 24 (R6)
0x0442	0x4630    MOV	R0, R6
L_I2Cx_Read31:
; I2C_BASE end address is: 24 (R6)
; I2C_BASE start address is: 0 (R0)
0x0444	0x6805    LDR	R5, [R0, #0]
0x0446	0xF3C52400  UBFX	R4, R5, #8, #1
0x044A	0x2C00    CMP	R4, #0
0x044C	0xD100    BNE	L_I2Cx_Read32
;__Lib_I2C_12.c, 227 :: 		
; I2C_BASE end address is: 0 (R0)
0x044E	0xE7F9    B	L_I2Cx_Read31
L_I2Cx_Read32:
;__Lib_I2C_12.c, 228 :: 		
L_I2Cx_Read30:
;__Lib_I2C_12.c, 229 :: 		
0x0450	0xE0DF    B	L_I2Cx_Read19
;__Lib_I2C_12.c, 231 :: 		
L_I2Cx_Read33:
;__Lib_I2C_12.c, 232 :: 		
; i start address is: 32 (R8)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 24 (R6)
; slave_address start address is: 12 (R3)
0x0452	0x2501    MOVS	R5, #1
0x0454	0x680C    LDR	R4, [R1, #0]
0x0456	0xF365248A  BFI	R4, R5, #10, #1
0x045A	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 233 :: 		
0x045C	0x2501    MOVS	R5, #1
0x045E	0x680C    LDR	R4, [R1, #0]
0x0460	0xF36524CB  BFI	R4, R5, #11, #1
0x0464	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 234 :: 		
0x0466	0xF2010510  ADDW	R5, R1, #16
0x046A	0x005C    LSLS	R4, R3, #1
0x046C	0xB2A4    UXTH	R4, R4
; slave_address end address is: 12 (R3)
0x046E	0xF0440401  ORR	R4, R4, #1
0x0472	0xB2A4    UXTH	R4, R4
0x0474	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
; i end address is: 32 (R8)
0x0476	0x4643    MOV	R3, R8
;__Lib_I2C_12.c, 235 :: 		
L_I2Cx_Read34:
; i start address is: 12 (R3)
; END_mode start address is: 24 (R6)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0478	0xF2010414  ADDW	R4, R1, #20
0x047C	0x6825    LDR	R5, [R4, #0]
0x047E	0xF3C50440  UBFX	R4, R5, #1, #1
0x0482	0xB904    CBNZ	R4, L_I2Cx_Read35
;__Lib_I2C_12.c, 236 :: 		
0x0484	0xE7F8    B	L_I2Cx_Read34
L_I2Cx_Read35:
;__Lib_I2C_12.c, 237 :: 		
0x0486	0xF2010414  ADDW	R4, R1, #20
0x048A	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 238 :: 		
0x048C	0xBF00    NOP
;__Lib_I2C_12.c, 239 :: 		
0x048E	0xF2010418  ADDW	R4, R1, #24
0x0492	0x6824    LDR	R4, [R4, #0]
0x0494	0x0424    LSLS	R4, R4, #16
0x0496	0x4320    ORRS	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 240 :: 		
0x0498	0x2500    MOVS	R5, #0
0x049A	0x680C    LDR	R4, [R1, #0]
0x049C	0xF365248A  BFI	R4, R5, #10, #1
0x04A0	0x600C    STR	R4, [R1, #0]
; i end address is: 12 (R3)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
0x04A2	0x9601    STR	R6, [SP, #4]
0x04A4	0x461E    MOV	R6, R3
0x04A6	0x9B01    LDR	R3, [SP, #4]
;__Lib_I2C_12.c, 241 :: 		
L_I2Cx_Read36:
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
0x04A8	0xF2010414  ADDW	R4, R1, #20
0x04AC	0x6825    LDR	R5, [R4, #0]
0x04AE	0xF3C50480  UBFX	R4, R5, #2, #1
0x04B2	0xB904    CBNZ	R4, L_I2Cx_Read37
;__Lib_I2C_12.c, 242 :: 		
0x04B4	0xE7F8    B	L_I2Cx_Read36
L_I2Cx_Read37:
;__Lib_I2C_12.c, 243 :: 		
0x04B6	0x2B01    CMP	R3, #1
0x04B8	0xD105    BNE	L_I2Cx_Read38
;__Lib_I2C_12.c, 244 :: 		
0x04BA	0x2501    MOVS	R5, #1
0x04BC	0x680C    LDR	R4, [R1, #0]
0x04BE	0xF3652449  BFI	R4, R5, #9, #1
0x04C2	0x600C    STR	R4, [R1, #0]
0x04C4	0xE004    B	L_I2Cx_Read39
L_I2Cx_Read38:
;__Lib_I2C_12.c, 246 :: 		
0x04C6	0x2501    MOVS	R5, #1
0x04C8	0x680C    LDR	R4, [R1, #0]
0x04CA	0xF3652408  BFI	R4, R5, #8, #1
0x04CE	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 247 :: 		
L_I2Cx_Read39:
;__Lib_I2C_12.c, 248 :: 		
0x04D0	0x1995    ADDS	R5, R2, R6
0x04D2	0xF2010410  ADDW	R4, R1, #16
0x04D6	0x6824    LDR	R4, [R4, #0]
0x04D8	0x702C    STRB	R4, [R5, #0]
0x04DA	0x1C74    ADDS	R4, R6, #1
; i end address is: 24 (R6)
;__Lib_I2C_12.c, 249 :: 		
0x04DC	0x1915    ADDS	R5, R2, R4
; buf end address is: 8 (R2)
0x04DE	0xF2010410  ADDW	R4, R1, #16
0x04E2	0x6824    LDR	R4, [R4, #0]
0x04E4	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 250 :: 		
0x04E6	0x2B01    CMP	R3, #1
0x04E8	0xD106    BNE	L_I2Cx_Read40
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 251 :: 		
L_I2Cx_Read41:
; I2C_BASE start address is: 4 (R1)
0x04EA	0x680D    LDR	R5, [R1, #0]
0x04EC	0xF3C52440  UBFX	R4, R5, #9, #1
0x04F0	0xB904    CBNZ	R4, L_I2Cx_Read42
;__Lib_I2C_12.c, 252 :: 		
0x04F2	0xE7FA    B	L_I2Cx_Read41
L_I2Cx_Read42:
;__Lib_I2C_12.c, 253 :: 		
0x04F4	0x4608    MOV	R0, R1
0x04F6	0xE005    B	L_I2Cx_Read43
L_I2Cx_Read40:
;__Lib_I2C_12.c, 255 :: 		
L_I2Cx_Read44:
; I2C_BASE end address is: 4 (R1)
; I2C_BASE start address is: 4 (R1)
0x04F8	0x680D    LDR	R5, [R1, #0]
0x04FA	0xF3C52400  UBFX	R4, R5, #8, #1
0x04FE	0xB904    CBNZ	R4, L_I2Cx_Read45
;__Lib_I2C_12.c, 256 :: 		
0x0500	0xE7FA    B	L_I2Cx_Read44
L_I2Cx_Read45:
;__Lib_I2C_12.c, 257 :: 		
0x0502	0x4608    MOV	R0, R1
L_I2Cx_Read43:
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 259 :: 		
; I2C_BASE start address is: 0 (R0)
0x0504	0x2500    MOVS	R5, #0
0x0506	0x6804    LDR	R4, [R0, #0]
0x0508	0xF36524CB  BFI	R4, R5, #11, #1
0x050C	0x6004    STR	R4, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 261 :: 		
0x050E	0xE080    B	L_I2Cx_Read19
;__Lib_I2C_12.c, 263 :: 		
L_I2Cx_Read46:
;__Lib_I2C_12.c, 264 :: 		
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 24 (R6)
; count start address is: 28 (R7)
; slave_address start address is: 12 (R3)
0x0510	0x2501    MOVS	R5, #1
0x0512	0x680C    LDR	R4, [R1, #0]
0x0514	0xF365248A  BFI	R4, R5, #10, #1
0x0518	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 265 :: 		
0x051A	0xF2010510  ADDW	R5, R1, #16
0x051E	0x005C    LSLS	R4, R3, #1
0x0520	0xB2A4    UXTH	R4, R4
; slave_address end address is: 12 (R3)
0x0522	0xF0440401  ORR	R4, R4, #1
0x0526	0xB2A4    UXTH	R4, R4
0x0528	0x602C    STR	R4, [R5, #0]
; count end address is: 28 (R7)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
0x052A	0x460D    MOV	R5, R1
0x052C	0x4614    MOV	R4, R2
0x052E	0x46B9    MOV	R9, R7
0x0530	0x46B0    MOV	R8, R6
;__Lib_I2C_12.c, 266 :: 		
L_I2Cx_Read47:
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 16 (R4)
; I2C_BASE start address is: 20 (R5)
0x0532	0x493B    LDR	R1, [PC, #236]
0x0534	0x4628    MOV	R0, R5
0x0536	0xF7FFFE33  BL	_ChekXForEvent+0
0x053A	0xB900    CBNZ	R0, L_I2Cx_Read48
;__Lib_I2C_12.c, 267 :: 		
0x053C	0xE7F9    B	L_I2Cx_Read47
L_I2Cx_Read48:
;__Lib_I2C_12.c, 268 :: 		
; i start address is: 4 (R1)
0x053E	0x2100    MOVS	R1, #0
; END_mode end address is: 32 (R8)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 20 (R5)
; buf end address is: 16 (R4)
0x0540	0x4623    MOV	R3, R4
0x0542	0x462A    MOV	R2, R5
;__Lib_I2C_12.c, 269 :: 		
L_I2Cx_Read49:
; i start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
; count start address is: 36 (R9)
; END_mode start address is: 32 (R8)
0x0544	0xF1A90403  SUB	R4, R9, #3
0x0548	0x42A1    CMP	R1, R4
0x054A	0xD214    BCS	L_I2Cx_Read50
; buf end address is: 12 (R3)
; END_mode end address is: 32 (R8)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
0x054C	0x468A    MOV	R10, R1
0x054E	0x4617    MOV	R7, R2
0x0550	0x461E    MOV	R6, R3
;__Lib_I2C_12.c, 270 :: 		
L_I2Cx_Read51:
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 28 (R7)
; i start address is: 40 (R10)
0x0552	0x4932    LDR	R1, [PC, #200]
0x0554	0x4638    MOV	R0, R7
0x0556	0xF7FFFE23  BL	_ChekXForEvent+0
0x055A	0xB900    CBNZ	R0, L_I2Cx_Read52
;__Lib_I2C_12.c, 271 :: 		
0x055C	0xE7F9    B	L_I2Cx_Read51
L_I2Cx_Read52:
;__Lib_I2C_12.c, 272 :: 		
0x055E	0xEB06050A  ADD	R5, R6, R10, LSL #0
0x0562	0xF2070410  ADDW	R4, R7, #16
0x0566	0x6824    LDR	R4, [R4, #0]
0x0568	0x702C    STRB	R4, [R5, #0]
0x056A	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 4 (R1)
0x056E	0x4621    MOV	R1, R4
;__Lib_I2C_12.c, 273 :: 		
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 24 (R6)
0x0570	0x4633    MOV	R3, R6
0x0572	0x463A    MOV	R2, R7
0x0574	0xE7E6    B	L_I2Cx_Read49
L_I2Cx_Read50:
;__Lib_I2C_12.c, 274 :: 		
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
0x0576	0x9301    STR	R3, [SP, #4]
; END_mode end address is: 32 (R8)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
0x0578	0x460B    MOV	R3, R1
0x057A	0x4616    MOV	R6, R2
0x057C	0x4642    MOV	R2, R8
0x057E	0x9901    LDR	R1, [SP, #4]
L_I2Cx_Read53:
; buf end address is: 12 (R3)
; END_mode start address is: 8 (R2)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 24 (R6)
; i start address is: 12 (R3)
0x0580	0xF2060414  ADDW	R4, R6, #20
0x0584	0x6825    LDR	R5, [R4, #0]
0x0586	0xF3C50480  UBFX	R4, R5, #2, #1
0x058A	0xB904    CBNZ	R4, L_I2Cx_Read54
;__Lib_I2C_12.c, 275 :: 		
0x058C	0xE7F8    B	L_I2Cx_Read53
L_I2Cx_Read54:
;__Lib_I2C_12.c, 276 :: 		
0x058E	0x2500    MOVS	R5, #0
0x0590	0x6834    LDR	R4, [R6, #0]
0x0592	0xF365248A  BFI	R4, R5, #10, #1
0x0596	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 277 :: 		
0x0598	0x18CD    ADDS	R5, R1, R3
0x059A	0xF2060410  ADDW	R4, R6, #16
0x059E	0x6824    LDR	R4, [R4, #0]
0x05A0	0x702C    STRB	R4, [R5, #0]
0x05A2	0x1C58    ADDS	R0, R3, #1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
; END_mode end address is: 8 (R2)
; i end address is: 0 (R0)
; buf end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x05A4	0x4613    MOV	R3, R2
0x05A6	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 278 :: 		
L_I2Cx_Read55:
; i start address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 4 (R1)
; END_mode start address is: 12 (R3)
0x05A8	0xF2060414  ADDW	R4, R6, #20
0x05AC	0x6825    LDR	R5, [R4, #0]
0x05AE	0xF3C50480  UBFX	R4, R5, #2, #1
0x05B2	0xB904    CBNZ	R4, L_I2Cx_Read56
;__Lib_I2C_12.c, 279 :: 		
0x05B4	0xE7F8    B	L_I2Cx_Read55
L_I2Cx_Read56:
;__Lib_I2C_12.c, 280 :: 		
0x05B6	0x2B01    CMP	R3, #1
0x05B8	0xD107    BNE	L_I2Cx_Read57
; END_mode end address is: 12 (R3)
;__Lib_I2C_12.c, 281 :: 		
0x05BA	0x2501    MOVS	R5, #1
0x05BC	0x6834    LDR	R4, [R6, #0]
0x05BE	0xF3652449  BFI	R4, R5, #9, #1
0x05C2	0x6034    STR	R4, [R6, #0]
0x05C4	0x4610    MOV	R0, R2
0x05C6	0x4632    MOV	R2, R6
0x05C8	0xE010    B	L_I2Cx_Read58
L_I2Cx_Read57:
;__Lib_I2C_12.c, 283 :: 		
0x05CA	0x2501    MOVS	R5, #1
0x05CC	0x6834    LDR	R4, [R6, #0]
0x05CE	0xF3652408  BFI	R4, R5, #8, #1
0x05D2	0x6034    STR	R4, [R6, #0]
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
0x05D4	0x4635    MOV	R5, R6
0x05D6	0x4616    MOV	R6, R2
0x05D8	0x460C    MOV	R4, R1
;__Lib_I2C_12.c, 284 :: 		
L_I2Cx_Read59:
; buf start address is: 16 (R4)
; I2C_BASE start address is: 20 (R5)
; i start address is: 24 (R6)
0x05DA	0x4912    LDR	R1, [PC, #72]
0x05DC	0x4628    MOV	R0, R5
0x05DE	0xF7FFFDDF  BL	_ChekXForEvent+0
0x05E2	0xB900    CBNZ	R0, L_I2Cx_Read60
;__Lib_I2C_12.c, 285 :: 		
0x05E4	0xE7F9    B	L_I2Cx_Read59
L_I2Cx_Read60:
;__Lib_I2C_12.c, 286 :: 		
0x05E6	0x4621    MOV	R1, R4
; i end address is: 24 (R6)
; buf end address is: 16 (R4)
0x05E8	0x462A    MOV	R2, R5
0x05EA	0x4630    MOV	R0, R6
L_I2Cx_Read58:
; I2C_BASE end address is: 20 (R5)
;__Lib_I2C_12.c, 287 :: 		
; i start address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 4 (R1)
0x05EC	0x180D    ADDS	R5, R1, R0
0x05EE	0xF2020410  ADDW	R4, R2, #16
0x05F2	0x6824    LDR	R4, [R4, #0]
0x05F4	0x702C    STRB	R4, [R5, #0]
0x05F6	0x1C44    ADDS	R4, R0, #1
; i end address is: 0 (R0)
;__Lib_I2C_12.c, 288 :: 		
0x05F8	0x190D    ADDS	R5, R1, R4
; buf end address is: 4 (R1)
0x05FA	0xF2020410  ADDW	R4, R2, #16
; I2C_BASE end address is: 8 (R2)
0x05FE	0x6824    LDR	R4, [R4, #0]
0x0600	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 289 :: 		
0x0602	0xE006    B	L_I2Cx_Read19
;__Lib_I2C_12.c, 291 :: 		
L_I2Cx_Read18:
; i start address is: 32 (R8)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 24 (R6)
; count start address is: 28 (R7)
; slave_address start address is: 12 (R3)
0x0604	0x2F01    CMP	R7, #1
0x0606	0xF43FAED3  BEQ	L_I2Cx_Read20
0x060A	0x2F02    CMP	R7, #2
0x060C	0xF43FAF21  BEQ	L_I2Cx_Read33
; i end address is: 32 (R8)
0x0610	0xE77E    B	L_I2Cx_Read46
; slave_address end address is: 12 (R3)
; count end address is: 28 (R7)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
L_I2Cx_Read19:
;__Lib_I2C_12.c, 292 :: 		
L_end_I2Cx_Read:
0x0612	0xF8DDE000  LDR	LR, [SP, #0]
0x0616	0xB002    ADD	SP, SP, #8
0x0618	0x4770    BX	LR
0x061A	0xBF00    NOP
0x061C	0x00400003  	#196672
0x0620	0x00020003  	#196610
0x0624	0x00010003  	#196609
; end of _I2Cx_Read
_I2C2_Read:
;__Lib_I2C_12.c, 347 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0C80	0xB081    SUB	SP, SP, #4
0x0C82	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 348 :: 		
0x0C86	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0C88	0x4613    MOV	R3, R2
0x0C8A	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0C8C	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0C8E	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0C90	0xF7FFFB84  BL	_I2Cx_Read+0
0x0C94	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 349 :: 		
L_end_I2C2_Read:
0x0C96	0xF8DDE000  LDR	LR, [SP, #0]
0x0C9A	0xB001    ADD	SP, SP, #4
0x0C9C	0x4770    BX	LR
0x0C9E	0xBF00    NOP
0x0CA0	0x58004000  	I2C2_CR1+0
; end of _I2C2_Read
___CC2DW:
;__Lib_System_105_107.c, 27 :: 		
0x110C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 29 :: 		
L_loopDW:
;__Lib_System_105_107.c, 30 :: 		
0x110E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 31 :: 		
0x1112	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 32 :: 		
0x1116	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 33 :: 		
0x111A	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 35 :: 		
L_end___CC2DW:
0x111C	0xB001    ADD	SP, SP, #4
0x111E	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 374 :: 		
0x12CC	0xB081    SUB	SP, SP, #4
0x12CE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 377 :: 		
; ulRCC_CR start address is: 8 (R2)
0x12D2	0x4A46    LDR	R2, [PC, #280]
;__Lib_System_105_107.c, 378 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x12D4	0x4B46    LDR	R3, [PC, #280]
;__Lib_System_105_107.c, 379 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x12D6	0x4C47    LDR	R4, [PC, #284]
;__Lib_System_105_107.c, 380 :: 		
; Fosc_kHz start address is: 4 (R1)
0x12D8	0x4947    LDR	R1, [PC, #284]
;__Lib_System_105_107.c, 387 :: 		
0x12DA	0xF64B3080  MOVW	R0, #48000
0x12DE	0x4281    CMP	R1, R0
0x12E0	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 388 :: 		
0x12E2	0x4846    LDR	R0, [PC, #280]
0x12E4	0x6800    LDR	R0, [R0, #0]
0x12E6	0xF0400102  ORR	R1, R0, #2
0x12EA	0x4844    LDR	R0, [PC, #272]
0x12EC	0x6001    STR	R1, [R0, #0]
0x12EE	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC232
L___Lib_System_105_107_InitialSetUpRCCRCC231:
;__Lib_System_105_107.c, 389 :: 		
; Fosc_kHz start address is: 4 (R1)
0x12F0	0xF64550C0  MOVW	R0, #24000
0x12F4	0x4281    CMP	R1, R0
0x12F6	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 390 :: 		
0x12F8	0x4840    LDR	R0, [PC, #256]
0x12FA	0x6800    LDR	R0, [R0, #0]
0x12FC	0xF0400101  ORR	R1, R0, #1
0x1300	0x483E    LDR	R0, [PC, #248]
0x1302	0x6001    STR	R1, [R0, #0]
0x1304	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC234
L___Lib_System_105_107_InitialSetUpRCCRCC233:
;__Lib_System_105_107.c, 392 :: 		
0x1306	0x483D    LDR	R0, [PC, #244]
0x1308	0x6801    LDR	R1, [R0, #0]
0x130A	0xF06F0007  MVN	R0, #7
0x130E	0x4001    ANDS	R1, R0
0x1310	0x483A    LDR	R0, [PC, #232]
0x1312	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC234:
L___Lib_System_105_107_InitialSetUpRCCRCC232:
;__Lib_System_105_107.c, 394 :: 		
0x1314	0xF7FFFEC4  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 396 :: 		
0x1318	0x4839    LDR	R0, [PC, #228]
0x131A	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 397 :: 		
0x131C	0x4839    LDR	R0, [PC, #228]
0x131E	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 398 :: 		
0x1320	0x4839    LDR	R0, [PC, #228]
0x1322	0xEA020100  AND	R1, R2, R0, LSL #0
0x1326	0x4839    LDR	R0, [PC, #228]
0x1328	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 400 :: 		
0x132A	0xF0020001  AND	R0, R2, #1
0x132E	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x1330	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 401 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1332	0x4836    LDR	R0, [PC, #216]
0x1334	0x6800    LDR	R0, [R0, #0]
0x1336	0xF0000002  AND	R0, R0, #2
0x133A	0x2800    CMP	R0, #0
0x133C	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC237
;__Lib_System_105_107.c, 402 :: 		
0x133E	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC236
L___Lib_System_105_107_InitialSetUpRCCRCC237:
;__Lib_System_105_107.c, 403 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x1340	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 400 :: 		
0x1342	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 403 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 405 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1344	0xF4023080  AND	R0, R2, #65536
0x1348	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC253
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x134A	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 406 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x134C	0x482F    LDR	R0, [PC, #188]
0x134E	0x6800    LDR	R0, [R0, #0]
0x1350	0xF4003000  AND	R0, R0, #131072
0x1354	0x2800    CMP	R0, #0
0x1356	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 407 :: 		
0x1358	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 408 :: 		
; ulRCC_CR end address is: 8 (R2)
0x135A	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
;__Lib_System_105_107.c, 405 :: 		
0x135C	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 408 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 410 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x135E	0xF0025080  AND	R0, R2, #268435456
0x1362	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 411 :: 		
0x1364	0x4829    LDR	R0, [PC, #164]
0x1366	0x6800    LDR	R0, [R0, #0]
0x1368	0xF0405180  ORR	R1, R0, #268435456
0x136C	0x4827    LDR	R0, [PC, #156]
0x136E	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 412 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x1370	0x4826    LDR	R0, [PC, #152]
0x1372	0x6800    LDR	R0, [R0, #0]
0x1374	0xF0005000  AND	R0, R0, #536870912
0x1378	0x2800    CMP	R0, #0
0x137A	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 413 :: 		
0x137C	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 414 :: 		
; ulRCC_CR end address is: 8 (R2)
0x137E	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 410 :: 		
;__Lib_System_105_107.c, 414 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 416 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x1380	0xF0026080  AND	R0, R2, #67108864
0x1384	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
;__Lib_System_105_107.c, 417 :: 		
0x1386	0x4821    LDR	R0, [PC, #132]
0x1388	0x6800    LDR	R0, [R0, #0]
0x138A	0xF0406180  ORR	R1, R0, #67108864
0x138E	0x481F    LDR	R0, [PC, #124]
0x1390	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x1392	0x4611    MOV	R1, R2
0x1394	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 418 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1396	0x481D    LDR	R0, [PC, #116]
0x1398	0x6800    LDR	R0, [R0, #0]
0x139A	0xF0006000  AND	R0, R0, #134217728
0x139E	0x2800    CMP	R0, #0
0x13A0	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 419 :: 		
0x13A2	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 420 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x13A4	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 416 :: 		
0x13A6	0x4611    MOV	R1, R2
0x13A8	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 420 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 422 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x13AA	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x13AE	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
;__Lib_System_105_107.c, 423 :: 		
0x13B0	0x4816    LDR	R0, [PC, #88]
0x13B2	0x6800    LDR	R0, [R0, #0]
0x13B4	0xF0407180  ORR	R1, R0, #16777216
0x13B8	0x4814    LDR	R0, [PC, #80]
0x13BA	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x13BC	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 424 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CFGR start address is: 4 (R1)
0x13BE	0x4813    LDR	R0, [PC, #76]
0x13C0	0x6800    LDR	R0, [R0, #0]
0x13C2	0xF0007000  AND	R0, R0, #33554432
0x13C6	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 425 :: 		
0x13C8	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 426 :: 		
0x13CA	0x460A    MOV	R2, R1
0x13CC	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 422 :: 		
;__Lib_System_105_107.c, 426 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 430 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC250:
; ulRCC_CFGR start address is: 8 (R2)
0x13CE	0x480C    LDR	R0, [PC, #48]
0x13D0	0x6800    LDR	R0, [R0, #0]
0x13D2	0xF000010C  AND	R1, R0, #12
0x13D6	0x0090    LSLS	R0, R2, #2
0x13D8	0xF000000C  AND	R0, R0, #12
0x13DC	0x4281    CMP	R1, R0
0x13DE	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC251
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x13E0	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
L___Lib_System_105_107_InitialSetUpRCCRCC251:
;__Lib_System_105_107.c, 432 :: 		
L_end_InitialSetUpRCCRCC2:
0x13E2	0xF8DDE000  LDR	LR, [SP, #0]
0x13E6	0xB001    ADD	SP, SP, #4
0x13E8	0x4770    BX	LR
0x13EA	0xBF00    NOP
0x13EC	0x00810501  	#83951745
0x13F0	0x8402001D  	#1934338
0x13F4	0x06440001  	#67140
0x13F8	0x19400001  	#72000
0x13FC	0x20004002  	FLASH_ACR+0
0x1400	0x10044002  	RCC_CFGR+0
0x1404	0x102C4002  	RCC_CFGR2+0
0x1408	0xFFFF000F  	#1048575
0x140C	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 347 :: 		
0x10A0	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 350 :: 		
0x10A2	0x4815    LDR	R0, [PC, #84]
0x10A4	0x6800    LDR	R0, [R0, #0]
0x10A6	0xF0400101  ORR	R1, R0, #1
0x10AA	0x4813    LDR	R0, [PC, #76]
0x10AC	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 353 :: 		
0x10AE	0x4913    LDR	R1, [PC, #76]
0x10B0	0x4813    LDR	R0, [PC, #76]
0x10B2	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 356 :: 		
0x10B4	0x4810    LDR	R0, [PC, #64]
0x10B6	0x6801    LDR	R1, [R0, #0]
0x10B8	0x4812    LDR	R0, [PC, #72]
0x10BA	0x4001    ANDS	R1, R0
0x10BC	0x480E    LDR	R0, [PC, #56]
0x10BE	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 359 :: 		
0x10C0	0x480D    LDR	R0, [PC, #52]
0x10C2	0x6801    LDR	R1, [R0, #0]
0x10C4	0xF46F2080  MVN	R0, #262144
0x10C8	0x4001    ANDS	R1, R0
0x10CA	0x480B    LDR	R0, [PC, #44]
0x10CC	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 362 :: 		
0x10CE	0x480C    LDR	R0, [PC, #48]
0x10D0	0x6801    LDR	R1, [R0, #0]
0x10D2	0xF46F00FE  MVN	R0, #8323072
0x10D6	0x4001    ANDS	R1, R0
0x10D8	0x4809    LDR	R0, [PC, #36]
0x10DA	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 365 :: 		
0x10DC	0x4806    LDR	R0, [PC, #24]
0x10DE	0x6801    LDR	R1, [R0, #0]
0x10E0	0xF06F50A0  MVN	R0, #335544320
0x10E4	0x4001    ANDS	R1, R0
0x10E6	0x4804    LDR	R0, [PC, #16]
0x10E8	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 368 :: 		
0x10EA	0xF04F0100  MOV	R1, #0
0x10EE	0x4806    LDR	R0, [PC, #24]
0x10F0	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
L_end_SystemClockSetDefault:
0x10F2	0xB001    ADD	SP, SP, #4
0x10F4	0x4770    BX	LR
0x10F6	0xBF00    NOP
0x10F8	0x10004002  	RCC_CR+0
0x10FC	0x0000F0FF  	#-251723776
0x1100	0x10044002  	RCC_CFGR+0
0x1104	0xFFFFFEF6  	#-17367041
0x1108	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 434 :: 		
0x12B0	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 435 :: 		
0x12B2	0x4902    LDR	R1, [PC, #8]
0x12B4	0x4802    LDR	R0, [PC, #8]
0x12B6	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 436 :: 		
L_end_InitialSetUpFosc:
0x12B8	0xB001    ADD	SP, SP, #4
0x12BA	0x4770    BX	LR
0x12BC	0x19400001  	#72000
0x12C0	0x001C2000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 298 :: 		
0x12C4	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 299 :: 		
L___GenExcept27:
0x12C6	0xE7FE    B	L___GenExcept27
;__Lib_System_105_107.c, 300 :: 		
L_end___GenExcept:
0x12C8	0xB001    ADD	SP, SP, #4
0x12CA	0x4770    BX	LR
; end of ___GenExcept
0x14F8	0xB500    PUSH	(R14)
0x14FA	0xF8DFB010  LDR	R11, [PC, #16]
0x14FE	0xF8DFA010  LDR	R10, [PC, #16]
0x1502	0xF7FFFE2D  BL	4448
0x1506	0xBD00    POP	(R15)
0x1508	0x4770    BX	LR
0x150A	0xBF00    NOP
0x150C	0x00002000  	#536870912
0x1510	0x00202000  	#536870944
;__Lib_System_105_107.c,439 :: __Lib_System_105_107_ADCPrescTable [4]
0x037C	0x08060402 ;__Lib_System_105_107_ADCPrescTable+0
; end of __Lib_System_105_107_ADCPrescTable
;__Lib_GPIO_32F10x_Defs.c,680 :: __GPIO_MODULE_I2C1_PB67 [108]
0x147C	0x00000016 ;__GPIO_MODULE_I2C1_PB67+0
0x1480	0x00000017 ;__GPIO_MODULE_I2C1_PB67+4
0x1484	0xFFFFFFFF ;__GPIO_MODULE_I2C1_PB67+8
0x1488	0x00000000 ;__GPIO_MODULE_I2C1_PB67+12
0x148C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+16
0x1490	0x00000000 ;__GPIO_MODULE_I2C1_PB67+20
0x1494	0x00000000 ;__GPIO_MODULE_I2C1_PB67+24
0x1498	0x00000000 ;__GPIO_MODULE_I2C1_PB67+28
0x149C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+32
0x14A0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+36
0x14A4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+40
0x14A8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+44
0x14AC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+48
0x14B0	0x00000828 ;__GPIO_MODULE_I2C1_PB67+52
0x14B4	0x00000828 ;__GPIO_MODULE_I2C1_PB67+56
0x14B8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+60
0x14BC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+64
0x14C0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+68
0x14C4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+72
0x14C8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+76
0x14CC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+80
0x14D0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+84
0x14D4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+88
0x14D8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+92
0x14DC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+96
0x14E0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+100
0x14E4	0x00000002 ;__GPIO_MODULE_I2C1_PB67+104
; end of __GPIO_MODULE_I2C1_PB67
;__Lib_System_105_107.c,438 :: __Lib_System_105_107_APBAHBPrescTable [16]
0x14E8	0x00000000 ;__Lib_System_105_107_APBAHBPrescTable+0
0x14EC	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+4
0x14F0	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+8
0x14F4	0x09080706 ;__Lib_System_105_107_APBAHBPrescTable+12
; end of __Lib_System_105_107_APBAHBPrescTable
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [24]    _I2Cx_Is_Idle
0x0168      [26]    _I2Cx_Get_Status
0x0184      [26]    __Lib_I2C_12_I2Cx_Wait_For_Idle
0x01A0      [36]    _ChekXForEvent
0x01C4      [16]    _Get_Fosc_kHz
0x01D4     [180]    _I2Cx_Write
0x0288      [68]    _I2Cx_Start
0x02CC     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x0364      [24]    _I2C1_Start
0x0380      [28]    _Delay_1ms
0x039C     [652]    _I2Cx_Read
0x0628      [36]    _I2C2_Write
0x064C      [24]    _I2C2_Start
0x0664      [36]    _I2C1_Write
0x0688     [140]    _GPIO_Clk_Enable
0x0714     [272]    _GPIO_Alternate_Function_Enable
0x0824     [168]    _RCC_GetClocksFrequency
0x08CC     [412]    _I2Cx_Init_Advanced
0x0A68     [500]    _GPIO_Config
0x0C5C      [36]    _I2C1_Read
0x0C80      [36]    _I2C2_Read
0x0CA4      [28]    _hal_pwm_delay
0x0CC0      [88]    _hal_pwm_write
0x0D18      [56]    _pwm_set_pre_scale
0x0D50     [116]    _pwm_set_channel_raw
0x0DC4     [116]    _hal_pwm_read
0x0E38     [128]    _pwm_output_config
0x0EB8      [80]    _pwm_set_all_raw
0x0F08      [28]    _GPIO_Digital_Output
0x0F24      [60]    _hal_pwm_init
0x0F60     [168]    _pwm_device_config
0x1008      [32]    _pwm_click_enable
0x1028      [28]    _I2C1_Init_Advanced
0x1048      [88]    _system_init
0x10A0     [108]    __Lib_System_105_107_SystemClockSetDefault
0x110C      [20]    ___CC2DW
0x1120      [26]    _pwm_set_all
0x113C      [36]    _pwm_set_channel
0x1160      [58]    ___FillZeros
0x119C      [96]    _pwm_click_init
0x11FC     [180]    _pwm_channel_state
0x12B0      [20]    __Lib_System_105_107_InitialSetUpFosc
0x12C4       [8]    ___GenExcept
0x12CC     [324]    __Lib_System_105_107_InitialSetUpRCCRCC2
0x1410     [106]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    pwm_hal_start_i2c_p
0x20000004       [4]    pwm_hal_write_i2c_p
0x20000008       [4]    pwm_hal_read_i2c_p
0x2000000C       [4]    _I2C_Start_Ptr
0x20000010       [4]    _I2C_Write_Ptr
0x20000014       [4]    _I2C_Read_Ptr
0x20000018       [1]    pwm_hw__i2c_address
0x2000001C       [4]    ___System_CLOCK_IN_KHZ
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x037C       [4]    __Lib_System_105_107_ADCPrescTable
0x147C     [108]    __GPIO_MODULE_I2C1_PB67
0x14E8      [16]    __Lib_System_105_107_APBAHBPrescTable
