---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 2
      num_constraints: 2
      at: 401937c524c61a28b4fab76d7a1f85bb628850012af62362a0922610372faf92
      bt: cdf9a9cee4f2edf55111a95ae60bde9801080f6bde638a5c79273a39a2f9f7f5
      ct: 643d5437104296e21d906ecb15b2c96ad278f20cfc4af53b12bb6069bd853726
    ir:
      - "decl f0: <0>"
      - "  store &v1, ((v0), (), (), ())"
      - "  store &v3, 0"
      - "  repeat 2, &v4, false, 1, 0"
      - "    add &v5, v3, v4"
      - "    store &v3, v5"
      - "  store &v6, 0"
      - "  repeat 2, &v7, true, 1, 0"
      - "    add &v8, v6, v7"
      - "    store &v6, v8"
      - "  eq &v9, v3, 1"
      - "  eq &v10, v6, 1"
      - "  and &v11, v9, v10"
      - "  and &v12, v11, v2"
      - "  retn v12"
      - ""
    output:
      - input_file: inputs/dummy.in
        output:
          registers:
            r0:
              type: bool
              value: "true"
    initial_ast: ae0c93190e0c29a20b080331f21f9f1ea9ae68df65060f1d4a665d6c4dbc4b28
    imports_resolved_ast: ab752bdaf913bd8d4cfabf3c53a4ddb65ba6ac1e4f581a36d2aa4b4bb9e520f5
    canonicalized_ast: 4718ae4f83824c48d44a7b960cf478737f23e816442685d9aafe3ce61200e306
    type_inferenced_ast: 6deda2a51adbdc4f52724b1258c0c39ab4efd76d9c0868ac3fbd61970dc851ae
