{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659042128402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659042128403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 28 18:02:08 2022 " "Processing started: Thu Jul 28 18:02:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659042128403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659042128403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659042128403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659042129012 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659042129012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador-Behavioral " "Found design unit 1: Processador-Behavioral" {  } { { "Processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/Processador.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659042146360 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/Processador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659042146360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659042146360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_Processador-Test_Bench " "Found design unit 1: TB_Processador-Test_Bench" {  } { { "TB_Processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/TB_Processador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659042146363 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_Processador " "Found entity 1: TB_Processador" {  } { { "TB_Processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/TB_Processador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659042146363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659042146363 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador " "Elaborating entity \"Processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659042146414 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_f_pronto processador.vhd(15) " "VHDL Signal Declaration warning at processador.vhd(15): used explicit default value for signal \"o_f_pronto\" because signal was never assigned a value" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1659042146416 "|Processador"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_f_preparo processador.vhd(16) " "VHDL Signal Declaration warning at processador.vhd(16): used explicit default value for signal \"o_f_preparo\" because signal was never assigned a value" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1659042146416 "|Processador"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_valv_leite processador.vhd(17) " "VHDL Signal Declaration warning at processador.vhd(17): used explicit default value for signal \"o_valv_leite\" because signal was never assigned a value" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1659042146416 "|Processador"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_valv_cafe processador.vhd(18) " "VHDL Signal Declaration warning at processador.vhd(18): used explicit default value for signal \"o_valv_cafe\" because signal was never assigned a value" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1659042146416 "|Processador"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_valv_chocolate processador.vhd(19) " "VHDL Signal Declaration warning at processador.vhd(19): used explicit default value for signal \"o_valv_chocolate\" because signal was never assigned a value" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1659042146417 "|Processador"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_valv_acucar processador.vhd(20) " "VHDL Signal Declaration warning at processador.vhd(20): used explicit default value for signal \"o_valv_acucar\" because signal was never assigned a value" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1659042146417 "|Processador"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_valv_agua processador.vhd(21) " "VHDL Signal Declaration warning at processador.vhd(21): used explicit default value for signal \"o_valv_agua\" because signal was never assigned a value" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1659042146417 "|Processador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_f_repo processador.vhd(22) " "VHDL Signal Declaration warning at processador.vhd(22): used implicit default value for signal \"o_f_repo\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1659042146417 "|Processador"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_start processador.vhd(30) " "VHDL Signal Declaration warning at processador.vhd(30): used explicit default value for signal \"w_start\" because signal was never assigned a value" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1659042146417 "|Processador"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_clear processador.vhd(31) " "VHDL Signal Declaration warning at processador.vhd(31): used explicit default value for signal \"w_clear\" because signal was never assigned a value" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1659042146417 "|Processador"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_f_pronto GND " "Pin \"o_f_pronto\" is stuck at GND" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659042146882 "|Processador|o_f_pronto"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_f_preparo GND " "Pin \"o_f_preparo\" is stuck at GND" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659042146882 "|Processador|o_f_preparo"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_valv_leite GND " "Pin \"o_valv_leite\" is stuck at GND" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659042146882 "|Processador|o_valv_leite"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_valv_cafe GND " "Pin \"o_valv_cafe\" is stuck at GND" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659042146882 "|Processador|o_valv_cafe"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_valv_chocolate GND " "Pin \"o_valv_chocolate\" is stuck at GND" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659042146882 "|Processador|o_valv_chocolate"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_valv_acucar GND " "Pin \"o_valv_acucar\" is stuck at GND" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659042146882 "|Processador|o_valv_acucar"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_valv_agua GND " "Pin \"o_valv_agua\" is stuck at GND" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659042146882 "|Processador|o_valv_agua"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_f_repo GND " "Pin \"o_f_repo\" is stuck at GND" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659042146882 "|Processador|o_f_repo"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_start GND " "Pin \"o_start\" is stuck at GND" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659042146882 "|Processador|o_start"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_clear GND " "Pin \"o_clear\" is stuck at GND" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659042146882 "|Processador|o_clear"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1659042146882 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1659042147109 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659042147109 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_rst " "No output dependent on input pin \"i_rst\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_clk " "No output dependent on input pin \"i_clk\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_state\[0\] " "No output dependent on input pin \"i_state\[0\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_state[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_state\[1\] " "No output dependent on input pin \"i_state\[1\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_state[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_opt\[0\] " "No output dependent on input pin \"i_opt\[0\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_opt[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_opt\[1\] " "No output dependent on input pin \"i_opt\[1\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_opt[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_tamanho " "No output dependent on input pin \"i_tamanho\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_tamanho"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_acucar " "No output dependent on input pin \"i_acucar\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_acucar"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valor\[0\] " "No output dependent on input pin \"i_valor\[0\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_valor[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valor\[1\] " "No output dependent on input pin \"i_valor\[1\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_valor[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valor\[2\] " "No output dependent on input pin \"i_valor\[2\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_valor[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valor\[3\] " "No output dependent on input pin \"i_valor\[3\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_valor[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valor\[4\] " "No output dependent on input pin \"i_valor\[4\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_valor[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valor\[5\] " "No output dependent on input pin \"i_valor\[5\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_valor[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valor\[6\] " "No output dependent on input pin \"i_valor\[6\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_valor[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valor\[7\] " "No output dependent on input pin \"i_valor\[7\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_valor[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valor\[8\] " "No output dependent on input pin \"i_valor\[8\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_valor[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valor\[9\] " "No output dependent on input pin \"i_valor\[9\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_valor[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valor\[10\] " "No output dependent on input pin \"i_valor\[10\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_valor[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valor\[11\] " "No output dependent on input pin \"i_valor\[11\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_valor[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valor\[12\] " "No output dependent on input pin \"i_valor\[12\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_valor[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valor\[13\] " "No output dependent on input pin \"i_valor\[13\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_valor[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valor\[14\] " "No output dependent on input pin \"i_valor\[14\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_valor[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valor\[15\] " "No output dependent on input pin \"i_valor\[15\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_valor[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valor\[16\] " "No output dependent on input pin \"i_valor\[16\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_valor[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valor\[17\] " "No output dependent on input pin \"i_valor\[17\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_valor[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valor\[18\] " "No output dependent on input pin \"i_valor\[18\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_valor[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valor\[19\] " "No output dependent on input pin \"i_valor\[19\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_valor[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valor\[20\] " "No output dependent on input pin \"i_valor\[20\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_valor[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valor\[21\] " "No output dependent on input pin \"i_valor\[21\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_valor[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valor\[22\] " "No output dependent on input pin \"i_valor\[22\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_valor[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valor\[23\] " "No output dependent on input pin \"i_valor\[23\]\"" {  } { { "processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/processador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659042147156 "|Processador|i_valor[23]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1659042147156 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1659042147158 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1659042147158 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1659042147158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659042147214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 28 18:02:27 2022 " "Processing ended: Thu Jul 28 18:02:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659042147214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659042147214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659042147214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659042147214 ""}
