
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 8.25

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[2]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     5    0.06    0.23    0.20    0.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net1 (net)
                  0.23    0.00    0.40 ^ counter_reg[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)


Startpoint: overflow_reg$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: overflow_reg$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ overflow_reg$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.09    0.38    0.38 v overflow_reg$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net8 (net)
                  0.09    0.00    0.38 v _58_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.13    0.10    0.49 ^ _58_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _25_ (net)
                  0.13    0.00    0.49 ^ _59_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.07    0.08    0.56 v _59_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _04_ (net)
                  0.07    0.00    0.56 v overflow_reg$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.56   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ overflow_reg$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     5    0.06    0.23    0.20    0.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net1 (net)
                  0.23    0.00    0.40 ^ counter_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: counter_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.08    0.33    0.58    0.58 ^ counter_reg[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net4 (net)
                  0.33    0.00    0.58 ^ _32_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     3    0.02    0.13    0.10    0.68 v _32_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _26_ (net)
                  0.13    0.00    0.68 v _60_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.14    0.26    0.94 v _60_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _28_ (net)
                  0.14    0.00    0.94 v _43_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.22    1.16 v _43_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _12_ (net)
                  0.08    0.00    1.16 v _44_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.15    1.32 v _44_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _13_ (net)
                  0.06    0.00    1.32 v _45_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.31    1.62 ^ _45_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _02_ (net)
                  0.06    0.00    1.62 ^ counter_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  8.25   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     5    0.06    0.23    0.20    0.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net1 (net)
                  0.23    0.00    0.40 ^ counter_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: counter_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.08    0.33    0.58    0.58 ^ counter_reg[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net4 (net)
                  0.33    0.00    0.58 ^ _32_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     3    0.02    0.13    0.10    0.68 v _32_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _26_ (net)
                  0.13    0.00    0.68 v _60_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.14    0.26    0.94 v _60_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _28_ (net)
                  0.14    0.00    0.94 v _43_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.22    1.16 v _43_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _12_ (net)
                  0.08    0.00    1.16 v _44_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.15    1.32 v _44_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _13_ (net)
                  0.06    0.00    1.32 v _45_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.31    1.62 ^ _45_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _02_ (net)
                  0.06    0.00    1.62 ^ counter_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  8.25   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.4213051795959473

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8648

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.27334678173065186

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.29429998993873596

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9288

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.58    0.58 ^ counter_reg[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.10    0.68 v _32_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
   0.26    0.94 v _60_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.22    1.16 v _43_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.15    1.32 v _44_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.31    1.62 ^ _45_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.00    1.62 ^ counter_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.62   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ counter_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.13    9.87   library setup time
           9.87   data required time
---------------------------------------------------------
           9.87   data required time
          -1.62   data arrival time
---------------------------------------------------------
           8.25   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: overflow_reg$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: overflow_reg$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ overflow_reg$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.38    0.38 v overflow_reg$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.10    0.49 ^ _58_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.08    0.56 v _59_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.00    0.56 v overflow_reg$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.56   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ overflow_reg$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.56   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
1.6206

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
8.2461

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
508.830063

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.92e-04   4.53e-04   3.02e-09   1.45e-03  36.8%
Combinational          1.94e-03   5.45e-04   7.82e-09   2.48e-03  63.2%
Clock                  0.00e+00   0.00e+00   3.69e-09   3.69e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.93e-03   9.99e-04   1.45e-08   3.93e-03 100.0%
                          74.6%      25.4%       0.0%
