vhdl xil_defaultlib  \
"../../../bd/block_design/ip/block_design_rst_ps8_0_100M_3/sim/block_design_rst_ps8_0_100M_3.vhd" \
"../../../bd/block_design/ip/block_design_axi_dma_0_2/sim/block_design_axi_dma_0_2.vhd" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_1/sim/bd_71e8_psr_aclk_0.vhd" \

# Do not sort compile order
nosort
