
module REG_FILE(rd_reg1, rd_reg2, wr_reg, wr_data, rd_data1, rd_data2, reg_wr,clk);///

input [31:0] wr_data;
input [4:0] rd_reg1, rd_reg2, wr_reg;
input reg_wr, clk;

output reg [31:0] rd_data1, rd_data2;

reg [31:0] reg_file [31:0];


initial
    reg_file[0] = 32'd0; 
  

  always@(*) begin
	
    rd_data1 <= reg_file[rd_reg1];

	rd_data2 <= reg_file[rd_reg2];
    
  end


always@ (posedge clk) begin
    
  if(reg_wr == 1 && wr_reg != 5'd0)
	reg_file[wr_reg] <= wr_data;

end
endmodule