/* Generated by Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os) */

module GJC44_post_route (reset, enable_n, data_i, clkGHz, data_o, ready);
  input clkGHz;
  input data_i;
  output [9:0] data_o;
  input enable_n;
  output ready;
  input reset;
  wire \$auto$clkbufmap.cc:266:execute$1684 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:13.18-13.24" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.clkGHz ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:34.10-34.20" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.clkGHz_buf ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:35.10-35.23" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.clkGHz_clkbuf ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:12.18-12.24" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.data_i ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:22.10-22.20" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.data_i_buf ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:23.10-23.22" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.data_i_delay ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[9] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[0] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[1] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[2] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[3] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[4] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[5] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[6] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[7] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[8] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:31.10-31.22" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.data_i_valid ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:14.31-14.37" *)
  wire [9:0] \$auto$rs_design_edit.cc:1122:execute$1710.data_o ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:21.10-21.20" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.enable_buf ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:20.10-20.22" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.enable_buf_n ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:11.18-11.26" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.enable_n ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:27.10-27.24" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.fabric_clk_div ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:15.17-15.22" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.ready ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:33.10-33.19" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.ready_buf ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:10.18-10.23" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:18.10-18.19" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.reset_buf ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:19.10-19.21" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1710.reset_buf_n ;
  wire \$auto$rs_design_edit.cc:841:execute$1700 ;
  wire \$auto$rs_design_edit.cc:841:execute$1701 ;
  wire \$auto$rs_design_edit.cc:841:execute$1702 ;
  wire \$auto$rs_design_edit.cc:841:execute$1703 ;
  wire \$auto$rs_design_edit.cc:841:execute$1704 ;
  wire \$auto$rs_design_edit.cc:841:execute$1705 ;
  wire \$auto$rs_design_edit.cc:841:execute$1706 ;
  wire \$auto$rs_design_edit.cc:841:execute$1707 ;
  wire \$auto$rs_design_edit.cc:841:execute$1708 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$clkbufmap.cc:266:execute$1684 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1700 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1701 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1702 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1703 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1704 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1705 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1706 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1707 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1708 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:13.18-13.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:13.18-13.24" *)
  wire clkGHz;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:34.10-34.20" *)
  wire clkGHz_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:35.10-35.23" *)
  wire clkGHz_clkbuf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:12.18-12.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:12.18-12.24" *)
  wire data_i;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:22.10-22.20" *)
  wire data_i_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:23.10-23.22" *)
  wire data_i_delay;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \data_i_serdes[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \data_i_serdes[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \data_i_serdes[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \data_i_serdes[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \data_i_serdes[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \data_i_serdes[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \data_i_serdes[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \data_i_serdes[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \data_i_serdes[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \data_i_serdes[9] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \data_i_serdes_reg[0] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \data_i_serdes_reg[1] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \data_i_serdes_reg[2] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \data_i_serdes_reg[3] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \data_i_serdes_reg[4] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \data_i_serdes_reg[5] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \data_i_serdes_reg[6] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \data_i_serdes_reg[7] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \data_i_serdes_reg[8] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \data_i_serdes_reg[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:31.10-31.22" *)
  wire data_i_valid;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:14.31-14.37" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:14.31-14.37" *)
  wire [9:0] data_o;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:21.10-21.20" *)
  wire enable_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:20.10-20.22" *)
  wire enable_buf_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:11.18-11.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:11.18-11.26" *)
  wire enable_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:27.10-27.24" *)
  wire fabric_clk_div;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:15.17-15.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:15.17-15.22" *)
  wire ready;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:33.10-33.19" *)
  wire ready_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:10.18-10.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:10.18-10.23" *)
  wire reset;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:18.10-18.19" *)
  wire reset_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:19.10-19.21" *)
  wire reset_buf_n;
  fabric_GJC44 \$auto$rs_design_edit.cc:1120:execute$1709  (
    .\$auto$rs_design_edit.cc:841:execute$1700 (\$auto$rs_design_edit.cc:841:execute$1700 ),
    .\$auto$rs_design_edit.cc:841:execute$1701 (\$auto$rs_design_edit.cc:841:execute$1701 ),
    .\$auto$rs_design_edit.cc:841:execute$1702 (\$auto$rs_design_edit.cc:841:execute$1702 ),
    .\$auto$rs_design_edit.cc:841:execute$1703 (\$auto$rs_design_edit.cc:841:execute$1703 ),
    .\$auto$rs_design_edit.cc:841:execute$1704 (\$auto$rs_design_edit.cc:841:execute$1704 ),
    .\$auto$rs_design_edit.cc:841:execute$1705 (\$auto$rs_design_edit.cc:841:execute$1705 ),
    .\$auto$rs_design_edit.cc:841:execute$1706 (\$auto$rs_design_edit.cc:841:execute$1706 ),
    .\$auto$rs_design_edit.cc:841:execute$1707 (\$auto$rs_design_edit.cc:841:execute$1707 ),
    .\$auto$rs_design_edit.cc:841:execute$1708 (\$auto$rs_design_edit.cc:841:execute$1708 ),
    .clkGHz_clkbuf(clkGHz_clkbuf),
    .\data_i_serdes[0] (\data_i_serdes[0] ),
    .\data_i_serdes[1] (\data_i_serdes[1] ),
    .\data_i_serdes[2] (\data_i_serdes[2] ),
    .\data_i_serdes[3] (\data_i_serdes[3] ),
    .\data_i_serdes[4] (\data_i_serdes[4] ),
    .\data_i_serdes[5] (\data_i_serdes[5] ),
    .\data_i_serdes[6] (\data_i_serdes[6] ),
    .\data_i_serdes[7] (\data_i_serdes[7] ),
    .\data_i_serdes[8] (\data_i_serdes[8] ),
    .\data_i_serdes[9] (\data_i_serdes[9] ),
    .\data_i_serdes_reg[0] (\data_i_serdes_reg[0] ),
    .\data_i_serdes_reg[1] (\data_i_serdes_reg[1] ),
    .\data_i_serdes_reg[2] (\data_i_serdes_reg[2] ),
    .\data_i_serdes_reg[3] (\data_i_serdes_reg[3] ),
    .\data_i_serdes_reg[4] (\data_i_serdes_reg[4] ),
    .\data_i_serdes_reg[5] (\data_i_serdes_reg[5] ),
    .\data_i_serdes_reg[6] (\data_i_serdes_reg[6] ),
    .\data_i_serdes_reg[7] (\data_i_serdes_reg[7] ),
    .\data_i_serdes_reg[8] (\data_i_serdes_reg[8] ),
    .\data_i_serdes_reg[9] (\data_i_serdes_reg[9] ),
    .data_i_valid(data_i_valid),
    .enable_buf(enable_buf),
    .enable_buf_n(enable_buf_n),
    .fabric_clk_div(fabric_clk_div),
    .ready_buf(ready_buf),
    .reset_buf(reset_buf),
    .reset_buf_n(reset_buf_n)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:49.39-49.96" *)
  I_BUF #(
    .WEAK_KEEPER("PULLDOWN")
  ) \$auto$rs_design_edit.cc:1122:execute$1710.clk_i_buffer0  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1700 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$1710.clkGHz ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1710.clkGHz_buf )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:50.13-50.53" *)
  CLK_BUF \$auto$rs_design_edit.cc:1122:execute$1710.clock_buffer  (
    .I(\$auto$rs_design_edit.cc:1122:execute$1710.clkGHz_buf ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1710.clkGHz_clkbuf )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:48.39-48.97" *)
  I_BUF #(
    .WEAK_KEEPER("PULLDOWN")
  ) \$auto$rs_design_edit.cc:1122:execute$1710.data_i_buffer0  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1701 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$1710.data_i ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1710.data_i_buf )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:57.11-57.52" *)
  O_BUF \$auto$rs_design_edit.cc:1122:execute$1710.data_o_buffer0  (
    .I(\$auto$rs_design_edit.cc:1122:execute$1710.ready_buf ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1710.ready )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:47.37-47.97" *)
  I_BUF #(
    .WEAK_KEEPER("PULLUP")
  ) \$auto$rs_design_edit.cc:1122:execute$1710.enable_buffer0  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1702 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$1710.enable_n ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1710.enable_buf_n )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:54.19-54.72" *)
  O_BUF \$auto$rs_design_edit.cc:1122:execute$1710.genblk1[0].data_o_buffer0  (
    .I(\$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[0] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1710.data_o [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:54.19-54.72" *)
  O_BUF \$auto$rs_design_edit.cc:1122:execute$1710.genblk1[1].data_o_buffer0  (
    .I(\$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[1] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1710.data_o [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:54.19-54.72" *)
  O_BUF \$auto$rs_design_edit.cc:1122:execute$1710.genblk1[2].data_o_buffer0  (
    .I(\$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[2] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1710.data_o [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:54.19-54.72" *)
  O_BUF \$auto$rs_design_edit.cc:1122:execute$1710.genblk1[3].data_o_buffer0  (
    .I(\$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[3] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1710.data_o [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:54.19-54.72" *)
  O_BUF \$auto$rs_design_edit.cc:1122:execute$1710.genblk1[4].data_o_buffer0  (
    .I(\$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[4] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1710.data_o [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:54.19-54.72" *)
  O_BUF \$auto$rs_design_edit.cc:1122:execute$1710.genblk1[5].data_o_buffer0  (
    .I(\$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[5] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1710.data_o [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:54.19-54.72" *)
  O_BUF \$auto$rs_design_edit.cc:1122:execute$1710.genblk1[6].data_o_buffer0  (
    .I(\$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[6] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1710.data_o [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:54.19-54.72" *)
  O_BUF \$auto$rs_design_edit.cc:1122:execute$1710.genblk1[7].data_o_buffer0  (
    .I(\$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[7] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1710.data_o [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:54.19-54.72" *)
  O_BUF \$auto$rs_design_edit.cc:1122:execute$1710.genblk1[8].data_o_buffer0  (
    .I(\$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[8] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1710.data_o [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:54.19-54.72" *)
  O_BUF \$auto$rs_design_edit.cc:1122:execute$1710.genblk1[9].data_o_buffer0  (
    .I(\$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[9] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1710.data_o [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:61.13-68.6" *)
  I_DELAY \$auto$rs_design_edit.cc:1122:execute$1710.input_data_delay  (
    .CLK_IN(\$auto$rs_design_edit.cc:1122:execute$1710.clkGHz_clkbuf ),
    .DLY_ADJ(\$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1703 ),
    .DLY_INCDEC(\$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1704 ),
    .DLY_LOAD(\$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1705 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$1710.data_i_buf ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1710.data_i_delay )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:74.7-85.6" *)
  I_SERDES #(
    .DPA_MODE("NONE"),
    .WIDTH(32'sd10)
  ) \$auto$rs_design_edit.cc:1122:execute$1710.input_data_serdes  (
    .BITSLIP_ADJ(\$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1706 ),
    .CLK_IN(\$auto$rs_design_edit.cc:1122:execute$1710.fabric_clk_div ),
    .CLK_OUT(\$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$clkbufmap.cc:266:execute$1684 ),
    .D(\$auto$rs_design_edit.cc:1122:execute$1710.data_i_delay ),
    .DATA_VALID(\$auto$rs_design_edit.cc:1122:execute$1710.data_i_valid ),
    .EN(\$auto$rs_design_edit.cc:1122:execute$1710.enable_buf ),
    .PLL_CLK(\$auto$rs_design_edit.cc:1122:execute$1710.clkGHz_clkbuf ),
    .PLL_LOCK(\$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1707 ),
    .Q({ \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[9] , \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[8] , \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[7] , \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[6] , \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[5] , \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[4] , \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[3] , \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[2] , \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[1] , \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[0]  }),
    .RX_RST(\$auto$rs_design_edit.cc:1122:execute$1710.reset_buf_n )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:46.39-46.94" *)
  I_BUF #(
    .WEAK_KEEPER("PULLDOWN")
  ) \$auto$rs_design_edit.cc:1122:execute$1710.reset_buffer0  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1708 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$1710.reset ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1710.reset_buf )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$clkbufmap.cc:265:execute$1683  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$clkbufmap.cc:266:execute$1684 ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1710.fabric_clk_div )
  );
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1708  = \$auto$rs_design_edit.cc:841:execute$1708 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1707  = \$auto$rs_design_edit.cc:841:execute$1707 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1706  = \$auto$rs_design_edit.cc:841:execute$1706 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1705  = \$auto$rs_design_edit.cc:841:execute$1705 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1704  = \$auto$rs_design_edit.cc:841:execute$1704 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1703  = \$auto$rs_design_edit.cc:841:execute$1703 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1702  = \$auto$rs_design_edit.cc:841:execute$1702 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1701  = \$auto$rs_design_edit.cc:841:execute$1701 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1700  = \$auto$rs_design_edit.cc:841:execute$1700 ;
  assign \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[6]  = \data_i_serdes_reg[6] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[5]  = \data_i_serdes_reg[5] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[4]  = \data_i_serdes_reg[4] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[3]  = \data_i_serdes_reg[3] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[2]  = \data_i_serdes_reg[2] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[1]  = \data_i_serdes_reg[1] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[0]  = \data_i_serdes_reg[0] ;
  assign \data_i_serdes[9]  = \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[9] ;
  assign \data_i_serdes[8]  = \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[8] ;
  assign \data_i_serdes[7]  = \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[7] ;
  assign \data_i_serdes[6]  = \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[6] ;
  assign \data_i_serdes[5]  = \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[5] ;
  assign \data_i_serdes[4]  = \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[4] ;
  assign \data_i_serdes[3]  = \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[3] ;
  assign \data_i_serdes[2]  = \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[2] ;
  assign \data_i_serdes[1]  = \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[1] ;
  assign \data_i_serdes[0]  = \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[0] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1710.clkGHz  = clkGHz;
  assign clkGHz_clkbuf = \$auto$rs_design_edit.cc:1122:execute$1710.clkGHz_clkbuf ;
  assign \$auto$rs_design_edit.cc:1122:execute$1710.data_i  = data_i;
  assign \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[7]  = \data_i_serdes_reg[7] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[9]  = \data_i_serdes_reg[9] ;
  assign data_i_valid = \$auto$rs_design_edit.cc:1122:execute$1710.data_i_valid ;
  assign data_o = \$auto$rs_design_edit.cc:1122:execute$1710.data_o ;
  assign \$auto$rs_design_edit.cc:1122:execute$1710.enable_buf  = enable_buf;
  assign enable_buf_n = \$auto$rs_design_edit.cc:1122:execute$1710.enable_buf_n ;
  assign \$auto$rs_design_edit.cc:1122:execute$1710.enable_n  = enable_n;
  assign fabric_clk_div = \$auto$rs_design_edit.cc:1122:execute$1710.fabric_clk_div ;
  assign ready = \$auto$rs_design_edit.cc:1122:execute$1710.ready ;
  assign \$auto$rs_design_edit.cc:1122:execute$1710.ready_buf  = ready_buf;
  assign \$auto$rs_design_edit.cc:1122:execute$1710.reset  = reset;
  assign reset_buf = \$auto$rs_design_edit.cc:1122:execute$1710.reset_buf ;
  assign \$auto$rs_design_edit.cc:1122:execute$1710.reset_buf_n  = reset_buf_n;
  assign \$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[8]  = \data_i_serdes_reg[8] ;
endmodule

