TRACE::2024-10-06.12:21:34::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:34::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:34::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:34::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:34::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:34::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-06.12:21:35::SCWPlatform::Opened new HwDB with name system_wrapper_0
TRACE::2024-10-06.12:21:35::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-10-06.12:21:35::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform"
		}]
}
TRACE::2024-10-06.12:21:35::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-10-06.12:21:35::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2024-10-06.12:21:35::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform"
		}]
}
TRACE::2024-10-06.12:21:35::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:35::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:35::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:35::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:35::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-06.12:21:35::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-06.12:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:35::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:35::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:35::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:35::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:35::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-06.12:21:35::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-06.12:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:35::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:35::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:35::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:35::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:35::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-06.12:21:35::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-06.12:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:35::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-06.12:21:35::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:35::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:35::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:35::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:35::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-06.12:21:35::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-06.12:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:35::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:35::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:35::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:35::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:35::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-06.12:21:35::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-06.12:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:35::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:35::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:35::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:35::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:35::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-06.12:21:35::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-06.12:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:35::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-06.12:21:35::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:35::SCWMssOS::mss does not exists at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:35::SCWMssOS::Creating sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:35::SCWMssOS::Adding the swdes entry, created swdb C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:35::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:35::SCWMssOS::Writing mss at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:35::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-10-06.12:21:35::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-10-06.12:21:35::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-10-06.12:21:35::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-10-06.12:21:35::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-10-06.12:21:36::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-10-06.12:21:36::SCWMssOS::Writing the mss file completed C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:36::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.12:21:36::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:36::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.12:21:36::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:36::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.12:21:36::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"3ed125c6be2b73eaef2ca87361afe8b2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-06.12:21:36::SCWPlatform::Started generating the artifacts platform 7k325t_platform
TRACE::2024-10-06.12:21:36::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-06.12:21:36::SCWPlatform::Started generating the artifacts for system configuration 7k325t_platform
LOG::2024-10-06.12:21:36::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-06.12:21:36::SCWSystem::Not a boot domain 
LOG::2024-10-06.12:21:36::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-06.12:21:36::SCWDomain::Generating domain artifcats
TRACE::2024-10-06.12:21:36::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-06.12:21:36::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:36::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.12:21:36::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-10-06.12:21:36::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-06.12:21:36::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-06.12:21:36::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-10-06.12:21:36::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-06.12:21:36::SCWMssOS::Copying to export directory.
TRACE::2024-10-06.12:21:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-06.12:21:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-06.12:21:36::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-06.12:21:36::SCWSystem::Completed Processing the sysconfig 7k325t_platform
LOG::2024-10-06.12:21:36::SCWPlatform::Completed generating the artifacts for system configuration 7k325t_platform
TRACE::2024-10-06.12:21:36::SCWPlatform::Started preparing the platform 
TRACE::2024-10-06.12:21:36::SCWSystem::Writing the bif file for system config 7k325t_platform
TRACE::2024-10-06.12:21:36::SCWSystem::dir created 
TRACE::2024-10-06.12:21:36::SCWSystem::Writing the bif 
TRACE::2024-10-06.12:21:36::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-06.12:21:36::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-06.12:21:36::SCWPlatform::Completed generating the platform
TRACE::2024-10-06.12:21:36::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.12:21:36::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.12:21:36::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:36::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.12:21:36::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:36::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.12:21:36::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:36::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.12:21:36::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"3ed125c6be2b73eaef2ca87361afe8b2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-06.12:21:36::SCWPlatform::updated the xpfm file.
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:36::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.12:21:36::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.12:21:36::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.12:21:36::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:36::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.12:21:36::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:36::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.12:21:36::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:36::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.12:21:36::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"3ed125c6be2b73eaef2ca87361afe8b2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:36::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.12:21:36::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:36::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.12:21:36::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:36::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.12:21:36::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.12:21:36::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.12:21:36::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:36::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.12:21:36::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:36::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.12:21:36::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:36::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.12:21:36::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"3ed125c6be2b73eaef2ca87361afe8b2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-06.12:21:36::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.12:21:36::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.12:21:36::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:36::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.12:21:36::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:36::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.12:21:36::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-06.12:21:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:36::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.12:21:36::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"3ed125c6be2b73eaef2ca87361afe8b2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-06.12:21:36::SCWPlatform::Clearing the existing platform
TRACE::2024-10-06.12:21:36::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-06.12:21:36::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:36::SCWSystem::Clearing the domains completed.
TRACE::2024-10-06.12:21:36::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform:: Platform location is C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:36::SCWPlatform::Removing the HwDB with name C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-06.12:21:37::SCWPlatform::Opened new HwDB with name system_wrapper_1
TRACE::2024-10-06.12:21:37::SCWReader::Active system found as  7k325t_platform
TRACE::2024-10-06.12:21:37::SCWReader::Handling sysconfig 7k325t_platform
TRACE::2024-10-06.12:21:37::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-06.12:21:37::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:37::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:37::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:37::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:37::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.12:21:37::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.12:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:37::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:37::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:37::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:37::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:37::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.12:21:37::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.12:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:37::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:37::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:37::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:37::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:37::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.12:21:37::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.12:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:37::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:37::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:37::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:37::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:37::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.12:21:37::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.12:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:37::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-06.12:21:37::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:37::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:37::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:37::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-10-06.12:21:37::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.12:21:37::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:37::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.12:21:37::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.12:21:37::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.12:21:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-06.12:21:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-06.12:21:37::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:37::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:37::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:37::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:37::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.12:21:37::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.12:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:37::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.12:21:37::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:37::SCWReader::No isolation master present  
LOG::2024-10-06.12:21:41::SCWPlatform::Started generating the artifacts platform 7k325t_platform
TRACE::2024-10-06.12:21:41::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-06.12:21:41::SCWPlatform::Started generating the artifacts for system configuration 7k325t_platform
LOG::2024-10-06.12:21:41::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-06.12:21:41::SCWSystem::Not a boot domain 
LOG::2024-10-06.12:21:41::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-06.12:21:41::SCWDomain::Generating domain artifcats
TRACE::2024-10-06.12:21:41::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-06.12:21:41::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-06.12:21:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.12:21:41::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.12:21:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.12:21:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:41::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-10-06.12:21:41::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:41::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-06.12:21:41::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-06.12:21:41::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-10-06.12:21:41::SCWMssOS::doing bsp build ... 
TRACE::2024-10-06.12:21:41::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-10-06.12:21:41::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-10-06.12:21:42::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-10-06.12:21:42::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-10-06.12:21:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-10-06.12:21:42::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-06.12:21:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-10-06.12:21:42::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.12:21:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-10-06.12:21:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-10-06.12:21:42::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-10-06.12:21:42::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.12:21:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-10-06.12:21:42::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-06.12:21:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-10-06.12:21:42::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.12:21:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-10-06.12:21:42::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-10-06.12:21:42::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-10-06.12:21:42::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.12:21:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-10-06.12:21:42::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-06.12:21:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-10-06.12:21:42::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.12:21:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-10-06.12:21:42::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-10-06.12:21:42::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-10-06.12:21:42::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.12:21:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-10-06.12:21:42::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-10-06.12:21:42::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-10-06.12:21:42::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.12:21:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-10-06.12:21:42::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-10-06.12:21:42::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-10-06.12:21:42::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.12:21:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-10-06.12:21:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-10-06.12:21:42::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-10-06.12:21:42::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.12:21:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_10/src"

TRACE::2024-10-06.12:21:42::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-10-06.12:21:42::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-10-06.12:21:42::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.12:21:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-10-06.12:21:42::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-10-06.12:21:42::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-10-06.12:21:42::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.12:21:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-10-06.12:21:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-10-06.12:21:42::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-10-06.12:21:42::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.12:21:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-10-06.12:21:42::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-10-06.12:21:42::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-10-06.12:21:42::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.12:21:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-10-06.12:21:42::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-10-06.12:21:42::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-10-06.12:21:42::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.12:21:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-10-06.12:21:42::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-10-06.12:21:42::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-10-06.12:21:42::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.12:21:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-10-06.12:21:42::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-10-06.12:21:42::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-10-06.12:21:42::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.12:21:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-10-06.12:21:42::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-10-06.12:21:42::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-10-06.12:21:42::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.12:21:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-10-06.12:21:42::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-10-06.12:21:42::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-10-06.12:21:42::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.12:21:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-10-06.12:21:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-10-06.12:21:42::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-10-06.12:21:42::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.12:21:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_10/src"

TRACE::2024-10-06.12:21:42::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-10-06.12:21:42::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-10-06.12:21:42::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.12:21:43::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-10-06.12:21:43::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-10-06.12:21:43::SCWMssOS::make --no-print-directory archive

TRACE::2024-10-06.12:21:43::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-10-06.12:21:43::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-10-06.12:21:43::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-10-06.12:21:43::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-10-06.12:21:43::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-10-06.12:21:43::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-10-06.12:21:43::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-10-06.12:21:43::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-10-06.12:21:43::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-10-06.12:21:43::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-10-06.12:21:43::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-10-06.12:21:43::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-10-06.12:21:43::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-10-06.12:21:43::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-10-06.12:21:43::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xhw
TRACE::2024-10-06.12:21:43::SCWMssOS::icap.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/xhwicap_g.o 
TRACE::2024-10-06.12:21:43::SCWMssOS::microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xhwicap_s
TRACE::2024-10-06.12:21:43::SCWMssOS::rp.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.
TRACE::2024-10-06.12:21:43::SCWMssOS::o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepco
TRACE::2024-10-06.12:21:43::SCWMssOS::mmon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.
TRACE::2024-10-06.12:21:43::SCWMssOS::o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib
TRACE::2024-10-06.12:21:43::SCWMssOS::/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/x
TRACE::2024-10-06.12:21:43::SCWMssOS::platform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o m
TRACE::2024-10-06.12:21:43::SCWMssOS::icroblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microbla
TRACE::2024-10-06.12:21:43::SCWMssOS::ze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze
TRACE::2024-10-06.12:21:43::SCWMssOS::_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microb
TRACE::2024-10-06.12:21:43::SCWMssOS::laze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o
TRACE::2024-10-06.12:21:43::SCWMssOS:: microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/xuartns550.o microblaze_0/lib/xuartns55
TRACE::2024-10-06.12:21:43::SCWMssOS::0_format.o microblaze_0/lib/xuartns550_g.o microblaze_0/lib/xuartns550_intr.o microblaze_0/lib/xuartns550_l.o microblaze_0/lib/
TRACE::2024-10-06.12:21:43::SCWMssOS::xuartns550_options.o microblaze_0/lib/xuartns550_selftest.o microblaze_0/lib/xuartns550_sinit.o microblaze_0/lib/xuartns550_sta
TRACE::2024-10-06.12:21:43::SCWMssOS::ts.o

TRACE::2024-10-06.12:21:43::SCWMssOS::'Finished building libraries'

TRACE::2024-10-06.12:21:43::SCWMssOS::Copying to export directory.
TRACE::2024-10-06.12:21:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-06.12:21:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-06.12:21:43::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-06.12:21:43::SCWSystem::Completed Processing the sysconfig 7k325t_platform
LOG::2024-10-06.12:21:43::SCWPlatform::Completed generating the artifacts for system configuration 7k325t_platform
TRACE::2024-10-06.12:21:43::SCWPlatform::Started preparing the platform 
TRACE::2024-10-06.12:21:43::SCWSystem::Writing the bif file for system config 7k325t_platform
TRACE::2024-10-06.12:21:43::SCWSystem::dir created 
TRACE::2024-10-06.12:21:43::SCWSystem::Writing the bif 
TRACE::2024-10-06.12:21:43::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-06.12:21:43::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-06.12:21:43::SCWPlatform::Completed generating the platform
TRACE::2024-10-06.12:21:43::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.12:21:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.12:21:43::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.12:21:43::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:43::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:43::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:43::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:43::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.12:21:43::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.12:21:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:43::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.12:21:43::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:43::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"3ed125c6be2b73eaef2ca87361afe8b2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-06.12:21:43::SCWPlatform::updated the xpfm file.
TRACE::2024-10-06.12:21:44::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:44::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:44::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:44::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.12:21:44::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.12:21:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.12:21:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.12:21:44::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.12:21:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.12:21:44::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.12:21:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.12:21:44::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.14:49:00::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:00::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:00::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:01::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.14:49:01::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.14:49:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-06.14:49:01::SCWPlatform::Opened new HwDB with name system_wrapper
TRACE::2024-10-06.14:49:01::SCWReader::Active system found as  7k325t_platform
TRACE::2024-10-06.14:49:01::SCWReader::Handling sysconfig 7k325t_platform
TRACE::2024-10-06.14:49:01::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-06.14:49:01::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:01::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:01::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:01::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.14:49:01::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.14:49:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-06.14:49:01::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-06.14:49:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.14:49:01::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:01::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:01::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:01::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.14:49:01::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.14:49:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-06.14:49:01::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-06.14:49:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.14:49:01::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:01::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:01::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:01::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.14:49:01::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.14:49:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-06.14:49:01::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-06.14:49:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.14:49:01::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:01::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:01::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:01::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.14:49:01::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.14:49:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-06.14:49:01::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-06.14:49:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.14:49:01::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.14:49:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-06.14:49:01::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.14:49:01::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.14:49:01::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.14:49:01::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-10-06.14:49:01::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.14:49:01::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.14:49:01::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.14:49:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.14:49:01::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.14:49:01::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.14:49:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-06.14:49:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-06.14:49:01::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:01::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:01::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:01::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.14:49:01::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.14:49:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-06.14:49:01::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-06.14:49:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.14:49:01::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.14:49:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.14:49:01::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.14:49:01::SCWReader::No isolation master present  
TRACE::2024-10-06.14:49:01::SCWMssOS::cleaning the bsp 
TRACE::2024-10-06.14:49:01::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2024-10-06.14:49:01::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2024-10-06.14:49:01::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2024-10-06.14:49:01::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2024-10-06.14:49:01::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s clean 

TRACE::2024-10-06.14:49:01::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2024-10-06.14:49:01::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2024-10-06.14:49:01::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2024-10-06.14:49:02::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2024-10-06.14:49:02::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2024-10-06.14:49:02::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_10/src -s clean 

TRACE::2024-10-06.14:49:02::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2024-10-06.14:49:09::SCWPlatform::Started generating the artifacts platform 7k325t_platform
TRACE::2024-10-06.14:49:09::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-06.14:49:09::SCWPlatform::Started generating the artifacts for system configuration 7k325t_platform
LOG::2024-10-06.14:49:09::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-06.14:49:09::SCWSystem::Not a boot domain 
LOG::2024-10-06.14:49:09::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-06.14:49:09::SCWDomain::Generating domain artifcats
TRACE::2024-10-06.14:49:09::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-06.14:49:09::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-06.14:49:09::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:09::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:09::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:09::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.14:49:09::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.14:49:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-06.14:49:09::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-06.14:49:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.14:49:09::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.14:49:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.14:49:09::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.14:49:09::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-10-06.14:49:09::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.14:49:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-06.14:49:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-06.14:49:09::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-10-06.14:49:09::SCWMssOS::doing bsp build ... 
TRACE::2024-10-06.14:49:09::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-10-06.14:49:09::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-10-06.14:49:09::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-10-06.14:49:09::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-10-06.14:49:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-10-06.14:49:09::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-06.14:49:09::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-10-06.14:49:09::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.14:49:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-10-06.14:49:09::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-10-06.14:49:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-10-06.14:49:09::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.14:49:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-10-06.14:49:09::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-06.14:49:09::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-10-06.14:49:09::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.14:49:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-10-06.14:49:09::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-10-06.14:49:09::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-10-06.14:49:09::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.14:49:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-10-06.14:49:09::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-06.14:49:09::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-10-06.14:49:09::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.14:49:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-10-06.14:49:09::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-10-06.14:49:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-10-06.14:49:09::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.14:49:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-10-06.14:49:09::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-10-06.14:49:09::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-10-06.14:49:09::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.14:49:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-10-06.14:49:09::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-10-06.14:49:09::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-10-06.14:49:09::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.14:49:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-10-06.14:49:09::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-10-06.14:49:09::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-10-06.14:49:09::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.14:49:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_10/src"

TRACE::2024-10-06.14:49:09::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-10-06.14:49:09::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-10-06.14:49:09::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.14:49:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-10-06.14:49:09::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-10-06.14:49:09::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-10-06.14:49:09::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.14:49:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-10-06.14:49:09::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-10-06.14:49:09::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-10-06.14:49:09::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.14:49:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-10-06.14:49:09::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-10-06.14:49:09::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-10-06.14:49:09::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.14:49:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-10-06.14:49:09::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-10-06.14:49:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-10-06.14:49:09::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.14:49:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-10-06.14:49:09::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-10-06.14:49:09::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-10-06.14:49:09::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.14:49:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-10-06.14:49:09::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-10-06.14:49:09::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-10-06.14:49:09::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.14:49:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-10-06.14:49:09::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-10-06.14:49:09::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-10-06.14:49:09::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.14:49:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-10-06.14:49:09::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-10-06.14:49:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-10-06.14:49:09::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.14:49:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-10-06.14:49:09::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-10-06.14:49:09::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-10-06.14:49:09::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.14:49:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_10/src"

TRACE::2024-10-06.14:49:10::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-10-06.14:49:10::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-10-06.14:49:10::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.14:49:10::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-10-06.14:49:10::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-10-06.14:49:10::SCWMssOS::make --no-print-directory archive

TRACE::2024-10-06.14:49:10::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-10-06.14:49:10::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-10-06.14:49:10::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-10-06.14:49:10::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-10-06.14:49:10::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-10-06.14:49:10::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-10-06.14:49:10::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-10-06.14:49:10::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-10-06.14:49:10::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-10-06.14:49:10::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-10-06.14:49:10::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-10-06.14:49:10::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-10-06.14:49:10::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-10-06.14:49:10::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-10-06.14:49:10::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xhw
TRACE::2024-10-06.14:49:10::SCWMssOS::icap.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/xhwicap_g.o 
TRACE::2024-10-06.14:49:10::SCWMssOS::microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xhwicap_s
TRACE::2024-10-06.14:49:10::SCWMssOS::rp.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.
TRACE::2024-10-06.14:49:10::SCWMssOS::o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepco
TRACE::2024-10-06.14:49:10::SCWMssOS::mmon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.
TRACE::2024-10-06.14:49:10::SCWMssOS::o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib
TRACE::2024-10-06.14:49:10::SCWMssOS::/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/x
TRACE::2024-10-06.14:49:10::SCWMssOS::platform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o m
TRACE::2024-10-06.14:49:10::SCWMssOS::icroblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microbla
TRACE::2024-10-06.14:49:10::SCWMssOS::ze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze
TRACE::2024-10-06.14:49:10::SCWMssOS::_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microb
TRACE::2024-10-06.14:49:10::SCWMssOS::laze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o
TRACE::2024-10-06.14:49:10::SCWMssOS:: microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/xuartns550.o microblaze_0/lib/xuartns55
TRACE::2024-10-06.14:49:10::SCWMssOS::0_format.o microblaze_0/lib/xuartns550_g.o microblaze_0/lib/xuartns550_intr.o microblaze_0/lib/xuartns550_l.o microblaze_0/lib/
TRACE::2024-10-06.14:49:10::SCWMssOS::xuartns550_options.o microblaze_0/lib/xuartns550_selftest.o microblaze_0/lib/xuartns550_sinit.o microblaze_0/lib/xuartns550_sta
TRACE::2024-10-06.14:49:10::SCWMssOS::ts.o

TRACE::2024-10-06.14:49:10::SCWMssOS::'Finished building libraries'

TRACE::2024-10-06.14:49:11::SCWMssOS::Copying to export directory.
TRACE::2024-10-06.14:49:11::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-06.14:49:11::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-06.14:49:11::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-06.14:49:11::SCWSystem::Completed Processing the sysconfig 7k325t_platform
LOG::2024-10-06.14:49:11::SCWPlatform::Completed generating the artifacts for system configuration 7k325t_platform
TRACE::2024-10-06.14:49:11::SCWPlatform::Started preparing the platform 
TRACE::2024-10-06.14:49:11::SCWSystem::Writing the bif file for system config 7k325t_platform
TRACE::2024-10-06.14:49:11::SCWSystem::dir created 
TRACE::2024-10-06.14:49:11::SCWSystem::Writing the bif 
TRACE::2024-10-06.14:49:11::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-06.14:49:11::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-06.14:49:11::SCWPlatform::Completed generating the platform
TRACE::2024-10-06.14:49:11::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.14:49:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.14:49:11::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.14:49:11::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.14:49:11::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:11::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:11::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:11::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.14:49:11::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.14:49:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-06.14:49:11::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-06.14:49:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.14:49:11::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.14:49:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.14:49:11::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.14:49:11::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"3ed125c6be2b73eaef2ca87361afe8b2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-06.14:49:11::SCWPlatform::updated the xpfm file.
TRACE::2024-10-06.14:49:11::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:11::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:11::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:11::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.14:49:11::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.14:49:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.14:49:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-06.14:49:11::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-06.14:49:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.14:49:11::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.14:49:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.14:49:11::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:30::SCWPlatform::Clearing the existing platform
TRACE::2024-10-06.16:14:30::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-06.16:14:30::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:30::SCWSystem::Clearing the domains completed.
TRACE::2024-10-06.16:14:30::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-06.16:14:30::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:30::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:30::SCWPlatform:: Platform location is C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.16:14:30::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.16:14:30::SCWPlatform::Removing the HwDB with name C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:30::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:30::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:30::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:30::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.16:14:30::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.16:14:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-06.16:14:31::SCWPlatform::Opened new HwDB with name system_wrapper_1
TRACE::2024-10-06.16:14:31::SCWReader::Active system found as  7k325t_platform
TRACE::2024-10-06.16:14:31::SCWReader::Handling sysconfig 7k325t_platform
TRACE::2024-10-06.16:14:31::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-06.16:14:31::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.16:14:31::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.16:14:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.16:14:31::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.16:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.16:14:31::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.16:14:31::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.16:14:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.16:14:31::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.16:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.16:14:31::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.16:14:31::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.16:14:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.16:14:31::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.16:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.16:14:31::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.16:14:31::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.16:14:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.16:14:31::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.16:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.16:14:31::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-06.16:14:31::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:31::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:31::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:31::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-10-06.16:14:31::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.16:14:31::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:31::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.16:14:31::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.16:14:31::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.16:14:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-06.16:14:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-06.16:14:31::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.16:14:31::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.16:14:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.16:14:31::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.16:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.16:14:31::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.16:14:31::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:31::SCWReader::No isolation master present  
TRACE::2024-10-06.16:14:31::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.16:14:31::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.16:14:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.16:14:31::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.16:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.16:14:31::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.16:14:31::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:31::SCWMssOS::In reload Mss file.
TRACE::2024-10-06.16:14:31::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.16:14:31::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.16:14:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.16:14:31::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.16:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.16:14:31::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-06.16:14:31::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:31::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:31::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:31::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-10-06.16:14:31::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.16:14:31::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:31::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.16:14:31::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.16:14:32::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.16:14:32::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:32::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:32::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:32::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.16:14:32::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.16:14:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.16:14:32::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.16:14:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.16:14:32::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.16:14:32::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:32::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:33::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:33::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:33::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:33::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.16:14:33::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.16:14:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.16:14:33::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.16:14:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.16:14:33::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-06.16:14:33::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:33::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:33::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:33::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-10-06.16:14:33::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.16:14:33::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:39::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:39::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:39::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:39::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.16:14:39::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.16:14:39::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.16:14:39::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.16:14:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.16:14:39::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.16:14:39::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:39::SCWMssOS::Adding Library:  xilflash:4.11
TRACE::2024-10-06.16:14:39::SCWMssOS::Added Library:  xilflash
TRACE::2024-10-06.16:14:39::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:39::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:39::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:39::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.16:14:39::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.16:14:39::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.16:14:39::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.16:14:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.16:14:39::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.16:14:39::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:41::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.16:14:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.16:14:41::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.16:14:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.16:14:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.16:14:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.16:14:41::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.16:14:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.16:14:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.16:14:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:41::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"3ed125c6be2b73eaef2ca87361afe8b2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilflash:4.11"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-06.16:14:41::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.16:14:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.16:14:41::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.16:14:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.16:14:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.16:14:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.16:14:41::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.16:14:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.16:14:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.16:14:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:41::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:41::SCWMssOS::In reload Mss file.
TRACE::2024-10-06.16:14:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.16:14:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.16:14:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.16:14:41::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.16:14:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.16:14:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-06.16:14:41::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:41::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:41::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:41::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-10-06.16:14:41::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.16:14:41::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.16:14:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.16:14:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.16:14:41::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.16:14:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.16:14:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.16:14:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:41::SCWMssOS:: library already available in sw design:  xilflash:4.11
TRACE::2024-10-06.16:14:41::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.16:14:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.16:14:41::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.16:14:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.16:14:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.16:14:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.16:14:41::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.16:14:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.16:14:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.16:14:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:41::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.16:14:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.16:14:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.16:14:41::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.16:14:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.16:14:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-06.16:14:41::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:41::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:41::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:41::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-10-06.16:14:41::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.16:14:41::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:41::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-10-06.16:14:41::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-10-06.16:14:46::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:46::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:46::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:46::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.16:14:46::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:14:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.16:14:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.16:14:46::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.16:14:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.16:14:46::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-06.16:14:46::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:46::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:46::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:14:46::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-10-06.16:14:46::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.16:14:46::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:15:11::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:15:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.16:15:11::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.16:15:11::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.16:15:11::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:15:11::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:15:11::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:15:11::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.16:15:11::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:15:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.16:15:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.16:15:11::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.16:15:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.16:15:11::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:15:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.16:15:11::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:15:11::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"729840798d686032610dcc0d9fb3db8f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilflash:4.11"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-06.16:15:11::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:15:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.16:15:11::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.16:15:11::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.16:15:11::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:15:11::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:15:11::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:15:11::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.16:15:11::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:15:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.16:15:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.16:15:11::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.16:15:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.16:15:11::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:15:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.16:15:11::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:15:11::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
LOG::2024-10-06.16:15:15::SCWPlatform::Started generating the artifacts platform 7k325t_platform
TRACE::2024-10-06.16:15:15::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-06.16:15:15::SCWPlatform::Started generating the artifacts for system configuration 7k325t_platform
LOG::2024-10-06.16:15:15::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-06.16:15:15::SCWSystem::Not a boot domain 
LOG::2024-10-06.16:15:15::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-06.16:15:15::SCWDomain::Generating domain artifcats
TRACE::2024-10-06.16:15:15::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-06.16:15:15::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-06.16:15:15::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:15:15::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:15:15::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:15:15::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.16:15:15::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:15:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.16:15:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.16:15:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.16:15:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.16:15:15::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:15:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-06.16:15:15::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:15:15::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:15:15::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:15:15::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-10-06.16:15:15::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.16:15:15::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:15:15::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-10-06.16:15:15::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:15:15::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-06.16:15:15::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-06.16:15:15::SCWDomain::Building the domain :  standalone_domain
TRACE::2024-10-06.16:15:15::SCWMssOS::doing bsp build ... 
TRACE::2024-10-06.16:15:15::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-10-06.16:15:15::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-10-06.16:15:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-10-06.16:15:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-06.16:15:15::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-10-06.16:15:15::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-10-06.16:15:15::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-10-06.16:15:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-10-06.16:15:15::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-10-06.16:15:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-06.16:15:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-10-06.16:15:16::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-10-06.16:15:16::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-10-06.16:15:16::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-10-06.16:15:16::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-10-06.16:15:16::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-06.16:15:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-10-06.16:15:16::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-10-06.16:15:16::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-10-06.16:15:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-10-06.16:15:16::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-10-06.16:15:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-10-06.16:15:16::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-10-06.16:15:16::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-10-06.16:15:17::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-10-06.16:15:17::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-10-06.16:15:17::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-10-06.16:15:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-10-06.16:15:17::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-10-06.16:15:17::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_10/src"

TRACE::2024-10-06.16:15:17::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-10-06.16:15:17::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-10-06.16:15:17::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/xilflash_v4_11/src"

TRACE::2024-10-06.16:15:17::SCWMssOS::make -C microblaze_0/libsrc/xilflash_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-10-06.16:15:17::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-10-06.16:15:17::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/xilflash_v4_11/src"

TRACE::2024-10-06.16:15:17::SCWMssOS::make -C microblaze_0/libsrc/xilflash_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-10-06.16:15:17::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-10-06.16:15:17::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:17::SCWMssOS::"Compiling XilFlash Library"

TRACE::2024-10-06.16:15:17::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-10-06.16:15:17::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-10-06.16:15:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-10-06.16:15:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-06.16:15:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-10-06.16:15:17::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-10-06.16:15:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-10-06.16:15:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-10-06.16:15:18::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-10-06.16:15:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-06.16:15:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-10-06.16:15:18::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-10-06.16:15:18::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-10-06.16:15:18::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-10-06.16:15:18::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-10-06.16:15:18::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-06.16:15:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-10-06.16:15:18::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-10-06.16:15:18::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-10-06.16:15:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-10-06.16:15:18::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-10-06.16:15:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-10-06.16:15:18::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-10-06.16:15:18::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-10-06.16:15:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-10-06.16:15:18::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-10-06.16:15:18::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-10-06.16:15:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-10-06.16:15:18::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-10-06.16:15:18::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_10/src"

TRACE::2024-10-06.16:15:18::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-10-06.16:15:18::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-10-06.16:15:18::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/xilflash_v4_11/src"

TRACE::2024-10-06.16:15:18::SCWMssOS::make -C microblaze_0/libsrc/xilflash_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-10-06.16:15:18::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-10-06.16:15:18::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-10-06.16:15:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-10-06.16:15:18::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-10-06.16:15:18::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-10-06.16:15:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-10-06.16:15:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-10-06.16:15:18::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-10-06.16:15:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-10-06.16:15:18::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-10-06.16:15:18::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-10-06.16:15:18::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-10-06.16:15:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-10-06.16:15:18::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-10-06.16:15:18::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-10-06.16:15:18::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-10-06.16:15:18::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-10-06.16:15:18::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-10-06.16:15:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-10-06.16:15:18::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-10-06.16:15:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-10-06.16:15:18::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-10-06.16:15:18::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-10-06.16:15:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-10-06.16:15:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-10-06.16:15:18::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-10-06.16:15:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-10-06.16:15:18::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-10-06.16:15:18::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_10/src"

TRACE::2024-10-06.16:15:18::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-10-06.16:15:18::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-10-06.16:15:18::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-06.16:15:19::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-10-06.16:15:19::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-10-06.16:15:19::SCWMssOS::make --no-print-directory archive

TRACE::2024-10-06.16:15:19::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-10-06.16:15:19::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-10-06.16:15:19::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-10-06.16:15:19::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-10-06.16:15:19::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-10-06.16:15:19::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-10-06.16:15:19::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-10-06.16:15:19::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-10-06.16:15:19::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-10-06.16:15:19::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-10-06.16:15:19::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-10-06.16:15:19::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-10-06.16:15:19::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-10-06.16:15:19::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-10-06.16:15:19::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xhw
TRACE::2024-10-06.16:15:19::SCWMssOS::icap.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/xhwicap_g.o 
TRACE::2024-10-06.16:15:19::SCWMssOS::microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xhwicap_s
TRACE::2024-10-06.16:15:19::SCWMssOS::rp.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.
TRACE::2024-10-06.16:15:19::SCWMssOS::o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepco
TRACE::2024-10-06.16:15:19::SCWMssOS::mmon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.
TRACE::2024-10-06.16:15:19::SCWMssOS::o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib
TRACE::2024-10-06.16:15:19::SCWMssOS::/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/x
TRACE::2024-10-06.16:15:19::SCWMssOS::platform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o m
TRACE::2024-10-06.16:15:19::SCWMssOS::icroblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microbla
TRACE::2024-10-06.16:15:19::SCWMssOS::ze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze
TRACE::2024-10-06.16:15:19::SCWMssOS::_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microb
TRACE::2024-10-06.16:15:19::SCWMssOS::laze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o
TRACE::2024-10-06.16:15:19::SCWMssOS:: microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/xuartns550.o microblaze_0/lib/xuartns55
TRACE::2024-10-06.16:15:19::SCWMssOS::0_format.o microblaze_0/lib/xuartns550_g.o microblaze_0/lib/xuartns550_intr.o microblaze_0/lib/xuartns550_l.o microblaze_0/lib/
TRACE::2024-10-06.16:15:19::SCWMssOS::xuartns550_options.o microblaze_0/lib/xuartns550_selftest.o microblaze_0/lib/xuartns550_sinit.o microblaze_0/lib/xuartns550_sta
TRACE::2024-10-06.16:15:19::SCWMssOS::ts.o

TRACE::2024-10-06.16:15:19::SCWMssOS::'Finished building libraries'

TRACE::2024-10-06.16:15:19::SCWMssOS::Copying to export directory.
TRACE::2024-10-06.16:15:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-06.16:15:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-06.16:15:19::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-06.16:15:19::SCWSystem::Completed Processing the sysconfig 7k325t_platform
LOG::2024-10-06.16:15:19::SCWPlatform::Completed generating the artifacts for system configuration 7k325t_platform
TRACE::2024-10-06.16:15:19::SCWPlatform::Started preparing the platform 
TRACE::2024-10-06.16:15:19::SCWSystem::Writing the bif file for system config 7k325t_platform
TRACE::2024-10-06.16:15:19::SCWSystem::dir created 
TRACE::2024-10-06.16:15:19::SCWSystem::Writing the bif 
TRACE::2024-10-06.16:15:19::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-06.16:15:19::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-06.16:15:19::SCWPlatform::Completed generating the platform
TRACE::2024-10-06.16:15:19::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:15:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.16:15:19::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.16:15:19::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.16:15:19::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:15:19::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:15:19::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:15:19::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.16:15:19::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:15:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.16:15:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.16:15:19::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.16:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.16:15:19::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:15:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.16:15:19::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:15:19::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"729840798d686032610dcc0d9fb3db8f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilflash:4.11"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-06.16:15:19::SCWPlatform::updated the xpfm file.
TRACE::2024-10-06.16:15:19::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:15:19::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:15:19::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:15:19::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw
TRACE::2024-10-06.16:15:19::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-10-06.16:15:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-06.16:15:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-06.16:15:19::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-06.16:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.16:15:19::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-06.16:15:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-06.16:15:19::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_4/vitis_ide_v5/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
