
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.849245                       # Number of seconds simulated
sim_ticks                                849245125000                       # Number of ticks simulated
final_tick                               1350338941500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 308495                       # Simulator instruction rate (inst/s)
host_op_rate                                   308495                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               87329390                       # Simulator tick rate (ticks/s)
host_mem_usage                                2357644                       # Number of bytes of host memory used
host_seconds                                  9724.62                       # Real time elapsed on the host
sim_insts                                  3000000006                       # Number of instructions simulated
sim_ops                                    3000000006                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst       753088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    558021312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          558774400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       753088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        753088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    101269760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101269760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        11767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      8719083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8730850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1582340                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1582340                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       886773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    657079205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             657965979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       886773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           886773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       119246796                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            119246796                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       119246796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       886773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    657079205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            777212775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8730850                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                    1582340                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                   8730850                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                  1582340                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                  558774400                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten               101269760                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd            558774400                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr            101269760                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                    474                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0              573352                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1              532320                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2              595159                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3              544779                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4              458849                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5              594886                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6              574411                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7              521805                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8              553002                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9              564026                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10             557084                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11             570185                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12             566479                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13             575468                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14             559562                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15             389009                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0              103234                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1              102668                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2              102604                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               98925                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               95115                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5              101281                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               98773                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               95605                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8              100478                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               98929                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              98698                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11             100381                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12             103554                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13             101469                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14             102919                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              77707                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  849243282000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6               8730850                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6              1582340                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                 6840778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1448597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  332809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  108106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   61884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   68663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   68781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   68794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   68796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   68798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   68798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   68798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   68798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   68797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  68797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  68797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  68797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  68797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  68797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  68797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  68797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  68797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  68797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  68797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  68797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  68797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  68797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2003542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    329.422545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.515094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   754.106839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65       969760     48.40%     48.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129       343417     17.14%     65.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193       162368      8.10%     73.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257        99374      4.96%     78.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321        63160      3.15%     81.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385        47104      2.35%     84.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449        35429      1.77%     85.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513        30956      1.55%     87.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577        23527      1.17%     88.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641        19974      1.00%     89.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705        15474      0.77%     90.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769        15400      0.77%     91.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833        12985      0.65%     91.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897        11705      0.58%     92.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961        10461      0.52%     92.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025         9629      0.48%     93.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089         8757      0.44%     93.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153         8030      0.40%     94.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217         6080      0.30%     94.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281         5776      0.29%     94.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345         5883      0.29%     95.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409         6066      0.30%     95.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473         4515      0.23%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537         4598      0.23%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601         4539      0.23%     96.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665         4349      0.22%     96.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729         3721      0.19%     96.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793         3596      0.18%     96.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857         3403      0.17%     96.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921         3109      0.16%     96.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985         3022      0.15%     97.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049         3077      0.15%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113         2456      0.12%     97.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177         1951      0.10%     97.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241         1692      0.08%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305         1439      0.07%     97.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369         1289      0.06%     97.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433         1128      0.06%     97.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497         1042      0.05%     97.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561         1093      0.05%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625         1242      0.06%     97.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689         1015      0.05%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753          934      0.05%     98.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817          883      0.04%     98.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881          784      0.04%     98.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945          709      0.04%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009          689      0.03%     98.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073          660      0.03%     98.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137          631      0.03%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201          554      0.03%     98.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265          683      0.03%     98.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329          782      0.04%     98.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393          663      0.03%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457          762      0.04%     98.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521          769      0.04%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585          692      0.03%     98.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649          830      0.04%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713          648      0.03%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777         1227      0.06%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841          821      0.04%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905          475      0.02%     98.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969          764      0.04%     98.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033          586      0.03%     98.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097         1326      0.07%     98.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161         3176      0.16%     99.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225         2032      0.10%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289         1269      0.06%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353         1102      0.06%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417          840      0.04%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481          505      0.03%     99.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545          485      0.02%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609          503      0.03%     99.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673          337      0.02%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737          270      0.01%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801          247      0.01%     99.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865          436      0.02%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929          214      0.01%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993          171      0.01%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057          180      0.01%     99.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121          223      0.01%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185          234      0.01%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249          187      0.01%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313          177      0.01%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377          210      0.01%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441          157      0.01%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505          145      0.01%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569          137      0.01%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633          148      0.01%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697          155      0.01%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761          165      0.01%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825          146      0.01%     99.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889          139      0.01%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953          149      0.01%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017          162      0.01%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081          121      0.01%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145          145      0.01%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209          149      0.01%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273          189      0.01%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337          238      0.01%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401          232      0.01%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465          201      0.01%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529          157      0.01%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593          178      0.01%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657          203      0.01%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721          178      0.01%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785          174      0.01%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849          162      0.01%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913          219      0.01%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977          252      0.01%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041          210      0.01%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105          222      0.01%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169          245      0.01%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7233          255      0.01%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297          289      0.01%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361          279      0.01%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425          263      0.01%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489          215      0.01%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553          206      0.01%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617          385      0.02%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681          531      0.03%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745          561      0.03%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809          633      0.03%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873          450      0.02%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937          273      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001          118      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065           67      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129           39      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193          739      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2003542                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                  66668225000                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat            251427252500                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                43651880000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat              141107147500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                      7636.35                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  16162.78                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                28799.13                       # Average memory access latency
system.mem_ctrls.avgRdBW                       657.97                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                       119.25                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW               657.97                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW               119.25                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         6.07                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.30                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.75                       # Average write queue length over time
system.mem_ctrls.readRowHits                  7593658                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  715507                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.22                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      82345.35                       # Average gap between requests
system.membus.throughput                    777212775                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq             7938084                       # Transaction distribution
system.membus.trans_dist::ReadResp            7938084                       # Transaction distribution
system.membus.trans_dist::Writeback           1582340                       # Transaction distribution
system.membus.trans_dist::ReadExReq            792766                       # Transaction distribution
system.membus.trans_dist::ReadExResp           792766                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19044040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19044040                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port    660044160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total           660044160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus              660044160                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy         11485955000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        41414674250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       539552251                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    463386996                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     11018324                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    308738405                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       278406170                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     90.175425                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        23628437                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       235146                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            496420105                       # DTB read hits
system.switch_cpus.dtb.read_misses            3162992                       # DTB read misses
system.switch_cpus.dtb.read_acv                  5230                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        499583097                       # DTB read accesses
system.switch_cpus.dtb.write_hits           168920691                       # DTB write hits
system.switch_cpus.dtb.write_misses           1378458                       # DTB write misses
system.switch_cpus.dtb.write_acv                   11                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       170299149                       # DTB write accesses
system.switch_cpus.dtb.data_hits            665340796                       # DTB hits
system.switch_cpus.dtb.data_misses            4541450                       # DTB misses
system.switch_cpus.dtb.data_acv                  5241                       # DTB access violations
system.switch_cpus.dtb.data_accesses        669882246                       # DTB accesses
system.switch_cpus.itb.fetch_hits           255852266                       # ITB hits
system.switch_cpus.itb.fetch_misses            782996                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       256635262                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  106                       # Number of system calls
system.switch_cpus.numCycles               1698490250                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    278735347                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2566666743                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           539552251                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    302034607                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             458404494                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        72063524                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      487888297                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles       154908                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles     17726129                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          299                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         255852266                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       4341024                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1300107279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.974196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.067913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        841702785     64.74%     64.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         32493345      2.50%     67.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         62917024      4.84%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         26631854      2.05%     74.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         42484918      3.27%     77.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         23109024      1.78%     79.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         20570766      1.58%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         82046104      6.31%     87.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        168151459     12.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1300107279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.317666                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.511146                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        338387120                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     452786588                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         421189090                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      31201349                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       56543131                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     43220156                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        673986                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2534561970                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       1887367                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       56543131                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        376131781                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       159147517                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    202075905                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         413464237                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      92744707                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2495355647                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        293658                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        7398447                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      53948953                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1754894907                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3197398548                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3159255556                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     38142992                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1432210184                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        322684688                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      8713592                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       348552                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         290609817                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    530713972                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    183738534                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     12167089                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      7488100                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2393305408                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       668881                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2268104981                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      4460232                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    374190688                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    194637977                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        47219                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1300107279                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.744552                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.129522                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    617451374     47.49%     47.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    147588965     11.35%     58.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    141720517     10.90%     69.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     72381946      5.57%     75.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    124126558      9.55%     84.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     77505944      5.96%     90.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    103624303      7.97%     98.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     11514002      0.89%     99.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      4193670      0.32%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1300107279                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         3105118     12.08%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       13550172     52.70%     64.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       9057664     35.23%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      3917938      0.17%      0.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1566091018     69.05%     69.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       746925      0.03%     69.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     69.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      9789948      0.43%     69.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            1      0.00%     69.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      5873985      0.26%     69.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     69.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      1957989      0.09%     70.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     70.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     70.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     70.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     70.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     70.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     70.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     70.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     70.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    506787909     22.34%     92.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    172939267      7.62%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2268104981                       # Type of FU issued
system.switch_cpus.iq.rate                   1.335365                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            25712954                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011337                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   5806952602                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2738037785                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2198963898                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     59537821                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     30168257                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     29759527                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2260131228                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        29768769                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     33305092                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    107801254                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       392411                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        51120                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     43517761                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        18858                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      2953492                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       56543131                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       110861591                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       6497371                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2435493803                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      5198198                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     530713972                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    183738534                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       347801                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        2727255                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        740582                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        51120                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      7408293                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      4150883                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     11559176                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2250852943                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     500264629                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     17252034                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              41519514                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            670565927                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        480138648                       # Number of branches executed
system.switch_cpus.iew.exec_stores          170301298                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.325208                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2237204363                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2228723425                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1302237764                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1722868733                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.312179                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.755854                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    385191363                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       621662                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     10363650                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1243564148                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.632722                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.574016                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    727479634     58.50%     58.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    153925235     12.38%     70.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     53891264      4.33%     75.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     30202464      2.43%     77.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     97342427      7.83%     85.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     13445672      1.08%     86.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     32379915      2.60%     89.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     51978233      4.18%     93.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     82919304      6.67%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1243564148                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2030394776                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2030394776                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              563133487                       # Number of memory references committed
system.switch_cpus.commit.loads             422912714                       # Number of loads committed
system.switch_cpus.commit.membars              310778                       # Number of memory barriers committed
system.switch_cpus.commit.branches          439677549                       # Number of branches committed
system.switch_cpus.commit.fp_insts           29375871                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1971857063                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     16328100                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      82919304                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3558687119                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4887932150                       # The number of ROB writes
system.switch_cpus.timesIdled                 5097664                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               398382971                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000005                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000005                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000005                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.849245                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.849245                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.177516                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.177516                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2913030279                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1579874998                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          19971155                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19579918                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         4617123                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2579545                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               284                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               284                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008667                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008667                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 2700674405                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         7731970.105937                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          7731970.105937                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            2315.546190                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                   8731177                       # number of replacements
system.l2.tags.tagsinuse                 32317.812589                       # Cycle average of tags in use
system.l2.tags.total_refs                    24689412                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8763232                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.817387                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6803.548132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   133.803531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 25189.065282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        122.737920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         68.657724                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.207628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.004083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.768709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.003746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.002095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986261                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst      2207516                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      2830277                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 5037793                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         18669464                       # number of Writeback hits
system.l2.Writeback_hits::total              18669464                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data     14814659                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              14814659                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst       2207516                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      17644936                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19852452                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      2207516                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     17644936                       # number of overall hits
system.l2.overall_hits::total                19852452                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        11767                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      7926317                       # number of ReadReq misses
system.l2.ReadReq_misses::total               7938084                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       792766                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              792766                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        11767                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      8719083                       # number of demand (read+write) misses
system.l2.demand_misses::total                8730850                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        11767                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      8719083                       # number of overall misses
system.l2.overall_misses::total               8730850                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    913008000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 486319160500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    487232168500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  56624654750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   56624654750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    913008000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 542943815250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     543856823250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    913008000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 542943815250                       # number of overall miss cycles
system.l2.overall_miss_latency::total    543856823250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      2219283                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     10756594                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            12975877                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     18669464                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          18669464                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data     15607425                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          15607425                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      2219283                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     26364019                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             28583302                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      2219283                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     26364019                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            28583302                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.005302                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.736880                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.611757                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.050794                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.050794                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.005302                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.330719                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.305453                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.005302                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.330719                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.305453                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 77590.549843                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 61354.997599                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61379.064331                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 71426.694321                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71426.694321                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 77590.549843                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 62270.747423                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62291.394681                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 77590.549843                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 62270.747423                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62291.394681                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1582340                       # number of writebacks
system.l2.writebacks::total                   1582340                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        11767                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      7926317                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          7938084                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       792766                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         792766                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        11767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      8719083                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8730850                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        11767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      8719083                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8730850                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    777851000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 395263969500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 396041820500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  47523954250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  47523954250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    777851000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 442787923750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 443565774750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    777851000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 442787923750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 443565774750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.005302                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.736880                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.611757                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.050794                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.050794                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.005302                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.330719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.305453                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.005302                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.330719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.305453                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 66104.444633                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 49867.292653                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49891.361757                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 59947.013684                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59947.013684                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 66104.444633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 50783.772072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 50804.420503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 66104.444633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 50783.772072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 50804.420503                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  3561017820                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           12975877                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          12975877                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         18669464                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         15607425                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        15607425                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4438566                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     71397502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75836068                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    142034112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2882142912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         3024177024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            3024177024                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        42295847000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3331907694                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41667419729                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2700674396                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 6670068.421105                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  6670068.421105                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements           2219283                       # number of replacements
system.cpu.icache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           371929776                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2220307                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            167.512770                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst  1006.891595                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst    17.108405                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.983293                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.016707                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    253610097                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       253610097                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    253610097                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        253610097                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    253610097                       # number of overall hits
system.cpu.icache.overall_hits::total       253610097                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      2242164                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2242164                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      2242164                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2242164                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      2242164                       # number of overall misses
system.cpu.icache.overall_misses::total       2242164                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  12307422187                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12307422187                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  12307422187                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12307422187                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  12307422187                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12307422187                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    255852261                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    255852261                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    255852261                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    255852261                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    255852261                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    255852261                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.008764                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008764                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.008764                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008764                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.008764                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008764                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  5489.082060                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5489.082060                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  5489.082060                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5489.082060                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  5489.082060                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5489.082060                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5856                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               145                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.386207                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        22881                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        22881                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        22881                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        22881                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        22881                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        22881                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      2219283                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2219283                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      2219283                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2219283                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      2219283                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2219283                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   7565486553                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7565486553                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   7565486553                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7565486553                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   7565486553                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7565486553                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.008674                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008674                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.008674                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008674                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.008674                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008674                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  3408.977833                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  3408.977833                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  3408.977833                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  3408.977833                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  3408.977833                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  3408.977833                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           58                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            2                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.056641                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.001953                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         2700677882                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 13727759.363562                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  13727759.363562                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      77.955970                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          26364019                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1022                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           553299982                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          26365041                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.986123                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1021.625636                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     0.374364                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.997681                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.000366                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    432524630                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       432524630                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    119639446                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      119639446                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       314856                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       314856                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       310778                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       310778                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    552164076                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        552164076                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    552164076                       # number of overall hits
system.cpu.dcache.overall_hits::total       552164076                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     27453920                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      27453920                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     20270549                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     20270549                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          231                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          231                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     47724469                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       47724469                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     47724469                       # number of overall misses
system.cpu.dcache.overall_misses::total      47724469                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 1358458693716                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1358458693716                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 389744687526                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 389744687526                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      3523500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      3523500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 1748203381242                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1748203381242                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 1748203381242                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1748203381242                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    459978550                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    459978550                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    139909995                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    139909995                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       315087                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       315087                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       310778                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       310778                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    599888545                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    599888545                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    599888545                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    599888545                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.059685                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059685                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.144883                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.144883                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000733                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000733                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.079556                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.079556                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.079556                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.079556                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 49481.410805                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49481.410805                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 19227.140199                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19227.140199                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 15253.246753                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15253.246753                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 36631.175116                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36631.175116                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 36631.175116                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36631.175116                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     29178730                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           4728308                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.171072                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     18669464                       # number of writebacks
system.cpu.dcache.writebacks::total          18669464                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     16697145                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     16697145                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      4663536                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      4663536                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     21360681                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     21360681                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     21360681                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     21360681                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     10756775                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10756775                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data     15607013                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     15607013                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          231                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          231                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     26363788                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     26363788                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     26363788                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     26363788                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 504706258266                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 504706258266                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 121425215109                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 121425215109                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      3046500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      3046500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 626131473375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 626131473375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 626131473375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 626131473375                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.023385                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023385                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.111550                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.111550                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000733                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000733                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.043948                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.043948                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.043948                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043948                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 46919.848957                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46919.848957                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  7780.170050                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  7780.170050                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 13188.311688                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13188.311688                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 23749.677906                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23749.677906                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 23749.677906                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23749.677906                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
