// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_insert_icrc_64_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        tx_ip2crcFifo_dout,
        tx_ip2crcFifo_num_data_valid,
        tx_ip2crcFifo_fifo_cap,
        tx_ip2crcFifo_empty_n,
        tx_ip2crcFifo_read,
        m_axis_tx_data_TREADY,
        m_axis_tx_data_TDATA,
        m_axis_tx_data_TVALID
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [127:0] tx_ip2crcFifo_dout;
input  [1:0] tx_ip2crcFifo_num_data_valid;
input  [1:0] tx_ip2crcFifo_fifo_cap;
input   tx_ip2crcFifo_empty_n;
output   tx_ip2crcFifo_read;
input   m_axis_tx_data_TREADY;
output  [127:0] m_axis_tx_data_TDATA;
output   m_axis_tx_data_TVALID;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg tx_ip2crcFifo_read;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] ii_state_load_load_fu_131_p1;
wire   [0:0] tmp_i_nbreadreq_fu_62_p3;
reg    ap_predicate_op14_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] ii_state_load_reg_210;
reg   [0:0] tmp_i_reg_214;
reg    ap_predicate_op34_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state2_io;
reg   [0:0] ii_state_load_reg_210_pp0_iter1_reg;
reg   [0:0] tmp_i_reg_214_pp0_iter1_reg;
reg    ap_predicate_op36_write_state3;
wire    regslice_both_m_axis_tx_data_U_apdone_blk;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ii_state;
reg    m_axis_tx_data_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    tx_ip2crcFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [63:0] currWord_data_V_16_fu_135_p1;
wire   [7:0] currWord_keep_V_2_fu_139_p4;
wire   [63:0] p_Result_32_fu_171_p5;
wire   [0:0] currWord_last_V_fu_149_p3;
wire   [0:0] p_Result_s_fu_157_p3;
wire   [0:0] icmp_ln429_fu_165_p2;
wire   [127:0] zext_ln497_fu_205_p1;
wire   [0:0] ap_phi_reg_pp0_iter0_currWord_last_V_19_reg_84;
reg   [0:0] ap_phi_reg_pp0_iter1_currWord_last_V_19_reg_84;
wire   [7:0] ap_phi_reg_pp0_iter0_currWord_keep_V_reg_103;
reg   [7:0] ap_phi_reg_pp0_iter1_currWord_keep_V_reg_103;
wire   [63:0] ap_phi_reg_pp0_iter0_currWord_data_V_15_reg_118;
reg   [63:0] ap_phi_reg_pp0_iter1_currWord_data_V_15_reg_118;
reg    ap_block_pp0_stage0_01001;
wire   [72:0] tmp_fu_195_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg   [127:0] m_axis_tx_data_TDATA_int_regslice;
reg    m_axis_tx_data_TVALID_int_regslice;
wire    m_axis_tx_data_TREADY_int_regslice;
wire    regslice_both_m_axis_tx_data_U_vld_out;
reg    ap_condition_165;
reg    ap_condition_163;
reg    ap_condition_199;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ii_state = 1'd0;
end

rocev2_top_regslice_both #(
    .DataWidth( 128 ))
regslice_both_m_axis_tx_data_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(m_axis_tx_data_TDATA_int_regslice),
    .vld_in(m_axis_tx_data_TVALID_int_regslice),
    .ack_in(m_axis_tx_data_TREADY_int_regslice),
    .data_out(m_axis_tx_data_TDATA),
    .vld_out(regslice_both_m_axis_tx_data_U_vld_out),
    .ack_out(m_axis_tx_data_TREADY),
    .apdone_blk(regslice_both_m_axis_tx_data_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_62_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln429_fu_165_p2 == 1'd1) & (p_Result_s_fu_157_p3 == 1'd0) & (currWord_last_V_fu_149_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_currWord_data_V_15_reg_118 <= p_Result_32_fu_171_p5;
    end else if ((((tmp_i_nbreadreq_fu_62_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln429_fu_165_p2 == 1'd0) & (p_Result_s_fu_157_p3 == 1'd0) & (currWord_last_V_fu_149_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_nbreadreq_fu_62_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (currWord_last_V_fu_149_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_nbreadreq_fu_62_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_157_p3 == 1'd1) & (currWord_last_V_fu_149_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_currWord_data_V_15_reg_118 <= currWord_data_V_16_fu_135_p1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_currWord_data_V_15_reg_118 <= ap_phi_reg_pp0_iter0_currWord_data_V_15_reg_118;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_62_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln429_fu_165_p2 == 1'd1) & (p_Result_s_fu_157_p3 == 1'd0) & (currWord_last_V_fu_149_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_currWord_keep_V_reg_103 <= 8'd255;
    end else if ((((tmp_i_nbreadreq_fu_62_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln429_fu_165_p2 == 1'd0) & (p_Result_s_fu_157_p3 == 1'd0) & (currWord_last_V_fu_149_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_nbreadreq_fu_62_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (currWord_last_V_fu_149_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_nbreadreq_fu_62_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_157_p3 == 1'd1) & (currWord_last_V_fu_149_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_currWord_keep_V_reg_103 <= {{tx_ip2crcFifo_dout[71:64]}};
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_currWord_keep_V_reg_103 <= ap_phi_reg_pp0_iter0_currWord_keep_V_reg_103;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_i_nbreadreq_fu_62_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln429_fu_165_p2 == 1'd0) & (p_Result_s_fu_157_p3 == 1'd0) & (currWord_last_V_fu_149_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_nbreadreq_fu_62_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln429_fu_165_p2 == 1'd1) & (p_Result_s_fu_157_p3 == 1'd0) & (currWord_last_V_fu_149_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_currWord_last_V_19_reg_84 <= 1'd1;
    end else if ((((tmp_i_nbreadreq_fu_62_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (currWord_last_V_fu_149_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_nbreadreq_fu_62_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_157_p3 == 1'd1) & (currWord_last_V_fu_149_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_currWord_last_V_19_reg_84 <= 1'd0;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_currWord_last_V_19_reg_84 <= ap_phi_reg_pp0_iter0_currWord_last_V_19_reg_84;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_163)) begin
        if ((ii_state_load_load_fu_131_p1 == 1'd1)) begin
            ii_state <= 1'd0;
        end else if ((1'b1 == ap_condition_165)) begin
            ii_state <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ii_state_load_reg_210 <= ii_state;
        ii_state_load_reg_210_pp0_iter1_reg <= ii_state_load_reg_210;
        tmp_i_reg_214_pp0_iter1_reg <= tmp_i_reg_214;
    end
end

always @ (posedge ap_clk) begin
    if (((ii_state == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_214 <= tmp_i_nbreadreq_fu_62_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ii_state_load_reg_210_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op36_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ii_state_load_reg_210 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op34_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        m_axis_tx_data_TDATA_blk_n = m_axis_tx_data_TREADY_int_regslice;
    end else begin
        m_axis_tx_data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_199)) begin
        if ((ii_state_load_reg_210 == 1'd1)) begin
            m_axis_tx_data_TDATA_int_regslice = 128'd4999067643979024416495;
        end else if ((ap_predicate_op34_write_state2 == 1'b1)) begin
            m_axis_tx_data_TDATA_int_regslice = zext_ln497_fu_205_p1;
        end else begin
            m_axis_tx_data_TDATA_int_regslice = 'bx;
        end
    end else begin
        m_axis_tx_data_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((ii_state_load_reg_210 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op34_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        m_axis_tx_data_TVALID_int_regslice = 1'b1;
    end else begin
        m_axis_tx_data_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op14_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        tx_ip2crcFifo_blk_n = tx_ip2crcFifo_empty_n;
    end else begin
        tx_ip2crcFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op14_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_ip2crcFifo_read = 1'b1;
    end else begin
        tx_ip2crcFifo_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_m_axis_tx_data_U_apdone_blk == 1'b1) | ((ii_state_load_reg_210_pp0_iter1_reg == 1'd1) & (m_axis_tx_data_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op36_write_state3 == 1'b1) & (m_axis_tx_data_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ii_state_load_reg_210 == 1'd1) & (m_axis_tx_data_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op34_write_state2 == 1'b1) & (m_axis_tx_data_TREADY_int_regslice == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op14_read_state1 == 1'b1) & (tx_ip2crcFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_m_axis_tx_data_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state3_io) | ((ii_state_load_reg_210_pp0_iter1_reg == 1'd1) & (m_axis_tx_data_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op36_write_state3 == 1'b1) & (m_axis_tx_data_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((ii_state_load_reg_210 == 1'd1) & (m_axis_tx_data_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op34_write_state2 == 1'b1) & (m_axis_tx_data_TREADY_int_regslice == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op14_read_state1 == 1'b1) & (tx_ip2crcFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_m_axis_tx_data_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state3_io) | ((ii_state_load_reg_210_pp0_iter1_reg == 1'd1) & (m_axis_tx_data_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op36_write_state3 == 1'b1) & (m_axis_tx_data_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((ii_state_load_reg_210 == 1'd1) & (m_axis_tx_data_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op34_write_state2 == 1'b1) & (m_axis_tx_data_TREADY_int_regslice == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op14_read_state1 == 1'b1) & (tx_ip2crcFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op14_read_state1 == 1'b1) & (tx_ip2crcFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_io = (((ii_state_load_reg_210 == 1'd1) & (m_axis_tx_data_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op34_write_state2 == 1'b1) & (m_axis_tx_data_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ii_state_load_reg_210 == 1'd1) & (m_axis_tx_data_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op34_write_state2 == 1'b1) & (m_axis_tx_data_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state3_io = (((ii_state_load_reg_210_pp0_iter1_reg == 1'd1) & (m_axis_tx_data_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op36_write_state3 == 1'b1) & (m_axis_tx_data_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((regslice_both_m_axis_tx_data_U_apdone_blk == 1'b1) | ((ii_state_load_reg_210_pp0_iter1_reg == 1'd1) & (m_axis_tx_data_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op36_write_state3 == 1'b1) & (m_axis_tx_data_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_condition_163 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_165 = ((tmp_i_nbreadreq_fu_62_p3 == 1'd1) & (ii_state == 1'd0) & (p_Result_s_fu_157_p3 == 1'd1) & (currWord_last_V_fu_149_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_199 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_currWord_data_V_15_reg_118 = 'bx;

assign ap_phi_reg_pp0_iter0_currWord_keep_V_reg_103 = 'bx;

assign ap_phi_reg_pp0_iter0_currWord_last_V_19_reg_84 = 'bx;

always @ (*) begin
    ap_predicate_op14_read_state1 = ((tmp_i_nbreadreq_fu_62_p3 == 1'd1) & (ii_state == 1'd0));
end

always @ (*) begin
    ap_predicate_op34_write_state2 = ((tmp_i_reg_214 == 1'd1) & (ii_state_load_reg_210 == 1'd0));
end

always @ (*) begin
    ap_predicate_op36_write_state3 = ((tmp_i_reg_214_pp0_iter1_reg == 1'd1) & (ii_state_load_reg_210_pp0_iter1_reg == 1'd0));
end

assign currWord_data_V_16_fu_135_p1 = tx_ip2crcFifo_dout[63:0];

assign currWord_keep_V_2_fu_139_p4 = {{tx_ip2crcFifo_dout[71:64]}};

assign currWord_last_V_fu_149_p3 = tx_ip2crcFifo_dout[128'd72];

assign icmp_ln429_fu_165_p2 = ((currWord_keep_V_2_fu_139_p4 == 8'd15) ? 1'b1 : 1'b0);

assign ii_state_load_load_fu_131_p1 = ii_state;

assign m_axis_tx_data_TVALID = regslice_both_m_axis_tx_data_U_vld_out;

assign p_Result_32_fu_171_p5 = {{32'd3735928559}, {currWord_data_V_16_fu_135_p1[31:0]}};

assign p_Result_s_fu_157_p3 = tx_ip2crcFifo_dout[32'd71];

assign tmp_fu_195_p4 = {{{ap_phi_reg_pp0_iter1_currWord_last_V_19_reg_84}, {ap_phi_reg_pp0_iter1_currWord_keep_V_reg_103}}, {ap_phi_reg_pp0_iter1_currWord_data_V_15_reg_118}};

assign tmp_i_nbreadreq_fu_62_p3 = tx_ip2crcFifo_empty_n;

assign zext_ln497_fu_205_p1 = tmp_fu_195_p4;

endmodule //rocev2_top_insert_icrc_64_s
