

================================================================
== Vivado HLS Report for 'up_conv'
================================================================
* Date:           Mon Dec 21 15:51:23 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        up_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.172|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    1|    1| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------+-----------------+-----+-----+-----+-----+----------+
        |                    |                 |  Latency  |  Interval | Pipeline |
        |      Instance      |      Module     | min | max | min | max |   Type   |
        +--------------------+-----------------+-----+-----+-----+-----+----------+
        |fir_filter_a_U0     |fir_filter_a     |    4|    4|    1|    1| function |
        |fir_filter_b_U0     |fir_filter_b     |    4|    4|    1|    1| function |
        |iq_mult_U0          |iq_mult          |    2|    2|    1|    1| function |
        |up_conv_entry14_U0  |up_conv_entry14  |    0|    0|    0|    0|   none   |
        +--------------------+-----------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       2|    -|
|FIFO             |        0|      -|      30|     216|    -|
|Instance         |        -|    236|   10083|    6996|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|       -|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|    236|   10113|    7214|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1090|    900|  437200|  218600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|     26|       2|       3|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+-------+------+------+-----+
    |      Instance      |      Module     | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------+-----------------+---------+-------+------+------+-----+
    |fir_filter_a_U0     |fir_filter_a     |        0|    116|  4966|  3439|    0|
    |fir_filter_b_U0     |fir_filter_b     |        0|    116|  4966|  3439|    0|
    |iq_mult_U0          |iq_mult          |        0|      4|   148|    87|    0|
    |up_conv_entry14_U0  |up_conv_entry14  |        0|      0|     3|    31|    0|
    +--------------------+-----------------+---------+-------+------+------+-----+
    |Total               |                 |        0|    236| 10083|  6996|    0|
    +--------------------+-----------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------+---------+---+----+-----+------+-----+---------+
    |     Name    | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-------------+---------+---+----+-----+------+-----+---------+
    |i_tmp_U      |        0|  5|   0|    -|     2|   32|       64|
    |q_tmp_U      |        0|  5|   0|    -|     2|   32|       64|
    |ref_i_V_c_U  |        0|  5|   0|    -|     3|    8|       24|
    |ref_q_V_c_U  |        0|  5|   0|    -|     3|    8|       24|
    |x_i_c_U      |        0|  5|   0|    -|     2|   32|       64|
    |x_q_c_U      |        0|  5|   0|    -|     2|   32|       64|
    +-------------+---------+---+----+-----+------+-----+---------+
    |Total        |        0| 30|   0|    0|    14|  144|      304|
    +-------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |iq_mult_U0_ap_start              |    and   |      0|  0|   1|           1|           1|
    |up_conv_entry14_U0_start_full_n  |    and   |      0|  0|   1|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|   2|           2|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|   Protocol   | Source Object|    C Type    |
+----------------+-----+-----+--------------+--------------+--------------+
|x_i             |  in |   32|    ap_vld    |      x_i     |    scalar    |
|x_i_ap_vld      |  in |    1|    ap_vld    |      x_i     |    scalar    |
|x_q             |  in |   32|    ap_vld    |      x_q     |    scalar    |
|x_q_ap_vld      |  in |    1|    ap_vld    |      x_q     |    scalar    |
|ref_i_V         |  in |    8|    ap_vld    |    ref_i_V   |    scalar    |
|ref_i_V_ap_vld  |  in |    1|    ap_vld    |    ref_i_V   |    scalar    |
|ref_q_V         |  in |    8|    ap_vld    |    ref_q_V   |    scalar    |
|ref_q_V_ap_vld  |  in |    1|    ap_vld    |    ref_q_V   |    scalar    |
|y               | out |   32|    ap_vld    |       y      |    pointer   |
|y_ap_vld        | out |    1|    ap_vld    |       y      |    pointer   |
|ap_clk          |  in |    1| ap_ctrl_none |    up_conv   | return value |
|ap_rst          |  in |    1| ap_ctrl_none |    up_conv   | return value |
+----------------+-----+-----+--------------+--------------+--------------+

