// Seed: 437767337
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input logic [7:0] id_1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_10 = 32'd57,
    parameter id_11 = 32'd94
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    _id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  module_0 modCall_1 (
      id_12,
      id_13,
      id_8
  );
  input logic [7:0] id_12;
  inout wire _id_11;
  input wire _id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  assign id_2[id_11] = !id_12[id_10];
endmodule
