INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_34_13/MPSIS/MPSIS_RISC_V_KOPO/MPSIS_KOPO/MPSIS_KOPO.srcs/sources_1/new/alu_opcodes_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_34_13/MPSIS/MPSIS_RISC_V_KOPO/MPSIS_KOPO/MPSIS_KOPO.srcs/sources_1/new/alu_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_34_13/MPSIS/MPSIS_RISC_V_KOPO/MPSIS_KOPO/MPSIS_KOPO.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_34_13/MPSIS/MPSIS_RISC_V_KOPO/MPSIS_KOPO/MPSIS_KOPO.srcs/sources_1/new/fulladder32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_34_13/MPSIS/MPSIS_RISC_V_KOPO/MPSIS_KOPO/MPSIS_KOPO.srcs/sources_1/new/fulladder4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_34_13/MPSIS/MPSIS_RISC_V_KOPO/MPSIS_KOPO/MPSIS_KOPO.srcs/sim_1/new/tb_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_miriscv_alu
