// Generated by CIRCT 42e53322a
module encode_4_2_df(	// /tmp/tmp.UdcP0xav0I/22277_Verilog_encoder_dataflow.cleaned.mlir:2:3
  input  [3:0] I,	// /tmp/tmp.UdcP0xav0I/22277_Verilog_encoder_dataflow.cleaned.mlir:2:31
  output [1:0] Y,	// /tmp/tmp.UdcP0xav0I/22277_Verilog_encoder_dataflow.cleaned.mlir:2:44
  output       V	// /tmp/tmp.UdcP0xav0I/22277_Verilog_encoder_dataflow.cleaned.mlir:2:56
);

  assign Y = {I[3] | I[2], I[3] | I[1]};	// /tmp/tmp.UdcP0xav0I/22277_Verilog_encoder_dataflow.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10, :10:10, :11:5
  assign V = |I;	// /tmp/tmp.UdcP0xav0I/22277_Verilog_encoder_dataflow.cleaned.mlir:9:10, :11:5
endmodule

