Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,14
design__inferred_latch__count,0
design__instance__count,3355
design__instance__area,41996.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.010115532204508781
power__switching__total,0.010618734173476696
power__leakage__total,0.0000014446960676650633
power__total,0.020735710859298706
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26395197885602395
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2618965118901003
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10909728984560017
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.038319459800988
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.109097
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.565071
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2827430869463415
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2812851420291702
timing__hold__ws__corner:nom_slow_1p08V_125C,0.614864621065883
timing__setup__ws__corner:nom_slow_1p08V_125C,10.573525465574814
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.614865
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,10.573525
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2712485035580984
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.26941913351753416
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29333586390175237
timing__setup__ws__corner:nom_typ_1p20V_25C,13.952199790412092
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.293336
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,13.952200
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26395197885602395
clock__skew__worst_setup,0.2618965118901003
timing__hold__ws,0.10909728984560017
timing__setup__ws,10.573525465574814
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109097
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,10.573525
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,3355
design__instance__area__stdcell,41996.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.698663
design__instance__utilization__stdcell,0.698663
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,2
design__instance__area__class:buffer,16.3296
design__instance__count__class:inverter,134
design__instance__area__class:inverter,742.09
design__instance__count__class:sequential_cell,160
design__instance__area__class:sequential_cell,7547.9
design__instance__count__class:multi_input_combinational_cell,2750
design__instance__area__class:multi_input_combinational_cell,29534.8
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,260
design__instance__area__class:timing_repair_buffer,3710.45
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,63517.4
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,154
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,3534
route__net__special,2
route__drc_errors__iter:0,1073
route__wirelength__iter:0,68104
route__drc_errors__iter:1,544
route__wirelength__iter:1,67529
route__drc_errors__iter:2,514
route__wirelength__iter:2,67346
route__drc_errors__iter:3,76
route__wirelength__iter:3,67230
route__drc_errors__iter:4,11
route__wirelength__iter:4,67214
route__drc_errors__iter:5,0
route__wirelength__iter:5,67211
route__drc_errors,0
route__wirelength,67211
route__vias,19577
route__vias__singlecut,19577
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,436.585
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,156
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,156
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,156
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,156
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19935
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19987
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000645831
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00064544
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000133125
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00064544
design_powergrid__voltage__worst,0.00064544
design_powergrid__voltage__worst__net:VPWR,1.19935
design_powergrid__drop__worst,0.000645831
design_powergrid__drop__worst__net:VPWR,0.000645831
design_powergrid__voltage__worst__net:VGND,0.00064544
design_powergrid__drop__worst__net:VGND,0.00064544
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0001320000000000000101203767588486925887991674244403839111328125
ir__drop__worst,0.000645999999999999981355192080201277349260635673999786376953125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
