/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  wire [9:0] _03_;
  wire [6:0] _04_;
  reg [11:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [29:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = in_data[107] | _00_;
  assign celloutsig_0_6z = celloutsig_0_1z | celloutsig_0_4z[3];
  assign celloutsig_0_7z = celloutsig_0_1z | in_data[57];
  assign celloutsig_0_1z = in_data[66] | in_data[55];
  assign celloutsig_0_15z = celloutsig_0_4z[0] | _01_;
  assign celloutsig_0_0z = in_data[28] ^ in_data[21];
  assign celloutsig_1_14z = celloutsig_1_7z[4] ^ celloutsig_1_13z;
  assign celloutsig_1_16z = celloutsig_1_9z[2] ^ _00_;
  assign celloutsig_0_14z = celloutsig_0_1z ^ celloutsig_0_0z;
  assign celloutsig_0_20z = celloutsig_0_7z ^ celloutsig_0_15z;
  assign celloutsig_1_5z = celloutsig_1_3z ^ celloutsig_1_2z[4];
  assign celloutsig_0_4z = { _02_[3], _01_, _02_[1], celloutsig_0_1z } + { in_data[45:43], celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_5z[3:1], celloutsig_0_1z, _02_[3], _01_, _02_[1], _03_[2:0] } + { celloutsig_0_4z[2:0], celloutsig_0_5z };
  assign celloutsig_0_9z = celloutsig_0_5z[5:2] + { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_11z = { in_data[80:79], _02_[3], _01_, _02_[1], _03_[2:0] } + { celloutsig_0_9z[1], celloutsig_0_5z };
  assign celloutsig_0_17z = { celloutsig_0_11z[7:1], celloutsig_0_6z, celloutsig_0_5z, _02_[3], _01_, _02_[1], _03_[2:0], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_12z } + { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_1_6z = { celloutsig_1_2z[3:2], celloutsig_1_0z, celloutsig_1_3z } + { in_data[134:133], celloutsig_1_0z, celloutsig_1_3z };
  reg [6:0] _23_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _23_ <= 7'h00;
    else _23_ <= { celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_9z };
  assign { _04_[6:5], _00_, _04_[3:0] } = _23_;
  reg [5:0] _24_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _24_ <= 6'h00;
    else _24_ <= { in_data[26:23], celloutsig_0_1z, celloutsig_0_1z };
  assign { _02_[3], _01_, _02_[1], _03_[2:0] } = _24_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _05_ <= 12'h000;
    else _05_ <= { celloutsig_1_2z[0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_2z = in_data[113:109] & { in_data[159:156], celloutsig_1_1z };
  assign celloutsig_0_16z = { celloutsig_0_3z[5:3], celloutsig_0_10z } / { 1'h1, _02_[1], _03_[2:1] };
  assign celloutsig_1_17z = { _05_[5:2], celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_9z } === { _05_[7:0], celloutsig_1_5z };
  assign celloutsig_0_22z = { celloutsig_0_14z, _02_[3], _01_, _02_[1], _03_[2:0] } === { celloutsig_0_11z[6:4], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_15z };
  assign celloutsig_1_12z = { in_data[145:114], celloutsig_1_11z } > { in_data[175], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_1z, _04_[6:5], _00_, _04_[3:0], _04_[6:5], _00_, _04_[3:0], _04_[6:5], _00_, _04_[3:0], celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[140:137] > in_data[149:146];
  assign celloutsig_1_1z = { in_data[171], celloutsig_1_0z, celloutsig_1_0z } > in_data[157:155];
  assign celloutsig_1_3z = { in_data[184:170], celloutsig_1_0z } > { in_data[158], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = celloutsig_1_7z[7:0] && { celloutsig_1_6z[3:2], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_15z = { celloutsig_1_9z[1:0], celloutsig_1_0z } < { celloutsig_1_9z[1:0], celloutsig_1_1z };
  assign celloutsig_1_18z = { in_data[170:153], celloutsig_1_1z } < { _05_[5:2], celloutsig_1_15z, _04_[6:5], _00_, _04_[3:0], celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_9z };
  assign celloutsig_0_12z = { celloutsig_0_8z[7:3], celloutsig_0_10z, celloutsig_0_7z } % { 1'h1, celloutsig_0_5z[5:0] };
  assign celloutsig_0_5z = { in_data[26:24], celloutsig_0_4z } * in_data[63:57];
  assign celloutsig_0_10z = & celloutsig_0_8z[7:4];
  assign celloutsig_0_21z = & { celloutsig_0_17z[29:5], celloutsig_0_14z, celloutsig_0_1z };
  assign celloutsig_0_13z = ^ celloutsig_0_3z[7:4];
  assign celloutsig_0_3z = in_data[18:11] - { _02_[1], _03_[2], _02_[3], _01_, _02_[1], _03_[2:0] };
  assign celloutsig_1_19z = { in_data[178:175], celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_17z } - { _05_[2], _05_ };
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z } ^ in_data[190:182];
  assign celloutsig_1_9z = celloutsig_1_7z[6:4] ^ celloutsig_1_7z[2:0];
  assign { _02_[2], _02_[0] } = { _01_, celloutsig_0_1z };
  assign _03_[9:3] = { celloutsig_0_5z[3:1], celloutsig_0_1z, _02_[3], _01_, _02_[1] };
  assign _04_[4] = _00_;
  assign { out_data[128], out_data[108:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
