#VERSION#
1.06
#SIGNALTUPLE#
1
1649
im.mem
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
2
23740
alu.alu_out_s
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
3
27795
dm.mem
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
4
31149
reg_w.pc_out
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
5
135
d_e_2[1:0]
31
0
<obsolete>
0
<reference>
0
1

u

#POITUPLE#
1
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
1
0
0
0
./../src/SRAM.v
im
15
18
8
8
#POITUPLE#
2
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
2
0
0
0
./../src/SRAM.v
im
17
26
26
26
#POITUPLE#
3
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
3
0
0
0
./../src/SRAM.v
im
36
45
30
30
#POITUPLE#
4
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
4
0
0
0
./../src/SRAM.v
im
18
27
30
30
#POITUPLE#
5
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
5
0
0
0
./../src/SRAM.v
im
17
26
35
35
#POITUPLE#
6
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
6
0
0
0
./../src/SRAM.v
im
36
45
39
39
#POITUPLE#
7
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
7
0
0
0
./../src/SRAM.v
im
18
27
39
39
#POITUPLE#
8
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
8
0
0
0
./../src/SRAM.v
im
17
26
44
44
#POITUPLE#
9
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
9
0
0
0
./../src/SRAM.v
im
34
43
48
48
#POITUPLE#
10
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
10
0
0
0
./../src/SRAM.v
im
17
26
48
48
#POITUPLE#
11
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
11
0
0
0
./../src/SRAM.v
im
25
34
56
56
#POITUPLE#
12
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
12
0
0
0
./../src/SRAM.v
im
40
49
56
56
#POITUPLE#
13
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
13
0
0
0
./../src/SRAM.v
im
55
64
56
56
#POITUPLE#
14
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1

<signalCorrelation-vector>
0
0
0
1
14
0
0
0
./../src/Adder.v
adder
28
44
5
5
#POITUPLE#
15
11
2
1
0
0
0
3
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
15
0
0
0
./../src/Reg_PC.v
reg_pc
31
41
17
17
#POITUPLE#
16
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
16
0
0
0
./../src/SRAM.v
im
15
18
8
8
#POITUPLE#
17
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
17
0
0
0
./../src/SRAM.v
im
13
25
17
17
#POITUPLE#
18
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
18
0
0
0
./../src/SRAM.v
im
13
25
21
21
#POITUPLE#
19
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
19
0
0
0
./../src/SRAM.v
im
17
26
26
26
#POITUPLE#
20
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
20
0
0
0
./../src/SRAM.v
im
13
27
26
26
#POITUPLE#
21
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
21
0
0
0
./../src/SRAM.v
im
18
27
30
30
#POITUPLE#
22
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
22
0
0
0
./../src/SRAM.v
im
36
45
30
30
#POITUPLE#
23
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
23
0
0
0
./../src/SRAM.v
im
14
28
30
30
#POITUPLE#
24
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
24
0
0
0
./../src/SRAM.v
im
17
26
35
35
#POITUPLE#
25
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
25
0
0
0
./../src/SRAM.v
im
13
27
35
35
#POITUPLE#
26
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
26
0
0
0
./../src/SRAM.v
im
18
27
39
39
#POITUPLE#
27
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
27
0
0
0
./../src/SRAM.v
im
36
45
39
39
#POITUPLE#
28
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
28
0
0
0
./../src/SRAM.v
im
14
28
39
39
#POITUPLE#
29
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
29
0
0
0
./../src/SRAM.v
im
17
26
44
44
#POITUPLE#
30
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
30
0
0
0
./../src/SRAM.v
im
13
27
44
44
#POITUPLE#
31
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
31
0
0
0
./../src/SRAM.v
im
17
26
48
48
#POITUPLE#
32
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
32
0
0
0
./../src/SRAM.v
im
34
43
48
48
#POITUPLE#
33
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
33
0
0
0
./../src/SRAM.v
im
13
27
48
48
#POITUPLE#
34
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
34
0
0
0
./../src/SRAM.v
im
25
34
56
56
#POITUPLE#
35
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
35
0
0
0
./../src/SRAM.v
im
40
49
56
56
#POITUPLE#
36
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
36
0
0
0
./../src/SRAM.v
im
55
64
56
56
#POITUPLE#
37
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
37
0
0
0
./../src/Reg_D.v
reg_d
35
49
17
17
#POITUPLE#
38
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
38
0
0
0
./../src/Reg_D.v
reg_d
29
37
18
18
#POITUPLE#
39
11
2
1
0
0
0
6
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
39
0
0
0
./../src/Decoder.v
decoder
18
22
2
2
#POITUPLE#
40
11
2
1
0
0
0
6
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
40
0
0
0
./../src/Decoder.v
decoder
18
22
2
2
#POITUPLE#
41
11
2
1
0
0
0
6
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
41
0
0
0
./../src/Decoder.v
decoder
18
22
2
2
#POITUPLE#
42
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
42
0
0
0
./../src/Controller.v
controller
112
124
38
38
#POITUPLE#
43
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
43
0
0
0
./../src/Controller.v
controller
75
87
39
39
#POITUPLE#
44
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
44
0
0
0
./../src/Controller.v
controller
17
22
74
74
#POITUPLE#
45
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
45
0
0
0
./../src/Controller.v
controller
25
27
74
74
#POITUPLE#
46
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
46
0
0
0
./../src/Controller.v
controller
26
30
86
86
#POITUPLE#
47
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
47
0
0
0
./../src/Controller.v
controller
26
30
86
86
#POITUPLE#
48
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
48
0
0
0
./../src/Controller.v
controller
25
29
87
87
#POITUPLE#
49
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
49
0
0
0
./../src/Controller.v
controller
88
95
117
117
#POITUPLE#
50
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
50
0
0
0
./../src/Controller.v
controller
126
138
117
117
#POITUPLE#
51
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
51
0
0
0
./../src/Controller.v
controller
47
54
126
126
#POITUPLE#
52
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
52
0
0
0
./../src/Controller.v
controller
85
97
126
126
#POITUPLE#
53
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
53
0
0
0
./../src/Controller.v
controller
117
129
141
141
#POITUPLE#
54
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
54
0
0
0
./../src/Controller.v
controller
86
93
147
147
#POITUPLE#
55
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
55
0
0
0
./../src/Controller.v
controller
117
129
147
147
#POITUPLE#
56
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
56
0
0
0
./../src/Controller.v
controller
83
95
157
157
#POITUPLE#
57
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
57
0
0
0
./../src/Controller.v
controller
50
57
163
163
#POITUPLE#
58
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
58
0
0
0
./../src/Controller.v
controller
81
93
163
163
#POITUPLE#
59
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
59
0
0
0
./../src/Controller.v
controller
9
16
178
239
#POITUPLE#
60
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
60
0
0
0
./../src/Controller.v
controller
9
16
178
239
#POITUPLE#
61
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
61
0
0
0
./../src/Controller.v
controller
9
16
178
239
#POITUPLE#
62
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
62
0
0
0
./../src/Controller.v
controller
35
39
263
263
#POITUPLE#
63
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
63
0
0
0
./../src/Controller.v
controller
13
20
248
265
#POITUPLE#
64
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
64
0
0
0
./../src/Controller.v
controller
9
16
276
327
#POITUPLE#
65
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
65
0
0
0
./../src/Controller.v
controller
9
16
276
327
#POITUPLE#
66
11
2
1
0
0
0
8
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
66
0
0
0
./../src/Imme_Ext.v
imme_ext
9
16
12
54
#POITUPLE#
67
11
2
1
0
0
0
8
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
67
0
0
0
./../src/Imme_Ext.v
imme_ext
18
22
2
2
#POITUPLE#
68
11
2
1
0
0
0
9
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
68
0
0
0
./../src/RegFile.v
regfile
16
25
8
8
#POITUPLE#
69
11
2
1
0
0
0
9
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
69
0
0
0
./../src/RegFile.v
regfile
17
28
20
20
#POITUPLE#
70
11
2
1
0
0
0
9
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
70
0
0
0
./../src/RegFile.v
regfile
17
37
22
22
#POITUPLE#
71
11
2
1
0
0
0
9
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
71
0
0
0
./../src/RegFile.v
regfile
17
37
26
26
#POITUPLE#
72
11
2
1
0
0
0
13
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
72
0
0
0
./../src/Mux_3to1.v
mux_newest_rs1_data
9
16
9
24
#POITUPLE#
73
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
73
0
0
0
./../src/ALU.v
alu
17
24
26
78
#POITUPLE#
74
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1

<signalCorrelation-vector>
0
0
0
1
74
0
0
0
./../src/ALU.v
alu
37
54
31
31
#POITUPLE#
75
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1

<signalCorrelation-vector>
0
0
0
1
75
0
0
0
./../src/ALU.v
alu
37
54
35
35
#POITUPLE#
76
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
76
0
0
0
./../src/ALU.v
alu
17
24
26
78
#POITUPLE#
77
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
77
0
0
0
./../src/ALU.v
alu
17
24
26
78
#POITUPLE#
78
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
78
0
0
0
./../src/ALU.v
alu
17
24
82
127
#POITUPLE#
79
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1

<signalCorrelation-vector>
0
0
0
1
79
0
0
0
./../src/ALU.v
alu
33
50
85
85
#POITUPLE#
80
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
80
0
0
0
./../src/ALU.v
alu
17
24
82
127
#POITUPLE#
81
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
81
0
0
0
./../src/ALU.v
alu
17
24
82
127
#POITUPLE#
82
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1

<signalCorrelation-vector>
0
0
0
1
82
0
0
0
./../src/ALU.v
alu
25
39
131
131
#POITUPLE#
83
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1

<signalCorrelation-vector>
0
0
0
1
83
0
0
0
./../src/ALU.v
alu
25
42
135
135
#POITUPLE#
84
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1

<signalCorrelation-vector>
0
0
0
1
84
0
0
0
./../src/ALU.v
alu
25
42
139
139
#POITUPLE#
85
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
85
0
0
0
./../src/ALU.v
alu
17
24
143
214
#POITUPLE#
86
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1

<signalCorrelation-vector>
0
0
0
1
86
0
0
0
./../src/ALU.v
alu
25
42
222
222
#POITUPLE#
87
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1

<signalCorrelation-vector>
0
0
0
1
87
0
0
0
./../src/ALU.v
alu
25
39
226
226
#POITUPLE#
88
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
88
0
0
0
./../src/ALU.v
alu
9
16
23
231
#POITUPLE#
89
11
2
1
0
0
0
22
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
89
0
0
0
./../src/Reg_W.v
reg_w
16
22
5
5
#POITUPLE#
90
11
2
1
0
0
0
23
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
90
0
0
0
./../src/LD_Filter.v
ld_filter
9
16
8
31
#POITUPLE#
91
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
91
0
0
0
./../src/SRAM.v
im
17
26
26
26
#POITUPLE#
92
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
92
0
0
0
./../src/SRAM.v
im
36
45
30
30
#POITUPLE#
93
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
93
0
0
0
./../src/SRAM.v
im
18
27
30
30
#POITUPLE#
94
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
94
0
0
0
./../src/SRAM.v
im
17
26
35
35
#POITUPLE#
95
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
95
0
0
0
./../src/SRAM.v
im
36
45
39
39
#POITUPLE#
96
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
96
0
0
0
./../src/SRAM.v
im
18
27
39
39
#POITUPLE#
97
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
97
0
0
0
./../src/SRAM.v
im
17
26
44
44
#POITUPLE#
98
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
98
0
0
0
./../src/SRAM.v
im
34
43
48
48
#POITUPLE#
99
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
99
0
0
0
./../src/SRAM.v
im
17
26
48
48
#POITUPLE#
100
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
100
0
0
0
./../src/SRAM.v
im
25
34
56
56
#POITUPLE#
101
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
101
0
0
0
./../src/SRAM.v
im
40
49
56
56
#POITUPLE#
102
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
102
0
0
0
./../src/SRAM.v
im
55
64
56
56
#POITUPLE#
103
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
103
0
0
0
./../src/ALU.v
alu
5
8
18
232
#POITUPLE#
104
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
1
20
0
<signalCorrelation-vector>
0
0
0
1
104
0
0
0
./../src/SRAM.v
im
15
18
8
8
#POITUPLE#
105
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
105
0
0
0
./../src/Controller.v
controller
5
8
176
240
#POITUPLE#
106
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
106
0
0
0
./../src/Controller.v
controller
5
8
176
240
#POITUPLE#
107
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
107
0
0
0
./../src/Controller.v
controller
5
8
176
240
#POITUPLE#
108
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
108
0
0
0
./../src/Controller.v
controller
5
8
55
105
#POITUPLE#
109
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
109
0
0
0
./../src/Controller.v
controller
5
8
55
105
#POITUPLE#
110
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
110
0
0
0
./../src/Controller.v
controller
5
8
176
240
#POITUPLE#
111
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
111
0
0
0
./../src/Controller.v
controller
5
8
55
105
#POITUPLE#
112
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
112
0
0
0
./../src/Controller.v
controller
5
8
244
271
#POITUPLE#
113
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
113
0
0
0
./../src/Controller.v
controller
5
8
244
271
#POITUPLE#
114
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
114
0
0
0
./../src/Controller.v
controller
5
8
274
328
#POITUPLE#
115
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
115
0
0
0
./../src/Controller.v
controller
5
8
274
328
#POITUPLE#
116
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
116
0
0
0
./../src/Controller.v
controller
5
8
274
328
#POITUPLE#
117
11
2
1
0
0
0
9
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
117
0
0
0
./../src/RegFile.v
regfile
12
8
16
29
#POITUPLE#
118
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
118
0
0
0
./../src/ALU.v
alu
5
8
18
232
#POITUPLE#
119
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
2
20
0
<signalCorrelation-vector>
0
0
0
1
119
0
0
0
./../src/ALU.v
alu
23
32
10
10
#POITUPLE#
120
11
2
1
0
0
0
21
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
0
<signalCorrelation-vector>
0
0
0
1
120
0
0
0
./../src/SRAM.v
dm
15
18
8
8
#POITUPLE#
121
11
2
1
0
0
0
22
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
4
20
0
<signalCorrelation-vector>
0
0
0
1
121
0
0
0
./../src/Reg_W.v
reg_w
16
22
5
5
#POITUPLE#
122
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
5
20
1
Top
<signalCorrelation-vector>
0
0
0
1
122
0
0
0
./Top.v

23
28
28
28
#POITUPLE#
123
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
123
0
0
0
./../src/Controller.v
controller
25
29
23
23
#POITUPLE#
124
11
2
1
0
0
0
9
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
124
0
0
0
./../src/RegFile.v
regfile
16
25
8
8
#MESSAGETUPLE#
0
1
1
VERI-9033
Warning
"array mem (size 524288) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing."
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
2
2
VERI-9005
Warning
"32-bit index expression (address + 1) truncated to 16 bits"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
3
3
VERI-9005
Warning
"32-bit index expression (address + 1) truncated to 16 bits"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
4
4
VERI-9005
Warning
"32-bit index expression (address + 1) truncated to 16 bits"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
5
5
VERI-9005
Warning
"32-bit index expression (address + 2) truncated to 16 bits"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
6
6
VERI-9005
Warning
"32-bit index expression (address + 2) truncated to 16 bits"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
7
7
VERI-9005
Warning
"32-bit index expression (address + 2) truncated to 16 bits"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
8
8
VERI-9005
Warning
"32-bit index expression (address + 3) truncated to 16 bits"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
9
9
VERI-9005
Warning
"32-bit index expression (address + 3) truncated to 16 bits"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
10
10
VERI-9005
Warning
"32-bit index expression (address + 3) truncated to 16 bits"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
11
11
VERI-9005
Warning
"32-bit index expression (address + 3) truncated to 16 bits"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
12
12
VERI-9005
Warning
"32-bit index expression (address + 2) truncated to 16 bits"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
13
13
VERI-9005
Warning
"32-bit index expression (address + 1) truncated to 16 bits"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
14
14
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'Adder'. LHS 'current_pc_add4' (unsigned) is of 32 bit(s), RHS '(current_pc + 32'd4)' (unsigned) can be of 33 bit(s) "
0
<label>

<string-helpers>
0 Adder
</string-helpers>
<message-args>
Adder
current_pc_add4
unsigned
32
(current_pc + 32'd4)
unsigned
33

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
15
15
OTP_NR_READ
Warning
"Output port 'current_pc' is read in the design-unit 'Reg_PC'"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
current_pc
Reg_PC
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
16
16
ARY_MS_DRNG
Warning
"Inconsistent ordering of bits in range declarations in design-unit SRAM -- should be all Descending ranges"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
SRAM
Descending
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
17
17
IDX_NR_DTTY
Warning
"Variable 'address' used as index in expression 'mem[address]' should be 2-state data type"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
address
mem[address]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
18
18
IDX_NR_DTTY
Warning
"Variable 'address' used as index in expression 'mem[address]' should be 2-state data type"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
address
mem[address]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
19
19
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block SRAM. LHS operand 'address' is 16 bits, RHS operand '1' is 32 bits"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
addition
SRAM
address
16
1
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
20
20
IDX_NR_DTTY
Warning
"Variable 'address' used as index in expression 'mem[(address + 1)]' should be 2-state data type"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
address
mem[(address + 1)]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
21
21
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block SRAM. LHS operand 'address' is 16 bits, RHS operand '1' is 32 bits"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
addition
SRAM
address
16
1
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
22
22
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block SRAM. LHS operand 'address' is 16 bits, RHS operand '1' is 32 bits"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
addition
SRAM
address
16
1
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
23
23
IDX_NR_DTTY
Warning
"Variable 'address' used as index in expression 'mem[(address + 1)]' should be 2-state data type"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
address
mem[(address + 1)]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
24
24
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block SRAM. LHS operand 'address' is 16 bits, RHS operand '2' is 32 bits"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
addition
SRAM
address
16
2
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
25
25
IDX_NR_DTTY
Warning
"Variable 'address' used as index in expression 'mem[(address + 2)]' should be 2-state data type"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
address
mem[(address + 2)]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
26
26
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block SRAM. LHS operand 'address' is 16 bits, RHS operand '2' is 32 bits"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
addition
SRAM
address
16
2
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
27
27
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block SRAM. LHS operand 'address' is 16 bits, RHS operand '2' is 32 bits"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
addition
SRAM
address
16
2
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
28
28
IDX_NR_DTTY
Warning
"Variable 'address' used as index in expression 'mem[(address + 2)]' should be 2-state data type"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
address
mem[(address + 2)]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
29
29
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block SRAM. LHS operand 'address' is 16 bits, RHS operand '3' is 32 bits"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
addition
SRAM
address
16
3
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
30
30
IDX_NR_DTTY
Warning
"Variable 'address' used as index in expression 'mem[(address + 3)]' should be 2-state data type"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
address
mem[(address + 3)]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
31
31
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block SRAM. LHS operand 'address' is 16 bits, RHS operand '3' is 32 bits"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
addition
SRAM
address
16
3
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
32
32
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block SRAM. LHS operand 'address' is 16 bits, RHS operand '3' is 32 bits"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
addition
SRAM
address
16
3
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
33
33
IDX_NR_DTTY
Warning
"Variable 'address' used as index in expression 'mem[(address + 3)]' should be 2-state data type"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
address
mem[(address + 3)]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
34
34
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block SRAM. LHS operand 'address' is 16 bits, RHS operand '3' is 32 bits"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
addition
SRAM
address
16
3
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
35
35
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block SRAM. LHS operand 'address' is 16 bits, RHS operand '2' is 32 bits"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
addition
SRAM
address
16
2
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
36
36
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block SRAM. LHS operand 'address' is 16 bits, RHS operand '1' is 32 bits"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
addition
SRAM
address
16
1
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
37
37
OTP_NR_READ
Warning
"Output port 'current_pc_out' is read in the design-unit 'Reg_D'"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
current_pc_out
Reg_D
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
38
38
OTP_NR_READ
Warning
"Output port 'inst_out' is read in the design-unit 'Reg_D'"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
inst_out
Reg_D
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
39
39
INP_NO_USED
Warning
"The input port 'inst[1:0]' declared in the module 'Decoder' is unused"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
inst[1:0]
module
Decoder
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
40
40
INP_NO_USED
Warning
"The input port 'inst[29:25]' declared in the module 'Decoder' is unused"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
inst[29:25]
module
Decoder
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
41
41
INP_NO_USED
Warning
"The input port 'inst[31]' declared in the module 'Decoder' is unused"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
inst[31]
module
Decoder
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
42
42
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered in design-unit/block Controller. LHS operand is 5 bits, RHS operand is 1 bits"
0
<label>

<string-helpers>
0 Controller
</string-helpers>
<message-args>
Controller
5
1
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
43
43
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered in design-unit/block Controller. LHS operand is 5 bits, RHS operand is 1 bits"
0
<label>

<string-helpers>
0 Controller
</string-helpers>
<message-args>
Controller
5
1
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
44
44
OTP_NR_READ
Warning
"Output port 'stall' is read in the design-unit 'Controller'"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
stall
Controller
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
45
45
OTP_NR_READ
Warning
"Output port 'jb' is read in the design-unit 'Controller'"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
jb
Controller
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
46
46
MOD_NR_SYXZ
Warning
"Synthesizing 'x'/'z' value '5'bZ' in module 'Controller'"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
5'bZ
module
Controller
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
47
47
CST_NR_MSBZ
Warning
"Extension of 'z' bits in a constant '5'bZ'"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
5'bZ
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
48
48
MOD_NR_SYXZ
Warning
"Synthesizing 'x'/'z' value '1'bZ' in module 'Controller'"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
1'bZ
module
Controller
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
49
49
OTP_NR_READ
Warning
"Output port 'W_wb_en' is read in the design-unit 'Controller'"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
W_wb_en
Controller
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
50
50
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered in design-unit/block Controller. LHS operand is 5 bits, RHS operand is 1 bits"
0
<label>

<string-helpers>
0 Controller
</string-helpers>
<message-args>
Controller
5
1
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
51
51
OTP_NR_READ
Warning
"Output port 'W_wb_en' is read in the design-unit 'Controller'"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
W_wb_en
Controller
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
52
52
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered in design-unit/block Controller. LHS operand is 5 bits, RHS operand is 1 bits"
0
<label>

<string-helpers>
0 Controller
</string-helpers>
<message-args>
Controller
5
1
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
53
53
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered in design-unit/block Controller. LHS operand is 5 bits, RHS operand is 1 bits"
0
<label>

<string-helpers>
0 Controller
</string-helpers>
<message-args>
Controller
5
1
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
54
54
OTP_NR_READ
Warning
"Output port 'W_wb_en' is read in the design-unit 'Controller'"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
W_wb_en
Controller
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
55
55
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered in design-unit/block Controller. LHS operand is 5 bits, RHS operand is 1 bits"
0
<label>

<string-helpers>
0 Controller
</string-helpers>
<message-args>
Controller
5
1
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
56
56
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered in design-unit/block Controller. LHS operand is 5 bits, RHS operand is 1 bits"
0
<label>

<string-helpers>
0 Controller
</string-helpers>
<message-args>
Controller
5
1
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
57
57
OTP_NR_READ
Warning
"Output port 'W_wb_en' is read in the design-unit 'Controller'"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
W_wb_en
Controller
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
58
58
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered in design-unit/block Controller. LHS operand is 5 bits, RHS operand is 1 bits"
0
<label>

<string-helpers>
0 Controller
</string-helpers>
<message-args>
Controller
5
1
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
59
59
CAS_NR_DEFX
Warning
"Signal 'E_alu_op1_sel' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
E_alu_op1_sel
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
60
60
CAS_NR_DEFX
Warning
"Signal 'E_jb_op_sel' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
E_jb_op_sel
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
61
61
CAS_NR_DEFX
Warning
"Signal 'E_alu_op2_sel' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
E_alu_op2_sel
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
62
62
CST_NR_MSBZ
Warning
"Extension of 'z' bits in a constant '4'bZ'"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
4'bZ
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
63
63
CAS_NR_DEFX
Warning
"Signal 'M_dm_w_en' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
M_dm_w_en
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
64
64
CAS_NR_DEFX
Warning
"Signal 'W_wb_en' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
W_wb_en
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
65
65
CAS_NR_DEFX
Warning
"Signal 'W_wb_data_sel' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
W_wb_data_sel
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
66
66
CAS_NR_DEFX
Warning
"Signal 'imme_ext_out' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
imme_ext_out
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
67
67
INP_NO_USED
Warning
"The input port 'inst[1:0]' declared in the module 'Imme_Ext' is unused"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
inst[1:0]
module
Imme_Ext
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
68
68
ARY_MS_DRNG
Warning
"Inconsistent ordering of bits in range declarations in design-unit RegFile -- should be all Descending ranges"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
RegFile
Descending
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
69
69
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered in design-unit/block RegFile. LHS operand is 5 bits, RHS operand is 32 bits"
0
<label>

<string-helpers>
0 RegFile
</string-helpers>
<message-args>
RegFile
5
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
70
70
IDX_NR_DTTY
Warning
"Variable 'rd_index' used as index in expression 'registers[rd_index]' should be 2-state data type"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
rd_index
registers[rd_index]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
71
71
IDX_NR_DTTY
Warning
"Variable 'rd_index' used as index in expression 'registers[rd_index]' should be 2-state data type"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
rd_index
registers[rd_index]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
72
72
CAS_NR_DEFX
Warning
"Signal 'o' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
o
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
73
73
CAS_NR_DEFA
Warning
"The case items of the case statement in design-unit ALU cover all the numerical values of the case expression. The default statement is not required"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
ALU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
74
74
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'ALU'. LHS 'alu_out' (unsigned) is of 32 bit(s), RHS '(operand1 - operand2)' (unsigned) can be of 33 bit(s) "
0
<label>

<string-helpers>
0 ALU
</string-helpers>
<message-args>
ALU
alu_out
unsigned
32
(operand1 - operand2)
unsigned
33

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
75
75
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'ALU'. LHS 'alu_out' (unsigned) is of 32 bit(s), RHS '(operand1 + operand2)' (unsigned) can be of 33 bit(s) "
0
<label>

<string-helpers>
0 ALU
</string-helpers>
<message-args>
ALU
alu_out
unsigned
32
(operand1 + operand2)
unsigned
33

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
76
76
CAS_NR_DEFX
Warning
"Signal 'alu_out_s' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
alu_out_s
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
77
77
CAS_NR_DEFX
Warning
"Signal 'alu_out' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
alu_out
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
78
78
CAS_NR_DEFA
Warning
"The case items of the case statement in design-unit ALU cover all the numerical values of the case expression. The default statement is not required"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
ALU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
79
79
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'ALU'. LHS 'alu_out' (unsigned) is of 32 bit(s), RHS '(operand1 + operand2)' (unsigned) can be of 33 bit(s) "
0
<label>

<string-helpers>
0 ALU
</string-helpers>
<message-args>
ALU
alu_out
unsigned
32
(operand1 + operand2)
unsigned
33

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
80
80
CAS_NR_DEFX
Warning
"Signal 'alu_out_s' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
alu_out_s
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
81
81
CAS_NR_DEFX
Warning
"Signal 'alu_out' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
alu_out
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
82
82
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'ALU'. LHS 'alu_out' (unsigned) is of 32 bit(s), RHS '(operand1 + 32'd4)' (unsigned) can be of 33 bit(s) "
0
<label>

<string-helpers>
0 ALU
</string-helpers>
<message-args>
ALU
alu_out
unsigned
32
(operand1 + 32'd4)
unsigned
33

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
83
83
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'ALU'. LHS 'alu_out' (unsigned) is of 32 bit(s), RHS '(operand1 + operand2)' (unsigned) can be of 33 bit(s) "
0
<label>

<string-helpers>
0 ALU
</string-helpers>
<message-args>
ALU
alu_out
unsigned
32
(operand1 + operand2)
unsigned
33

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
84
84
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'ALU'. LHS 'alu_out' (unsigned) is of 32 bit(s), RHS '(operand1 + operand2)' (unsigned) can be of 33 bit(s) "
0
<label>

<string-helpers>
0 ALU
</string-helpers>
<message-args>
ALU
alu_out
unsigned
32
(operand1 + operand2)
unsigned
33

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
85
85
CAS_NR_DEFX
Warning
"Signal 'branch_taken' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
branch_taken
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
86
86
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'ALU'. LHS 'alu_out' (unsigned) is of 32 bit(s), RHS '(operand1 + operand2)' (unsigned) can be of 33 bit(s) "
0
<label>

<string-helpers>
0 ALU
</string-helpers>
<message-args>
ALU
alu_out
unsigned
32
(operand1 + operand2)
unsigned
33

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
87
87
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'ALU'. LHS 'alu_out' (unsigned) is of 32 bit(s), RHS '(operand1 + 32'd4)' (unsigned) can be of 33 bit(s) "
0
<label>

<string-helpers>
0 ALU
</string-helpers>
<message-args>
ALU
alu_out
unsigned
32
(operand1 + 32'd4)
unsigned
33

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
88
88
CAS_NR_DEFX
Warning
"Signal 'alu_out' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
alu_out
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
89
89
REG_NO_READ
Warning
"Local register variable 'pc_out' is not read, but is assigned at least once in module 'Reg_W'"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
pc_out
module
Reg_W
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
90
90
CAS_NR_DEFX
Warning
"Signal 'ld_data_f' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
ld_data_f
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
91
91
IDX_NR_LBOU
Warning
"Variable index/range selection in LHS of assignment of '(address + 1)' is potentially outside the defined range"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
(address + 1)
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
92
92
IDX_NR_ORNG
Warning
"Variable index/range selection of '(address + 1)' is potentially outside the defined range"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
(address + 1)
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
93
93
IDX_NR_LBOU
Warning
"Variable index/range selection in LHS of assignment of '(address + 1)' is potentially outside the defined range"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
(address + 1)
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
94
94
IDX_NR_LBOU
Warning
"Variable index/range selection in LHS of assignment of '(address + 2)' is potentially outside the defined range"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
(address + 2)
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
95
95
IDX_NR_ORNG
Warning
"Variable index/range selection of '(address + 2)' is potentially outside the defined range"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
(address + 2)
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
96
96
IDX_NR_LBOU
Warning
"Variable index/range selection in LHS of assignment of '(address + 2)' is potentially outside the defined range"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
(address + 2)
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
97
97
IDX_NR_LBOU
Warning
"Variable index/range selection in LHS of assignment of '(address + 3)' is potentially outside the defined range"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
(address + 3)
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
98
98
IDX_NR_ORNG
Warning
"Variable index/range selection of '(address + 3)' is potentially outside the defined range"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
(address + 3)
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
99
99
IDX_NR_LBOU
Warning
"Variable index/range selection in LHS of assignment of '(address + 3)' is potentially outside the defined range"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
(address + 3)
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
100
100
IDX_NR_ORNG
Warning
"Variable index/range selection of '(address + 3)' is potentially outside the defined range"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
(address + 3)
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
101
101
IDX_NR_ORNG
Warning
"Variable index/range selection of '(address + 2)' is potentially outside the defined range"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
(address + 2)
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
102
102
IDX_NR_ORNG
Warning
"Variable index/range selection of '(address + 1)' is potentially outside the defined range"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
(address + 1)
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
103
103
LAT_NR_BLAS
Warning
"In design-unit ALU, latch is assigned by blocking assignments"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
ALU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
104
104
NET_NO_LDDR
Warning
"Net 'im.mem' declared in design-unit 'SRAM' neither has driver nor any load"
0
<label>

<string-helpers>
0 im.mem
</string-helpers>
<message-args>
im.mem
SRAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
105
105
NET_IS_INTB
Warning
"Net 'E_alu_op1_sel' defined in design-unit 'Controller', is inferred as a tri-state buffer"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
E_alu_op1_sel
Controller
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
106
106
ALW_NR_TRIL
Warning
"Tristate logic inferred in always block"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
always
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
107
107
NET_IS_INTB
Warning
"Net 'E_alu_op2_sel' defined in design-unit 'Controller', is inferred as a tri-state buffer"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
E_alu_op2_sel
Controller
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
108
108
NET_IS_INTB
Warning
"Net 'E_f7' defined in design-unit 'Controller', is inferred as a tri-state buffer"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
E_f7
Controller
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
109
109
ALW_NR_TRIL
Warning
"Tristate logic inferred in always block"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
always
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
110
110
NET_IS_INTB
Warning
"Net 'E_jb_op_sel' defined in design-unit 'Controller', is inferred as a tri-state buffer"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
E_jb_op_sel
Controller
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
111
111
NET_IS_INTB
Warning
"Net 'E_rs2' defined in design-unit 'Controller', is inferred as a tri-state buffer"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
E_rs2
Controller
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
112
112
NET_IS_INTB
Warning
"Net 'M_dm_w_en' defined in design-unit 'Controller', is inferred as a tri-state buffer"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
M_dm_w_en
Controller
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
113
113
ALW_NR_TRIL
Warning
"Tristate logic inferred in always block"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
always
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
114
114
NET_IS_INTB
Warning
"Net 'W_wb_data_sel' defined in design-unit 'Controller', is inferred as a tri-state buffer"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
W_wb_data_sel
Controller
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
115
115
ALW_NR_TRIL
Warning
"Tristate logic inferred in always block"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
always
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
116
116
NET_IS_INTB
Warning
"Net 'W_wb_en' defined in design-unit 'Controller', is inferred as a tri-state buffer"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
W_wb_en
Controller
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
117
117
FLP_NO_ASRT
Warning
"Flip-flop 'registers' does not have any asynchronous set or reset"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
registers
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
118
118
LAT_NR_MXCB
Warning
"The latches 'alu_out' in the always block are mixed with combinational logic"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
alu_out
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
119
119
NET_NO_LOAD
Warning
"Net 'alu.alu_out_s' declared in design-unit 'ALU' has a driver but has no load"
0
<label>

<string-helpers>
0 alu.alu_out_s
</string-helpers>
<message-args>
alu.alu_out_s
ALU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
120
120
NET_NO_LDDR
Warning
"Net 'dm.mem' declared in design-unit 'SRAM' neither has driver nor any load"
0
<label>

<string-helpers>
0 dm.mem
</string-helpers>
<message-args>
dm.mem
SRAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
121
121
REG_NO_LOAD
Warning
"Flip-flop/latch 'reg_w.pc_out' declared in design-unit 'Reg_W' does not have any load"
0
<label>

<string-helpers>
0 reg_w.pc_out
</string-helpers>
<message-args>
reg_w.pc_out
Reg_W
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
122
122
NET_NO_LOAD
Warning
"Net 'd_e_2[1:0]' declared in design-unit 'Top' has a driver but has no load"
0
<label>

<string-helpers>
0 d_e_2[1:0]
</string-helpers>
<message-args>
d_e_2[1:0]
Top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
123
123
MOD_IS_SYAS
Warning
"The design-unit 'Controller' contains synchronous as well as asynchronous logic. Asynchronous logic is present at 'stall' and Synchronous logic at 'W_rd[4]'"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
Controller
stall
W_rd[4]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
124
124
MOD_IS_SYAS
Warning
"The design-unit 'RegFile' contains synchronous as well as asynchronous logic. Asynchronous logic is present at 'rs2_data_out[31]' and Synchronous logic at 'registers[2][31]'"
0
<label>

<string-helpers>
</string-helpers>
<message-args>
RegFile
rs2_data_out[31]
registers[2][31]
</message-args>
<waivers>
0
0
1
#MODULETUPLE#
1
Adder
1
1
#MODULETUPLE#
2
Mux
7
2
10
11
15
16
18
24
#MODULETUPLE#
3
Reg_PC
1
3
#MODULETUPLE#
4
SRAM
2
4
21
#MODULETUPLE#
5
Reg_D
1
5
#MODULETUPLE#
6
Decoder
1
6
#MODULETUPLE#
7
Controller
1
7
#MODULETUPLE#
8
Imme_Ext
1
8
#MODULETUPLE#
9
RegFile
1
9
#MODULETUPLE#
10
Reg_E
1
12
#MODULETUPLE#
11
Mux_3to1
2
13
14
#MODULETUPLE#
12
ALU
1
17
#MODULETUPLE#
13
JB_Unit
1
19
#MODULETUPLE#
14
Reg_M
1
20
#MODULETUPLE#
15
Reg_W
1
22
#MODULETUPLE#
16
LD_Filter
1
23
#INSTANCETUPLE#
1
adder
1
#INSTANCETUPLE#
2
mux_next_pc
2
#INSTANCETUPLE#
3
reg_pc
3
#INSTANCETUPLE#
4
im
4
#INSTANCETUPLE#
5
reg_d
5
#INSTANCETUPLE#
6
decoder
6
#INSTANCETUPLE#
7
controller
7
#INSTANCETUPLE#
8
imme_ext
8
#INSTANCETUPLE#
9
regfile
9
#INSTANCETUPLE#
10
mux_d_rs1_data
2
#INSTANCETUPLE#
11
mux_d_rs2_data
2
#INSTANCETUPLE#
12
reg_e
10
#INSTANCETUPLE#
13
mux_newest_rs1_data
11
#INSTANCETUPLE#
14
mux_newest_rs2_data
11
#INSTANCETUPLE#
15
mux_alu_oper1
2
#INSTANCETUPLE#
16
mux_alu_oper2
2
#INSTANCETUPLE#
17
alu
12
#INSTANCETUPLE#
18
mux_jb_oper
2
#INSTANCETUPLE#
19
jb_unit
13
#INSTANCETUPLE#
20
reg_m
14
#INSTANCETUPLE#
21
dm
4
#INSTANCETUPLE#
22
reg_w
15
#INSTANCETUPLE#
23
ld_filter
16
#INSTANCETUPLE#
24
mux_wb
2
<source-checksums>
0
<tag-defenition>
20

23

   module top (clk1,reset,out);
   input clk1,reset;
   reg [7:0] count1;
   output [7:0] out;
   always @(posedge clk1)begin
     if(!reset)begin
       count1 <= 8'b00000000;
     end
     else begin
       if (count1 == 8'b11111110)
       begin
          count1 <= 8'b00000000;
       end
       else begin
         count1 = count1+ 8'b00000010;
       end
     end
   end
   assign out = count1;
   endmodule
   In the given example, a violation is reported for count1, in which the signal
   does not toggle to its original value at any point of time.
ARY_IS_OOBI
20
   A bit/part select reference in an expression has an index specification
   outside of the defined range of the variable.
   This can lead to unexpected results. It is
   recommended that this reference be modified such that the index/subrange
   falls within the defined range.
   The following code illustrates the problem.
   module test1 (a, b, out1);
   input [3:0] a;
   input [3:0] b;
   output out1;
   wire [3:0] a;
   reg [2:0] out1;
   wire [2:-1] q;
   wire [2:-4] w;
   always @(a or b)
       out1 = q[4] & b[3];
       assign a[3] = out1[3];
     assign q = w[1+:3];
   endmodule
   In the above code, 'q[4]' and 'out1[3]' are used, which are outside the defined range.
ASG_IS_XRCH
12
   A reachable X assignment was detected in the design.
   If the X assignment is reachable, it will become
   an active X source. 'X' source present in the design can lead to unexpected functionality.

   The following examples illustrates this problem:
   always @(port_a or port_b or port_c or port_d)
   casez(port_d)
       2'b00: port_e = port_a;
       2'b01: port_e = port_b;
       2'b10: port_e = port_c;
       2'b11: port_e = 4'b00xx;
   endcase
BLK_NO_RCHB
20
   Unreachable block statement was detected. This needs to be reviewed to determine if this is intentional or undesired. RTL needs to be modified accordingly.
   The following example illustrates the issue:

   module blkif (out, a, b);
   input a, b;
   output out;
   reg out;
   wire sel;
   assign sel = 1'b1;
   always @(sel or a or b)
   begin
   if (sel)
       out <= a;
   else
       out <= b;
   end
  endmodule
  In the given example, a violation is reported as 'sel' has a
  a constant value due to which one branch of the 'if' block is not reachable.

BUS_IS_CONT
8
   The specified bus has multiple drivers which can
   be active simultaneously. This may lead to signal/register
   having undefined/unexpected value.

   The following example illustrates the problem:
   assign sig_a = var_a;
   assign sig_a = var_b;
   In the above example, 'sig_a' is multiply driven.
BUS_IS_FLOT
21
   A bus without any driver was detected. This could be unintentional and can lead to unexpected functionality.

   Following example illustrates this scenario:
   module mod_a(port_a, port_b, port_c, reg_a, reg_b, reg_c);
       input [1:0] port_a, port_b, port_c;
       output [1:0] reg_a, reg_b, reg_c;
       reg  [1:0] reg_a;
       reg  [1:0] reg_b;
       reg  [1:0] reg_c;
       wire [1:0] wir_a;
       wire [1:0] wir_b;
       wire [1:0] wir_c;

       assign wire_a = port_a;
       assign reg_a = wir_a;
       assign reg_b = wir_b;

   endmodule

   reg_b is a floating bus.
   Design needs to be remodelled to avoid this problem.
CAS_IS_DFRC
31
   The case statement has a default case which is reachable. This could be a result of an incompletely specified case.
   The following example illustrates this scenario:

   module FSM (clk, rst);
   input clk, rst;
   reg [2:0] state, next;
   wire en;
   always @(posedge clk)
       if (rst)
           state <= 3'b000;
       else
           state <= next;
   always @(state)
   begin
   case(state)
       3'b000:
           next = 3'b001;
       3'b001:
           if (en)
               next = 3'b010;
           else
               next = 3'b011;
       3'b010:
               next = 3'b100;
       3'b011:
               next = 3'b101;
       default:
               next = 3'bxxx;
   endcase
   end
   endmodule
CAS_NO_PRIO
16
   The keywords 'unique' and 'priority' indicate the intent that the case statement will have exactly one case item that matches the case expression. However, the specified case statement, qualified with a'priority' keyword, does not have all the cases covered.
   The following example illustrates this problem:
   module mod_a (port_a, port_b, port_c);
       input [3:0] port_a;
       input [1:0] port_c;
       output port_b;
       reg port_b;
       always @(port_c)
       begin
           priority case(port_c)
           2'b01 : port_b = port_a[1];
           2'b10 : port_b = port_a[2];
           2'b11 : port_b = port_a[3];
       endcase
       end
   endmodule
CAS_NO_UNIQ
18
   The keywords 'unique' and 'priority' indicate the intent that the case statement will have exactly one case item that matches the case expression. However, the specified case statement, qualified with a'unique' keyword, has more than one case item that matches the
   case expression.
   The following example illustrates this problem:
   reg  [3:0]  reg_a;
   always @(posedge clk)
   begin
       reg_a = 12;
       unique case ( reg_a )
       6, 12, 14:  out_a = 32'd10012;
       2, 6, 7:    out_a = 32'd10015;
       3, 12, 10:  out_a = 32'd50009;
       default:    out_a = 32'd0;
   endcase
   end

   In the above code example, 'reg_a' is used as the case expression in a
   'unique case' statement, where two of the case item expressions are 12.
   It is recommended that case item expressions are mutually exclusive.
EXP_IS_OVFL
20
   Arithmetic operation results in overflow of bits leading to potential loss of data.
   The following example illustrates the problem:

   module mod_a();
       reg  [1:0] reg_a;
       reg  [1:0] reg_b;
       reg  [1:0] reg_c;
       wire [1:0] wir_a;
       wire [1:0] wir_b;
       wire [1:0] wir_c;
       assign wir_a = reg_a + 2'd2;
       assign wir_b = reg_b + 2'b11;
       assign wir_c = reg_c - 2'b11;
   endmodule

   In the above code, 2-bit wires, wir_a, wir_b, wir_c
   are being assigned a value that can be greater than
   the maximum value that it can hold. This can lead to loss
   of bits.
   Remodel the design to avoid this violation.
FSM_IS_DLCK
45
   A deadlock situation has been detected for a state of the FSM. This can occur if either
   there is no outgoing edge from the current state or the condition of the outgoing edge
   cannot be met. To avoid this violation, modify the RTL and rerun the design.
   Consider the given example:
   module FSM (din, a_rst, clk, z_o);
      input  din, a_rst,clk;
      output z_o;
      reg z_o;
      parameter [1:0] s0=0, s1=1, s2=2;
      reg [1:0] ps, ns;
      // sequential block
      always @ (posedge clk or posedge a_rst)
      begin: seq_block
         if (a_rst)
            ps = s0;
         else
            ps = ns;
      end

      // combinational block
      always @ (ps or din)
      begin: comb_block
         ns  = s0;
         z_o = 1'b1;
         case (ps)
           s0: begin
             z_o = 1'b0;
              end
           s1: begin
                if (din == 1'b0)
                   ns = s0;
                else
                   ns = s2;
              end
           s2: begin
                if (din == 1'b1)
                   ns = s1;
                else
                   ns = s0;
              end
         endcase
      end
   endmodule
   In the given example, after reaching s0, the design remains in that state.
   This means that a deadlock has been reached, and a violation is reported.
FSM_IS_LLCK
62
   Livelock condition detected for the FSM. The states of the processes involved in this
   condition constantly change with regard to one another but do not progress to some other state.
   To avoid this violation, modify the RTL and rerun the design.
   Consider the given example:
   module FSM (err, ack,req, clk, rst);
   output err;
   output [3:0] ack;
   input [3:0] req;
   input clk, rst;
   reg err;
   reg [3:0] ack;
   reg [2:0] state, next;
   integer i;
   always @(posedge clk)
      if (rst)
        state <= 3'b000;
      else
        state <= next;
   always @(state or req)
   begin
      next = 3'bxxx;
      err = 0;
      ack = 0;
    case(state)
           3'b000: begin
                  case(req)
                     4'b0001 : next = 3'b001;
                     default : next = 3'b000;
                 endcase
                 end
           3'b001: begin
                  case(req)
                     4'b0010 : next = 3'b010;
                     default : next = 3'b001;
                 endcase
                 ack[0] = 1;
                 ack[1] = 1;
               end
           3'b010: begin
                  case(req)
                     4'b0100 : next = 3'b011;
                 endcase
                 ack[1] = 1;
                 ack[2] = 1;
               end
           3'b011: begin
                  case(req)
                     4'b1000 : next = 3'b100; // missing default statement
                 endcase
                 ack[3] = 1;
               end
           3'b100: begin
                  case(req)
                     4'b0000 : next = 3'b000;
                     default : next = 3'b100;
                 endcase
                 err = 1;
                 end
      endcase
      end
   endmodule
   In the given example, a Livelock is detected at state 3'b011 and a violation is reported.
FSM_NO_MTRN
36
   An unreachable consequent transition in a FSM has been detected. There is no
   scenario where the mentioned source state will move to the first target state
   and then to the next target state in sequence.

   The following example illustrates this scenario:

   module FSM (clk, rst);
   input clk, rst;
   reg [2:0] state, next;
   wire en;
   always @(posedge clk)
       if (rst)
           state <= 2'b00;
       else
           state <= next;
   always @(state)
   begin
   case(state)
          2'b00:
            next = 2'b01;
           2'b01:
             if (en)
                 next = 2'b10;
             else
                 next = 2'b11;
           2'b10:
             next = 2'b11;
           2'b11:
             next = 2'b00;
           default:
             next = 2'bxx;
   endcase
   end
   endmodule

   In this example, if 'en' is stuck at 1'b0, the transition from 2'b01 to 2'b10 and then to 2'b11 is unreachable.
FSM_NO_RCHB
33
   There are unreachable states in the specified FSM. The unreachable
   states may create extra states that were not intended.
   The tool is unable to perform analysis for reachable states if variables
   are used in the combinational logic for the next state computations
   and therefore, takes a pessimistic approach.

   params FSMURS { fsm_states_in_default_clause="no/yes" }
   The default value for this parameter is 'no'.
   By default, the states that can only be reached from the default clause
   of the case statement are not considered for next state computations
   and are reported as unreachable states in the FSM.
   When the value of the parameter is set to 'yes', the tool
   considers the states in the default clause of the case statement as
   reachable.

   The following code illustrates the occurrence of FSMURS

   pro_comb : process (fsm, d)
   begin
       case fsm is
         when State_0 =>
             z <= '0';
             next_fsm <= State_1;
         when State_1 =>
             z <= '1';
             next_fsm <= State_0;
         when State_2 =>
             z <= d;
             next_fsm <= State_0;
       end case;
   end process pro_comb;
   In the above code,'State_2' is reported as an unreachable state because
  there is no path to this state from any other valid state in the FSM.
FSM_NO_TRRN
33
   An unreachable transition in a FSM has been detected. There is no scenario where the mentioned source state will move to the mentioned target state.
   The following example illustrates this scenario:

   module FSM (clk, rst);
   input clk, rst;
   reg [1:0] state, next;
   wire en;
   always @(posedge clk)
      if (rst)
        state <= 2'b00;
      else
        state <= next;
   always @(state)
   begin
   case(state)
           2'b00:
             next = 2'b01;
           2'b01:
               if (en)
                   next = 2'b10;
               else
                   next = 2'b11;
           2'b10:
               next = 2'b11;
           2'b11:
               next = 2'b00;
           default:
               next = 2'bxx;
   endcase
   end
   endmodule

   In this example, if 'en' is stuck at 1'b0, the transition from 2'b01 to 2'b10 is unreachable.
MOD_IS_FCMB
55
    A combinational loop has been detected involving the listed
    signals/wires/expressions. As Per RMM section 5.5.3, you should avoid
    combinational feedback that is looping of combinational processes.
    The following code illustrates the occurrence of MOD_IS_FCMB.

    library ieee;
    use ieee.std_logic_1164.all;
    entity TEST is
      port (
      a,b,c,d,e,f: buffer std_logic;
      o ,o2 : out std_logic);
    end;

    Architecture structural of test is
    component NAND_2
    port (I0, I1: in std_logic;
          o: buffer std_logic);
    end component;

    component OR_2
       port (I0, I1: in std_logic;
             o:      buffer std_logic);
    end component;
    begin
       x1: NAND_2 port map (a, b,c);
       x2: OR_2 port map (c,d,b);
    end structural;
    library ieee;
    use ieee.std_logic_1164.all;

    entity nand_2 is
    port (I0, I1: in std_logic;
         o: buffer std_logic);
    end;
    architecture dataflow of NAND_2 is
    begin
       O <= I0 nand I1;
    end dataflow;

    library ieee;
    use ieee.std_logic_1164.all;

    entity OR_2 is
    port (I0, I1: in std_logic;
           o : buffer std_logic);
    end entity;

    architecture dataflow of OR_2 is
    begin
       O <= I0 or I1;
    end dataflow;

    In the above example, "c" is NAND of "a" and "b" and "b" is OR of "c" and "d"
    resulting in a combinational feedback loop between c and b. This kind of
    looping of combinational processes is not a good design practice.
SIG_IS_DLCK
46
   A deadlock situation has been detected for a signal.
   To avoid this violation, modify the RTL and rerun the design.
   Consider the given example:

   module FSM (din, a_rst, clk, z_o);
     input  din, a_rst,clk;
     output z_o;
     reg z_o;
     parameter [1:0] s0=0, s1=1, s2=2;
     reg [1:0] ps, ns;
     // sequential block
     always @ (posedge clk or posedge a_rst)
     begin: seq_block
       if (a_rst)
          ps = s0;
       else
          ps = ns;
     end

     // combinational block
     always @ (ps or din)
     begin: comb_block
        ns  = s0;
        z_o = 1'b1;
        case (ps)
          s0: begin
           z_o = 1'b0;
              end
          s1: begin
                if (din == 1'b0)
                  ns = s0;
                else
                  ns = s2;
              end
          s2: begin
                if (din == 1'b1)
                  ns = s1;
                else
                 ns = s0;
             end
           endcase
         end
    endmodule

   In the given example, after reaching s0, the design remains in that state.
   This means that a deadlock has been reached, and a violation is reported
SIG_IS_STCK
17
   A logic element stuck at a constant value has been detected. There is no design scenario where the logic element will get any other value.
   The following example illustrates this scenario

   module mod_a(clk, rst, port_a, port_b);
      input clk, rst, port_a;
      output port_b;
      reg port_b;
      always @(posedge clk or negedge rst)
      begin
      if (!rst)
          port_b = 1'b1;
      else
          port_b = port_a | 1'b1;
      end
   endmodule
   In this example 'port_b' is always stuck at '1'b1'.
   To avoid this violation, modify the RTL.
SIG_NO_TGFL
24
   The signal has not toggled from 1 to 0. Modify the RTL and rerun the design.
   Consider the given example:
   module top (clk1,reset,out);
   input clk1,reset;
   reg [7:0] count1;
   output [7:0] out;
   always @(posedge clk1)begin
     if(!reset)begin
       count1 <= 8'b00000000;
     end
     else begin
       if (count1 == 8'b11111110)
       begin
          count1 <= 8'b00000000;
       end
       else begin
         count1 = count1+ 8'b00000010;
       end
     end
   end
   assign out = count1;
   endmodule
   In the given example, a violation is reported for count1, in which the signal
   does not toggle from 1 to 0 at any point of time.
SIG_NO_TGRS
25
   The signal has not toggled from 0 to 1. Modify the RTL and rerun the design.
   Consider the given example:

   module top (clk1,reset,out);
   input clk1,reset;
   reg [7:0] count1;
   output [7:0] out;
   always @(posedge clk1)begin
     if(!reset)begin
       count1 <= 8'b00000000;
     end
     else begin
       if (count1 == 8'b11111110)
       begin
          count1 <= 8'b00000000;
       end
       else begin
         count1 = count1+ 8'b00000010;
       end
     end
   end
   assign out = count1;
   endmodule
   In the given example, a violation is reported for LSB of count1, in which
   the signal does not toggle from 0 to1 at any point of time.
<superLintPoiType-tagAndMessage>
20
ARITHMETIC_OVERFLOW
EXP_IS_OVFL
Arithmetic overflow failure found.
COMBINATIONAL_LOOP
MOD_IS_FCMB
Combinational loop detected passing through: "%1"
CONTENTION_BUS
BUS_IS_CONT
Contention bus failure found in bus "%1".
DEAD_CODE
BLK_NO_RCHB
The block is not reachable.
DEFAULT_CASE
CAS_IS_DFRC
A reachable default case was found.
FLOATING_BUS
BUS_IS_FLOT
Floating bus failure found in bus "%1".
FSM_MULTI_TRANS_COVER
FSM_NO_MTRN
Unreachable consequence transitions (%d1->%d2->%d3) found in the FSM "%1".
FSM_STATE_COVER
FSM_NO_RCHB
Unreachable states found (%d) in the FSM "%1".
FSM_STATE_DEADLOCK
FSM_IS_DLCK
A deadlock situation was found (%d) for a state of the FSM "%1".
FSM_STATE_LIVELOCK
FSM_IS_LLCK
Livelock condition found (%d) in the FSM "%1".
FSM_TRANS_COVER
FSM_NO_TRRN
Unreachable transitions found (%d1->%d2) in the FSM "%1".
OUT_OF_BOUND_INDEXING
ARY_IS_OOBI
Out-of-bound indexing failure found.
PRIORITY_CASE
CAS_NO_PRIO
Priority case failure found.
SIGNALS_DEADLOCK_SIGNALS
SIG_IS_DLCK
The signal "%1" is a deadlock signal.
SIGNALS_STUCKAT
SIG_IS_STCK
The signal "%1" is stuck-at %s.
SIGNALS_TOGGLE_FALL
SIG_NO_TGFL
The signal "%1" has not toggled from 1 to 0.
SIGNALS_TOGGLE_RISE
SIG_NO_TGRS
The signal "%1" has not toggled from 0 to 1.
SIGNALS_TOGGLE_STABLE
SIG_NO_TGST
The signal "%1" has not toggled stable.
UNIQUE_CASE
CAS_NO_UNIQ
Unique case failure found.
X_ASSIGNMENT
ASG_IS_XRCH
A reachable x-assignment was found.
<top-model-name>
Top
<progress-events>
0
<alias-tag>
0
<tag-mode>
0
<property-category-is-enabled>
0
<hal-category-is-enabled>
0
<candidate-merged-group>
124
$1./../src/Controller.v8686
./../src/Controller.v
86
86
1

<NewGroupType>
1
2
46
47
$1./../src/Controller.v8787
./../src/Controller.v
87
87
1

<NewGroupType>
1
1
48
$1./../src/Controller.v263263
./../src/Controller.v
263
263
1

<NewGroupType>
1
1
62
$2./../src/ALU.v2678
./../src/ALU.v
26
78
2

<NewGroupType>
1
1
73
$2./../src/ALU.v82127
./../src/ALU.v
82
127
2

<NewGroupType>
1
1
78
$5./../src/SRAM.v2626
./../src/SRAM.v
26
26
5

<NewGroupType>
1
1
91
$5./../src/SRAM.v3030
./../src/SRAM.v
30
30
5

<NewGroupType>
1
2
92
93
$5./../src/SRAM.v3535
./../src/SRAM.v
35
35
5

<NewGroupType>
1
1
94
$5./../src/SRAM.v3939
./../src/SRAM.v
39
39
5

<NewGroupType>
1
2
95
96
$5./../src/SRAM.v4444
./../src/SRAM.v
44
44
5

<NewGroupType>
1
1
97
$5./../src/SRAM.v4848
./../src/SRAM.v
48
48
5

<NewGroupType>
1
2
98
99
$5./../src/SRAM.v5656
./../src/SRAM.v
56
56
5

<NewGroupType>
1
3
100
101
102
$9./../src/ALU.v3131
./../src/ALU.v
31
31
9

<NewGroupType>
1
1
74
$9./../src/ALU.v3535
./../src/ALU.v
35
35
9

<NewGroupType>
1
1
75
$9./../src/ALU.v8585
./../src/ALU.v
85
85
9

<NewGroupType>
1
1
79
$9./../src/ALU.v131131
./../src/ALU.v
131
131
9

<NewGroupType>
1
1
82
$9./../src/ALU.v135135
./../src/ALU.v
135
135
9

<NewGroupType>
1
1
83
$9./../src/ALU.v139139
./../src/ALU.v
139
139
9

<NewGroupType>
1
1
84
$9./../src/ALU.v222222
./../src/ALU.v
222
222
9

<NewGroupType>
1
1
86
$9./../src/ALU.v226226
./../src/ALU.v
226
226
9

<NewGroupType>
1
1
87
$9./../src/Adder.v55
./../src/Adder.v
5
5
9

<NewGroupType>
1
1
14
$ALW_NR_TRIL./../src/Controller.v55105
./../src/Controller.v
55
105
ALW_NR_TRIL

<NewGroupType>
0
1
109
$ALW_NR_TRIL./../src/Controller.v176240
./../src/Controller.v
176
240
ALW_NR_TRIL

<NewGroupType>
0
1
106
$ALW_NR_TRIL./../src/Controller.v244271
./../src/Controller.v
244
271
ALW_NR_TRIL

<NewGroupType>
0
1
113
$ALW_NR_TRIL./../src/Controller.v274328
./../src/Controller.v
274
328
ALW_NR_TRIL

<NewGroupType>
0
1
115
$ALW_NR_TRIL./../src/Controller.v55105
./../src/Controller.v
55
105
ALW_NR_TRIL

<NewGroupType>
1
1
109
$ALW_NR_TRIL./../src/Controller.v244271
./../src/Controller.v
244
271
ALW_NR_TRIL

<NewGroupType>
1
1
113
$ALW_NR_TRIL./../src/Controller.v274328
./../src/Controller.v
274
328
ALW_NR_TRIL

<NewGroupType>
1
1
115
$ARY_MS_DRNG./../src/RegFile.v88
./../src/RegFile.v
8
8
ARY_MS_DRNG

<NewGroupType>
0
1
68
$ARY_MS_DRNG./../src/SRAM.v88
./../src/SRAM.v
8
8
ARY_MS_DRNG

<NewGroupType>
0
1
16
$ASG_NR_POVF./../src/ALU.v3131
./../src/ALU.v
31
31
ASG_NR_POVF

<NewGroupType>
0
1
74
$ASG_NR_POVF./../src/ALU.v3535
./../src/ALU.v
35
35
ASG_NR_POVF

<NewGroupType>
0
1
75
$ASG_NR_POVF./../src/ALU.v8585
./../src/ALU.v
85
85
ASG_NR_POVF

<NewGroupType>
0
1
79
$ASG_NR_POVF./../src/ALU.v131131
./../src/ALU.v
131
131
ASG_NR_POVF

<NewGroupType>
0
1
82
$ASG_NR_POVF./../src/ALU.v135135
./../src/ALU.v
135
135
ASG_NR_POVF

<NewGroupType>
0
1
83
$ASG_NR_POVF./../src/ALU.v139139
./../src/ALU.v
139
139
ASG_NR_POVF

<NewGroupType>
0
1
84
$ASG_NR_POVF./../src/ALU.v222222
./../src/ALU.v
222
222
ASG_NR_POVF

<NewGroupType>
0
1
86
$ASG_NR_POVF./../src/ALU.v226226
./../src/ALU.v
226
226
ASG_NR_POVF

<NewGroupType>
0
1
87
$ASG_NR_POVF./../src/Adder.v55
./../src/Adder.v
5
5
ASG_NR_POVF

<NewGroupType>
0
1
14
$CAS_NR_DEFA./../src/ALU.v2678
./../src/ALU.v
26
78
CAS_NR_DEFA

<NewGroupType>
0
1
73
$CAS_NR_DEFA./../src/ALU.v82127
./../src/ALU.v
82
127
CAS_NR_DEFA

<NewGroupType>
0
1
78
$CAS_NR_DEFX./../src/ALU.v23231
./../src/ALU.v
23
231
CAS_NR_DEFX

<NewGroupType>
1
2
85
88
$CAS_NR_DEFX./../src/ALU.v23231
./../src/ALU.v
23
231
CAS_NR_DEFX

<NewGroupType>
0
6
76
77
80
81
85
88
$CAS_NR_DEFX./../src/Controller.v178239
./../src/Controller.v
178
239
CAS_NR_DEFX

<NewGroupType>
0
3
59
60
61
$CAS_NR_DEFX./../src/Controller.v248265
./../src/Controller.v
248
265
CAS_NR_DEFX

<NewGroupType>
0
1
63
$CAS_NR_DEFX./../src/Controller.v276327
./../src/Controller.v
276
327
CAS_NR_DEFX

<NewGroupType>
0
2
64
65
$CAS_NR_DEFX./../src/Imme_Ext.v1254
./../src/Imme_Ext.v
12
54
CAS_NR_DEFX

<NewGroupType>
0
1
66
$CAS_NR_DEFX./../src/LD_Filter.v831
./../src/LD_Filter.v
8
31
CAS_NR_DEFX

<NewGroupType>
0
1
90
$CAS_NR_DEFX./../src/Mux_3to1.v924
./../src/Mux_3to1.v
9
24
CAS_NR_DEFX

<NewGroupType>
0
1
72
$CST_NR_MSBZ./../src/Controller.v8686
./../src/Controller.v
86
86
CST_NR_MSBZ

<NewGroupType>
0
1
47
$CST_NR_MSBZ./../src/Controller.v263263
./../src/Controller.v
263
263
CST_NR_MSBZ

<NewGroupType>
0
1
62
$FLP_NO_ASRT./../src/RegFile.v1629
./../src/RegFile.v
16
29
FLP_NO_ASRT

<NewGroupType>
0
1
117
$IDX_NR_DTTY./../src/RegFile.v2222
./../src/RegFile.v
22
22
IDX_NR_DTTY

<NewGroupType>
0
1
70
$IDX_NR_DTTY./../src/RegFile.v2626
./../src/RegFile.v
26
26
IDX_NR_DTTY

<NewGroupType>
0
1
71
$IDX_NR_DTTY./../src/SRAM.v1717
./../src/SRAM.v
17
17
IDX_NR_DTTY

<NewGroupType>
0
1
17
$IDX_NR_DTTY./../src/SRAM.v2121
./../src/SRAM.v
21
21
IDX_NR_DTTY

<NewGroupType>
0
1
18
$IDX_NR_DTTY./../src/SRAM.v2626
./../src/SRAM.v
26
26
IDX_NR_DTTY

<NewGroupType>
0
1
20
$IDX_NR_DTTY./../src/SRAM.v3030
./../src/SRAM.v
30
30
IDX_NR_DTTY

<NewGroupType>
0
1
23
$IDX_NR_DTTY./../src/SRAM.v3535
./../src/SRAM.v
35
35
IDX_NR_DTTY

<NewGroupType>
0
1
25
$IDX_NR_DTTY./../src/SRAM.v3939
./../src/SRAM.v
39
39
IDX_NR_DTTY

<NewGroupType>
0
1
28
$IDX_NR_DTTY./../src/SRAM.v4444
./../src/SRAM.v
44
44
IDX_NR_DTTY

<NewGroupType>
0
1
30
$IDX_NR_DTTY./../src/SRAM.v4848
./../src/SRAM.v
48
48
IDX_NR_DTTY

<NewGroupType>
0
1
33
$IDX_NR_LBOU./../src/SRAM.v2626
./../src/SRAM.v
26
26
IDX_NR_LBOU

<NewGroupType>
0
1
91
$IDX_NR_LBOU./../src/SRAM.v3030
./../src/SRAM.v
30
30
IDX_NR_LBOU

<NewGroupType>
0
1
93
$IDX_NR_LBOU./../src/SRAM.v3535
./../src/SRAM.v
35
35
IDX_NR_LBOU

<NewGroupType>
0
1
94
$IDX_NR_LBOU./../src/SRAM.v3939
./../src/SRAM.v
39
39
IDX_NR_LBOU

<NewGroupType>
0
1
96
$IDX_NR_LBOU./../src/SRAM.v4444
./../src/SRAM.v
44
44
IDX_NR_LBOU

<NewGroupType>
0
1
97
$IDX_NR_LBOU./../src/SRAM.v4848
./../src/SRAM.v
48
48
IDX_NR_LBOU

<NewGroupType>
0
1
99
$IDX_NR_ORNG./../src/SRAM.v3030
./../src/SRAM.v
30
30
IDX_NR_ORNG

<NewGroupType>
0
1
92
$IDX_NR_ORNG./../src/SRAM.v3939
./../src/SRAM.v
39
39
IDX_NR_ORNG

<NewGroupType>
0
1
95
$IDX_NR_ORNG./../src/SRAM.v4848
./../src/SRAM.v
48
48
IDX_NR_ORNG

<NewGroupType>
0
1
98
$IDX_NR_ORNG./../src/SRAM.v5656
./../src/SRAM.v
56
56
IDX_NR_ORNG

<NewGroupType>
0
3
100
101
102
$INP_NO_USED./../src/Decoder.v22
./../src/Decoder.v
2
2
INP_NO_USED

<NewGroupType>
0
3
39
40
41
$INP_NO_USED./../src/Imme_Ext.v22
./../src/Imme_Ext.v
2
2
INP_NO_USED

<NewGroupType>
0
1
67
$LAT_NR_BLAS./../src/ALU.v18232
./../src/ALU.v
18
232
LAT_NR_BLAS

<NewGroupType>
0
1
103
$LAT_NR_MXCB./../src/ALU.v18232
./../src/ALU.v
18
232
LAT_NR_MXCB

<NewGroupType>
0
1
118
$MOD_IS_SYAS./../src/Controller.v2323
./../src/Controller.v
23
23
MOD_IS_SYAS

<NewGroupType>
0
1
123
$MOD_IS_SYAS./../src/RegFile.v88
./../src/RegFile.v
8
8
MOD_IS_SYAS

<NewGroupType>
0
1
124
$MOD_NR_SYXZ./../src/Controller.v8686
./../src/Controller.v
86
86
MOD_NR_SYXZ

<NewGroupType>
0
1
46
$MOD_NR_SYXZ./../src/Controller.v8787
./../src/Controller.v
87
87
MOD_NR_SYXZ

<NewGroupType>
0
1
48
$NET_IS_INTB./../src/Controller.v176240
./../src/Controller.v
176
240
NET_IS_INTB

<NewGroupType>
1
1
110
$NET_IS_INTB./../src/Controller.v55105
./../src/Controller.v
55
105
NET_IS_INTB

<NewGroupType>
0
2
108
111
$NET_IS_INTB./../src/Controller.v176240
./../src/Controller.v
176
240
NET_IS_INTB

<NewGroupType>
0
3
105
107
110
$NET_IS_INTB./../src/Controller.v244271
./../src/Controller.v
244
271
NET_IS_INTB

<NewGroupType>
0
1
112
$NET_IS_INTB./../src/Controller.v274328
./../src/Controller.v
274
328
NET_IS_INTB

<NewGroupType>
0
2
114
116
$NET_IS_INTB./../src/Controller.v55105
./../src/Controller.v
55
105
NET_IS_INTB

<NewGroupType>
1
2
108
111
$NET_IS_INTB./../src/Controller.v244271
./../src/Controller.v
244
271
NET_IS_INTB

<NewGroupType>
1
1
112
$NET_IS_INTB./../src/Controller.v274328
./../src/Controller.v
274
328
NET_IS_INTB

<NewGroupType>
1
2
114
116
$NET_NO_LDDR./../src/SRAM.v88
./../src/SRAM.v
8
8
NET_NO_LDDR

<NewGroupType>
0
2
104
120
$NET_NO_LOAD./../src/ALU.v1010
./../src/ALU.v
10
10
NET_NO_LOAD

<NewGroupType>
0
1
119
$NET_NO_LOAD./Top.v2828
./Top.v
28
28
NET_NO_LOAD

<NewGroupType>
0
1
122
$OPR_NR_UCMP./../src/Controller.v117117
./../src/Controller.v
117
117
OPR_NR_UCMP

<NewGroupType>
1
1
50
$OPR_NR_UCMP./../src/Controller.v126126
./../src/Controller.v
126
126
OPR_NR_UCMP

<NewGroupType>
1
1
52
$OPR_NR_UCMP./../src/Controller.v141141
./../src/Controller.v
141
141
OPR_NR_UCMP

<NewGroupType>
1
1
53
$OPR_NR_UCMP./../src/Controller.v147147
./../src/Controller.v
147
147
OPR_NR_UCMP

<NewGroupType>
1
1
55
$OPR_NR_UCMP./../src/Controller.v157157
./../src/Controller.v
157
157
OPR_NR_UCMP

<NewGroupType>
1
1
56
$OPR_NR_UCMP./../src/Controller.v163163
./../src/Controller.v
163
163
OPR_NR_UCMP

<NewGroupType>
1
1
58
$OPR_NR_UCMP./../src/Controller.v3838
./../src/Controller.v
38
38
OPR_NR_UCMP

<NewGroupType>
0
1
42
$OPR_NR_UCMP./../src/Controller.v3939
./../src/Controller.v
39
39
OPR_NR_UCMP

<NewGroupType>
0
1
43
$OPR_NR_UCMP./../src/Controller.v117117
./../src/Controller.v
117
117
OPR_NR_UCMP

<NewGroupType>
0
1
50
$OPR_NR_UCMP./../src/Controller.v126126
./../src/Controller.v
126
126
OPR_NR_UCMP

<NewGroupType>
0
1
52
$OPR_NR_UCMP./../src/Controller.v141141
./../src/Controller.v
141
141
OPR_NR_UCMP

<NewGroupType>
0
1
53
$OPR_NR_UCMP./../src/Controller.v147147
./../src/Controller.v
147
147
OPR_NR_UCMP

<NewGroupType>
0
1
55
$OPR_NR_UCMP./../src/Controller.v157157
./../src/Controller.v
157
157
OPR_NR_UCMP

<NewGroupType>
0
1
56
$OPR_NR_UCMP./../src/Controller.v163163
./../src/Controller.v
163
163
OPR_NR_UCMP

<NewGroupType>
0
1
58
$OPR_NR_UCMP./../src/RegFile.v2020
./../src/RegFile.v
20
20
OPR_NR_UCMP

<NewGroupType>
0
1
69
$OPR_NR_UEAS./../src/SRAM.v2626
./../src/SRAM.v
26
26
OPR_NR_UEAS

<NewGroupType>
0
1
19
$OPR_NR_UEAS./../src/SRAM.v3030
./../src/SRAM.v
30
30
OPR_NR_UEAS

<NewGroupType>
0
2
21
22
$OPR_NR_UEAS./../src/SRAM.v3535
./../src/SRAM.v
35
35
OPR_NR_UEAS

<NewGroupType>
0
1
24
$OPR_NR_UEAS./../src/SRAM.v3939
./../src/SRAM.v
39
39
OPR_NR_UEAS

<NewGroupType>
0
2
26
27
$OPR_NR_UEAS./../src/SRAM.v4444
./../src/SRAM.v
44
44
OPR_NR_UEAS

<NewGroupType>
0
1
29
$OPR_NR_UEAS./../src/SRAM.v4848
./../src/SRAM.v
48
48
OPR_NR_UEAS

<NewGroupType>
0
2
31
32
$OPR_NR_UEAS./../src/SRAM.v5656
./../src/SRAM.v
56
56
OPR_NR_UEAS

<NewGroupType>
0
3
34
35
36
$OTP_NR_READ./../src/Controller.v117117
./../src/Controller.v
117
117
OTP_NR_READ

<NewGroupType>
1
1
49
$OTP_NR_READ./../src/Controller.v7474
./../src/Controller.v
74
74
OTP_NR_READ

<NewGroupType>
0
2
44
45
$OTP_NR_READ./../src/Controller.v117117
./../src/Controller.v
117
117
OTP_NR_READ

<NewGroupType>
0
1
49
$OTP_NR_READ./../src/Controller.v126126
./../src/Controller.v
126
126
OTP_NR_READ

<NewGroupType>
0
1
51
$OTP_NR_READ./../src/Controller.v147147
./../src/Controller.v
147
147
OTP_NR_READ

<NewGroupType>
0
1
54
$OTP_NR_READ./../src/Controller.v163163
./../src/Controller.v
163
163
OTP_NR_READ

<NewGroupType>
0
1
57
$OTP_NR_READ./../src/Reg_D.v1717
./../src/Reg_D.v
17
17
OTP_NR_READ

<NewGroupType>
0
1
37
$OTP_NR_READ./../src/Reg_D.v1818
./../src/Reg_D.v
18
18
OTP_NR_READ

<NewGroupType>
0
1
38
$OTP_NR_READ./../src/Reg_PC.v1717
./../src/Reg_PC.v
17
17
OTP_NR_READ

<NewGroupType>
0
1
15
$REG_NO_LOAD./../src/Reg_W.v55
./../src/Reg_W.v
5
5
REG_NO_LOAD

<NewGroupType>
0
1
121
$REG_NO_READ./../src/Reg_W.v55
./../src/Reg_W.v
5
5
REG_NO_READ

<NewGroupType>
0
1
89
<id-to-merged-signature>
222
14
<NewGroupType>
0
$ASG_NR_POVF./../src/Adder.v55
./../src/Adder.v
5
5
ASG_NR_POVF

0
14
<NewGroupType>
1
$9./../src/Adder.v55
./../src/Adder.v
5
5
9

1
15
<NewGroupType>
0
$OTP_NR_READ./../src/Reg_PC.v1717
./../src/Reg_PC.v
17
17
OTP_NR_READ

0
15
<NewGroupType>
1
$OTP_NR_READ./../src/Reg_PC.v1717
./../src/Reg_PC.v
17
17
OTP_NR_READ

1
16
<NewGroupType>
0
$ARY_MS_DRNG./../src/SRAM.v88
./../src/SRAM.v
8
8
ARY_MS_DRNG

0
16
<NewGroupType>
1
$ARY_MS_DRNG./../src/SRAM.v88
./../src/SRAM.v
8
8
ARY_MS_DRNG

1
17
<NewGroupType>
0
$IDX_NR_DTTY./../src/SRAM.v1717
./../src/SRAM.v
17
17
IDX_NR_DTTY

0
17
<NewGroupType>
1
$IDX_NR_DTTY./../src/SRAM.v1717
./../src/SRAM.v
17
17
IDX_NR_DTTY

1
18
<NewGroupType>
0
$IDX_NR_DTTY./../src/SRAM.v2121
./../src/SRAM.v
21
21
IDX_NR_DTTY

0
18
<NewGroupType>
1
$IDX_NR_DTTY./../src/SRAM.v2121
./../src/SRAM.v
21
21
IDX_NR_DTTY

1
19
<NewGroupType>
0
$OPR_NR_UEAS./../src/SRAM.v2626
./../src/SRAM.v
26
26
OPR_NR_UEAS

0
19
<NewGroupType>
1
$OPR_NR_UEAS./../src/SRAM.v2626
./../src/SRAM.v
26
26
OPR_NR_UEAS

1
20
<NewGroupType>
0
$IDX_NR_DTTY./../src/SRAM.v2626
./../src/SRAM.v
26
26
IDX_NR_DTTY

0
20
<NewGroupType>
1
$IDX_NR_DTTY./../src/SRAM.v2626
./../src/SRAM.v
26
26
IDX_NR_DTTY

1
21
<NewGroupType>
0
$OPR_NR_UEAS./../src/SRAM.v3030
./../src/SRAM.v
30
30
OPR_NR_UEAS

0
21
<NewGroupType>
1
$OPR_NR_UEAS./../src/SRAM.v3030
./../src/SRAM.v
30
30
OPR_NR_UEAS

1
22
<NewGroupType>
0
$OPR_NR_UEAS./../src/SRAM.v3030
./../src/SRAM.v
30
30
OPR_NR_UEAS

0
22
<NewGroupType>
1
$OPR_NR_UEAS./../src/SRAM.v3030
./../src/SRAM.v
30
30
OPR_NR_UEAS

1
23
<NewGroupType>
0
$IDX_NR_DTTY./../src/SRAM.v3030
./../src/SRAM.v
30
30
IDX_NR_DTTY

0
23
<NewGroupType>
1
$IDX_NR_DTTY./../src/SRAM.v3030
./../src/SRAM.v
30
30
IDX_NR_DTTY

1
24
<NewGroupType>
0
$OPR_NR_UEAS./../src/SRAM.v3535
./../src/SRAM.v
35
35
OPR_NR_UEAS

0
24
<NewGroupType>
1
$OPR_NR_UEAS./../src/SRAM.v3535
./../src/SRAM.v
35
35
OPR_NR_UEAS

1
25
<NewGroupType>
0
$IDX_NR_DTTY./../src/SRAM.v3535
./../src/SRAM.v
35
35
IDX_NR_DTTY

0
25
<NewGroupType>
1
$IDX_NR_DTTY./../src/SRAM.v3535
./../src/SRAM.v
35
35
IDX_NR_DTTY

1
26
<NewGroupType>
0
$OPR_NR_UEAS./../src/SRAM.v3939
./../src/SRAM.v
39
39
OPR_NR_UEAS

0
26
<NewGroupType>
1
$OPR_NR_UEAS./../src/SRAM.v3939
./../src/SRAM.v
39
39
OPR_NR_UEAS

1
27
<NewGroupType>
0
$OPR_NR_UEAS./../src/SRAM.v3939
./../src/SRAM.v
39
39
OPR_NR_UEAS

0
27
<NewGroupType>
1
$OPR_NR_UEAS./../src/SRAM.v3939
./../src/SRAM.v
39
39
OPR_NR_UEAS

1
28
<NewGroupType>
0
$IDX_NR_DTTY./../src/SRAM.v3939
./../src/SRAM.v
39
39
IDX_NR_DTTY

0
28
<NewGroupType>
1
$IDX_NR_DTTY./../src/SRAM.v3939
./../src/SRAM.v
39
39
IDX_NR_DTTY

1
29
<NewGroupType>
0
$OPR_NR_UEAS./../src/SRAM.v4444
./../src/SRAM.v
44
44
OPR_NR_UEAS

0
29
<NewGroupType>
1
$OPR_NR_UEAS./../src/SRAM.v4444
./../src/SRAM.v
44
44
OPR_NR_UEAS

1
30
<NewGroupType>
0
$IDX_NR_DTTY./../src/SRAM.v4444
./../src/SRAM.v
44
44
IDX_NR_DTTY

0
30
<NewGroupType>
1
$IDX_NR_DTTY./../src/SRAM.v4444
./../src/SRAM.v
44
44
IDX_NR_DTTY

1
31
<NewGroupType>
0
$OPR_NR_UEAS./../src/SRAM.v4848
./../src/SRAM.v
48
48
OPR_NR_UEAS

0
31
<NewGroupType>
1
$OPR_NR_UEAS./../src/SRAM.v4848
./../src/SRAM.v
48
48
OPR_NR_UEAS

1
32
<NewGroupType>
0
$OPR_NR_UEAS./../src/SRAM.v4848
./../src/SRAM.v
48
48
OPR_NR_UEAS

0
32
<NewGroupType>
1
$OPR_NR_UEAS./../src/SRAM.v4848
./../src/SRAM.v
48
48
OPR_NR_UEAS

1
33
<NewGroupType>
0
$IDX_NR_DTTY./../src/SRAM.v4848
./../src/SRAM.v
48
48
IDX_NR_DTTY

0
33
<NewGroupType>
1
$IDX_NR_DTTY./../src/SRAM.v4848
./../src/SRAM.v
48
48
IDX_NR_DTTY

1
34
<NewGroupType>
0
$OPR_NR_UEAS./../src/SRAM.v5656
./../src/SRAM.v
56
56
OPR_NR_UEAS

0
34
<NewGroupType>
1
$OPR_NR_UEAS./../src/SRAM.v5656
./../src/SRAM.v
56
56
OPR_NR_UEAS

1
35
<NewGroupType>
0
$OPR_NR_UEAS./../src/SRAM.v5656
./../src/SRAM.v
56
56
OPR_NR_UEAS

0
35
<NewGroupType>
1
$OPR_NR_UEAS./../src/SRAM.v5656
./../src/SRAM.v
56
56
OPR_NR_UEAS

1
36
<NewGroupType>
0
$OPR_NR_UEAS./../src/SRAM.v5656
./../src/SRAM.v
56
56
OPR_NR_UEAS

0
36
<NewGroupType>
1
$OPR_NR_UEAS./../src/SRAM.v5656
./../src/SRAM.v
56
56
OPR_NR_UEAS

1
37
<NewGroupType>
0
$OTP_NR_READ./../src/Reg_D.v1717
./../src/Reg_D.v
17
17
OTP_NR_READ

0
37
<NewGroupType>
1
$OTP_NR_READ./../src/Reg_D.v1717
./../src/Reg_D.v
17
17
OTP_NR_READ

1
38
<NewGroupType>
0
$OTP_NR_READ./../src/Reg_D.v1818
./../src/Reg_D.v
18
18
OTP_NR_READ

0
38
<NewGroupType>
1
$OTP_NR_READ./../src/Reg_D.v1818
./../src/Reg_D.v
18
18
OTP_NR_READ

1
39
<NewGroupType>
0
$INP_NO_USED./../src/Decoder.v22
./../src/Decoder.v
2
2
INP_NO_USED

0
39
<NewGroupType>
1
$INP_NO_USED./../src/Decoder.v22
./../src/Decoder.v
2
2
INP_NO_USED

1
40
<NewGroupType>
0
$INP_NO_USED./../src/Decoder.v22
./../src/Decoder.v
2
2
INP_NO_USED

0
40
<NewGroupType>
1
$INP_NO_USED./../src/Decoder.v22
./../src/Decoder.v
2
2
INP_NO_USED

1
41
<NewGroupType>
0
$INP_NO_USED./../src/Decoder.v22
./../src/Decoder.v
2
2
INP_NO_USED

0
41
<NewGroupType>
1
$INP_NO_USED./../src/Decoder.v22
./../src/Decoder.v
2
2
INP_NO_USED

1
42
<NewGroupType>
0
$OPR_NR_UCMP./../src/Controller.v3838
./../src/Controller.v
38
38
OPR_NR_UCMP

0
42
<NewGroupType>
1
$OPR_NR_UCMP./../src/Controller.v3838
./../src/Controller.v
38
38
OPR_NR_UCMP

1
43
<NewGroupType>
0
$OPR_NR_UCMP./../src/Controller.v3939
./../src/Controller.v
39
39
OPR_NR_UCMP

0
43
<NewGroupType>
1
$OPR_NR_UCMP./../src/Controller.v3939
./../src/Controller.v
39
39
OPR_NR_UCMP

1
44
<NewGroupType>
0
$OTP_NR_READ./../src/Controller.v7474
./../src/Controller.v
74
74
OTP_NR_READ

0
44
<NewGroupType>
1
$OTP_NR_READ./../src/Controller.v7474
./../src/Controller.v
74
74
OTP_NR_READ

1
45
<NewGroupType>
0
$OTP_NR_READ./../src/Controller.v7474
./../src/Controller.v
74
74
OTP_NR_READ

0
45
<NewGroupType>
1
$OTP_NR_READ./../src/Controller.v7474
./../src/Controller.v
74
74
OTP_NR_READ

1
46
<NewGroupType>
0
$MOD_NR_SYXZ./../src/Controller.v8686
./../src/Controller.v
86
86
MOD_NR_SYXZ

0
46
<NewGroupType>
1
$1./../src/Controller.v8686
./../src/Controller.v
86
86
1

1
47
<NewGroupType>
0
$CST_NR_MSBZ./../src/Controller.v8686
./../src/Controller.v
86
86
CST_NR_MSBZ

0
47
<NewGroupType>
1
$1./../src/Controller.v8686
./../src/Controller.v
86
86
1

1
48
<NewGroupType>
0
$MOD_NR_SYXZ./../src/Controller.v8787
./../src/Controller.v
87
87
MOD_NR_SYXZ

0
48
<NewGroupType>
1
$1./../src/Controller.v8787
./../src/Controller.v
87
87
1

1
49
<NewGroupType>
0
$OTP_NR_READ./../src/Controller.v117117
./../src/Controller.v
117
117
OTP_NR_READ

0
49
<NewGroupType>
1
$OTP_NR_READ./../src/Controller.v117117
./../src/Controller.v
117
117
OTP_NR_READ

1
50
<NewGroupType>
0
$OPR_NR_UCMP./../src/Controller.v117117
./../src/Controller.v
117
117
OPR_NR_UCMP

0
50
<NewGroupType>
1
$OPR_NR_UCMP./../src/Controller.v117117
./../src/Controller.v
117
117
OPR_NR_UCMP

1
51
<NewGroupType>
0
$OTP_NR_READ./../src/Controller.v126126
./../src/Controller.v
126
126
OTP_NR_READ

0
51
<NewGroupType>
1
$OTP_NR_READ./../src/Controller.v126126
./../src/Controller.v
126
126
OTP_NR_READ

1
52
<NewGroupType>
0
$OPR_NR_UCMP./../src/Controller.v126126
./../src/Controller.v
126
126
OPR_NR_UCMP

0
52
<NewGroupType>
1
$OPR_NR_UCMP./../src/Controller.v126126
./../src/Controller.v
126
126
OPR_NR_UCMP

1
53
<NewGroupType>
0
$OPR_NR_UCMP./../src/Controller.v141141
./../src/Controller.v
141
141
OPR_NR_UCMP

0
53
<NewGroupType>
1
$OPR_NR_UCMP./../src/Controller.v141141
./../src/Controller.v
141
141
OPR_NR_UCMP

1
54
<NewGroupType>
0
$OTP_NR_READ./../src/Controller.v147147
./../src/Controller.v
147
147
OTP_NR_READ

0
54
<NewGroupType>
1
$OTP_NR_READ./../src/Controller.v147147
./../src/Controller.v
147
147
OTP_NR_READ

1
55
<NewGroupType>
0
$OPR_NR_UCMP./../src/Controller.v147147
./../src/Controller.v
147
147
OPR_NR_UCMP

0
55
<NewGroupType>
1
$OPR_NR_UCMP./../src/Controller.v147147
./../src/Controller.v
147
147
OPR_NR_UCMP

1
56
<NewGroupType>
0
$OPR_NR_UCMP./../src/Controller.v157157
./../src/Controller.v
157
157
OPR_NR_UCMP

0
56
<NewGroupType>
1
$OPR_NR_UCMP./../src/Controller.v157157
./../src/Controller.v
157
157
OPR_NR_UCMP

1
57
<NewGroupType>
0
$OTP_NR_READ./../src/Controller.v163163
./../src/Controller.v
163
163
OTP_NR_READ

0
57
<NewGroupType>
1
$OTP_NR_READ./../src/Controller.v163163
./../src/Controller.v
163
163
OTP_NR_READ

1
58
<NewGroupType>
0
$OPR_NR_UCMP./../src/Controller.v163163
./../src/Controller.v
163
163
OPR_NR_UCMP

0
58
<NewGroupType>
1
$OPR_NR_UCMP./../src/Controller.v163163
./../src/Controller.v
163
163
OPR_NR_UCMP

1
59
<NewGroupType>
0
$CAS_NR_DEFX./../src/Controller.v178239
./../src/Controller.v
178
239
CAS_NR_DEFX

0
59
<NewGroupType>
1
$CAS_NR_DEFX./../src/Controller.v178239
./../src/Controller.v
178
239
CAS_NR_DEFX

1
60
<NewGroupType>
0
$CAS_NR_DEFX./../src/Controller.v178239
./../src/Controller.v
178
239
CAS_NR_DEFX

0
60
<NewGroupType>
1
$CAS_NR_DEFX./../src/Controller.v178239
./../src/Controller.v
178
239
CAS_NR_DEFX

1
61
<NewGroupType>
0
$CAS_NR_DEFX./../src/Controller.v178239
./../src/Controller.v
178
239
CAS_NR_DEFX

0
61
<NewGroupType>
1
$CAS_NR_DEFX./../src/Controller.v178239
./../src/Controller.v
178
239
CAS_NR_DEFX

1
62
<NewGroupType>
0
$CST_NR_MSBZ./../src/Controller.v263263
./../src/Controller.v
263
263
CST_NR_MSBZ

0
62
<NewGroupType>
1
$1./../src/Controller.v263263
./../src/Controller.v
263
263
1

1
63
<NewGroupType>
0
$CAS_NR_DEFX./../src/Controller.v248265
./../src/Controller.v
248
265
CAS_NR_DEFX

0
63
<NewGroupType>
1
$CAS_NR_DEFX./../src/Controller.v248265
./../src/Controller.v
248
265
CAS_NR_DEFX

1
64
<NewGroupType>
0
$CAS_NR_DEFX./../src/Controller.v276327
./../src/Controller.v
276
327
CAS_NR_DEFX

0
64
<NewGroupType>
1
$CAS_NR_DEFX./../src/Controller.v276327
./../src/Controller.v
276
327
CAS_NR_DEFX

1
65
<NewGroupType>
0
$CAS_NR_DEFX./../src/Controller.v276327
./../src/Controller.v
276
327
CAS_NR_DEFX

0
65
<NewGroupType>
1
$CAS_NR_DEFX./../src/Controller.v276327
./../src/Controller.v
276
327
CAS_NR_DEFX

1
66
<NewGroupType>
0
$CAS_NR_DEFX./../src/Imme_Ext.v1254
./../src/Imme_Ext.v
12
54
CAS_NR_DEFX

0
66
<NewGroupType>
1
$CAS_NR_DEFX./../src/Imme_Ext.v1254
./../src/Imme_Ext.v
12
54
CAS_NR_DEFX

1
67
<NewGroupType>
0
$INP_NO_USED./../src/Imme_Ext.v22
./../src/Imme_Ext.v
2
2
INP_NO_USED

0
67
<NewGroupType>
1
$INP_NO_USED./../src/Imme_Ext.v22
./../src/Imme_Ext.v
2
2
INP_NO_USED

1
68
<NewGroupType>
0
$ARY_MS_DRNG./../src/RegFile.v88
./../src/RegFile.v
8
8
ARY_MS_DRNG

0
68
<NewGroupType>
1
$ARY_MS_DRNG./../src/RegFile.v88
./../src/RegFile.v
8
8
ARY_MS_DRNG

1
69
<NewGroupType>
0
$OPR_NR_UCMP./../src/RegFile.v2020
./../src/RegFile.v
20
20
OPR_NR_UCMP

0
69
<NewGroupType>
1
$OPR_NR_UCMP./../src/RegFile.v2020
./../src/RegFile.v
20
20
OPR_NR_UCMP

1
70
<NewGroupType>
0
$IDX_NR_DTTY./../src/RegFile.v2222
./../src/RegFile.v
22
22
IDX_NR_DTTY

0
70
<NewGroupType>
1
$IDX_NR_DTTY./../src/RegFile.v2222
./../src/RegFile.v
22
22
IDX_NR_DTTY

1
71
<NewGroupType>
0
$IDX_NR_DTTY./../src/RegFile.v2626
./../src/RegFile.v
26
26
IDX_NR_DTTY

0
71
<NewGroupType>
1
$IDX_NR_DTTY./../src/RegFile.v2626
./../src/RegFile.v
26
26
IDX_NR_DTTY

1
72
<NewGroupType>
0
$CAS_NR_DEFX./../src/Mux_3to1.v924
./../src/Mux_3to1.v
9
24
CAS_NR_DEFX

0
72
<NewGroupType>
1
$CAS_NR_DEFX./../src/Mux_3to1.v924
./../src/Mux_3to1.v
9
24
CAS_NR_DEFX

1
73
<NewGroupType>
0
$CAS_NR_DEFA./../src/ALU.v2678
./../src/ALU.v
26
78
CAS_NR_DEFA

0
73
<NewGroupType>
1
$2./../src/ALU.v2678
./../src/ALU.v
26
78
2

1
74
<NewGroupType>
0
$ASG_NR_POVF./../src/ALU.v3131
./../src/ALU.v
31
31
ASG_NR_POVF

0
74
<NewGroupType>
1
$9./../src/ALU.v3131
./../src/ALU.v
31
31
9

1
75
<NewGroupType>
0
$ASG_NR_POVF./../src/ALU.v3535
./../src/ALU.v
35
35
ASG_NR_POVF

0
75
<NewGroupType>
1
$9./../src/ALU.v3535
./../src/ALU.v
35
35
9

1
76
<NewGroupType>
0
$CAS_NR_DEFX./../src/ALU.v23231
./../src/ALU.v
23
231
CAS_NR_DEFX

0
76
<NewGroupType>
1
$CAS_NR_DEFX./../src/ALU.v2678
./../src/ALU.v
26
78
CAS_NR_DEFX

1
77
<NewGroupType>
0
$CAS_NR_DEFX./../src/ALU.v23231
./../src/ALU.v
23
231
CAS_NR_DEFX

0
77
<NewGroupType>
1
$CAS_NR_DEFX./../src/ALU.v2678
./../src/ALU.v
26
78
CAS_NR_DEFX

1
78
<NewGroupType>
0
$CAS_NR_DEFA./../src/ALU.v82127
./../src/ALU.v
82
127
CAS_NR_DEFA

0
78
<NewGroupType>
1
$2./../src/ALU.v82127
./../src/ALU.v
82
127
2

1
79
<NewGroupType>
0
$ASG_NR_POVF./../src/ALU.v8585
./../src/ALU.v
85
85
ASG_NR_POVF

0
79
<NewGroupType>
1
$9./../src/ALU.v8585
./../src/ALU.v
85
85
9

1
80
<NewGroupType>
0
$CAS_NR_DEFX./../src/ALU.v23231
./../src/ALU.v
23
231
CAS_NR_DEFX

0
80
<NewGroupType>
1
$CAS_NR_DEFX./../src/ALU.v82127
./../src/ALU.v
82
127
CAS_NR_DEFX

1
81
<NewGroupType>
0
$CAS_NR_DEFX./../src/ALU.v23231
./../src/ALU.v
23
231
CAS_NR_DEFX

0
81
<NewGroupType>
1
$CAS_NR_DEFX./../src/ALU.v82127
./../src/ALU.v
82
127
CAS_NR_DEFX

1
82
<NewGroupType>
0
$ASG_NR_POVF./../src/ALU.v131131
./../src/ALU.v
131
131
ASG_NR_POVF

0
82
<NewGroupType>
1
$9./../src/ALU.v131131
./../src/ALU.v
131
131
9

1
83
<NewGroupType>
0
$ASG_NR_POVF./../src/ALU.v135135
./../src/ALU.v
135
135
ASG_NR_POVF

0
83
<NewGroupType>
1
$9./../src/ALU.v135135
./../src/ALU.v
135
135
9

1
84
<NewGroupType>
0
$ASG_NR_POVF./../src/ALU.v139139
./../src/ALU.v
139
139
ASG_NR_POVF

0
84
<NewGroupType>
1
$9./../src/ALU.v139139
./../src/ALU.v
139
139
9

1
85
<NewGroupType>
0
$CAS_NR_DEFX./../src/ALU.v23231
./../src/ALU.v
23
231
CAS_NR_DEFX

0
85
<NewGroupType>
1
$CAS_NR_DEFX./../src/ALU.v23231
./../src/ALU.v
23
231
CAS_NR_DEFX

1
86
<NewGroupType>
0
$ASG_NR_POVF./../src/ALU.v222222
./../src/ALU.v
222
222
ASG_NR_POVF

0
86
<NewGroupType>
1
$9./../src/ALU.v222222
./../src/ALU.v
222
222
9

1
87
<NewGroupType>
0
$ASG_NR_POVF./../src/ALU.v226226
./../src/ALU.v
226
226
ASG_NR_POVF

0
87
<NewGroupType>
1
$9./../src/ALU.v226226
./../src/ALU.v
226
226
9

1
88
<NewGroupType>
0
$CAS_NR_DEFX./../src/ALU.v23231
./../src/ALU.v
23
231
CAS_NR_DEFX

0
88
<NewGroupType>
1
$CAS_NR_DEFX./../src/ALU.v23231
./../src/ALU.v
23
231
CAS_NR_DEFX

1
89
<NewGroupType>
0
$REG_NO_READ./../src/Reg_W.v55
./../src/Reg_W.v
5
5
REG_NO_READ

0
89
<NewGroupType>
1
$REG_NO_READ./../src/Reg_W.v55
./../src/Reg_W.v
5
5
REG_NO_READ

1
90
<NewGroupType>
0
$CAS_NR_DEFX./../src/LD_Filter.v831
./../src/LD_Filter.v
8
31
CAS_NR_DEFX

0
90
<NewGroupType>
1
$CAS_NR_DEFX./../src/LD_Filter.v831
./../src/LD_Filter.v
8
31
CAS_NR_DEFX

1
91
<NewGroupType>
0
$IDX_NR_LBOU./../src/SRAM.v2626
./../src/SRAM.v
26
26
IDX_NR_LBOU

0
91
<NewGroupType>
1
$5./../src/SRAM.v2626
./../src/SRAM.v
26
26
5

1
92
<NewGroupType>
0
$IDX_NR_ORNG./../src/SRAM.v3030
./../src/SRAM.v
30
30
IDX_NR_ORNG

0
92
<NewGroupType>
1
$5./../src/SRAM.v3030
./../src/SRAM.v
30
30
5

1
93
<NewGroupType>
0
$IDX_NR_LBOU./../src/SRAM.v3030
./../src/SRAM.v
30
30
IDX_NR_LBOU

0
93
<NewGroupType>
1
$5./../src/SRAM.v3030
./../src/SRAM.v
30
30
5

1
94
<NewGroupType>
0
$IDX_NR_LBOU./../src/SRAM.v3535
./../src/SRAM.v
35
35
IDX_NR_LBOU

0
94
<NewGroupType>
1
$5./../src/SRAM.v3535
./../src/SRAM.v
35
35
5

1
95
<NewGroupType>
0
$IDX_NR_ORNG./../src/SRAM.v3939
./../src/SRAM.v
39
39
IDX_NR_ORNG

0
95
<NewGroupType>
1
$5./../src/SRAM.v3939
./../src/SRAM.v
39
39
5

1
96
<NewGroupType>
0
$IDX_NR_LBOU./../src/SRAM.v3939
./../src/SRAM.v
39
39
IDX_NR_LBOU

0
96
<NewGroupType>
1
$5./../src/SRAM.v3939
./../src/SRAM.v
39
39
5

1
97
<NewGroupType>
0
$IDX_NR_LBOU./../src/SRAM.v4444
./../src/SRAM.v
44
44
IDX_NR_LBOU

0
97
<NewGroupType>
1
$5./../src/SRAM.v4444
./../src/SRAM.v
44
44
5

1
98
<NewGroupType>
0
$IDX_NR_ORNG./../src/SRAM.v4848
./../src/SRAM.v
48
48
IDX_NR_ORNG

0
98
<NewGroupType>
1
$5./../src/SRAM.v4848
./../src/SRAM.v
48
48
5

1
99
<NewGroupType>
0
$IDX_NR_LBOU./../src/SRAM.v4848
./../src/SRAM.v
48
48
IDX_NR_LBOU

0
99
<NewGroupType>
1
$5./../src/SRAM.v4848
./../src/SRAM.v
48
48
5

1
100
<NewGroupType>
0
$IDX_NR_ORNG./../src/SRAM.v5656
./../src/SRAM.v
56
56
IDX_NR_ORNG

0
100
<NewGroupType>
1
$5./../src/SRAM.v5656
./../src/SRAM.v
56
56
5

1
101
<NewGroupType>
0
$IDX_NR_ORNG./../src/SRAM.v5656
./../src/SRAM.v
56
56
IDX_NR_ORNG

0
101
<NewGroupType>
1
$5./../src/SRAM.v5656
./../src/SRAM.v
56
56
5

1
102
<NewGroupType>
0
$IDX_NR_ORNG./../src/SRAM.v5656
./../src/SRAM.v
56
56
IDX_NR_ORNG

0
102
<NewGroupType>
1
$5./../src/SRAM.v5656
./../src/SRAM.v
56
56
5

1
103
<NewGroupType>
0
$LAT_NR_BLAS./../src/ALU.v18232
./../src/ALU.v
18
232
LAT_NR_BLAS

0
103
<NewGroupType>
1
$LAT_NR_BLAS./../src/ALU.v18232
./../src/ALU.v
18
232
LAT_NR_BLAS

1
104
<NewGroupType>
0
$NET_NO_LDDR./../src/SRAM.v88
./../src/SRAM.v
8
8
NET_NO_LDDR

0
104
<NewGroupType>
1
$NET_NO_LDDR./../src/SRAM.v88
./../src/SRAM.v
8
8
NET_NO_LDDR

1
105
<NewGroupType>
0
$NET_IS_INTB./../src/Controller.v176240
./../src/Controller.v
176
240
NET_IS_INTB

0
105
<NewGroupType>
1
$NET_IS_INTB./../src/Controller.v176240
./../src/Controller.v
176
240
NET_IS_INTB

1
106
<NewGroupType>
0
$ALW_NR_TRIL./../src/Controller.v176240
./../src/Controller.v
176
240
ALW_NR_TRIL

0
106
<NewGroupType>
1
$ALW_NR_TRIL./../src/Controller.v176240
./../src/Controller.v
176
240
ALW_NR_TRIL

1
107
<NewGroupType>
0
$NET_IS_INTB./../src/Controller.v176240
./../src/Controller.v
176
240
NET_IS_INTB

0
107
<NewGroupType>
1
$NET_IS_INTB./../src/Controller.v176240
./../src/Controller.v
176
240
NET_IS_INTB

1
108
<NewGroupType>
0
$NET_IS_INTB./../src/Controller.v55105
./../src/Controller.v
55
105
NET_IS_INTB

0
108
<NewGroupType>
1
$NET_IS_INTB./../src/Controller.v55105
./../src/Controller.v
55
105
NET_IS_INTB

1
109
<NewGroupType>
0
$ALW_NR_TRIL./../src/Controller.v55105
./../src/Controller.v
55
105
ALW_NR_TRIL

0
109
<NewGroupType>
1
$ALW_NR_TRIL./../src/Controller.v55105
./../src/Controller.v
55
105
ALW_NR_TRIL

1
110
<NewGroupType>
0
$NET_IS_INTB./../src/Controller.v176240
./../src/Controller.v
176
240
NET_IS_INTB

0
110
<NewGroupType>
1
$NET_IS_INTB./../src/Controller.v176240
./../src/Controller.v
176
240
NET_IS_INTB

1
111
<NewGroupType>
0
$NET_IS_INTB./../src/Controller.v55105
./../src/Controller.v
55
105
NET_IS_INTB

0
111
<NewGroupType>
1
$NET_IS_INTB./../src/Controller.v55105
./../src/Controller.v
55
105
NET_IS_INTB

1
112
<NewGroupType>
0
$NET_IS_INTB./../src/Controller.v244271
./../src/Controller.v
244
271
NET_IS_INTB

0
112
<NewGroupType>
1
$NET_IS_INTB./../src/Controller.v244271
./../src/Controller.v
244
271
NET_IS_INTB

1
113
<NewGroupType>
0
$ALW_NR_TRIL./../src/Controller.v244271
./../src/Controller.v
244
271
ALW_NR_TRIL

0
113
<NewGroupType>
1
$ALW_NR_TRIL./../src/Controller.v244271
./../src/Controller.v
244
271
ALW_NR_TRIL

1
114
<NewGroupType>
0
$NET_IS_INTB./../src/Controller.v274328
./../src/Controller.v
274
328
NET_IS_INTB

0
114
<NewGroupType>
1
$NET_IS_INTB./../src/Controller.v274328
./../src/Controller.v
274
328
NET_IS_INTB

1
115
<NewGroupType>
0
$ALW_NR_TRIL./../src/Controller.v274328
./../src/Controller.v
274
328
ALW_NR_TRIL

0
115
<NewGroupType>
1
$ALW_NR_TRIL./../src/Controller.v274328
./../src/Controller.v
274
328
ALW_NR_TRIL

1
116
<NewGroupType>
0
$NET_IS_INTB./../src/Controller.v274328
./../src/Controller.v
274
328
NET_IS_INTB

0
116
<NewGroupType>
1
$NET_IS_INTB./../src/Controller.v274328
./../src/Controller.v
274
328
NET_IS_INTB

1
117
<NewGroupType>
0
$FLP_NO_ASRT./../src/RegFile.v1629
./../src/RegFile.v
16
29
FLP_NO_ASRT

0
117
<NewGroupType>
1
$FLP_NO_ASRT./../src/RegFile.v1629
./../src/RegFile.v
16
29
FLP_NO_ASRT

1
118
<NewGroupType>
0
$LAT_NR_MXCB./../src/ALU.v18232
./../src/ALU.v
18
232
LAT_NR_MXCB

0
118
<NewGroupType>
1
$LAT_NR_MXCB./../src/ALU.v18232
./../src/ALU.v
18
232
LAT_NR_MXCB

1
119
<NewGroupType>
0
$NET_NO_LOAD./../src/ALU.v1010
./../src/ALU.v
10
10
NET_NO_LOAD

0
119
<NewGroupType>
1
$NET_NO_LOAD./../src/ALU.v1010
./../src/ALU.v
10
10
NET_NO_LOAD

1
120
<NewGroupType>
0
$NET_NO_LDDR./../src/SRAM.v88
./../src/SRAM.v
8
8
NET_NO_LDDR

0
120
<NewGroupType>
1
$NET_NO_LDDR./../src/SRAM.v88
./../src/SRAM.v
8
8
NET_NO_LDDR

1
121
<NewGroupType>
0
$REG_NO_LOAD./../src/Reg_W.v55
./../src/Reg_W.v
5
5
REG_NO_LOAD

0
121
<NewGroupType>
1
$REG_NO_LOAD./../src/Reg_W.v55
./../src/Reg_W.v
5
5
REG_NO_LOAD

1
122
<NewGroupType>
0
$NET_NO_LOAD./Top.v2828
./Top.v
28
28
NET_NO_LOAD

0
122
<NewGroupType>
1
$NET_NO_LOAD./Top.v2828
./Top.v
28
28
NET_NO_LOAD

1
123
<NewGroupType>
0
$MOD_IS_SYAS./../src/Controller.v2323
./../src/Controller.v
23
23
MOD_IS_SYAS

0
123
<NewGroupType>
1
$MOD_IS_SYAS./../src/Controller.v2323
./../src/Controller.v
23
23
MOD_IS_SYAS

1
124
<NewGroupType>
0
$MOD_IS_SYAS./../src/RegFile.v88
./../src/RegFile.v
8
8
MOD_IS_SYAS

0
124
<NewGroupType>
1
$MOD_IS_SYAS./../src/RegFile.v88
./../src/RegFile.v
8
8
MOD_IS_SYAS

1
<propertyId-to-fsmInfo>
0
<fsmName-to-idleState>
0
<fsmName-to-disablingState>
0
<idToPrimaryGroupData>
111
124
2
-1
<priority>
4
0
123
2
-1
<priority>
4
0
122
2
-1
<priority>
3
0
121
2
-1
<priority>
3
0
120
2
-1
<priority>
3
0
119
2
-1
<priority>
3
0
118
2
-1
<priority>
2
0
117
2
-1
<priority>
1
0
116
2
-1
<priority>
1
0
115
2
-1
<priority>
3
0
114
2
-1
<priority>
1
0
113
2
-1
<priority>
3
0
112
2
-1
<priority>
1
0
111
2
-1
<priority>
1
0
110
2
-1
<priority>
1
0
59
2
-1
<priority>
3
0
58
2
-1
<priority>
3
0
57
2
-1
<priority>
3
0
56
2
-1
<priority>
3
0
55
2
-1
<priority>
3
0
54
2
-1
<priority>
3
0
53
2
-1
<priority>
3
0
52
2
-1
<priority>
3
0
51
2
-1
<priority>
3
0
50
2
-1
<priority>
3
0
49
2
-1
<priority>
3
0
48
2
-1
<priority>
0
0
47
2
-1
<priority>
0
0
46
2
-1
<priority>
0
0
45
2
-1
<priority>
3
0
44
2
-1
<priority>
3
0
43
2
-1
<priority>
3
0
42
2
-1
<priority>
3
0
41
2
-1
<priority>
1
0
40
2
-1
<priority>
1
0
39
2
-1
<priority>
1
0
38
2
-1
<priority>
3
0
37
2
-1
<priority>
3
0
36
2
-1
<priority>
3
0
14
2
-1
<priority>
3
0
15
2
-1
<priority>
3
0
16
2
-1
<priority>
3
0
17
2
-1
<priority>
1
0
18
2
-1
<priority>
1
0
19
2
-1
<priority>
3
0
20
2
-1
<priority>
1
0
21
2
-1
<priority>
3
0
22
2
-1
<priority>
3
0
23
2
-1
<priority>
1
0
24
2
-1
<priority>
3
0
25
2
-1
<priority>
1
0
26
2
-1
<priority>
3
0
27
2
-1
<priority>
3
0
28
2
-1
<priority>
1
0
29
2
-1
<priority>
3
0
30
2
-1
<priority>
1
0
31
2
-1
<priority>
3
0
32
2
-1
<priority>
3
0
33
2
-1
<priority>
1
0
34
2
-1
<priority>
3
0
35
2
-1
<priority>
3
0
60
2
-1
<priority>
3
0
61
2
-1
<priority>
3
0
62
2
-1
<priority>
0
0
63
2
-1
<priority>
3
0
64
2
-1
<priority>
3
0
65
2
-1
<priority>
3
0
66
2
-1
<priority>
3
0
67
2
-1
<priority>
1
0
68
2
-1
<priority>
3
0
69
2
-1
<priority>
3
0
70
2
-1
<priority>
1
0
71
2
-1
<priority>
1
0
72
2
-1
<priority>
3
0
73
2
-1
<priority>
3
0
74
2
-1
<priority>
3
0
75
2
-1
<priority>
3
0
76
2
-1
<priority>
3
0
77
2
-1
<priority>
3
0
78
2
-1
<priority>
3
0
79
2
-1
<priority>
3
0
80
2
-1
<priority>
3
0
81
2
-1
<priority>
3
0
82
2
-1
<priority>
3
0
83
2
-1
<priority>
3
0
84
2
-1
<priority>
3
0
85
2
-1
<priority>
3
0
86
2
-1
<priority>
3
0
87
2
-1
<priority>
3
0
88
2
-1
<priority>
3
0
89
2
-1
<priority>
1
0
90
2
-1
<priority>
3
0
91
2
-1
<priority>
2
0
92
2
-1
<priority>
2
0
93
2
-1
<priority>
2
0
94
2
-1
<priority>
2
0
95
2
-1
<priority>
2
0
96
2
-1
<priority>
2
0
97
2
-1
<priority>
2
0
98
2
-1
<priority>
2
0
99
2
-1
<priority>
2
0
100
2
-1
<priority>
2
0
101
2
-1
<priority>
2
0
102
2
-1
<priority>
2
0
103
2
-1
<priority>
2
0
104
2
-1
<priority>
3
0
105
2
-1
<priority>
1
0
106
2
-1
<priority>
3
0
107
2
-1
<priority>
1
0
108
2
-1
<priority>
1
0
109
2
-1
<priority>
3
0
<verificMsgData>
13
1
2
3
4
5
6
7
8
9
10
11
12
13
<isNewFlowUsed>
1
