#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Aug  4 17:09:45 2023
# Process ID: 127533
# Current directory: /home/ICer/Project/project_skeleton_sp22/hardware
# Command line: vivado
# Log file: /home/ICer/Project/project_skeleton_sp22/hardware/vivado.log
# Journal file: /home/ICer/Project/project_skeleton_sp22/hardware/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ICer/Project/project_skeleton_sp22/hardware/z1top_proj/z1top_proj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 6576.379 ; gain = 118.879 ; free physical = 1141 ; free virtual = 14773
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Netlist 29-17] Analyzing 206 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 7393.070 ; gain = 0.000 ; free physical = 360 ; free virtual = 14002
Restored from archive | CPU: 0.180000 secs | Memory: 3.750809 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 7393.070 ; gain = 0.000 ; free physical = 360 ; free virtual = 14002
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7393.070 ; gain = 0.000 ; free physical = 360 ; free virtual = 14003
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 25 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 7578.555 ; gain = 952.219 ; free physical = 265 ; free virtual = 13915
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_run synth_2 -flow {Vivado Synthesis 2019} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a35tfgg484-2
current_run [get_runs synth_2]
set_property STEPS.SYNTH_DESIGN.ARGS.FANOUT_LIMIT 10 [get_runs synth_2]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_runs synth_2 -jobs 3
[Fri Aug  4 17:24:30 2023] Launched synth_2...
Run output will be captured here: /home/ICer/Project/project_skeleton_sp22/hardware/z1top_proj/z1top_proj.runs/synth_2/runme.log
close_design
launch_runs impl_2 -jobs 3
[Fri Aug  4 17:25:24 2023] Launched impl_2...
Run output will be captured here: /home/ICer/Project/project_skeleton_sp22/hardware/z1top_proj/z1top_proj.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 206 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.18 . Memory (MB): peak = 7578.555 ; gain = 0.000 ; free physical = 1240 ; free virtual = 13534
Restored from archive | CPU: 0.190000 secs | Memory: 4.525665 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.18 . Memory (MB): peak = 7578.555 ; gain = 0.000 ; free physical = 1240 ; free virtual = 13534
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7578.555 ; gain = 0.000 ; free physical = 1240 ; free virtual = 13535
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 25 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

report_timing -from [get_pins cpu/dmem/mem_reg_3_1/CLKARDCLK] -to [get_pins {cpu/imem/mem_reg_3_2/ADDRARDADDR[11]}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Timing 38-78] ReportTimingParams: -from_pins  -to_pins  -max_paths 10 -nworst 1 -delay_type min_max -sort_by group.
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tfgg484-2
Top: z1top
WARNING: [Synth 8-992] EXM_pc is already implicitly declared earlier [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/Riscv151.v:257]
WARNING: [Synth 8-992] pcplusfour is already implicitly declared earlier [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/Riscv151.v:439]
WARNING: [Synth 8-6901] identifier 'buttons_pressed' is used before its declaration [/home/ICer/Project/project_skeleton_sp22/hardware/src/z1top.v:56]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 7706.840 ; gain = 0.000 ; free physical = 943 ; free virtual = 13382
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'z1top' [/home/ICer/Project/project_skeleton_sp22/hardware/src/z1top.v:3]
	Parameter CPU_CLOCK_PERIOD bound to: 17 - type: integer 
	Parameter CPU_CLOCK_FREQ bound to: 58823529 - type: integer 
	Parameter B_SAMPLE_CNT_MAX bound to: 29412 - type: integer 
	Parameter B_PULSE_CNT_MAX bound to: 200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz' [/home/ICer/Project/project_skeleton_sp22/hardware/src/clk_wiz.v:58]
	Parameter CLKIN1_PERIOD bound to: 20 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 20 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/home/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/home/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61199]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 20 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 20.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 17 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (2#1) [/home/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61199]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/home/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz' (4#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/clk_wiz.v:58]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/ICer/Project/project_skeleton_sp22/hardware/src/io_circuits/debouncer.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter SAMPLE_CNT_MAX bound to: 29412 - type: integer 
	Parameter PULSE_CNT_MAX bound to: 200 - type: integer 
	Parameter WRAPPING_CNT_WIDTH bound to: 15 - type: integer 
	Parameter SAT_CNT_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [/home/ICer/Project/project_skeleton_sp22/hardware/src/io_circuits/synchronizer.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (5#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/io_circuits/synchronizer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (6#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/io_circuits/debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'Riscv151' [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/Riscv151.v:1]
	Parameter CPU_CLOCK_FREQ bound to: 58823529 - type: integer 
	Parameter RESET_PC bound to: 1073741824 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter BIOS_MIF_HEX bound to: bios151v3.mif - type: string 
	Parameter BIOS_AWIDTH bound to: 11 - type: integer 
	Parameter BIOS_DWIDTH bound to: 32 - type: integer 
	Parameter DMEM_AWIDTH bound to: 14 - type: integer 
	Parameter DMEM_DWIDTH bound to: 32 - type: integer 
	Parameter IMEM_AWIDTH bound to: 14 - type: integer 
	Parameter IMEM_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SYNC_ROM_DP' [/home/ICer/Project/project_skeleton_sp22/hardware/src/EECS151.v:235]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter MIF_HEX bound to: bios151v3.mif - type: string 
	Parameter MIF_BIN bound to: (null) - type: string 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/home/ICer/Project/project_skeleton_sp22/hardware/src/EECS151.v:247]
INFO: [Synth 8-3876] $readmem data file 'bios151v3.mif' is read successfully [/home/ICer/Project/project_skeleton_sp22/hardware/src/EECS151.v:252]
INFO: [Synth 8-6155] done synthesizing module 'SYNC_ROM_DP' (7#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/EECS151.v:235]
INFO: [Synth 8-6157] synthesizing module 'SYNC_RAM_WBE' [/home/ICer/Project/project_skeleton_sp22/hardware/src/EECS151.v:385]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter DEPTH bound to: 16384 - type: integer 
	Parameter MIF_HEX bound to: (null) - type: string 
	Parameter MIF_BIN bound to: (null) - type: string 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/ICer/Project/project_skeleton_sp22/hardware/src/EECS151.v:399]
INFO: [Synth 8-6155] done synthesizing module 'SYNC_RAM_WBE' (8#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/EECS151.v:385]
INFO: [Synth 8-6157] synthesizing module 'SYNC_RAM_DP_WBE' [/home/ICer/Project/project_skeleton_sp22/hardware/src/EECS151.v:431]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter DEPTH bound to: 16384 - type: integer 
	Parameter MIF_HEX bound to: (null) - type: string 
	Parameter MIF_BIN bound to: (null) - type: string 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/ICer/Project/project_skeleton_sp22/hardware/src/EECS151.v:451]
INFO: [Synth 8-6155] done synthesizing module 'SYNC_RAM_DP_WBE' (9#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/EECS151.v:431]
INFO: [Synth 8-6157] synthesizing module 'REG_FILES' [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/ID/REG_FILES.v:2]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter MIF_HEX bound to: (null) - type: string 
	Parameter MIF_BIN bound to: (null) - type: string 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/ID/REG_FILES.v:20]
INFO: [Synth 8-6155] done synthesizing module 'REG_FILES' (10#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/ID/REG_FILES.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [/home/ICer/Project/project_skeleton_sp22/hardware/src/io_circuits/uart_receiver.v:2]
	Parameter CLOCK_FREQ bound to: 58823529 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter SYMBOL_EDGE_TIME bound to: 510 - type: integer 
	Parameter SAMPLE_TIME bound to: 255 - type: integer 
	Parameter CLOCK_COUNTER_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'REGISTER_CE' [/home/ICer/Project/project_skeleton_sp22/hardware/src/EECS151.v:38]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_CE' (11#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/EECS151.v:38]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_R_CE' [/home/ICer/Project/project_skeleton_sp22/hardware/src/EECS151.v:63]
	Parameter N bound to: 4 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_R_CE' (12#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/EECS151.v:63]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_R_CE__parameterized0' [/home/ICer/Project/project_skeleton_sp22/hardware/src/EECS151.v:63]
	Parameter N bound to: 9 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_R_CE__parameterized0' (12#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/EECS151.v:63]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_R_CE__parameterized1' [/home/ICer/Project/project_skeleton_sp22/hardware/src/EECS151.v:63]
	Parameter N bound to: 1 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_R_CE__parameterized1' (12#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/EECS151.v:63]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (13#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/io_circuits/uart_receiver.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [/home/ICer/Project/project_skeleton_sp22/hardware/src/io_circuits/uart_transmitter.v:1]
	Parameter CLOCK_FREQ bound to: 58823529 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter SYMBOL_EDGE_TIME bound to: 510 - type: integer 
	Parameter CLOCK_COUNTER_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (14#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/io_circuits/uart_transmitter.v:1]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/IF/pc_reg.v:2]
	Parameter RESET_PC bound to: 1073741824 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (15#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/IF/pc_reg.v:2]
INFO: [Synth 8-6157] synthesizing module 'branch_predictor' [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/IF/branch_predictor.v:11]
	Parameter PC_WIDTH bound to: 32 - type: integer 
	Parameter LINES bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bp_cache' [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/IF/bp_cache.v:8]
	Parameter AWIDTH bound to: 30 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter LINES bound to: 128 - type: integer 
	Parameter size_tag bound to: 23 - type: integer 
	Parameter size_data bound to: 2 - type: integer 
	Parameter index bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bp_cache' (16#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/IF/bp_cache.v:8]
INFO: [Synth 8-6157] synthesizing module 'sat_updn' [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/IF/sat_updn.v:6]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat_updn' (17#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/IF/sat_updn.v:6]
INFO: [Synth 8-6155] done synthesizing module 'branch_predictor' (18#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/IF/branch_predictor.v:11]
INFO: [Synth 8-6157] synthesizing module 'control' [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/ID/control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'control' (19#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/ID/control.v:1]
INFO: [Synth 8-6157] synthesizing module 'immgen' [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/ID/immgen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'immgen' (20#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/ID/immgen.v:1]
INFO: [Synth 8-6157] synthesizing module 'id_exm_regs' [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/ID/id_exm_regs.v:1]
INFO: [Synth 8-6155] done synthesizing module 'id_exm_regs' (21#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/ID/id_exm_regs.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/EXM/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (22#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/EXM/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Data_align' [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/EXM/Data_align.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Data_align' (23#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/EXM/Data_align.v:1]
INFO: [Synth 8-6157] synthesizing module 'Branch_Comp' [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/EXM/Branch_comp.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Branch_Comp' (24#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/EXM/Branch_comp.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCSrc' [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/EXM/PCSrc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PCSrc' (25#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/EXM/PCSrc.v:1]
INFO: [Synth 8-6157] synthesizing module 'WEN_align' [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/EXM/WEN_align.v:1]
INFO: [Synth 8-6155] done synthesizing module 'WEN_align' (26#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/EXM/WEN_align.v:1]
INFO: [Synth 8-6157] synthesizing module 'Forwarding' [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/EXM/Forwarding.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Forwarding' (27#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/EXM/Forwarding.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'regq1src' does not match port width (1) of module 'Forwarding' [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/Riscv151.v:366]
WARNING: [Synth 8-689] width (32) of port connection 'regq2src' does not match port width (1) of module 'Forwarding' [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/Riscv151.v:367]
INFO: [Synth 8-6157] synthesizing module 'DMEM_Wen' [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/EXM/DMEM_Wen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DMEM_Wen' (28#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/EXM/DMEM_Wen.v:1]
INFO: [Synth 8-6157] synthesizing module 'IMEM_Wen' [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/EXM/IMEM_Wen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IMEM_Wen' (29#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/EXM/IMEM_Wen.v:1]
INFO: [Synth 8-6157] synthesizing module 'Uart_if' [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/EXM/Uart_if.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Uart_if' (30#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/EXM/Uart_if.v:1]
INFO: [Synth 8-6157] synthesizing module 'Cycle_Counters' [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/EXM/Cycle_Counters.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Cycle_Counters' (31#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/EXM/Cycle_Counters.v:1]
INFO: [Synth 8-6157] synthesizing module 'Inst_Counters' [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/EXM/Inst_Counters.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Inst_Counters' (32#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/EXM/Inst_Counters.v:1]
INFO: [Synth 8-6157] synthesizing module 'CSR' [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/EXM/CSR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CSR' (33#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/EXM/CSR.v:1]
INFO: [Synth 8-6157] synthesizing module 'exm_wb_regs' [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/EXM/exm_wb_regs.v:1]
INFO: [Synth 8-6155] done synthesizing module 'exm_wb_regs' (34#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/EXM/exm_wb_regs.v:1]
INFO: [Synth 8-6157] synthesizing module 'LDX' [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/WB/LDX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'LDX' (35#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/WB/LDX.v:1]
WARNING: [Synth 8-3848] Net imem_dina in module/entity Riscv151 does not have driver. [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/Riscv151.v:67]
WARNING: [Synth 8-3848] Net imem_wea in module/entity Riscv151 does not have driver. [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/Riscv151.v:68]
INFO: [Synth 8-6155] done synthesizing module 'Riscv151' (36#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/Riscv151.v:1]
INFO: [Synth 8-6155] done synthesizing module 'z1top' (37#1) [/home/ICer/Project/project_skeleton_sp22/hardware/src/z1top.v:3]
WARNING: [Synth 8-3331] design LDX has unconnected port address[31]
WARNING: [Synth 8-3331] design LDX has unconnected port address[30]
WARNING: [Synth 8-3331] design LDX has unconnected port address[29]
WARNING: [Synth 8-3331] design LDX has unconnected port address[28]
WARNING: [Synth 8-3331] design LDX has unconnected port address[27]
WARNING: [Synth 8-3331] design LDX has unconnected port address[26]
WARNING: [Synth 8-3331] design LDX has unconnected port address[25]
WARNING: [Synth 8-3331] design LDX has unconnected port address[24]
WARNING: [Synth 8-3331] design LDX has unconnected port address[23]
WARNING: [Synth 8-3331] design LDX has unconnected port address[22]
WARNING: [Synth 8-3331] design LDX has unconnected port address[21]
WARNING: [Synth 8-3331] design LDX has unconnected port address[20]
WARNING: [Synth 8-3331] design LDX has unconnected port address[19]
WARNING: [Synth 8-3331] design LDX has unconnected port address[18]
WARNING: [Synth 8-3331] design LDX has unconnected port address[17]
WARNING: [Synth 8-3331] design LDX has unconnected port address[16]
WARNING: [Synth 8-3331] design LDX has unconnected port address[15]
WARNING: [Synth 8-3331] design LDX has unconnected port address[14]
WARNING: [Synth 8-3331] design LDX has unconnected port address[13]
WARNING: [Synth 8-3331] design LDX has unconnected port address[12]
WARNING: [Synth 8-3331] design LDX has unconnected port address[11]
WARNING: [Synth 8-3331] design LDX has unconnected port address[10]
WARNING: [Synth 8-3331] design LDX has unconnected port address[9]
WARNING: [Synth 8-3331] design LDX has unconnected port address[8]
WARNING: [Synth 8-3331] design LDX has unconnected port address[7]
WARNING: [Synth 8-3331] design LDX has unconnected port address[6]
WARNING: [Synth 8-3331] design LDX has unconnected port address[5]
WARNING: [Synth 8-3331] design LDX has unconnected port address[4]
WARNING: [Synth 8-3331] design LDX has unconnected port address[3]
WARNING: [Synth 8-3331] design LDX has unconnected port address[2]
WARNING: [Synth 8-3331] design CSR has unconnected port inst[19]
WARNING: [Synth 8-3331] design CSR has unconnected port inst[18]
WARNING: [Synth 8-3331] design CSR has unconnected port inst[17]
WARNING: [Synth 8-3331] design CSR has unconnected port inst[16]
WARNING: [Synth 8-3331] design CSR has unconnected port inst[15]
WARNING: [Synth 8-3331] design CSR has unconnected port inst[14]
WARNING: [Synth 8-3331] design CSR has unconnected port inst[13]
WARNING: [Synth 8-3331] design CSR has unconnected port inst[12]
WARNING: [Synth 8-3331] design CSR has unconnected port inst[11]
WARNING: [Synth 8-3331] design CSR has unconnected port inst[10]
WARNING: [Synth 8-3331] design CSR has unconnected port inst[9]
WARNING: [Synth 8-3331] design CSR has unconnected port inst[8]
WARNING: [Synth 8-3331] design CSR has unconnected port inst[7]
WARNING: [Synth 8-3331] design CSR has unconnected port inst[1]
WARNING: [Synth 8-3331] design CSR has unconnected port inst[0]
WARNING: [Synth 8-3331] design Uart_if has unconnected port din[31]
WARNING: [Synth 8-3331] design Uart_if has unconnected port din[30]
WARNING: [Synth 8-3331] design Uart_if has unconnected port din[29]
WARNING: [Synth 8-3331] design Uart_if has unconnected port din[28]
WARNING: [Synth 8-3331] design Uart_if has unconnected port din[27]
WARNING: [Synth 8-3331] design Uart_if has unconnected port din[26]
WARNING: [Synth 8-3331] design Uart_if has unconnected port din[25]
WARNING: [Synth 8-3331] design Uart_if has unconnected port din[24]
WARNING: [Synth 8-3331] design Uart_if has unconnected port din[23]
WARNING: [Synth 8-3331] design Uart_if has unconnected port din[22]
WARNING: [Synth 8-3331] design Uart_if has unconnected port din[21]
WARNING: [Synth 8-3331] design Uart_if has unconnected port din[20]
WARNING: [Synth 8-3331] design Uart_if has unconnected port din[19]
WARNING: [Synth 8-3331] design Uart_if has unconnected port din[18]
WARNING: [Synth 8-3331] design Uart_if has unconnected port din[17]
WARNING: [Synth 8-3331] design Uart_if has unconnected port din[16]
WARNING: [Synth 8-3331] design Uart_if has unconnected port din[15]
WARNING: [Synth 8-3331] design Uart_if has unconnected port din[14]
WARNING: [Synth 8-3331] design Uart_if has unconnected port din[13]
WARNING: [Synth 8-3331] design Uart_if has unconnected port din[12]
WARNING: [Synth 8-3331] design Uart_if has unconnected port din[11]
WARNING: [Synth 8-3331] design Uart_if has unconnected port din[10]
WARNING: [Synth 8-3331] design Uart_if has unconnected port din[9]
WARNING: [Synth 8-3331] design Uart_if has unconnected port din[8]
WARNING: [Synth 8-3331] design Uart_if has unconnected port wbe[3]
WARNING: [Synth 8-3331] design Uart_if has unconnected port wbe[2]
WARNING: [Synth 8-3331] design Uart_if has unconnected port wbe[1]
WARNING: [Synth 8-3331] design Uart_if has unconnected port inst[31]
WARNING: [Synth 8-3331] design Uart_if has unconnected port inst[30]
WARNING: [Synth 8-3331] design Uart_if has unconnected port inst[29]
WARNING: [Synth 8-3331] design Uart_if has unconnected port inst[28]
WARNING: [Synth 8-3331] design Uart_if has unconnected port inst[27]
WARNING: [Synth 8-3331] design Uart_if has unconnected port inst[26]
WARNING: [Synth 8-3331] design Uart_if has unconnected port inst[25]
WARNING: [Synth 8-3331] design Uart_if has unconnected port inst[24]
WARNING: [Synth 8-3331] design Uart_if has unconnected port inst[23]
WARNING: [Synth 8-3331] design Uart_if has unconnected port inst[22]
WARNING: [Synth 8-3331] design Uart_if has unconnected port inst[21]
WARNING: [Synth 8-3331] design Uart_if has unconnected port inst[20]
WARNING: [Synth 8-3331] design Uart_if has unconnected port inst[19]
WARNING: [Synth 8-3331] design Uart_if has unconnected port inst[18]
WARNING: [Synth 8-3331] design Uart_if has unconnected port inst[17]
WARNING: [Synth 8-3331] design Uart_if has unconnected port inst[16]
WARNING: [Synth 8-3331] design Uart_if has unconnected port inst[15]
WARNING: [Synth 8-3331] design Uart_if has unconnected port inst[14]
WARNING: [Synth 8-3331] design Uart_if has unconnected port inst[13]
WARNING: [Synth 8-3331] design Uart_if has unconnected port inst[12]
WARNING: [Synth 8-3331] design Uart_if has unconnected port inst[11]
WARNING: [Synth 8-3331] design Uart_if has unconnected port inst[10]
WARNING: [Synth 8-3331] design Uart_if has unconnected port inst[9]
WARNING: [Synth 8-3331] design Uart_if has unconnected port inst[8]
WARNING: [Synth 8-3331] design Uart_if has unconnected port inst[7]
WARNING: [Synth 8-3331] design Uart_if has unconnected port inst[1]
WARNING: [Synth 8-3331] design Uart_if has unconnected port inst[0]
WARNING: [Synth 8-3331] design IMEM_Wen has unconnected port Pc[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 7706.840 ; gain = 0.000 ; free physical = 944 ; free virtual = 13384
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 7706.840 ; gain = 0.000 ; free physical = 952 ; free virtual = 13392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 7706.840 ; gain = 0.000 ; free physical = 952 ; free virtual = 13392
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ICer/Project/project_skeleton_sp22/hardware/constr/z1top.xdc]
Finished Parsing XDC File [/home/ICer/Project/project_skeleton_sp22/hardware/constr/z1top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7764.633 ; gain = 0.000 ; free physical = 865 ; free virtual = 13304
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 7798.648 ; gain = 91.809 ; free physical = 829 ; free virtual = 13271
89 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 7798.648 ; gain = 91.809 ; free physical = 829 ; free virtual = 13271
open_run impl_2
INFO: [Netlist 29-17] Analyzing 206 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.29 . Memory (MB): peak = 7917.477 ; gain = 0.000 ; free physical = 680 ; free virtual = 13122
Restored from archive | CPU: 0.270000 secs | Memory: 4.525658 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.29 . Memory (MB): peak = 7917.477 ; gain = 0.000 ; free physical = 680 ; free virtual = 13122
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7917.477 ; gain = 0.000 ; free physical = 680 ; free virtual = 13122
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 25 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
current_design impl_2
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug  5 16:24:03 2023...
