{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670178474904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670178474920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 04 15:27:54 2022 " "Processing started: Sun Dec 04 15:27:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670178474920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670178474920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto_final -c Projeto_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto_final -c Projeto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670178474920 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670178475592 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670178475592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencimetro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frequencimetro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Frequencimetro-i " "Found design unit 1: Frequencimetro-i" {  } { { "Frequencimetro.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/Frequencimetro.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670178486073 ""} { "Info" "ISGN_ENTITY_NAME" "1 Frequencimetro " "Found entity 1: Frequencimetro" {  } { { "Frequencimetro.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/Frequencimetro.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670178486073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670178486073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projeto_final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Projeto_final " "Found entity 1: Projeto_final" {  } { { "Projeto_final.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/Projeto_final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670178486073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670178486073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "24_to_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 24_to_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 24_to_1 " "Found entity 1: 24_to_1" {  } { { "24_to_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/24_to_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670178486088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670178486088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_frequencimetro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_frequencimetro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Contador_frequencimetro " "Found entity 1: Contador_frequencimetro" {  } { { "Contador_frequencimetro.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/Contador_frequencimetro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670178486088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670178486088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_1hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file time_1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Time_1hz-freq_div " "Found design unit 1: Time_1hz-freq_div" {  } { { "Time_1hz.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/Time_1hz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670178486104 ""} { "Info" "ISGN_ENTITY_NAME" "1 Time_1hz " "Found entity 1: Time_1hz" {  } { { "Time_1hz.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/Time_1hz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670178486104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670178486104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_24.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dff_24.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dff_24 " "Found entity 1: dff_24" {  } { { "dff_24.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/dff_24.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670178486104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670178486104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_1khz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file time_1khz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Time_1khz-freq_div " "Found design unit 1: Time_1khz-freq_div" {  } { { "Time_1khz.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/Time_1khz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670178486120 ""} { "Info" "ISGN_ENTITY_NAME" "1 Time_1khz " "Found entity 1: Time_1khz" {  } { { "Time_1khz.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/Time_1khz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670178486120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670178486120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_1mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file time_1mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Time_1Mhz-freq_div " "Found design unit 1: Time_1Mhz-freq_div" {  } { { "Time_1Mhz.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/Time_1Mhz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670178486135 ""} { "Info" "ISGN_ENTITY_NAME" "1 Time_1Mhz " "Found entity 1: Time_1Mhz" {  } { { "Time_1Mhz.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/Time_1Mhz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670178486135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670178486135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1_or_24.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 1_or_24.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1_or_24 " "Found entity 1: 1_or_24" {  } { { "1_or_24.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/1_or_24.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670178486135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670178486135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seletor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Seletor " "Found entity 1: Seletor" {  } { { "Seletor.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/Seletor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670178486151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670178486151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_0_5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hex_0_5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Hex_0_5 " "Found entity 1: Hex_0_5" {  } { { "Hex_0_5.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/Hex_0_5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670178486151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670178486151 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto_final " "Elaborating entity \"Projeto_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670178486245 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Time_1khz inst4 " "Block or symbol \"Time_1khz\" of instance \"inst4\" overlaps another block or symbol" {  } { { "Projeto_final.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/Projeto_final.bdf" { { 232 216 360 312 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670178486276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hex_0_5 Hex_0_5:inst " "Elaborating entity \"Hex_0_5\" for hierarchy \"Hex_0_5:inst\"" {  } { { "Projeto_final.bdf" "inst" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/Projeto_final.bdf" { { 160 1032 1152 896 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670178486292 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dec7inv.bdf 1 1 " "Using design file dec7inv.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Dec7Inv " "Found entity 1: Dec7Inv" {  } { { "dec7inv.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/dec7inv.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670178486323 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670178486323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec7Inv Hex_0_5:inst\|Dec7Inv:inst2 " "Elaborating entity \"Dec7Inv\" for hierarchy \"Hex_0_5:inst\|Dec7Inv:inst2\"" {  } { { "Hex_0_5.bdf" "inst2" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/Hex_0_5.bdf" { { 832 520 616 992 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670178486323 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inv7.bdf 1 1 " "Using design file inv7.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Inv7 " "Found entity 1: Inv7" {  } { { "inv7.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/inv7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670178486354 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670178486354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inv7 Hex_0_5:inst\|Dec7Inv:inst2\|Inv7:inst " "Elaborating entity \"Inv7\" for hierarchy \"Hex_0_5:inst\|Dec7Inv:inst2\|Inv7:inst\"" {  } { { "dec7inv.bdf" "inst" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/dec7inv.bdf" { { 152 520 616 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670178486354 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decodificador7seg.bdf 1 1 " "Using design file decodificador7seg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador7Seg " "Found entity 1: Decodificador7Seg" {  } { { "decodificador7seg.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/decodificador7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670178486385 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670178486385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador7Seg Hex_0_5:inst\|Dec7Inv:inst2\|Decodificador7Seg:inst2 " "Elaborating entity \"Decodificador7Seg\" for hierarchy \"Hex_0_5:inst\|Dec7Inv:inst2\|Decodificador7Seg:inst2\"" {  } { { "dec7inv.bdf" "inst2" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/dec7inv.bdf" { { 152 400 496 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670178486385 ""}
{ "Warning" "WSGN_SEARCH_FILE" "5or.bdf 1 1 " "Using design file 5or.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 5or " "Found entity 1: 5or" {  } { { "5or.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/5or.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670178486432 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670178486432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5or Hex_0_5:inst\|Dec7Inv:inst2\|Decodificador7Seg:inst2\|5or:inst51 " "Elaborating entity \"5or\" for hierarchy \"Hex_0_5:inst\|Dec7Inv:inst2\|Decodificador7Seg:inst2\|5or:inst51\"" {  } { { "decodificador7seg.bdf" "inst51" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/decodificador7seg.bdf" { { 488 752 848 616 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670178486432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_24 dff_24:inst8 " "Elaborating entity \"dff_24\" for hierarchy \"dff_24:inst8\"" {  } { { "Projeto_final.bdf" "inst8" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/Projeto_final.bdf" { { 160 808 1016 288 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670178486510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1_or_24 dff_24:inst8\|1_or_24:inst29 " "Elaborating entity \"1_or_24\" for hierarchy \"dff_24:inst8\|1_or_24:inst29\"" {  } { { "dff_24.bdf" "inst29" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/dff_24.bdf" { { -48 632 840 48 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670178486526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "24_to_1 dff_24:inst8\|1_or_24:inst29\|24_to_1:inst " "Elaborating entity \"24_to_1\" for hierarchy \"dff_24:inst8\|1_or_24:inst29\|24_to_1:inst\"" {  } { { "1_or_24.bdf" "inst" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/1_or_24.bdf" { { 384 488 632 832 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670178486526 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "s " "Converted elements in bus name \"s\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[0\] s0 " "Converted element name(s) from \"s\[0\]\" to \"s0\"" {  } { { "24_to_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/24_to_1.bdf" { { 32 384 528 49 "s\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670178486541 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[1\] s1 " "Converted element name(s) from \"s\[1\]\" to \"s1\"" {  } { { "24_to_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/24_to_1.bdf" { { 48 384 528 65 "s\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670178486541 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[2\] s2 " "Converted element name(s) from \"s\[2\]\" to \"s2\"" {  } { { "24_to_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/24_to_1.bdf" { { 64 384 528 81 "s\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670178486541 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[3\] s3 " "Converted element name(s) from \"s\[3\]\" to \"s3\"" {  } { { "24_to_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/24_to_1.bdf" { { 80 384 528 97 "s\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670178486541 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[4\] s4 " "Converted element name(s) from \"s\[4\]\" to \"s4\"" {  } { { "24_to_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/24_to_1.bdf" { { 96 384 528 113 "s\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670178486541 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[5\] s5 " "Converted element name(s) from \"s\[5\]\" to \"s5\"" {  } { { "24_to_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/24_to_1.bdf" { { 112 384 528 129 "s\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670178486541 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[6\] s6 " "Converted element name(s) from \"s\[6\]\" to \"s6\"" {  } { { "24_to_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/24_to_1.bdf" { { 128 384 528 145 "s\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670178486541 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[7\] s7 " "Converted element name(s) from \"s\[7\]\" to \"s7\"" {  } { { "24_to_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/24_to_1.bdf" { { 144 384 528 161 "s\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670178486541 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[8\] s8 " "Converted element name(s) from \"s\[8\]\" to \"s8\"" {  } { { "24_to_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/24_to_1.bdf" { { 160 384 528 177 "s\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670178486541 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[9\] s9 " "Converted element name(s) from \"s\[9\]\" to \"s9\"" {  } { { "24_to_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/24_to_1.bdf" { { 176 384 528 193 "s\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670178486541 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[10\] s10 " "Converted element name(s) from \"s\[10\]\" to \"s10\"" {  } { { "24_to_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/24_to_1.bdf" { { 192 384 528 209 "s\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670178486541 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[11\] s11 " "Converted element name(s) from \"s\[11\]\" to \"s11\"" {  } { { "24_to_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/24_to_1.bdf" { { 208 384 528 225 "s\[11\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670178486541 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[12\] s12 " "Converted element name(s) from \"s\[12\]\" to \"s12\"" {  } { { "24_to_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/24_to_1.bdf" { { 224 384 528 241 "s\[12\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670178486541 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[13\] s13 " "Converted element name(s) from \"s\[13\]\" to \"s13\"" {  } { { "24_to_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/24_to_1.bdf" { { 240 384 528 257 "s\[13\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670178486541 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[14\] s14 " "Converted element name(s) from \"s\[14\]\" to \"s14\"" {  } { { "24_to_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/24_to_1.bdf" { { 256 384 528 273 "s\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670178486541 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[15\] s15 " "Converted element name(s) from \"s\[15\]\" to \"s15\"" {  } { { "24_to_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/24_to_1.bdf" { { 272 384 528 289 "s\[15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670178486541 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[16\] s16 " "Converted element name(s) from \"s\[16\]\" to \"s16\"" {  } { { "24_to_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/24_to_1.bdf" { { 288 384 528 305 "s\[16\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670178486541 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[17\] s17 " "Converted element name(s) from \"s\[17\]\" to \"s17\"" {  } { { "24_to_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/24_to_1.bdf" { { 304 384 528 321 "s\[17\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670178486541 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[18\] s18 " "Converted element name(s) from \"s\[18\]\" to \"s18\"" {  } { { "24_to_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/24_to_1.bdf" { { 320 384 528 337 "s\[18\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670178486541 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[19\] s19 " "Converted element name(s) from \"s\[19\]\" to \"s19\"" {  } { { "24_to_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/24_to_1.bdf" { { 336 384 528 353 "s\[19\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670178486541 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[20\] s20 " "Converted element name(s) from \"s\[20\]\" to \"s20\"" {  } { { "24_to_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/24_to_1.bdf" { { 352 384 528 369 "s\[20\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670178486541 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[21\] s21 " "Converted element name(s) from \"s\[21\]\" to \"s21\"" {  } { { "24_to_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/24_to_1.bdf" { { 368 384 528 385 "s\[21\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670178486541 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[22\] s22 " "Converted element name(s) from \"s\[22\]\" to \"s22\"" {  } { { "24_to_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/24_to_1.bdf" { { 384 384 528 401 "s\[22\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670178486541 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[23\] s23 " "Converted element name(s) from \"s\[23\]\" to \"s23\"" {  } { { "24_to_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/24_to_1.bdf" { { 400 384 528 417 "s\[23\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670178486541 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[23..0\] s23..0 " "Converted element name(s) from \"s\[23..0\]\" to \"s23..0\"" {  } { { "24_to_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/24_to_1.bdf" { { 32 528 562 49 "s\[23..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670178486541 ""}  } { { "24_to_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/24_to_1.bdf" { { 32 384 528 49 "s\[0\]" "" } { 48 384 528 65 "s\[1\]" "" } { 64 384 528 81 "s\[2\]" "" } { 80 384 528 97 "s\[3\]" "" } { 96 384 528 113 "s\[4\]" "" } { 112 384 528 129 "s\[5\]" "" } { 128 384 528 145 "s\[6\]" "" } { 144 384 528 161 "s\[7\]" "" } { 160 384 528 177 "s\[8\]" "" } { 176 384 528 193 "s\[9\]" "" } { 192 384 528 209 "s\[10\]" "" } { 208 384 528 225 "s\[11\]" "" } { 224 384 528 241 "s\[12\]" "" } { 240 384 528 257 "s\[13\]" "" } { 256 384 528 273 "s\[14\]" "" } { 272 384 528 289 "s\[15\]" "" } { 288 384 528 305 "s\[16\]" "" } { 304 384 528 321 "s\[17\]" "" } { 320 384 528 337 "s\[18\]" "" } { 336 384 528 353 "s\[19\]" "" } { 352 384 528 369 "s\[20\]" "" } { 368 384 528 385 "s\[21\]" "" } { 384 384 528 401 "s\[22\]" "" } { 400 384 528 417 "s\[23\]" "" } { 32 528 562 49 "s\[23..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1670178486541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador_frequencimetro Contador_frequencimetro:inst7 " "Elaborating entity \"Contador_frequencimetro\" for hierarchy \"Contador_frequencimetro:inst7\"" {  } { { "Projeto_final.bdf" "inst7" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/Projeto_final.bdf" { { 160 592 752 256 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670178486541 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cont_sinc_0_9_co.bdf 1 1 " "Using design file cont_sinc_0_9_co.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Cont_sinc_0_9_CO " "Found entity 1: Cont_sinc_0_9_CO" {  } { { "cont_sinc_0_9_co.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/cont_sinc_0_9_co.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670178486573 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670178486573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cont_sinc_0_9_CO Contador_frequencimetro:inst7\|Cont_sinc_0_9_CO:inst11 " "Elaborating entity \"Cont_sinc_0_9_CO\" for hierarchy \"Contador_frequencimetro:inst7\|Cont_sinc_0_9_CO:inst11\"" {  } { { "Contador_frequencimetro.bdf" "inst11" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/Contador_frequencimetro.bdf" { { 56 2032 2152 184 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670178486573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seletor Seletor:inst6 " "Elaborating entity \"Seletor\" for hierarchy \"Seletor:inst6\"" {  } { { "Projeto_final.bdf" "inst6" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/Projeto_final.bdf" { { 160 416 544 288 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670178486588 ""}
{ "Warning" "WSGN_SEARCH_FILE" "aoub.bdf 1 1 " "Using design file aoub.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AouB " "Found entity 1: AouB" {  } { { "aoub.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/aoub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670178486620 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670178486620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AouB Seletor:inst6\|AouB:inst1 " "Elaborating entity \"AouB\" for hierarchy \"Seletor:inst6\|AouB:inst1\"" {  } { { "Seletor.bdf" "inst1" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/Seletor.bdf" { { 144 528 656 240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670178486620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Time_1Mhz Time_1Mhz:inst5 " "Elaborating entity \"Time_1Mhz\" for hierarchy \"Time_1Mhz:inst5\"" {  } { { "Projeto_final.bdf" "inst5" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/Projeto_final.bdf" { { 160 216 360 240 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670178486635 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Time_1Mhz.vhd(28) " "VHDL Process Statement warning at Time_1Mhz.vhd(28): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Time_1Mhz.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/Time_1Mhz.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670178486651 "|Projeto_final|Time_1Mhz:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Time_1khz Time_1khz:inst4 " "Elaborating entity \"Time_1khz\" for hierarchy \"Time_1khz:inst4\"" {  } { { "Projeto_final.bdf" "inst4" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/Projeto_final.bdf" { { 232 216 360 312 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670178486651 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Time_1khz.vhd(28) " "VHDL Process Statement warning at Time_1khz.vhd(28): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Time_1khz.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/Time_1khz.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670178486651 "|Projeto_final|Time_1khz:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Time_1hz Time_1hz:inst3 " "Elaborating entity \"Time_1hz\" for hierarchy \"Time_1hz:inst3\"" {  } { { "Projeto_final.bdf" "inst3" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/Projeto_final.bdf" { { 312 216 360 392 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670178486666 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Time_1hz.vhd(28) " "VHDL Process Statement warning at Time_1hz.vhd(28): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Time_1hz.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/Time_1hz.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670178486666 "|Projeto_final|Time_1hz:inst3"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Seletor:inst6\|AouB:inst1\|inst2~0 " "Found clock multiplexer Seletor:inst6\|AouB:inst1\|inst2~0" {  } { { "aoub.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/aoub.bdf" { { 168 464 528 216 "inst2" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1670178486916 "|Projeto_final|Seletor:inst6|AouB:inst1|inst2~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Seletor:inst6\|AouB:inst\|inst2~0 " "Found clock multiplexer Seletor:inst6\|AouB:inst\|inst2~0" {  } { { "aoub.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Projeto_final/aoub.bdf" { { 168 464 528 216 "inst2" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1670178486916 "|Projeto_final|Seletor:inst6|AouB:inst|inst2~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1670178486916 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670178487432 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670178487916 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670178487916 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "356 " "Implemented 356 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670178487979 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670178487979 ""} { "Info" "ICUT_CUT_TM_LCELLS" "309 " "Implemented 309 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670178487979 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670178487979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670178487994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 04 15:28:07 2022 " "Processing ended: Sun Dec 04 15:28:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670178487994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670178487994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670178487994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670178487994 ""}
