##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_115200_IntClock
		4.3::Critical Path Report for UART_230400_IntClock
		4.4::Critical Path Report for UART_460800_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_460800_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_230400_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_115200_IntClock:R)
		5.4::Critical Path Report for (UART_460800_IntClock:R vs. UART_460800_IntClock:R)
		5.5::Critical Path Report for (UART_230400_IntClock:R vs. UART_230400_IntClock:R)
		5.6::Critical Path Report for (UART_115200_IntClock:R vs. UART_115200_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: ADC_AudioStream_theACLK                  | N/A                   | Target: 1.60 MHz   | 
Clock: ADC_AudioStream_theACLK(fixed-function)  | N/A                   | Target: 1.60 MHz   | 
Clock: CyBUS_CLK                                | Frequency: 48.64 MHz  | Target: 48.00 MHz  | 
Clock: CyDividedClock                           | N/A                   | Target: 0.00 MHz   | 
Clock: CyILO                                    | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                                    | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                             | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                                | N/A                   | Target: 48.00 MHz  | 
Clock: UART_115200_IntClock                     | Frequency: 50.23 MHz  | Target: 0.92 MHz   | 
Clock: UART_230400_IntClock                     | Frequency: 45.75 MHz  | Target: 1.85 MHz   | 
Clock: UART_460800_IntClock                     | Frequency: 43.36 MHz  | Target: 3.69 MHz   | 
Clock: timer_clock                              | N/A                   | Target: 0.02 MHz   | 
Clock: timer_clock(fixed-function)              | N/A                   | Target: 0.02 MHz   | 
Clock: timer_clock_2                            | N/A                   | Target: 0.10 MHz   | 
Clock: timer_clock_2(fixed-function)            | N/A                   | Target: 0.10 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK             UART_115200_IntClock  20833.3          924         N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             UART_230400_IntClock  20833.3          273         N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             UART_460800_IntClock  20833.3          924         N/A              N/A         N/A              N/A         N/A              N/A         
UART_115200_IntClock  UART_115200_IntClock  1.08333e+006     1066159     N/A              N/A         N/A              N/A         N/A              N/A         
UART_230400_IntClock  UART_230400_IntClock  541667           519808      N/A              N/A         N/A              N/A         N/A              N/A         
UART_460800_IntClock  UART_460800_IntClock  270833           247772      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                     Setup to Clk  Clock Name:Phase        
----------------------------  ------------  ----------------------  
CTest_RS485_RELAY_RX(0)_PAD   28415         UART_230400_IntClock:R  
CTest_USB_DEBUG_RX(0)_PAD     29636         UART_115200_IntClock:R  
QUAD_DATA_1(0)_PAD            27992         UART_460800_IntClock:R  
QUAD_DATA_2(0)_PAD            27074         UART_460800_IntClock:R  
QUAD_DATA_3(0)_PAD            28200         UART_460800_IntClock:R  
QUAD_DATA_4(0)_PAD            28927         UART_460800_IntClock:R  
QUAD_DATA_5(0)_PAD            28470         UART_460800_IntClock:R  
QUAD_DATA_6(0)_PAD            27574         UART_460800_IntClock:R  
QUAD_DATA_7(0)_PAD            27878         UART_460800_IntClock:R  
QUAD_DATA_8(0)_PAD            29302         UART_460800_IntClock:R  
RTest_RS485_DLink1_RX(0)_PAD  30752         UART_115200_IntClock:R  
RTest_RS485_DLink2_RX(0)_PAD  30035         UART_115200_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name                   Clock to Out  Clock Name:Phase        
--------------------------  ------------  ----------------------  
DIAG_UART_TX(0)_PAD         34494         UART_115200_IntClock:R  
RTest_RS485_CONT_TX(0)_PAD  31781         UART_230400_IntClock:R  
RTest_RS485_CONT_TX(0)_PAD  30780         CyBUS_CLK:R             
RTest_RS485_QUAD_TX(0)_PAD  33474         UART_460800_IntClock:R  
RTest_RS485_QUAD_TX(0)_PAD  29624         CyBUS_CLK:R             
RTest_UART_SIREN_TX(0)_PAD  31540         UART_230400_IntClock:R  
RTest_UART_SIREN_TX(0)_PAD  30539         CyBUS_CLK:R             


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 48.64 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_0
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 273p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17090
-------------------------------------   ----- 
End-of-path arrival time (ps)           17090
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_0      controlcell2    2050   2050    273  RISE       1
Net_568/main_2                                 macrocell18     2307   4357    273  RISE       1
Net_568/q                                      macrocell18     3350   7707    273  RISE       1
\UART_230400:BUART:rx_postpoll\/main_0         macrocell5      3723  11430    273  RISE       1
\UART_230400:BUART:rx_postpoll\/q              macrocell5      3350  14780    273  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2310  17090    273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_115200_IntClock
**************************************************
Clock: UART_115200_IntClock
Frequency: 50.23 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_0
Path End       : \UART_115200:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_115200:BUART:sRX:RxShifter:u0\/clock
Path slack     : 924p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16439
-------------------------------------   ----- 
End-of-path arrival time (ps)           16439
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_0      controlcell3    2050   2050    924  RISE       1
Net_822/main_3                                 macrocell19     2312   4362    924  RISE       1
Net_822/q                                      macrocell19     3350   7712    924  RISE       1
\UART_115200:BUART:rx_postpoll\/main_0         macrocell15     3088  10800    924  RISE       1
\UART_115200:BUART:rx_postpoll\/q              macrocell15     3350  14150    924  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2289  16439    924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_230400_IntClock
**************************************************
Clock: UART_230400_IntClock
Frequency: 45.75 MHz | Target: 1.85 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 519808p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6190
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15668
-------------------------------------   ----- 
End-of-path arrival time (ps)           15668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q                      macrocell32     1250   1250  519808  RISE       1
\UART_230400:BUART:counter_load_not\/main_1           macrocell1      8145   9395  519808  RISE       1
\UART_230400:BUART:counter_load_not\/q                macrocell1      3350  12745  519808  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2924  15668  519808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_460800_IntClock
**************************************************
Clock: UART_460800_IntClock
Frequency: 43.36 MHz | Target: 3.69 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 247772p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6190
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16871
-------------------------------------   ----- 
End-of-path arrival time (ps)           16871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q                      macrocell63     1250   1250  247772  RISE       1
\UART_460800:BUART:counter_load_not\/main_0           macrocell20     9369  10619  247772  RISE       1
\UART_460800:BUART:counter_load_not\/q                macrocell20     3350  13969  247772  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2902  16871  247772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_460800_IntClock:R)
**********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_3
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : 924p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16439
-------------------------------------   ----- 
End-of-path arrival time (ps)           16439
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_3      controlcell4    2050   2050    924  RISE       1
Net_5518/main_0                                macrocell27     2255   4305    924  RISE       1
Net_5518/q                                     macrocell27     3350   7655    924  RISE       1
\UART_460800:BUART:rx_postpoll\/main_1         macrocell24     3144  10799    924  RISE       1
\UART_460800:BUART:rx_postpoll\/q              macrocell24     3350  14149    924  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2290  16439    924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_230400_IntClock:R)
**********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_0
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 273p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17090
-------------------------------------   ----- 
End-of-path arrival time (ps)           17090
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_0      controlcell2    2050   2050    273  RISE       1
Net_568/main_2                                 macrocell18     2307   4357    273  RISE       1
Net_568/q                                      macrocell18     3350   7707    273  RISE       1
\UART_230400:BUART:rx_postpoll\/main_0         macrocell5      3723  11430    273  RISE       1
\UART_230400:BUART:rx_postpoll\/q              macrocell5      3350  14780    273  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2310  17090    273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_115200_IntClock:R)
**********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_0
Path End       : \UART_115200:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_115200:BUART:sRX:RxShifter:u0\/clock
Path slack     : 924p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16439
-------------------------------------   ----- 
End-of-path arrival time (ps)           16439
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_0      controlcell3    2050   2050    924  RISE       1
Net_822/main_3                                 macrocell19     2312   4362    924  RISE       1
Net_822/q                                      macrocell19     3350   7712    924  RISE       1
\UART_115200:BUART:rx_postpoll\/main_0         macrocell15     3088  10800    924  RISE       1
\UART_115200:BUART:rx_postpoll\/q              macrocell15     3350  14150    924  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2289  16439    924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (UART_460800_IntClock:R vs. UART_460800_IntClock:R)
*********************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 247772p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6190
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16871
-------------------------------------   ----- 
End-of-path arrival time (ps)           16871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q                      macrocell63     1250   1250  247772  RISE       1
\UART_460800:BUART:counter_load_not\/main_0           macrocell20     9369  10619  247772  RISE       1
\UART_460800:BUART:counter_load_not\/q                macrocell20     3350  13969  247772  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2902  16871  247772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1


5.5::Critical Path Report for (UART_230400_IntClock:R vs. UART_230400_IntClock:R)
*********************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 519808p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6190
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15668
-------------------------------------   ----- 
End-of-path arrival time (ps)           15668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q                      macrocell32     1250   1250  519808  RISE       1
\UART_230400:BUART:counter_load_not\/main_1           macrocell1      8145   9395  519808  RISE       1
\UART_230400:BUART:counter_load_not\/q                macrocell1      3350  12745  519808  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2924  15668  519808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1


5.6::Critical Path Report for (UART_115200_IntClock:R vs. UART_115200_IntClock:R)
*********************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_0\/q
Path End       : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066159p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10985
-------------------------------------   ----- 
End-of-path arrival time (ps)           10985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_0\/q                      macrocell48     1250   1250  1066159  RISE       1
\UART_115200:BUART:counter_load_not\/main_1           macrocell11     4073   5323  1066159  RISE       1
\UART_115200:BUART:counter_load_not\/q                macrocell11     3350   8673  1066159  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2312  10985  1066159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_0
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 273p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17090
-------------------------------------   ----- 
End-of-path arrival time (ps)           17090
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_0      controlcell2    2050   2050    273  RISE       1
Net_568/main_2                                 macrocell18     2307   4357    273  RISE       1
Net_568/q                                      macrocell18     3350   7707    273  RISE       1
\UART_230400:BUART:rx_postpoll\/main_0         macrocell5      3723  11430    273  RISE       1
\UART_230400:BUART:rx_postpoll\/q              macrocell5      3350  14780    273  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2310  17090    273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_0
Path End       : \UART_115200:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_115200:BUART:sRX:RxShifter:u0\/clock
Path slack     : 924p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16439
-------------------------------------   ----- 
End-of-path arrival time (ps)           16439
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_0      controlcell3    2050   2050    924  RISE       1
Net_822/main_3                                 macrocell19     2312   4362    924  RISE       1
Net_822/q                                      macrocell19     3350   7712    924  RISE       1
\UART_115200:BUART:rx_postpoll\/main_0         macrocell15     3088  10800    924  RISE       1
\UART_115200:BUART:rx_postpoll\/q              macrocell15     3350  14150    924  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2289  16439    924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_3
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : 924p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16439
-------------------------------------   ----- 
End-of-path arrival time (ps)           16439
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_3      controlcell4    2050   2050    924  RISE       1
Net_5518/main_0                                macrocell27     2255   4305    924  RISE       1
Net_5518/q                                     macrocell27     3350   7655    924  RISE       1
\UART_460800:BUART:rx_postpoll\/main_1         macrocell24     3144  10799    924  RISE       1
\UART_460800:BUART:rx_postpoll\/q              macrocell24     3350  14149    924  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2290  16439    924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_0
Path End       : \UART_230400:BUART:rx_state_0\/main_5
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 3598p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13725
-------------------------------------   ----- 
End-of-path arrival time (ps)           13725
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_0  controlcell2   2050   2050    273  RISE       1
Net_568/main_2                             macrocell18    2307   4357    273  RISE       1
Net_568/q                                  macrocell18    3350   7707    273  RISE       1
\UART_230400:BUART:rx_state_0\/main_5      macrocell36    6018  13725   3598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_0
Path End       : \UART_230400:BUART:rx_state_2\/main_5
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 3598p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13725
-------------------------------------   ----- 
End-of-path arrival time (ps)           13725
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_0  controlcell2   2050   2050    273  RISE       1
Net_568/main_2                             macrocell18    2307   4357    273  RISE       1
Net_568/q                                  macrocell18    3350   7707    273  RISE       1
\UART_230400:BUART:rx_state_2\/main_5      macrocell39    6018  13725   3598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_0
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 4978p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12345
-------------------------------------   ----- 
End-of-path arrival time (ps)           12345
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_0  controlcell2   2050   2050    273  RISE       1
Net_568/main_2                             macrocell18    2307   4357    273  RISE       1
Net_568/q                                  macrocell18    3350   7707    273  RISE       1
MODIN1_1/main_2                            macrocell42    4638  12345   4978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_0
Path End       : \UART_230400:BUART:rx_status_3\/main_5
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 4978p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12345
-------------------------------------   ----- 
End-of-path arrival time (ps)           12345
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_0  controlcell2   2050   2050    273  RISE       1
Net_568/main_2                             macrocell18    2307   4357    273  RISE       1
Net_568/q                                  macrocell18    3350   7707    273  RISE       1
\UART_230400:BUART:rx_status_3\/main_5     macrocell44    4638  12345   4978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_0
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 5632p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11691
-------------------------------------   ----- 
End-of-path arrival time (ps)           11691
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_0  controlcell3   2050   2050    924  RISE       1
Net_822/main_3                             macrocell19    2312   4362    924  RISE       1
Net_822/q                                  macrocell19    3350   7712    924  RISE       1
MODIN5_1/main_2                            macrocell58    3979  11691   5632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_0
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 5632p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11691
-------------------------------------   ----- 
End-of-path arrival time (ps)           11691
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_0  controlcell3   2050   2050    924  RISE       1
Net_822/main_3                             macrocell19    2312   4362    924  RISE       1
Net_822/q                                  macrocell19    3350   7712    924  RISE       1
MODIN5_0/main_2                            macrocell59    3979  11691   5632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_0
Path End       : \UART_115200:BUART:rx_status_3\/main_5
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 5632p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11691
-------------------------------------   ----- 
End-of-path arrival time (ps)           11691
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_0  controlcell3   2050   2050    924  RISE       1
Net_822/main_3                             macrocell19    2312   4362    924  RISE       1
Net_822/q                                  macrocell19    3350   7712    924  RISE       1
\UART_115200:BUART:rx_status_3\/main_5     macrocell60    3979  11691   5632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell60         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_3
Path End       : \UART_460800:BUART:rx_state_2\/main_8
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 5636p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11687
-------------------------------------   ----- 
End-of-path arrival time (ps)           11687
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_3  controlcell4   2050   2050    924  RISE       1
Net_5518/main_0                            macrocell27    2255   4305    924  RISE       1
Net_5518/q                                 macrocell27    3350   7655    924  RISE       1
\UART_460800:BUART:rx_state_2\/main_8      macrocell71    4032  11687   5636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_0
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 5894p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11430
-------------------------------------   ----- 
End-of-path arrival time (ps)           11430
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_0  controlcell2   2050   2050    273  RISE       1
Net_568/main_2                             macrocell18    2307   4357    273  RISE       1
Net_568/q                                  macrocell18    3350   7707    273  RISE       1
MODIN1_0/main_2                            macrocell43    3723  11430   5894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_0
Path End       : \UART_115200:BUART:rx_state_0\/main_5
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 6510p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10814
-------------------------------------   ----- 
End-of-path arrival time (ps)           10814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_0  controlcell3   2050   2050    924  RISE       1
Net_822/main_3                             macrocell19    2312   4362    924  RISE       1
Net_822/q                                  macrocell19    3350   7712    924  RISE       1
\UART_115200:BUART:rx_state_0\/main_5      macrocell52    3102  10814   6510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_0
Path End       : \UART_115200:BUART:rx_state_2\/main_5
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 6510p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10814
-------------------------------------   ----- 
End-of-path arrival time (ps)           10814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_0  controlcell3   2050   2050    924  RISE       1
Net_822/main_3                             macrocell19    2312   4362    924  RISE       1
Net_822/q                                  macrocell19    3350   7712    924  RISE       1
\UART_115200:BUART:rx_state_2\/main_5      macrocell55    3102  10814   6510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_3
Path End       : \UART_460800:BUART:pollcount_1\/main_3
Capture Clock  : \UART_460800:BUART:pollcount_1\/clock_0
Path slack     : 6524p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10799
-------------------------------------   ----- 
End-of-path arrival time (ps)           10799
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_3  controlcell4   2050   2050    924  RISE       1
Net_5518/main_0                            macrocell27    2255   4305    924  RISE       1
Net_5518/q                                 macrocell27    3350   7655    924  RISE       1
\UART_460800:BUART:pollcount_1\/main_3     macrocell74    3144  10799   6524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell74         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_3
Path End       : \UART_460800:BUART:pollcount_0\/main_2
Capture Clock  : \UART_460800:BUART:pollcount_0\/clock_0
Path slack     : 6524p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10799
-------------------------------------   ----- 
End-of-path arrival time (ps)           10799
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_3  controlcell4   2050   2050    924  RISE       1
Net_5518/main_0                            macrocell27    2255   4305    924  RISE       1
Net_5518/q                                 macrocell27    3350   7655    924  RISE       1
\UART_460800:BUART:pollcount_0\/main_2     macrocell75    3144  10799   6524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_3
Path End       : \UART_460800:BUART:rx_state_0\/main_9
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 6543p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10780
-------------------------------------   ----- 
End-of-path arrival time (ps)           10780
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_3  controlcell4   2050   2050    924  RISE       1
Net_5518/main_0                            macrocell27    2255   4305    924  RISE       1
Net_5518/q                                 macrocell27    3350   7655    924  RISE       1
\UART_460800:BUART:rx_state_0\/main_9      macrocell68    3125  10780   6543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_3
Path End       : \UART_460800:BUART:rx_status_3\/main_6
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 6543p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10780
-------------------------------------   ----- 
End-of-path arrival time (ps)           10780
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_3  controlcell4   2050   2050    924  RISE       1
Net_5518/main_0                            macrocell27    2255   4305    924  RISE       1
Net_5518/q                                 macrocell27    3350   7655    924  RISE       1
\UART_460800:BUART:rx_status_3\/main_6     macrocell76    3125  10780   6543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_0
Path End       : \UART_115200:BUART:rx_last\/main_3
Capture Clock  : \UART_115200:BUART:rx_last\/clock_0
Path slack     : 12962p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4362
-------------------------------------   ---- 
End-of-path arrival time (ps)           4362
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_0  controlcell3   2050   2050    924  RISE       1
\UART_115200:BUART:rx_last\/main_3         macrocell61    2312   4362  12962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_last\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_1
Path End       : \UART_115200:BUART:rx_last\/main_2
Capture Clock  : \UART_115200:BUART:rx_last\/clock_0
Path slack     : 12964p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_1  controlcell3   2050   2050    926  RISE       1
\UART_115200:BUART:rx_last\/main_2         macrocell61    2310   4360  12964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_last\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_0
Path End       : \UART_230400:BUART:rx_last\/main_2
Capture Clock  : \UART_230400:BUART:rx_last\/clock_0
Path slack     : 12966p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_0  controlcell2   2050   2050    273  RISE       1
\UART_230400:BUART:rx_last\/main_2         macrocell45    2307   4357  12966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_last\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_1
Path End       : \UART_230400:BUART:rx_last\/main_1
Capture Clock  : \UART_230400:BUART:rx_last\/clock_0
Path slack     : 12969p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_1  controlcell2   2050   2050    276  RISE       1
\UART_230400:BUART:rx_last\/main_1         macrocell45    2304   4354  12969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_last\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_3
Path End       : \UART_460800:BUART:rx_last\/main_0
Capture Clock  : \UART_460800:BUART:rx_last\/clock_0
Path slack     : 13018p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4305
-------------------------------------   ---- 
End-of-path arrival time (ps)           4305
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_3  controlcell4   2050   2050    924  RISE       1
\UART_460800:BUART:rx_last\/main_0         macrocell77    2255   4305  13018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_last\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_2
Path End       : \UART_460800:BUART:rx_last\/main_1
Capture Clock  : \UART_460800:BUART:rx_last\/clock_0
Path slack     : 13021p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4302
-------------------------------------   ---- 
End-of-path arrival time (ps)           4302
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_2  controlcell4   2050   2050    928  RISE       1
\UART_460800:BUART:rx_last\/main_1         macrocell77    2252   4302  13021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_last\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_1
Path End       : \UART_460800:BUART:rx_last\/main_2
Capture Clock  : \UART_460800:BUART:rx_last\/clock_0
Path slack     : 13025p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4299
-------------------------------------   ---- 
End-of-path arrival time (ps)           4299
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_1  controlcell4   2050   2050    931  RISE       1
\UART_460800:BUART:rx_last\/main_2         macrocell77    2249   4299  13025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_last\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_0
Path End       : \UART_460800:BUART:rx_last\/main_3
Capture Clock  : \UART_460800:BUART:rx_last\/clock_0
Path slack     : 13028p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4295
-------------------------------------   ---- 
End-of-path arrival time (ps)           4295
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_0  controlcell4   2050   2050    935  RISE       1
\UART_460800:BUART:rx_last\/main_3         macrocell77    2245   4295  13028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_last\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RTest_UART_SIREN_RX(0)_SYNC/out
Path End       : \UART_230400:BUART:rx_last\/main_4
Capture Clock  : \UART_230400:BUART:rx_last\/clock_0
Path slack     : 14000p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3323
-------------------------------------   ---- 
End-of-path arrival time (ps)           3323
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RTest_UART_SIREN_RX(0)_SYNC/clock                           synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RTest_UART_SIREN_RX(0)_SYNC/out     synccell      1020   1020   1307  RISE       1
\UART_230400:BUART:rx_last\/main_4  macrocell45   2303   3323  14000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_last\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RTest_RS485_CONT_RX(0)_SYNC/out
Path End       : \UART_230400:BUART:rx_last\/main_3
Capture Clock  : \UART_230400:BUART:rx_last\/clock_0
Path slack     : 14004p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3320
-------------------------------------   ---- 
End-of-path arrival time (ps)           3320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RTest_RS485_CONT_RX(0)_SYNC/clock                           synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RTest_RS485_CONT_RX(0)_SYNC/out     synccell      1020   1020   1311  RISE       1
\UART_230400:BUART:rx_last\/main_3  macrocell45   2300   3320  14004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_last\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 247772p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6190
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16871
-------------------------------------   ----- 
End-of-path arrival time (ps)           16871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q                      macrocell63     1250   1250  247772  RISE       1
\UART_460800:BUART:counter_load_not\/main_0           macrocell20     9369  10619  247772  RISE       1
\UART_460800:BUART:counter_load_not\/q                macrocell20     3350  13969  247772  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2902  16871  247772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_460800:BUART:sTX:TxSts\/clock
Path slack     : 254663p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           270333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15671
-------------------------------------   ----- 
End-of-path arrival time (ps)           15671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q        macrocell63    1250   1250  247772  RISE       1
\UART_460800:BUART:tx_status_0\/main_0  macrocell21    8745   9995  254663  RISE       1
\UART_460800:BUART:tx_status_0\/q       macrocell21    3350  13345  254663  RISE       1
\UART_460800:BUART:sTX:TxSts\/status_0  statusicell5   2326  15671  254663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxSts\/clock                        statusicell5        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_460800:BUART:sRX:RxBitCounter\/clock
Path slack     : 254838p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -5360
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           265473

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10635
-------------------------------------   ----- 
End-of-path arrival time (ps)           10635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q     macrocell67   1250   1250  254838  RISE       1
\UART_460800:BUART:rx_counter_load\/main_0  macrocell23   3722   4972  254838  RISE       1
\UART_460800:BUART:rx_counter_load\/q       macrocell23   3350   8322  254838  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/load   count7cell    2313  10635  254838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_460800:BUART:sTX:TxShifter:u0\/clock
Path slack     : 255219p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9604
-------------------------------------   ---- 
End-of-path arrival time (ps)           9604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q                macrocell63     1250   1250  247772  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   8354   9604  255219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_460800:BUART:sTX:TxShifter:u0\/clock
Path slack     : 256413p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8410
-------------------------------------   ---- 
End-of-path arrival time (ps)           8410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q                macrocell64     1250   1250  253364  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   7160   8410  256413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_460800:BUART:tx_state_0\/main_3
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 256484p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10840
-------------------------------------   ----- 
End-of-path arrival time (ps)           10840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  256265  RISE       1
\UART_460800:BUART:tx_state_0\/main_3                  macrocell64     7260  10840  256484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:tx_state_0\/main_0
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 256704p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10619
-------------------------------------   ----- 
End-of-path arrival time (ps)           10619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q       macrocell63   1250   1250  247772  RISE       1
\UART_460800:BUART:tx_state_0\/main_0  macrocell64   9369  10619  256704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_460800:BUART:tx_bitclk\/clock_0
Path slack     : 256704p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10619
-------------------------------------   ----- 
End-of-path arrival time (ps)           10619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q      macrocell63   1250   1250  247772  RISE       1
\UART_460800:BUART:tx_bitclk\/main_0  macrocell66   9369  10619  256704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:tx_state_1\/main_0
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 256778p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10545
-------------------------------------   ----- 
End-of-path arrival time (ps)           10545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q       macrocell63   1250   1250  247772  RISE       1
\UART_460800:BUART:tx_state_1\/main_0  macrocell63   9295  10545  256778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:tx_state_2\/main_0
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 256778p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10545
-------------------------------------   ----- 
End-of-path arrival time (ps)           10545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q       macrocell63   1250   1250  247772  RISE       1
\UART_460800:BUART:tx_state_2\/main_0  macrocell65   9295  10545  256778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_460800:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_460800:BUART:sRX:RxSts\/clock
Path slack     : 256902p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           270333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13431
-------------------------------------   ----- 
End-of-path arrival time (ps)           13431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  256902  RISE       1
\UART_460800:BUART:rx_status_4\/main_1                 macrocell25     2876   6456  256902  RISE       1
\UART_460800:BUART:rx_status_4\/q                      macrocell25     3350   9806  256902  RISE       1
\UART_460800:BUART:sRX:RxSts\/status_4                 statusicell6    3625  13431  256902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxSts\/clock                        statusicell6        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:txn\/main_1
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 257328p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9995
-------------------------------------   ---- 
End-of-path arrival time (ps)           9995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q  macrocell63   1250   1250  247772  RISE       1
\UART_460800:BUART:txn\/main_1    macrocell62   8745   9995  257328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_460800:BUART:sTX:TxShifter:u0\/clock
Path slack     : 257460p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7363
-------------------------------------   ---- 
End-of-path arrival time (ps)           7363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  254506  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   7173   7363  257460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:tx_state_1\/main_1
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 258938p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8385
-------------------------------------   ---- 
End-of-path arrival time (ps)           8385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q       macrocell64   1250   1250  253364  RISE       1
\UART_460800:BUART:tx_state_1\/main_1  macrocell63   7135   8385  258938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:tx_state_2\/main_1
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 258938p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8385
-------------------------------------   ---- 
End-of-path arrival time (ps)           8385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q       macrocell64   1250   1250  253364  RISE       1
\UART_460800:BUART:tx_state_2\/main_1  macrocell65   7135   8385  258938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:txn\/main_2
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 258939p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8384
-------------------------------------   ---- 
End-of-path arrival time (ps)           8384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q  macrocell64   1250   1250  253364  RISE       1
\UART_460800:BUART:txn\/main_2    macrocell62   7134   8384  258939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : 259036p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5787
-------------------------------------   ---- 
End-of-path arrival time (ps)           5787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell72         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q          macrocell72     1250   1250  259036  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   4537   5787  259036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_bitclk\/q
Path End       : \UART_460800:BUART:tx_state_1\/main_5
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 259038p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8286
-------------------------------------   ---- 
End-of-path arrival time (ps)           8286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_bitclk\/q        macrocell66   1250   1250  259038  RISE       1
\UART_460800:BUART:tx_state_1\/main_5  macrocell63   7036   8286  259038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_bitclk\/q
Path End       : \UART_460800:BUART:tx_state_2\/main_5
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 259038p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8286
-------------------------------------   ---- 
End-of-path arrival time (ps)           8286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_bitclk\/q        macrocell66   1250   1250  259038  RISE       1
\UART_460800:BUART:tx_state_2\/main_5  macrocell65   7036   8286  259038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_bitclk\/q
Path End       : \UART_460800:BUART:txn\/main_6
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 259066p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8257
-------------------------------------   ---- 
End-of-path arrival time (ps)           8257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_bitclk\/q  macrocell66   1250   1250  259038  RISE       1
\UART_460800:BUART:txn\/main_6   macrocell62   7007   8257  259066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : 259282p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5541
-------------------------------------   ---- 
End-of-path arrival time (ps)           5541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q         macrocell67     1250   1250  254838  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   4291   5541  259282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_2\/q
Path End       : \UART_460800:BUART:tx_state_0\/main_4
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 259307p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8017
-------------------------------------   ---- 
End-of-path arrival time (ps)           8017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_2\/q       macrocell65   1250   1250  250375  RISE       1
\UART_460800:BUART:tx_state_0\/main_4  macrocell64   6767   8017  259307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_2\/q
Path End       : \UART_460800:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_460800:BUART:tx_bitclk\/clock_0
Path slack     : 259307p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8017
-------------------------------------   ---- 
End-of-path arrival time (ps)           8017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_2\/q      macrocell65   1250   1250  250375  RISE       1
\UART_460800:BUART:tx_bitclk\/main_3  macrocell66   6767   8017  259307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : 259352p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5471
-------------------------------------   ---- 
End-of-path arrival time (ps)           5471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q                macrocell68     1250   1250  254910  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   4221   5471  259352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_460800:BUART:tx_state_1\/main_2
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 259978p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7345
-------------------------------------   ---- 
End-of-path arrival time (ps)           7345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  254506  RISE       1
\UART_460800:BUART:tx_state_1\/main_2               macrocell63     7155   7345  259978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_460800:BUART:tx_state_2\/main_2
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 259978p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7345
-------------------------------------   ---- 
End-of-path arrival time (ps)           7345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  254506  RISE       1
\UART_460800:BUART:tx_state_2\/main_2               macrocell65     7155   7345  259978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_460800:BUART:tx_state_1\/main_4
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 260073p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7250
-------------------------------------   ---- 
End-of-path arrival time (ps)           7250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  260073  RISE       1
\UART_460800:BUART:tx_state_1\/main_4               macrocell63     7060   7250  260073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_460800:BUART:tx_state_2\/main_4
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 260073p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7250
-------------------------------------   ---- 
End-of-path arrival time (ps)           7250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  260073  RISE       1
\UART_460800:BUART:tx_state_2\/main_4               macrocell65     7060   7250  260073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_460800:BUART:txn\/main_5
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 260077p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7247
-------------------------------------   ---- 
End-of-path arrival time (ps)           7247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  260073  RISE       1
\UART_460800:BUART:txn\/main_5                      macrocell62     7057   7247  260077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_460800:BUART:txn\/main_3
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 260627p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6696
-------------------------------------   ---- 
End-of-path arrival time (ps)           6696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  260627  RISE       1
\UART_460800:BUART:txn\/main_3                macrocell62     2326   6696  260627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_state_3\/main_1
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 260953p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6370
-------------------------------------   ---- 
End-of-path arrival time (ps)           6370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q       macrocell68   1250   1250  254910  RISE       1
\UART_460800:BUART:rx_state_3\/main_1  macrocell70   5120   6370  260953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_1
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 260953p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6370
-------------------------------------   ---- 
End-of-path arrival time (ps)           6370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q       macrocell68   1250   1250  254910  RISE       1
\UART_460800:BUART:rx_state_2\/main_1  macrocell71   5120   6370  260953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_460800:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 260953p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6370
-------------------------------------   ---- 
End-of-path arrival time (ps)           6370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q               macrocell68   1250   1250  254910  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/main_1  macrocell73   5120   6370  260953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/clock_0             macrocell73         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:rx_state_3\/main_2
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 261609p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5714
-------------------------------------   ---- 
End-of-path arrival time (ps)           5714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q  macrocell72   1250   1250  259036  RISE       1
\UART_460800:BUART:rx_state_3\/main_2   macrocell70   4464   5714  261609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_2
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 261609p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5714
-------------------------------------   ---- 
End-of-path arrival time (ps)           5714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q  macrocell72   1250   1250  259036  RISE       1
\UART_460800:BUART:rx_state_2\/main_2   macrocell71   4464   5714  261609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_state_3\/main_0
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 261854p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5470
-------------------------------------   ---- 
End-of-path arrival time (ps)           5470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q  macrocell67   1250   1250  254838  RISE       1
\UART_460800:BUART:rx_state_3\/main_0    macrocell70   4220   5470  261854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_0
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 261854p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5470
-------------------------------------   ---- 
End-of-path arrival time (ps)           5470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q  macrocell67   1250   1250  254838  RISE       1
\UART_460800:BUART:rx_state_2\/main_0    macrocell71   4220   5470  261854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_460800:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 261854p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5470
-------------------------------------   ---- 
End-of-path arrival time (ps)           5470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q        macrocell67   1250   1250  254838  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/main_0  macrocell73   4220   5470  261854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/clock_0             macrocell73         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_1\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_8
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 261895p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_1\/q      macrocell74   1250   1250  256863  RISE       1
\UART_460800:BUART:rx_state_0\/main_8  macrocell68   4178   5428  261895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_1\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_5
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 261895p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_1\/q       macrocell74   1250   1250  256863  RISE       1
\UART_460800:BUART:rx_status_3\/main_5  macrocell76   4178   5428  261895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_460800:BUART:rx_state_3\/main_5
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 262011p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5312
-------------------------------------   ---- 
End-of-path arrival time (ps)           5312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  262011  RISE       1
\UART_460800:BUART:rx_state_3\/main_5         macrocell70   3372   5312  262011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_460800:BUART:rx_state_2\/main_5
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 262011p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5312
-------------------------------------   ---- 
End-of-path arrival time (ps)           5312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  262011  RISE       1
\UART_460800:BUART:rx_state_2\/main_5         macrocell71   3372   5312  262011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_460800:BUART:rx_state_3\/main_6
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 262194p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  262194  RISE       1
\UART_460800:BUART:rx_state_3\/main_6         macrocell70   3189   5129  262194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_460800:BUART:rx_state_2\/main_6
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 262194p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  262194  RISE       1
\UART_460800:BUART:rx_state_2\/main_6         macrocell71   3189   5129  262194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_460800:BUART:rx_state_3\/main_7
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 262204p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5120
-------------------------------------   ---- 
End-of-path arrival time (ps)           5120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  262204  RISE       1
\UART_460800:BUART:rx_state_3\/main_7         macrocell70   3180   5120  262204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_460800:BUART:rx_state_2\/main_7
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 262204p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5120
-------------------------------------   ---- 
End-of-path arrival time (ps)           5120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  262204  RISE       1
\UART_460800:BUART:rx_state_2\/main_7         macrocell71   3180   5120  262204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_load_fifo\/q
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : 262232p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3130
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267703

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5471
-------------------------------------   ---- 
End-of-path arrival time (ps)           5471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell69         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_load_fifo\/q            macrocell69     1250   1250  258030  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   4221   5471  262232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_bitclk\/q
Path End       : \UART_460800:BUART:tx_state_0\/main_5
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 262291p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_bitclk\/q        macrocell66   1250   1250  259038  RISE       1
\UART_460800:BUART:tx_state_0\/main_5  macrocell64   3783   5033  262291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:tx_state_0\/main_1
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 262296p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5028
-------------------------------------   ---- 
End-of-path arrival time (ps)           5028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q       macrocell64   1250   1250  253364  RISE       1
\UART_460800:BUART:tx_state_0\/main_1  macrocell64   3778   5028  262296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_460800:BUART:tx_bitclk\/clock_0
Path slack     : 262296p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5028
-------------------------------------   ---- 
End-of-path arrival time (ps)           5028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q      macrocell64   1250   1250  253364  RISE       1
\UART_460800:BUART:tx_bitclk\/main_1  macrocell66   3778   5028  262296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_0
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 262352p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4972
-------------------------------------   ---- 
End-of-path arrival time (ps)           4972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q  macrocell67   1250   1250  254838  RISE       1
\UART_460800:BUART:rx_state_0\/main_0    macrocell68   3722   4972  262352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 262352p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4972
-------------------------------------   ---- 
End-of-path arrival time (ps)           4972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q  macrocell67   1250   1250  254838  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_0  macrocell69   3722   4972  262352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell69         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_0
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 262352p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4972
-------------------------------------   ---- 
End-of-path arrival time (ps)           4972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q  macrocell67   1250   1250  254838  RISE       1
\UART_460800:BUART:rx_status_3\/main_0   macrocell76   3722   4972  262352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_1
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 262424p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q       macrocell68   1250   1250  254910  RISE       1
\UART_460800:BUART:rx_state_0\/main_1  macrocell68   3650   4900  262424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 262424p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q         macrocell68   1250   1250  254910  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_1  macrocell69   3650   4900  262424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell69         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_1
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 262424p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q        macrocell68   1250   1250  254910  RISE       1
\UART_460800:BUART:rx_status_3\/main_1  macrocell76   3650   4900  262424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_1\/q
Path End       : \UART_460800:BUART:pollcount_1\/main_2
Capture Clock  : \UART_460800:BUART:pollcount_1\/clock_0
Path slack     : 262463p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_1\/q       macrocell74   1250   1250  256863  RISE       1
\UART_460800:BUART:pollcount_1\/main_2  macrocell74   3611   4861  262463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell74         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_last\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_9
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 262496p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_last\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_last\/q          macrocell77   1250   1250  262496  RISE       1
\UART_460800:BUART:rx_state_2\/main_9  macrocell71   3577   4827  262496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_2\/q
Path End       : \UART_460800:BUART:txn\/main_4
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 262509p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_2\/q  macrocell65   1250   1250  250375  RISE       1
\UART_460800:BUART:txn\/main_4    macrocell62   3565   4815  262509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_2\/q
Path End       : \UART_460800:BUART:tx_state_1\/main_3
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 262510p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_2\/q       macrocell65   1250   1250  250375  RISE       1
\UART_460800:BUART:tx_state_1\/main_3  macrocell63   3563   4813  262510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_2\/q
Path End       : \UART_460800:BUART:tx_state_2\/main_3
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 262510p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_2\/q       macrocell65   1250   1250  250375  RISE       1
\UART_460800:BUART:tx_state_2\/main_3  macrocell65   3563   4813  262510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_2
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 262555p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q  macrocell72   1250   1250  259036  RISE       1
\UART_460800:BUART:rx_state_0\/main_2   macrocell68   3519   4769  262555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 262555p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q   macrocell72   1250   1250  259036  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_2  macrocell69   3519   4769  262555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell69         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_2
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 262555p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q  macrocell72   1250   1250  259036  RISE       1
\UART_460800:BUART:rx_status_3\/main_2  macrocell76   3519   4769  262555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:txn\/q
Path End       : \UART_460800:BUART:txn\/main_0
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 262574p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:txn\/q       macrocell62   1250   1250  262574  RISE       1
\UART_460800:BUART:txn\/main_0  macrocell62   3500   4750  262574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_460800:BUART:rx_state_0\/main_5
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 262747p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  262011  RISE       1
\UART_460800:BUART:rx_state_0\/main_5         macrocell68   2637   4577  262747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_460800:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 262747p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  262011  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_5       macrocell69   2637   4577  262747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell69         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_3
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 262840p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q       macrocell70   1250   1250  255326  RISE       1
\UART_460800:BUART:rx_state_0\/main_3  macrocell68   3234   4484  262840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 262840p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q         macrocell70   1250   1250  255326  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_3  macrocell69   3234   4484  262840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell69         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_3
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 262840p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q        macrocell70   1250   1250  255326  RISE       1
\UART_460800:BUART:rx_status_3\/main_3  macrocell76   3234   4484  262840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_4
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 262847p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q       macrocell71   1250   1250  255334  RISE       1
\UART_460800:BUART:rx_state_0\/main_4  macrocell68   3226   4476  262847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 262847p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q         macrocell71   1250   1250  255334  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_4  macrocell69   3226   4476  262847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell69         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_4
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 262847p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q        macrocell71   1250   1250  255334  RISE       1
\UART_460800:BUART:rx_status_3\/main_4  macrocell76   3226   4476  262847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_460800:BUART:rx_state_0\/main_6
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 263051p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  262194  RISE       1
\UART_460800:BUART:rx_state_0\/main_6         macrocell68   2333   4273  263051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_460800:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 263051p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  262194  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_6       macrocell69   2333   4273  263051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell69         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_460800:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_460800:BUART:rx_bitclk_enable\/clock_0
Path slack     : 263059p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  263059  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/main_2   macrocell72   2324   4264  263059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell72         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_460800:BUART:rx_state_0\/main_7
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 263064p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  262204  RISE       1
\UART_460800:BUART:rx_state_0\/main_7         macrocell68   2319   4259  263064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_460800:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 263064p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  262204  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_7       macrocell69   2319   4259  263064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell69         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_460800:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_460800:BUART:rx_bitclk_enable\/clock_0
Path slack     : 263074p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  263074  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/main_1   macrocell72   2310   4250  263074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell72         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_460800:BUART:pollcount_1\/main_1
Capture Clock  : \UART_460800:BUART:pollcount_1\/clock_0
Path slack     : 263074p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  263074  RISE       1
\UART_460800:BUART:pollcount_1\/main_1        macrocell74   2310   4250  263074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell74         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_460800:BUART:pollcount_0\/main_1
Capture Clock  : \UART_460800:BUART:pollcount_0\/clock_0
Path slack     : 263074p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  263074  RISE       1
\UART_460800:BUART:pollcount_0\/main_1        macrocell75   2310   4250  263074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_460800:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_460800:BUART:rx_bitclk_enable\/clock_0
Path slack     : 263076p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  263076  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/main_0   macrocell72   2307   4247  263076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell72         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_460800:BUART:pollcount_1\/main_0
Capture Clock  : \UART_460800:BUART:pollcount_1\/clock_0
Path slack     : 263076p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  263076  RISE       1
\UART_460800:BUART:pollcount_1\/main_0        macrocell74   2307   4247  263076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell74         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_460800:BUART:pollcount_0\/main_0
Capture Clock  : \UART_460800:BUART:pollcount_0\/clock_0
Path slack     : 263076p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  263076  RISE       1
\UART_460800:BUART:pollcount_0\/main_0        macrocell75   2307   4247  263076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_0\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_10
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 263264p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_0\/q       macrocell75   1250   1250  257675  RISE       1
\UART_460800:BUART:rx_state_0\/main_10  macrocell68   2809   4059  263264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_0\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_7
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 263264p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_0\/q       macrocell75   1250   1250  257675  RISE       1
\UART_460800:BUART:rx_status_3\/main_7  macrocell76   2809   4059  263264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_0\/q
Path End       : \UART_460800:BUART:pollcount_1\/main_4
Capture Clock  : \UART_460800:BUART:pollcount_1\/clock_0
Path slack     : 263275p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_0\/q       macrocell75   1250   1250  257675  RISE       1
\UART_460800:BUART:pollcount_1\/main_4  macrocell74   2798   4048  263275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell74         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_0\/q
Path End       : \UART_460800:BUART:pollcount_0\/main_3
Capture Clock  : \UART_460800:BUART:pollcount_0\/clock_0
Path slack     : 263275p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_0\/q       macrocell75   1250   1250  257675  RISE       1
\UART_460800:BUART:pollcount_0\/main_3  macrocell75   2798   4048  263275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_460800:BUART:tx_state_0\/main_2
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 263437p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  254506  RISE       1
\UART_460800:BUART:tx_state_0\/main_2               macrocell64     3696   3886  263437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_460800:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_460800:BUART:tx_bitclk\/clock_0
Path slack     : 263437p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  254506  RISE       1
\UART_460800:BUART:tx_bitclk\/main_2                macrocell66     3696   3886  263437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_state_3\/main_3
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 263767p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q       macrocell70   1250   1250  255326  RISE       1
\UART_460800:BUART:rx_state_3\/main_3  macrocell70   2307   3557  263767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_3
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 263767p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q       macrocell70   1250   1250  255326  RISE       1
\UART_460800:BUART:rx_state_2\/main_3  macrocell71   2307   3557  263767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_460800:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 263767p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q               macrocell70   1250   1250  255326  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/main_2  macrocell73   2307   3557  263767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/clock_0             macrocell73         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_state_3\/main_4
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 263773p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q       macrocell71   1250   1250  255334  RISE       1
\UART_460800:BUART:rx_state_3\/main_4  macrocell70   2300   3550  263773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_4
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 263773p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q       macrocell71   1250   1250  255334  RISE       1
\UART_460800:BUART:rx_state_2\/main_4  macrocell71   2300   3550  263773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_460800:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 263773p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q               macrocell71   1250   1250  255334  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/main_3  macrocell73   2300   3550  263773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/clock_0             macrocell73         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_status_3\/q
Path End       : \UART_460800:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_460800:BUART:sRX:RxSts\/clock
Path slack     : 264531p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           270333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5802
-------------------------------------   ---- 
End-of-path arrival time (ps)           5802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_status_3\/q       macrocell76    1250   1250  264531  RISE       1
\UART_460800:BUART:sRX:RxSts\/status_3  statusicell6   4552   5802  264531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxSts\/clock                        statusicell6        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 519808p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6190
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15668
-------------------------------------   ----- 
End-of-path arrival time (ps)           15668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q                      macrocell32     1250   1250  519808  RISE       1
\UART_230400:BUART:counter_load_not\/main_1           macrocell1      8145   9395  519808  RISE       1
\UART_230400:BUART:counter_load_not\/q                macrocell1      3350  12745  519808  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2924  15668  519808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_230400:BUART:sRX:RxBitCounter\/clock
Path slack     : 523343p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -5360
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           536307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12963
-------------------------------------   ----- 
End-of-path arrival time (ps)           12963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q     macrocell35   1250   1250  523343  RISE       1
\UART_230400:BUART:rx_counter_load\/main_0  macrocell4    6050   7300  523343  RISE       1
\UART_230400:BUART:rx_counter_load\/q       macrocell4    3350  10650  523343  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/load   count7cell    2313  12963  523343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_230400:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_230400:BUART:sTX:TxSts\/clock
Path slack     : 524370p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           541167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16797
-------------------------------------   ----- 
End-of-path arrival time (ps)           16797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  524370  RISE       1
\UART_230400:BUART:tx_status_0\/main_3                 macrocell2      7541  11121  524370  RISE       1
\UART_230400:BUART:tx_status_0\/q                      macrocell2      3350  14471  524370  RISE       1
\UART_230400:BUART:sTX:TxSts\/status_0                 statusicell1    2326  16797  524370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxSts\/clock                        statusicell1        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_230400:BUART:sTX:TxShifter:u0\/clock
Path slack     : 525693p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9964
-------------------------------------   ---- 
End-of-path arrival time (ps)           9964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q                macrocell32     1250   1250  519808  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   8714   9964  525693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_230400:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_230400:BUART:sRX:RxSts\/clock
Path slack     : 525767p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           541167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15400
-------------------------------------   ----- 
End-of-path arrival time (ps)           15400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  525767  RISE       1
\UART_230400:BUART:rx_status_4\/main_1                 macrocell6      2888   6468  525767  RISE       1
\UART_230400:BUART:rx_status_4\/q                      macrocell6      3350   9818  525767  RISE       1
\UART_230400:BUART:sRX:RxSts\/status_4                 statusicell2    5582  15400  525767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 525985p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9672
-------------------------------------   ---- 
End-of-path arrival time (ps)           9672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q         macrocell35     1250   1250  523343  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   8422   9672  525985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_230400:BUART:tx_state_0\/main_3
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 527036p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11121
-------------------------------------   ----- 
End-of-path arrival time (ps)           11121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  524370  RISE       1
\UART_230400:BUART:tx_state_0\/main_3                  macrocell32     7541  11121  527036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 527225p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8431
-------------------------------------   ---- 
End-of-path arrival time (ps)           8431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q                macrocell36     1250   1250  524582  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   7181   8431  527225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_state_0\/main_0
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 527909p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10248
-------------------------------------   ----- 
End-of-path arrival time (ps)           10248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q  macrocell35   1250   1250  523343  RISE       1
\UART_230400:BUART:rx_state_0\/main_0    macrocell36   8998  10248  527909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_0
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 527909p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10248
-------------------------------------   ----- 
End-of-path arrival time (ps)           10248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q  macrocell35   1250   1250  523343  RISE       1
\UART_230400:BUART:rx_state_2\/main_0    macrocell39   8998  10248  527909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 528317p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7339
-------------------------------------   ---- 
End-of-path arrival time (ps)           7339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell40         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q          macrocell40     1250   1250  528317  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   6089   7339  528317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:rx_status_3\/main_2
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 528702p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9455
-------------------------------------   ---- 
End-of-path arrival time (ps)           9455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell40         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q  macrocell40   1250   1250  528317  RISE       1
\UART_230400:BUART:rx_status_3\/main_2  macrocell44   8205   9455  528702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:tx_state_2\/main_1
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 528762p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9395
-------------------------------------   ---- 
End-of-path arrival time (ps)           9395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q       macrocell32   1250   1250  519808  RISE       1
\UART_230400:BUART:tx_state_2\/main_1  macrocell33   8145   9395  528762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_230400:BUART:tx_bitclk\/clock_0
Path slack     : 528762p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9395
-------------------------------------   ---- 
End-of-path arrival time (ps)           9395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q      macrocell32   1250   1250  519808  RISE       1
\UART_230400:BUART:tx_bitclk\/main_1  macrocell34   8145   9395  528762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_230400:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 528815p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9342
-------------------------------------   ---- 
End-of-path arrival time (ps)           9342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q               macrocell36   1250   1250  524582  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/main_1  macrocell41   8092   9342  528815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/clock_0             macrocell41         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_status_3\/main_1
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 528815p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9342
-------------------------------------   ---- 
End-of-path arrival time (ps)           9342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q        macrocell36   1250   1250  524582  RISE       1
\UART_230400:BUART:rx_status_3\/main_1  macrocell44   8092   9342  528815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:txn\/main_2
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 529164p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8993
-------------------------------------   ---- 
End-of-path arrival time (ps)           8993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q  macrocell32   1250   1250  519808  RISE       1
\UART_230400:BUART:txn\/main_2    macrocell30   7743   8993  529164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:tx_state_1\/main_1
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 529164p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8993
-------------------------------------   ---- 
End-of-path arrival time (ps)           8993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q       macrocell32   1250   1250  519808  RISE       1
\UART_230400:BUART:tx_state_1\/main_1  macrocell31   7743   8993  529164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 529268p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8889
-------------------------------------   ---- 
End-of-path arrival time (ps)           8889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q   macrocell40   1250   1250  528317  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_2  macrocell37   7639   8889  529268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:rx_state_3\/main_2
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 529268p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8889
-------------------------------------   ---- 
End-of-path arrival time (ps)           8889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell40         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q  macrocell40   1250   1250  528317  RISE       1
\UART_230400:BUART:rx_state_3\/main_2   macrocell38   7639   8889  529268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:tx_state_0\/main_0
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 529276p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8880
-------------------------------------   ---- 
End-of-path arrival time (ps)           8880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q       macrocell31   1250   1250  522852  RISE       1
\UART_230400:BUART:tx_state_0\/main_0  macrocell32   7630   8880  529276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_230400:BUART:sTX:TxShifter:u0\/clock
Path slack     : 529708p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5948
-------------------------------------   ---- 
End-of-path arrival time (ps)           5948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q                macrocell31     1250   1250  522852  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4698   5948  529708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_state_0\/main_1
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 529759p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8398
-------------------------------------   ---- 
End-of-path arrival time (ps)           8398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q       macrocell36   1250   1250  524582  RISE       1
\UART_230400:BUART:rx_state_0\/main_1  macrocell36   7148   8398  529759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_1
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 529759p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8398
-------------------------------------   ---- 
End-of-path arrival time (ps)           8398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q       macrocell36   1250   1250  524582  RISE       1
\UART_230400:BUART:rx_state_2\/main_1  macrocell39   7148   8398  529759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_bitclk\/q
Path End       : \UART_230400:BUART:tx_state_0\/main_5
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 529821p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8336
-------------------------------------   ---- 
End-of-path arrival time (ps)           8336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_bitclk\/q        macrocell34   1250   1250  529821  RISE       1
\UART_230400:BUART:tx_state_0\/main_5  macrocell32   7086   8336  529821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_2\/q
Path End       : \UART_230400:BUART:tx_state_0\/main_4
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 530154p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8002
-------------------------------------   ---- 
End-of-path arrival time (ps)           8002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_2\/q       macrocell33   1250   1250  524184  RISE       1
\UART_230400:BUART:tx_state_0\/main_4  macrocell32   6752   8002  530154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_230400:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 530297p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7860
-------------------------------------   ---- 
End-of-path arrival time (ps)           7860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q        macrocell35   1250   1250  523343  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/main_0  macrocell41   6610   7860  530297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/clock_0             macrocell41         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_status_3\/main_0
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 530297p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7860
-------------------------------------   ---- 
End-of-path arrival time (ps)           7860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q  macrocell35   1250   1250  523343  RISE       1
\UART_230400:BUART:rx_status_3\/main_0   macrocell44   6610   7860  530297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_230400:BUART:sTX:TxShifter:u0\/clock
Path slack     : 530671p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4986
-------------------------------------   ---- 
End-of-path arrival time (ps)           4986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  524197  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4796   4986  530671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:rx_state_0\/main_2
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 530802p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7354
-------------------------------------   ---- 
End-of-path arrival time (ps)           7354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell40         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q  macrocell40   1250   1250  528317  RISE       1
\UART_230400:BUART:rx_state_0\/main_2   macrocell36   6104   7354  530802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_2
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 530802p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7354
-------------------------------------   ---- 
End-of-path arrival time (ps)           7354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell40         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q  macrocell40   1250   1250  528317  RISE       1
\UART_230400:BUART:rx_state_2\/main_2   macrocell39   6104   7354  530802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 530856p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7300
-------------------------------------   ---- 
End-of-path arrival time (ps)           7300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q  macrocell35   1250   1250  523343  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_0  macrocell37   6050   7300  530856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_state_3\/main_0
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 530856p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7300
-------------------------------------   ---- 
End-of-path arrival time (ps)           7300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q  macrocell35   1250   1250  523343  RISE       1
\UART_230400:BUART:rx_state_3\/main_0    macrocell38   6050   7300  530856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_230400:BUART:tx_state_0\/main_2
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 531097p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7060
-------------------------------------   ---- 
End-of-path arrival time (ps)           7060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  524197  RISE       1
\UART_230400:BUART:tx_state_0\/main_2               macrocell32     6870   7060  531097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:txn\/main_1
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 531249p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6908
-------------------------------------   ---- 
End-of-path arrival time (ps)           6908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q  macrocell31   1250   1250  522852  RISE       1
\UART_230400:BUART:txn\/main_1    macrocell30   5658   6908  531249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:tx_state_1\/main_0
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 531249p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6908
-------------------------------------   ---- 
End-of-path arrival time (ps)           6908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q       macrocell31   1250   1250  522852  RISE       1
\UART_230400:BUART:tx_state_1\/main_0  macrocell31   5658   6908  531249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_230400:BUART:txn\/main_3
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 531497p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  531497  RISE       1
\UART_230400:BUART:txn\/main_3                macrocell30     2290   6660  531497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:tx_state_2\/main_0
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 531806p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q       macrocell31   1250   1250  522852  RISE       1
\UART_230400:BUART:tx_state_2\/main_0  macrocell33   5101   6351  531806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_230400:BUART:tx_bitclk\/clock_0
Path slack     : 531806p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q      macrocell31   1250   1250  522852  RISE       1
\UART_230400:BUART:tx_bitclk\/main_0  macrocell34   5101   6351  531806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_230400:BUART:rx_state_0\/main_6
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 532003p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6153
-------------------------------------   ---- 
End-of-path arrival time (ps)           6153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q                             macrocell42   1250   1250  526940  RISE       1
\UART_230400:BUART:rx_state_0\/main_6  macrocell36   4903   6153  532003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_230400:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 532059p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6098
-------------------------------------   ---- 
End-of-path arrival time (ps)           6098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q               macrocell39   1250   1250  525107  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/main_3  macrocell41   4848   6098  532059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/clock_0             macrocell41         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_status_3\/main_4
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 532059p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6098
-------------------------------------   ---- 
End-of-path arrival time (ps)           6098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q        macrocell39   1250   1250  525107  RISE       1
\UART_230400:BUART:rx_status_3\/main_4  macrocell44   4848   6098  532059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 532095p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6062
-------------------------------------   ---- 
End-of-path arrival time (ps)           6062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q         macrocell36   1250   1250  524582  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_1  macrocell37   4812   6062  532095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_state_3\/main_1
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 532095p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6062
-------------------------------------   ---- 
End-of-path arrival time (ps)           6062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q       macrocell36   1250   1250  524582  RISE       1
\UART_230400:BUART:rx_state_3\/main_1  macrocell38   4812   6062  532095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 532620p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5537
-------------------------------------   ---- 
End-of-path arrival time (ps)           5537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q         macrocell39   1250   1250  525107  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_4  macrocell37   4287   5537  532620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_state_3\/main_4
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 532620p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5537
-------------------------------------   ---- 
End-of-path arrival time (ps)           5537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q       macrocell39   1250   1250  525107  RISE       1
\UART_230400:BUART:rx_state_3\/main_4  macrocell38   4287   5537  532620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_bitclk\/q
Path End       : \UART_230400:BUART:tx_state_2\/main_5
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 532640p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_bitclk\/q        macrocell34   1250   1250  529821  RISE       1
\UART_230400:BUART:tx_state_2\/main_5  macrocell33   4267   5517  532640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_load_fifo\/q
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 532787p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3130
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5750
-------------------------------------   ---- 
End-of-path arrival time (ps)           5750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell37         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_load_fifo\/q            macrocell37     1250   1250  527803  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4500   5750  532787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_230400:BUART:rx_state_0\/main_9
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 532793p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  532793  RISE       1
\UART_230400:BUART:rx_state_0\/main_9         macrocell36   3424   5364  532793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_230400:BUART:rx_state_2\/main_8
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 532793p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  532793  RISE       1
\UART_230400:BUART:rx_state_2\/main_8         macrocell39   3424   5364  532793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_230400:BUART:rx_state_0\/main_10
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 532952p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  532952  RISE       1
\UART_230400:BUART:rx_state_0\/main_10        macrocell36   3264   5204  532952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_230400:BUART:rx_state_2\/main_9
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 532952p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  532952  RISE       1
\UART_230400:BUART:rx_state_2\/main_9         macrocell39   3264   5204  532952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_230400:BUART:rx_state_0\/main_8
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 532977p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  532977  RISE       1
\UART_230400:BUART:rx_state_0\/main_8         macrocell36   3239   5179  532977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_230400:BUART:rx_state_2\/main_7
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 532977p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  532977  RISE       1
\UART_230400:BUART:rx_state_2\/main_7         macrocell39   3239   5179  532977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 532980p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  532980  RISE       1
MODIN1_0/main_1                               macrocell43   3236   5176  532980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 532981p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  532981  RISE       1
MODIN1_0/main_0                               macrocell43   3235   5175  532981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 533018p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q       macrocell43   1250   1250  528186  RISE       1
MODIN1_1/main_4  macrocell42   3889   5139  533018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_230400:BUART:rx_status_3\/main_7
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 533018p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q                              macrocell43   1250   1250  528186  RISE       1
\UART_230400:BUART:rx_status_3\/main_7  macrocell44   3889   5139  533018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_2\/q
Path End       : \UART_230400:BUART:txn\/main_4
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 533119p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_2\/q  macrocell33   1250   1250  524184  RISE       1
\UART_230400:BUART:txn\/main_4    macrocell30   3788   5038  533119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_2\/q
Path End       : \UART_230400:BUART:tx_state_1\/main_3
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 533119p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_2\/q       macrocell33   1250   1250  524184  RISE       1
\UART_230400:BUART:tx_state_1\/main_3  macrocell31   3788   5038  533119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:tx_state_0\/main_1
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 533125p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q       macrocell32   1250   1250  519808  RISE       1
\UART_230400:BUART:tx_state_0\/main_1  macrocell32   3781   5031  533125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_2\/q
Path End       : \UART_230400:BUART:tx_state_2\/main_3
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 533137p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5019
-------------------------------------   ---- 
End-of-path arrival time (ps)           5019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_2\/q       macrocell33   1250   1250  524184  RISE       1
\UART_230400:BUART:tx_state_2\/main_3  macrocell33   3769   5019  533137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_2\/q
Path End       : \UART_230400:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_230400:BUART:tx_bitclk\/clock_0
Path slack     : 533137p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5019
-------------------------------------   ---- 
End-of-path arrival time (ps)           5019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_2\/q      macrocell33   1250   1250  524184  RISE       1
\UART_230400:BUART:tx_bitclk\/main_3  macrocell34   3769   5019  533137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_230400:BUART:tx_state_2\/main_2
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 533150p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5006
-------------------------------------   ---- 
End-of-path arrival time (ps)           5006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  524197  RISE       1
\UART_230400:BUART:tx_state_2\/main_2               macrocell33     4816   5006  533150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_230400:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_230400:BUART:tx_bitclk\/clock_0
Path slack     : 533150p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5006
-------------------------------------   ---- 
End-of-path arrival time (ps)           5006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  524197  RISE       1
\UART_230400:BUART:tx_bitclk\/main_2                macrocell34     4816   5006  533150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_230400:BUART:tx_state_1\/main_2
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 533159p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4997
-------------------------------------   ---- 
End-of-path arrival time (ps)           4997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  524197  RISE       1
\UART_230400:BUART:tx_state_1\/main_2               macrocell31     4807   4997  533159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_bitclk\/q
Path End       : \UART_230400:BUART:txn\/main_6
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 533314p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_bitclk\/q  macrocell34   1250   1250  529821  RISE       1
\UART_230400:BUART:txn\/main_6   macrocell30   3592   4842  533314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_bitclk\/q
Path End       : \UART_230400:BUART:tx_state_1\/main_5
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 533314p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_bitclk\/q        macrocell34   1250   1250  529821  RISE       1
\UART_230400:BUART:tx_state_1\/main_5  macrocell31   3592   4842  533314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_state_0\/main_3
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 533325p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q       macrocell38   1250   1250  526480  RISE       1
\UART_230400:BUART:rx_state_0\/main_3  macrocell36   3581   4831  533325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_3
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 533325p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q       macrocell38   1250   1250  526480  RISE       1
\UART_230400:BUART:rx_state_2\/main_3  macrocell39   3581   4831  533325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_230400:BUART:txn\/main_5
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 533538p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  533538  RISE       1
\UART_230400:BUART:txn\/main_5                      macrocell30     4428   4618  533538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_230400:BUART:tx_state_1\/main_4
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 533538p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  533538  RISE       1
\UART_230400:BUART:tx_state_1\/main_4               macrocell31     4428   4618  533538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_230400:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 533577p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  532793  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_6       macrocell37   2640   4580  533577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_230400:BUART:rx_state_3\/main_6
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 533577p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  532793  RISE       1
\UART_230400:BUART:rx_state_3\/main_6         macrocell38   2640   4580  533577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 533806p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q       macrocell43   1250   1250  528186  RISE       1
MODIN1_0/main_3  macrocell43   3101   4351  533806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_230400:BUART:rx_state_0\/main_7
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 533809p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q                             macrocell43   1250   1250  528186  RISE       1
\UART_230400:BUART:rx_state_0\/main_7  macrocell36   3097   4347  533809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_230400:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 533878p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4279
-------------------------------------   ---- 
End-of-path arrival time (ps)           4279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  532952  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_7       macrocell37   2339   4279  533878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_230400:BUART:rx_state_3\/main_7
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 533878p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4279
-------------------------------------   ---- 
End-of-path arrival time (ps)           4279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  532952  RISE       1
\UART_230400:BUART:rx_state_3\/main_7         macrocell38   2339   4279  533878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_230400:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_230400:BUART:rx_bitclk_enable\/clock_0
Path slack     : 533899p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  532980  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/main_1   macrocell40   2318   4258  533899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell40         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 533899p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  532980  RISE       1
MODIN1_1/main_1                               macrocell42   2318   4258  533899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_230400:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 533902p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  532977  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_5       macrocell37   2314   4254  533902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_230400:BUART:rx_state_3\/main_5
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 533902p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  532977  RISE       1
\UART_230400:BUART:rx_state_3\/main_5         macrocell38   2314   4254  533902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_230400:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_230400:BUART:rx_bitclk_enable\/clock_0
Path slack     : 533905p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  532981  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/main_0   macrocell40   2312   4252  533905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell40         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 533905p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  532981  RISE       1
MODIN1_1/main_0                               macrocell42   2312   4252  533905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_230400:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_230400:BUART:rx_bitclk_enable\/clock_0
Path slack     : 533911p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  533911  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/main_2   macrocell40   2305   4245  533911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell40         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_230400:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 533991p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q               macrocell38   1250   1250  526480  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/main_2  macrocell41   2916   4166  533991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/clock_0             macrocell41         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_status_3\/main_3
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 533991p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q        macrocell38   1250   1250  526480  RISE       1
\UART_230400:BUART:rx_status_3\/main_3  macrocell44   2916   4166  533991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 533994p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q         macrocell38   1250   1250  526480  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_3  macrocell37   2913   4163  533994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_state_3\/main_3
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 533994p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q       macrocell38   1250   1250  526480  RISE       1
\UART_230400:BUART:rx_state_3\/main_3  macrocell38   2913   4163  533994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_230400:BUART:tx_state_2\/main_4
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 534093p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4064
-------------------------------------   ---- 
End-of-path arrival time (ps)           4064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  533538  RISE       1
\UART_230400:BUART:tx_state_2\/main_4               macrocell33     3874   4064  534093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 534283p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell42         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q       macrocell42   1250   1250  526940  RISE       1
MODIN1_1/main_3  macrocell42   2624   3874  534283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_230400:BUART:rx_status_3\/main_6
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 534283p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q                              macrocell42   1250   1250  526940  RISE       1
\UART_230400:BUART:rx_status_3\/main_6  macrocell44   2624   3874  534283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:txn\/q
Path End       : \UART_230400:BUART:txn\/main_0
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 534284p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:txn\/q       macrocell30   1250   1250  534284  RISE       1
\UART_230400:BUART:txn\/main_0  macrocell30   2622   3872  534284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_state_0\/main_4
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 534286p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q       macrocell39   1250   1250  525107  RISE       1
\UART_230400:BUART:rx_state_0\/main_4  macrocell36   2620   3870  534286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_4
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 534286p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q       macrocell39   1250   1250  525107  RISE       1
\UART_230400:BUART:rx_state_2\/main_4  macrocell39   2620   3870  534286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_last\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_6
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 534596p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_last\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_last\/q          macrocell45   1250   1250  534596  RISE       1
\UART_230400:BUART:rx_state_2\/main_6  macrocell39   2311   3561  534596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_status_3\/q
Path End       : \UART_230400:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_230400:BUART:sRX:RxSts\/clock
Path slack     : 537608p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           541167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell44         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_status_3\/q       macrocell44    1250   1250  537608  RISE       1
\UART_230400:BUART:sRX:RxSts\/status_3  statusicell2   2309   3559  537608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_0\/q
Path End       : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066159p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10985
-------------------------------------   ----- 
End-of-path arrival time (ps)           10985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_0\/q                      macrocell48     1250   1250  1066159  RISE       1
\UART_115200:BUART:counter_load_not\/main_1           macrocell11     4073   5323  1066159  RISE       1
\UART_115200:BUART:counter_load_not\/q                macrocell11     3350   8673  1066159  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2312  10985  1066159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_115200:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066523p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11451
-------------------------------------   ----- 
End-of-path arrival time (ps)           11451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q     macrocell51   1250   1250  1066523  RISE       1
\UART_115200:BUART:rx_counter_load\/main_0  macrocell14   4595   5845  1066523  RISE       1
\UART_115200:BUART:rx_counter_load\/q       macrocell14   3350   9195  1066523  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/load   count7cell    2256  11451  1066523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_115200:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_115200:BUART:sTX:TxSts\/clock
Path slack     : 1068128p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14705
-------------------------------------   ----- 
End-of-path arrival time (ps)           14705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1068128  RISE       1
\UART_115200:BUART:tx_status_0\/main_3                 macrocell12     3532   7112  1068128  RISE       1
\UART_115200:BUART:tx_status_0\/q                      macrocell12     3350  10462  1068128  RISE       1
\UART_115200:BUART:sTX:TxSts\/status_0                 statusicell3    4244  14705  1068128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:TxSts\/clock                        statusicell3        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_115200:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_115200:BUART:sRX:RxSts\/clock
Path slack     : 1068827p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14006
-------------------------------------   ----- 
End-of-path arrival time (ps)           14006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  1068827  RISE       1
\UART_115200:BUART:rx_status_4\/main_1                 macrocell16     2903   6483  1068827  RISE       1
\UART_115200:BUART:rx_status_4\/q                      macrocell16     3350   9833  1068827  RISE       1
\UART_115200:BUART:sRX:RxSts\/status_4                 statusicell4    4173  14006  1068827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_1\/q
Path End       : \UART_115200:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_115200:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071105p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6219
-------------------------------------   ---- 
End-of-path arrival time (ps)           6219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_1\/q                macrocell47     1250   1250  1067641  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   4969   6219  1071105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_bitclk_enable\/q
Path End       : \UART_115200:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_115200:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071669p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5654
-------------------------------------   ---- 
End-of-path arrival time (ps)           5654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_bitclk_enable\/q          macrocell56     1250   1250  1071669  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   4404   5654  1071669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_115200:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_115200:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072470p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1068980  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   4664   4854  1072470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_115200:BUART:txn\/main_3
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1072530p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7294
-------------------------------------   ---- 
End-of-path arrival time (ps)           7294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  1072530  RISE       1
\UART_115200:BUART:txn\/main_3                macrocell46     2924   7294  1072530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_115200:BUART:rx_state_0\/main_6
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1072697p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7127
-------------------------------------   ---- 
End-of-path arrival time (ps)           7127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                             macrocell58   1250   1250  1068638  RISE       1
\UART_115200:BUART:rx_state_0\/main_6  macrocell52   5877   7127  1072697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_115200:BUART:tx_state_0\/main_3
Capture Clock  : \UART_115200:BUART:tx_state_0\/clock_0
Path slack     : 1072712p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7112
-------------------------------------   ---- 
End-of-path arrival time (ps)           7112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1068128  RISE       1
\UART_115200:BUART:tx_state_0\/main_3                  macrocell48     3532   7112  1072712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_0\/q
Path End       : \UART_115200:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_115200:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072941p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_0\/q                macrocell48     1250   1250  1066159  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3132   4382  1072941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_115200:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073263p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q         macrocell51     1250   1250  1066523  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   2811   4061  1073263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_115200:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073273p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q                macrocell52     1250   1250  1066548  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   2801   4051  1073273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:rx_status_3\/main_0
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1073439p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6384
-------------------------------------   ---- 
End-of-path arrival time (ps)           6384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q  macrocell51   1250   1250  1066523  RISE       1
\UART_115200:BUART:rx_status_3\/main_0   macrocell60   5134   6384  1073439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell60         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:rx_status_3\/main_1
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1073469p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6355
-------------------------------------   ---- 
End-of-path arrival time (ps)           6355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q        macrocell52   1250   1250  1066548  RISE       1
\UART_115200:BUART:rx_status_3\/main_1  macrocell60   5105   6355  1073469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell60         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_3\/q
Path End       : \UART_115200:BUART:rx_state_0\/main_3
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1073492p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6331
-------------------------------------   ---- 
End-of-path arrival time (ps)           6331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_3\/q       macrocell54   1250   1250  1067593  RISE       1
\UART_115200:BUART:rx_state_0\/main_3  macrocell52   5081   6331  1073492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_3\/q
Path End       : \UART_115200:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1073492p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6331
-------------------------------------   ---- 
End-of-path arrival time (ps)           6331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_3\/q         macrocell54   1250   1250  1067593  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_3  macrocell53   5081   6331  1073492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_3\/q
Path End       : \UART_115200:BUART:rx_state_2\/main_3
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1073492p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6331
-------------------------------------   ---- 
End-of-path arrival time (ps)           6331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_3\/q       macrocell54   1250   1250  1067593  RISE       1
\UART_115200:BUART:rx_state_2\/main_3  macrocell55   5081   6331  1073492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_bitclk_enable\/q
Path End       : \UART_115200:BUART:rx_state_0\/main_2
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1073608p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6216
-------------------------------------   ---- 
End-of-path arrival time (ps)           6216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  1071669  RISE       1
\UART_115200:BUART:rx_state_0\/main_2   macrocell52   4966   6216  1073608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_bitclk_enable\/q
Path End       : \UART_115200:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1073608p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6216
-------------------------------------   ---- 
End-of-path arrival time (ps)           6216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_bitclk_enable\/q   macrocell56   1250   1250  1071669  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_2  macrocell53   4966   6216  1073608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_bitclk_enable\/q
Path End       : \UART_115200:BUART:rx_state_2\/main_2
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1073608p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6216
-------------------------------------   ---- 
End-of-path arrival time (ps)           6216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  1071669  RISE       1
\UART_115200:BUART:rx_state_2\/main_2   macrocell55   4966   6216  1073608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_bitclk\/q
Path End       : \UART_115200:BUART:txn\/main_6
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1073618p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_bitclk\/q  macrocell50   1250   1250  1073618  RISE       1
\UART_115200:BUART:txn\/main_6   macrocell46   4956   6206  1073618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_115200:BUART:rx_state_0\/main_7
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1073948p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5876
-------------------------------------   ---- 
End-of-path arrival time (ps)           5876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                             macrocell59   1250   1250  1068911  RISE       1
\UART_115200:BUART:rx_state_0\/main_7  macrocell52   4626   5876  1073948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:rx_state_3\/main_0
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1073978p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5845
-------------------------------------   ---- 
End-of-path arrival time (ps)           5845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q  macrocell51   1250   1250  1066523  RISE       1
\UART_115200:BUART:rx_state_3\/main_0    macrocell54   4595   5845  1073978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_115200:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073978p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5845
-------------------------------------   ---- 
End-of-path arrival time (ps)           5845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q        macrocell51   1250   1250  1066523  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/main_0  macrocell57   4595   5845  1073978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/clock_0             macrocell57         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:rx_state_3\/main_1
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1074004p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q       macrocell52   1250   1250  1066548  RISE       1
\UART_115200:BUART:rx_state_3\/main_1  macrocell54   4569   5819  1074004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_115200:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074004p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q               macrocell52   1250   1250  1066548  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/main_1  macrocell57   4569   5819  1074004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/clock_0             macrocell57         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_1\/q
Path End       : \UART_115200:BUART:tx_state_0\/main_0
Capture Clock  : \UART_115200:BUART:tx_state_0\/clock_0
Path slack     : 1074173p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5651
-------------------------------------   ---- 
End-of-path arrival time (ps)           5651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_1\/q       macrocell47   1250   1250  1067641  RISE       1
\UART_115200:BUART:tx_state_0\/main_0  macrocell48   4401   5651  1074173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_1\/q
Path End       : \UART_115200:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_115200:BUART:tx_bitclk\/clock_0
Path slack     : 1074173p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5651
-------------------------------------   ---- 
End-of-path arrival time (ps)           5651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_1\/q      macrocell47   1250   1250  1067641  RISE       1
\UART_115200:BUART:tx_bitclk\/main_0  macrocell50   4401   5651  1074173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_bitclk\/q
Path End       : \UART_115200:BUART:tx_state_1\/main_5
Capture Clock  : \UART_115200:BUART:tx_state_1\/clock_0
Path slack     : 1074178p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_bitclk\/q        macrocell50   1250   1250  1073618  RISE       1
\UART_115200:BUART:tx_state_1\/main_5  macrocell47   4395   5645  1074178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_bitclk\/q
Path End       : \UART_115200:BUART:tx_state_2\/main_5
Capture Clock  : \UART_115200:BUART:tx_state_2\/clock_0
Path slack     : 1074178p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_bitclk\/q        macrocell50   1250   1250  1073618  RISE       1
\UART_115200:BUART:tx_state_2\/main_5  macrocell49   4395   5645  1074178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_2\/q
Path End       : \UART_115200:BUART:rx_state_3\/main_4
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1074295p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5529
-------------------------------------   ---- 
End-of-path arrival time (ps)           5529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_2\/q       macrocell55   1250   1250  1066839  RISE       1
\UART_115200:BUART:rx_state_3\/main_4  macrocell54   4279   5529  1074295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_2\/q
Path End       : \UART_115200:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_115200:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074295p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5529
-------------------------------------   ---- 
End-of-path arrival time (ps)           5529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_2\/q               macrocell55   1250   1250  1066839  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/main_3  macrocell57   4279   5529  1074295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/clock_0             macrocell57         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_2\/q
Path End       : \UART_115200:BUART:rx_status_3\/main_4
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1074307p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_2\/q        macrocell55   1250   1250  1066839  RISE       1
\UART_115200:BUART:rx_status_3\/main_4  macrocell60   4267   5517  1074307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell60         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_2\/q
Path End       : \UART_115200:BUART:rx_state_0\/main_4
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1074327p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_2\/q       macrocell55   1250   1250  1066839  RISE       1
\UART_115200:BUART:rx_state_0\/main_4  macrocell52   4246   5496  1074327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_2\/q
Path End       : \UART_115200:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1074327p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_2\/q         macrocell55   1250   1250  1066839  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_4  macrocell53   4246   5496  1074327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_2\/q
Path End       : \UART_115200:BUART:rx_state_2\/main_4
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1074327p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_2\/q       macrocell55   1250   1250  1066839  RISE       1
\UART_115200:BUART:rx_state_2\/main_4  macrocell55   4246   5496  1074327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_0\/q
Path End       : \UART_115200:BUART:tx_state_1\/main_1
Capture Clock  : \UART_115200:BUART:tx_state_1\/clock_0
Path slack     : 1074500p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5323
-------------------------------------   ---- 
End-of-path arrival time (ps)           5323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_0\/q       macrocell48   1250   1250  1066159  RISE       1
\UART_115200:BUART:tx_state_1\/main_1  macrocell47   4073   5323  1074500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_0\/q
Path End       : \UART_115200:BUART:tx_state_2\/main_1
Capture Clock  : \UART_115200:BUART:tx_state_2\/clock_0
Path slack     : 1074500p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5323
-------------------------------------   ---- 
End-of-path arrival time (ps)           5323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_0\/q       macrocell48   1250   1250  1066159  RISE       1
\UART_115200:BUART:tx_state_2\/main_1  macrocell49   4073   5323  1074500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_0\/q
Path End       : \UART_115200:BUART:txn\/main_2
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1074511p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5312
-------------------------------------   ---- 
End-of-path arrival time (ps)           5312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_0\/q  macrocell48   1250   1250  1066159  RISE       1
\UART_115200:BUART:txn\/main_2    macrocell46   4062   5312  1074511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_115200:BUART:rx_state_0\/main_8
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1074758p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5065
-------------------------------------   ---- 
End-of-path arrival time (ps)           5065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074758  RISE       1
\UART_115200:BUART:rx_state_0\/main_8         macrocell52   3125   5065  1074758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_115200:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1074758p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5065
-------------------------------------   ---- 
End-of-path arrival time (ps)           5065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074758  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_5       macrocell53   3125   5065  1074758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_115200:BUART:rx_state_2\/main_7
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1074758p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5065
-------------------------------------   ---- 
End-of-path arrival time (ps)           5065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074758  RISE       1
\UART_115200:BUART:rx_state_2\/main_7         macrocell55   3125   5065  1074758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_115200:BUART:rx_state_0\/main_10
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1074760p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074760  RISE       1
\UART_115200:BUART:rx_state_0\/main_10        macrocell52   3123   5063  1074760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_115200:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1074760p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074760  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_7       macrocell53   3123   5063  1074760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_115200:BUART:rx_state_2\/main_9
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1074760p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074760  RISE       1
\UART_115200:BUART:rx_state_2\/main_9         macrocell55   3123   5063  1074760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_load_fifo\/q
Path End       : \UART_115200:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_115200:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074762p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3130
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_load_fifo\/q            macrocell53     1250   1250  1069928  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   4191   5441  1074762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_115200:BUART:rx_state_0\/main_9
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1074772p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074772  RISE       1
\UART_115200:BUART:rx_state_0\/main_9         macrocell52   3111   5051  1074772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_115200:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1074772p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074772  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_6       macrocell53   3111   5051  1074772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_115200:BUART:rx_state_2\/main_8
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1074772p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074772  RISE       1
\UART_115200:BUART:rx_state_2\/main_8         macrocell55   3111   5051  1074772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_3\/q
Path End       : \UART_115200:BUART:rx_state_3\/main_3
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1075049p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_3\/q       macrocell54   1250   1250  1067593  RISE       1
\UART_115200:BUART:rx_state_3\/main_3  macrocell54   3524   4774  1075049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_3\/q
Path End       : \UART_115200:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_115200:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075049p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_3\/q               macrocell54   1250   1250  1067593  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/main_2  macrocell57   3524   4774  1075049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/clock_0             macrocell57         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_2\/q
Path End       : \UART_115200:BUART:tx_state_0\/main_4
Capture Clock  : \UART_115200:BUART:tx_state_0\/clock_0
Path slack     : 1075072p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_2\/q       macrocell49   1250   1250  1067636  RISE       1
\UART_115200:BUART:tx_state_0\/main_4  macrocell48   3501   4751  1075072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_2\/q
Path End       : \UART_115200:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_115200:BUART:tx_bitclk\/clock_0
Path slack     : 1075072p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_2\/q      macrocell49   1250   1250  1067636  RISE       1
\UART_115200:BUART:tx_bitclk\/main_3  macrocell50   3501   4751  1075072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_0\/q
Path End       : \UART_115200:BUART:tx_state_0\/main_1
Capture Clock  : \UART_115200:BUART:tx_state_0\/clock_0
Path slack     : 1075436p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_0\/q       macrocell48   1250   1250  1066159  RISE       1
\UART_115200:BUART:tx_state_0\/main_1  macrocell48   3137   4387  1075436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_0\/q
Path End       : \UART_115200:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_115200:BUART:tx_bitclk\/clock_0
Path slack     : 1075436p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_0\/q      macrocell48   1250   1250  1066159  RISE       1
\UART_115200:BUART:tx_bitclk\/main_1  macrocell50   3137   4387  1075436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_3\/q
Path End       : \UART_115200:BUART:rx_status_3\/main_3
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1075456p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_3\/q        macrocell54   1250   1250  1067593  RISE       1
\UART_115200:BUART:rx_status_3\/main_3  macrocell60   3117   4367  1075456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell60         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_115200:BUART:tx_state_0\/main_2
Capture Clock  : \UART_115200:BUART:tx_state_0\/clock_0
Path slack     : 1075534p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4289
-------------------------------------   ---- 
End-of-path arrival time (ps)           4289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1068980  RISE       1
\UART_115200:BUART:tx_state_0\/main_2               macrocell48     4099   4289  1075534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_115200:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_115200:BUART:tx_bitclk\/clock_0
Path slack     : 1075534p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4289
-------------------------------------   ---- 
End-of-path arrival time (ps)           4289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1068980  RISE       1
\UART_115200:BUART:tx_bitclk\/main_2                macrocell50     4099   4289  1075534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_115200:BUART:rx_state_3\/main_7
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1075621p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074760  RISE       1
\UART_115200:BUART:rx_state_3\/main_7         macrocell54   2263   4203  1075621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_115200:BUART:rx_state_3\/main_5
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1075621p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074758  RISE       1
\UART_115200:BUART:rx_state_3\/main_5         macrocell54   2262   4202  1075621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_115200:BUART:rx_state_3\/main_6
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1075627p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074772  RISE       1
\UART_115200:BUART:rx_state_3\/main_6         macrocell54   2256   4196  1075627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_115200:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_115200:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075639p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075639  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/main_1   macrocell56   2244   4184  1075639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell56         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1075639p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075639  RISE       1
MODIN5_1/main_1                               macrocell58   2244   4184  1075639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1075639p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075639  RISE       1
MODIN5_0/main_1                               macrocell59   2244   4184  1075639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_115200:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_115200:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075640p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075640  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/main_2   macrocell56   2244   4184  1075640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell56         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_last\/q
Path End       : \UART_115200:BUART:rx_state_2\/main_6
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1075641p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_last\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_last\/q          macrocell61   1250   1250  1075641  RISE       1
\UART_115200:BUART:rx_state_2\/main_6  macrocell55   2933   4183  1075641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_115200:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_115200:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075641p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075641  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/main_0   macrocell56   2242   4182  1075641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell56         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1075641p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075641  RISE       1
MODIN5_1/main_0                               macrocell58   2242   4182  1075641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1075641p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075641  RISE       1
MODIN5_0/main_0                               macrocell59   2242   4182  1075641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_bitclk_enable\/q
Path End       : \UART_115200:BUART:rx_state_3\/main_2
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1075764p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  1071669  RISE       1
\UART_115200:BUART:rx_state_3\/main_2   macrocell54   2809   4059  1075764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_bitclk_enable\/q
Path End       : \UART_115200:BUART:rx_status_3\/main_2
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1075768p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  1071669  RISE       1
\UART_115200:BUART:rx_status_3\/main_2  macrocell60   2805   4055  1075768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell60         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:rx_state_0\/main_0
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1075771p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q  macrocell51   1250   1250  1066523  RISE       1
\UART_115200:BUART:rx_state_0\/main_0    macrocell52   2802   4052  1075771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1075771p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q  macrocell51   1250   1250  1066523  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_0  macrocell53   2802   4052  1075771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:rx_state_2\/main_0
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1075771p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q  macrocell51   1250   1250  1066523  RISE       1
\UART_115200:BUART:rx_state_2\/main_0    macrocell55   2802   4052  1075771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:rx_state_0\/main_1
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1075788p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q       macrocell52   1250   1250  1066548  RISE       1
\UART_115200:BUART:rx_state_0\/main_1  macrocell52   2785   4035  1075788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1075788p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q         macrocell52   1250   1250  1066548  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_1  macrocell53   2785   4035  1075788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:rx_state_2\/main_1
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1075788p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q       macrocell52   1250   1250  1066548  RISE       1
\UART_115200:BUART:rx_state_2\/main_1  macrocell55   2785   4035  1075788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_bitclk\/q
Path End       : \UART_115200:BUART:tx_state_0\/main_5
Capture Clock  : \UART_115200:BUART:tx_state_0\/clock_0
Path slack     : 1075927p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3896
-------------------------------------   ---- 
End-of-path arrival time (ps)           3896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_bitclk\/q        macrocell50   1250   1250  1073618  RISE       1
\UART_115200:BUART:tx_state_0\/main_5  macrocell48   2646   3896  1075927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_2\/q
Path End       : \UART_115200:BUART:txn\/main_4
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1075972p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_2\/q  macrocell49   1250   1250  1067636  RISE       1
\UART_115200:BUART:txn\/main_4    macrocell46   2601   3851  1075972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_2\/q
Path End       : \UART_115200:BUART:tx_state_1\/main_3
Capture Clock  : \UART_115200:BUART:tx_state_1\/clock_0
Path slack     : 1075977p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_2\/q       macrocell49   1250   1250  1067636  RISE       1
\UART_115200:BUART:tx_state_1\/main_3  macrocell47   2596   3846  1075977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_2\/q
Path End       : \UART_115200:BUART:tx_state_2\/main_3
Capture Clock  : \UART_115200:BUART:tx_state_2\/clock_0
Path slack     : 1075977p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_2\/q       macrocell49   1250   1250  1067636  RISE       1
\UART_115200:BUART:tx_state_2\/main_3  macrocell49   2596   3846  1075977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_1\/q
Path End       : \UART_115200:BUART:txn\/main_1
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1075978p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_1\/q  macrocell47   1250   1250  1067641  RISE       1
\UART_115200:BUART:txn\/main_1    macrocell46   2596   3846  1075978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_1\/q
Path End       : \UART_115200:BUART:tx_state_1\/main_0
Capture Clock  : \UART_115200:BUART:tx_state_1\/clock_0
Path slack     : 1075983p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_1\/q       macrocell47   1250   1250  1067641  RISE       1
\UART_115200:BUART:tx_state_1\/main_0  macrocell47   2590   3840  1075983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_1\/q
Path End       : \UART_115200:BUART:tx_state_2\/main_0
Capture Clock  : \UART_115200:BUART:tx_state_2\/clock_0
Path slack     : 1075983p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_1\/q       macrocell47   1250   1250  1067641  RISE       1
\UART_115200:BUART:tx_state_2\/main_0  macrocell49   2590   3840  1075983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:txn\/q
Path End       : \UART_115200:BUART:txn\/main_0
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1076290p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:txn\/q       macrocell46   1250   1250  1076290  RISE       1
\UART_115200:BUART:txn\/main_0  macrocell46   2284   3534  1076290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1076342p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3481
-------------------------------------   ---- 
End-of-path arrival time (ps)           3481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q       macrocell58   1250   1250  1068638  RISE       1
MODIN5_1/main_3  macrocell58   2231   3481  1076342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_115200:BUART:rx_status_3\/main_6
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1076342p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3481
-------------------------------------   ---- 
End-of-path arrival time (ps)           3481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                              macrocell58   1250   1250  1068638  RISE       1
\UART_115200:BUART:rx_status_3\/main_6  macrocell60   2231   3481  1076342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell60         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1076346p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell59   1250   1250  1068911  RISE       1
MODIN5_1/main_4  macrocell58   2228   3478  1076346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1076346p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell59   1250   1250  1068911  RISE       1
MODIN5_0/main_3  macrocell59   2228   3478  1076346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_115200:BUART:rx_status_3\/main_7
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1076346p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                              macrocell59   1250   1250  1068911  RISE       1
\UART_115200:BUART:rx_status_3\/main_7  macrocell60   2228   3478  1076346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell60         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_status_3\/q
Path End       : \UART_115200:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_115200:BUART:sRX:RxSts\/clock
Path slack     : 1076470p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6363
-------------------------------------   ---- 
End-of-path arrival time (ps)           6363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell60         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_status_3\/q       macrocell60    1250   1250  1076470  RISE       1
\UART_115200:BUART:sRX:RxSts\/status_3  statusicell4   5113   6363  1076470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_115200:BUART:txn\/main_5
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1076834p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2990
-------------------------------------   ---- 
End-of-path arrival time (ps)           2990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1076834  RISE       1
\UART_115200:BUART:txn\/main_5                      macrocell46     2800   2990  1076834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_115200:BUART:tx_state_1\/main_4
Capture Clock  : \UART_115200:BUART:tx_state_1\/clock_0
Path slack     : 1076838p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2985
-------------------------------------   ---- 
End-of-path arrival time (ps)           2985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1076834  RISE       1
\UART_115200:BUART:tx_state_1\/main_4               macrocell47     2795   2985  1076838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_115200:BUART:tx_state_2\/main_4
Capture Clock  : \UART_115200:BUART:tx_state_2\/clock_0
Path slack     : 1076838p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2985
-------------------------------------   ---- 
End-of-path arrival time (ps)           2985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1076834  RISE       1
\UART_115200:BUART:tx_state_2\/main_4               macrocell49     2795   2985  1076838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_115200:BUART:tx_state_1\/main_2
Capture Clock  : \UART_115200:BUART:tx_state_1\/clock_0
Path slack     : 1077322p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2502
-------------------------------------   ---- 
End-of-path arrival time (ps)           2502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1068980  RISE       1
\UART_115200:BUART:tx_state_1\/main_2               macrocell47     2312   2502  1077322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_115200:BUART:tx_state_2\/main_2
Capture Clock  : \UART_115200:BUART:tx_state_2\/clock_0
Path slack     : 1077322p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2502
-------------------------------------   ---- 
End-of-path arrival time (ps)           2502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1068980  RISE       1
\UART_115200:BUART:tx_state_2\/main_2               macrocell49     2312   2502  1077322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell49         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

