# ISASim
Semester project for CS 535: Computer Architecture

Cache Specifications:
  L1D:
    32KB Capacity
    8-way
    64 byte line
    4 cycle latency
  L1I:
    32KB Capacity
    8-way
    64 byte line
    4 cycle latency

  L2:
    256KB capacity
    64 byte line
    11 cycle latency
  
  L3:
    8MB capacity
    64 byte line
    38 cycle latency

Main Memory:
  1GB capacity
  64 byte line
  100 cycle latency
