
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu1' (Linux_x86_64 version 5.4.0-205-generic) on Fri Feb 21 05:00:44 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project atax 
INFO: [HLS 200-10] Creating and opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c' to the project
INFO: [HLS 200-1510] Running: set_top atax 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 36011
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.27 seconds. CPU system time: 0.44 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.03 seconds. CPU system time: 0.51 seconds. Elapsed time: 2.77 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.199 GB.
INFO: [XFORM 203-510] Pipelining loop 'lprd_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:5) in function 'atax' automatically.
INFO: [XFORM 203-510] Pipelining loop 'lp1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:5) in function 'atax' automatically.
INFO: [XFORM 203-510] Pipelining loop 'lp3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:5) in function 'atax' automatically.
INFO: [XFORM 203-510] Pipelining loop 'lpwr_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:5) in function 'atax' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'lprd_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:5) in function 'atax' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'lp1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:5) in function 'atax' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'lp3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:5) in function 'atax' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'lprd_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:5) in function 'atax' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'lp2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:5) in function 'atax' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'lp4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:5) in function 'atax' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'buff_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6) in dimension 2 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buff_x' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:12:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_y_out' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:13:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_A[0]' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22:20)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_y_out' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28:24)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'atax' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atax_Pipeline_lprd_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lprd_1'.
WARNING: [HLS 200-885] The II Violation in module 'atax_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'atax_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'atax_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'atax_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'A'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'atax_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'A'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'atax_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'A'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'atax_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'A'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 33, loop 'lprd_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atax_Pipeline_lp1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lp1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 326, loop 'lp1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.264 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.73 seconds. CPU system time: 0 seconds. Elapsed time: 1.76 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atax_Pipeline_lp3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lp3'.
WARNING: [HLS 200-880] The II Violation in module 'atax_Pipeline_lp3' (loop 'lp3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('buff_y_out_addr_write_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' and 'load' operation ('buff_y_out_load_63', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) on array 'buff_y_out'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'atax_Pipeline_lp3' (loop 'lp3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('buff_y_out_addr_write_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' and 'load' operation ('buff_y_out_load_63', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) on array 'buff_y_out'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'atax_Pipeline_lp3' (loop 'lp3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('buff_y_out_addr_write_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' and 'load' operation ('buff_y_out_load_63', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) on array 'buff_y_out'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'atax_Pipeline_lp3' (loop 'lp3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('buff_y_out_addr_write_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' and 'load' operation ('buff_y_out_load_63', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) on array 'buff_y_out'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-885] The II Violation in module 'atax_Pipeline_lp3' (loop 'lp3'): Unable to schedule 'store' operation ('buff_y_out_addr_58_write_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'buff_y_out'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'atax_Pipeline_lp3' (loop 'lp3'): Unable to schedule 'store' operation ('buff_y_out_addr_26_write_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' due to limited memory ports (II = 51). Please consider using a memory core with more ports or partitioning the array 'buff_y_out'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'atax_Pipeline_lp3' (loop 'lp3'): Unable to schedule 'store' operation ('buff_y_out_addr_10_write_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' due to limited memory ports (II = 59). Please consider using a memory core with more ports or partitioning the array 'buff_y_out'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'atax_Pipeline_lp3' (loop 'lp3'): Unable to schedule 'store' operation ('buff_y_out_addr_2_write_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' due to limited memory ports (II = 63). Please consider using a memory core with more ports or partitioning the array 'buff_y_out'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 64, Depth = 64, loop 'lp3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 86.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 86.77 seconds; current allocated memory: 1.271 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0 seconds. Elapsed time: 1.23 seconds; current allocated memory: 1.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atax_Pipeline_lpwr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lpwr_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'lpwr_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.272 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atax_Pipeline_lprd_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'atax_Pipeline_lprd_1' pipeline 'lprd_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'atax_Pipeline_lprd_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atax_Pipeline_lp1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'atax_Pipeline_lp1' pipeline 'lp1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'atax_Pipeline_lp1' is 26382 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atax_Pipeline_lp1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atax_Pipeline_lp3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 55 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atax_Pipeline_lp3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.01 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atax_Pipeline_lpwr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'atax_Pipeline_lpwr_1' pipeline 'lpwr_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'atax_Pipeline_lpwr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'atax/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'atax/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'atax/y_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'atax' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 55 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atax'.
INFO: [RTMG 210-278] Implementing memory 'atax_buff_A_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'atax_buff_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'atax_buff_y_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.342 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.8 seconds; current allocated memory: 1.350 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.355 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for atax.
INFO: [VLOG 209-307] Generating Verilog RTL for atax.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 307.92 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 107.88 seconds. CPU system time: 1.3 seconds. Elapsed time: 110.42 seconds; current allocated memory: 163.242 MB.
INFO: [HLS 200-112] Total CPU user time: 110.5 seconds. Total CPU system time: 1.93 seconds. Total elapsed time: 124.25 seconds; peak allocated memory: 1.356 GB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Feb 21 05:02:48 2025...
