#
ifndef
AV1_FWD_TXFM2D_CFG_H_
#
define
AV1_FWD_TXFM2D_CFG_H_
#
include
"
av1
/
common
/
enums
.
h
"
#
include
"
av1
/
common
/
av1_fwd_txfm1d
.
h
"
static
const
int8_t
fwd_shift_dct_dct_4
[
3
]
=
{
2
0
0
}
;
static
const
int8_t
fwd_stage_range_col_dct_dct_4
[
4
]
=
{
15
16
17
17
}
;
static
const
int8_t
fwd_stage_range_row_dct_dct_4
[
4
]
=
{
17
18
18
18
}
;
static
const
int8_t
fwd_cos_bit_col_dct_dct_4
[
4
]
=
{
13
13
13
13
}
;
static
const
int8_t
fwd_cos_bit_row_dct_dct_4
[
4
]
=
{
13
13
13
13
}
;
static
const
TXFM_2D_CFG
fwd_txfm_2d_cfg_dct_dct_4
=
{
4
4
4
fwd_shift_dct_dct_4
fwd_stage_range_col_dct_dct_4
fwd_stage_range_row_dct_dct_4
fwd_cos_bit_col_dct_dct_4
fwd_cos_bit_row_dct_dct_4
TXFM_TYPE_DCT4
TXFM_TYPE_DCT4
}
;
static
const
int8_t
fwd_shift_dct_dct_8
[
3
]
=
{
2
-
1
0
}
;
static
const
int8_t
fwd_stage_range_col_dct_dct_8
[
6
]
=
{
15
16
17
18
18
18
}
;
static
const
int8_t
fwd_stage_range_row_dct_dct_8
[
6
]
=
{
17
18
19
19
19
19
}
;
static
const
int8_t
fwd_cos_bit_col_dct_dct_8
[
6
]
=
{
13
13
13
13
13
13
}
;
static
const
int8_t
fwd_cos_bit_row_dct_dct_8
[
6
]
=
{
13
13
13
13
13
13
}
;
static
const
TXFM_2D_CFG
fwd_txfm_2d_cfg_dct_dct_8
=
{
8
6
6
fwd_shift_dct_dct_8
fwd_stage_range_col_dct_dct_8
fwd_stage_range_row_dct_dct_8
fwd_cos_bit_col_dct_dct_8
fwd_cos_bit_row_dct_dct_8
TXFM_TYPE_DCT8
TXFM_TYPE_DCT8
}
;
static
const
int8_t
fwd_shift_dct_dct_16
[
3
]
=
{
2
-
2
0
}
;
static
const
int8_t
fwd_stage_range_col_dct_dct_16
[
8
]
=
{
15
16
17
18
19
19
19
19
}
;
static
const
int8_t
fwd_stage_range_row_dct_dct_16
[
8
]
=
{
17
18
19
20
20
20
20
20
}
;
static
const
int8_t
fwd_cos_bit_col_dct_dct_16
[
8
]
=
{
13
13
13
13
13
13
13
13
}
;
static
const
int8_t
fwd_cos_bit_row_dct_dct_16
[
8
]
=
{
12
12
12
12
12
12
12
12
}
;
static
const
TXFM_2D_CFG
fwd_txfm_2d_cfg_dct_dct_16
=
{
16
8
8
fwd_shift_dct_dct_16
fwd_stage_range_col_dct_dct_16
fwd_stage_range_row_dct_dct_16
fwd_cos_bit_col_dct_dct_16
fwd_cos_bit_row_dct_dct_16
TXFM_TYPE_DCT16
TXFM_TYPE_DCT16
}
;
static
const
int8_t
fwd_shift_dct_dct_32
[
3
]
=
{
2
-
4
0
}
;
static
const
int8_t
fwd_stage_range_col_dct_dct_32
[
10
]
=
{
15
16
17
18
19
20
20
20
20
20
}
;
static
const
int8_t
fwd_stage_range_row_dct_dct_32
[
10
]
=
{
16
17
18
19
20
20
20
20
20
20
}
;
static
const
int8_t
fwd_cos_bit_col_dct_dct_32
[
10
]
=
{
12
12
12
12
12
12
12
12
12
12
}
;
static
const
int8_t
fwd_cos_bit_row_dct_dct_32
[
10
]
=
{
12
12
12
12
12
12
12
12
12
12
}
;
static
const
TXFM_2D_CFG
fwd_txfm_2d_cfg_dct_dct_32
=
{
32
10
10
fwd_shift_dct_dct_32
fwd_stage_range_col_dct_dct_32
fwd_stage_range_row_dct_dct_32
fwd_cos_bit_col_dct_dct_32
fwd_cos_bit_row_dct_dct_32
TXFM_TYPE_DCT32
TXFM_TYPE_DCT32
}
;
static
const
int8_t
fwd_shift_dct_dct_64
[
3
]
=
{
0
-
2
-
2
}
;
static
const
int8_t
fwd_stage_range_col_dct_dct_64
[
12
]
=
{
13
14
15
16
17
18
19
19
19
19
19
19
}
;
static
const
int8_t
fwd_stage_range_row_dct_dct_64
[
12
]
=
{
17
18
19
20
21
22
22
22
22
22
22
22
}
;
static
const
int8_t
fwd_cos_bit_col_dct_dct_64
[
12
]
=
{
15
15
15
15
15
14
13
13
13
13
13
13
}
;
static
const
int8_t
fwd_cos_bit_row_dct_dct_64
[
12
]
=
{
15
14
13
12
11
10
10
10
10
10
10
10
}
;
static
const
TXFM_2D_CFG
fwd_txfm_2d_cfg_dct_dct_64
=
{
64
12
12
fwd_shift_dct_dct_64
fwd_stage_range_col_dct_dct_64
fwd_stage_range_row_dct_dct_64
fwd_cos_bit_col_dct_dct_64
fwd_cos_bit_row_dct_dct_64
TXFM_TYPE_DCT64
TXFM_TYPE_DCT64
}
;
static
const
int8_t
fwd_shift_dct_adst_4
[
3
]
=
{
2
0
0
}
;
static
const
int8_t
fwd_stage_range_col_dct_adst_4
[
4
]
=
{
15
16
17
17
}
;
static
const
int8_t
fwd_stage_range_row_dct_adst_4
[
6
]
=
{
17
17
17
18
18
18
}
;
static
const
int8_t
fwd_cos_bit_col_dct_adst_4
[
4
]
=
{
13
13
13
13
}
;
static
const
int8_t
fwd_cos_bit_row_dct_adst_4
[
6
]
=
{
13
13
13
13
13
13
}
;
static
const
TXFM_2D_CFG
fwd_txfm_2d_cfg_dct_adst_4
=
{
4
4
6
fwd_shift_dct_adst_4
fwd_stage_range_col_dct_adst_4
fwd_stage_range_row_dct_adst_4
fwd_cos_bit_col_dct_adst_4
fwd_cos_bit_row_dct_adst_4
TXFM_TYPE_DCT4
TXFM_TYPE_ADST4
}
;
static
const
int8_t
fwd_shift_dct_adst_8
[
3
]
=
{
2
-
1
0
}
;
static
const
int8_t
fwd_stage_range_col_dct_adst_8
[
6
]
=
{
15
16
17
18
18
18
}
;
static
const
int8_t
fwd_stage_range_row_dct_adst_8
[
8
]
=
{
17
17
17
18
18
19
19
19
}
;
static
const
int8_t
fwd_cos_bit_col_dct_adst_8
[
6
]
=
{
13
13
13
13
13
13
}
;
static
const
int8_t
fwd_cos_bit_row_dct_adst_8
[
8
]
=
{
13
13
13
13
13
13
13
13
}
;
static
const
TXFM_2D_CFG
fwd_txfm_2d_cfg_dct_adst_8
=
{
8
6
8
fwd_shift_dct_adst_8
fwd_stage_range_col_dct_adst_8
fwd_stage_range_row_dct_adst_8
fwd_cos_bit_col_dct_adst_8
fwd_cos_bit_row_dct_adst_8
TXFM_TYPE_DCT8
TXFM_TYPE_ADST8
}
;
static
const
int8_t
fwd_shift_dct_adst_16
[
3
]
=
{
2
-
2
0
}
;
static
const
int8_t
fwd_stage_range_col_dct_adst_16
[
8
]
=
{
15
16
17
18
19
19
19
19
}
;
static
const
int8_t
fwd_stage_range_row_dct_adst_16
[
10
]
=
{
17
17
17
18
18
19
19
20
20
20
}
;
static
const
int8_t
fwd_cos_bit_col_dct_adst_16
[
8
]
=
{
13
13
13
13
13
13
13
13
}
;
static
const
int8_t
fwd_cos_bit_row_dct_adst_16
[
10
]
=
{
12
12
12
12
12
12
12
12
12
12
}
;
static
const
TXFM_2D_CFG
fwd_txfm_2d_cfg_dct_adst_16
=
{
16
8
10
fwd_shift_dct_adst_16
fwd_stage_range_col_dct_adst_16
fwd_stage_range_row_dct_adst_16
fwd_cos_bit_col_dct_adst_16
fwd_cos_bit_row_dct_adst_16
TXFM_TYPE_DCT16
TXFM_TYPE_ADST16
}
;
static
const
int8_t
fwd_shift_dct_adst_32
[
3
]
=
{
2
-
4
0
}
;
static
const
int8_t
fwd_stage_range_col_dct_adst_32
[
10
]
=
{
15
16
17
18
19
20
20
20
20
20
}
;
static
const
int8_t
fwd_stage_range_row_dct_adst_32
[
12
]
=
{
16
16
16
17
17
18
18
19
19
20
20
20
}
;
static
const
int8_t
fwd_cos_bit_col_dct_adst_32
[
10
]
=
{
12
12
12
12
12
12
12
12
12
12
}
;
static
const
int8_t
fwd_cos_bit_row_dct_adst_32
[
12
]
=
{
12
12
12
12
12
12
12
12
12
12
12
12
}
;
static
const
TXFM_2D_CFG
fwd_txfm_2d_cfg_dct_adst_32
=
{
32
10
12
fwd_shift_dct_adst_32
fwd_stage_range_col_dct_adst_32
fwd_stage_range_row_dct_adst_32
fwd_cos_bit_col_dct_adst_32
fwd_cos_bit_row_dct_adst_32
TXFM_TYPE_DCT32
TXFM_TYPE_ADST32
}
;
static
const
int8_t
fwd_shift_adst_adst_4
[
3
]
=
{
2
0
0
}
;
static
const
int8_t
fwd_stage_range_col_adst_adst_4
[
6
]
=
{
15
15
16
17
17
17
}
;
static
const
int8_t
fwd_stage_range_row_adst_adst_4
[
6
]
=
{
17
17
17
18
18
18
}
;
static
const
int8_t
fwd_cos_bit_col_adst_adst_4
[
6
]
=
{
13
13
13
13
13
13
}
;
static
const
int8_t
fwd_cos_bit_row_adst_adst_4
[
6
]
=
{
13
13
13
13
13
13
}
;
static
const
TXFM_2D_CFG
fwd_txfm_2d_cfg_adst_adst_4
=
{
4
6
6
fwd_shift_adst_adst_4
fwd_stage_range_col_adst_adst_4
fwd_stage_range_row_adst_adst_4
fwd_cos_bit_col_adst_adst_4
fwd_cos_bit_row_adst_adst_4
TXFM_TYPE_ADST4
TXFM_TYPE_ADST4
}
;
static
const
int8_t
fwd_shift_adst_adst_8
[
3
]
=
{
2
-
1
0
}
;
static
const
int8_t
fwd_stage_range_col_adst_adst_8
[
8
]
=
{
15
15
16
17
17
18
18
18
}
;
static
const
int8_t
fwd_stage_range_row_adst_adst_8
[
8
]
=
{
17
17
17
18
18
19
19
19
}
;
static
const
int8_t
fwd_cos_bit_col_adst_adst_8
[
8
]
=
{
13
13
13
13
13
13
13
13
}
;
static
const
int8_t
fwd_cos_bit_row_adst_adst_8
[
8
]
=
{
13
13
13
13
13
13
13
13
}
;
static
const
TXFM_2D_CFG
fwd_txfm_2d_cfg_adst_adst_8
=
{
8
8
8
fwd_shift_adst_adst_8
fwd_stage_range_col_adst_adst_8
fwd_stage_range_row_adst_adst_8
fwd_cos_bit_col_adst_adst_8
fwd_cos_bit_row_adst_adst_8
TXFM_TYPE_ADST8
TXFM_TYPE_ADST8
}
;
static
const
int8_t
fwd_shift_adst_adst_16
[
3
]
=
{
2
-
2
0
}
;
static
const
int8_t
fwd_stage_range_col_adst_adst_16
[
10
]
=
{
15
15
16
17
17
18
18
19
19
19
}
;
static
const
int8_t
fwd_stage_range_row_adst_adst_16
[
10
]
=
{
17
17
17
18
18
19
19
20
20
20
}
;
static
const
int8_t
fwd_cos_bit_col_adst_adst_16
[
10
]
=
{
13
13
13
13
13
13
13
13
13
13
}
;
static
const
int8_t
fwd_cos_bit_row_adst_adst_16
[
10
]
=
{
12
12
12
12
12
12
12
12
12
12
}
;
static
const
TXFM_2D_CFG
fwd_txfm_2d_cfg_adst_adst_16
=
{
16
10
10
fwd_shift_adst_adst_16
fwd_stage_range_col_adst_adst_16
fwd_stage_range_row_adst_adst_16
fwd_cos_bit_col_adst_adst_16
fwd_cos_bit_row_adst_adst_16
TXFM_TYPE_ADST16
TXFM_TYPE_ADST16
}
;
static
const
int8_t
fwd_shift_adst_adst_32
[
3
]
=
{
2
-
4
0
}
;
static
const
int8_t
fwd_stage_range_col_adst_adst_32
[
12
]
=
{
15
15
16
17
17
18
18
19
19
20
20
20
}
;
static
const
int8_t
fwd_stage_range_row_adst_adst_32
[
12
]
=
{
16
16
16
17
17
18
18
19
19
20
20
20
}
;
static
const
int8_t
fwd_cos_bit_col_adst_adst_32
[
12
]
=
{
12
12
12
12
12
12
12
12
12
12
12
12
}
;
static
const
int8_t
fwd_cos_bit_row_adst_adst_32
[
12
]
=
{
12
12
12
12
12
12
12
12
12
12
12
12
}
;
static
const
TXFM_2D_CFG
fwd_txfm_2d_cfg_adst_adst_32
=
{
32
12
12
fwd_shift_adst_adst_32
fwd_stage_range_col_adst_adst_32
fwd_stage_range_row_adst_adst_32
fwd_cos_bit_col_adst_adst_32
fwd_cos_bit_row_adst_adst_32
TXFM_TYPE_ADST32
TXFM_TYPE_ADST32
}
;
static
const
int8_t
fwd_shift_adst_dct_4
[
3
]
=
{
2
0
0
}
;
static
const
int8_t
fwd_stage_range_col_adst_dct_4
[
6
]
=
{
15
15
16
17
17
17
}
;
static
const
int8_t
fwd_stage_range_row_adst_dct_4
[
4
]
=
{
17
18
18
18
}
;
static
const
int8_t
fwd_cos_bit_col_adst_dct_4
[
6
]
=
{
13
13
13
13
13
13
}
;
static
const
int8_t
fwd_cos_bit_row_adst_dct_4
[
4
]
=
{
13
13
13
13
}
;
static
const
TXFM_2D_CFG
fwd_txfm_2d_cfg_adst_dct_4
=
{
4
6
4
fwd_shift_adst_dct_4
fwd_stage_range_col_adst_dct_4
fwd_stage_range_row_adst_dct_4
fwd_cos_bit_col_adst_dct_4
fwd_cos_bit_row_adst_dct_4
TXFM_TYPE_ADST4
TXFM_TYPE_DCT4
}
;
static
const
int8_t
fwd_shift_adst_dct_8
[
3
]
=
{
2
-
1
0
}
;
static
const
int8_t
fwd_stage_range_col_adst_dct_8
[
8
]
=
{
15
15
16
17
17
18
18
18
}
;
static
const
int8_t
fwd_stage_range_row_adst_dct_8
[
6
]
=
{
17
18
19
19
19
19
}
;
static
const
int8_t
fwd_cos_bit_col_adst_dct_8
[
8
]
=
{
13
13
13
13
13
13
13
13
}
;
static
const
int8_t
fwd_cos_bit_row_adst_dct_8
[
6
]
=
{
13
13
13
13
13
13
}
;
static
const
TXFM_2D_CFG
fwd_txfm_2d_cfg_adst_dct_8
=
{
8
8
6
fwd_shift_adst_dct_8
fwd_stage_range_col_adst_dct_8
fwd_stage_range_row_adst_dct_8
fwd_cos_bit_col_adst_dct_8
fwd_cos_bit_row_adst_dct_8
TXFM_TYPE_ADST8
TXFM_TYPE_DCT8
}
;
static
const
int8_t
fwd_shift_adst_dct_16
[
3
]
=
{
2
-
2
0
}
;
static
const
int8_t
fwd_stage_range_col_adst_dct_16
[
10
]
=
{
15
15
16
17
17
18
18
19
19
19
}
;
static
const
int8_t
fwd_stage_range_row_adst_dct_16
[
8
]
=
{
17
18
19
20
20
20
20
20
}
;
static
const
int8_t
fwd_cos_bit_col_adst_dct_16
[
10
]
=
{
13
13
13
13
13
13
13
13
13
13
}
;
static
const
int8_t
fwd_cos_bit_row_adst_dct_16
[
8
]
=
{
12
12
12
12
12
12
12
12
}
;
static
const
TXFM_2D_CFG
fwd_txfm_2d_cfg_adst_dct_16
=
{
16
10
8
fwd_shift_adst_dct_16
fwd_stage_range_col_adst_dct_16
fwd_stage_range_row_adst_dct_16
fwd_cos_bit_col_adst_dct_16
fwd_cos_bit_row_adst_dct_16
TXFM_TYPE_ADST16
TXFM_TYPE_DCT16
}
;
static
const
int8_t
fwd_shift_adst_dct_32
[
3
]
=
{
2
-
4
0
}
;
static
const
int8_t
fwd_stage_range_col_adst_dct_32
[
12
]
=
{
15
15
16
17
17
18
18
19
19
20
20
20
}
;
static
const
int8_t
fwd_stage_range_row_adst_dct_32
[
10
]
=
{
16
17
18
19
20
20
20
20
20
20
}
;
static
const
int8_t
fwd_cos_bit_col_adst_dct_32
[
12
]
=
{
12
12
12
12
12
12
12
12
12
12
12
12
}
;
static
const
int8_t
fwd_cos_bit_row_adst_dct_32
[
10
]
=
{
12
12
12
12
12
12
12
12
12
12
}
;
static
const
TXFM_2D_CFG
fwd_txfm_2d_cfg_adst_dct_32
=
{
32
12
10
fwd_shift_adst_dct_32
fwd_stage_range_col_adst_dct_32
fwd_stage_range_row_adst_dct_32
fwd_cos_bit_col_adst_dct_32
fwd_cos_bit_row_adst_dct_32
TXFM_TYPE_ADST32
TXFM_TYPE_DCT32
}
;
#
endif
