// Seed: 1516091201
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input wor id_2,
    input supply1 id_3,
    input wand id_4,
    output tri id_5,
    input wor id_6,
    output tri1 id_7
    , id_12,
    input tri0 id_8,
    output wand id_9,
    input wire id_10
);
  generate
    id_13(
        1'b0
    );
    assign #(1, 1) id_7 = id_8;
    assign id_5 = id_10;
  endgenerate
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input wand id_2,
    input tri1 id_3,
    input supply0 id_4,
    output tri0 id_5,
    output tri0 id_6,
    output wand id_7,
    input wor id_8,
    input tri0 id_9,
    output tri0 id_10,
    input tri0 id_11,
    input wor id_12,
    input wand id_13,
    input tri0 id_14,
    input wire id_15,
    input wor id_16,
    output wor id_17,
    input tri id_18
);
  module_0(
      id_4, id_18, id_12, id_9, id_1, id_6, id_4, id_10, id_2, id_5, id_14
  );
endmodule
