#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000f69ff0 .scope module, "scanner_testbench" "scanner_testbench" 2 2;
 .timescale 0 0;
P_0000000000f762f0 .param/l "delay" 0 2 17, +C4<00000000000000000000000000001010>;
P_0000000000f76328 .param/l "stimdelay" 0 2 17, +C4<00000000000000000001001110001000>;
v0000000000fe84f0_0 .net "address", 3 0, v0000000000f8f7b0_0;  1 drivers
v0000000000fe7e10_0 .var "clk", 0 0;
v0000000000fe8590_0 .var "data_in", 7 0;
v0000000000fe95d0_0 .net "data_out", 7 0, L_0000000000f6f9e0;  1 drivers
v0000000000fe9350_0 .var "flush_signal", 0 0;
v0000000000fe7f50_0 .var "go_to_standby", 0 0;
v0000000000fe88b0_0 .var/i "i", 31 0;
v0000000000fe9a30_0 .var "read_inc", 0 0;
v0000000000fe98f0_0 .net "ready_second_buffer", 0 0, v0000000000fe7c30_0;  1 drivers
v0000000000fe7ff0_0 .net "ready_to_transfer", 0 0, v0000000000fe8b30_0;  1 drivers
v0000000000fe8ef0_0 .var "rst", 0 0;
v0000000000fe93f0_0 .var "start_scan", 0 0;
v0000000000fe8090_0 .net "start_second_buffer", 0 0, v0000000000fe7eb0_0;  1 drivers
v0000000000fe7b90_0 .net "state", 2 0, v0000000000fe7d70_0;  1 drivers
v0000000000fe90d0_0 .var "transfer", 0 0;
v0000000000fe9490_0 .var "wr_en", 0 0;
S_0000000000f772b0 .scope module, "dut" "scanner" 2 14, 3 3 0, S_0000000000f69ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "address"
    .port_info 1 /OUTPUT 8 "data_out"
    .port_info 2 /INPUT 1 "start_scan"
    .port_info 3 /INPUT 8 "data_in"
    .port_info 4 /OUTPUT 1 "ready_second_buffer"
    .port_info 5 /OUTPUT 1 "start_second_buffer"
    .port_info 6 /OUTPUT 1 "ready_to_transfer"
    .port_info 7 /INPUT 1 "transfer"
    .port_info 8 /INPUT 1 "flush_signal"
    .port_info 9 /INPUT 1 "go_to_standby"
    .port_info 10 /OUTPUT 3 "state"
    .port_info 11 /INPUT 1 "wr_en"
    .port_info 12 /INPUT 1 "read_inc"
    .port_info 13 /INPUT 1 "clk"
    .port_info 14 /INPUT 1 "rst"
P_0000000000f77430 .param/l "active" 0 3 20, C4<001>;
P_0000000000f77468 .param/l "flush" 0 3 20, C4<100>;
P_0000000000f774a0 .param/l "idle" 0 3 20, C4<011>;
P_0000000000f774d8 .param/l "lowPower" 0 3 20, C4<000>;
P_0000000000f77510 .param/l "standby" 0 3 20, C4<010>;
P_0000000000f77548 .param/l "transtage" 0 3 20, C4<101>;
v0000000000f8f490_0 .net "address", 3 0, v0000000000f8f7b0_0;  alias, 1 drivers
v0000000000f8eef0_0 .net "clk", 0 0, v0000000000fe7e10_0;  1 drivers
v0000000000f8f030_0 .net "data_in", 7 0, v0000000000fe8590_0;  1 drivers
v0000000000f8f5d0_0 .net "data_out", 7 0, L_0000000000f6f9e0;  alias, 1 drivers
v0000000000f8ee50_0 .net "flush_signal", 0 0, v0000000000fe9350_0;  1 drivers
v0000000000f8f0d0_0 .net "go_to_standby", 0 0, v0000000000fe7f50_0;  1 drivers
v0000000000f8f170_0 .var "mem_rst", 0 0;
v0000000000f8f210_0 .var "next", 2 0;
v0000000000f8f530_0 .var "read_address", 3 0;
v0000000000f8f670_0 .net "read_inc", 0 0, v0000000000fe9a30_0;  1 drivers
v0000000000f8f710_0 .var "read_inc_delayed", 0 0;
v0000000000fe8e50_0 .var "read_inc_edge", 0 0;
v0000000000fe7c30_0 .var "ready_second_buffer", 0 0;
v0000000000fe8b30_0 .var "ready_to_transfer", 0 0;
v0000000000fe7cd0_0 .net "rst", 0 0, v0000000000fe8ef0_0;  1 drivers
v0000000000fe8450_0 .net "start_scan", 0 0, v0000000000fe93f0_0;  1 drivers
v0000000000fe7eb0_0 .var "start_second_buffer", 0 0;
v0000000000fe7d70_0 .var "state", 2 0;
v0000000000fe9530_0 .net "transfer", 0 0, v0000000000fe90d0_0;  1 drivers
v0000000000fe9990_0 .net "wr_en", 0 0, v0000000000fe9490_0;  1 drivers
E_0000000000f93e60/0 .event negedge, v0000000000fe7cd0_0;
E_0000000000f93e60/1 .event posedge, v0000000000f8ef90_0;
E_0000000000f93e60 .event/or E_0000000000f93e60/0, E_0000000000f93e60/1;
S_00000000010ae790 .scope module, "buff" "buffer_new" 3 18, 4 1 0, S_0000000000f772b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "data_out"
    .port_info 1 /INPUT 8 "data_in"
    .port_info 2 /OUTPUT 4 "address"
    .port_info 3 /INPUT 4 "read_address"
    .port_info 4 /INPUT 1 "wr_en"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "mem_rst"
L_0000000000f6f9e0 .functor BUFZ 8, L_0000000000fe8d10, C4<00000000>, C4<00000000>, C4<00000000>;
v0000000000f8fc10_0 .net *"_s0", 7 0, L_0000000000fe8d10;  1 drivers
v0000000000f8f2b0_0 .net *"_s2", 4 0, L_0000000000fe9170;  1 drivers
L_00000000027d0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000f8fcb0_0 .net *"_s5", 0 0, L_00000000027d0088;  1 drivers
v0000000000f8f7b0_0 .var "address", 3 0;
v0000000000f8ef90_0 .net "clk", 0 0, v0000000000fe7e10_0;  alias, 1 drivers
v0000000000f8fb70_0 .net "data_in", 7 0, v0000000000fe8590_0;  alias, 1 drivers
v0000000000f8f350_0 .net "data_out", 7 0, L_0000000000f6f9e0;  alias, 1 drivers
v0000000000f8f3f0_0 .var/i "i", 31 0;
v0000000000f8fad0 .array "m", 9 0, 7 0;
v0000000000f8f850_0 .net "mem_rst", 0 0, v0000000000f8f170_0;  1 drivers
v0000000000f8f8f0_0 .net "read_address", 3 0, v0000000000f8f530_0;  1 drivers
v0000000000f8f990_0 .net "wr_en", 0 0, v0000000000fe9490_0;  alias, 1 drivers
v0000000000f8edb0_0 .var "wr_en_delayed", 0 0;
v0000000000f8fa30_0 .var "wr_en_edge", 0 0;
E_0000000000f93f20/0 .event negedge, v0000000000f8f850_0;
E_0000000000f93f20/1 .event posedge, v0000000000f8fa30_0;
E_0000000000f93f20 .event/or E_0000000000f93f20/0, E_0000000000f93f20/1;
E_0000000000f93de0 .event posedge, v0000000000f8ef90_0;
L_0000000000fe8d10 .array/port v0000000000f8fad0, L_0000000000fe9170;
L_0000000000fe9170 .concat [ 4 1 0 0], v0000000000f8f530_0, L_00000000027d0088;
    .scope S_00000000010ae790;
T_0 ;
    %wait E_0000000000f93de0;
    %load/vec4 v0000000000f8f990_0;
    %assign/vec4 v0000000000f8edb0_0, 0;
    %load/vec4 v0000000000f8f990_0;
    %load/vec4 v0000000000f8edb0_0;
    %xor;
    %assign/vec4 v0000000000f8fa30_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000010ae790;
T_1 ;
    %wait E_0000000000f93f20;
    %load/vec4 v0000000000f8f850_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000f8f3f0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000000000f8f3f0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000000000f8f3f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000f8fad0, 0, 4;
    %load/vec4 v0000000000f8f3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000f8f3f0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000f8f7b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000f8f990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0000000000f8fb70_0;
    %load/vec4 v0000000000f8f7b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000f8fad0, 0, 4;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000000000f8f990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0000000000f8f7b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000000f8f7b0_0, 0;
T_1.6 ;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000f772b0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe7c30_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000000000f772b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe7eb0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000000000f772b0;
T_4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000f8f530_0, 0, 4;
    %end;
    .thread T_4;
    .scope S_0000000000f772b0;
T_5 ;
    %wait E_0000000000f93e60;
    %load/vec4 v0000000000fe7cd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000fe7d70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000f8f210_0;
    %assign/vec4 v0000000000fe7d70_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000f772b0;
T_6 ;
    %wait E_0000000000f93de0;
    %load/vec4 v0000000000f8f670_0;
    %assign/vec4 v0000000000f8f710_0, 0;
    %load/vec4 v0000000000f8f670_0;
    %load/vec4 v0000000000f8f710_0;
    %xor;
    %assign/vec4 v0000000000fe8e50_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000f772b0;
T_7 ;
    %wait E_0000000000f93de0;
    %load/vec4 v0000000000fe7d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fe8b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fe7c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fe7eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f8f170_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000f8f530_0, 0;
    %load/vec4 v0000000000fe8450_0;
    %load/vec4 v0000000000fe9530_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000000f8f210_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0000000000f8f0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000000f8f210_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000f8f210_0, 0;
T_7.10 ;
T_7.8 ;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f8f170_0, 0;
    %load/vec4 v0000000000fe9530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000000000f8f210_0, 0;
    %jmp T_7.12;
T_7.11 ;
    %load/vec4 v0000000000f8f490_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_7.13, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000000000f8f210_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000000f8f210_0, 0;
T_7.14 ;
T_7.12 ;
    %pushi/vec4 7, 0, 4;
    %load/vec4 v0000000000f8f490_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.15, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000fe8b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000fe7c30_0, 0;
T_7.15 ;
    %pushi/vec4 8, 0, 4;
    %load/vec4 v0000000000f8f490_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000fe7eb0_0, 0;
T_7.17 ;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f8f170_0, 0;
    %load/vec4 v0000000000fe8450_0;
    %load/vec4 v0000000000fe9530_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000000f8f210_0, 0;
    %jmp T_7.20;
T_7.19 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000000f8f210_0, 0;
T_7.20 ;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f8f170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fe7c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fe7eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000fe8b30_0, 0;
    %load/vec4 v0000000000fe9530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.21, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000000000f8f210_0, 0;
    %jmp T_7.22;
T_7.21 ;
    %load/vec4 v0000000000f8ee50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.23, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000000000f8f210_0, 0;
    %jmp T_7.24;
T_7.23 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000000000f8f210_0, 0;
T_7.24 ;
T_7.22 ;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f8f170_0, 0;
    %load/vec4 v0000000000f8f490_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_7.25, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000f8f210_0, 0;
    %jmp T_7.26;
T_7.25 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000000000f8f210_0, 0;
T_7.26 ;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f8f170_0, 0;
    %pushi/vec4 9, 0, 4;
    %load/vec4 v0000000000f8f530_0;
    %cmp/u;
    %jmp/0xz  T_7.27, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000f8f210_0, 0;
    %jmp T_7.28;
T_7.27 ;
    %load/vec4 v0000000000fe8e50_0;
    %load/vec4 v0000000000f8f670_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.29, 8;
    %load/vec4 v0000000000f8f530_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000000f8f530_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000000000f8f210_0, 0;
    %jmp T_7.30;
T_7.29 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000000000f8f210_0, 0;
T_7.30 ;
T_7.28 ;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000000f69ff0;
T_8 ;
    %delay 1, 0;
    %load/vec4 v0000000000fe7e10_0;
    %inv;
    %store/vec4 v0000000000fe7e10_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000f69ff0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe8ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe7e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe90d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe9350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe9a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe93f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe9490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe7f50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe8ef0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe8ef0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe93f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe93f0_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000000000fe8590_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fe88b0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000000000fe88b0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_9.1, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe9490_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe9490_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0000000000fe8590_0;
    %addi 1, 0, 8;
    %store/vec4 v0000000000fe8590_0, 0, 8;
    %load/vec4 v0000000000fe88b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000fe88b0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe90d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe90d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fe88b0_0, 0, 32;
T_9.2 ;
    %load/vec4 v0000000000fe88b0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_9.3, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe9a30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe9a30_0, 0, 1;
    %load/vec4 v0000000000fe88b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000fe88b0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %delay 5000, 0;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000000000f69ff0;
T_10 ;
    %vpi_call 2 54 "$dumpfile", "scanner.vcd" {0 0 0};
    %vpi_call 2 55 "$dumpvars", 32'sb00000000000000000000000000000001, S_0000000000f772b0 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "scanner_testbench.v";
    "./scanner.v";
    "./buffer_new.v";
