
---------- Begin Simulation Statistics ----------
sim_seconds                                  6.297198                       # Number of seconds simulated
sim_ticks                                6297197739000                       # Number of ticks simulated
final_tick                               6297197739000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 677883                       # Simulator instruction rate (inst/s)
host_op_rate                                  1086704                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             8325127579                       # Simulator tick rate (ticks/s)
host_mem_usage                                 619456                       # Number of bytes of host memory used
host_seconds                                   756.41                       # Real time elapsed on the host
sim_insts                                   512756633                       # Number of instructions simulated
sim_ops                                     821992280                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6297197739000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           25984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        23632000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23657984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        25984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    934933696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       934933696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           369250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              369656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      14608339                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           14608339                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               4126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            3752780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3756907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          4126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             4126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       148468213                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            148468213                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       148468213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              4126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           3752780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            152225120                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 6297197739000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6297197739000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238247387                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64375959                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          6899                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           940                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 6297197739000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 6297197739000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   657337128                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            38                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    6297197739000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      12594395478                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   512756633                       # Number of instructions committed
system.cpu.committedOps                     821992280                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             809450643                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                7001125                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452878                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     44567274                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    809450643                       # number of integer instructions
system.cpu.num_fp_insts                       7001125                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1820622398                       # number of times the integer registers were read
system.cpu.num_int_register_writes          701623608                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              6001305                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             5000629                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            288565861                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279912357                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302623344                       # number of memory refs
system.cpu.num_load_insts                   238247385                       # Number of load instructions
system.cpu.num_store_insts                   64375959                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                12594395478                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          59709105                       # Number of branches fetched
system.cpu.op_class::No_OpClass               6088586      0.74%      0.74% # Class of executed instruction
system.cpu.op_class::IntAlu                 500831802     60.93%     61.67% # Class of executed instruction
system.cpu.op_class::IntMult                        5      0.00%     61.67% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448053      1.03%     62.70% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2000135      0.24%     62.94% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.94% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.94% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.94% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.94% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.94% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.94% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.94% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     62.94% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.94% # Class of executed instruction
system.cpu.op_class::SimdAlu                       94      0.00%     62.94% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.94% # Class of executed instruction
system.cpu.op_class::SimdCvt                       46      0.00%     62.94% # Class of executed instruction
system.cpu.op_class::SimdMisc                 2000215      0.24%     63.18% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::MemRead                238247339     28.98%     92.17% # Class of executed instruction
system.cpu.op_class::MemWrite                62375509      7.59%     99.76% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  46      0.00%     99.76% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            2000450      0.24%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  821992280                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6297197739000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.830069                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302623346                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            683430                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            442.800793                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            770000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.830069                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999668                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999668                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605930122                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605930122                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 6297197739000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237630428                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237630428                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      8044814                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8044814                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     245675242                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        245675242                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    245675242                       # number of overall hits
system.cpu.dcache.overall_hits::total       245675242                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       616959                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        616959                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     56331145                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     56331145                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     56948104                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       56948104                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     56948104                       # number of overall misses
system.cpu.dcache.overall_misses::total      56948104                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 219997749000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 219997749000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 5174053895500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 5174053895500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 5394051644500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5394051644500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 5394051644500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5394051644500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238247387                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238247387                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64375959                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64375959                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302623346                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302623346                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302623346                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302623346                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002590                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002590                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.875034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.875034                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.188181                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.188181                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.188181                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.188181                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 356584.066364                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 356584.066364                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 91850.678617                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91850.678617                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 94718.722233                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94718.722233                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 94718.722233                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94718.722233                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       205617                       # number of writebacks
system.cpu.dcache.writebacks::total            205617                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       616959                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       616959                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     56331145                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     56331145                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     56948104                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     56948104                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     56948104                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     56948104                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 219380790000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 219380790000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5117722750500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 5117722750500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 5337103540500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 5337103540500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 5337103540500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 5337103540500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.875034                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.875034                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.188181                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.188181                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.188181                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.188181                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 355584.066364                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 355584.066364                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 90850.678617                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90850.678617                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 93718.722233                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93718.722233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 93718.722233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93718.722233                       # average overall mshr miss latency
system.cpu.dcache.replacements                 682918                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6297197739000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6297197739000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 6297197739000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           320.545774                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           657337128                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               411                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1599360.408759                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   320.545774                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.626066                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.626066                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          337                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          302                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.658203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1314674667                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1314674667                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 6297197739000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    657336717                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       657336717                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     657336717                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        657336717                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    657336717                       # number of overall hits
system.cpu.icache.overall_hits::total       657336717                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          411                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           411                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          411                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            411                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          411                       # number of overall misses
system.cpu.icache.overall_misses::total           411                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    134138500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    134138500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    134138500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    134138500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    134138500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    134138500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    657337128                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    657337128                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    657337128                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    657337128                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    657337128                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    657337128                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 326371.046229                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 326371.046229                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 326371.046229                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 326371.046229                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 326371.046229                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 326371.046229                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           74                       # number of writebacks
system.cpu.icache.writebacks::total                74                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          411                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          411                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          411                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          411                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          411                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          411                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    133727500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    133727500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    133727500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    133727500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    133727500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    133727500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 325371.046229                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 325371.046229                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 325371.046229                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 325371.046229                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 325371.046229                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 325371.046229                       # average overall mshr miss latency
system.cpu.icache.replacements                     74                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6297197739000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6297197739000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6297197739000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.878814                       # Cycle average of tags in use
system.l2.tags.total_refs                   114171884                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    519807                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    219.642837                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.399578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.037037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2044.442198                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998964                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1965                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 913895047                       # Number of tag accesses
system.l2.tags.data_accesses                913895047                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6297197739000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       205617                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           205617                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           74                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               74                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        56540398                       # number of WriteClean hits
system.l2.WriteClean_hits::total             56540398                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          28221321                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             28221321                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1553                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1553                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  5                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         161001                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161001                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     5                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                162554                       # number of demand (read+write) hits
system.l2.demand_hits::total                   162559                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    5                       # number of overall hits
system.l2.overall_hits::cpu.data               162554                       # number of overall hits
system.l2.overall_hits::total                  162559                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        28043353                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           28043353                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            64918                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               64918                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           406                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              406                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       455958                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          455958                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 406                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              520876                       # number of demand (read+write) misses
system.l2.demand_misses::total                 521282                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                406                       # number of overall misses
system.l2.overall_misses::cpu.data             520876                       # number of overall misses
system.l2.overall_misses::total                521282                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 4708058921000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 4708058921000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  27394512000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27394512000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    133047500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    133047500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 216764840000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 216764840000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     133047500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  244159352000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     244292399500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    133047500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 244159352000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    244292399500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       205617                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       205617                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           74                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           74                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     56540398                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         56540398                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      56264674                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         56264674                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66471                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66471                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          411                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            411                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       616959                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        616959                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               411                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            683430                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683841                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              411                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           683430                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683841                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.498418                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.498418                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.976636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.976636                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.987835                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.987835                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.739041                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.739041                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.987835                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.762150                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.762285                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.987835                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.762150                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.762285                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 167885.021488                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 167885.021488                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 421986.382821                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 421986.382821                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 327703.201970                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 327703.201970                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 475405.278556                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 475405.278556                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 327703.201970                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 468747.556040                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 468637.703776                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 327703.201970                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 468747.556040                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 468637.703776                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               516138                       # number of writebacks
system.l2.writebacks::total                    516138                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     28043353                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      28043353                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        64918                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          64918                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          406                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          406                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       455958                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       455958                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            406                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         520876                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            521282                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           406                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        520876                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           521282                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 4427626196500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 4427626196500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  26745332000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26745332000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    128987500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    128987500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 212205260000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 212205260000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    128987500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 238950592000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 239079579500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    128987500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 238950592000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 239079579500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.498418                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.498418                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.976636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.976636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.987835                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.987835                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.739041                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.739041                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.987835                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.762150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.762285                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.987835                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.762150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.762285                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 157885.050211                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 157885.050211                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 411986.382821                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 411986.382821                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 317703.201970                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 317703.201970                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 465405.278556                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 465405.278556                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 317703.201970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 458747.556040                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 458637.703776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 317703.201970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 458747.556040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 458637.703776                       # average overall mshr miss latency
system.l2.replacements                         517759                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 6297197739000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16164.409283                       # Cycle average of tags in use
system.l3.tags.total_refs                    57412339                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    469784                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    122.210077                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks     1230.532939                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          9.267692                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14924.608652                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.075106                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000566                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.910926                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.986597                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16288                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 230122736                       # Number of tag accesses
system.l3.tags.data_accesses                230122736                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 6297197739000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       516137                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           516137                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        28331163                       # number of WriteClean hits
system.l3.WriteClean_hits::total             28331163                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          14088932                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             14088932                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                609                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   609                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         149292                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            149292                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                149901                       # number of demand (read+write) hits
system.l3.demand_hits::total                   149901                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               149901                       # number of overall hits
system.l3.overall_hits::total                  149901                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13955932                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13955932                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            62798                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62798                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          406                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       306666                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          307072                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 406                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              369464                       # number of demand (read+write) misses
system.l3.demand_misses::total                 369870                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                406                       # number of overall misses
system.l3.overall_misses::cpu.data             369464                       # number of overall misses
system.l3.overall_misses::total                369870                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 3886667279000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 3886667279000                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data  25971856000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   25971856000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    124521500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 204726404000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 204850925500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     124521500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  230698260000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     230822781500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    124521500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 230698260000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    230822781500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       516137                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       516137                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     28331163                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         28331163                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      28044864                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         28044864                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63407                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63407                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          406                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       455958                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        456364                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               406                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            519365                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               519771                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              406                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           519365                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              519771                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.497629                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.497629                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.990395                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.990395                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.672575                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.672866                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.711376                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.711602                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.711376                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.711602                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 278495.716302                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 278495.716302                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 413577.757253                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 413577.757253                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 306703.201970                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 667587.551277                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 667110.402446                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 306703.201970                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 624413.366390                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 624064.621353                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 306703.201970                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 624413.366390                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 624064.621353                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               400070                       # number of writebacks
system.l3.writebacks::total                    400070                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           27                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            27                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data     13955932                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13955932                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        62798                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62798                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          406                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       306666                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       307072                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            406                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         369464                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            369870                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           406                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        369464                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           369870                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 3663436353000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 3663436353000                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data  24967088000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  24967088000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    118025500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 199819748000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 199937773500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    118025500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 224786836000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 224904861500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    118025500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 224786836000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 224904861500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.497629                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.497629                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.990395                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.990395                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.672575                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.672866                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.711376                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.711602                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.711376                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.711602                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 262500.301162                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 262500.301162                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 397577.757253                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 397577.757253                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 290703.201970                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 651587.551277                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 651110.402446                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 290703.201970                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 608413.366390                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 608064.621353                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 290703.201970                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 608413.366390                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 608064.621353                       # average overall mshr miss latency
system.l3.replacements                         453400                       # number of replacements
system.membus.snoop_filter.tot_requests      14741687                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     14372031                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6297197739000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             307072                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       400070                       # Transaction distribution
system.membus.trans_dist::WriteClean         14208269                       # Transaction distribution
system.membus.trans_dist::CleanEvict               95                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13956146                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62584                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62584                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        307072                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     29303892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     29303892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29303892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    958591680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    958591680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               958591680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14325802                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14325802    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14325802                       # Request fanout histogram
system.membus.reqLayer2.occupancy        105733814500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1863995000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     57631507                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     56947666                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       42569578                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     42569578                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6297197739000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            617370                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       768974                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           74                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        99079830                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          532184                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        56264674                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       56264674                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66471                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66471                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           411                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       616959                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          896                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    171119524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             171120420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        31040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3675484480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3675515520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        43157672                       # Total snoops (count)
system.tol2bus.snoopTraffic                2758578496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        100106187                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.425244                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.494380                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               57536609     57.48%     57.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1               42569578     42.52%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          100106187                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       113832041500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            616500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29157482000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests     29082075                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     28562304                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops       14308750                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops     14308750                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 6297197739000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            456364                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       916207                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        42539432                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           54633                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        28044864                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       28044864                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63407                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63407                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       456364                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     85977873                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1879492544                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        14661669                       # Total snoops (count)
system.tol3bus.snoopTraffic                 934933696                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         43226304                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.331020                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.470580                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               28917554     66.90%     66.90% # Request fanout histogram
system.tol3bus.snoop_fanout::1               14308750     33.10%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           43226304                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        57553919000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       14802088500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
