in_source: |-
  org 0
  out: word: 4095

  start_num_ascii: word: 48
  num_system: word: 10

  target_div: word: 20
  cur_div: word: 11

  inc_num: word: 2520
  cur_num: word: 2520

  org 1024
  start: load cur_num
         div cur_div
         jmc not_div
         load cur_div
         cmp target_div
         jmz parse
         inc
         store cur_div
         load cur_num
         store inc_num
         jmp start 
  parse: load cur_num
         mod num_system
         add start_num_ascii
         store (buf_ptr)
         load buf_ptr
         inc
         store buf_ptr
         load cnt
         inc
         store cnt
         load cur_num
         div num_system
         store cur_num
         jmnz parse
  print: load cnt
         jmz end 
         dec
         store cnt
         load buf_ptr
         dec
         store buf_ptr
         load (buf_ptr)
         store (out)
         dec
         store (buf_ptr)
         jmp print
  end:   hlt

  not_div: load cur_num
      add inc_num
      store cur_num
      jmp start

  cnt: word: 0
  buf_ptr: word: buf
  buf: word: 0

in_stdin: |

out_code: |
  [
  {'start_addr': 1024 },
  {'index': 0, 'value': 4095, 'opcode': 'nop'},
  {'index': 1, 'value': 48, 'opcode': 'nop'},
  {'index': 2, 'value': 10, 'opcode': 'nop'},
  {'index': 3, 'value': 20, 'opcode': 'nop'},
  {'index': 4, 'value': 11, 'opcode': 'nop'},
  {'index': 5, 'value': 2520, 'opcode': 'nop'},
  {'index': 6, 'value': 2520, 'opcode': 'nop'},
  {'index': 1024, 'opcode': 'load', 'operand': 6, 'value': 0, 'address': False},
  {'index': 1025, 'opcode': 'div', 'operand': 4, 'value': 0, 'address': False},
  {'index': 1026, 'opcode': 'jmc', 'operand': 1062, 'value': 0, 'address': False},
  {'index': 1027, 'opcode': 'load', 'operand': 4, 'value': 0, 'address': False},
  {'index': 1028, 'opcode': 'cmp', 'operand': 3, 'value': 0, 'address': False},
  {'index': 1029, 'opcode': 'jmz', 'operand': 1035, 'value': 0, 'address': False},
  {'index': 1030, 'opcode': 'inc', 'value': 0},
  {'index': 1031, 'opcode': 'store', 'operand': 4, 'value': 0, 'address': False},
  {'index': 1032, 'opcode': 'load', 'operand': 6, 'value': 0, 'address': False},
  {'index': 1033, 'opcode': 'store', 'operand': 5, 'value': 0, 'address': False},
  {'index': 1034, 'opcode': 'jmp', 'operand': 1024, 'value': 0, 'address': False},
  {'index': 1035, 'opcode': 'load', 'operand': 6, 'value': 0, 'address': False},
  {'index': 1036, 'opcode': 'mod', 'operand': 2, 'value': 0, 'address': False},
  {'index': 1037, 'opcode': 'add', 'operand': 1, 'value': 0, 'address': False},
  {'index': 1038, 'opcode': 'store', 'operand': 1067, 'value': 0, 'address': True},
  {'index': 1039, 'opcode': 'load', 'operand': 1067, 'value': 0, 'address': False},
  {'index': 1040, 'opcode': 'inc', 'value': 0},
  {'index': 1041, 'opcode': 'store', 'operand': 1067, 'value': 0, 'address': False},
  {'index': 1042, 'opcode': 'load', 'operand': 1066, 'value': 0, 'address': False},
  {'index': 1043, 'opcode': 'inc', 'value': 0},
  {'index': 1044, 'opcode': 'store', 'operand': 1066, 'value': 0, 'address': False},
  {'index': 1045, 'opcode': 'load', 'operand': 6, 'value': 0, 'address': False},
  {'index': 1046, 'opcode': 'div', 'operand': 2, 'value': 0, 'address': False},
  {'index': 1047, 'opcode': 'store', 'operand': 6, 'value': 0, 'address': False},
  {'index': 1048, 'opcode': 'jmnz', 'operand': 1035, 'value': 0, 'address': False},
  {'index': 1049, 'opcode': 'load', 'operand': 1066, 'value': 0, 'address': False},
  {'index': 1050, 'opcode': 'jmz', 'operand': 1061, 'value': 0, 'address': False},
  {'index': 1051, 'opcode': 'dec', 'value': 0},
  {'index': 1052, 'opcode': 'store', 'operand': 1066, 'value': 0, 'address': False},
  {'index': 1053, 'opcode': 'load', 'operand': 1067, 'value': 0, 'address': False},
  {'index': 1054, 'opcode': 'dec', 'value': 0},
  {'index': 1055, 'opcode': 'store', 'operand': 1067, 'value': 0, 'address': False},
  {'index': 1056, 'opcode': 'load', 'operand': 1067, 'value': 0, 'address': True},
  {'index': 1057, 'opcode': 'store', 'operand': 0, 'value': 0, 'address': True},
  {'index': 1058, 'opcode': 'dec', 'value': 0},
  {'index': 1059, 'opcode': 'store', 'operand': 1067, 'value': 0, 'address': True},
  {'index': 1060, 'opcode': 'jmp', 'operand': 1049, 'value': 0, 'address': False},
  {'index': 1061, 'opcode': 'hlt', 'value': 0},
  {'index': 1062, 'opcode': 'load', 'operand': 6, 'value': 0, 'address': False},
  {'index': 1063, 'opcode': 'add', 'operand': 5, 'value': 0, 'address': False},
  {'index': 1064, 'opcode': 'store', 'operand': 6, 'value': 0, 'address': False},
  {'index': 1065, 'opcode': 'jmp', 'operand': 1024, 'value': 0, 'address': False},
  {'index': 1066, 'value': 0, 'opcode': 'nop'},
  {'index': 1067, 'value': 1068, 'opcode': 'nop'},
  {'index': 1068, 'value': 0, 'opcode': 'nop'}]
out_stdout: |
  LINES OF CODES: 60 NUMBER OF INSTRUCTIONS: 52
  Output: 232792560
  Instruction number: 740
  Ticks: 2203
out_log: |
  INFO    TICK:    0 | AC 0       | IP: 1025 | AR: 1024 | SP: 0    | PS: 00010 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:    1 | AC 0       | IP: 1025 | AR: 6    | SP: 0    | PS: 00010 | DR: 2520    | MEM[AR] 2520    | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:    2 | AC 2520    | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 2520    | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:    3 | AC 2520    | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:    4 | AC 2520    | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 11      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:    5 | AC 229     | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 11      | MEM[AR] 11      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:    6 | AC 229     | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 11      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:    7 | AC 229     | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:    8 | AC 229     | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:    9 | AC 229     | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   10 | AC 229     | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 2520    | MEM[AR] 2520    | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   11 | AC 2520    | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 2520    | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:   12 | AC 2520    | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   13 | AC 2520    | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 2520    | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   14 | AC 5040    | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 2520    | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:   15 | AC 5040    | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   16 | AC 5040    | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 2520    | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   17 | AC 5040    | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 5040    | MEM[AR] 5040    | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:   18 | AC 5040    | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 5040    | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   19 | AC 5040    | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   20 | AC 5040    | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:   21 | AC 5040    | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   22 | AC 5040    | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 5040    | MEM[AR] 5040    | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   23 | AC 5040    | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 5040    | MEM[AR] 5040    | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:   24 | AC 5040    | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 5040    | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   25 | AC 5040    | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 11      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   26 | AC 458     | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 11      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:   27 | AC 458     | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   28 | AC 458     | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   29 | AC 458     | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:   30 | AC 458     | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   31 | AC 458     | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 5040    | MEM[AR] 5040    | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   32 | AC 5040    | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 5040    | MEM[AR] 5040    | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:   33 | AC 5040    | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 5040    | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   34 | AC 5040    | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 2520    | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   35 | AC 7560    | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 2520    | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:   36 | AC 7560    | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   37 | AC 7560    | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 5040    | MEM[AR] 5040    | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   38 | AC 7560    | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 7560    | MEM[AR] 7560    | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:   39 | AC 7560    | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 7560    | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   40 | AC 7560    | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   41 | AC 7560    | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:   42 | AC 7560    | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   43 | AC 7560    | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 7560    | MEM[AR] 7560    | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   44 | AC 7560    | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 7560    | MEM[AR] 7560    | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:   45 | AC 7560    | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 7560    | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   46 | AC 7560    | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 11      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   47 | AC 687     | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 11      | MEM[AR] 11      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:   48 | AC 687     | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 11      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   49 | AC 687     | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   50 | AC 687     | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:   51 | AC 687     | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   52 | AC 687     | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 7560    | MEM[AR] 7560    | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   53 | AC 7560    | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 7560    | MEM[AR] 7560    | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:   54 | AC 7560    | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 7560    | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   55 | AC 7560    | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 2520    | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   56 | AC 10080   | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 2520    | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:   57 | AC 10080   | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   58 | AC 10080   | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 7560    | MEM[AR] 7560    | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   59 | AC 10080   | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 10080   | MEM[AR] 10080   | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:   60 | AC 10080   | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 10080   | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   61 | AC 10080   | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   62 | AC 10080   | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:   63 | AC 10080   | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   64 | AC 10080   | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 10080   | MEM[AR] 10080   | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   65 | AC 10080   | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 10080   | MEM[AR] 10080   | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:   66 | AC 10080   | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 10080   | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   67 | AC 10080   | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 11      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   68 | AC 916     | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 11      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:   69 | AC 916     | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   70 | AC 916     | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   71 | AC 916     | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:   72 | AC 916     | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   73 | AC 916     | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 10080   | MEM[AR] 10080   | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   74 | AC 10080   | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 10080   | MEM[AR] 10080   | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:   75 | AC 10080   | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 10080   | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   76 | AC 10080   | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 2520    | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   77 | AC 12600   | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 2520    | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:   78 | AC 12600   | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   79 | AC 12600   | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 10080   | MEM[AR] 10080   | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   80 | AC 12600   | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 12600   | MEM[AR] 12600   | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:   81 | AC 12600   | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 12600   | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   82 | AC 12600   | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   83 | AC 12600   | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:   84 | AC 12600   | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   85 | AC 12600   | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 12600   | MEM[AR] 12600   | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   86 | AC 12600   | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 12600   | MEM[AR] 12600   | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:   87 | AC 12600   | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 12600   | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   88 | AC 12600   | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 11      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   89 | AC 1145    | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 11      | MEM[AR] 11      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:   90 | AC 1145    | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 11      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   91 | AC 1145    | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   92 | AC 1145    | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:   93 | AC 1145    | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   94 | AC 1145    | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 12600   | MEM[AR] 12600   | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   95 | AC 12600   | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 12600   | MEM[AR] 12600   | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:   96 | AC 12600   | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 12600   | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   97 | AC 12600   | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 2520    | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   98 | AC 15120   | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 2520    | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:   99 | AC 15120   | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  100 | AC 15120   | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 12600   | MEM[AR] 12600   | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  101 | AC 15120   | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 15120   | MEM[AR] 15120   | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  102 | AC 15120   | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 15120   | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  103 | AC 15120   | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  104 | AC 15120   | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  105 | AC 15120   | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  106 | AC 15120   | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 15120   | MEM[AR] 15120   | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  107 | AC 15120   | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 15120   | MEM[AR] 15120   | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  108 | AC 15120   | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 15120   | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  109 | AC 15120   | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 11      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  110 | AC 1374    | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 11      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  111 | AC 1374    | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  112 | AC 1374    | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  113 | AC 1374    | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  114 | AC 1374    | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  115 | AC 1374    | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 15120   | MEM[AR] 15120   | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  116 | AC 15120   | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 15120   | MEM[AR] 15120   | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  117 | AC 15120   | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 15120   | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  118 | AC 15120   | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 2520    | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  119 | AC 17640   | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 2520    | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  120 | AC 17640   | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  121 | AC 17640   | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 15120   | MEM[AR] 15120   | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  122 | AC 17640   | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 17640   | MEM[AR] 17640   | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  123 | AC 17640   | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 17640   | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  124 | AC 17640   | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  125 | AC 17640   | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  126 | AC 17640   | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  127 | AC 17640   | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 17640   | MEM[AR] 17640   | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  128 | AC 17640   | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 17640   | MEM[AR] 17640   | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  129 | AC 17640   | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 17640   | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  130 | AC 17640   | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 11      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  131 | AC 1603    | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 11      | MEM[AR] 11      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  132 | AC 1603    | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 11      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  133 | AC 1603    | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  134 | AC 1603    | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  135 | AC 1603    | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  136 | AC 1603    | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 17640   | MEM[AR] 17640   | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  137 | AC 17640   | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 17640   | MEM[AR] 17640   | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  138 | AC 17640   | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 17640   | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  139 | AC 17640   | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 2520    | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  140 | AC 20160   | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 2520    | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  141 | AC 20160   | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  142 | AC 20160   | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 17640   | MEM[AR] 17640   | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  143 | AC 20160   | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 20160   | MEM[AR] 20160   | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  144 | AC 20160   | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 20160   | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  145 | AC 20160   | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  146 | AC 20160   | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  147 | AC 20160   | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  148 | AC 20160   | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 20160   | MEM[AR] 20160   | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  149 | AC 20160   | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 20160   | MEM[AR] 20160   | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  150 | AC 20160   | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 20160   | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  151 | AC 20160   | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 11      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  152 | AC 1832    | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 11      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  153 | AC 1832    | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  154 | AC 1832    | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  155 | AC 1832    | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  156 | AC 1832    | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  157 | AC 1832    | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 20160   | MEM[AR] 20160   | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  158 | AC 20160   | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 20160   | MEM[AR] 20160   | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  159 | AC 20160   | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 20160   | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  160 | AC 20160   | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 2520    | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  161 | AC 22680   | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 2520    | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  162 | AC 22680   | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  163 | AC 22680   | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 20160   | MEM[AR] 20160   | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  164 | AC 22680   | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 22680   | MEM[AR] 22680   | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  165 | AC 22680   | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 22680   | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  166 | AC 22680   | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  167 | AC 22680   | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  168 | AC 22680   | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  169 | AC 22680   | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 22680   | MEM[AR] 22680   | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  170 | AC 22680   | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 22680   | MEM[AR] 22680   | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  171 | AC 22680   | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 22680   | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  172 | AC 22680   | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 11      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  173 | AC 2061    | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 11      | MEM[AR] 11      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  174 | AC 2061    | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 11      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  175 | AC 2061    | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  176 | AC 2061    | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  177 | AC 2061    | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  178 | AC 2061    | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 22680   | MEM[AR] 22680   | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  179 | AC 22680   | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 22680   | MEM[AR] 22680   | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  180 | AC 22680   | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 22680   | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  181 | AC 22680   | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 2520    | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  182 | AC 25200   | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 2520    | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  183 | AC 25200   | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  184 | AC 25200   | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 22680   | MEM[AR] 22680   | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  185 | AC 25200   | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 25200   | MEM[AR] 25200   | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  186 | AC 25200   | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 25200   | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  187 | AC 25200   | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  188 | AC 25200   | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  189 | AC 25200   | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  190 | AC 25200   | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 25200   | MEM[AR] 25200   | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  191 | AC 25200   | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 25200   | MEM[AR] 25200   | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  192 | AC 25200   | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 25200   | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  193 | AC 25200   | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 11      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  194 | AC 2290    | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 11      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  195 | AC 2290    | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  196 | AC 2290    | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  197 | AC 2290    | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  198 | AC 2290    | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  199 | AC 2290    | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 25200   | MEM[AR] 25200   | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  200 | AC 25200   | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 25200   | MEM[AR] 25200   | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  201 | AC 25200   | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 25200   | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  202 | AC 25200   | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 2520    | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  203 | AC 27720   | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 2520    | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  204 | AC 27720   | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  205 | AC 27720   | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 25200   | MEM[AR] 25200   | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  206 | AC 27720   | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  207 | AC 27720   | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  208 | AC 27720   | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  209 | AC 27720   | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  210 | AC 27720   | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  211 | AC 27720   | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  212 | AC 27720   | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  213 | AC 27720   | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  214 | AC 27720   | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 11      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  215 | AC 2520    | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 11      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  216 | AC 2520    | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  217 | AC 2520    | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  218 | AC 2520    | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: NOP
  INFO    TICK:  219 | AC 2520    | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 4       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  220 | AC 2520    | IP: 1028 | AR: 4    | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 11      | MEM[SP] 4095    | CR: load 4       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  221 | AC 11      | IP: 1028 | AR: 4    | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 11      | MEM[SP] 4095    | CR: load 4       | main: EF: DR -> AC
  INFO    TICK:  222 | AC 11      | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 0       | MEM[SP] 4095    | CR: cmp 3        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  223 | AC 11      | IP: 1029 | AR: 3    | SP: 0    | PS: 00000 | DR: 20      | MEM[AR] 20      | MEM[SP] 4095    | CR: cmp 3        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  224 | AC 11      | IP: 1029 | AR: 3    | SP: 0    | PS: 00100 | DR: 20      | MEM[AR] 20      | MEM[SP] 4095    | CR: cmp 3        | main: EF: AC cmp DR -> AC
  INFO    TICK:  225 | AC 11      | IP: 1030 | AR: 1029 | SP: 0    | PS: 00100 | DR: 20      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  226 | AC 11      | IP: 1030 | AR: 1035 | SP: 0    | PS: 00100 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  227 | AC 11      | IP: 1030 | AR: 1035 | SP: 0    | PS: 00100 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: EF: NOP
  INFO    TICK:  228 | AC 11      | IP: 1031 | AR: 1030 | SP: 0    | PS: 00100 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  229 | AC 12      | IP: 1031 | AR: 1030 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  230 | AC 12      | IP: 1032 | AR: 1031 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 4      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  231 | AC 12      | IP: 1032 | AR: 4    | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 11      | MEM[SP] 4095    | CR: store 4      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  232 | AC 12      | IP: 1032 | AR: 4    | SP: 0    | PS: 00000 | DR: 12      | MEM[AR] 12      | MEM[SP] 4095    | CR: store 4      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  233 | AC 12      | IP: 1033 | AR: 1032 | SP: 0    | PS: 00000 | DR: 12      | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  234 | AC 12      | IP: 1033 | AR: 6    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  235 | AC 27720   | IP: 1033 | AR: 6    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  236 | AC 27720   | IP: 1034 | AR: 1033 | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 0       | MEM[SP] 4095    | CR: store 5      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  237 | AC 27720   | IP: 1034 | AR: 5    | SP: 0    | PS: 00000 | DR: 2520    | MEM[AR] 2520    | MEM[SP] 4095    | CR: store 5      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  238 | AC 27720   | IP: 1034 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: store 5      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  239 | AC 27720   | IP: 1035 | AR: 1034 | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  240 | AC 27720   | IP: 1035 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  241 | AC 27720   | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  242 | AC 27720   | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  243 | AC 27720   | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  244 | AC 27720   | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  245 | AC 27720   | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  246 | AC 27720   | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 12      | MEM[AR] 12      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  247 | AC 2310    | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 12      | MEM[AR] 12      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  248 | AC 2310    | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 12      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  249 | AC 2310    | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  250 | AC 2310    | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: NOP
  INFO    TICK:  251 | AC 2310    | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 4       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  252 | AC 2310    | IP: 1028 | AR: 4    | SP: 0    | PS: 00000 | DR: 12      | MEM[AR] 12      | MEM[SP] 4095    | CR: load 4       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  253 | AC 12      | IP: 1028 | AR: 4    | SP: 0    | PS: 00000 | DR: 12      | MEM[AR] 12      | MEM[SP] 4095    | CR: load 4       | main: EF: DR -> AC
  INFO    TICK:  254 | AC 12      | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 12      | MEM[AR] 0       | MEM[SP] 4095    | CR: cmp 3        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  255 | AC 12      | IP: 1029 | AR: 3    | SP: 0    | PS: 00000 | DR: 20      | MEM[AR] 20      | MEM[SP] 4095    | CR: cmp 3        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  256 | AC 12      | IP: 1029 | AR: 3    | SP: 0    | PS: 00100 | DR: 20      | MEM[AR] 20      | MEM[SP] 4095    | CR: cmp 3        | main: EF: AC cmp DR -> AC
  INFO    TICK:  257 | AC 12      | IP: 1030 | AR: 1029 | SP: 0    | PS: 00100 | DR: 20      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  258 | AC 12      | IP: 1030 | AR: 1035 | SP: 0    | PS: 00100 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  259 | AC 12      | IP: 1030 | AR: 1035 | SP: 0    | PS: 00100 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: EF: NOP
  INFO    TICK:  260 | AC 12      | IP: 1031 | AR: 1030 | SP: 0    | PS: 00100 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  261 | AC 13      | IP: 1031 | AR: 1030 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  262 | AC 13      | IP: 1032 | AR: 1031 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 4      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  263 | AC 13      | IP: 1032 | AR: 4    | SP: 0    | PS: 00000 | DR: 12      | MEM[AR] 12      | MEM[SP] 4095    | CR: store 4      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  264 | AC 13      | IP: 1032 | AR: 4    | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: store 4      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  265 | AC 13      | IP: 1033 | AR: 1032 | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  266 | AC 13      | IP: 1033 | AR: 6    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  267 | AC 27720   | IP: 1033 | AR: 6    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  268 | AC 27720   | IP: 1034 | AR: 1033 | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 0       | MEM[SP] 4095    | CR: store 5      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  269 | AC 27720   | IP: 1034 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: store 5      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  270 | AC 27720   | IP: 1034 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: store 5      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  271 | AC 27720   | IP: 1035 | AR: 1034 | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  272 | AC 27720   | IP: 1035 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  273 | AC 27720   | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  274 | AC 27720   | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  275 | AC 27720   | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  276 | AC 27720   | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  277 | AC 27720   | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  278 | AC 27720   | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  279 | AC 2132    | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  280 | AC 2132    | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  281 | AC 2132    | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  282 | AC 2132    | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  283 | AC 2132    | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  284 | AC 2132    | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  285 | AC 27720   | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  286 | AC 27720   | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  287 | AC 27720   | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  288 | AC 55440   | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  289 | AC 55440   | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  290 | AC 55440   | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  291 | AC 55440   | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 55440   | MEM[AR] 55440   | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  292 | AC 55440   | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 55440   | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  293 | AC 55440   | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  294 | AC 55440   | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  295 | AC 55440   | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  296 | AC 55440   | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 55440   | MEM[AR] 55440   | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  297 | AC 55440   | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 55440   | MEM[AR] 55440   | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  298 | AC 55440   | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 55440   | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  299 | AC 55440   | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  300 | AC 4264    | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  301 | AC 4264    | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  302 | AC 4264    | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  303 | AC 4264    | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  304 | AC 4264    | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  305 | AC 4264    | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 55440   | MEM[AR] 55440   | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  306 | AC 55440   | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 55440   | MEM[AR] 55440   | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  307 | AC 55440   | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 55440   | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  308 | AC 55440   | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  309 | AC 83160   | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  310 | AC 83160   | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  311 | AC 83160   | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 55440   | MEM[AR] 55440   | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  312 | AC 83160   | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 83160   | MEM[AR] 83160   | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  313 | AC 83160   | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 83160   | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  314 | AC 83160   | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  315 | AC 83160   | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  316 | AC 83160   | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  317 | AC 83160   | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 83160   | MEM[AR] 83160   | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  318 | AC 83160   | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 83160   | MEM[AR] 83160   | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  319 | AC 83160   | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 83160   | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  320 | AC 83160   | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  321 | AC 6396    | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  322 | AC 6396    | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  323 | AC 6396    | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  324 | AC 6396    | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  325 | AC 6396    | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  326 | AC 6396    | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 83160   | MEM[AR] 83160   | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  327 | AC 83160   | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 83160   | MEM[AR] 83160   | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  328 | AC 83160   | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 83160   | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  329 | AC 83160   | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  330 | AC 110880  | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  331 | AC 110880  | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  332 | AC 110880  | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 83160   | MEM[AR] 83160   | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  333 | AC 110880  | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 110880  | MEM[AR] 110880  | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  334 | AC 110880  | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 110880  | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  335 | AC 110880  | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  336 | AC 110880  | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  337 | AC 110880  | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  338 | AC 110880  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 110880  | MEM[AR] 110880  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  339 | AC 110880  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 110880  | MEM[AR] 110880  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  340 | AC 110880  | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 110880  | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  341 | AC 110880  | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  342 | AC 8529    | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  343 | AC 8529    | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 13      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  344 | AC 8529    | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  345 | AC 8529    | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  346 | AC 8529    | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  347 | AC 8529    | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 110880  | MEM[AR] 110880  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  348 | AC 110880  | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 110880  | MEM[AR] 110880  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  349 | AC 110880  | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 110880  | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  350 | AC 110880  | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  351 | AC 138600  | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  352 | AC 138600  | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  353 | AC 138600  | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 110880  | MEM[AR] 110880  | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  354 | AC 138600  | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 138600  | MEM[AR] 138600  | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  355 | AC 138600  | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 138600  | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  356 | AC 138600  | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  357 | AC 138600  | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  358 | AC 138600  | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  359 | AC 138600  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 138600  | MEM[AR] 138600  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  360 | AC 138600  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 138600  | MEM[AR] 138600  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  361 | AC 138600  | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 138600  | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  362 | AC 138600  | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  363 | AC 10661   | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  364 | AC 10661   | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 13      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  365 | AC 10661   | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  366 | AC 10661   | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  367 | AC 10661   | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  368 | AC 10661   | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 138600  | MEM[AR] 138600  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  369 | AC 138600  | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 138600  | MEM[AR] 138600  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  370 | AC 138600  | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 138600  | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  371 | AC 138600  | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  372 | AC 166320  | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  373 | AC 166320  | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  374 | AC 166320  | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 138600  | MEM[AR] 138600  | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  375 | AC 166320  | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 166320  | MEM[AR] 166320  | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  376 | AC 166320  | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 166320  | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  377 | AC 166320  | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  378 | AC 166320  | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  379 | AC 166320  | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  380 | AC 166320  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 166320  | MEM[AR] 166320  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  381 | AC 166320  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 166320  | MEM[AR] 166320  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  382 | AC 166320  | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 166320  | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  383 | AC 166320  | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  384 | AC 12793   | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  385 | AC 12793   | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 13      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  386 | AC 12793   | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  387 | AC 12793   | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  388 | AC 12793   | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  389 | AC 12793   | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 166320  | MEM[AR] 166320  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  390 | AC 166320  | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 166320  | MEM[AR] 166320  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  391 | AC 166320  | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 166320  | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  392 | AC 166320  | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  393 | AC 194040  | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  394 | AC 194040  | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  395 | AC 194040  | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 166320  | MEM[AR] 166320  | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  396 | AC 194040  | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 194040  | MEM[AR] 194040  | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  397 | AC 194040  | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 194040  | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  398 | AC 194040  | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  399 | AC 194040  | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  400 | AC 194040  | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  401 | AC 194040  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 194040  | MEM[AR] 194040  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  402 | AC 194040  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 194040  | MEM[AR] 194040  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  403 | AC 194040  | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 194040  | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  404 | AC 194040  | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  405 | AC 14926   | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  406 | AC 14926   | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  407 | AC 14926   | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  408 | AC 14926   | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  409 | AC 14926   | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  410 | AC 14926   | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 194040  | MEM[AR] 194040  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  411 | AC 194040  | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 194040  | MEM[AR] 194040  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  412 | AC 194040  | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 194040  | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  413 | AC 194040  | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  414 | AC 221760  | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  415 | AC 221760  | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  416 | AC 221760  | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 194040  | MEM[AR] 194040  | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  417 | AC 221760  | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 221760  | MEM[AR] 221760  | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  418 | AC 221760  | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 221760  | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  419 | AC 221760  | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  420 | AC 221760  | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  421 | AC 221760  | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  422 | AC 221760  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 221760  | MEM[AR] 221760  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  423 | AC 221760  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 221760  | MEM[AR] 221760  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  424 | AC 221760  | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 221760  | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  425 | AC 221760  | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  426 | AC 17058   | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  427 | AC 17058   | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  428 | AC 17058   | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  429 | AC 17058   | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  430 | AC 17058   | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  431 | AC 17058   | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 221760  | MEM[AR] 221760  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  432 | AC 221760  | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 221760  | MEM[AR] 221760  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  433 | AC 221760  | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 221760  | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  434 | AC 221760  | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  435 | AC 249480  | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  436 | AC 249480  | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  437 | AC 249480  | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 221760  | MEM[AR] 221760  | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  438 | AC 249480  | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 249480  | MEM[AR] 249480  | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  439 | AC 249480  | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 249480  | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  440 | AC 249480  | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  441 | AC 249480  | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  442 | AC 249480  | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  443 | AC 249480  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 249480  | MEM[AR] 249480  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  444 | AC 249480  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 249480  | MEM[AR] 249480  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  445 | AC 249480  | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 249480  | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  446 | AC 249480  | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  447 | AC 19190   | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  448 | AC 19190   | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  449 | AC 19190   | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  450 | AC 19190   | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  451 | AC 19190   | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  452 | AC 19190   | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 249480  | MEM[AR] 249480  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  453 | AC 249480  | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 249480  | MEM[AR] 249480  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  454 | AC 249480  | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 249480  | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  455 | AC 249480  | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  456 | AC 277200  | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  457 | AC 277200  | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  458 | AC 277200  | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 249480  | MEM[AR] 249480  | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  459 | AC 277200  | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 277200  | MEM[AR] 277200  | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  460 | AC 277200  | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 277200  | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  461 | AC 277200  | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  462 | AC 277200  | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  463 | AC 277200  | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  464 | AC 277200  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 277200  | MEM[AR] 277200  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  465 | AC 277200  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 277200  | MEM[AR] 277200  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  466 | AC 277200  | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 277200  | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  467 | AC 277200  | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  468 | AC 21323   | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  469 | AC 21323   | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 13      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  470 | AC 21323   | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  471 | AC 21323   | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  472 | AC 21323   | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  473 | AC 21323   | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 277200  | MEM[AR] 277200  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  474 | AC 277200  | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 277200  | MEM[AR] 277200  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  475 | AC 277200  | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 277200  | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  476 | AC 277200  | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  477 | AC 304920  | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  478 | AC 304920  | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  479 | AC 304920  | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 277200  | MEM[AR] 277200  | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  480 | AC 304920  | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 304920  | MEM[AR] 304920  | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  481 | AC 304920  | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 304920  | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  482 | AC 304920  | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  483 | AC 304920  | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  484 | AC 304920  | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  485 | AC 304920  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 304920  | MEM[AR] 304920  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  486 | AC 304920  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 304920  | MEM[AR] 304920  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  487 | AC 304920  | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 304920  | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  488 | AC 304920  | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  489 | AC 23455   | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  490 | AC 23455   | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 13      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  491 | AC 23455   | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  492 | AC 23455   | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  493 | AC 23455   | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  494 | AC 23455   | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 304920  | MEM[AR] 304920  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  495 | AC 304920  | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 304920  | MEM[AR] 304920  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  496 | AC 304920  | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 304920  | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  497 | AC 304920  | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  498 | AC 332640  | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  499 | AC 332640  | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  500 | AC 332640  | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 304920  | MEM[AR] 304920  | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  501 | AC 332640  | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 332640  | MEM[AR] 332640  | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  502 | AC 332640  | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 332640  | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  503 | AC 332640  | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  504 | AC 332640  | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  505 | AC 332640  | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  506 | AC 332640  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 332640  | MEM[AR] 332640  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  507 | AC 332640  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 332640  | MEM[AR] 332640  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  508 | AC 332640  | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 332640  | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  509 | AC 332640  | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  510 | AC 25587   | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  511 | AC 25587   | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 13      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  512 | AC 25587   | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  513 | AC 25587   | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  514 | AC 25587   | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  515 | AC 25587   | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 332640  | MEM[AR] 332640  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  516 | AC 332640  | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 332640  | MEM[AR] 332640  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  517 | AC 332640  | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 332640  | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  518 | AC 332640  | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  519 | AC 360360  | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  520 | AC 360360  | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  521 | AC 360360  | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 332640  | MEM[AR] 332640  | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  522 | AC 360360  | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 360360  | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  523 | AC 360360  | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  524 | AC 360360  | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  525 | AC 360360  | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  526 | AC 360360  | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  527 | AC 360360  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 360360  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  528 | AC 360360  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 360360  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  529 | AC 360360  | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  530 | AC 360360  | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  531 | AC 27720   | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  532 | AC 27720   | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  533 | AC 27720   | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  534 | AC 27720   | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: NOP
  INFO    TICK:  535 | AC 27720   | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 4       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  536 | AC 27720   | IP: 1028 | AR: 4    | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: load 4       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  537 | AC 13      | IP: 1028 | AR: 4    | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: load 4       | main: EF: DR -> AC
  INFO    TICK:  538 | AC 13      | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 0       | MEM[SP] 4095    | CR: cmp 3        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  539 | AC 13      | IP: 1029 | AR: 3    | SP: 0    | PS: 00000 | DR: 20      | MEM[AR] 20      | MEM[SP] 4095    | CR: cmp 3        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  540 | AC 13      | IP: 1029 | AR: 3    | SP: 0    | PS: 00100 | DR: 20      | MEM[AR] 20      | MEM[SP] 4095    | CR: cmp 3        | main: EF: AC cmp DR -> AC
  INFO    TICK:  541 | AC 13      | IP: 1030 | AR: 1029 | SP: 0    | PS: 00100 | DR: 20      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  542 | AC 13      | IP: 1030 | AR: 1035 | SP: 0    | PS: 00100 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  543 | AC 13      | IP: 1030 | AR: 1035 | SP: 0    | PS: 00100 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: EF: NOP
  INFO    TICK:  544 | AC 13      | IP: 1031 | AR: 1030 | SP: 0    | PS: 00100 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  545 | AC 14      | IP: 1031 | AR: 1030 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  546 | AC 14      | IP: 1032 | AR: 1031 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 4      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  547 | AC 14      | IP: 1032 | AR: 4    | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4095    | CR: store 4      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  548 | AC 14      | IP: 1032 | AR: 4    | SP: 0    | PS: 00000 | DR: 14      | MEM[AR] 14      | MEM[SP] 4095    | CR: store 4      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  549 | AC 14      | IP: 1033 | AR: 1032 | SP: 0    | PS: 00000 | DR: 14      | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  550 | AC 14      | IP: 1033 | AR: 6    | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 360360  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  551 | AC 360360  | IP: 1033 | AR: 6    | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 360360  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  552 | AC 360360  | IP: 1034 | AR: 1033 | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 0       | MEM[SP] 4095    | CR: store 5      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  553 | AC 360360  | IP: 1034 | AR: 5    | SP: 0    | PS: 00000 | DR: 27720   | MEM[AR] 27720   | MEM[SP] 4095    | CR: store 5      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  554 | AC 360360  | IP: 1034 | AR: 5    | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 360360  | MEM[SP] 4095    | CR: store 5      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  555 | AC 360360  | IP: 1035 | AR: 1034 | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  556 | AC 360360  | IP: 1035 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  557 | AC 360360  | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  558 | AC 360360  | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  559 | AC 360360  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 360360  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  560 | AC 360360  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 360360  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  561 | AC 360360  | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  562 | AC 360360  | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 14      | MEM[AR] 14      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  563 | AC 25740   | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 14      | MEM[AR] 14      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  564 | AC 25740   | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 14      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  565 | AC 25740   | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  566 | AC 25740   | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: NOP
  INFO    TICK:  567 | AC 25740   | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 4       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  568 | AC 25740   | IP: 1028 | AR: 4    | SP: 0    | PS: 00000 | DR: 14      | MEM[AR] 14      | MEM[SP] 4095    | CR: load 4       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  569 | AC 14      | IP: 1028 | AR: 4    | SP: 0    | PS: 00000 | DR: 14      | MEM[AR] 14      | MEM[SP] 4095    | CR: load 4       | main: EF: DR -> AC
  INFO    TICK:  570 | AC 14      | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 14      | MEM[AR] 0       | MEM[SP] 4095    | CR: cmp 3        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  571 | AC 14      | IP: 1029 | AR: 3    | SP: 0    | PS: 00000 | DR: 20      | MEM[AR] 20      | MEM[SP] 4095    | CR: cmp 3        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  572 | AC 14      | IP: 1029 | AR: 3    | SP: 0    | PS: 00100 | DR: 20      | MEM[AR] 20      | MEM[SP] 4095    | CR: cmp 3        | main: EF: AC cmp DR -> AC
  INFO    TICK:  573 | AC 14      | IP: 1030 | AR: 1029 | SP: 0    | PS: 00100 | DR: 20      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  574 | AC 14      | IP: 1030 | AR: 1035 | SP: 0    | PS: 00100 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  575 | AC 14      | IP: 1030 | AR: 1035 | SP: 0    | PS: 00100 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: EF: NOP
  INFO    TICK:  576 | AC 14      | IP: 1031 | AR: 1030 | SP: 0    | PS: 00100 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  577 | AC 15      | IP: 1031 | AR: 1030 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  578 | AC 15      | IP: 1032 | AR: 1031 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 4      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  579 | AC 15      | IP: 1032 | AR: 4    | SP: 0    | PS: 00000 | DR: 14      | MEM[AR] 14      | MEM[SP] 4095    | CR: store 4      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  580 | AC 15      | IP: 1032 | AR: 4    | SP: 0    | PS: 00000 | DR: 15      | MEM[AR] 15      | MEM[SP] 4095    | CR: store 4      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  581 | AC 15      | IP: 1033 | AR: 1032 | SP: 0    | PS: 00000 | DR: 15      | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  582 | AC 15      | IP: 1033 | AR: 6    | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 360360  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  583 | AC 360360  | IP: 1033 | AR: 6    | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 360360  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  584 | AC 360360  | IP: 1034 | AR: 1033 | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 0       | MEM[SP] 4095    | CR: store 5      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  585 | AC 360360  | IP: 1034 | AR: 5    | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 360360  | MEM[SP] 4095    | CR: store 5      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  586 | AC 360360  | IP: 1034 | AR: 5    | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 360360  | MEM[SP] 4095    | CR: store 5      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  587 | AC 360360  | IP: 1035 | AR: 1034 | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  588 | AC 360360  | IP: 1035 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  589 | AC 360360  | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  590 | AC 360360  | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  591 | AC 360360  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 360360  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  592 | AC 360360  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 360360  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  593 | AC 360360  | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  594 | AC 360360  | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 15      | MEM[AR] 15      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  595 | AC 24024   | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 15      | MEM[AR] 15      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  596 | AC 24024   | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 15      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  597 | AC 24024   | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  598 | AC 24024   | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: NOP
  INFO    TICK:  599 | AC 24024   | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 4       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  600 | AC 24024   | IP: 1028 | AR: 4    | SP: 0    | PS: 00000 | DR: 15      | MEM[AR] 15      | MEM[SP] 4095    | CR: load 4       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  601 | AC 15      | IP: 1028 | AR: 4    | SP: 0    | PS: 00000 | DR: 15      | MEM[AR] 15      | MEM[SP] 4095    | CR: load 4       | main: EF: DR -> AC
  INFO    TICK:  602 | AC 15      | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 15      | MEM[AR] 0       | MEM[SP] 4095    | CR: cmp 3        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  603 | AC 15      | IP: 1029 | AR: 3    | SP: 0    | PS: 00000 | DR: 20      | MEM[AR] 20      | MEM[SP] 4095    | CR: cmp 3        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  604 | AC 15      | IP: 1029 | AR: 3    | SP: 0    | PS: 00100 | DR: 20      | MEM[AR] 20      | MEM[SP] 4095    | CR: cmp 3        | main: EF: AC cmp DR -> AC
  INFO    TICK:  605 | AC 15      | IP: 1030 | AR: 1029 | SP: 0    | PS: 00100 | DR: 20      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  606 | AC 15      | IP: 1030 | AR: 1035 | SP: 0    | PS: 00100 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  607 | AC 15      | IP: 1030 | AR: 1035 | SP: 0    | PS: 00100 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: EF: NOP
  INFO    TICK:  608 | AC 15      | IP: 1031 | AR: 1030 | SP: 0    | PS: 00100 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  609 | AC 16      | IP: 1031 | AR: 1030 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  610 | AC 16      | IP: 1032 | AR: 1031 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 4      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  611 | AC 16      | IP: 1032 | AR: 4    | SP: 0    | PS: 00000 | DR: 15      | MEM[AR] 15      | MEM[SP] 4095    | CR: store 4      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  612 | AC 16      | IP: 1032 | AR: 4    | SP: 0    | PS: 00000 | DR: 16      | MEM[AR] 16      | MEM[SP] 4095    | CR: store 4      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  613 | AC 16      | IP: 1033 | AR: 1032 | SP: 0    | PS: 00000 | DR: 16      | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  614 | AC 16      | IP: 1033 | AR: 6    | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 360360  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  615 | AC 360360  | IP: 1033 | AR: 6    | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 360360  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  616 | AC 360360  | IP: 1034 | AR: 1033 | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 0       | MEM[SP] 4095    | CR: store 5      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  617 | AC 360360  | IP: 1034 | AR: 5    | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 360360  | MEM[SP] 4095    | CR: store 5      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  618 | AC 360360  | IP: 1034 | AR: 5    | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 360360  | MEM[SP] 4095    | CR: store 5      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  619 | AC 360360  | IP: 1035 | AR: 1034 | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  620 | AC 360360  | IP: 1035 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  621 | AC 360360  | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  622 | AC 360360  | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  623 | AC 360360  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 360360  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  624 | AC 360360  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 360360  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  625 | AC 360360  | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  626 | AC 360360  | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 16      | MEM[AR] 16      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  627 | AC 22522   | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 16      | MEM[AR] 16      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  628 | AC 22522   | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 16      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  629 | AC 22522   | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  630 | AC 22522   | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  631 | AC 22522   | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  632 | AC 22522   | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 360360  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  633 | AC 360360  | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 360360  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  634 | AC 360360  | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  635 | AC 360360  | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 360360  | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  636 | AC 720720  | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 360360  | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  637 | AC 720720  | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  638 | AC 720720  | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 360360  | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  639 | AC 720720  | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  640 | AC 720720  | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  641 | AC 720720  | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  642 | AC 720720  | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  643 | AC 720720  | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  644 | AC 720720  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  645 | AC 720720  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  646 | AC 720720  | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  647 | AC 720720  | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 16      | MEM[AR] 16      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  648 | AC 45045   | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 16      | MEM[AR] 16      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  649 | AC 45045   | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 16      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  650 | AC 45045   | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  651 | AC 45045   | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: NOP
  INFO    TICK:  652 | AC 45045   | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 4       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  653 | AC 45045   | IP: 1028 | AR: 4    | SP: 0    | PS: 00000 | DR: 16      | MEM[AR] 16      | MEM[SP] 4095    | CR: load 4       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  654 | AC 16      | IP: 1028 | AR: 4    | SP: 0    | PS: 00000 | DR: 16      | MEM[AR] 16      | MEM[SP] 4095    | CR: load 4       | main: EF: DR -> AC
  INFO    TICK:  655 | AC 16      | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 16      | MEM[AR] 0       | MEM[SP] 4095    | CR: cmp 3        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  656 | AC 16      | IP: 1029 | AR: 3    | SP: 0    | PS: 00000 | DR: 20      | MEM[AR] 20      | MEM[SP] 4095    | CR: cmp 3        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  657 | AC 16      | IP: 1029 | AR: 3    | SP: 0    | PS: 00100 | DR: 20      | MEM[AR] 20      | MEM[SP] 4095    | CR: cmp 3        | main: EF: AC cmp DR -> AC
  INFO    TICK:  658 | AC 16      | IP: 1030 | AR: 1029 | SP: 0    | PS: 00100 | DR: 20      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  659 | AC 16      | IP: 1030 | AR: 1035 | SP: 0    | PS: 00100 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  660 | AC 16      | IP: 1030 | AR: 1035 | SP: 0    | PS: 00100 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: EF: NOP
  INFO    TICK:  661 | AC 16      | IP: 1031 | AR: 1030 | SP: 0    | PS: 00100 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  662 | AC 17      | IP: 1031 | AR: 1030 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  663 | AC 17      | IP: 1032 | AR: 1031 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 4      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  664 | AC 17      | IP: 1032 | AR: 4    | SP: 0    | PS: 00000 | DR: 16      | MEM[AR] 16      | MEM[SP] 4095    | CR: store 4      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  665 | AC 17      | IP: 1032 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: store 4      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  666 | AC 17      | IP: 1033 | AR: 1032 | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  667 | AC 17      | IP: 1033 | AR: 6    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  668 | AC 720720  | IP: 1033 | AR: 6    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  669 | AC 720720  | IP: 1034 | AR: 1033 | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 0       | MEM[SP] 4095    | CR: store 5      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  670 | AC 720720  | IP: 1034 | AR: 5    | SP: 0    | PS: 00000 | DR: 360360  | MEM[AR] 360360  | MEM[SP] 4095    | CR: store 5      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  671 | AC 720720  | IP: 1034 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: store 5      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  672 | AC 720720  | IP: 1035 | AR: 1034 | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  673 | AC 720720  | IP: 1035 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  674 | AC 720720  | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  675 | AC 720720  | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  676 | AC 720720  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  677 | AC 720720  | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  678 | AC 720720  | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  679 | AC 720720  | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  680 | AC 42395   | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  681 | AC 42395   | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 17      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  682 | AC 42395   | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  683 | AC 42395   | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  684 | AC 42395   | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  685 | AC 42395   | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  686 | AC 720720  | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  687 | AC 720720  | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  688 | AC 720720  | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  689 | AC 1441440 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  690 | AC 1441440 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  691 | AC 1441440 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  692 | AC 1441440 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 1441440 | MEM[AR] 1441440 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  693 | AC 1441440 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 1441440 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  694 | AC 1441440 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  695 | AC 1441440 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  696 | AC 1441440 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  697 | AC 1441440 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 1441440 | MEM[AR] 1441440 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  698 | AC 1441440 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 1441440 | MEM[AR] 1441440 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  699 | AC 1441440 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 1441440 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  700 | AC 1441440 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  701 | AC 84790   | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  702 | AC 84790   | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  703 | AC 84790   | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  704 | AC 84790   | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  705 | AC 84790   | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  706 | AC 84790   | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 1441440 | MEM[AR] 1441440 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  707 | AC 1441440 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 1441440 | MEM[AR] 1441440 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  708 | AC 1441440 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 1441440 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  709 | AC 1441440 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  710 | AC 2162160 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  711 | AC 2162160 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  712 | AC 2162160 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 1441440 | MEM[AR] 1441440 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  713 | AC 2162160 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 2162160 | MEM[AR] 2162160 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  714 | AC 2162160 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 2162160 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  715 | AC 2162160 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  716 | AC 2162160 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  717 | AC 2162160 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  718 | AC 2162160 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 2162160 | MEM[AR] 2162160 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  719 | AC 2162160 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 2162160 | MEM[AR] 2162160 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  720 | AC 2162160 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 2162160 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  721 | AC 2162160 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  722 | AC 127185  | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  723 | AC 127185  | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 17      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  724 | AC 127185  | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  725 | AC 127185  | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  726 | AC 127185  | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  727 | AC 127185  | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 2162160 | MEM[AR] 2162160 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  728 | AC 2162160 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 2162160 | MEM[AR] 2162160 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  729 | AC 2162160 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 2162160 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  730 | AC 2162160 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  731 | AC 2882880 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  732 | AC 2882880 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  733 | AC 2882880 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 2162160 | MEM[AR] 2162160 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  734 | AC 2882880 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 2882880 | MEM[AR] 2882880 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  735 | AC 2882880 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 2882880 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  736 | AC 2882880 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  737 | AC 2882880 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  738 | AC 2882880 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  739 | AC 2882880 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 2882880 | MEM[AR] 2882880 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  740 | AC 2882880 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 2882880 | MEM[AR] 2882880 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  741 | AC 2882880 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 2882880 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  742 | AC 2882880 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  743 | AC 169581  | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  744 | AC 169581  | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 17      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  745 | AC 169581  | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  746 | AC 169581  | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  747 | AC 169581  | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  748 | AC 169581  | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 2882880 | MEM[AR] 2882880 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  749 | AC 2882880 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 2882880 | MEM[AR] 2882880 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  750 | AC 2882880 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 2882880 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  751 | AC 2882880 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  752 | AC 3603600 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  753 | AC 3603600 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  754 | AC 3603600 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 2882880 | MEM[AR] 2882880 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  755 | AC 3603600 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 3603600 | MEM[AR] 3603600 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  756 | AC 3603600 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 3603600 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  757 | AC 3603600 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  758 | AC 3603600 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  759 | AC 3603600 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  760 | AC 3603600 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 3603600 | MEM[AR] 3603600 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  761 | AC 3603600 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 3603600 | MEM[AR] 3603600 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  762 | AC 3603600 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 3603600 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  763 | AC 3603600 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  764 | AC 211976  | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  765 | AC 211976  | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  766 | AC 211976  | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  767 | AC 211976  | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  768 | AC 211976  | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  769 | AC 211976  | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 3603600 | MEM[AR] 3603600 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  770 | AC 3603600 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 3603600 | MEM[AR] 3603600 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  771 | AC 3603600 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 3603600 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  772 | AC 3603600 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  773 | AC 4324320 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  774 | AC 4324320 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  775 | AC 4324320 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 3603600 | MEM[AR] 3603600 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  776 | AC 4324320 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 4324320 | MEM[AR] 4324320 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  777 | AC 4324320 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 4324320 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  778 | AC 4324320 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  779 | AC 4324320 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  780 | AC 4324320 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  781 | AC 4324320 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 4324320 | MEM[AR] 4324320 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  782 | AC 4324320 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 4324320 | MEM[AR] 4324320 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  783 | AC 4324320 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 4324320 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  784 | AC 4324320 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  785 | AC 254371  | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  786 | AC 254371  | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 17      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  787 | AC 254371  | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  788 | AC 254371  | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  789 | AC 254371  | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  790 | AC 254371  | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 4324320 | MEM[AR] 4324320 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  791 | AC 4324320 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 4324320 | MEM[AR] 4324320 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  792 | AC 4324320 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 4324320 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  793 | AC 4324320 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  794 | AC 5045040 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  795 | AC 5045040 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  796 | AC 5045040 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 4324320 | MEM[AR] 4324320 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  797 | AC 5045040 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 5045040 | MEM[AR] 5045040 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  798 | AC 5045040 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 5045040 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  799 | AC 5045040 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  800 | AC 5045040 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  801 | AC 5045040 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  802 | AC 5045040 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 5045040 | MEM[AR] 5045040 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  803 | AC 5045040 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 5045040 | MEM[AR] 5045040 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  804 | AC 5045040 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 5045040 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  805 | AC 5045040 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  806 | AC 296767  | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  807 | AC 296767  | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 17      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  808 | AC 296767  | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  809 | AC 296767  | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  810 | AC 296767  | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  811 | AC 296767  | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 5045040 | MEM[AR] 5045040 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  812 | AC 5045040 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 5045040 | MEM[AR] 5045040 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  813 | AC 5045040 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 5045040 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  814 | AC 5045040 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  815 | AC 5765760 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  816 | AC 5765760 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  817 | AC 5765760 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 5045040 | MEM[AR] 5045040 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  818 | AC 5765760 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 5765760 | MEM[AR] 5765760 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  819 | AC 5765760 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 5765760 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  820 | AC 5765760 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  821 | AC 5765760 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  822 | AC 5765760 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  823 | AC 5765760 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 5765760 | MEM[AR] 5765760 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  824 | AC 5765760 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 5765760 | MEM[AR] 5765760 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  825 | AC 5765760 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 5765760 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  826 | AC 5765760 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  827 | AC 339162  | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  828 | AC 339162  | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  829 | AC 339162  | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  830 | AC 339162  | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  831 | AC 339162  | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  832 | AC 339162  | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 5765760 | MEM[AR] 5765760 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  833 | AC 5765760 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 5765760 | MEM[AR] 5765760 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  834 | AC 5765760 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 5765760 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  835 | AC 5765760 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  836 | AC 6486480 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  837 | AC 6486480 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  838 | AC 6486480 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 5765760 | MEM[AR] 5765760 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  839 | AC 6486480 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 6486480 | MEM[AR] 6486480 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  840 | AC 6486480 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 6486480 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  841 | AC 6486480 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  842 | AC 6486480 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  843 | AC 6486480 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  844 | AC 6486480 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 6486480 | MEM[AR] 6486480 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  845 | AC 6486480 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 6486480 | MEM[AR] 6486480 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  846 | AC 6486480 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 6486480 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  847 | AC 6486480 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  848 | AC 381557  | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  849 | AC 381557  | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 17      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  850 | AC 381557  | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  851 | AC 381557  | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  852 | AC 381557  | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  853 | AC 381557  | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 6486480 | MEM[AR] 6486480 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  854 | AC 6486480 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 6486480 | MEM[AR] 6486480 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  855 | AC 6486480 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 6486480 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  856 | AC 6486480 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  857 | AC 7207200 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  858 | AC 7207200 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  859 | AC 7207200 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 6486480 | MEM[AR] 6486480 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  860 | AC 7207200 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 7207200 | MEM[AR] 7207200 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  861 | AC 7207200 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 7207200 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  862 | AC 7207200 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  863 | AC 7207200 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  864 | AC 7207200 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  865 | AC 7207200 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 7207200 | MEM[AR] 7207200 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  866 | AC 7207200 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 7207200 | MEM[AR] 7207200 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  867 | AC 7207200 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 7207200 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  868 | AC 7207200 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  869 | AC 423952  | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  870 | AC 423952  | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  871 | AC 423952  | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  872 | AC 423952  | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  873 | AC 423952  | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  874 | AC 423952  | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 7207200 | MEM[AR] 7207200 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  875 | AC 7207200 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 7207200 | MEM[AR] 7207200 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  876 | AC 7207200 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 7207200 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  877 | AC 7207200 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  878 | AC 7927920 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  879 | AC 7927920 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  880 | AC 7927920 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 7207200 | MEM[AR] 7207200 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  881 | AC 7927920 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 7927920 | MEM[AR] 7927920 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  882 | AC 7927920 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 7927920 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  883 | AC 7927920 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  884 | AC 7927920 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  885 | AC 7927920 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  886 | AC 7927920 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 7927920 | MEM[AR] 7927920 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  887 | AC 7927920 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 7927920 | MEM[AR] 7927920 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  888 | AC 7927920 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 7927920 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  889 | AC 7927920 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  890 | AC 466348  | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  891 | AC 466348  | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  892 | AC 466348  | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  893 | AC 466348  | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  894 | AC 466348  | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  895 | AC 466348  | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 7927920 | MEM[AR] 7927920 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  896 | AC 7927920 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 7927920 | MEM[AR] 7927920 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  897 | AC 7927920 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 7927920 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  898 | AC 7927920 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  899 | AC 8648640 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  900 | AC 8648640 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  901 | AC 8648640 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 7927920 | MEM[AR] 7927920 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  902 | AC 8648640 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 8648640 | MEM[AR] 8648640 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  903 | AC 8648640 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 8648640 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  904 | AC 8648640 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  905 | AC 8648640 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  906 | AC 8648640 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  907 | AC 8648640 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 8648640 | MEM[AR] 8648640 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  908 | AC 8648640 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 8648640 | MEM[AR] 8648640 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  909 | AC 8648640 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 8648640 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  910 | AC 8648640 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  911 | AC 508743  | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  912 | AC 508743  | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 17      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  913 | AC 508743  | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  914 | AC 508743  | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  915 | AC 508743  | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  916 | AC 508743  | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 8648640 | MEM[AR] 8648640 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  917 | AC 8648640 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 8648640 | MEM[AR] 8648640 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  918 | AC 8648640 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 8648640 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  919 | AC 8648640 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  920 | AC 9369360 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  921 | AC 9369360 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  922 | AC 9369360 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 8648640 | MEM[AR] 8648640 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  923 | AC 9369360 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 9369360 | MEM[AR] 9369360 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  924 | AC 9369360 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 9369360 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  925 | AC 9369360 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  926 | AC 9369360 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  927 | AC 9369360 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  928 | AC 9369360 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 9369360 | MEM[AR] 9369360 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  929 | AC 9369360 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 9369360 | MEM[AR] 9369360 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  930 | AC 9369360 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 9369360 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  931 | AC 9369360 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  932 | AC 551138  | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  933 | AC 551138  | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  934 | AC 551138  | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  935 | AC 551138  | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  936 | AC 551138  | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  937 | AC 551138  | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 9369360 | MEM[AR] 9369360 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  938 | AC 9369360 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 9369360 | MEM[AR] 9369360 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  939 | AC 9369360 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 9369360 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  940 | AC 9369360 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  941 | AC 10090080 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  942 | AC 10090080 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  943 | AC 10090080 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 9369360 | MEM[AR] 9369360 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  944 | AC 10090080 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 10090080 | MEM[AR] 10090080 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  945 | AC 10090080 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 10090080 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  946 | AC 10090080 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  947 | AC 10090080 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  948 | AC 10090080 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  949 | AC 10090080 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 10090080 | MEM[AR] 10090080 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  950 | AC 10090080 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 10090080 | MEM[AR] 10090080 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  951 | AC 10090080 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 10090080 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  952 | AC 10090080 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  953 | AC 593534  | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  954 | AC 593534  | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  955 | AC 593534  | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  956 | AC 593534  | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  957 | AC 593534  | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  958 | AC 593534  | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 10090080 | MEM[AR] 10090080 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  959 | AC 10090080 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 10090080 | MEM[AR] 10090080 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  960 | AC 10090080 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 10090080 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  961 | AC 10090080 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  962 | AC 10810800 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  963 | AC 10810800 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  964 | AC 10810800 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 10090080 | MEM[AR] 10090080 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  965 | AC 10810800 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 10810800 | MEM[AR] 10810800 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  966 | AC 10810800 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 10810800 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  967 | AC 10810800 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  968 | AC 10810800 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  969 | AC 10810800 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  970 | AC 10810800 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 10810800 | MEM[AR] 10810800 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  971 | AC 10810800 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 10810800 | MEM[AR] 10810800 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  972 | AC 10810800 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 10810800 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  973 | AC 10810800 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  974 | AC 635929  | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  975 | AC 635929  | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 17      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  976 | AC 635929  | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  977 | AC 635929  | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  978 | AC 635929  | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  979 | AC 635929  | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 10810800 | MEM[AR] 10810800 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  980 | AC 10810800 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 10810800 | MEM[AR] 10810800 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  981 | AC 10810800 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 10810800 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  982 | AC 10810800 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  983 | AC 11531520 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK:  984 | AC 11531520 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  985 | AC 11531520 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 10810800 | MEM[AR] 10810800 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  986 | AC 11531520 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 11531520 | MEM[AR] 11531520 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  987 | AC 11531520 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 11531520 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  988 | AC 11531520 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  989 | AC 11531520 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK:  990 | AC 11531520 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  991 | AC 11531520 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 11531520 | MEM[AR] 11531520 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  992 | AC 11531520 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 11531520 | MEM[AR] 11531520 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK:  993 | AC 11531520 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 11531520 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  994 | AC 11531520 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  995 | AC 678324  | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK:  996 | AC 678324  | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  997 | AC 678324  | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  998 | AC 678324  | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK:  999 | AC 678324  | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1000 | AC 678324  | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 11531520 | MEM[AR] 11531520 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1001 | AC 11531520 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 11531520 | MEM[AR] 11531520 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1002 | AC 11531520 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 11531520 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1003 | AC 11531520 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1004 | AC 12252240 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK: 1005 | AC 12252240 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1006 | AC 12252240 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 11531520 | MEM[AR] 11531520 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1007 | AC 12252240 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1008 | AC 12252240 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1009 | AC 12252240 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1010 | AC 12252240 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK: 1011 | AC 12252240 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1012 | AC 12252240 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1013 | AC 12252240 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1014 | AC 12252240 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1015 | AC 12252240 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1016 | AC 720720  | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK: 1017 | AC 720720  | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1018 | AC 720720  | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1019 | AC 720720  | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: NOP
  INFO    TICK: 1020 | AC 720720  | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 4       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1021 | AC 720720  | IP: 1028 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: load 4       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1022 | AC 17      | IP: 1028 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: load 4       | main: EF: DR -> AC
  INFO    TICK: 1023 | AC 17      | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 0       | MEM[SP] 4095    | CR: cmp 3        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1024 | AC 17      | IP: 1029 | AR: 3    | SP: 0    | PS: 00000 | DR: 20      | MEM[AR] 20      | MEM[SP] 4095    | CR: cmp 3        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1025 | AC 17      | IP: 1029 | AR: 3    | SP: 0    | PS: 00100 | DR: 20      | MEM[AR] 20      | MEM[SP] 4095    | CR: cmp 3        | main: EF: AC cmp DR -> AC
  INFO    TICK: 1026 | AC 17      | IP: 1030 | AR: 1029 | SP: 0    | PS: 00100 | DR: 20      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1027 | AC 17      | IP: 1030 | AR: 1035 | SP: 0    | PS: 00100 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1028 | AC 17      | IP: 1030 | AR: 1035 | SP: 0    | PS: 00100 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: EF: NOP
  INFO    TICK: 1029 | AC 17      | IP: 1031 | AR: 1030 | SP: 0    | PS: 00100 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1030 | AC 18      | IP: 1031 | AR: 1030 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK: 1031 | AC 18      | IP: 1032 | AR: 1031 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 4      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1032 | AC 18      | IP: 1032 | AR: 4    | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4095    | CR: store 4      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1033 | AC 18      | IP: 1032 | AR: 4    | SP: 0    | PS: 00000 | DR: 18      | MEM[AR] 18      | MEM[SP] 4095    | CR: store 4      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1034 | AC 18      | IP: 1033 | AR: 1032 | SP: 0    | PS: 00000 | DR: 18      | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1035 | AC 18      | IP: 1033 | AR: 6    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1036 | AC 12252240 | IP: 1033 | AR: 6    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1037 | AC 12252240 | IP: 1034 | AR: 1033 | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 0       | MEM[SP] 4095    | CR: store 5      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1038 | AC 12252240 | IP: 1034 | AR: 5    | SP: 0    | PS: 00000 | DR: 720720  | MEM[AR] 720720  | MEM[SP] 4095    | CR: store 5      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1039 | AC 12252240 | IP: 1034 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: store 5      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1040 | AC 12252240 | IP: 1035 | AR: 1034 | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1041 | AC 12252240 | IP: 1035 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1042 | AC 12252240 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK: 1043 | AC 12252240 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1044 | AC 12252240 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1045 | AC 12252240 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1046 | AC 12252240 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1047 | AC 12252240 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 18      | MEM[AR] 18      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1048 | AC 680680  | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 18      | MEM[AR] 18      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK: 1049 | AC 680680  | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 18      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1050 | AC 680680  | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1051 | AC 680680  | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: NOP
  INFO    TICK: 1052 | AC 680680  | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 4       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1053 | AC 680680  | IP: 1028 | AR: 4    | SP: 0    | PS: 00000 | DR: 18      | MEM[AR] 18      | MEM[SP] 4095    | CR: load 4       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1054 | AC 18      | IP: 1028 | AR: 4    | SP: 0    | PS: 00000 | DR: 18      | MEM[AR] 18      | MEM[SP] 4095    | CR: load 4       | main: EF: DR -> AC
  INFO    TICK: 1055 | AC 18      | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 18      | MEM[AR] 0       | MEM[SP] 4095    | CR: cmp 3        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1056 | AC 18      | IP: 1029 | AR: 3    | SP: 0    | PS: 00000 | DR: 20      | MEM[AR] 20      | MEM[SP] 4095    | CR: cmp 3        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1057 | AC 18      | IP: 1029 | AR: 3    | SP: 0    | PS: 00100 | DR: 20      | MEM[AR] 20      | MEM[SP] 4095    | CR: cmp 3        | main: EF: AC cmp DR -> AC
  INFO    TICK: 1058 | AC 18      | IP: 1030 | AR: 1029 | SP: 0    | PS: 00100 | DR: 20      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1059 | AC 18      | IP: 1030 | AR: 1035 | SP: 0    | PS: 00100 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1060 | AC 18      | IP: 1030 | AR: 1035 | SP: 0    | PS: 00100 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: EF: NOP
  INFO    TICK: 1061 | AC 18      | IP: 1031 | AR: 1030 | SP: 0    | PS: 00100 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1062 | AC 19      | IP: 1031 | AR: 1030 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK: 1063 | AC 19      | IP: 1032 | AR: 1031 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 4      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1064 | AC 19      | IP: 1032 | AR: 4    | SP: 0    | PS: 00000 | DR: 18      | MEM[AR] 18      | MEM[SP] 4095    | CR: store 4      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1065 | AC 19      | IP: 1032 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: store 4      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1066 | AC 19      | IP: 1033 | AR: 1032 | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1067 | AC 19      | IP: 1033 | AR: 6    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1068 | AC 12252240 | IP: 1033 | AR: 6    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1069 | AC 12252240 | IP: 1034 | AR: 1033 | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 0       | MEM[SP] 4095    | CR: store 5      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1070 | AC 12252240 | IP: 1034 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: store 5      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1071 | AC 12252240 | IP: 1034 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: store 5      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1072 | AC 12252240 | IP: 1035 | AR: 1034 | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1073 | AC 12252240 | IP: 1035 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1074 | AC 12252240 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK: 1075 | AC 12252240 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1076 | AC 12252240 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1077 | AC 12252240 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1078 | AC 12252240 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1079 | AC 12252240 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1080 | AC 644854  | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK: 1081 | AC 644854  | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1082 | AC 644854  | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1083 | AC 644854  | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK: 1084 | AC 644854  | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1085 | AC 644854  | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1086 | AC 12252240 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1087 | AC 12252240 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1088 | AC 12252240 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1089 | AC 24504480 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK: 1090 | AC 24504480 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1091 | AC 24504480 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1092 | AC 24504480 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 24504480 | MEM[AR] 24504480 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1093 | AC 24504480 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 24504480 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1094 | AC 24504480 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1095 | AC 24504480 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK: 1096 | AC 24504480 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1097 | AC 24504480 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 24504480 | MEM[AR] 24504480 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1098 | AC 24504480 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 24504480 | MEM[AR] 24504480 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1099 | AC 24504480 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 24504480 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1100 | AC 24504480 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1101 | AC 1289709 | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK: 1102 | AC 1289709 | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 19      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1103 | AC 1289709 | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1104 | AC 1289709 | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK: 1105 | AC 1289709 | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1106 | AC 1289709 | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 24504480 | MEM[AR] 24504480 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1107 | AC 24504480 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 24504480 | MEM[AR] 24504480 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1108 | AC 24504480 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 24504480 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1109 | AC 24504480 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1110 | AC 36756720 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK: 1111 | AC 36756720 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1112 | AC 36756720 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 24504480 | MEM[AR] 24504480 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1113 | AC 36756720 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 36756720 | MEM[AR] 36756720 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1114 | AC 36756720 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 36756720 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1115 | AC 36756720 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1116 | AC 36756720 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK: 1117 | AC 36756720 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1118 | AC 36756720 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 36756720 | MEM[AR] 36756720 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1119 | AC 36756720 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 36756720 | MEM[AR] 36756720 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1120 | AC 36756720 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 36756720 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1121 | AC 36756720 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1122 | AC 1934564 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK: 1123 | AC 1934564 | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1124 | AC 1934564 | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1125 | AC 1934564 | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK: 1126 | AC 1934564 | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1127 | AC 1934564 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 36756720 | MEM[AR] 36756720 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1128 | AC 36756720 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 36756720 | MEM[AR] 36756720 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1129 | AC 36756720 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 36756720 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1130 | AC 36756720 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1131 | AC 49008960 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK: 1132 | AC 49008960 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1133 | AC 49008960 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 36756720 | MEM[AR] 36756720 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1134 | AC 49008960 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 49008960 | MEM[AR] 49008960 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1135 | AC 49008960 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 49008960 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1136 | AC 49008960 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1137 | AC 49008960 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK: 1138 | AC 49008960 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1139 | AC 49008960 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 49008960 | MEM[AR] 49008960 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1140 | AC 49008960 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 49008960 | MEM[AR] 49008960 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1141 | AC 49008960 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 49008960 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1142 | AC 49008960 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1143 | AC 2579418 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK: 1144 | AC 2579418 | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1145 | AC 2579418 | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1146 | AC 2579418 | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK: 1147 | AC 2579418 | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1148 | AC 2579418 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 49008960 | MEM[AR] 49008960 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1149 | AC 49008960 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 49008960 | MEM[AR] 49008960 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1150 | AC 49008960 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 49008960 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1151 | AC 49008960 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1152 | AC 61261200 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK: 1153 | AC 61261200 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1154 | AC 61261200 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 49008960 | MEM[AR] 49008960 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1155 | AC 61261200 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 61261200 | MEM[AR] 61261200 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1156 | AC 61261200 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 61261200 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1157 | AC 61261200 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1158 | AC 61261200 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK: 1159 | AC 61261200 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1160 | AC 61261200 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 61261200 | MEM[AR] 61261200 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1161 | AC 61261200 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 61261200 | MEM[AR] 61261200 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1162 | AC 61261200 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 61261200 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1163 | AC 61261200 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1164 | AC 3224273 | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK: 1165 | AC 3224273 | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 19      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1166 | AC 3224273 | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1167 | AC 3224273 | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK: 1168 | AC 3224273 | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1169 | AC 3224273 | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 61261200 | MEM[AR] 61261200 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1170 | AC 61261200 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 61261200 | MEM[AR] 61261200 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1171 | AC 61261200 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 61261200 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1172 | AC 61261200 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1173 | AC 73513440 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK: 1174 | AC 73513440 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1175 | AC 73513440 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 61261200 | MEM[AR] 61261200 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1176 | AC 73513440 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 73513440 | MEM[AR] 73513440 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1177 | AC 73513440 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 73513440 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1178 | AC 73513440 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1179 | AC 73513440 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK: 1180 | AC 73513440 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1181 | AC 73513440 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 73513440 | MEM[AR] 73513440 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1182 | AC 73513440 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 73513440 | MEM[AR] 73513440 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1183 | AC 73513440 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 73513440 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1184 | AC 73513440 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1185 | AC 3869128 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK: 1186 | AC 3869128 | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1187 | AC 3869128 | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1188 | AC 3869128 | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK: 1189 | AC 3869128 | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1190 | AC 3869128 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 73513440 | MEM[AR] 73513440 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1191 | AC 73513440 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 73513440 | MEM[AR] 73513440 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1192 | AC 73513440 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 73513440 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1193 | AC 73513440 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1194 | AC 85765680 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK: 1195 | AC 85765680 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1196 | AC 85765680 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 73513440 | MEM[AR] 73513440 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1197 | AC 85765680 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 85765680 | MEM[AR] 85765680 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1198 | AC 85765680 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 85765680 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1199 | AC 85765680 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1200 | AC 85765680 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK: 1201 | AC 85765680 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1202 | AC 85765680 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 85765680 | MEM[AR] 85765680 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1203 | AC 85765680 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 85765680 | MEM[AR] 85765680 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1204 | AC 85765680 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 85765680 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1205 | AC 85765680 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1206 | AC 4513983 | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK: 1207 | AC 4513983 | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 19      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1208 | AC 4513983 | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1209 | AC 4513983 | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK: 1210 | AC 4513983 | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1211 | AC 4513983 | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 85765680 | MEM[AR] 85765680 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1212 | AC 85765680 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 85765680 | MEM[AR] 85765680 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1213 | AC 85765680 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 85765680 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1214 | AC 85765680 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1215 | AC 98017920 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK: 1216 | AC 98017920 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1217 | AC 98017920 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 85765680 | MEM[AR] 85765680 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1218 | AC 98017920 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 98017920 | MEM[AR] 98017920 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1219 | AC 98017920 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 98017920 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1220 | AC 98017920 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1221 | AC 98017920 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK: 1222 | AC 98017920 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1223 | AC 98017920 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 98017920 | MEM[AR] 98017920 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1224 | AC 98017920 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 98017920 | MEM[AR] 98017920 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1225 | AC 98017920 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 98017920 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1226 | AC 98017920 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1227 | AC 5158837 | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK: 1228 | AC 5158837 | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 19      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1229 | AC 5158837 | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1230 | AC 5158837 | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK: 1231 | AC 5158837 | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1232 | AC 5158837 | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 98017920 | MEM[AR] 98017920 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1233 | AC 98017920 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 98017920 | MEM[AR] 98017920 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1234 | AC 98017920 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 98017920 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1235 | AC 98017920 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1236 | AC 110270160 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK: 1237 | AC 110270160 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1238 | AC 110270160 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 98017920 | MEM[AR] 98017920 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1239 | AC 110270160 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 110270160 | MEM[AR] 110270160 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1240 | AC 110270160 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 110270160 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1241 | AC 110270160 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1242 | AC 110270160 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK: 1243 | AC 110270160 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1244 | AC 110270160 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 110270160 | MEM[AR] 110270160 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1245 | AC 110270160 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 110270160 | MEM[AR] 110270160 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1246 | AC 110270160 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 110270160 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1247 | AC 110270160 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1248 | AC 5803692 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK: 1249 | AC 5803692 | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1250 | AC 5803692 | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1251 | AC 5803692 | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK: 1252 | AC 5803692 | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1253 | AC 5803692 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 110270160 | MEM[AR] 110270160 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1254 | AC 110270160 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 110270160 | MEM[AR] 110270160 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1255 | AC 110270160 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 110270160 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1256 | AC 110270160 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1257 | AC 122522400 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK: 1258 | AC 122522400 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1259 | AC 122522400 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 110270160 | MEM[AR] 110270160 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1260 | AC 122522400 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 122522400 | MEM[AR] 122522400 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1261 | AC 122522400 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 122522400 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1262 | AC 122522400 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1263 | AC 122522400 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK: 1264 | AC 122522400 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1265 | AC 122522400 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 122522400 | MEM[AR] 122522400 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1266 | AC 122522400 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 122522400 | MEM[AR] 122522400 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1267 | AC 122522400 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 122522400 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1268 | AC 122522400 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1269 | AC 6448547 | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK: 1270 | AC 6448547 | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 19      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1271 | AC 6448547 | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1272 | AC 6448547 | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK: 1273 | AC 6448547 | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1274 | AC 6448547 | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 122522400 | MEM[AR] 122522400 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1275 | AC 122522400 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 122522400 | MEM[AR] 122522400 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1276 | AC 122522400 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 122522400 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1277 | AC 122522400 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1278 | AC 134774640 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK: 1279 | AC 134774640 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1280 | AC 134774640 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 122522400 | MEM[AR] 122522400 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1281 | AC 134774640 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 134774640 | MEM[AR] 134774640 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1282 | AC 134774640 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 134774640 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1283 | AC 134774640 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1284 | AC 134774640 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK: 1285 | AC 134774640 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1286 | AC 134774640 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 134774640 | MEM[AR] 134774640 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1287 | AC 134774640 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 134774640 | MEM[AR] 134774640 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1288 | AC 134774640 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 134774640 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1289 | AC 134774640 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1290 | AC 7093402 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK: 1291 | AC 7093402 | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1292 | AC 7093402 | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1293 | AC 7093402 | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK: 1294 | AC 7093402 | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1295 | AC 7093402 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 134774640 | MEM[AR] 134774640 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1296 | AC 134774640 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 134774640 | MEM[AR] 134774640 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1297 | AC 134774640 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 134774640 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1298 | AC 134774640 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1299 | AC 147026880 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK: 1300 | AC 147026880 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1301 | AC 147026880 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 134774640 | MEM[AR] 134774640 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1302 | AC 147026880 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 147026880 | MEM[AR] 147026880 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1303 | AC 147026880 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 147026880 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1304 | AC 147026880 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1305 | AC 147026880 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK: 1306 | AC 147026880 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1307 | AC 147026880 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 147026880 | MEM[AR] 147026880 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1308 | AC 147026880 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 147026880 | MEM[AR] 147026880 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1309 | AC 147026880 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 147026880 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1310 | AC 147026880 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1311 | AC 7738256 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK: 1312 | AC 7738256 | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1313 | AC 7738256 | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1314 | AC 7738256 | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK: 1315 | AC 7738256 | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1316 | AC 7738256 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 147026880 | MEM[AR] 147026880 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1317 | AC 147026880 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 147026880 | MEM[AR] 147026880 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1318 | AC 147026880 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 147026880 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1319 | AC 147026880 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1320 | AC 159279120 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK: 1321 | AC 159279120 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1322 | AC 159279120 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 147026880 | MEM[AR] 147026880 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1323 | AC 159279120 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 159279120 | MEM[AR] 159279120 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1324 | AC 159279120 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 159279120 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1325 | AC 159279120 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1326 | AC 159279120 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK: 1327 | AC 159279120 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1328 | AC 159279120 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 159279120 | MEM[AR] 159279120 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1329 | AC 159279120 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 159279120 | MEM[AR] 159279120 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1330 | AC 159279120 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 159279120 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1331 | AC 159279120 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1332 | AC 8383111 | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK: 1333 | AC 8383111 | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 19      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1334 | AC 8383111 | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1335 | AC 8383111 | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK: 1336 | AC 8383111 | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1337 | AC 8383111 | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 159279120 | MEM[AR] 159279120 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1338 | AC 159279120 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 159279120 | MEM[AR] 159279120 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1339 | AC 159279120 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 159279120 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1340 | AC 159279120 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1341 | AC 171531360 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK: 1342 | AC 171531360 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1343 | AC 171531360 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 159279120 | MEM[AR] 159279120 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1344 | AC 171531360 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 171531360 | MEM[AR] 171531360 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1345 | AC 171531360 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 171531360 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1346 | AC 171531360 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1347 | AC 171531360 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK: 1348 | AC 171531360 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1349 | AC 171531360 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 171531360 | MEM[AR] 171531360 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1350 | AC 171531360 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 171531360 | MEM[AR] 171531360 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1351 | AC 171531360 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 171531360 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1352 | AC 171531360 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1353 | AC 9027966 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK: 1354 | AC 9027966 | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1355 | AC 9027966 | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1356 | AC 9027966 | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK: 1357 | AC 9027966 | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1358 | AC 9027966 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 171531360 | MEM[AR] 171531360 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1359 | AC 171531360 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 171531360 | MEM[AR] 171531360 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1360 | AC 171531360 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 171531360 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1361 | AC 171531360 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1362 | AC 183783600 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK: 1363 | AC 183783600 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1364 | AC 183783600 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 171531360 | MEM[AR] 171531360 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1365 | AC 183783600 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 183783600 | MEM[AR] 183783600 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1366 | AC 183783600 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 183783600 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1367 | AC 183783600 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1368 | AC 183783600 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK: 1369 | AC 183783600 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1370 | AC 183783600 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 183783600 | MEM[AR] 183783600 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1371 | AC 183783600 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 183783600 | MEM[AR] 183783600 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1372 | AC 183783600 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 183783600 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1373 | AC 183783600 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1374 | AC 9672821 | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK: 1375 | AC 9672821 | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 19      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1376 | AC 9672821 | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1377 | AC 9672821 | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK: 1378 | AC 9672821 | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1379 | AC 9672821 | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 183783600 | MEM[AR] 183783600 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1380 | AC 183783600 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 183783600 | MEM[AR] 183783600 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1381 | AC 183783600 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 183783600 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1382 | AC 183783600 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1383 | AC 196035840 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK: 1384 | AC 196035840 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1385 | AC 196035840 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 183783600 | MEM[AR] 183783600 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1386 | AC 196035840 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 196035840 | MEM[AR] 196035840 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1387 | AC 196035840 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 196035840 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1388 | AC 196035840 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1389 | AC 196035840 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK: 1390 | AC 196035840 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1391 | AC 196035840 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 196035840 | MEM[AR] 196035840 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1392 | AC 196035840 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 196035840 | MEM[AR] 196035840 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1393 | AC 196035840 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 196035840 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1394 | AC 196035840 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1395 | AC 10317675 | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK: 1396 | AC 10317675 | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 19      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1397 | AC 10317675 | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1398 | AC 10317675 | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK: 1399 | AC 10317675 | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1400 | AC 10317675 | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 196035840 | MEM[AR] 196035840 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1401 | AC 196035840 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 196035840 | MEM[AR] 196035840 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1402 | AC 196035840 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 196035840 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1403 | AC 196035840 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1404 | AC 208288080 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK: 1405 | AC 208288080 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1406 | AC 208288080 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 196035840 | MEM[AR] 196035840 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1407 | AC 208288080 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 208288080 | MEM[AR] 208288080 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1408 | AC 208288080 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 208288080 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1409 | AC 208288080 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1410 | AC 208288080 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK: 1411 | AC 208288080 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1412 | AC 208288080 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 208288080 | MEM[AR] 208288080 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1413 | AC 208288080 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 208288080 | MEM[AR] 208288080 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1414 | AC 208288080 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 208288080 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1415 | AC 208288080 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1416 | AC 10962530 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK: 1417 | AC 10962530 | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1418 | AC 10962530 | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1419 | AC 10962530 | IP: 1062 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK: 1420 | AC 10962530 | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1421 | AC 10962530 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 208288080 | MEM[AR] 208288080 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1422 | AC 208288080 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 208288080 | MEM[AR] 208288080 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1423 | AC 208288080 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 208288080 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1424 | AC 208288080 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1425 | AC 220540320 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK: 1426 | AC 220540320 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1427 | AC 220540320 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 208288080 | MEM[AR] 208288080 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1428 | AC 220540320 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 220540320 | MEM[AR] 220540320 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1429 | AC 220540320 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 220540320 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1430 | AC 220540320 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1431 | AC 220540320 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK: 1432 | AC 220540320 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1433 | AC 220540320 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 220540320 | MEM[AR] 220540320 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1434 | AC 220540320 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 220540320 | MEM[AR] 220540320 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1435 | AC 220540320 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 220540320 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1436 | AC 220540320 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1437 | AC 11607385 | IP: 1026 | AR: 4    | SP: 0    | PS: 00001 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK: 1438 | AC 11607385 | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 19      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1439 | AC 11607385 | IP: 1027 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1440 | AC 11607385 | IP: 1062 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: AR -> IP
  INFO    TICK: 1441 | AC 11607385 | IP: 1063 | AR: 1062 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1442 | AC 11607385 | IP: 1063 | AR: 6    | SP: 0    | PS: 00001 | DR: 220540320 | MEM[AR] 220540320 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1443 | AC 220540320 | IP: 1063 | AR: 6    | SP: 0    | PS: 00000 | DR: 220540320 | MEM[AR] 220540320 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1444 | AC 220540320 | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 220540320 | MEM[AR] 0       | MEM[SP] 4095    | CR: add 5        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1445 | AC 220540320 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1446 | AC 232792560 | IP: 1064 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: add 5        | main: EF: AC add DR -> AC
  INFO    TICK: 1447 | AC 232792560 | IP: 1065 | AR: 1064 | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1448 | AC 232792560 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 220540320 | MEM[AR] 220540320 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1449 | AC 232792560 | IP: 1065 | AR: 6    | SP: 0    | PS: 00000 | DR: 232792560 | MEM[AR] 232792560 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1450 | AC 232792560 | IP: 1066 | AR: 1065 | SP: 0    | PS: 00000 | DR: 232792560 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1451 | AC 232792560 | IP: 1066 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1452 | AC 232792560 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK: 1453 | AC 232792560 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1454 | AC 232792560 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 232792560 | MEM[AR] 232792560 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1455 | AC 232792560 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 232792560 | MEM[AR] 232792560 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1456 | AC 232792560 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 232792560 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1457 | AC 232792560 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1458 | AC 12252240 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK: 1459 | AC 12252240 | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1460 | AC 12252240 | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1461 | AC 12252240 | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: NOP
  INFO    TICK: 1462 | AC 12252240 | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 4       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1463 | AC 12252240 | IP: 1028 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: load 4       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1464 | AC 19      | IP: 1028 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: load 4       | main: EF: DR -> AC
  INFO    TICK: 1465 | AC 19      | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 0       | MEM[SP] 4095    | CR: cmp 3        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1466 | AC 19      | IP: 1029 | AR: 3    | SP: 0    | PS: 00000 | DR: 20      | MEM[AR] 20      | MEM[SP] 4095    | CR: cmp 3        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1467 | AC 19      | IP: 1029 | AR: 3    | SP: 0    | PS: 00100 | DR: 20      | MEM[AR] 20      | MEM[SP] 4095    | CR: cmp 3        | main: EF: AC cmp DR -> AC
  INFO    TICK: 1468 | AC 19      | IP: 1030 | AR: 1029 | SP: 0    | PS: 00100 | DR: 20      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1469 | AC 19      | IP: 1030 | AR: 1035 | SP: 0    | PS: 00100 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1470 | AC 19      | IP: 1030 | AR: 1035 | SP: 0    | PS: 00100 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: EF: NOP
  INFO    TICK: 1471 | AC 19      | IP: 1031 | AR: 1030 | SP: 0    | PS: 00100 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1472 | AC 20      | IP: 1031 | AR: 1030 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK: 1473 | AC 20      | IP: 1032 | AR: 1031 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 4      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1474 | AC 20      | IP: 1032 | AR: 4    | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4095    | CR: store 4      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1475 | AC 20      | IP: 1032 | AR: 4    | SP: 0    | PS: 00000 | DR: 20      | MEM[AR] 20      | MEM[SP] 4095    | CR: store 4      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1476 | AC 20      | IP: 1033 | AR: 1032 | SP: 0    | PS: 00000 | DR: 20      | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1477 | AC 20      | IP: 1033 | AR: 6    | SP: 0    | PS: 00000 | DR: 232792560 | MEM[AR] 232792560 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1478 | AC 232792560 | IP: 1033 | AR: 6    | SP: 0    | PS: 00000 | DR: 232792560 | MEM[AR] 232792560 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1479 | AC 232792560 | IP: 1034 | AR: 1033 | SP: 0    | PS: 00000 | DR: 232792560 | MEM[AR] 0       | MEM[SP] 4095    | CR: store 5      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1480 | AC 232792560 | IP: 1034 | AR: 5    | SP: 0    | PS: 00000 | DR: 12252240 | MEM[AR] 12252240 | MEM[SP] 4095    | CR: store 5      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1481 | AC 232792560 | IP: 1034 | AR: 5    | SP: 0    | PS: 00000 | DR: 232792560 | MEM[AR] 232792560 | MEM[SP] 4095    | CR: store 5      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1482 | AC 232792560 | IP: 1035 | AR: 1034 | SP: 0    | PS: 00000 | DR: 232792560 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1483 | AC 232792560 | IP: 1035 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1484 | AC 232792560 | IP: 1024 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1024     | main: EF: AR -> IP
  INFO    TICK: 1485 | AC 232792560 | IP: 1025 | AR: 1024 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1486 | AC 232792560 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 232792560 | MEM[AR] 232792560 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1487 | AC 232792560 | IP: 1025 | AR: 6    | SP: 0    | PS: 00000 | DR: 232792560 | MEM[AR] 232792560 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1488 | AC 232792560 | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 232792560 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 4        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1489 | AC 232792560 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 20      | MEM[AR] 20      | MEM[SP] 4095    | CR: div 4        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1490 | AC 11639628 | IP: 1026 | AR: 4    | SP: 0    | PS: 00000 | DR: 20      | MEM[AR] 20      | MEM[SP] 4095    | CR: div 4        | main: EF: AC div DR -> AC
  INFO    TICK: 1491 | AC 11639628 | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 20      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1492 | AC 11639628 | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1493 | AC 11639628 | IP: 1027 | AR: 1062 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmc 1062     | main: EF: NOP
  INFO    TICK: 1494 | AC 11639628 | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 4       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1495 | AC 11639628 | IP: 1028 | AR: 4    | SP: 0    | PS: 00000 | DR: 20      | MEM[AR] 20      | MEM[SP] 4095    | CR: load 4       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1496 | AC 20      | IP: 1028 | AR: 4    | SP: 0    | PS: 00000 | DR: 20      | MEM[AR] 20      | MEM[SP] 4095    | CR: load 4       | main: EF: DR -> AC
  INFO    TICK: 1497 | AC 20      | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 20      | MEM[AR] 0       | MEM[SP] 4095    | CR: cmp 3        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1498 | AC 20      | IP: 1029 | AR: 3    | SP: 0    | PS: 00000 | DR: 20      | MEM[AR] 20      | MEM[SP] 4095    | CR: cmp 3        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1499 | AC 20      | IP: 1029 | AR: 3    | SP: 0    | PS: 00011 | DR: 20      | MEM[AR] 20      | MEM[SP] 4095    | CR: cmp 3        | main: EF: AC cmp DR -> AC
  INFO    TICK: 1500 | AC 20      | IP: 1030 | AR: 1029 | SP: 0    | PS: 00011 | DR: 20      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1501 | AC 20      | IP: 1030 | AR: 1035 | SP: 0    | PS: 00011 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1502 | AC 20      | IP: 1035 | AR: 1035 | SP: 0    | PS: 00011 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1035     | main: EF: AR -> IP
  INFO    TICK: 1503 | AC 20      | IP: 1036 | AR: 1035 | SP: 0    | PS: 00011 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1504 | AC 20      | IP: 1036 | AR: 6    | SP: 0    | PS: 00011 | DR: 232792560 | MEM[AR] 232792560 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1505 | AC 232792560 | IP: 1036 | AR: 6    | SP: 0    | PS: 00000 | DR: 232792560 | MEM[AR] 232792560 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1506 | AC 232792560 | IP: 1037 | AR: 1036 | SP: 0    | PS: 00000 | DR: 232792560 | MEM[AR] 0       | MEM[SP] 4095    | CR: mod 2        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1507 | AC 232792560 | IP: 1037 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: mod 2        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1508 | AC 0       | IP: 1037 | AR: 2    | SP: 0    | PS: 00010 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: mod 2        | main: EF: AC mod DR -> AC
  INFO    TICK: 1509 | AC 0       | IP: 1038 | AR: 1037 | SP: 0    | PS: 00010 | DR: 10      | MEM[AR] 0       | MEM[SP] 4095    | CR: add 1        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1510 | AC 0       | IP: 1038 | AR: 1    | SP: 0    | PS: 00010 | DR: 48      | MEM[AR] 48      | MEM[SP] 4095    | CR: add 1        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1511 | AC 48      | IP: 1038 | AR: 1    | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 48      | MEM[SP] 4095    | CR: add 1        | main: EF: AC add DR -> AC
  INFO    TICK: 1512 | AC 48      | IP: 1039 | AR: 1038 | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1513 | AC 48      | IP: 1039 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1068    | MEM[AR] 1068    | MEM[SP] 4095    | CR: store 1067   | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1514 | AC 48      | IP: 1039 | AR: 1068 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1515 | AC 48      | IP: 1039 | AR: 1068 | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 48      | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1516 | AC 48      | IP: 1040 | AR: 1039 | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1067    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1517 | AC 48      | IP: 1040 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1068    | MEM[AR] 1068    | MEM[SP] 4095    | CR: load 1067    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1518 | AC 1068    | IP: 1040 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1068    | MEM[AR] 1068    | MEM[SP] 4095    | CR: load 1067    | main: EF: DR -> AC
  INFO    TICK: 1519 | AC 1068    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1068    | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1520 | AC 1069    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1068    | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK: 1521 | AC 1069    | IP: 1042 | AR: 1041 | SP: 0    | PS: 00000 | DR: 1068    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1522 | AC 1069    | IP: 1042 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1068    | MEM[AR] 1068    | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1523 | AC 1069    | IP: 1042 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1069    | MEM[AR] 1069    | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1524 | AC 1069    | IP: 1043 | AR: 1042 | SP: 0    | PS: 00000 | DR: 1069    | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1066    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1525 | AC 1069    | IP: 1043 | AR: 1066 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1066    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1526 | AC 0       | IP: 1043 | AR: 1066 | SP: 0    | PS: 00010 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1066    | main: EF: DR -> AC
  INFO    TICK: 1527 | AC 0       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00010 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1528 | AC 1       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK: 1529 | AC 1       | IP: 1045 | AR: 1044 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1066   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1530 | AC 1       | IP: 1045 | AR: 1066 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1066   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1531 | AC 1       | IP: 1045 | AR: 1066 | SP: 0    | PS: 00000 | DR: 1       | MEM[AR] 1       | MEM[SP] 4095    | CR: store 1066   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1532 | AC 1       | IP: 1046 | AR: 1045 | SP: 0    | PS: 00000 | DR: 1       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1533 | AC 1       | IP: 1046 | AR: 6    | SP: 0    | PS: 00000 | DR: 232792560 | MEM[AR] 232792560 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1534 | AC 232792560 | IP: 1046 | AR: 6    | SP: 0    | PS: 00000 | DR: 232792560 | MEM[AR] 232792560 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1535 | AC 232792560 | IP: 1047 | AR: 1046 | SP: 0    | PS: 00000 | DR: 232792560 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 2        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1536 | AC 232792560 | IP: 1047 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: div 2        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1537 | AC 23279256 | IP: 1047 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: div 2        | main: EF: AC div DR -> AC
  INFO    TICK: 1538 | AC 23279256 | IP: 1048 | AR: 1047 | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1539 | AC 23279256 | IP: 1048 | AR: 6    | SP: 0    | PS: 00000 | DR: 232792560 | MEM[AR] 232792560 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1540 | AC 23279256 | IP: 1048 | AR: 6    | SP: 0    | PS: 00000 | DR: 23279256 | MEM[AR] 23279256 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1541 | AC 23279256 | IP: 1049 | AR: 1048 | SP: 0    | PS: 00000 | DR: 23279256 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmnz 1035    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1542 | AC 23279256 | IP: 1049 | AR: 1035 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmnz 1035    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1543 | AC 23279256 | IP: 1035 | AR: 1035 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmnz 1035    | main: EF: AR -> IP
  INFO    TICK: 1544 | AC 23279256 | IP: 1036 | AR: 1035 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1545 | AC 23279256 | IP: 1036 | AR: 6    | SP: 0    | PS: 00000 | DR: 23279256 | MEM[AR] 23279256 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1546 | AC 23279256 | IP: 1036 | AR: 6    | SP: 0    | PS: 00000 | DR: 23279256 | MEM[AR] 23279256 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1547 | AC 23279256 | IP: 1037 | AR: 1036 | SP: 0    | PS: 00000 | DR: 23279256 | MEM[AR] 0       | MEM[SP] 4095    | CR: mod 2        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1548 | AC 23279256 | IP: 1037 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: mod 2        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1549 | AC 6       | IP: 1037 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: mod 2        | main: EF: AC mod DR -> AC
  INFO    TICK: 1550 | AC 6       | IP: 1038 | AR: 1037 | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 0       | MEM[SP] 4095    | CR: add 1        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1551 | AC 6       | IP: 1038 | AR: 1    | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 48      | MEM[SP] 4095    | CR: add 1        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1552 | AC 54      | IP: 1038 | AR: 1    | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 48      | MEM[SP] 4095    | CR: add 1        | main: EF: AC add DR -> AC
  INFO    TICK: 1553 | AC 54      | IP: 1039 | AR: 1038 | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1554 | AC 54      | IP: 1039 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1069    | MEM[AR] 1069    | MEM[SP] 4095    | CR: store 1067   | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1555 | AC 54      | IP: 1039 | AR: 1069 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1556 | AC 54      | IP: 1039 | AR: 1069 | SP: 0    | PS: 00000 | DR: 54      | MEM[AR] 54      | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1557 | AC 54      | IP: 1040 | AR: 1039 | SP: 0    | PS: 00000 | DR: 54      | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1067    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1558 | AC 54      | IP: 1040 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1069    | MEM[AR] 1069    | MEM[SP] 4095    | CR: load 1067    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1559 | AC 1069    | IP: 1040 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1069    | MEM[AR] 1069    | MEM[SP] 4095    | CR: load 1067    | main: EF: DR -> AC
  INFO    TICK: 1560 | AC 1069    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1069    | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1561 | AC 1070    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1069    | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK: 1562 | AC 1070    | IP: 1042 | AR: 1041 | SP: 0    | PS: 00000 | DR: 1069    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1563 | AC 1070    | IP: 1042 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1069    | MEM[AR] 1069    | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1564 | AC 1070    | IP: 1042 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1070    | MEM[AR] 1070    | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1565 | AC 1070    | IP: 1043 | AR: 1042 | SP: 0    | PS: 00000 | DR: 1070    | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1066    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1566 | AC 1070    | IP: 1043 | AR: 1066 | SP: 0    | PS: 00000 | DR: 1       | MEM[AR] 1       | MEM[SP] 4095    | CR: load 1066    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1567 | AC 1       | IP: 1043 | AR: 1066 | SP: 0    | PS: 00000 | DR: 1       | MEM[AR] 1       | MEM[SP] 4095    | CR: load 1066    | main: EF: DR -> AC
  INFO    TICK: 1568 | AC 1       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00000 | DR: 1       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1569 | AC 2       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00000 | DR: 1       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK: 1570 | AC 2       | IP: 1045 | AR: 1044 | SP: 0    | PS: 00000 | DR: 1       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1066   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1571 | AC 2       | IP: 1045 | AR: 1066 | SP: 0    | PS: 00000 | DR: 1       | MEM[AR] 1       | MEM[SP] 4095    | CR: store 1066   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1572 | AC 2       | IP: 1045 | AR: 1066 | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 2       | MEM[SP] 4095    | CR: store 1066   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1573 | AC 2       | IP: 1046 | AR: 1045 | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1574 | AC 2       | IP: 1046 | AR: 6    | SP: 0    | PS: 00000 | DR: 23279256 | MEM[AR] 23279256 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1575 | AC 23279256 | IP: 1046 | AR: 6    | SP: 0    | PS: 00000 | DR: 23279256 | MEM[AR] 23279256 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1576 | AC 23279256 | IP: 1047 | AR: 1046 | SP: 0    | PS: 00000 | DR: 23279256 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 2        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1577 | AC 23279256 | IP: 1047 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: div 2        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1578 | AC 2327925 | IP: 1047 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: div 2        | main: EF: AC div DR -> AC
  INFO    TICK: 1579 | AC 2327925 | IP: 1048 | AR: 1047 | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1580 | AC 2327925 | IP: 1048 | AR: 6    | SP: 0    | PS: 00000 | DR: 23279256 | MEM[AR] 23279256 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1581 | AC 2327925 | IP: 1048 | AR: 6    | SP: 0    | PS: 00000 | DR: 2327925 | MEM[AR] 2327925 | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1582 | AC 2327925 | IP: 1049 | AR: 1048 | SP: 0    | PS: 00000 | DR: 2327925 | MEM[AR] 0       | MEM[SP] 4095    | CR: jmnz 1035    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1583 | AC 2327925 | IP: 1049 | AR: 1035 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmnz 1035    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1584 | AC 2327925 | IP: 1035 | AR: 1035 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmnz 1035    | main: EF: AR -> IP
  INFO    TICK: 1585 | AC 2327925 | IP: 1036 | AR: 1035 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1586 | AC 2327925 | IP: 1036 | AR: 6    | SP: 0    | PS: 00000 | DR: 2327925 | MEM[AR] 2327925 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1587 | AC 2327925 | IP: 1036 | AR: 6    | SP: 0    | PS: 00000 | DR: 2327925 | MEM[AR] 2327925 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1588 | AC 2327925 | IP: 1037 | AR: 1036 | SP: 0    | PS: 00000 | DR: 2327925 | MEM[AR] 0       | MEM[SP] 4095    | CR: mod 2        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1589 | AC 2327925 | IP: 1037 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: mod 2        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1590 | AC 5       | IP: 1037 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: mod 2        | main: EF: AC mod DR -> AC
  INFO    TICK: 1591 | AC 5       | IP: 1038 | AR: 1037 | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 0       | MEM[SP] 4095    | CR: add 1        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1592 | AC 5       | IP: 1038 | AR: 1    | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 48      | MEM[SP] 4095    | CR: add 1        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1593 | AC 53      | IP: 1038 | AR: 1    | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 48      | MEM[SP] 4095    | CR: add 1        | main: EF: AC add DR -> AC
  INFO    TICK: 1594 | AC 53      | IP: 1039 | AR: 1038 | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1595 | AC 53      | IP: 1039 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1070    | MEM[AR] 1070    | MEM[SP] 4095    | CR: store 1067   | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1596 | AC 53      | IP: 1039 | AR: 1070 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1597 | AC 53      | IP: 1039 | AR: 1070 | SP: 0    | PS: 00000 | DR: 53      | MEM[AR] 53      | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1598 | AC 53      | IP: 1040 | AR: 1039 | SP: 0    | PS: 00000 | DR: 53      | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1067    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1599 | AC 53      | IP: 1040 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1070    | MEM[AR] 1070    | MEM[SP] 4095    | CR: load 1067    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1600 | AC 1070    | IP: 1040 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1070    | MEM[AR] 1070    | MEM[SP] 4095    | CR: load 1067    | main: EF: DR -> AC
  INFO    TICK: 1601 | AC 1070    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1070    | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1602 | AC 1071    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1070    | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK: 1603 | AC 1071    | IP: 1042 | AR: 1041 | SP: 0    | PS: 00000 | DR: 1070    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1604 | AC 1071    | IP: 1042 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1070    | MEM[AR] 1070    | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1605 | AC 1071    | IP: 1042 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1071    | MEM[AR] 1071    | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1606 | AC 1071    | IP: 1043 | AR: 1042 | SP: 0    | PS: 00000 | DR: 1071    | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1066    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1607 | AC 1071    | IP: 1043 | AR: 1066 | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 2       | MEM[SP] 4095    | CR: load 1066    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1608 | AC 2       | IP: 1043 | AR: 1066 | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 2       | MEM[SP] 4095    | CR: load 1066    | main: EF: DR -> AC
  INFO    TICK: 1609 | AC 2       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1610 | AC 3       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK: 1611 | AC 3       | IP: 1045 | AR: 1044 | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1066   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1612 | AC 3       | IP: 1045 | AR: 1066 | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 2       | MEM[SP] 4095    | CR: store 1066   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1613 | AC 3       | IP: 1045 | AR: 1066 | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 3       | MEM[SP] 4095    | CR: store 1066   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1614 | AC 3       | IP: 1046 | AR: 1045 | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1615 | AC 3       | IP: 1046 | AR: 6    | SP: 0    | PS: 00000 | DR: 2327925 | MEM[AR] 2327925 | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1616 | AC 2327925 | IP: 1046 | AR: 6    | SP: 0    | PS: 00000 | DR: 2327925 | MEM[AR] 2327925 | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1617 | AC 2327925 | IP: 1047 | AR: 1046 | SP: 0    | PS: 00000 | DR: 2327925 | MEM[AR] 0       | MEM[SP] 4095    | CR: div 2        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1618 | AC 2327925 | IP: 1047 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: div 2        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1619 | AC 232792  | IP: 1047 | AR: 2    | SP: 0    | PS: 00001 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: div 2        | main: EF: AC div DR -> AC
  INFO    TICK: 1620 | AC 232792  | IP: 1048 | AR: 1047 | SP: 0    | PS: 00001 | DR: 10      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1621 | AC 232792  | IP: 1048 | AR: 6    | SP: 0    | PS: 00001 | DR: 2327925 | MEM[AR] 2327925 | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1622 | AC 232792  | IP: 1048 | AR: 6    | SP: 0    | PS: 00001 | DR: 232792  | MEM[AR] 232792  | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1623 | AC 232792  | IP: 1049 | AR: 1048 | SP: 0    | PS: 00001 | DR: 232792  | MEM[AR] 0       | MEM[SP] 4095    | CR: jmnz 1035    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1624 | AC 232792  | IP: 1049 | AR: 1035 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmnz 1035    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1625 | AC 232792  | IP: 1035 | AR: 1035 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmnz 1035    | main: EF: AR -> IP
  INFO    TICK: 1626 | AC 232792  | IP: 1036 | AR: 1035 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1627 | AC 232792  | IP: 1036 | AR: 6    | SP: 0    | PS: 00001 | DR: 232792  | MEM[AR] 232792  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1628 | AC 232792  | IP: 1036 | AR: 6    | SP: 0    | PS: 00000 | DR: 232792  | MEM[AR] 232792  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1629 | AC 232792  | IP: 1037 | AR: 1036 | SP: 0    | PS: 00000 | DR: 232792  | MEM[AR] 0       | MEM[SP] 4095    | CR: mod 2        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1630 | AC 232792  | IP: 1037 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: mod 2        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1631 | AC 2       | IP: 1037 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: mod 2        | main: EF: AC mod DR -> AC
  INFO    TICK: 1632 | AC 2       | IP: 1038 | AR: 1037 | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 0       | MEM[SP] 4095    | CR: add 1        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1633 | AC 2       | IP: 1038 | AR: 1    | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 48      | MEM[SP] 4095    | CR: add 1        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1634 | AC 50      | IP: 1038 | AR: 1    | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 48      | MEM[SP] 4095    | CR: add 1        | main: EF: AC add DR -> AC
  INFO    TICK: 1635 | AC 50      | IP: 1039 | AR: 1038 | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1636 | AC 50      | IP: 1039 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1071    | MEM[AR] 1071    | MEM[SP] 4095    | CR: store 1067   | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1637 | AC 50      | IP: 1039 | AR: 1071 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1638 | AC 50      | IP: 1039 | AR: 1071 | SP: 0    | PS: 00000 | DR: 50      | MEM[AR] 50      | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1639 | AC 50      | IP: 1040 | AR: 1039 | SP: 0    | PS: 00000 | DR: 50      | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1067    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1640 | AC 50      | IP: 1040 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1071    | MEM[AR] 1071    | MEM[SP] 4095    | CR: load 1067    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1641 | AC 1071    | IP: 1040 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1071    | MEM[AR] 1071    | MEM[SP] 4095    | CR: load 1067    | main: EF: DR -> AC
  INFO    TICK: 1642 | AC 1071    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1071    | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1643 | AC 1072    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1071    | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK: 1644 | AC 1072    | IP: 1042 | AR: 1041 | SP: 0    | PS: 00000 | DR: 1071    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1645 | AC 1072    | IP: 1042 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1071    | MEM[AR] 1071    | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1646 | AC 1072    | IP: 1042 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1072    | MEM[AR] 1072    | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1647 | AC 1072    | IP: 1043 | AR: 1042 | SP: 0    | PS: 00000 | DR: 1072    | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1066    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1648 | AC 1072    | IP: 1043 | AR: 1066 | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 3       | MEM[SP] 4095    | CR: load 1066    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1649 | AC 3       | IP: 1043 | AR: 1066 | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 3       | MEM[SP] 4095    | CR: load 1066    | main: EF: DR -> AC
  INFO    TICK: 1650 | AC 3       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1651 | AC 4       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK: 1652 | AC 4       | IP: 1045 | AR: 1044 | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1066   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1653 | AC 4       | IP: 1045 | AR: 1066 | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 3       | MEM[SP] 4095    | CR: store 1066   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1654 | AC 4       | IP: 1045 | AR: 1066 | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 4       | MEM[SP] 4095    | CR: store 1066   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1655 | AC 4       | IP: 1046 | AR: 1045 | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1656 | AC 4       | IP: 1046 | AR: 6    | SP: 0    | PS: 00000 | DR: 232792  | MEM[AR] 232792  | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1657 | AC 232792  | IP: 1046 | AR: 6    | SP: 0    | PS: 00000 | DR: 232792  | MEM[AR] 232792  | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1658 | AC 232792  | IP: 1047 | AR: 1046 | SP: 0    | PS: 00000 | DR: 232792  | MEM[AR] 0       | MEM[SP] 4095    | CR: div 2        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1659 | AC 232792  | IP: 1047 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: div 2        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1660 | AC 23279   | IP: 1047 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: div 2        | main: EF: AC div DR -> AC
  INFO    TICK: 1661 | AC 23279   | IP: 1048 | AR: 1047 | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1662 | AC 23279   | IP: 1048 | AR: 6    | SP: 0    | PS: 00000 | DR: 232792  | MEM[AR] 232792  | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1663 | AC 23279   | IP: 1048 | AR: 6    | SP: 0    | PS: 00000 | DR: 23279   | MEM[AR] 23279   | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1664 | AC 23279   | IP: 1049 | AR: 1048 | SP: 0    | PS: 00000 | DR: 23279   | MEM[AR] 0       | MEM[SP] 4095    | CR: jmnz 1035    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1665 | AC 23279   | IP: 1049 | AR: 1035 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmnz 1035    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1666 | AC 23279   | IP: 1035 | AR: 1035 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmnz 1035    | main: EF: AR -> IP
  INFO    TICK: 1667 | AC 23279   | IP: 1036 | AR: 1035 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1668 | AC 23279   | IP: 1036 | AR: 6    | SP: 0    | PS: 00000 | DR: 23279   | MEM[AR] 23279   | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1669 | AC 23279   | IP: 1036 | AR: 6    | SP: 0    | PS: 00000 | DR: 23279   | MEM[AR] 23279   | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1670 | AC 23279   | IP: 1037 | AR: 1036 | SP: 0    | PS: 00000 | DR: 23279   | MEM[AR] 0       | MEM[SP] 4095    | CR: mod 2        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1671 | AC 23279   | IP: 1037 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: mod 2        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1672 | AC 9       | IP: 1037 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: mod 2        | main: EF: AC mod DR -> AC
  INFO    TICK: 1673 | AC 9       | IP: 1038 | AR: 1037 | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 0       | MEM[SP] 4095    | CR: add 1        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1674 | AC 9       | IP: 1038 | AR: 1    | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 48      | MEM[SP] 4095    | CR: add 1        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1675 | AC 57      | IP: 1038 | AR: 1    | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 48      | MEM[SP] 4095    | CR: add 1        | main: EF: AC add DR -> AC
  INFO    TICK: 1676 | AC 57      | IP: 1039 | AR: 1038 | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1677 | AC 57      | IP: 1039 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1072    | MEM[AR] 1072    | MEM[SP] 4095    | CR: store 1067   | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1678 | AC 57      | IP: 1039 | AR: 1072 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1679 | AC 57      | IP: 1039 | AR: 1072 | SP: 0    | PS: 00000 | DR: 57      | MEM[AR] 57      | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1680 | AC 57      | IP: 1040 | AR: 1039 | SP: 0    | PS: 00000 | DR: 57      | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1067    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1681 | AC 57      | IP: 1040 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1072    | MEM[AR] 1072    | MEM[SP] 4095    | CR: load 1067    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1682 | AC 1072    | IP: 1040 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1072    | MEM[AR] 1072    | MEM[SP] 4095    | CR: load 1067    | main: EF: DR -> AC
  INFO    TICK: 1683 | AC 1072    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1072    | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1684 | AC 1073    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1072    | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK: 1685 | AC 1073    | IP: 1042 | AR: 1041 | SP: 0    | PS: 00000 | DR: 1072    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1686 | AC 1073    | IP: 1042 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1072    | MEM[AR] 1072    | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1687 | AC 1073    | IP: 1042 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1073    | MEM[AR] 1073    | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1688 | AC 1073    | IP: 1043 | AR: 1042 | SP: 0    | PS: 00000 | DR: 1073    | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1066    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1689 | AC 1073    | IP: 1043 | AR: 1066 | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 4       | MEM[SP] 4095    | CR: load 1066    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1690 | AC 4       | IP: 1043 | AR: 1066 | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 4       | MEM[SP] 4095    | CR: load 1066    | main: EF: DR -> AC
  INFO    TICK: 1691 | AC 4       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1692 | AC 5       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK: 1693 | AC 5       | IP: 1045 | AR: 1044 | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1066   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1694 | AC 5       | IP: 1045 | AR: 1066 | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 4       | MEM[SP] 4095    | CR: store 1066   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1695 | AC 5       | IP: 1045 | AR: 1066 | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 5       | MEM[SP] 4095    | CR: store 1066   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1696 | AC 5       | IP: 1046 | AR: 1045 | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1697 | AC 5       | IP: 1046 | AR: 6    | SP: 0    | PS: 00000 | DR: 23279   | MEM[AR] 23279   | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1698 | AC 23279   | IP: 1046 | AR: 6    | SP: 0    | PS: 00000 | DR: 23279   | MEM[AR] 23279   | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1699 | AC 23279   | IP: 1047 | AR: 1046 | SP: 0    | PS: 00000 | DR: 23279   | MEM[AR] 0       | MEM[SP] 4095    | CR: div 2        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1700 | AC 23279   | IP: 1047 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: div 2        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1701 | AC 2327    | IP: 1047 | AR: 2    | SP: 0    | PS: 00001 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: div 2        | main: EF: AC div DR -> AC
  INFO    TICK: 1702 | AC 2327    | IP: 1048 | AR: 1047 | SP: 0    | PS: 00001 | DR: 10      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1703 | AC 2327    | IP: 1048 | AR: 6    | SP: 0    | PS: 00001 | DR: 23279   | MEM[AR] 23279   | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1704 | AC 2327    | IP: 1048 | AR: 6    | SP: 0    | PS: 00001 | DR: 2327    | MEM[AR] 2327    | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1705 | AC 2327    | IP: 1049 | AR: 1048 | SP: 0    | PS: 00001 | DR: 2327    | MEM[AR] 0       | MEM[SP] 4095    | CR: jmnz 1035    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1706 | AC 2327    | IP: 1049 | AR: 1035 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmnz 1035    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1707 | AC 2327    | IP: 1035 | AR: 1035 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmnz 1035    | main: EF: AR -> IP
  INFO    TICK: 1708 | AC 2327    | IP: 1036 | AR: 1035 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1709 | AC 2327    | IP: 1036 | AR: 6    | SP: 0    | PS: 00001 | DR: 2327    | MEM[AR] 2327    | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1710 | AC 2327    | IP: 1036 | AR: 6    | SP: 0    | PS: 00000 | DR: 2327    | MEM[AR] 2327    | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1711 | AC 2327    | IP: 1037 | AR: 1036 | SP: 0    | PS: 00000 | DR: 2327    | MEM[AR] 0       | MEM[SP] 4095    | CR: mod 2        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1712 | AC 2327    | IP: 1037 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: mod 2        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1713 | AC 7       | IP: 1037 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: mod 2        | main: EF: AC mod DR -> AC
  INFO    TICK: 1714 | AC 7       | IP: 1038 | AR: 1037 | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 0       | MEM[SP] 4095    | CR: add 1        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1715 | AC 7       | IP: 1038 | AR: 1    | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 48      | MEM[SP] 4095    | CR: add 1        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1716 | AC 55      | IP: 1038 | AR: 1    | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 48      | MEM[SP] 4095    | CR: add 1        | main: EF: AC add DR -> AC
  INFO    TICK: 1717 | AC 55      | IP: 1039 | AR: 1038 | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1718 | AC 55      | IP: 1039 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1073    | MEM[AR] 1073    | MEM[SP] 4095    | CR: store 1067   | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1719 | AC 55      | IP: 1039 | AR: 1073 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1720 | AC 55      | IP: 1039 | AR: 1073 | SP: 0    | PS: 00000 | DR: 55      | MEM[AR] 55      | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1721 | AC 55      | IP: 1040 | AR: 1039 | SP: 0    | PS: 00000 | DR: 55      | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1067    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1722 | AC 55      | IP: 1040 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1073    | MEM[AR] 1073    | MEM[SP] 4095    | CR: load 1067    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1723 | AC 1073    | IP: 1040 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1073    | MEM[AR] 1073    | MEM[SP] 4095    | CR: load 1067    | main: EF: DR -> AC
  INFO    TICK: 1724 | AC 1073    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1073    | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1725 | AC 1074    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1073    | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK: 1726 | AC 1074    | IP: 1042 | AR: 1041 | SP: 0    | PS: 00000 | DR: 1073    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1727 | AC 1074    | IP: 1042 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1073    | MEM[AR] 1073    | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1728 | AC 1074    | IP: 1042 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1074    | MEM[AR] 1074    | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1729 | AC 1074    | IP: 1043 | AR: 1042 | SP: 0    | PS: 00000 | DR: 1074    | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1066    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1730 | AC 1074    | IP: 1043 | AR: 1066 | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 5       | MEM[SP] 4095    | CR: load 1066    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1731 | AC 5       | IP: 1043 | AR: 1066 | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 5       | MEM[SP] 4095    | CR: load 1066    | main: EF: DR -> AC
  INFO    TICK: 1732 | AC 5       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1733 | AC 6       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK: 1734 | AC 6       | IP: 1045 | AR: 1044 | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1066   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1735 | AC 6       | IP: 1045 | AR: 1066 | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 5       | MEM[SP] 4095    | CR: store 1066   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1736 | AC 6       | IP: 1045 | AR: 1066 | SP: 0    | PS: 00000 | DR: 6       | MEM[AR] 6       | MEM[SP] 4095    | CR: store 1066   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1737 | AC 6       | IP: 1046 | AR: 1045 | SP: 0    | PS: 00000 | DR: 6       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1738 | AC 6       | IP: 1046 | AR: 6    | SP: 0    | PS: 00000 | DR: 2327    | MEM[AR] 2327    | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1739 | AC 2327    | IP: 1046 | AR: 6    | SP: 0    | PS: 00000 | DR: 2327    | MEM[AR] 2327    | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1740 | AC 2327    | IP: 1047 | AR: 1046 | SP: 0    | PS: 00000 | DR: 2327    | MEM[AR] 0       | MEM[SP] 4095    | CR: div 2        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1741 | AC 2327    | IP: 1047 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: div 2        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1742 | AC 232     | IP: 1047 | AR: 2    | SP: 0    | PS: 00001 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: div 2        | main: EF: AC div DR -> AC
  INFO    TICK: 1743 | AC 232     | IP: 1048 | AR: 1047 | SP: 0    | PS: 00001 | DR: 10      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1744 | AC 232     | IP: 1048 | AR: 6    | SP: 0    | PS: 00001 | DR: 2327    | MEM[AR] 2327    | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1745 | AC 232     | IP: 1048 | AR: 6    | SP: 0    | PS: 00001 | DR: 232     | MEM[AR] 232     | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1746 | AC 232     | IP: 1049 | AR: 1048 | SP: 0    | PS: 00001 | DR: 232     | MEM[AR] 0       | MEM[SP] 4095    | CR: jmnz 1035    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1747 | AC 232     | IP: 1049 | AR: 1035 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmnz 1035    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1748 | AC 232     | IP: 1035 | AR: 1035 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmnz 1035    | main: EF: AR -> IP
  INFO    TICK: 1749 | AC 232     | IP: 1036 | AR: 1035 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1750 | AC 232     | IP: 1036 | AR: 6    | SP: 0    | PS: 00001 | DR: 232     | MEM[AR] 232     | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1751 | AC 232     | IP: 1036 | AR: 6    | SP: 0    | PS: 00000 | DR: 232     | MEM[AR] 232     | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1752 | AC 232     | IP: 1037 | AR: 1036 | SP: 0    | PS: 00000 | DR: 232     | MEM[AR] 0       | MEM[SP] 4095    | CR: mod 2        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1753 | AC 232     | IP: 1037 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: mod 2        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1754 | AC 2       | IP: 1037 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: mod 2        | main: EF: AC mod DR -> AC
  INFO    TICK: 1755 | AC 2       | IP: 1038 | AR: 1037 | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 0       | MEM[SP] 4095    | CR: add 1        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1756 | AC 2       | IP: 1038 | AR: 1    | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 48      | MEM[SP] 4095    | CR: add 1        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1757 | AC 50      | IP: 1038 | AR: 1    | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 48      | MEM[SP] 4095    | CR: add 1        | main: EF: AC add DR -> AC
  INFO    TICK: 1758 | AC 50      | IP: 1039 | AR: 1038 | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1759 | AC 50      | IP: 1039 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1074    | MEM[AR] 1074    | MEM[SP] 4095    | CR: store 1067   | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1760 | AC 50      | IP: 1039 | AR: 1074 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1761 | AC 50      | IP: 1039 | AR: 1074 | SP: 0    | PS: 00000 | DR: 50      | MEM[AR] 50      | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1762 | AC 50      | IP: 1040 | AR: 1039 | SP: 0    | PS: 00000 | DR: 50      | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1067    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1763 | AC 50      | IP: 1040 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1074    | MEM[AR] 1074    | MEM[SP] 4095    | CR: load 1067    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1764 | AC 1074    | IP: 1040 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1074    | MEM[AR] 1074    | MEM[SP] 4095    | CR: load 1067    | main: EF: DR -> AC
  INFO    TICK: 1765 | AC 1074    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1074    | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1766 | AC 1075    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1074    | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK: 1767 | AC 1075    | IP: 1042 | AR: 1041 | SP: 0    | PS: 00000 | DR: 1074    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1768 | AC 1075    | IP: 1042 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1074    | MEM[AR] 1074    | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1769 | AC 1075    | IP: 1042 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1075    | MEM[AR] 1075    | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1770 | AC 1075    | IP: 1043 | AR: 1042 | SP: 0    | PS: 00000 | DR: 1075    | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1066    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1771 | AC 1075    | IP: 1043 | AR: 1066 | SP: 0    | PS: 00000 | DR: 6       | MEM[AR] 6       | MEM[SP] 4095    | CR: load 1066    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1772 | AC 6       | IP: 1043 | AR: 1066 | SP: 0    | PS: 00000 | DR: 6       | MEM[AR] 6       | MEM[SP] 4095    | CR: load 1066    | main: EF: DR -> AC
  INFO    TICK: 1773 | AC 6       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00000 | DR: 6       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1774 | AC 7       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00000 | DR: 6       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK: 1775 | AC 7       | IP: 1045 | AR: 1044 | SP: 0    | PS: 00000 | DR: 6       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1066   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1776 | AC 7       | IP: 1045 | AR: 1066 | SP: 0    | PS: 00000 | DR: 6       | MEM[AR] 6       | MEM[SP] 4095    | CR: store 1066   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1777 | AC 7       | IP: 1045 | AR: 1066 | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 7       | MEM[SP] 4095    | CR: store 1066   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1778 | AC 7       | IP: 1046 | AR: 1045 | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1779 | AC 7       | IP: 1046 | AR: 6    | SP: 0    | PS: 00000 | DR: 232     | MEM[AR] 232     | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1780 | AC 232     | IP: 1046 | AR: 6    | SP: 0    | PS: 00000 | DR: 232     | MEM[AR] 232     | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1781 | AC 232     | IP: 1047 | AR: 1046 | SP: 0    | PS: 00000 | DR: 232     | MEM[AR] 0       | MEM[SP] 4095    | CR: div 2        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1782 | AC 232     | IP: 1047 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: div 2        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1783 | AC 23      | IP: 1047 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: div 2        | main: EF: AC div DR -> AC
  INFO    TICK: 1784 | AC 23      | IP: 1048 | AR: 1047 | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1785 | AC 23      | IP: 1048 | AR: 6    | SP: 0    | PS: 00000 | DR: 232     | MEM[AR] 232     | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1786 | AC 23      | IP: 1048 | AR: 6    | SP: 0    | PS: 00000 | DR: 23      | MEM[AR] 23      | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1787 | AC 23      | IP: 1049 | AR: 1048 | SP: 0    | PS: 00000 | DR: 23      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmnz 1035    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1788 | AC 23      | IP: 1049 | AR: 1035 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmnz 1035    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1789 | AC 23      | IP: 1035 | AR: 1035 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmnz 1035    | main: EF: AR -> IP
  INFO    TICK: 1790 | AC 23      | IP: 1036 | AR: 1035 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1791 | AC 23      | IP: 1036 | AR: 6    | SP: 0    | PS: 00000 | DR: 23      | MEM[AR] 23      | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1792 | AC 23      | IP: 1036 | AR: 6    | SP: 0    | PS: 00000 | DR: 23      | MEM[AR] 23      | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1793 | AC 23      | IP: 1037 | AR: 1036 | SP: 0    | PS: 00000 | DR: 23      | MEM[AR] 0       | MEM[SP] 4095    | CR: mod 2        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1794 | AC 23      | IP: 1037 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: mod 2        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1795 | AC 3       | IP: 1037 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: mod 2        | main: EF: AC mod DR -> AC
  INFO    TICK: 1796 | AC 3       | IP: 1038 | AR: 1037 | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 0       | MEM[SP] 4095    | CR: add 1        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1797 | AC 3       | IP: 1038 | AR: 1    | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 48      | MEM[SP] 4095    | CR: add 1        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1798 | AC 51      | IP: 1038 | AR: 1    | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 48      | MEM[SP] 4095    | CR: add 1        | main: EF: AC add DR -> AC
  INFO    TICK: 1799 | AC 51      | IP: 1039 | AR: 1038 | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1800 | AC 51      | IP: 1039 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1075    | MEM[AR] 1075    | MEM[SP] 4095    | CR: store 1067   | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1801 | AC 51      | IP: 1039 | AR: 1075 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1802 | AC 51      | IP: 1039 | AR: 1075 | SP: 0    | PS: 00000 | DR: 51      | MEM[AR] 51      | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1803 | AC 51      | IP: 1040 | AR: 1039 | SP: 0    | PS: 00000 | DR: 51      | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1067    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1804 | AC 51      | IP: 1040 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1075    | MEM[AR] 1075    | MEM[SP] 4095    | CR: load 1067    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1805 | AC 1075    | IP: 1040 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1075    | MEM[AR] 1075    | MEM[SP] 4095    | CR: load 1067    | main: EF: DR -> AC
  INFO    TICK: 1806 | AC 1075    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1075    | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1807 | AC 1076    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1075    | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK: 1808 | AC 1076    | IP: 1042 | AR: 1041 | SP: 0    | PS: 00000 | DR: 1075    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1809 | AC 1076    | IP: 1042 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1075    | MEM[AR] 1075    | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1810 | AC 1076    | IP: 1042 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1076    | MEM[AR] 1076    | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1811 | AC 1076    | IP: 1043 | AR: 1042 | SP: 0    | PS: 00000 | DR: 1076    | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1066    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1812 | AC 1076    | IP: 1043 | AR: 1066 | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 7       | MEM[SP] 4095    | CR: load 1066    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1813 | AC 7       | IP: 1043 | AR: 1066 | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 7       | MEM[SP] 4095    | CR: load 1066    | main: EF: DR -> AC
  INFO    TICK: 1814 | AC 7       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1815 | AC 8       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK: 1816 | AC 8       | IP: 1045 | AR: 1044 | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1066   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1817 | AC 8       | IP: 1045 | AR: 1066 | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 7       | MEM[SP] 4095    | CR: store 1066   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1818 | AC 8       | IP: 1045 | AR: 1066 | SP: 0    | PS: 00000 | DR: 8       | MEM[AR] 8       | MEM[SP] 4095    | CR: store 1066   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1819 | AC 8       | IP: 1046 | AR: 1045 | SP: 0    | PS: 00000 | DR: 8       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1820 | AC 8       | IP: 1046 | AR: 6    | SP: 0    | PS: 00000 | DR: 23      | MEM[AR] 23      | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1821 | AC 23      | IP: 1046 | AR: 6    | SP: 0    | PS: 00000 | DR: 23      | MEM[AR] 23      | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1822 | AC 23      | IP: 1047 | AR: 1046 | SP: 0    | PS: 00000 | DR: 23      | MEM[AR] 0       | MEM[SP] 4095    | CR: div 2        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1823 | AC 23      | IP: 1047 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: div 2        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1824 | AC 2       | IP: 1047 | AR: 2    | SP: 0    | PS: 00001 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: div 2        | main: EF: AC div DR -> AC
  INFO    TICK: 1825 | AC 2       | IP: 1048 | AR: 1047 | SP: 0    | PS: 00001 | DR: 10      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1826 | AC 2       | IP: 1048 | AR: 6    | SP: 0    | PS: 00001 | DR: 23      | MEM[AR] 23      | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1827 | AC 2       | IP: 1048 | AR: 6    | SP: 0    | PS: 00001 | DR: 2       | MEM[AR] 2       | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1828 | AC 2       | IP: 1049 | AR: 1048 | SP: 0    | PS: 00001 | DR: 2       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmnz 1035    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1829 | AC 2       | IP: 1049 | AR: 1035 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmnz 1035    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1830 | AC 2       | IP: 1035 | AR: 1035 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmnz 1035    | main: EF: AR -> IP
  INFO    TICK: 1831 | AC 2       | IP: 1036 | AR: 1035 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1832 | AC 2       | IP: 1036 | AR: 6    | SP: 0    | PS: 00001 | DR: 2       | MEM[AR] 2       | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1833 | AC 2       | IP: 1036 | AR: 6    | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 2       | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1834 | AC 2       | IP: 1037 | AR: 1036 | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 0       | MEM[SP] 4095    | CR: mod 2        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1835 | AC 2       | IP: 1037 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: mod 2        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1836 | AC 2       | IP: 1037 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: mod 2        | main: EF: AC mod DR -> AC
  INFO    TICK: 1837 | AC 2       | IP: 1038 | AR: 1037 | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 0       | MEM[SP] 4095    | CR: add 1        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1838 | AC 2       | IP: 1038 | AR: 1    | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 48      | MEM[SP] 4095    | CR: add 1        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1839 | AC 50      | IP: 1038 | AR: 1    | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 48      | MEM[SP] 4095    | CR: add 1        | main: EF: AC add DR -> AC
  INFO    TICK: 1840 | AC 50      | IP: 1039 | AR: 1038 | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1841 | AC 50      | IP: 1039 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1076    | MEM[AR] 1076    | MEM[SP] 4095    | CR: store 1067   | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1842 | AC 50      | IP: 1039 | AR: 1076 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1843 | AC 50      | IP: 1039 | AR: 1076 | SP: 0    | PS: 00000 | DR: 50      | MEM[AR] 50      | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1844 | AC 50      | IP: 1040 | AR: 1039 | SP: 0    | PS: 00000 | DR: 50      | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1067    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1845 | AC 50      | IP: 1040 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1076    | MEM[AR] 1076    | MEM[SP] 4095    | CR: load 1067    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1846 | AC 1076    | IP: 1040 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1076    | MEM[AR] 1076    | MEM[SP] 4095    | CR: load 1067    | main: EF: DR -> AC
  INFO    TICK: 1847 | AC 1076    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1076    | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1848 | AC 1077    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1076    | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK: 1849 | AC 1077    | IP: 1042 | AR: 1041 | SP: 0    | PS: 00000 | DR: 1076    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1850 | AC 1077    | IP: 1042 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1076    | MEM[AR] 1076    | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1851 | AC 1077    | IP: 1042 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1077    | MEM[AR] 1077    | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1852 | AC 1077    | IP: 1043 | AR: 1042 | SP: 0    | PS: 00000 | DR: 1077    | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1066    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1853 | AC 1077    | IP: 1043 | AR: 1066 | SP: 0    | PS: 00000 | DR: 8       | MEM[AR] 8       | MEM[SP] 4095    | CR: load 1066    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1854 | AC 8       | IP: 1043 | AR: 1066 | SP: 0    | PS: 00000 | DR: 8       | MEM[AR] 8       | MEM[SP] 4095    | CR: load 1066    | main: EF: DR -> AC
  INFO    TICK: 1855 | AC 8       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00000 | DR: 8       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1856 | AC 9       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00000 | DR: 8       | MEM[AR] 0       | MEM[SP] 4095    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK: 1857 | AC 9       | IP: 1045 | AR: 1044 | SP: 0    | PS: 00000 | DR: 8       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1066   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1858 | AC 9       | IP: 1045 | AR: 1066 | SP: 0    | PS: 00000 | DR: 8       | MEM[AR] 8       | MEM[SP] 4095    | CR: store 1066   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1859 | AC 9       | IP: 1045 | AR: 1066 | SP: 0    | PS: 00000 | DR: 9       | MEM[AR] 9       | MEM[SP] 4095    | CR: store 1066   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1860 | AC 9       | IP: 1046 | AR: 1045 | SP: 0    | PS: 00000 | DR: 9       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 6       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1861 | AC 9       | IP: 1046 | AR: 6    | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 2       | MEM[SP] 4095    | CR: load 6       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1862 | AC 2       | IP: 1046 | AR: 6    | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 2       | MEM[SP] 4095    | CR: load 6       | main: EF: DR -> AC
  INFO    TICK: 1863 | AC 2       | IP: 1047 | AR: 1046 | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 0       | MEM[SP] 4095    | CR: div 2        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1864 | AC 2       | IP: 1047 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: div 2        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1865 | AC 0       | IP: 1047 | AR: 2    | SP: 0    | PS: 00010 | DR: 10      | MEM[AR] 10      | MEM[SP] 4095    | CR: div 2        | main: EF: AC div DR -> AC
  INFO    TICK: 1866 | AC 0       | IP: 1048 | AR: 1047 | SP: 0    | PS: 00010 | DR: 10      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1867 | AC 0       | IP: 1048 | AR: 6    | SP: 0    | PS: 00010 | DR: 2       | MEM[AR] 2       | MEM[SP] 4095    | CR: store 6      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1868 | AC 0       | IP: 1048 | AR: 6    | SP: 0    | PS: 00010 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 6      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1869 | AC 0       | IP: 1049 | AR: 1048 | SP: 0    | PS: 00010 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmnz 1035    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1870 | AC 0       | IP: 1049 | AR: 1035 | SP: 0    | PS: 00010 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmnz 1035    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1871 | AC 0       | IP: 1049 | AR: 1035 | SP: 0    | PS: 00010 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmnz 1035    | main: EF: NOP
  INFO    TICK: 1872 | AC 0       | IP: 1050 | AR: 1049 | SP: 0    | PS: 00010 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1066    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1873 | AC 0       | IP: 1050 | AR: 1066 | SP: 0    | PS: 00010 | DR: 9       | MEM[AR] 9       | MEM[SP] 4095    | CR: load 1066    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1874 | AC 9       | IP: 1050 | AR: 1066 | SP: 0    | PS: 00000 | DR: 9       | MEM[AR] 9       | MEM[SP] 4095    | CR: load 1066    | main: EF: DR -> AC
  INFO    TICK: 1875 | AC 9       | IP: 1051 | AR: 1050 | SP: 0    | PS: 00000 | DR: 9       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1876 | AC 9       | IP: 1051 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1877 | AC 9       | IP: 1051 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: EF: NOP
  INFO    TICK: 1878 | AC 9       | IP: 1052 | AR: 1051 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1879 | AC 8       | IP: 1052 | AR: 1051 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 1880 | AC 8       | IP: 1053 | AR: 1052 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1066   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1881 | AC 8       | IP: 1053 | AR: 1066 | SP: 0    | PS: 00001 | DR: 9       | MEM[AR] 9       | MEM[SP] 4095    | CR: store 1066   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1882 | AC 8       | IP: 1053 | AR: 1066 | SP: 0    | PS: 00001 | DR: 8       | MEM[AR] 8       | MEM[SP] 4095    | CR: store 1066   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1883 | AC 8       | IP: 1054 | AR: 1053 | SP: 0    | PS: 00001 | DR: 8       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1067    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1884 | AC 8       | IP: 1054 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1077    | MEM[AR] 1077    | MEM[SP] 4095    | CR: load 1067    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1885 | AC 1077    | IP: 1054 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1077    | MEM[AR] 1077    | MEM[SP] 4095    | CR: load 1067    | main: EF: DR -> AC
  INFO    TICK: 1886 | AC 1077    | IP: 1055 | AR: 1054 | SP: 0    | PS: 00000 | DR: 1077    | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1887 | AC 1076    | IP: 1055 | AR: 1054 | SP: 0    | PS: 00001 | DR: 1077    | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 1888 | AC 1076    | IP: 1056 | AR: 1055 | SP: 0    | PS: 00001 | DR: 1077    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1889 | AC 1076    | IP: 1056 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1077    | MEM[AR] 1077    | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1890 | AC 1076    | IP: 1056 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1076    | MEM[AR] 1076    | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1891 | AC 1076    | IP: 1057 | AR: 1056 | SP: 0    | PS: 00001 | DR: 1076    | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1067    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1892 | AC 1076    | IP: 1057 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1076    | MEM[AR] 1076    | MEM[SP] 4095    | CR: load 1067    | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1893 | AC 1076    | IP: 1057 | AR: 1076 | SP: 0    | PS: 00001 | DR: 50      | MEM[AR] 50      | MEM[SP] 4095    | CR: load 1067    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1894 | AC 50      | IP: 1057 | AR: 1076 | SP: 0    | PS: 00000 | DR: 50      | MEM[AR] 50      | MEM[SP] 4095    | CR: load 1067    | main: EF: DR -> AC
  INFO    TICK: 1895 | AC 50      | IP: 1058 | AR: 1057 | SP: 0    | PS: 00000 | DR: 50      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 0      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1896 | AC 50      | IP: 1058 | AR: 0    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4095    | CR: store 0      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1897 | AC 50      | IP: 1058 | AR: 4095 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 0      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT 2
  INFO    TICK: 1898 | AC 50      | IP: 1058 | AR: 4095 | SP: 0    | PS: 00000 | DR: 50      | MEM[AR] 50      | MEM[SP] 4095    | CR: store 0      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1899 | AC 50      | IP: 1059 | AR: 1058 | SP: 0    | PS: 00000 | DR: 50      | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1900 | AC 49      | IP: 1059 | AR: 1058 | SP: 0    | PS: 00001 | DR: 50      | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 1901 | AC 49      | IP: 1060 | AR: 1059 | SP: 0    | PS: 00001 | DR: 50      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1902 | AC 49      | IP: 1060 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1076    | MEM[AR] 1076    | MEM[SP] 4095    | CR: store 1067   | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1903 | AC 49      | IP: 1060 | AR: 1076 | SP: 0    | PS: 00001 | DR: 50      | MEM[AR] 50      | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1904 | AC 49      | IP: 1060 | AR: 1076 | SP: 0    | PS: 00001 | DR: 49      | MEM[AR] 49      | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1905 | AC 49      | IP: 1061 | AR: 1060 | SP: 0    | PS: 00001 | DR: 49      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1049     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1906 | AC 49      | IP: 1061 | AR: 1049 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1049     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1907 | AC 49      | IP: 1049 | AR: 1049 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1049     | main: EF: AR -> IP
  INFO    TICK: 1908 | AC 49      | IP: 1050 | AR: 1049 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1066    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1909 | AC 49      | IP: 1050 | AR: 1066 | SP: 0    | PS: 00001 | DR: 8       | MEM[AR] 8       | MEM[SP] 4095    | CR: load 1066    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1910 | AC 8       | IP: 1050 | AR: 1066 | SP: 0    | PS: 00000 | DR: 8       | MEM[AR] 8       | MEM[SP] 4095    | CR: load 1066    | main: EF: DR -> AC
  INFO    TICK: 1911 | AC 8       | IP: 1051 | AR: 1050 | SP: 0    | PS: 00000 | DR: 8       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1912 | AC 8       | IP: 1051 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1913 | AC 8       | IP: 1051 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: EF: NOP
  INFO    TICK: 1914 | AC 8       | IP: 1052 | AR: 1051 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1915 | AC 7       | IP: 1052 | AR: 1051 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 1916 | AC 7       | IP: 1053 | AR: 1052 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1066   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1917 | AC 7       | IP: 1053 | AR: 1066 | SP: 0    | PS: 00001 | DR: 8       | MEM[AR] 8       | MEM[SP] 4095    | CR: store 1066   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1918 | AC 7       | IP: 1053 | AR: 1066 | SP: 0    | PS: 00001 | DR: 7       | MEM[AR] 7       | MEM[SP] 4095    | CR: store 1066   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1919 | AC 7       | IP: 1054 | AR: 1053 | SP: 0    | PS: 00001 | DR: 7       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1067    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1920 | AC 7       | IP: 1054 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1076    | MEM[AR] 1076    | MEM[SP] 4095    | CR: load 1067    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1921 | AC 1076    | IP: 1054 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1076    | MEM[AR] 1076    | MEM[SP] 4095    | CR: load 1067    | main: EF: DR -> AC
  INFO    TICK: 1922 | AC 1076    | IP: 1055 | AR: 1054 | SP: 0    | PS: 00000 | DR: 1076    | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1923 | AC 1075    | IP: 1055 | AR: 1054 | SP: 0    | PS: 00001 | DR: 1076    | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 1924 | AC 1075    | IP: 1056 | AR: 1055 | SP: 0    | PS: 00001 | DR: 1076    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1925 | AC 1075    | IP: 1056 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1076    | MEM[AR] 1076    | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1926 | AC 1075    | IP: 1056 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1075    | MEM[AR] 1075    | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1927 | AC 1075    | IP: 1057 | AR: 1056 | SP: 0    | PS: 00001 | DR: 1075    | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1067    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1928 | AC 1075    | IP: 1057 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1075    | MEM[AR] 1075    | MEM[SP] 4095    | CR: load 1067    | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1929 | AC 1075    | IP: 1057 | AR: 1075 | SP: 0    | PS: 00001 | DR: 51      | MEM[AR] 51      | MEM[SP] 4095    | CR: load 1067    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1930 | AC 51      | IP: 1057 | AR: 1075 | SP: 0    | PS: 00000 | DR: 51      | MEM[AR] 51      | MEM[SP] 4095    | CR: load 1067    | main: EF: DR -> AC
  INFO    TICK: 1931 | AC 51      | IP: 1058 | AR: 1057 | SP: 0    | PS: 00000 | DR: 51      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 0      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1932 | AC 51      | IP: 1058 | AR: 0    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4095    | CR: store 0      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1933 | AC 51      | IP: 1058 | AR: 4095 | SP: 0    | PS: 00000 | DR: 50      | MEM[AR] 50      | MEM[SP] 4095    | CR: store 0      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT 3
  INFO    TICK: 1934 | AC 51      | IP: 1058 | AR: 4095 | SP: 0    | PS: 00000 | DR: 51      | MEM[AR] 51      | MEM[SP] 4095    | CR: store 0      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1935 | AC 51      | IP: 1059 | AR: 1058 | SP: 0    | PS: 00000 | DR: 51      | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1936 | AC 50      | IP: 1059 | AR: 1058 | SP: 0    | PS: 00001 | DR: 51      | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 1937 | AC 50      | IP: 1060 | AR: 1059 | SP: 0    | PS: 00001 | DR: 51      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1938 | AC 50      | IP: 1060 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1075    | MEM[AR] 1075    | MEM[SP] 4095    | CR: store 1067   | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1939 | AC 50      | IP: 1060 | AR: 1075 | SP: 0    | PS: 00001 | DR: 51      | MEM[AR] 51      | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1940 | AC 50      | IP: 1060 | AR: 1075 | SP: 0    | PS: 00001 | DR: 50      | MEM[AR] 50      | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1941 | AC 50      | IP: 1061 | AR: 1060 | SP: 0    | PS: 00001 | DR: 50      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1049     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1942 | AC 50      | IP: 1061 | AR: 1049 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1049     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1943 | AC 50      | IP: 1049 | AR: 1049 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1049     | main: EF: AR -> IP
  INFO    TICK: 1944 | AC 50      | IP: 1050 | AR: 1049 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1066    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1945 | AC 50      | IP: 1050 | AR: 1066 | SP: 0    | PS: 00001 | DR: 7       | MEM[AR] 7       | MEM[SP] 4095    | CR: load 1066    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1946 | AC 7       | IP: 1050 | AR: 1066 | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 7       | MEM[SP] 4095    | CR: load 1066    | main: EF: DR -> AC
  INFO    TICK: 1947 | AC 7       | IP: 1051 | AR: 1050 | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1948 | AC 7       | IP: 1051 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1949 | AC 7       | IP: 1051 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: EF: NOP
  INFO    TICK: 1950 | AC 7       | IP: 1052 | AR: 1051 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1951 | AC 6       | IP: 1052 | AR: 1051 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 1952 | AC 6       | IP: 1053 | AR: 1052 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1066   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1953 | AC 6       | IP: 1053 | AR: 1066 | SP: 0    | PS: 00001 | DR: 7       | MEM[AR] 7       | MEM[SP] 4095    | CR: store 1066   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1954 | AC 6       | IP: 1053 | AR: 1066 | SP: 0    | PS: 00001 | DR: 6       | MEM[AR] 6       | MEM[SP] 4095    | CR: store 1066   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1955 | AC 6       | IP: 1054 | AR: 1053 | SP: 0    | PS: 00001 | DR: 6       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1067    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1956 | AC 6       | IP: 1054 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1075    | MEM[AR] 1075    | MEM[SP] 4095    | CR: load 1067    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1957 | AC 1075    | IP: 1054 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1075    | MEM[AR] 1075    | MEM[SP] 4095    | CR: load 1067    | main: EF: DR -> AC
  INFO    TICK: 1958 | AC 1075    | IP: 1055 | AR: 1054 | SP: 0    | PS: 00000 | DR: 1075    | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1959 | AC 1074    | IP: 1055 | AR: 1054 | SP: 0    | PS: 00001 | DR: 1075    | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 1960 | AC 1074    | IP: 1056 | AR: 1055 | SP: 0    | PS: 00001 | DR: 1075    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1961 | AC 1074    | IP: 1056 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1075    | MEM[AR] 1075    | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1962 | AC 1074    | IP: 1056 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1074    | MEM[AR] 1074    | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1963 | AC 1074    | IP: 1057 | AR: 1056 | SP: 0    | PS: 00001 | DR: 1074    | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1067    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1964 | AC 1074    | IP: 1057 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1074    | MEM[AR] 1074    | MEM[SP] 4095    | CR: load 1067    | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1965 | AC 1074    | IP: 1057 | AR: 1074 | SP: 0    | PS: 00001 | DR: 50      | MEM[AR] 50      | MEM[SP] 4095    | CR: load 1067    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1966 | AC 50      | IP: 1057 | AR: 1074 | SP: 0    | PS: 00000 | DR: 50      | MEM[AR] 50      | MEM[SP] 4095    | CR: load 1067    | main: EF: DR -> AC
  INFO    TICK: 1967 | AC 50      | IP: 1058 | AR: 1057 | SP: 0    | PS: 00000 | DR: 50      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 0      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1968 | AC 50      | IP: 1058 | AR: 0    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4095    | CR: store 0      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1969 | AC 50      | IP: 1058 | AR: 4095 | SP: 0    | PS: 00000 | DR: 51      | MEM[AR] 51      | MEM[SP] 4095    | CR: store 0      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT 2
  INFO    TICK: 1970 | AC 50      | IP: 1058 | AR: 4095 | SP: 0    | PS: 00000 | DR: 50      | MEM[AR] 50      | MEM[SP] 4095    | CR: store 0      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1971 | AC 50      | IP: 1059 | AR: 1058 | SP: 0    | PS: 00000 | DR: 50      | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1972 | AC 49      | IP: 1059 | AR: 1058 | SP: 0    | PS: 00001 | DR: 50      | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 1973 | AC 49      | IP: 1060 | AR: 1059 | SP: 0    | PS: 00001 | DR: 50      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1974 | AC 49      | IP: 1060 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1074    | MEM[AR] 1074    | MEM[SP] 4095    | CR: store 1067   | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1975 | AC 49      | IP: 1060 | AR: 1074 | SP: 0    | PS: 00001 | DR: 50      | MEM[AR] 50      | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1976 | AC 49      | IP: 1060 | AR: 1074 | SP: 0    | PS: 00001 | DR: 49      | MEM[AR] 49      | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1977 | AC 49      | IP: 1061 | AR: 1060 | SP: 0    | PS: 00001 | DR: 49      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1049     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1978 | AC 49      | IP: 1061 | AR: 1049 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1049     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1979 | AC 49      | IP: 1049 | AR: 1049 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1049     | main: EF: AR -> IP
  INFO    TICK: 1980 | AC 49      | IP: 1050 | AR: 1049 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1066    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1981 | AC 49      | IP: 1050 | AR: 1066 | SP: 0    | PS: 00001 | DR: 6       | MEM[AR] 6       | MEM[SP] 4095    | CR: load 1066    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1982 | AC 6       | IP: 1050 | AR: 1066 | SP: 0    | PS: 00000 | DR: 6       | MEM[AR] 6       | MEM[SP] 4095    | CR: load 1066    | main: EF: DR -> AC
  INFO    TICK: 1983 | AC 6       | IP: 1051 | AR: 1050 | SP: 0    | PS: 00000 | DR: 6       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1984 | AC 6       | IP: 1051 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1985 | AC 6       | IP: 1051 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: EF: NOP
  INFO    TICK: 1986 | AC 6       | IP: 1052 | AR: 1051 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1987 | AC 5       | IP: 1052 | AR: 1051 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 1988 | AC 5       | IP: 1053 | AR: 1052 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1066   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1989 | AC 5       | IP: 1053 | AR: 1066 | SP: 0    | PS: 00001 | DR: 6       | MEM[AR] 6       | MEM[SP] 4095    | CR: store 1066   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1990 | AC 5       | IP: 1053 | AR: 1066 | SP: 0    | PS: 00001 | DR: 5       | MEM[AR] 5       | MEM[SP] 4095    | CR: store 1066   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1991 | AC 5       | IP: 1054 | AR: 1053 | SP: 0    | PS: 00001 | DR: 5       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1067    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1992 | AC 5       | IP: 1054 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1074    | MEM[AR] 1074    | MEM[SP] 4095    | CR: load 1067    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1993 | AC 1074    | IP: 1054 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1074    | MEM[AR] 1074    | MEM[SP] 4095    | CR: load 1067    | main: EF: DR -> AC
  INFO    TICK: 1994 | AC 1074    | IP: 1055 | AR: 1054 | SP: 0    | PS: 00000 | DR: 1074    | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1995 | AC 1073    | IP: 1055 | AR: 1054 | SP: 0    | PS: 00001 | DR: 1074    | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 1996 | AC 1073    | IP: 1056 | AR: 1055 | SP: 0    | PS: 00001 | DR: 1074    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1997 | AC 1073    | IP: 1056 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1074    | MEM[AR] 1074    | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1998 | AC 1073    | IP: 1056 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1073    | MEM[AR] 1073    | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1999 | AC 1073    | IP: 1057 | AR: 1056 | SP: 0    | PS: 00001 | DR: 1073    | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1067    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2000 | AC 1073    | IP: 1057 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1073    | MEM[AR] 1073    | MEM[SP] 4095    | CR: load 1067    | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2001 | AC 1073    | IP: 1057 | AR: 1073 | SP: 0    | PS: 00001 | DR: 55      | MEM[AR] 55      | MEM[SP] 4095    | CR: load 1067    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2002 | AC 55      | IP: 1057 | AR: 1073 | SP: 0    | PS: 00000 | DR: 55      | MEM[AR] 55      | MEM[SP] 4095    | CR: load 1067    | main: EF: DR -> AC
  INFO    TICK: 2003 | AC 55      | IP: 1058 | AR: 1057 | SP: 0    | PS: 00000 | DR: 55      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 0      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2004 | AC 55      | IP: 1058 | AR: 0    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4095    | CR: store 0      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2005 | AC 55      | IP: 1058 | AR: 4095 | SP: 0    | PS: 00000 | DR: 50      | MEM[AR] 50      | MEM[SP] 4095    | CR: store 0      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT 7
  INFO    TICK: 2006 | AC 55      | IP: 1058 | AR: 4095 | SP: 0    | PS: 00000 | DR: 55      | MEM[AR] 55      | MEM[SP] 4095    | CR: store 0      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 2007 | AC 55      | IP: 1059 | AR: 1058 | SP: 0    | PS: 00000 | DR: 55      | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2008 | AC 54      | IP: 1059 | AR: 1058 | SP: 0    | PS: 00001 | DR: 55      | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 2009 | AC 54      | IP: 1060 | AR: 1059 | SP: 0    | PS: 00001 | DR: 55      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2010 | AC 54      | IP: 1060 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1073    | MEM[AR] 1073    | MEM[SP] 4095    | CR: store 1067   | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2011 | AC 54      | IP: 1060 | AR: 1073 | SP: 0    | PS: 00001 | DR: 55      | MEM[AR] 55      | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2012 | AC 54      | IP: 1060 | AR: 1073 | SP: 0    | PS: 00001 | DR: 54      | MEM[AR] 54      | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 2013 | AC 54      | IP: 1061 | AR: 1060 | SP: 0    | PS: 00001 | DR: 54      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1049     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2014 | AC 54      | IP: 1061 | AR: 1049 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1049     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2015 | AC 54      | IP: 1049 | AR: 1049 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1049     | main: EF: AR -> IP
  INFO    TICK: 2016 | AC 54      | IP: 1050 | AR: 1049 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1066    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2017 | AC 54      | IP: 1050 | AR: 1066 | SP: 0    | PS: 00001 | DR: 5       | MEM[AR] 5       | MEM[SP] 4095    | CR: load 1066    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2018 | AC 5       | IP: 1050 | AR: 1066 | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 5       | MEM[SP] 4095    | CR: load 1066    | main: EF: DR -> AC
  INFO    TICK: 2019 | AC 5       | IP: 1051 | AR: 1050 | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2020 | AC 5       | IP: 1051 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2021 | AC 5       | IP: 1051 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: EF: NOP
  INFO    TICK: 2022 | AC 5       | IP: 1052 | AR: 1051 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2023 | AC 4       | IP: 1052 | AR: 1051 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 2024 | AC 4       | IP: 1053 | AR: 1052 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1066   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2025 | AC 4       | IP: 1053 | AR: 1066 | SP: 0    | PS: 00001 | DR: 5       | MEM[AR] 5       | MEM[SP] 4095    | CR: store 1066   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2026 | AC 4       | IP: 1053 | AR: 1066 | SP: 0    | PS: 00001 | DR: 4       | MEM[AR] 4       | MEM[SP] 4095    | CR: store 1066   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 2027 | AC 4       | IP: 1054 | AR: 1053 | SP: 0    | PS: 00001 | DR: 4       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1067    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2028 | AC 4       | IP: 1054 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1073    | MEM[AR] 1073    | MEM[SP] 4095    | CR: load 1067    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2029 | AC 1073    | IP: 1054 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1073    | MEM[AR] 1073    | MEM[SP] 4095    | CR: load 1067    | main: EF: DR -> AC
  INFO    TICK: 2030 | AC 1073    | IP: 1055 | AR: 1054 | SP: 0    | PS: 00000 | DR: 1073    | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2031 | AC 1072    | IP: 1055 | AR: 1054 | SP: 0    | PS: 00001 | DR: 1073    | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 2032 | AC 1072    | IP: 1056 | AR: 1055 | SP: 0    | PS: 00001 | DR: 1073    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2033 | AC 1072    | IP: 1056 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1073    | MEM[AR] 1073    | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2034 | AC 1072    | IP: 1056 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1072    | MEM[AR] 1072    | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 2035 | AC 1072    | IP: 1057 | AR: 1056 | SP: 0    | PS: 00001 | DR: 1072    | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1067    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2036 | AC 1072    | IP: 1057 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1072    | MEM[AR] 1072    | MEM[SP] 4095    | CR: load 1067    | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2037 | AC 1072    | IP: 1057 | AR: 1072 | SP: 0    | PS: 00001 | DR: 57      | MEM[AR] 57      | MEM[SP] 4095    | CR: load 1067    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2038 | AC 57      | IP: 1057 | AR: 1072 | SP: 0    | PS: 00000 | DR: 57      | MEM[AR] 57      | MEM[SP] 4095    | CR: load 1067    | main: EF: DR -> AC
  INFO    TICK: 2039 | AC 57      | IP: 1058 | AR: 1057 | SP: 0    | PS: 00000 | DR: 57      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 0      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2040 | AC 57      | IP: 1058 | AR: 0    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4095    | CR: store 0      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2041 | AC 57      | IP: 1058 | AR: 4095 | SP: 0    | PS: 00000 | DR: 55      | MEM[AR] 55      | MEM[SP] 4095    | CR: store 0      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT 9
  INFO    TICK: 2042 | AC 57      | IP: 1058 | AR: 4095 | SP: 0    | PS: 00000 | DR: 57      | MEM[AR] 57      | MEM[SP] 4095    | CR: store 0      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 2043 | AC 57      | IP: 1059 | AR: 1058 | SP: 0    | PS: 00000 | DR: 57      | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2044 | AC 56      | IP: 1059 | AR: 1058 | SP: 0    | PS: 00001 | DR: 57      | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 2045 | AC 56      | IP: 1060 | AR: 1059 | SP: 0    | PS: 00001 | DR: 57      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2046 | AC 56      | IP: 1060 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1072    | MEM[AR] 1072    | MEM[SP] 4095    | CR: store 1067   | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2047 | AC 56      | IP: 1060 | AR: 1072 | SP: 0    | PS: 00001 | DR: 57      | MEM[AR] 57      | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2048 | AC 56      | IP: 1060 | AR: 1072 | SP: 0    | PS: 00001 | DR: 56      | MEM[AR] 56      | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 2049 | AC 56      | IP: 1061 | AR: 1060 | SP: 0    | PS: 00001 | DR: 56      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1049     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2050 | AC 56      | IP: 1061 | AR: 1049 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1049     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2051 | AC 56      | IP: 1049 | AR: 1049 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1049     | main: EF: AR -> IP
  INFO    TICK: 2052 | AC 56      | IP: 1050 | AR: 1049 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1066    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2053 | AC 56      | IP: 1050 | AR: 1066 | SP: 0    | PS: 00001 | DR: 4       | MEM[AR] 4       | MEM[SP] 4095    | CR: load 1066    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2054 | AC 4       | IP: 1050 | AR: 1066 | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 4       | MEM[SP] 4095    | CR: load 1066    | main: EF: DR -> AC
  INFO    TICK: 2055 | AC 4       | IP: 1051 | AR: 1050 | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2056 | AC 4       | IP: 1051 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2057 | AC 4       | IP: 1051 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: EF: NOP
  INFO    TICK: 2058 | AC 4       | IP: 1052 | AR: 1051 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2059 | AC 3       | IP: 1052 | AR: 1051 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 2060 | AC 3       | IP: 1053 | AR: 1052 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1066   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2061 | AC 3       | IP: 1053 | AR: 1066 | SP: 0    | PS: 00001 | DR: 4       | MEM[AR] 4       | MEM[SP] 4095    | CR: store 1066   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2062 | AC 3       | IP: 1053 | AR: 1066 | SP: 0    | PS: 00001 | DR: 3       | MEM[AR] 3       | MEM[SP] 4095    | CR: store 1066   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 2063 | AC 3       | IP: 1054 | AR: 1053 | SP: 0    | PS: 00001 | DR: 3       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1067    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2064 | AC 3       | IP: 1054 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1072    | MEM[AR] 1072    | MEM[SP] 4095    | CR: load 1067    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2065 | AC 1072    | IP: 1054 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1072    | MEM[AR] 1072    | MEM[SP] 4095    | CR: load 1067    | main: EF: DR -> AC
  INFO    TICK: 2066 | AC 1072    | IP: 1055 | AR: 1054 | SP: 0    | PS: 00000 | DR: 1072    | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2067 | AC 1071    | IP: 1055 | AR: 1054 | SP: 0    | PS: 00001 | DR: 1072    | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 2068 | AC 1071    | IP: 1056 | AR: 1055 | SP: 0    | PS: 00001 | DR: 1072    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2069 | AC 1071    | IP: 1056 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1072    | MEM[AR] 1072    | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2070 | AC 1071    | IP: 1056 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1071    | MEM[AR] 1071    | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 2071 | AC 1071    | IP: 1057 | AR: 1056 | SP: 0    | PS: 00001 | DR: 1071    | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1067    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2072 | AC 1071    | IP: 1057 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1071    | MEM[AR] 1071    | MEM[SP] 4095    | CR: load 1067    | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2073 | AC 1071    | IP: 1057 | AR: 1071 | SP: 0    | PS: 00001 | DR: 50      | MEM[AR] 50      | MEM[SP] 4095    | CR: load 1067    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2074 | AC 50      | IP: 1057 | AR: 1071 | SP: 0    | PS: 00000 | DR: 50      | MEM[AR] 50      | MEM[SP] 4095    | CR: load 1067    | main: EF: DR -> AC
  INFO    TICK: 2075 | AC 50      | IP: 1058 | AR: 1057 | SP: 0    | PS: 00000 | DR: 50      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 0      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2076 | AC 50      | IP: 1058 | AR: 0    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4095    | CR: store 0      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2077 | AC 50      | IP: 1058 | AR: 4095 | SP: 0    | PS: 00000 | DR: 57      | MEM[AR] 57      | MEM[SP] 4095    | CR: store 0      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT 2
  INFO    TICK: 2078 | AC 50      | IP: 1058 | AR: 4095 | SP: 0    | PS: 00000 | DR: 50      | MEM[AR] 50      | MEM[SP] 4095    | CR: store 0      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 2079 | AC 50      | IP: 1059 | AR: 1058 | SP: 0    | PS: 00000 | DR: 50      | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2080 | AC 49      | IP: 1059 | AR: 1058 | SP: 0    | PS: 00001 | DR: 50      | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 2081 | AC 49      | IP: 1060 | AR: 1059 | SP: 0    | PS: 00001 | DR: 50      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2082 | AC 49      | IP: 1060 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1071    | MEM[AR] 1071    | MEM[SP] 4095    | CR: store 1067   | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2083 | AC 49      | IP: 1060 | AR: 1071 | SP: 0    | PS: 00001 | DR: 50      | MEM[AR] 50      | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2084 | AC 49      | IP: 1060 | AR: 1071 | SP: 0    | PS: 00001 | DR: 49      | MEM[AR] 49      | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 2085 | AC 49      | IP: 1061 | AR: 1060 | SP: 0    | PS: 00001 | DR: 49      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1049     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2086 | AC 49      | IP: 1061 | AR: 1049 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1049     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2087 | AC 49      | IP: 1049 | AR: 1049 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1049     | main: EF: AR -> IP
  INFO    TICK: 2088 | AC 49      | IP: 1050 | AR: 1049 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1066    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2089 | AC 49      | IP: 1050 | AR: 1066 | SP: 0    | PS: 00001 | DR: 3       | MEM[AR] 3       | MEM[SP] 4095    | CR: load 1066    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2090 | AC 3       | IP: 1050 | AR: 1066 | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 3       | MEM[SP] 4095    | CR: load 1066    | main: EF: DR -> AC
  INFO    TICK: 2091 | AC 3       | IP: 1051 | AR: 1050 | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2092 | AC 3       | IP: 1051 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2093 | AC 3       | IP: 1051 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: EF: NOP
  INFO    TICK: 2094 | AC 3       | IP: 1052 | AR: 1051 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2095 | AC 2       | IP: 1052 | AR: 1051 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 2096 | AC 2       | IP: 1053 | AR: 1052 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1066   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2097 | AC 2       | IP: 1053 | AR: 1066 | SP: 0    | PS: 00001 | DR: 3       | MEM[AR] 3       | MEM[SP] 4095    | CR: store 1066   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2098 | AC 2       | IP: 1053 | AR: 1066 | SP: 0    | PS: 00001 | DR: 2       | MEM[AR] 2       | MEM[SP] 4095    | CR: store 1066   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 2099 | AC 2       | IP: 1054 | AR: 1053 | SP: 0    | PS: 00001 | DR: 2       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1067    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2100 | AC 2       | IP: 1054 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1071    | MEM[AR] 1071    | MEM[SP] 4095    | CR: load 1067    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2101 | AC 1071    | IP: 1054 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1071    | MEM[AR] 1071    | MEM[SP] 4095    | CR: load 1067    | main: EF: DR -> AC
  INFO    TICK: 2102 | AC 1071    | IP: 1055 | AR: 1054 | SP: 0    | PS: 00000 | DR: 1071    | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2103 | AC 1070    | IP: 1055 | AR: 1054 | SP: 0    | PS: 00001 | DR: 1071    | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 2104 | AC 1070    | IP: 1056 | AR: 1055 | SP: 0    | PS: 00001 | DR: 1071    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2105 | AC 1070    | IP: 1056 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1071    | MEM[AR] 1071    | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2106 | AC 1070    | IP: 1056 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1070    | MEM[AR] 1070    | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 2107 | AC 1070    | IP: 1057 | AR: 1056 | SP: 0    | PS: 00001 | DR: 1070    | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1067    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2108 | AC 1070    | IP: 1057 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1070    | MEM[AR] 1070    | MEM[SP] 4095    | CR: load 1067    | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2109 | AC 1070    | IP: 1057 | AR: 1070 | SP: 0    | PS: 00001 | DR: 53      | MEM[AR] 53      | MEM[SP] 4095    | CR: load 1067    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2110 | AC 53      | IP: 1057 | AR: 1070 | SP: 0    | PS: 00000 | DR: 53      | MEM[AR] 53      | MEM[SP] 4095    | CR: load 1067    | main: EF: DR -> AC
  INFO    TICK: 2111 | AC 53      | IP: 1058 | AR: 1057 | SP: 0    | PS: 00000 | DR: 53      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 0      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2112 | AC 53      | IP: 1058 | AR: 0    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4095    | CR: store 0      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2113 | AC 53      | IP: 1058 | AR: 4095 | SP: 0    | PS: 00000 | DR: 50      | MEM[AR] 50      | MEM[SP] 4095    | CR: store 0      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT 5
  INFO    TICK: 2114 | AC 53      | IP: 1058 | AR: 4095 | SP: 0    | PS: 00000 | DR: 53      | MEM[AR] 53      | MEM[SP] 4095    | CR: store 0      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 2115 | AC 53      | IP: 1059 | AR: 1058 | SP: 0    | PS: 00000 | DR: 53      | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2116 | AC 52      | IP: 1059 | AR: 1058 | SP: 0    | PS: 00001 | DR: 53      | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 2117 | AC 52      | IP: 1060 | AR: 1059 | SP: 0    | PS: 00001 | DR: 53      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2118 | AC 52      | IP: 1060 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1070    | MEM[AR] 1070    | MEM[SP] 4095    | CR: store 1067   | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2119 | AC 52      | IP: 1060 | AR: 1070 | SP: 0    | PS: 00001 | DR: 53      | MEM[AR] 53      | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2120 | AC 52      | IP: 1060 | AR: 1070 | SP: 0    | PS: 00001 | DR: 52      | MEM[AR] 52      | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 2121 | AC 52      | IP: 1061 | AR: 1060 | SP: 0    | PS: 00001 | DR: 52      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1049     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2122 | AC 52      | IP: 1061 | AR: 1049 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1049     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2123 | AC 52      | IP: 1049 | AR: 1049 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1049     | main: EF: AR -> IP
  INFO    TICK: 2124 | AC 52      | IP: 1050 | AR: 1049 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1066    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2125 | AC 52      | IP: 1050 | AR: 1066 | SP: 0    | PS: 00001 | DR: 2       | MEM[AR] 2       | MEM[SP] 4095    | CR: load 1066    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2126 | AC 2       | IP: 1050 | AR: 1066 | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 2       | MEM[SP] 4095    | CR: load 1066    | main: EF: DR -> AC
  INFO    TICK: 2127 | AC 2       | IP: 1051 | AR: 1050 | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2128 | AC 2       | IP: 1051 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2129 | AC 2       | IP: 1051 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: EF: NOP
  INFO    TICK: 2130 | AC 2       | IP: 1052 | AR: 1051 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2131 | AC 1       | IP: 1052 | AR: 1051 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 2132 | AC 1       | IP: 1053 | AR: 1052 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1066   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2133 | AC 1       | IP: 1053 | AR: 1066 | SP: 0    | PS: 00001 | DR: 2       | MEM[AR] 2       | MEM[SP] 4095    | CR: store 1066   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2134 | AC 1       | IP: 1053 | AR: 1066 | SP: 0    | PS: 00001 | DR: 1       | MEM[AR] 1       | MEM[SP] 4095    | CR: store 1066   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 2135 | AC 1       | IP: 1054 | AR: 1053 | SP: 0    | PS: 00001 | DR: 1       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1067    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2136 | AC 1       | IP: 1054 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1070    | MEM[AR] 1070    | MEM[SP] 4095    | CR: load 1067    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2137 | AC 1070    | IP: 1054 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1070    | MEM[AR] 1070    | MEM[SP] 4095    | CR: load 1067    | main: EF: DR -> AC
  INFO    TICK: 2138 | AC 1070    | IP: 1055 | AR: 1054 | SP: 0    | PS: 00000 | DR: 1070    | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2139 | AC 1069    | IP: 1055 | AR: 1054 | SP: 0    | PS: 00001 | DR: 1070    | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 2140 | AC 1069    | IP: 1056 | AR: 1055 | SP: 0    | PS: 00001 | DR: 1070    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2141 | AC 1069    | IP: 1056 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1070    | MEM[AR] 1070    | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2142 | AC 1069    | IP: 1056 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1069    | MEM[AR] 1069    | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 2143 | AC 1069    | IP: 1057 | AR: 1056 | SP: 0    | PS: 00001 | DR: 1069    | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1067    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2144 | AC 1069    | IP: 1057 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1069    | MEM[AR] 1069    | MEM[SP] 4095    | CR: load 1067    | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2145 | AC 1069    | IP: 1057 | AR: 1069 | SP: 0    | PS: 00001 | DR: 54      | MEM[AR] 54      | MEM[SP] 4095    | CR: load 1067    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2146 | AC 54      | IP: 1057 | AR: 1069 | SP: 0    | PS: 00000 | DR: 54      | MEM[AR] 54      | MEM[SP] 4095    | CR: load 1067    | main: EF: DR -> AC
  INFO    TICK: 2147 | AC 54      | IP: 1058 | AR: 1057 | SP: 0    | PS: 00000 | DR: 54      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 0      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2148 | AC 54      | IP: 1058 | AR: 0    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4095    | CR: store 0      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2149 | AC 54      | IP: 1058 | AR: 4095 | SP: 0    | PS: 00000 | DR: 53      | MEM[AR] 53      | MEM[SP] 4095    | CR: store 0      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT 6
  INFO    TICK: 2150 | AC 54      | IP: 1058 | AR: 4095 | SP: 0    | PS: 00000 | DR: 54      | MEM[AR] 54      | MEM[SP] 4095    | CR: store 0      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 2151 | AC 54      | IP: 1059 | AR: 1058 | SP: 0    | PS: 00000 | DR: 54      | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2152 | AC 53      | IP: 1059 | AR: 1058 | SP: 0    | PS: 00001 | DR: 54      | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 2153 | AC 53      | IP: 1060 | AR: 1059 | SP: 0    | PS: 00001 | DR: 54      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2154 | AC 53      | IP: 1060 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1069    | MEM[AR] 1069    | MEM[SP] 4095    | CR: store 1067   | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2155 | AC 53      | IP: 1060 | AR: 1069 | SP: 0    | PS: 00001 | DR: 54      | MEM[AR] 54      | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2156 | AC 53      | IP: 1060 | AR: 1069 | SP: 0    | PS: 00001 | DR: 53      | MEM[AR] 53      | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 2157 | AC 53      | IP: 1061 | AR: 1060 | SP: 0    | PS: 00001 | DR: 53      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1049     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2158 | AC 53      | IP: 1061 | AR: 1049 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1049     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2159 | AC 53      | IP: 1049 | AR: 1049 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1049     | main: EF: AR -> IP
  INFO    TICK: 2160 | AC 53      | IP: 1050 | AR: 1049 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1066    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2161 | AC 53      | IP: 1050 | AR: 1066 | SP: 0    | PS: 00001 | DR: 1       | MEM[AR] 1       | MEM[SP] 4095    | CR: load 1066    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2162 | AC 1       | IP: 1050 | AR: 1066 | SP: 0    | PS: 00000 | DR: 1       | MEM[AR] 1       | MEM[SP] 4095    | CR: load 1066    | main: EF: DR -> AC
  INFO    TICK: 2163 | AC 1       | IP: 1051 | AR: 1050 | SP: 0    | PS: 00000 | DR: 1       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2164 | AC 1       | IP: 1051 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2165 | AC 1       | IP: 1051 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: EF: NOP
  INFO    TICK: 2166 | AC 1       | IP: 1052 | AR: 1051 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2167 | AC 0       | IP: 1052 | AR: 1051 | SP: 0    | PS: 00011 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 2168 | AC 0       | IP: 1053 | AR: 1052 | SP: 0    | PS: 00011 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1066   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2169 | AC 0       | IP: 1053 | AR: 1066 | SP: 0    | PS: 00011 | DR: 1       | MEM[AR] 1       | MEM[SP] 4095    | CR: store 1066   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2170 | AC 0       | IP: 1053 | AR: 1066 | SP: 0    | PS: 00011 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1066   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 2171 | AC 0       | IP: 1054 | AR: 1053 | SP: 0    | PS: 00011 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1067    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2172 | AC 0       | IP: 1054 | AR: 1067 | SP: 0    | PS: 00011 | DR: 1069    | MEM[AR] 1069    | MEM[SP] 4095    | CR: load 1067    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2173 | AC 1069    | IP: 1054 | AR: 1067 | SP: 0    | PS: 00000 | DR: 1069    | MEM[AR] 1069    | MEM[SP] 4095    | CR: load 1067    | main: EF: DR -> AC
  INFO    TICK: 2174 | AC 1069    | IP: 1055 | AR: 1054 | SP: 0    | PS: 00000 | DR: 1069    | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2175 | AC 1068    | IP: 1055 | AR: 1054 | SP: 0    | PS: 00001 | DR: 1069    | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 2176 | AC 1068    | IP: 1056 | AR: 1055 | SP: 0    | PS: 00001 | DR: 1069    | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2177 | AC 1068    | IP: 1056 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1069    | MEM[AR] 1069    | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2178 | AC 1068    | IP: 1056 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1068    | MEM[AR] 1068    | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 2179 | AC 1068    | IP: 1057 | AR: 1056 | SP: 0    | PS: 00001 | DR: 1068    | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1067    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2180 | AC 1068    | IP: 1057 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1068    | MEM[AR] 1068    | MEM[SP] 4095    | CR: load 1067    | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2181 | AC 1068    | IP: 1057 | AR: 1068 | SP: 0    | PS: 00001 | DR: 48      | MEM[AR] 48      | MEM[SP] 4095    | CR: load 1067    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2182 | AC 48      | IP: 1057 | AR: 1068 | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 48      | MEM[SP] 4095    | CR: load 1067    | main: EF: DR -> AC
  INFO    TICK: 2183 | AC 48      | IP: 1058 | AR: 1057 | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 0      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2184 | AC 48      | IP: 1058 | AR: 0    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4095    | CR: store 0      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2185 | AC 48      | IP: 1058 | AR: 4095 | SP: 0    | PS: 00000 | DR: 54      | MEM[AR] 54      | MEM[SP] 4095    | CR: store 0      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT 0
  INFO    TICK: 2186 | AC 48      | IP: 1058 | AR: 4095 | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 48      | MEM[SP] 4095    | CR: store 0      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 2187 | AC 48      | IP: 1059 | AR: 1058 | SP: 0    | PS: 00000 | DR: 48      | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2188 | AC 47      | IP: 1059 | AR: 1058 | SP: 0    | PS: 00001 | DR: 48      | MEM[AR] 0       | MEM[SP] 4095    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 2189 | AC 47      | IP: 1060 | AR: 1059 | SP: 0    | PS: 00001 | DR: 48      | MEM[AR] 0       | MEM[SP] 4095    | CR: store 1067   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2190 | AC 47      | IP: 1060 | AR: 1067 | SP: 0    | PS: 00001 | DR: 1068    | MEM[AR] 1068    | MEM[SP] 4095    | CR: store 1067   | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2191 | AC 47      | IP: 1060 | AR: 1068 | SP: 0    | PS: 00001 | DR: 48      | MEM[AR] 48      | MEM[SP] 4095    | CR: store 1067   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2192 | AC 47      | IP: 1060 | AR: 1068 | SP: 0    | PS: 00001 | DR: 47      | MEM[AR] 47      | MEM[SP] 4095    | CR: store 1067   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 2193 | AC 47      | IP: 1061 | AR: 1060 | SP: 0    | PS: 00001 | DR: 47      | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1049     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2194 | AC 47      | IP: 1061 | AR: 1049 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1049     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2195 | AC 47      | IP: 1049 | AR: 1049 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmp 1049     | main: EF: AR -> IP
  INFO    TICK: 2196 | AC 47      | IP: 1050 | AR: 1049 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1066    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2197 | AC 47      | IP: 1050 | AR: 1066 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1066    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2198 | AC 0       | IP: 1050 | AR: 1066 | SP: 0    | PS: 00010 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: load 1066    | main: EF: DR -> AC
  INFO    TICK: 2199 | AC 0       | IP: 1051 | AR: 1050 | SP: 0    | PS: 00010 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2200 | AC 0       | IP: 1051 | AR: 1061 | SP: 0    | PS: 00010 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 2201 | AC 0       | IP: 1061 | AR: 1061 | SP: 0    | PS: 00010 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: jmz 1061     | main: EF: AR -> IP
  INFO    TICK: 2202 | AC 0       | IP: 1062 | AR: 1061 | SP: 0    | PS: 00010 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: hlt          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 2203 | AC 0       | IP: 1062 | AR: 1061 | SP: 0    | PS: 00010 | DR: 0       | MEM[AR] 0       | MEM[SP] 4095    | CR: hlt          | main: EF: END OF THE SIMULATION
