ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 1


   1              		.cpu cortex-m33
   2              		.arch armv8-m.main
   3              		.fpu fpv5-sp-d16
   4              		.arch_extension dsp
   5              		.eabi_attribute 27, 1
   6              		.eabi_attribute 28, 1
   7              		.eabi_attribute 20, 1
   8              		.eabi_attribute 21, 1
   9              		.eabi_attribute 23, 3
  10              		.eabi_attribute 24, 1
  11              		.eabi_attribute 25, 1
  12              		.eabi_attribute 26, 1
  13              		.eabi_attribute 30, 1
  14              		.eabi_attribute 34, 1
  15              		.eabi_attribute 18, 4
  16              		.file	"stm32u5xx_hal_pwr.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.file 1 "Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c"
  21              		.section	.text.HAL_PWR_DeInit,"ax",%progbits
  22              		.align	1
  23              		.global	HAL_PWR_DeInit
  24              		.syntax unified
  25              		.thumb
  26              		.thumb_func
  28              	HAL_PWR_DeInit:
  29              	.LFB340:
   1:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /**
   2:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   ******************************************************************************
   3:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @file    stm32u5xx_hal_pwr.c
   4:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @author  MCD Application Team
   5:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @brief   PWR HAL module driver.
   6:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *          functionalities of the Power Controller (PWR) peripheral:
   8:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *           + Initialization/De-Initialization Functions.
   9:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *           + Peripheral Control Functions.
  10:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *           + PWR Attributes Functions.
  11:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *
  12:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   ******************************************************************************
  13:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @attention
  14:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *
  15:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * Copyright (c) 2021 STMicroelectronics.
  16:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * All rights reserved.
  17:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *
  18:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * This software is licensed under terms that can be found in the LICENSE file
  19:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * in the root directory of this software component.
  20:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  21:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *
  22:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   ******************************************************************************
  23:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   @verbatim
  24:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   ==============================================================================
  25:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****                         ##### PWR peripheral overview #####
  26:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   ==============================================================================
  27:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   [..]
  28:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****    (#) The Power control (PWR) provides an overview of the supply architecture
  29:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        for the different power domains and of the supply configuration
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 2


  30:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        controller.
  31:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
  32:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****    (#) Domain architecture overview for the U5 devices:
  33:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (+) U5 devices have 2 power domains (CD and SRD).
  34:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           The core domain (CD) contains a CPU (Cortex-M33), a Flash memory and
  35:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           some peripherals dedicated for general purpose. The SRD domain
  36:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           contains the system control and low-power peripherals.
  37:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
  38:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****    (#) Every entity has low power mode as described below :
  39:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****    (#) The CPU low power modes are :
  40:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (+) CPU CRun.
  41:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (+) CPU CSleep.
  42:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (+) CPU CStop.
  43:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****    (#) The system low power modes are :
  44:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (+) Run.
  45:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (+) Stop 0.
  46:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (+) Stop 1.
  47:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (+) Stop 2.
  48:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (+) Stop 3.
  49:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (+) Standby.
  50:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (+) Shutdown.
  51:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
  52:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   ==============================================================================
  53:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****                         ##### How to use this driver #####
  54:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   ==============================================================================
  55:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   [..]
  56:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****    (#) After startup, power management peripheral is not active by default. Use
  57:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        __HAL_RCC_PWR_CLK_ENABLE() macro to enable power interface.
  58:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
  59:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****    (#) Call HAL_PWR_EnableBkUpAccess() and HAL_PWR_DisableBkUpAccess() functions
  60:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        to enable/disable access to the backup domain (RCC Backup domain control
  61:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        register RCC_BDCR, RTC registers, TAMP registers, backup registers and
  62:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        backup SRAM).
  63:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
  64:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****    (#) Call HAL_PWR_ConfigPVD() after setting parameters to be configured (event
  65:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        mode and voltage threshold) in order to set up the Programmed Voltage
  66:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        Detector, then use HAL_PWR_EnablePVD() and  HAL_PWR_DisablePVD()
  67:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        functions to start and stop the PVD detection.
  68:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        (+) PVD level can be one of the following values :
  69:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****              (++) 2V0
  70:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****              (++) 2V2
  71:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****              (++) 2V4
  72:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****              (++) 2V5
  73:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****              (++) 2V6
  74:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****              (++) 2V8
  75:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****              (++) 2V9
  76:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****              (++) External input analog voltage PVD_IN (compared internally to
  77:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****                   VREFINT)
  78:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
  79:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****    (#) Call HAL_PWR_EnableWakeUpPin() and HAL_PWR_DisableWakeUpPin() functions
  80:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        with the right parameter to configure the wake up pin polarity (Low or
  81:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        High), the wake up pin selection and to enable and disable it.
  82:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
  83:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****    (#) Call HAL_PWR_EnterSLEEPMode() function to enter the CPU in Sleep mode.
  84:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        Wake-up from Sleep mode could be following to an event or an
  85:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        interrupt according to low power mode intrinsic request called (__WFI()
  86:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        or __WFE()).
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 3


  87:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
  88:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****    (#) Call HAL_PWR_EnterSTOPMode() function to enter the whole system to Stop 0
  89:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        mode. Wake-up from Stop 0 mode could be following to an event or an
  90:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        interrupt according to low power mode intrinsic request called (__WFI()
  91:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        or __WFE()). (Regulator state on U5 devices is managed internally but
  92:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        regulator parameter is kept for product compatibility).
  93:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
  94:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****    (#) Call HAL_PWR_EnterSTANDBYMode() function to enter the whole system in
  95:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        Standby mode. Wake-up from Standby mode can be following only by an
  96:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        interrupt.
  97:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
  98:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****    (#) Call HAL_PWR_EnableSleepOnExit() and HAL_PWR_DisableSleepOnExit() APIs to
  99:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        enable and disable the Cortex-M33 re-entry in Sleep mode after an
 100:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        interruption handling is over.
 101:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 102:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****    (#) Call HAL_PWR_EnableSEVOnPend() and HAL_PWR_DisableSEVOnPend() functions
 103:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        to configure the Cortex-M33 to wake-up after any pending event / interrupt
 104:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        even if it's disabled or has insufficient priority to cause exception
 105:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        entry.
 106:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 107:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****    (#) Call HAL_PWR_PVD_IRQHandler() under PVD_AVD_IRQHandler() function to
 108:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        handle the PWR PVD interrupt request.
 109:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 110:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****    (#) Call HAL_PWR_ConfigAttributes() function to configure PWR item secure and
 111:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        privilege attributes and call HAL_PWR_GetConfigAttributes() function to
 112:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        get the attribute configuration for the selected item.
 113:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 114:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****      *** PWR HAL driver macros list ***
 115:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****      =============================================
 116:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****      [..]
 117:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****        Below the list of most used macros in PWR HAL driver.
 118:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 119:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (+) __HAL_PWR_GET_FLAG()   : Get the PWR pending flags.
 120:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (+) __HAL_PWR_CLEAR_FLAG() : Clear the PWR pending flags.
 121:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 122:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   @endverbatim
 123:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   ******************************************************************************
 124:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 125:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 126:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /* Includes ------------------------------------------------------------------*/
 127:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** #include "stm32u5xx_hal.h"
 128:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 129:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /** @addtogroup STM32U5xx_HAL_Driver
 130:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @{
 131:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 132:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 133:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /** @defgroup PWR PWR
 134:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @brief PWR HAL module driver
 135:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @{
 136:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 137:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 138:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** #if defined (HAL_PWR_MODULE_ENABLED)
 139:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 140:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /* Private typedef -----------------------------------------------------------*/
 141:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /* Private define ------------------------------------------------------------*/
 142:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 143:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /** @defgroup PWR_Private_Defines PWR Private Defines
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 4


 144:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @{
 145:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 146:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 147:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /** @defgroup PWR_PVD_Mode_Mask PWR PVD Mode Mask
 148:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @{
 149:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 150:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** #define PVD_RISING_EDGE  (0x01U)  /*!< Mask for rising edge set as PVD trigger                 */
 151:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** #define PVD_FALLING_EDGE (0x02U)  /*!< Mask for falling edge set as PVD trigger                */
 152:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** #define PVD_MODE_IT      (0x04U)  /*!< Mask for interruption yielded by PVD threshold crossing */
 153:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** #define PVD_MODE_EVT     (0x08U)  /*!< Mask for event yielded by PVD threshold crossing        */
 154:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /**
 155:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @}
 156:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 157:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 158:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /**
 159:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @}
 160:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 161:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 162:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /* Private macro -------------------------------------------------------------*/
 163:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /* Private variables ---------------------------------------------------------*/
 164:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /* Private function prototypes -----------------------------------------------*/
 165:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /* Exported functions --------------------------------------------------------*/
 166:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 167:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /** @defgroup PWR_Exported_Functions PWR Exported Functions
 168:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @{
 169:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 170:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 171:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /** @defgroup PWR_Exported_Functions_Group1 Initialization and De-Initialization Functions
 172:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *  @brief   Initialization and de-Initialization functions
 173:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *
 174:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** @verbatim
 175:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****  ===============================================================================
 176:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****               ##### Initialization and De-Initialization Functions #####
 177:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****  ===============================================================================
 178:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     [..]
 179:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       This section provides functions allowing to deinitialize power peripheral
 180:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       and to manage backup domain access.
 181:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 182:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     [..]
 183:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       After system reset, the backup domain (RCC Backup domain control register
 184:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       RCC_BDCR, RTC registers, TAMP registers, backup registers and backup SRAM)
 185:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       is protected against possible unwanted write accesses.
 186:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       The HAL_PWR_EnableBkUpAccess() function enables the access to the backup
 187:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       domain.
 188:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       The HAL_PWR_DisableBkUpAccess() function disables the access to the backup
 189:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       domain.
 190:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 191:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** @endverbatim
 192:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @{
 193:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 194:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 195:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /**
 196:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @brief  Deinitialize the HAL PWR peripheral registers to their default reset
 197:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         values.
 198:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @note   This functionality is not available in this product.
 199:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         The prototype is kept just to maintain compatibility with other
 200:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         products.
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 5


 201:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @retval None.
 202:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 203:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** void HAL_PWR_DeInit(void)
 204:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** {
  30              		.loc 1 204 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 205:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** }
  35              		.loc 1 205 1 view .LVU1
  36 0000 7047     		bx	lr
  37              		.cfi_endproc
  38              	.LFE340:
  40              		.section	.text.HAL_PWR_EnableBkUpAccess,"ax",%progbits
  41              		.align	1
  42              		.global	HAL_PWR_EnableBkUpAccess
  43              		.syntax unified
  44              		.thumb
  45              		.thumb_func
  47              	HAL_PWR_EnableBkUpAccess:
  48              	.LFB341:
 206:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 207:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /**
 208:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @brief  Enable access to the backup domain (RCC Backup domain control
 209:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         register RCC_BDCR, RTC registers, TAMP registers, backup registers
 210:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         and backup SRAM).
 211:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @note   After a system reset, the backup domain is protected against
 212:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         possible unwanted write accesses.
 213:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @retval None.
 214:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 215:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** void HAL_PWR_EnableBkUpAccess(void)
 216:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** {
  49              		.loc 1 216 1 view -0
  50              		.cfi_startproc
  51              		@ args = 0, pretend = 0, frame = 0
  52              		@ frame_needed = 0, uses_anonymous_args = 0
  53              		@ link register save eliminated.
 217:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
  54              		.loc 1 217 3 view .LVU3
  55 0000 024A     		ldr	r2, .L3
  56 0002 936A     		ldr	r3, [r2, #40]
  57 0004 43F00103 		orr	r3, r3, #1
  58 0008 9362     		str	r3, [r2, #40]
 218:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** }
  59              		.loc 1 218 1 is_stmt 0 view .LVU4
  60 000a 7047     		bx	lr
  61              	.L4:
  62              		.align	2
  63              	.L3:
  64 000c 00080246 		.word	1174538240
  65              		.cfi_endproc
  66              	.LFE341:
  68              		.section	.text.HAL_PWR_DisableBkUpAccess,"ax",%progbits
  69              		.align	1
  70              		.global	HAL_PWR_DisableBkUpAccess
  71              		.syntax unified
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 6


  72              		.thumb
  73              		.thumb_func
  75              	HAL_PWR_DisableBkUpAccess:
  76              	.LFB342:
 219:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 220:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /**
 221:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @brief  Disable access to the backup domain (RCC Backup domain control
 222:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         register RCC_BDCR, RTC registers, TAMP registers, backup registers
 223:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         and backup SRAM).
 224:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @retval None.
 225:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 226:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** void HAL_PWR_DisableBkUpAccess(void)
 227:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** {
  77              		.loc 1 227 1 is_stmt 1 view -0
  78              		.cfi_startproc
  79              		@ args = 0, pretend = 0, frame = 0
  80              		@ frame_needed = 0, uses_anonymous_args = 0
  81              		@ link register save eliminated.
 228:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   CLEAR_BIT(PWR->DBPR, PWR_DBPR_DBP);
  82              		.loc 1 228 3 view .LVU6
  83 0000 024A     		ldr	r2, .L6
  84 0002 936A     		ldr	r3, [r2, #40]
  85 0004 23F00103 		bic	r3, r3, #1
  86 0008 9362     		str	r3, [r2, #40]
 229:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** }
  87              		.loc 1 229 1 is_stmt 0 view .LVU7
  88 000a 7047     		bx	lr
  89              	.L7:
  90              		.align	2
  91              	.L6:
  92 000c 00080246 		.word	1174538240
  93              		.cfi_endproc
  94              	.LFE342:
  96              		.section	.text.HAL_PWR_ConfigPVD,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_PWR_ConfigPVD
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_PWR_ConfigPVD:
 104              	.LVL0:
 105              	.LFB343:
 230:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /**
 231:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @}
 232:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 233:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 234:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 235:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /** @defgroup PWR_Exported_Functions_Group2 Peripheral Control Functions
 236:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *  @brief   Low power modes configuration functions
 237:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *
 238:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** @verbatim
 239:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****  ===============================================================================
 240:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****                  ##### Peripheral Control functions #####
 241:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****  ===============================================================================
 242:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     [..]
 243:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       This section provides functions allowing to control power peripheral.
 244:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 7


 245:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     *** PVD configuration ***
 246:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     =========================
 247:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     [..]
 248:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (+) The PVD can be used to monitor the VDD power supply by comparing it
 249:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           to a threshold selected by the PVDLS[2:0] bits in the PWR supply
 250:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           voltage monitoring control register (PWR_SVMCR) and can be enabled by
 251:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           setting the PVDE bit.
 252:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 253:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (+) A PVDO flag is available in the PWR supply voltage monitoring control
 254:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           register (PWR_SVMCR) to indicate if VDD is higher or lower than the
 255:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           PVD threshold. This event is internally connected to the EXTI line 16
 256:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           and can generate an interrupt if enabled through the EXTI registers.
 257:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           It is configurable through __HAL_PWR_PVD_EXTI_ENABLE_IT() macro.
 258:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 259:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (+) The PVD can remain active in Stop 0, Stop 1, Stop 2 modes, and the PVM
 260:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           interrupt can wake up from the Stop mode. The PVD is not functional in
 261:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           Stop 3 mode.
 262:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 263:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (+) During Stop 1, Stop 2 and Stop 3 modes, it is possible to set the PVD
 264:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           in ultra-low-power mode to further reduce the current consumption by
 265:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           setting the ULPMEN bit in PWR_CR1 register.
 266:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 267:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     *** Wake-up pin configuration ***
 268:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     =================================
 269:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     [..]
 270:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (+) Wake-up pin is used to wake up the system from Stop 3, Standby and
 271:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           Shutdown mode.
 272:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           The pin selection is configurable through the WUCR3 register to map
 273:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           internal signal to wake up pin line.
 274:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           The pin polarity is configurable through the WUCR2 register to be
 275:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           active on rising or falling edges.
 276:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 277:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (+) There are up to 24 wake-up signals that can be mapped to up to 8
 278:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           wake-up lines in the STM32U5 family.
 279:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 280:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     *** Low Power modes configuration ***
 281:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     =====================================
 282:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     [..]
 283:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       This section presents 3 principles low-power modes :
 284:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (+) Sleep mode   : Cortex-M33 is stopped and all PWR domains are remaining
 285:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****                          active (powered and clocked).
 286:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 287:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (+) Stop 0 mode  : Cortex-M33 is stopped, clocks are stopped and the
 288:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****                          regulator is running.
 289:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 290:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (+) Standby mode : All PWR domains enter DSTANDBY mode and the VCORE
 291:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****                          supply regulator is powered off.
 292:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 293:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****    *** Sleep mode ***
 294:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****    ==================
 295:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     [..]
 296:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (+) Entry :
 297:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           The Sleep mode is entered by using the HAL_PWR_EnterSLEEPMode()
 298:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           function.
 299:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 300:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           (++) PWR_SLEEPENTRY_WFI: enter Sleep mode with WFI instruction.
 301:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           (++) PWR_SLEEPENTRY_WFE: enter Sleep mode with WFE instruction.
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 8


 302:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 303:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       -@@- The Regulator parameter is not used for the STM32U5 family and is
 304:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****            kept as parameter just to maintain compatibility with other families.
 305:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 306:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (+) Exit :
 307:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           According to Sleep entry, any event when entry is __WFE() intrinsic
 308:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           and any interrupt when entry is __WFI() intrinsic can wake up the
 309:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           device from Sleep mode.
 310:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 311:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****    *** Stop 0 mode ***
 312:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****    ===================
 313:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     [..]
 314:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       The Stop 0 mode is based on the Cortex-M33 Deepsleep mode combined with
 315:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       the peripheral clock gating. The voltage regulator is configured in main
 316:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       regulator mode. In Stop 0 mode, all clocks in the VCORE domain are stopped.
 317:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       The PLL, MSIS, MSIK, HSI16 and HSE oscillators are disabled.
 318:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       Some peripherals with the LPBAM capability can switch on HSI16 or MSIS or
 319:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       MSIK for transferring data. All SRAMs and register contents are preserved,
 320:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       but the SRAMs can be totally or partially switched off to further reduced
 321:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       consumption.
 322:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       The BOR is always available in Stop 0 mode.
 323:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 324:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (+) Entry:
 325:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           The Stop mode is entered using the HAL_PWR_EnterSTOPMode() function
 326:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           with :
 327:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 328:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****          (++) StopEntry:
 329:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           (+++) PWR_STOPENTRY_WFI: enter Stop mode with WFI instruction.
 330:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           (+++) PWR_STOPENTRY_WFE: enter Stop mode with WFE instruction.
 331:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 332:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       -@@- The Regulator parameter is not used for the STM32U5 family and is
 333:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****            kept as parameter just to maintain compatibility with other families.
 334:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 335:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (+) Exit:
 336:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           Any EXTI line configured in interrupt mode (the corresponding EXTI
 337:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           interrupt vector must be enabled in the NVIC). The interrupt source
 338:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           can be external interrupts or peripherals with wakeup capability.
 339:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           Any peripheral interrupt occurring when the AHB/APB clocks are present
 340:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           due to an autonomous peripheral clock request (the peripheral vector
 341:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****           must be enabled in the NVIC).
 342:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 343:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****    *** Standby mode ***
 344:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****    ====================
 345:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     [..]
 346:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       The Standby mode is used to achieve the lowest power consumption with BOR.
 347:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       The internal regulator is switched off so that the VCORE domain is powered
 348:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       off.
 349:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       The PLL, the MSI (MSIS and MSIK) RC, the HSI16 RC and the HSE crystal
 350:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       oscillators are also switched off.
 351:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       The RTC can remain active (Standby mode with RTC, Standby mode without
 352:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       RTC).
 353:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       The Brownout reset (BOR) always remains active in Standby mode.
 354:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       The state of each I/O during Standby mode can be selected by software:
 355:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       I/O with internal pull-up, internal pull-down or floating.
 356:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       After entering Standby mode, SRAMs and register contents are lost except
 357:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       for registers and backup SRAM in the Backup domain and Standby circuitry.
 358:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       Optionally, the full SRAM2 or 8 Kbytes or 56 Kbytes can be retained in
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 9


 359:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       Standby mode, supplied by the low-power regulator (Standby with RAM2
 360:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       retention mode).
 361:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       The BORL (Brownout reset detector low) can be configured in ultra low
 362:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       power mode to further reduce power consumption during Standby mode.
 363:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       The device exits Standby mode upon an external reset (NRST pin), an IWDG
 364:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       reset, WKUP pin event (configurable rising or falling edge), an RTC event
 365:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       occurs (alarm, periodic wakeup, timestamp), or a tamper detection.
 366:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       The system clock after wakeup is MSIS up to 4 MHz.
 367:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 368:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (++) Entry:
 369:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****            The Standby mode is entered using the HAL_PWR_EnterSTANDBYMode()
 370:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****            function.
 371:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 372:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (++) Exit:
 373:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****            WKUPx pin edge, RTC event, external Reset in NRST pin, IWDG Reset,
 374:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****            BOR reset.
 375:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 376:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** @endverbatim
 377:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @{
 378:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 379:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 380:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /**
 381:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @brief  Configure the voltage threshold detected by the Programmed Voltage
 382:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         Detector (PVD).
 383:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @param  pConfigPVD : Pointer to a PWR_PVDTypeDef structure that contains the
 384:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                      PVD configuration information (PVDLevel and EventMode).
 385:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @retval HAL Status.
 386:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 387:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *pConfigPVD)
 388:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** {
 106              		.loc 1 388 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 0
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		@ link register save eliminated.
 389:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Check the PVD parameter */
 390:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   if (pConfigPVD == NULL)
 111              		.loc 1 390 3 view .LVU9
 112              		.loc 1 390 6 is_stmt 0 view .LVU10
 113 0000 0246     		mov	r2, r0
 114 0002 0028     		cmp	r0, #0
 115 0004 45D0     		beq	.L13
 391:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   {
 392:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     return HAL_ERROR;
 393:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   }
 394:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 395:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Check the parameters */
 396:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   assert_param(IS_PWR_PVD_LEVEL(pConfigPVD->PVDLevel));
 116              		.loc 1 396 3 is_stmt 1 view .LVU11
 397:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   assert_param(IS_PWR_PVD_MODE(pConfigPVD->Mode));
 117              		.loc 1 397 3 view .LVU12
 398:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 399:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Set PVDLS[2:0] bits according to PVDLevel value */
 400:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   MODIFY_REG(PWR->SVMCR, PWR_SVMCR_PVDLS, pConfigPVD->PVDLevel);
 118              		.loc 1 400 3 view .LVU13
 119 0006 2549     		ldr	r1, .L15
 120 0008 0B69     		ldr	r3, [r1, #16]
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 10


 121 000a 23F0E003 		bic	r3, r3, #224
 122 000e 0068     		ldr	r0, [r0]
 123              	.LVL1:
 124              		.loc 1 400 3 is_stmt 0 view .LVU14
 125 0010 0343     		orrs	r3, r3, r0
 126 0012 0B61     		str	r3, [r1, #16]
 401:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 402:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Disable PVD Event/Interrupt */
 403:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 127              		.loc 1 403 3 is_stmt 1 view .LVU15
 128 0014 224B     		ldr	r3, .L15+4
 129 0016 D3F88410 		ldr	r1, [r3, #132]
 130 001a 21F48031 		bic	r1, r1, #65536
 131 001e C3F88410 		str	r1, [r3, #132]
 404:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   __HAL_PWR_PVD_EXTI_DISABLE_IT();
 132              		.loc 1 404 3 view .LVU16
 133 0022 D3F88010 		ldr	r1, [r3, #128]
 134 0026 21F48031 		bic	r1, r1, #65536
 135 002a C3F88010 		str	r1, [r3, #128]
 405:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 136              		.loc 1 405 3 view .LVU17
 137 002e 1968     		ldr	r1, [r3]
 138 0030 21F48031 		bic	r1, r1, #65536
 139 0034 1960     		str	r1, [r3]
 406:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
 140              		.loc 1 406 3 view .LVU18
 141 0036 5968     		ldr	r1, [r3, #4]
 142 0038 21F48031 		bic	r1, r1, #65536
 143 003c 5960     		str	r1, [r3, #4]
 407:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 408:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Configure the PVD in interrupt mode */
 409:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   if ((pConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 144              		.loc 1 409 3 view .LVU19
 145              		.loc 1 409 18 is_stmt 0 view .LVU20
 146 003e 5368     		ldr	r3, [r2, #4]
 147              		.loc 1 409 6 view .LVU21
 148 0040 13F0040F 		tst	r3, #4
 149 0044 06D0     		beq	.L10
 410:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   {
 411:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     __HAL_PWR_PVD_EXTI_ENABLE_IT();
 150              		.loc 1 411 5 is_stmt 1 view .LVU22
 151 0046 1649     		ldr	r1, .L15+4
 152 0048 D1F88030 		ldr	r3, [r1, #128]
 153 004c 43F48033 		orr	r3, r3, #65536
 154 0050 C1F88030 		str	r3, [r1, #128]
 155              	.L10:
 412:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   }
 413:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 414:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Configure the PVD in event mode */
 415:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   if ((pConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 156              		.loc 1 415 3 view .LVU23
 157              		.loc 1 415 18 is_stmt 0 view .LVU24
 158 0054 5368     		ldr	r3, [r2, #4]
 159              		.loc 1 415 6 view .LVU25
 160 0056 13F0080F 		tst	r3, #8
 161 005a 06D0     		beq	.L11
 416:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   {
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 11


 417:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 162              		.loc 1 417 5 is_stmt 1 view .LVU26
 163 005c 1049     		ldr	r1, .L15+4
 164 005e D1F88430 		ldr	r3, [r1, #132]
 165 0062 43F48033 		orr	r3, r3, #65536
 166 0066 C1F88430 		str	r3, [r1, #132]
 167              	.L11:
 418:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   }
 419:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 420:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Configure the PVD in rising edge */
 421:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   if ((pConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 168              		.loc 1 421 3 view .LVU27
 169              		.loc 1 421 18 is_stmt 0 view .LVU28
 170 006a 5368     		ldr	r3, [r2, #4]
 171              		.loc 1 421 6 view .LVU29
 172 006c 13F0010F 		tst	r3, #1
 173 0070 04D0     		beq	.L12
 422:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   {
 423:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 174              		.loc 1 423 5 is_stmt 1 view .LVU30
 175 0072 0B49     		ldr	r1, .L15+4
 176 0074 0B68     		ldr	r3, [r1]
 177 0076 43F48033 		orr	r3, r3, #65536
 178 007a 0B60     		str	r3, [r1]
 179              	.L12:
 424:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   }
 425:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 426:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Configure the PVD in falling edge */
 427:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   if ((pConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 180              		.loc 1 427 3 view .LVU31
 181              		.loc 1 427 18 is_stmt 0 view .LVU32
 182 007c 5368     		ldr	r3, [r2, #4]
 183              		.loc 1 427 6 view .LVU33
 184 007e 13F0020F 		tst	r3, #2
 185 0082 08D0     		beq	.L14
 428:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   {
 429:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 186              		.loc 1 429 5 is_stmt 1 view .LVU34
 187 0084 064A     		ldr	r2, .L15+4
 188              	.LVL2:
 189              		.loc 1 429 5 is_stmt 0 view .LVU35
 190 0086 5368     		ldr	r3, [r2, #4]
 191 0088 43F48033 		orr	r3, r3, #65536
 192 008c 5360     		str	r3, [r2, #4]
 430:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   }
 431:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 432:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   return HAL_OK;
 193              		.loc 1 432 10 view .LVU36
 194 008e 0020     		movs	r0, #0
 195 0090 7047     		bx	lr
 196              	.LVL3:
 197              	.L13:
 392:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   }
 198              		.loc 1 392 12 view .LVU37
 199 0092 0120     		movs	r0, #1
 200              	.LVL4:
 392:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   }
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 12


 201              		.loc 1 392 12 view .LVU38
 202 0094 7047     		bx	lr
 203              	.L14:
 204              		.loc 1 432 10 view .LVU39
 205 0096 0020     		movs	r0, #0
 433:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** }
 206              		.loc 1 433 1 view .LVU40
 207 0098 7047     		bx	lr
 208              	.L16:
 209 009a 00BF     		.align	2
 210              	.L15:
 211 009c 00080246 		.word	1174538240
 212 00a0 00200246 		.word	1174544384
 213              		.cfi_endproc
 214              	.LFE343:
 216              		.section	.text.HAL_PWR_EnablePVD,"ax",%progbits
 217              		.align	1
 218              		.global	HAL_PWR_EnablePVD
 219              		.syntax unified
 220              		.thumb
 221              		.thumb_func
 223              	HAL_PWR_EnablePVD:
 224              	.LFB344:
 434:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 435:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /**
 436:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @brief  Enable the programmable voltage detector (PVD).
 437:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @retval None.
 438:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 439:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** void HAL_PWR_EnablePVD(void)
 440:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** {
 225              		.loc 1 440 1 is_stmt 1 view -0
 226              		.cfi_startproc
 227              		@ args = 0, pretend = 0, frame = 0
 228              		@ frame_needed = 0, uses_anonymous_args = 0
 229              		@ link register save eliminated.
 441:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   SET_BIT(PWR->SVMCR, PWR_SVMCR_PVDE);
 230              		.loc 1 441 3 view .LVU42
 231 0000 024A     		ldr	r2, .L18
 232 0002 1369     		ldr	r3, [r2, #16]
 233 0004 43F01003 		orr	r3, r3, #16
 234 0008 1361     		str	r3, [r2, #16]
 442:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** }
 235              		.loc 1 442 1 is_stmt 0 view .LVU43
 236 000a 7047     		bx	lr
 237              	.L19:
 238              		.align	2
 239              	.L18:
 240 000c 00080246 		.word	1174538240
 241              		.cfi_endproc
 242              	.LFE344:
 244              		.section	.text.HAL_PWR_DisablePVD,"ax",%progbits
 245              		.align	1
 246              		.global	HAL_PWR_DisablePVD
 247              		.syntax unified
 248              		.thumb
 249              		.thumb_func
 251              	HAL_PWR_DisablePVD:
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 13


 252              	.LFB345:
 443:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 444:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /**
 445:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @brief  Disable the programmable voltage detector (PVD).
 446:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @retval None.
 447:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 448:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** void HAL_PWR_DisablePVD(void)
 449:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** {
 253              		.loc 1 449 1 is_stmt 1 view -0
 254              		.cfi_startproc
 255              		@ args = 0, pretend = 0, frame = 0
 256              		@ frame_needed = 0, uses_anonymous_args = 0
 257              		@ link register save eliminated.
 450:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_PVDE);
 258              		.loc 1 450 3 view .LVU45
 259 0000 024A     		ldr	r2, .L21
 260 0002 1369     		ldr	r3, [r2, #16]
 261 0004 23F01003 		bic	r3, r3, #16
 262 0008 1361     		str	r3, [r2, #16]
 451:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** }
 263              		.loc 1 451 1 is_stmt 0 view .LVU46
 264 000a 7047     		bx	lr
 265              	.L22:
 266              		.align	2
 267              	.L21:
 268 000c 00080246 		.word	1174538240
 269              		.cfi_endproc
 270              	.LFE345:
 272              		.section	.text.HAL_PWR_EnableWakeUpPin,"ax",%progbits
 273              		.align	1
 274              		.global	HAL_PWR_EnableWakeUpPin
 275              		.syntax unified
 276              		.thumb
 277              		.thumb_func
 279              	HAL_PWR_EnableWakeUpPin:
 280              	.LVL5:
 281              	.LFB346:
 452:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 453:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /**
 454:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @brief  Enable the wake up line functionality.
 455:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @note   Wake up lines are used to wake up the system from Stop 3, Standby and
 456:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         Shutdown modes.
 457:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @param  WakeUpPin : Specifies which wake up line to enable. This parameter
 458:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     can be one of PWR_WakeUp_Pins_High_Polarity define
 459:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     group where every param select the wake up line, the
 460:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     wake up source with high polarity detection and the wake
 461:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     up selected I/O or can be one of
 462:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     PWR_WakeUp_Pins_Low_Polarity define group where every
 463:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     param select the wake up line, the wake up source with
 464:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     low polarity and the wake up selected I/O or can be one
 465:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     of PWR_WakeUp_Pins define group where every param select
 466:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     the wake up line, the wake up source with
 467:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     high polarity and the first wake up I/O.
 468:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @retval None.
 469:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 470:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPin)
 471:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** {
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 14


 282              		.loc 1 471 1 is_stmt 1 view -0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 0
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286              		@ link register save eliminated.
 472:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Check the parameter */
 473:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   assert_param(IS_PWR_WAKEUP_PIN(WakeUpPin));
 287              		.loc 1 473 3 view .LVU48
 474:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 475:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Specifies the wake up line polarity for the event detection (rising or falling edge) */
 476:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   MODIFY_REG(PWR->WUCR2, (PWR_EWUP_MASK & WakeUpPin), (WakeUpPin >> PWR_WUP_POLARITY_SHIFT));
 288              		.loc 1 476 3 view .LVU49
 289 0000 0F49     		ldr	r1, .L26
 290 0002 8B69     		ldr	r3, [r1, #24]
 291 0004 C2B2     		uxtb	r2, r0
 292 0006 23EA0203 		bic	r3, r3, r2
 293 000a 43EA1023 		orr	r3, r3, r0, lsr #8
 294 000e 8B61     		str	r3, [r1, #24]
 477:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 478:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Specifies the wake up line I/O selection */
 479:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   MODIFY_REG(PWR->WUCR3, (3UL << (POSITION_VAL(PWR_EWUP_MASK & WakeUpPin) * 2U)),
 295              		.loc 1 479 3 view .LVU50
 296 0010 C969     		ldr	r1, [r1, #28]
 297              	.LVL6:
 298              	.LBB6:
 299              	.LBI6:
 300              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 15


  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 16


  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 17


 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 18


 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 214:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 220:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 222:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 19


 259:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 260:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 262:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 279:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 300:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 302:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 306:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 20


 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 321:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 329:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 346:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 360:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 361:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 364:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 368:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 21


 373:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 386:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 402:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 410:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 414:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 419:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 423:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 22


 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 437:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 441:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 445:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 449:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 452:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 468:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 472:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 473:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 474:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 23


 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 512:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 519:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 523:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 530:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 24


 544:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 545:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 546:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 553:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 576:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 578:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 587:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 588:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 589:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 597:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 25


 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 617:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 618:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 629:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 640:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 642:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 26


 658:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 667:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 686:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 706:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 27


 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 753:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 754:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 758:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 28


 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 774:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 779:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 782:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 784:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 788:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 802:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 815:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 819:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 821:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 29


 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 833:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 843:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 847:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 848:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 854:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 875:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 884:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 885:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 30


 886:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 894:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 903:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 905:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 909:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 913:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 917:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 919:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 920:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 926:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 933:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 935:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 31


 943:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 948:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 958:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 959:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 966:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 967:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 969:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 972:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 973:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 974:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 976:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 977:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 978:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 979:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 980:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 981:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 985:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 986:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 987:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 992:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 993:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 994:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 995:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 996:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 32


1000:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1003:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1006:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
1007:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1008:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1009:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1010:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1011:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1012:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1013:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1014:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1015:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
1017:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
1020:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1021:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
1022:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1023:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
1024:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
1025:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
1026:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
1027:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1028:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
1029:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1030:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1031:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1032:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1033:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
1034:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
1035:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
1036:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1039:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
1040:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1041:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1042:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1043:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
1044:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
1045:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
1046:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
1047:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1048:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 301              		.loc 2 1048 31 view .LVU51
 302              	.LBB7:
1049:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1050:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 303              		.loc 2 1050 3 view .LVU52
1051:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1052:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 33


1054:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1055:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 304              		.loc 2 1055 4 view .LVU53
 305              		.syntax unified
 306              	@ 1055 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 307 0012 92FAA2F3 		rbit r3, r2
 308              	@ 0 "" 2
 309              	.LVL7:
1056:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1057:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
1058:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1059:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
1060:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
1062:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
1063:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
1064:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
1065:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1066:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1068:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 310              		.loc 2 1068 3 view .LVU54
 311              		.loc 2 1068 3 is_stmt 0 view .LVU55
 312              		.thumb
 313              		.syntax unified
 314              	.LBE7:
 315              	.LBE6:
 316              	.LBB8:
 317              	.LBI8:
1069:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1070:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1071:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1072:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1073:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1074:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1075:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1076:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1077:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1078:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 318              		.loc 2 1078 30 is_stmt 1 view .LVU56
 319              	.LBB9:
1079:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1080:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
1081:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
1082:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
1083:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
1084:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
1085:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
1086:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
1087:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
1088:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
1089:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 320              		.loc 2 1089 3 view .LVU57
 321              		.loc 2 1089 6 is_stmt 0 view .LVU58
 322 0016 83B1     		cbz	r3, .L25
1090:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
1091:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 34


1092:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1093:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 323              		.loc 2 1093 3 is_stmt 1 view .LVU59
 324              		.loc 2 1093 10 is_stmt 0 view .LVU60
 325 0018 B3FA83F3 		clz	r3, r3
 326              	.LVL8:
 327              	.L24:
 328              		.loc 2 1093 10 view .LVU61
 329              	.LBE9:
 330              	.LBE8:
 331              		.loc 1 479 3 view .LVU62
 332 001c 5B00     		lsls	r3, r3, #1
 333 001e 4FF0030C 		mov	ip, #3
 334 0022 0CFA03F3 		lsl	r3, ip, r3
 335 0026 21EA0303 		bic	r3, r1, r3
 336 002a 43EA1040 		orr	r0, r3, r0, lsr #16
 337              	.LVL9:
 338              		.loc 1 479 3 view .LVU63
 339 002e 044B     		ldr	r3, .L26
 340 0030 D861     		str	r0, [r3, #28]
 480:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****              (WakeUpPin >> PWR_WUP_SELECT_SIGNAL_SHIFT));
 481:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 482:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Enable wake-up line */
 483:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   SET_BIT(PWR->WUCR1, (PWR_EWUP_MASK & WakeUpPin));
 341              		.loc 1 483 3 is_stmt 1 view .LVU64
 342 0032 5969     		ldr	r1, [r3, #20]
 343 0034 0A43     		orrs	r2, r2, r1
 344 0036 5A61     		str	r2, [r3, #20]
 484:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** }
 345              		.loc 1 484 1 is_stmt 0 view .LVU65
 346 0038 7047     		bx	lr
 347              	.LVL10:
 348              	.L25:
 349              	.LBB11:
 350              	.LBB10:
1091:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 351              		.loc 2 1091 12 view .LVU66
 352 003a 2023     		movs	r3, #32
 353              	.LVL11:
1091:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 354              		.loc 2 1091 12 view .LVU67
 355 003c EEE7     		b	.L24
 356              	.L27:
 357 003e 00BF     		.align	2
 358              	.L26:
 359 0040 00080246 		.word	1174538240
 360              	.LBE10:
 361              	.LBE11:
 362              		.cfi_endproc
 363              	.LFE346:
 365              		.section	.text.HAL_PWR_DisableWakeUpPin,"ax",%progbits
 366              		.align	1
 367              		.global	HAL_PWR_DisableWakeUpPin
 368              		.syntax unified
 369              		.thumb
 370              		.thumb_func
 372              	HAL_PWR_DisableWakeUpPin:
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 35


 373              	.LVL12:
 374              	.LFB347:
 485:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 486:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /**
 487:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @brief  Disable the wake up line functionality.
 488:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @param  WakeUpPin : Specifies the wake up line to disable.
 489:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     This parameter can be a combination of all the following
 490:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     values :
 491:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     @arg @ref PWR_WAKEUP_PIN1
 492:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     @arg @ref PWR_WAKEUP_PIN2
 493:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     @arg @ref PWR_WAKEUP_PIN3
 494:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     @arg @ref PWR_WAKEUP_PIN4
 495:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     @arg @ref PWR_WAKEUP_PIN6
 496:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     @arg @ref PWR_WAKEUP_PIN5
 497:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     @arg @ref PWR_WAKEUP_PIN7
 498:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     @arg @ref PWR_WAKEUP_PIN8
 499:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @retval None
 500:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 501:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPin)
 502:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** {
 375              		.loc 1 502 1 is_stmt 1 view -0
 376              		.cfi_startproc
 377              		@ args = 0, pretend = 0, frame = 0
 378              		@ frame_needed = 0, uses_anonymous_args = 0
 379              		@ link register save eliminated.
 503:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Check the parameters */
 504:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   assert_param(IS_PWR_WAKEUP_PIN(WakeUpPin));
 380              		.loc 1 504 3 view .LVU69
 505:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 506:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Disable wake-up pin */
 507:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   CLEAR_BIT(PWR->WUCR1, (PWR_EWUP_MASK & WakeUpPin));
 381              		.loc 1 507 3 view .LVU70
 382 0000 034A     		ldr	r2, .L29
 383 0002 5369     		ldr	r3, [r2, #20]
 384 0004 C0B2     		uxtb	r0, r0
 385              	.LVL13:
 386              		.loc 1 507 3 is_stmt 0 view .LVU71
 387 0006 23EA0003 		bic	r3, r3, r0
 388 000a 5361     		str	r3, [r2, #20]
 508:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** }
 389              		.loc 1 508 1 view .LVU72
 390 000c 7047     		bx	lr
 391              	.L30:
 392 000e 00BF     		.align	2
 393              	.L29:
 394 0010 00080246 		.word	1174538240
 395              		.cfi_endproc
 396              	.LFE347:
 398              		.section	.text.HAL_PWR_EnterSLEEPMode,"ax",%progbits
 399              		.align	1
 400              		.global	HAL_PWR_EnterSLEEPMode
 401              		.syntax unified
 402              		.thumb
 403              		.thumb_func
 405              	HAL_PWR_EnterSLEEPMode:
 406              	.LVL14:
 407              	.LFB348:
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 36


 509:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 510:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /**
 511:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @brief  Enter the CPU in Sleep mode.
 512:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @note   In Sleep mode, all I/O pins keep the same state as in Run mode.
 513:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @note   CPU clock is off and all peripherals including Cortex-M33 core such
 514:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         as NVIC and SysTick can run and wake up the CPU when an interrupt
 515:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         or an event occurs.
 516:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @param  Regulator : Specifies the regulator state in Sleep mode.
 517:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     This parameter can be one of the following values :
 518:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     @arg @ref PWR_MAINREGULATOR_ON
 519:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     @arg @ref PWR_LOWPOWERREGULATOR_ON
 520:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @note   This parameter is not available in this product.
 521:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         The parameter is kept just to maintain compatibility with other
 522:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         products.
 523:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @param  SleepEntry : Specifies if Sleep mode is entered with WFI or WFE
 524:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                      instruction.
 525:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                      This parameter can be one of the following values :
 526:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                      @arg @ref PWR_SLEEPENTRY_WFI enter Sleep mode with Wait
 527:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                                For Interrupt request.
 528:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                      @arg @ref PWR_SLEEPENTRY_WFE enter Sleep mode with Wait
 529:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                                For Event request.
 530:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @note   When WFI entry is used, ticks interrupt must be disabled to avoid
 531:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         unexpected CPU wake up.
 532:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @retval None.
 533:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 534:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SleepEntry)
 535:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** {
 408              		.loc 1 535 1 is_stmt 1 view -0
 409              		.cfi_startproc
 410              		@ args = 0, pretend = 0, frame = 0
 411              		@ frame_needed = 0, uses_anonymous_args = 0
 412              		@ link register save eliminated.
 536:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   UNUSED(Regulator);
 413              		.loc 1 536 3 view .LVU74
 537:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 538:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Check the parameter */
 539:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   assert_param(IS_PWR_SLEEP_ENTRY(SleepEntry));
 414              		.loc 1 539 3 view .LVU75
 540:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 541:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Clear SLEEPDEEP bit of Cortex System Control Register */
 542:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 415              		.loc 1 542 3 view .LVU76
 416 0000 064A     		ldr	r2, .L35
 417 0002 1369     		ldr	r3, [r2, #16]
 418 0004 23F00403 		bic	r3, r3, #4
 419 0008 1361     		str	r3, [r2, #16]
 543:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 544:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Select Sleep mode entry */
 545:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   if (SleepEntry == PWR_SLEEPENTRY_WFI)
 420              		.loc 1 545 3 view .LVU77
 421              		.loc 1 545 6 is_stmt 0 view .LVU78
 422 000a 0129     		cmp	r1, #1
 423 000c 03D0     		beq	.L34
 546:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   {
 547:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     /* Wait For Interrupt Request */
 548:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     __WFI();
 549:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   }
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 37


 550:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   else
 551:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   {
 552:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     /* Wait For Event Request */
 553:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     __SEV();
 424              		.loc 1 553 5 is_stmt 1 view .LVU79
 425              		.syntax unified
 426              	@ 553 "Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c" 1
 427 000e 40BF     		sev
 428              	@ 0 "" 2
 554:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     __WFE();
 429              		.loc 1 554 5 view .LVU80
 430              	@ 554 "Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c" 1
 431 0010 20BF     		wfe
 432              	@ 0 "" 2
 555:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     __WFE();
 433              		.loc 1 555 5 view .LVU81
 434              	@ 555 "Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c" 1
 435 0012 20BF     		wfe
 436              	@ 0 "" 2
 556:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   }
 557:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** }
 437              		.loc 1 557 1 is_stmt 0 view .LVU82
 438              		.thumb
 439              		.syntax unified
 440 0014 7047     		bx	lr
 441              	.L34:
 548:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   }
 442              		.loc 1 548 5 is_stmt 1 view .LVU83
 443              		.syntax unified
 444              	@ 548 "Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c" 1
 445 0016 30BF     		wfi
 446              	@ 0 "" 2
 447              		.thumb
 448              		.syntax unified
 449 0018 7047     		bx	lr
 450              	.L36:
 451 001a 00BF     		.align	2
 452              	.L35:
 453 001c 00ED00E0 		.word	-536810240
 454              		.cfi_endproc
 455              	.LFE348:
 457              		.section	.text.HAL_PWR_EnterSTOPMode,"ax",%progbits
 458              		.align	1
 459              		.global	HAL_PWR_EnterSTOPMode
 460              		.syntax unified
 461              		.thumb
 462              		.thumb_func
 464              	HAL_PWR_EnterSTOPMode:
 465              	.LVL15:
 466              	.LFB349:
 558:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 559:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /**
 560:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @brief  Enter the whole system to Stop 0 mode.
 561:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @note   In Stop 0 mode, the regulator remains in main regulator mode,
 562:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         allowing a very fast wakeup time but with much higher consumption
 563:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         comparing to other Stop modes.
 564:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @note   Stop 0 offers the largest number of active peripherals and wakeup
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 38


 565:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         sources, a smaller wakeup time but a higher consumption.
 566:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         Stop mode achieves the lowest power consumption while retaining
 567:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         the content of SRAM and registers. All clocks in the VCORE domain
 568:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         are stopped. The PLL, the MSI (MSIS and MSIK) RC, the HSI16 RC and
 569:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         the HSE crystal oscillators are disabled. The LSE or LSI is still
 570:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         running.
 571:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @note   The system clock when exiting from Stop mode can be either MSIS up
 572:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         to 24 MHz or HSI16, depending on software configuration.
 573:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @param  Regulator : Specifies the regulator state in Stop mode.
 574:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     This parameter can be one of the following values :
 575:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     @arg @ref PWR_MAINREGULATOR_ON
 576:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     @arg @ref PWR_LOWPOWERREGULATOR_ON
 577:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @note   This parameter is not available in this product.
 578:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         The parameter is kept just to maintain compatibility with other
 579:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         products.
 580:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @param  StopEntry : Specifies if Stop mode is entered with WFI or WFE
 581:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     instruction.
 582:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     This parameter can be one of the following values :
 583:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     @arg @ref PWR_STOPENTRY_WFI enter Stop mode with Wait
 584:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                               For Interrupt request.
 585:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                     @arg @ref PWR_STOPENTRY_WFE enter Stop mode with Wait
 586:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                               For Event request.
 587:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @retval None.
 588:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 589:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t StopEntry)
 590:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** {
 467              		.loc 1 590 1 view -0
 468              		.cfi_startproc
 469              		@ args = 0, pretend = 0, frame = 0
 470              		@ frame_needed = 0, uses_anonymous_args = 0
 471              		@ link register save eliminated.
 591:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   UNUSED(Regulator);
 472              		.loc 1 591 3 view .LVU85
 592:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 593:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Check the parameter */
 594:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   assert_param(IS_PWR_STOP_ENTRY(StopEntry));
 473              		.loc 1 594 3 view .LVU86
 595:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 596:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Select Stop 0 mode */
 597:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, 0U);
 474              		.loc 1 597 3 view .LVU87
 475 0000 0B4A     		ldr	r2, .L41
 476 0002 1368     		ldr	r3, [r2]
 477 0004 23F00703 		bic	r3, r3, #7
 478 0008 1360     		str	r3, [r2]
 598:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 599:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 600:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 479              		.loc 1 600 3 view .LVU88
 480 000a 0A4A     		ldr	r2, .L41+4
 481 000c 1369     		ldr	r3, [r2, #16]
 482 000e 43F00403 		orr	r3, r3, #4
 483 0012 1361     		str	r3, [r2, #16]
 601:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 602:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Select Stop mode entry */
 603:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   if (StopEntry == PWR_STOPENTRY_WFI)
 484              		.loc 1 603 3 view .LVU89
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 39


 485              		.loc 1 603 6 is_stmt 0 view .LVU90
 486 0014 0129     		cmp	r1, #1
 487 0016 08D0     		beq	.L40
 604:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   {
 605:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     /* Wait For Interrupt Request */
 606:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     __WFI();
 607:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   }
 608:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   else
 609:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   {
 610:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     /* Wait For Event Request */
 611:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     __SEV();
 488              		.loc 1 611 5 is_stmt 1 view .LVU91
 489              		.syntax unified
 490              	@ 611 "Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c" 1
 491 0018 40BF     		sev
 492              	@ 0 "" 2
 612:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     __WFE();
 493              		.loc 1 612 5 view .LVU92
 494              	@ 612 "Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c" 1
 495 001a 20BF     		wfe
 496              	@ 0 "" 2
 613:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     __WFE();
 497              		.loc 1 613 5 view .LVU93
 498              	@ 613 "Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c" 1
 499 001c 20BF     		wfe
 500              	@ 0 "" 2
 501              		.thumb
 502              		.syntax unified
 503              	.L39:
 614:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   }
 615:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 616:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
 617:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 504              		.loc 1 617 3 view .LVU94
 505 001e 054A     		ldr	r2, .L41+4
 506 0020 1369     		ldr	r3, [r2, #16]
 507 0022 23F00403 		bic	r3, r3, #4
 508 0026 1361     		str	r3, [r2, #16]
 618:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** }
 509              		.loc 1 618 1 is_stmt 0 view .LVU95
 510 0028 7047     		bx	lr
 511              	.L40:
 606:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   }
 512              		.loc 1 606 5 is_stmt 1 view .LVU96
 513              		.syntax unified
 514              	@ 606 "Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c" 1
 515 002a 30BF     		wfi
 516              	@ 0 "" 2
 517              		.thumb
 518              		.syntax unified
 519 002c F7E7     		b	.L39
 520              	.L42:
 521 002e 00BF     		.align	2
 522              	.L41:
 523 0030 00080246 		.word	1174538240
 524 0034 00ED00E0 		.word	-536810240
 525              		.cfi_endproc
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 40


 526              	.LFE349:
 528              		.section	.text.HAL_PWR_EnterSTANDBYMode,"ax",%progbits
 529              		.align	1
 530              		.global	HAL_PWR_EnterSTANDBYMode
 531              		.syntax unified
 532              		.thumb
 533              		.thumb_func
 535              	HAL_PWR_EnterSTANDBYMode:
 536              	.LFB350:
 619:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 620:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /**
 621:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @brief  Enter the whole system to Standby mode.
 622:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @note   The Standby mode is used to achieve the lowest power consumption
 623:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         with BOR. The internal regulator is switched off so that the VCORE
 624:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         domain is powered off. The PLL, the MSI (MSIS and MSIK) RC, the
 625:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         HSI16 RC and the HSE crystal oscillators are also switched off.
 626:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @note   After entering Standby mode, SRAMs and register contents are lost
 627:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         except for registers and backup SRAM in the Backup domain and
 628:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         Standby circuitry. Optionally, the full SRAM2 or 8 Kbytes or 56
 629:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         Kbytes can be retained in Standby mode, supplied by the low-power
 630:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         regulator (Standby with RAM2 retention mode) through
 631:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         HAL_PWREx_EnableSRAM2ContentStandbyRetention().
 632:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @note   The state of each I/O during Standby mode can be selected by
 633:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         software : I/O with internal pull-up through
 634:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         HAL_PWREx_EnableGPIOPullUp() and internal pull-down through
 635:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         HAL_PWREx_EnableGPIOPullDown().
 636:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @retval None.
 637:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 638:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** void HAL_PWR_EnterSTANDBYMode(void)
 639:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** {
 537              		.loc 1 639 1 view -0
 538              		.cfi_startproc
 539              		@ args = 0, pretend = 0, frame = 0
 540              		@ frame_needed = 0, uses_anonymous_args = 0
 541              		@ link register save eliminated.
 640:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Select Standby mode */
 641:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_2);
 542              		.loc 1 641 3 view .LVU98
 543 0000 064A     		ldr	r2, .L44
 544 0002 1368     		ldr	r3, [r2]
 545 0004 23F00703 		bic	r3, r3, #7
 546 0008 43F00403 		orr	r3, r3, #4
 547 000c 1360     		str	r3, [r2]
 642:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 643:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 644:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 548              		.loc 1 644 3 view .LVU99
 549 000e 044A     		ldr	r2, .L44+4
 550 0010 1369     		ldr	r3, [r2, #16]
 551 0012 43F00403 		orr	r3, r3, #4
 552 0016 1361     		str	r3, [r2, #16]
 645:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 646:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* This option is used to ensure that store operations are completed */
 647:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** #if defined ( __CC_ARM)
 648:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   __force_stores();
 649:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** #endif /*( __CC_ARM)*/
 650:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 41


 651:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Wait For Interrupt Request */
 652:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   __WFI();
 553              		.loc 1 652 3 view .LVU100
 554              		.syntax unified
 555              	@ 652 "Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c" 1
 556 0018 30BF     		wfi
 557              	@ 0 "" 2
 653:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** }
 558              		.loc 1 653 1 is_stmt 0 view .LVU101
 559              		.thumb
 560              		.syntax unified
 561 001a 7047     		bx	lr
 562              	.L45:
 563              		.align	2
 564              	.L44:
 565 001c 00080246 		.word	1174538240
 566 0020 00ED00E0 		.word	-536810240
 567              		.cfi_endproc
 568              	.LFE350:
 570              		.section	.text.HAL_PWR_EnableSleepOnExit,"ax",%progbits
 571              		.align	1
 572              		.global	HAL_PWR_EnableSleepOnExit
 573              		.syntax unified
 574              		.thumb
 575              		.thumb_func
 577              	HAL_PWR_EnableSleepOnExit:
 578              	.LFB351:
 654:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 655:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /**
 656:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @brief  Indicate SLEEP-ON-EXIT feature when returning from handler mode to
 657:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         thread mode.
 658:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @note   Set SLEEPONEXIT bit of SCR register. When this bit is set, the
 659:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         processor re-enters Sleep mode when an interruption handling is over.
 660:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         Setting this bit is useful when the processor is expected to run
 661:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         only on interruptions handling.
 662:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @retval None.
 663:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 664:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** void HAL_PWR_EnableSleepOnExit(void)
 665:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** {
 579              		.loc 1 665 1 is_stmt 1 view -0
 580              		.cfi_startproc
 581              		@ args = 0, pretend = 0, frame = 0
 582              		@ frame_needed = 0, uses_anonymous_args = 0
 583              		@ link register save eliminated.
 666:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Set SLEEPONEXIT bit of Cortex-M33 System Control Register */
 667:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   SET_BIT(SCB->SCR, SCB_SCR_SLEEPONEXIT_Msk);
 584              		.loc 1 667 3 view .LVU103
 585 0000 024A     		ldr	r2, .L47
 586 0002 1369     		ldr	r3, [r2, #16]
 587 0004 43F00203 		orr	r3, r3, #2
 588 0008 1361     		str	r3, [r2, #16]
 668:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** }
 589              		.loc 1 668 1 is_stmt 0 view .LVU104
 590 000a 7047     		bx	lr
 591              	.L48:
 592              		.align	2
 593              	.L47:
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 42


 594 000c 00ED00E0 		.word	-536810240
 595              		.cfi_endproc
 596              	.LFE351:
 598              		.section	.text.HAL_PWR_DisableSleepOnExit,"ax",%progbits
 599              		.align	1
 600              		.global	HAL_PWR_DisableSleepOnExit
 601              		.syntax unified
 602              		.thumb
 603              		.thumb_func
 605              	HAL_PWR_DisableSleepOnExit:
 606              	.LFB352:
 669:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 670:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /**
 671:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @brief  Disable SLEEP-ON-EXIT feature when returning from handler mode to
 672:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         thread mode.
 673:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @note   Clears SLEEPONEXIT bit of SCR register. When this bit is set, the
 674:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         processor re-enters Sleep mode when an interruption handling is over.
 675:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @retval None.
 676:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 677:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** void HAL_PWR_DisableSleepOnExit(void)
 678:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** {
 607              		.loc 1 678 1 is_stmt 1 view -0
 608              		.cfi_startproc
 609              		@ args = 0, pretend = 0, frame = 0
 610              		@ frame_needed = 0, uses_anonymous_args = 0
 611              		@ link register save eliminated.
 679:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Clear SLEEPONEXIT bit of Cortex-M33 System Control Register */
 680:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPONEXIT_Msk);
 612              		.loc 1 680 3 view .LVU106
 613 0000 024A     		ldr	r2, .L50
 614 0002 1369     		ldr	r3, [r2, #16]
 615 0004 23F00203 		bic	r3, r3, #2
 616 0008 1361     		str	r3, [r2, #16]
 681:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** }
 617              		.loc 1 681 1 is_stmt 0 view .LVU107
 618 000a 7047     		bx	lr
 619              	.L51:
 620              		.align	2
 621              	.L50:
 622 000c 00ED00E0 		.word	-536810240
 623              		.cfi_endproc
 624              	.LFE352:
 626              		.section	.text.HAL_PWR_EnableSEVOnPend,"ax",%progbits
 627              		.align	1
 628              		.global	HAL_PWR_EnableSEVOnPend
 629              		.syntax unified
 630              		.thumb
 631              		.thumb_func
 633              	HAL_PWR_EnableSEVOnPend:
 634              	.LFB353:
 682:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 683:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /**
 684:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @brief  Enable CORTEX SEV-ON-PEND feature.
 685:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @note   Sets SEVONPEND bit of SCR register. When this bit is set, any
 686:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         pending event / interrupt even if it's disabled or has insufficient
 687:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         priority to cause exception entry wakes up the Cortex-M33.
 688:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @retval None.
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 43


 689:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 690:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** void HAL_PWR_EnableSEVOnPend(void)
 691:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** {
 635              		.loc 1 691 1 is_stmt 1 view -0
 636              		.cfi_startproc
 637              		@ args = 0, pretend = 0, frame = 0
 638              		@ frame_needed = 0, uses_anonymous_args = 0
 639              		@ link register save eliminated.
 692:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Set SEVONPEND bit of Cortex-M33 System Control Register */
 693:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   SET_BIT(SCB->SCR, SCB_SCR_SEVONPEND_Msk);
 640              		.loc 1 693 3 view .LVU109
 641 0000 024A     		ldr	r2, .L53
 642 0002 1369     		ldr	r3, [r2, #16]
 643 0004 43F01003 		orr	r3, r3, #16
 644 0008 1361     		str	r3, [r2, #16]
 694:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** }
 645              		.loc 1 694 1 is_stmt 0 view .LVU110
 646 000a 7047     		bx	lr
 647              	.L54:
 648              		.align	2
 649              	.L53:
 650 000c 00ED00E0 		.word	-536810240
 651              		.cfi_endproc
 652              	.LFE353:
 654              		.section	.text.HAL_PWR_DisableSEVOnPend,"ax",%progbits
 655              		.align	1
 656              		.global	HAL_PWR_DisableSEVOnPend
 657              		.syntax unified
 658              		.thumb
 659              		.thumb_func
 661              	HAL_PWR_DisableSEVOnPend:
 662              	.LFB354:
 695:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 696:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /**
 697:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @brief  Disable CORTEX SEVONPEND feature.
 698:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @note   Resets SEVONPEND bit of SCR register. When this bit is reset, only enabled
 699:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         pending event / interrupt to cause exception entry wakes up the Cortex-M33.
 700:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @retval None.
 701:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 702:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** void HAL_PWR_DisableSEVOnPend(void)
 703:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** {
 663              		.loc 1 703 1 is_stmt 1 view -0
 664              		.cfi_startproc
 665              		@ args = 0, pretend = 0, frame = 0
 666              		@ frame_needed = 0, uses_anonymous_args = 0
 667              		@ link register save eliminated.
 704:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Clear SEVONPEND bit of Cortex-M33 System Control Register */
 705:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   CLEAR_BIT(SCB->SCR, SCB_SCR_SEVONPEND_Msk);
 668              		.loc 1 705 3 view .LVU112
 669 0000 024A     		ldr	r2, .L56
 670 0002 1369     		ldr	r3, [r2, #16]
 671 0004 23F01003 		bic	r3, r3, #16
 672 0008 1361     		str	r3, [r2, #16]
 706:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** }
 673              		.loc 1 706 1 is_stmt 0 view .LVU113
 674 000a 7047     		bx	lr
 675              	.L57:
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 44


 676              		.align	2
 677              	.L56:
 678 000c 00ED00E0 		.word	-536810240
 679              		.cfi_endproc
 680              	.LFE354:
 682              		.section	.text.HAL_PWR_PVDCallback,"ax",%progbits
 683              		.align	1
 684              		.weak	HAL_PWR_PVDCallback
 685              		.syntax unified
 686              		.thumb
 687              		.thumb_func
 689              	HAL_PWR_PVDCallback:
 690              	.LFB356:
 707:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 708:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /**
 709:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @brief  This function handles the PWR PVD interrupt request.
 710:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @note   This API should be called under the PVD_AVD_IRQHandler().
 711:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @retval None.
 712:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 713:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** void HAL_PWR_PVD_IRQHandler(void)
 714:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** {
 715:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   uint32_t  rising_flag;
 716:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   uint32_t  falling_flag;
 717:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 718:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Get pending flags */
 719:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   rising_flag  = READ_REG(EXTI->RPR1);
 720:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   falling_flag = READ_REG(EXTI->FPR1);
 721:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 722:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Check PWR EXTI flags for PVD */
 723:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   if (((rising_flag | falling_flag) & PWR_EXTI_LINE_PVD) != 0U)
 724:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   {
 725:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     /* PWR PVD interrupt user callback */
 726:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     HAL_PWR_PVDCallback();
 727:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 728:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     /* Clear PVD EXTI pending bit */
 729:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     WRITE_REG(EXTI->RPR1, PWR_EXTI_LINE_PVD);
 730:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     WRITE_REG(EXTI->FPR1, PWR_EXTI_LINE_PVD);
 731:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   }
 732:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** }
 733:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 734:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /**
 735:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @brief  PWR PVD interrupt callback.
 736:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @retval None.
 737:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 738:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** __weak void HAL_PWR_PVDCallback(void)
 739:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** {
 691              		.loc 1 739 1 is_stmt 1 view -0
 692              		.cfi_startproc
 693              		@ args = 0, pretend = 0, frame = 0
 694              		@ frame_needed = 0, uses_anonymous_args = 0
 695              		@ link register save eliminated.
 740:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 741:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****             the HAL_PWR_PVDCallback can be implemented in the user file
 742:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 743:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** }
 696              		.loc 1 743 1 view .LVU115
 697 0000 7047     		bx	lr
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 45


 698              		.cfi_endproc
 699              	.LFE356:
 701              		.section	.text.HAL_PWR_PVD_IRQHandler,"ax",%progbits
 702              		.align	1
 703              		.global	HAL_PWR_PVD_IRQHandler
 704              		.syntax unified
 705              		.thumb
 706              		.thumb_func
 708              	HAL_PWR_PVD_IRQHandler:
 709              	.LFB355:
 714:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   uint32_t  rising_flag;
 710              		.loc 1 714 1 view -0
 711              		.cfi_startproc
 712              		@ args = 0, pretend = 0, frame = 0
 713              		@ frame_needed = 0, uses_anonymous_args = 0
 714 0000 08B5     		push	{r3, lr}
 715              		.cfi_def_cfa_offset 8
 716              		.cfi_offset 3, -8
 717              		.cfi_offset 14, -4
 715:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   uint32_t  falling_flag;
 718              		.loc 1 715 3 view .LVU117
 716:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 719              		.loc 1 716 3 view .LVU118
 719:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   falling_flag = READ_REG(EXTI->FPR1);
 720              		.loc 1 719 3 view .LVU119
 719:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   falling_flag = READ_REG(EXTI->FPR1);
 721              		.loc 1 719 16 is_stmt 0 view .LVU120
 722 0002 084A     		ldr	r2, .L63
 723 0004 D368     		ldr	r3, [r2, #12]
 724              	.LVL16:
 720:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 725              		.loc 1 720 3 is_stmt 1 view .LVU121
 720:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 726              		.loc 1 720 16 is_stmt 0 view .LVU122
 727 0006 1269     		ldr	r2, [r2, #16]
 728              	.LVL17:
 723:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   {
 729              		.loc 1 723 3 is_stmt 1 view .LVU123
 723:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   {
 730              		.loc 1 723 21 is_stmt 0 view .LVU124
 731 0008 1343     		orrs	r3, r3, r2
 732              	.LVL18:
 723:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   {
 733              		.loc 1 723 6 view .LVU125
 734 000a 13F4803F 		tst	r3, #65536
 735 000e 00D1     		bne	.L62
 736              	.LVL19:
 737              	.L59:
 732:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 738              		.loc 1 732 1 view .LVU126
 739 0010 08BD     		pop	{r3, pc}
 740              	.LVL20:
 741              	.L62:
 726:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 742              		.loc 1 726 5 is_stmt 1 view .LVU127
 743 0012 FFF7FEFF 		bl	HAL_PWR_PVDCallback
 744              	.LVL21:
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 46


 729:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     WRITE_REG(EXTI->FPR1, PWR_EXTI_LINE_PVD);
 745              		.loc 1 729 5 view .LVU128
 746 0016 034B     		ldr	r3, .L63
 747 0018 4FF48032 		mov	r2, #65536
 748 001c DA60     		str	r2, [r3, #12]
 730:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   }
 749              		.loc 1 730 5 view .LVU129
 750 001e 1A61     		str	r2, [r3, #16]
 732:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 751              		.loc 1 732 1 is_stmt 0 view .LVU130
 752 0020 F6E7     		b	.L59
 753              	.L64:
 754 0022 00BF     		.align	2
 755              	.L63:
 756 0024 00200246 		.word	1174544384
 757              		.cfi_endproc
 758              	.LFE355:
 760              		.section	.text.HAL_PWR_ConfigAttributes,"ax",%progbits
 761              		.align	1
 762              		.global	HAL_PWR_ConfigAttributes
 763              		.syntax unified
 764              		.thumb
 765              		.thumb_func
 767              	HAL_PWR_ConfigAttributes:
 768              	.LVL22:
 769              	.LFB357:
 744:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /**
 745:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @}
 746:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 747:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 748:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /** @defgroup PWR_Exported_Functions_Group3 Attributes Management Functions
 749:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *  @brief    Attributes management functions
 750:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *
 751:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** @verbatim
 752:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****  ===============================================================================
 753:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****                        ##### PWR Attributes Functions #####
 754:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****  ===============================================================================
 755:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     [..]
 756:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       When the TrustZone security is activated by the TZEN option bit in the
 757:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       FLASH_OPTR register, some PWR register fields can be secured against
 758:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       non-secure access.
 759:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       The PWR TrustZone security allows the following features to be secured
 760:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       through the PWR_SECCFGR register :
 761:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 762:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (++) Low-power mode.
 763:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (++) Wake-up (WKUP) pins.
 764:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (++) Voltage detection and monitoring.
 765:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (++) VBAT mode.
 766:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (++) I/Os pull-up/pull-down configuration.
 767:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 768:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       Other PWR configuration bits are secure when :
 769:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (++) The system clock selection is secure in RCC: the voltage scaling
 770:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****            (VOS) configuration and the regulator booster (BOOSTEN) are secure.
 771:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (++) A GPIO is configured as secure: its corresponding bit for pull-up /
 772:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****            pull-down configuration in Standby mode is secure.
 773:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (++) The UCPD1 is secure in the GTZC: the PWR_UCPDR register is secure.
 774:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 47


 775:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       A non-secure access to a secure-protected register bit is denied :
 776:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (++) The secured bits are not written (WI) with a non-secure write access.
 777:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (++) The secured bits are read as 0 (RAZ) with a non-secure read access.
 778:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 779:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     [..]
 780:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       When the TrustZone security is disabled (TZEN = 0), PWR_SECCFGR is RAZ/WI
 781:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       and all other registers are non-secure.
 782:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 783:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     [..]
 784:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       By default, after a reset, all PWR registers can be read or written with
 785:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       both privileged and unprivileged accesses, except PWR_PRIVCFGR that can be
 786:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       written with privileged access only. PWR_PRIVCFGR can be read by secure
 787:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       and non secure, privileged and unprivileged accesses.
 788:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       The SPRIV bit in PWR_PRIVCFGR can be written with secure privileged access
 789:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       only. This bit configures the privileged access of all PWR secure
 790:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       functions (defined by PWR_SECCFGR, GTZC, RCC or GPIO).
 791:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       When the SPRIV bit is set in PWR_PRIVCFGR:
 792:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (++) The PWR secure bits can be written only with privileged access,
 793:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       including PWR_SECCFGR.
 794:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (++) The PWR secure bits can be read only with privileged access except
 795:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****            PWR_SECCFGR and PWR_PRIVCFGR that can be read by privileged or
 796:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****            unprivileged access.
 797:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (++) An unprivileged access to a privileged PWR bit or register is
 798:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****            discarded : the bits are read as zero and the write to these bits is
 799:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****            ignored (RAZ/WI).
 800:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       The NSPRIV bit of PWR_PRIVCFGR can be written with privileged access only,
 801:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       secure or non-secure. This bit configures the privileged access of all PWR
 802:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       securable functions that are configured as non-secure (defined by
 803:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       PWR_SECCFGR, GTZC, RCC or GPIO).
 804:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       When the NSPRIV bit is set in PWR_PRIVCFGR :
 805:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (++) The PWR securable bits that are configured as non-secure, can be
 806:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****            written only with privileged access.
 807:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (++) The PWR securable bits that are configured as non-secure, can be read
 808:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****            only with privileged access except PWR_PRIVCFGR that can be read by
 809:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****            privileged or unprivileged accesses.
 810:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (++) The VOSRDY and BOOSTRDY bits in PWR_VOSR, PWR_SR, PWR_SVMSR, PWR_BDSR
 811:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****            and PWR_WUSR, can be read with privileged or unprivileged accesses.
 812:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       (++) An unprivileged access to a privileged PWR bit or register is
 813:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****            discarded : the bits are read as zero and the write to these bits is
 814:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****            ignored (RAZ/WI).
 815:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 816:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** @endverbatim
 817:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @{
 818:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 819:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 820:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /**
 821:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @brief  Configure the PWR item attributes.
 822:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @note   Available attributes are security and privilege protection.
 823:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @note   Security attribute can only be set only by secure access.
 824:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @note   Privilege attribute for secure items can be managed only by a secure
 825:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         privileged access.
 826:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @note   Privilege attribute for nsecure items can be managed  by a secure
 827:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *         privileged access or by a nsecure privileged access.
 828:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @param  Item       : Specifies the item(s) to set attributes on.
 829:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                      This parameter can be a combination of @ref PWR_Items.
 830:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @param  Attributes : Specifies the available attribute(s).
 831:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                      This parameter can be one of @ref PWR_Attributes.
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 48


 832:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @retval None.
 833:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 834:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** void HAL_PWR_ConfigAttributes(uint32_t Item, uint32_t Attributes)
 835:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** {
 770              		.loc 1 835 1 is_stmt 1 view -0
 771              		.cfi_startproc
 772              		@ args = 0, pretend = 0, frame = 0
 773              		@ frame_needed = 0, uses_anonymous_args = 0
 774              		@ link register save eliminated.
 836:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Check the parameters */
 837:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   assert_param(IS_PWR_ITEMS_ATTRIBUTES(Item));
 775              		.loc 1 837 3 view .LVU132
 838:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   assert_param(IS_PWR_ATTRIBUTES(Attributes));
 776              		.loc 1 838 3 view .LVU133
 839:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 840:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 841:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Secure item management (TZEN = 1) */
 842:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   if ((Attributes & PWR_ITEM_ATTR_SEC_PRIV_MASK) == PWR_ITEM_ATTR_SEC_PRIV_MASK)
 843:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   {
 844:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     /* Privilege item management */
 845:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     if ((Attributes & PWR_SEC_PRIV) == PWR_SEC_PRIV)
 846:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     {
 847:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       SET_BIT(PWR->SECCFGR, Item);
 848:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       SET_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_SPRIV);
 849:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     }
 850:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     else
 851:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     {
 852:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       SET_BIT(PWR->SECCFGR, Item);
 853:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       CLEAR_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_SPRIV);
 854:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     }
 855:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   }
 856:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* NSecure item management */
 857:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   else
 858:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   {
 859:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     /* Privilege item management */
 860:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     if ((Attributes & PWR_NSEC_PRIV) == PWR_NSEC_PRIV)
 861:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     {
 862:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       CLEAR_BIT(PWR->SECCFGR, Item);
 863:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       SET_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_NSPRIV);
 864:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     }
 865:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     else
 866:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     {
 867:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       CLEAR_BIT(PWR->SECCFGR, Item);
 868:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       CLEAR_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_NSPRIV);
 869:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     }
 870:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   }
 871:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** #else
 872:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Prevent unused argument(s) compilation warning */
 873:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   UNUSED(Item);
 777              		.loc 1 873 3 view .LVU134
 874:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 875:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* NSecure item management (TZEN = 0) */
 876:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   if ((Attributes & PWR_ITEM_ATTR_NSEC_PRIV_MASK) == PWR_ITEM_ATTR_NSEC_PRIV_MASK)
 778              		.loc 1 876 3 view .LVU135
 779              		.loc 1 876 6 is_stmt 0 view .LVU136
 780 0000 11F0100F 		tst	r1, #16
 781 0004 08D0     		beq	.L65
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 49


 877:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   {
 878:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     /* Privilege item management */
 879:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     if ((Attributes & PWR_NSEC_PRIV) == PWR_NSEC_PRIV)
 782              		.loc 1 879 5 is_stmt 1 view .LVU137
 783              		.loc 1 879 21 is_stmt 0 view .LVU138
 784 0006 01F01101 		and	r1, r1, #17
 785              	.LVL23:
 786              		.loc 1 879 8 view .LVU139
 787 000a 1129     		cmp	r1, #17
 788 000c 05D0     		beq	.L68
 880:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     {
 881:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       SET_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_NSPRIV);
 882:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     }
 883:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     else
 884:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     {
 885:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****       CLEAR_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_NSPRIV);
 789              		.loc 1 885 7 is_stmt 1 view .LVU140
 790 000e 064A     		ldr	r2, .L69
 791 0010 536B     		ldr	r3, [r2, #52]
 792 0012 23F00203 		bic	r3, r3, #2
 793 0016 5363     		str	r3, [r2, #52]
 794              	.L65:
 886:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     }
 887:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   }
 888:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** #endif /* __ARM_FEATURE_CMSE */
 889:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** }
 795              		.loc 1 889 1 is_stmt 0 view .LVU141
 796 0018 7047     		bx	lr
 797              	.L68:
 881:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     }
 798              		.loc 1 881 7 is_stmt 1 view .LVU142
 799 001a 034A     		ldr	r2, .L69
 800 001c 536B     		ldr	r3, [r2, #52]
 801 001e 43F00203 		orr	r3, r3, #2
 802 0022 5363     		str	r3, [r2, #52]
 803 0024 7047     		bx	lr
 804              	.L70:
 805 0026 00BF     		.align	2
 806              	.L69:
 807 0028 00080246 		.word	1174538240
 808              		.cfi_endproc
 809              	.LFE357:
 811              		.section	.text.HAL_PWR_GetConfigAttributes,"ax",%progbits
 812              		.align	1
 813              		.global	HAL_PWR_GetConfigAttributes
 814              		.syntax unified
 815              		.thumb
 816              		.thumb_func
 818              	HAL_PWR_GetConfigAttributes:
 819              	.LVL24:
 820              	.LFB358:
 890:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 891:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** /**
 892:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @brief  Get attribute(s) of a PWR item.
 893:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @param  Item        : Specifies the item(s) to get attributes of.
 894:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                       This parameter can be one of @ref PWR_Items.
 895:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @param  pAttributes : Pointer to return attribute(s).
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 50


 896:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *                       Returned value could be one of @ref PWR_Attributes.
 897:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   * @retval HAL Status.
 898:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   */
 899:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** HAL_StatusTypeDef HAL_PWR_GetConfigAttributes(uint32_t Item, uint32_t *pAttributes)
 900:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** {
 821              		.loc 1 900 1 view -0
 822              		.cfi_startproc
 823              		@ args = 0, pretend = 0, frame = 0
 824              		@ frame_needed = 0, uses_anonymous_args = 0
 825              		@ link register save eliminated.
 901:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   uint32_t attributes;
 826              		.loc 1 901 3 view .LVU144
 902:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 903:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Check attribute pointer */
 904:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   if (pAttributes == NULL)
 827              		.loc 1 904 3 view .LVU145
 828              		.loc 1 904 6 is_stmt 0 view .LVU146
 829 0000 0B46     		mov	r3, r1
 830 0002 51B1     		cbz	r1, .L74
 905:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   {
 906:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     return HAL_ERROR;
 907:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   }
 908:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 909:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Check the parameter */
 910:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   assert_param(IS_PWR_ITEMS_ATTRIBUTES(Item));
 831              		.loc 1 910 3 is_stmt 1 view .LVU147
 911:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 912:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 913:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Check item security */
 914:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   if ((PWR->SECCFGR & Item) == Item)
 915:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   {
 916:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     /* Get Secure privileges attribute */
 917:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     attributes = ((PWR->PRIVCFGR & PWR_PRIVCFGR_SPRIV) == 0U) ? PWR_SEC_NPRIV : PWR_SEC_PRIV;
 918:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   }
 919:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   else
 920:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   {
 921:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     /* Get Non-Secure privileges attribute */
 922:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****     attributes = ((PWR->PRIVCFGR & PWR_PRIVCFGR_NSPRIV) == 0U) ? PWR_NSEC_NPRIV : PWR_NSEC_PRIV;
 923:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   }
 924:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** #else
 925:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* Get Non-Secure privileges attribute */
 926:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   attributes = ((PWR->PRIVCFGR & PWR_PRIVCFGR_NSPRIV) == 0U) ? PWR_NSEC_NPRIV : PWR_NSEC_PRIV;
 832              		.loc 1 926 3 view .LVU148
 833              		.loc 1 926 21 is_stmt 0 view .LVU149
 834 0004 064A     		ldr	r2, .L76
 835 0006 526B     		ldr	r2, [r2, #52]
 836              		.loc 1 926 79 view .LVU150
 837 0008 12F0020F 		tst	r2, #2
 838 000c 03D1     		bne	.L75
 839 000e 1022     		movs	r2, #16
 840              	.L73:
 841              	.LVL25:
 927:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** #endif /* __ARM_FEATURE_CMSE */
 928:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 929:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   /* return value */
 930:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   *pAttributes = attributes;
 842              		.loc 1 930 3 is_stmt 1 discriminator 4 view .LVU151
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 51


 843              		.loc 1 930 16 is_stmt 0 discriminator 4 view .LVU152
 844 0010 1A60     		str	r2, [r3]
 931:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** 
 932:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   return HAL_OK;
 845              		.loc 1 932 3 is_stmt 1 discriminator 4 view .LVU153
 846              		.loc 1 932 10 is_stmt 0 discriminator 4 view .LVU154
 847 0012 0020     		movs	r0, #0
 848              	.LVL26:
 849              		.loc 1 932 10 discriminator 4 view .LVU155
 850 0014 7047     		bx	lr
 851              	.LVL27:
 852              	.L75:
 926:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** #endif /* __ARM_FEATURE_CMSE */
 853              		.loc 1 926 79 view .LVU156
 854 0016 1122     		movs	r2, #17
 855 0018 FAE7     		b	.L73
 856              	.L74:
 906:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c ****   }
 857              		.loc 1 906 12 view .LVU157
 858 001a 0120     		movs	r0, #1
 859              	.LVL28:
 933:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_pwr.c **** }
 860              		.loc 1 933 1 view .LVU158
 861 001c 7047     		bx	lr
 862              	.L77:
 863 001e 00BF     		.align	2
 864              	.L76:
 865 0020 00080246 		.word	1174538240
 866              		.cfi_endproc
 867              	.LFE358:
 869              		.text
 870              	.Letext0:
 871              		.file 3 "c:\\users\\ya\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpack-
 872              		.file 4 "c:\\users\\ya\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpack-
 873              		.file 5 "Drivers/CMSIS/Include/core_cm33.h"
 874              		.file 6 "Drivers/CMSIS/Device/ST/STM32U5xx/Include/stm32u575xx.h"
 875              		.file 7 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_def.h"
 876              		.file 8 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_pwr.h"
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 52


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32u5xx_hal_pwr.c
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:22     .text.HAL_PWR_DeInit:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:28     .text.HAL_PWR_DeInit:0000000000000000 HAL_PWR_DeInit
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:41     .text.HAL_PWR_EnableBkUpAccess:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:47     .text.HAL_PWR_EnableBkUpAccess:0000000000000000 HAL_PWR_EnableBkUpAccess
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:64     .text.HAL_PWR_EnableBkUpAccess:000000000000000c $d
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:69     .text.HAL_PWR_DisableBkUpAccess:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:75     .text.HAL_PWR_DisableBkUpAccess:0000000000000000 HAL_PWR_DisableBkUpAccess
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:92     .text.HAL_PWR_DisableBkUpAccess:000000000000000c $d
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:97     .text.HAL_PWR_ConfigPVD:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:103    .text.HAL_PWR_ConfigPVD:0000000000000000 HAL_PWR_ConfigPVD
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:211    .text.HAL_PWR_ConfigPVD:000000000000009c $d
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:217    .text.HAL_PWR_EnablePVD:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:223    .text.HAL_PWR_EnablePVD:0000000000000000 HAL_PWR_EnablePVD
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:240    .text.HAL_PWR_EnablePVD:000000000000000c $d
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:245    .text.HAL_PWR_DisablePVD:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:251    .text.HAL_PWR_DisablePVD:0000000000000000 HAL_PWR_DisablePVD
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:268    .text.HAL_PWR_DisablePVD:000000000000000c $d
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:273    .text.HAL_PWR_EnableWakeUpPin:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:279    .text.HAL_PWR_EnableWakeUpPin:0000000000000000 HAL_PWR_EnableWakeUpPin
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:359    .text.HAL_PWR_EnableWakeUpPin:0000000000000040 $d
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:366    .text.HAL_PWR_DisableWakeUpPin:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:372    .text.HAL_PWR_DisableWakeUpPin:0000000000000000 HAL_PWR_DisableWakeUpPin
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:394    .text.HAL_PWR_DisableWakeUpPin:0000000000000010 $d
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:399    .text.HAL_PWR_EnterSLEEPMode:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:405    .text.HAL_PWR_EnterSLEEPMode:0000000000000000 HAL_PWR_EnterSLEEPMode
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:453    .text.HAL_PWR_EnterSLEEPMode:000000000000001c $d
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:458    .text.HAL_PWR_EnterSTOPMode:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:464    .text.HAL_PWR_EnterSTOPMode:0000000000000000 HAL_PWR_EnterSTOPMode
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:523    .text.HAL_PWR_EnterSTOPMode:0000000000000030 $d
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:529    .text.HAL_PWR_EnterSTANDBYMode:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:535    .text.HAL_PWR_EnterSTANDBYMode:0000000000000000 HAL_PWR_EnterSTANDBYMode
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:565    .text.HAL_PWR_EnterSTANDBYMode:000000000000001c $d
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:571    .text.HAL_PWR_EnableSleepOnExit:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:577    .text.HAL_PWR_EnableSleepOnExit:0000000000000000 HAL_PWR_EnableSleepOnExit
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:594    .text.HAL_PWR_EnableSleepOnExit:000000000000000c $d
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:599    .text.HAL_PWR_DisableSleepOnExit:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:605    .text.HAL_PWR_DisableSleepOnExit:0000000000000000 HAL_PWR_DisableSleepOnExit
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:622    .text.HAL_PWR_DisableSleepOnExit:000000000000000c $d
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:627    .text.HAL_PWR_EnableSEVOnPend:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:633    .text.HAL_PWR_EnableSEVOnPend:0000000000000000 HAL_PWR_EnableSEVOnPend
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:650    .text.HAL_PWR_EnableSEVOnPend:000000000000000c $d
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:655    .text.HAL_PWR_DisableSEVOnPend:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:661    .text.HAL_PWR_DisableSEVOnPend:0000000000000000 HAL_PWR_DisableSEVOnPend
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:678    .text.HAL_PWR_DisableSEVOnPend:000000000000000c $d
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:683    .text.HAL_PWR_PVDCallback:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:689    .text.HAL_PWR_PVDCallback:0000000000000000 HAL_PWR_PVDCallback
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:702    .text.HAL_PWR_PVD_IRQHandler:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:708    .text.HAL_PWR_PVD_IRQHandler:0000000000000000 HAL_PWR_PVD_IRQHandler
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:756    .text.HAL_PWR_PVD_IRQHandler:0000000000000024 $d
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:761    .text.HAL_PWR_ConfigAttributes:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:767    .text.HAL_PWR_ConfigAttributes:0000000000000000 HAL_PWR_ConfigAttributes
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:807    .text.HAL_PWR_ConfigAttributes:0000000000000028 $d
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:812    .text.HAL_PWR_GetConfigAttributes:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:818    .text.HAL_PWR_GetConfigAttributes:0000000000000000 HAL_PWR_GetConfigAttributes
C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s:865    .text.HAL_PWR_GetConfigAttributes:0000000000000020 $d
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccjJAsk8.s 			page 53



NO UNDEFINED SYMBOLS
