Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (win64) Build 2580384 Sat Jun 29 08:12:21 MDT 2019
| Date         : Fri Apr  3 10:00:53 2020
| Host         : DESKTOP-6J0J3T6 running 64-bit major release  (build 9200)
| Command      : report_methodology -file Latch_top_methodology_drc_routed.rpt -pb Latch_top_methodology_drc_routed.pb -rpx Latch_top_methodology_drc_routed.rpx
| Design       : Latch_top
| Device       : xc7a15tcpg236-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_Latch_top
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 4
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch | 4          |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch SV_LATCH/q_reg[0] cannot be properly analyzed as its control pin SV_LATCH/q_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch SV_LATCH/q_reg[1] cannot be properly analyzed as its control pin SV_LATCH/q_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch SV_LATCH/q_reg[2] cannot be properly analyzed as its control pin SV_LATCH/q_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch SV_LATCH/q_reg[3] cannot be properly analyzed as its control pin SV_LATCH/q_reg[3]/G is not reached by a timing clock
Related violations: <none>


