Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1.1 (win64) Build 2580384 Sat Jun 29 08:12:21 MDT 2019
| Date             : Fri Sep 13 20:37:06 2019
| Host             : ColinKeenan-PC running 64-bit major release  (build 9200)
| Command          : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
| Design           : main
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.473        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.374        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 82.8         |
| Junction Temperature (C) | 27.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.011 |       29 |       --- |             --- |
| Slice Logic    |     0.003 |      235 |       --- |             --- |
|   LUT as Logic |     0.002 |      103 |     63400 |            0.16 |
|   CARRY4       |    <0.001 |       24 |     15850 |            0.15 |
|   Register     |    <0.001 |       66 |    126800 |            0.05 |
|   F7/F8 Muxes  |    <0.001 |        9 |     63400 |            0.01 |
|   Others       |     0.000 |       21 |       --- |             --- |
| Signals        |     0.008 |      201 |       --- |             --- |
| PLL            |     0.266 |        4 |         6 |           66.67 |
| I/O            |     0.087 |       32 |       210 |           15.24 |
| Static Power   |     0.098 |          |           |                 |
| Total          |     0.473 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.046 |       0.030 |      0.016 |
| Vccaux    |       1.800 |     0.165 |       0.147 |      0.018 |
| Vcco33    |       3.300 |     0.028 |       0.024 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------+-------------------------------------+-----------------+
| Clock                    | Domain                              | Constraint (ns) |
+--------------------------+-------------------------------------+-----------------+
| base_wizard/inst/clk_in1 | sys_clock_IBUF                      |            10.0 |
| clk_out1_clk_wiz_0       | base_wizard/inst/clk_out1           |           160.0 |
| clk_out1_clk_wiz_0       | base_wizard/inst/clk_out1_clk_wiz_0 |           160.0 |
| clk_out1_clk_wiz_0_7     | clk_group1/inst/clk_out1_clk_wiz_0  |           160.0 |
| clk_out1_clk_wiz_0_8     | clk_group2/inst/clk_out1_clk_wiz_0  |           160.0 |
| clk_out1_clk_wiz_0_9     | clk_group3/inst/clk_out1_clk_wiz_0  |           160.0 |
| clk_out2_clk_wiz_0       | base_wizard/inst/clk_out2           |            66.3 |
| clk_out2_clk_wiz_0       | base_wizard/inst/clk_out2_clk_wiz_0 |            66.3 |
| clk_out2_clk_wiz_0_7     | clk_group1/inst/clk_out2_clk_wiz_0  |            66.3 |
| clk_out2_clk_wiz_0_8     | clk_group2/inst/clk_out2_clk_wiz_0  |            66.3 |
| clk_out2_clk_wiz_0_9     | clk_group3/inst/clk_out2_clk_wiz_0  |            66.3 |
| clk_out3_clk_wiz_0       | base_wizard/inst/clk_out3           |            20.0 |
| clk_out3_clk_wiz_0       | base_wizard/inst/clk_out3_clk_wiz_0 |            20.0 |
| clk_out3_clk_wiz_0_7     | clk_group1/inst/clk_out3_clk_wiz_0  |            20.0 |
| clk_out3_clk_wiz_0_8     | clk_group2/inst/clk_out3_clk_wiz_0  |            20.0 |
| clk_out3_clk_wiz_0_9     | clk_group3/inst/clk_out3_clk_wiz_0  |            20.0 |
| clk_out4_clk_wiz_0_7     | clk_group1/inst/clk_out4_clk_wiz_0  |             6.3 |
| clk_out4_clk_wiz_0_8     | clk_group2/inst/clk_out4_clk_wiz_0  |             6.3 |
| clk_out4_clk_wiz_0_9     | clk_group3/inst/clk_out4_clk_wiz_0  |             6.3 |
| clk_out5_clk_wiz_0_7     | clk_group1/inst/clk_out5_clk_wiz_0  |             3.7 |
| clk_out5_clk_wiz_0_8     | clk_group2/inst/clk_out5_clk_wiz_0  |             3.7 |
| clk_out6_clk_wiz_0_7     | clk_group1/inst/clk_out6_clk_wiz_0  |             2.5 |
| clk_out6_clk_wiz_0_8     | clk_group2/inst/clk_out6_clk_wiz_0  |             2.5 |
| clkfbout_clk_wiz_0       | base_wizard/inst/clkfbout_clk_wiz_0 |            10.0 |
| clkfbout_clk_wiz_0_7     | clk_group1/inst/clkfbout_clk_wiz_0  |            10.0 |
| clkfbout_clk_wiz_0_8     | clk_group2/inst/clkfbout_clk_wiz_0  |            10.0 |
| clkfbout_clk_wiz_0_9     | clk_group3/inst/clkfbout_clk_wiz_0  |            10.0 |
+--------------------------+-------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| main                |     0.374 |
|   base_wizard       |     0.087 |
|     inst            |     0.087 |
|   clk_group1        |     0.054 |
|     inst            |     0.054 |
|   clk_group2        |     0.058 |
|     inst            |     0.058 |
|   clk_group3        |     0.069 |
|     inst            |     0.069 |
|   clock_400hz       |     0.001 |
|   clock_spikestrip1 |     0.014 |
|   counter_1_bit     |     0.002 |
|   decoder_counter   |     0.002 |
+---------------------+-----------+


