# This is a Makefile
# It is used for building and managing software projects

# Specify variable names and their values
# These can be used in later commands
# $(...) signifies a variable
CC := gcc
CFLAGS := -Wall -g
SOURCES := main.c utils.c

# Define targets and their dependencies
# : signifies dependencies
# If the dependencies are newer than the target
# then the target will be executed
main: $(SOURCES)
	$(CC) $(CFLAGS) $^ -o $@

# Target for cleaning up object files and executables
clean:
	rm -f main *.o