\doxysection{stm32g030xx.\+h}
\hypertarget{stm32g030xx_8h_source}{}\label{stm32g030xx_8h_source}\index{Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h@{Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h}}
\mbox{\hyperlink{stm32g030xx_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00035\ \textcolor{preprocessor}{\#ifndef\ STM32G030xx\_H}}
\DoxyCodeLine{00036\ \textcolor{preprocessor}{\#define\ STM32G030xx\_H}}
\DoxyCodeLine{00037\ }
\DoxyCodeLine{00038\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00039\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00040\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_cplusplus\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00041\ }
\DoxyCodeLine{00049\ \textcolor{preprocessor}{\#define\ \_\_CM0PLUS\_REV\ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ }}
\DoxyCodeLine{00050\ \textcolor{preprocessor}{\#define\ \_\_MPU\_PRESENT\ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ }}
\DoxyCodeLine{00051\ \textcolor{preprocessor}{\#define\ \_\_VTOR\_PRESENT\ \ \ \ \ \ \ \ \ \ \ \ 1U\ }}
\DoxyCodeLine{00052\ \textcolor{preprocessor}{\#define\ \_\_NVIC\_PRIO\_BITS\ \ \ \ \ \ \ \ \ \ 2U\ }}
\DoxyCodeLine{00053\ \textcolor{preprocessor}{\#define\ \_\_Vendor\_SysTickConfig\ \ \ \ 0U\ }}
\DoxyCodeLine{00069\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00070\ \{}
\DoxyCodeLine{00071\ \textcolor{comment}{/******\ \ Cortex-\/M0+\ Processor\ Exceptions\ Numbers\ ***************************************************************/}}
\DoxyCodeLine{00072\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{NonMaskableInt\_IRQn}}\ \ \ \ \ \ \ \ \ =\ -\/14,\ \ \ \ }
\DoxyCodeLine{00073\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{HardFault\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/13,\ \ \ \ }
\DoxyCodeLine{00074\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/5,\ \ \ \ \ }
\DoxyCodeLine{00075\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{PendSV\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/2,\ \ \ \ \ }
\DoxyCodeLine{00076\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/1,\ \ \ \ \ }
\DoxyCodeLine{00077\ \textcolor{comment}{/******\ \ STM32G0xxxx\ specific\ Interrupt\ Numbers\ ****************************************************************/}}
\DoxyCodeLine{00078\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0,\ \ \ \ \ \ }
\DoxyCodeLine{00079\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adb9304ebbf89eacbf6481e8388605ee0}{RTC\_TAMP\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 2,\ \ \ \ \ \ }
\DoxyCodeLine{00080\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 3,\ \ \ \ \ \ }
\DoxyCodeLine{00081\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 4,\ \ \ \ \ \ }
\DoxyCodeLine{00082\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79}{EXTI0\_1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 5,\ \ \ \ \ \ }
\DoxyCodeLine{00083\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f}{EXTI2\_3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 6,\ \ \ \ \ \ }
\DoxyCodeLine{00084\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462}{EXTI4\_15\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 7,\ \ \ \ \ \ }
\DoxyCodeLine{00085\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\_Channel1\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 9,\ \ \ \ \ \ }
\DoxyCodeLine{00086\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71}{DMA1\_Channel2\_3\_IRQn}}\ \ \ \ \ \ \ \ =\ 10,\ \ \ \ \ }
\DoxyCodeLine{00087\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac2121a3f5f5845f265d44f40ef1e8aae}{DMA1\_Ch4\_5\_DMAMUX1\_OVR\_IRQn}}\ =\ 11,\ \ \ \ \ }
\DoxyCodeLine{00088\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb}{ADC1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 12,\ \ \ \ \ }
\DoxyCodeLine{00089\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5}{TIM1\_BRK\_UP\_TRG\_COM\_IRQn}}\ \ \ \ =\ 13,\ \ \ \ \ }
\DoxyCodeLine{00090\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\_CC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 14,\ \ \ \ \ }
\DoxyCodeLine{00091\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 16,\ \ \ \ \ }
\DoxyCodeLine{00092\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f}{TIM14\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 19,\ \ \ \ \ }
\DoxyCodeLine{00093\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb}{TIM16\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 21,\ \ \ \ \ }
\DoxyCodeLine{00094\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d}{TIM17\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 22,\ \ \ \ \ }
\DoxyCodeLine{00095\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398}{I2C1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 23,\ \ \ \ \ }
\DoxyCodeLine{00096\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d}{I2C2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 24,\ \ \ \ \ }
\DoxyCodeLine{00097\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 25,\ \ \ \ \ }
\DoxyCodeLine{00098\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 26,\ \ \ \ \ }
\DoxyCodeLine{00099\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 27,\ \ \ \ \ }
\DoxyCodeLine{00100\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 28,\ \ \ \ \ }
\DoxyCodeLine{00101\ \}\ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}};}
\DoxyCodeLine{00102\ }
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{core__cm0plus_8h}{core\_cm0plus.h}}"{}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Cortex-\/M0+\ processor\ and\ core\ peripherals\ */}}
\DoxyCodeLine{00108\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{system__stm32g0xx_8h}{system\_stm32g0xx.h}}"{}}}
\DoxyCodeLine{00109\ \textcolor{preprocessor}{\#include\ <stdint.h>}}
\DoxyCodeLine{00110\ }
\DoxyCodeLine{00118\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00119\ \{}
\DoxyCodeLine{00120\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00121\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00122\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00123\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00124\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00125\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ad969d65fa03d3b7940bbc4250b773893}{SMPR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00126\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};\ \ \ \ }
\DoxyCodeLine{00127\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};\ \ \ \ }
\DoxyCodeLine{00128\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ad139fa9e5542db020f0ce814de2c1b1c}{AWD1TR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00129\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ad83ed5678d6c82b7e5568ce5cc709dab}{AWD2TR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00130\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a0ffde5fc9674bafc8a44e80cf36953a3}{CHSELR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00131\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a44ec8f93c3fb4a0580844b2a55ad0166}{AWD3TR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00132\ \ \ \ \ \ \ \ uint32\_t\ RESERVED3[4];\ }
\DoxyCodeLine{00133\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00134\ \ \ \ \ \ \ \ uint32\_t\ RESERVED4[23];}
\DoxyCodeLine{00135\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_aee443a628cc2914005393b723b836c2a}{AWD2CR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00136\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ab06ef5ee40897c98320733b78b837768}{AWD3CR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00137\ \ \ \ \ \ \ \ uint32\_t\ RESERVED5[3];\ }
\DoxyCodeLine{00138\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ab52af14ef01c38de4adde4332a217421}{CALFACT}};\ \ \ \ \ \ }
\DoxyCodeLine{00139\ \}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}};}
\DoxyCodeLine{00140\ }
\DoxyCodeLine{00141\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00142\ \{}
\DoxyCodeLine{00143\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00144\ \}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}};}
\DoxyCodeLine{00145\ }
\DoxyCodeLine{00146\ \textcolor{comment}{/*\ Legacy\ registers\ naming\ */}}
\DoxyCodeLine{00147\ \textcolor{preprocessor}{\#define\ TR1\ \ \ \ \ AWD1TR}}
\DoxyCodeLine{00148\ \textcolor{preprocessor}{\#define\ TR2\ \ \ \ \ AWD2TR}}
\DoxyCodeLine{00149\ \textcolor{preprocessor}{\#define\ TR3\ \ \ \ \ AWD3TR}}
\DoxyCodeLine{00150\ }
\DoxyCodeLine{00151\ }
\DoxyCodeLine{00152\ }
\DoxyCodeLine{00153\ }
\DoxyCodeLine{00157\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00158\ \{}
\DoxyCodeLine{00159\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_r_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00160\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_r_c___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}{IDR}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00161\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_r_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00162\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_c_r_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};\ \ \ \ \ \ }
\DoxyCodeLine{00163\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_r_c___type_def_af29f59e3e9149946df6717c205eaac7c}{INIT}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00164\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_r_c___type_def_a9037a11797290aef4ac48048c07e2e89}{POL}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00165\ \}\ \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\_TypeDef}};}
\DoxyCodeLine{00166\ }
\DoxyCodeLine{00167\ }
\DoxyCodeLine{00171\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00172\ \{}
\DoxyCodeLine{00173\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_b_g___type_def_a24df28d0e440321b21f6f07b3bb93dea}{IDCODE}};\ \ \ \ \ \ }
\DoxyCodeLine{00174\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_b_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00175\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_b_g___type_def_a2089cf326ba112b24ab3d49e481ade19}{APBFZ1}};\ \ \ \ \ \ }
\DoxyCodeLine{00176\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_b_g___type_def_a92d1ff22a51d7e9f0753b46ffb8c892c}{APBFZ2}};\ \ \ \ \ \ }
\DoxyCodeLine{00177\ \}\ \mbox{\hyperlink{struct_d_b_g___type_def}{DBG\_TypeDef}};}
\DoxyCodeLine{00178\ }
\DoxyCodeLine{00182\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00183\ \{}
\DoxyCodeLine{00184\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00185\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___channel___type_def_aae019365e4288337da20775971c1a123}{CNDTR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00186\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___channel___type_def_a07aacf332c9bf310ff5be02140f892e1}{CPAR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00187\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___channel___type_def_ab51edd49cb9294ebe2db18fb5cf399dd}{CMAR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00188\ \}\ \mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}};}
\DoxyCodeLine{00189\ }
\DoxyCodeLine{00190\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00191\ \{}
\DoxyCodeLine{00192\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00193\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00194\ \}\ \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}};}
\DoxyCodeLine{00195\ }
\DoxyCodeLine{00199\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00200\ \{}
\DoxyCodeLine{00201\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00202\ \}\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\_Channel\_TypeDef}};}
\DoxyCodeLine{00203\ }
\DoxyCodeLine{00204\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00205\ \{}
\DoxyCodeLine{00206\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00207\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def_ac011ddcfe531f8e16787ea851c1f3667}{CFR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00208\ \}\mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def}{DMAMUX\_ChannelStatus\_TypeDef}};}
\DoxyCodeLine{00209\ }
\DoxyCodeLine{00210\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00211\ \{}
\DoxyCodeLine{00212\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def_af617ec455f55f9d75a3cd87886ed0db2}{RGCR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00213\ \}\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\_RequestGen\_TypeDef}};}
\DoxyCodeLine{00214\ }
\DoxyCodeLine{00215\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00216\ \{}
\DoxyCodeLine{00217\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def_acd15854a6b0590daecbc44dd3e4e0bff}{RGSR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00218\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def_a38d23c49e57da98eddc7e80805a53d01}{RGCFR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00219\ \}\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def}{DMAMUX\_RequestGenStatus\_TypeDef}};}
\DoxyCodeLine{00220\ }
\DoxyCodeLine{00224\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00225\ \{}
\DoxyCodeLine{00226\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a9977ed8528793541e579a317b264e657}{RTSR1}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00227\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_af19a6271cc16f9052ca5b8933fdedec2}{FTSR1}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00228\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a1505a648822329eafa565c3fd5589b6c}{SWIER1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00229\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a1eb631cba78cb1fd8e5ec3dcb7973650}{RPR1}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00230\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a4a8f8dd71bbf5746ce38d7c02e3dd974}{FPR1}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00231\ \ \ \ \ \ \ \ uint32\_t\ RESERVED1[3];\ \ \ }
\DoxyCodeLine{00232\ \ \ \ \ \ \ \ uint32\_t\ RESERVED2[5];\ \ \ }
\DoxyCodeLine{00233\ \ \ \ \ \ \ \ uint32\_t\ RESERVED3[11];\ \ }
\DoxyCodeLine{00234\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ EXTICR[4];\ \ \ \ \ \ }
\DoxyCodeLine{00235\ \ \ \ \ \ \ \ uint32\_t\ RESERVED4[4];\ \ \ }
\DoxyCodeLine{00236\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a86124759eb82b2816e3b8e19e578ae23}{IMR1}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00237\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a35cb1cf342522c35163ca68d129225bb}{EMR1}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00238\ \}\ \mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\_TypeDef}};}
\DoxyCodeLine{00239\ }
\DoxyCodeLine{00243\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00244\ \{}
\DoxyCodeLine{00245\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea}{ACR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00246\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};\ \ \ \ }
\DoxyCodeLine{00247\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a84c491be6c66b1d5b6a2efd0740b3d0c}{KEYR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00248\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423}{OPTKEYR}};\ \ \ \ \ \ }
\DoxyCodeLine{00249\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00250\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00251\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_abe203f827d2e33c7f162e4170b6dfdb3}{ECCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00252\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};\ \ \ \ }
\DoxyCodeLine{00253\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a0a5451bd489a6183347939eecfb69b14}{OPTR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00254\ \ \ \ \ \ \ \ uint32\_t\ RESERVED3[2];\ }
\DoxyCodeLine{00255\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a503024fb8ce3251295cb464cb2fc296a}{WRP1AR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00256\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a6c4436204616aa7b8494c93cc3a58cee}{WRP1BR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00257\ \ \ \ \ \ \ \ uint32\_t\ RESERVED4[2];\ }
\DoxyCodeLine{00258\ \}\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\_TypeDef}};}
\DoxyCodeLine{00259\ }
\DoxyCodeLine{00263\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00264\ \{}
\DoxyCodeLine{00265\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a2b671a94c63a612f81e0e9de8152d01c}{MODER}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00266\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a9543592bda60cb5261075594bdeedac9}{OTYPER}};\ \ \ \ \ \ }
\DoxyCodeLine{00267\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a328d16cc6213783ede54e4059ffd50a3}{OSPEEDR}};\ \ \ \ \ }
\DoxyCodeLine{00268\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_abeed38529bd7b8de082e490e5d4f1727}{PUPDR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00269\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}{IDR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00270\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}{ODR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00271\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_ac25dd6b9e3d55e17589195b461c5ec80}{BSRR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00272\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}{LCKR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00273\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ AFR[2];\ \ \ \ \ \ }
\DoxyCodeLine{00274\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a092e59d908b2ca112e31047e942340cb}{BRR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00275\ \}\ \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\_TypeDef}};}
\DoxyCodeLine{00276\ }
\DoxyCodeLine{00277\ }
\DoxyCodeLine{00281\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00282\ \{}
\DoxyCodeLine{00283\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00284\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00285\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a08b4be0d626a00f26bc295b379b3bba6}{OAR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00286\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_ab5c57ffed0351fa064038939a6c0bbf6}{OAR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00287\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a5576a30ffbe0a0800ce7788610327677}{TIMINGR}};\ \ \ \ \ }
\DoxyCodeLine{00288\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a95187d83f061ebbddd8668d0db3fbaa5}{TIMEOUTR}};\ \ \ \ }
\DoxyCodeLine{00289\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00290\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00291\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_af427631ab4515bb1f16bf5869682c18b}{PECR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00292\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a9bf29a9104cb5569823ab892174f9c8c}{RXDR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00293\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}{TXDR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00294\ \}\ \mbox{\hyperlink{struct_i2_c___type_def}{I2C\_TypeDef}};}
\DoxyCodeLine{00295\ }
\DoxyCodeLine{00299\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00300\ \{}
\DoxyCodeLine{00301\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i_w_d_g___type_def_a2f692354bde770f2a5e3e1b294ec064b}{KR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00302\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i_w_d_g___type_def_af8d25514079514d38c104402f46470af}{PR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00303\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i_w_d_g___type_def_a7015e1046dbd3ea8783b33dc11a69e52}{RLR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00304\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00305\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i_w_d_g___type_def_a794a46a7a95dca7444f7a797a4f6aa2a}{WINR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00306\ \}\ \mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\_TypeDef}};}
\DoxyCodeLine{00307\ }
\DoxyCodeLine{00308\ }
\DoxyCodeLine{00309\ }
\DoxyCodeLine{00313\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00314\ \{}
\DoxyCodeLine{00315\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00316\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}};\ \ \ \ }
\DoxyCodeLine{00317\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_add5b8e29a64c55dcd65ca4201118e9d1}{CR3}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00318\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_aad73b4746976ca75f784db4062482f07}{CR4}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00319\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_acefca4fd83c4b7846ae6d3cfe7bb8df9}{SR1}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00320\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a89623ee198737b29dc0a803310605a83}{SR2}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00321\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a64a95891ad3e904dd5548112539c1c98}{SCR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00322\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};\ \ \ \ }
\DoxyCodeLine{00323\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_aeead890c47f378dffcb852b99d303ee6}{PUCRA}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00324\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a2676bf9a592b8a6befd85ae98ea597b0}{PDCRA}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00325\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_ab72f8959a6bd611677cd4afbe9cf07d9}{PUCRB}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00326\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a1bc6c88bc9f84bd8b0f527cb86bfabe0}{PDCRB}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00327\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a5c4eba2c90ea7bf1ceb653301a77e8bf}{PUCRC}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00328\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a8b419b22309c807ea4e6f1121c1afc12}{PDCRC}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00329\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a99ccf6e37f84fddafa77b8f7e10f5b85}{PUCRD}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00330\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a0c82c09f5896fc28b5455f2ae5fcb1b1}{PDCRD}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00331\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};\ \ \ \ }
\DoxyCodeLine{00332\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}};\ \ \ \ }
\DoxyCodeLine{00333\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a6e7e6d82ae35200fb60f9b235d9774a1}{PUCRF}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00334\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_ac0307ace68686dbf855a02f79b593a95}{PDCRF}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00335\ \}\ \mbox{\hyperlink{struct_p_w_r___type_def}{PWR\_TypeDef}};}
\DoxyCodeLine{00336\ }
\DoxyCodeLine{00340\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00341\ \{}
\DoxyCodeLine{00342\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00343\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a056687364a883b087fc5664830563cad}{ICSCR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00344\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00345\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd}{PLLCFGR}};\ \ \ \ \ }
\DoxyCodeLine{00346\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_ab08951d2511e8867d6f97c25bde8848b}{RESERVED0}};\ \ \ }
\DoxyCodeLine{00347\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a4ef165756193844225b702fa0db10196}{RESERVED1}};\ \ \ }
\DoxyCodeLine{00348\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a197c5ad92b90b5d78ebb04f072983c14}{CIER}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00349\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_af7b2383b3d5fbc21e7356b6cbefc2c0f}{CIFR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00350\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a543aa341a8ebd0ea0c03b89bf0beceff}{CICR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00351\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a7b00c145cb4055a4f2a6d6a5c9d16032}{IOPRSTR}};\ \ \ \ \ }
\DoxyCodeLine{00352\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a0067b334dc6480de6ebe57955248758f}{AHBRSTR}};\ \ \ \ \ }
\DoxyCodeLine{00353\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a2a225d7deb284d61869e781f0e4b9bf0}{APBRSTR1}};\ \ \ \ }
\DoxyCodeLine{00354\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a1fff31666b6c91ee92b955d8bae25159}{APBRSTR2}};\ \ \ \ }
\DoxyCodeLine{00355\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_affd28dc6ddec7885e7b0f2e2631388b1}{IOPENR}};\ \ \ \ \ \ }
\DoxyCodeLine{00356\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_acdf2b32fb3d8dad6bee74bf4cbe25020}{AHBENR}};\ \ \ \ \ \ }
\DoxyCodeLine{00357\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a8a6d19c6a48b5e8e441d30d3776f3861}{APBENR1}};\ \ \ \ \ }
\DoxyCodeLine{00358\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a764beb86862f4347abf4ce90f27aa977}{APBENR2}};\ \ \ \ \ }
\DoxyCodeLine{00359\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a02ffd74ece967afd9be85342469e65b9}{IOPSMENR}};\ \ \ \ }
\DoxyCodeLine{00360\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a33476477ea4cf2eb950970d6c82ded52}{AHBSMENR}};\ \ \ \ }
\DoxyCodeLine{00361\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_aa9a31511acac26ad2064703c21f37a31}{APBSMENR1}};\ \ \ }
\DoxyCodeLine{00362\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a3be663a82f5e76d3c67562c1f9856429}{APBSMENR2}};\ \ \ }
\DoxyCodeLine{00363\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a04dc454e176d50a3a5918b2095880924}{CCIPR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00364\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_ad01f74049d54369c31f8d545194d87a3}{RESERVED2}};\ \ \ }
\DoxyCodeLine{00365\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}{BDCR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00366\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00367\ \}\ \mbox{\hyperlink{struct_r_c_c___type_def}{RCC\_TypeDef}};}
\DoxyCodeLine{00368\ }
\DoxyCodeLine{00372\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00373\ \{}
\DoxyCodeLine{00374\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}{TR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00375\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00376\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}{SSR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00377\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a8fec9e122b923822e7f951cd48cf1d47}{ICSR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00378\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}{PRER}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00379\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}{WUTR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00380\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00381\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}};\ \ \ }
\DoxyCodeLine{00382\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};\ \ \ }
\DoxyCodeLine{00383\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}{WPR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00384\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}{CALR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00385\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}{SHIFTR}};\ \ \ \ \ \ }
\DoxyCodeLine{00386\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}{TSTR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00387\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}{TSDR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00388\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}{TSSSR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00389\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};\ \ \ }
\DoxyCodeLine{00390\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}{ALRMAR}};\ \ \ \ \ \ }
\DoxyCodeLine{00391\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}{ALRMASSR}};\ \ \ \ }
\DoxyCodeLine{00392\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a4e513deb9f58a138ad9f317cc5a3555d}{ALRMBR}};\ \ \ \ \ \ }
\DoxyCodeLine{00393\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a4ef7499da5d5beb1cfc81f7be057a7b2}{ALRMBSSR}};\ \ \ \ }
\DoxyCodeLine{00394\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00395\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a524e134cec519206cb41d0545e382978}{MISR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00396\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}};\ \ \ }
\DoxyCodeLine{00397\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a64a95891ad3e904dd5548112539c1c98}{SCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00398\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00399\ \}\ \mbox{\hyperlink{struct_r_t_c___type_def}{RTC\_TypeDef}};}
\DoxyCodeLine{00400\ }
\DoxyCodeLine{00404\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00405\ \{}
\DoxyCodeLine{00406\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00407\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00408\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}};\ \ \ \ \ \ }
\DoxyCodeLine{00409\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a7b9a396bf60fe92f8ea0713862d9679e}{FLTCR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00410\ \ \ \ \ \ \ \ uint32\_t\ RESERVED1[7];\ \ \ }
\DoxyCodeLine{00411\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00412\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00413\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a524e134cec519206cb41d0545e382978}{MISR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00414\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};\ \ \ \ \ \ }
\DoxyCodeLine{00415\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a64a95891ad3e904dd5548112539c1c98}{SCR}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00416\ \ \ \ \ \ \ \ uint32\_t\ RESERVED3[48];\ \ }
\DoxyCodeLine{00417\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}{BKP0R}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00418\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_af85290529fb82acef7c9fcea3718346c}{BKP1R}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00419\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}{BKP2R}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00420\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}{BKP3R}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00421\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}{BKP4R}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00422\ \}\ \mbox{\hyperlink{struct_t_a_m_p___type_def}{TAMP\_TypeDef}};}
\DoxyCodeLine{00423\ }
\DoxyCodeLine{00427\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00428\ \{}
\DoxyCodeLine{00429\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ \ \ }
\DoxyCodeLine{00430\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ \ \ }
\DoxyCodeLine{00431\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00432\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00433\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_ace450027b4b33f921dd8edd3425a717c}{CRCPR}};\ \ \ \ }
\DoxyCodeLine{00434\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_a2cf9dcd9008924334f20f0dc6b57042e}{RXCRCR}};\ \ \ }
\DoxyCodeLine{00435\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_ab4e4328504fd66285df8264d410deefd}{TXCRCR}};\ \ \ }
\DoxyCodeLine{00436\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}};\ \ }
\DoxyCodeLine{00437\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}};\ \ \ \ }
\DoxyCodeLine{00438\ \}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}};}
\DoxyCodeLine{00439\ }
\DoxyCodeLine{00443\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00444\ \{}
\DoxyCodeLine{00445\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00446\ \ \ \ \ \ \ \ uint32\_t\ RESERVED0[5];\ \ \ }
\DoxyCodeLine{00447\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00448\ \ \ \ \ \ \ \ uint32\_t\ RESERVED1[25];\ \ }
\DoxyCodeLine{00449\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ IT\_LINE\_SR[32];\ }
\DoxyCodeLine{00450\ \}\ \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\_TypeDef}};}
\DoxyCodeLine{00451\ }
\DoxyCodeLine{00455\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00456\ \{}
\DoxyCodeLine{00457\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00458\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00459\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00460\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00461\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00462\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00463\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00464\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00465\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00466\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{CNT}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00467\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a9d4c753f09cbffdbe5c55008f0e8b180}{PSC}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00468\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00469\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_aa1b1b7107fcf35abe39d20f5dfc230ee}{RCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00470\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00471\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00472\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00473\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00474\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00475\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_af6225cb8f4938f98204d11afaffd41c9}{DCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00476\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{DMAR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00477\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a9b85c0208edae4594cbdfcf215573182}{OR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00478\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_aeae3f2752306d96164bb0b895aec60da}{CCMR3}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00479\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a34474d97b298c0bf671b72203ae43713}{CCR5}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00480\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a522126f56497797646c95acb049bfa9c}{CCR6}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00481\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_aaa8b893e1390434a07a70d17ea058223}{AF1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00482\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a3d712f76141c5f21d16d3c55ec7d89a0}{AF2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00483\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a23d4cf627c278273f0b20f88592ae96a}{TISEL}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00484\ \}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}};}
\DoxyCodeLine{00485\ }
\DoxyCodeLine{00489\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00490\ \{}
\DoxyCodeLine{00491\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00492\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00493\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_add5b8e29a64c55dcd65ca4201118e9d1}{CR3}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00494\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a092e59d908b2ca112e31047e942340cb}{BRR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00495\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a5dd0cb6c861eaf26470f56f451c1edbf}{GTPR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00496\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_af702fd1614d8606cf715e9f961f2e381}{RTOR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00497\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_aab90d7451f8af4b6e6fd1de6c72d8f22}{RQR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00498\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00499\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00500\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a8aa81f5cac584bdef4235fcc7e8fa745}{RDR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00501\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a40540a209bca9f0e2045a5748e1803da}{TDR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00502\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_af455f54206b36a7cfd7441501adf7535}{PRESC}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00503\ \}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}};}
\DoxyCodeLine{00504\ }
\DoxyCodeLine{00505\ }
\DoxyCodeLine{00509\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00510\ \{}
\DoxyCodeLine{00511\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_w_w_d_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00512\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_w_w_d_g___type_def_ac011ddcfe531f8e16787ea851c1f3667}{CFR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00513\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_w_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00514\ \}\ \mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\_TypeDef}};}
\DoxyCodeLine{00515\ }
\DoxyCodeLine{00516\ }
\DoxyCodeLine{00524\ \textcolor{preprocessor}{\#define\ FLASH\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (0x08000000UL)\ \ }}
\DoxyCodeLine{00525\ \textcolor{preprocessor}{\#define\ SRAM\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x20000000UL)\ \ }}
\DoxyCodeLine{00526\ \textcolor{preprocessor}{\#define\ PERIPH\_BASE\ \ \ \ \ \ \ \ \ \ \ (0x40000000UL)\ \ }}
\DoxyCodeLine{00527\ \textcolor{preprocessor}{\#define\ IOPORT\_BASE\ \ \ \ \ \ \ \ \ \ \ (0x50000000UL)\ \ }}
\DoxyCodeLine{00528\ \textcolor{preprocessor}{\#define\ SRAM\_SIZE\_MAX\ \ \ \ \ \ \ \ \ (0x00002000UL)\ \ }}
\DoxyCodeLine{00530\ \textcolor{preprocessor}{\#define\ FLASH\_SIZE\ \ \ \ \ \ \ \ \ \ \ \ (((*((uint32\_t\ *)FLASHSIZE\_BASE))\ \&\ (0x007FU))\ <<\ 10U)}}
\DoxyCodeLine{00531\ }
\DoxyCodeLine{00533\ \textcolor{preprocessor}{\#define\ APBPERIPH\_BASE\ \ \ \ \ \ \ \ (PERIPH\_BASE)}}
\DoxyCodeLine{00534\ \textcolor{preprocessor}{\#define\ AHBPERIPH\_BASE\ \ \ \ \ \ \ \ (PERIPH\_BASE\ +\ 0x00020000UL)}}
\DoxyCodeLine{00535\ }
\DoxyCodeLine{00538\ \textcolor{preprocessor}{\#define\ TIM3\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00000400UL)}}
\DoxyCodeLine{00539\ \textcolor{preprocessor}{\#define\ TIM14\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00002000UL)}}
\DoxyCodeLine{00540\ \textcolor{preprocessor}{\#define\ RTC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00002800UL)}}
\DoxyCodeLine{00541\ \textcolor{preprocessor}{\#define\ WWDG\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00002C00UL)}}
\DoxyCodeLine{00542\ \textcolor{preprocessor}{\#define\ IWDG\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00003000UL)}}
\DoxyCodeLine{00543\ \textcolor{preprocessor}{\#define\ SPI2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00003800UL)}}
\DoxyCodeLine{00544\ \textcolor{preprocessor}{\#define\ USART2\_BASE\ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00004400UL)}}
\DoxyCodeLine{00545\ \textcolor{preprocessor}{\#define\ I2C1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00005400UL)}}
\DoxyCodeLine{00546\ \textcolor{preprocessor}{\#define\ I2C2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00005800UL)}}
\DoxyCodeLine{00547\ \textcolor{preprocessor}{\#define\ PWR\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00007000UL)}}
\DoxyCodeLine{00548\ \textcolor{preprocessor}{\#define\ TAMP\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x0000B000UL)}}
\DoxyCodeLine{00549\ \textcolor{preprocessor}{\#define\ SYSCFG\_BASE\ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00010000UL)}}
\DoxyCodeLine{00550\ \textcolor{preprocessor}{\#define\ ADC1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00012400UL)}}
\DoxyCodeLine{00551\ \textcolor{preprocessor}{\#define\ ADC1\_COMMON\_BASE\ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00012708UL)}}
\DoxyCodeLine{00552\ \textcolor{preprocessor}{\#define\ ADC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC1\_COMMON\_BASE)\ }\textcolor{comment}{/*\ Kept\ for\ legacy\ purpose\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00553\ \textcolor{preprocessor}{\#define\ TIM1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00012C00UL)}}
\DoxyCodeLine{00554\ \textcolor{preprocessor}{\#define\ SPI1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00013000UL)}}
\DoxyCodeLine{00555\ \textcolor{preprocessor}{\#define\ USART1\_BASE\ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00013800UL)}}
\DoxyCodeLine{00556\ \textcolor{preprocessor}{\#define\ TIM16\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00014400UL)}}
\DoxyCodeLine{00557\ \textcolor{preprocessor}{\#define\ TIM17\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00014800UL)}}
\DoxyCodeLine{00558\ \textcolor{preprocessor}{\#define\ DBG\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00015800UL)}}
\DoxyCodeLine{00559\ }
\DoxyCodeLine{00560\ }
\DoxyCodeLine{00562\ \textcolor{preprocessor}{\#define\ DMA1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHBPERIPH\_BASE)}}
\DoxyCodeLine{00563\ \textcolor{preprocessor}{\#define\ DMAMUX1\_BASE\ \ \ \ \ \ \ \ \ \ (AHBPERIPH\_BASE\ +\ 0x00000800UL)}}
\DoxyCodeLine{00564\ \textcolor{preprocessor}{\#define\ RCC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHBPERIPH\_BASE\ +\ 0x00001000UL)}}
\DoxyCodeLine{00565\ \textcolor{preprocessor}{\#define\ EXTI\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHBPERIPH\_BASE\ +\ 0x00001800UL)}}
\DoxyCodeLine{00566\ \textcolor{preprocessor}{\#define\ FLASH\_R\_BASE\ \ \ \ \ \ \ \ \ \ (AHBPERIPH\_BASE\ +\ 0x00002000UL)}}
\DoxyCodeLine{00567\ \textcolor{preprocessor}{\#define\ CRC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHBPERIPH\_BASE\ +\ 0x00003000UL)}}
\DoxyCodeLine{00568\ }
\DoxyCodeLine{00569\ }
\DoxyCodeLine{00570\ \textcolor{preprocessor}{\#define\ DMA1\_Channel1\_BASE\ \ \ \ (DMA1\_BASE\ +\ 0x00000008UL)}}
\DoxyCodeLine{00571\ \textcolor{preprocessor}{\#define\ DMA1\_Channel2\_BASE\ \ \ \ (DMA1\_BASE\ +\ 0x0000001CUL)}}
\DoxyCodeLine{00572\ \textcolor{preprocessor}{\#define\ DMA1\_Channel3\_BASE\ \ \ \ (DMA1\_BASE\ +\ 0x00000030UL)}}
\DoxyCodeLine{00573\ \textcolor{preprocessor}{\#define\ DMA1\_Channel4\_BASE\ \ \ \ (DMA1\_BASE\ +\ 0x00000044UL)}}
\DoxyCodeLine{00574\ \textcolor{preprocessor}{\#define\ DMA1\_Channel5\_BASE\ \ \ \ (DMA1\_BASE\ +\ 0x00000058UL)}}
\DoxyCodeLine{00575\ }
\DoxyCodeLine{00576\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel0\_BASE\ \ \ \ (DMAMUX1\_BASE)}}
\DoxyCodeLine{00577\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel1\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x00000004UL)}}
\DoxyCodeLine{00578\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel2\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x00000008UL)}}
\DoxyCodeLine{00579\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel3\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x0000000CUL)}}
\DoxyCodeLine{00580\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel4\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x00000010UL)}}
\DoxyCodeLine{00581\ }
\DoxyCodeLine{00582\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator0\_BASE\ \ (DMAMUX1\_BASE\ +\ 0x00000100UL)}}
\DoxyCodeLine{00583\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator1\_BASE\ \ (DMAMUX1\_BASE\ +\ 0x00000104UL)}}
\DoxyCodeLine{00584\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator2\_BASE\ \ (DMAMUX1\_BASE\ +\ 0x00000108UL)}}
\DoxyCodeLine{00585\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator3\_BASE\ \ (DMAMUX1\_BASE\ +\ 0x0000010CUL)}}
\DoxyCodeLine{00586\ }
\DoxyCodeLine{00587\ \textcolor{preprocessor}{\#define\ DMAMUX1\_ChannelStatus\_BASE\ \ \ \ \ \ (DMAMUX1\_BASE\ +\ 0x00000080UL)}}
\DoxyCodeLine{00588\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenStatus\_BASE\ \ \ (DMAMUX1\_BASE\ +\ 0x00000140UL)}}
\DoxyCodeLine{00589\ }
\DoxyCodeLine{00591\ \textcolor{preprocessor}{\#define\ GPIOA\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (IOPORT\_BASE\ +\ 0x00000000UL)}}
\DoxyCodeLine{00592\ \textcolor{preprocessor}{\#define\ GPIOB\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (IOPORT\_BASE\ +\ 0x00000400UL)}}
\DoxyCodeLine{00593\ \textcolor{preprocessor}{\#define\ GPIOC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (IOPORT\_BASE\ +\ 0x00000800UL)}}
\DoxyCodeLine{00594\ \textcolor{preprocessor}{\#define\ GPIOD\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (IOPORT\_BASE\ +\ 0x00000C00UL)}}
\DoxyCodeLine{00595\ \textcolor{preprocessor}{\#define\ GPIOF\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (IOPORT\_BASE\ +\ 0x00001400UL)}}
\DoxyCodeLine{00596\ }
\DoxyCodeLine{00598\ \textcolor{preprocessor}{\#define\ PACKAGE\_BASE\ \ \ \ \ \ \ \ \ \ (0x1FFF7500UL)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00599\ \textcolor{preprocessor}{\#define\ UID\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFF7590UL)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00600\ \textcolor{preprocessor}{\#define\ FLASHSIZE\_BASE\ \ \ \ \ \ \ \ (0x1FFF75E0UL)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00609\ \textcolor{preprocessor}{\#define\ TIM3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM3\_BASE)}}
\DoxyCodeLine{00610\ \textcolor{preprocessor}{\#define\ TIM14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM14\_BASE)}}
\DoxyCodeLine{00611\ \textcolor{preprocessor}{\#define\ RTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RTC\_TypeDef\ *)\ RTC\_BASE)}}
\DoxyCodeLine{00612\ \textcolor{preprocessor}{\#define\ TAMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TAMP\_TypeDef\ *)\ TAMP\_BASE)}}
\DoxyCodeLine{00613\ \textcolor{preprocessor}{\#define\ WWDG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((WWDG\_TypeDef\ *)\ WWDG\_BASE)}}
\DoxyCodeLine{00614\ \textcolor{preprocessor}{\#define\ IWDG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IWDG\_TypeDef\ *)\ IWDG\_BASE)}}
\DoxyCodeLine{00615\ \textcolor{preprocessor}{\#define\ SPI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SPI\_TypeDef\ *)\ SPI2\_BASE)}}
\DoxyCodeLine{00616\ \textcolor{preprocessor}{\#define\ USART2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ USART2\_BASE)}}
\DoxyCodeLine{00617\ \textcolor{preprocessor}{\#define\ I2C1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((I2C\_TypeDef\ *)\ I2C1\_BASE)}}
\DoxyCodeLine{00618\ \textcolor{preprocessor}{\#define\ I2C2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((I2C\_TypeDef\ *)\ I2C2\_BASE)}}
\DoxyCodeLine{00619\ \textcolor{preprocessor}{\#define\ PWR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PWR\_TypeDef\ *)\ PWR\_BASE)}}
\DoxyCodeLine{00620\ \textcolor{preprocessor}{\#define\ RCC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC\_TypeDef\ *)\ RCC\_BASE)}}
\DoxyCodeLine{00621\ \textcolor{preprocessor}{\#define\ EXTI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((EXTI\_TypeDef\ *)\ EXTI\_BASE)}}
\DoxyCodeLine{00622\ \textcolor{preprocessor}{\#define\ SYSCFG\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SYSCFG\_TypeDef\ *)\ SYSCFG\_BASE)}}
\DoxyCodeLine{00623\ \textcolor{preprocessor}{\#define\ TIM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM1\_BASE)}}
\DoxyCodeLine{00624\ \textcolor{preprocessor}{\#define\ SPI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SPI\_TypeDef\ *)\ SPI1\_BASE)}}
\DoxyCodeLine{00625\ \textcolor{preprocessor}{\#define\ USART1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ USART1\_BASE)}}
\DoxyCodeLine{00626\ \textcolor{preprocessor}{\#define\ TIM16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM16\_BASE)}}
\DoxyCodeLine{00627\ \textcolor{preprocessor}{\#define\ TIM17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM17\_BASE)}}
\DoxyCodeLine{00628\ \textcolor{preprocessor}{\#define\ DMA1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DMA\_TypeDef\ *)\ DMA1\_BASE)}}
\DoxyCodeLine{00629\ \textcolor{preprocessor}{\#define\ FLASH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLASH\_TypeDef\ *)\ FLASH\_R\_BASE)}}
\DoxyCodeLine{00630\ \textcolor{preprocessor}{\#define\ CRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CRC\_TypeDef\ *)\ CRC\_BASE)}}
\DoxyCodeLine{00631\ \textcolor{preprocessor}{\#define\ GPIOA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOA\_BASE)}}
\DoxyCodeLine{00632\ \textcolor{preprocessor}{\#define\ GPIOB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOB\_BASE)}}
\DoxyCodeLine{00633\ \textcolor{preprocessor}{\#define\ GPIOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOC\_BASE)}}
\DoxyCodeLine{00634\ \textcolor{preprocessor}{\#define\ GPIOD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOD\_BASE)}}
\DoxyCodeLine{00635\ \textcolor{preprocessor}{\#define\ GPIOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOF\_BASE)}}
\DoxyCodeLine{00636\ \textcolor{preprocessor}{\#define\ ADC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_TypeDef\ *)\ ADC1\_BASE)}}
\DoxyCodeLine{00637\ \textcolor{preprocessor}{\#define\ ADC1\_COMMON\ \ \ \ \ \ \ \ \ ((ADC\_Common\_TypeDef\ *)\ ADC1\_COMMON\_BASE)}}
\DoxyCodeLine{00638\ \textcolor{preprocessor}{\#define\ ADC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC1\_COMMON)\ }\textcolor{comment}{/*\ Kept\ for\ legacy\ purpose\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00639\ }
\DoxyCodeLine{00640\ }
\DoxyCodeLine{00641\ }
\DoxyCodeLine{00642\ \textcolor{preprocessor}{\#define\ DMA1\_Channel1\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel1\_BASE)}}
\DoxyCodeLine{00643\ \textcolor{preprocessor}{\#define\ DMA1\_Channel2\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel2\_BASE)}}
\DoxyCodeLine{00644\ \textcolor{preprocessor}{\#define\ DMA1\_Channel3\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel3\_BASE)}}
\DoxyCodeLine{00645\ \textcolor{preprocessor}{\#define\ DMA1\_Channel4\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel4\_BASE)}}
\DoxyCodeLine{00646\ \textcolor{preprocessor}{\#define\ DMA1\_Channel5\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel5\_BASE)}}
\DoxyCodeLine{00647\ \textcolor{preprocessor}{\#define\ DMAMUX1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_BASE)}}
\DoxyCodeLine{00648\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel0\ \ \ \ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel0\_BASE)}}
\DoxyCodeLine{00649\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel1\ \ \ \ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel1\_BASE)}}
\DoxyCodeLine{00650\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel2\ \ \ \ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel2\_BASE)}}
\DoxyCodeLine{00651\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel3\ \ \ \ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel3\_BASE)}}
\DoxyCodeLine{00652\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel4\ \ \ \ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel4\_BASE)}}
\DoxyCodeLine{00653\ }
\DoxyCodeLine{00654\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator0\ \ ((DMAMUX\_RequestGen\_TypeDef\ *)\ DMAMUX1\_RequestGenerator0\_BASE)}}
\DoxyCodeLine{00655\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator1\ \ ((DMAMUX\_RequestGen\_TypeDef\ *)\ DMAMUX1\_RequestGenerator1\_BASE)}}
\DoxyCodeLine{00656\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator2\ \ ((DMAMUX\_RequestGen\_TypeDef\ *)\ DMAMUX1\_RequestGenerator2\_BASE)}}
\DoxyCodeLine{00657\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator3\ \ ((DMAMUX\_RequestGen\_TypeDef\ *)\ DMAMUX1\_RequestGenerator3\_BASE)}}
\DoxyCodeLine{00658\ }
\DoxyCodeLine{00659\ \textcolor{preprocessor}{\#define\ DMAMUX1\_ChannelStatus\ \ \ \ \ \ ((DMAMUX\_ChannelStatus\_TypeDef\ *)\ DMAMUX1\_ChannelStatus\_BASE)}}
\DoxyCodeLine{00660\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenStatus\ \ \ ((DMAMUX\_RequestGenStatus\_TypeDef\ *)\ DMAMUX1\_RequestGenStatus\_BASE)}}
\DoxyCodeLine{00661\ }
\DoxyCodeLine{00662\ \textcolor{preprocessor}{\#define\ DBG\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DBG\_TypeDef\ *)\ DBG\_BASE)}}
\DoxyCodeLine{00663\ }
\DoxyCodeLine{00675\ \textcolor{preprocessor}{\#define\ LSI\_STARTUP\_TIME\ 130U\ }}
\DoxyCodeLine{00685\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{00686\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Peripheral\ Registers\ Bits\ Definition\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00687\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{00688\ }
\DoxyCodeLine{00689\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{00690\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00691\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Analog\ to\ Digital\ Converter\ (ADC)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00692\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00693\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{00694\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_ISR\ register\ \ *******************/}}
\DoxyCodeLine{00695\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_ADRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{00696\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_ADRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_ADRDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00697\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_ADRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_ADRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00698\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOSMP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{00699\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOSMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_EOSMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00700\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOSMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOSMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00701\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{00702\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_EOC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00703\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00704\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{00705\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_EOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00706\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00707\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_OVR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{00708\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_OVR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00709\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00710\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{00711\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_AWD1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00712\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_AWD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00713\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{00714\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_AWD2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00715\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_AWD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00716\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{00717\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_AWD3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00718\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_AWD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00719\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOCAL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{00720\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOCAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_EOCAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00721\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOCAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOCAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00722\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_CCRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{00723\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_CCRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_CCRDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00724\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_CCRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_CCRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00726\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{00727\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOSEQ\ \ \ \ \ \ \ \ \ \ \ (ADC\_ISR\_EOS)}}
\DoxyCodeLine{00728\ }
\DoxyCodeLine{00729\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_IER\ register\ \ *******************/}}
\DoxyCodeLine{00730\ \textcolor{preprocessor}{\#define\ ADC\_IER\_ADRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{00731\ \textcolor{preprocessor}{\#define\ ADC\_IER\_ADRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_ADRDYIE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00732\ \textcolor{preprocessor}{\#define\ ADC\_IER\_ADRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_ADRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00733\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSMPIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{00734\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSMPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_EOSMPIE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00735\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSMPIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOSMPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00736\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{00737\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_EOCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00738\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00739\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{00740\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_EOSIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00741\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00742\ \textcolor{preprocessor}{\#define\ ADC\_IER\_OVRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{00743\ \textcolor{preprocessor}{\#define\ ADC\_IER\_OVRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_OVRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00744\ \textcolor{preprocessor}{\#define\ ADC\_IER\_OVRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_OVRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00745\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD1IE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{00746\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD1IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_AWD1IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00747\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD1IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_AWD1IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00748\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD2IE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{00749\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD2IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_AWD2IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00750\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD2IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_AWD2IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00751\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD3IE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{00752\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD3IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_AWD3IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00753\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD3IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_AWD3IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00754\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOCALIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{00755\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOCALIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_EOCALIE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00756\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOCALIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOCALIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00757\ \textcolor{preprocessor}{\#define\ ADC\_IER\_CCRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{00758\ \textcolor{preprocessor}{\#define\ ADC\_IER\_CCRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_CCRDYIE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00759\ \textcolor{preprocessor}{\#define\ ADC\_IER\_CCRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_CCRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00761\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{00762\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSEQIE\ \ \ \ \ \ \ \ \ \ \ (ADC\_IER\_EOSIE)}}
\DoxyCodeLine{00763\ }
\DoxyCodeLine{00764\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_CR\ register\ \ ********************/}}
\DoxyCodeLine{00765\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{00766\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00767\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00768\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADDIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{00769\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADDIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00770\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00771\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTART\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{00772\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTART\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADSTART\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00773\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTART\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADSTART\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00774\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{00775\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADSTP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00776\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADSTP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00777\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADVREGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{00778\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADVREGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADVREGEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00779\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADVREGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADVREGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00780\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADCAL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{00781\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADCAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADCAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00782\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADCAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADCAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00784\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_CFGR1\ register\ \ *****************/}}
\DoxyCodeLine{00785\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_DMAEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{00786\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_DMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_DMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00787\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_DMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_DMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00788\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_DMACFG\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{00789\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_DMACFG\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_DMACFG\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00790\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_DMACFG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_DMACFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00792\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_SCANDIR\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{00793\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_SCANDIR\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_SCANDIR\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00794\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_SCANDIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_SCANDIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00796\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_RES\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{00797\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_RES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_CFGR1\_RES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00798\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_RES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_RES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00799\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_RES\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1U\ <<\ ADC\_CFGR1\_RES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00800\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_RES\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2U\ <<\ ADC\_CFGR1\_RES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00802\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_ALIGN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{00803\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_ALIGN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_ALIGN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00804\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_ALIGN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_ALIGN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00806\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{00807\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_CFGR1\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00808\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_EXTSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00809\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00810\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CFGR1\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00811\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CFGR1\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00813\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{00814\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_CFGR1\_EXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00815\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_EXTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00816\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTEN\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_EXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00817\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTEN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CFGR1\_EXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00819\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_OVRMOD\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{00820\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_OVRMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_OVRMOD\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00821\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_OVRMOD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_OVRMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00822\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_CONT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{00823\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_CONT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_CONT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00824\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_CONT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_CONT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00825\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_WAIT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{00826\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_WAIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_WAIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00827\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_WAIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_WAIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00828\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AUTOFF\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{00829\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AUTOFF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_AUTOFF\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00830\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AUTOFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AUTOFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00831\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_DISCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{00832\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_DISCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_DISCEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00833\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_DISCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_DISCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00834\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_CHSELRMOD\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{00835\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_CHSELRMOD\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_CHSELRMOD\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{00836\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_CHSELRMOD\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_CHSELRMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00838\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1SGL\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{00839\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1SGL\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_AWD1SGL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00840\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1SGL\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AWD1SGL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00841\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{00842\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_AWD1EN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00843\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AWD1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00845\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1CH\_Pos\ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{00846\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1CH\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_CFGR1\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00847\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1CH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AWD1CH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00848\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1CH\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_CFGR1\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00849\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1CH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_CFGR1\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00850\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1CH\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_CFGR1\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00851\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1CH\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_CFGR1\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00852\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1CH\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_CFGR1\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00854\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{00855\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AUTDLY\ \ \ \ \ \ \ \ \ \ (ADC\_CFGR1\_WAIT)}}
\DoxyCodeLine{00856\ }
\DoxyCodeLine{00857\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_CFGR2\ register\ \ *****************/}}
\DoxyCodeLine{00858\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{00859\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_OVSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00860\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_OVSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00862\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{00863\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_CFGR2\_OVSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00864\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_OVSR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00865\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_OVSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00866\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CFGR2\_OVSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00867\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CFGR2\_OVSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00869\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{00870\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CFGR2\_OVSS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00871\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_OVSS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00872\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_OVSS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00873\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CFGR2\_OVSS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00874\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CFGR2\_OVSS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00875\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CFGR2\_OVSS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00877\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_TOVS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{00878\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_TOVS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_TOVS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00879\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_TOVS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_TOVS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00881\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_LFTRIG\_Pos\ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{00882\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_LFTRIG\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_LFTRIG\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00883\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_LFTRIG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_LFTRIG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00885\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_CKMODE\_Pos\ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{00886\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_CKMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_CFGR2\_CKMODE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00887\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_CKMODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_CKMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00888\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_CKMODE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CFGR2\_CKMODE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00889\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_CKMODE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_CKMODE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00891\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_SMPR\ register\ \ ******************/}}
\DoxyCodeLine{00892\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{00893\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR\_SMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00894\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00895\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00896\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR\_SMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00897\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR\_SMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00899\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{00900\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR\_SMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00901\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00902\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00903\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR\_SMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00904\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR\_SMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00906\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{00907\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFFUL\ <<\ ADC\_SMPR\_SMPSEL\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{00908\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00909\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL0\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{00910\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL0\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00911\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00912\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL1\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{00913\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00914\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00915\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL2\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{00916\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00917\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00918\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL3\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{00919\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00920\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00921\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL4\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{00922\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00923\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00924\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL5\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{00925\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL5\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00926\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00927\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL6\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{00928\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL6\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00929\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00930\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL7\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{00931\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL7\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00932\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00933\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL8\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{00934\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00935\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00936\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL9\_Pos\ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{00937\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL9\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00938\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00939\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL10\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{00940\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL10\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00941\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL10\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00942\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL11\_Pos\ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{00943\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL11\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00944\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL11\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00945\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL12\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{00946\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL12\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00947\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL12\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00948\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL13\_Pos\ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{00949\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL13\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00950\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL13\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00951\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL14\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{00952\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL14\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00953\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL14\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00954\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL15\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{00955\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL15\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00956\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL15\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00957\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL16\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{00958\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL16\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL16\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00959\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL16\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00960\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL17\_Pos\ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{00961\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL17\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL17\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00962\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL17\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00963\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL18\_Pos\ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{00964\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL18\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL18\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00965\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL18\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00967\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_AWD1TR\ register\ \ *******************/}}
\DoxyCodeLine{00968\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_LT1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{00969\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_LT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_AWD1TR\_LT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00970\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_LT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_LT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00971\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_LT1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ ADC\_AWD1TR\_LT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00972\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_LT1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ ADC\_AWD1TR\_LT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00973\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_LT1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ ADC\_AWD1TR\_LT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00974\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_LT1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ ADC\_AWD1TR\_LT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00975\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_LT1\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ ADC\_AWD1TR\_LT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00976\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_LT1\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ ADC\_AWD1TR\_LT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00977\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_LT1\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ ADC\_AWD1TR\_LT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00978\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_LT1\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ ADC\_AWD1TR\_LT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00979\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_LT1\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ ADC\_AWD1TR\_LT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00980\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_LT1\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x200UL\ <<\ ADC\_AWD1TR\_LT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00981\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_LT1\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x400UL\ <<\ ADC\_AWD1TR\_LT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00982\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_LT1\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x800UL\ <<\ ADC\_AWD1TR\_LT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00984\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_HT1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{00985\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_HT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_AWD1TR\_HT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00986\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_HT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_HT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00987\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_HT1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ ADC\_AWD1TR\_HT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00988\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_HT1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ ADC\_AWD1TR\_HT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00989\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_HT1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ ADC\_AWD1TR\_HT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00990\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_HT1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ ADC\_AWD1TR\_HT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00991\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_HT1\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ ADC\_AWD1TR\_HT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00992\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_HT1\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ ADC\_AWD1TR\_HT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00993\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_HT1\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ ADC\_AWD1TR\_HT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00994\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_HT1\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ ADC\_AWD1TR\_HT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00995\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_HT1\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ ADC\_AWD1TR\_HT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00996\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_HT1\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x200UL\ <<\ ADC\_AWD1TR\_HT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00997\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_HT1\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x400UL\ <<\ ADC\_AWD1TR\_HT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00998\ \textcolor{preprocessor}{\#define\ ADC\_AWD1TR\_HT1\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x800UL\ <<\ ADC\_AWD1TR\_HT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01000\ \textcolor{comment}{/*\ Legacy\ definitions\ */}}
\DoxyCodeLine{01001\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_LT1}}
\DoxyCodeLine{01002\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_0\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_LT1\_0}}
\DoxyCodeLine{01003\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_1\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_LT1\_1}}
\DoxyCodeLine{01004\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_2\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_LT1\_2}}
\DoxyCodeLine{01005\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_3\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_LT1\_3}}
\DoxyCodeLine{01006\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_4\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_LT1\_4}}
\DoxyCodeLine{01007\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_5\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_LT1\_5}}
\DoxyCodeLine{01008\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_6\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_LT1\_6}}
\DoxyCodeLine{01009\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_7\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_LT1\_7}}
\DoxyCodeLine{01010\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_8\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_LT1\_8}}
\DoxyCodeLine{01011\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_9\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_LT1\_9}}
\DoxyCodeLine{01012\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_10\ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_LT1\_10}}
\DoxyCodeLine{01013\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_11\ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_LT1\_11}}
\DoxyCodeLine{01014\ }
\DoxyCodeLine{01015\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_HT1}}
\DoxyCodeLine{01016\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_0\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_HT1\_0}}
\DoxyCodeLine{01017\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_1\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_HT1\_1}}
\DoxyCodeLine{01018\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_2\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_HT1\_2}}
\DoxyCodeLine{01019\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_3\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_HT1\_3}}
\DoxyCodeLine{01020\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_4\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_HT1\_4}}
\DoxyCodeLine{01021\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_5\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_HT1\_5}}
\DoxyCodeLine{01022\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_6\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_HT1\_6}}
\DoxyCodeLine{01023\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_7\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_HT1\_7}}
\DoxyCodeLine{01024\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_8\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_HT1\_8}}
\DoxyCodeLine{01025\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_9\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_HT1\_9}}
\DoxyCodeLine{01026\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_10\ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_HT1\_10}}
\DoxyCodeLine{01027\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_11\ \ \ \ \ \ \ \ \ \ ADC\_AWD1TR\_HT1\_11}}
\DoxyCodeLine{01028\ }
\DoxyCodeLine{01029\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_AWD2TR\ register\ \ *******************/}}
\DoxyCodeLine{01030\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_LT2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01031\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_LT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_AWD2TR\_LT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01032\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_LT2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_LT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01033\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_LT2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ ADC\_AWD2TR\_LT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01034\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_LT2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ ADC\_AWD2TR\_LT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01035\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_LT2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ ADC\_AWD2TR\_LT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01036\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_LT2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ ADC\_AWD2TR\_LT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01037\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_LT2\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ ADC\_AWD2TR\_LT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01038\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_LT2\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ ADC\_AWD2TR\_LT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01039\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_LT2\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ ADC\_AWD2TR\_LT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01040\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_LT2\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ ADC\_AWD2TR\_LT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01041\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_LT2\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ ADC\_AWD2TR\_LT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01042\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_LT2\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x200UL\ <<\ ADC\_AWD2TR\_LT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01043\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_LT2\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x400UL\ <<\ ADC\_AWD2TR\_LT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01044\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_LT2\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x800UL\ <<\ ADC\_AWD2TR\_LT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01046\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_HT2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{01047\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_HT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_AWD2TR\_HT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01048\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_HT2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_HT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01049\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_HT2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ ADC\_AWD2TR\_HT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01050\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_HT2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ ADC\_AWD2TR\_HT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01051\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_HT2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ ADC\_AWD2TR\_HT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01052\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_HT2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ ADC\_AWD2TR\_HT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01053\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_HT2\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ ADC\_AWD2TR\_HT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01054\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_HT2\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ ADC\_AWD2TR\_HT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01055\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_HT2\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ ADC\_AWD2TR\_HT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01056\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_HT2\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ ADC\_AWD2TR\_HT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01057\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_HT2\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ ADC\_AWD2TR\_HT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01058\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_HT2\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x200UL\ <<\ ADC\_AWD2TR\_HT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01059\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_HT2\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x400UL\ <<\ ADC\_AWD2TR\_HT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01060\ \textcolor{preprocessor}{\#define\ ADC\_AWD2TR\_HT2\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x800UL\ <<\ ADC\_AWD2TR\_HT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01062\ \textcolor{comment}{/*\ Legacy\ definitions\ */}}
\DoxyCodeLine{01063\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_LT2}}
\DoxyCodeLine{01064\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_0\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_LT2\_0}}
\DoxyCodeLine{01065\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_1\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_LT2\_1}}
\DoxyCodeLine{01066\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_2\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_LT2\_2}}
\DoxyCodeLine{01067\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_3\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_LT2\_3}}
\DoxyCodeLine{01068\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_4\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_LT2\_4}}
\DoxyCodeLine{01069\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_5\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_LT2\_5}}
\DoxyCodeLine{01070\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_6\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_LT2\_6}}
\DoxyCodeLine{01071\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_7\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_LT2\_7}}
\DoxyCodeLine{01072\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_8\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_LT2\_8}}
\DoxyCodeLine{01073\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_9\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_LT2\_9}}
\DoxyCodeLine{01074\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_10\ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_LT2\_10}}
\DoxyCodeLine{01075\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_11\ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_LT2\_11}}
\DoxyCodeLine{01076\ }
\DoxyCodeLine{01077\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_HT2}}
\DoxyCodeLine{01078\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_0\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_HT2\_0}}
\DoxyCodeLine{01079\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_1\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_HT2\_1}}
\DoxyCodeLine{01080\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_2\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_HT2\_2}}
\DoxyCodeLine{01081\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_3\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_HT2\_3}}
\DoxyCodeLine{01082\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_4\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_HT2\_4}}
\DoxyCodeLine{01083\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_5\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_HT2\_5}}
\DoxyCodeLine{01084\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_6\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_HT2\_6}}
\DoxyCodeLine{01085\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_7\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_HT2\_7}}
\DoxyCodeLine{01086\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_8\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_HT2\_8}}
\DoxyCodeLine{01087\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_9\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_HT2\_9}}
\DoxyCodeLine{01088\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_10\ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_HT2\_10}}
\DoxyCodeLine{01089\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_11\ \ \ \ \ \ \ \ \ \ ADC\_AWD2TR\_HT2\_11}}
\DoxyCodeLine{01090\ }
\DoxyCodeLine{01091\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_CHSELR\ register\ \ ****************/}}
\DoxyCodeLine{01092\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01093\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7FFFFUL\ <<\ ADC\_CHSELR\_CHSEL\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{01094\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01095\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL18\_Pos\ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{01096\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL18\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL18\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01097\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL18\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01098\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL17\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{01099\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL17\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL17\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01100\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL17\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01101\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL16\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{01102\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL16\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL16\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01103\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL16\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01104\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL15\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{01105\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL15\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL15\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01106\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL15\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01107\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL14\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{01108\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL14\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL14\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01109\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL14\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01110\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL13\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{01111\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL13\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL13\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01112\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL13\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01113\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL12\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{01114\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL12\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL12\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01115\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL12\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01116\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL11\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{01117\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL11\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL11\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01118\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL11\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01119\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL10\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{01120\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL10\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL10\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01121\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL10\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01122\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL9\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{01123\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL9\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL9\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01124\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL9\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01125\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL8\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{01126\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL8\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL8\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01127\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01128\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL7\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{01129\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL7\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL7\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01130\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL7\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01131\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL6\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{01132\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL6\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL6\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01133\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL6\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01134\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL5\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{01135\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL5\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL5\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01136\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL5\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01137\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL4\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{01138\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01139\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL4\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01140\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL3\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{01141\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01142\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL3\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01143\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL2\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{01144\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01145\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01146\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL1\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{01147\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01148\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01149\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL0\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01150\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL0\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL0\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01151\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL0\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01153\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ\_ALL\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01154\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ\_ALL\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ADC\_CHSELR\_SQ\_ALL\_Pos)\ }}
\DoxyCodeLine{01155\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_SQ\_ALL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01157\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{01158\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CHSELR\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01159\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_SQ8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01160\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01161\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CHSELR\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01162\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ8\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CHSELR\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01163\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ8\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CHSELR\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01165\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{01166\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CHSELR\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01167\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_SQ7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01168\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01169\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CHSELR\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01170\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ7\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CHSELR\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01171\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ7\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CHSELR\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01173\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{01174\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CHSELR\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01175\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_SQ6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01176\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01177\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CHSELR\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01178\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ6\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CHSELR\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01179\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ6\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CHSELR\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01181\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{01182\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CHSELR\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01183\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_SQ5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01184\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01185\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CHSELR\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01186\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ5\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CHSELR\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01187\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ5\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CHSELR\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01189\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{01190\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CHSELR\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01191\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_SQ4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01192\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01193\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CHSELR\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01194\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ4\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CHSELR\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01195\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ4\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CHSELR\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01197\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{01198\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CHSELR\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01199\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_SQ3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01200\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01201\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CHSELR\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01202\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ3\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CHSELR\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01203\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ3\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CHSELR\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01205\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{01206\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CHSELR\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01207\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_SQ2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01208\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01209\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CHSELR\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01210\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CHSELR\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01211\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CHSELR\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01213\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01214\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CHSELR\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01215\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_SQ1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01216\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01217\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CHSELR\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01218\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CHSELR\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01219\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CHSELR\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01221\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_AWD3TR\ register\ \ *******************/}}
\DoxyCodeLine{01222\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_LT3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01223\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_LT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_AWD3TR\_LT3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01224\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_LT3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_LT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01225\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_LT3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ ADC\_AWD3TR\_LT3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01226\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_LT3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ ADC\_AWD3TR\_LT3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01227\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_LT3\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ ADC\_AWD3TR\_LT3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01228\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_LT3\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ ADC\_AWD3TR\_LT3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01229\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_LT3\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ ADC\_AWD3TR\_LT3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01230\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_LT3\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ ADC\_AWD3TR\_LT3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01231\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_LT3\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ ADC\_AWD3TR\_LT3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01232\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_LT3\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ ADC\_AWD3TR\_LT3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01233\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_LT3\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ ADC\_AWD3TR\_LT3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01234\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_LT3\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x200UL\ <<\ ADC\_AWD3TR\_LT3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01235\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_LT3\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x400UL\ <<\ ADC\_AWD3TR\_LT3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01236\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_LT3\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x800UL\ <<\ ADC\_AWD3TR\_LT3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01238\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_HT3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{01239\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_HT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_AWD3TR\_HT3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01240\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_HT3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_HT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01241\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_HT3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ ADC\_AWD3TR\_HT3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01242\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_HT3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ ADC\_AWD3TR\_HT3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01243\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_HT3\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ ADC\_AWD3TR\_HT3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01244\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_HT3\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ ADC\_AWD3TR\_HT3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01245\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_HT3\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ ADC\_AWD3TR\_HT3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01246\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_HT3\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ ADC\_AWD3TR\_HT3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01247\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_HT3\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ ADC\_AWD3TR\_HT3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01248\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_HT3\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ ADC\_AWD3TR\_HT3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01249\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_HT3\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ ADC\_AWD3TR\_HT3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01250\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_HT3\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x200UL\ <<\ ADC\_AWD3TR\_HT3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01251\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_HT3\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x400UL\ <<\ ADC\_AWD3TR\_HT3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01252\ \textcolor{preprocessor}{\#define\ ADC\_AWD3TR\_HT3\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x800UL\ <<\ ADC\_AWD3TR\_HT3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01254\ \textcolor{comment}{/*\ Legacy\ definitions\ */}}
\DoxyCodeLine{01255\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_LT3}}
\DoxyCodeLine{01256\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_0\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_LT3\_0}}
\DoxyCodeLine{01257\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_1\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_LT3\_1}}
\DoxyCodeLine{01258\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_2\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_LT3\_2}}
\DoxyCodeLine{01259\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_3\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_LT3\_3}}
\DoxyCodeLine{01260\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_4\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_LT3\_4}}
\DoxyCodeLine{01261\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_5\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_LT3\_5}}
\DoxyCodeLine{01262\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_6\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_LT3\_6}}
\DoxyCodeLine{01263\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_7\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_LT3\_7}}
\DoxyCodeLine{01264\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_8\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_LT3\_8}}
\DoxyCodeLine{01265\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_9\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_LT3\_9}}
\DoxyCodeLine{01266\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_10\ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_LT3\_10}}
\DoxyCodeLine{01267\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_11\ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_LT3\_11}}
\DoxyCodeLine{01268\ }
\DoxyCodeLine{01269\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_HT3}}
\DoxyCodeLine{01270\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_0\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_HT3\_0}}
\DoxyCodeLine{01271\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_1\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_HT3\_1}}
\DoxyCodeLine{01272\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_2\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_HT3\_2}}
\DoxyCodeLine{01273\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_3\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_HT3\_3}}
\DoxyCodeLine{01274\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_4\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_HT3\_4}}
\DoxyCodeLine{01275\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_5\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_HT3\_5}}
\DoxyCodeLine{01276\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_6\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_HT3\_6}}
\DoxyCodeLine{01277\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_7\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_HT3\_7}}
\DoxyCodeLine{01278\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_8\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_HT3\_8}}
\DoxyCodeLine{01279\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_9\ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_HT3\_9}}
\DoxyCodeLine{01280\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_10\ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_HT3\_10}}
\DoxyCodeLine{01281\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_11\ \ \ \ \ \ \ \ \ \ ADC\_AWD3TR\_HT3\_11}}
\DoxyCodeLine{01282\ }
\DoxyCodeLine{01283\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_DR\ register\ \ ********************/}}
\DoxyCodeLine{01284\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01285\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01286\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_DR\_DATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01287\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01288\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01289\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01290\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0008UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01291\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0010UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01292\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0020UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01293\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0040UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01294\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0080UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01295\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0100UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01296\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0200UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01297\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0400UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01298\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0800UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01299\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01300\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2000UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01301\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4000UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01302\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8000UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01304\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_AWD2CR\ register\ \ ****************/}}
\DoxyCodeLine{01305\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01306\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FFFFUL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01307\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2CR\_AWD2CH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01308\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00001UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01309\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00002UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01310\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00004UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01311\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x00008UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01312\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00010UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01313\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x00020UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01314\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x00040UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01315\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_7\ \ \ \ \ \ \ \ \ \ \ \ (0x00080UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01316\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_8\ \ \ \ \ \ \ \ \ \ \ \ (0x00100UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01317\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_9\ \ \ \ \ \ \ \ \ \ \ \ (0x00200UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01318\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_10\ \ \ \ \ \ \ \ \ \ \ (0x00400UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01319\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_11\ \ \ \ \ \ \ \ \ \ \ (0x00800UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01320\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_12\ \ \ \ \ \ \ \ \ \ \ (0x01000UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01321\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_13\ \ \ \ \ \ \ \ \ \ \ (0x02000UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01322\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_14\ \ \ \ \ \ \ \ \ \ \ (0x04000UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01323\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_15\ \ \ \ \ \ \ \ \ \ \ (0x08000UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01324\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_16\ \ \ \ \ \ \ \ \ \ \ (0x10000UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01325\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_17\ \ \ \ \ \ \ \ \ \ \ (0x20000UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01326\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_18\ \ \ \ \ \ \ \ \ \ \ (0x40000UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01328\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_AWD3CR\ register\ \ ****************/}}
\DoxyCodeLine{01329\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01330\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FFFFUL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01331\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3CR\_AWD3CH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01332\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00001UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01333\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00002UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01334\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00004UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01335\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x00008UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01336\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00010UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01337\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x00020UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01338\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x00040UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01339\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_7\ \ \ \ \ \ \ \ \ \ \ \ (0x00080UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01340\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_8\ \ \ \ \ \ \ \ \ \ \ \ (0x00100UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01341\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_9\ \ \ \ \ \ \ \ \ \ \ \ (0x00200UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01342\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_10\ \ \ \ \ \ \ \ \ \ \ (0x00400UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01343\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_11\ \ \ \ \ \ \ \ \ \ \ (0x00800UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01344\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_12\ \ \ \ \ \ \ \ \ \ \ (0x01000UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01345\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_13\ \ \ \ \ \ \ \ \ \ \ (0x02000UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01346\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_14\ \ \ \ \ \ \ \ \ \ \ (0x04000UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01347\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_15\ \ \ \ \ \ \ \ \ \ \ (0x08000UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01348\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_16\ \ \ \ \ \ \ \ \ \ \ (0x10000UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01349\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_17\ \ \ \ \ \ \ \ \ \ \ (0x20000UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01350\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_18\ \ \ \ \ \ \ \ \ \ \ (0x40000UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{01352\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_CALFACT\ register\ \ ***************/}}
\DoxyCodeLine{01353\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01354\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_Msk\ \ \ \ \ \ \ \ (0x7FUL\ <<\ ADC\_CALFACT\_CALFACT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{01355\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CALFACT\_CALFACT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01356\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_0\ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_CALFACT\_CALFACT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{01357\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_1\ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_CALFACT\_CALFACT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{01358\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_2\ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_CALFACT\_CALFACT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{01359\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_3\ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_CALFACT\_CALFACT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{01360\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_4\ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_CALFACT\_CALFACT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{01361\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_5\ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ ADC\_CALFACT\_CALFACT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{01362\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_6\ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ ADC\_CALFACT\_CALFACT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{01364\ \textcolor{comment}{/*************************\ \ ADC\ Common\ registers\ \ *****************************/}}
\DoxyCodeLine{01365\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_CCR\ register\ \ *******************/}}
\DoxyCodeLine{01366\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{01367\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CCR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01368\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_PRESC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01369\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01370\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CCR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01371\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CCR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01372\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CCR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01374\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VREFEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{01375\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VREFEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_VREFEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01376\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VREFEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_VREFEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01377\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_TSEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{01378\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_TSEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_TSEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01379\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_TSEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_TSEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01380\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VBATEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{01381\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VBATEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_VBATEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01382\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VBATEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_VBATEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01384\ \textcolor{comment}{/*\ Legacy\ */}}
\DoxyCodeLine{01385\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_LFMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{01386\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_LFMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_LFMEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01387\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_LFMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_LFMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01390\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{01391\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01392\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRC\ calculation\ unit\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01393\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01394\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{01395\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRC\_DR\ register\ \ *********************/}}
\DoxyCodeLine{01396\ \textcolor{preprocessor}{\#define\ CRC\_DR\_DR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01397\ \textcolor{preprocessor}{\#define\ CRC\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ CRC\_DR\_DR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01398\ \textcolor{preprocessor}{\#define\ CRC\_DR\_DR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRC\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01400\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRC\_IDR\ register\ \ ********************/}}
\DoxyCodeLine{01401\ \textcolor{preprocessor}{\#define\ CRC\_IDR\_IDR\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01402\ \textcolor{preprocessor}{\#define\ CRC\_IDR\_IDR\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ CRC\_IDR\_IDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01403\ \textcolor{preprocessor}{\#define\ CRC\_IDR\_IDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ CRC\_IDR\_IDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01405\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ CRC\_CR\ register\ \ ********************/}}
\DoxyCodeLine{01406\ \textcolor{preprocessor}{\#define\ CRC\_CR\_RESET\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01407\ \textcolor{preprocessor}{\#define\ CRC\_CR\_RESET\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRC\_CR\_RESET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01408\ \textcolor{preprocessor}{\#define\ CRC\_CR\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ CRC\_CR\_RESET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01409\ \textcolor{preprocessor}{\#define\ CRC\_CR\_POLYSIZE\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{01410\ \textcolor{preprocessor}{\#define\ CRC\_CR\_POLYSIZE\_Msk\ \ \ \ \ \ (0x3UL\ <<\ CRC\_CR\_POLYSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01411\ \textcolor{preprocessor}{\#define\ CRC\_CR\_POLYSIZE\ \ \ \ \ \ \ \ \ \ CRC\_CR\_POLYSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01412\ \textcolor{preprocessor}{\#define\ CRC\_CR\_POLYSIZE\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ CRC\_CR\_POLYSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01413\ \textcolor{preprocessor}{\#define\ CRC\_CR\_POLYSIZE\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ CRC\_CR\_POLYSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01414\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_IN\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{01415\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_IN\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ CRC\_CR\_REV\_IN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01416\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_IN\ \ \ \ \ \ \ \ \ \ \ \ CRC\_CR\_REV\_IN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01417\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_IN\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRC\_CR\_REV\_IN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01418\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_IN\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ CRC\_CR\_REV\_IN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01419\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_OUT\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{01420\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_OUT\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CRC\_CR\_REV\_OUT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01421\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_OUT\ \ \ \ \ \ \ \ \ \ \ CRC\_CR\_REV\_OUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01423\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRC\_INIT\ register\ \ *******************/}}
\DoxyCodeLine{01424\ \textcolor{preprocessor}{\#define\ CRC\_INIT\_INIT\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01425\ \textcolor{preprocessor}{\#define\ CRC\_INIT\_INIT\_Msk\ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ CRC\_INIT\_INIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01426\ \textcolor{preprocessor}{\#define\ CRC\_INIT\_INIT\ \ \ \ \ \ \ \ \ \ \ \ CRC\_INIT\_INIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01428\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRC\_POL\ register\ \ ********************/}}
\DoxyCodeLine{01429\ \textcolor{preprocessor}{\#define\ CRC\_POL\_POL\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01430\ \textcolor{preprocessor}{\#define\ CRC\_POL\_POL\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ CRC\_POL\_POL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01431\ \textcolor{preprocessor}{\#define\ CRC\_POL\_POL\ \ \ \ \ \ \ \ \ \ \ \ \ \ CRC\_POL\_POL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01435\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{01436\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01437\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Debug\ MCU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01438\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01439\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{01440\ }
\DoxyCodeLine{01441\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{01442\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01443\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\ Controller\ (DMA)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01444\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01445\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{01446\ }
\DoxyCodeLine{01447\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DMA\_ISR\ register\ \ ********************/}}
\DoxyCodeLine{01448\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF1\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01449\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01450\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF1\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01451\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{01452\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01453\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF1\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01454\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF1\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{01455\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01456\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF1\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01457\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF1\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{01458\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01459\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF1\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01460\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF2\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{01461\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01462\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF2\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01463\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF2\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{01464\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01465\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF2\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01466\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF2\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{01467\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01468\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF2\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01469\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF2\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{01470\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01471\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF2\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01472\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF3\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{01473\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01474\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF3\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01475\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF3\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{01476\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01477\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF3\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01478\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF3\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{01479\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01480\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF3\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01481\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF3\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{01482\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01483\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF3\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01484\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF4\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{01485\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01486\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF4\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01487\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF4\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{01488\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01489\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF4\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01490\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF4\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{01491\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01492\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF4\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01493\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF4\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{01494\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01495\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF4\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01496\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF5\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{01497\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01498\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF5\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01499\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF5\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{01500\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01501\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF5\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01502\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF5\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{01503\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01504\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF5\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01505\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF5\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{01506\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01507\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF5\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01508\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF6\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{01509\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01510\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF6\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01511\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF6\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{01512\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01513\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF6\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01514\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF6\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{01515\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01516\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF6\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01517\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF6\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{01518\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01519\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF6\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01520\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF7\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{01521\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01522\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF7\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01523\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF7\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{01524\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01525\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF7\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01526\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF7\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{01527\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01528\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF7\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01529\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF7\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{01530\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01531\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF7\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01533\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DMA\_IFCR\ register\ \ *******************/}}
\DoxyCodeLine{01534\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF1\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{01535\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF1\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01536\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF1\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01537\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF1\_Pos\ \ \ \ (1U)}}
\DoxyCodeLine{01538\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF1\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01539\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF1\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01540\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF1\_Pos\ \ \ \ (2U)}}
\DoxyCodeLine{01541\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF1\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01542\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF1\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01543\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF1\_Pos\ \ \ \ (3U)}}
\DoxyCodeLine{01544\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF1\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01545\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF1\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01546\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF2\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{01547\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF2\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01548\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF2\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01549\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF2\_Pos\ \ \ \ (5U)}}
\DoxyCodeLine{01550\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF2\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01551\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF2\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01552\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF2\_Pos\ \ \ \ (6U)}}
\DoxyCodeLine{01553\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF2\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01554\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF2\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01555\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF2\_Pos\ \ \ \ (7U)}}
\DoxyCodeLine{01556\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF2\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01557\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF2\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01558\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF3\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{01559\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF3\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01560\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF3\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01561\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF3\_Pos\ \ \ \ (9U)}}
\DoxyCodeLine{01562\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF3\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01563\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF3\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01564\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF3\_Pos\ \ \ \ (10U)}}
\DoxyCodeLine{01565\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF3\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01566\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF3\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01567\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF3\_Pos\ \ \ \ (11U)}}
\DoxyCodeLine{01568\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF3\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01569\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF3\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01570\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF4\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{01571\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF4\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01572\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF4\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01573\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF4\_Pos\ \ \ \ (13U)}}
\DoxyCodeLine{01574\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF4\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01575\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF4\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01576\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF4\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{01577\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF4\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01578\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF4\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01579\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF4\_Pos\ \ \ \ (15U)}}
\DoxyCodeLine{01580\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF4\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01581\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF4\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01582\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF5\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{01583\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF5\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01584\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF5\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01585\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF5\_Pos\ \ \ \ (17U)}}
\DoxyCodeLine{01586\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF5\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01587\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF5\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01588\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF5\_Pos\ \ \ \ (18U)}}
\DoxyCodeLine{01589\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF5\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01590\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF5\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01591\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF5\_Pos\ \ \ \ (19U)}}
\DoxyCodeLine{01592\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF5\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01593\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF5\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01594\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF6\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{01595\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF6\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01596\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF6\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01597\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF6\_Pos\ \ \ \ (21U)}}
\DoxyCodeLine{01598\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF6\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01599\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF6\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01600\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF6\_Pos\ \ \ \ (22U)}}
\DoxyCodeLine{01601\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF6\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01602\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF6\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01603\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF6\_Pos\ \ \ \ (23U)}}
\DoxyCodeLine{01604\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF6\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01605\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF6\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01606\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF7\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{01607\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF7\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01608\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF7\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01609\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF7\_Pos\ \ \ \ (25U)}}
\DoxyCodeLine{01610\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF7\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01611\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF7\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01612\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF7\_Pos\ \ \ \ (26U)}}
\DoxyCodeLine{01613\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF7\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01614\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF7\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01615\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF7\_Pos\ \ \ \ (27U)}}
\DoxyCodeLine{01616\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF7\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01617\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF7\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01619\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DMA\_CCR\ register\ \ ********************/}}
\DoxyCodeLine{01620\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_EN\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01621\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_EN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01622\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_EN\ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01623\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TCIE\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{01624\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TCIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_TCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01625\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TCIE\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01626\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_HTIE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{01627\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_HTIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_HTIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01628\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_HTIE\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_HTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01629\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TEIE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{01630\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TEIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_TEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01631\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TEIE\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_TEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01632\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_DIR\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{01633\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_DIR\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_DIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01634\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_DIR\ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01635\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_CIRC\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{01636\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_CIRC\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_CIRC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01637\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_CIRC\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_CIRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01638\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PINC\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{01639\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PINC\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_PINC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01640\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PINC\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_PINC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01641\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MINC\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{01642\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MINC\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_MINC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01643\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MINC\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_MINC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01645\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PSIZE\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{01646\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PSIZE\_Msk\ \ \ \ \ \ (0x3UL\ <<\ DMA\_CCR\_PSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01647\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PSIZE\ \ \ \ \ \ \ \ \ \ DMA\_CCR\_PSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01648\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PSIZE\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_PSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01649\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PSIZE\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_CCR\_PSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01651\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MSIZE\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{01652\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MSIZE\_Msk\ \ \ \ \ \ (0x3UL\ <<\ DMA\_CCR\_MSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01653\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MSIZE\ \ \ \ \ \ \ \ \ \ DMA\_CCR\_MSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01654\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MSIZE\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_MSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01655\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MSIZE\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_CCR\_MSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01657\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PL\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{01658\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PL\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DMA\_CCR\_PL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01659\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PL\ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_PL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01660\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PL\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_PL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01661\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PL\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_CCR\_PL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01663\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MEM2MEM\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{01664\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MEM2MEM\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_CCR\_MEM2MEM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01665\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MEM2MEM\ \ \ \ \ \ \ \ DMA\_CCR\_MEM2MEM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01667\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DMA\_CNDTR\ register\ \ *******************/}}
\DoxyCodeLine{01668\ \textcolor{preprocessor}{\#define\ DMA\_CNDTR\_NDT\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01669\ \textcolor{preprocessor}{\#define\ DMA\_CNDTR\_NDT\_Msk\ \ \ \ \ \ (0xFFFFUL\ <<\ DMA\_CNDTR\_NDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01670\ \textcolor{preprocessor}{\#define\ DMA\_CNDTR\_NDT\ \ \ \ \ \ \ \ \ \ DMA\_CNDTR\_NDT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01672\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DMA\_CPAR\ register\ \ ********************/}}
\DoxyCodeLine{01673\ \textcolor{preprocessor}{\#define\ DMA\_CPAR\_PA\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01674\ \textcolor{preprocessor}{\#define\ DMA\_CPAR\_PA\_Msk\ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ DMA\_CPAR\_PA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01675\ \textcolor{preprocessor}{\#define\ DMA\_CPAR\_PA\ \ \ \ \ \ \ \ \ \ \ \ DMA\_CPAR\_PA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01677\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DMA\_CMAR\ register\ \ ********************/}}
\DoxyCodeLine{01678\ \textcolor{preprocessor}{\#define\ DMA\_CMAR\_MA\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01679\ \textcolor{preprocessor}{\#define\ DMA\_CMAR\_MA\_Msk\ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ DMA\_CMAR\_MA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01680\ \textcolor{preprocessor}{\#define\ DMA\_CMAR\_MA\ \ \ \ \ \ \ \ \ \ \ \ DMA\_CMAR\_MA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01682\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{01683\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01684\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\ Controller\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01685\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01686\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{01687\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMAMUX\_CxCR\ register\ \ **************/}}
\DoxyCodeLine{01688\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01689\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FUL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)\ }}
\DoxyCodeLine{01690\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_DMAREQ\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01691\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)\ }}
\DoxyCodeLine{01692\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)\ }}
\DoxyCodeLine{01693\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)\ }}
\DoxyCodeLine{01694\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)\ }}
\DoxyCodeLine{01695\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)\ }}
\DoxyCodeLine{01696\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)\ }}
\DoxyCodeLine{01697\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)\ }}
\DoxyCodeLine{01698\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SOIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{01699\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SOIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CxCR\_SOIE\_Pos)\ \ }}
\DoxyCodeLine{01700\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SOIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_SOIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01701\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_EGE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{01702\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_EGE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CxCR\_EGE\_Pos)\ \ \ }}
\DoxyCodeLine{01703\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_EGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_EGE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01704\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{01705\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CxCR\_SE\_Pos)\ \ \ \ }}
\DoxyCodeLine{01706\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_SE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01707\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SPOL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{01708\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DMAMUX\_CxCR\_SPOL\_Pos)\ \ }}
\DoxyCodeLine{01709\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SPOL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_SPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01710\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SPOL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CxCR\_SPOL\_Pos)\ \ }}
\DoxyCodeLine{01711\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SPOL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DMAMUX\_CxCR\_SPOL\_Pos)\ \ }}
\DoxyCodeLine{01712\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{01713\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ DMAMUX\_CxCR\_NBREQ\_Pos)\ }}
\DoxyCodeLine{01714\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_NBREQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01715\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ DMAMUX\_CxCR\_NBREQ\_Pos)\ }}
\DoxyCodeLine{01716\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ DMAMUX\_CxCR\_NBREQ\_Pos)\ }}
\DoxyCodeLine{01717\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ DMAMUX\_CxCR\_NBREQ\_Pos)\ }}
\DoxyCodeLine{01718\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ DMAMUX\_CxCR\_NBREQ\_Pos)\ }}
\DoxyCodeLine{01719\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ DMAMUX\_CxCR\_NBREQ\_Pos)\ }}
\DoxyCodeLine{01720\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{01721\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ DMAMUX\_CxCR\_SYNC\_ID\_Pos)\ }}
\DoxyCodeLine{01722\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_SYNC\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01723\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ DMAMUX\_CxCR\_SYNC\_ID\_Pos)\ }}
\DoxyCodeLine{01724\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ DMAMUX\_CxCR\_SYNC\_ID\_Pos)\ }}
\DoxyCodeLine{01725\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ DMAMUX\_CxCR\_SYNC\_ID\_Pos)\ }}
\DoxyCodeLine{01726\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ DMAMUX\_CxCR\_SYNC\_ID\_Pos)\ }}
\DoxyCodeLine{01727\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ DMAMUX\_CxCR\_SYNC\_ID\_Pos)\ }}
\DoxyCodeLine{01729\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ DMAMUX\_CSR\ register\ \ **************/}}
\DoxyCodeLine{01730\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01731\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF0\_Pos)\ \ }}
\DoxyCodeLine{01732\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01733\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{01734\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF1\_Pos)\ \ }}
\DoxyCodeLine{01735\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01736\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{01737\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF2\_Pos)\ \ }}
\DoxyCodeLine{01738\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01739\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{01740\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF3\_Pos)\ \ }}
\DoxyCodeLine{01741\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01742\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{01743\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF4\_Pos)\ \ }}
\DoxyCodeLine{01744\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01745\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{01746\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF5\_Pos)\ \ }}
\DoxyCodeLine{01747\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01748\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{01749\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF6\_Pos)\ \ }}
\DoxyCodeLine{01750\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01752\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMAMUX\_CFR\ register\ \ **************/}}
\DoxyCodeLine{01753\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01754\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF0\_Pos)\ \ }}
\DoxyCodeLine{01755\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01756\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{01757\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF1\_Pos)\ \ }}
\DoxyCodeLine{01758\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01759\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{01760\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF2\_Pos)\ \ }}
\DoxyCodeLine{01761\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01762\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{01763\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF3\_Pos)\ \ }}
\DoxyCodeLine{01764\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01765\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{01766\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF4\_Pos)\ \ }}
\DoxyCodeLine{01767\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01768\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{01769\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF5\_Pos)\ \ }}
\DoxyCodeLine{01770\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01771\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{01772\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF6\_Pos)\ \ }}
\DoxyCodeLine{01773\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01775\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMAMUX\_RGxCR\ register\ \ ************/}}
\DoxyCodeLine{01776\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01777\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ DMAMUX\_RGxCR\_SIG\_ID\_Pos)\ }}
\DoxyCodeLine{01778\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGxCR\_SIG\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01779\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ DMAMUX\_RGxCR\_SIG\_ID\_Pos)\ }}
\DoxyCodeLine{01780\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ DMAMUX\_RGxCR\_SIG\_ID\_Pos)\ }}
\DoxyCodeLine{01781\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ DMAMUX\_RGxCR\_SIG\_ID\_Pos)\ }}
\DoxyCodeLine{01782\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ DMAMUX\_RGxCR\_SIG\_ID\_Pos)\ }}
\DoxyCodeLine{01783\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ DMAMUX\_RGxCR\_SIG\_ID\_Pos)\ }}
\DoxyCodeLine{01784\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_OIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{01785\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_OIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGxCR\_OIE\_Pos)\ \ }}
\DoxyCodeLine{01786\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_OIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGxCR\_OIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01787\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{01788\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGxCR\_GE\_Pos)\ \ \ }}
\DoxyCodeLine{01789\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGxCR\_GE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01790\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GPOL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{01791\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DMAMUX\_RGxCR\_GPOL\_Pos)\ }}
\DoxyCodeLine{01792\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GPOL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGxCR\_GPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01793\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GPOL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGxCR\_GPOL\_Pos)\ }}
\DoxyCodeLine{01794\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GPOL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DMAMUX\_RGxCR\_GPOL\_Pos)\ }}
\DoxyCodeLine{01795\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{01796\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ DMAMUX\_RGxCR\_GNBREQ\_Pos)\ }}
\DoxyCodeLine{01797\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGxCR\_GNBREQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01798\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ DMAMUX\_RGxCR\_GNBREQ\_Pos)\ }}
\DoxyCodeLine{01799\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ DMAMUX\_RGxCR\_GNBREQ\_Pos)\ }}
\DoxyCodeLine{01800\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ DMAMUX\_RGxCR\_GNBREQ\_Pos)\ }}
\DoxyCodeLine{01801\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ DMAMUX\_RGxCR\_GNBREQ\_Pos)\ }}
\DoxyCodeLine{01802\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ DMAMUX\_RGxCR\_GNBREQ\_Pos)\ }}
\DoxyCodeLine{01804\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMAMUX\_RGSR\ register\ \ **************/}}
\DoxyCodeLine{01805\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01806\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGSR\_OF0\_Pos)\ \ \ }}
\DoxyCodeLine{01807\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGSR\_OF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01808\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{01809\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGSR\_OF1\_Pos)\ \ \ }}
\DoxyCodeLine{01810\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGSR\_OF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01811\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{01812\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGSR\_OF2\_Pos)\ \ \ }}
\DoxyCodeLine{01813\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGSR\_OF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01814\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{01815\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGSR\_OF3\_Pos)\ \ \ }}
\DoxyCodeLine{01816\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGSR\_OF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01818\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMAMUX\_RGCFR\ register\ \ **************/}}
\DoxyCodeLine{01819\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01820\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGCFR\_COF0\_Pos)\ }}
\DoxyCodeLine{01821\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGCFR\_COF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01822\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{01823\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGCFR\_COF1\_Pos)\ }}
\DoxyCodeLine{01824\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGCFR\_COF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01825\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{01826\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGCFR\_COF2\_Pos)\ }}
\DoxyCodeLine{01827\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGCFR\_COF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01828\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{01829\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGCFR\_COF3\_Pos)\ }}
\DoxyCodeLine{01830\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGCFR\_COF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01832\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{01833\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01834\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ External\ Interrupt/Event\ Controller\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01835\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01836\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{01837\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_RTSR1\ register\ \ ******************/}}
\DoxyCodeLine{01838\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT0\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01839\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT0\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01840\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01841\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT1\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{01842\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01843\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01844\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT2\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{01845\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01846\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01847\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT3\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{01848\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01849\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01850\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT4\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{01851\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01852\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01853\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT5\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{01854\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT5\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01855\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01856\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT6\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{01857\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT6\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01858\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01859\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT7\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{01860\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT7\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01861\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01862\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT8\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{01863\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01864\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01865\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT9\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{01866\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT9\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01867\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01868\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT10\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{01869\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT10\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01870\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT10\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01871\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT11\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{01872\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT11\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01873\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT11\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01874\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT12\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{01875\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT12\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01876\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT12\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01877\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT13\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{01878\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT13\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01879\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT13\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01880\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT14\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{01881\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT14\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01882\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT14\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01883\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT15\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{01884\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT15\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01885\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT15\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01887\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_FTSR1\ register\ \ ******************/}}
\DoxyCodeLine{01888\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT0\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01889\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT0\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01890\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01891\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT1\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{01892\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01893\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01894\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT2\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{01895\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01896\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01897\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT3\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{01898\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01899\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01900\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT4\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{01901\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01902\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01903\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT5\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{01904\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT5\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01905\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01906\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT6\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{01907\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT6\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01908\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01909\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT7\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{01910\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT7\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01911\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01912\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT8\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{01913\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01914\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01915\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT9\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{01916\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT9\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01917\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01918\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT10\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{01919\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT10\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01920\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT10\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01921\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT11\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{01922\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT11\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01923\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT11\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01924\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT12\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{01925\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT12\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01926\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT12\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01927\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT13\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{01928\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT13\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01929\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT13\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01930\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT14\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{01931\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT14\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01932\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT14\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01933\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT15\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{01934\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT15\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01935\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT15\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01937\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_SWIER1\ register\ \ *****************/}}
\DoxyCodeLine{01938\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI0\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01939\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI0\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI0\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01940\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI0\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01941\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI1\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{01942\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01943\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI1\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01944\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI2\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{01945\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01946\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI2\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01947\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI3\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{01948\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI3\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01949\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI3\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01950\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI4\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{01951\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI4\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01952\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI4\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01953\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI5\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{01954\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI5\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01955\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI5\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01956\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI6\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{01957\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI6\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01958\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI6\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01959\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI7\_Pos\ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{01960\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI7\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01961\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI7\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01962\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI8\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{01963\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI8\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01964\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI8\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01965\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI9\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{01966\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI9\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI9\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01967\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI9\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01968\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI10\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{01969\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI10\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI10\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01970\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI10\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01971\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI11\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{01972\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI11\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI11\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01973\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI11\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01974\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI12\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{01975\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI12\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI12\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01976\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI12\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01977\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI13\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{01978\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI13\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI13\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01979\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI13\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01980\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI14\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{01981\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI14\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI14\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01982\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI14\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01983\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI15\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{01984\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI15\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI15\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01985\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI15\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01987\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ EXTI\_RPR1\ register\ \ ******************/}}
\DoxyCodeLine{01988\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF0\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01989\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF0\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RPR1\_RPIF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01990\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF0\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RPR1\_RPIF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01991\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF1\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{01992\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RPR1\_RPIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01993\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RPR1\_RPIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01994\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF2\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{01995\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RPR1\_RPIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01996\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RPR1\_RPIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01997\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF3\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{01998\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RPR1\_RPIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01999\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RPR1\_RPIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02000\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF4\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{02001\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RPR1\_RPIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02002\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RPR1\_RPIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02003\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF5\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{02004\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF5\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RPR1\_RPIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02005\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF5\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RPR1\_RPIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02006\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF6\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{02007\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF6\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RPR1\_RPIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02008\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF6\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RPR1\_RPIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02009\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF7\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{02010\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF7\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RPR1\_RPIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02011\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF7\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RPR1\_RPIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02012\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF8\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02013\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF8\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RPR1\_RPIF8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02014\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF8\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RPR1\_RPIF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02015\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF9\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{02016\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF9\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RPR1\_RPIF9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02017\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF9\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RPR1\_RPIF9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02018\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF10\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{02019\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF10\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RPR1\_RPIF10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02020\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF10\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RPR1\_RPIF10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02021\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF11\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{02022\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF11\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RPR1\_RPIF11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02023\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF11\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RPR1\_RPIF11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02024\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF12\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{02025\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF12\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RPR1\_RPIF12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02026\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF12\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RPR1\_RPIF12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02027\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF13\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{02028\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF13\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RPR1\_RPIF13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02029\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF13\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RPR1\_RPIF13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02030\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF14\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{02031\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF14\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RPR1\_RPIF14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02032\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF14\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RPR1\_RPIF14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02033\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF15\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{02034\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF15\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RPR1\_RPIF15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02035\ \textcolor{preprocessor}{\#define\ EXTI\_RPR1\_RPIF15\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RPR1\_RPIF15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02037\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ EXTI\_FPR1\ register\ \ ******************/}}
\DoxyCodeLine{02038\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF0\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02039\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF0\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FPR1\_FPIF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02040\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF0\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FPR1\_FPIF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02041\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF1\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{02042\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FPR1\_FPIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02043\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FPR1\_FPIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02044\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF2\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{02045\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FPR1\_FPIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02046\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FPR1\_FPIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02047\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF3\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{02048\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FPR1\_FPIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02049\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FPR1\_FPIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02050\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF4\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{02051\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FPR1\_FPIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02052\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FPR1\_FPIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02053\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF5\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{02054\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF5\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FPR1\_FPIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02055\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF5\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FPR1\_FPIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02056\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF6\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{02057\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF6\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FPR1\_FPIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02058\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF6\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FPR1\_FPIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02059\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF7\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{02060\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF7\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FPR1\_FPIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02061\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF7\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FPR1\_FPIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02062\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF8\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02063\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF8\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FPR1\_FPIF8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02064\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF8\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FPR1\_FPIF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02065\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF9\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{02066\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF9\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FPR1\_FPIF9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02067\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF9\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FPR1\_FPIF9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02068\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF10\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{02069\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF10\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FPR1\_FPIF10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02070\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF10\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FPR1\_FPIF10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02071\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF11\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{02072\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF11\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FPR1\_FPIF11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02073\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF11\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FPR1\_FPIF11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02074\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF12\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{02075\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF12\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FPR1\_FPIF12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02076\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF12\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FPR1\_FPIF12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02077\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF13\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{02078\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF13\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FPR1\_FPIF13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02079\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF13\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FPR1\_FPIF13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02080\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF14\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{02081\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF14\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FPR1\_FPIF14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02082\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF14\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FPR1\_FPIF14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02083\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF15\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{02084\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF15\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FPR1\_FPIF15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02085\ \textcolor{preprocessor}{\#define\ EXTI\_FPR1\_FPIF15\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FPR1\_FPIF15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02087\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ EXTI\_EXTICR1\ register\ \ **************/}}
\DoxyCodeLine{02088\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR1\_EXTI0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02089\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR1\_EXTI0\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ EXTI\_EXTICR1\_EXTI0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02090\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR1\_EXTI0\ \ \ \ \ \ \ \ \ \ \ EXTI\_EXTICR1\_EXTI0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02091\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR1\_EXTI0\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EXTICR1\_EXTI0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02092\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR1\_EXTI0\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ EXTI\_EXTICR1\_EXTI0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02093\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR1\_EXTI0\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ EXTI\_EXTICR1\_EXTI0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02094\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR1\_EXTI1\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02095\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR1\_EXTI1\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ EXTI\_EXTICR1\_EXTI1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02096\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR1\_EXTI1\ \ \ \ \ \ \ \ \ \ \ EXTI\_EXTICR1\_EXTI1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02097\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR1\_EXTI1\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EXTICR1\_EXTI1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02098\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR1\_EXTI1\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ EXTI\_EXTICR1\_EXTI1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02099\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR1\_EXTI1\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ EXTI\_EXTICR1\_EXTI1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02100\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR1\_EXTI2\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02101\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR1\_EXTI2\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ EXTI\_EXTICR1\_EXTI2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02102\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR1\_EXTI2\ \ \ \ \ \ \ \ \ \ \ EXTI\_EXTICR1\_EXTI2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02103\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR1\_EXTI2\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EXTICR1\_EXTI2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02104\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR1\_EXTI2\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ EXTI\_EXTICR1\_EXTI2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02105\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR1\_EXTI2\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ EXTI\_EXTICR1\_EXTI2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02106\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR1\_EXTI3\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{02107\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR1\_EXTI3\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ EXTI\_EXTICR1\_EXTI3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02108\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR1\_EXTI3\ \ \ \ \ \ \ \ \ \ \ EXTI\_EXTICR1\_EXTI3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02109\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR1\_EXTI3\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EXTICR1\_EXTI3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02110\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR1\_EXTI3\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ EXTI\_EXTICR1\_EXTI3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02111\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR1\_EXTI3\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ EXTI\_EXTICR1\_EXTI3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02113\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ EXTI\_EXTICR2\ register\ \ **************/}}
\DoxyCodeLine{02114\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR2\_EXTI4\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02115\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR2\_EXTI4\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ EXTI\_EXTICR2\_EXTI4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02116\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR2\_EXTI4\ \ \ \ \ \ \ \ \ \ \ EXTI\_EXTICR2\_EXTI4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02117\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR2\_EXTI4\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EXTICR2\_EXTI4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02118\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR2\_EXTI4\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ EXTI\_EXTICR2\_EXTI4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02119\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR2\_EXTI4\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ EXTI\_EXTICR2\_EXTI4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02120\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR2\_EXTI5\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02121\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR2\_EXTI5\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ EXTI\_EXTICR2\_EXTI5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02122\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR2\_EXTI5\ \ \ \ \ \ \ \ \ \ \ EXTI\_EXTICR2\_EXTI5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02123\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR2\_EXTI5\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EXTICR2\_EXTI5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02124\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR2\_EXTI5\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ EXTI\_EXTICR2\_EXTI5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02125\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR2\_EXTI5\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ EXTI\_EXTICR2\_EXTI5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02126\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR2\_EXTI6\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02127\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR2\_EXTI6\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ EXTI\_EXTICR2\_EXTI6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02128\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR2\_EXTI6\ \ \ \ \ \ \ \ \ \ \ EXTI\_EXTICR2\_EXTI6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02129\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR2\_EXTI6\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EXTICR2\_EXTI6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02130\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR2\_EXTI6\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ EXTI\_EXTICR2\_EXTI6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02131\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR2\_EXTI6\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ EXTI\_EXTICR2\_EXTI6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02132\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR2\_EXTI7\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{02133\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR2\_EXTI7\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ EXTI\_EXTICR2\_EXTI7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02134\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR2\_EXTI7\ \ \ \ \ \ \ \ \ \ \ EXTI\_EXTICR2\_EXTI7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02135\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR2\_EXTI7\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EXTICR2\_EXTI7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02136\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR2\_EXTI7\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ EXTI\_EXTICR2\_EXTI7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02137\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR2\_EXTI7\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ EXTI\_EXTICR2\_EXTI7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02139\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ EXTI\_EXTICR3\ register\ \ **************/}}
\DoxyCodeLine{02140\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR3\_EXTI8\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02141\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR3\_EXTI8\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ EXTI\_EXTICR3\_EXTI8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02142\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR3\_EXTI8\ \ \ \ \ \ \ \ \ \ \ EXTI\_EXTICR3\_EXTI8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02143\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR3\_EXTI8\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EXTICR3\_EXTI8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02144\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR3\_EXTI8\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ EXTI\_EXTICR3\_EXTI8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02145\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR3\_EXTI8\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ EXTI\_EXTICR3\_EXTI8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02146\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR3\_EXTI9\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02147\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR3\_EXTI9\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ EXTI\_EXTICR3\_EXTI9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02148\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR3\_EXTI9\ \ \ \ \ \ \ \ \ \ \ EXTI\_EXTICR3\_EXTI9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02149\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR3\_EXTI9\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EXTICR3\_EXTI9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02150\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR3\_EXTI9\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ EXTI\_EXTICR3\_EXTI9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02151\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR3\_EXTI9\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ EXTI\_EXTICR3\_EXTI9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02152\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR3\_EXTI10\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02153\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR3\_EXTI10\_Msk\ \ \ \ \ \ (0x7UL\ <<\ EXTI\_EXTICR3\_EXTI10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02154\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR3\_EXTI10\ \ \ \ \ \ \ \ \ \ EXTI\_EXTICR3\_EXTI10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02155\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR3\_EXTI10\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EXTICR3\_EXTI10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02156\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR3\_EXTI10\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ EXTI\_EXTICR3\_EXTI10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02157\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR3\_EXTI10\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ EXTI\_EXTICR3\_EXTI10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02158\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR3\_EXTI11\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{02159\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR3\_EXTI11\_Msk\ \ \ \ \ \ (0x7UL\ <<\ EXTI\_EXTICR3\_EXTI11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02160\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR3\_EXTI11\ \ \ \ \ \ \ \ \ \ EXTI\_EXTICR3\_EXTI11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02161\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR3\_EXTI11\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EXTICR3\_EXTI11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02162\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR3\_EXTI11\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ EXTI\_EXTICR3\_EXTI11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02163\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR3\_EXTI11\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ EXTI\_EXTICR3\_EXTI11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02165\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ EXTI\_EXTICR4\ register\ \ **************/}}
\DoxyCodeLine{02166\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR4\_EXTI12\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02167\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR4\_EXTI12\_Msk\ \ \ \ \ \ (0x7UL\ <<\ EXTI\_EXTICR4\_EXTI12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02168\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR4\_EXTI12\ \ \ \ \ \ \ \ \ \ EXTI\_EXTICR4\_EXTI12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02169\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR4\_EXTI12\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EXTICR4\_EXTI12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02170\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR4\_EXTI12\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ EXTI\_EXTICR4\_EXTI12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02171\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR4\_EXTI12\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ EXTI\_EXTICR4\_EXTI12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02172\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR4\_EXTI13\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02173\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR4\_EXTI13\_Msk\ \ \ \ \ \ (0x7UL\ <<\ EXTI\_EXTICR4\_EXTI13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02174\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR4\_EXTI13\ \ \ \ \ \ \ \ \ \ EXTI\_EXTICR4\_EXTI13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02175\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR4\_EXTI13\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EXTICR4\_EXTI13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02176\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR4\_EXTI13\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ EXTI\_EXTICR4\_EXTI13\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{02177\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR4\_EXTI13\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ EXTI\_EXTICR4\_EXTI13\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02178\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR4\_EXTI14\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02179\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR4\_EXTI14\_Msk\ \ \ \ \ \ (0x7UL\ <<\ EXTI\_EXTICR4\_EXTI14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02180\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR4\_EXTI14\ \ \ \ \ \ \ \ \ \ EXTI\_EXTICR4\_EXTI14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02181\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR4\_EXTI14\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EXTICR4\_EXTI14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02182\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR4\_EXTI14\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ EXTI\_EXTICR4\_EXTI14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02183\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR4\_EXTI14\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ EXTI\_EXTICR4\_EXTI14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02184\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR4\_EXTI15\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{02185\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR4\_EXTI15\_Msk\ \ \ \ \ \ (0x7UL\ <<\ EXTI\_EXTICR4\_EXTI15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02186\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR4\_EXTI15\ \ \ \ \ \ \ \ \ \ EXTI\_EXTICR4\_EXTI15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02187\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR4\_EXTI15\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EXTICR4\_EXTI15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02188\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR4\_EXTI15\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ EXTI\_EXTICR4\_EXTI15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02189\ \textcolor{preprocessor}{\#define\ EXTI\_EXTICR4\_EXTI15\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ EXTI\_EXTICR4\_EXTI15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02191\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ EXTI\_IMR1\ register\ \ ******************/}}
\DoxyCodeLine{02192\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02193\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02194\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02195\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{02196\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02197\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02198\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{02199\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02200\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02201\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{02202\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02203\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02204\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{02205\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02206\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02207\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{02208\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02209\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02210\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{02211\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02212\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02213\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{02214\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02215\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02216\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02217\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02218\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02219\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{02220\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02221\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02222\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{02223\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02224\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02225\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{02226\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02227\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02228\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{02229\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02230\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02231\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{02232\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02233\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02234\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{02235\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02236\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02237\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{02238\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02239\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02240\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM19\_Pos\ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{02241\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM19\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02242\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM19\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02243\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM21\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{02244\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM21\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02245\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM21\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02246\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM23\_Pos\ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{02247\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM23\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02248\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM23\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02249\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM25\_Pos\ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{02250\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM25\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02251\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM25\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02252\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM31\_Pos\ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{02253\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM31\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02254\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM31\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02255\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02256\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x82A8FFFFUL\ <<\ EXTI\_IMR1\_IM\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02257\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02260\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ EXTI\_EMR1\ register\ \ ******************/}}
\DoxyCodeLine{02261\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02262\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02263\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02264\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{02265\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02266\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02267\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{02268\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02269\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02270\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{02271\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02272\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02273\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{02274\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02275\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02276\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{02277\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02278\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02279\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{02280\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02281\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02282\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{02283\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02284\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02285\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02286\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02287\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02288\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{02289\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02290\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02291\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{02292\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02293\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02294\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{02295\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02296\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02297\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{02298\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02299\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02300\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{02301\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02302\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02303\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{02304\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02305\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02306\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{02307\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02308\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02309\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM19\_Pos\ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{02310\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM19\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02311\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM19\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02312\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM21\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{02313\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM21\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02314\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM21\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02315\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM23\_Pos\ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{02316\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM23\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02317\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM23\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02318\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM25\_Pos\ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{02319\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM25\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02320\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM25\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02321\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM31\_Pos\ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{02322\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM31\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02323\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM31\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02326\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02327\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02328\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02329\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02330\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02331\ \textcolor{comment}{/*\ Note:\ No\ specific\ macro\ feature\ on\ this\ device\ */}}
\DoxyCodeLine{02332\ }
\DoxyCodeLine{02333\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_ACR\ register\ \ *****************/}}
\DoxyCodeLine{02334\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02335\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ FLASH\_ACR\_LATENCY\_Pos)\ }}
\DoxyCodeLine{02336\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_Msk}}
\DoxyCodeLine{02337\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_LATENCY\_Pos)\ }}
\DoxyCodeLine{02338\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FLASH\_ACR\_LATENCY\_Pos)\ }}
\DoxyCodeLine{02339\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FLASH\_ACR\_LATENCY\_Pos)\ }}
\DoxyCodeLine{02340\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PRFTEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02341\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PRFTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_PRFTEN\_Pos)\ \ }}
\DoxyCodeLine{02342\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PRFTEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_PRFTEN\_Msk}}
\DoxyCodeLine{02343\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{02344\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_ICEN\_Pos)\ \ \ \ }}
\DoxyCodeLine{02345\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_ICEN\_Msk}}
\DoxyCodeLine{02346\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{02347\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_ICRST\_Pos)\ \ \ }}
\DoxyCodeLine{02348\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_ICRST\_Msk}}
\DoxyCodeLine{02349\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PROGEMPTY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02350\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PROGEMPTY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_PROGEMPTY\_Pos)\ }}
\DoxyCodeLine{02351\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PROGEMPTY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_PROGEMPTY\_Msk}}
\DoxyCodeLine{02352\ }
\DoxyCodeLine{02353\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_SR\ register\ \ ******************/}}
\DoxyCodeLine{02354\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_EOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02355\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_EOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_EOP\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02356\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_EOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_EOP\_Msk}}
\DoxyCodeLine{02357\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{02358\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_OPERR\_Pos)\ \ \ \ }}
\DoxyCodeLine{02359\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_OPERR\_Msk}}
\DoxyCodeLine{02360\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PROGERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{02361\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PROGERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_PROGERR\_Pos)\ \ }}
\DoxyCodeLine{02362\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PROGERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_PROGERR\_Msk}}
\DoxyCodeLine{02363\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_WRPERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{02364\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_WRPERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_WRPERR\_Pos)\ \ \ }}
\DoxyCodeLine{02365\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_WRPERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_WRPERR\_Msk}}
\DoxyCodeLine{02366\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGAERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{02367\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGAERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_PGAERR\_Pos)\ \ \ }}
\DoxyCodeLine{02368\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGAERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_PGAERR\_Msk}}
\DoxyCodeLine{02369\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_SIZERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{02370\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_SIZERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_SIZERR\_Pos)\ \ \ }}
\DoxyCodeLine{02371\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_SIZERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_SIZERR\_Msk}}
\DoxyCodeLine{02372\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGSERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{02373\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGSERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_PGSERR\_Pos)\ \ \ }}
\DoxyCodeLine{02374\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGSERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_PGSERR\_Msk}}
\DoxyCodeLine{02375\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_MISERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02376\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_MISERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_MISERR\_Pos)\ \ \ }}
\DoxyCodeLine{02377\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_MISERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_MISERR\_Msk}}
\DoxyCodeLine{02378\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_FASTERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{02379\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_FASTERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_FASTERR\_Pos)\ \ }}
\DoxyCodeLine{02380\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_FASTERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_FASTERR\_Msk}}
\DoxyCodeLine{02381\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPTVERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{02382\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPTVERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_OPTVERR\_Pos)\ \ }}
\DoxyCodeLine{02383\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPTVERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_OPTVERR\_Msk}}
\DoxyCodeLine{02384\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_BSY1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02385\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_BSY1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_BSY1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02386\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_BSY1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_BSY1\_Msk}}
\DoxyCodeLine{02387\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_CFGBSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{02388\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_CFGBSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_CFGBSY\_Pos)\ \ \ }}
\DoxyCodeLine{02389\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_CFGBSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_CFGBSY\_Msk}}
\DoxyCodeLine{02390\ }
\DoxyCodeLine{02391\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_CR\ register\ \ ******************/}}
\DoxyCodeLine{02392\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02393\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_PG\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02394\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_PG\_Msk}}
\DoxyCodeLine{02395\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PER\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{02396\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_PER\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02397\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_PER\_Msk}}
\DoxyCodeLine{02398\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_MER1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{02399\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_MER1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_MER1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{02400\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_MER1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_MER1\_Msk}}
\DoxyCodeLine{02401\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PNB\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{02402\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PNB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ FLASH\_CR\_PNB\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{02403\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PNB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_PNB\_Msk}}
\DoxyCodeLine{02404\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_STRT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02405\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_STRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_STRT\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{02406\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_STRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_STRT\_Msk}}
\DoxyCodeLine{02407\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTSTRT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{02408\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTSTRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_OPTSTRT\_Pos)\ \ \ \ }}
\DoxyCodeLine{02409\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTSTRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_OPTSTRT\_Msk}}
\DoxyCodeLine{02410\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_FSTPG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{02411\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_FSTPG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_FSTPG\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02412\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_FSTPG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_FSTPG\_Msk}}
\DoxyCodeLine{02413\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_EOPIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{02414\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_EOPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_EOPIE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02415\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_EOPIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_EOPIE\_Msk}}
\DoxyCodeLine{02416\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_ERRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{02417\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_ERRIE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02418\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_ERRIE\_Msk}}
\DoxyCodeLine{02419\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OBL\_LAUNCH\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{02420\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OBL\_LAUNCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_OBL\_LAUNCH\_Pos)\ }}
\DoxyCodeLine{02421\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OBL\_LAUNCH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_OBL\_LAUNCH\_Msk}}
\DoxyCodeLine{02422\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTLOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{02423\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTLOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_OPTLOCK\_Pos)\ \ \ \ }}
\DoxyCodeLine{02424\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_OPTLOCK\_Msk}}
\DoxyCodeLine{02425\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_LOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{02426\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_LOCK\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{02427\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_LOCK\_Msk}}
\DoxyCodeLine{02428\ }
\DoxyCodeLine{02429\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_ECCR\ register\ \ ****************/}}
\DoxyCodeLine{02430\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ADDR\_ECC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02431\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ADDR\_ECC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFFUL\ <<\ FLASH\_ECCR\_ADDR\_ECC\_Pos)\ \ }}
\DoxyCodeLine{02432\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ADDR\_ECC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ECCR\_ADDR\_ECC\_Msk}}
\DoxyCodeLine{02433\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_SYSF\_ECC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{02434\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_SYSF\_ECC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ECCR\_SYSF\_ECC\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02435\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_SYSF\_ECC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ECCR\_SYSF\_ECC\_Msk}}
\DoxyCodeLine{02436\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{02437\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ECCR\_ECCCIE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{02438\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ECCR\_ECCCIE\_Msk}}
\DoxyCodeLine{02439\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{02440\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ECCR\_ECCC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02441\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ECCR\_ECCC\_Msk}}
\DoxyCodeLine{02442\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{02443\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ECCR\_ECCD\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02444\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ECCR\_ECCD\_Msk}}
\DoxyCodeLine{02445\ }
\DoxyCodeLine{02446\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_OPTR\ register\ \ ****************/}}
\DoxyCodeLine{02447\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_RDP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02448\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_RDP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FLASH\_OPTR\_RDP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02449\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_RDP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_RDP\_Msk}}
\DoxyCodeLine{02450\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{02451\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_nRST\_STOP\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02452\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_nRST\_STOP\_Msk}}
\DoxyCodeLine{02453\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_STDBY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{02454\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_STDBY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_nRST\_STDBY\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{02455\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_STDBY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_nRST\_STDBY\_Msk}}
\DoxyCodeLine{02456\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_SW\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02457\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_IWDG\_SW\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02458\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_SW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_IWDG\_SW\_Msk}}
\DoxyCodeLine{02459\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{02460\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_IWDG\_STOP\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02461\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_IWDG\_STOP\_Msk}}
\DoxyCodeLine{02462\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_STDBY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{02463\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_STDBY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_IWDG\_STDBY\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{02464\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_STDBY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_IWDG\_STDBY\_Msk}}
\DoxyCodeLine{02465\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_WWDG\_SW\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{02466\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_WWDG\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_WWDG\_SW\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02467\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_WWDG\_SW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_WWDG\_SW\_Msk}}
\DoxyCodeLine{02468\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_RAM\_PARITY\_CHECK\_Pos\ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{02469\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_RAM\_PARITY\_CHECK\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_RAM\_PARITY\_CHECK\_Pos)\ }}
\DoxyCodeLine{02470\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_RAM\_PARITY\_CHECK\ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_RAM\_PARITY\_CHECK\_Msk}}
\DoxyCodeLine{02471\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nBOOT\_SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{02472\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nBOOT\_SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_nBOOT\_SEL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02473\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nBOOT\_SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_nBOOT\_SEL\_Msk}}
\DoxyCodeLine{02474\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nBOOT1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{02475\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nBOOT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_nBOOT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02476\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nBOOT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_nBOOT1\_Msk}}
\DoxyCodeLine{02477\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nBOOT0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{02478\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nBOOT0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_nBOOT0\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02479\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nBOOT0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_nBOOT0\_Msk}}
\DoxyCodeLine{02480\ }
\DoxyCodeLine{02481\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_WRP1AR\ register\ \ ***************/}}
\DoxyCodeLine{02482\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1AR\_WRP1A\_STRT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02483\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1AR\_WRP1A\_STRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ FLASH\_WRP1AR\_WRP1A\_STRT\_Pos)\ }}
\DoxyCodeLine{02484\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1AR\_WRP1A\_STRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_WRP1AR\_WRP1A\_STRT\_Msk}}
\DoxyCodeLine{02485\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1AR\_WRP1A\_END\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02486\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1AR\_WRP1A\_END\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ FLASH\_WRP1AR\_WRP1A\_END\_Pos)\ }}
\DoxyCodeLine{02487\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1AR\_WRP1A\_END\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_WRP1AR\_WRP1A\_END\_Msk}}
\DoxyCodeLine{02488\ }
\DoxyCodeLine{02489\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_WRP1BR\ register\ \ ***************/}}
\DoxyCodeLine{02490\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1BR\_WRP1B\_STRT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02491\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1BR\_WRP1B\_STRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ FLASH\_WRP1BR\_WRP1B\_STRT\_Pos)\ }}
\DoxyCodeLine{02492\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1BR\_WRP1B\_STRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_WRP1BR\_WRP1B\_STRT\_Msk}}
\DoxyCodeLine{02493\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1BR\_WRP1B\_END\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02494\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1BR\_WRP1B\_END\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ FLASH\_WRP1BR\_WRP1B\_END\_Pos)\ }}
\DoxyCodeLine{02495\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1BR\_WRP1B\_END\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_WRP1BR\_WRP1B\_END\_Msk}}
\DoxyCodeLine{02496\ }
\DoxyCodeLine{02497\ }
\DoxyCodeLine{02498\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02499\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02500\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ General\ Purpose\ I/O\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02501\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02502\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02503\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_MODER\ register\ \ *****************/}}
\DoxyCodeLine{02504\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02505\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE0\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02506\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE0\_Msk}}
\DoxyCodeLine{02507\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE0\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02508\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE0\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02509\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{02510\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02511\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE1\_Msk}}
\DoxyCodeLine{02512\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02513\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02514\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{02515\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE2\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02516\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE2\_Msk}}
\DoxyCodeLine{02517\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE2\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02518\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE2\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02519\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{02520\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE3\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02521\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE3\_Msk}}
\DoxyCodeLine{02522\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE3\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02523\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE3\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02524\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02525\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02526\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE4\_Msk}}
\DoxyCodeLine{02527\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02528\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02529\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{02530\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE5\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02531\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE5\_Msk}}
\DoxyCodeLine{02532\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE5\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02533\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE5\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02534\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{02535\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE6\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02536\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE6\_Msk}}
\DoxyCodeLine{02537\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE6\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02538\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE6\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02539\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{02540\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE7\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02541\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE7\_Msk}}
\DoxyCodeLine{02542\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE7\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02543\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE7\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02544\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02545\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE8\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02546\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE8\_Msk}}
\DoxyCodeLine{02547\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE8\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02548\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE8\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02549\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\_Pos\ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{02550\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE9\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02551\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE9\_Msk}}
\DoxyCodeLine{02552\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE9\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02553\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE9\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02554\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{02555\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE10\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02556\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE10\_Msk}}
\DoxyCodeLine{02557\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE10\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02558\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE10\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02559\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{02560\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE11\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02561\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE11\_Msk}}
\DoxyCodeLine{02562\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE11\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02563\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE11\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02564\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{02565\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE12\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02566\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE12\_Msk}}
\DoxyCodeLine{02567\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE12\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02568\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE12\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02569\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\_Pos\ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{02570\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE13\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02571\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE13\_Msk}}
\DoxyCodeLine{02572\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE13\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02573\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE13\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02574\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\_Pos\ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{02575\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE14\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02576\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE14\_Msk}}
\DoxyCodeLine{02577\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE14\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02578\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE14\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02579\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\_Pos\ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{02580\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE15\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02581\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE15\_Msk}}
\DoxyCodeLine{02582\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE15\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02583\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE15\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02585\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_OTYPER\ register\ \ ****************/}}
\DoxyCodeLine{02586\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02587\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT0\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02588\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT0\_Msk}}
\DoxyCodeLine{02589\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{02590\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02591\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT1\_Msk}}
\DoxyCodeLine{02592\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{02593\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02594\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT2\_Msk}}
\DoxyCodeLine{02595\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{02596\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02597\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT3\_Msk}}
\DoxyCodeLine{02598\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{02599\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02600\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT4\_Msk}}
\DoxyCodeLine{02601\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{02602\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02603\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT5\_Msk}}
\DoxyCodeLine{02604\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{02605\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02606\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT6\_Msk}}
\DoxyCodeLine{02607\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{02608\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02609\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT7\_Msk}}
\DoxyCodeLine{02610\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02611\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02612\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT8\_Msk}}
\DoxyCodeLine{02613\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{02614\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT9\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02615\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT9\_Msk}}
\DoxyCodeLine{02616\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{02617\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT10\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02618\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT10\_Msk}}
\DoxyCodeLine{02619\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{02620\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT11\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02621\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT11\_Msk}}
\DoxyCodeLine{02622\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{02623\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT12\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02624\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT12\_Msk}}
\DoxyCodeLine{02625\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{02626\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT13\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02627\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT13\_Msk}}
\DoxyCodeLine{02628\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{02629\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT14\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02630\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT14\_Msk}}
\DoxyCodeLine{02631\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{02632\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT15\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02633\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT15\_Msk}}
\DoxyCodeLine{02634\ }
\DoxyCodeLine{02635\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_OSPEEDR\ register\ \ ***************/}}
\DoxyCodeLine{02636\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02637\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED0\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02638\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED0\_Msk}}
\DoxyCodeLine{02639\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED0\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02640\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED0\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02641\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{02642\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED1\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02643\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED1\_Msk}}
\DoxyCodeLine{02644\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED1\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02645\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED1\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02646\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{02647\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED2\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02648\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED2\_Msk}}
\DoxyCodeLine{02649\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED2\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02650\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED2\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02651\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{02652\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED3\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02653\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED3\_Msk}}
\DoxyCodeLine{02654\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED3\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02655\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED3\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02656\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02657\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED4\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02658\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED4\_Msk}}
\DoxyCodeLine{02659\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED4\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02660\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED4\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02661\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{02662\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED5\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02663\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED5\_Msk}}
\DoxyCodeLine{02664\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED5\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02665\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED5\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02666\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{02667\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED6\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02668\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED6\_Msk}}
\DoxyCodeLine{02669\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED6\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02670\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED6\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02671\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{02672\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED7\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02673\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED7\_Msk}}
\DoxyCodeLine{02674\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED7\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02675\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED7\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02676\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02677\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED8\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02678\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED8\_Msk}}
\DoxyCodeLine{02679\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED8\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02680\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED8\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02681\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{02682\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED9\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02683\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED9\_Msk}}
\DoxyCodeLine{02684\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED9\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02685\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED9\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{02686\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{02687\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED10\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02688\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED10\_Msk}}
\DoxyCodeLine{02689\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED10\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02690\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED10\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02691\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{02692\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED11\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02693\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED11\_Msk}}
\DoxyCodeLine{02694\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED11\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02695\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED11\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02696\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{02697\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED12\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02698\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED12\_Msk}}
\DoxyCodeLine{02699\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED12\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02700\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED12\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02701\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{02702\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED13\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02703\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED13\_Msk}}
\DoxyCodeLine{02704\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED13\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02705\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED13\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02706\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{02707\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED14\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02708\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED14\_Msk}}
\DoxyCodeLine{02709\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED14\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02710\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED14\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02711\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{02712\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED15\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02713\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED15\_Msk}}
\DoxyCodeLine{02714\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED15\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02715\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED15\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{02717\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_PUPDR\ register\ \ *****************/}}
\DoxyCodeLine{02718\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02719\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD0\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02720\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD0\_Msk}}
\DoxyCodeLine{02721\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD0\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02722\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD0\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02723\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{02724\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02725\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD1\_Msk}}
\DoxyCodeLine{02726\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02727\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02728\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{02729\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD2\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02730\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD2\_Msk}}
\DoxyCodeLine{02731\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD2\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02732\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD2\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02733\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{02734\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD3\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02735\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD3\_Msk}}
\DoxyCodeLine{02736\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD3\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02737\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD3\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02738\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02739\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02740\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD4\_Msk}}
\DoxyCodeLine{02741\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02742\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02743\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{02744\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD5\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02745\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD5\_Msk}}
\DoxyCodeLine{02746\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD5\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02747\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD5\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02748\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{02749\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD6\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02750\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD6\_Msk}}
\DoxyCodeLine{02751\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD6\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02752\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD6\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02753\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{02754\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD7\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02755\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD7\_Msk}}
\DoxyCodeLine{02756\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD7\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02757\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD7\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02758\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02759\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD8\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02760\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD8\_Msk}}
\DoxyCodeLine{02761\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD8\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02762\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD8\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02763\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\_Pos\ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{02764\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD9\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02765\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD9\_Msk}}
\DoxyCodeLine{02766\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD9\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02767\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD9\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02768\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{02769\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD10\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02770\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD10\_Msk}}
\DoxyCodeLine{02771\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD10\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02772\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD10\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02773\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{02774\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD11\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02775\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD11\_Msk}}
\DoxyCodeLine{02776\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD11\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02777\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD11\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02778\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{02779\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD12\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02780\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD12\_Msk}}
\DoxyCodeLine{02781\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD12\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02782\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD12\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02783\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\_Pos\ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{02784\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD13\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02785\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD13\_Msk}}
\DoxyCodeLine{02786\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD13\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02787\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD13\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02788\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\_Pos\ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{02789\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD14\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02790\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD14\_Msk}}
\DoxyCodeLine{02791\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD14\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02792\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD14\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02793\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\_Pos\ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{02794\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD15\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02795\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD15\_Msk}}
\DoxyCodeLine{02796\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD15\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02797\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD15\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02799\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_IDR\ register\ \ *******************/}}
\DoxyCodeLine{02800\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02801\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02802\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID0\_Msk}}
\DoxyCodeLine{02803\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{02804\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02805\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID1\_Msk}}
\DoxyCodeLine{02806\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{02807\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02808\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID2\_Msk}}
\DoxyCodeLine{02809\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{02810\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02811\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID3\_Msk}}
\DoxyCodeLine{02812\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{02813\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02814\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID4\_Msk}}
\DoxyCodeLine{02815\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{02816\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02817\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID5\_Msk}}
\DoxyCodeLine{02818\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{02819\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02820\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID6\_Msk}}
\DoxyCodeLine{02821\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{02822\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02823\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID7\_Msk}}
\DoxyCodeLine{02824\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02825\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02826\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID8\_Msk}}
\DoxyCodeLine{02827\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{02828\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02829\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID9\_Msk}}
\DoxyCodeLine{02830\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{02831\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02832\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID10\_Msk}}
\DoxyCodeLine{02833\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{02834\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02835\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID11\_Msk}}
\DoxyCodeLine{02836\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{02837\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02838\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID12\_Msk}}
\DoxyCodeLine{02839\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{02840\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02841\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID13\_Msk}}
\DoxyCodeLine{02842\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{02843\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02844\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID14\_Msk}}
\DoxyCodeLine{02845\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{02846\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02847\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID15\_Msk}}
\DoxyCodeLine{02848\ }
\DoxyCodeLine{02849\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_ODR\ register\ \ *******************/}}
\DoxyCodeLine{02850\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02851\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02852\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD0\_Msk}}
\DoxyCodeLine{02853\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{02854\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02855\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD1\_Msk}}
\DoxyCodeLine{02856\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{02857\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02858\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD2\_Msk}}
\DoxyCodeLine{02859\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{02860\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02861\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD3\_Msk}}
\DoxyCodeLine{02862\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{02863\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02864\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD4\_Msk}}
\DoxyCodeLine{02865\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{02866\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02867\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD5\_Msk}}
\DoxyCodeLine{02868\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{02869\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02870\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD6\_Msk}}
\DoxyCodeLine{02871\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{02872\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02873\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD7\_Msk}}
\DoxyCodeLine{02874\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02875\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02876\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD8\_Msk}}
\DoxyCodeLine{02877\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{02878\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02879\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD9\_Msk}}
\DoxyCodeLine{02880\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{02881\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02882\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD10\_Msk}}
\DoxyCodeLine{02883\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{02884\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02885\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD11\_Msk}}
\DoxyCodeLine{02886\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{02887\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02888\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD12\_Msk}}
\DoxyCodeLine{02889\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{02890\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02891\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD13\_Msk}}
\DoxyCodeLine{02892\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{02893\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02894\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD14\_Msk}}
\DoxyCodeLine{02895\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{02896\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02897\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD15\_Msk}}
\DoxyCodeLine{02898\ }
\DoxyCodeLine{02899\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_BSRR\ register\ \ ******************/}}
\DoxyCodeLine{02900\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02901\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02902\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS0\_Msk}}
\DoxyCodeLine{02903\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{02904\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02905\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS1\_Msk}}
\DoxyCodeLine{02906\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{02907\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02908\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS2\_Msk}}
\DoxyCodeLine{02909\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{02910\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02911\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS3\_Msk}}
\DoxyCodeLine{02912\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{02913\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02914\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS4\_Msk}}
\DoxyCodeLine{02915\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{02916\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02917\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS5\_Msk}}
\DoxyCodeLine{02918\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{02919\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02920\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS6\_Msk}}
\DoxyCodeLine{02921\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{02922\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02923\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS7\_Msk}}
\DoxyCodeLine{02924\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02925\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02926\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS8\_Msk}}
\DoxyCodeLine{02927\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{02928\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02929\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS9\_Msk}}
\DoxyCodeLine{02930\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{02931\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02932\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS10\_Msk}}
\DoxyCodeLine{02933\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{02934\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02935\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS11\_Msk}}
\DoxyCodeLine{02936\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{02937\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02938\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS12\_Msk}}
\DoxyCodeLine{02939\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{02940\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02941\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS13\_Msk}}
\DoxyCodeLine{02942\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{02943\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02944\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS14\_Msk}}
\DoxyCodeLine{02945\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{02946\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02947\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS15\_Msk}}
\DoxyCodeLine{02948\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02949\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02950\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR0\_Msk}}
\DoxyCodeLine{02951\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{02952\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02953\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR1\_Msk}}
\DoxyCodeLine{02954\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{02955\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02956\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR2\_Msk}}
\DoxyCodeLine{02957\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{02958\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02959\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR3\_Msk}}
\DoxyCodeLine{02960\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{02961\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02962\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR4\_Msk}}
\DoxyCodeLine{02963\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{02964\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02965\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR5\_Msk}}
\DoxyCodeLine{02966\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{02967\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02968\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR6\_Msk}}
\DoxyCodeLine{02969\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{02970\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02971\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR7\_Msk}}
\DoxyCodeLine{02972\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{02973\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02974\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR8\_Msk}}
\DoxyCodeLine{02975\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{02976\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02977\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR9\_Msk}}
\DoxyCodeLine{02978\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{02979\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02980\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR10\_Msk}}
\DoxyCodeLine{02981\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{02982\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02983\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR11\_Msk}}
\DoxyCodeLine{02984\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{02985\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02986\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR12\_Msk}}
\DoxyCodeLine{02987\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{02988\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02989\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR13\_Msk}}
\DoxyCodeLine{02990\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{02991\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02992\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR14\_Msk}}
\DoxyCodeLine{02993\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{02994\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02995\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR15\_Msk}}
\DoxyCodeLine{02996\ }
\DoxyCodeLine{02997\ \textcolor{comment}{/******************\ Bit\ definition\ for\ GPIO\_LCKR\ register\ *********************/}}
\DoxyCodeLine{02998\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02999\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03000\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK0\_Msk}}
\DoxyCodeLine{03001\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03002\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03003\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK1\_Msk}}
\DoxyCodeLine{03004\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03005\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03006\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK2\_Msk}}
\DoxyCodeLine{03007\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03008\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03009\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK3\_Msk}}
\DoxyCodeLine{03010\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03011\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03012\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK4\_Msk}}
\DoxyCodeLine{03013\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03014\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03015\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK5\_Msk}}
\DoxyCodeLine{03016\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03017\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03018\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK6\_Msk}}
\DoxyCodeLine{03019\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03020\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03021\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK7\_Msk}}
\DoxyCodeLine{03022\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03023\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03024\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK8\_Msk}}
\DoxyCodeLine{03025\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03026\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03027\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK9\_Msk}}
\DoxyCodeLine{03028\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03029\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03030\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK10\_Msk}}
\DoxyCodeLine{03031\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{03032\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03033\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK11\_Msk}}
\DoxyCodeLine{03034\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03035\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03036\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK12\_Msk}}
\DoxyCodeLine{03037\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{03038\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03039\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK13\_Msk}}
\DoxyCodeLine{03040\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{03041\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03042\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK14\_Msk}}
\DoxyCodeLine{03043\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{03044\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03045\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK15\_Msk}}
\DoxyCodeLine{03046\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCKK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{03047\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCKK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCKK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03048\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCKK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCKK\_Msk}}
\DoxyCodeLine{03049\ }
\DoxyCodeLine{03050\ \textcolor{comment}{/******************\ Bit\ definition\ for\ GPIO\_AFRL\ register\ *********************/}}
\DoxyCodeLine{03051\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03052\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03053\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL0\_Msk}}
\DoxyCodeLine{03054\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03055\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03056\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03057\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03058\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03059\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03060\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL1\_Msk}}
\DoxyCodeLine{03061\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03062\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03063\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03064\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03065\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03066\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03067\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL2\_Msk}}
\DoxyCodeLine{03068\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03069\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03070\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03071\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03072\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03073\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03074\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL3\_Msk}}
\DoxyCodeLine{03075\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03076\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03077\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03078\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03079\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{03080\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03081\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL4\_Msk}}
\DoxyCodeLine{03082\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03083\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03084\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03085\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03086\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{03087\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03088\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL5\_Msk}}
\DoxyCodeLine{03089\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03090\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03091\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03092\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03093\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_Pos\ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{03094\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03095\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL6\_Msk}}
\DoxyCodeLine{03096\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03097\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03098\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03099\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03100\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_Pos\ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{03101\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03102\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL7\_Msk}}
\DoxyCodeLine{03103\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03104\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03105\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03106\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03108\ \textcolor{comment}{/******************\ Bit\ definition\ for\ GPIO\_AFRH\ register\ *********************/}}
\DoxyCodeLine{03109\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03110\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03111\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL8\_Msk}}
\DoxyCodeLine{03112\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03113\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03114\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03115\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03116\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03117\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03118\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL9\_Msk}}
\DoxyCodeLine{03119\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03120\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03121\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03122\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03123\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03124\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03125\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL10\_Msk}}
\DoxyCodeLine{03126\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03127\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03128\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03129\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03130\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03131\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03132\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL11\_Msk}}
\DoxyCodeLine{03133\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03134\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03135\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03136\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03137\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{03138\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03139\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL12\_Msk}}
\DoxyCodeLine{03140\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03141\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03142\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03143\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03144\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{03145\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03146\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL13\_Msk}}
\DoxyCodeLine{03147\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03148\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03149\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03150\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03151\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{03152\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03153\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL14\_Msk}}
\DoxyCodeLine{03154\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03155\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03156\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03157\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03158\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_Pos\ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{03159\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03160\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL15\_Msk}}
\DoxyCodeLine{03161\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03162\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03163\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03164\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03166\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_BRR\ register\ \ ******************/}}
\DoxyCodeLine{03167\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03168\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03169\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR0\_Msk}}
\DoxyCodeLine{03170\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03171\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03172\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR1\_Msk}}
\DoxyCodeLine{03173\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03174\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03175\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR2\_Msk}}
\DoxyCodeLine{03176\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03177\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03178\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR3\_Msk}}
\DoxyCodeLine{03179\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03180\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03181\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR4\_Msk}}
\DoxyCodeLine{03182\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03183\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03184\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR5\_Msk}}
\DoxyCodeLine{03185\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03186\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03187\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR6\_Msk}}
\DoxyCodeLine{03188\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03189\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03190\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR7\_Msk}}
\DoxyCodeLine{03191\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03192\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03193\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR8\_Msk}}
\DoxyCodeLine{03194\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03195\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03196\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR9\_Msk}}
\DoxyCodeLine{03197\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03198\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03199\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR10\_Msk}}
\DoxyCodeLine{03200\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{03201\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03202\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR11\_Msk}}
\DoxyCodeLine{03203\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03204\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03205\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR12\_Msk}}
\DoxyCodeLine{03206\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{03207\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03208\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR13\_Msk}}
\DoxyCodeLine{03209\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{03210\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03211\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR14\_Msk}}
\DoxyCodeLine{03212\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{03213\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03214\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR15\_Msk}}
\DoxyCodeLine{03215\ }
\DoxyCodeLine{03216\ }
\DoxyCodeLine{03217\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{03218\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03219\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Inter-\/integrated\ Circuit\ Interface\ (I2C)\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03220\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03221\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{03222\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_CR1\ register\ \ *******************/}}
\DoxyCodeLine{03223\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03224\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03225\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03226\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03227\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_TXIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03228\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_TXIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03229\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03230\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_RXIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03231\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_RXIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03232\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ADDRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03233\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ADDRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ADDRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03234\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ADDRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ADDRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03235\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NACKIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03236\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NACKIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_NACKIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03237\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NACKIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_NACKIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03238\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_STOPIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03239\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_STOPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_STOPIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03240\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_STOPIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_STOPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03241\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03242\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_TCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03243\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03244\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ERRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03245\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ERRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03246\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03247\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_DNF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03248\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_DNF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ I2C\_CR1\_DNF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03249\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_DNF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_DNF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03250\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ANFOFF\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03251\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ANFOFF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ANFOFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03252\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ANFOFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ANFOFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03253\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SWRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{03254\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SWRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_SWRST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03255\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SWRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_SWRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03256\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXDMAEN\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{03257\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_TXDMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03258\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03259\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXDMAEN\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{03260\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_RXDMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03261\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03262\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SBC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{03263\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SBC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_SBC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03264\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SBC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_SBC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03265\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NOSTRETCH\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{03266\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NOSTRETCH\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_NOSTRETCH\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03267\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NOSTRETCH\ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_NOSTRETCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03268\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_WUPEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{03269\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_WUPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_WUPEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03270\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_WUPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_WUPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03271\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_GCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{03272\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_GCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_GCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03273\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_GCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_GCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03274\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBHEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{03275\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBHEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_SMBHEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03276\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBHEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_SMBHEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03277\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBDEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{03278\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_SMBDEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03279\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_SMBDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03280\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ALERTEN\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{03281\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ALERTEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ALERTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03282\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ALERTEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ALERTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03283\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PECEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{03284\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PECEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_PECEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03285\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PECEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_PECEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03287\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_CR2\ register\ \ ********************/}}
\DoxyCodeLine{03288\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_SADD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03289\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_SADD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ I2C\_CR2\_SADD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03290\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_SADD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_SADD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03291\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RD\_WRN\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03292\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RD\_WRN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_RD\_WRN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03293\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RD\_WRN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_RD\_WRN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03294\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ADD10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{03295\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ADD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_ADD10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03296\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ADD10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_ADD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03297\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_HEAD10R\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03298\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_HEAD10R\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_HEAD10R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03299\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_HEAD10R\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_HEAD10R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03300\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_START\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{03301\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_START\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_START\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03302\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_START\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_START\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03303\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{03304\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03305\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03306\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NACK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{03307\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_NACK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03308\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_NACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03309\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NBYTES\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{03310\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NBYTES\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_CR2\_NBYTES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03311\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NBYTES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_NBYTES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03312\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RELOAD\_Pos\ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{03313\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RELOAD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_RELOAD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03314\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RELOAD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_RELOAD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03315\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_AUTOEND\_Pos\ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{03316\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_AUTOEND\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_AUTOEND\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03317\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_AUTOEND\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_AUTOEND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03318\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_PECBYTE\_Pos\ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{03319\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_PECBYTE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_PECBYTE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03320\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_PECBYTE\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_PECBYTE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03322\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_OAR1\ register\ \ ******************/}}
\DoxyCodeLine{03323\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03324\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ I2C\_OAR1\_OA1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03325\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_OA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03326\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1MODE\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03327\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1MODE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_OA1MODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03328\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1MODE\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_OA1MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03329\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{03330\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_OA1EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03331\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_OA1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03333\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_OAR2\ register\ \ ******************/}}
\DoxyCodeLine{03334\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03335\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ I2C\_OAR2\_OA2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03336\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03337\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MSK\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03338\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MSK\_Msk\ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ I2C\_OAR2\_OA2MSK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03339\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MSK\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MSK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03340\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2NOMASK\ \ \ \ \ \ \ \ \ \ \ (0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03341\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK01\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03342\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK01\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR2\_OA2MASK01\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03343\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK01\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK01\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03344\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK02\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03345\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK02\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR2\_OA2MASK02\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03346\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK02\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK02\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03347\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK03\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03348\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK03\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ I2C\_OAR2\_OA2MASK03\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03349\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK03\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK03\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03350\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK04\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03351\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK04\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR2\_OA2MASK04\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03352\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK04\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK04\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03353\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK05\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03354\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK05\_Msk\ \ \ \ \ \ \ (0x5UL\ <<\ I2C\_OAR2\_OA2MASK05\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03355\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK05\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK05\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03356\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK06\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03357\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK06\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ I2C\_OAR2\_OA2MASK06\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03358\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK06\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK06\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03359\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK07\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03360\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK07\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ I2C\_OAR2\_OA2MASK07\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03361\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK07\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK07\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03362\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{03363\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR2\_OA2EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03364\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03366\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_TIMINGR\ register\ *******************/}}
\DoxyCodeLine{03367\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLL\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03368\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLL\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_TIMINGR\_SCLL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03369\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLL\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_TIMINGR\_SCLL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03370\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLH\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03371\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLH\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_TIMINGR\_SCLH\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03372\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLH\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_TIMINGR\_SCLH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03373\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SDADEL\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{03374\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SDADEL\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ I2C\_TIMINGR\_SDADEL\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03375\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SDADEL\ \ \ \ \ \ \ \ \ \ \ I2C\_TIMINGR\_SDADEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03376\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLDEL\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{03377\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLDEL\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ I2C\_TIMINGR\_SCLDEL\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03378\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLDEL\ \ \ \ \ \ \ \ \ \ \ I2C\_TIMINGR\_SCLDEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03379\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_PRESC\_Pos\ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{03380\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_PRESC\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ I2C\_TIMINGR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03381\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_PRESC\ \ \ \ \ \ \ \ \ \ \ \ I2C\_TIMINGR\_PRESC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03383\ \textcolor{comment}{/*******************\ Bit\ definition\ for\ I2C\_TIMEOUTR\ register\ *******************/}}
\DoxyCodeLine{03384\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTA\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{03385\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTA\_Msk\ \ \ \ (0xFFFUL\ <<\ I2C\_TIMEOUTR\_TIMEOUTA\_Pos)\ \ \ \ }}
\DoxyCodeLine{03386\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTA\ \ \ \ \ \ \ \ I2C\_TIMEOUTR\_TIMEOUTA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03387\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIDLE\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03388\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIDLE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_TIMEOUTR\_TIDLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03389\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIDLE\ \ \ \ \ \ \ \ \ \ \ I2C\_TIMEOUTR\_TIDLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03390\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMOUTEN\_Pos\ \ \ \ (15U)}}
\DoxyCodeLine{03391\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMOUTEN\_Msk\ \ \ \ (0x1UL\ <<\ I2C\_TIMEOUTR\_TIMOUTEN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{03392\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMOUTEN\ \ \ \ \ \ \ \ I2C\_TIMEOUTR\_TIMOUTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03393\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTB\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{03394\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTB\_Msk\ \ \ \ (0xFFFUL\ <<\ I2C\_TIMEOUTR\_TIMEOUTB\_Pos)\ \ \ \ }}
\DoxyCodeLine{03395\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTB\ \ \ \ \ \ \ \ I2C\_TIMEOUTR\_TIMEOUTB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03396\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TEXTEN\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{03397\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TEXTEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ I2C\_TIMEOUTR\_TEXTEN\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03398\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TEXTEN\ \ \ \ \ \ \ \ \ \ I2C\_TIMEOUTR\_TEXTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03400\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_ISR\ register\ \ *********************/}}
\DoxyCodeLine{03401\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03402\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_TXE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03403\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03404\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03405\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_TXIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03406\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_TXIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03407\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_RXNE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03408\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_RXNE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03409\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03410\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03411\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_ADDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03412\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_ADDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03413\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_NACKF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03414\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_NACKF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_NACKF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03415\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_NACKF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_NACKF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03416\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_STOPF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03417\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_STOPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_STOPF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03418\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_STOPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_STOPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03419\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03420\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_TC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03421\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03422\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TCR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03423\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TCR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_TCR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03424\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_TCR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03425\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03426\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_BERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03427\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_BERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03428\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ARLO\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03429\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ARLO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_ARLO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03430\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ARLO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_ARLO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03431\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_OVR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03432\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_OVR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03433\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03434\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_PECERR\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{03435\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_PECERR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_PECERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03436\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_PECERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_PECERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03437\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TIMEOUT\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03438\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TIMEOUT\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_TIMEOUT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03439\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TIMEOUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_TIMEOUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03440\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ALERT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{03441\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ALERT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_ALERT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03442\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ALERT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_ALERT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03443\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BUSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{03444\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_BUSY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03445\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BUSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03446\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_DIR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{03447\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_DIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03448\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03449\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDCODE\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{03450\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDCODE\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ I2C\_ISR\_ADDCODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03451\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDCODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_ADDCODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03453\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_ICR\ register\ \ *********************/}}
\DoxyCodeLine{03454\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ADDRCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03455\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ADDRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_ADDRCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03456\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ADDRCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_ADDRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03457\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_NACKCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03458\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_NACKCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_NACKCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03459\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_NACKCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_NACKCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03460\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_STOPCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03461\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_STOPCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_STOPCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03462\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_STOPCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_STOPCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03463\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_BERRCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03464\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_BERRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_BERRCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03465\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_BERRCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_BERRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03466\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ARLOCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03467\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ARLOCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_ARLOCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03468\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ARLOCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_ARLOCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03469\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_OVRCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03470\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_OVRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_OVRCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03471\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_OVRCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_OVRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03472\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_PECCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{03473\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_PECCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_PECCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03474\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_PECCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_PECCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03475\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_TIMOUTCF\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03476\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_TIMOUTCF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_TIMOUTCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03477\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_TIMOUTCF\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_TIMOUTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03478\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ALERTCF\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{03479\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ALERTCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_ALERTCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03480\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ALERTCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_ALERTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03482\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_PECR\ register\ \ *********************/}}
\DoxyCodeLine{03483\ \textcolor{preprocessor}{\#define\ I2C\_PECR\_PEC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03484\ \textcolor{preprocessor}{\#define\ I2C\_PECR\_PEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_PECR\_PEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03485\ \textcolor{preprocessor}{\#define\ I2C\_PECR\_PEC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_PECR\_PEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03487\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_RXDR\ register\ \ *********************/}}
\DoxyCodeLine{03488\ \textcolor{preprocessor}{\#define\ I2C\_RXDR\_RXDATA\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03489\ \textcolor{preprocessor}{\#define\ I2C\_RXDR\_RXDATA\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_RXDR\_RXDATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03490\ \textcolor{preprocessor}{\#define\ I2C\_RXDR\_RXDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_RXDR\_RXDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03492\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_TXDR\ register\ \ *********************/}}
\DoxyCodeLine{03493\ \textcolor{preprocessor}{\#define\ I2C\_TXDR\_TXDATA\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03494\ \textcolor{preprocessor}{\#define\ I2C\_TXDR\_TXDATA\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_TXDR\_TXDATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03495\ \textcolor{preprocessor}{\#define\ I2C\_TXDR\_TXDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_TXDR\_TXDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03498\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{03499\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03500\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Independent\ WATCHDOG\ (IWDG)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03501\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03502\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{03503\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_KR\ register\ \ ********************/}}
\DoxyCodeLine{03504\ \textcolor{preprocessor}{\#define\ IWDG\_KR\_KEY\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03505\ \textcolor{preprocessor}{\#define\ IWDG\_KR\_KEY\_Msk\ \ \ \ \ \ (0xFFFFUL\ <<\ IWDG\_KR\_KEY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03506\ \textcolor{preprocessor}{\#define\ IWDG\_KR\_KEY\ \ \ \ \ \ \ \ \ \ IWDG\_KR\_KEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03508\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_PR\ register\ \ ********************/}}
\DoxyCodeLine{03509\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03510\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03511\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\ \ \ \ \ \ \ \ \ \ \ IWDG\_PR\_PR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03512\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03513\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03514\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03516\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_RLR\ register\ \ *******************/}}
\DoxyCodeLine{03517\ \textcolor{preprocessor}{\#define\ IWDG\_RLR\_RL\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03518\ \textcolor{preprocessor}{\#define\ IWDG\_RLR\_RL\_Msk\ \ \ \ \ \ (0xFFFUL\ <<\ IWDG\_RLR\_RL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03519\ \textcolor{preprocessor}{\#define\ IWDG\_RLR\_RL\ \ \ \ \ \ \ \ \ \ IWDG\_RLR\_RL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03521\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_SR\ register\ \ ********************/}}
\DoxyCodeLine{03522\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_PVU\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03523\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_PVU\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IWDG\_SR\_PVU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03524\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_PVU\ \ \ \ \ \ \ \ \ \ IWDG\_SR\_PVU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03525\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_RVU\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03526\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_RVU\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IWDG\_SR\_RVU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03527\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_RVU\ \ \ \ \ \ \ \ \ \ IWDG\_SR\_RVU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03528\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_WVU\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03529\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_WVU\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IWDG\_SR\_WVU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03530\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_WVU\ \ \ \ \ \ \ \ \ \ IWDG\_SR\_WVU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03532\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_KR\ register\ \ ********************/}}
\DoxyCodeLine{03533\ \textcolor{preprocessor}{\#define\ IWDG\_WINR\_WIN\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{03534\ \textcolor{preprocessor}{\#define\ IWDG\_WINR\_WIN\_Msk\ \ \ \ (0xFFFUL\ <<\ IWDG\_WINR\_WIN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03535\ \textcolor{preprocessor}{\#define\ IWDG\_WINR\_WIN\ \ \ \ \ \ \ \ IWDG\_WINR\_WIN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03538\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{03539\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03540\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Power\ Control\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03541\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03542\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{03543\ \textcolor{comment}{/*\ Note:\ No\ specific\ macro\ feature\ on\ this\ device\ */}}
\DoxyCodeLine{03544\ }
\DoxyCodeLine{03545\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_CR1\ register\ \ ********************/}}
\DoxyCodeLine{03546\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03547\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_Msk\ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ PWR\_CR1\_LPMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03548\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR1\_LPMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03549\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR1\_LPMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03550\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ PWR\_CR1\_LPMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03551\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_FPD\_STOP\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03552\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_FPD\_STOP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR1\_FPD\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03553\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_FPD\_STOP\ \ \ \ \ \ \ \ \ \ PWR\_CR1\_FPD\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03554\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_FPD\_LPRUN\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{03555\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_FPD\_LPRUN\_Msk\ \ \ \ \ (0x1UL\ <<\ PWR\_CR1\_FPD\_LPRUN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03556\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_FPD\_LPRUN\ \ \ \ \ \ \ \ \ PWR\_CR1\_FPD\_LPRUN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03557\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_FPD\_LPSLP\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{03558\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_FPD\_LPSLP\_Msk\ \ \ \ \ (0x1UL\ <<\ PWR\_CR1\_FPD\_LPSLP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03559\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_FPD\_LPSLP\ \ \ \ \ \ \ \ \ PWR\_CR1\_FPD\_LPSLP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03560\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_DBP\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03561\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_DBP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR1\_DBP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03562\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_DBP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR1\_DBP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03563\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_VOS\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03564\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_VOS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ PWR\_CR1\_VOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03565\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_VOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR1\_VOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03566\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_VOS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR1\_VOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03567\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_VOS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ PWR\_CR1\_VOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03568\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPR\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{03569\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR1\_LPR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03570\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR1\_LPR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03573\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_CR3\ register\ \ ********************/}}
\DoxyCodeLine{03574\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03575\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP\_Msk\ \ \ \ \ \ \ \ \ \ (0x2BUL\ <<\ PWR\_CR3\_EWUP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03576\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP\ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EWUP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03577\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP1\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03578\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_EWUP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03579\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP1\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EWUP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03580\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP2\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03581\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_EWUP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03582\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP2\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EWUP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03583\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP4\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03584\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP4\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_EWUP4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03585\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP4\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EWUP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03586\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP6\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03587\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP6\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_EWUP6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03588\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP6\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EWUP6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03589\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_APC\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03590\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_APC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_APC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03591\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_APC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_APC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03592\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EIWUL\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{03593\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EIWUL\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_EIWUL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03594\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EIWUL\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EIWUL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03596\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_CR4\ register\ \ ********************/}}
\DoxyCodeLine{03597\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03598\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x2BUL\ <<\ PWR\_CR4\_WP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03599\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_WP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03600\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP1\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03601\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR4\_WP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03602\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_WP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03603\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP2\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03604\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR4\_WP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03605\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_WP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03606\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP4\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03607\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR4\_WP4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03608\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_WP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03609\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP6\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03610\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP6\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR4\_WP6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03611\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_WP6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03612\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_VBE\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03613\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_VBE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR4\_VBE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03614\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_VBE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_VBE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03615\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_VBRS\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03616\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_VBRS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR4\_VBRS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03617\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_VBRS\ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_VBRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03619\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_SR1\ register\ \ ********************/}}
\DoxyCodeLine{03620\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03621\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x2BUL\ <<\ PWR\_SR1\_WUF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03622\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03623\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF1\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03624\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR1\_WUF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03625\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03626\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF2\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03627\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR1\_WUF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03628\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03629\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF4\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03630\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR1\_WUF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03631\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03632\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF6\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03633\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF6\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR1\_WUF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03634\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF6\ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03635\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_SBF\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03636\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_SBF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR1\_SBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03637\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_SBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_SBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03638\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUFI\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{03639\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUFI\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR1\_WUFI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03640\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUFI\ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUFI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03642\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_SR2\ register\ \ ********************/}}
\DoxyCodeLine{03643\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_FLASH\_RDY\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{03644\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_FLASH\_RDY\_Msk\ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_FLASH\_RDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03645\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_FLASH\_RDY\ \ \ \ \ \ \ \ \ PWR\_SR2\_FLASH\_RDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03646\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_REGLPS\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03647\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_REGLPS\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_REGLPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03648\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_REGLPS\ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_REGLPS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03649\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_REGLPF\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03650\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_REGLPF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_REGLPF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03651\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_REGLPF\ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_REGLPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03652\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_VOSF\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03653\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_VOSF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_VOSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03654\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_VOSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_VOSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03656\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_SCR\ register\ \ ********************/}}
\DoxyCodeLine{03657\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03658\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF\_Msk\ \ \ \ \ \ \ \ \ \ (0x2BUL\ <<\ PWR\_SCR\_CWUF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03659\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF\ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03660\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF1\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03661\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SCR\_CWUF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03662\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF1\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWUF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03663\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF2\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03664\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SCR\_CWUF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03665\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF2\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWUF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03666\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF4\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03667\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF4\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SCR\_CWUF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03668\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF4\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWUF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03669\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF6\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03670\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF6\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SCR\_CWUF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03671\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF6\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWUF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03672\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CSBF\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03673\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CSBF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SCR\_CSBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03674\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CSBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CSBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03676\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PUCRA\ register\ \ *****************/}}
\DoxyCodeLine{03677\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU0\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03678\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU0\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PU0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03679\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU0\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PU0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03680\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU1\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03681\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PU1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03682\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU1\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PU1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03683\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU2\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03684\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PU2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03685\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU2\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PU2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03686\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU3\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03687\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU3\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PU3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03688\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU3\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PU3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03689\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU4\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03690\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU4\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PU4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03691\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU4\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PU4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03692\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU5\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03693\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU5\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PU5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03694\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU5\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PU5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03695\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU6\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03696\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU6\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PU6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03697\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU6\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PU6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03698\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU7\_Pos\ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03699\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU7\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PU7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03700\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU7\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PU7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03701\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU8\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03702\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU8\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PU8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03703\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU8\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PU8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03704\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU9\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03705\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU9\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PU9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03706\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU9\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PU9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03707\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU10\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03708\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU10\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PU10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03709\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU10\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PU10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03710\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU11\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{03711\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU11\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PU11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03712\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU11\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PU11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03713\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU12\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03714\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU12\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PU12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03715\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU12\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PU12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03716\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU13\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{03717\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU13\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PU13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03718\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU13\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PU13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03719\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU14\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{03720\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU14\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PU14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03721\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU14\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PU14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03722\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU15\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{03723\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU15\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PU15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03724\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PU15\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PU15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03726\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PDCRA\ register\ \ *****************/}}
\DoxyCodeLine{03727\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD0\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03728\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD0\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PD0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03729\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD0\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PD0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03730\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD1\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03731\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PD1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03732\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD1\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03733\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD2\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03734\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PD2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03735\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD2\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03736\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD3\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03737\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD3\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PD3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03738\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD3\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03739\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD4\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03740\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD4\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PD4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03741\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD4\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PD4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03742\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD5\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03743\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD5\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PD5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03744\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD5\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PD5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03745\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD6\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03746\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD6\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PD6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03747\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD6\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PD6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03748\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD7\_Pos\ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03749\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD7\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PD7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03750\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD7\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PD7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03751\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD8\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03752\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD8\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PD8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03753\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD8\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PD8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03754\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD9\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03755\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD9\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PD9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03756\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD9\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PD9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03757\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD10\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03758\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD10\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PD10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03759\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD10\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03760\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD11\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{03761\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD11\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PD11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03762\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD11\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PD11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03763\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD12\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03764\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD12\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PD12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03765\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD12\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PD12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03766\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD13\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{03767\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD13\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PD13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03768\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD13\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PD13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03769\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD14\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{03770\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD14\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PD14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03771\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD14\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PD14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03772\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD15\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{03773\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD15\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PD15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03774\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PD15\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PD15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03776\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PUCRB\ register\ \ *****************/}}
\DoxyCodeLine{03777\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU0\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03778\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU0\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PU0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03779\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU0\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PU0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03780\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU1\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03781\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PU1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03782\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU1\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PU1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03783\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU2\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03784\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PU2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03785\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU2\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PU2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03786\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU3\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03787\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU3\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PU3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03788\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU3\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PU3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03789\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU4\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03790\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU4\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PU4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03791\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU4\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PU4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03792\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU5\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03793\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU5\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PU5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03794\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU5\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PU5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03795\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU6\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03796\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU6\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PU6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03797\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU6\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PU6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03798\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU7\_Pos\ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03799\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU7\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PU7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03800\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU7\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PU7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03801\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU8\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03802\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU8\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PU8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03803\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU8\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PU8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03804\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU9\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03805\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU9\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PU9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03806\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU9\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PU9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03807\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU10\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03808\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU10\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PU10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03809\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU10\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PU10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03810\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU11\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{03811\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU11\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PU11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03812\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU11\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PU11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03813\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU12\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03814\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU12\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PU12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03815\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU12\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PU12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03816\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU13\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{03817\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU13\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PU13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03818\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU13\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PU13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03819\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU14\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{03820\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU14\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PU14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03821\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU14\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PU14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03822\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU15\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{03823\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU15\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PU15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03824\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PU15\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PU15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03826\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PDCRB\ register\ \ *****************/}}
\DoxyCodeLine{03827\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD0\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03828\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD0\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PD0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03829\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD0\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PD0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03830\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD1\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03831\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PD1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03832\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD1\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03833\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD2\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03834\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PD2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03835\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD2\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03836\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD3\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03837\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD3\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PD3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03838\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD3\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03839\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD4\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03840\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD4\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PD4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03841\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD4\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PD4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03842\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD5\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03843\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD5\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PD5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03844\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD5\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PD5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03845\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD6\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03846\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD6\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PD6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03847\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD6\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PD6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03848\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD7\_Pos\ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03849\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD7\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PD7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03850\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD7\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PD7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03851\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD8\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03852\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD8\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PD8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03853\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD8\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PD8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03854\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD9\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03855\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD9\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PD9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03856\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD9\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PD9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03857\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD10\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03858\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD10\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PD10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03859\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD10\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03860\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD11\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{03861\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD11\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PD11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03862\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD11\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PD11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03863\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD12\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03864\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD12\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PD12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03865\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD12\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PD12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03866\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD13\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{03867\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD13\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PD13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03868\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD13\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PD13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03869\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD14\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{03870\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD14\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PD14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03871\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD14\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PD14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03872\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD15\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{03873\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD15\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PD15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03874\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PD15\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PD15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03876\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PUCRC\ register\ \ *****************/}}
\DoxyCodeLine{03877\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PU6\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03878\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PU6\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PU6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03879\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PU6\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PU6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03880\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PU7\_Pos\ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03881\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PU7\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PU7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03882\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PU7\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PU7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03883\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PU13\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{03884\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PU13\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PU13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03885\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PU13\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PU13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03886\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PU14\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{03887\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PU14\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PU14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03888\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PU14\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PU14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03889\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PU15\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{03890\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PU15\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PU15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03891\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PU15\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PU15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03893\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PDCRC\ register\ \ *****************/}}
\DoxyCodeLine{03894\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PD6\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03895\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PD6\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PD6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03896\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PD6\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PD6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03897\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PD7\_Pos\ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03898\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PD7\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PD7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03899\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PD7\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PD7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03900\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PD13\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{03901\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PD13\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PD13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03902\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PD13\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PD13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03903\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PD14\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{03904\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PD14\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PD14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03905\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PD14\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PD14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03906\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PD15\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{03907\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PD15\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PD15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03908\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PD15\ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PD15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03910\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PUCRD\ register\ \ *****************/}}
\DoxyCodeLine{03911\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PU0\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03912\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PU0\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PU0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03913\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PU0\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PU0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03914\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PU1\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03915\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PU1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PU1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03916\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PU1\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PU1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03917\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PU2\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03918\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PU2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PU2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03919\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PU2\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PU2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03920\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PU3\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03921\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PU3\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PU3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03922\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PU3\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PU3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03924\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PDCRD\ register\ \ *****************/}}
\DoxyCodeLine{03925\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD0\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03926\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD0\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03927\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD0\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03928\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD1\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03929\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03930\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD1\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03931\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD2\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03932\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03933\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD2\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03934\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD3\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03935\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD3\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03936\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD3\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03938\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PUCRF\ register\ \ *****************/}}
\DoxyCodeLine{03939\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PU0\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03940\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PU0\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PU0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03941\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PU0\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PU0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03942\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PU1\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03943\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PU1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PU1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03944\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PU1\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PU1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03945\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PU2\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03946\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PU2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PU2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03947\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PU2\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PU2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03949\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PDCRF\ register\ \ *****************/}}
\DoxyCodeLine{03950\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PD0\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03951\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PD0\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRF\_PD0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03952\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PD0\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRF\_PD0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03953\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PD1\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03954\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PD1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRF\_PD1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03955\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PD1\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRF\_PD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03956\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PD2\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03957\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PD2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRF\_PD2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03958\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PD2\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRF\_PD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03960\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{03961\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03962\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Reset\ and\ Clock\ Control\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03963\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03964\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{03965\ \textcolor{comment}{/*}}
\DoxyCodeLine{03966\ \textcolor{comment}{*\ @brief\ Specific\ device\ feature\ definitions\ \ (not\ present\ on\ all\ devices\ in\ the\ STM32G0\ series)}}
\DoxyCodeLine{03967\ \textcolor{comment}{*/}}
\DoxyCodeLine{03968\ }
\DoxyCodeLine{03969\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CR\ register\ \ *****************/}}
\DoxyCodeLine{03970\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSION\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03971\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSION\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03972\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03973\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIKERON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03974\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIKERON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSIKERON\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03975\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIKERON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSIKERON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03976\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03977\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSIRDY\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03978\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSIRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03979\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIDIV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{03980\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CR\_HSIDIV\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03981\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIDIV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSIDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03982\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIDIV\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSIDIV\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03983\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIDIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CR\_HSIDIV\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03984\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIDIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CR\_HSIDIV\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03985\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{03986\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSEON\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03987\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSEON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03988\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSERDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{03989\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSERDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSERDY\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03990\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSERDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03991\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEBYP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{03992\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEBYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSEBYP\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03993\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEBYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSEBYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03994\ \textcolor{preprocessor}{\#define\ RCC\_CR\_CSSON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{03995\ \textcolor{preprocessor}{\#define\ RCC\_CR\_CSSON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_CSSON\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03996\ \textcolor{preprocessor}{\#define\ RCC\_CR\_CSSON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_CSSON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03998\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{03999\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_PLLON\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04000\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_PLLON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04001\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{04002\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_PLLRDY\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04003\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_PLLRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04005\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_ICSCR\ register\ \ ***************/}}
\DoxyCodeLine{04007\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04008\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04009\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_ICSCR\_HSICAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04010\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04011\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04012\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04013\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04014\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04015\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04016\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04017\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04020\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04021\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04022\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_ICSCR\_HSITRIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04023\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04024\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04025\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04026\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04027\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04028\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04029\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04031\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CFGR\ register\ \ ***************/}}
\DoxyCodeLine{04033\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04034\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CFGR\_SW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04035\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04036\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_SW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04037\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_SW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04038\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_SW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04041\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04042\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CFGR\_SWS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04043\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SWS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04044\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_SWS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04045\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_SWS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04046\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_SWS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04049\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04050\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04051\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04052\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04053\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04054\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04055\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04058\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{04059\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CFGR\_PPRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04060\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04061\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_PPRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04062\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_PPRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04063\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_PPRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04067\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{04068\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CFGR\_MCOSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04069\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04070\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_MCOSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04071\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_MCOSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04072\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_MCOSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04075\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{04076\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CFGR\_MCOPRE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04077\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04078\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_MCOPRE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04079\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_MCOPRE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04080\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_MCOPRE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04082\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_PLLCFGR\ register\ \ ***************/}}
\DoxyCodeLine{04083\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04084\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_PLLCFGR\_PLLSRC\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04085\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_Msk}}
\DoxyCodeLine{04086\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLSRC\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04087\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_PLLCFGR\_PLLSRC\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04089\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_NONE\ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04090\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_HSI\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04091\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_HSI\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLSRC\_HSI\_Pos)\ }}
\DoxyCodeLine{04092\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_HSI\ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_HSI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04093\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_HSE\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04094\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_HSE\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_PLLCFGR\_PLLSRC\_HSE\_Pos)\ }}
\DoxyCodeLine{04095\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_HSE\ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_HSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04097\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04098\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04099\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLM\_Msk}}
\DoxyCodeLine{04100\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04101\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04102\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04104\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04105\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04106\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLN\_Msk}}
\DoxyCodeLine{04107\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04108\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04109\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04110\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04111\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04112\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04113\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04115\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04116\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLPEN\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04117\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLPEN\_Msk}}
\DoxyCodeLine{04118\ }
\DoxyCodeLine{04119\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{04120\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ RCC\_PLLCFGR\_PLLP\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04121\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLP\_Msk}}
\DoxyCodeLine{04122\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ RCC\_PLLCFGR\_PLLP\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04123\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ RCC\_PLLCFGR\_PLLP\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04124\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ RCC\_PLLCFGR\_PLLP\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04125\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ RCC\_PLLCFGR\_PLLP\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04126\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ RCC\_PLLCFGR\_PLLP\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04129\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLREN\_Pos\ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{04130\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLREN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLREN\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04131\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLREN\_Msk}}
\DoxyCodeLine{04132\ }
\DoxyCodeLine{04133\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{04134\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_PLLCFGR\_PLLR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04135\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLR\_Msk}}
\DoxyCodeLine{04136\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04137\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_PLLCFGR\_PLLR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04138\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_PLLCFGR\_PLLR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04140\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CIER\ register\ \ ******************/}}
\DoxyCodeLine{04141\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSIRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04142\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSIRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIER\_LSIRDYIE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04143\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_LSIRDYIE\_Msk}}
\DoxyCodeLine{04144\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSERDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04145\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSERDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIER\_LSERDYIE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04146\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSERDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_LSERDYIE\_Msk}}
\DoxyCodeLine{04147\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSIRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04148\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSIRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIER\_HSIRDYIE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04149\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_HSIRDYIE\_Msk}}
\DoxyCodeLine{04150\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSERDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04151\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSERDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIER\_HSERDYIE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04152\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSERDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_HSERDYIE\_Msk}}
\DoxyCodeLine{04153\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_PLLRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{04154\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_PLLRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIER\_PLLRDYIE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04155\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_PLLRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_PLLRDYIE\_Msk}}
\DoxyCodeLine{04156\ }
\DoxyCodeLine{04157\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CIFR\ register\ \ ******************/}}
\DoxyCodeLine{04158\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSIRDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04159\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSIRDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_LSIRDYF\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04160\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_LSIRDYF\_Msk}}
\DoxyCodeLine{04161\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSERDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04162\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSERDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_LSERDYF\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04163\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSERDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_LSERDYF\_Msk}}
\DoxyCodeLine{04164\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSIRDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04165\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSIRDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_HSIRDYF\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04166\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_HSIRDYF\_Msk}}
\DoxyCodeLine{04167\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSERDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04168\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSERDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_HSERDYF\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04169\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSERDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_HSERDYF\_Msk}}
\DoxyCodeLine{04170\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_PLLRDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{04171\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_PLLRDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_PLLRDYF\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04172\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_PLLRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_PLLRDYF\_Msk}}
\DoxyCodeLine{04173\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_CSSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04174\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_CSSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_CSSF\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04175\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_CSSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_CSSF\_Msk}}
\DoxyCodeLine{04176\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSECSSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{04177\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSECSSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_LSECSSF\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04178\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSECSSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_LSECSSF\_Msk}}
\DoxyCodeLine{04179\ }
\DoxyCodeLine{04180\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CICR\ register\ \ ******************/}}
\DoxyCodeLine{04181\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSIRDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04182\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSIRDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_LSIRDYC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04183\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_LSIRDYC\_Msk}}
\DoxyCodeLine{04184\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSERDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04185\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSERDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_LSERDYC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04186\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSERDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_LSERDYC\_Msk}}
\DoxyCodeLine{04187\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSIRDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04188\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSIRDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_HSIRDYC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04189\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_HSIRDYC\_Msk}}
\DoxyCodeLine{04190\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSERDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04191\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSERDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_HSERDYC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04192\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSERDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_HSERDYC\_Msk}}
\DoxyCodeLine{04193\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_PLLRDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{04194\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_PLLRDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_PLLRDYC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04195\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_PLLRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_PLLRDYC\_Msk}}
\DoxyCodeLine{04196\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_CSSC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04197\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_CSSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_CSSC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04198\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_CSSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_CSSC\_Msk}}
\DoxyCodeLine{04199\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSECSSC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{04200\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSECSSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_LSECSSC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04201\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSECSSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_LSECSSC\_Msk}}
\DoxyCodeLine{04202\ }
\DoxyCodeLine{04203\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_IOPRSTR\ register\ \ ****************/}}
\DoxyCodeLine{04204\ \textcolor{preprocessor}{\#define\ RCC\_IOPRSTR\_GPIOARST\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04205\ \textcolor{preprocessor}{\#define\ RCC\_IOPRSTR\_GPIOARST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_IOPRSTR\_GPIOARST\_Pos)\ \ \ }}
\DoxyCodeLine{04206\ \textcolor{preprocessor}{\#define\ RCC\_IOPRSTR\_GPIOARST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_IOPRSTR\_GPIOARST\_Msk}}
\DoxyCodeLine{04207\ \textcolor{preprocessor}{\#define\ RCC\_IOPRSTR\_GPIOBRST\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04208\ \textcolor{preprocessor}{\#define\ RCC\_IOPRSTR\_GPIOBRST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_IOPRSTR\_GPIOBRST\_Pos)\ \ \ }}
\DoxyCodeLine{04209\ \textcolor{preprocessor}{\#define\ RCC\_IOPRSTR\_GPIOBRST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_IOPRSTR\_GPIOBRST\_Msk}}
\DoxyCodeLine{04210\ \textcolor{preprocessor}{\#define\ RCC\_IOPRSTR\_GPIOCRST\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{04211\ \textcolor{preprocessor}{\#define\ RCC\_IOPRSTR\_GPIOCRST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_IOPRSTR\_GPIOCRST\_Pos)\ \ \ }}
\DoxyCodeLine{04212\ \textcolor{preprocessor}{\#define\ RCC\_IOPRSTR\_GPIOCRST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_IOPRSTR\_GPIOCRST\_Msk}}
\DoxyCodeLine{04213\ \textcolor{preprocessor}{\#define\ RCC\_IOPRSTR\_GPIODRST\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04214\ \textcolor{preprocessor}{\#define\ RCC\_IOPRSTR\_GPIODRST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_IOPRSTR\_GPIODRST\_Pos)\ \ \ }}
\DoxyCodeLine{04215\ \textcolor{preprocessor}{\#define\ RCC\_IOPRSTR\_GPIODRST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_IOPRSTR\_GPIODRST\_Msk}}
\DoxyCodeLine{04216\ \textcolor{preprocessor}{\#define\ RCC\_IOPRSTR\_GPIOFRST\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{04217\ \textcolor{preprocessor}{\#define\ RCC\_IOPRSTR\_GPIOFRST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_IOPRSTR\_GPIOFRST\_Pos)\ \ \ }}
\DoxyCodeLine{04218\ \textcolor{preprocessor}{\#define\ RCC\_IOPRSTR\_GPIOFRST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_IOPRSTR\_GPIOFRST\_Msk}}
\DoxyCodeLine{04219\ }
\DoxyCodeLine{04220\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHBRSTR\ register\ \ ***************/}}
\DoxyCodeLine{04221\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_DMA1RST\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04222\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_DMA1RST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBRSTR\_DMA1RST\_Pos)\ \ \ \ }}
\DoxyCodeLine{04223\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_DMA1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBRSTR\_DMA1RST\_Msk}}
\DoxyCodeLine{04224\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_FLASHRST\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04225\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_FLASHRST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBRSTR\_FLASHRST\_Pos)\ \ \ }}
\DoxyCodeLine{04226\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_FLASHRST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBRSTR\_FLASHRST\_Msk}}
\DoxyCodeLine{04227\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_CRCRST\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{04228\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_CRCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBRSTR\_CRCRST\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04229\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_CRCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBRSTR\_CRCRST\_Msk}}
\DoxyCodeLine{04230\ }
\DoxyCodeLine{04231\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APBRSTR1\ register\ \ **************/}}
\DoxyCodeLine{04232\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR1\_TIM3RST\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04233\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR1\_TIM3RST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBRSTR1\_TIM3RST\_Pos)\ \ \ }}
\DoxyCodeLine{04234\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR1\_TIM3RST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBRSTR1\_TIM3RST\_Msk}}
\DoxyCodeLine{04235\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR1\_SPI2RST\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{04236\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR1\_SPI2RST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBRSTR1\_SPI2RST\_Pos)\ \ \ }}
\DoxyCodeLine{04237\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR1\_SPI2RST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBRSTR1\_SPI2RST\_Msk}}
\DoxyCodeLine{04238\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR1\_USART2RST\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{04239\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR1\_USART2RST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBRSTR1\_USART2RST\_Pos)\ }}
\DoxyCodeLine{04240\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR1\_USART2RST\ \ \ \ \ \ \ \ \ \ \ RCC\_APBRSTR1\_USART2RST\_Msk}}
\DoxyCodeLine{04241\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR1\_I2C1RST\_Pos\ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{04242\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR1\_I2C1RST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBRSTR1\_I2C1RST\_Pos)\ \ \ \ }}
\DoxyCodeLine{04243\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR1\_I2C1RST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBRSTR1\_I2C1RST\_Msk}}
\DoxyCodeLine{04244\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR1\_I2C2RST\_Pos\ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{04245\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR1\_I2C2RST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBRSTR1\_I2C2RST\_Pos)\ \ \ \ }}
\DoxyCodeLine{04246\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR1\_I2C2RST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBRSTR1\_I2C2RST\_Msk}}
\DoxyCodeLine{04247\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR1\_DBGRST\_Pos\ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{04248\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR1\_DBGRST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBRSTR1\_DBGRST\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04249\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR1\_DBGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBRSTR1\_DBGRST\_Msk}}
\DoxyCodeLine{04250\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR1\_PWRRST\_Pos\ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{04251\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR1\_PWRRST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBRSTR1\_PWRRST\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04252\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR1\_PWRRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBRSTR1\_PWRRST\_Msk}}
\DoxyCodeLine{04253\ }
\DoxyCodeLine{04254\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APBRSTR2\ register\ \ **************/}}
\DoxyCodeLine{04255\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR2\_SYSCFGRST\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04256\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR2\_SYSCFGRST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBRSTR2\_SYSCFGRST\_Pos)\ \ }}
\DoxyCodeLine{04257\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR2\_SYSCFGRST\ \ \ \ \ \ \ \ \ \ \ RCC\_APBRSTR2\_SYSCFGRST\_Msk}}
\DoxyCodeLine{04258\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR2\_TIM1RST\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{04259\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR2\_TIM1RST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBRSTR2\_TIM1RST\_Pos)\ \ \ \ }}
\DoxyCodeLine{04260\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR2\_TIM1RST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBRSTR2\_TIM1RST\_Msk}}
\DoxyCodeLine{04261\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR2\_SPI1RST\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{04262\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR2\_SPI1RST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBRSTR2\_SPI1RST\_Pos)\ \ \ \ }}
\DoxyCodeLine{04263\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR2\_SPI1RST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBRSTR2\_SPI1RST\_Msk}}
\DoxyCodeLine{04264\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR2\_USART1RST\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{04265\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR2\_USART1RST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBRSTR2\_USART1RST\_Pos)\ \ }}
\DoxyCodeLine{04266\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR2\_USART1RST\ \ \ \ \ \ \ \ \ \ \ RCC\_APBRSTR2\_USART1RST\_Msk}}
\DoxyCodeLine{04267\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR2\_TIM14RST\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{04268\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR2\_TIM14RST\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBRSTR2\_TIM14RST\_Pos)\ \ \ }}
\DoxyCodeLine{04269\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR2\_TIM14RST\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBRSTR2\_TIM14RST\_Msk}}
\DoxyCodeLine{04270\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR2\_TIM16RST\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{04271\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR2\_TIM16RST\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBRSTR2\_TIM16RST\_Pos)\ \ \ }}
\DoxyCodeLine{04272\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR2\_TIM16RST\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBRSTR2\_TIM16RST\_Msk}}
\DoxyCodeLine{04273\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR2\_TIM17RST\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{04274\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR2\_TIM17RST\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBRSTR2\_TIM17RST\_Pos)\ \ \ }}
\DoxyCodeLine{04275\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR2\_TIM17RST\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBRSTR2\_TIM17RST\_Msk}}
\DoxyCodeLine{04276\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR2\_ADCRST\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{04277\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR2\_ADCRST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBRSTR2\_ADCRST\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04278\ \textcolor{preprocessor}{\#define\ RCC\_APBRSTR2\_ADCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBRSTR2\_ADCRST\_Msk}}
\DoxyCodeLine{04279\ }
\DoxyCodeLine{04280\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_IOPENR\ register\ \ ****************/}}
\DoxyCodeLine{04281\ \textcolor{preprocessor}{\#define\ RCC\_IOPENR\_GPIOAEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04282\ \textcolor{preprocessor}{\#define\ RCC\_IOPENR\_GPIOAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_IOPENR\_GPIOAEN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04283\ \textcolor{preprocessor}{\#define\ RCC\_IOPENR\_GPIOAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_IOPENR\_GPIOAEN\_Msk}}
\DoxyCodeLine{04284\ \textcolor{preprocessor}{\#define\ RCC\_IOPENR\_GPIOBEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04285\ \textcolor{preprocessor}{\#define\ RCC\_IOPENR\_GPIOBEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_IOPENR\_GPIOBEN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04286\ \textcolor{preprocessor}{\#define\ RCC\_IOPENR\_GPIOBEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_IOPENR\_GPIOBEN\_Msk}}
\DoxyCodeLine{04287\ \textcolor{preprocessor}{\#define\ RCC\_IOPENR\_GPIOCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{04288\ \textcolor{preprocessor}{\#define\ RCC\_IOPENR\_GPIOCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_IOPENR\_GPIOCEN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04289\ \textcolor{preprocessor}{\#define\ RCC\_IOPENR\_GPIOCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_IOPENR\_GPIOCEN\_Msk}}
\DoxyCodeLine{04290\ \textcolor{preprocessor}{\#define\ RCC\_IOPENR\_GPIODEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04291\ \textcolor{preprocessor}{\#define\ RCC\_IOPENR\_GPIODEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_IOPENR\_GPIODEN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04292\ \textcolor{preprocessor}{\#define\ RCC\_IOPENR\_GPIODEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_IOPENR\_GPIODEN\_Msk}}
\DoxyCodeLine{04293\ \textcolor{preprocessor}{\#define\ RCC\_IOPENR\_GPIOFEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{04294\ \textcolor{preprocessor}{\#define\ RCC\_IOPENR\_GPIOFEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_IOPENR\_GPIOFEN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04295\ \textcolor{preprocessor}{\#define\ RCC\_IOPENR\_GPIOFEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_IOPENR\_GPIOFEN\_Msk}}
\DoxyCodeLine{04296\ }
\DoxyCodeLine{04297\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHBENR\ register\ \ ****************/}}
\DoxyCodeLine{04298\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_DMA1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04299\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_DMA1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBENR\_DMA1EN\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04300\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_DMA1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBENR\_DMA1EN\_Msk}}
\DoxyCodeLine{04301\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_FLASHEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04302\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_FLASHEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBENR\_FLASHEN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04303\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_FLASHEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBENR\_FLASHEN\_Msk}}
\DoxyCodeLine{04304\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_CRCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{04305\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_CRCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBENR\_CRCEN\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04306\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_CRCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBENR\_CRCEN\_Msk}}
\DoxyCodeLine{04307\ }
\DoxyCodeLine{04308\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APBENR1\ register\ \ ***************/}}
\DoxyCodeLine{04309\ \textcolor{preprocessor}{\#define\ RCC\_APBENR1\_TIM3EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04310\ \textcolor{preprocessor}{\#define\ RCC\_APBENR1\_TIM3EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBENR1\_TIM3EN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04311\ \textcolor{preprocessor}{\#define\ RCC\_APBENR1\_TIM3EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBENR1\_TIM3EN\_Msk}}
\DoxyCodeLine{04312\ \textcolor{preprocessor}{\#define\ RCC\_APBENR1\_RTCAPBEN\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{04313\ \textcolor{preprocessor}{\#define\ RCC\_APBENR1\_RTCAPBEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBENR1\_RTCAPBEN\_Pos)\ \ \ \ }}
\DoxyCodeLine{04314\ \textcolor{preprocessor}{\#define\ RCC\_APBENR1\_RTCAPBEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBENR1\_RTCAPBEN\_Msk}}
\DoxyCodeLine{04315\ \textcolor{preprocessor}{\#define\ RCC\_APBENR1\_WWDGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{04316\ \textcolor{preprocessor}{\#define\ RCC\_APBENR1\_WWDGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBENR1\_WWDGEN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04317\ \textcolor{preprocessor}{\#define\ RCC\_APBENR1\_WWDGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBENR1\_WWDGEN\_Msk}}
\DoxyCodeLine{04318\ \textcolor{preprocessor}{\#define\ RCC\_APBENR1\_SPI2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{04319\ \textcolor{preprocessor}{\#define\ RCC\_APBENR1\_SPI2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBENR1\_SPI2EN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04320\ \textcolor{preprocessor}{\#define\ RCC\_APBENR1\_SPI2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBENR1\_SPI2EN\_Msk}}
\DoxyCodeLine{04321\ \textcolor{preprocessor}{\#define\ RCC\_APBENR1\_USART2EN\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{04322\ \textcolor{preprocessor}{\#define\ RCC\_APBENR1\_USART2EN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBENR1\_USART2EN\_Pos)\ \ \ \ }}
\DoxyCodeLine{04323\ \textcolor{preprocessor}{\#define\ RCC\_APBENR1\_USART2EN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBENR1\_USART2EN\_Msk}}
\DoxyCodeLine{04324\ \textcolor{preprocessor}{\#define\ RCC\_APBENR1\_I2C1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{04325\ \textcolor{preprocessor}{\#define\ RCC\_APBENR1\_I2C1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBENR1\_I2C1EN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04326\ \textcolor{preprocessor}{\#define\ RCC\_APBENR1\_I2C1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBENR1\_I2C1EN\_Msk}}
\DoxyCodeLine{04327\ \textcolor{preprocessor}{\#define\ RCC\_APBENR1\_I2C2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{04328\ \textcolor{preprocessor}{\#define\ RCC\_APBENR1\_I2C2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBENR1\_I2C2EN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04329\ \textcolor{preprocessor}{\#define\ RCC\_APBENR1\_I2C2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBENR1\_I2C2EN\_Msk}}
\DoxyCodeLine{04330\ \textcolor{preprocessor}{\#define\ RCC\_APBENR1\_DBGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{04331\ \textcolor{preprocessor}{\#define\ RCC\_APBENR1\_DBGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBENR1\_DBGEN\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04332\ \textcolor{preprocessor}{\#define\ RCC\_APBENR1\_DBGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBENR1\_DBGEN\_Msk}}
\DoxyCodeLine{04333\ \textcolor{preprocessor}{\#define\ RCC\_APBENR1\_PWREN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{04334\ \textcolor{preprocessor}{\#define\ RCC\_APBENR1\_PWREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBENR1\_PWREN\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04335\ \textcolor{preprocessor}{\#define\ RCC\_APBENR1\_PWREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBENR1\_PWREN\_Msk}}
\DoxyCodeLine{04336\ }
\DoxyCodeLine{04337\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APBENR2\ register\ \ **************/}}
\DoxyCodeLine{04338\ \textcolor{preprocessor}{\#define\ RCC\_APBENR2\_SYSCFGEN\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04339\ \textcolor{preprocessor}{\#define\ RCC\_APBENR2\_SYSCFGEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBENR2\_SYSCFGEN\_Pos)\ \ \ \ }}
\DoxyCodeLine{04340\ \textcolor{preprocessor}{\#define\ RCC\_APBENR2\_SYSCFGEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBENR2\_SYSCFGEN\_Msk}}
\DoxyCodeLine{04341\ \textcolor{preprocessor}{\#define\ RCC\_APBENR2\_TIM1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{04342\ \textcolor{preprocessor}{\#define\ RCC\_APBENR2\_TIM1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBENR2\_TIM1EN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04343\ \textcolor{preprocessor}{\#define\ RCC\_APBENR2\_TIM1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBENR2\_TIM1EN\_Msk}}
\DoxyCodeLine{04344\ \textcolor{preprocessor}{\#define\ RCC\_APBENR2\_SPI1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{04345\ \textcolor{preprocessor}{\#define\ RCC\_APBENR2\_SPI1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBENR2\_SPI1EN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{04346\ \textcolor{preprocessor}{\#define\ RCC\_APBENR2\_SPI1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBENR2\_SPI1EN\_Msk}}
\DoxyCodeLine{04347\ \textcolor{preprocessor}{\#define\ RCC\_APBENR2\_USART1EN\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{04348\ \textcolor{preprocessor}{\#define\ RCC\_APBENR2\_USART1EN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBENR2\_USART1EN\_Pos)\ \ \ \ }}
\DoxyCodeLine{04349\ \textcolor{preprocessor}{\#define\ RCC\_APBENR2\_USART1EN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBENR2\_USART1EN\_Msk}}
\DoxyCodeLine{04350\ \textcolor{preprocessor}{\#define\ RCC\_APBENR2\_TIM14EN\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{04351\ \textcolor{preprocessor}{\#define\ RCC\_APBENR2\_TIM14EN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBENR2\_TIM14EN\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04352\ \textcolor{preprocessor}{\#define\ RCC\_APBENR2\_TIM14EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBENR2\_TIM14EN\_Msk}}
\DoxyCodeLine{04353\ \textcolor{preprocessor}{\#define\ RCC\_APBENR2\_TIM16EN\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{04354\ \textcolor{preprocessor}{\#define\ RCC\_APBENR2\_TIM16EN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBENR2\_TIM16EN\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04355\ \textcolor{preprocessor}{\#define\ RCC\_APBENR2\_TIM16EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBENR2\_TIM16EN\_Msk}}
\DoxyCodeLine{04356\ \textcolor{preprocessor}{\#define\ RCC\_APBENR2\_TIM17EN\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{04357\ \textcolor{preprocessor}{\#define\ RCC\_APBENR2\_TIM17EN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBENR2\_TIM17EN\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04358\ \textcolor{preprocessor}{\#define\ RCC\_APBENR2\_TIM17EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBENR2\_TIM17EN\_Msk}}
\DoxyCodeLine{04359\ \textcolor{preprocessor}{\#define\ RCC\_APBENR2\_ADCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{04360\ \textcolor{preprocessor}{\#define\ RCC\_APBENR2\_ADCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBENR2\_ADCEN\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04361\ \textcolor{preprocessor}{\#define\ RCC\_APBENR2\_ADCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBENR2\_ADCEN\_Msk}}
\DoxyCodeLine{04362\ }
\DoxyCodeLine{04363\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_IOPSMENR\ register\ \ *************/}}
\DoxyCodeLine{04364\ \textcolor{preprocessor}{\#define\ RCC\_IOPSMENR\_GPIOASMEN\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04365\ \textcolor{preprocessor}{\#define\ RCC\_IOPSMENR\_GPIOASMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_IOPSMENR\_GPIOASMEN\_Pos)\ \ }}
\DoxyCodeLine{04366\ \textcolor{preprocessor}{\#define\ RCC\_IOPSMENR\_GPIOASMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_IOPSMENR\_GPIOASMEN\_Msk}}
\DoxyCodeLine{04367\ \textcolor{preprocessor}{\#define\ RCC\_IOPSMENR\_GPIOBSMEN\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04368\ \textcolor{preprocessor}{\#define\ RCC\_IOPSMENR\_GPIOBSMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_IOPSMENR\_GPIOBSMEN\_Pos)\ \ }}
\DoxyCodeLine{04369\ \textcolor{preprocessor}{\#define\ RCC\_IOPSMENR\_GPIOBSMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_IOPSMENR\_GPIOBSMEN\_Msk}}
\DoxyCodeLine{04370\ \textcolor{preprocessor}{\#define\ RCC\_IOPSMENR\_GPIOCSMEN\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{04371\ \textcolor{preprocessor}{\#define\ RCC\_IOPSMENR\_GPIOCSMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_IOPSMENR\_GPIOCSMEN\_Pos)\ \ }}
\DoxyCodeLine{04372\ \textcolor{preprocessor}{\#define\ RCC\_IOPSMENR\_GPIOCSMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_IOPSMENR\_GPIOCSMEN\_Msk}}
\DoxyCodeLine{04373\ \textcolor{preprocessor}{\#define\ RCC\_IOPSMENR\_GPIODSMEN\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04374\ \textcolor{preprocessor}{\#define\ RCC\_IOPSMENR\_GPIODSMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_IOPSMENR\_GPIODSMEN\_Pos)\ \ }}
\DoxyCodeLine{04375\ \textcolor{preprocessor}{\#define\ RCC\_IOPSMENR\_GPIODSMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_IOPSMENR\_GPIODSMEN\_Msk}}
\DoxyCodeLine{04376\ \textcolor{preprocessor}{\#define\ RCC\_IOPSMENR\_GPIOFSMEN\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{04377\ \textcolor{preprocessor}{\#define\ RCC\_IOPSMENR\_GPIOFSMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_IOPSMENR\_GPIOFSMEN\_Pos)\ \ }}
\DoxyCodeLine{04378\ \textcolor{preprocessor}{\#define\ RCC\_IOPSMENR\_GPIOFSMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_IOPSMENR\_GPIOFSMEN\_Msk}}
\DoxyCodeLine{04379\ }
\DoxyCodeLine{04380\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHBSMENR\ register\ \ *************/}}
\DoxyCodeLine{04381\ \textcolor{preprocessor}{\#define\ RCC\_AHBSMENR\_DMA1SMEN\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04382\ \textcolor{preprocessor}{\#define\ RCC\_AHBSMENR\_DMA1SMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBSMENR\_DMA1SMEN\_Pos)\ \ \ }}
\DoxyCodeLine{04383\ \textcolor{preprocessor}{\#define\ RCC\_AHBSMENR\_DMA1SMEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBSMENR\_DMA1SMEN\_Msk}}
\DoxyCodeLine{04384\ \textcolor{preprocessor}{\#define\ RCC\_AHBSMENR\_FLASHSMEN\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04385\ \textcolor{preprocessor}{\#define\ RCC\_AHBSMENR\_FLASHSMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBSMENR\_FLASHSMEN\_Pos)\ \ }}
\DoxyCodeLine{04386\ \textcolor{preprocessor}{\#define\ RCC\_AHBSMENR\_FLASHSMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_AHBSMENR\_FLASHSMEN\_Msk}}
\DoxyCodeLine{04387\ \textcolor{preprocessor}{\#define\ RCC\_AHBSMENR\_SRAMSMEN\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{04388\ \textcolor{preprocessor}{\#define\ RCC\_AHBSMENR\_SRAMSMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBSMENR\_SRAMSMEN\_Pos)\ \ \ }}
\DoxyCodeLine{04389\ \textcolor{preprocessor}{\#define\ RCC\_AHBSMENR\_SRAMSMEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBSMENR\_SRAMSMEN\_Msk}}
\DoxyCodeLine{04390\ \textcolor{preprocessor}{\#define\ RCC\_AHBSMENR\_CRCSMEN\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{04391\ \textcolor{preprocessor}{\#define\ RCC\_AHBSMENR\_CRCSMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBSMENR\_CRCSMEN\_Pos)\ \ \ \ }}
\DoxyCodeLine{04392\ \textcolor{preprocessor}{\#define\ RCC\_AHBSMENR\_CRCSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBSMENR\_CRCSMEN\_Msk}}
\DoxyCodeLine{04393\ }
\DoxyCodeLine{04394\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APBSMENR1\ register\ \ *************/}}
\DoxyCodeLine{04395\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR1\_TIM3SMEN\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04396\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR1\_TIM3SMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBSMENR1\_TIM3SMEN\_Pos)\ \ }}
\DoxyCodeLine{04397\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR1\_TIM3SMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_APBSMENR1\_TIM3SMEN\_Msk}}
\DoxyCodeLine{04398\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR1\_RTCAPBSMEN\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{04399\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR1\_RTCAPBSMEN\_Msk\ \ \ \ \ (0x1UL\ <<\ RCC\_APBSMENR1\_RTCAPBSMEN\_Pos)\ }}
\DoxyCodeLine{04400\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR1\_RTCAPBSMEN\ \ \ \ \ \ \ \ \ RCC\_APBSMENR1\_RTCAPBSMEN\_Msk}}
\DoxyCodeLine{04401\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR1\_WWDGSMEN\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{04402\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR1\_WWDGSMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBSMENR1\_WWDGSMEN\_Pos)\ \ \ }}
\DoxyCodeLine{04403\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR1\_WWDGSMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_APBSMENR1\_WWDGSMEN\_Msk}}
\DoxyCodeLine{04404\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR1\_SPI2SMEN\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{04405\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR1\_SPI2SMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBSMENR1\_SPI2SMEN\_Pos)\ \ \ }}
\DoxyCodeLine{04406\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR1\_SPI2SMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_APBSMENR1\_SPI2SMEN\_Msk}}
\DoxyCodeLine{04407\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR1\_USART2SMEN\_Pos\ \ \ \ \ (17U)}}
\DoxyCodeLine{04408\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR1\_USART2SMEN\_Msk\ \ \ \ \ (0x1UL\ <<\ RCC\_APBSMENR1\_USART2SMEN\_Pos)\ }}
\DoxyCodeLine{04409\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR1\_USART2SMEN\ \ \ \ \ \ \ \ \ RCC\_APBSMENR1\_USART2SMEN\_Msk}}
\DoxyCodeLine{04410\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR1\_I2C1SMEN\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{04411\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR1\_I2C1SMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBSMENR1\_I2C1SMEN\_Pos)\ \ \ }}
\DoxyCodeLine{04412\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR1\_I2C1SMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_APBSMENR1\_I2C1SMEN\_Msk}}
\DoxyCodeLine{04413\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR1\_I2C2SMEN\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{04414\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR1\_I2C2SMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBSMENR1\_I2C2SMEN\_Pos)\ \ \ }}
\DoxyCodeLine{04415\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR1\_I2C2SMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_APBSMENR1\_I2C2SMEN\_Msk}}
\DoxyCodeLine{04416\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR1\_DBGSMEN\_Pos\ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{04417\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR1\_DBGSMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBSMENR1\_DBGSMEN\_Pos)\ \ \ \ }}
\DoxyCodeLine{04418\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR1\_DBGSMEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBSMENR1\_DBGSMEN\_Msk}}
\DoxyCodeLine{04419\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR1\_PWRSMEN\_Pos\ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{04420\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR1\_PWRSMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBSMENR1\_PWRSMEN\_Pos)\ \ \ \ }}
\DoxyCodeLine{04421\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR1\_PWRSMEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBSMENR1\_PWRSMEN\_Msk}}
\DoxyCodeLine{04422\ }
\DoxyCodeLine{04423\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APBSMENR2\ register\ \ *************/}}
\DoxyCodeLine{04424\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR2\_SYSCFGSMEN\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{04425\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR2\_SYSCFGSMEN\_Msk\ \ \ \ \ (0x1UL\ <<\ RCC\_APBSMENR2\_SYSCFGSMEN\_Pos)\ }}
\DoxyCodeLine{04426\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR2\_SYSCFGSMEN\ \ \ \ \ \ \ \ \ RCC\_APBSMENR2\_SYSCFGSMEN\_Msk}}
\DoxyCodeLine{04427\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR2\_TIM1SMEN\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{04428\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR2\_TIM1SMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBSMENR2\_TIM1SMEN\_Pos)\ \ }}
\DoxyCodeLine{04429\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR2\_TIM1SMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_APBSMENR2\_TIM1SMEN\_Msk}}
\DoxyCodeLine{04430\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR2\_SPI1SMEN\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{04431\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR2\_SPI1SMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBSMENR2\_SPI1SMEN\_Pos)\ \ }}
\DoxyCodeLine{04432\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR2\_SPI1SMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_APBSMENR2\_SPI1SMEN\_Msk}}
\DoxyCodeLine{04433\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR2\_USART1SMEN\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{04434\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR2\_USART1SMEN\_Msk\ \ \ \ \ (0x1UL\ <<\ RCC\_APBSMENR2\_USART1SMEN\_Pos)\ }}
\DoxyCodeLine{04435\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR2\_USART1SMEN\ \ \ \ \ \ \ \ \ RCC\_APBSMENR2\_USART1SMEN\_Msk}}
\DoxyCodeLine{04436\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR2\_TIM14SMEN\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{04437\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR2\_TIM14SMEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBSMENR2\_TIM14SMEN\_Pos)\ }}
\DoxyCodeLine{04438\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR2\_TIM14SMEN\ \ \ \ \ \ \ \ \ \ RCC\_APBSMENR2\_TIM14SMEN\_Msk}}
\DoxyCodeLine{04439\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR2\_TIM16SMEN\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{04440\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR2\_TIM16SMEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBSMENR2\_TIM16SMEN\_Pos)\ }}
\DoxyCodeLine{04441\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR2\_TIM16SMEN\ \ \ \ \ \ \ \ \ \ RCC\_APBSMENR2\_TIM16SMEN\_Msk}}
\DoxyCodeLine{04442\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR2\_TIM17SMEN\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{04443\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR2\_TIM17SMEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBSMENR2\_TIM17SMEN\_Pos)\ }}
\DoxyCodeLine{04444\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR2\_TIM17SMEN\ \ \ \ \ \ \ \ \ \ RCC\_APBSMENR2\_TIM17SMEN\_Msk}}
\DoxyCodeLine{04445\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR2\_ADCSMEN\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{04446\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR2\_ADCSMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APBSMENR2\_ADCSMEN\_Pos)\ \ \ }}
\DoxyCodeLine{04447\ \textcolor{preprocessor}{\#define\ RCC\_APBSMENR2\_ADCSMEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APBSMENR2\_ADCSMEN\_Msk}}
\DoxyCodeLine{04448\ }
\DoxyCodeLine{04449\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CCIPR\ register\ \ ******************/}}
\DoxyCodeLine{04450\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART1SEL\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04451\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART1SEL\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_USART1SEL\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04452\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART1SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_USART1SEL\_Msk}}
\DoxyCodeLine{04453\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_USART1SEL\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04454\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_USART1SEL\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{04459\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C1SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{04460\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C1SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_I2C1SEL\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04461\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C1SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2C1SEL\_Msk}}
\DoxyCodeLine{04462\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_I2C1SEL\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04463\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_I2C1SEL\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04465\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2S1SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{04466\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2S1SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_I2S1SEL\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04467\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2S1SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2S1SEL\_Msk}}
\DoxyCodeLine{04468\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2S1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_I2S1SEL\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04469\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2S1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_I2S1SEL\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04474\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_ADCSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{04475\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_ADCSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_ADCSEL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04476\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_ADCSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_ADCSEL\_Msk}}
\DoxyCodeLine{04477\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_ADCSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_ADCSEL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04478\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_ADCSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_ADCSEL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04480\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_BDCR\ register\ \ ******************/}}
\DoxyCodeLine{04481\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04482\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSEON\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04483\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEON\_Msk}}
\DoxyCodeLine{04484\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSERDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04485\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSERDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSERDY\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04486\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSERDY\_Msk}}
\DoxyCodeLine{04487\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEBYP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{04488\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEBYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSEBYP\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04489\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEBYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEBYP\_Msk}}
\DoxyCodeLine{04490\ }
\DoxyCodeLine{04491\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEDRV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04492\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEDRV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_BDCR\_LSEDRV\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04493\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEDRV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEDRV\_Msk}}
\DoxyCodeLine{04494\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEDRV\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSEDRV\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04495\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEDRV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_BDCR\_LSEDRV\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04497\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSECSSON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{04498\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSECSSON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSECSSON\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04499\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSECSSON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSECSSON\_Msk}}
\DoxyCodeLine{04500\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSECSSD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{04501\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSECSSD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSECSSD\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04502\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSECSSD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSECSSD\_Msk}}
\DoxyCodeLine{04503\ }
\DoxyCodeLine{04504\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04505\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_BDCR\_RTCSEL\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04506\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\_Msk}}
\DoxyCodeLine{04507\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_RTCSEL\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04508\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_BDCR\_RTCSEL\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04510\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{04511\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_RTCEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04512\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCEN\_Msk}}
\DoxyCodeLine{04513\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_BDRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04514\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_BDRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_BDRST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04515\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_BDRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_BDRST\_Msk}}
\DoxyCodeLine{04516\ }
\DoxyCodeLine{04517\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSCOEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{04518\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSCOEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSCOEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04519\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSCOEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSCOEN\_Msk}}
\DoxyCodeLine{04520\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSCOSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{04521\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSCOSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSCOSEL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04522\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSCOSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSCOSEL\_Msk}}
\DoxyCodeLine{04523\ }
\DoxyCodeLine{04524\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CSR\ register\ \ *******************/}}
\DoxyCodeLine{04525\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSION\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04526\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_LSION\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04527\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LSION\_Msk}}
\DoxyCodeLine{04528\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSIRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04529\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSIRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_LSIRDY\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04530\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LSIRDY\_Msk}}
\DoxyCodeLine{04531\ }
\DoxyCodeLine{04532\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RMVF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{04533\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RMVF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_RMVF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04534\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RMVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_RMVF\_Msk}}
\DoxyCodeLine{04535\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_OBLRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{04536\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_OBLRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_OBLRSTF\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04537\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_OBLRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_OBLRSTF\_Msk}}
\DoxyCodeLine{04538\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PINRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{04539\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PINRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_PINRSTF\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04540\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PINRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_PINRSTF\_Msk}}
\DoxyCodeLine{04541\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PWRRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{04542\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PWRRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_PWRRSTF\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04543\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PWRRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_PWRRSTF\_Msk}}
\DoxyCodeLine{04544\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_SFTRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{04545\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_SFTRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_SFTRSTF\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04546\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_SFTRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_SFTRSTF\_Msk}}
\DoxyCodeLine{04547\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_IWDGRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{04548\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_IWDGRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_IWDGRSTF\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04549\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_IWDGRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_IWDGRSTF\_Msk}}
\DoxyCodeLine{04550\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_WWDGRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{04551\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_WWDGRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_WWDGRSTF\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04552\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_WWDGRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_WWDGRSTF\_Msk}}
\DoxyCodeLine{04553\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LPWRRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{04554\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LPWRRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_LPWRRSTF\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04555\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LPWRRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LPWRRSTF\_Msk}}
\DoxyCodeLine{04556\ }
\DoxyCodeLine{04557\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{04558\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04559\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Real-\/Time\ Clock\ (RTC)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04560\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04561\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{04562\ \textcolor{comment}{/*}}
\DoxyCodeLine{04563\ \textcolor{comment}{*\ @brief\ Specific\ device\ feature\ definitions}}
\DoxyCodeLine{04564\ \textcolor{comment}{*/}}
\DoxyCodeLine{04565\ \textcolor{preprocessor}{\#define\ RTC\_WAKEUP\_SUPPORT}}
\DoxyCodeLine{04566\ \textcolor{preprocessor}{\#define\ RTC\_BACKUP\_SUPPORT}}
\DoxyCodeLine{04567\ }
\DoxyCodeLine{04568\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TR\ register\ \ *******************/}}
\DoxyCodeLine{04569\ \textcolor{preprocessor}{\#define\ RTC\_TR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{04570\ \textcolor{preprocessor}{\#define\ RTC\_TR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_PM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04571\ \textcolor{preprocessor}{\#define\ RTC\_TR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_PM\_Msk}}
\DoxyCodeLine{04572\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{04573\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_TR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04574\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_HT\_Msk}}
\DoxyCodeLine{04575\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04576\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04577\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04578\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04579\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_HU\_Msk}}
\DoxyCodeLine{04580\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04581\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04582\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04583\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04584\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{04585\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04586\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_MNT\_Msk}}
\DoxyCodeLine{04587\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04588\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04589\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04590\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04591\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04592\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_MNU\_Msk}}
\DoxyCodeLine{04593\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04594\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04595\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04596\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04597\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04598\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04599\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_ST\_Msk}}
\DoxyCodeLine{04600\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04601\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04602\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04603\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04604\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04605\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_SU\_Msk}}
\DoxyCodeLine{04606\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04607\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04608\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04609\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04611\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_DR\ register\ \ *******************/}}
\DoxyCodeLine{04612\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{04613\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04614\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_YT\_Msk}}
\DoxyCodeLine{04615\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04616\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04617\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04618\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04619\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04620\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04621\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_YU\_Msk}}
\DoxyCodeLine{04622\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04623\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04624\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04625\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04626\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{04627\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04628\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_WDU\_Msk}}
\DoxyCodeLine{04629\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04630\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04631\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04632\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{04633\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_MT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04634\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_MT\_Msk}}
\DoxyCodeLine{04635\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04636\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04637\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_MU\_Msk}}
\DoxyCodeLine{04638\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04639\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04640\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04641\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04642\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04643\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_DR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04644\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_DT\_Msk}}
\DoxyCodeLine{04645\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04646\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04647\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04648\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04649\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_DU\_Msk}}
\DoxyCodeLine{04650\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04651\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04652\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04653\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04655\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_SSR\ register\ \ ******************/}}
\DoxyCodeLine{04656\ \textcolor{preprocessor}{\#define\ RTC\_SSR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04657\ \textcolor{preprocessor}{\#define\ RTC\_SSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ RTC\_SSR\_SS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04658\ \textcolor{preprocessor}{\#define\ RTC\_SSR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SSR\_SS\_Msk}}
\DoxyCodeLine{04659\ }
\DoxyCodeLine{04660\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ICSR\ register\ \ ******************/}}
\DoxyCodeLine{04661\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_RECALPF\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04662\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_RECALPF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_RECALPF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04663\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_RECALPF\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_RECALPF\_Msk}}
\DoxyCodeLine{04664\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INIT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{04665\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_INIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04666\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_INIT\_Msk}}
\DoxyCodeLine{04667\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INITF\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{04668\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INITF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_INITF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04669\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INITF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_INITF\_Msk}}
\DoxyCodeLine{04670\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_RSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{04671\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_RSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_RSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04672\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_RSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_RSF\_Msk}}
\DoxyCodeLine{04673\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INITS\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04674\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INITS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_INITS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04675\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INITS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_INITS\_Msk}}
\DoxyCodeLine{04676\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_SHPF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04677\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_SHPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_SHPF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04678\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_SHPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_SHPF\_Msk}}
\DoxyCodeLine{04679\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_WUTWF\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{04680\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_WUTWF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_WUTWF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04681\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_WUTWF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_WUTWF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04682\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_ALRBWF\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04683\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_ALRBWF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_ALRBWF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04684\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_ALRBWF\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_ALRBWF\_Msk}}
\DoxyCodeLine{04685\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_ALRAWF\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04686\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_ALRAWF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_ALRAWF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04687\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_ALRAWF\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_ALRAWF\_Msk}}
\DoxyCodeLine{04688\ }
\DoxyCodeLine{04689\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_PRER\ register\ \ *****************/}}
\DoxyCodeLine{04690\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_A\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04691\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_A\_Msk\ \ \ \ \ \ \ \ (0x7FUL\ <<\ RTC\_PRER\_PREDIV\_A\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04692\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_A\ \ \ \ \ \ \ \ \ \ \ \ RTC\_PRER\_PREDIV\_A\_Msk}}
\DoxyCodeLine{04693\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_S\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04694\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_S\_Msk\ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RTC\_PRER\_PREDIV\_S\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04695\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_S\ \ \ \ \ \ \ \ \ \ \ \ RTC\_PRER\_PREDIV\_S\_Msk}}
\DoxyCodeLine{04696\ }
\DoxyCodeLine{04697\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_WUTR\ register\ \ *****************/}}
\DoxyCodeLine{04698\ \textcolor{preprocessor}{\#define\ RTC\_WUTR\_WUT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04699\ \textcolor{preprocessor}{\#define\ RTC\_WUTR\_WUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ RTC\_WUTR\_WUT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04700\ \textcolor{preprocessor}{\#define\ RTC\_WUTR\_WUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_WUTR\_WUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04702\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_CR\ register\ \ *******************/}}
\DoxyCodeLine{04703\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OUT2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{04704\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OUT2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_OUT2EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04705\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OUT2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_OUT2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04706\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPALRM\_TYPE\_Pos\ \ \ \ \ (30U)}}
\DoxyCodeLine{04707\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPALRM\_TYPE\_Msk\ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TAMPALRM\_TYPE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{04708\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPALRM\_TYPE\ \ \ \ \ \ \ \ \ RTC\_CR\_TAMPALRM\_TYPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04709\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPALRM\_PU\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{04710\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPALRM\_PU\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TAMPALRM\_PU\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04711\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPALRM\_PU\ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TAMPALRM\_PU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04712\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPOE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{04713\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TAMPOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04714\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TAMPOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04715\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{04716\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TAMPTS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04717\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TAMPTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04718\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ITSE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{04719\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ITSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ITSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04720\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ITSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ITSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04721\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{04722\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_COE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04723\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_COE\_Msk}}
\DoxyCodeLine{04724\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{04725\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_CR\_OSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04726\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_OSEL\_Msk}}
\DoxyCodeLine{04727\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_OSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04728\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_CR\_OSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04729\ \textcolor{preprocessor}{\#define\ RTC\_CR\_POL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{04730\ \textcolor{preprocessor}{\#define\ RTC\_CR\_POL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_POL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04731\ \textcolor{preprocessor}{\#define\ RTC\_CR\_POL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_POL\_Msk}}
\DoxyCodeLine{04732\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{04733\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_COSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04734\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_COSEL\_Msk}}
\DoxyCodeLine{04735\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BKP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{04736\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BKP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_BKP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04737\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BKP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_BKP\_Msk}}
\DoxyCodeLine{04738\ \textcolor{preprocessor}{\#define\ RTC\_CR\_SUB1H\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{04739\ \textcolor{preprocessor}{\#define\ RTC\_CR\_SUB1H\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_SUB1H\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04740\ \textcolor{preprocessor}{\#define\ RTC\_CR\_SUB1H\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_SUB1H\_Msk}}
\DoxyCodeLine{04741\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ADD1H\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04742\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ADD1H\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ADD1H\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04743\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ADD1H\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ADD1H\_Msk}}
\DoxyCodeLine{04744\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{04745\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TSIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04746\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04747\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{04748\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_WUTIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04749\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_WUTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04750\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{04751\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ALRBIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04752\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ALRBIE\_Msk}}
\DoxyCodeLine{04753\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{04754\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ALRAIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04755\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ALRAIE\_Msk}}
\DoxyCodeLine{04756\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{04757\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04758\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04759\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{04760\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_WUTE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04761\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_WUTE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04762\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{04763\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ALRBE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04764\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ALRBE\_Msk}}
\DoxyCodeLine{04765\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04766\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ALRAE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04767\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ALRAE\_Msk}}
\DoxyCodeLine{04768\ \textcolor{preprocessor}{\#define\ RTC\_CR\_FMT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{04769\ \textcolor{preprocessor}{\#define\ RTC\_CR\_FMT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_FMT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04770\ \textcolor{preprocessor}{\#define\ RTC\_CR\_FMT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_FMT\_Msk}}
\DoxyCodeLine{04771\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BYPSHAD\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{04772\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BYPSHAD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_BYPSHAD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04773\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BYPSHAD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_BYPSHAD\_Msk}}
\DoxyCodeLine{04774\ \textcolor{preprocessor}{\#define\ RTC\_CR\_REFCKON\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04775\ \textcolor{preprocessor}{\#define\ RTC\_CR\_REFCKON\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_REFCKON\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04776\ \textcolor{preprocessor}{\#define\ RTC\_CR\_REFCKON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_REFCKON\_Msk}}
\DoxyCodeLine{04777\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSEDGE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04778\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSEDGE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TSEDGE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04779\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSEDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TSEDGE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04780\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04781\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04782\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_WUCKSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04783\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04784\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04785\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04787\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_WPR\ register\ \ ******************/}}
\DoxyCodeLine{04788\ \textcolor{preprocessor}{\#define\ RTC\_WPR\_KEY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04789\ \textcolor{preprocessor}{\#define\ RTC\_WPR\_KEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ RTC\_WPR\_KEY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04790\ \textcolor{preprocessor}{\#define\ RTC\_WPR\_KEY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_WPR\_KEY\_Msk}}
\DoxyCodeLine{04791\ }
\DoxyCodeLine{04792\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_CALR\ register\ \ *****************/}}
\DoxyCodeLine{04793\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{04794\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CALR\_CALP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04795\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALP\_Msk}}
\DoxyCodeLine{04796\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW8\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{04797\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CALR\_CALW8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04798\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALW8\_Msk}}
\DoxyCodeLine{04799\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW16\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{04800\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW16\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CALR\_CALW16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04801\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW16\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALW16\_Msk}}
\DoxyCodeLine{04802\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04803\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04804\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALM\_Msk}}
\DoxyCodeLine{04805\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04806\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04807\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04808\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04809\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04810\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04811\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04812\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04813\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04815\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_SHIFTR\ register\ \ ***************/}}
\DoxyCodeLine{04816\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_SUBFS\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04817\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_SUBFS\_Msk\ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RTC\_SHIFTR\_SUBFS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04818\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_SUBFS\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SHIFTR\_SUBFS\_Msk}}
\DoxyCodeLine{04819\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_ADD1S\_Pos\ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{04820\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_ADD1S\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SHIFTR\_ADD1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04821\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_ADD1S\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SHIFTR\_ADD1S\_Msk}}
\DoxyCodeLine{04822\ }
\DoxyCodeLine{04823\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TSTR\ register\ \ *****************/}}
\DoxyCodeLine{04824\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{04825\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_PM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04826\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04827\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{04828\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_TSTR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04829\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_HT\_Msk}}
\DoxyCodeLine{04830\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04831\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04832\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04833\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04834\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_HU\_Msk}}
\DoxyCodeLine{04835\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04836\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04837\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04838\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04839\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{04840\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04841\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_MNT\_Msk}}
\DoxyCodeLine{04842\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04843\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04844\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04845\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04846\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04847\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_MNU\_Msk}}
\DoxyCodeLine{04848\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04849\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04850\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04851\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04852\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04853\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04854\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_ST\_Msk}}
\DoxyCodeLine{04855\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04856\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04857\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04858\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04859\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04860\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_SU\_Msk}}
\DoxyCodeLine{04861\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04862\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04863\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04864\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04866\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TSDR\ register\ \ *****************/}}
\DoxyCodeLine{04867\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{04868\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04869\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_WDU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04870\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04871\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04872\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04873\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{04874\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_MT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04875\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_MT\_Msk}}
\DoxyCodeLine{04876\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04877\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04878\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_MU\_Msk}}
\DoxyCodeLine{04879\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04880\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04881\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04882\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04883\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04884\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_TSDR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04885\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_DT\_Msk}}
\DoxyCodeLine{04886\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04887\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04888\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04889\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04890\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_DU\_Msk}}
\DoxyCodeLine{04891\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04892\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04893\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04894\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04896\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TSSSR\ register\ \ ****************/}}
\DoxyCodeLine{04897\ \textcolor{preprocessor}{\#define\ RTC\_TSSSR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04898\ \textcolor{preprocessor}{\#define\ RTC\_TSSSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ RTC\_TSSSR\_SS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04899\ \textcolor{preprocessor}{\#define\ RTC\_TSSSR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSSSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04901\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRMAR\ register\ \ ***************/}}
\DoxyCodeLine{04902\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK4\_Pos\ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{04903\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04904\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK4\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK4\_Msk}}
\DoxyCodeLine{04905\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_WDSEL\_Pos\ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{04906\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_WDSEL\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_WDSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04907\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_WDSEL\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_WDSEL\_Msk}}
\DoxyCodeLine{04908\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{04909\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_ALRMAR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04910\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_DT\_Msk}}
\DoxyCodeLine{04911\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04912\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04913\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{04914\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04915\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_DU\_Msk}}
\DoxyCodeLine{04916\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04917\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04918\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04919\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04920\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK3\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{04921\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04922\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK3\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK3\_Msk}}
\DoxyCodeLine{04923\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{04924\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_PM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04925\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_PM\_Msk}}
\DoxyCodeLine{04926\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{04927\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_ALRMAR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04928\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_HT\_Msk}}
\DoxyCodeLine{04929\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04930\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04931\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04932\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04933\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_HU\_Msk}}
\DoxyCodeLine{04934\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04935\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04936\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04937\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04938\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK2\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{04939\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04940\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK2\_Msk}}
\DoxyCodeLine{04941\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{04942\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04943\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MNT\_Msk}}
\DoxyCodeLine{04944\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04945\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04946\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04947\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04948\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04949\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MNU\_Msk}}
\DoxyCodeLine{04950\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04951\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04952\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04953\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04954\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK1\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{04955\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04956\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK1\_Msk}}
\DoxyCodeLine{04957\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04958\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04959\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_ST\_Msk}}
\DoxyCodeLine{04960\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04961\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04962\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04963\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04964\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04965\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_SU\_Msk}}
\DoxyCodeLine{04966\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04967\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04968\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04969\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04971\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRMASSR\ register\ \ *************/}}
\DoxyCodeLine{04972\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{04973\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_Msk\ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04974\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\ \ \ \ \ \ \ \ \ \ RTC\_ALRMASSR\_MASKSS\_Msk}}
\DoxyCodeLine{04975\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04976\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04977\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04978\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04979\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04980\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RTC\_ALRMASSR\_SS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04981\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMASSR\_SS\_Msk}}
\DoxyCodeLine{04982\ }
\DoxyCodeLine{04983\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRMBR\ register\ \ ***************/}}
\DoxyCodeLine{04984\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK4\_Pos\ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{04985\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MSK4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04986\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK4\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MSK4\_Msk}}
\DoxyCodeLine{04987\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_WDSEL\_Pos\ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{04988\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_WDSEL\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_WDSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04989\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_WDSEL\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_WDSEL\_Msk}}
\DoxyCodeLine{04990\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{04991\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_ALRMBR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04992\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_DT\_Msk}}
\DoxyCodeLine{04993\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04994\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04995\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{04996\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04997\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_DU\_Msk}}
\DoxyCodeLine{04998\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04999\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05000\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05001\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05002\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK3\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{05003\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MSK3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05004\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK3\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MSK3\_Msk}}
\DoxyCodeLine{05005\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{05006\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_PM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05007\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_PM\_Msk}}
\DoxyCodeLine{05008\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{05009\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_ALRMBR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05010\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_HT\_Msk}}
\DoxyCodeLine{05011\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05012\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05013\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05014\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05015\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_HU\_Msk}}
\DoxyCodeLine{05016\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05017\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05018\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05019\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05020\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK2\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{05021\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MSK2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05022\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MSK2\_Msk}}
\DoxyCodeLine{05023\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{05024\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_ALRMBR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05025\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MNT\_Msk}}
\DoxyCodeLine{05026\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05027\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05028\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05029\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05030\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05031\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MNU\_Msk}}
\DoxyCodeLine{05032\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05033\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05034\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05035\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05036\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK1\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{05037\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MSK1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05038\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MSK1\_Msk}}
\DoxyCodeLine{05039\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05040\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_ALRMBR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05041\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_ST\_Msk}}
\DoxyCodeLine{05042\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05043\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05044\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05045\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05046\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05047\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_SU\_Msk}}
\DoxyCodeLine{05048\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05049\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05050\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05051\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05053\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRMASSR\ register\ \ *************/}}
\DoxyCodeLine{05054\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{05055\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_Msk\ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05056\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\ \ \ \ \ \ \ \ \ \ RTC\_ALRMBSSR\_MASKSS\_Msk}}
\DoxyCodeLine{05057\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05058\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05059\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05060\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05061\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05062\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RTC\_ALRMBSSR\_SS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05063\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBSSR\_SS\_Msk}}
\DoxyCodeLine{05064\ }
\DoxyCodeLine{05065\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_SR\ register\ \ *******************/}}
\DoxyCodeLine{05066\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ITSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{05067\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ITSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SR\_ITSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05068\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ITSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SR\_ITSF\_Msk}}
\DoxyCodeLine{05069\ \textcolor{preprocessor}{\#define\ RTC\_SR\_TSOVF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05070\ \textcolor{preprocessor}{\#define\ RTC\_SR\_TSOVF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SR\_TSOVF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05071\ \textcolor{preprocessor}{\#define\ RTC\_SR\_TSOVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SR\_TSOVF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05072\ \textcolor{preprocessor}{\#define\ RTC\_SR\_TSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05073\ \textcolor{preprocessor}{\#define\ RTC\_SR\_TSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SR\_TSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05074\ \textcolor{preprocessor}{\#define\ RTC\_SR\_TSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SR\_TSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05075\ \textcolor{preprocessor}{\#define\ RTC\_SR\_WUTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05076\ \textcolor{preprocessor}{\#define\ RTC\_SR\_WUTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SR\_WUTF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05077\ \textcolor{preprocessor}{\#define\ RTC\_SR\_WUTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SR\_WUTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05078\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ALRBF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05079\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ALRBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SR\_ALRBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05080\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ALRBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SR\_ALRBF\_Msk}}
\DoxyCodeLine{05081\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ALRAF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05082\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ALRAF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SR\_ALRAF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05083\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ALRAF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SR\_ALRAF\_Msk}}
\DoxyCodeLine{05084\ }
\DoxyCodeLine{05085\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_MISR\ register\ \ *****************/}}
\DoxyCodeLine{05086\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ITSMF\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{05087\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ITSMF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_MISR\_ITSMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05088\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ITSMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_MISR\_ITSMF\_Msk}}
\DoxyCodeLine{05089\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_TSOVMF\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05090\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_TSOVMF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_MISR\_TSOVMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05091\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_TSOVMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_MISR\_TSOVMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05092\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_TSMF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05093\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_TSMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_MISR\_TSMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05094\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_TSMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_MISR\_TSMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05095\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_WUTMF\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05096\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_WUTMF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_MISR\_WUTMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05097\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_WUTMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_MISR\_WUTMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05098\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ALRBMF\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05099\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ALRBMF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_MISR\_ALRBMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05100\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ALRBMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_MISR\_ALRBMF\_Msk}}
\DoxyCodeLine{05101\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ALRAMF\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05102\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ALRAMF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_MISR\_ALRAMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05103\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ALRAMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_MISR\_ALRAMF\_Msk}}
\DoxyCodeLine{05104\ }
\DoxyCodeLine{05105\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_SCR\ register\ \ ******************/}}
\DoxyCodeLine{05106\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CITSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{05107\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CITSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SCR\_CITSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05108\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CITSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SCR\_CITSF\_Msk}}
\DoxyCodeLine{05109\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CTSOVF\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05110\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CTSOVF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SCR\_CTSOVF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05111\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CTSOVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SCR\_CTSOVF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05112\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CTSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05113\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CTSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SCR\_CTSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05114\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CTSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SCR\_CTSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05115\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CWUTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05116\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CWUTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SCR\_CWUTF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05117\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CWUTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SCR\_CWUTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05118\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CALRBF\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05119\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CALRBF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SCR\_CALRBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05120\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CALRBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SCR\_CALRBF\_Msk}}
\DoxyCodeLine{05121\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CALRAF\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05122\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CALRAF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SCR\_CALRAF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05123\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CALRAF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SCR\_CALRAF\_Msk}}
\DoxyCodeLine{05124\ }
\DoxyCodeLine{05125\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{05126\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05127\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Tamper\ and\ backup\ register\ (TAMP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05128\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05129\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{05130\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_CR1\ register\ \ *****************/}}
\DoxyCodeLine{05131\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP1E\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05132\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP1E\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR1\_TAMP1E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05133\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP1E\ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR1\_TAMP1E\_Msk}}
\DoxyCodeLine{05134\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP2E\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05135\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP2E\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR1\_TAMP2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05136\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP2E\ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR1\_TAMP2E\_Msk}}
\DoxyCodeLine{05137\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP3E\_Pos\ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{05138\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP3E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR1\_ITAMP3E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05139\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP3E\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR1\_ITAMP3E\_Msk}}
\DoxyCodeLine{05140\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP4E\_Pos\ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{05141\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP4E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR1\_ITAMP4E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05142\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP4E\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR1\_ITAMP4E\_Msk}}
\DoxyCodeLine{05143\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP5E\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{05144\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP5E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR1\_ITAMP5E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05145\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP5E\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR1\_ITAMP5E\_Msk}}
\DoxyCodeLine{05146\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP6E\_Pos\ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{05147\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP6E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR1\_ITAMP6E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05148\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP6E\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR1\_ITAMP6E\_Msk}}
\DoxyCodeLine{05149\ }
\DoxyCodeLine{05150\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_CR2\ register\ \ *****************/}}
\DoxyCodeLine{05151\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1NOERASE\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{05152\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1NOERASE\_Msk\ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP1NOERASE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{05153\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1NOERASE\ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP1NOERASE\_Msk}}
\DoxyCodeLine{05154\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2NOERASE\_Pos\ \ \ \ (1U)}}
\DoxyCodeLine{05155\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2NOERASE\_Msk\ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP2NOERASE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{05156\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2NOERASE\ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP2NOERASE\_Msk}}
\DoxyCodeLine{05157\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1MSK\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05158\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1MSK\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP1MSK\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05159\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1MSK\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP1MSK\_Msk}}
\DoxyCodeLine{05160\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2MSK\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{05161\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2MSK\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP2MSK\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05162\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2MSK\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP2MSK\_Msk}}
\DoxyCodeLine{05163\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1TRG\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{05164\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1TRG\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP1TRG\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05165\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1TRG\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP1TRG\_Msk}}
\DoxyCodeLine{05166\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2TRG\_Pos\ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{05167\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2TRG\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP2TRG\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05168\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2TRG\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP2TRG\_Msk}}
\DoxyCodeLine{05169\ }
\DoxyCodeLine{05170\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_FLTCR\ register\ \ ***************/}}
\DoxyCodeLine{05171\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFREQ\_0\ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{05172\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFREQ\_1\ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{05173\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFREQ\_2\ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{05174\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFREQ\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05175\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFREQ\_Msk\ \ \ \ \ \ (0x7UL\ <<\ TAMP\_FLTCR\_TAMPFREQ\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05176\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFREQ\ \ \ \ \ \ \ \ \ \ TAMP\_FLTCR\_TAMPFREQ\_Msk}}
\DoxyCodeLine{05177\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFLT\_0\ \ \ \ \ \ \ \ \ 0x00000008U}}
\DoxyCodeLine{05178\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFLT\_1\ \ \ \ \ \ \ \ \ 0x00000010U}}
\DoxyCodeLine{05179\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFLT\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05180\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFLT\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ TAMP\_FLTCR\_TAMPFLT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05181\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFLT\ \ \ \ \ \ \ \ \ \ \ TAMP\_FLTCR\_TAMPFLT\_Msk}}
\DoxyCodeLine{05182\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPRCH\_0\ \ \ \ \ \ \ \ 0x00000020U}}
\DoxyCodeLine{05183\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPRCH\_1\ \ \ \ \ \ \ \ 0x00000040U}}
\DoxyCodeLine{05184\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPRCH\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{05185\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPRCH\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TAMP\_FLTCR\_TAMPPRCH\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05186\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPRCH\ \ \ \ \ \ \ \ \ \ TAMP\_FLTCR\_TAMPPRCH\_Msk}}
\DoxyCodeLine{05187\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPUDIS\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{05188\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPUDIS\_Msk\ \ \ \ \ (0x1UL\ <<\ TAMP\_FLTCR\_TAMPPUDIS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05189\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPUDIS\ \ \ \ \ \ \ \ \ TAMP\_FLTCR\_TAMPPUDIS\_Msk}}
\DoxyCodeLine{05190\ }
\DoxyCodeLine{05191\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_IER\ register\ \ *****************/}}
\DoxyCodeLine{05192\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP1IE\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05193\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP1IE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_IER\_TAMP1IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05194\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP1IE\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_IER\_TAMP1IE\_Msk}}
\DoxyCodeLine{05195\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP2IE\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05196\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP2IE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_IER\_TAMP2IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05197\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP2IE\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_IER\_TAMP2IE\_Msk}}
\DoxyCodeLine{05198\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP3IE\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{05199\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP3IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_IER\_ITAMP3IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05200\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP3IE\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_IER\_ITAMP3IE\_Msk}}
\DoxyCodeLine{05201\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP4IE\_Pos\ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{05202\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP4IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_IER\_ITAMP4IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05203\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP4IE\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_IER\_ITAMP4IE\_Msk}}
\DoxyCodeLine{05204\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP5IE\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{05205\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP5IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_IER\_ITAMP5IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05206\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP5IE\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_IER\_ITAMP5IE\_Msk}}
\DoxyCodeLine{05207\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP6IE\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{05208\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP6IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_IER\_ITAMP6IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05209\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP6IE\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_IER\_ITAMP6IE\_Msk}}
\DoxyCodeLine{05210\ }
\DoxyCodeLine{05211\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_SR\ register\ \ ******************/}}
\DoxyCodeLine{05212\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP1F\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05213\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP1F\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SR\_TAMP1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05214\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP1F\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SR\_TAMP1F\_Msk}}
\DoxyCodeLine{05215\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP2F\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05216\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP2F\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SR\_TAMP2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05217\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP2F\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SR\_TAMP2F\_Msk}}
\DoxyCodeLine{05218\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP3F\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{05219\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP3F\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SR\_ITAMP3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05220\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP3F\ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SR\_ITAMP3F\_Msk}}
\DoxyCodeLine{05221\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP4F\_Pos\ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{05222\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP4F\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SR\_ITAMP4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05223\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP4F\ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SR\_ITAMP4F\_Msk}}
\DoxyCodeLine{05224\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP5F\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{05225\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP5F\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SR\_ITAMP5F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05226\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP5F\ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SR\_ITAMP5F\_Msk}}
\DoxyCodeLine{05227\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP6F\_Pos\ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{05228\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP6F\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SR\_ITAMP6F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05229\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP6F\ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SR\_ITAMP6F\_Msk}}
\DoxyCodeLine{05230\ }
\DoxyCodeLine{05231\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_MISR\ register\ \ ****************/}}
\DoxyCodeLine{05232\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP1MF\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05233\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP1MF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_MISR\_TAMP1MF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05234\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP1MF\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_MISR\_TAMP1MF\_Msk}}
\DoxyCodeLine{05235\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP2MF\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05236\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP2MF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_MISR\_TAMP2MF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05237\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP2MF\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_MISR\_TAMP2MF\_Msk}}
\DoxyCodeLine{05238\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP3MF\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{05239\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP3MF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_MISR\_ITAMP3MF\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05240\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP3MF\ \ \ \ \ \ \ \ \ \ \ TAMP\_MISR\_ITAMP3MF\_Msk}}
\DoxyCodeLine{05241\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP4MF\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{05242\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP4MF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_MISR\_ITAMP4MF\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05243\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP4MF\ \ \ \ \ \ \ \ \ \ \ TAMP\_MISR\_ITAMP4MF\_Msk}}
\DoxyCodeLine{05244\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP5MF\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{05245\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP5MF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_MISR\_ITAMP5MF\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05246\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP5MF\ \ \ \ \ \ \ \ \ \ \ TAMP\_MISR\_ITAMP5MF\_Msk}}
\DoxyCodeLine{05247\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP6MF\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{05248\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP6MF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_MISR\_ITAMP6MF\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05249\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP6MF\ \ \ \ \ \ \ \ \ \ \ TAMP\_MISR\_ITAMP6MF\_Msk}}
\DoxyCodeLine{05250\ }
\DoxyCodeLine{05251\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_SCR\ register\ \ *****************/}}
\DoxyCodeLine{05252\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP1F\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05253\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP1F\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SCR\_CTAMP1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05254\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP1F\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SCR\_CTAMP1F\_Msk}}
\DoxyCodeLine{05255\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP2F\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05256\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP2F\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SCR\_CTAMP2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05257\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP2F\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SCR\_CTAMP2F\_Msk}}
\DoxyCodeLine{05258\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP3F\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{05259\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP3F\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SCR\_CITAMP3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05260\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP3F\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SCR\_CITAMP3F\_Msk}}
\DoxyCodeLine{05261\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP4F\_Pos\ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{05262\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP4F\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SCR\_CITAMP4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05263\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP4F\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SCR\_CITAMP4F\_Msk}}
\DoxyCodeLine{05264\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP5F\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{05265\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP5F\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SCR\_CITAMP5F\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05266\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP5F\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SCR\_CITAMP5F\_Msk}}
\DoxyCodeLine{05267\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP6F\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{05268\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP6F\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SCR\_CITAMP6F\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05269\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP6F\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SCR\_CITAMP6F\_Msk}}
\DoxyCodeLine{05270\ }
\DoxyCodeLine{05271\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP0R\ register\ \ ***************/}}
\DoxyCodeLine{05272\ \textcolor{preprocessor}{\#define\ TAMP\_BKP0R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05273\ \textcolor{preprocessor}{\#define\ TAMP\_BKP0R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP0R\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05274\ \textcolor{preprocessor}{\#define\ TAMP\_BKP0R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP0R\_Msk}}
\DoxyCodeLine{05275\ }
\DoxyCodeLine{05276\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP1R\ register\ \ ***************/}}
\DoxyCodeLine{05277\ \textcolor{preprocessor}{\#define\ TAMP\_BKP1R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05278\ \textcolor{preprocessor}{\#define\ TAMP\_BKP1R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP1R\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05279\ \textcolor{preprocessor}{\#define\ TAMP\_BKP1R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP1R\_Msk}}
\DoxyCodeLine{05280\ }
\DoxyCodeLine{05281\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP2R\ register\ \ ***************/}}
\DoxyCodeLine{05282\ \textcolor{preprocessor}{\#define\ TAMP\_BKP2R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05283\ \textcolor{preprocessor}{\#define\ TAMP\_BKP2R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP2R\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05284\ \textcolor{preprocessor}{\#define\ TAMP\_BKP2R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP2R\_Msk}}
\DoxyCodeLine{05285\ }
\DoxyCodeLine{05286\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP3R\ register\ \ ***************/}}
\DoxyCodeLine{05287\ \textcolor{preprocessor}{\#define\ TAMP\_BKP3R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05288\ \textcolor{preprocessor}{\#define\ TAMP\_BKP3R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP3R\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05289\ \textcolor{preprocessor}{\#define\ TAMP\_BKP3R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP3R\_Msk}}
\DoxyCodeLine{05290\ }
\DoxyCodeLine{05291\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP4R\ register\ \ ***************/}}
\DoxyCodeLine{05292\ \textcolor{preprocessor}{\#define\ TAMP\_BKP4R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05293\ \textcolor{preprocessor}{\#define\ TAMP\_BKP4R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP4R\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05294\ \textcolor{preprocessor}{\#define\ TAMP\_BKP4R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP4R\_Msk}}
\DoxyCodeLine{05295\ }
\DoxyCodeLine{05296\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{05297\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05298\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Serial\ Peripheral\ Interface\ (SPI)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05299\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05300\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{05301\ \textcolor{comment}{/*}}
\DoxyCodeLine{05302\ \textcolor{comment}{\ *\ @brief\ Specific\ device\ feature\ definitions\ (not\ present\ on\ all\ devices\ in\ the\ STM32G0\ series)}}
\DoxyCodeLine{05303\ \textcolor{comment}{\ */}}
\DoxyCodeLine{05304\ \textcolor{preprocessor}{\#define\ SPI\_I2S\_SUPPORT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05306\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SPI\_CR1\ register\ \ ********************/}}
\DoxyCodeLine{05307\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPHA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05308\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CPHA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05309\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPHA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05310\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPOL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05311\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05312\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPOL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05313\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_MSTR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05314\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_MSTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_MSTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05315\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_MSTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_MSTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05317\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05318\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05319\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_BR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05320\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05321\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05322\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05324\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SPE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{05325\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_SPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05326\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SPE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_SPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05327\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_LSBFIRST\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{05328\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_LSBFIRST\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_LSBFIRST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05329\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_LSBFIRST\ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_LSBFIRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05330\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSI\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05331\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_SSI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05332\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_SSI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05333\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{05334\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_SSM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05335\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_SSM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05336\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_RXONLY\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{05337\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_RXONLY\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_RXONLY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05338\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_RXONLY\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_RXONLY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05339\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{05340\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CRCL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05341\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CRCL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05342\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCNEXT\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{05343\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCNEXT\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CRCNEXT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05344\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCNEXT\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CRCNEXT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05345\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{05346\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CRCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05347\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CRCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05348\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIOE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{05349\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIOE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_BIDIOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05350\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_BIDIOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05351\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIMODE\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{05352\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIMODE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_BIDIMODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05353\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIMODE\ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_BIDIMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05355\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SPI\_CR2\ register\ \ ********************/}}
\DoxyCodeLine{05356\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXDMAEN\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05357\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_RXDMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05358\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05359\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXDMAEN\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05360\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_TXDMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05361\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05362\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_SSOE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05363\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_SSOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_SSOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05364\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_SSOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_SSOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05365\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_NSSP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05366\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_NSSP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_NSSP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05367\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_NSSP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_NSSP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05368\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05369\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_FRF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05370\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_FRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05371\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_ERRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{05372\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_ERRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05373\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05374\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXNEIE\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{05375\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_RXNEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05376\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXNEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05377\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXEIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{05378\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_TXEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05379\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05380\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05381\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SPI\_CR2\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05382\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_DS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05383\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05384\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_CR2\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05385\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ SPI\_CR2\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05386\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ SPI\_CR2\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05387\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRXTH\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{05388\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRXTH\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_FRXTH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05389\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRXTH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_FRXTH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05390\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMARX\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{05391\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMARX\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_LDMARX\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05392\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMARX\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_LDMARX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05393\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMATX\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{05394\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMATX\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_LDMATX\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05395\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMATX\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_LDMATX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05397\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ SPI\_SR\ register\ \ ********************/}}
\DoxyCodeLine{05398\ \textcolor{preprocessor}{\#define\ SPI\_SR\_RXNE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05399\ \textcolor{preprocessor}{\#define\ SPI\_SR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_RXNE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05400\ \textcolor{preprocessor}{\#define\ SPI\_SR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05401\ \textcolor{preprocessor}{\#define\ SPI\_SR\_TXE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05402\ \textcolor{preprocessor}{\#define\ SPI\_SR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_TXE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05403\ \textcolor{preprocessor}{\#define\ SPI\_SR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05404\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CHSIDE\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05405\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CHSIDE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_CHSIDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05406\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CHSIDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_CHSIDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05407\ \textcolor{preprocessor}{\#define\ SPI\_SR\_UDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05408\ \textcolor{preprocessor}{\#define\ SPI\_SR\_UDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_UDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05409\ \textcolor{preprocessor}{\#define\ SPI\_SR\_UDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_UDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05410\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CRCERR\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05411\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CRCERR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_CRCERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05412\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CRCERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_CRCERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05413\ \textcolor{preprocessor}{\#define\ SPI\_SR\_MODF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{05414\ \textcolor{preprocessor}{\#define\ SPI\_SR\_MODF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_MODF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05415\ \textcolor{preprocessor}{\#define\ SPI\_SR\_MODF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_MODF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05416\ \textcolor{preprocessor}{\#define\ SPI\_SR\_OVR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{05417\ \textcolor{preprocessor}{\#define\ SPI\_SR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_OVR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05418\ \textcolor{preprocessor}{\#define\ SPI\_SR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05419\ \textcolor{preprocessor}{\#define\ SPI\_SR\_BSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{05420\ \textcolor{preprocessor}{\#define\ SPI\_SR\_BSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_BSY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05421\ \textcolor{preprocessor}{\#define\ SPI\_SR\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_BSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05422\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05423\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_FRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05424\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_FRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05425\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRLVL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{05426\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRLVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ SPI\_SR\_FRLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05427\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRLVL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_FRLVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05428\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRLVL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_FRLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05429\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRLVL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_SR\_FRLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05430\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FTLVL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{05431\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FTLVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ SPI\_SR\_FTLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05432\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FTLVL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_FTLVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05433\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FTLVL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_FTLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05434\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FTLVL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_SR\_FTLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05436\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ SPI\_DR\ register\ \ ********************/}}
\DoxyCodeLine{05437\ \textcolor{preprocessor}{\#define\ SPI\_DR\_DR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05438\ \textcolor{preprocessor}{\#define\ SPI\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ SPI\_DR\_DR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05439\ \textcolor{preprocessor}{\#define\ SPI\_DR\_DR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05441\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SPI\_CRCPR\ register\ \ ******************/}}
\DoxyCodeLine{05442\ \textcolor{preprocessor}{\#define\ SPI\_CRCPR\_CRCPOLY\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05443\ \textcolor{preprocessor}{\#define\ SPI\_CRCPR\_CRCPOLY\_Msk\ \ \ \ \ \ \ (0xFFFFUL\ <<\ SPI\_CRCPR\_CRCPOLY\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05444\ \textcolor{preprocessor}{\#define\ SPI\_CRCPR\_CRCPOLY\ \ \ \ \ \ \ \ \ \ \ SPI\_CRCPR\_CRCPOLY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05446\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_RXCRCR\ register\ \ ******************/}}
\DoxyCodeLine{05447\ \textcolor{preprocessor}{\#define\ SPI\_RXCRCR\_RXCRC\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05448\ \textcolor{preprocessor}{\#define\ SPI\_RXCRCR\_RXCRC\_Msk\ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ SPI\_RXCRCR\_RXCRC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05449\ \textcolor{preprocessor}{\#define\ SPI\_RXCRCR\_RXCRC\ \ \ \ \ \ \ \ \ \ \ \ SPI\_RXCRCR\_RXCRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05451\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_TXCRCR\ register\ \ ******************/}}
\DoxyCodeLine{05452\ \textcolor{preprocessor}{\#define\ SPI\_TXCRCR\_TXCRC\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05453\ \textcolor{preprocessor}{\#define\ SPI\_TXCRCR\_TXCRC\_Msk\ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ SPI\_TXCRCR\_TXCRC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05454\ \textcolor{preprocessor}{\#define\ SPI\_TXCRCR\_TXCRC\ \ \ \ \ \ \ \ \ \ \ \ SPI\_TXCRCR\_TXCRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05456\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_I2SCFGR\ register\ \ *****************/}}
\DoxyCodeLine{05457\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CHLEN\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05458\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CHLEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_CHLEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05459\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CHLEN\ \ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_CHLEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05460\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05461\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_Msk\ \ \ \ \ \ (0x3UL\ <<\ SPI\_I2SCFGR\_DATLEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05462\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_DATLEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05463\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_DATLEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05464\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_I2SCFGR\_DATLEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05465\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CKPOL\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05466\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CKPOL\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_CKPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05467\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CKPOL\ \ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_CKPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05468\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05469\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_Msk\ \ \ \ \ \ (0x3UL\ <<\ SPI\_I2SCFGR\_I2SSTD\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05470\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SSTD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05471\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SSTD\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05472\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_I2SCFGR\_I2SSTD\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05473\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_PCMSYNC\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{05474\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_PCMSYNC\_Msk\ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_PCMSYNC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05475\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_PCMSYNC\ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_PCMSYNC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05476\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05477\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_Msk\ \ \ \ \ \ (0x3UL\ <<\ SPI\_I2SCFGR\_I2SCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05478\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SCFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05479\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05480\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_I2SCFGR\_I2SCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05481\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SE\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{05482\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05483\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SE\ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05484\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SMOD\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{05485\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SMOD\_Msk\ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SMOD\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05486\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SMOD\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05487\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_ASTRTEN\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{05488\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_ASTRTEN\_Msk\ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_ASTRTEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05489\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_ASTRTEN\ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_ASTRTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05491\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_I2SPR\ register\ \ *******************/}}
\DoxyCodeLine{05492\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_I2SDIV\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05493\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_I2SDIV\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ SPI\_I2SPR\_I2SDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05494\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_I2SDIV\ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SPR\_I2SDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05495\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_ODD\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05496\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_ODD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SPR\_ODD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05497\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_ODD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SPR\_ODD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05498\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_MCKOE\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{05499\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_MCKOE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SPR\_MCKOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05500\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_MCKOE\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SPR\_MCKOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05502\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{05503\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05504\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05505\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05506\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{05507\ \textcolor{preprocessor}{\#define\ SYSCFG\_CDEN\_SUPPORT}}
\DoxyCodeLine{05508\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_CFGR1\ register\ \ ****************/}}
\DoxyCodeLine{05509\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_MEM\_MODE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05510\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_MEM\_MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ SYSCFG\_CFGR1\_MEM\_MODE\_Pos)\ }}
\DoxyCodeLine{05511\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_MEM\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_MEM\_MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05512\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_MEM\_MODE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_MEM\_MODE\_Pos)\ }}
\DoxyCodeLine{05513\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_MEM\_MODE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SYSCFG\_CFGR1\_MEM\_MODE\_Pos)\ }}
\DoxyCodeLine{05514\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_PA11\_RMP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05515\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_PA11\_RMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_PA11\_RMP\_Pos)\ }}
\DoxyCodeLine{05516\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_PA11\_RMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_PA11\_RMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05517\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_PA12\_RMP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05518\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_PA12\_RMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_PA12\_RMP\_Pos)\ }}
\DoxyCodeLine{05519\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_PA12\_RMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_PA12\_RMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05520\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_IR\_POL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{05521\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_IR\_POL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_IR\_POL\_Pos)\ }}
\DoxyCodeLine{05522\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_IR\_POL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_IR\_POL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05523\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_IR\_MOD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{05524\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_IR\_MOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ SYSCFG\_CFGR1\_IR\_MOD\_Pos)\ }}
\DoxyCodeLine{05525\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_IR\_MOD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_IR\_MOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05526\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_IR\_MOD\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_IR\_MOD\_Pos)\ }}
\DoxyCodeLine{05527\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_IR\_MOD\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SYSCFG\_CFGR1\_IR\_MOD\_Pos)\ }}
\DoxyCodeLine{05528\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_BOOSTEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05529\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_BOOSTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_BOOSTEN\_Pos)\ }}
\DoxyCodeLine{05530\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_BOOSTEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_BOOSTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05531\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB6\_FMP\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05532\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB6\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C\_PB6\_FMP\_Pos)\ \ }}
\DoxyCodeLine{05533\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB6\_FMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB6\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05534\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB7\_FMP\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{05535\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB7\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C\_PB7\_FMP\_Pos)\ \ }}
\DoxyCodeLine{05536\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB7\_FMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB7\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05537\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB8\_FMP\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{05538\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB8\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C\_PB8\_FMP\_Pos)\ \ }}
\DoxyCodeLine{05539\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB8\_FMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB8\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05540\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB9\_FMP\_Pos\ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{05541\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB9\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C\_PB9\_FMP\_Pos)\ \ }}
\DoxyCodeLine{05542\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB9\_FMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB9\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05543\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C1\_FMP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{05544\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C1\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C1\_FMP\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{05545\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C1\_FMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C1\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05546\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C2\_FMP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{05547\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C2\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C2\_FMP\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{05548\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C2\_FMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C2\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05549\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PA9\_FMP\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{05550\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PA9\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C\_PA9\_FMP\_Pos)\ \ }}
\DoxyCodeLine{05551\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PA9\_FMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PA9\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05552\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PA10\_FMP\_Pos\ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{05553\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PA10\_FMP\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C\_PA10\_FMP\_Pos)\ }}
\DoxyCodeLine{05554\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PA10\_FMP\ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PA10\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05556\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SYSCFG\_CFGR2\ register\ \ ****************/}}
\DoxyCodeLine{05557\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_CLL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05558\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_CLL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_CLL\_Pos)\ \ \ }}
\DoxyCodeLine{05559\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_CLL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_CLL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05560\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SPL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05561\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SPL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_SPL\_Pos)\ \ \ }}
\DoxyCodeLine{05562\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SPL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_SPL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05563\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_ECCL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05564\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_ECCL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_ECCL\_Pos)\ \ }}
\DoxyCodeLine{05565\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_ECCL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_ECCL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05566\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SPF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05567\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_SPF\_Pos)\ \ \ }}
\DoxyCodeLine{05568\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_SPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05569\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SRAM\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_SPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05571\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PA1\_CDEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05572\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PA1\_CDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_PA1\_CDEN\_Pos)\ \ \ }\textcolor{comment}{/*\ 0x00010000\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05573\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PA1\_CDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_PA1\_CDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05574\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PA3\_CDEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{05575\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PA3\_CDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_PA3\_CDEN\_Pos)\ \ \ }\textcolor{comment}{/*\ 0x00020000\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05576\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PA3\_CDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_PA3\_CDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05577\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PA5\_CDEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{05578\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PA5\_CDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_PA5\_CDEN\_Pos)\ \ \ }\textcolor{comment}{/*\ 0x00040000\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05579\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PA5\_CDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_PA5\_CDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05580\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PA6\_CDEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{05581\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PA6\_CDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_PA6\_CDEN\_Pos)\ \ \ }\textcolor{comment}{/*\ 0x00080000\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05582\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PA6\_CDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_PA6\_CDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05583\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PA13\_CDEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{05584\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PA13\_CDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_PA13\_CDEN\_Pos)\ \ }\textcolor{comment}{/*\ 0x00100000\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05585\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PA13\_CDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_PA13\_CDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05586\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PB0\_CDEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{05587\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PB0\_CDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_PB0\_CDEN\_Pos)\ \ \ }\textcolor{comment}{/*\ 0x00200000\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05588\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PB0\_CDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_PB0\_CDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05589\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PB1\_CDEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{05590\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PB1\_CDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_PB1\_CDEN\_Pos)\ \ \ }\textcolor{comment}{/*\ 0x00400000\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05591\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PB1\_CDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_PB1\_CDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05592\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PB2\_CDEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{05593\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PB2\_CDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_PB2\_CDEN\_Pos)\ \ \ }\textcolor{comment}{/*\ 0x00800000\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05594\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PB2\_CDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_PB2\_CDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05595\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_ITLINEx\ ISR\ Wrapper\ register\ \ ****************/}}
\DoxyCodeLine{05596\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE0\_SR\_EWDG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05597\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE0\_SR\_EWDG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE0\_SR\_EWDG\_Pos)\ }}
\DoxyCodeLine{05598\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE0\_SR\_EWDG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE0\_SR\_EWDG\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{05599\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE2\_SR\_TAMPER\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05600\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE2\_SR\_TAMPER\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE2\_SR\_TAMPER\_Pos)\ }}
\DoxyCodeLine{05601\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE2\_SR\_TAMPER\ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE2\_SR\_TAMPER\_Msk\ \ \ \ \ }}
\DoxyCodeLine{05602\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE2\_SR\_RTC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05603\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE2\_SR\_RTC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE2\_SR\_RTC\_Pos)\ }}
\DoxyCodeLine{05604\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE2\_SR\_RTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE2\_SR\_RTC\_Msk\ }}
\DoxyCodeLine{05605\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE3\_SR\_FLASH\_ECC\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05606\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE3\_SR\_FLASH\_ECC\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE3\_SR\_FLASH\_ECC\_Pos)\ }}
\DoxyCodeLine{05607\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE3\_SR\_FLASH\_ECC\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE3\_SR\_FLASH\_ECC\_Msk\ \ }}
\DoxyCodeLine{05608\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE3\_SR\_FLASH\_ITF\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05609\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE3\_SR\_FLASH\_ITF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE3\_SR\_FLASH\_ITF\_Pos)\ }}
\DoxyCodeLine{05610\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE3\_SR\_FLASH\_ITF\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE3\_SR\_FLASH\_ITF\_Msk\ \ }}
\DoxyCodeLine{05611\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE4\_SR\_CLK\_CTRL\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05612\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE4\_SR\_CLK\_CTRL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE4\_SR\_CLK\_CTRL\_Pos)\ }}
\DoxyCodeLine{05613\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE4\_SR\_CLK\_CTRL\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE4\_SR\_CLK\_CTRL\_Msk\ \ \ }}
\DoxyCodeLine{05614\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE5\_SR\_EXTI0\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05615\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE5\_SR\_EXTI0\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE5\_SR\_EXTI0\_Pos)\ }}
\DoxyCodeLine{05616\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE5\_SR\_EXTI0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE5\_SR\_EXTI0\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{05617\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE5\_SR\_EXTI1\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05618\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE5\_SR\_EXTI1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE5\_SR\_EXTI1\_Pos)\ }}
\DoxyCodeLine{05619\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE5\_SR\_EXTI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE5\_SR\_EXTI1\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{05620\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE6\_SR\_EXTI2\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05621\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE6\_SR\_EXTI2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE6\_SR\_EXTI2\_Pos)\ }}
\DoxyCodeLine{05622\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE6\_SR\_EXTI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE6\_SR\_EXTI2\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{05623\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE6\_SR\_EXTI3\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05624\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE6\_SR\_EXTI3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE6\_SR\_EXTI3\_Pos)\ }}
\DoxyCodeLine{05625\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE6\_SR\_EXTI3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE6\_SR\_EXTI3\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{05626\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI4\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05627\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE7\_SR\_EXTI4\_Pos)\ }}
\DoxyCodeLine{05628\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE7\_SR\_EXTI4\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{05629\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI5\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05630\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI5\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE7\_SR\_EXTI5\_Pos)\ }}
\DoxyCodeLine{05631\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE7\_SR\_EXTI5\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{05632\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI6\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05633\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI6\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE7\_SR\_EXTI6\_Pos)\ }}
\DoxyCodeLine{05634\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE7\_SR\_EXTI6\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{05635\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI7\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05636\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI7\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE7\_SR\_EXTI7\_Pos)\ }}
\DoxyCodeLine{05637\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE7\_SR\_EXTI7\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{05638\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI8\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05639\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE7\_SR\_EXTI8\_Pos)\ }}
\DoxyCodeLine{05640\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE7\_SR\_EXTI8\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{05641\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI9\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{05642\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI9\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE7\_SR\_EXTI9\_Pos)\ }}
\DoxyCodeLine{05643\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE7\_SR\_EXTI9\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{05644\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI10\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{05645\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI10\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE7\_SR\_EXTI10\_Pos)\ }}
\DoxyCodeLine{05646\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI10\ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE7\_SR\_EXTI10\_Msk\ \ \ \ \ }}
\DoxyCodeLine{05647\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI11\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{05648\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI11\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE7\_SR\_EXTI11\_Pos)\ }}
\DoxyCodeLine{05649\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI11\ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE7\_SR\_EXTI11\_Msk\ \ \ \ \ }}
\DoxyCodeLine{05650\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI12\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05651\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI12\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE7\_SR\_EXTI12\_Pos)\ }}
\DoxyCodeLine{05652\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI12\ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE7\_SR\_EXTI12\_Msk\ \ \ \ \ }}
\DoxyCodeLine{05653\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI13\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{05654\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI13\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE7\_SR\_EXTI13\_Pos)\ }}
\DoxyCodeLine{05655\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI13\ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE7\_SR\_EXTI13\_Msk\ \ \ \ \ }}
\DoxyCodeLine{05656\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI14\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{05657\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI14\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE7\_SR\_EXTI14\_Pos)\ }}
\DoxyCodeLine{05658\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI14\ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE7\_SR\_EXTI14\_Msk\ \ \ \ \ }}
\DoxyCodeLine{05659\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI15\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{05660\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI15\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE7\_SR\_EXTI15\_Pos)\ }}
\DoxyCodeLine{05661\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE7\_SR\_EXTI15\ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE7\_SR\_EXTI15\_Msk\ \ \ \ \ }}
\DoxyCodeLine{05662\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE9\_SR\_DMA1\_CH1\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05663\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE9\_SR\_DMA1\_CH1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE9\_SR\_DMA1\_CH1\_Pos)\ }}
\DoxyCodeLine{05664\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE9\_SR\_DMA1\_CH1\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE9\_SR\_DMA1\_CH1\_Msk\ \ \ }}
\DoxyCodeLine{05665\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE10\_SR\_DMA1\_CH2\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05666\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE10\_SR\_DMA1\_CH2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE10\_SR\_DMA1\_CH2\_Pos)\ }}
\DoxyCodeLine{05667\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE10\_SR\_DMA1\_CH2\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE10\_SR\_DMA1\_CH2\_Msk\ \ }}
\DoxyCodeLine{05668\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE10\_SR\_DMA1\_CH3\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05669\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE10\_SR\_DMA1\_CH3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE10\_SR\_DMA1\_CH3\_Pos)\ }}
\DoxyCodeLine{05670\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE10\_SR\_DMA1\_CH3\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE10\_SR\_DMA1\_CH3\_Msk\ \ }}
\DoxyCodeLine{05671\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE11\_SR\_DMAMUX1\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05672\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE11\_SR\_DMAMUX1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE11\_SR\_DMAMUX1\_Pos)\ }}
\DoxyCodeLine{05673\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE11\_SR\_DMAMUX1\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE11\_SR\_DMAMUX1\_Msk\ \ \ \ }}
\DoxyCodeLine{05674\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE11\_SR\_DMA1\_CH4\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05675\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE11\_SR\_DMA1\_CH4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE11\_SR\_DMA1\_CH4\_Pos)\ }}
\DoxyCodeLine{05676\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE11\_SR\_DMA1\_CH4\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE11\_SR\_DMA1\_CH4\_Msk\ \ }}
\DoxyCodeLine{05677\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE11\_SR\_DMA1\_CH5\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05678\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE11\_SR\_DMA1\_CH5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE11\_SR\_DMA1\_CH5\_Pos)\ }}
\DoxyCodeLine{05679\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE11\_SR\_DMA1\_CH5\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE11\_SR\_DMA1\_CH5\_Msk\ \ }}
\DoxyCodeLine{05680\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE12\_SR\_ADC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05681\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE12\_SR\_ADC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE12\_SR\_ADC\_Pos)\ }}
\DoxyCodeLine{05682\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE12\_SR\_ADC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE12\_SR\_ADC\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{05683\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE13\_SR\_TIM1\_CCU\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05684\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE13\_SR\_TIM1\_CCU\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE13\_SR\_TIM1\_CCU\_Pos)\ }}
\DoxyCodeLine{05685\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE13\_SR\_TIM1\_CCU\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE13\_SR\_TIM1\_CCU\_Msk\ \ }}
\DoxyCodeLine{05686\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE13\_SR\_TIM1\_TRG\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05687\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE13\_SR\_TIM1\_TRG\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE13\_SR\_TIM1\_TRG\_Pos)\ }}
\DoxyCodeLine{05688\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE13\_SR\_TIM1\_TRG\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE13\_SR\_TIM1\_TRG\_Msk\ \ }}
\DoxyCodeLine{05689\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE13\_SR\_TIM1\_UPD\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05690\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE13\_SR\_TIM1\_UPD\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE13\_SR\_TIM1\_UPD\_Pos)\ }}
\DoxyCodeLine{05691\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE13\_SR\_TIM1\_UPD\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE13\_SR\_TIM1\_UPD\_Msk\ \ }}
\DoxyCodeLine{05692\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE13\_SR\_TIM1\_BRK\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05693\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE13\_SR\_TIM1\_BRK\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE13\_SR\_TIM1\_BRK\_Pos)\ }}
\DoxyCodeLine{05694\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE13\_SR\_TIM1\_BRK\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE13\_SR\_TIM1\_BRK\_Msk\ \ }}
\DoxyCodeLine{05695\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE14\_SR\_TIM1\_CC\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05696\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE14\_SR\_TIM1\_CC\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE14\_SR\_TIM1\_CC\_Pos)\ }}
\DoxyCodeLine{05697\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE14\_SR\_TIM1\_CC\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE14\_SR\_TIM1\_CC\_Msk\ \ \ }}
\DoxyCodeLine{05698\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE16\_SR\_TIM3\_GLB\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05699\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE16\_SR\_TIM3\_GLB\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE16\_SR\_TIM3\_GLB\_Pos)\ }}
\DoxyCodeLine{05700\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE16\_SR\_TIM3\_GLB\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE16\_SR\_TIM3\_GLB\_Msk\ \ }}
\DoxyCodeLine{05701\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE19\_SR\_TIM14\_GLB\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05702\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE19\_SR\_TIM14\_GLB\_Msk\ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE19\_SR\_TIM14\_GLB\_Pos)\ }}
\DoxyCodeLine{05703\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE19\_SR\_TIM14\_GLB\ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE19\_SR\_TIM14\_GLB\_Msk\ }}
\DoxyCodeLine{05704\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE21\_SR\_TIM16\_GLB\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05705\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE21\_SR\_TIM16\_GLB\_Msk\ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE21\_SR\_TIM16\_GLB\_Pos)\ }}
\DoxyCodeLine{05706\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE21\_SR\_TIM16\_GLB\ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE21\_SR\_TIM16\_GLB\_Msk\ }}
\DoxyCodeLine{05707\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE22\_SR\_TIM17\_GLB\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05708\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE22\_SR\_TIM17\_GLB\_Msk\ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE22\_SR\_TIM17\_GLB\_Pos)\ }}
\DoxyCodeLine{05709\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE22\_SR\_TIM17\_GLB\ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE22\_SR\_TIM17\_GLB\_Msk\ }}
\DoxyCodeLine{05710\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE23\_SR\_I2C1\_GLB\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05711\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE23\_SR\_I2C1\_GLB\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE23\_SR\_I2C1\_GLB\_Pos)\ }}
\DoxyCodeLine{05712\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE23\_SR\_I2C1\_GLB\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE23\_SR\_I2C1\_GLB\_Msk\ \ }}
\DoxyCodeLine{05713\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE24\_SR\_I2C2\_GLB\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05714\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE24\_SR\_I2C2\_GLB\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE24\_SR\_I2C2\_GLB\_Pos)\ }}
\DoxyCodeLine{05715\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE24\_SR\_I2C2\_GLB\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE24\_SR\_I2C2\_GLB\_Msk\ \ }}
\DoxyCodeLine{05716\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE25\_SR\_SPI1\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05717\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE25\_SR\_SPI1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE25\_SR\_SPI1\_Pos)\ }}
\DoxyCodeLine{05718\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE25\_SR\_SPI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE25\_SR\_SPI1\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{05719\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE26\_SR\_SPI2\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05720\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE26\_SR\_SPI2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE26\_SR\_SPI2\_Pos)\ }}
\DoxyCodeLine{05721\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE26\_SR\_SPI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE26\_SR\_SPI2\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{05722\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE27\_SR\_USART1\_GLB\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{05723\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE27\_SR\_USART1\_GLB\_Msk\ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE27\_SR\_USART1\_GLB\_Pos)\ }}
\DoxyCodeLine{05724\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE27\_SR\_USART1\_GLB\ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE27\_SR\_USART1\_GLB\_Msk\ }}
\DoxyCodeLine{05725\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE28\_SR\_USART2\_GLB\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{05726\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE28\_SR\_USART2\_GLB\_Msk\ \ \ \ \ (0x1UL\ <<\ SYSCFG\_ITLINE28\_SR\_USART2\_GLB\_Pos)\ }}
\DoxyCodeLine{05727\ \textcolor{preprocessor}{\#define\ SYSCFG\_ITLINE28\_SR\_USART2\_GLB\ \ \ \ \ \ \ \ \ SYSCFG\_ITLINE28\_SR\_USART2\_GLB\_Msk\ }}
\DoxyCodeLine{05729\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{05730\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05731\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05732\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05733\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{05734\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CR1\ register\ \ ********************/}}
\DoxyCodeLine{05735\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05736\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_CEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05737\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05738\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UDIS\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05739\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UDIS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_UDIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05740\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_UDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05741\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_URS\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05742\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_URS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_URS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05743\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_URS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_URS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05744\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_OPM\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05745\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_OPM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_OPM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05746\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_OPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_OPM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05747\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_DIR\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05748\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_DIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05749\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05751\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{05752\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CR1\_CMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05753\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05754\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_CMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05755\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CR1\_CMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05757\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_ARPE\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{05758\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_ARPE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_ARPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05759\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_ARPE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_ARPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05761\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05762\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CR1\_CKD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05763\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CKD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05764\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_CKD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05765\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CR1\_CKD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05767\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UIFREMAP\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{05768\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UIFREMAP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_UIFREMAP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05769\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UIFREMAP\ \ \ \ \ \ \ \ \ \ TIM\_CR1\_UIFREMAP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05771\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CR2\ register\ \ ********************/}}
\DoxyCodeLine{05772\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCPC\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05773\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCPC\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_CCPC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05774\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCPC\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCPC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05775\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCUS\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05776\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCUS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_CCUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05777\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCUS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05778\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCDS\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05779\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCDS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_CCDS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05780\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCDS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05782\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05783\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05784\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05785\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05786\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05787\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05789\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_TI1S\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{05790\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_TI1S\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_TI1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05791\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_TI1S\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_TI1S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05792\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05793\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05794\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05795\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1N\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{05796\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1N\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS1N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05797\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1N\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS1N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05798\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{05799\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05800\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05801\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2N\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{05802\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2N\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS2N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05803\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2N\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS2N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05804\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{05805\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05806\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05807\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3N\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{05808\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3N\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS3N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05809\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3N\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS3N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05810\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS4\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{05811\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05812\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS4\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05813\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS5\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05814\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS5\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05815\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS5\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05816\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS6\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{05817\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS6\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05818\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS6\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05820\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{05821\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CR2\_MMS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05822\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05823\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_MMS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05824\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CR2\_MMS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05825\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CR2\_MMS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05826\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CR2\_MMS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05828\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_SMCR\ register\ \ *******************/}}
\DoxyCodeLine{05829\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05830\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_Msk\ \ \ \ \ \ \ \ \ \ (0x10007UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05831\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05832\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00001UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05833\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00002UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05834\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00004UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05835\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x10000UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05837\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_OCCS\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05838\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_OCCS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_OCCS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05839\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_OCCS\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_OCCS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05841\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05842\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x30007UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05843\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05844\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05845\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05846\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00004UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05847\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10000UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05848\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x20000UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05850\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_MSM\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{05851\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_MSM\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_MSM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05852\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_MSM\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_MSM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05854\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05855\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05856\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05857\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05858\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05859\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05860\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05862\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{05863\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_SMCR\_ETPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05864\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05865\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ETPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05866\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_SMCR\_ETPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05868\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ECE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{05869\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ECE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ECE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05870\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ECE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ECE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05871\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETP\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{05872\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ETP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05873\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETP\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05875\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_DIER\ register\ \ *******************/}}
\DoxyCodeLine{05876\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UIE\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05877\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_UIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05878\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_UIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05879\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1IE\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05880\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC1IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05881\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC1IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05882\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2IE\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05883\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC2IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05884\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC2IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05885\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3IE\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05886\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC3IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05887\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC3IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05888\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4IE\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05889\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC4IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05890\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC4IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05891\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMIE\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{05892\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_COMIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05893\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMIE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_COMIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05894\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TIE\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{05895\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_TIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05896\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05897\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_BIE\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{05898\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_BIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_BIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05899\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_BIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_BIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05900\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UDE\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05901\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UDE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_UDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05902\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_UDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05903\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1DE\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{05904\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC1DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05905\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC1DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05906\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2DE\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{05907\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC2DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05908\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC2DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05909\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3DE\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{05910\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC3DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05911\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC3DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05912\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4DE\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{05913\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC4DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05914\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC4DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05915\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMDE\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{05916\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMDE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_COMDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05917\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMDE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_COMDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05918\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TDE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{05919\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TDE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_TDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05920\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05922\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ TIM\_SR\ register\ \ ********************/}}
\DoxyCodeLine{05923\ \textcolor{preprocessor}{\#define\ TIM\_SR\_UIF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05924\ \textcolor{preprocessor}{\#define\ TIM\_SR\_UIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_UIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05925\ \textcolor{preprocessor}{\#define\ TIM\_SR\_UIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_UIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05926\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1IF\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05927\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC1IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05928\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05929\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2IF\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05930\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC2IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05931\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05932\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3IF\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05933\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC3IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05934\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05935\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4IF\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05936\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC4IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05937\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05938\ \textcolor{preprocessor}{\#define\ TIM\_SR\_COMIF\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{05939\ \textcolor{preprocessor}{\#define\ TIM\_SR\_COMIF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_COMIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05940\ \textcolor{preprocessor}{\#define\ TIM\_SR\_COMIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_COMIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05941\ \textcolor{preprocessor}{\#define\ TIM\_SR\_TIF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{05942\ \textcolor{preprocessor}{\#define\ TIM\_SR\_TIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_TIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05943\ \textcolor{preprocessor}{\#define\ TIM\_SR\_TIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_TIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05944\ \textcolor{preprocessor}{\#define\ TIM\_SR\_BIF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{05945\ \textcolor{preprocessor}{\#define\ TIM\_SR\_BIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_BIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05946\ \textcolor{preprocessor}{\#define\ TIM\_SR\_BIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_BIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05947\ \textcolor{preprocessor}{\#define\ TIM\_SR\_B2IF\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05948\ \textcolor{preprocessor}{\#define\ TIM\_SR\_B2IF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_B2IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05949\ \textcolor{preprocessor}{\#define\ TIM\_SR\_B2IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_B2IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05950\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1OF\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{05951\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC1OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05952\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05953\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2OF\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{05954\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC2OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05955\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05956\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3OF\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{05957\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC3OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05958\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05959\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4OF\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{05960\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC4OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05961\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05962\ \textcolor{preprocessor}{\#define\ TIM\_SR\_SBIF\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{05963\ \textcolor{preprocessor}{\#define\ TIM\_SR\_SBIF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_SBIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05964\ \textcolor{preprocessor}{\#define\ TIM\_SR\_SBIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_SBIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05965\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC5IF\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05966\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC5IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC5IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05967\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC5IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC5IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05968\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC6IF\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{05969\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC6IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC6IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05970\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC6IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC6IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05973\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_EGR\ register\ \ ********************/}}
\DoxyCodeLine{05974\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_UG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05975\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_UG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_UG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05976\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_UG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_UG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05977\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC1G\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05978\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC1G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC1G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05979\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC1G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC1G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05980\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC2G\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05981\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC2G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC2G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05982\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC2G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC2G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05983\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC3G\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05984\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC3G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC3G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05985\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC3G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC3G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05986\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC4G\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05987\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC4G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC4G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05988\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC4G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC4G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05989\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_COMG\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{05990\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_COMG\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_COMG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05991\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_COMG\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_COMG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05992\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_TG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{05993\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_TG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_TG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05994\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_TG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_TG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05995\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_BG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{05996\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_BG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_BG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05997\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_BG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_BG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{05998\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_B2G\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05999\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_B2G\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_B2G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06000\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_B2G\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_B2G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06003\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ TIM\_CCMR1\ register\ \ *******************/}}
\DoxyCodeLine{06004\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06005\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_CC1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06006\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_CC1S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06007\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_CC1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06008\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_CC1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06010\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1FE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06011\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC1FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06012\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06013\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1PE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06014\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC1PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06015\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06017\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06018\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_Msk\ \ \ \ \ \ \ \ (0x1007UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06019\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06020\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_0\ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06021\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_1\ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06022\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_2\ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06023\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_3\ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06025\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1CE\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{06026\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC1CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06027\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06029\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06030\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_CC2S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06031\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_CC2S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06032\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_CC2S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06033\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_CC2S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06035\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2FE\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06036\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC2FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06037\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06038\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2PE\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06039\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC2PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06040\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06042\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06043\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_Msk\ \ \ \ \ \ \ \ (0x1007UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06044\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06045\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_0\ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06046\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_1\ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06047\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_2\ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06048\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_3\ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06050\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2CE\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06051\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC2CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06052\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06054\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{06055\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06056\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_IC1PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06057\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC1PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06058\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC1PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06059\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC1PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06061\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06062\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06063\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC1F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06064\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06065\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06066\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06067\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06069\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06070\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_IC2PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06071\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC2PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06072\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC2PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06073\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC2PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06075\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06076\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06077\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC2F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06078\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06079\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06080\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06081\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06083\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ TIM\_CCMR2\ register\ \ *******************/}}
\DoxyCodeLine{06084\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06085\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_CC3S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06086\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_CC3S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06087\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_CC3S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06088\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_CC3S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06090\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3FE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06091\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC3FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06092\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06093\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3PE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06094\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC3PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06095\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06097\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06098\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_Msk\ \ \ \ \ \ \ \ (0x1007UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06099\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06100\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_0\ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06101\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_1\ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06102\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_2\ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06103\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_3\ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06105\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3CE\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{06106\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC3CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06107\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06109\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06110\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_CC4S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06111\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_CC4S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06112\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_CC4S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06113\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_CC4S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06115\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4FE\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06116\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC4FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06117\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06118\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4PE\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06119\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC4PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06120\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06122\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06123\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_Msk\ \ \ \ \ \ \ \ (0x1007UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06124\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06125\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_0\ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06126\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_1\ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06127\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_2\ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06128\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_3\ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06130\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4CE\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06131\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC4CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06132\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06134\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{06135\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06136\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_IC3PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06137\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC3PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06138\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC3PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06139\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC3PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06141\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06142\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06143\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC3F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06144\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06145\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06146\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06147\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06149\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06150\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_IC4PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06151\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC4PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06152\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC4PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06153\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC4PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06155\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06156\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06157\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC4F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06158\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06159\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06160\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06161\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06163\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ TIM\_CCMR3\ register\ \ *******************/}}
\DoxyCodeLine{06164\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5FE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06165\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR3\_OC5FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06166\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC5FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06167\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5PE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06168\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR3\_OC5PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06169\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC5PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06171\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06172\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\_Msk\ \ \ \ \ \ \ \ (0x1007UL\ <<\ TIM\_CCMR3\_OC5M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06173\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC5M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06174\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\_0\ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ TIM\_CCMR3\_OC5M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06175\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\_1\ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ TIM\_CCMR3\_OC5M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06176\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\_2\ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ TIM\_CCMR3\_OC5M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06177\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\_3\ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ TIM\_CCMR3\_OC5M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06179\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5CE\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{06180\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR3\_OC5CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06181\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC5CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06183\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6FE\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06184\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR3\_OC6FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06185\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC6FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06186\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6PE\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06187\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR3\_OC6PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06188\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC6PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06190\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06191\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\_Msk\ \ \ \ \ \ \ \ (0x1007UL\ <<\ TIM\_CCMR3\_OC6M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06192\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC6M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06193\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\_0\ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ TIM\_CCMR3\_OC6M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06194\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\_1\ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ TIM\_CCMR3\_OC6M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06195\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\_2\ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ TIM\_CCMR3\_OC6M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06196\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\_3\ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ TIM\_CCMR3\_OC6M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06198\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6CE\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06199\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR3\_OC6CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06200\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC6CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06202\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCER\ register\ \ *******************/}}
\DoxyCodeLine{06203\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1E\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06204\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06205\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06206\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1P\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06207\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06208\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06209\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NE\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06210\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06211\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06212\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NP\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06213\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06214\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06215\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2E\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06216\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06217\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06218\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2P\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{06219\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06220\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06221\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NE\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{06222\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06223\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06224\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NP\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{06225\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06226\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06227\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3E\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06228\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06229\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06230\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3P\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06231\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06232\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06233\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NE\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06234\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06235\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06236\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NP\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06237\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06238\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06239\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4E\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06240\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC4E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06241\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06242\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4P\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{06243\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC4P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06244\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06245\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4NP\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06246\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC4NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06247\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06248\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC5E\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{06249\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC5E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC5E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06250\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC5E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC5E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06251\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC5P\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{06252\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC5P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC5P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06253\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC5P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC5P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06254\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC6E\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{06255\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC6E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC6E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06256\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC6E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC6E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06257\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC6P\_Pos\ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{06258\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC6P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC6P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06259\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC6P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC6P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06261\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CNT\ register\ \ ********************/}}
\DoxyCodeLine{06262\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_CNT\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06263\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TIM\_CNT\_CNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06264\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_CNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CNT\_CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06265\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_UIFCPY\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{06266\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_UIFCPY\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CNT\_UIFCPY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06267\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_UIFCPY\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CNT\_UIFCPY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06269\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_PSC\ register\ \ ********************/}}
\DoxyCodeLine{06270\ \textcolor{preprocessor}{\#define\ TIM\_PSC\_PSC\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06271\ \textcolor{preprocessor}{\#define\ TIM\_PSC\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_PSC\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06272\ \textcolor{preprocessor}{\#define\ TIM\_PSC\_PSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_PSC\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06274\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_ARR\ register\ \ ********************/}}
\DoxyCodeLine{06275\ \textcolor{preprocessor}{\#define\ TIM\_ARR\_ARR\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06276\ \textcolor{preprocessor}{\#define\ TIM\_ARR\_ARR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TIM\_ARR\_ARR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06277\ \textcolor{preprocessor}{\#define\ TIM\_ARR\_ARR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ARR\_ARR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06279\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_RCR\ register\ \ ********************/}}
\DoxyCodeLine{06280\ \textcolor{preprocessor}{\#define\ TIM\_RCR\_REP\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06281\ \textcolor{preprocessor}{\#define\ TIM\_RCR\_REP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_RCR\_REP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06282\ \textcolor{preprocessor}{\#define\ TIM\_RCR\_REP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_RCR\_REP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06284\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR1\ register\ \ *******************/}}
\DoxyCodeLine{06285\ \textcolor{preprocessor}{\#define\ TIM\_CCR1\_CCR1\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06286\ \textcolor{preprocessor}{\#define\ TIM\_CCR1\_CCR1\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR1\_CCR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06287\ \textcolor{preprocessor}{\#define\ TIM\_CCR1\_CCR1\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR1\_CCR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06289\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR2\ register\ \ *******************/}}
\DoxyCodeLine{06290\ \textcolor{preprocessor}{\#define\ TIM\_CCR2\_CCR2\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06291\ \textcolor{preprocessor}{\#define\ TIM\_CCR2\_CCR2\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR2\_CCR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06292\ \textcolor{preprocessor}{\#define\ TIM\_CCR2\_CCR2\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR2\_CCR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06294\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR3\ register\ \ *******************/}}
\DoxyCodeLine{06295\ \textcolor{preprocessor}{\#define\ TIM\_CCR3\_CCR3\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06296\ \textcolor{preprocessor}{\#define\ TIM\_CCR3\_CCR3\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR3\_CCR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06297\ \textcolor{preprocessor}{\#define\ TIM\_CCR3\_CCR3\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR3\_CCR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06299\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR4\ register\ \ *******************/}}
\DoxyCodeLine{06300\ \textcolor{preprocessor}{\#define\ TIM\_CCR4\_CCR4\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06301\ \textcolor{preprocessor}{\#define\ TIM\_CCR4\_CCR4\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR4\_CCR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06302\ \textcolor{preprocessor}{\#define\ TIM\_CCR4\_CCR4\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR4\_CCR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06304\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR5\ register\ \ *******************/}}
\DoxyCodeLine{06305\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_CCR5\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06306\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_CCR5\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TIM\_CCR5\_CCR5\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06307\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_CCR5\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_CCR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06308\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C1\_Pos\ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{06309\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCR5\_GC5C1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06310\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C1\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_GC5C1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06311\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C2\_Pos\ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{06312\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCR5\_GC5C2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06313\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C2\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_GC5C2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06314\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C3\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{06315\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C3\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCR5\_GC5C3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06316\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C3\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_GC5C3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06318\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR6\ register\ \ *******************/}}
\DoxyCodeLine{06319\ \textcolor{preprocessor}{\#define\ TIM\_CCR6\_CCR6\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06320\ \textcolor{preprocessor}{\#define\ TIM\_CCR6\_CCR6\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR6\_CCR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06321\ \textcolor{preprocessor}{\#define\ TIM\_CCR6\_CCR6\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR6\_CCR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06323\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_BDTR\ register\ \ *******************/}}
\DoxyCodeLine{06324\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06325\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06326\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_DTG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06327\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06328\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06329\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06330\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06331\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06332\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06333\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06334\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_7\ \ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06336\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06337\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_BDTR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06338\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06339\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06340\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_BDTR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06342\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSI\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06343\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSI\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_OSSI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06344\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSI\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06345\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSR\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06346\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSR\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_OSSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06347\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSR\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06348\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKE\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06349\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BKE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06350\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06351\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKP\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{06352\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BKP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06353\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKP\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06354\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_AOE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06355\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_AOE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_AOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06356\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_AOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_AOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06357\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_MOE\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06358\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_MOE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_MOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06359\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_MOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_MOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06361\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKF\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{06362\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKF\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_BDTR\_BKF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06363\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06364\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2F\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{06365\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2F\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_BDTR\_BK2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06366\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2F\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06368\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2E\_Pos\ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{06369\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BK2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06370\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06371\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2P\_Pos\ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{06372\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BK2P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06373\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06375\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKDSRM\_Pos\ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{06376\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKDSRM\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BKDSRM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06377\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKDSRM\ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKDSRM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06378\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2DSRM\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{06379\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2DSRM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BK2DSRM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06380\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2DSRM\ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2DSRM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06382\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKBID\_Pos\ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{06383\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKBID\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BKBID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06384\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKBID\ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKBID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06385\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2BID\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{06386\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2BID\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BK2BID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06387\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2BID\ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2BID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06389\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_DCR\ register\ \ ********************/}}
\DoxyCodeLine{06390\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06391\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06392\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06393\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06394\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06395\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06396\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06397\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06399\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06400\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06401\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06402\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06403\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06404\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06405\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06406\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06408\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_DMAR\ register\ \ *******************/}}
\DoxyCodeLine{06409\ \textcolor{preprocessor}{\#define\ TIM\_DMAR\_DMAB\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06410\ \textcolor{preprocessor}{\#define\ TIM\_DMAR\_DMAB\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_DMAR\_DMAB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06411\ \textcolor{preprocessor}{\#define\ TIM\_DMAR\_DMAB\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMAR\_DMAB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06413\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM1\_OR1\ register\ \ *******************/}}
\DoxyCodeLine{06414\ \textcolor{preprocessor}{\#define\ TIM1\_OR1\_OCREF\_CLR\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{06415\ \textcolor{preprocessor}{\#define\ TIM1\_OR1\_OCREF\_CLR\_Msk\ \ \ \ \ (0x1UL\ <<\ TIM1\_OR1\_OCREF\_CLR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06416\ \textcolor{preprocessor}{\#define\ TIM1\_OR1\_OCREF\_CLR\ \ \ \ \ \ \ \ \ TIM1\_OR1\_OCREF\_CLR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06418\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM1\_AF1\ register\ \ *******************/}}
\DoxyCodeLine{06419\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKINE\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06420\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKINE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKINE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06421\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKINE\ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKINE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06422\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP1E\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06423\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP1E\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKCMP1E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06424\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP1E\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP1E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06425\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP2E\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06426\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP2E\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKCMP2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06427\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP2E\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP2E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06428\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKINP\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06429\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKINP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKINP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06430\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKINP\ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKINP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06431\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP1P\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06432\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP1P\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKCMP1P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06433\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP1P\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP1P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06434\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP2P\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06435\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP2P\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKCMP2P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06436\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP2P\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP2P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06438\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06439\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ TIM1\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06440\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06441\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06442\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM1\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06443\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM1\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06444\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM1\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06446\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM1\_AF2\ register\ \ *******************/}}
\DoxyCodeLine{06447\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2INE\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06448\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2INE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2INE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06449\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2INE\ \ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2INE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06450\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP1E\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{06451\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP1E\_Msk\ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2CMP1E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06452\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP1E\ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2CMP1E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06453\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP2E\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{06454\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP2E\_Msk\ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2CMP2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06455\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP2E\ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2CMP2E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06456\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2INP\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06457\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2INP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2INP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06458\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2INP\ \ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2INP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06459\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP1P\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{06460\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP1P\_Msk\ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2CMP1P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06461\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP1P\ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2CMP1P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06462\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP2P\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{06463\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP2P\_Msk\ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2CMP2P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06464\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP2P\ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2CMP2P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06467\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM3\_OR1\ register\ \ *******************/}}
\DoxyCodeLine{06468\ \textcolor{preprocessor}{\#define\ TIM3\_OR1\_OCREF\_CLR\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{06469\ \textcolor{preprocessor}{\#define\ TIM3\_OR1\_OCREF\_CLR\_Msk\ \ \ \ \ (0x1UL\ <<\ TIM3\_OR1\_OCREF\_CLR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06470\ \textcolor{preprocessor}{\#define\ TIM3\_OR1\_OCREF\_CLR\ \ \ \ \ \ \ \ \ TIM3\_OR1\_OCREF\_CLR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06472\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM3\_AF1\ register\ \ *******************/}}
\DoxyCodeLine{06473\ \textcolor{preprocessor}{\#define\ TIM3\_AF1\_ETRSEL\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06474\ \textcolor{preprocessor}{\#define\ TIM3\_AF1\_ETRSEL\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ TIM3\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06475\ \textcolor{preprocessor}{\#define\ TIM3\_AF1\_ETRSEL\ \ \ \ \ \ \ \ \ \ \ TIM3\_AF1\_ETRSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06476\ \textcolor{preprocessor}{\#define\ TIM3\_AF1\_ETRSEL\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM3\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06477\ \textcolor{preprocessor}{\#define\ TIM3\_AF1\_ETRSEL\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM3\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06478\ \textcolor{preprocessor}{\#define\ TIM3\_AF1\_ETRSEL\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM3\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06479\ \textcolor{preprocessor}{\#define\ TIM3\_AF1\_ETRSEL\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM3\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06481\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM14\_AF1\ register\ \ *******************/}}
\DoxyCodeLine{06482\ \textcolor{preprocessor}{\#define\ TIM14\_AF1\_ETRSEL\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06483\ \textcolor{preprocessor}{\#define\ TIM14\_AF1\_ETRSEL\_Msk\ \ \ \ \ \ (0xFUL\ <<\ TIM14\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06484\ \textcolor{preprocessor}{\#define\ TIM14\_AF1\_ETRSEL\ \ \ \ \ \ \ \ \ \ TIM14\_AF1\_ETRSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06485\ \textcolor{preprocessor}{\#define\ TIM14\_AF1\_ETRSEL\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM14\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06486\ \textcolor{preprocessor}{\#define\ TIM14\_AF1\_ETRSEL\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM14\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06487\ \textcolor{preprocessor}{\#define\ TIM14\_AF1\_ETRSEL\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM14\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06488\ \textcolor{preprocessor}{\#define\ TIM14\_AF1\_ETRSEL\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM14\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06491\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM16\_AF1\ register\ \ ******************/}}
\DoxyCodeLine{06492\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKINE\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06493\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKINE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM16\_AF1\_BKINE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06494\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKINE\ \ \ \ \ \ \ \ \ \ TIM16\_AF1\_BKINE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06495\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKCMP1E\_Pos\ \ \ \ (1U)}}
\DoxyCodeLine{06496\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKCMP1E\_Msk\ \ \ \ (0x1UL\ <<\ TIM16\_AF1\_BKCMP1E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06497\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKCMP1E\ \ \ \ \ \ \ \ TIM16\_AF1\_BKCMP1E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06498\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKCMP2E\_Pos\ \ \ \ (2U)}}
\DoxyCodeLine{06499\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKCMP2E\_Msk\ \ \ \ (0x1UL\ <<\ TIM16\_AF1\_BKCMP2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06500\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKCMP2E\ \ \ \ \ \ \ \ TIM16\_AF1\_BKCMP2E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06501\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKINP\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06502\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKINP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM16\_AF1\_BKINP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06503\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKINP\ \ \ \ \ \ \ \ \ \ TIM16\_AF1\_BKINP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06504\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKCMP1P\_Pos\ \ \ \ (10U)}}
\DoxyCodeLine{06505\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKCMP1P\_Msk\ \ \ \ (0x1UL\ <<\ TIM16\_AF1\_BKCMP1P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06506\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKCMP1P\ \ \ \ \ \ \ \ TIM16\_AF1\_BKCMP1P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06507\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKCMP2P\_Pos\ \ \ \ (11U)}}
\DoxyCodeLine{06508\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKCMP2P\_Msk\ \ \ \ (0x1UL\ <<\ TIM16\_AF1\_BKCMP2P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06509\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKCMP2P\ \ \ \ \ \ \ \ TIM16\_AF1\_BKCMP2P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06511\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM17\_AF1\ register\ \ ******************/}}
\DoxyCodeLine{06512\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKINE\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06513\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKINE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM17\_AF1\_BKINE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06514\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKINE\ \ \ \ \ \ \ \ \ \ TIM17\_AF1\_BKINE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06515\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKCMP1E\_Pos\ \ \ \ (1U)}}
\DoxyCodeLine{06516\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKCMP1E\_Msk\ \ \ \ (0x1UL\ <<\ TIM17\_AF1\_BKCMP1E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06517\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKCMP1E\ \ \ \ \ \ \ \ TIM17\_AF1\_BKCMP1E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06518\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKCMP2E\_Pos\ \ \ \ (2U)}}
\DoxyCodeLine{06519\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKCMP2E\_Msk\ \ \ \ (0x1UL\ <<\ TIM17\_AF1\_BKCMP2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06520\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKCMP2E\ \ \ \ \ \ \ \ TIM17\_AF1\_BKCMP2E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06521\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKINP\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06522\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKINP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM17\_AF1\_BKINP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06523\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKINP\ \ \ \ \ \ \ \ \ \ TIM17\_AF1\_BKINP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06524\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKCMP1P\_Pos\ \ \ \ (10U)}}
\DoxyCodeLine{06525\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKCMP1P\_Msk\ \ \ \ (0x1UL\ <<\ TIM17\_AF1\_BKCMP1P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06526\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKCMP1P\ \ \ \ \ \ \ \ TIM17\_AF1\_BKCMP1P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06527\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKCMP2P\_Pos\ \ \ \ (11U)}}
\DoxyCodeLine{06528\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKCMP2P\_Msk\ \ \ \ (0x1UL\ <<\ TIM17\_AF1\_BKCMP2P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06529\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKCMP2P\ \ \ \ \ \ \ \ TIM17\_AF1\_BKCMP2P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06531\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_TISEL\ register\ \ *********************/}}
\DoxyCodeLine{06532\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI1SEL\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06533\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI1SEL\_Msk\ \ \ \ \ \ (0xFUL\ <<\ TIM\_TISEL\_TI1SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06534\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI1SEL\ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI1SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06535\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_TISEL\_TI1SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06536\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI1SEL\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_TISEL\_TI1SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06537\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI1SEL\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_TISEL\_TI1SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06538\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI1SEL\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_TISEL\_TI1SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06540\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI2SEL\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06541\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI2SEL\_Msk\ \ \ \ \ \ (0xFUL\ <<\ TIM\_TISEL\_TI2SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06542\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI2SEL\ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI2SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06543\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI2SEL\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_TISEL\_TI2SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06544\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI2SEL\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_TISEL\_TI2SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06545\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI2SEL\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_TISEL\_TI2SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06546\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI2SEL\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_TISEL\_TI2SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06548\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI3SEL\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{06549\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI3SEL\_Msk\ \ \ \ \ \ (0xFUL\ <<\ TIM\_TISEL\_TI3SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06550\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI3SEL\ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI3SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06551\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI3SEL\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_TISEL\_TI3SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06552\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI3SEL\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_TISEL\_TI3SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06553\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI3SEL\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_TISEL\_TI3SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06554\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI3SEL\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_TISEL\_TI3SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06556\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI4SEL\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{06557\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI4SEL\_Msk\ \ \ \ \ \ (0xFUL\ <<\ TIM\_TISEL\_TI4SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06558\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI4SEL\ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI4SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06559\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI4SEL\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_TISEL\_TI4SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06560\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI4SEL\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_TISEL\_TI4SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06561\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI4SEL\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_TISEL\_TI4SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06562\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI4SEL\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_TISEL\_TI4SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06566\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{06567\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06568\ \textcolor{comment}{/*\ \ \ \ \ \ Universal\ Synchronous\ Asynchronous\ Receiver\ Transmitter\ (USART)\ \ \ \ \ \ \ */}}
\DoxyCodeLine{06569\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06570\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{06571\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_CR1\ register\ \ *******************/}}
\DoxyCodeLine{06572\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06573\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_UE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06574\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_UE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06575\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UESM\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06576\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UESM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_UESM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06577\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UESM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_UESM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06578\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06579\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_RE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06580\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_RE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06581\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06582\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_TE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06583\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_TE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06584\ \textcolor{preprocessor}{\#define\ USART\_CR1\_IDLEIE\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06585\ \textcolor{preprocessor}{\#define\ USART\_CR1\_IDLEIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_IDLEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06586\ \textcolor{preprocessor}{\#define\ USART\_CR1\_IDLEIE\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_IDLEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06587\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\_RXFNEIE\_Pos\ \ \ (5U)}}
\DoxyCodeLine{06588\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\_RXFNEIE\_Msk\ \ \ (0x1UL\ <<\ USART\_CR1\_RXNEIE\_RXFNEIE\_Pos)\ }}
\DoxyCodeLine{06589\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\_RXFNEIE\ \ \ \ \ \ \ USART\_CR1\_RXNEIE\_RXFNEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06590\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{06591\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_TCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06592\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06593\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\_TXFNFIE\_Pos\ \ (7U)}}
\DoxyCodeLine{06594\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\_TXFNFIE\_Msk\ \ \ (0x1UL\ <<\ USART\_CR1\_TXEIE\_TXFNFIE\_Pos)\ \ \ }}
\DoxyCodeLine{06595\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\_TXFNFIE\ \ \ \ \ \ \ USART\_CR1\_TXEIE\_TXFNFIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06596\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PEIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06597\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_PEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06598\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_PEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06599\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06600\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_PS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06601\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_PS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06602\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PCE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06603\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PCE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_PCE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06604\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_PCE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06605\ \textcolor{preprocessor}{\#define\ USART\_CR1\_WAKE\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06606\ \textcolor{preprocessor}{\#define\ USART\_CR1\_WAKE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_WAKE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06607\ \textcolor{preprocessor}{\#define\ USART\_CR1\_WAKE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_WAKE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06608\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06609\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10001UL\ <<\ USART\_CR1\_M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06610\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06611\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06612\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_M0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06613\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_M0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06614\ \textcolor{preprocessor}{\#define\ USART\_CR1\_MME\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{06615\ \textcolor{preprocessor}{\#define\ USART\_CR1\_MME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_MME\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06616\ \textcolor{preprocessor}{\#define\ USART\_CR1\_MME\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_MME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06617\ \textcolor{preprocessor}{\#define\ USART\_CR1\_CMIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06618\ \textcolor{preprocessor}{\#define\ USART\_CR1\_CMIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_CMIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06619\ \textcolor{preprocessor}{\#define\ USART\_CR1\_CMIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_CMIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06620\ \textcolor{preprocessor}{\#define\ USART\_CR1\_OVER8\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06621\ \textcolor{preprocessor}{\#define\ USART\_CR1\_OVER8\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_OVER8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06622\ \textcolor{preprocessor}{\#define\ USART\_CR1\_OVER8\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_OVER8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06623\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{06624\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06625\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_DEDT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06626\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06627\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06628\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06629\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06630\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06631\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{06632\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06633\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_DEAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06634\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06635\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06636\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06637\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06638\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06639\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RTOIE\_Pos\ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{06640\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RTOIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_RTOIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06641\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RTOIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_RTOIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06642\ \textcolor{preprocessor}{\#define\ USART\_CR1\_EOBIE\_Pos\ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{06643\ \textcolor{preprocessor}{\#define\ USART\_CR1\_EOBIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_EOBIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06644\ \textcolor{preprocessor}{\#define\ USART\_CR1\_EOBIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_EOBIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06645\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{06646\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_M1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06647\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_M1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06648\ \textcolor{preprocessor}{\#define\ USART\_CR1\_FIFOEN\_Pos\ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{06649\ \textcolor{preprocessor}{\#define\ USART\_CR1\_FIFOEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_FIFOEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06650\ \textcolor{preprocessor}{\#define\ USART\_CR1\_FIFOEN\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_FIFOEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06651\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXFEIE\_Pos\ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{06652\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXFEIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_TXFEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06653\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXFEIE\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_TXFEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06654\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXFFIE\_Pos\ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{06655\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXFFIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_RXFFIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06656\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXFFIE\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_RXFFIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06658\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_CR2\ register\ \ *******************/}}
\DoxyCodeLine{06659\ \textcolor{preprocessor}{\#define\ USART\_CR2\_SLVEN\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06660\ \textcolor{preprocessor}{\#define\ USART\_CR2\_SLVEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_SLVEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06661\ \textcolor{preprocessor}{\#define\ USART\_CR2\_SLVEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_SLVEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06662\ \textcolor{preprocessor}{\#define\ USART\_CR2\_DIS\_NSS\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06663\ \textcolor{preprocessor}{\#define\ USART\_CR2\_DIS\_NSS\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_DIS\_NSS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06664\ \textcolor{preprocessor}{\#define\ USART\_CR2\_DIS\_NSS\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_DIS\_NSS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06665\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADDM7\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06666\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADDM7\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_ADDM7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06667\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADDM7\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_ADDM7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06668\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDL\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{06669\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LBDL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06670\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LBDL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06671\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDIE\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{06672\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LBDIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06673\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LBDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06674\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBCL\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06675\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBCL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LBCL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06676\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBCL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LBCL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06677\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPHA\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06678\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_CPHA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06679\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPHA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06680\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPOL\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06681\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_CPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06682\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPOL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06683\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CLKEN\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06684\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CLKEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_CLKEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06685\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CLKEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_CLKEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06686\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06687\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USART\_CR2\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06688\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06689\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06690\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR2\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06691\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LINEN\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06692\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LINEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LINEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06693\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LINEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LINEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06694\ \textcolor{preprocessor}{\#define\ USART\_CR2\_SWAP\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06695\ \textcolor{preprocessor}{\#define\ USART\_CR2\_SWAP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_SWAP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06696\ \textcolor{preprocessor}{\#define\ USART\_CR2\_SWAP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_SWAP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06697\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RXINV\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{06698\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RXINV\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_RXINV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06699\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RXINV\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_RXINV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06700\ \textcolor{preprocessor}{\#define\ USART\_CR2\_TXINV\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{06701\ \textcolor{preprocessor}{\#define\ USART\_CR2\_TXINV\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_TXINV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06702\ \textcolor{preprocessor}{\#define\ USART\_CR2\_TXINV\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_TXINV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06703\ \textcolor{preprocessor}{\#define\ USART\_CR2\_DATAINV\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{06704\ \textcolor{preprocessor}{\#define\ USART\_CR2\_DATAINV\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_DATAINV\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06705\ \textcolor{preprocessor}{\#define\ USART\_CR2\_DATAINV\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_DATAINV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06706\ \textcolor{preprocessor}{\#define\ USART\_CR2\_MSBFIRST\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{06707\ \textcolor{preprocessor}{\#define\ USART\_CR2\_MSBFIRST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_MSBFIRST\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06708\ \textcolor{preprocessor}{\#define\ USART\_CR2\_MSBFIRST\ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_MSBFIRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06709\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABREN\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{06710\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABREN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_ABREN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06711\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_ABREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06712\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABRMODE\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{06713\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABRMODE\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ USART\_CR2\_ABRMODE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06714\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABRMODE\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_ABRMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06715\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABRMODE\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_ABRMODE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06716\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABRMODE\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR2\_ABRMODE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06717\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RTOEN\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{06718\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RTOEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_RTOEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06719\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RTOEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_RTOEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06720\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{06721\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ USART\_CR2\_ADD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06722\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_ADD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06724\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_CR3\ register\ \ *******************/}}
\DoxyCodeLine{06725\ \textcolor{preprocessor}{\#define\ USART\_CR3\_EIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06726\ \textcolor{preprocessor}{\#define\ USART\_CR3\_EIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_EIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06727\ \textcolor{preprocessor}{\#define\ USART\_CR3\_EIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_EIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06728\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IREN\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06729\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IREN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_IREN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06730\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_IREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06731\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IRLP\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06732\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IRLP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_IRLP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06733\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IRLP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_IRLP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06734\ \textcolor{preprocessor}{\#define\ USART\_CR3\_HDSEL\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06735\ \textcolor{preprocessor}{\#define\ USART\_CR3\_HDSEL\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_HDSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06736\ \textcolor{preprocessor}{\#define\ USART\_CR3\_HDSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_HDSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06737\ \textcolor{preprocessor}{\#define\ USART\_CR3\_NACK\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06738\ \textcolor{preprocessor}{\#define\ USART\_CR3\_NACK\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_NACK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06739\ \textcolor{preprocessor}{\#define\ USART\_CR3\_NACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_NACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06740\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{06741\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_SCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06742\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_SCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06743\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAR\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{06744\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DMAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06745\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DMAR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06746\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAT\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{06747\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DMAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06748\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DMAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06749\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RTSE\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06750\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_RTSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06751\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RTSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_RTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06752\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSE\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06753\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_CTSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06754\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_CTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06755\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSIE\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06756\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_CTSIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06757\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_CTSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06758\ \textcolor{preprocessor}{\#define\ USART\_CR3\_ONEBIT\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06759\ \textcolor{preprocessor}{\#define\ USART\_CR3\_ONEBIT\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_ONEBIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06760\ \textcolor{preprocessor}{\#define\ USART\_CR3\_ONEBIT\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_ONEBIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06761\ \textcolor{preprocessor}{\#define\ USART\_CR3\_OVRDIS\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06762\ \textcolor{preprocessor}{\#define\ USART\_CR3\_OVRDIS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_OVRDIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06763\ \textcolor{preprocessor}{\#define\ USART\_CR3\_OVRDIS\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_OVRDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06764\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DDRE\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{06765\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DDRE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DDRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06766\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DDRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DDRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06767\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06768\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DEM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06769\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DEM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06770\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06771\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DEP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06772\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06773\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{06774\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ USART\_CR3\_SCARCNT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06775\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_SCARCNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06776\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_SCARCNT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06777\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR3\_SCARCNT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06778\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ USART\_CR3\_SCARCNT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06779\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{06780\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USART\_CR3\_WUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06781\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_WUS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06782\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_WUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06783\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR3\_WUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06784\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUFIE\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{06785\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUFIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_WUFIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06786\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUFIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_WUFIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06787\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTIE\_Pos\ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{06788\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_TXFTIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06789\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTIE\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_TXFTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06790\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TCBGTIE\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{06791\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TCBGTIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_TCBGTIE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06792\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TCBGTIE\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_TCBGTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06793\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTCFG\_Pos\ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{06794\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTCFG\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ USART\_CR3\_RXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06795\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTCFG\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_RXFTCFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06796\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTCFG\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_RXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06797\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTCFG\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR3\_RXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06798\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTCFG\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ USART\_CR3\_RXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06799\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTIE\_Pos\ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{06800\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_RXFTIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06801\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTIE\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_RXFTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06802\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTCFG\_Pos\ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{06803\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTCFG\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ USART\_CR3\_TXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06804\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTCFG\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_TXFTCFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06805\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTCFG\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_TXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06806\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTCFG\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR3\_TXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06807\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTCFG\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ USART\_CR3\_TXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06809\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_BRR\ register\ \ *******************/}}
\DoxyCodeLine{06810\ \textcolor{preprocessor}{\#define\ USART\_BRR\_BRR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0xFFFF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06812\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_GTPR\ register\ \ ******************/}}
\DoxyCodeLine{06813\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06814\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ USART\_GTPR\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06815\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_GTPR\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06816\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_GT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06817\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_GT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ USART\_GTPR\_GT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06818\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_GT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_GTPR\_GT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06820\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_RTOR\ register\ \ *****************/}}
\DoxyCodeLine{06821\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_RTO\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06822\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_RTO\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFUL\ <<\ USART\_RTOR\_RTO\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06823\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_RTO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RTOR\_RTO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06824\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_BLEN\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{06825\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_BLEN\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ USART\_RTOR\_BLEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06826\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_BLEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RTOR\_BLEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06828\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_RQR\ register\ \ ******************/}}
\DoxyCodeLine{06829\ \textcolor{preprocessor}{\#define\ USART\_RQR\_ABRRQ\ \ \ \ \ \ \ \ ((uint16\_t)0x0001)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06830\ \textcolor{preprocessor}{\#define\ USART\_RQR\_SBKRQ\ \ \ \ \ \ \ \ ((uint16\_t)0x0002)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06831\ \textcolor{preprocessor}{\#define\ USART\_RQR\_MMRQ\ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06832\ \textcolor{preprocessor}{\#define\ USART\_RQR\_RXFRQ\ \ \ \ \ \ \ \ ((uint16\_t)0x0008)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06833\ \textcolor{preprocessor}{\#define\ USART\_RQR\_TXFRQ\ \ \ \ \ \ \ \ ((uint16\_t)0x0010)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06835\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_ISR\ register\ \ ******************/}}
\DoxyCodeLine{06836\ \textcolor{preprocessor}{\#define\ USART\_ISR\_PE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06837\ \textcolor{preprocessor}{\#define\ USART\_ISR\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06838\ \textcolor{preprocessor}{\#define\ USART\_ISR\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06839\ \textcolor{preprocessor}{\#define\ USART\_ISR\_FE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06840\ \textcolor{preprocessor}{\#define\ USART\_ISR\_FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06841\ \textcolor{preprocessor}{\#define\ USART\_ISR\_FE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06842\ \textcolor{preprocessor}{\#define\ USART\_ISR\_NE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06843\ \textcolor{preprocessor}{\#define\ USART\_ISR\_NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06844\ \textcolor{preprocessor}{\#define\ USART\_ISR\_NE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06845\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ORE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06846\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ORE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_ORE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06847\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ORE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_ORE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06848\ \textcolor{preprocessor}{\#define\ USART\_ISR\_IDLE\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06849\ \textcolor{preprocessor}{\#define\ USART\_ISR\_IDLE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_IDLE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06850\ \textcolor{preprocessor}{\#define\ USART\_ISR\_IDLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_IDLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06851\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXNE\_RXFNE\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{06852\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXNE\_RXFNE\_Msk\ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_RXNE\_RXFNE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{06853\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXNE\_RXFNE\ \ \ \ \ \ \ \ \ USART\_ISR\_RXNE\_RXFNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06854\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{06855\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_TC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06856\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06857\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXE\_TXFNF\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{06858\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXE\_TXFNF\_Msk\ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_TXE\_TXFNF\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06859\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXE\_TXFNF\ \ \ \ \ \ \ \ \ \ USART\_ISR\_TXE\_TXFNF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06860\ \textcolor{preprocessor}{\#define\ USART\_ISR\_LBDF\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06861\ \textcolor{preprocessor}{\#define\ USART\_ISR\_LBDF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_LBDF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06862\ \textcolor{preprocessor}{\#define\ USART\_ISR\_LBDF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_LBDF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06863\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTSIF\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06864\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTSIF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_CTSIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06865\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTSIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_CTSIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06866\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06867\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_CTS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06868\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_CTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06869\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RTOF\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06870\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RTOF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_RTOF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06871\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RTOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_RTOF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06872\ \textcolor{preprocessor}{\#define\ USART\_ISR\_EOBF\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06873\ \textcolor{preprocessor}{\#define\ USART\_ISR\_EOBF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_EOBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06874\ \textcolor{preprocessor}{\#define\ USART\_ISR\_EOBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_EOBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06875\ \textcolor{preprocessor}{\#define\ USART\_ISR\_UDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{06876\ \textcolor{preprocessor}{\#define\ USART\_ISR\_UDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_UDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06877\ \textcolor{preprocessor}{\#define\ USART\_ISR\_UDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_UDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06878\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRE\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06879\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_ABRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06880\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_ABRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06881\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRF\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06882\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_ABRF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06883\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_ABRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06884\ \textcolor{preprocessor}{\#define\ USART\_ISR\_BUSY\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{06885\ \textcolor{preprocessor}{\#define\ USART\_ISR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_BUSY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06886\ \textcolor{preprocessor}{\#define\ USART\_ISR\_BUSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06887\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CMF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{06888\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_CMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06889\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_CMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06890\ \textcolor{preprocessor}{\#define\ USART\_ISR\_SBKF\_Pos\ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{06891\ \textcolor{preprocessor}{\#define\ USART\_ISR\_SBKF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_SBKF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06892\ \textcolor{preprocessor}{\#define\ USART\_ISR\_SBKF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_SBKF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06893\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RWU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{06894\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RWU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_RWU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06895\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RWU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_RWU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06896\ \textcolor{preprocessor}{\#define\ USART\_ISR\_WUF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{06897\ \textcolor{preprocessor}{\#define\ USART\_ISR\_WUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_WUF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06898\ \textcolor{preprocessor}{\#define\ USART\_ISR\_WUF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_WUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06899\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TEACK\_Pos\ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{06900\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TEACK\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_TEACK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06901\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TEACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TEACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06902\ \textcolor{preprocessor}{\#define\ USART\_ISR\_REACK\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{06903\ \textcolor{preprocessor}{\#define\ USART\_ISR\_REACK\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_REACK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06904\ \textcolor{preprocessor}{\#define\ USART\_ISR\_REACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_REACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06905\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXFE\_Pos\ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{06906\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXFE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_TXFE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06907\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXFE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TXFE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06908\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXFF\_Pos\ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{06909\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXFF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_RXFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06910\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_RXFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06911\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TCBGT\_Pos\ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{06912\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TCBGT\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_TCBGT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06913\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TCBGT\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TCBGT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06914\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXFT\_Pos\ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{06915\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXFT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_RXFT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06916\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXFT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_RXFT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06917\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXFT\_Pos\ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{06918\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXFT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_TXFT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06919\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXFT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TXFT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06921\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_ICR\ register\ \ ******************/}}
\DoxyCodeLine{06922\ \textcolor{preprocessor}{\#define\ USART\_ICR\_PECF\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06923\ \textcolor{preprocessor}{\#define\ USART\_ICR\_PECF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_PECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06924\ \textcolor{preprocessor}{\#define\ USART\_ICR\_PECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_PECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06925\ \textcolor{preprocessor}{\#define\ USART\_ICR\_FECF\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06926\ \textcolor{preprocessor}{\#define\ USART\_ICR\_FECF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_FECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06927\ \textcolor{preprocessor}{\#define\ USART\_ICR\_FECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_FECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06928\ \textcolor{preprocessor}{\#define\ USART\_ICR\_NECF\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06929\ \textcolor{preprocessor}{\#define\ USART\_ICR\_NECF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_NECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06930\ \textcolor{preprocessor}{\#define\ USART\_ICR\_NECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_NECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06931\ \textcolor{preprocessor}{\#define\ USART\_ICR\_ORECF\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06932\ \textcolor{preprocessor}{\#define\ USART\_ICR\_ORECF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_ORECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06933\ \textcolor{preprocessor}{\#define\ USART\_ICR\_ORECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_ORECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06934\ \textcolor{preprocessor}{\#define\ USART\_ICR\_IDLECF\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06935\ \textcolor{preprocessor}{\#define\ USART\_ICR\_IDLECF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_IDLECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06936\ \textcolor{preprocessor}{\#define\ USART\_ICR\_IDLECF\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_IDLECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06937\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TXFECF\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{06938\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TXFECF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_TXFECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06939\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TXFECF\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_TXFECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06940\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TCCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{06941\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TCCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_TCCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06942\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TCCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_TCCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06943\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TCBGTCF\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{06944\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TCBGTCF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_TCBGTCF\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06945\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TCBGTCF\ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_TCBGTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06946\ \textcolor{preprocessor}{\#define\ USART\_ICR\_LBDCF\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06947\ \textcolor{preprocessor}{\#define\ USART\_ICR\_LBDCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_LBDCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06948\ \textcolor{preprocessor}{\#define\ USART\_ICR\_LBDCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_LBDCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06949\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CTSCF\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06950\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CTSCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_CTSCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06951\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CTSCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_CTSCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06952\ \textcolor{preprocessor}{\#define\ USART\_ICR\_RTOCF\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06953\ \textcolor{preprocessor}{\#define\ USART\_ICR\_RTOCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_RTOCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06954\ \textcolor{preprocessor}{\#define\ USART\_ICR\_RTOCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_RTOCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06955\ \textcolor{preprocessor}{\#define\ USART\_ICR\_EOBCF\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06956\ \textcolor{preprocessor}{\#define\ USART\_ICR\_EOBCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_EOBCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06957\ \textcolor{preprocessor}{\#define\ USART\_ICR\_EOBCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_EOBCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06958\ \textcolor{preprocessor}{\#define\ USART\_ICR\_UDRCF\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{06959\ \textcolor{preprocessor}{\#define\ USART\_ICR\_UDRCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_UDRCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06960\ \textcolor{preprocessor}{\#define\ USART\_ICR\_UDRCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_UDRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06961\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CMCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{06962\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CMCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_CMCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06963\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CMCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_CMCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06964\ \textcolor{preprocessor}{\#define\ USART\_ICR\_WUCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{06965\ \textcolor{preprocessor}{\#define\ USART\_ICR\_WUCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_WUCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06966\ \textcolor{preprocessor}{\#define\ USART\_ICR\_WUCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_WUCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06968\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_RDR\ register\ \ ******************/}}
\DoxyCodeLine{06969\ \textcolor{preprocessor}{\#define\ USART\_RDR\_RDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06970\ \textcolor{preprocessor}{\#define\ USART\_RDR\_RDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ USART\_RDR\_RDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06971\ \textcolor{preprocessor}{\#define\ USART\_RDR\_RDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RDR\_RDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06973\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_TDR\ register\ \ ******************/}}
\DoxyCodeLine{06974\ \textcolor{preprocessor}{\#define\ USART\_TDR\_TDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06975\ \textcolor{preprocessor}{\#define\ USART\_TDR\_TDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ USART\_TDR\_TDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06976\ \textcolor{preprocessor}{\#define\ USART\_TDR\_TDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_TDR\_TDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06978\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_PRESC\ register\ \ ****************/}}
\DoxyCodeLine{06979\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{06980\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\_Msk\ \ \ \ (0xFUL\ <<\ USART\_PRESC\_PRESCALER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{06981\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\ \ \ \ \ \ \ \ USART\_PRESC\_PRESCALER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06982\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\_0\ \ \ \ \ \ (0x1UL\ <<\ USART\_PRESC\_PRESCALER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{06983\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\_1\ \ \ \ \ \ (0x2UL\ <<\ USART\_PRESC\_PRESCALER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{06984\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\_2\ \ \ \ \ \ (0x4UL\ <<\ USART\_PRESC\_PRESCALER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{06985\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\_3\ \ \ \ \ \ (0x8UL\ <<\ USART\_PRESC\_PRESCALER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{06988\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{06989\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06990\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Window\ WATCHDOG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06991\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06992\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{06993\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ WWDG\_CR\ register\ \ ********************/}}
\DoxyCodeLine{06994\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06995\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06996\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_T\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06997\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06998\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{06999\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07000\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07001\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07002\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_5\ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07003\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_6\ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07005\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_WDGA\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{07006\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_WDGA\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_CR\_WDGA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07007\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_WDGA\ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_WDGA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07009\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ WWDG\_CFR\ register\ \ *******************/}}
\DoxyCodeLine{07010\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07011\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07012\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_W\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07013\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07014\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07015\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07016\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07017\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07018\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07019\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07021\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{07022\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_Msk\ \ \ \ \ \ (0x7UL\ <<\ WWDG\_CFR\_WDGTB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07023\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_WDGTB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07024\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_CFR\_WDGTB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07025\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ WWDG\_CFR\_WDGTB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07026\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ WWDG\_CFR\_WDGTB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07028\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_EWI\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{07029\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_EWI\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_CFR\_EWI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07030\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_EWI\ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_EWI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07032\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ WWDG\_SR\ register\ \ ********************/}}
\DoxyCodeLine{07033\ \textcolor{preprocessor}{\#define\ WWDG\_SR\_EWIF\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07034\ \textcolor{preprocessor}{\#define\ WWDG\_SR\_EWIF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_SR\_EWIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07035\ \textcolor{preprocessor}{\#define\ WWDG\_SR\_EWIF\ \ \ \ \ \ \ \ \ \ \ \ WWDG\_SR\_EWIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{07037\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{07038\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{07039\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Debug\ MCU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{07040\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{07041\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{07042\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBG\_IDCODE\ register\ \ *************/}}
\DoxyCodeLine{07043\ \textcolor{preprocessor}{\#define\ DBG\_IDCODE\_DEV\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07044\ \textcolor{preprocessor}{\#define\ DBG\_IDCODE\_DEV\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ DBG\_IDCODE\_DEV\_ID\_Pos)\ \ }}
\DoxyCodeLine{07045\ \textcolor{preprocessor}{\#define\ DBG\_IDCODE\_DEV\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBG\_IDCODE\_DEV\_ID\_Msk}}
\DoxyCodeLine{07046\ \textcolor{preprocessor}{\#define\ DBG\_IDCODE\_REV\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{07047\ \textcolor{preprocessor}{\#define\ DBG\_IDCODE\_REV\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ DBG\_IDCODE\_REV\_ID\_Pos)\ }}
\DoxyCodeLine{07048\ \textcolor{preprocessor}{\#define\ DBG\_IDCODE\_REV\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBG\_IDCODE\_REV\_ID\_Msk}}
\DoxyCodeLine{07049\ }
\DoxyCodeLine{07050\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBG\_CR\ register\ \ *****************/}}
\DoxyCodeLine{07051\ \textcolor{preprocessor}{\#define\ DBG\_CR\_DBG\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07052\ \textcolor{preprocessor}{\#define\ DBG\_CR\_DBG\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBG\_CR\_DBG\_STOP\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{07053\ \textcolor{preprocessor}{\#define\ DBG\_CR\_DBG\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBG\_CR\_DBG\_STOP\_Msk}}
\DoxyCodeLine{07054\ \textcolor{preprocessor}{\#define\ DBG\_CR\_DBG\_STANDBY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{07055\ \textcolor{preprocessor}{\#define\ DBG\_CR\_DBG\_STANDBY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBG\_CR\_DBG\_STANDBY\_Pos)\ \ \ }}
\DoxyCodeLine{07056\ \textcolor{preprocessor}{\#define\ DBG\_CR\_DBG\_STANDBY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBG\_CR\_DBG\_STANDBY\_Msk}}
\DoxyCodeLine{07057\ }
\DoxyCodeLine{07058\ }
\DoxyCodeLine{07059\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBG\_APB\_FZ1\ register\ \ ***********/}}
\DoxyCodeLine{07060\ \textcolor{preprocessor}{\#define\ DBG\_APB\_FZ1\_DBG\_TIM3\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07061\ \textcolor{preprocessor}{\#define\ DBG\_APB\_FZ1\_DBG\_TIM3\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBG\_APB\_FZ1\_DBG\_TIM3\_STOP\_Pos)\ }}
\DoxyCodeLine{07062\ \textcolor{preprocessor}{\#define\ DBG\_APB\_FZ1\_DBG\_TIM3\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBG\_APB\_FZ1\_DBG\_TIM3\_STOP\_Msk}}
\DoxyCodeLine{07063\ \textcolor{preprocessor}{\#define\ DBG\_APB\_FZ1\_DBG\_RTC\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{07064\ \textcolor{preprocessor}{\#define\ DBG\_APB\_FZ1\_DBG\_RTC\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBG\_APB\_FZ1\_DBG\_RTC\_STOP\_Pos)\ \ }}
\DoxyCodeLine{07065\ \textcolor{preprocessor}{\#define\ DBG\_APB\_FZ1\_DBG\_RTC\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBG\_APB\_FZ1\_DBG\_RTC\_STOP\_Msk}}
\DoxyCodeLine{07066\ \textcolor{preprocessor}{\#define\ DBG\_APB\_FZ1\_DBG\_WWDG\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{07067\ \textcolor{preprocessor}{\#define\ DBG\_APB\_FZ1\_DBG\_WWDG\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBG\_APB\_FZ1\_DBG\_WWDG\_STOP\_Pos)\ }}
\DoxyCodeLine{07068\ \textcolor{preprocessor}{\#define\ DBG\_APB\_FZ1\_DBG\_WWDG\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBG\_APB\_FZ1\_DBG\_WWDG\_STOP\_Msk}}
\DoxyCodeLine{07069\ \textcolor{preprocessor}{\#define\ DBG\_APB\_FZ1\_DBG\_IWDG\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{07070\ \textcolor{preprocessor}{\#define\ DBG\_APB\_FZ1\_DBG\_IWDG\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBG\_APB\_FZ1\_DBG\_IWDG\_STOP\_Pos)\ }}
\DoxyCodeLine{07071\ \textcolor{preprocessor}{\#define\ DBG\_APB\_FZ1\_DBG\_IWDG\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBG\_APB\_FZ1\_DBG\_IWDG\_STOP\_Msk}}
\DoxyCodeLine{07072\ \textcolor{preprocessor}{\#define\ DBG\_APB\_FZ1\_DBG\_I2C1\_SMBUS\_TIMEOUT\_STOP\_Pos\ \ \ \ (21U)}}
\DoxyCodeLine{07073\ \textcolor{preprocessor}{\#define\ DBG\_APB\_FZ1\_DBG\_I2C1\_SMBUS\_TIMEOUT\_STOP\_Msk\ \ \ \ (0x1UL\ <<\ DBG\_APB\_FZ1\_DBG\_I2C1\_SMBUS\_TIMEOUT\_STOP\_Pos)\ }}
\DoxyCodeLine{07074\ \textcolor{preprocessor}{\#define\ DBG\_APB\_FZ1\_DBG\_I2C1\_SMBUS\_TIMEOUT\_STOP\ \ \ \ \ \ \ \ DBG\_APB\_FZ1\_DBG\_I2C1\_SMBUS\_TIMEOUT\_STOP\_Msk}}
\DoxyCodeLine{07075\ }
\DoxyCodeLine{07076\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBG\_APB\_FZ2\ register\ \ ************/}}
\DoxyCodeLine{07077\ \textcolor{preprocessor}{\#define\ DBG\_APB\_FZ2\_DBG\_TIM1\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{07078\ \textcolor{preprocessor}{\#define\ DBG\_APB\_FZ2\_DBG\_TIM1\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBG\_APB\_FZ2\_DBG\_TIM1\_STOP\_Pos)\ \ }}
\DoxyCodeLine{07079\ \textcolor{preprocessor}{\#define\ DBG\_APB\_FZ2\_DBG\_TIM1\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBG\_APB\_FZ2\_DBG\_TIM1\_STOP\_Msk}}
\DoxyCodeLine{07080\ \textcolor{preprocessor}{\#define\ DBG\_APB\_FZ2\_DBG\_TIM14\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{07081\ \textcolor{preprocessor}{\#define\ DBG\_APB\_FZ2\_DBG\_TIM14\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBG\_APB\_FZ2\_DBG\_TIM14\_STOP\_Pos)\ }}
\DoxyCodeLine{07082\ \textcolor{preprocessor}{\#define\ DBG\_APB\_FZ2\_DBG\_TIM14\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBG\_APB\_FZ2\_DBG\_TIM14\_STOP\_Msk}}
\DoxyCodeLine{07083\ \textcolor{preprocessor}{\#define\ DBG\_APB\_FZ2\_DBG\_TIM16\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{07084\ \textcolor{preprocessor}{\#define\ DBG\_APB\_FZ2\_DBG\_TIM16\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBG\_APB\_FZ2\_DBG\_TIM16\_STOP\_Pos)\ }}
\DoxyCodeLine{07085\ \textcolor{preprocessor}{\#define\ DBG\_APB\_FZ2\_DBG\_TIM16\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBG\_APB\_FZ2\_DBG\_TIM16\_STOP\_Msk}}
\DoxyCodeLine{07086\ \textcolor{preprocessor}{\#define\ DBG\_APB\_FZ2\_DBG\_TIM17\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{07087\ \textcolor{preprocessor}{\#define\ DBG\_APB\_FZ2\_DBG\_TIM17\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBG\_APB\_FZ2\_DBG\_TIM17\_STOP\_Pos)\ }}
\DoxyCodeLine{07088\ \textcolor{preprocessor}{\#define\ DBG\_APB\_FZ2\_DBG\_TIM17\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBG\_APB\_FZ2\_DBG\_TIM17\_STOP\_Msk}}
\DoxyCodeLine{07089\ }
\DoxyCodeLine{07090\ }
\DoxyCodeLine{07095\ \textcolor{comment}{/*******************************\ ADC\ Instances\ ********************************/}}
\DoxyCodeLine{07096\ \textcolor{preprocessor}{\#define\ IS\_ADC\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ ADC1)}}
\DoxyCodeLine{07097\ }
\DoxyCodeLine{07098\ \textcolor{preprocessor}{\#define\ IS\_ADC\_COMMON\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ ADC1\_COMMON)}}
\DoxyCodeLine{07099\ }
\DoxyCodeLine{07100\ }
\DoxyCodeLine{07101\ }
\DoxyCodeLine{07102\ }
\DoxyCodeLine{07103\ \textcolor{comment}{/*******************************\ CRC\ Instances\ ********************************/}}
\DoxyCodeLine{07104\ \textcolor{preprocessor}{\#define\ IS\_CRC\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ CRC)}}
\DoxyCodeLine{07105\ }
\DoxyCodeLine{07106\ }
\DoxyCodeLine{07107\ \textcolor{comment}{/********************************\ DMA\ Instances\ *******************************/}}
\DoxyCodeLine{07108\ \textcolor{preprocessor}{\#define\ IS\_DMA\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ DMA1\_Channel1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07109\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07110\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07111\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07112\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel5))}}
\DoxyCodeLine{07113\ \textcolor{comment}{/********************************\ DMAMUX\ Instances\ ****************************/}}
\DoxyCodeLine{07114\ \textcolor{preprocessor}{\#define\ IS\_DMAMUX\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ DMAMUX1)}}
\DoxyCodeLine{07115\ }
\DoxyCodeLine{07116\ \textcolor{preprocessor}{\#define\ IS\_DMAMUX\_REQUEST\_GEN\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ DMAMUX1\_RequestGenerator0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07117\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMAMUX1\_RequestGenerator1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07118\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMAMUX1\_RequestGenerator2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07119\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMAMUX1\_RequestGenerator3))}}
\DoxyCodeLine{07120\ }
\DoxyCodeLine{07121\ \textcolor{comment}{/*******************************\ GPIO\ Instances\ *******************************/}}
\DoxyCodeLine{07122\ \textcolor{preprocessor}{\#define\ IS\_GPIO\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ GPIOA)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07123\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOC)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07125\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOD)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07126\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOF))}}
\DoxyCodeLine{07127\ \textcolor{comment}{/*******************************\ GPIO\ AF\ Instances\ ****************************/}}
\DoxyCodeLine{07128\ \textcolor{preprocessor}{\#define\ IS\_GPIO\_AF\_INSTANCE(INSTANCE)\ \ \ IS\_GPIO\_ALL\_INSTANCE(INSTANCE)}}
\DoxyCodeLine{07129\ }
\DoxyCodeLine{07130\ \textcolor{comment}{/****************************\ GPIO\ Lock\ Instances\ *****************************/}}
\DoxyCodeLine{07131\ \textcolor{preprocessor}{\#define\ IS\_GPIO\_LOCK\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ GPIOA)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07132\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07133\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOC))}}
\DoxyCodeLine{07134\ }
\DoxyCodeLine{07135\ \textcolor{comment}{/********************************\ I2C\ Instances\ *******************************/}}
\DoxyCodeLine{07136\ \textcolor{preprocessor}{\#define\ IS\_I2C\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ I2C1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07137\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ I2C2))}}
\DoxyCodeLine{07138\ }
\DoxyCodeLine{07139\ }
\DoxyCodeLine{07140\ \textcolor{comment}{/******************************\ RTC\ Instances\ *********************************/}}
\DoxyCodeLine{07141\ \textcolor{preprocessor}{\#define\ IS\_RTC\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ RTC)}}
\DoxyCodeLine{07142\ }
\DoxyCodeLine{07143\ \textcolor{comment}{/******************************\ SMBUS\ Instances\ *******************************/}}
\DoxyCodeLine{07144\ \textcolor{preprocessor}{\#define\ IS\_SMBUS\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ I2C1))}}
\DoxyCodeLine{07145\ }
\DoxyCodeLine{07146\ \textcolor{comment}{/******************************\ WAKEUP\_FROMSTOP\ Instances\ *******************************/}}
\DoxyCodeLine{07147\ \textcolor{preprocessor}{\#define\ IS\_I2C\_WAKEUP\_FROMSTOP\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ I2C1))}}
\DoxyCodeLine{07148\ }
\DoxyCodeLine{07149\ \textcolor{comment}{/********************************\ SPI\ Instances\ *******************************/}}
\DoxyCodeLine{07150\ \textcolor{preprocessor}{\#define\ IS\_SPI\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ SPI1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07151\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ SPI2))}}
\DoxyCodeLine{07152\ }
\DoxyCodeLine{07153\ \textcolor{comment}{/********************************\ SPI\ Instances\ *******************************/}}
\DoxyCodeLine{07154\ \textcolor{preprocessor}{\#define\ IS\_I2S\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ SPI1)}}
\DoxyCodeLine{07155\ }
\DoxyCodeLine{07156\ }
\DoxyCodeLine{07157\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ All\ supported\ instances\ *******************/}}
\DoxyCodeLine{07158\ \textcolor{preprocessor}{\#define\ IS\_TIM\_INSTANCE(INSTANCE)\ \ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07159\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07160\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM14)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07161\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07162\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{07163\ }
\DoxyCodeLine{07164\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ 32\ bits\ counter\ ****************/}}
\DoxyCodeLine{07165\ \textcolor{preprocessor}{\#define\ IS\_TIM\_32B\_COUNTER\_INSTANCE(INSTANCE)\ (0)}}
\DoxyCodeLine{07166\ }
\DoxyCodeLine{07167\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ the\ break\ function\ *************/}}
\DoxyCodeLine{07168\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK\_INSTANCE(INSTANCE)\ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07169\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07170\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{07171\ }
\DoxyCodeLine{07172\ \textcolor{comment}{/**************\ TIM\ Instances\ :\ supporting\ Break\ source\ selection\ *************/}}
\DoxyCodeLine{07173\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAKSOURCE\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07174\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07175\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{07176\ }
\DoxyCodeLine{07177\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ 2\ break\ inputs\ *****************/}}
\DoxyCodeLine{07178\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BKIN2\_INSTANCE(INSTANCE)\ \ \ \ ((INSTANCE)\ ==\ TIM1)}}
\DoxyCodeLine{07179\ }
\DoxyCodeLine{07180\ \textcolor{comment}{/*************\ TIM\ Instances\ :\ at\ least\ 1\ capture/compare\ channel\ *************/}}
\DoxyCodeLine{07181\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC1\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07182\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07183\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM14)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07184\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07185\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{07186\ }
\DoxyCodeLine{07187\ \textcolor{comment}{/************\ TIM\ Instances\ :\ at\ least\ 2\ capture/compare\ channels\ *************/}}
\DoxyCodeLine{07188\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC2\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07189\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3))}}
\DoxyCodeLine{07190\ }
\DoxyCodeLine{07191\ \textcolor{comment}{/************\ TIM\ Instances\ :\ at\ least\ 3\ capture/compare\ channels\ *************/}}
\DoxyCodeLine{07192\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC3\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07193\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3))}}
\DoxyCodeLine{07194\ }
\DoxyCodeLine{07195\ \textcolor{comment}{/************\ TIM\ Instances\ :\ at\ least\ 4\ capture/compare\ channels\ *************/}}
\DoxyCodeLine{07196\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC4\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07197\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3))}}
\DoxyCodeLine{07198\ }
\DoxyCodeLine{07199\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ at\ least\ 5\ capture/compare\ channels\ *******/}}
\DoxyCodeLine{07200\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC5\_INSTANCE(INSTANCE)\ \ \ ((INSTANCE)\ ==\ TIM1)}}
\DoxyCodeLine{07201\ }
\DoxyCodeLine{07202\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ at\ least\ 6\ capture/compare\ channels\ *******/}}
\DoxyCodeLine{07203\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC6\_INSTANCE(INSTANCE)\ \ \ ((INSTANCE)\ ==\ TIM1)}}
\DoxyCodeLine{07204\ }
\DoxyCodeLine{07205\ \textcolor{comment}{/************\ TIM\ Instances\ :\ DMA\ requests\ generation\ (TIMx\_DIER.COMDE)\ *******/}}
\DoxyCodeLine{07206\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CCDMA\_INSTANCE(INSTANCE)\ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07207\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07208\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{07209\ }
\DoxyCodeLine{07210\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ DMA\ requests\ generation\ (TIMx\_DIER.UDE)\ ***/}}
\DoxyCodeLine{07211\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_INSTANCE(INSTANCE)\ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07212\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07213\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07214\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{07215\ }
\DoxyCodeLine{07216\ \textcolor{comment}{/************\ TIM\ Instances\ :\ DMA\ requests\ generation\ (TIMx\_DIER.CCxDE)\ *******/}}
\DoxyCodeLine{07217\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_CC\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07218\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07219\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM14)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07220\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07221\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{07222\ }
\DoxyCodeLine{07223\ \textcolor{comment}{/********************\ TIM\ Instances\ :\ DMA\ burst\ feature\ ***********************/}}
\DoxyCodeLine{07224\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMABURST\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07225\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07226\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07227\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{07228\ }
\DoxyCodeLine{07229\ \textcolor{comment}{/*******************\ TIM\ Instances\ :\ output(s)\ available\ **********************/}}
\DoxyCodeLine{07230\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CCX\_INSTANCE(INSTANCE,\ CHANNEL)\ \(\backslash\)}}
\DoxyCodeLine{07231\ \textcolor{preprocessor}{\ \ \ \ ((((INSTANCE)\ ==\ TIM1)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07232\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07233\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07234\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07235\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07236\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_5)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07237\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_6)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07238\ \textcolor{preprocessor}{\ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07239\ \textcolor{preprocessor}{\ \ \ \ \ (((INSTANCE)\ ==\ TIM3)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07240\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07241\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07242\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07243\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07244\ \textcolor{preprocessor}{\ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07245\ \textcolor{preprocessor}{\ \ \ \ \ (((INSTANCE)\ ==\ TIM14)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07246\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07247\ \textcolor{preprocessor}{\ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07248\ \textcolor{preprocessor}{\ \ \ \ \ (((INSTANCE)\ ==\ TIM16)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07249\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07250\ \textcolor{preprocessor}{\ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07251\ \textcolor{preprocessor}{\ \ \ \ \ (((INSTANCE)\ ==\ TIM17)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07252\ \textcolor{preprocessor}{\ \ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1))))}}
\DoxyCodeLine{07253\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ complementary\ output(s)\ ********/}}
\DoxyCodeLine{07254\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CCXN\_INSTANCE(INSTANCE,\ CHANNEL)\ \(\backslash\)}}
\DoxyCodeLine{07255\ \textcolor{preprocessor}{\ \ \ ((((INSTANCE)\ ==\ TIM1)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07256\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07257\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07258\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)))\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07259\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07260\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM16)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07261\ \textcolor{preprocessor}{\ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_1))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07262\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07263\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM17)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{07264\ \textcolor{preprocessor}{\ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_1)))}}
\DoxyCodeLine{07265\ }
\DoxyCodeLine{07266\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ clock\ division\ *****************/}}
\DoxyCodeLine{07267\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCK\_DIVISION\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07268\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07269\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM14)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07270\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07271\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{07272\ }
\DoxyCodeLine{07273\ \textcolor{comment}{/******\ TIM\ Instances\ :\ supporting\ external\ clock\ mode\ 1\ for\ ETRF\ input\ *******/}}
\DoxyCodeLine{07274\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_ETRMODE1\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07275\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3))}}
\DoxyCodeLine{07276\ }
\DoxyCodeLine{07277\ \textcolor{comment}{/******\ TIM\ Instances\ :\ supporting\ external\ clock\ mode\ 2\ for\ ETRF\ input\ *******/}}
\DoxyCodeLine{07278\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_ETRMODE2\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07279\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3))}}
\DoxyCodeLine{07280\ }
\DoxyCodeLine{07281\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ external\ clock\ mode\ 1\ for\ TIX\ inputs*/}}
\DoxyCodeLine{07282\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_TIX\_INSTANCE(INSTANCE)\ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07283\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3))}}
\DoxyCodeLine{07284\ }
\DoxyCodeLine{07285\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ internal\ trigger\ inputs(ITRX)\ *******/}}
\DoxyCodeLine{07286\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_ITRX\_INSTANCE(INSTANCE)\ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07287\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3))}}
\DoxyCodeLine{07288\ }
\DoxyCodeLine{07289\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ combined\ 3-\/phase\ PWM\ mode\ ******/}}
\DoxyCodeLine{07290\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COMBINED3PHASEPWM\_INSTANCE(INSTANCE)\ \ \ \ ((INSTANCE)\ ==\ TIM1)}}
\DoxyCodeLine{07291\ }
\DoxyCodeLine{07292\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ commutation\ event\ generation\ ***/}}
\DoxyCodeLine{07293\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COMMUTATION\_EVENT\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07294\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07295\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{07296\ }
\DoxyCodeLine{07297\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ counting\ mode\ selection\ ********/}}
\DoxyCodeLine{07298\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COUNTER\_MODE\_SELECT\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07299\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3))}}
\DoxyCodeLine{07300\ }
\DoxyCodeLine{07301\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ encoder\ interface\ **************/}}
\DoxyCodeLine{07302\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07303\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3))}}
\DoxyCodeLine{07304\ }
\DoxyCodeLine{07305\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ Hall\ sensor\ interface\ **********/}}
\DoxyCodeLine{07306\ \textcolor{preprocessor}{\#define\ IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07307\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3))}}
\DoxyCodeLine{07308\ }
\DoxyCodeLine{07309\ \textcolor{comment}{/****************\ TIM\ Instances\ :\ external\ trigger\ input\ available\ ************/}}
\DoxyCodeLine{07310\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ETR\_INSTANCE(INSTANCE)\ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07311\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3))}}
\DoxyCodeLine{07312\ }
\DoxyCodeLine{07313\ \textcolor{comment}{/*************\ TIM\ Instances\ :\ supporting\ ETR\ source\ selection\ ***************/}}
\DoxyCodeLine{07314\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ETRSEL\_INSTANCE(INSTANCE)\ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07315\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3))}}
\DoxyCodeLine{07316\ }
\DoxyCodeLine{07317\ \textcolor{comment}{/******\ TIM\ Instances\ :\ Master\ mode\ available\ (TIMx\_CR2.MMS\ available\ )********/}}
\DoxyCodeLine{07318\ \textcolor{preprocessor}{\#define\ IS\_TIM\_MASTER\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07319\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3))}}
\DoxyCodeLine{07320\ }
\DoxyCodeLine{07321\ \textcolor{comment}{/***********\ TIM\ Instances\ :\ Slave\ mode\ available\ (TIMx\_SMCR\ available\ )*******/}}
\DoxyCodeLine{07322\ \textcolor{preprocessor}{\#define\ IS\_TIM\_SLAVE\_INSTANCE(INSTANCE)\ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07323\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3))}}
\DoxyCodeLine{07324\ }
\DoxyCodeLine{07325\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ OCxREF\ clear\ *******************/}}
\DoxyCodeLine{07326\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCXREF\_CLEAR\_INSTANCE(INSTANCE)\ \ \ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07327\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3))}}
\DoxyCodeLine{07328\ }
\DoxyCodeLine{07329\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ bitfield\ OCCS\ in\ SMCR\ register\ *******************/}}
\DoxyCodeLine{07330\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCCS\_INSTANCE(INSTANCE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07331\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3))}}
\DoxyCodeLine{07332\ }
\DoxyCodeLine{07333\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ remapping\ capability\ **********************/}}
\DoxyCodeLine{07334\ \textcolor{preprocessor}{\#define\ IS\_TIM\_REMAP\_INSTANCE(INSTANCE)\ \ \ \ ((INSTANCE)\ ==\ TIM1)}}
\DoxyCodeLine{07335\ }
\DoxyCodeLine{07336\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ repetition\ counter\ *************/}}
\DoxyCodeLine{07337\ \textcolor{preprocessor}{\#define\ IS\_TIM\_REPETITION\_COUNTER\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07338\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07339\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{07340\ }
\DoxyCodeLine{07341\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ ADC\ triggering\ through\ TRGO2\ ***/}}
\DoxyCodeLine{07342\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRGO2\_INSTANCE(INSTANCE)\ \ \ \ (((INSTANCE)\ ==\ TIM1))}}
\DoxyCodeLine{07343\ }
\DoxyCodeLine{07344\ \textcolor{comment}{/*******************\ TIM\ Instances\ :\ Timer\ input\ XOR\ function\ *****************/}}
\DoxyCodeLine{07345\ \textcolor{preprocessor}{\#define\ IS\_TIM\_XOR\_INSTANCE(INSTANCE)\ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07346\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3))}}
\DoxyCodeLine{07347\ }
\DoxyCodeLine{07348\ \textcolor{comment}{/*******************\ TIM\ Instances\ :\ Timer\ input\ selection\ ********************/}}
\DoxyCodeLine{07349\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TISEL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07350\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07351\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM14)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07352\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{07353\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{07354\ }
\DoxyCodeLine{07355\ \textcolor{comment}{/************\ TIM\ Instances\ :\ Advanced\ timers\ \ ********************************/}}
\DoxyCodeLine{07356\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ADVANCED\_INSTANCE(INSTANCE)\ \ \ \ (((INSTANCE)\ ==\ TIM1))}}
\DoxyCodeLine{07357\ }
\DoxyCodeLine{07358\ \textcolor{comment}{/********************\ UART\ Instances\ :\ Asynchronous\ mode\ **********************/}}
\DoxyCodeLine{07359\ \textcolor{preprocessor}{\#define\ IS\_UART\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07360\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2))}}
\DoxyCodeLine{07361\ }
\DoxyCodeLine{07362\ \textcolor{comment}{/********************\ USART\ Instances\ :\ Synchronous\ mode\ **********************/}}
\DoxyCodeLine{07363\ \textcolor{preprocessor}{\#define\ IS\_USART\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07364\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2))}}
\DoxyCodeLine{07365\ \textcolor{comment}{/******************\ UART\ Instances\ :\ Hardware\ Flow\ control\ ********************/}}
\DoxyCodeLine{07366\ \textcolor{preprocessor}{\#define\ IS\_UART\_HWFLOW\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07367\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2))}}
\DoxyCodeLine{07368\ }
\DoxyCodeLine{07369\ \textcolor{comment}{/*********************\ USART\ Instances\ :\ Smard\ card\ mode\ ***********************/}}
\DoxyCodeLine{07370\ \textcolor{preprocessor}{\#define\ IS\_SMARTCARD\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ USART1)}}
\DoxyCodeLine{07371\ \textcolor{comment}{/******************\ UART\ Instances\ :\ Auto\ Baud\ Rate\ detection\ ****************/}}
\DoxyCodeLine{07372\ \textcolor{preprocessor}{\#define\ IS\_USART\_AUTOBAUDRATE\_DETECTION\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ USART1)}}
\DoxyCodeLine{07373\ \textcolor{comment}{/********************\ UART\ Instances\ :\ Half-\/Duplex\ mode\ **********************/}}
\DoxyCodeLine{07374\ \textcolor{preprocessor}{\#define\ IS\_UART\_HALFDUPLEX\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07375\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2))}}
\DoxyCodeLine{07376\ }
\DoxyCodeLine{07377\ \textcolor{comment}{/********************\ UART\ Instances\ :\ LIN\ mode\ **********************/}}
\DoxyCodeLine{07378\ \textcolor{preprocessor}{\#define\ IS\_UART\_LIN\_INSTANCE(INSTANCE)\ \ \ ((INSTANCE)\ ==\ USART1)}}
\DoxyCodeLine{07379\ \textcolor{comment}{/********************\ UART\ Instances\ :\ Wake-\/up\ from\ Stop\ mode\ **********************/}}
\DoxyCodeLine{07380\ \textcolor{preprocessor}{\#define\ IS\_UART\_WAKEUP\_FROMSTOP\_INSTANCE(INSTANCE)\ \ \ ((INSTANCE)\ ==\ USART1)}}
\DoxyCodeLine{07381\ }
\DoxyCodeLine{07382\ \textcolor{comment}{/******************\ UART\ Instances\ :\ Driver\ Enable\ *****************/}}
\DoxyCodeLine{07383\ \textcolor{preprocessor}{\#define\ IS\_UART\_DRIVER\_ENABLE\_INSTANCE(INSTANCE)\ \ \ \ \ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07384\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2))}}
\DoxyCodeLine{07385\ }
\DoxyCodeLine{07386\ \textcolor{comment}{/******************\ UART\ Instances\ :\ SPI\ Slave\ selection\ mode\ ***************/}}
\DoxyCodeLine{07387\ \textcolor{preprocessor}{\#define\ IS\_UART\_SPI\_SLAVE\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{07388\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2))}}
\DoxyCodeLine{07389\ }
\DoxyCodeLine{07390\ \textcolor{comment}{/******************\ UART\ Instances\ :\ Driver\ Enable\ *****************/}}
\DoxyCodeLine{07391\ \textcolor{preprocessor}{\#define\ IS\_UART\_FIFO\_INSTANCE(INSTANCE)\ \ \ \ \ ((INSTANCE)\ ==\ USART1)}}
\DoxyCodeLine{07392\ }
\DoxyCodeLine{07393\ \textcolor{comment}{/***********************\ UART\ Instances\ :\ IRDA\ mode\ ***************************/}}
\DoxyCodeLine{07394\ \textcolor{preprocessor}{\#define\ IS\_IRDA\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ USART1)}}
\DoxyCodeLine{07395\ }
\DoxyCodeLine{07396\ \textcolor{preprocessor}{\#define\ IS\_LPUART\_INSTANCE(INSTANCE)\ \ \ \ (0U)}}
\DoxyCodeLine{07397\ }
\DoxyCodeLine{07398\ \textcolor{comment}{/******************************\ IWDG\ Instances\ ********************************/}}
\DoxyCodeLine{07399\ \textcolor{preprocessor}{\#define\ IS\_IWDG\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ IWDG)}}
\DoxyCodeLine{07400\ }
\DoxyCodeLine{07401\ \textcolor{comment}{/******************************\ WWDG\ Instances\ ********************************/}}
\DoxyCodeLine{07402\ \textcolor{preprocessor}{\#define\ IS\_WWDG\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ WWDG)}}
\DoxyCodeLine{07403\ }
\DoxyCodeLine{07404\ }
\DoxyCodeLine{07405\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{07406\ \textcolor{comment}{/*\ \ For\ a\ painless\ codes\ migration\ between\ the\ STM32G0xx\ device\ product\ \ \ \ \ \ \ */}}
\DoxyCodeLine{07407\ \textcolor{comment}{/*\ \ lines,\ the\ aliases\ defined\ below\ are\ put\ in\ place\ to\ overcome\ the\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{07408\ \textcolor{comment}{/*\ \ differences\ in\ the\ interrupt\ handlers\ and\ IRQn\ definitions.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{07409\ \textcolor{comment}{/*\ \ No\ need\ to\ update\ developed\ interrupt\ code\ when\ moving\ across\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{07410\ \textcolor{comment}{/*\ \ product\ lines\ within\ the\ same\ STM32G0\ Family\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{07411\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{07412\ \textcolor{comment}{/*\ Aliases\ for\ IRQn\_Type\ */}}
\DoxyCodeLine{07413\ \textcolor{preprocessor}{\#define\ SVC\_IRQn\ \ \ \ \ \ \ \ \ \ \ \ \ \ SVCall\_IRQn}}
\DoxyCodeLine{07414\ }
\DoxyCodeLine{07427\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{07428\ \}}
\DoxyCodeLine{07429\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_cplusplus\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07430\ }
\DoxyCodeLine{07431\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32G030xx\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07432\ }

\end{DoxyCode}
