Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/iust stuff/4002/CALab/2/MUX/MUX_GATE_isim_beh.exe -prj D:/iust stuff/4002/CALab/2/MUX/MUX_GATE_beh.prj work.MUX_GATE 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/iust stuff/4002/CALab/2/MUX/Or_Gate.vhd" into library work
Parsing VHDL file "D:/iust stuff/4002/CALab/2/MUX/Not_Gate.vhd" into library work
Parsing VHDL file "D:/iust stuff/4002/CALab/2/MUX/And_Gate.vhd" into library work
Parsing VHDL file "D:/iust stuff/4002/CALab/2/MUX/MUX_GATE.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Not_Gate [not_gate_default]
Compiling architecture behavioral of entity And_Gate [and_gate_default]
Compiling architecture behavioral of entity Or_Gate [or_gate_default]
Compiling architecture behavioral of entity mux_gate
Time Resolution for simulation is 1ps.
Compiled 9 VHDL Units
Built simulation executable D:/iust stuff/4002/CALab/2/MUX/MUX_GATE_isim_beh.exe
Fuse Memory Usage: 29844 KB
Fuse CPU Usage: 843 ms
