# Helios
This VHDL code represents a soft-macro CPU adopting the RISC architecture. The CPU features a 5-stage pipeline and is designed based on the Harvard architecture, with a fixed 32-bit instruction length and utilizing a SPARC-like instruction format.
