;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-131
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 100, 200
	ADD 210, 60
	SPL 100, 200
	SUB @400, @90
	SPL <121, 103
	JMZ <125, <20
	MOV -7, <-20
	SUB -8, <1
	SLT -772, -10
	SUB @35, <-24
	JMP 12, #10
	JMP <127, 106
	JMP <127, 106
	SUB @35, <-24
	DJN -1, @-20
	SLT 20, @12
	SLT 20, @12
	SLT -404, <-19
	ADD <277, <1
	SUB -1, <-20
	DJN -1, @-20
	ADD 210, 60
	SUB @35, <-24
	SUB @35, <-24
	SUB @35, <-24
	MOV @0, @2
	SPL 0, <802
	SLT 20, @12
	ADD <277, <1
	ADD <277, <1
	ADD <277, <1
	JMZ <125, <20
	JMZ <125, <20
	SLT -253, 200
	ADD 210, 60
	ADD 210, 60
	ADD 210, 60
	ADD 30, 9
	DJN -1, @-20
	SPL 100, 200
	SPL 100, 200
	JMP -81, #-70
	CMP -207, <-131
	SPL 100, 200
	SPL 0, <802
