// Seed: 1272903226
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout tri0 id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = 1'b0 < id_4 & id_4;
  localparam id_5 = 1;
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1,
    output uwire id_2,
    input  wand  id_3,
    input  tri0  id_4
);
  parameter id_6 = -1 == 1'b0 & 1 & -1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    output tri1 id_0,
    input supply0 id_1
);
  logic id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
