#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec 24 20:59:38 2020
# Process ID: 19356
# Current directory: d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex
# Command line: vivado.exe -notrace -source d:/MyWorkSpace/ZYNQ/FPGA/AXI4_stream/.Xil/axi4stream_vip_1/tmp_axi4stream_vip_1.srcs/sources_1/ip/axi4stream_vip_1/axi4stream_vip_1_ex.tcl
# Log file: d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/vivado.log
# Journal file: d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source d:/MyWorkSpace/ZYNQ/FPGA/AXI4_stream/.Xil/axi4stream_vip_1/tmp_axi4stream_vip_1.srcs/sources_1/ip/axi4stream_vip_1/axi4stream_vip_1_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 738.977 ; gain = 135.227
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: Currently there is no design <ex_sim> in project, so creating one...
Wrote  : <d:\MyWorkSpace\ZYNQ\FPGA\axi4stream_vip_1_ex\axi4stream_vip_1_ex.srcs\sources_1\bd\ex_sim\ex_sim.bd> 
INFO: Making design <ex_sim> as current_bd_design.
INFO: Currently the variable <design_name> is equal to "ex_sim".
WARNING: [BD 41-1753] The name 'axi4stream_vip_passthrough' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
Wrote  : <d:\MyWorkSpace\ZYNQ\FPGA\axi4stream_vip_1_ex\axi4stream_vip_1_ex.srcs\sources_1\bd\ex_sim\ex_sim.bd> 
Wrote  : <d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.srcs/sources_1/bd/ex_sim/ui/bd_c2e8f4ab.ui> 
INFO: [open_example_project] Rebuilding all the top level IPs ...
Wrote  : <d:\MyWorkSpace\ZYNQ\FPGA\axi4stream_vip_1_ex\axi4stream_vip_1_ex.srcs\sources_1\bd\ex_sim\ex_sim.bd> 
VHDL Output written to : d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.srcs/sources_1/bd/ex_sim/synth/ex_sim.v
VHDL Output written to : d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.srcs/sources_1/bd/ex_sim/sim/ex_sim.v
VHDL Output written to : d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.srcs/sources_1/bd/ex_sim/hdl/ex_sim_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_mst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_passthrough .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_slv .
Exporting to file d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.srcs/sources_1/bd/ex_sim/hw_handoff/ex_sim.hwh
Generated Block Design Tcl file d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.srcs/sources_1/bd/ex_sim/hw_handoff/ex_sim_bd.tcl
Generated Hardware Definition File d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.srcs/sources_1/bd/ex_sim/synth/ex_sim.hwdef
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.ip_user_files/sim_scripts/ex_sim/xsim/ex_sim.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.ip_user_files/sim_scripts/ex_sim/modelsim/ex_sim.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.ip_user_files/sim_scripts/ex_sim/questa/ex_sim.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.ip_user_files/sim_scripts/ex_sim/ies/ex_sim.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.ip_user_files/sim_scripts/ex_sim/vcs/ex_sim.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.ip_user_files/sim_scripts/ex_sim/riviera/ex_sim.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.ip_user_files/sim_scripts/ex_sim/activehdl/ex_sim.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.ip_user_files/sim_scripts/ex_sim/xcelium/ex_sim.sh'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'axi4stream_vip_1_exdes_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_4 -L xilinx_vip -prj axi4stream_vip_1_exdes_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_mst_0/sim/ex_sim_axi4stream_vip_mst_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_mst_0/sim/ex_sim_axi4stream_vip_mst_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi4stream_vip_mst_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_passthrough_0/sim/ex_sim_axi4stream_vip_passthrough_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_passthrough_0/sim/ex_sim_axi4stream_vip_passthrough_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi4stream_vip_passthrough_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_slv_0/sim/ex_sim_axi4stream_vip_slv_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_slv_0/sim/ex_sim_axi4stream_vip_slv_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi4stream_vip_slv_0
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.ip_user_files/bd/ex_sim/sim/ex_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/imports/axi4stream_vip_1_chip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/imports/axi4stream_vip_1_exdes_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4stream_vip_1_exdes_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 882.152 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'axi4stream_vip_1_exdes_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_4 -L xilinx_vip -prj axi4stream_vip_1_exdes_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd389780378044f3b690bfcbb76470ac --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_4 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axi4stream_vip_1_exdes_tb_behav xil_defaultlib.axi4stream_vip_1_exdes_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
WARNING: [XSIM 43-4333] File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" Line 1178 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
WARNING: [XSIM 43-4333] File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" Line 1186 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
WARNING: [XSIM 43-4333] File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" Line 1198 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
WARNING: [XSIM 43-4333] File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" Line 1416 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
WARNING: [XSIM 43-4333] File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" Line 1416 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0]  [0x7ffe0d7c04be]
[1]  [0x7ff6ea4aca29]
[2]  [0x7ff6ea4acc72]
[3]  [0x7ff6ea4ad788]
[4]  [0x7ff6ea20f6cb]
[5]  [0x7ff6ea2ca429]
[6]  [0x7ff6ea2d0bb1]
[7]  [0x7ff6ea2d012d]
[8]  [0x7ff6ea2d003d]
[9]  [0x7ff6ea2d50d8]
[10]  [0x7ff6ea2d4f60]
[11]  [0x7ff6ea2d50e8]
[12]  [0x7ff6ea2c3909]
[13]  [0x7ff6ea2d539c]
[14]  [0x7ff6ea2b7b80]
[15]  [0x7ff6ea2b3520]
[16]  [0x7ff6ea27d8e0]
[17]  [0x7ff6ea14bd76]
[18]  [0x7ff6ea488e64]
[19]  [0x7ff6ea487b2c]
[20]  [0x7ff6ea487da8]
[21]  [0x7ff6ea38b9ce]
[22]  [0x7ff6ea0c7bc5]
[23]  [0x7ff6ea0d9d64]
[24]  [0x7ff6ea0d84f6]
[25]  [0x7ff6eae7e9b9]
[26]  [0x7ffe0b867c24]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_1_ex/axi4stream_vip_1_ex.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 24 21:03:06 2020...
