--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\XILINX\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Module_Top.twx Module_Top.ncd -o Module_Top.twr
Module_Top.pcf -ucf smg_interface_dem.ucf

Design file:              Module_Top.ncd
Physical constraint file: Module_Top.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10962 paths analyzed, 1465 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.004ns.
--------------------------------------------------------------------------------

Paths for end point U4/cnt_2 (SLICE_X15Y34.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/rNumber_10 (FF)
  Destination:          U4/cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.956ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.294 - 0.307)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/rNumber_10 to U4/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.CMUX    Tshcko                0.518   U5/rNumber<15>
                                                       U5/rNumber_10
    SLICE_X12Y43.D5      net (fanout=2)        0.872   U5/rNumber<10>
    SLICE_X12Y43.D       Tilo                  0.254   U5/rNumber<7>
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o22
    SLICE_X12Y42.C3      net (fanout=2)        0.570   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o21
    SLICE_X12Y42.C       Tilo                  0.255   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o2
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o23_1
    SLICE_X9Y42.C6       net (fanout=1)        0.654   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o23
    SLICE_X9Y42.C        Tilo                  0.259   U4/_n3988_inv
                                                       U4/Mmux_j[2]_j[2]_MUX_724_o111
    SLICE_X9Y42.D5       net (fanout=17)       0.255   U4/Mmux_j[2]_j[2]_MUX_724_o11
    SLICE_X9Y42.D        Tilo                  0.259   U4/_n3988_inv
                                                       U4/_n3988_inv1
    SLICE_X15Y34.CE      net (fanout=4)        1.652   U4/_n3988_inv
    SLICE_X15Y34.CLK     Tceck                 0.408   U4/cnt<4>
                                                       U4/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      5.956ns (1.953ns logic, 4.003ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/rNumber_9 (FF)
  Destination:          U4/cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.882ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.294 - 0.307)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/rNumber_9 to U4/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.BMUX    Tshcko                0.518   U5/rNumber<15>
                                                       U5/rNumber_9
    SLICE_X12Y42.D4      net (fanout=2)        1.217   U5/rNumber<9>
    SLICE_X12Y42.D       Tilo                  0.254   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o2
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o21
    SLICE_X12Y42.C6      net (fanout=2)        0.151   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o2
    SLICE_X12Y42.C       Tilo                  0.255   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o2
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o23_1
    SLICE_X9Y42.C6       net (fanout=1)        0.654   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o23
    SLICE_X9Y42.C        Tilo                  0.259   U4/_n3988_inv
                                                       U4/Mmux_j[2]_j[2]_MUX_724_o111
    SLICE_X9Y42.D5       net (fanout=17)       0.255   U4/Mmux_j[2]_j[2]_MUX_724_o11
    SLICE_X9Y42.D        Tilo                  0.259   U4/_n3988_inv
                                                       U4/_n3988_inv1
    SLICE_X15Y34.CE      net (fanout=4)        1.652   U4/_n3988_inv
    SLICE_X15Y34.CLK     Tceck                 0.408   U4/cnt<4>
                                                       U4/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      5.882ns (1.953ns logic, 3.929ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/rNumber_15 (FF)
  Destination:          U4/cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.783ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.294 - 0.307)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/rNumber_15 to U4/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.DQ      Tcko                  0.430   U5/rNumber<15>
                                                       U5/rNumber_15
    SLICE_X12Y43.D2      net (fanout=2)        0.787   U5/rNumber<15>
    SLICE_X12Y43.D       Tilo                  0.254   U5/rNumber<7>
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o22
    SLICE_X12Y42.C3      net (fanout=2)        0.570   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o21
    SLICE_X12Y42.C       Tilo                  0.255   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o2
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o23_1
    SLICE_X9Y42.C6       net (fanout=1)        0.654   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o23
    SLICE_X9Y42.C        Tilo                  0.259   U4/_n3988_inv
                                                       U4/Mmux_j[2]_j[2]_MUX_724_o111
    SLICE_X9Y42.D5       net (fanout=17)       0.255   U4/Mmux_j[2]_j[2]_MUX_724_o11
    SLICE_X9Y42.D        Tilo                  0.259   U4/_n3988_inv
                                                       U4/_n3988_inv1
    SLICE_X15Y34.CE      net (fanout=4)        1.652   U4/_n3988_inv
    SLICE_X15Y34.CLK     Tceck                 0.408   U4/cnt<4>
                                                       U4/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      5.783ns (1.865ns logic, 3.918ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point U4/cnt_5 (SLICE_X15Y34.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/rNumber_10 (FF)
  Destination:          U4/cnt_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.955ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.294 - 0.307)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/rNumber_10 to U4/cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.CMUX    Tshcko                0.518   U5/rNumber<15>
                                                       U5/rNumber_10
    SLICE_X12Y43.D5      net (fanout=2)        0.872   U5/rNumber<10>
    SLICE_X12Y43.D       Tilo                  0.254   U5/rNumber<7>
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o22
    SLICE_X12Y42.C3      net (fanout=2)        0.570   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o21
    SLICE_X12Y42.C       Tilo                  0.255   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o2
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o23_1
    SLICE_X9Y42.C6       net (fanout=1)        0.654   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o23
    SLICE_X9Y42.C        Tilo                  0.259   U4/_n3988_inv
                                                       U4/Mmux_j[2]_j[2]_MUX_724_o111
    SLICE_X9Y42.D5       net (fanout=17)       0.255   U4/Mmux_j[2]_j[2]_MUX_724_o11
    SLICE_X9Y42.D        Tilo                  0.259   U4/_n3988_inv
                                                       U4/_n3988_inv1
    SLICE_X15Y34.CE      net (fanout=4)        1.652   U4/_n3988_inv
    SLICE_X15Y34.CLK     Tceck                 0.407   U4/cnt<4>
                                                       U4/cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      5.955ns (1.952ns logic, 4.003ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/rNumber_9 (FF)
  Destination:          U4/cnt_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.881ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.294 - 0.307)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/rNumber_9 to U4/cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.BMUX    Tshcko                0.518   U5/rNumber<15>
                                                       U5/rNumber_9
    SLICE_X12Y42.D4      net (fanout=2)        1.217   U5/rNumber<9>
    SLICE_X12Y42.D       Tilo                  0.254   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o2
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o21
    SLICE_X12Y42.C6      net (fanout=2)        0.151   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o2
    SLICE_X12Y42.C       Tilo                  0.255   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o2
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o23_1
    SLICE_X9Y42.C6       net (fanout=1)        0.654   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o23
    SLICE_X9Y42.C        Tilo                  0.259   U4/_n3988_inv
                                                       U4/Mmux_j[2]_j[2]_MUX_724_o111
    SLICE_X9Y42.D5       net (fanout=17)       0.255   U4/Mmux_j[2]_j[2]_MUX_724_o11
    SLICE_X9Y42.D        Tilo                  0.259   U4/_n3988_inv
                                                       U4/_n3988_inv1
    SLICE_X15Y34.CE      net (fanout=4)        1.652   U4/_n3988_inv
    SLICE_X15Y34.CLK     Tceck                 0.407   U4/cnt<4>
                                                       U4/cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      5.881ns (1.952ns logic, 3.929ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/rNumber_15 (FF)
  Destination:          U4/cnt_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.782ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.294 - 0.307)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/rNumber_15 to U4/cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.DQ      Tcko                  0.430   U5/rNumber<15>
                                                       U5/rNumber_15
    SLICE_X12Y43.D2      net (fanout=2)        0.787   U5/rNumber<15>
    SLICE_X12Y43.D       Tilo                  0.254   U5/rNumber<7>
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o22
    SLICE_X12Y42.C3      net (fanout=2)        0.570   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o21
    SLICE_X12Y42.C       Tilo                  0.255   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o2
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o23_1
    SLICE_X9Y42.C6       net (fanout=1)        0.654   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o23
    SLICE_X9Y42.C        Tilo                  0.259   U4/_n3988_inv
                                                       U4/Mmux_j[2]_j[2]_MUX_724_o111
    SLICE_X9Y42.D5       net (fanout=17)       0.255   U4/Mmux_j[2]_j[2]_MUX_724_o11
    SLICE_X9Y42.D        Tilo                  0.259   U4/_n3988_inv
                                                       U4/_n3988_inv1
    SLICE_X15Y34.CE      net (fanout=4)        1.652   U4/_n3988_inv
    SLICE_X15Y34.CLK     Tceck                 0.407   U4/cnt<4>
                                                       U4/cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      5.782ns (1.864ns logic, 3.918ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point U4/cnt_20 (SLICE_X15Y34.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/rNumber_10 (FF)
  Destination:          U4/cnt_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.953ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.294 - 0.307)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/rNumber_10 to U4/cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.CMUX    Tshcko                0.518   U5/rNumber<15>
                                                       U5/rNumber_10
    SLICE_X12Y43.D5      net (fanout=2)        0.872   U5/rNumber<10>
    SLICE_X12Y43.D       Tilo                  0.254   U5/rNumber<7>
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o22
    SLICE_X12Y42.C3      net (fanout=2)        0.570   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o21
    SLICE_X12Y42.C       Tilo                  0.255   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o2
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o23_1
    SLICE_X9Y42.C6       net (fanout=1)        0.654   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o23
    SLICE_X9Y42.C        Tilo                  0.259   U4/_n3988_inv
                                                       U4/Mmux_j[2]_j[2]_MUX_724_o111
    SLICE_X9Y42.D5       net (fanout=17)       0.255   U4/Mmux_j[2]_j[2]_MUX_724_o11
    SLICE_X9Y42.D        Tilo                  0.259   U4/_n3988_inv
                                                       U4/_n3988_inv1
    SLICE_X15Y34.CE      net (fanout=4)        1.652   U4/_n3988_inv
    SLICE_X15Y34.CLK     Tceck                 0.405   U4/cnt<4>
                                                       U4/cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      5.953ns (1.950ns logic, 4.003ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/rNumber_9 (FF)
  Destination:          U4/cnt_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.879ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.294 - 0.307)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/rNumber_9 to U4/cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.BMUX    Tshcko                0.518   U5/rNumber<15>
                                                       U5/rNumber_9
    SLICE_X12Y42.D4      net (fanout=2)        1.217   U5/rNumber<9>
    SLICE_X12Y42.D       Tilo                  0.254   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o2
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o21
    SLICE_X12Y42.C6      net (fanout=2)        0.151   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o2
    SLICE_X12Y42.C       Tilo                  0.255   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o2
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o23_1
    SLICE_X9Y42.C6       net (fanout=1)        0.654   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o23
    SLICE_X9Y42.C        Tilo                  0.259   U4/_n3988_inv
                                                       U4/Mmux_j[2]_j[2]_MUX_724_o111
    SLICE_X9Y42.D5       net (fanout=17)       0.255   U4/Mmux_j[2]_j[2]_MUX_724_o11
    SLICE_X9Y42.D        Tilo                  0.259   U4/_n3988_inv
                                                       U4/_n3988_inv1
    SLICE_X15Y34.CE      net (fanout=4)        1.652   U4/_n3988_inv
    SLICE_X15Y34.CLK     Tceck                 0.405   U4/cnt<4>
                                                       U4/cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      5.879ns (1.950ns logic, 3.929ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/rNumber_15 (FF)
  Destination:          U4/cnt_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.780ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.294 - 0.307)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/rNumber_15 to U4/cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.DQ      Tcko                  0.430   U5/rNumber<15>
                                                       U5/rNumber_15
    SLICE_X12Y43.D2      net (fanout=2)        0.787   U5/rNumber<15>
    SLICE_X12Y43.D       Tilo                  0.254   U5/rNumber<7>
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o22
    SLICE_X12Y42.C3      net (fanout=2)        0.570   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o21
    SLICE_X12Y42.C       Tilo                  0.255   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o2
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o23_1
    SLICE_X9Y42.C6       net (fanout=1)        0.654   U4/Num_warning[19]_Number_Sig2[19]_LessThan_99_o23
    SLICE_X9Y42.C        Tilo                  0.259   U4/_n3988_inv
                                                       U4/Mmux_j[2]_j[2]_MUX_724_o111
    SLICE_X9Y42.D5       net (fanout=17)       0.255   U4/Mmux_j[2]_j[2]_MUX_724_o11
    SLICE_X9Y42.D        Tilo                  0.259   U4/_n3988_inv
                                                       U4/_n3988_inv1
    SLICE_X15Y34.CE      net (fanout=4)        1.652   U4/_n3988_inv
    SLICE_X15Y34.CLK     Tceck                 0.405   U4/cnt<4>
                                                       U4/cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      5.780ns (1.862ns logic, 3.918ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U2/U3/i_2 (SLICE_X14Y61.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/U3/i_1 (FF)
  Destination:          U2/U3/i_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/U3/i_1 to U2/U3/i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y61.BQ      Tcko                  0.200   U2/U3/i<1>
                                                       U2/U3/i_1
    SLICE_X14Y61.B5      net (fanout=4)        0.084   U2/U3/i<1>
    SLICE_X14Y61.CLK     Tah         (-Th)    -0.121   U2/U3/i<1>
                                                       U2/U3/Mmux__n006431
                                                       U2/U3/i_2
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.321ns logic, 0.084ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point U2/U1/i_2 (SLICE_X10Y49.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/U1/i_1 (FF)
  Destination:          U2/U1/i_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/U1/i_1 to U2/U1/i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.BQ      Tcko                  0.200   U2/U1/i<1>
                                                       U2/U1/i_1
    SLICE_X10Y49.B5      net (fanout=6)        0.086   U2/U1/i<1>
    SLICE_X10Y49.CLK     Tah         (-Th)    -0.121   U2/U1/i<1>
                                                       U2/U1/Mmux__n006531
                                                       U2/U1/i_2
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.321ns logic, 0.086ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------

Paths for end point U1/rNum_11 (SLICE_X2Y47.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/rNum_11 (FF)
  Destination:          U1/rNum_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1/rNum_11 to U1/rNum_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y47.CQ       Tcko                  0.200   U1/rNum_11
                                                       U1/rNum_11
    SLICE_X2Y47.CX       net (fanout=6)        0.102   U1/rNum_11
    SLICE_X2Y47.CLK      Tckdi       (-Th)    -0.106   U1/rNum_11
                                                       U1/Mmux_i[3]_GND_2_o_mux_52_OUT<0>125
                                                       U1/rNum_11
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.306ns logic, 0.102ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: U4/beep_allow_flag_FSM_FFd1/CLK
  Logical resource: U4/beep_allow_flag_FSM_FFd1/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: U4/beep_allow_flag_FSM_FFd1/SR
  Logical resource: U4/beep_allow_flag_FSM_FFd1/SR
  Location pin: SLICE_X12Y40.SR
  Clock network: U1/RSTn_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.004|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10962 paths, 0 nets, and 2394 connections

Design statistics:
   Minimum period:   6.004ns{1}   (Maximum frequency: 166.556MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jun 29 18:06:25 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4574 MB



