
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001231                       # Number of seconds simulated
sim_ticks                                  1231036959                       # Number of ticks simulated
final_tick                               398814760104                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 182502                       # Simulator instruction rate (inst/s)
host_op_rate                                   232087                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  37404                       # Simulator tick rate (ticks/s)
host_mem_usage                               67370448                       # Number of bytes of host memory used
host_seconds                                 32912.31                       # Real time elapsed on the host
sim_insts                                  6006559457                       # Number of instructions simulated
sim_ops                                    7638525285                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        68352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        12416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data         7552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        16128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        15872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        43008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        12416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        12160                       # Number of bytes read from this memory
system.physmem.bytes_read::total               208256                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20352                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       108032                       # Number of bytes written to this memory
system.physmem.bytes_written::total            108032                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          534                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data           97                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           59                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          126                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          124                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          336                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           97                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           95                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1627                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             844                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  844                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1351706                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55523922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      2911367                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10085806                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2183525                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6134666                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1455683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13101150                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1455683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     12893195                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1455683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     34936400                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      2807389                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     10085806                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      2911367                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9877851                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               169171200                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1351706                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      2911367                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2183525                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1455683                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1455683                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1455683                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      2807389                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      2911367                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           16532404                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          87756910                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               87756910                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          87756910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1351706                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55523922                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      2911367                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10085806                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2183525                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6134666                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1455683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13101150                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1455683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     12893195                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1455683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     34936400                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      2807389                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     10085806                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      2911367                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9877851                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              256928111                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          206475                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       168498                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21734                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        83228                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           78736                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           20607                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          937                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2003024                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1222091                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             206475                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        99343                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               250685                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          68228                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        121645                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124954                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21763                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2421055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.613632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.974267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2170370     89.65%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           13173      0.54%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           20970      0.87%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31902      1.32%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13060      0.54%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           15434      0.64%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           16155      0.67%     94.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           11449      0.47%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          128542      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2421055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.069941                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.413970                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1976869                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       148464                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           248961                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1388                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         45372                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        33390                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          330                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1481847                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1099                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         45372                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1982021                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          51266                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        80422                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           245316                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        16646                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1478862                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          798                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2585                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         8164                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2061                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      2023978                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6892640                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6892640                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1668978                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          354980                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          324                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          171                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            45950                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       149641                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        82736                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         4145                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15891                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1474137                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          323                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1376702                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2292                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       224281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       518077                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2421055                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.568637                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.255247                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1834425     75.77%     75.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       238192      9.84%     85.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       131566      5.43%     91.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86079      3.56%     94.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        78722      3.25%     97.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        24260      1.00%     98.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17735      0.73%     99.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6065      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4011      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2421055                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            393     11.70%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1391     41.41%     53.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1575     46.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1133559     82.34%     82.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        25342      1.84%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          153      0.01%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       136485      9.91%     94.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        81163      5.90%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1376702                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.466342                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3359                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002440                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5180109                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1698813                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1351327                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1380061                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         6334                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        31538                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5431                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1093                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         45372                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          38725                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1695                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1474460                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           41                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       149641                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        82736                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          171                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           900                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           49                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11975                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13325                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25300                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1356424                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       128996                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        20277                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              210025                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          183853                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             81029                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.459473                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1351433                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1351327                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           799812                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2028705                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.457747                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.394248                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1219330                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       256184                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22147                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2375683                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.513255                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.361855                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1881437     79.20%     79.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       235314      9.91%     89.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97835      4.12%     93.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        50019      2.11%     95.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        37196      1.57%     96.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        21427      0.90%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13090      0.55%     98.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        11090      0.47%     98.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        28275      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2375683                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1219330                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                195405                       # Number of memory references committed
system.switch_cpus0.commit.loads               118100                       # Number of loads committed
system.switch_cpus0.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            169339                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1102366                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        23772                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        28275                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3822922                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2996424                       # The number of ROB writes
system.switch_cpus0.timesIdled                  35616                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 531073                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1219330                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.952122                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.952122                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.338739                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.338739                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6156900                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1847043                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1403873                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          240530                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       196685                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        25115                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        98701                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           92513                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           24333                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1155                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2307581                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1344772                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             240530                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       116846                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               279057                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          69295                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         63379                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines           142646                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        24988                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2693910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.613008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.958420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2414853     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           12860      0.48%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           19937      0.74%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           27329      1.01%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           28688      1.06%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           24226      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           13245      0.49%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           20860      0.77%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          131912      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2693910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081477                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.455526                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2283835                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        87634                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           278342                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          436                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         43658                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        39507                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1647804                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         43658                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2290481                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          18903                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        54018                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           272165                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        14680                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1646324                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2023                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         6404                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2298026                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      7654123                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      7654123                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1963921                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          334105                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          395                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            45682                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       154684                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        82742                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          988                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        18683                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1643245                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          396                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1551548                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          391                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       197572                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       478545                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2693910                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.575946                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.268385                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2038958     75.69%     75.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       267629      9.93%     85.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       136671      5.07%     90.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       104037      3.86%     94.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        81056      3.01%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        32688      1.21%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        20788      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        10590      0.39%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1493      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2693910                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            339     12.55%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           966     35.76%     48.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1396     51.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1305613     84.15%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        23090      1.49%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          193      0.01%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       140319      9.04%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        82333      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1551548                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.525569                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2701                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001741                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5800098                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1841227                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1526470                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1554249                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3104                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        27041                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1571                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         43658                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          15288                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1566                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1643648                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           14                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       154684                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        82742                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          202                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1334                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        13802                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        14543                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        28345                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1528796                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       132053                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        22752                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              214359                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          217000                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             82306                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.517862                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1526539                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1526470                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           877456                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2363638                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.517074                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371231                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1144740                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1408644                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       235004                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          389                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        25205                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2650252                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.531513                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.379931                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2072772     78.21%     78.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       286214     10.80%     89.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       108197      4.08%     93.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        51189      1.93%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        43194      1.63%     96.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        25193      0.95%     97.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        22200      0.84%     98.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         9816      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        31477      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2650252                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1144740                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1408644                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                208814                       # Number of memory references committed
system.switch_cpus1.commit.loads               127643                       # Number of loads committed
system.switch_cpus1.commit.membars                194                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            203155                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1269144                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        29002                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        31477                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             4262410                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3330963                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36772                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 258218                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1144740                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1408644                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1144740                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.578863                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.578863                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.387768                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.387768                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6877886                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        2127953                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1527343                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           388                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          266772                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       222062                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        25647                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       102137                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           95241                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           28368                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1175                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2311971                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1463000                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             266772                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       123609                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               304004                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          72147                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         92606                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           144884                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        24479                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2754839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.653031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.029702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2450835     88.96%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           18398      0.67%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           23274      0.84%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           37131      1.35%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           15183      0.55%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           20047      0.73%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           23572      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           10935      0.40%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          155464      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2754839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090366                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.495575                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2298506                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       107587                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           302545                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          155                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         46042                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        40482                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1787400                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1280                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         46042                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2301265                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles           6282                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        94451                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           299924                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         6871                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1775716                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           876                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4828                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2481235                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      8253473                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      8253473                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      2048652                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          432560                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          422                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          220                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            25267                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       167405                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        86150                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1037                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        19402                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1732212                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          424                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1653316                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2017                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       226593                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       472787                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2754839                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.600150                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.322965                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2055720     74.62%     74.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       317760     11.53%     86.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       130795      4.75%     90.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        73016      2.65%     93.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        99086      3.60%     97.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        30871      1.12%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        30215      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        16079      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1297      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2754839                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          11543     79.10%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1574     10.79%     89.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1476     10.11%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1392728     84.24%     84.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        22439      1.36%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          202      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       152164      9.20%     94.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        85783      5.19%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1653316                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.560042                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              14593                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008827                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      6078081                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1959249                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1608061                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1667909                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         1206                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        34288                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1670                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         46042                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles           4753                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          566                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1732636                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1238                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       167405                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        86150                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          220                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           471                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        14446                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        14815                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        29261                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1623059                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       149083                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        30257                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              234839                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          229096                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             85756                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.549793                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1608103                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1608061                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           963362                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2588180                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.544712                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372216                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1191800                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1468464                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       264157                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          409                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        25659                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2708797                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.542109                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.361426                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2086549     77.03%     77.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       315843     11.66%     88.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       114355      4.22%     92.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        57041      2.11%     95.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        51978      1.92%     96.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        21988      0.81%     97.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        21577      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        10254      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        29212      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2708797                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1191800                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1468464                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                217589                       # Number of memory references committed
system.switch_cpus2.commit.loads               133115                       # Number of loads committed
system.switch_cpus2.commit.membars                204                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            212938                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1321988                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        30309                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        29212                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             4412193                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3511315                       # The number of ROB writes
system.switch_cpus2.timesIdled                  36232                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 197289                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1191800                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1468464                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1191800                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.477033                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.477033                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.403709                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.403709                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         7300315                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        2249155                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1651705                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           408                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          233874                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       191567                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        24548                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        94829                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           89445                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           23587                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1079                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2240150                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1335237                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             233874                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       113032                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               292446                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          70466                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        112945                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           139449                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        24376                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2690991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.607325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.957398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2398545     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           31277      1.16%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           36281      1.35%     91.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           19896      0.74%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           22507      0.84%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           12941      0.48%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            8744      0.32%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           22817      0.85%     94.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          137983      5.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2690991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.079222                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.452296                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2220258                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       133457                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           289868                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2330                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         45074                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        38000                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          376                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1629499                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2057                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         45074                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2224193                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          21893                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       101209                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           288246                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        10372                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1627603                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          2222                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         5016                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2264094                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      7575870                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      7575870                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1904219                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          359875                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          422                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          236                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            29842                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       155758                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        83737                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1971                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        17760                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1623165                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          421                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1525026                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         2093                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       219066                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       512886                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2690991                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.566715                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.259426                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2049471     76.16%     76.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       257557      9.57%     85.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       138808      5.16%     90.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        95701      3.56%     94.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        83950      3.12%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        42986      1.60%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        10670      0.40%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         6784      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         5064      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2690991                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            394     11.53%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1544     45.20%     56.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1478     43.27%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1277578     83.77%     83.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        23823      1.56%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          186      0.01%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       140410      9.21%     94.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        83029      5.44%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1525026                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.516585                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3416                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002240                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5746552                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1842683                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1498194                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1528442                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3859                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        29758                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2221                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           87                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         45074                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          16982                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1300                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1623591                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          320                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       155758                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        83737                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          235                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           858                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        13521                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        14249                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        27770                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1501323                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       131733                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        23703                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              214728                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          209324                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             82995                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.508556                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1498272                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1498194                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           891166                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2335550                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.507496                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381566                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1117831                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1371464                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       252156                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        24534                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2645917                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.518332                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.336629                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2085738     78.83%     78.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       260039      9.83%     88.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       108865      4.11%     92.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        65002      2.46%     95.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        45142      1.71%     96.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        29303      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        15462      0.58%     98.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        12094      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        24272      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2645917                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1117831                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1371464                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                207516                       # Number of memory references committed
system.switch_cpus3.commit.loads               126000                       # Number of loads committed
system.switch_cpus3.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            196234                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1236515                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        27923                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        24272                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             4245265                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3292316                       # The number of ROB writes
system.switch_cpus3.timesIdled                  36109                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 261137                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1117831                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1371464                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1117831                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.640943                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.640943                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.378653                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.378653                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6770274                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        2082232                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1518605                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           372                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          233439                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       191196                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        24546                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        95267                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           89599                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           23592                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1084                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2238266                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1332853                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             233439                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       113191                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               292199                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          70031                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        115647                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           139371                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        24350                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2691179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.606190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.955385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2398980     89.14%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           31331      1.16%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           36462      1.35%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           19861      0.74%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           22449      0.83%     93.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           12885      0.48%     93.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            8846      0.33%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           22689      0.84%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          137676      5.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2691179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.079075                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.451489                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2219066                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       135448                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           289524                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2445                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         44692                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        37942                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1626693                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2028                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         44692                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2223077                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          22318                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       102575                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           287983                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        10530                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1624889                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents          2281                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         5081                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2260025                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7564765                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7564765                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1904911                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          355090                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          416                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          230                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            30097                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       155342                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        83810                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1910                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        17786                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1620969                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          416                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1524310                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         2063                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       216044                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       505646                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           44                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2691179                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.566410                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.259106                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      2049693     76.16%     76.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       258069      9.59%     85.75% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       138273      5.14%     90.89% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        95778      3.56%     94.45% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        83897      3.12%     97.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        42895      1.59%     99.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        10811      0.40%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         6672      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         5091      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2691179                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            385     11.31%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1527     44.86%     56.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1492     43.83%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1276915     83.77%     83.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        23805      1.56%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          186      0.01%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       140294      9.20%     94.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        83110      5.45%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1524310                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.516343                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3404                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002233                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5745266                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1837460                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1497609                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1527714                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         3776                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        29280                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         2256                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked           43                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         44692                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          17483                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1261                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1621388                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          157                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       155342                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        83810                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          230                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           837                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        13595                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        14151                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        27746                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1500729                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       131735                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        23581                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              214805                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          209220                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             83070                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.508355                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1497702                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1497609                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           891163                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2336237                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.507298                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381452                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1118225                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1371967                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       249436                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        24527                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2646487                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.518411                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.337058                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      2086224     78.83%     78.83% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       260124      9.83%     88.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       108851      4.11%     92.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        64960      2.45%     95.23% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        45041      1.70%     96.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        29383      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        15462      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        12126      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        24316      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2646487                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1118225                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1371967                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                207608                       # Number of memory references committed
system.switch_cpus4.commit.loads               126054                       # Number of loads committed
system.switch_cpus4.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            196298                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1236977                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        27935                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        24316                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             4243574                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3287519                       # The number of ROB writes
system.switch_cpus4.timesIdled                  36086                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 260949                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1118225                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1371967                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1118225                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.640013                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.640013                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.378786                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.378786                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6768475                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        2081074                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1516317                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           372                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          219753                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       197899                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        13336                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        85832                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           76235                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           11964                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          610                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2308835                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1379672                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             219753                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        88199                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               271850                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          42564                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        149816                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           134277                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        13181                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2759429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.587072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.910307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2487579     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1            9593      0.35%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           19739      0.72%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3            8049      0.29%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           44459      1.61%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           40101      1.45%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            7312      0.26%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           16223      0.59%     95.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          126374      4.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2759429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074439                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.467348                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2293409                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       165663                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           270715                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          919                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         28720                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        19449                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1616793                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         28720                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2296590                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         139524                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        17294                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           268644                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         8654                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1614875                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          3254                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         3301                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents          226                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1903688                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      7599957                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      7599957                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1648376                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          255304                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          195                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          104                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            23166                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       378153                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       189909                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1766                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         9335                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1609792                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          196                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1535022                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1204                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       147919                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       360618                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2759429                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.556282                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.351652                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      2212080     80.16%     80.16% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       164577      5.96%     86.13% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       135413      4.91%     91.04% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        57975      2.10%     93.14% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        73839      2.68%     95.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        70213      2.54%     98.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        40012      1.45%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3359      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1961      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2759429                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3865     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         29737     86.22%     97.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          888      2.57%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       966261     62.95%     62.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        13380      0.87%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           91      0.01%     63.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       366156     23.85%     87.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       189134     12.32%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1535022                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.519971                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              34490                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022469                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5865167                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1757954                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1519829                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1569512                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2667                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        18629                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1888                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          137                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         28720                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         134624                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         2317                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1609988                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           26                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       378153                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       189909                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          104                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1566                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect         6874                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         8496                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        15370                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1522824                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       364824                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        12198                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              553917                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          199133                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            189093                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.515839                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1519950                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1519829                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           822388                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1625000                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.514825                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.506085                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1224068                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1438332                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       171784                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          184                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        13394                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2730709                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.526725                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.347036                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      2207848     80.85%     80.85% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       191491      7.01%     87.87% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        89591      3.28%     91.15% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        88522      3.24%     94.39% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        24013      0.88%     95.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       102153      3.74%     99.01% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         7929      0.29%     99.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         5594      0.20%     99.50% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        13568      0.50%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2730709                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1224068                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1438332                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                547545                       # Number of memory references committed
system.switch_cpus5.commit.loads               359524                       # Number of loads committed
system.switch_cpus5.commit.membars                 92                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            189792                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1279097                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        13907                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        13568                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             4327257                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3248966                       # The number of ROB writes
system.switch_cpus5.timesIdled                  51682                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 192699                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1224068                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1438332                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1224068                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.411735                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.411735                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.414639                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.414639                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         7521333                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1770158                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1916876                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           184                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          240155                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       196406                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        25194                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        98547                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           92603                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           24237                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1141                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2305301                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1342754                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             240155                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       116840                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               278940                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          69466                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         64880                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines           142618                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        25084                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2693104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.612279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.957123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2414164     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           12970      0.48%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           20278      0.75%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           27110      1.01%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           28730      1.07%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           24197      0.90%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           13275      0.49%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           20521      0.76%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          131859      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2693104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081350                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.454843                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2281479                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        89202                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           278232                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          437                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         43749                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        39411                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          210                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1645444                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1267                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         43749                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2288217                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          18991                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        55283                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           271964                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        14895                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1643920                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2033                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         6509                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2294104                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7642657                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7642657                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1959333                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          334771                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          397                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          202                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            46378                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       154485                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        82532                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1001                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        34392                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1640857                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          398                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1548710                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued          322                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       198572                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       480011                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2693104                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.575065                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.260805                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      2027040     75.27%     75.27% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       282448     10.49%     85.76% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       140730      5.23%     90.98% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        98791      3.67%     94.65% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        78623      2.92%     97.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        32457      1.21%     98.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        20912      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        10644      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1459      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2693104                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            335     12.37%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead           973     35.93%     48.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1400     51.70%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1303397     84.16%     84.16% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        22986      1.48%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          193      0.01%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       139959      9.04%     94.69% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        82175      5.31%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1548710                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.524608                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               2708                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001749                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5793554                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1839842                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1523681                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1551418                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         3260                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        27125                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1536                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         43749                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          15298                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1535                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1641260                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           17                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       154485                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        82532                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          204                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1303                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        13905                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        14636                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        28541                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1526009                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       131793                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        22701                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              213944                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          216508                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             82151                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.516918                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1523763                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1523681                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           875386                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2359479                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.516130                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371008                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1142088                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1405380                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       235882                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          389                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        25286                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2649355                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.530461                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.363367                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      2063132     77.87%     77.87% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       295446     11.15%     89.02% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       106895      4.03%     93.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        51053      1.93%     94.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        49442      1.87%     96.85% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        25287      0.95%     97.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        18080      0.68%     98.49% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         9858      0.37%     98.86% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        30162      1.14%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2649355                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1142088                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1405380                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                208356                       # Number of memory references committed
system.switch_cpus6.commit.loads               127360                       # Number of loads committed
system.switch_cpus6.commit.membars                194                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            202689                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1266213                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        28939                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        30162                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             4260442                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3326283                       # The number of ROB writes
system.switch_cpus6.timesIdled                  36870                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 259024                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1142088                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1405380                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1142088                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.584852                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.584852                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.386869                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.386869                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6865481                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        2123867                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1524985                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           388                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          239819                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       196187                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        25121                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        98139                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           92188                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           24344                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1158                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2300974                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1341376                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             239819                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       116532                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               278519                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          69449                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         65087                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines           142349                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        24988                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2688621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.612747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.958099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2410102     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           12962      0.48%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           20069      0.75%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           27107      1.01%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           28619      1.06%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           24151      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           13248      0.49%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           20600      0.77%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          131763      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2688621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081236                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.454376                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2277322                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        89234                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           277811                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          443                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         43806                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        39301                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1643983                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         43806                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2283985                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          19349                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        55131                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           271627                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        14718                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1642490                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2031                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         6410                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2292683                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7636248                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7636248                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1956871                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          335812                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          396                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            45810                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       154451                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        82454                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1003                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        34363                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1639396                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          397                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1546847                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          353                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       198941                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       482148                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2688621                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.575331                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.261481                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      2023568     75.26%     75.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       281982     10.49%     85.75% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       140481      5.23%     90.98% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        98601      3.67%     94.64% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        78570      2.92%     97.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        32423      1.21%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        20815      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        10633      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1548      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2688621                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            351     12.89%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           970     35.64%     48.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1401     51.47%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1301751     84.16%     84.16% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        22972      1.49%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          193      0.01%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       139867      9.04%     94.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        82064      5.31%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1546847                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.523977                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2722                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001760                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5785390                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1838749                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1521763                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1549569                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         3307                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        27260                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1558                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         43806                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          15728                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1530                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1639801                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           17                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       154451                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        82454                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          203                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1295                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        13879                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        14601                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        28480                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1524078                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       131647                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        22769                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              213690                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          216159                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             82043                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.516264                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1521830                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1521763                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           874647                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2356903                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.515480                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371100                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1140681                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1403625                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       236176                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          389                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        25210                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2644815                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.530708                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.363343                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      2059184     77.86%     77.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       295144     11.16%     89.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       106831      4.04%     93.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        51083      1.93%     94.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        49275      1.86%     96.85% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        25269      0.96%     97.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        18125      0.69%     98.49% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         9857      0.37%     98.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        30047      1.14%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2644815                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1140681                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1403625                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                208087                       # Number of memory references committed
system.switch_cpus7.commit.loads               127191                       # Number of loads committed
system.switch_cpus7.commit.membars                194                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            202437                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1264634                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        28903                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        30047                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             4254556                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3323415                       # The number of ROB writes
system.switch_cpus7.timesIdled                  36761                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 263507                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1140681                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1403625                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1140681                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.588040                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.588040                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.386393                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.386393                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6856925                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        2121500                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1523416                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           388                       # number of misc regfile writes
system.l20.replacements                           549                       # number of replacements
system.l20.tagsinuse                      4090.789200                       # Cycle average of tags in use
system.l20.total_refs                          317526                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4641                       # Sample count of references to valid blocks.
system.l20.avg_refs                         68.417582                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          287.161899                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.763089                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   234.476390                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3556.387821                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.070108                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003116                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.057245                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.868259                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.998728                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          555                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    555                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             546                       # number of Writeback hits
system.l20.Writeback_hits::total                  546                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          555                       # number of demand (read+write) hits
system.l20.demand_hits::total                     555                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          555                       # number of overall hits
system.l20.overall_hits::total                    555                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          477                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  490                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data           57                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                 57                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          534                       # number of demand (read+write) misses
system.l20.demand_misses::total                   547                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          534                       # number of overall misses
system.l20.overall_misses::total                  547                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      7218262                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    258379002                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      265597264                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data     25935091                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total     25935091                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      7218262                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    284314093                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       291532355                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      7218262                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    284314093                       # number of overall miss cycles
system.l20.overall_miss_latency::total      291532355                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         1032                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               1045                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          546                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              546                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           57                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               57                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         1089                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                1102                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         1089                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               1102                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.462209                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.468900                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.490358                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.496370                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.490358                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.496370                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 555250.923077                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 541675.056604                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 542035.232653                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 455001.596491                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 455001.596491                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 555250.923077                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 532423.395131                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 532965.914077                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 555250.923077                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 532423.395131                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 532965.914077                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 314                       # number of writebacks
system.l20.writebacks::total                      314                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          477                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             490                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data           57                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total            57                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          534                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              547                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          534                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             547                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      6284248                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    224117839                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    230402087                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data     21842116                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total     21842116                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      6284248                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    245959955                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    252244203                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      6284248                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    245959955                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    252244203                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.462209                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.468900                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.490358                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.496370                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.490358                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.496370                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 483403.692308                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 469848.719078                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 470208.340816                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 383195.017544                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 383195.017544                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 483403.692308                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 460599.166667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 461141.138940                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 483403.692308                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 460599.166667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 461141.138940                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           125                       # number of replacements
system.l21.tagsinuse                      4094.837008                       # Cycle average of tags in use
system.l21.total_refs                          192869                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4221                       # Sample count of references to valid blocks.
system.l21.avg_refs                         45.692727                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           91.111537                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    23.937505                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    54.194704                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3925.593262                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.022244                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.005844                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.013231                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.958397                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999716                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data          397                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    398                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             120                       # number of Writeback hits
system.l21.Writeback_hits::total                  120                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data          400                       # number of demand (read+write) hits
system.l21.demand_hits::total                     401                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data          400                       # number of overall hits
system.l21.overall_hits::total                    401                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           28                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data           97                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  125                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           28                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data           97                       # number of demand (read+write) misses
system.l21.demand_misses::total                   125                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           28                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data           97                       # number of overall misses
system.l21.overall_misses::total                  125                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     28541000                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     52376310                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       80917310                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     28541000                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     52376310                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        80917310                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     28541000                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     52376310                       # number of overall miss cycles
system.l21.overall_miss_latency::total       80917310                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           29                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          494                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                523                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          120                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              120                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           29                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          497                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 526                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           29                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          497                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                526                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.965517                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.196356                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.239006                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.965517                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.195171                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.237643                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.965517                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.195171                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.237643                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1019321.428571                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 539961.958763                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 647338.480000                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1019321.428571                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 539961.958763                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 647338.480000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1019321.428571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 539961.958763                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 647338.480000                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  74                       # number of writebacks
system.l21.writebacks::total                       74                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           28                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data           97                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             125                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           28                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data           97                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              125                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           28                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data           97                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             125                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     26520100                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     45368735                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     71888835                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     26520100                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     45368735                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     71888835                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     26520100                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     45368735                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     71888835                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.196356                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.239006                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.965517                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.195171                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.237643                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.965517                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.195171                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.237643                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 947146.428571                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 467718.917526                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 575110.680000                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 947146.428571                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 467718.917526                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 575110.680000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 947146.428571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 467718.917526                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 575110.680000                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                            80                       # number of replacements
system.l22.tagsinuse                      4095.180438                       # Cycle average of tags in use
system.l22.total_refs                          180613                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4173                       # Sample count of references to valid blocks.
system.l22.avg_refs                         43.281332                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          136.180438                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.722777                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    27.135926                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3919.141297                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033247                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003106                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.006625                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.956822                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999800                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          325                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    327                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             103                       # number of Writeback hits
system.l22.Writeback_hits::total                  103                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          328                       # number of demand (read+write) hits
system.l22.demand_hits::total                     330                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          328                       # number of overall hits
system.l22.overall_hits::total                    330                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data           59                       # number of ReadReq misses
system.l22.ReadReq_misses::total                   80                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data           59                       # number of demand (read+write) misses
system.l22.demand_misses::total                    80                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data           59                       # number of overall misses
system.l22.overall_misses::total                   80                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     27557249                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     26840526                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       54397775                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     27557249                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     26840526                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        54397775                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     27557249                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     26840526                       # number of overall miss cycles
system.l22.overall_miss_latency::total       54397775                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           23                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          384                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                407                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          103                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              103                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           23                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          387                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 410                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           23                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          387                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                410                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.153646                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.196560                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.152455                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.195122                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.152455                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.195122                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1312249.952381                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 454924.169492                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 679972.187500                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1312249.952381                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 454924.169492                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 679972.187500                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1312249.952381                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 454924.169492                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 679972.187500                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  45                       # number of writebacks
system.l22.writebacks::total                       45                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           21                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data           59                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total              80                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           21                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data           59                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total               80                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           21                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data           59                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total              80                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     26049449                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     22604326                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     48653775                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     26049449                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     22604326                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     48653775                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     26049449                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     22604326                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     48653775                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.153646                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.196560                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.152455                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.195122                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.152455                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.195122                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1240449.952381                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 383124.169492                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 608172.187500                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1240449.952381                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 383124.169492                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 608172.187500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1240449.952381                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 383124.169492                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 608172.187500                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           141                       # number of replacements
system.l23.tagsinuse                      4095.631757                       # Cycle average of tags in use
system.l23.total_refs                          259815                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4237                       # Sample count of references to valid blocks.
system.l23.avg_refs                         61.320510                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          257.379139                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.845694                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    67.427410                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3756.979515                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.062837                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003380                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.016462                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.917231                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999910                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data          437                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    437                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             243                       # number of Writeback hits
system.l23.Writeback_hits::total                  243                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data          437                       # number of demand (read+write) hits
system.l23.demand_hits::total                     437                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data          437                       # number of overall hits
system.l23.overall_hits::total                    437                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          126                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  140                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          126                       # number of demand (read+write) misses
system.l23.demand_misses::total                   140                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          126                       # number of overall misses
system.l23.overall_misses::total                  140                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      6798740                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     65703627                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       72502367                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      6798740                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     65703627                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        72502367                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      6798740                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     65703627                       # number of overall miss cycles
system.l23.overall_miss_latency::total       72502367                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          563                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                577                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          243                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              243                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          563                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 577                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          563                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                577                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.223801                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.242634                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.223801                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.242634                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.223801                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.242634                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 485624.285714                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 521457.357143                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 517874.050000                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 485624.285714                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 521457.357143                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 517874.050000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 485624.285714                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 521457.357143                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 517874.050000                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  96                       # number of writebacks
system.l23.writebacks::total                       96                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          126                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             140                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          126                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              140                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          126                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             140                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      5792541                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     56650582                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     62443123                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      5792541                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     56650582                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     62443123                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      5792541                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     56650582                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     62443123                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.223801                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.242634                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.223801                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.242634                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.223801                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.242634                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 413752.928571                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 449607.793651                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 446022.307143                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 413752.928571                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 449607.793651                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 446022.307143                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 413752.928571                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 449607.793651                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 446022.307143                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           139                       # number of replacements
system.l24.tagsinuse                      4095.630170                       # Cycle average of tags in use
system.l24.total_refs                          259825                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4235                       # Sample count of references to valid blocks.
system.l24.avg_refs                         61.351830                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          257.381780                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    13.842101                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    66.307630                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3758.098659                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.062837                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003379                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.016188                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.917505                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999910                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.data          444                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    444                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             246                       # number of Writeback hits
system.l24.Writeback_hits::total                  246                       # number of Writeback hits
system.l24.demand_hits::switch_cpus4.data          444                       # number of demand (read+write) hits
system.l24.demand_hits::total                     444                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.data          444                       # number of overall hits
system.l24.overall_hits::total                    444                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          124                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  138                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          124                       # number of demand (read+write) misses
system.l24.demand_misses::total                   138                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          124                       # number of overall misses
system.l24.overall_misses::total                  138                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst      8383594                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     63822272                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       72205866                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst      8383594                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     63822272                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        72205866                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst      8383594                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     63822272                       # number of overall miss cycles
system.l24.overall_miss_latency::total       72205866                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           14                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          568                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                582                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          246                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              246                       # number of Writeback accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           14                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          568                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 582                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           14                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          568                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                582                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.218310                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.237113                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.218310                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.237113                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.218310                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.237113                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 598828.142857                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 514695.741935                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 523230.913043                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 598828.142857                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 514695.741935                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 523230.913043                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 598828.142857                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 514695.741935                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 523230.913043                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  94                       # number of writebacks
system.l24.writebacks::total                       94                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          124                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             138                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          124                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              138                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          124                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             138                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst      7377878                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     54908552                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     62286430                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst      7377878                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     54908552                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     62286430                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst      7377878                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     54908552                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     62286430                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.218310                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.237113                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.218310                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.237113                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.218310                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.237113                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 526991.285714                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 442810.903226                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 451350.942029                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 526991.285714                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 442810.903226                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 451350.942029                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 526991.285714                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 442810.903226                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 451350.942029                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           350                       # number of replacements
system.l25.tagsinuse                             4096                       # Cycle average of tags in use
system.l25.total_refs                          223855                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4446                       # Sample count of references to valid blocks.
system.l25.avg_refs                         50.349753                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks                  11                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    13.605385                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   167.842667                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3903.551948                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.002686                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003322                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.040977                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.953016                       # Average percentage of cache occupancy
system.l25.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.data          554                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    554                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             233                       # number of Writeback hits
system.l25.Writeback_hits::total                  233                       # number of Writeback hits
system.l25.demand_hits::switch_cpus5.data          554                       # number of demand (read+write) hits
system.l25.demand_hits::total                     554                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.data          554                       # number of overall hits
system.l25.overall_hits::total                    554                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          336                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  350                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          336                       # number of demand (read+write) misses
system.l25.demand_misses::total                   350                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          336                       # number of overall misses
system.l25.overall_misses::total                  350                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst      7429351                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    165735951                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      173165302                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst      7429351                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    165735951                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       173165302                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst      7429351                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    165735951                       # number of overall miss cycles
system.l25.overall_miss_latency::total      173165302                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           14                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          890                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                904                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          233                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              233                       # number of Writeback accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           14                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          890                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 904                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           14                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          890                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                904                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.377528                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.387168                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.377528                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.387168                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.377528                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.387168                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 530667.928571                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 493261.758929                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 494758.005714                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 530667.928571                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 493261.758929                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 494758.005714                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 530667.928571                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 493261.758929                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 494758.005714                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  75                       # number of writebacks
system.l25.writebacks::total                       75                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          336                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             350                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          336                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              350                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          336                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             350                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst      6423717                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    141607412                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    148031129                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst      6423717                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    141607412                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    148031129                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst      6423717                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    141607412                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    148031129                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.377528                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.387168                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.377528                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.387168                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.377528                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.387168                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 458836.928571                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 421450.630952                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 422946.082857                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 458836.928571                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 421450.630952                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 422946.082857                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 458836.928571                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 421450.630952                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 422946.082857                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           124                       # number of replacements
system.l26.tagsinuse                      4094.816353                       # Cycle average of tags in use
system.l26.total_refs                          192867                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4220                       # Sample count of references to valid blocks.
system.l26.avg_refs                         45.703081                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           91.090728                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    23.209579                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    54.105374                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3926.410672                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.022239                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.005666                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.013209                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.958596                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999711                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data          395                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    396                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             120                       # number of Writeback hits
system.l26.Writeback_hits::total                  120                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data          398                       # number of demand (read+write) hits
system.l26.demand_hits::total                     399                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data          398                       # number of overall hits
system.l26.overall_hits::total                    399                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           27                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data           97                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  124                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           27                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data           97                       # number of demand (read+write) misses
system.l26.demand_misses::total                   124                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           27                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data           97                       # number of overall misses
system.l26.overall_misses::total                  124                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     26136352                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     47210959                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       73347311                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     26136352                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     47210959                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        73347311                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     26136352                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     47210959                       # number of overall miss cycles
system.l26.overall_miss_latency::total       73347311                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           28                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          492                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                520                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          120                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              120                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           28                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          495                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 523                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           28                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          495                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                523                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.197154                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.238462                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.195960                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.237094                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.195960                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.237094                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 968013.037037                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 486710.917526                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 591510.572581                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 968013.037037                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 486710.917526                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 591510.572581                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 968013.037037                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 486710.917526                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 591510.572581                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  73                       # number of writebacks
system.l26.writebacks::total                       73                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data           97                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             124                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data           97                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              124                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data           97                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             124                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     24196641                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     40239185                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     64435826                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     24196641                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     40239185                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     64435826                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     24196641                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     40239185                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     64435826                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.197154                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.238462                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.195960                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.237094                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.195960                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.237094                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 896171.888889                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 414836.958763                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 519643.758065                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 896171.888889                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 414836.958763                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 519643.758065                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 896171.888889                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 414836.958763                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 519643.758065                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           123                       # number of replacements
system.l27.tagsinuse                      4094.811524                       # Cycle average of tags in use
system.l27.total_refs                          192868                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4219                       # Sample count of references to valid blocks.
system.l27.avg_refs                         45.714150                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           91.086057                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    23.949346                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    52.597113                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3927.179009                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.022238                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.005847                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.012841                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.958784                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999710                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data          396                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    397                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             120                       # number of Writeback hits
system.l27.Writeback_hits::total                  120                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data          399                       # number of demand (read+write) hits
system.l27.demand_hits::total                     400                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data          399                       # number of overall hits
system.l27.overall_hits::total                    400                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           28                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data           95                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  123                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           28                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data           95                       # number of demand (read+write) misses
system.l27.demand_misses::total                   123                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           28                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data           95                       # number of overall misses
system.l27.overall_misses::total                  123                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     25835135                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     45298896                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       71134031                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     25835135                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     45298896                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        71134031                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     25835135                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     45298896                       # number of overall miss cycles
system.l27.overall_miss_latency::total       71134031                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           29                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          491                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                520                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          120                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              120                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           29                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          494                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 523                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           29                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          494                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                523                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.965517                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.193483                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.236538                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.965517                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.192308                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.235182                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.965517                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.192308                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.235182                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 922683.392857                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 476830.484211                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 578325.455285                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 922683.392857                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 476830.484211                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 578325.455285                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 922683.392857                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 476830.484211                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 578325.455285                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  73                       # number of writebacks
system.l27.writebacks::total                       73                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           28                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data           95                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             123                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           28                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data           95                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              123                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           28                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data           95                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             123                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     23822191                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     38472580                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     62294771                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     23822191                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     38472580                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     62294771                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     23822191                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     38472580                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     62294771                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.193483                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.236538                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.965517                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.192308                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.235182                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.965517                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.192308                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.235182                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 850792.535714                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 404974.526316                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 506461.552846                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 850792.535714                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 404974.526316                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 506461.552846                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 850792.535714                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 404974.526316                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 506461.552846                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               501.762330                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132866                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1494288.577689                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.762330                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          489                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020452                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.783654                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.804106                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124936                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124936                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124936                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124936                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124936                       # number of overall hits
system.cpu0.icache.overall_hits::total         124936                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      9071776                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      9071776                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      9071776                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      9071776                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      9071776                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      9071776                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124954                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124954                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124954                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124954                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124954                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124954                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 503987.555556                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 503987.555556                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 503987.555556                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 503987.555556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 503987.555556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 503987.555556                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      7327078                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      7327078                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      7327078                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      7327078                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      7327078                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      7327078                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 563621.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 563621.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 563621.384615                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 563621.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 563621.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 563621.384615                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  1089                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               125036244                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  1345                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              92963.750186                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   190.055843                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    65.944157                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.742406                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.257594                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        94901                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          94901                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        76403                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         76403                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          156                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          156                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          152                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       171304                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          171304                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       171304                       # number of overall hits
system.cpu0.dcache.overall_hits::total         171304                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2505                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2505                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          494                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          494                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2999                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2999                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2999                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2999                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    794445170                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    794445170                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    226196228                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    226196228                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1020641398                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1020641398                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1020641398                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1020641398                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97406                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97406                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       174303                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       174303                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       174303                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       174303                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.025717                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.025717                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.006424                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.006424                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017206                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017206                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017206                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017206                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 317143.780439                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 317143.780439                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 457887.101215                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 457887.101215                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 340327.241747                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 340327.241747                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 340327.241747                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 340327.241747                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          546                       # number of writebacks
system.cpu0.dcache.writebacks::total              546                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1473                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1473                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          437                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          437                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1910                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1910                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1910                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1910                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         1032                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1032                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           57                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           57                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         1089                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1089                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         1089                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1089                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    299517327                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    299517327                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     26408191                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     26408191                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    325925518                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    325925518                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    325925518                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    325925518                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.010595                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010595                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000741                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000741                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.006248                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006248                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.006248                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006248                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 290229.968023                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 290229.968023                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 463301.596491                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 463301.596491                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 299288.813590                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 299288.813590                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 299288.813590                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 299288.813590                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               499.668286                       # Cycle average of tags in use
system.cpu1.icache.total_refs               746422285                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1480996.597222                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    24.668286                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.039533                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.800750                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       142609                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         142609                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       142609                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          142609                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       142609                       # number of overall hits
system.cpu1.icache.overall_hits::total         142609                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.cpu1.icache.overall_misses::total           37                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     33718276                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     33718276                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     33718276                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     33718276                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     33718276                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     33718276                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       142646                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       142646                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       142646                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       142646                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       142646                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       142646                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000259                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000259                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000259                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000259                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000259                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000259                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 911304.756757                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 911304.756757                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 911304.756757                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 911304.756757                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 911304.756757                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 911304.756757                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           29                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           29                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     28865879                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     28865879                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     28865879                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     28865879                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     28865879                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     28865879                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000203                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000203                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000203                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000203                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 995375.137931                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 995375.137931                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 995375.137931                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 995375.137931                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 995375.137931                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 995375.137931                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   497                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               112779391                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   753                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              149773.427623                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   163.993328                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    92.006672                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.640599                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.359401                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        96665                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          96665                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        80776                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         80776                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          195                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          195                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          194                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       177441                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          177441                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       177441                       # number of overall hits
system.cpu1.dcache.overall_hits::total         177441                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1591                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1591                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           14                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1605                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1605                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1605                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1605                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    280364448                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    280364448                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1161506                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1161506                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    281525954                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    281525954                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    281525954                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    281525954                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        98256                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        98256                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        80790                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        80790                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          194                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          194                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       179046                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       179046                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       179046                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       179046                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016192                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016192                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000173                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000173                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008964                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008964                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008964                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008964                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 176219.011942                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 176219.011942                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 82964.714286                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82964.714286                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 175405.578816                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 175405.578816                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 175405.578816                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 175405.578816                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          120                       # number of writebacks
system.cpu1.dcache.writebacks::total              120                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1097                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1097                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           11                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1108                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1108                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1108                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1108                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          494                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          494                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          497                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          497                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          497                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          497                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     78957961                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     78957961                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     79150261                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     79150261                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     79150261                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     79150261                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005028                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005028                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002776                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002776                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002776                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002776                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 159833.929150                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 159833.929150                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 159256.058350                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 159256.058350                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 159256.058350                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 159256.058350                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               468.265979                       # Cycle average of tags in use
system.cpu2.icache.total_refs               749871328                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   478                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1568768.468619                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.265979                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.021260                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.750426                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       144853                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         144853                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       144853                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          144853                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       144853                       # number of overall hits
system.cpu2.icache.overall_hits::total         144853                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           31                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           31                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           31                       # number of overall misses
system.cpu2.icache.overall_misses::total           31                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     44825739                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     44825739                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     44825739                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     44825739                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     44825739                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     44825739                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       144884                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       144884                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       144884                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       144884                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       144884                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       144884                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000214                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000214                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000214                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000214                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000214                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000214                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1445991.580645                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1445991.580645                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1445991.580645                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1445991.580645                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1445991.580645                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1445991.580645                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           23                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           23                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           23                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     27861447                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     27861447                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     27861447                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     27861447                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     27861447                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     27861447                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000159                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000159                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000159                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000159                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1211367.260870                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1211367.260870                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1211367.260870                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1211367.260870                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1211367.260870                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1211367.260870                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   387                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               108881887                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   643                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              169334.194401                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   125.112768                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   130.887232                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.488722                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.511278                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       114464                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         114464                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        84047                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         84047                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          210                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          210                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          204                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       198511                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          198511                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       198511                       # number of overall hits
system.cpu2.dcache.overall_hits::total         198511                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          990                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          990                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           12                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1002                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1002                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1002                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1002                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    124410439                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    124410439                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1078403                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1078403                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    125488842                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    125488842                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    125488842                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    125488842                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       115454                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       115454                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        84059                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        84059                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          204                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          204                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       199513                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       199513                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       199513                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       199513                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008575                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008575                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000143                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000143                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005022                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005022                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005022                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005022                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 125667.110101                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 125667.110101                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 89866.916667                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 89866.916667                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 125238.365269                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 125238.365269                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 125238.365269                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 125238.365269                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          103                       # number of writebacks
system.cpu2.dcache.writebacks::total              103                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          606                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          606                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            9                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          615                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          615                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          615                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          615                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          384                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          384                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          387                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          387                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          387                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          387                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     48471466                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     48471466                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       208437                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       208437                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     48679903                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     48679903                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     48679903                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     48679903                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003326                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003326                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001940                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001940                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001940                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001940                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 126227.776042                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 126227.776042                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        69479                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        69479                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 125787.863049                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 125787.863049                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 125787.863049                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 125787.863049                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.844876                       # Cycle average of tags in use
system.cpu3.icache.total_refs               746984040                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1506016.209677                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.844876                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022187                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794623                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       139428                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         139428                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       139428                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          139428                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       139428                       # number of overall hits
system.cpu3.icache.overall_hits::total         139428                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     10581607                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     10581607                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     10581607                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     10581607                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     10581607                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     10581607                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       139449                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       139449                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       139449                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       139449                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       139449                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       139449                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000151                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000151                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000151                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000151                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000151                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000151                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 503886.047619                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 503886.047619                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 503886.047619                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 503886.047619                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 503886.047619                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 503886.047619                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6915633                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6915633                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6915633                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6915633                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6915633                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6915633                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 493973.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 493973.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 493973.785714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 493973.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 493973.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 493973.785714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   563                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               117730535                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   819                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              143749.126984                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   171.432295                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    84.567705                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.669657                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.330343                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        96310                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          96310                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        80976                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         80976                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          193                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          193                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          186                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       177286                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          177286                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       177286                       # number of overall hits
system.cpu3.dcache.overall_hits::total         177286                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1952                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1952                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          148                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2100                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2100                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2100                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2100                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    432740167                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    432740167                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     61898253                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     61898253                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    494638420                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    494638420                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    494638420                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    494638420                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        98262                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        98262                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        81124                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        81124                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       179386                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       179386                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       179386                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       179386                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.019865                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019865                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.001824                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001824                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011707                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011707                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011707                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011707                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 221690.659324                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 221690.659324                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 418231.439189                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 418231.439189                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 235542.104762                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 235542.104762                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 235542.104762                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 235542.104762                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1016596                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 203319.200000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          243                       # number of writebacks
system.cpu3.dcache.writebacks::total              243                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1389                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1389                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          148                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          148                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1537                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1537                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1537                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1537                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          563                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          563                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          563                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          563                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          563                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          563                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     95411438                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     95411438                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     95411438                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     95411438                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     95411438                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     95411438                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005730                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005730                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003138                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003138                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003138                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003138                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 169469.694494                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 169469.694494                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 169469.694494                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 169469.694494                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 169469.694494                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 169469.694494                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               495.841284                       # Cycle average of tags in use
system.cpu4.icache.total_refs               746983958                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1506016.044355                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    13.841284                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.022182                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.794617                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       139346                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         139346                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       139346                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          139346                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       139346                       # number of overall hits
system.cpu4.icache.overall_hits::total         139346                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           25                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           25                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           25                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            25                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           25                       # number of overall misses
system.cpu4.icache.overall_misses::total           25                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     13523615                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     13523615                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     13523615                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     13523615                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     13523615                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     13523615                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       139371                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       139371                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       139371                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       139371                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       139371                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       139371                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000179                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000179                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000179                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000179                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000179                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000179                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 540944.600000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 540944.600000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 540944.600000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 540944.600000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 540944.600000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 540944.600000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      8500782                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      8500782                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      8500782                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      8500782                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      8500782                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      8500782                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 607198.714286                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 607198.714286                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 607198.714286                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 607198.714286                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 607198.714286                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 607198.714286                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   568                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               117730699                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   824                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              142877.061893                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   171.810012                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    84.189988                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.671133                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.328867                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        96421                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          96421                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        81030                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         81030                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          192                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          192                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          186                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       177451                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          177451                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       177451                       # number of overall hits
system.cpu4.dcache.overall_hits::total         177451                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1966                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1966                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          132                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          132                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2098                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2098                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2098                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2098                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    431308256                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    431308256                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     66051654                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     66051654                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    497359910                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    497359910                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    497359910                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    497359910                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        98387                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        98387                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        81162                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        81162                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       179549                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       179549                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       179549                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       179549                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.019982                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.019982                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.001626                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.001626                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011685                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011685                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011685                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011685                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 219383.650051                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 219383.650051                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 500391.318182                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 500391.318182                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 237063.827455                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 237063.827455                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 237063.827455                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 237063.827455                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets      1024843                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 256210.750000                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          246                       # number of writebacks
system.cpu4.dcache.writebacks::total              246                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1398                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1398                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          132                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          132                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1530                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1530                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1530                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1530                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          568                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          568                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          568                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          568                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          568                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          568                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     93972686                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     93972686                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     93972686                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     93972686                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     93972686                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     93972686                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.005773                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005773                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003163                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003163                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003163                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003163                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 165444.869718                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 165444.869718                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 165444.869718                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 165444.869718                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 165444.869718                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 165444.869718                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               556.604568                       # Cycle average of tags in use
system.cpu5.icache.total_refs               765415158                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1374174.430880                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    13.604568                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          543                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.021802                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.870192                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.891995                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       134260                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         134260                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       134260                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          134260                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       134260                       # number of overall hits
system.cpu5.icache.overall_hits::total         134260                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           17                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           17                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           17                       # number of overall misses
system.cpu5.icache.overall_misses::total           17                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8377538                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8377538                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8377538                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8377538                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8377538                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8377538                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       134277                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       134277                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       134277                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       134277                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       134277                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       134277                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000127                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000127                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000127                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000127                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000127                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000127                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 492796.352941                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 492796.352941                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 492796.352941                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 492796.352941                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 492796.352941                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 492796.352941                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            3                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            3                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            3                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      7546414                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      7546414                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      7546414                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      7546414                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      7546414                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      7546414                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 539029.571429                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 539029.571429                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 539029.571429                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 539029.571429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 539029.571429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 539029.571429                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   890                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               287924986                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1146                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              251243.443281                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   102.693750                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   153.306250                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.401147                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.598853                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       344427                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         344427                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       187837                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        187837                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           93                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           93                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           92                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           92                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       532264                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          532264                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       532264                       # number of overall hits
system.cpu5.dcache.overall_hits::total         532264                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         3199                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         3199                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         3199                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          3199                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         3199                       # number of overall misses
system.cpu5.dcache.overall_misses::total         3199                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    810617827                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    810617827                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    810617827                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    810617827                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    810617827                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    810617827                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       347626                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       347626                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       187837                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       187837                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           93                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           93                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       535463                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       535463                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       535463                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       535463                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009202                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009202                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005974                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005974                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005974                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005974                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 253397.257580                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 253397.257580                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 253397.257580                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 253397.257580                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 253397.257580                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 253397.257580                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          233                       # number of writebacks
system.cpu5.dcache.writebacks::total              233                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         2309                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         2309                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         2309                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         2309                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         2309                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         2309                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          890                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          890                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          890                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          890                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          890                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          890                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    206375802                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    206375802                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    206375802                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    206375802                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    206375802                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    206375802                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001662                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001662                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001662                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001662                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 231882.923596                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 231882.923596                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 231882.923596                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 231882.923596                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 231882.923596                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 231882.923596                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               498.940468                       # Cycle average of tags in use
system.cpu6.icache.total_refs               746422258                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1483940.870775                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    23.940468                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.038366                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.799584                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       142582                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         142582                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       142582                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          142582                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       142582                       # number of overall hits
system.cpu6.icache.overall_hits::total         142582                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.cpu6.icache.overall_misses::total           36                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     31572406                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     31572406                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     31572406                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     31572406                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     31572406                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     31572406                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       142618                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       142618                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       142618                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       142618                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       142618                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       142618                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000252                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000252                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000252                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000252                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000252                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000252                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 877011.277778                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 877011.277778                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 877011.277778                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 877011.277778                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 877011.277778                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 877011.277778                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            8                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     26424705                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     26424705                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     26424705                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     26424705                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     26424705                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     26424705                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000196                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000196                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000196                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000196                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 943739.464286                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 943739.464286                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 943739.464286                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 943739.464286                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 943739.464286                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 943739.464286                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   495                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               112778857                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   751                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              150171.580559                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   163.963514                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    92.036486                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.640482                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.359518                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        96306                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          96306                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        80601                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         80601                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          195                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          195                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          194                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       176907                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          176907                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       176907                       # number of overall hits
system.cpu6.dcache.overall_hits::total         176907                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1598                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1598                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           14                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1612                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1612                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1612                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1612                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    275572030                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    275572030                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      1160224                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1160224                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    276732254                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    276732254                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    276732254                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    276732254                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        97904                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        97904                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        80615                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        80615                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          194                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          194                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       178519                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       178519                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       178519                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       178519                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.016322                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.016322                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000174                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000174                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.009030                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.009030                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.009030                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.009030                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 172448.078849                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 172448.078849                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 82873.142857                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 82873.142857                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 171670.132754                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 171670.132754                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 171670.132754                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 171670.132754                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          120                       # number of writebacks
system.cpu6.dcache.writebacks::total              120                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1106                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1106                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           11                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1117                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1117                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1117                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1117                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          492                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          492                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          495                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          495                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          495                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          495                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     73684596                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     73684596                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     73876896                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     73876896                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     73876896                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     73876896                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.005025                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.005025                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002773                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002773                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002773                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002773                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 149765.439024                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 149765.439024                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 149246.254545                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 149246.254545                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 149246.254545                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 149246.254545                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               499.680616                       # Cycle average of tags in use
system.cpu7.icache.total_refs               746421985                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1480996.001984                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    24.680616                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.039552                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.800770                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       142309                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         142309                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       142309                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          142309                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       142309                       # number of overall hits
system.cpu7.icache.overall_hits::total         142309                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           40                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           40                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           40                       # number of overall misses
system.cpu7.icache.overall_misses::total           40                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     32006870                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     32006870                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     32006870                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     32006870                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     32006870                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     32006870                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       142349                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       142349                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       142349                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       142349                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       142349                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       142349                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000281                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000281                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000281                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000281                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000281                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000281                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 800171.750000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 800171.750000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 800171.750000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 800171.750000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 800171.750000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 800171.750000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           29                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           29                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     26162503                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     26162503                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     26162503                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     26162503                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     26162503                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     26162503                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000204                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000204                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000204                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000204                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 902155.275862                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 902155.275862                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 902155.275862                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 902155.275862                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 902155.275862                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 902155.275862                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   494                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               112778642                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   750                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              150371.522667                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   163.707367                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    92.292633                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.639482                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.360518                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        96191                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          96191                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        80501                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         80501                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          195                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          195                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          194                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       176692                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          176692                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       176692                       # number of overall hits
system.cpu7.dcache.overall_hits::total         176692                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1585                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1585                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           14                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1599                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1599                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1599                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1599                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    291390517                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    291390517                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1156395                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1156395                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    292546912                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    292546912                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    292546912                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    292546912                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        97776                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        97776                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        80515                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        80515                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          194                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          194                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       178291                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       178291                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       178291                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       178291                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.016211                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.016211                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000174                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000174                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008968                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008968                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008968                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008968                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 183842.597476                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 183842.597476                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 82599.642857                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 82599.642857                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 182956.167605                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 182956.167605                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 182956.167605                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 182956.167605                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          120                       # number of writebacks
system.cpu7.dcache.writebacks::total              120                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1094                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1094                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           11                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1105                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1105                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1105                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1105                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          491                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          491                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          494                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          494                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          494                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          494                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     71829509                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     71829509                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     72021809                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     72021809                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     72021809                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     72021809                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.005022                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.005022                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002771                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002771                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002771                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002771                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 146292.279022                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 146292.279022                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 145793.135628                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 145793.135628                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 145793.135628                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 145793.135628                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
