#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jun 19 22:02:07 2022
# Process ID: 17692
# Current directory: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3724 C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Lite\polynomial\polynomial.xpr
# Log file: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/vivado.log
# Journal file: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial'
INFO: [Project 1-313] Project file moved from 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Polynomial/polynomial' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/ip_repo/polynomial_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 822.238 ; gain = 187.258
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:polynomial_ip:1.0 - polynomial_ip_0
Successfully read diagram <design_acc> from BD file <C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 992.492 ; gain = 48.699
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_polynomial_ip_0_0/design_acc_polynomial_ip_0_0.dcp' for cell 'design_acc_i/polynomial_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_processing_system7_0_0/design_acc_processing_system7_0_0.dcp' for cell 'design_acc_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_rst_ps7_0_100M_0/design_acc_rst_ps7_0_100M_0.dcp' for cell 'design_acc_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0.dcp' for cell 'design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 130 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_processing_system7_0_0/design_acc_processing_system7_0_0.xdc] for cell 'design_acc_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_processing_system7_0_0/design_acc_processing_system7_0_0.xdc] for cell 'design_acc_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_rst_ps7_0_100M_0/design_acc_rst_ps7_0_100M_0_board.xdc] for cell 'design_acc_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_rst_ps7_0_100M_0/design_acc_rst_ps7_0_100M_0_board.xdc] for cell 'design_acc_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_rst_ps7_0_100M_0/design_acc_rst_ps7_0_100M_0.xdc] for cell 'design_acc_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_rst_ps7_0_100M_0/design_acc_rst_ps7_0_100M_0.xdc] for cell 'design_acc_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1379.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 1520.254 ; gain = 515.848
report_utilization -name utilization_1
close_design
launch_sdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/design_acc_wrapper.sysdef C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf

launch_sdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 20 02:10:46 2022...
