
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 469.004 ; gain = 181.602
Command: read_checkpoint -auto_incremental -incremental D:/SEU/cpu_f/cpu/cpu.srcs/utils_1/imports/synth_1/CU.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/SEU/cpu_f/cpu/cpu.srcs/utils_1/imports/synth_1/CU.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19972
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1332.934 ; gain = 440.703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'CU' [D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/new/CU.v:24]
INFO: [Synth 8-6157] synthesizing module 'CM' [D:/SEU/cpu_f/cpu/cpu.runs/synth_1/.Xil/Vivado-24228-wuxuan/realtime/CM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'CM' (0#1) [D:/SEU/cpu_f/cpu/cpu.runs/synth_1/.Xil/Vivado-24228-wuxuan/realtime/CM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'CU' (0#1) [D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/new/CU.v:24]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'BR' [D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/new/BR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BR' (0#1) [D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/new/BR.v:23]
INFO: [Synth 8-6157] synthesizing module 'MAR' [D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/new/MAR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (0#1) [D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/new/MAR.v:23]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IR' (0#1) [D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6157] synthesizing module 'MBR' [D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/new/MBR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MBR' (0#1) [D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/new/MBR.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'ACC' [D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/new/ACC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ACC' (0#1) [D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/new/ACC.v:23]
INFO: [Synth 8-6157] synthesizing module 'display' [D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/new/display.v:15]
INFO: [Synth 8-226] default block is never used [D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/new/display.v:34]
INFO: [Synth 8-6155] done synthesizing module 'display' (0#1) [D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/new/display.v:15]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/SEU/cpu_f/cpu/cpu.runs/synth_1/.Xil/Vivado-24228-wuxuan/realtime/memory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [D:/SEU/cpu_f/cpu/cpu.runs/synth_1/.Xil/Vivado-24228-wuxuan/realtime/memory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-6014] Unused sequential element display_index_reg was removed.  [D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/new/display.v:61]
WARNING: [Synth 8-7129] Port c_in[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1445.695 ; gain = 553.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1445.695 ; gain = 553.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1445.695 ; gain = 553.465
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1445.695 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/SEU/cpu_f/cpu/cpu.gen/sources_1/ip/CM/CM/CM_in_context.xdc] for cell 'u_CU/cm'
Finished Parsing XDC File [d:/SEU/cpu_f/cpu/cpu.gen/sources_1/ip/CM/CM/CM_in_context.xdc] for cell 'u_CU/cm'
Parsing XDC File [d:/SEU/cpu_f/cpu/cpu.gen/sources_1/ip/memory/memory/memory_in_context.xdc] for cell 'u_memory'
Finished Parsing XDC File [d:/SEU/cpu_f/cpu/cpu.gen/sources_1/ip/memory/memory/memory_in_context.xdc] for cell 'u_memory'
Parsing XDC File [D:/SEU/cpu_f/cpu/cpu.srcs/constrs_1/new/cpu_con.xdc]
Finished Parsing XDC File [D:/SEU/cpu_f/cpu/cpu.srcs/constrs_1/new/cpu_con.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/SEU/cpu_f/cpu/cpu.srcs/constrs_1/new/cpu_con.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1545.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1545.547 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_memory' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_CU/cm' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1545.570 ; gain = 653.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1545.570 ; gain = 653.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u_CU/cm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_memory. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1545.570 ; gain = 653.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1545.570 ; gain = 653.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   8 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   8 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
	  11 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP alu_reg0, operation Mode is: A*B.
DSP Report: operator alu_reg0 is absorbed into DSP alu_reg0.
WARNING: [Synth 8-7129] Port c_in[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1545.570 ; gain = 653.340
---------------------------------------------------------------------------------
 Sort Area is  alu_reg0_0 : 0 0 : 1937 1937 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1545.570 ; gain = 653.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1545.570 ; gain = 653.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1545.570 ; gain = 653.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1545.570 ; gain = 653.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1545.570 ; gain = 653.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1545.570 ; gain = 653.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1545.570 ; gain = 653.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1545.570 ; gain = 653.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1545.570 ; gain = 653.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A'*B''      | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |memory        |         1|
|2     |CM            |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CM      |     1|
|2     |memory  |     1|
|3     |BUFG    |     1|
|4     |CARRY4  |    72|
|5     |DSP48E1 |     1|
|6     |LUT1    |     3|
|7     |LUT2    |   110|
|8     |LUT3    |   320|
|9     |LUT4    |    94|
|10    |LUT5    |    45|
|11    |LUT6    |   100|
|12    |MUXF7   |     1|
|13    |FDRE    |   163|
|14    |FDSE    |     4|
|15    |IBUF    |     2|
|16    |OBUF    |    16|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1545.570 ; gain = 653.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1545.570 ; gain = 553.465
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1545.570 ; gain = 653.340
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1545.570 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1545.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Synth Design complete | Checksum: 73dd65a3
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1545.570 ; gain = 1063.391
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1545.570 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/SEU/cpu_f/cpu/cpu.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 31 11:36:12 2024...
