// Seed: 286341091
module module_0 (
    input  tri  id_0,
    input  wire id_1,
    input  tri  id_2,
    output wand id_3,
    input  wire id_4,
    input  tri1 id_5,
    output tri0 module_0
);
  wire  id_8;
  uwire id_9;
  always @(id_8 < 1 or posedge 1) begin
    id_9 = 1 == 1;
    id_9 = 1;
  end
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output wand id_2,
    input supply1 id_3,
    output tri1 id_4,
    input wire id_5,
    output wire id_6
    , id_8
);
  always disable id_9;
  module_0(
      id_3, id_1, id_1, id_2, id_5, id_3, id_6
  );
endmodule
