# Compile of alu_tb.sv was successful.
# Compile of dat_mem_tb.sv was successful.
# Compile of top_level_tb.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.dat_mem_tb work.dat_mem
# vsim -gui work.dat_mem_tb work.dat_mem 
# Start time: 10:20:35 on Jun 08,2024
# Loading sv_std.std
# Loading work.dat_mem_tb
# Loading work.dat_mem
# ** Error: (vsim-3063) Port 'done' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /dat_mem_tb/uut File: C:/Users/Max/Documents/GitHub/141architecture/testbenches/dat_mem_tb.sv Line: 16
# ** Error: (vsim-3043) Unresolved reference to 'wr_addr'.
#    Time: 0 ps  Iteration: 0  Instance: /dat_mem_tb/uut File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 19
# Error loading design
# End time: 10:20:36 on Jun 08,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 3
vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator
# vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator 
# Start time: 10:23:36 on Jun 08,2024
# Loading sv_std.std
# Loading work.top_level_tb
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.Accumulator
# Loading work.control
# Loading work.instr_ROM
# Loading work.alu
# Loading work.reg_file
# Loading work.dat_mem
# ** Error: (vsim-3043) Unresolved reference to 'absjump_en'.
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 136
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'target'. The port definition is at: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/tl/pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'target'. The port definition is at: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC_LUT.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/tl/pl1 File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'rd_addrA'. The port definition is at: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/tl/rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'rd_addrB'. The port definition is at: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/tl/rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'wr_addr'. The port definition is at: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/tl/rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 110
# ** Error (suppressible): (vsim-3389) Port 'done' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/tl/dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'dat_out'. The port definition is at: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/tl/dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 122
# ** Error: (vsim-3043) Unresolved reference to 'wr_addr'.
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/tl/dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 19
# Error loading design
# End time: 10:23:36 on Jun 08,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 7
