// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tiled_conv_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_wt_AWVALID,
        m_axi_wt_AWREADY,
        m_axi_wt_AWADDR,
        m_axi_wt_AWID,
        m_axi_wt_AWLEN,
        m_axi_wt_AWSIZE,
        m_axi_wt_AWBURST,
        m_axi_wt_AWLOCK,
        m_axi_wt_AWCACHE,
        m_axi_wt_AWPROT,
        m_axi_wt_AWQOS,
        m_axi_wt_AWREGION,
        m_axi_wt_AWUSER,
        m_axi_wt_WVALID,
        m_axi_wt_WREADY,
        m_axi_wt_WDATA,
        m_axi_wt_WSTRB,
        m_axi_wt_WLAST,
        m_axi_wt_WID,
        m_axi_wt_WUSER,
        m_axi_wt_ARVALID,
        m_axi_wt_ARREADY,
        m_axi_wt_ARADDR,
        m_axi_wt_ARID,
        m_axi_wt_ARLEN,
        m_axi_wt_ARSIZE,
        m_axi_wt_ARBURST,
        m_axi_wt_ARLOCK,
        m_axi_wt_ARCACHE,
        m_axi_wt_ARPROT,
        m_axi_wt_ARQOS,
        m_axi_wt_ARREGION,
        m_axi_wt_ARUSER,
        m_axi_wt_RVALID,
        m_axi_wt_RREADY,
        m_axi_wt_RDATA,
        m_axi_wt_RLAST,
        m_axi_wt_RID,
        m_axi_wt_RFIFONUM,
        m_axi_wt_RUSER,
        m_axi_wt_RRESP,
        m_axi_wt_BVALID,
        m_axi_wt_BREADY,
        m_axi_wt_BRESP,
        m_axi_wt_BID,
        m_axi_wt_BUSER,
        sext_ln76,
        conv_wt_buf_V_address0,
        conv_wt_buf_V_ce0,
        conv_wt_buf_V_we0,
        conv_wt_buf_V_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_wt_AWVALID;
input   m_axi_wt_AWREADY;
output  [63:0] m_axi_wt_AWADDR;
output  [0:0] m_axi_wt_AWID;
output  [31:0] m_axi_wt_AWLEN;
output  [2:0] m_axi_wt_AWSIZE;
output  [1:0] m_axi_wt_AWBURST;
output  [1:0] m_axi_wt_AWLOCK;
output  [3:0] m_axi_wt_AWCACHE;
output  [2:0] m_axi_wt_AWPROT;
output  [3:0] m_axi_wt_AWQOS;
output  [3:0] m_axi_wt_AWREGION;
output  [0:0] m_axi_wt_AWUSER;
output   m_axi_wt_WVALID;
input   m_axi_wt_WREADY;
output  [15:0] m_axi_wt_WDATA;
output  [1:0] m_axi_wt_WSTRB;
output   m_axi_wt_WLAST;
output  [0:0] m_axi_wt_WID;
output  [0:0] m_axi_wt_WUSER;
output   m_axi_wt_ARVALID;
input   m_axi_wt_ARREADY;
output  [63:0] m_axi_wt_ARADDR;
output  [0:0] m_axi_wt_ARID;
output  [31:0] m_axi_wt_ARLEN;
output  [2:0] m_axi_wt_ARSIZE;
output  [1:0] m_axi_wt_ARBURST;
output  [1:0] m_axi_wt_ARLOCK;
output  [3:0] m_axi_wt_ARCACHE;
output  [2:0] m_axi_wt_ARPROT;
output  [3:0] m_axi_wt_ARQOS;
output  [3:0] m_axi_wt_ARREGION;
output  [0:0] m_axi_wt_ARUSER;
input   m_axi_wt_RVALID;
output   m_axi_wt_RREADY;
input  [15:0] m_axi_wt_RDATA;
input   m_axi_wt_RLAST;
input  [0:0] m_axi_wt_RID;
input  [9:0] m_axi_wt_RFIFONUM;
input  [0:0] m_axi_wt_RUSER;
input  [1:0] m_axi_wt_RRESP;
input   m_axi_wt_BVALID;
output   m_axi_wt_BREADY;
input  [1:0] m_axi_wt_BRESP;
input  [0:0] m_axi_wt_BID;
input  [0:0] m_axi_wt_BUSER;
input  [62:0] sext_ln76;
output  [6:0] conv_wt_buf_V_address0;
output   conv_wt_buf_V_ce0;
output  [13:0] conv_wt_buf_V_we0;
output  [111:0] conv_wt_buf_V_d0;

reg ap_idle;
reg m_axi_wt_RREADY;
reg conv_wt_buf_V_ce0;
reg[13:0] conv_wt_buf_V_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln76_reg_607;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln76_fu_195_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    wt_blk_n_R;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln79_fu_213_p2;
reg   [0:0] icmp_ln79_reg_611;
wire   [0:0] xor_ln76_fu_219_p2;
reg   [0:0] xor_ln76_reg_619;
wire   [0:0] icmp_ln82_fu_225_p2;
reg   [0:0] icmp_ln82_reg_624;
wire   [0:0] and_ln76_1_fu_231_p2;
reg   [0:0] and_ln76_1_reg_629;
wire   [0:0] or_ln79_fu_237_p2;
reg   [0:0] or_ln79_reg_635;
wire   [6:0] add_ln87_fu_393_p2;
reg   [6:0] add_ln87_reg_641;
wire   [2:0] select_ln82_fu_438_p3;
reg   [2:0] select_ln82_reg_647;
wire   [6:0] select_ln82_1_fu_454_p3;
reg   [6:0] select_ln82_1_reg_652;
reg   [15:0] wt_addr_read_reg_657;
reg   [3:0] udiv_reg_662;
reg    ap_condition_exit_pp0_iter1_stage0;
wire   [63:0] zext_ln87_4_fu_525_p1;
reg   [2:0] kw_fu_102;
wire   [2:0] add_ln85_fu_480_p2;
wire    ap_loop_init;
reg   [2:0] kh_fu_106;
wire   [2:0] select_ln82_2_fu_462_p3;
reg   [5:0] indvar_flatten_fu_110;
wire   [5:0] select_ln82_3_fu_249_p3;
reg   [5:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [1:0] c_fu_114;
wire   [1:0] select_ln79_1_fu_382_p3;
reg   [7:0] indvar_flatten207_fu_118;
wire   [7:0] select_ln79_3_fu_263_p3;
reg   [7:0] ap_sig_allocacmp_indvar_flatten207_load;
reg   [2:0] f_fu_122;
wire   [2:0] select_ln76_1_fu_325_p3;
reg   [9:0] indvar_flatten235_fu_126;
wire   [9:0] add_ln76_1_fu_201_p2;
reg   [9:0] ap_sig_allocacmp_indvar_flatten235_load;
wire   [13:0] shl_ln87_2_fu_546_p2;
wire   [5:0] add_ln82_1_fu_243_p2;
wire   [7:0] add_ln79_1_fu_257_p2;
wire   [2:0] add_ln76_fu_312_p2;
wire   [4:0] tmp_1_fu_336_p3;
wire   [5:0] zext_ln87_1_fu_344_p1;
wire   [5:0] zext_ln87_fu_332_p1;
wire   [5:0] sub_ln87_fu_348_p2;
wire   [0:0] icmp_ln85_fu_358_p2;
wire   [1:0] select_ln76_fu_318_p3;
wire   [1:0] add_ln79_fu_369_p2;
wire  signed [6:0] sext_ln79_fu_354_p1;
wire   [6:0] zext_ln87_2_fu_389_p1;
wire   [6:0] tmp_s_fu_295_p3;
wire   [0:0] xor_ln79_fu_406_p2;
wire   [0:0] and_ln76_fu_364_p2;
wire   [0:0] or_ln79_1_fu_411_p2;
wire   [2:0] select_ln79_fu_375_p3;
wire   [0:0] and_ln79_fu_416_p2;
wire   [0:0] or_ln82_fu_428_p2;
wire   [0:0] or_ln82_1_fu_433_p2;
wire   [2:0] add_ln82_fu_422_p2;
wire   [6:0] p_mid1_fu_446_p3;
wire   [6:0] select_ln79_2_fu_399_p3;
wire   [6:0] shl_ln87_fu_506_p2;
wire   [6:0] sub_ln87_1_fu_511_p2;
wire   [6:0] zext_ln87_3_fu_516_p1;
wire   [6:0] add_ln87_1_fu_519_p2;
wire   [111:0] zext_ln87_6_fu_533_p1;
wire   [111:0] zext_ln87_5_fu_530_p1;
wire   [13:0] zext_ln87_7_fu_543_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

tiled_conv_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            c_fu_114 <= 2'd0;
        end else if (((icmp_ln76_reg_607 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            c_fu_114 <= select_ln79_1_fu_382_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            f_fu_122 <= 3'd0;
        end else if (((icmp_ln76_reg_607 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            f_fu_122 <= select_ln76_1_fu_325_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln76_fu_195_p2 == 1'd0))) begin
            indvar_flatten207_fu_118 <= select_ln79_3_fu_263_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten207_fu_118 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln76_fu_195_p2 == 1'd0))) begin
            indvar_flatten235_fu_126 <= add_ln76_1_fu_201_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten235_fu_126 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln76_fu_195_p2 == 1'd0))) begin
            indvar_flatten_fu_110 <= select_ln82_3_fu_249_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_110 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            kh_fu_106 <= 3'd0;
        end else if (((icmp_ln76_reg_607 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            kh_fu_106 <= select_ln82_2_fu_462_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            kw_fu_102 <= 3'd0;
        end else if (((icmp_ln76_reg_607 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            kw_fu_102 <= add_ln85_fu_480_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln76_reg_607 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln87_reg_641 <= add_ln87_fu_393_p2;
        select_ln82_1_reg_652[6 : 4] <= select_ln82_1_fu_454_p3[6 : 4];
        select_ln82_reg_647 <= select_ln82_fu_438_p3;
        udiv_reg_662 <= {{select_ln82_1_fu_454_p3[6:3]}};
        wt_addr_read_reg_657 <= m_axi_wt_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln76_fu_195_p2 == 1'd0))) begin
        and_ln76_1_reg_629 <= and_ln76_1_fu_231_p2;
        icmp_ln79_reg_611 <= icmp_ln79_fu_213_p2;
        icmp_ln82_reg_624 <= icmp_ln82_fu_225_p2;
        or_ln79_reg_635 <= or_ln79_fu_237_p2;
        xor_ln76_reg_619 <= xor_ln76_fu_219_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln76_reg_607 <= icmp_ln76_fu_195_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln76_fu_195_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln76_reg_607 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten207_load = 8'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten207_load = indvar_flatten207_fu_118;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten235_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten235_load = indvar_flatten235_fu_126;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 6'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_110;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        conv_wt_buf_V_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        conv_wt_buf_V_we0 = shl_ln87_2_fu_546_p2;
    end else begin
        conv_wt_buf_V_we0 = 14'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln76_reg_607 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axi_wt_RREADY = 1'b1;
    end else begin
        m_axi_wt_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln76_reg_607 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        wt_blk_n_R = m_axi_wt_RVALID;
    end else begin
        wt_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln76_1_fu_201_p2 = (ap_sig_allocacmp_indvar_flatten235_load + 10'd1);

assign add_ln76_fu_312_p2 = (f_fu_122 + 3'd1);

assign add_ln79_1_fu_257_p2 = (ap_sig_allocacmp_indvar_flatten207_load + 8'd1);

assign add_ln79_fu_369_p2 = (select_ln76_fu_318_p3 + 2'd1);

assign add_ln82_1_fu_243_p2 = (ap_sig_allocacmp_indvar_flatten_load + 6'd1);

assign add_ln82_fu_422_p2 = (select_ln79_fu_375_p3 + 3'd1);

assign add_ln85_fu_480_p2 = (select_ln82_fu_438_p3 + 3'd1);

assign add_ln87_1_fu_519_p2 = (sub_ln87_1_fu_511_p2 + zext_ln87_3_fu_516_p1);

assign add_ln87_fu_393_p2 = ($signed(sext_ln79_fu_354_p1) + $signed(zext_ln87_2_fu_389_p1));

assign and_ln76_1_fu_231_p2 = (xor_ln76_fu_219_p2 & icmp_ln82_fu_225_p2);

assign and_ln76_fu_364_p2 = (xor_ln76_reg_619 & icmp_ln85_fu_358_p2);

assign and_ln79_fu_416_p2 = (or_ln79_1_fu_411_p2 & and_ln76_fu_364_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln76_reg_607 == 1'd0) & (m_axi_wt_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln76_reg_607 == 1'd0) & (m_axi_wt_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((icmp_ln76_reg_607 == 1'd0) & (m_axi_wt_RVALID == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign conv_wt_buf_V_address0 = zext_ln87_4_fu_525_p1;

assign conv_wt_buf_V_d0 = zext_ln87_6_fu_533_p1 << zext_ln87_5_fu_530_p1;

assign icmp_ln76_fu_195_p2 = ((ap_sig_allocacmp_indvar_flatten235_load == 10'd588) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_213_p2 = ((ap_sig_allocacmp_indvar_flatten207_load == 8'd147) ? 1'b1 : 1'b0);

assign icmp_ln82_fu_225_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 6'd49) ? 1'b1 : 1'b0);

assign icmp_ln85_fu_358_p2 = ((kw_fu_102 == 3'd7) ? 1'b1 : 1'b0);

assign m_axi_wt_ARADDR = 64'd0;

assign m_axi_wt_ARBURST = 2'd0;

assign m_axi_wt_ARCACHE = 4'd0;

assign m_axi_wt_ARID = 1'd0;

assign m_axi_wt_ARLEN = 32'd0;

assign m_axi_wt_ARLOCK = 2'd0;

assign m_axi_wt_ARPROT = 3'd0;

assign m_axi_wt_ARQOS = 4'd0;

assign m_axi_wt_ARREGION = 4'd0;

assign m_axi_wt_ARSIZE = 3'd0;

assign m_axi_wt_ARUSER = 1'd0;

assign m_axi_wt_ARVALID = 1'b0;

assign m_axi_wt_AWADDR = 64'd0;

assign m_axi_wt_AWBURST = 2'd0;

assign m_axi_wt_AWCACHE = 4'd0;

assign m_axi_wt_AWID = 1'd0;

assign m_axi_wt_AWLEN = 32'd0;

assign m_axi_wt_AWLOCK = 2'd0;

assign m_axi_wt_AWPROT = 3'd0;

assign m_axi_wt_AWQOS = 4'd0;

assign m_axi_wt_AWREGION = 4'd0;

assign m_axi_wt_AWSIZE = 3'd0;

assign m_axi_wt_AWUSER = 1'd0;

assign m_axi_wt_AWVALID = 1'b0;

assign m_axi_wt_BREADY = 1'b0;

assign m_axi_wt_WDATA = 16'd0;

assign m_axi_wt_WID = 1'd0;

assign m_axi_wt_WLAST = 1'b0;

assign m_axi_wt_WSTRB = 2'd0;

assign m_axi_wt_WUSER = 1'd0;

assign m_axi_wt_WVALID = 1'b0;

assign or_ln79_1_fu_411_p2 = (xor_ln79_fu_406_p2 | icmp_ln79_reg_611);

assign or_ln79_fu_237_p2 = (icmp_ln79_fu_213_p2 | and_ln76_1_fu_231_p2);

assign or_ln82_1_fu_433_p2 = (or_ln82_fu_428_p2 | icmp_ln79_reg_611);

assign or_ln82_fu_428_p2 = (and_ln79_fu_416_p2 | and_ln76_1_reg_629);

assign p_mid1_fu_446_p3 = {{add_ln82_fu_422_p2}, {4'd0}};

assign select_ln76_1_fu_325_p3 = ((icmp_ln79_reg_611[0:0] == 1'b1) ? add_ln76_fu_312_p2 : f_fu_122);

assign select_ln76_fu_318_p3 = ((icmp_ln79_reg_611[0:0] == 1'b1) ? 2'd0 : c_fu_114);

assign select_ln79_1_fu_382_p3 = ((and_ln76_1_reg_629[0:0] == 1'b1) ? add_ln79_fu_369_p2 : select_ln76_fu_318_p3);

assign select_ln79_2_fu_399_p3 = ((or_ln79_reg_635[0:0] == 1'b1) ? 7'd0 : tmp_s_fu_295_p3);

assign select_ln79_3_fu_263_p3 = ((icmp_ln79_fu_213_p2[0:0] == 1'b1) ? 8'd1 : add_ln79_1_fu_257_p2);

assign select_ln79_fu_375_p3 = ((or_ln79_reg_635[0:0] == 1'b1) ? 3'd0 : kh_fu_106);

assign select_ln82_1_fu_454_p3 = ((and_ln79_fu_416_p2[0:0] == 1'b1) ? p_mid1_fu_446_p3 : select_ln79_2_fu_399_p3);

assign select_ln82_2_fu_462_p3 = ((and_ln79_fu_416_p2[0:0] == 1'b1) ? add_ln82_fu_422_p2 : select_ln79_fu_375_p3);

assign select_ln82_3_fu_249_p3 = ((or_ln79_fu_237_p2[0:0] == 1'b1) ? 6'd1 : add_ln82_1_fu_243_p2);

assign select_ln82_fu_438_p3 = ((or_ln82_1_fu_433_p2[0:0] == 1'b1) ? 3'd0 : kw_fu_102);

assign sext_ln79_fu_354_p1 = $signed(sub_ln87_fu_348_p2);

assign shl_ln87_2_fu_546_p2 = 14'd3 << zext_ln87_7_fu_543_p1;

assign shl_ln87_fu_506_p2 = add_ln87_reg_641 << 7'd3;

assign sub_ln87_1_fu_511_p2 = (shl_ln87_fu_506_p2 - add_ln87_reg_641);

assign sub_ln87_fu_348_p2 = (zext_ln87_1_fu_344_p1 - zext_ln87_fu_332_p1);

assign tmp_1_fu_336_p3 = {{select_ln76_1_fu_325_p3}, {2'd0}};

assign tmp_s_fu_295_p3 = {{kh_fu_106}, {4'd0}};

assign xor_ln76_fu_219_p2 = (icmp_ln79_fu_213_p2 ^ 1'd1);

assign xor_ln79_fu_406_p2 = (icmp_ln82_reg_624 ^ 1'd1);

assign zext_ln87_1_fu_344_p1 = tmp_1_fu_336_p3;

assign zext_ln87_2_fu_389_p1 = select_ln79_1_fu_382_p3;

assign zext_ln87_3_fu_516_p1 = select_ln82_reg_647;

assign zext_ln87_4_fu_525_p1 = add_ln87_1_fu_519_p2;

assign zext_ln87_5_fu_530_p1 = select_ln82_1_reg_652;

assign zext_ln87_6_fu_533_p1 = wt_addr_read_reg_657;

assign zext_ln87_7_fu_543_p1 = udiv_reg_662;

assign zext_ln87_fu_332_p1 = select_ln76_1_fu_325_p3;

always @ (posedge ap_clk) begin
    select_ln82_1_reg_652[3:0] <= 4'b0000;
end

endmodule //tiled_conv_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
