{
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "clk",
    "CLOCK_PERIOD": 50,
    "BASE_SDC_FILE": "dir::src/uart_ctrl.sdc",
    "PNR_SDC_FILE": "dir::src/uart_ctrl.sdc",
    "//": "Design type",
    "DESIGN_IS_CORE": true,
    "//": "Synthesis",
    "SYNTH_FLAT_TOP": 1,
    "SYNTH_STRATEGY": "AREA 1",
    "//": "Floorplanning",
    "DIE_AREA": "0 0 1500 1500",
    "CORE_AREA": "0 0 1400 1400",
    "FP_SIZING": "absolute",
    "FP_CORE_UTIL": 95,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "RUN_DRT": 1,
    "//": "Placement",
    "PL_TARGET_DENSITY": 0.8,
    "//": "Run Thread",
    "ROUTING_CORES": 10,
    "KLAYOUT_DRC_THREADS": 10
}
