\hypertarget{struct_d_m_a___init_type_def}{}\section{D\+M\+A\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_d_m_a___init_type_def}\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}


D\+MA Init structure definition.  




{\ttfamily \#include $<$stm32f10x\+\_\+dma.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_d_m_a___init_type_def_a9721c2839c7744899a3297b3e9bf623e}{D\+M\+A\+\_\+\+Peripheral\+Base\+Addr}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_d_m_a___init_type_def_a5e260bb85f55c8a4c9d06302ce9ccc4c}{D\+M\+A\+\_\+\+Memory\+Base\+Addr}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_d_m_a___init_type_def_ac4f02c3e52ba64d558678dd22df044cd}{D\+M\+A\+\_\+\+D\+IR}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_d_m_a___init_type_def_ad402531bd12f654106223c2c113d678c}{D\+M\+A\+\_\+\+Buffer\+Size}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_d_m_a___init_type_def_a5da3ba0fe5ae5560cef992c86c129376}{D\+M\+A\+\_\+\+Peripheral\+Inc}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_d_m_a___init_type_def_a980fa522d1f161bce5d0ebc853cf0c24}{D\+M\+A\+\_\+\+Memory\+Inc}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_d_m_a___init_type_def_a4419f4e44f37a950ab35a1d0cc9c4b5c}{D\+M\+A\+\_\+\+Peripheral\+Data\+Size}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_d_m_a___init_type_def_a2bd79633728a62e6622dade595a44ab9}{D\+M\+A\+\_\+\+Memory\+Data\+Size}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_d_m_a___init_type_def_a873fb281046edcce6e9d11b9299a34c8}{D\+M\+A\+\_\+\+Mode}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_d_m_a___init_type_def_a79b5663e6dd33a46a7662e97b0b01f5d}{D\+M\+A\+\_\+\+Priority}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_d_m_a___init_type_def_ae206a1c2552ed78d856fc790e9a955f4}{D\+M\+A\+\_\+\+M2M}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_d_m_a___init_type_def_a232af556de7c2eec9a82d448730bd86d}{D\+M\+A\+\_\+\+Peripheral\+Base\+Addr}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_d_m_a___init_type_def_a41e7d463f0cfbcedf3170d7d27d088df}{D\+M\+A\+\_\+\+Memory\+Base\+Addr}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_d_m_a___init_type_def_a91b47435ccf4a40efa97bbbe631789e1}{D\+M\+A\+\_\+\+D\+IR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_d_m_a___init_type_def_a999df57215b28b3b1b3b6836c4952ca5}{D\+M\+A\+\_\+\+Buffer\+Size}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_d_m_a___init_type_def_ad4d427790f9a089ca0257a358fc263c2}{D\+M\+A\+\_\+\+Peripheral\+Inc}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_d_m_a___init_type_def_aaf69c680a297ec01a2ed613289e691a1}{D\+M\+A\+\_\+\+Memory\+Inc}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_d_m_a___init_type_def_afb46aaadfb80a7e19277c868bd252554}{D\+M\+A\+\_\+\+Peripheral\+Data\+Size}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_d_m_a___init_type_def_a74bb71921c4d198d6cf1979c120f694f}{D\+M\+A\+\_\+\+Memory\+Data\+Size}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_d_m_a___init_type_def_a8adbe6f3e46471d109afaa3111dce220}{D\+M\+A\+\_\+\+Mode}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_d_m_a___init_type_def_ab9a17bd51778478cbd728c868206dca0}{D\+M\+A\+\_\+\+Priority}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_d_m_a___init_type_def_a57944cc447e6fcde4e9aa6229d3b4c5d}{D\+M\+A\+\_\+\+M2M}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+MA Init structure definition. 

Definition at line 26 of file stm32f10x\+\_\+dma.\+h.



\subsection{Member Data Documentation}
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Buffer\+Size@{D\+M\+A\+\_\+\+Buffer\+Size}}
\index{D\+M\+A\+\_\+\+Buffer\+Size@{D\+M\+A\+\_\+\+Buffer\+Size}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+Buffer\+Size}{DMA_BufferSize}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} D\+M\+A\+\_\+\+Init\+Type\+Def\+::\+D\+M\+A\+\_\+\+Buffer\+Size}\hypertarget{struct_d_m_a___init_type_def_ad402531bd12f654106223c2c113d678c}{}\label{struct_d_m_a___init_type_def_ad402531bd12f654106223c2c113d678c}
Specifies the buffer size, in data unit, of the specified Channel. The data unit is equal to the configuration set in D\+M\+A\+\_\+\+Peripheral\+Data\+Size or D\+M\+A\+\_\+\+Memory\+Data\+Size members depending in the transfer direction. 

Definition at line 31 of file stm32f10x\+\_\+dma.\+h.

\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Buffer\+Size@{D\+M\+A\+\_\+\+Buffer\+Size}}
\index{D\+M\+A\+\_\+\+Buffer\+Size@{D\+M\+A\+\_\+\+Buffer\+Size}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+Buffer\+Size}{DMA_BufferSize}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} D\+M\+A\+\_\+\+Init\+Type\+Def\+::\+D\+M\+A\+\_\+\+Buffer\+Size}\hypertarget{struct_d_m_a___init_type_def_a999df57215b28b3b1b3b6836c4952ca5}{}\label{struct_d_m_a___init_type_def_a999df57215b28b3b1b3b6836c4952ca5}
Specifies the buffer size, in data unit, of the specified Channel. The data unit is equal to the configuration set in D\+M\+A\+\_\+\+Peripheral\+Data\+Size or D\+M\+A\+\_\+\+Memory\+Data\+Size members depending in the transfer direction. 

Definition at line 59 of file stm32f10x\+\_\+dma.\+h.

\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+D\+IR@{D\+M\+A\+\_\+\+D\+IR}}
\index{D\+M\+A\+\_\+\+D\+IR@{D\+M\+A\+\_\+\+D\+IR}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+D\+IR}{DMA_DIR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} D\+M\+A\+\_\+\+Init\+Type\+Def\+::\+D\+M\+A\+\_\+\+D\+IR}\hypertarget{struct_d_m_a___init_type_def_ac4f02c3e52ba64d558678dd22df044cd}{}\label{struct_d_m_a___init_type_def_ac4f02c3e52ba64d558678dd22df044cd}
Specifies if the peripheral is the source or destination. This parameter can be a value of \hyperlink{group___d_m_a__data__transfer__direction}{D\+M\+A\+\_\+data\+\_\+transfer\+\_\+direction} 

Definition at line 30 of file stm32f10x\+\_\+dma.\+h.

\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+D\+IR@{D\+M\+A\+\_\+\+D\+IR}}
\index{D\+M\+A\+\_\+\+D\+IR@{D\+M\+A\+\_\+\+D\+IR}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+D\+IR}{DMA_DIR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} D\+M\+A\+\_\+\+Init\+Type\+Def\+::\+D\+M\+A\+\_\+\+D\+IR}\hypertarget{struct_d_m_a___init_type_def_a91b47435ccf4a40efa97bbbe631789e1}{}\label{struct_d_m_a___init_type_def_a91b47435ccf4a40efa97bbbe631789e1}
Specifies if the peripheral is the source or destination. This parameter can be a value of \hyperlink{group___d_m_a__data__transfer__direction}{D\+M\+A\+\_\+data\+\_\+transfer\+\_\+direction} 

Definition at line 56 of file stm32f10x\+\_\+dma.\+h.

\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+M2M@{D\+M\+A\+\_\+\+M2M}}
\index{D\+M\+A\+\_\+\+M2M@{D\+M\+A\+\_\+\+M2M}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+M2M}{DMA_M2M}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} D\+M\+A\+\_\+\+Init\+Type\+Def\+::\+D\+M\+A\+\_\+\+M2M}\hypertarget{struct_d_m_a___init_type_def_ae206a1c2552ed78d856fc790e9a955f4}{}\label{struct_d_m_a___init_type_def_ae206a1c2552ed78d856fc790e9a955f4}
Specifies if the D\+M\+Ay Channelx will be used in memory-\/to-\/memory transfer. This parameter can be a value of \hyperlink{group___d_m_a__memory__to__memory}{D\+M\+A\+\_\+memory\+\_\+to\+\_\+memory} 

Definition at line 38 of file stm32f10x\+\_\+dma.\+h.

\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+M2M@{D\+M\+A\+\_\+\+M2M}}
\index{D\+M\+A\+\_\+\+M2M@{D\+M\+A\+\_\+\+M2M}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+M2M}{DMA_M2M}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} D\+M\+A\+\_\+\+Init\+Type\+Def\+::\+D\+M\+A\+\_\+\+M2M}\hypertarget{struct_d_m_a___init_type_def_a57944cc447e6fcde4e9aa6229d3b4c5d}{}\label{struct_d_m_a___init_type_def_a57944cc447e6fcde4e9aa6229d3b4c5d}
Specifies if the D\+M\+Ay Channelx will be used in memory-\/to-\/memory transfer. This parameter can be a value of \hyperlink{group___d_m_a__memory__to__memory}{D\+M\+A\+\_\+memory\+\_\+to\+\_\+memory} 

Definition at line 83 of file stm32f10x\+\_\+dma.\+h.

\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Memory\+Base\+Addr@{D\+M\+A\+\_\+\+Memory\+Base\+Addr}}
\index{D\+M\+A\+\_\+\+Memory\+Base\+Addr@{D\+M\+A\+\_\+\+Memory\+Base\+Addr}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+Memory\+Base\+Addr}{DMA_MemoryBaseAddr}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} D\+M\+A\+\_\+\+Init\+Type\+Def\+::\+D\+M\+A\+\_\+\+Memory\+Base\+Addr}\hypertarget{struct_d_m_a___init_type_def_a5e260bb85f55c8a4c9d06302ce9ccc4c}{}\label{struct_d_m_a___init_type_def_a5e260bb85f55c8a4c9d06302ce9ccc4c}
Specifies the memory base address for D\+M\+Ay Channelx. 

Definition at line 29 of file stm32f10x\+\_\+dma.\+h.

\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Memory\+Base\+Addr@{D\+M\+A\+\_\+\+Memory\+Base\+Addr}}
\index{D\+M\+A\+\_\+\+Memory\+Base\+Addr@{D\+M\+A\+\_\+\+Memory\+Base\+Addr}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+Memory\+Base\+Addr}{DMA_MemoryBaseAddr}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} D\+M\+A\+\_\+\+Init\+Type\+Def\+::\+D\+M\+A\+\_\+\+Memory\+Base\+Addr}\hypertarget{struct_d_m_a___init_type_def_a41e7d463f0cfbcedf3170d7d27d088df}{}\label{struct_d_m_a___init_type_def_a41e7d463f0cfbcedf3170d7d27d088df}
Specifies the memory base address for D\+M\+Ay Channelx. 

Definition at line 54 of file stm32f10x\+\_\+dma.\+h.

\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Memory\+Data\+Size@{D\+M\+A\+\_\+\+Memory\+Data\+Size}}
\index{D\+M\+A\+\_\+\+Memory\+Data\+Size@{D\+M\+A\+\_\+\+Memory\+Data\+Size}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+Memory\+Data\+Size}{DMA_MemoryDataSize}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} D\+M\+A\+\_\+\+Init\+Type\+Def\+::\+D\+M\+A\+\_\+\+Memory\+Data\+Size}\hypertarget{struct_d_m_a___init_type_def_a2bd79633728a62e6622dade595a44ab9}{}\label{struct_d_m_a___init_type_def_a2bd79633728a62e6622dade595a44ab9}
Specifies the Memory data width. This parameter can be a value of \hyperlink{group___d_m_a__memory__data__size}{D\+M\+A\+\_\+memory\+\_\+data\+\_\+size} 

Definition at line 35 of file stm32f10x\+\_\+dma.\+h.

\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Memory\+Data\+Size@{D\+M\+A\+\_\+\+Memory\+Data\+Size}}
\index{D\+M\+A\+\_\+\+Memory\+Data\+Size@{D\+M\+A\+\_\+\+Memory\+Data\+Size}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+Memory\+Data\+Size}{DMA_MemoryDataSize}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} D\+M\+A\+\_\+\+Init\+Type\+Def\+::\+D\+M\+A\+\_\+\+Memory\+Data\+Size}\hypertarget{struct_d_m_a___init_type_def_a74bb71921c4d198d6cf1979c120f694f}{}\label{struct_d_m_a___init_type_def_a74bb71921c4d198d6cf1979c120f694f}
Specifies the Memory data width. This parameter can be a value of \hyperlink{group___d_m_a__memory__data__size}{D\+M\+A\+\_\+memory\+\_\+data\+\_\+size} 

Definition at line 72 of file stm32f10x\+\_\+dma.\+h.

\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Memory\+Inc@{D\+M\+A\+\_\+\+Memory\+Inc}}
\index{D\+M\+A\+\_\+\+Memory\+Inc@{D\+M\+A\+\_\+\+Memory\+Inc}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+Memory\+Inc}{DMA_MemoryInc}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} D\+M\+A\+\_\+\+Init\+Type\+Def\+::\+D\+M\+A\+\_\+\+Memory\+Inc}\hypertarget{struct_d_m_a___init_type_def_a980fa522d1f161bce5d0ebc853cf0c24}{}\label{struct_d_m_a___init_type_def_a980fa522d1f161bce5d0ebc853cf0c24}
Specifies whether the memory address register is incremented or not. This parameter can be a value of \hyperlink{group___d_m_a__memory__incremented__mode}{D\+M\+A\+\_\+memory\+\_\+incremented\+\_\+mode} 

Definition at line 33 of file stm32f10x\+\_\+dma.\+h.

\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Memory\+Inc@{D\+M\+A\+\_\+\+Memory\+Inc}}
\index{D\+M\+A\+\_\+\+Memory\+Inc@{D\+M\+A\+\_\+\+Memory\+Inc}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+Memory\+Inc}{DMA_MemoryInc}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} D\+M\+A\+\_\+\+Init\+Type\+Def\+::\+D\+M\+A\+\_\+\+Memory\+Inc}\hypertarget{struct_d_m_a___init_type_def_aaf69c680a297ec01a2ed613289e691a1}{}\label{struct_d_m_a___init_type_def_aaf69c680a297ec01a2ed613289e691a1}
Specifies whether the memory address register is incremented or not. This parameter can be a value of \hyperlink{group___d_m_a__memory__incremented__mode}{D\+M\+A\+\_\+memory\+\_\+incremented\+\_\+mode} 

Definition at line 66 of file stm32f10x\+\_\+dma.\+h.

\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Mode@{D\+M\+A\+\_\+\+Mode}}
\index{D\+M\+A\+\_\+\+Mode@{D\+M\+A\+\_\+\+Mode}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+Mode}{DMA_Mode}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} D\+M\+A\+\_\+\+Init\+Type\+Def\+::\+D\+M\+A\+\_\+\+Mode}\hypertarget{struct_d_m_a___init_type_def_a873fb281046edcce6e9d11b9299a34c8}{}\label{struct_d_m_a___init_type_def_a873fb281046edcce6e9d11b9299a34c8}
Specifies the operation mode of the D\+M\+Ay Channelx. This parameter can be a value of \hyperlink{group___d_m_a__circular__normal__mode}{D\+M\+A\+\_\+circular\+\_\+normal\+\_\+mode}. \begin{DoxyNote}{Note}
\+: The circular buffer mode cannot be used if the memory-\/to-\/memory data transfer is configured on the selected Channel 
\end{DoxyNote}


Definition at line 36 of file stm32f10x\+\_\+dma.\+h.

\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Mode@{D\+M\+A\+\_\+\+Mode}}
\index{D\+M\+A\+\_\+\+Mode@{D\+M\+A\+\_\+\+Mode}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+Mode}{DMA_Mode}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} D\+M\+A\+\_\+\+Init\+Type\+Def\+::\+D\+M\+A\+\_\+\+Mode}\hypertarget{struct_d_m_a___init_type_def_a8adbe6f3e46471d109afaa3111dce220}{}\label{struct_d_m_a___init_type_def_a8adbe6f3e46471d109afaa3111dce220}
Specifies the operation mode of the D\+M\+Ay Channelx. This parameter can be a value of \hyperlink{group___d_m_a__circular__normal__mode}{D\+M\+A\+\_\+circular\+\_\+normal\+\_\+mode}. \begin{DoxyNote}{Note}
\+: The circular buffer mode cannot be used if the memory-\/to-\/memory data transfer is configured on the selected Channel 
\end{DoxyNote}


Definition at line 75 of file stm32f10x\+\_\+dma.\+h.

\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Peripheral\+Base\+Addr@{D\+M\+A\+\_\+\+Peripheral\+Base\+Addr}}
\index{D\+M\+A\+\_\+\+Peripheral\+Base\+Addr@{D\+M\+A\+\_\+\+Peripheral\+Base\+Addr}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+Peripheral\+Base\+Addr}{DMA_PeripheralBaseAddr}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} D\+M\+A\+\_\+\+Init\+Type\+Def\+::\+D\+M\+A\+\_\+\+Peripheral\+Base\+Addr}\hypertarget{struct_d_m_a___init_type_def_a9721c2839c7744899a3297b3e9bf623e}{}\label{struct_d_m_a___init_type_def_a9721c2839c7744899a3297b3e9bf623e}
Specifies the peripheral base address for D\+M\+Ay Channelx. 

Definition at line 28 of file stm32f10x\+\_\+dma.\+h.

\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Peripheral\+Base\+Addr@{D\+M\+A\+\_\+\+Peripheral\+Base\+Addr}}
\index{D\+M\+A\+\_\+\+Peripheral\+Base\+Addr@{D\+M\+A\+\_\+\+Peripheral\+Base\+Addr}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+Peripheral\+Base\+Addr}{DMA_PeripheralBaseAddr}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} D\+M\+A\+\_\+\+Init\+Type\+Def\+::\+D\+M\+A\+\_\+\+Peripheral\+Base\+Addr}\hypertarget{struct_d_m_a___init_type_def_a232af556de7c2eec9a82d448730bd86d}{}\label{struct_d_m_a___init_type_def_a232af556de7c2eec9a82d448730bd86d}
Specifies the peripheral base address for D\+M\+Ay Channelx. 

Definition at line 52 of file stm32f10x\+\_\+dma.\+h.

\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Peripheral\+Data\+Size@{D\+M\+A\+\_\+\+Peripheral\+Data\+Size}}
\index{D\+M\+A\+\_\+\+Peripheral\+Data\+Size@{D\+M\+A\+\_\+\+Peripheral\+Data\+Size}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+Peripheral\+Data\+Size}{DMA_PeripheralDataSize}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} D\+M\+A\+\_\+\+Init\+Type\+Def\+::\+D\+M\+A\+\_\+\+Peripheral\+Data\+Size}\hypertarget{struct_d_m_a___init_type_def_a4419f4e44f37a950ab35a1d0cc9c4b5c}{}\label{struct_d_m_a___init_type_def_a4419f4e44f37a950ab35a1d0cc9c4b5c}
Specifies the Peripheral data width. This parameter can be a value of \hyperlink{group___d_m_a__peripheral__data__size}{D\+M\+A\+\_\+peripheral\+\_\+data\+\_\+size} 

Definition at line 34 of file stm32f10x\+\_\+dma.\+h.

\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Peripheral\+Data\+Size@{D\+M\+A\+\_\+\+Peripheral\+Data\+Size}}
\index{D\+M\+A\+\_\+\+Peripheral\+Data\+Size@{D\+M\+A\+\_\+\+Peripheral\+Data\+Size}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+Peripheral\+Data\+Size}{DMA_PeripheralDataSize}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} D\+M\+A\+\_\+\+Init\+Type\+Def\+::\+D\+M\+A\+\_\+\+Peripheral\+Data\+Size}\hypertarget{struct_d_m_a___init_type_def_afb46aaadfb80a7e19277c868bd252554}{}\label{struct_d_m_a___init_type_def_afb46aaadfb80a7e19277c868bd252554}
Specifies the Peripheral data width. This parameter can be a value of \hyperlink{group___d_m_a__peripheral__data__size}{D\+M\+A\+\_\+peripheral\+\_\+data\+\_\+size} 

Definition at line 69 of file stm32f10x\+\_\+dma.\+h.

\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Peripheral\+Inc@{D\+M\+A\+\_\+\+Peripheral\+Inc}}
\index{D\+M\+A\+\_\+\+Peripheral\+Inc@{D\+M\+A\+\_\+\+Peripheral\+Inc}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+Peripheral\+Inc}{DMA_PeripheralInc}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} D\+M\+A\+\_\+\+Init\+Type\+Def\+::\+D\+M\+A\+\_\+\+Peripheral\+Inc}\hypertarget{struct_d_m_a___init_type_def_a5da3ba0fe5ae5560cef992c86c129376}{}\label{struct_d_m_a___init_type_def_a5da3ba0fe5ae5560cef992c86c129376}
Specifies whether the Peripheral address register is incremented or not. This parameter can be a value of \hyperlink{group___d_m_a__peripheral__incremented__mode}{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode} 

Definition at line 32 of file stm32f10x\+\_\+dma.\+h.

\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Peripheral\+Inc@{D\+M\+A\+\_\+\+Peripheral\+Inc}}
\index{D\+M\+A\+\_\+\+Peripheral\+Inc@{D\+M\+A\+\_\+\+Peripheral\+Inc}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+Peripheral\+Inc}{DMA_PeripheralInc}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} D\+M\+A\+\_\+\+Init\+Type\+Def\+::\+D\+M\+A\+\_\+\+Peripheral\+Inc}\hypertarget{struct_d_m_a___init_type_def_ad4d427790f9a089ca0257a358fc263c2}{}\label{struct_d_m_a___init_type_def_ad4d427790f9a089ca0257a358fc263c2}
Specifies whether the Peripheral address register is incremented or not. This parameter can be a value of \hyperlink{group___d_m_a__peripheral__incremented__mode}{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode} 

Definition at line 63 of file stm32f10x\+\_\+dma.\+h.

\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Priority@{D\+M\+A\+\_\+\+Priority}}
\index{D\+M\+A\+\_\+\+Priority@{D\+M\+A\+\_\+\+Priority}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+Priority}{DMA_Priority}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} D\+M\+A\+\_\+\+Init\+Type\+Def\+::\+D\+M\+A\+\_\+\+Priority}\hypertarget{struct_d_m_a___init_type_def_a79b5663e6dd33a46a7662e97b0b01f5d}{}\label{struct_d_m_a___init_type_def_a79b5663e6dd33a46a7662e97b0b01f5d}
Specifies the software priority for the D\+M\+Ay Channelx. This parameter can be a value of \hyperlink{group___d_m_a__priority__level}{D\+M\+A\+\_\+priority\+\_\+level} 

Definition at line 37 of file stm32f10x\+\_\+dma.\+h.

\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Priority@{D\+M\+A\+\_\+\+Priority}}
\index{D\+M\+A\+\_\+\+Priority@{D\+M\+A\+\_\+\+Priority}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+Priority}{DMA_Priority}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} D\+M\+A\+\_\+\+Init\+Type\+Def\+::\+D\+M\+A\+\_\+\+Priority}\hypertarget{struct_d_m_a___init_type_def_ab9a17bd51778478cbd728c868206dca0}{}\label{struct_d_m_a___init_type_def_ab9a17bd51778478cbd728c868206dca0}
Specifies the software priority for the D\+M\+Ay Channelx. This parameter can be a value of \hyperlink{group___d_m_a__priority__level}{D\+M\+A\+\_\+priority\+\_\+level} 

Definition at line 80 of file stm32f10x\+\_\+dma.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/agilefox/library/inc/\hyperlink{agilefox_2library_2inc_2stm32f10x__dma_8h}{stm32f10x\+\_\+dma.\+h}\end{DoxyCompactItemize}
