// Seed: 1632842014
`timescale 1ps / 1ps
`define pp_7 0
`define pp_8 0
module module_0 (
    output id_0,
    output reg id_1,
    input id_2,
    input id_3,
    input id_4,
    input logic id_5,
    input id_6
);
  always
    if (1)
      if (id_2) id_7;
      else if (id_7) id_1 <= id_3;
      else;
  logic id_8, id_9;
  logic id_10;
  assign id_10 = 1;
endmodule
`define pp_9 0
`default_nettype id_10
`define pp_11 0
