Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Apr  6 09:58:58 2022
| Host         : Ubuntu-ZBook-15-G2 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.042        0.000                      0                  255        0.131        0.000                      0                  255        0.539        0.000                       0                   186  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
sys_clk_pin     {0.000 20.833}       41.666          24.000          
  cEng_5xpixel  {0.000 1.347}        2.694           371.206         
  cEng_pixel    {0.000 6.735}        13.470          74.241          
  clk_feedback  {0.000 20.833}       41.666          24.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin          39.018        0.000                      0                   28        0.252        0.000                      0                   28       10.833        0.000                       0                    30  
  cEng_5xpixel                                                                                                                                                    0.539        0.000                       0                    10  
  cEng_pixel          5.042        0.000                      0                  227        0.131        0.000                      0                  227        5.755        0.000                       0                   144  
  clk_feedback                                                                                                                                                   40.417        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       39.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.018ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 2.034ns (76.691%)  route 0.618ns (23.309%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.538    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.782    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.116 r  count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.116    count_reg[24]_i_1_n_6
    SLICE_X65Y44         FDRE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[25]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y44         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[25]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -8.116    
  -------------------------------------------------------------------
                         slack                                 39.018    

Slack (MET) :             39.039ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 2.013ns (76.504%)  route 0.618ns (23.495%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.538    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.782    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.095 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.095    count_reg[24]_i_1_n_4
    SLICE_X65Y44         FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[27]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y44         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[27]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                 39.039    

Slack (MET) :             39.113ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 1.939ns (75.825%)  route 0.618ns (24.175%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.538    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.782    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.021 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.021    count_reg[24]_i_1_n_5
    SLICE_X65Y44         FDRE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[26]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y44         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[26]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                                 39.113    

Slack (MET) :             39.129ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 1.923ns (75.672%)  route 0.618ns (24.328%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.538    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.782    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.005 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.005    count_reg[24]_i_1_n_7
    SLICE_X65Y44         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y44         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[24]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                 39.129    

Slack (MET) :             39.132ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 1.920ns (75.644%)  route 0.618ns (24.356%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.538    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.002 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.002    count_reg[20]_i_1_n_6
    SLICE_X65Y43         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[21]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                 39.132    

Slack (MET) :             39.153ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 1.899ns (75.440%)  route 0.618ns (24.560%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.538    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.981 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.981    count_reg[20]_i_1_n_4
    SLICE_X65Y43         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[23]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.981    
  -------------------------------------------------------------------
                         slack                                 39.153    

Slack (MET) :             39.227ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 1.825ns (74.697%)  route 0.618ns (25.303%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.538    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.907 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.907    count_reg[20]_i_1_n_5
    SLICE_X65Y43         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[22]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.907    
  -------------------------------------------------------------------
                         slack                                 39.227    

Slack (MET) :             39.243ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 1.809ns (74.530%)  route 0.618ns (25.470%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.538    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.891 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.891    count_reg[20]_i_1_n_7
    SLICE_X65Y43         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[20]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 39.243    

Slack (MET) :             39.245ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 1.806ns (74.498%)  route 0.618ns (25.502%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 46.820 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.538    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.888 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.888    count_reg[16]_i_1_n_6
    SLICE_X65Y42         FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.521    46.820    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.287    47.107    
                         clock uncertainty           -0.035    47.071    
    SLICE_X65Y42         FDRE (Setup_fdre_C_D)        0.062    47.133    count_reg[17]
  -------------------------------------------------------------------
                         required time                         47.133    
                         arrival time                          -7.888    
  -------------------------------------------------------------------
                         slack                                 39.245    

Slack (MET) :             39.266ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.785ns (74.275%)  route 0.618ns (25.725%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 46.820 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.538    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.867 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.867    count_reg[16]_i_1_n_4
    SLICE_X65Y42         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.521    46.820    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.287    47.107    
                         clock uncertainty           -0.035    47.071    
    SLICE_X65Y42         FDRE (Setup_fdre_C_D)        0.062    47.133    count_reg[19]
  -------------------------------------------------------------------
                         required time                         47.133    
                         arrival time                          -7.867    
  -------------------------------------------------------------------
                         slack                                 39.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.897    count_reg_n_0_[11]
    SLICE_X65Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.005 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    count_reg[8]_i_1_n_4
    SLICE_X65Y40         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y40         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.897    count_reg_n_0_[15]
    SLICE_X65Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.005 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    count_reg[12]_i_1_n_4
    SLICE_X65Y41         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y41         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.897    count_reg_n_0_[19]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.005 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    count_reg[16]_i_1_n_4
    SLICE_X65Y42         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y42         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.597     1.649    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  count_reg[23]/Q
                         net (fo=1, routed)           0.108     1.898    count_reg_n_0_[23]
    SLICE_X65Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.006 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.006    count_reg[20]_i_1_n_4
    SLICE_X65Y43         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.868     2.174    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.525     1.649    
    SLICE_X65Y43         FDRE (Hold_fdre_C_D)         0.105     1.754    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.647    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.896    count_reg_n_0_[7]
    SLICE_X65Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.004 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.004    count_reg[4]_i_1_n_4
    SLICE_X65Y39         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.172    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.525     1.647    
    SLICE_X65Y39         FDRE (Hold_fdre_C_D)         0.105     1.752    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.894    count_reg_n_0_[12]
    SLICE_X65Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.009 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.009    count_reg[12]_i_1_n_7
    SLICE_X65Y41         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y41         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.894    count_reg_n_0_[16]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.009 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.009    count_reg[16]_i_1_n_7
    SLICE_X65Y42         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y42         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.597     1.649    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  count_reg[20]/Q
                         net (fo=1, routed)           0.105     1.895    count_reg_n_0_[20]
    SLICE_X65Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.010 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.010    count_reg[20]_i_1_n_7
    SLICE_X65Y43         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.868     2.174    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.525     1.649    
    SLICE_X65Y43         FDRE (Hold_fdre_C_D)         0.105     1.754    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.894    count_reg_n_0_[8]
    SLICE_X65Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.009 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.009    count_reg[8]_i_1_n_7
    SLICE_X65Y40         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y40         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.647    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.893    count_reg_n_0_[4]
    SLICE_X65Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.008 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.008    count_reg[4]_i_1_n_7
    SLICE_X65Y39         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.172    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.525     1.647    
    SLICE_X65Y39         FDRE (Hold_fdre_C_D)         0.105     1.752    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.666
Sources:            { CLK24MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         41.666      39.511     BUFGCTRL_X0Y16   CLK24MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y38     count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y40     count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y40     count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y41     count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y41     count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y41     count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y41     count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y42     count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       41.666      58.334     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y38     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y38     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[13]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y38     count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  cEng_5xpixel
  To Clock:  cEng_5xpixel

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.539ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cEng_5xpixel
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.539      BUFGCTRL_X0Y1    MMCM_clockEngine/CLK_5XPIXEL_I_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y46     dvid_1/SERDES_blue/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y45     dvid_1/SERDES_blue/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y80     dvid_1/SERDES_clock/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y79     dvid_1/SERDES_clock/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y40     dvid_1/SERDES_red/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y39     dvid_1/SERDES_red/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y76     dvid_1/SERDES_green/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y75     dvid_1/SERDES_green/OSERDESE2_slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  cEng_pixel
  To Clock:  cEng_pixel

Setup :            0  Failing Endpoints,  Worst Slack        5.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.755ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][vCounter][6]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TMDS_encoder_green/e_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        8.303ns  (logic 2.196ns (26.447%)  route 6.107ns (73.553%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.352ns = ( 21.822 - 13.470 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.638     8.887    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X64Y45         FDRE                                         r  Inst_vga_gen/queue_reg[15][vCounter][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.478     9.365 r  Inst_vga_gen/queue_reg[15][vCounter][6]/Q
                         net (fo=9, routed)           1.722    11.087    Inst_vga_gen/pixel_v[6]
    SLICE_X64Y62         LUT3 (Prop_lut3_I0_O)        0.318    11.405 r  Inst_vga_gen/dc_bias[3]_i_12/O
                         net (fo=1, routed)           0.620    12.025    Inst_vga_gen/dc_bias[3]_i_12_n_0
    SLICE_X64Y63         LUT6 (Prop_lut6_I4_O)        0.328    12.353 r  Inst_vga_gen/dc_bias[3]_i_3/O
                         net (fo=24, routed)          0.490    12.843    Inst_vga_gen/queue_reg[15][vCounter][0]_1
    SLICE_X63Y64         LUT5 (Prop_lut5_I4_O)        0.118    12.961 r  Inst_vga_gen/e[7]_i_2/O
                         net (fo=10, routed)          0.868    13.829    Inst_vga_gen/queue_reg[15][vCounter][6]_1
    SLICE_X63Y62         LUT6 (Prop_lut6_I2_O)        0.326    14.155 f  Inst_vga_gen/dc_bias[3]_i_20__0/O
                         net (fo=1, routed)           0.502    14.657    dvid_1/TMDS_encoder_green/e_reg[9]_0
    SLICE_X62Y62         LUT5 (Prop_lut5_I4_O)        0.124    14.781 r  dvid_1/TMDS_encoder_green/dc_bias[3]_i_6__0/O
                         net (fo=9, routed)           0.750    15.531    Inst_vga_gen/e_reg[1]
    SLICE_X65Y64         LUT3 (Prop_lut3_I1_O)        0.150    15.681 r  Inst_vga_gen/e[7]_i_3/O
                         net (fo=5, routed)           1.156    16.837    Inst_vga_gen/e[7]_i_3_n_0
    SLICE_X65Y63         LUT4 (Prop_lut4_I3_O)        0.354    17.191 r  Inst_vga_gen/e[2]_i_1__0/O
                         net (fo=1, routed)           0.000    17.191    dvid_1/TMDS_encoder_green/e_reg[2]_0
    SLICE_X65Y63         FDSE                                         r  dvid_1/TMDS_encoder_green/e_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.460    18.563    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.504    21.822    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X65Y63         FDSE                                         r  dvid_1/TMDS_encoder_green/e_reg[2]/C
                         clock pessimism              0.401    22.222    
                         clock uncertainty           -0.036    22.186    
    SLICE_X65Y63         FDSE (Setup_fdse_C_D)        0.047    22.233    dvid_1/TMDS_encoder_green/e_reg[2]
  -------------------------------------------------------------------
                         required time                         22.233    
                         arrival time                         -17.191    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.131ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][vCounter][6]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TMDS_encoder_green/e_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        8.101ns  (logic 2.168ns (26.763%)  route 5.933ns (73.237%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.352ns = ( 21.822 - 13.470 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.638     8.887    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X64Y45         FDRE                                         r  Inst_vga_gen/queue_reg[15][vCounter][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.478     9.365 r  Inst_vga_gen/queue_reg[15][vCounter][6]/Q
                         net (fo=9, routed)           1.722    11.087    Inst_vga_gen/pixel_v[6]
    SLICE_X64Y62         LUT3 (Prop_lut3_I0_O)        0.318    11.405 r  Inst_vga_gen/dc_bias[3]_i_12/O
                         net (fo=1, routed)           0.620    12.025    Inst_vga_gen/dc_bias[3]_i_12_n_0
    SLICE_X64Y63         LUT6 (Prop_lut6_I4_O)        0.328    12.353 r  Inst_vga_gen/dc_bias[3]_i_3/O
                         net (fo=24, routed)          0.490    12.843    Inst_vga_gen/queue_reg[15][vCounter][0]_1
    SLICE_X63Y64         LUT5 (Prop_lut5_I4_O)        0.118    12.961 r  Inst_vga_gen/e[7]_i_2/O
                         net (fo=10, routed)          0.868    13.829    Inst_vga_gen/queue_reg[15][vCounter][6]_1
    SLICE_X63Y62         LUT6 (Prop_lut6_I2_O)        0.326    14.155 f  Inst_vga_gen/dc_bias[3]_i_20__0/O
                         net (fo=1, routed)           0.502    14.657    dvid_1/TMDS_encoder_green/e_reg[9]_0
    SLICE_X62Y62         LUT5 (Prop_lut5_I4_O)        0.124    14.781 r  dvid_1/TMDS_encoder_green/dc_bias[3]_i_6__0/O
                         net (fo=9, routed)           0.750    15.531    Inst_vga_gen/e_reg[1]
    SLICE_X65Y64         LUT3 (Prop_lut3_I1_O)        0.150    15.681 r  Inst_vga_gen/e[7]_i_3/O
                         net (fo=5, routed)           0.651    16.332    Inst_vga_gen/e[7]_i_3_n_0
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326    16.658 r  Inst_vga_gen/e[0]_i_1__1/O
                         net (fo=1, routed)           0.330    16.988    dvid_1/TMDS_encoder_green/e_reg[0]_0
    SLICE_X63Y64         FDRE                                         r  dvid_1/TMDS_encoder_green/e_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.460    18.563    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.504    21.822    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X63Y64         FDRE                                         r  dvid_1/TMDS_encoder_green/e_reg[0]/C
                         clock pessimism              0.401    22.222    
                         clock uncertainty           -0.036    22.186    
    SLICE_X63Y64         FDRE (Setup_fdre_C_D)       -0.067    22.119    dvid_1/TMDS_encoder_green/e_reg[0]
  -------------------------------------------------------------------
                         required time                         22.119    
                         arrival time                         -16.988    
  -------------------------------------------------------------------
                         slack                                  5.131    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][vCounter][0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TMDS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 2.931ns (35.444%)  route 5.338ns (64.556%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.366ns = ( 21.835 - 13.470 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.638     8.887    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X64Y45         FDRE                                         r  Inst_vga_gen/queue_reg[15][vCounter][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     9.405 r  Inst_vga_gen/queue_reg[15][vCounter][0]/Q
                         net (fo=32, routed)          0.633    10.038    Inst_vga_gen/queue_reg[15][vCounter][0]_0[0]
    SLICE_X63Y43         LUT2 (Prop_lut2_I1_O)        0.124    10.162 r  Inst_vga_gen/e[0]_i_6/O
                         net (fo=1, routed)           0.000    10.162    Inst_vga_gen/e[0]_i_6_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.694 r  Inst_vga_gen/e_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.694    Inst_vga_gen/e_reg[0]_i_2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.028 f  Inst_vga_gen/dc_bias_reg[2]_i_11/O[1]
                         net (fo=15, routed)          1.203    12.231    Inst_vga_gen/queue_reg[15][hCounter][6]_2[5]
    SLICE_X62Y43         LUT6 (Prop_lut6_I0_O)        0.303    12.534 r  Inst_vga_gen/e[7]_i_7/O
                         net (fo=1, routed)           0.574    13.108    Inst_vga_gen/e[7]_i_7_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I4_O)        0.124    13.232 r  Inst_vga_gen/e[7]_i_3__0/O
                         net (fo=31, routed)          0.707    13.939    Inst_vga_gen/queue_reg[15][hCounter][6]_1
    SLICE_X60Y43         LUT5 (Prop_lut5_I4_O)        0.150    14.089 r  Inst_vga_gen/e[7]_i_2__0/O
                         net (fo=7, routed)           1.023    15.112    Inst_vga_gen/queue_reg[15][hCounter][6]_3
    SLICE_X59Y43         LUT6 (Prop_lut6_I2_O)        0.348    15.460 r  Inst_vga_gen/dc_bias[2]_i_20/O
                         net (fo=4, routed)           0.619    16.080    Inst_vga_gen/dc_bias[2]_i_20_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I2_O)        0.150    16.230 r  Inst_vga_gen/dc_bias[1]_i_4__1/O
                         net (fo=1, routed)           0.579    16.809    Inst_vga_gen/dc_bias[1]_i_4__1_n_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I3_O)        0.348    17.157 r  Inst_vga_gen/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    17.157    dvid_1/TMDS_encoder_blue/dc_bias_reg[3]_3[1]
    SLICE_X61Y42         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.460    18.563    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.517    21.835    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X61Y42         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[1]/C
                         clock pessimism              0.481    22.316    
                         clock uncertainty           -0.036    22.280    
    SLICE_X61Y42         FDRE (Setup_fdre_C_D)        0.029    22.309    dvid_1/TMDS_encoder_blue/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         22.309    
                         arrival time                         -17.157    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][vCounter][6]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TMDS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        7.815ns  (logic 2.420ns (30.965%)  route 5.395ns (69.035%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.351ns = ( 21.821 - 13.470 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.638     8.887    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X64Y45         FDRE                                         r  Inst_vga_gen/queue_reg[15][vCounter][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.478     9.365 r  Inst_vga_gen/queue_reg[15][vCounter][6]/Q
                         net (fo=9, routed)           1.722    11.087    Inst_vga_gen/pixel_v[6]
    SLICE_X64Y62         LUT3 (Prop_lut3_I0_O)        0.318    11.405 r  Inst_vga_gen/dc_bias[3]_i_12/O
                         net (fo=1, routed)           0.620    12.025    Inst_vga_gen/dc_bias[3]_i_12_n_0
    SLICE_X64Y63         LUT6 (Prop_lut6_I4_O)        0.328    12.353 r  Inst_vga_gen/dc_bias[3]_i_3/O
                         net (fo=24, routed)          0.490    12.843    Inst_vga_gen/queue_reg[15][vCounter][0]_1
    SLICE_X63Y64         LUT5 (Prop_lut5_I4_O)        0.118    12.961 r  Inst_vga_gen/e[7]_i_2/O
                         net (fo=10, routed)          0.832    13.793    Inst_vga_gen/queue_reg[15][vCounter][6]_1
    SLICE_X63Y63         LUT4 (Prop_lut4_I2_O)        0.352    14.145 f  Inst_vga_gen/dc_bias[0]_i_4__1/O
                         net (fo=7, routed)           0.852    14.997    dvid_1/TMDS_encoder_green/dc_bias_reg[2]_3
    SLICE_X60Y63         LUT4 (Prop_lut4_I3_O)        0.354    15.351 r  dvid_1/TMDS_encoder_green/dc_bias[3]_i_15/O
                         net (fo=2, routed)           0.305    15.656    Inst_vga_gen/dc_bias_reg[2]_3
    SLICE_X60Y63         LUT4 (Prop_lut4_I3_O)        0.348    16.004 f  Inst_vga_gen/dc_bias[3]_i_4__0/O
                         net (fo=1, routed)           0.575    16.579    Inst_vga_gen/dc_bias[3]_i_4__0_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I2_O)        0.124    16.703 r  Inst_vga_gen/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    16.703    dvid_1/TMDS_encoder_green/dc_bias_reg[3]_0[3]
    SLICE_X61Y63         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.460    18.563    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.503    21.821    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X61Y63         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism              0.401    22.221    
                         clock uncertainty           -0.036    22.185    
    SLICE_X61Y63         FDRE (Setup_fdre_C_D)        0.029    22.214    dvid_1/TMDS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                         -16.703    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][vCounter][0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TMDS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        7.888ns  (logic 2.665ns (33.784%)  route 5.223ns (66.216%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.366ns = ( 21.835 - 13.470 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.638     8.887    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X64Y45         FDRE                                         r  Inst_vga_gen/queue_reg[15][vCounter][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     9.405 r  Inst_vga_gen/queue_reg[15][vCounter][0]/Q
                         net (fo=32, routed)          0.633    10.038    Inst_vga_gen/queue_reg[15][vCounter][0]_0[0]
    SLICE_X63Y43         LUT2 (Prop_lut2_I1_O)        0.124    10.162 r  Inst_vga_gen/e[0]_i_6/O
                         net (fo=1, routed)           0.000    10.162    Inst_vga_gen/e[0]_i_6_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.694 r  Inst_vga_gen/e_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.694    Inst_vga_gen/e_reg[0]_i_2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.028 f  Inst_vga_gen/dc_bias_reg[2]_i_11/O[1]
                         net (fo=15, routed)          1.203    12.231    Inst_vga_gen/queue_reg[15][hCounter][6]_2[5]
    SLICE_X62Y43         LUT6 (Prop_lut6_I0_O)        0.303    12.534 r  Inst_vga_gen/e[7]_i_7/O
                         net (fo=1, routed)           0.574    13.108    Inst_vga_gen/e[7]_i_7_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I4_O)        0.124    13.232 r  Inst_vga_gen/e[7]_i_3__0/O
                         net (fo=31, routed)          0.689    13.921    Inst_vga_gen/queue_reg[15][hCounter][6]_1
    SLICE_X61Y43         LUT5 (Prop_lut5_I4_O)        0.150    14.071 r  Inst_vga_gen/dc_bias[2]_i_14__0/O
                         net (fo=10, routed)          1.164    15.235    Inst_vga_gen/dc_bias[2]_i_14__0_n_0
    SLICE_X58Y42         LUT5 (Prop_lut5_I0_O)        0.332    15.567 r  Inst_vga_gen/dc_bias[2]_i_22/O
                         net (fo=1, routed)           0.806    16.374    Inst_vga_gen/dc_bias[2]_i_22_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.124    16.498 r  Inst_vga_gen/dc_bias[2]_i_6__1/O
                         net (fo=1, routed)           0.154    16.652    Inst_vga_gen/dc_bias[2]_i_6__1_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I5_O)        0.124    16.776 r  Inst_vga_gen/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    16.776    dvid_1/TMDS_encoder_blue/dc_bias_reg[3]_3[2]
    SLICE_X59Y41         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.460    18.563    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.517    21.835    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X59Y41         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[2]/C
                         clock pessimism              0.481    22.316    
                         clock uncertainty           -0.036    22.280    
    SLICE_X59Y41         FDRE (Setup_fdre_C_D)        0.029    22.309    dvid_1/TMDS_encoder_blue/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         22.309    
                         arrival time                         -16.776    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TMDS_encoder_blue/e_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        7.815ns  (logic 2.645ns (33.843%)  route 5.170ns (66.157%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.368ns = ( 21.837 - 13.470 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.637     8.886    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y44         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.518     9.404 r  Inst_vga_gen/queue_reg[15][hCounter][1]/Q
                         net (fo=19, routed)          0.614    10.019    Inst_vga_gen/pixel_h[1]
    SLICE_X63Y43         LUT2 (Prop_lut2_I0_O)        0.124    10.143 r  Inst_vga_gen/e[0]_i_5/O
                         net (fo=1, routed)           0.000    10.143    Inst_vga_gen/e[0]_i_5_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.693 r  Inst_vga_gen/e_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.693    Inst_vga_gen/e_reg[0]_i_2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.027 f  Inst_vga_gen/dc_bias_reg[2]_i_11/O[1]
                         net (fo=15, routed)          1.203    12.229    Inst_vga_gen/queue_reg[15][hCounter][6]_2[5]
    SLICE_X62Y43         LUT6 (Prop_lut6_I0_O)        0.303    12.532 r  Inst_vga_gen/e[7]_i_7/O
                         net (fo=1, routed)           0.574    13.106    Inst_vga_gen/e[7]_i_7_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I4_O)        0.124    13.230 r  Inst_vga_gen/e[7]_i_3__0/O
                         net (fo=31, routed)          0.651    13.881    Inst_vga_gen/queue_reg[15][hCounter][6]_1
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.118    13.999 r  Inst_vga_gen/dc_bias[3]_i_10__1/O
                         net (fo=3, routed)           0.713    14.713    Inst_vga_gen/dc_bias[3]_i_10__1_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.326    15.039 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=1, routed)           0.575    15.614    dvid_1/TMDS_encoder_blue/e_reg[9]_0
    SLICE_X60Y40         LUT5 (Prop_lut5_I0_O)        0.124    15.738 r  dvid_1/TMDS_encoder_blue/dc_bias[3]_i_2__1/O
                         net (fo=13, routed)          0.840    16.578    Inst_vga_gen/dc_bias_reg[3]_5
    SLICE_X63Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  Inst_vga_gen/e[0]_i_1/O
                         net (fo=1, routed)           0.000    16.702    dvid_1/TMDS_encoder_blue/e_reg[7]_0[0]
    SLICE_X63Y45         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.460    18.563    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.519    21.837    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X63Y45         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[0]/C
                         clock pessimism              0.481    22.318    
                         clock uncertainty           -0.036    22.282    
    SLICE_X63Y45         FDRE (Setup_fdre_C_D)        0.032    22.314    dvid_1/TMDS_encoder_blue/e_reg[0]
  -------------------------------------------------------------------
                         required time                         22.314    
                         arrival time                         -16.702    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TMDS_encoder_red/e_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        7.898ns  (logic 1.982ns (25.094%)  route 5.916ns (74.906%))
  Logic Levels:           6  (LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.366ns = ( 21.835 - 13.470 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.637     8.886    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y44         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.518     9.404 r  Inst_vga_gen/queue_reg[15][hCounter][1]/Q
                         net (fo=19, routed)          1.323    10.728    Inst_vga_gen/pixel_h[1]
    SLICE_X63Y38         LUT3 (Prop_lut3_I0_O)        0.152    10.880 r  Inst_vga_gen/e[6]_i_6/O
                         net (fo=1, routed)           0.791    11.671    Inst_vga_gen/e[6]_i_6_n_0
    SLICE_X64Y38         LUT6 (Prop_lut6_I1_O)        0.326    11.997 r  Inst_vga_gen/e[6]_i_2/O
                         net (fo=29, routed)          0.703    12.700    Inst_vga_gen/queue_reg[15][hCounter][7]_0
    SLICE_X62Y38         LUT3 (Prop_lut3_I1_O)        0.150    12.850 r  Inst_vga_gen/dc_bias[0]_i_6__0/O
                         net (fo=4, routed)           0.993    13.843    Inst_vga_gen/dc_bias[0]_i_6__0_n_0
    SLICE_X61Y39         LUT4 (Prop_lut4_I1_O)        0.354    14.197 r  Inst_vga_gen/dc_bias[0]_i_4/O
                         net (fo=6, routed)           0.986    15.182    Inst_vga_gen/queue_reg[15][hCounter][1]_2
    SLICE_X60Y37         LUT4 (Prop_lut4_I2_O)        0.332    15.514 r  Inst_vga_gen/dc_bias[3]_i_6/O
                         net (fo=13, routed)          1.120    16.635    dvid_1/TMDS_encoder_red/e_reg[9]_2
    SLICE_X64Y39         LUT4 (Prop_lut4_I2_O)        0.150    16.785 r  dvid_1/TMDS_encoder_red/e[9]_i_1/O
                         net (fo=1, routed)           0.000    16.785    dvid_1/TMDS_encoder_red/e[9]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  dvid_1/TMDS_encoder_red/e_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.460    18.563    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.517    21.835    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X64Y39         FDRE                                         r  dvid_1/TMDS_encoder_red/e_reg[9]/C
                         clock pessimism              0.481    22.316    
                         clock uncertainty           -0.036    22.280    
    SLICE_X64Y39         FDRE (Setup_fdre_C_D)        0.118    22.398    dvid_1/TMDS_encoder_red/e_reg[9]
  -------------------------------------------------------------------
                         required time                         22.398    
                         arrival time                         -16.785    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TMDS_encoder_blue/e_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        7.822ns  (logic 2.645ns (33.816%)  route 5.177ns (66.184%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.368ns = ( 21.837 - 13.470 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.637     8.886    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y44         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.518     9.404 r  Inst_vga_gen/queue_reg[15][hCounter][1]/Q
                         net (fo=19, routed)          0.614    10.019    Inst_vga_gen/pixel_h[1]
    SLICE_X63Y43         LUT2 (Prop_lut2_I0_O)        0.124    10.143 r  Inst_vga_gen/e[0]_i_5/O
                         net (fo=1, routed)           0.000    10.143    Inst_vga_gen/e[0]_i_5_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.693 r  Inst_vga_gen/e_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.693    Inst_vga_gen/e_reg[0]_i_2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.027 f  Inst_vga_gen/dc_bias_reg[2]_i_11/O[1]
                         net (fo=15, routed)          1.203    12.229    Inst_vga_gen/queue_reg[15][hCounter][6]_2[5]
    SLICE_X62Y43         LUT6 (Prop_lut6_I0_O)        0.303    12.532 r  Inst_vga_gen/e[7]_i_7/O
                         net (fo=1, routed)           0.574    13.106    Inst_vga_gen/e[7]_i_7_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I4_O)        0.124    13.230 r  Inst_vga_gen/e[7]_i_3__0/O
                         net (fo=31, routed)          0.651    13.881    Inst_vga_gen/queue_reg[15][hCounter][6]_1
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.118    13.999 r  Inst_vga_gen/dc_bias[3]_i_10__1/O
                         net (fo=3, routed)           0.713    14.713    Inst_vga_gen/dc_bias[3]_i_10__1_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.326    15.039 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=1, routed)           0.575    15.614    dvid_1/TMDS_encoder_blue/e_reg[9]_0
    SLICE_X60Y40         LUT5 (Prop_lut5_I0_O)        0.124    15.738 r  dvid_1/TMDS_encoder_blue/dc_bias[3]_i_2__1/O
                         net (fo=13, routed)          0.846    16.584    Inst_vga_gen/dc_bias_reg[3]_5
    SLICE_X64Y44         LUT6 (Prop_lut6_I4_O)        0.124    16.708 r  Inst_vga_gen/e[4]_i_1__1/O
                         net (fo=1, routed)           0.000    16.708    dvid_1/TMDS_encoder_blue/e_reg[7]_0[4]
    SLICE_X64Y44         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.460    18.563    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.519    21.837    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X64Y44         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[4]/C
                         clock pessimism              0.481    22.318    
                         clock uncertainty           -0.036    22.282    
    SLICE_X64Y44         FDRE (Setup_fdre_C_D)        0.077    22.359    dvid_1/TMDS_encoder_blue/e_reg[4]
  -------------------------------------------------------------------
                         required time                         22.359    
                         arrival time                         -16.708    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TMDS_encoder_blue/e_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 2.645ns (33.829%)  route 5.174ns (66.171%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.368ns = ( 21.837 - 13.470 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.637     8.886    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y44         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.518     9.404 r  Inst_vga_gen/queue_reg[15][hCounter][1]/Q
                         net (fo=19, routed)          0.614    10.019    Inst_vga_gen/pixel_h[1]
    SLICE_X63Y43         LUT2 (Prop_lut2_I0_O)        0.124    10.143 r  Inst_vga_gen/e[0]_i_5/O
                         net (fo=1, routed)           0.000    10.143    Inst_vga_gen/e[0]_i_5_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.693 r  Inst_vga_gen/e_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.693    Inst_vga_gen/e_reg[0]_i_2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.027 f  Inst_vga_gen/dc_bias_reg[2]_i_11/O[1]
                         net (fo=15, routed)          1.203    12.229    Inst_vga_gen/queue_reg[15][hCounter][6]_2[5]
    SLICE_X62Y43         LUT6 (Prop_lut6_I0_O)        0.303    12.532 r  Inst_vga_gen/e[7]_i_7/O
                         net (fo=1, routed)           0.574    13.106    Inst_vga_gen/e[7]_i_7_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I4_O)        0.124    13.230 r  Inst_vga_gen/e[7]_i_3__0/O
                         net (fo=31, routed)          0.651    13.881    Inst_vga_gen/queue_reg[15][hCounter][6]_1
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.118    13.999 r  Inst_vga_gen/dc_bias[3]_i_10__1/O
                         net (fo=3, routed)           0.713    14.713    Inst_vga_gen/dc_bias[3]_i_10__1_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.326    15.039 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=1, routed)           0.575    15.614    dvid_1/TMDS_encoder_blue/e_reg[9]_0
    SLICE_X60Y40         LUT5 (Prop_lut5_I0_O)        0.124    15.738 r  dvid_1/TMDS_encoder_blue/dc_bias[3]_i_2__1/O
                         net (fo=13, routed)          0.843    16.581    dvid_1/TMDS_encoder_blue/dc_bias_reg[3]_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.124    16.705 r  dvid_1/TMDS_encoder_blue/e[9]_i_1/O
                         net (fo=1, routed)           0.000    16.705    dvid_1/TMDS_encoder_blue/e[9]_i_1_n_0
    SLICE_X64Y44         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.460    18.563    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.519    21.837    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X64Y44         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[9]/C
                         clock pessimism              0.481    22.318    
                         clock uncertainty           -0.036    22.282    
    SLICE_X64Y44         FDRE (Setup_fdre_C_D)        0.081    22.363    dvid_1/TMDS_encoder_blue/e_reg[9]
  -------------------------------------------------------------------
                         required time                         22.363    
                         arrival time                         -16.705    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][vCounter][6]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TMDS_encoder_green/e_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        7.600ns  (logic 2.168ns (28.525%)  route 5.432ns (71.475%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.352ns = ( 21.822 - 13.470 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.638     8.887    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X64Y45         FDRE                                         r  Inst_vga_gen/queue_reg[15][vCounter][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.478     9.365 r  Inst_vga_gen/queue_reg[15][vCounter][6]/Q
                         net (fo=9, routed)           1.722    11.087    Inst_vga_gen/pixel_v[6]
    SLICE_X64Y62         LUT3 (Prop_lut3_I0_O)        0.318    11.405 r  Inst_vga_gen/dc_bias[3]_i_12/O
                         net (fo=1, routed)           0.620    12.025    Inst_vga_gen/dc_bias[3]_i_12_n_0
    SLICE_X64Y63         LUT6 (Prop_lut6_I4_O)        0.328    12.353 r  Inst_vga_gen/dc_bias[3]_i_3/O
                         net (fo=24, routed)          0.490    12.843    Inst_vga_gen/queue_reg[15][vCounter][0]_1
    SLICE_X63Y64         LUT5 (Prop_lut5_I4_O)        0.118    12.961 r  Inst_vga_gen/e[7]_i_2/O
                         net (fo=10, routed)          0.868    13.829    Inst_vga_gen/queue_reg[15][vCounter][6]_1
    SLICE_X63Y62         LUT6 (Prop_lut6_I2_O)        0.326    14.155 f  Inst_vga_gen/dc_bias[3]_i_20__0/O
                         net (fo=1, routed)           0.502    14.657    dvid_1/TMDS_encoder_green/e_reg[9]_0
    SLICE_X62Y62         LUT5 (Prop_lut5_I4_O)        0.124    14.781 r  dvid_1/TMDS_encoder_green/dc_bias[3]_i_6__0/O
                         net (fo=9, routed)           0.750    15.531    Inst_vga_gen/e_reg[1]
    SLICE_X65Y64         LUT3 (Prop_lut3_I1_O)        0.150    15.681 r  Inst_vga_gen/e[7]_i_3/O
                         net (fo=5, routed)           0.481    16.162    Inst_vga_gen/e[7]_i_3_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I5_O)        0.326    16.488 r  Inst_vga_gen/e[4]_i_1__0/O
                         net (fo=1, routed)           0.000    16.488    dvid_1/TMDS_encoder_green/e_reg[4]_0
    SLICE_X65Y64         FDSE                                         r  dvid_1/TMDS_encoder_green/e_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.460    18.563    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.504    21.822    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X65Y64         FDSE                                         r  dvid_1/TMDS_encoder_green/e_reg[4]/C
                         clock pessimism              0.401    22.222    
                         clock uncertainty           -0.036    22.186    
    SLICE_X65Y64         FDSE (Setup_fdse_C_D)        0.031    22.217    dvid_1/TMDS_encoder_green/e_reg[4]
  -------------------------------------------------------------------
                         required time                         22.217    
                         arrival time                         -16.488    
  -------------------------------------------------------------------
                         slack                                  5.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_blue/e_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/latched_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.595     2.760    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X62Y43         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  dvid_1/TMDS_encoder_blue/e_reg[1]/Q
                         net (fo=1, routed)           0.065     2.966    dvid_1/TMDS_encoder_blue_n_21
    SLICE_X62Y43         FDRE                                         r  dvid_1/latched_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.866     3.602    dvid_1/cEng_pixel_BUFG
    SLICE_X62Y43         FDRE                                         r  dvid_1/latched_blue_reg[1]/C
                         clock pessimism             -0.842     2.760    
    SLICE_X62Y43         FDRE (Hold_fdre_C_D)         0.075     2.835    dvid_1/latched_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.835    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.100%)  route 0.130ns (47.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.594     2.759    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X59Y45         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141     2.900 r  Inst_vga_gen/queue_reg[0][hCounter][1]/Q
                         net (fo=5, routed)           0.130     3.029    Inst_vga_gen/queue_reg[0][hCounter][1]
    SLICE_X60Y44         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.864     3.600    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y44         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
                         clock pessimism             -0.825     2.775    
    SLICE_X60Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.884    Inst_vga_gen/queue_reg[14][hCounter][1]_srl14
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.323%)  route 0.134ns (48.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.594     2.759    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X59Y45         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141     2.900 r  Inst_vga_gen/queue_reg[0][hCounter][3]/Q
                         net (fo=7, routed)           0.134     3.034    Inst_vga_gen/queue_reg[0][hCounter][3]
    SLICE_X60Y44         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.864     3.600    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y44         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
                         clock pessimism             -0.825     2.775    
    SLICE_X60Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     2.883    Inst_vga_gen/queue_reg[14][hCounter][3]_srl14
  -------------------------------------------------------------------
                         required time                         -2.883    
                         arrival time                           3.034    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.350%)  route 0.134ns (48.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.594     2.759    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X59Y45         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141     2.900 r  Inst_vga_gen/queue_reg[0][hCounter][0]/Q
                         net (fo=5, routed)           0.134     3.033    Inst_vga_gen/queue_reg[0][hCounter][0]
    SLICE_X60Y44         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.864     3.600    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y44         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/CLK
                         clock pessimism             -0.825     2.775    
    SLICE_X60Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.877    Inst_vga_gen/queue_reg[14][hCounter][0]_srl14
  -------------------------------------------------------------------
                         required time                         -2.877    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_blue/e_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/latched_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.595     2.760    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X64Y44         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.164     2.924 r  dvid_1/TMDS_encoder_blue/e_reg[4]/Q
                         net (fo=1, routed)           0.056     2.980    dvid_1/TMDS_encoder_blue_n_18
    SLICE_X64Y44         FDRE                                         r  dvid_1/latched_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.866     3.602    dvid_1/cEng_pixel_BUFG
    SLICE_X64Y44         FDRE                                         r  dvid_1/latched_blue_reg[4]/C
                         clock pessimism             -0.842     2.760    
    SLICE_X64Y44         FDRE (Hold_fdre_C_D)         0.060     2.820    dvid_1/latched_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_blue/e_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/latched_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.829ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.595     2.760    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X63Y45         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  dvid_1/TMDS_encoder_blue/e_reg[5]/Q
                         net (fo=1, routed)           0.110     3.011    dvid_1/TMDS_encoder_blue_n_17
    SLICE_X62Y45         FDRE                                         r  dvid_1/latched_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.866     3.602    dvid_1/cEng_pixel_BUFG
    SLICE_X62Y45         FDRE                                         r  dvid_1/latched_blue_reg[5]/C
                         clock pessimism             -0.829     2.773    
    SLICE_X62Y45         FDRE (Hold_fdre_C_D)         0.070     2.843    dvid_1/latched_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.843    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_blue/e_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/latched_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.208%)  route 0.119ns (45.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.829ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.595     2.760    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X63Y45         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  dvid_1/TMDS_encoder_blue/e_reg[6]/Q
                         net (fo=1, routed)           0.119     3.020    dvid_1/TMDS_encoder_blue_n_16
    SLICE_X62Y45         FDRE                                         r  dvid_1/latched_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.866     3.602    dvid_1/cEng_pixel_BUFG
    SLICE_X62Y45         FDRE                                         r  dvid_1/latched_blue_reg[6]/C
                         clock pessimism             -0.829     2.773    
    SLICE_X62Y45         FDRE (Hold_fdre_C_D)         0.072     2.845    dvid_1/latched_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.845    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_blue/e_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.829ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.595     2.760    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X63Y45         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  dvid_1/TMDS_encoder_blue/e_reg[0]/Q
                         net (fo=1, routed)           0.118     3.019    dvid_1/TMDS_encoder_blue_n_22
    SLICE_X62Y45         FDRE                                         r  dvid_1/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.866     3.602    dvid_1/cEng_pixel_BUFG
    SLICE_X62Y45         FDRE                                         r  dvid_1/latched_blue_reg[0]/C
                         clock pessimism             -0.829     2.773    
    SLICE_X62Y45         FDRE (Hold_fdre_C_D)         0.070     2.843    dvid_1/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.843    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_blue/e_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/latched_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.426%)  route 0.118ns (45.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.595     2.760    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X62Y43         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  dvid_1/TMDS_encoder_blue/e_reg[3]/Q
                         net (fo=1, routed)           0.118     3.019    dvid_1/TMDS_encoder_blue_n_19
    SLICE_X62Y45         FDRE                                         r  dvid_1/latched_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.866     3.602    dvid_1/cEng_pixel_BUFG
    SLICE_X62Y45         FDRE                                         r  dvid_1/latched_blue_reg[3]/C
                         clock pessimism             -0.826     2.776    
    SLICE_X62Y45         FDRE (Hold_fdre_C_D)         0.066     2.842    dvid_1/latched_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.842    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][vCounter][7]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            Inst_vga_gen/queue_reg[14][vCounter][7]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.068%)  route 0.261ns (64.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.595     2.760    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X61Y47         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  Inst_vga_gen/queue_reg[0][vCounter][7]/Q
                         net (fo=8, routed)           0.261     3.162    Inst_vga_gen/queue_reg[0][vCounter][7]
    SLICE_X64Y45         SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][7]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.866     3.602    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X64Y45         SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][7]_srl14/CLK
                         clock pessimism             -0.805     2.797    
    SLICE_X64Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.980    Inst_vga_gen/queue_reg[14][vCounter][7]_srl14
  -------------------------------------------------------------------
                         required time                         -2.980    
                         arrival time                           3.162    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cEng_pixel
Waveform(ns):       { 0.000 6.735 }
Period(ns):         13.470
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.470      11.314     BUFGCTRL_X0Y0    cEng_pixel_BUFG_inst/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.470      11.803     OLOGIC_X1Y46     dvid_1/SERDES_blue/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.470      11.803     OLOGIC_X1Y45     dvid_1/SERDES_blue/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.470      11.803     OLOGIC_X1Y80     dvid_1/SERDES_clock/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.470      11.803     OLOGIC_X1Y79     dvid_1/SERDES_clock/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.470      11.803     OLOGIC_X1Y40     dvid_1/SERDES_red/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.470      11.803     OLOGIC_X1Y39     dvid_1/SERDES_red/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.470      11.803     OLOGIC_X1Y76     dvid_1/SERDES_green/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.470      11.803     OLOGIC_X1Y75     dvid_1/SERDES_green/OSERDESE2_slave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.470      12.221     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.470      199.890    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y45     Inst_vga_gen/queue_reg[14][blank]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y44     Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y44     Inst_vga_gen/queue_reg[14][hCounter][6]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y44     Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y45     Inst_vga_gen/queue_reg[14][hSync]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y44     Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y44     Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y44     Inst_vga_gen/queue_reg[14][hCounter][2]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y44     Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y44     Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y45     Inst_vga_gen/queue_reg[14][blank]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y44     Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y44     Inst_vga_gen/queue_reg[14][hCounter][6]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y44     Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y45     Inst_vga_gen/queue_reg[14][hSync]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X64Y45     Inst_vga_gen/queue_reg[14][vCounter][0]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X64Y45     Inst_vga_gen/queue_reg[14][vCounter][1]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X64Y45     Inst_vga_gen/queue_reg[14][vCounter][2]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X64Y45     Inst_vga_gen/queue_reg[14][vCounter][3]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X64Y45     Inst_vga_gen/queue_reg[14][vCounter][4]_srl14/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.666
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       41.666      58.334     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       41.666      171.694    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT



