# Set the working dir, where all compiled Verilog goes.
vlib work

# Compile all Verilog modules in mux.v to working dir;
# could also have multiple Verilog files.
# The timescale argument defines default time unit
# (used when no unit is specified), while the second number
# defines precision (all times are rounded to this value)
vlog -timescale 1ns/1ns part3.v

# Load simulation using mux as the top level simulation module.
vsim part3

# Log all signals and add some signals to waveform window.
log {/*}
# add wave {/*} would add all items in top level simulation module.
add wave {/*}
add wave -position end sim:/part3/d0/*
add wave -position end sim:/part3/c0/*

force {CLOCK_50} 0 0, 1 2 -repeat 4ns
force {SW} 1010000000
force {KEY[0]} 0
run 4ns
force {KEY[0]} 1
run 100ns
