============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Wed May 15 16:21:52 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1298)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../../../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../../../rtl/UART/FIFO.v
RUN-1001 : Project manager successfully analyzed 55 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.611458s wall, 1.562500s user + 0.062500s system = 1.625000s CPU (100.8%)

RUN-1004 : used memory is 265 MB, reserved memory is 239 MB, peak memory is 269 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 1 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 5 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/DRAM_inst4/clkb(PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/DRAM_inst4/clkb_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (298 clock/control pins, 1 other pins).
SYN-4027 : Net PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/DRAM_inst4/clkb is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/DRAM_inst4/clkb as clock net
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10786 instances
RUN-0007 : 6756 luts, 3296 seqs, 382 mslices, 196 lslices, 115 pads, 24 brams, 3 dsps
RUN-1001 : There are total 11892 nets
RUN-1001 : 6904 nets have 2 pins
RUN-1001 : 3707 nets have [3 - 5] pins
RUN-1001 : 762 nets have [6 - 10] pins
RUN-1001 : 284 nets have [11 - 20] pins
RUN-1001 : 227 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     742     
RUN-1001 :   No   |  No   |  Yes  |    1322     
RUN-1001 :   No   |  Yes  |  No   |     89      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     361     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    40   |  51   |     80     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 174
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10782 instances, 6756 luts, 3296 seqs, 578 slices, 115 macros(578 instances: 382 mslices 196 lslices)
PHY-3001 : Huge net cpuresetn with 1036 pins
PHY-0007 : Cell area utilization is 40%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 48970, tnet num: 11844, tinst num: 10782, tnode num: 58691, tedge num: 78703.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.125842s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (99.9%)

RUN-1004 : used memory is 379 MB, reserved memory is 356 MB, peak memory is 379 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11844 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.493406s wall, 1.453125s user + 0.031250s system = 1.484375s CPU (99.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.86138e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10782.
PHY-3001 : Level 1 #clusters 1440.
PHY-3001 : End clustering;  0.076172s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (143.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 801459, overlap = 326.219
PHY-3002 : Step(2): len = 695786, overlap = 368.625
PHY-3002 : Step(3): len = 494448, overlap = 471.781
PHY-3002 : Step(4): len = 440181, overlap = 507.719
PHY-3002 : Step(5): len = 350281, overlap = 589.75
PHY-3002 : Step(6): len = 307063, overlap = 581.656
PHY-3002 : Step(7): len = 262112, overlap = 614.75
PHY-3002 : Step(8): len = 234812, overlap = 633.656
PHY-3002 : Step(9): len = 209363, overlap = 670.812
PHY-3002 : Step(10): len = 201723, overlap = 685.656
PHY-3002 : Step(11): len = 180958, overlap = 720.719
PHY-3002 : Step(12): len = 173508, overlap = 736.781
PHY-3002 : Step(13): len = 155542, overlap = 741.438
PHY-3002 : Step(14): len = 148043, overlap = 760.062
PHY-3002 : Step(15): len = 132750, overlap = 757
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.71109e-06
PHY-3002 : Step(16): len = 139560, overlap = 749.5
PHY-3002 : Step(17): len = 164185, overlap = 758.375
PHY-3002 : Step(18): len = 170477, overlap = 724.844
PHY-3002 : Step(19): len = 177847, overlap = 666.25
PHY-3002 : Step(20): len = 177310, overlap = 644.375
PHY-3002 : Step(21): len = 178464, overlap = 630.375
PHY-3002 : Step(22): len = 176001, overlap = 588.594
PHY-3002 : Step(23): len = 174989, overlap = 562.469
PHY-3002 : Step(24): len = 174376, overlap = 559.188
PHY-3002 : Step(25): len = 174480, overlap = 553.125
PHY-3002 : Step(26): len = 173145, overlap = 557.25
PHY-3002 : Step(27): len = 172175, overlap = 560.312
PHY-3002 : Step(28): len = 170197, overlap = 564.719
PHY-3002 : Step(29): len = 169413, overlap = 583.781
PHY-3002 : Step(30): len = 168132, overlap = 573.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.42219e-06
PHY-3002 : Step(31): len = 179749, overlap = 577.969
PHY-3002 : Step(32): len = 191454, overlap = 560.406
PHY-3002 : Step(33): len = 194395, overlap = 534.469
PHY-3002 : Step(34): len = 197191, overlap = 532.5
PHY-3002 : Step(35): len = 195071, overlap = 530.531
PHY-3002 : Step(36): len = 194115, overlap = 531.125
PHY-3002 : Step(37): len = 191999, overlap = 537.969
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.84437e-06
PHY-3002 : Step(38): len = 210010, overlap = 539.219
PHY-3002 : Step(39): len = 221687, overlap = 498.344
PHY-3002 : Step(40): len = 227193, overlap = 483.031
PHY-3002 : Step(41): len = 229023, overlap = 478.344
PHY-3002 : Step(42): len = 227597, overlap = 478.875
PHY-3002 : Step(43): len = 227492, overlap = 481.531
PHY-3002 : Step(44): len = 225223, overlap = 476.438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.36887e-05
PHY-3002 : Step(45): len = 241667, overlap = 450.188
PHY-3002 : Step(46): len = 257368, overlap = 430.938
PHY-3002 : Step(47): len = 268819, overlap = 384.188
PHY-3002 : Step(48): len = 274743, overlap = 373.938
PHY-3002 : Step(49): len = 275323, overlap = 373.969
PHY-3002 : Step(50): len = 275305, overlap = 369.438
PHY-3002 : Step(51): len = 273125, overlap = 379.938
PHY-3002 : Step(52): len = 272250, overlap = 388.25
PHY-3002 : Step(53): len = 270834, overlap = 387.406
PHY-3002 : Step(54): len = 270776, overlap = 390.25
PHY-3002 : Step(55): len = 270624, overlap = 395.719
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.73775e-05
PHY-3002 : Step(56): len = 296416, overlap = 345.688
PHY-3002 : Step(57): len = 317005, overlap = 295.562
PHY-3002 : Step(58): len = 327828, overlap = 270.969
PHY-3002 : Step(59): len = 332765, overlap = 255.5
PHY-3002 : Step(60): len = 332543, overlap = 271.125
PHY-3002 : Step(61): len = 331812, overlap = 273.344
PHY-3002 : Step(62): len = 329336, overlap = 271.938
PHY-3002 : Step(63): len = 327488, overlap = 279.344
PHY-3002 : Step(64): len = 326116, overlap = 283.219
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.4755e-05
PHY-3002 : Step(65): len = 352013, overlap = 232.469
PHY-3002 : Step(66): len = 367256, overlap = 206.562
PHY-3002 : Step(67): len = 374065, overlap = 183.344
PHY-3002 : Step(68): len = 376357, overlap = 179.719
PHY-3002 : Step(69): len = 375990, overlap = 170.406
PHY-3002 : Step(70): len = 376569, overlap = 169.844
PHY-3002 : Step(71): len = 374094, overlap = 165.031
PHY-3002 : Step(72): len = 373678, overlap = 162.188
PHY-3002 : Step(73): len = 372232, overlap = 163.406
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00010951
PHY-3002 : Step(74): len = 394672, overlap = 140.188
PHY-3002 : Step(75): len = 407008, overlap = 129.25
PHY-3002 : Step(76): len = 411748, overlap = 123.156
PHY-3002 : Step(77): len = 414235, overlap = 122.844
PHY-3002 : Step(78): len = 415398, overlap = 119.656
PHY-3002 : Step(79): len = 416218, overlap = 110.406
PHY-3002 : Step(80): len = 414586, overlap = 96.25
PHY-3002 : Step(81): len = 415176, overlap = 92.1562
PHY-3002 : Step(82): len = 416160, overlap = 91.3438
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00021902
PHY-3002 : Step(83): len = 434350, overlap = 88.5312
PHY-3002 : Step(84): len = 444412, overlap = 90.5
PHY-3002 : Step(85): len = 448010, overlap = 81.375
PHY-3002 : Step(86): len = 452009, overlap = 81.25
PHY-3002 : Step(87): len = 455308, overlap = 66.25
PHY-3002 : Step(88): len = 457355, overlap = 62.375
PHY-3002 : Step(89): len = 455801, overlap = 67.6875
PHY-3002 : Step(90): len = 457756, overlap = 66.375
PHY-3002 : Step(91): len = 460097, overlap = 67
PHY-3002 : Step(92): len = 461581, overlap = 70.4375
PHY-3002 : Step(93): len = 457616, overlap = 66.4375
PHY-3002 : Step(94): len = 455982, overlap = 67.6875
PHY-3002 : Step(95): len = 456137, overlap = 62.1875
PHY-3002 : Step(96): len = 456450, overlap = 64.5312
PHY-3002 : Step(97): len = 454604, overlap = 68.9375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0004299
PHY-3002 : Step(98): len = 465148, overlap = 73.9375
PHY-3002 : Step(99): len = 471031, overlap = 69.0625
PHY-3002 : Step(100): len = 472826, overlap = 61.25
PHY-3002 : Step(101): len = 474062, overlap = 63.5
PHY-3002 : Step(102): len = 476269, overlap = 53.3125
PHY-3002 : Step(103): len = 477529, overlap = 54.4375
PHY-3002 : Step(104): len = 477482, overlap = 51.5625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000804512
PHY-3002 : Step(105): len = 484427, overlap = 53.6875
PHY-3002 : Step(106): len = 488681, overlap = 53.25
PHY-3002 : Step(107): len = 490734, overlap = 45.6875
PHY-3002 : Step(108): len = 493055, overlap = 44.1875
PHY-3002 : Step(109): len = 495630, overlap = 42.4375
PHY-3002 : Step(110): len = 497259, overlap = 42.6875
PHY-3002 : Step(111): len = 497102, overlap = 44.125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00144503
PHY-3002 : Step(112): len = 500450, overlap = 39.625
PHY-3002 : Step(113): len = 503520, overlap = 38.25
PHY-3002 : Step(114): len = 505873, overlap = 42.5625
PHY-3002 : Step(115): len = 508291, overlap = 44.5
PHY-3002 : Step(116): len = 510356, overlap = 43.625
PHY-3002 : Step(117): len = 511162, overlap = 44.125
PHY-3002 : Step(118): len = 510714, overlap = 44.5
PHY-3002 : Step(119): len = 510641, overlap = 47.5
PHY-3002 : Step(120): len = 511388, overlap = 47.0625
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00267277
PHY-3002 : Step(121): len = 513933, overlap = 42.875
PHY-3002 : Step(122): len = 516405, overlap = 39.125
PHY-3002 : Step(123): len = 518479, overlap = 45.625
PHY-3002 : Step(124): len = 520164, overlap = 44.6562
PHY-3002 : Step(125): len = 521403, overlap = 45.375
PHY-3002 : Step(126): len = 521862, overlap = 39.6562
PHY-3002 : Step(127): len = 521373, overlap = 42.4688
PHY-3002 : Step(128): len = 521027, overlap = 43.0312
PHY-3002 : Step(129): len = 521630, overlap = 42.5938
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00453802
PHY-3002 : Step(130): len = 523018, overlap = 38.0312
PHY-3002 : Step(131): len = 524131, overlap = 37.9688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022483s wall, 0.046875s user + 0.062500s system = 0.109375s CPU (486.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11892.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 657104, over cnt = 1356(3%), over = 6976, worst = 35
PHY-1001 : End global iterations;  0.632505s wall, 1.015625s user + 0.093750s system = 1.109375s CPU (175.4%)

PHY-1001 : Congestion index: top1 = 88.53, top5 = 64.80, top10 = 54.76, top15 = 48.10.
PHY-3001 : End congestion estimation;  0.805926s wall, 1.187500s user + 0.093750s system = 1.281250s CPU (159.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11844 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.434509s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (97.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000257932
PHY-3002 : Step(132): len = 545441, overlap = 18.7812
PHY-3002 : Step(133): len = 543086, overlap = 16.7812
PHY-3002 : Step(134): len = 539713, overlap = 15.6562
PHY-3002 : Step(135): len = 539736, overlap = 10.5
PHY-3002 : Step(136): len = 541889, overlap = 13.875
PHY-3002 : Step(137): len = 544234, overlap = 14.8125
PHY-3002 : Step(138): len = 545667, overlap = 14.7188
PHY-3002 : Step(139): len = 547717, overlap = 13.5312
PHY-3002 : Step(140): len = 549003, overlap = 14.1562
PHY-3002 : Step(141): len = 548055, overlap = 13.25
PHY-3002 : Step(142): len = 545823, overlap = 13.875
PHY-3002 : Step(143): len = 543036, overlap = 11.6875
PHY-3002 : Step(144): len = 540189, overlap = 9.6875
PHY-3002 : Step(145): len = 537477, overlap = 9.65625
PHY-3002 : Step(146): len = 534925, overlap = 9.46875
PHY-3002 : Step(147): len = 531803, overlap = 10.875
PHY-3002 : Step(148): len = 529795, overlap = 11.625
PHY-3002 : Step(149): len = 527879, overlap = 11.5
PHY-3002 : Step(150): len = 525818, overlap = 11.5938
PHY-3002 : Step(151): len = 523101, overlap = 12.1875
PHY-3002 : Step(152): len = 521711, overlap = 12.3438
PHY-3002 : Step(153): len = 520089, overlap = 12.7188
PHY-3002 : Step(154): len = 518233, overlap = 13.3438
PHY-3002 : Step(155): len = 516562, overlap = 13.2188
PHY-3002 : Step(156): len = 515208, overlap = 13.2812
PHY-3002 : Step(157): len = 513645, overlap = 13.0312
PHY-3002 : Step(158): len = 512087, overlap = 13.8438
PHY-3002 : Step(159): len = 510553, overlap = 13.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000515864
PHY-3002 : Step(160): len = 511940, overlap = 12.9062
PHY-3002 : Step(161): len = 514852, overlap = 13.0312
PHY-3002 : Step(162): len = 517544, overlap = 12
PHY-3002 : Step(163): len = 520576, overlap = 10.3125
PHY-3002 : Step(164): len = 523388, overlap = 9.1875
PHY-3002 : Step(165): len = 524062, overlap = 9.15625
PHY-3002 : Step(166): len = 523945, overlap = 8.78125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00103173
PHY-3002 : Step(167): len = 525876, overlap = 8.34375
PHY-3002 : Step(168): len = 526640, overlap = 8.25
PHY-3002 : Step(169): len = 528278, overlap = 9.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 69/11892.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 636016, over cnt = 1806(5%), over = 7207, worst = 37
PHY-1001 : End global iterations;  0.797081s wall, 1.234375s user + 0.062500s system = 1.296875s CPU (162.7%)

PHY-1001 : Congestion index: top1 = 73.62, top5 = 58.72, top10 = 50.80, top15 = 45.79.
PHY-3001 : End congestion estimation;  0.966522s wall, 1.406250s user + 0.062500s system = 1.468750s CPU (152.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11844 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.532669s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000397583
PHY-3002 : Step(170): len = 531800, overlap = 73.875
PHY-3002 : Step(171): len = 528338, overlap = 54.625
PHY-3002 : Step(172): len = 524981, overlap = 53.125
PHY-3002 : Step(173): len = 521806, overlap = 52.3125
PHY-3002 : Step(174): len = 519057, overlap = 52.4688
PHY-3002 : Step(175): len = 516800, overlap = 53.7812
PHY-3002 : Step(176): len = 514987, overlap = 53.5
PHY-3002 : Step(177): len = 512875, overlap = 49.2188
PHY-3002 : Step(178): len = 510665, overlap = 48.2188
PHY-3002 : Step(179): len = 508184, overlap = 49.375
PHY-3002 : Step(180): len = 506218, overlap = 52.2188
PHY-3002 : Step(181): len = 504491, overlap = 53.5938
PHY-3002 : Step(182): len = 501398, overlap = 50.8438
PHY-3002 : Step(183): len = 499512, overlap = 47.5625
PHY-3002 : Step(184): len = 497951, overlap = 46.875
PHY-3002 : Step(185): len = 496423, overlap = 49.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000795167
PHY-3002 : Step(186): len = 499981, overlap = 47.25
PHY-3002 : Step(187): len = 504188, overlap = 45.625
PHY-3002 : Step(188): len = 509534, overlap = 46.0312
PHY-3002 : Step(189): len = 510615, overlap = 46.125
PHY-3002 : Step(190): len = 510746, overlap = 45.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00159033
PHY-3002 : Step(191): len = 515344, overlap = 41.9375
PHY-3002 : Step(192): len = 517958, overlap = 38.8125
PHY-3002 : Step(193): len = 522666, overlap = 38.9375
PHY-3002 : Step(194): len = 526970, overlap = 37.625
PHY-3002 : Step(195): len = 530849, overlap = 35.125
PHY-3002 : Step(196): len = 531724, overlap = 33.7188
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 48970, tnet num: 11844, tinst num: 10782, tnode num: 58691, tedge num: 78703.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.261695s wall, 1.234375s user + 0.031250s system = 1.265625s CPU (100.3%)

RUN-1004 : used memory is 422 MB, reserved memory is 405 MB, peak memory is 490 MB
OPT-1001 : Total overflow 242.38 peak overflow 4.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 352/11892.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 644872, over cnt = 1977(5%), over = 6321, worst = 25
PHY-1001 : End global iterations;  0.811781s wall, 1.375000s user + 0.031250s system = 1.406250s CPU (173.2%)

PHY-1001 : Congestion index: top1 = 70.50, top5 = 56.04, top10 = 48.74, top15 = 44.45.
PHY-1001 : End incremental global routing;  0.978867s wall, 1.546875s user + 0.031250s system = 1.578125s CPU (161.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11844 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.463049s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (97.9%)

OPT-1001 : 9 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10648 has valid locations, 61 needs to be replaced
PHY-3001 : design contains 10834 instances, 6758 luts, 3346 seqs, 578 slices, 115 macros(578 instances: 382 mslices 196 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 536859
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9809/11944.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 648328, over cnt = 1999(5%), over = 6339, worst = 25
PHY-1001 : End global iterations;  0.110420s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.1%)

PHY-1001 : Congestion index: top1 = 70.39, top5 = 56.00, top10 = 48.77, top15 = 44.51.
PHY-3001 : End congestion estimation;  0.286317s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (103.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 49180, tnet num: 11896, tinst num: 10834, tnode num: 59051, tedge num: 79019.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.272002s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (99.5%)

RUN-1004 : used memory is 449 MB, reserved memory is 435 MB, peak memory is 496 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11896 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.773004s wall, 1.750000s user + 0.015625s system = 1.765625s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(197): len = 536655, overlap = 0
PHY-3002 : Step(198): len = 536509, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9849/11944.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 648088, over cnt = 1994(5%), over = 6358, worst = 25
PHY-1001 : End global iterations;  0.092012s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (152.8%)

PHY-1001 : Congestion index: top1 = 70.45, top5 = 56.09, top10 = 48.86, top15 = 44.56.
PHY-3001 : End congestion estimation;  0.266833s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (117.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11896 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.470463s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00269373
PHY-3002 : Step(199): len = 536508, overlap = 33.7812
PHY-3002 : Step(200): len = 536521, overlap = 33.8438
PHY-3001 : Final: Len = 536521, Over = 33.8438
PHY-3001 : End incremental placement;  3.139500s wall, 3.171875s user + 0.109375s system = 3.281250s CPU (104.5%)

OPT-1001 : Total overflow 243.19 peak overflow 4.00
OPT-1001 : End high-fanout net optimization;  4.873037s wall, 5.625000s user + 0.156250s system = 5.781250s CPU (118.6%)

OPT-1001 : Current memory(MB): used = 493, reserve = 477, peak = 502.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9840/11944.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 647920, over cnt = 1978(5%), over = 6256, worst = 25
PHY-1002 : len = 673888, over cnt = 1290(3%), over = 3344, worst = 25
PHY-1002 : len = 698048, over cnt = 502(1%), over = 1112, worst = 14
PHY-1002 : len = 702088, over cnt = 314(0%), over = 728, worst = 14
PHY-1002 : len = 709536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.174235s wall, 1.453125s user + 0.031250s system = 1.484375s CPU (126.4%)

PHY-1001 : Congestion index: top1 = 56.66, top5 = 48.68, top10 = 44.54, top15 = 41.84.
OPT-1001 : End congestion update;  1.344502s wall, 1.625000s user + 0.031250s system = 1.656250s CPU (123.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11896 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.370737s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (101.2%)

OPT-0007 : Start: WNS 2162 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 2262 TNS 0 NUM_FEPS 0 with 15 cells processed and 2300 slack improved
OPT-0007 : Iter 2: improved WNS 2262 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.730460s wall, 2.015625s user + 0.031250s system = 2.046875s CPU (118.3%)

OPT-1001 : Current memory(MB): used = 493, reserve = 478, peak = 502.
OPT-1001 : End physical optimization;  8.059426s wall, 9.218750s user + 0.234375s system = 9.453125s CPU (117.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6758 LUT to BLE ...
SYN-4008 : Packed 6758 LUT and 1648 SEQ to BLE.
SYN-4003 : Packing 1698 remaining SEQ's ...
SYN-4005 : Packed 1474 SEQ with LUT/SLICE
SYN-4006 : 3729 single LUT's are left
SYN-4006 : 224 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6982/7874 primitive instances ...
PHY-3001 : End packing;  0.769478s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (99.5%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4599 instances
RUN-1001 : 2221 mslices, 2222 lslices, 115 pads, 24 brams, 3 dsps
RUN-1001 : There are total 10570 nets
RUN-1001 : 5306 nets have 2 pins
RUN-1001 : 3817 nets have [3 - 5] pins
RUN-1001 : 865 nets have [6 - 10] pins
RUN-1001 : 308 nets have [11 - 20] pins
RUN-1001 : 268 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 4595 instances, 4443 slices, 115 macros(578 instances: 382 mslices 196 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : After packing: Len = 557639, Over = 85.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5231/10570.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 701672, over cnt = 1259(3%), over = 1952, worst = 8
PHY-1002 : len = 706736, over cnt = 719(2%), over = 974, worst = 8
PHY-1002 : len = 713832, over cnt = 252(0%), over = 311, worst = 4
PHY-1002 : len = 716368, over cnt = 105(0%), over = 130, worst = 4
PHY-1002 : len = 718080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.157901s wall, 1.531250s user + 0.031250s system = 1.562500s CPU (134.9%)

PHY-1001 : Congestion index: top1 = 58.79, top5 = 50.43, top10 = 45.80, top15 = 42.62.
PHY-3001 : End congestion estimation;  1.404506s wall, 1.781250s user + 0.031250s system = 1.812500s CPU (129.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 45858, tnet num: 10522, tinst num: 4595, tnode num: 53908, tedge num: 77057.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.598129s wall, 1.546875s user + 0.031250s system = 1.578125s CPU (98.7%)

RUN-1004 : used memory is 457 MB, reserved memory is 443 MB, peak memory is 502 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10522 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.091001s wall, 2.031250s user + 0.046875s system = 2.078125s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000112148
PHY-3002 : Step(201): len = 540479, overlap = 87
PHY-3002 : Step(202): len = 532991, overlap = 91.25
PHY-3002 : Step(203): len = 528624, overlap = 102.75
PHY-3002 : Step(204): len = 525483, overlap = 107.75
PHY-3002 : Step(205): len = 523437, overlap = 106.25
PHY-3002 : Step(206): len = 520817, overlap = 103
PHY-3002 : Step(207): len = 518546, overlap = 105
PHY-3002 : Step(208): len = 517602, overlap = 109.75
PHY-3002 : Step(209): len = 516755, overlap = 115.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000224295
PHY-3002 : Step(210): len = 526945, overlap = 101.5
PHY-3002 : Step(211): len = 529056, overlap = 99.75
PHY-3002 : Step(212): len = 531736, overlap = 97.25
PHY-3002 : Step(213): len = 536056, overlap = 91.5
PHY-3002 : Step(214): len = 540108, overlap = 85
PHY-3002 : Step(215): len = 543263, overlap = 80.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000448591
PHY-3002 : Step(216): len = 553686, overlap = 68.75
PHY-3002 : Step(217): len = 560264, overlap = 62.75
PHY-3002 : Step(218): len = 567396, overlap = 57
PHY-3002 : Step(219): len = 571695, overlap = 55.25
PHY-3002 : Step(220): len = 573350, overlap = 50.25
PHY-3002 : Step(221): len = 574992, overlap = 51.5
PHY-3002 : Step(222): len = 574981, overlap = 50
PHY-3002 : Step(223): len = 574882, overlap = 49
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000873195
PHY-3002 : Step(224): len = 582659, overlap = 47.25
PHY-3002 : Step(225): len = 586174, overlap = 47
PHY-3002 : Step(226): len = 590268, overlap = 46.75
PHY-3002 : Step(227): len = 595881, overlap = 43.25
PHY-3002 : Step(228): len = 598829, overlap = 44
PHY-3002 : Step(229): len = 600145, overlap = 45.25
PHY-3002 : Step(230): len = 600689, overlap = 45.5
PHY-3002 : Step(231): len = 600666, overlap = 46.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00172025
PHY-3002 : Step(232): len = 605087, overlap = 44.5
PHY-3002 : Step(233): len = 608230, overlap = 41.5
PHY-3002 : Step(234): len = 612446, overlap = 39.25
PHY-3002 : Step(235): len = 615954, overlap = 36.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00344049
PHY-3002 : Step(236): len = 618374, overlap = 34.5
PHY-3002 : Step(237): len = 620637, overlap = 35.75
PHY-3002 : Step(238): len = 624074, overlap = 34.25
PHY-3002 : Step(239): len = 625795, overlap = 35.25
PHY-3002 : Step(240): len = 626915, overlap = 34.5
PHY-3002 : Step(241): len = 628568, overlap = 33.5
PHY-3002 : Step(242): len = 629453, overlap = 32
PHY-3002 : Step(243): len = 629757, overlap = 32
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.487766s wall, 1.781250s user + 2.328125s system = 4.109375s CPU (276.2%)

PHY-3001 : Trial Legalized: Len = 655971
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 249/10570.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 778880, over cnt = 1506(4%), over = 2430, worst = 8
PHY-1002 : len = 787144, over cnt = 880(2%), over = 1244, worst = 8
PHY-1002 : len = 794040, over cnt = 417(1%), over = 619, worst = 8
PHY-1002 : len = 801088, over cnt = 43(0%), over = 77, worst = 8
PHY-1002 : len = 801352, over cnt = 9(0%), over = 19, worst = 5
PHY-1001 : End global iterations;  1.623884s wall, 2.421875s user + 0.062500s system = 2.484375s CPU (153.0%)

PHY-1001 : Congestion index: top1 = 56.16, top5 = 48.92, top10 = 45.04, top15 = 42.33.
PHY-3001 : End congestion estimation;  1.896656s wall, 2.703125s user + 0.062500s system = 2.765625s CPU (145.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10522 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.523550s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (98.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000275983
PHY-3002 : Step(244): len = 629020, overlap = 12.25
PHY-3002 : Step(245): len = 613785, overlap = 24
PHY-3002 : Step(246): len = 600006, overlap = 31
PHY-3002 : Step(247): len = 590570, overlap = 35.5
PHY-3002 : Step(248): len = 582732, overlap = 42.25
PHY-3002 : Step(249): len = 577713, overlap = 44
PHY-3002 : Step(250): len = 576112, overlap = 44.25
PHY-3002 : Step(251): len = 574350, overlap = 50
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019192s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.4%)

PHY-3001 : Legalized: Len = 588541, Over = 0
PHY-3001 : Spreading special nets. 77 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.034846s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (134.5%)

PHY-3001 : 111 instances has been re-located, deltaX = 17, deltaY = 71, maxDist = 2.
PHY-3001 : Final: Len = 590108, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 45858, tnet num: 10522, tinst num: 4596, tnode num: 53908, tedge num: 77057.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.888402s wall, 1.843750s user + 0.015625s system = 1.859375s CPU (98.5%)

RUN-1004 : used memory is 466 MB, reserved memory is 455 MB, peak memory is 518 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1307/10570.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 711760, over cnt = 1598(4%), over = 2668, worst = 8
PHY-1002 : len = 722936, over cnt = 1001(2%), over = 1407, worst = 8
PHY-1002 : len = 733040, over cnt = 367(1%), over = 498, worst = 5
PHY-1002 : len = 739936, over cnt = 41(0%), over = 54, worst = 4
PHY-1002 : len = 740712, over cnt = 11(0%), over = 15, worst = 3
PHY-1001 : End global iterations;  1.655796s wall, 2.687500s user + 0.078125s system = 2.765625s CPU (167.0%)

PHY-1001 : Congestion index: top1 = 57.03, top5 = 51.34, top10 = 47.21, top15 = 43.96.
PHY-1001 : End incremental global routing;  1.897745s wall, 2.937500s user + 0.078125s system = 3.015625s CPU (158.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10522 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.476307s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (98.4%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4468 has valid locations, 9 needs to be replaced
PHY-3001 : design contains 4603 instances, 4450 slices, 115 macros(578 instances: 382 mslices 196 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 591280
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9773/10577.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 742384, over cnt = 34(0%), over = 41, worst = 3
PHY-1002 : len = 742392, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 742480, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 742560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.472726s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (112.4%)

PHY-1001 : Congestion index: top1 = 56.92, top5 = 51.34, top10 = 47.23, top15 = 44.01.
PHY-3001 : End congestion estimation;  0.738283s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (105.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 45936, tnet num: 10529, tinst num: 4603, tnode num: 54007, tedge num: 77177.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.743187s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (100.4%)

RUN-1004 : used memory is 522 MB, reserved memory is 511 MB, peak memory is 522 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10529 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.249663s wall, 2.250000s user + 0.000000s system = 2.250000s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(252): len = 590791, overlap = 0
PHY-3002 : Step(253): len = 590626, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9770/10577.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 741512, over cnt = 19(0%), over = 24, worst = 3
PHY-1002 : len = 741624, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 741648, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 741664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.475138s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (98.7%)

PHY-1001 : Congestion index: top1 = 56.94, top5 = 51.33, top10 = 47.20, top15 = 43.99.
PHY-3001 : End congestion estimation;  0.713256s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (98.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10529 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.496809s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000171543
PHY-3002 : Step(254): len = 590661, overlap = 0.25
PHY-3002 : Step(255): len = 590626, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006465s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (241.7%)

PHY-3001 : Legalized: Len = 590658, Over = 0
PHY-3001 : End spreading;  0.031575s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.0%)

PHY-3001 : Final: Len = 590658, Over = 0
PHY-3001 : End incremental placement;  4.532040s wall, 4.562500s user + 0.171875s system = 4.734375s CPU (104.5%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  7.226350s wall, 8.453125s user + 0.250000s system = 8.703125s CPU (120.4%)

OPT-1001 : Current memory(MB): used = 528, reserve = 516, peak = 529.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9770/10577.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 741560, over cnt = 12(0%), over = 15, worst = 2
PHY-1002 : len = 741536, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 741576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.274739s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (96.7%)

PHY-1001 : Congestion index: top1 = 56.92, top5 = 51.28, top10 = 47.17, top15 = 43.94.
OPT-1001 : End congestion update;  0.484495s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (100.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10529 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.369536s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (97.3%)

OPT-0007 : Start: WNS 2237 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4477 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4603 instances, 4450 slices, 115 macros(578 instances: 382 mslices 196 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 592467, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028163s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.0%)

PHY-3001 : 4 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 592473, Over = 0
PHY-3001 : End incremental legalization;  0.238241s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (98.4%)

OPT-0007 : Iter 1: improved WNS 2824 TNS 0 NUM_FEPS 0 with 13 cells processed and 2961 slack improved
OPT-0007 : Iter 2: improved WNS 2824 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.157717s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (110.7%)

OPT-1001 : Current memory(MB): used = 527, reserve = 516, peak = 529.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10529 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.367968s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (97.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9721/10577.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 743336, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 743360, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 743408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.267745s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.2%)

PHY-1001 : Congestion index: top1 = 56.92, top5 = 51.28, top10 = 47.18, top15 = 43.95.
PHY-1001 : End incremental global routing;  0.475818s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (101.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10529 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.472183s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (99.3%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9785/10577.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 743408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.084614s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (110.8%)

PHY-1001 : Congestion index: top1 = 56.92, top5 = 51.28, top10 = 47.18, top15 = 43.95.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10529 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.368717s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (93.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2824 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 56.517241
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 2824ps with logic level 1 
RUN-1001 :       #2 path slack 2828ps with logic level 1 
RUN-1001 :       #3 path slack 2831ps with logic level 1 
RUN-1001 :       #4 path slack 2874ps with logic level 1 
RUN-1001 :       #5 path slack 2881ps with logic level 1 
RUN-1001 :       #6 path slack 2889ps with logic level 1 
RUN-1001 :       #7 path slack 2895ps with logic level 1 
OPT-1001 : End physical optimization;  12.395300s wall, 13.656250s user + 0.281250s system = 13.937500s CPU (112.4%)

RUN-1003 : finish command "place" in  41.206048s wall, 65.328125s user + 10.031250s system = 75.359375s CPU (182.9%)

RUN-1004 : used memory is 487 MB, reserved memory is 474 MB, peak memory is 529 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.336944s wall, 2.203125s user + 0.031250s system = 2.234375s CPU (167.1%)

RUN-1004 : used memory is 488 MB, reserved memory is 475 MB, peak memory is 542 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 4607 instances
RUN-1001 : 2221 mslices, 2229 lslices, 115 pads, 24 brams, 3 dsps
RUN-1001 : There are total 10577 nets
RUN-1001 : 5306 nets have 2 pins
RUN-1001 : 3818 nets have [3 - 5] pins
RUN-1001 : 868 nets have [6 - 10] pins
RUN-1001 : 309 nets have [11 - 20] pins
RUN-1001 : 269 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 45936, tnet num: 10529, tinst num: 4603, tnode num: 54007, tedge num: 77177.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.543198s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (99.2%)

RUN-1004 : used memory is 497 MB, reserved memory is 487 MB, peak memory is 542 MB
PHY-1001 : 2221 mslices, 2229 lslices, 115 pads, 24 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10529 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 706664, over cnt = 1624(4%), over = 2760, worst = 8
PHY-1002 : len = 721240, over cnt = 806(2%), over = 1070, worst = 8
PHY-1002 : len = 730400, over cnt = 234(0%), over = 294, worst = 5
PHY-1002 : len = 734776, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 735008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.711834s wall, 2.625000s user + 0.140625s system = 2.765625s CPU (161.6%)

PHY-1001 : Congestion index: top1 = 56.70, top5 = 51.08, top10 = 46.95, top15 = 43.70.
PHY-1001 : End global routing;  1.957985s wall, 2.875000s user + 0.140625s system = 3.015625s CPU (154.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 521, reserve = 509, peak = 542.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : net PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/DRAM_inst4/clkb will be routed on clock mesh
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 780, reserve = 772, peak = 780.
PHY-1001 : End build detailed router design. 4.641244s wall, 4.578125s user + 0.062500s system = 4.640625s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 135528, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.031309s wall, 3.000000s user + 0.031250s system = 3.031250s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 815, reserve = 808, peak = 815.
PHY-1001 : End phase 1; 3.037434s wall, 3.015625s user + 0.031250s system = 3.046875s CPU (100.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Patch 5548 net; 22.586418s wall, 22.453125s user + 0.015625s system = 22.468750s CPU (99.5%)

PHY-1022 : len = 1.54238e+06, over cnt = 1391(0%), over = 1396, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 824, reserve = 815, peak = 824.
PHY-1001 : End initial routed; 45.246918s wall, 60.593750s user + 0.437500s system = 61.031250s CPU (134.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/10020(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.345   |   0.000   |   0   
RUN-1001 :   Hold   |   0.067   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.549832s wall, 2.546875s user + 0.015625s system = 2.562500s CPU (100.5%)

PHY-1001 : Current memory(MB): used = 833, reserve = 824, peak = 833.
PHY-1001 : End phase 2; 47.796830s wall, 63.140625s user + 0.453125s system = 63.593750s CPU (133.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.54238e+06, over cnt = 1391(0%), over = 1396, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.107093s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.51665e+06, over cnt = 430(0%), over = 430, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 2.384781s wall, 3.109375s user + 0.015625s system = 3.125000s CPU (131.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.51441e+06, over cnt = 86(0%), over = 86, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.922430s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (105.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.51474e+06, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.342453s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (109.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.51507e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.215402s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (101.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.51515e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.132316s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (106.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/10020(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.345   |   0.000   |   0   
RUN-1001 :   Hold   |   0.067   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.758722s wall, 2.718750s user + 0.015625s system = 2.734375s CPU (99.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 466 feed throughs used by 317 nets
PHY-1001 : End commit to database; 1.783172s wall, 1.765625s user + 0.015625s system = 1.781250s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 894, reserve = 887, peak = 894.
PHY-1001 : End phase 3; 8.998397s wall, 9.750000s user + 0.046875s system = 9.796875s CPU (108.9%)

PHY-1003 : Routed, final wirelength = 1.51515e+06
PHY-1001 : Current memory(MB): used = 897, reserve = 890, peak = 897.
PHY-1001 : End export database. 0.038900s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (120.5%)

PHY-1001 : End detail routing;  64.849295s wall, 80.843750s user + 0.593750s system = 81.437500s CPU (125.6%)

RUN-1003 : finish command "route" in  68.929799s wall, 85.828125s user + 0.750000s system = 86.578125s CPU (125.6%)

RUN-1004 : used memory is 848 MB, reserved memory is 839 MB, peak memory is 897 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        56
  #input                   19
  #output                  36
  #inout                    1

Utilization Statistics
#lut                     8308   out of  19600   42.39%
#reg                     3372   out of  19600   17.20%
#le                      8532
  #lut only              5160   out of   8532   60.48%
  #reg only               224   out of   8532    2.63%
  #lut&reg               3148   out of   8532   36.90%
#dsp                        3   out of     29   10.34%
#bram                      16   out of     64   25.00%
  #bram9k                  16
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       60   out of    188   31.91%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                                             Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                                         GCLK               pll                PLL_inst/pll_inst.clkc1                   1530
#2        PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/DRAM_inst4/clkb    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             489
#3        SDRAM_PLL_inst/clk0_buf                                                              GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             192
#4        SWCLK_dup_1                                                                          GCLK               io                 SWCLK_syn_2.di                            85
#5        SD_CLK_dup_1                                                                         GCLK               pll                PLL_inst/pll_inst.clkc2                   58
#6        u3_hdmi_tx/PXLCLK_5X_I                                                               GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             38
#7        LED_Interface/light_clk                                                              GCLK               mslice             LED_Interface/light_clk_reg_syn_9.q1      16
#8        System_clk_dup_1                                                                     GCLK               io                 System_clk_syn_2.di                       3
#9        SEG_Interface/smg_inst/cnt_1ms[0]                                                    GCLK               lslice             SEG_Interface/smg_inst/reg0_syn_122.q1    1
#10       PIXEL_PLL_inst/clk0_buf                                                              GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#11       PLL_inst/clk0_buf                                                                    GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#12       sdram_rw_top_inst/clk_sdram                                                          GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      RXD_1          INPUT        H16        LVCMOS25          N/A           N/A        NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      TXD_1         OUTPUT        N16        LVCMOS25           8            N/A        NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------------+
|top                               |CortexM0_SoC                                       |8532   |7742    |566     |3376    |24      |3       |
|  AHBlite_SD_Interface            |AHBlite_SD                                         |625    |513     |83      |342     |0       |0       |
|    SD_top_inst                   |SD_top                                             |595    |488     |83      |316     |0       |0       |
|      sd_init_inst                |sd_init                                            |161    |121     |22      |77      |0       |0       |
|      sd_rd_ctrl_inst             |sd_rd_ctrl                                         |197    |173     |19      |124     |0       |0       |
|      sd_read_inst                |sd_read                                            |237    |194     |42      |115     |0       |0       |
|  Bayer2RGB_Interface             |AHBlite_Bayer2RGB                                  |2      |2       |0       |2       |0       |0       |
|  Bayer2RGB_inst                  |Bayer2RGB                                          |487    |311     |101     |318     |4       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |142    |101     |3       |138     |4       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |63     |28      |3       |59      |4       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  Gamma_Interface                 |AHBlite_Gamma                                      |2      |2       |0       |2       |0       |0       |
|  HistEQ_Interface                |AHBlite_HistEQ                                     |4      |4       |0       |4       |0       |0       |
|  Interconncet                    |AHBlite_Interconnect                               |18     |18      |0       |16      |0       |0       |
|    Decoder                       |AHBlite_Decoder                                    |2      |2       |0       |0       |0       |0       |
|    SlaveMUX                      |AHBlite_SlaveMUX                                   |16     |16      |0       |16      |0       |0       |
|  LED_Interface                   |AHBlite_LED                                        |96     |85      |9       |57      |0       |0       |
|  Matrix_Key_Interface            |AHBlite_Matrix_Key                                 |5      |5       |0       |4       |0       |0       |
|  MedFilter_Interface             |AHBlite_MedFilter                                  |2      |2       |0       |0       |0       |0       |
|  PINTO_Interface                 |AHBlite_PINTO                                      |2      |2       |0       |1       |0       |0       |
|  PINTO_inst                      |PINTO                                              |284    |225     |18      |257     |8       |0       |
|    vip_matrix_generate_5x5_8bit  |vip_matrix_generate_5x5_8bit                       |187    |173     |3       |183     |8       |0       |
|      u_line_shift_5x5_ram_8bit   |line_shift_5x5                                     |120    |106     |3       |116     |8       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst3                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst4                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  PIXEL_PLL_inst                  |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                        |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface               |AHBlite_Block_RAM                                  |16     |16      |0       |16      |0       |0       |
|  RAMDATA_Interface               |AHBlite_Block_RAM                                  |24     |24      |0       |15      |0       |0       |
|  RAM_CODE                        |Block_RAM                                          |4      |4       |0       |0       |4       |0       |
|  RAM_DATA                        |Block_RAM                                          |1      |1       |0       |0       |4       |0       |
|  SDRAM_PLL_inst                  |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                   |AHBlite_SEG                                        |45     |38      |5       |30      |0       |0       |
|    smg_inst                      |smg                                                |34     |27      |5       |20      |0       |0       |
|  Timer_Interface                 |AHBlite_Timer                                      |96     |76      |18      |60      |0       |0       |
|  UART1_RX                        |UART_RX                                            |19     |19      |0       |11      |0       |0       |
|  UART1_TX                        |UART_TX                                            |67     |67      |0       |21      |0       |0       |
|    FIFO                          |FIFO                                               |51     |51      |0       |13      |0       |0       |
|  UART_Interface                  |AHBlite_UART                                       |26     |26      |0       |6       |0       |0       |
|  clkuart1_pwm                    |clkuart_pwm                                        |21     |16      |5       |9       |0       |0       |
|  kb                              |Keyboard                                           |285    |237     |48      |139     |0       |0       |
|  sdram_rw_top_inst               |sdram_rw_top                                       |677    |512     |109     |386     |4       |0       |
|    SDRAM_inst                    |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                   |sdram_top                                          |677    |512     |109     |386     |4       |0       |
|      u_sdram_controller          |sdram_controller                                   |278    |228     |40      |121     |0       |0       |
|        u_sdram_cmd               |sdram_cmd                                          |50     |50      |0       |21      |0       |0       |
|        u_sdram_ctrl              |sdram_ctrl                                         |175    |133     |40      |47      |0       |0       |
|        u_sdram_data              |sdram_data                                         |53     |45      |0       |53      |0       |0       |
|      u_sdram_fifo_ctrl           |sdram_fifo_ctrl                                    |399    |284     |69      |265     |4       |0       |
|        rdfifo                    |SDRAM_READ_FIFO                                    |132    |86      |21      |103     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_READ_FIFO                          |7      |4       |0       |6       |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |29     |26      |0       |29      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |38     |31      |0       |38      |0       |0       |
|        wrfifo                    |SDRAM_WRITE_FIFO                                   |153    |110     |22      |123     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_WRITE_FIFO                         |24     |24      |0       |22      |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |35     |23      |0       |35      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |35     |28      |0       |35      |0       |0       |
|  u3_hdmi_tx                      |hdmi_tx                                            |348    |289     |54      |184     |0       |0       |
|    Inst_DVITransmitter           |DVITransmitter                                     |348    |289     |54      |184     |0       |0       |
|      Inst_TMDSEncoder_blue       |TMDSEncoder                                        |102    |84      |18      |51      |0       |0       |
|      Inst_TMDSEncoder_green      |TMDSEncoder                                        |101    |83      |18      |45      |0       |0       |
|      Inst_TMDSEncoder_red        |TMDSEncoder                                        |100    |82      |18      |44      |0       |0       |
|      Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                                |21     |18      |0       |21      |0       |0       |
|      Inst_clk_serializer_10_1    |Serial_N_1_lvds                                    |6      |4       |0       |5       |0       |0       |
|      Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                                |12     |12      |0       |12      |0       |0       |
|      Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                                |6      |6       |0       |6       |0       |0       |
|  u_logic                         |cortexm0ds_logic                                   |5186   |5136    |48      |1458    |0       |3       |
|  video_driver_inst               |video_driver                                       |164    |93      |68      |24      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5246  
    #2          2       2440  
    #3          3       727   
    #4          4       618   
    #5        5-10      933   
    #6        11-50     494   
    #7       51-100      16   
    #8       101-500     1    
  Average     3.14            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.646151s wall, 2.781250s user + 0.031250s system = 2.812500s CPU (170.9%)

RUN-1004 : used memory is 849 MB, reserved memory is 840 MB, peak memory is 904 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 45936, tnet num: 10529, tinst num: 4603, tnode num: 54007, tedge num: 77177.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.600948s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (100.5%)

RUN-1004 : used memory is 851 MB, reserved memory is 843 MB, peak memory is 904 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10529 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 12 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		LED_Interface/light_clk_syn_4
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 4603
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 10577, pip num: 113685
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 466
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3122 valid insts, and 316825 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110001110000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  10.974807s wall, 105.421875s user + 0.296875s system = 105.718750s CPU (963.3%)

RUN-1004 : used memory is 912 MB, reserved memory is 909 MB, peak memory is 1075 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240515_162152.log"
