ARM GAS  /tmp/cchATM1W.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB134:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/cchATM1W.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** /**
  61:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f4xx_hal_msp.c ****   */
  63:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f4xx_hal_msp.c **** 
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 70 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 70 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
ARM GAS  /tmp/cchATM1W.s 			page 3


  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 70 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 70 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 71 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 71 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 71 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 71 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 71 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 78 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE134:
  84              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_I2C_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	HAL_I2C_MspInit:
  92              	.LVL0:
  93              	.LFB135:
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c **** /**
  81:Core/Src/stm32f4xx_hal_msp.c ****   * @brief I2C MSP Initialization
ARM GAS  /tmp/cchATM1W.s 			page 4


  82:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  83:Core/Src/stm32f4xx_hal_msp.c ****   * @param hi2c: I2C handle pointer
  84:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
  85:Core/Src/stm32f4xx_hal_msp.c ****   */
  86:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  87:Core/Src/stm32f4xx_hal_msp.c **** {
  94              		.loc 1 87 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 32
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		.loc 1 87 1 is_stmt 0 view .LVU15
  99 0000 30B5     		push	{r4, r5, lr}
 100              	.LCFI2:
 101              		.cfi_def_cfa_offset 12
 102              		.cfi_offset 4, -12
 103              		.cfi_offset 5, -8
 104              		.cfi_offset 14, -4
 105 0002 89B0     		sub	sp, sp, #36
 106              	.LCFI3:
 107              		.cfi_def_cfa_offset 48
  88:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 108              		.loc 1 88 3 is_stmt 1 view .LVU16
 109              		.loc 1 88 20 is_stmt 0 view .LVU17
 110 0004 0023     		movs	r3, #0
 111 0006 0393     		str	r3, [sp, #12]
 112 0008 0493     		str	r3, [sp, #16]
 113 000a 0593     		str	r3, [sp, #20]
 114 000c 0693     		str	r3, [sp, #24]
 115 000e 0793     		str	r3, [sp, #28]
  89:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 116              		.loc 1 89 3 is_stmt 1 view .LVU18
 117              		.loc 1 89 10 is_stmt 0 view .LVU19
 118 0010 0268     		ldr	r2, [r0]
 119              		.loc 1 89 5 view .LVU20
 120 0012 144B     		ldr	r3, .L9
 121 0014 9A42     		cmp	r2, r3
 122 0016 01D0     		beq	.L8
 123              	.LVL1:
 124              	.L5:
  90:Core/Src/stm32f4xx_hal_msp.c ****   {
  91:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 0 */
  92:Core/Src/stm32f4xx_hal_msp.c **** 
  93:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C1_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c **** 
  95:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  96:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
  97:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
  98:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
  99:Core/Src/stm32f4xx_hal_msp.c ****     */
 100:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 105:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 106:Core/Src/stm32f4xx_hal_msp.c **** 
 107:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
ARM GAS  /tmp/cchATM1W.s 			page 5


 108:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 109:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 111:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C1_MspInit 1 */
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 113:Core/Src/stm32f4xx_hal_msp.c ****   }
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 115:Core/Src/stm32f4xx_hal_msp.c **** }
 125              		.loc 1 115 1 view .LVU21
 126 0018 09B0     		add	sp, sp, #36
 127              	.LCFI4:
 128              		.cfi_remember_state
 129              		.cfi_def_cfa_offset 12
 130              		@ sp needed
 131 001a 30BD     		pop	{r4, r5, pc}
 132              	.LVL2:
 133              	.L8:
 134              	.LCFI5:
 135              		.cfi_restore_state
  95:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 136              		.loc 1 95 5 is_stmt 1 view .LVU22
 137              	.LBB4:
  95:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 138              		.loc 1 95 5 view .LVU23
 139 001c 0025     		movs	r5, #0
 140 001e 0195     		str	r5, [sp, #4]
  95:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 141              		.loc 1 95 5 view .LVU24
 142 0020 114C     		ldr	r4, .L9+4
 143 0022 236B     		ldr	r3, [r4, #48]
 144 0024 43F00203 		orr	r3, r3, #2
 145 0028 2363     		str	r3, [r4, #48]
  95:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 146              		.loc 1 95 5 view .LVU25
 147 002a 236B     		ldr	r3, [r4, #48]
 148 002c 03F00203 		and	r3, r3, #2
 149 0030 0193     		str	r3, [sp, #4]
  95:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 150              		.loc 1 95 5 view .LVU26
 151 0032 019B     		ldr	r3, [sp, #4]
 152              	.LBE4:
  95:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 153              		.loc 1 95 5 view .LVU27
 100:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 154              		.loc 1 100 5 view .LVU28
 100:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 155              		.loc 1 100 25 is_stmt 0 view .LVU29
 156 0034 C023     		movs	r3, #192
 157 0036 0393     		str	r3, [sp, #12]
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 158              		.loc 1 101 5 is_stmt 1 view .LVU30
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 159              		.loc 1 101 26 is_stmt 0 view .LVU31
 160 0038 1223     		movs	r3, #18
 161 003a 0493     		str	r3, [sp, #16]
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 162              		.loc 1 102 5 is_stmt 1 view .LVU32
ARM GAS  /tmp/cchATM1W.s 			page 6


 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 163              		.loc 1 103 5 view .LVU33
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 164              		.loc 1 103 27 is_stmt 0 view .LVU34
 165 003c 0323     		movs	r3, #3
 166 003e 0693     		str	r3, [sp, #24]
 104:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 167              		.loc 1 104 5 is_stmt 1 view .LVU35
 104:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 168              		.loc 1 104 31 is_stmt 0 view .LVU36
 169 0040 0423     		movs	r3, #4
 170 0042 0793     		str	r3, [sp, #28]
 105:Core/Src/stm32f4xx_hal_msp.c **** 
 171              		.loc 1 105 5 is_stmt 1 view .LVU37
 172 0044 03A9     		add	r1, sp, #12
 173 0046 0948     		ldr	r0, .L9+8
 174              	.LVL3:
 105:Core/Src/stm32f4xx_hal_msp.c **** 
 175              		.loc 1 105 5 is_stmt 0 view .LVU38
 176 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 177              	.LVL4:
 108:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 178              		.loc 1 108 5 is_stmt 1 view .LVU39
 179              	.LBB5:
 108:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 180              		.loc 1 108 5 view .LVU40
 181 004c 0295     		str	r5, [sp, #8]
 108:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 182              		.loc 1 108 5 view .LVU41
 183 004e 236C     		ldr	r3, [r4, #64]
 184 0050 43F40013 		orr	r3, r3, #2097152
 185 0054 2364     		str	r3, [r4, #64]
 108:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 186              		.loc 1 108 5 view .LVU42
 187 0056 236C     		ldr	r3, [r4, #64]
 188 0058 03F40013 		and	r3, r3, #2097152
 189 005c 0293     		str	r3, [sp, #8]
 108:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 190              		.loc 1 108 5 view .LVU43
 191 005e 029B     		ldr	r3, [sp, #8]
 192              	.LBE5:
 108:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 193              		.loc 1 108 5 view .LVU44
 194              		.loc 1 115 1 is_stmt 0 view .LVU45
 195 0060 DAE7     		b	.L5
 196              	.L10:
 197 0062 00BF     		.align	2
 198              	.L9:
 199 0064 00540040 		.word	1073763328
 200 0068 00380240 		.word	1073887232
 201 006c 00040240 		.word	1073873920
 202              		.cfi_endproc
 203              	.LFE135:
 205              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 206              		.align	1
 207              		.global	HAL_I2C_MspDeInit
 208              		.syntax unified
ARM GAS  /tmp/cchATM1W.s 			page 7


 209              		.thumb
 210              		.thumb_func
 212              	HAL_I2C_MspDeInit:
 213              	.LVL5:
 214              	.LFB136:
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 117:Core/Src/stm32f4xx_hal_msp.c **** /**
 118:Core/Src/stm32f4xx_hal_msp.c ****   * @brief I2C MSP De-Initialization
 119:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 120:Core/Src/stm32f4xx_hal_msp.c ****   * @param hi2c: I2C handle pointer
 121:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 122:Core/Src/stm32f4xx_hal_msp.c ****   */
 123:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 124:Core/Src/stm32f4xx_hal_msp.c **** {
 215              		.loc 1 124 1 is_stmt 1 view -0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 125:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 219              		.loc 1 125 3 view .LVU47
 220              		.loc 1 125 10 is_stmt 0 view .LVU48
 221 0000 0268     		ldr	r2, [r0]
 222              		.loc 1 125 5 view .LVU49
 223 0002 0A4B     		ldr	r3, .L18
 224 0004 9A42     		cmp	r2, r3
 225 0006 00D0     		beq	.L17
 226 0008 7047     		bx	lr
 227              	.L17:
 124:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 228              		.loc 1 124 1 view .LVU50
 229 000a 10B5     		push	{r4, lr}
 230              	.LCFI6:
 231              		.cfi_def_cfa_offset 8
 232              		.cfi_offset 4, -8
 233              		.cfi_offset 14, -4
 126:Core/Src/stm32f4xx_hal_msp.c ****   {
 127:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspDeInit 0 */
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C1_MspDeInit 0 */
 130:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 131:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 234              		.loc 1 131 5 is_stmt 1 view .LVU51
 235 000c 084A     		ldr	r2, .L18+4
 236 000e 136C     		ldr	r3, [r2, #64]
 237 0010 23F40013 		bic	r3, r3, #2097152
 238 0014 1364     		str	r3, [r2, #64]
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 133:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 134:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 135:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 136:Core/Src/stm32f4xx_hal_msp.c ****     */
 137:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 239              		.loc 1 137 5 view .LVU52
 240 0016 074C     		ldr	r4, .L18+8
 241 0018 4021     		movs	r1, #64
 242 001a 2046     		mov	r0, r4
 243              	.LVL6:
ARM GAS  /tmp/cchATM1W.s 			page 8


 244              		.loc 1 137 5 is_stmt 0 view .LVU53
 245 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 246              	.LVL7:
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 139:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 247              		.loc 1 139 5 is_stmt 1 view .LVU54
 248 0020 8021     		movs	r1, #128
 249 0022 2046     		mov	r0, r4
 250 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 251              	.LVL8:
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 141:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspDeInit 1 */
 142:Core/Src/stm32f4xx_hal_msp.c **** 
 143:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C1_MspDeInit 1 */
 144:Core/Src/stm32f4xx_hal_msp.c ****   }
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 146:Core/Src/stm32f4xx_hal_msp.c **** }
 252              		.loc 1 146 1 is_stmt 0 view .LVU55
 253 0028 10BD     		pop	{r4, pc}
 254              	.L19:
 255 002a 00BF     		.align	2
 256              	.L18:
 257 002c 00540040 		.word	1073763328
 258 0030 00380240 		.word	1073887232
 259 0034 00040240 		.word	1073873920
 260              		.cfi_endproc
 261              	.LFE136:
 263              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 264              		.align	1
 265              		.global	HAL_RTC_MspInit
 266              		.syntax unified
 267              		.thumb
 268              		.thumb_func
 270              	HAL_RTC_MspInit:
 271              	.LVL9:
 272              	.LFB137:
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 148:Core/Src/stm32f4xx_hal_msp.c **** /**
 149:Core/Src/stm32f4xx_hal_msp.c ****   * @brief RTC MSP Initialization
 150:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 151:Core/Src/stm32f4xx_hal_msp.c ****   * @param hrtc: RTC handle pointer
 152:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 153:Core/Src/stm32f4xx_hal_msp.c ****   */
 154:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 155:Core/Src/stm32f4xx_hal_msp.c **** {
 273              		.loc 1 155 1 is_stmt 1 view -0
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 24
 276              		@ frame_needed = 0, uses_anonymous_args = 0
 277              		.loc 1 155 1 is_stmt 0 view .LVU57
 278 0000 00B5     		push	{lr}
 279              	.LCFI7:
 280              		.cfi_def_cfa_offset 4
 281              		.cfi_offset 14, -4
 282 0002 87B0     		sub	sp, sp, #28
 283              	.LCFI8:
 284              		.cfi_def_cfa_offset 32
ARM GAS  /tmp/cchATM1W.s 			page 9


 156:Core/Src/stm32f4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 285              		.loc 1 156 3 is_stmt 1 view .LVU58
 286              		.loc 1 156 28 is_stmt 0 view .LVU59
 287 0004 0023     		movs	r3, #0
 288 0006 0193     		str	r3, [sp, #4]
 289 0008 0293     		str	r3, [sp, #8]
 290 000a 0393     		str	r3, [sp, #12]
 291 000c 0493     		str	r3, [sp, #16]
 292 000e 0593     		str	r3, [sp, #20]
 157:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 293              		.loc 1 157 3 is_stmt 1 view .LVU60
 294              		.loc 1 157 10 is_stmt 0 view .LVU61
 295 0010 0268     		ldr	r2, [r0]
 296              		.loc 1 157 5 view .LVU62
 297 0012 0B4B     		ldr	r3, .L26
 298 0014 9A42     		cmp	r2, r3
 299 0016 02D0     		beq	.L24
 300              	.LVL10:
 301              	.L20:
 158:Core/Src/stm32f4xx_hal_msp.c ****   {
 159:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN RTC_MspInit 0 */
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 161:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END RTC_MspInit 0 */
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c ****   /** Initializes the peripherals clock
 164:Core/Src/stm32f4xx_hal_msp.c ****   */
 165:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 166:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 167:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 168:Core/Src/stm32f4xx_hal_msp.c ****     {
 169:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 170:Core/Src/stm32f4xx_hal_msp.c ****     }
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 172:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 173:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 174:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN RTC_MspInit 1 */
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 176:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END RTC_MspInit 1 */
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 178:Core/Src/stm32f4xx_hal_msp.c ****   }
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 180:Core/Src/stm32f4xx_hal_msp.c **** }
 302              		.loc 1 180 1 view .LVU63
 303 0018 07B0     		add	sp, sp, #28
 304              	.LCFI9:
 305              		.cfi_remember_state
 306              		.cfi_def_cfa_offset 4
 307              		@ sp needed
 308 001a 5DF804FB 		ldr	pc, [sp], #4
 309              	.LVL11:
 310              	.L24:
 311              	.LCFI10:
 312              		.cfi_restore_state
 165:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 313              		.loc 1 165 5 is_stmt 1 view .LVU64
 165:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 314              		.loc 1 165 46 is_stmt 0 view .LVU65
ARM GAS  /tmp/cchATM1W.s 			page 10


 315 001e 0223     		movs	r3, #2
 316 0020 0193     		str	r3, [sp, #4]
 166:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 317              		.loc 1 166 5 is_stmt 1 view .LVU66
 166:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 318              		.loc 1 166 43 is_stmt 0 view .LVU67
 319 0022 4FF40073 		mov	r3, #512
 320 0026 0493     		str	r3, [sp, #16]
 167:Core/Src/stm32f4xx_hal_msp.c ****     {
 321              		.loc 1 167 5 is_stmt 1 view .LVU68
 167:Core/Src/stm32f4xx_hal_msp.c ****     {
 322              		.loc 1 167 9 is_stmt 0 view .LVU69
 323 0028 01A8     		add	r0, sp, #4
 324              	.LVL12:
 167:Core/Src/stm32f4xx_hal_msp.c ****     {
 325              		.loc 1 167 9 view .LVU70
 326 002a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 327              	.LVL13:
 167:Core/Src/stm32f4xx_hal_msp.c ****     {
 328              		.loc 1 167 8 discriminator 1 view .LVU71
 329 002e 20B9     		cbnz	r0, .L25
 330              	.L22:
 173:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN RTC_MspInit 1 */
 331              		.loc 1 173 5 is_stmt 1 view .LVU72
 332 0030 044B     		ldr	r3, .L26+4
 333 0032 0122     		movs	r2, #1
 334 0034 C3F83C2E 		str	r2, [r3, #3644]
 335              		.loc 1 180 1 is_stmt 0 view .LVU73
 336 0038 EEE7     		b	.L20
 337              	.L25:
 169:Core/Src/stm32f4xx_hal_msp.c ****     }
 338              		.loc 1 169 7 is_stmt 1 view .LVU74
 339 003a FFF7FEFF 		bl	Error_Handler
 340              	.LVL14:
 341 003e F7E7     		b	.L22
 342              	.L27:
 343              		.align	2
 344              	.L26:
 345 0040 00280040 		.word	1073752064
 346 0044 00004742 		.word	1111949312
 347              		.cfi_endproc
 348              	.LFE137:
 350              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 351              		.align	1
 352              		.global	HAL_RTC_MspDeInit
 353              		.syntax unified
 354              		.thumb
 355              		.thumb_func
 357              	HAL_RTC_MspDeInit:
 358              	.LVL15:
 359              	.LFB138:
 181:Core/Src/stm32f4xx_hal_msp.c **** 
 182:Core/Src/stm32f4xx_hal_msp.c **** /**
 183:Core/Src/stm32f4xx_hal_msp.c ****   * @brief RTC MSP De-Initialization
 184:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 185:Core/Src/stm32f4xx_hal_msp.c ****   * @param hrtc: RTC handle pointer
 186:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
ARM GAS  /tmp/cchATM1W.s 			page 11


 187:Core/Src/stm32f4xx_hal_msp.c ****   */
 188:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 189:Core/Src/stm32f4xx_hal_msp.c **** {
 360              		.loc 1 189 1 view -0
 361              		.cfi_startproc
 362              		@ args = 0, pretend = 0, frame = 0
 363              		@ frame_needed = 0, uses_anonymous_args = 0
 364              		@ link register save eliminated.
 190:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 365              		.loc 1 190 3 view .LVU76
 366              		.loc 1 190 10 is_stmt 0 view .LVU77
 367 0000 0268     		ldr	r2, [r0]
 368              		.loc 1 190 5 view .LVU78
 369 0002 044B     		ldr	r3, .L31
 370 0004 9A42     		cmp	r2, r3
 371 0006 00D0     		beq	.L30
 372              	.L28:
 191:Core/Src/stm32f4xx_hal_msp.c ****   {
 192:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN RTC_MspDeInit 0 */
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 194:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END RTC_MspDeInit 0 */
 195:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 196:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 197:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN RTC_MspDeInit 1 */
 198:Core/Src/stm32f4xx_hal_msp.c **** 
 199:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END RTC_MspDeInit 1 */
 200:Core/Src/stm32f4xx_hal_msp.c ****   }
 201:Core/Src/stm32f4xx_hal_msp.c **** 
 202:Core/Src/stm32f4xx_hal_msp.c **** }
 373              		.loc 1 202 1 view .LVU79
 374 0008 7047     		bx	lr
 375              	.L30:
 196:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN RTC_MspDeInit 1 */
 376              		.loc 1 196 5 is_stmt 1 view .LVU80
 377 000a 034B     		ldr	r3, .L31+4
 378 000c 0022     		movs	r2, #0
 379 000e C3F83C2E 		str	r2, [r3, #3644]
 380              		.loc 1 202 1 is_stmt 0 view .LVU81
 381 0012 F9E7     		b	.L28
 382              	.L32:
 383              		.align	2
 384              	.L31:
 385 0014 00280040 		.word	1073752064
 386 0018 00004742 		.word	1111949312
 387              		.cfi_endproc
 388              	.LFE138:
 390              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 391              		.align	1
 392              		.global	HAL_TIM_Base_MspInit
 393              		.syntax unified
 394              		.thumb
 395              		.thumb_func
 397              	HAL_TIM_Base_MspInit:
 398              	.LVL16:
 399              	.LFB139:
 203:Core/Src/stm32f4xx_hal_msp.c **** 
 204:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  /tmp/cchATM1W.s 			page 12


 205:Core/Src/stm32f4xx_hal_msp.c ****   * @brief TIM_Base MSP Initialization
 206:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 207:Core/Src/stm32f4xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
 208:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 209:Core/Src/stm32f4xx_hal_msp.c ****   */
 210:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 211:Core/Src/stm32f4xx_hal_msp.c **** {
 400              		.loc 1 211 1 is_stmt 1 view -0
 401              		.cfi_startproc
 402              		@ args = 0, pretend = 0, frame = 8
 403              		@ frame_needed = 0, uses_anonymous_args = 0
 212:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 404              		.loc 1 212 3 view .LVU83
 405              		.loc 1 212 15 is_stmt 0 view .LVU84
 406 0000 0268     		ldr	r2, [r0]
 407              		.loc 1 212 5 view .LVU85
 408 0002 0E4B     		ldr	r3, .L40
 409 0004 9A42     		cmp	r2, r3
 410 0006 00D0     		beq	.L39
 411 0008 7047     		bx	lr
 412              	.L39:
 211:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 413              		.loc 1 211 1 view .LVU86
 414 000a 00B5     		push	{lr}
 415              	.LCFI11:
 416              		.cfi_def_cfa_offset 4
 417              		.cfi_offset 14, -4
 418 000c 83B0     		sub	sp, sp, #12
 419              	.LCFI12:
 420              		.cfi_def_cfa_offset 16
 213:Core/Src/stm32f4xx_hal_msp.c ****   {
 214:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 0 */
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 216:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspInit 0 */
 217:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 218:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 421              		.loc 1 218 5 is_stmt 1 view .LVU87
 422              	.LBB6:
 423              		.loc 1 218 5 view .LVU88
 424 000e 0022     		movs	r2, #0
 425 0010 0192     		str	r2, [sp, #4]
 426              		.loc 1 218 5 view .LVU89
 427 0012 03F50D33 		add	r3, r3, #144384
 428 0016 196C     		ldr	r1, [r3, #64]
 429 0018 41F00201 		orr	r1, r1, #2
 430 001c 1964     		str	r1, [r3, #64]
 431              		.loc 1 218 5 view .LVU90
 432 001e 1B6C     		ldr	r3, [r3, #64]
 433 0020 03F00203 		and	r3, r3, #2
 434 0024 0193     		str	r3, [sp, #4]
 435              		.loc 1 218 5 view .LVU91
 436 0026 019B     		ldr	r3, [sp, #4]
 437              	.LBE6:
 438              		.loc 1 218 5 view .LVU92
 219:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt Init */
 220:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 14, 0);
 439              		.loc 1 220 5 view .LVU93
ARM GAS  /tmp/cchATM1W.s 			page 13


 440 0028 0E21     		movs	r1, #14
 441 002a 1D20     		movs	r0, #29
 442              	.LVL17:
 443              		.loc 1 220 5 is_stmt 0 view .LVU94
 444 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 445              	.LVL18:
 221:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 446              		.loc 1 221 5 is_stmt 1 view .LVU95
 447 0030 1D20     		movs	r0, #29
 448 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 449              	.LVL19:
 222:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 223:Core/Src/stm32f4xx_hal_msp.c **** 
 224:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspInit 1 */
 225:Core/Src/stm32f4xx_hal_msp.c **** 
 226:Core/Src/stm32f4xx_hal_msp.c ****   }
 227:Core/Src/stm32f4xx_hal_msp.c **** 
 228:Core/Src/stm32f4xx_hal_msp.c **** }
 450              		.loc 1 228 1 is_stmt 0 view .LVU96
 451 0036 03B0     		add	sp, sp, #12
 452              	.LCFI13:
 453              		.cfi_def_cfa_offset 4
 454              		@ sp needed
 455 0038 5DF804FB 		ldr	pc, [sp], #4
 456              	.L41:
 457              		.align	2
 458              	.L40:
 459 003c 00040040 		.word	1073742848
 460              		.cfi_endproc
 461              	.LFE139:
 463              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 464              		.align	1
 465              		.global	HAL_TIM_Base_MspDeInit
 466              		.syntax unified
 467              		.thumb
 468              		.thumb_func
 470              	HAL_TIM_Base_MspDeInit:
 471              	.LVL20:
 472              	.LFB140:
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 230:Core/Src/stm32f4xx_hal_msp.c **** /**
 231:Core/Src/stm32f4xx_hal_msp.c ****   * @brief TIM_Base MSP De-Initialization
 232:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 233:Core/Src/stm32f4xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
 234:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 235:Core/Src/stm32f4xx_hal_msp.c ****   */
 236:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 237:Core/Src/stm32f4xx_hal_msp.c **** {
 473              		.loc 1 237 1 is_stmt 1 view -0
 474              		.cfi_startproc
 475              		@ args = 0, pretend = 0, frame = 0
 476              		@ frame_needed = 0, uses_anonymous_args = 0
 477              		.loc 1 237 1 is_stmt 0 view .LVU98
 478 0000 08B5     		push	{r3, lr}
 479              	.LCFI14:
 480              		.cfi_def_cfa_offset 8
 481              		.cfi_offset 3, -8
ARM GAS  /tmp/cchATM1W.s 			page 14


 482              		.cfi_offset 14, -4
 238:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 483              		.loc 1 238 3 is_stmt 1 view .LVU99
 484              		.loc 1 238 15 is_stmt 0 view .LVU100
 485 0002 0268     		ldr	r2, [r0]
 486              		.loc 1 238 5 view .LVU101
 487 0004 064B     		ldr	r3, .L46
 488 0006 9A42     		cmp	r2, r3
 489 0008 00D0     		beq	.L45
 490              	.LVL21:
 491              	.L42:
 239:Core/Src/stm32f4xx_hal_msp.c ****   {
 240:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspDeInit 0 */
 241:Core/Src/stm32f4xx_hal_msp.c **** 
 242:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspDeInit 0 */
 243:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 244:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 245:Core/Src/stm32f4xx_hal_msp.c **** 
 246:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt DeInit */
 247:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 248:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspDeInit 1 */
 249:Core/Src/stm32f4xx_hal_msp.c **** 
 250:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspDeInit 1 */
 251:Core/Src/stm32f4xx_hal_msp.c ****   }
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 253:Core/Src/stm32f4xx_hal_msp.c **** }
 492              		.loc 1 253 1 view .LVU102
 493 000a 08BD     		pop	{r3, pc}
 494              	.LVL22:
 495              	.L45:
 244:Core/Src/stm32f4xx_hal_msp.c **** 
 496              		.loc 1 244 5 is_stmt 1 view .LVU103
 497 000c 054A     		ldr	r2, .L46+4
 498 000e 136C     		ldr	r3, [r2, #64]
 499 0010 23F00203 		bic	r3, r3, #2
 500 0014 1364     		str	r3, [r2, #64]
 247:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspDeInit 1 */
 501              		.loc 1 247 5 view .LVU104
 502 0016 1D20     		movs	r0, #29
 503              	.LVL23:
 247:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspDeInit 1 */
 504              		.loc 1 247 5 is_stmt 0 view .LVU105
 505 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 506              	.LVL24:
 507              		.loc 1 253 1 view .LVU106
 508 001c F5E7     		b	.L42
 509              	.L47:
 510 001e 00BF     		.align	2
 511              	.L46:
 512 0020 00040040 		.word	1073742848
 513 0024 00380240 		.word	1073887232
 514              		.cfi_endproc
 515              	.LFE140:
 517              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 518              		.align	1
 519              		.global	HAL_UART_MspInit
 520              		.syntax unified
ARM GAS  /tmp/cchATM1W.s 			page 15


 521              		.thumb
 522              		.thumb_func
 524              	HAL_UART_MspInit:
 525              	.LVL25:
 526              	.LFB141:
 254:Core/Src/stm32f4xx_hal_msp.c **** 
 255:Core/Src/stm32f4xx_hal_msp.c **** /**
 256:Core/Src/stm32f4xx_hal_msp.c ****   * @brief UART MSP Initialization
 257:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 258:Core/Src/stm32f4xx_hal_msp.c ****   * @param huart: UART handle pointer
 259:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 260:Core/Src/stm32f4xx_hal_msp.c ****   */
 261:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 262:Core/Src/stm32f4xx_hal_msp.c **** {
 527              		.loc 1 262 1 is_stmt 1 view -0
 528              		.cfi_startproc
 529              		@ args = 0, pretend = 0, frame = 32
 530              		@ frame_needed = 0, uses_anonymous_args = 0
 531              		.loc 1 262 1 is_stmt 0 view .LVU108
 532 0000 00B5     		push	{lr}
 533              	.LCFI15:
 534              		.cfi_def_cfa_offset 4
 535              		.cfi_offset 14, -4
 536 0002 89B0     		sub	sp, sp, #36
 537              	.LCFI16:
 538              		.cfi_def_cfa_offset 40
 263:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 539              		.loc 1 263 3 is_stmt 1 view .LVU109
 540              		.loc 1 263 20 is_stmt 0 view .LVU110
 541 0004 0023     		movs	r3, #0
 542 0006 0393     		str	r3, [sp, #12]
 543 0008 0493     		str	r3, [sp, #16]
 544 000a 0593     		str	r3, [sp, #20]
 545 000c 0693     		str	r3, [sp, #24]
 546 000e 0793     		str	r3, [sp, #28]
 264:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 547              		.loc 1 264 3 is_stmt 1 view .LVU111
 548              		.loc 1 264 11 is_stmt 0 view .LVU112
 549 0010 0268     		ldr	r2, [r0]
 550              		.loc 1 264 5 view .LVU113
 551 0012 154B     		ldr	r3, .L52
 552 0014 9A42     		cmp	r2, r3
 553 0016 02D0     		beq	.L51
 554              	.LVL26:
 555              	.L48:
 265:Core/Src/stm32f4xx_hal_msp.c ****   {
 266:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspInit 0 */
 267:Core/Src/stm32f4xx_hal_msp.c **** 
 268:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART2_MspInit 0 */
 269:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 270:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 271:Core/Src/stm32f4xx_hal_msp.c **** 
 272:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 273:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 274:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 275:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 276:Core/Src/stm32f4xx_hal_msp.c ****     */
ARM GAS  /tmp/cchATM1W.s 			page 16


 277:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 278:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 279:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 280:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 281:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 282:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 283:Core/Src/stm32f4xx_hal_msp.c **** 
 284:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspInit 1 */
 285:Core/Src/stm32f4xx_hal_msp.c **** 
 286:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART2_MspInit 1 */
 287:Core/Src/stm32f4xx_hal_msp.c **** 
 288:Core/Src/stm32f4xx_hal_msp.c ****   }
 289:Core/Src/stm32f4xx_hal_msp.c **** 
 290:Core/Src/stm32f4xx_hal_msp.c **** }
 556              		.loc 1 290 1 view .LVU114
 557 0018 09B0     		add	sp, sp, #36
 558              	.LCFI17:
 559              		.cfi_remember_state
 560              		.cfi_def_cfa_offset 4
 561              		@ sp needed
 562 001a 5DF804FB 		ldr	pc, [sp], #4
 563              	.LVL27:
 564              	.L51:
 565              	.LCFI18:
 566              		.cfi_restore_state
 270:Core/Src/stm32f4xx_hal_msp.c **** 
 567              		.loc 1 270 5 is_stmt 1 view .LVU115
 568              	.LBB7:
 270:Core/Src/stm32f4xx_hal_msp.c **** 
 569              		.loc 1 270 5 view .LVU116
 570 001e 0021     		movs	r1, #0
 571 0020 0191     		str	r1, [sp, #4]
 270:Core/Src/stm32f4xx_hal_msp.c **** 
 572              		.loc 1 270 5 view .LVU117
 573 0022 03F5FA33 		add	r3, r3, #128000
 574 0026 1A6C     		ldr	r2, [r3, #64]
 575 0028 42F40032 		orr	r2, r2, #131072
 576 002c 1A64     		str	r2, [r3, #64]
 270:Core/Src/stm32f4xx_hal_msp.c **** 
 577              		.loc 1 270 5 view .LVU118
 578 002e 1A6C     		ldr	r2, [r3, #64]
 579 0030 02F40032 		and	r2, r2, #131072
 580 0034 0192     		str	r2, [sp, #4]
 270:Core/Src/stm32f4xx_hal_msp.c **** 
 581              		.loc 1 270 5 view .LVU119
 582 0036 019A     		ldr	r2, [sp, #4]
 583              	.LBE7:
 270:Core/Src/stm32f4xx_hal_msp.c **** 
 584              		.loc 1 270 5 view .LVU120
 272:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 585              		.loc 1 272 5 view .LVU121
 586              	.LBB8:
 272:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 587              		.loc 1 272 5 view .LVU122
 588 0038 0291     		str	r1, [sp, #8]
 272:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 589              		.loc 1 272 5 view .LVU123
ARM GAS  /tmp/cchATM1W.s 			page 17


 590 003a 1A6B     		ldr	r2, [r3, #48]
 591 003c 42F00102 		orr	r2, r2, #1
 592 0040 1A63     		str	r2, [r3, #48]
 272:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 593              		.loc 1 272 5 view .LVU124
 594 0042 1B6B     		ldr	r3, [r3, #48]
 595 0044 03F00103 		and	r3, r3, #1
 596 0048 0293     		str	r3, [sp, #8]
 272:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 597              		.loc 1 272 5 view .LVU125
 598 004a 029B     		ldr	r3, [sp, #8]
 599              	.LBE8:
 272:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 600              		.loc 1 272 5 view .LVU126
 277:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 601              		.loc 1 277 5 view .LVU127
 277:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 602              		.loc 1 277 25 is_stmt 0 view .LVU128
 603 004c 0C23     		movs	r3, #12
 604 004e 0393     		str	r3, [sp, #12]
 278:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 605              		.loc 1 278 5 is_stmt 1 view .LVU129
 278:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 606              		.loc 1 278 26 is_stmt 0 view .LVU130
 607 0050 0223     		movs	r3, #2
 608 0052 0493     		str	r3, [sp, #16]
 279:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 609              		.loc 1 279 5 is_stmt 1 view .LVU131
 280:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 610              		.loc 1 280 5 view .LVU132
 280:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 611              		.loc 1 280 27 is_stmt 0 view .LVU133
 612 0054 0323     		movs	r3, #3
 613 0056 0693     		str	r3, [sp, #24]
 281:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 614              		.loc 1 281 5 is_stmt 1 view .LVU134
 281:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 615              		.loc 1 281 31 is_stmt 0 view .LVU135
 616 0058 0723     		movs	r3, #7
 617 005a 0793     		str	r3, [sp, #28]
 282:Core/Src/stm32f4xx_hal_msp.c **** 
 618              		.loc 1 282 5 is_stmt 1 view .LVU136
 619 005c 03A9     		add	r1, sp, #12
 620 005e 0348     		ldr	r0, .L52+4
 621              	.LVL28:
 282:Core/Src/stm32f4xx_hal_msp.c **** 
 622              		.loc 1 282 5 is_stmt 0 view .LVU137
 623 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 624              	.LVL29:
 625              		.loc 1 290 1 view .LVU138
 626 0064 D8E7     		b	.L48
 627              	.L53:
 628 0066 00BF     		.align	2
 629              	.L52:
 630 0068 00440040 		.word	1073759232
 631 006c 00000240 		.word	1073872896
 632              		.cfi_endproc
ARM GAS  /tmp/cchATM1W.s 			page 18


 633              	.LFE141:
 635              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 636              		.align	1
 637              		.global	HAL_UART_MspDeInit
 638              		.syntax unified
 639              		.thumb
 640              		.thumb_func
 642              	HAL_UART_MspDeInit:
 643              	.LVL30:
 644              	.LFB142:
 291:Core/Src/stm32f4xx_hal_msp.c **** 
 292:Core/Src/stm32f4xx_hal_msp.c **** /**
 293:Core/Src/stm32f4xx_hal_msp.c ****   * @brief UART MSP De-Initialization
 294:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 295:Core/Src/stm32f4xx_hal_msp.c ****   * @param huart: UART handle pointer
 296:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 297:Core/Src/stm32f4xx_hal_msp.c ****   */
 298:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 299:Core/Src/stm32f4xx_hal_msp.c **** {
 645              		.loc 1 299 1 is_stmt 1 view -0
 646              		.cfi_startproc
 647              		@ args = 0, pretend = 0, frame = 0
 648              		@ frame_needed = 0, uses_anonymous_args = 0
 649              		.loc 1 299 1 is_stmt 0 view .LVU140
 650 0000 08B5     		push	{r3, lr}
 651              	.LCFI19:
 652              		.cfi_def_cfa_offset 8
 653              		.cfi_offset 3, -8
 654              		.cfi_offset 14, -4
 300:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 655              		.loc 1 300 3 is_stmt 1 view .LVU141
 656              		.loc 1 300 11 is_stmt 0 view .LVU142
 657 0002 0268     		ldr	r2, [r0]
 658              		.loc 1 300 5 view .LVU143
 659 0004 064B     		ldr	r3, .L58
 660 0006 9A42     		cmp	r2, r3
 661 0008 00D0     		beq	.L57
 662              	.LVL31:
 663              	.L54:
 301:Core/Src/stm32f4xx_hal_msp.c ****   {
 302:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspDeInit 0 */
 303:Core/Src/stm32f4xx_hal_msp.c **** 
 304:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART2_MspDeInit 0 */
 305:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 306:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 307:Core/Src/stm32f4xx_hal_msp.c **** 
 308:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 309:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 310:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 311:Core/Src/stm32f4xx_hal_msp.c ****     */
 312:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 313:Core/Src/stm32f4xx_hal_msp.c **** 
 314:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspDeInit 1 */
 315:Core/Src/stm32f4xx_hal_msp.c **** 
 316:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART2_MspDeInit 1 */
 317:Core/Src/stm32f4xx_hal_msp.c ****   }
 318:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/cchATM1W.s 			page 19


 319:Core/Src/stm32f4xx_hal_msp.c **** }
 664              		.loc 1 319 1 view .LVU144
 665 000a 08BD     		pop	{r3, pc}
 666              	.LVL32:
 667              	.L57:
 306:Core/Src/stm32f4xx_hal_msp.c **** 
 668              		.loc 1 306 5 is_stmt 1 view .LVU145
 669 000c 054A     		ldr	r2, .L58+4
 670 000e 136C     		ldr	r3, [r2, #64]
 671 0010 23F40033 		bic	r3, r3, #131072
 672 0014 1364     		str	r3, [r2, #64]
 312:Core/Src/stm32f4xx_hal_msp.c **** 
 673              		.loc 1 312 5 view .LVU146
 674 0016 0C21     		movs	r1, #12
 675 0018 0348     		ldr	r0, .L58+8
 676              	.LVL33:
 312:Core/Src/stm32f4xx_hal_msp.c **** 
 677              		.loc 1 312 5 is_stmt 0 view .LVU147
 678 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 679              	.LVL34:
 680              		.loc 1 319 1 view .LVU148
 681 001e F4E7     		b	.L54
 682              	.L59:
 683              		.align	2
 684              	.L58:
 685 0020 00440040 		.word	1073759232
 686 0024 00380240 		.word	1073887232
 687 0028 00000240 		.word	1073872896
 688              		.cfi_endproc
 689              	.LFE142:
 691              		.text
 692              	.Letext0:
 693              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xe.h"
 694              		.file 3 "/home/mike/bin/arm-gnu-toolchain-14.3.rel1-x86_64-arm-none-eabi/arm-none-eabi/include/mac
 695              		.file 4 "/home/mike/bin/arm-gnu-toolchain-14.3.rel1-x86_64-arm-none-eabi/arm-none-eabi/include/sys
 696              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 697              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 698              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 699              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 700              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 701              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 702              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 703              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 704              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 705              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 706              		.file 15 "Core/Inc/main.h"
ARM GAS  /tmp/cchATM1W.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
     /tmp/cchATM1W.s:21     .text.HAL_MspInit:00000000 $t
     /tmp/cchATM1W.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/cchATM1W.s:80     .text.HAL_MspInit:00000034 $d
     /tmp/cchATM1W.s:85     .text.HAL_I2C_MspInit:00000000 $t
     /tmp/cchATM1W.s:91     .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
     /tmp/cchATM1W.s:199    .text.HAL_I2C_MspInit:00000064 $d
     /tmp/cchATM1W.s:206    .text.HAL_I2C_MspDeInit:00000000 $t
     /tmp/cchATM1W.s:212    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
     /tmp/cchATM1W.s:257    .text.HAL_I2C_MspDeInit:0000002c $d
     /tmp/cchATM1W.s:264    .text.HAL_RTC_MspInit:00000000 $t
     /tmp/cchATM1W.s:270    .text.HAL_RTC_MspInit:00000000 HAL_RTC_MspInit
     /tmp/cchATM1W.s:345    .text.HAL_RTC_MspInit:00000040 $d
     /tmp/cchATM1W.s:351    .text.HAL_RTC_MspDeInit:00000000 $t
     /tmp/cchATM1W.s:357    .text.HAL_RTC_MspDeInit:00000000 HAL_RTC_MspDeInit
     /tmp/cchATM1W.s:385    .text.HAL_RTC_MspDeInit:00000014 $d
     /tmp/cchATM1W.s:391    .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/cchATM1W.s:397    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/cchATM1W.s:459    .text.HAL_TIM_Base_MspInit:0000003c $d
     /tmp/cchATM1W.s:464    .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/cchATM1W.s:470    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/cchATM1W.s:512    .text.HAL_TIM_Base_MspDeInit:00000020 $d
     /tmp/cchATM1W.s:518    .text.HAL_UART_MspInit:00000000 $t
     /tmp/cchATM1W.s:524    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/cchATM1W.s:630    .text.HAL_UART_MspInit:00000068 $d
     /tmp/cchATM1W.s:636    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/cchATM1W.s:642    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/cchATM1W.s:685    .text.HAL_UART_MspDeInit:00000020 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_RCCEx_PeriphCLKConfig
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
