// Define the zynq 7 series S_AXI_GP AXI interface
#define ADDR_WIDTH 32
#define ID_WIDTH 6
#define DATA_WIDTH 32
#define CLOCK_FROM_MASTER 1
