<component id="root" name="root">
  <component type="System" id="system" name="system">
    <param name="core_tech_node" value="40"/>
    <param name="target_core_clockrate" value="1000"/>
    <param name="temperature" value="380"/>
    <param name="interconnect_projection_type" value="1"/>
    <param name="device_type" value="0"/>
    <param name="longer_channel_device" value="1"/>
    <param name="machine_bits" value="64"/>
    <param name="virtual_address_width" value="64"/>
    <param name="physical_address_width" value="64"/>
    <param name="virtual_memory_page_size" value="4096"/>
    <param name="wire_is_mat_type" value="2"/>
    <param name="wire_os_mat_type" value="2"/>
    <param name="delay_wt" value="100"/>
    <param name="area_wt" value="0"/>
    <param name="dynamic_power_wt" value="100"/>
    <param name="leakage_power_wt" value="0"/>
    <param name="cycle_time_wt" value="0"/>
    <param name="delay_dev" value="10000"/>
    <param name="area_dev" value="10000"/>
    <param name="dynamic_power_dev" value="10000"/>
    <param name="leakage_power_dev" value="10000"/>
    <param name="cycle_time_dev" value="10000"/>
    <param name="ed" value="2"/>
    <param name="burst_len" value="1"/>
    <param name="int_prefetch_w" value="1"/>
    <param name="page_sz_bits" value="0"/>
    <param name="rpters_in_htree" value="1"/>
    <param name="ver_htree_wires_over_array" value="0"/>
    <param name="nuca" value="0"/>
    <param name="nuca_bank_count" value="0"/>
    <param name="force_cache_config" value="0"/>
    <param name="wt" value="0"/>
    <param name="force_wiretype" value="0"/>
    <param name="print_detail" value="1"/>
    <param name="add_ecc_b_" value="1"/>
    <param name="broadcast_addr_din_over_ver_htrees" value="0"/>
    <stat name="total_cycles" value="2189724208"/>
    <component type="Core" id="system.core0" name="core0">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="1984890406"/>
      <stat name="int_instructions" value="909253727"/>
      <stat name="fp_instructions" value="1075636679"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="402749736"/>
      <stat name="store_instructions" value="179909929"/>
      <stat name="committed_instructions" value="1984890406"/>
      <stat name="committed_int_instructions" value="909253727"/>
      <stat name="committed_fp_instructions" value="1075636679"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="2189724208"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="7301502"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="909253727"/>
      <stat name="fpu_accesses" value="1075636679"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core0.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core0.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="1525851314"/>
        <stat name="total_misses" value="271"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core0.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="1531955404"/>
        <stat name="read_misses" value="3140989"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core0.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="399015314"/>
        <stat name="read_misses" value="3677757"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core0.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="399051551"/>
        <stat name="write_accesses" value="179402268"/>
        <stat name="read_misses" value="11825524"/>
        <stat name="write_misses" value="1058481"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core0.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core1" name="core1">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="1928029578"/>
      <stat name="int_instructions" value="867862923"/>
      <stat name="fp_instructions" value="1060166655"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="393688562"/>
      <stat name="store_instructions" value="178323558"/>
      <stat name="committed_instructions" value="1928029578"/>
      <stat name="committed_int_instructions" value="867862923"/>
      <stat name="committed_fp_instructions" value="1060166655"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="2189669500"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="7308792"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="867862923"/>
      <stat name="fpu_accesses" value="1060166655"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core1.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core1.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="1465496902"/>
        <stat name="total_misses" value="289"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core1.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="1471564231"/>
        <stat name="read_misses" value="3225701"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core1.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="391209835"/>
        <stat name="read_misses" value="1897452"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core1.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="391773790"/>
        <stat name="write_accesses" value="178105425"/>
        <stat name="read_misses" value="9996031"/>
        <stat name="write_misses" value="731608"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core1.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core2" name="core2">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="2406744401"/>
      <stat name="int_instructions" value="1164812410"/>
      <stat name="fp_instructions" value="1241931991"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="482264820"/>
      <stat name="store_instructions" value="262471924"/>
      <stat name="committed_instructions" value="2406744401"/>
      <stat name="committed_int_instructions" value="1164812410"/>
      <stat name="committed_fp_instructions" value="1241931991"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="2189724012"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="15084210"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="1164812410"/>
      <stat name="fpu_accesses" value="1241931991"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core2.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core2.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="1815039835"/>
        <stat name="total_misses" value="1248"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core2.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="1866294885"/>
        <stat name="read_misses" value="3244038"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core2.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="472752927"/>
        <stat name="read_misses" value="2479004"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core2.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="479640549"/>
        <stat name="write_accesses" value="261841818"/>
        <stat name="read_misses" value="10711107"/>
        <stat name="write_misses" value="3835538"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core2.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core3" name="core3">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="2132017331"/>
      <stat name="int_instructions" value="988604317"/>
      <stat name="fp_instructions" value="1143413014"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="431544211"/>
      <stat name="store_instructions" value="197353259"/>
      <stat name="committed_instructions" value="2132017331"/>
      <stat name="committed_int_instructions" value="988604317"/>
      <stat name="committed_fp_instructions" value="1143413014"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="2189669190"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="8119535"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="988604317"/>
      <stat name="fpu_accesses" value="1143413014"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core3.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core3.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="1648095423"/>
        <stat name="total_misses" value="360"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core3.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="1653047579"/>
        <stat name="read_misses" value="3441985"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core3.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="427300221"/>
        <stat name="read_misses" value="4691354"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core3.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="426836727"/>
        <stat name="write_accesses" value="196603737"/>
        <stat name="read_misses" value="11765673"/>
        <stat name="write_misses" value="1139199"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core3.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core4" name="core4">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="2104289754"/>
      <stat name="int_instructions" value="964299349"/>
      <stat name="fp_instructions" value="1139990405"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="426455601"/>
      <stat name="store_instructions" value="191135119"/>
      <stat name="committed_instructions" value="2104289754"/>
      <stat name="committed_int_instructions" value="964299349"/>
      <stat name="committed_fp_instructions" value="1139990405"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="2189669326"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="7852548"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="964299349"/>
      <stat name="fpu_accesses" value="1139990405"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core4.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core4.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="1621737268"/>
        <stat name="total_misses" value="239"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core4.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="1626534438"/>
        <stat name="read_misses" value="3400451"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core4.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="422690351"/>
        <stat name="read_misses" value="4114833"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core4.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="422324911"/>
        <stat name="write_accesses" value="190572976"/>
        <stat name="read_misses" value="12002765"/>
        <stat name="write_misses" value="861861"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core4.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core5" name="core5">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="1979075089"/>
      <stat name="int_instructions" value="913237003"/>
      <stat name="fp_instructions" value="1065838086"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="400978826"/>
      <stat name="store_instructions" value="179820783"/>
      <stat name="committed_instructions" value="1979075089"/>
      <stat name="committed_int_instructions" value="913237003"/>
      <stat name="committed_fp_instructions" value="1065838086"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="2189669438"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="7369234"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="913237003"/>
      <stat name="fpu_accesses" value="1065838086"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core5.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core5.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="1525668694"/>
        <stat name="total_misses" value="241"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core5.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="1531448194"/>
        <stat name="read_misses" value="3153907"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core5.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="397057192"/>
        <stat name="read_misses" value="4049185"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core5.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="396913030"/>
        <stat name="write_accesses" value="179127545"/>
        <stat name="read_misses" value="10469111"/>
        <stat name="write_misses" value="784215"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core5.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core6" name="core6">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="1942350509"/>
      <stat name="int_instructions" value="888922081"/>
      <stat name="fp_instructions" value="1053428428"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="394688404"/>
      <stat name="store_instructions" value="177200453"/>
      <stat name="committed_instructions" value="1942350509"/>
      <stat name="committed_int_instructions" value="888922081"/>
      <stat name="committed_fp_instructions" value="1053428428"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="2189669469"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="7239518"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="888922081"/>
      <stat name="fpu_accesses" value="1053428428"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core6.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core6.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="1490262867"/>
        <stat name="total_misses" value="238"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core6.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="1496195066"/>
        <stat name="read_misses" value="3097002"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core6.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="391258680"/>
        <stat name="read_misses" value="3294769"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core6.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="391376706"/>
        <stat name="write_accesses" value="176665068"/>
        <stat name="read_misses" value="10697962"/>
        <stat name="write_misses" value="952174"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core6.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core7" name="core7">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="1925756091"/>
      <stat name="int_instructions" value="868874088"/>
      <stat name="fp_instructions" value="1056882003"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="392991032"/>
      <stat name="store_instructions" value="178684715"/>
      <stat name="committed_instructions" value="1925756091"/>
      <stat name="committed_int_instructions" value="868874088"/>
      <stat name="committed_fp_instructions" value="1056882003"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="2189669473"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="7273407"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="868874088"/>
      <stat name="fpu_accesses" value="1056882003"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core7.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core7.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="1465275093"/>
        <stat name="total_misses" value="247"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core7.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="1471222582"/>
        <stat name="read_misses" value="3047797"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core7.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="390496844"/>
        <stat name="read_misses" value="2026724"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core7.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="390947145"/>
        <stat name="write_accesses" value="178366790"/>
        <stat name="read_misses" value="10464891"/>
        <stat name="write_misses" value="1058044"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core7.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core8" name="core8">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="1960568537"/>
      <stat name="int_instructions" value="904579643"/>
      <stat name="fp_instructions" value="1055988894"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="397322620"/>
      <stat name="store_instructions" value="178512605"/>
      <stat name="committed_instructions" value="1960568537"/>
      <stat name="committed_int_instructions" value="904579643"/>
      <stat name="committed_fp_instructions" value="1055988894"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="2189669492"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="7323270"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="904579643"/>
      <stat name="fpu_accesses" value="1055988894"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core8.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core8.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="1510279376"/>
        <stat name="total_misses" value="247"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core8.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="1516456648"/>
        <stat name="read_misses" value="3075573"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core8.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="393369444"/>
        <stat name="read_misses" value="3951217"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core8.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="393353690"/>
        <stat name="write_accesses" value="177855604"/>
        <stat name="read_misses" value="10365085"/>
        <stat name="write_misses" value="694211"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core8.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core9" name="core9">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="1971860361"/>
      <stat name="int_instructions" value="907016885"/>
      <stat name="fp_instructions" value="1064843476"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="399788558"/>
      <stat name="store_instructions" value="179067167"/>
      <stat name="committed_instructions" value="1971860361"/>
      <stat name="committed_int_instructions" value="907016885"/>
      <stat name="committed_fp_instructions" value="1064843476"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="2189669382"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="7324845"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="907016885"/>
      <stat name="fpu_accesses" value="1064843476"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core9.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core9.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="1518200831"/>
        <stat name="total_misses" value="230"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core9.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="1523551912"/>
        <stat name="read_misses" value="3101056"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core9.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="396097430"/>
        <stat name="read_misses" value="3828032"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core9.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="395944535"/>
        <stat name="write_accesses" value="178442370"/>
        <stat name="read_misses" value="10510325"/>
        <stat name="write_misses" value="897624"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core9.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core10" name="core10">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="2010606417"/>
      <stat name="int_instructions" value="923580900"/>
      <stat name="fp_instructions" value="1087025517"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="408023169"/>
      <stat name="store_instructions" value="183055382"/>
      <stat name="committed_instructions" value="2010606417"/>
      <stat name="committed_int_instructions" value="923580900"/>
      <stat name="committed_fp_instructions" value="1087025517"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="2189669365"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="7570625"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="923580900"/>
      <stat name="fpu_accesses" value="1087025517"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core10.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core10.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="1547211817"/>
        <stat name="total_misses" value="250"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core10.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="1552246578"/>
        <stat name="read_misses" value="3259332"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core10.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="404393372"/>
        <stat name="read_misses" value="3765318"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core10.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="404241904"/>
        <stat name="write_accesses" value="182475303"/>
        <stat name="read_misses" value="10778399"/>
        <stat name="write_misses" value="803601"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core10.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core11" name="core11">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="2062018693"/>
      <stat name="int_instructions" value="948880433"/>
      <stat name="fp_instructions" value="1113138260"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="416747805"/>
      <stat name="store_instructions" value="184443589"/>
      <stat name="committed_instructions" value="2062018693"/>
      <stat name="committed_int_instructions" value="948880433"/>
      <stat name="committed_fp_instructions" value="1113138260"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="2189669341"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="7522629"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="948880433"/>
      <stat name="fpu_accesses" value="1113138260"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core11.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core11.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="1593877771"/>
        <stat name="total_misses" value="228"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core11.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="1598985214"/>
        <stat name="read_misses" value="3225962"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core11.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="412622928"/>
        <stat name="read_misses" value="4524285"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core11.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="412207416"/>
        <stat name="write_accesses" value="183801504"/>
        <stat name="read_misses" value="13312061"/>
        <stat name="write_misses" value="1290811"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core11.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core12" name="core12">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="2126725501"/>
      <stat name="int_instructions" value="981495340"/>
      <stat name="fp_instructions" value="1145230161"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="429994969"/>
      <stat name="store_instructions" value="192062290"/>
      <stat name="committed_instructions" value="2126725501"/>
      <stat name="committed_int_instructions" value="981495340"/>
      <stat name="committed_fp_instructions" value="1145230161"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="2189669316"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="7850886"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="981495340"/>
      <stat name="fpu_accesses" value="1145230161"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core12.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core12.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="1646136743"/>
        <stat name="total_misses" value="233"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core12.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="1650913680"/>
        <stat name="read_misses" value="3374237"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core12.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="425622621"/>
        <stat name="read_misses" value="4851185"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core12.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="425127800"/>
        <stat name="write_accesses" value="191366060"/>
        <stat name="read_misses" value="13584311"/>
        <stat name="write_misses" value="1406613"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core12.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core13" name="core13">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="2087109826"/>
      <stat name="int_instructions" value="962063838"/>
      <stat name="fp_instructions" value="1125045988"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="422888780"/>
      <stat name="store_instructions" value="190230432"/>
      <stat name="committed_instructions" value="2087109826"/>
      <stat name="committed_int_instructions" value="962063838"/>
      <stat name="committed_fp_instructions" value="1125045988"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="2189669337"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="7891724"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="962063838"/>
      <stat name="fpu_accesses" value="1125045988"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core13.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core13.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="1609569001"/>
        <stat name="total_misses" value="253"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core13.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="1614672921"/>
        <stat name="read_misses" value="3397209"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core13.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="418946783"/>
        <stat name="read_misses" value="4207950"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core13.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="418663301"/>
        <stat name="write_accesses" value="189571303"/>
        <stat name="read_misses" value="11109834"/>
        <stat name="write_misses" value="727948"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core13.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core14" name="core14">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="2036175035"/>
      <stat name="int_instructions" value="937874512"/>
      <stat name="fp_instructions" value="1098300523"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="411657594"/>
      <stat name="store_instructions" value="181846644"/>
      <stat name="committed_instructions" value="2036175035"/>
      <stat name="committed_int_instructions" value="937874512"/>
      <stat name="committed_fp_instructions" value="1098300523"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="2189669353"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="7387255"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="937874512"/>
      <stat name="fpu_accesses" value="1098300523"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core14.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core14.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="1574626930"/>
        <stat name="total_misses" value="230"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core14.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="1580089235"/>
        <stat name="read_misses" value="3141000"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core14.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="407408746"/>
        <stat name="read_misses" value="4583609"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core14.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="407057826"/>
        <stat name="write_accesses" value="181184521"/>
        <stat name="read_misses" value="12841668"/>
        <stat name="write_misses" value="972039"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core14.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core15" name="core15">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="2142982958"/>
      <stat name="int_instructions" value="989622374"/>
      <stat name="fp_instructions" value="1153360584"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="432937471"/>
      <stat name="store_instructions" value="192603402"/>
      <stat name="committed_instructions" value="2142982958"/>
      <stat name="committed_int_instructions" value="989622374"/>
      <stat name="committed_fp_instructions" value="1153360584"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="2189669304"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="7800940"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="989622374"/>
      <stat name="fpu_accesses" value="1153360584"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core15.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core15.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="1661004005"/>
        <stat name="total_misses" value="250"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core15.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="1665792766"/>
        <stat name="read_misses" value="3316858"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core15.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="428390426"/>
        <stat name="read_misses" value="5084300"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core15.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="427837326"/>
        <stat name="write_accesses" value="191845256"/>
        <stat name="read_misses" value="13196297"/>
        <stat name="write_misses" value="998429"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core15.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="CacheUnit" id="system.L2" name="L2 Cache">
      <param name="level" value="2"/>
      <param name="size" value="262144"/>
      <param name="block_size" value="64"/>
      <param name="assoc" value="8"/>
      <param name="num_banks" value="1"/>
      <param name="latency" value="20"/>
      <param name="throughput" value="3"/>
      <param name="miss_buffer_size" value="2"/>
      <param name="fetch_buffer_size" value="2"/>
      <param name="prefetch_buffer_size" value="2"/>
      <param name="writeback_buffer_size" value="0"/>
      <param name="clockrate" value="1000"/>
      <param name="tech_type" value="0"/>
      <param name="Directory_type" value="2"/>
      <param name="device_type" value="0"/>
      <param name="core_type" value="1"/>
      <param name="wire_mat_type" value="2"/>
      <param name="wire_type" value="0"/>
      <param name="miss_buffer_assoc" value="0"/>
      <param name="fetch_buffer_assoc" value="0"/>
      <param name="prefetch_buffer_assoc" value="0"/>
      <param name="writeback_buffer_assoc" value="0"/>
      <param name="miss_buffer_banks" value="1"/>
      <param name="fetch_buffer_banks" value="1"/>
      <param name="prefetch_buffer_banks" value="1"/>
      <param name="writeback_buffer_banks" value="1"/>
      <param name="cache_access_mode" value="0"/>
      <param name="miss_buff_access_mode" value="2"/>
      <param name="fetch_buff_access_mode" value="2"/>
      <param name="prefetch_buff_access_mode" value="2"/>
      <param name="writeback_buff_access_mode" value="2"/>
      <param name="cache_rw_ports" value="1"/>
      <param name="cache_rd_ports" value="0"/>
      <param name="cache_wr_ports" value="0"/>
      <param name="cache_se_rd_ports" value="0"/>
      <param name="cache_search_ports" value="0"/>
      <param name="miss_buff_rw_ports" value="1"/>
      <param name="miss_buff_rd_ports" value="0"/>
      <param name="miss_buff_wr_ports" value="0"/>
      <param name="miss_buff_se_rd_ports" value="0"/>
      <param name="miss_buff_search_ports" value="1"/>
      <param name="fetch_buff_rw_ports" value="1"/>
      <param name="fetch_buff_rd_ports" value="0"/>
      <param name="fetch_buff_wr_ports" value="0"/>
      <param name="fetch_buff_se_rd_ports" value="0"/>
      <param name="fetch_buff_search_ports" value="1"/>
      <param name="pf_buff_rw_ports" value="1"/>
      <param name="pf_buff_rd_ports" value="0"/>
      <param name="pf_buff_wr_ports" value="0"/>
      <param name="pf_buff_se_rd_ports" value="0"/>
      <param name="pf_buff_search_ports" value="1"/>
      <param name="wb_buff_rw_ports" value="1"/>
      <param name="wb_buff_rd_ports" value="0"/>
      <param name="wb_buff_wr_ports" value="0"/>
      <param name="wb_buff_se_rd_ports" value="0"/>
      <param name="wb_buff_search_ports" value="1"/>
      <param name="pure_ram" value="0"/>
      <stat name="read_accesses" value="234841805"/>
      <stat name="write_accesses" value="17721894"/>
      <stat name="read_misses" value="140663011"/>
      <stat name="write_misses" value="11257948"/>
      <stat name="conflicts" value="1"/>
      <stat name="duty_cycle" value="1"/>
    </component>
  </component>
</component>