Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: master_control.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "master_control.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "master_control"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : master_control
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\SPImode0.v" into library work
Parsing module <spiMode0>.
Analyzing Verilog file "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\spiCtrl.v" into library work
Parsing module <spiCtrl>.
Analyzing Verilog file "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter_milli.v" into library work
Parsing module <counter_milli>.
Analyzing Verilog file "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter_hms.v" into library work
Parsing module <counter_hms>.
Analyzing Verilog file "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\ClkDiv_66_67kHz.v" into library work
Parsing module <ClkDiv_66_67kHz>.
Analyzing Verilog file "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\seven_segment.v" into library work
Parsing module <seven_segment>.
Analyzing Verilog file "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\PmodJSTK.v" into library work
Parsing module <PmodJSTK>.
Analyzing Verilog file "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\display.v" into library work
Parsing module <display>.
Analyzing Verilog file "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\debouncer.v" into library work
Parsing module <debouncer>.
Analyzing Verilog file "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter.v" into library work
Parsing module <counter>.
Analyzing Verilog file "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\ClkDiv_5Hz.v" into library work
Parsing module <ClkDiv_5Hz>.
Analyzing Verilog file "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\master_control.v" into library work
Parsing module <master_control>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\master_control.v" Line 109: Port clk_1min is not connected to this instance

Elaborating module <master_control>.

Elaborating module <PmodJSTK>.

Elaborating module <spiCtrl>.

Elaborating module <spiMode0>.

Elaborating module <ClkDiv_66_67kHz>.

Elaborating module <ClkDiv_5Hz>.
WARNING:HDLCompiler:413 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\master_control.v" Line 90: Result of 10-bit expression is truncated to fit in 8-bit target.

Elaborating module <clock>.
WARNING:HDLCompiler:413 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\clock.v" Line 45: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\master_control.v" Line 103: Assignment to clk_1min ignored, since the identifier is never used

Elaborating module <debouncer>.
WARNING:HDLCompiler:413 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\debouncer.v" Line 39: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <counter>.

Elaborating module <counter_hms>.
WARNING:HDLCompiler:413 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter_hms.v" Line 52: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter_hms.v" Line 56: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter_hms.v" Line 63: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter_hms.v" Line 66: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter_hms.v" Line 73: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter_hms.v" Line 77: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter_hms.v" Line 89: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter_hms.v" Line 92: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter_hms.v" Line 118: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter_hms.v" Line 121: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter_hms.v" Line 127: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter_hms.v" Line 130: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter_hms.v" Line 137: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter_hms.v" Line 140: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter_hms.v" Line 158: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter_hms.v" Line 161: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <counter_milli>.
WARNING:HDLCompiler:413 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter_milli.v" Line 54: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter_milli.v" Line 58: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter_milli.v" Line 62: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter_milli.v" Line 66: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter.v" Line 117: Result of 32-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter.v" Line 122: Result of 28-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter.v" Line 88: Assignment to milli_clk_used ignored, since the identifier is never used

Elaborating module <seven_segment>.

Elaborating module <display>.
WARNING:HDLCompiler:872 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\display.v" Line 37: Using initial value of seg_blink since it is never assigned
WARNING:HDLCompiler:413 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\display.v" Line 79: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:552 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\master_control.v" Line 109: Input port clk_1min is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <master_control>.
    Related source file is "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\master_control.v".
WARNING:Xst:2898 - Port 'clk_1min', unconnected in block instance 'counter1', is tied to GND.
WARNING:Xst:2898 - Port 'clk_1ms', unconnected in block instance 'counter1', is tied to GND.
WARNING:Xst:647 - Input <SW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\master_control.v" line 101: Output port <clk_1min> of the instance <clock1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\master_control.v" line 101: Output port <clk_1ms> of the instance <clock1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <master_control> synthesized.

Synthesizing Unit <PmodJSTK>.
    Related source file is "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\PmodJSTK.v".
    Summary:
	no macro.
Unit <PmodJSTK> synthesized.

Synthesizing Unit <spiCtrl>.
    Related source file is "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\spiCtrl.v".
        Idle = 3'b000
        Init = 3'b001
        Wait = 3'b010
        Check = 3'b011
        Done = 3'b100
        byteEndVal = 3'b101
    Found 1-bit register for signal <getByte>.
    Found 8-bit register for signal <sndData>.
    Found 40-bit register for signal <tmpSR>.
    Found 40-bit register for signal <DOUT>.
    Found 3-bit register for signal <byteCnt>.
    Found 3-bit register for signal <pState>.
    Found 1-bit register for signal <SS>.
    Found finite state machine <FSM_0> for signal <pState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK (falling_edge)                             |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <byteCnt[2]_GND_3_o_add_5_OUT> created at line 130.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  85 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <spiCtrl> synthesized.

Synthesizing Unit <spiMode0>.
    Related source file is "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\SPImode0.v".
        Idle = 2'b00
        Init = 2'b01
        RxTx = 2'b10
        Done = 2'b11
    Found 8-bit register for signal <rSR>.
    Found 1-bit register for signal <CE>.
    Found 1-bit register for signal <BUSY>.
    Found 5-bit register for signal <bitCount>.
    Found 2-bit register for signal <pState>.
    Found 8-bit register for signal <wSR>.
    Found finite state machine <FSM_1> for signal <pState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (falling_edge)                             |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <bitCount[4]_GND_4_o_add_20_OUT> created at line 219.
    Found 5-bit comparator greater for signal <GND_4_o_INV_6_o> created at line 222
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <spiMode0> synthesized.

Synthesizing Unit <ClkDiv_66_67kHz>.
    Related source file is "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\ClkDiv_66_67kHz.v".
        cntEndVal = 10'b1011101110
    Found 10-bit register for signal <clkCount>.
    Found 1-bit register for signal <CLKOUT>.
    Found 10-bit adder for signal <clkCount[9]_GND_5_o_add_3_OUT> created at line 67.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ClkDiv_66_67kHz> synthesized.

Synthesizing Unit <ClkDiv_5Hz>.
    Related source file is "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\ClkDiv_5Hz.v".
        cntEndVal = 24'b100110001001011010000000
    Found 24-bit register for signal <clkCount>.
    Found 1-bit register for signal <CLKOUT>.
    Found 24-bit adder for signal <clkCount[23]_GND_6_o_add_3_OUT> created at line 67.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ClkDiv_5Hz> synthesized.

Synthesizing Unit <clock>.
    Related source file is "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\clock.v".
    Found 1-bit register for signal <clk_blink>.
    Found 1-bit register for signal <clk_1hz>.
    Found 1-bit register for signal <clk_2hz>.
    Found 6-bit register for signal <cnt_1min>.
    Found 1-bit register for signal <clk_1min>.
    Found 1-bit register for signal <clk_fast>.
    Found 1-bit register for signal <clk_1ms>.
    Found 27-bit register for signal <a100>.
    Found 27-bit adder for signal <a100[26]_GND_7_o_add_1_OUT> created at line 37.
    Found 6-bit adder for signal <cnt_1min[5]_GND_7_o_add_5_OUT> created at line 45.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
Unit <clock> synthesized.

Synthesizing Unit <mod_27u_24u>.
    Related source file is "".
    Found 51-bit adder for signal <GND_8_o_b[23]_add_1_OUT> created at line 0.
    Found 50-bit adder for signal <GND_8_o_b[23]_add_3_OUT> created at line 0.
    Found 49-bit adder for signal <GND_8_o_b[23]_add_5_OUT> created at line 0.
    Found 48-bit adder for signal <GND_8_o_b[23]_add_7_OUT> created at line 0.
    Found 47-bit adder for signal <GND_8_o_b[23]_add_9_OUT> created at line 0.
    Found 46-bit adder for signal <GND_8_o_b[23]_add_11_OUT> created at line 0.
    Found 45-bit adder for signal <GND_8_o_b[23]_add_13_OUT> created at line 0.
    Found 44-bit adder for signal <GND_8_o_b[23]_add_15_OUT> created at line 0.
    Found 43-bit adder for signal <GND_8_o_b[23]_add_17_OUT> created at line 0.
    Found 42-bit adder for signal <GND_8_o_b[23]_add_19_OUT> created at line 0.
    Found 41-bit adder for signal <GND_8_o_b[23]_add_21_OUT> created at line 0.
    Found 40-bit adder for signal <GND_8_o_b[23]_add_23_OUT> created at line 0.
    Found 39-bit adder for signal <GND_8_o_b[23]_add_25_OUT> created at line 0.
    Found 38-bit adder for signal <GND_8_o_b[23]_add_27_OUT> created at line 0.
    Found 37-bit adder for signal <GND_8_o_b[23]_add_29_OUT> created at line 0.
    Found 36-bit adder for signal <GND_8_o_b[23]_add_31_OUT> created at line 0.
    Found 35-bit adder for signal <GND_8_o_b[23]_add_33_OUT> created at line 0.
    Found 34-bit adder for signal <GND_8_o_b[23]_add_35_OUT> created at line 0.
    Found 33-bit adder for signal <GND_8_o_b[23]_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <GND_8_o_b[23]_add_39_OUT> created at line 0.
    Found 31-bit adder for signal <GND_8_o_b[23]_add_41_OUT> created at line 0.
    Found 30-bit adder for signal <GND_8_o_b[23]_add_43_OUT> created at line 0.
    Found 29-bit adder for signal <GND_8_o_b[23]_add_45_OUT> created at line 0.
    Found 28-bit adder for signal <GND_8_o_b[23]_add_47_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_b[23]_add_49_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_8_o_add_51_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_8_o_add_53_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_8_o_add_55_OUT> created at line 0.
    Found 51-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0028> created at line 0
    Summary:
	inferred  28 Adder/Subtractor(s).
	inferred  28 Comparator(s).
	inferred 730 Multiplexer(s).
Unit <mod_27u_24u> synthesized.

Synthesizing Unit <mod_27u_18u>.
    Related source file is "".
    Found 45-bit adder for signal <GND_9_o_b[17]_add_1_OUT> created at line 0.
    Found 44-bit adder for signal <GND_9_o_b[17]_add_3_OUT> created at line 0.
    Found 43-bit adder for signal <GND_9_o_b[17]_add_5_OUT> created at line 0.
    Found 42-bit adder for signal <GND_9_o_b[17]_add_7_OUT> created at line 0.
    Found 41-bit adder for signal <GND_9_o_b[17]_add_9_OUT> created at line 0.
    Found 40-bit adder for signal <GND_9_o_b[17]_add_11_OUT> created at line 0.
    Found 39-bit adder for signal <GND_9_o_b[17]_add_13_OUT> created at line 0.
    Found 38-bit adder for signal <GND_9_o_b[17]_add_15_OUT> created at line 0.
    Found 37-bit adder for signal <GND_9_o_b[17]_add_17_OUT> created at line 0.
    Found 36-bit adder for signal <GND_9_o_b[17]_add_19_OUT> created at line 0.
    Found 35-bit adder for signal <GND_9_o_b[17]_add_21_OUT> created at line 0.
    Found 34-bit adder for signal <GND_9_o_b[17]_add_23_OUT> created at line 0.
    Found 33-bit adder for signal <GND_9_o_b[17]_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <GND_9_o_b[17]_add_27_OUT> created at line 0.
    Found 31-bit adder for signal <GND_9_o_b[17]_add_29_OUT> created at line 0.
    Found 30-bit adder for signal <GND_9_o_b[17]_add_31_OUT> created at line 0.
    Found 29-bit adder for signal <GND_9_o_b[17]_add_33_OUT> created at line 0.
    Found 28-bit adder for signal <GND_9_o_b[17]_add_35_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_b[17]_add_37_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_9_o_add_39_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_9_o_add_41_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_9_o_add_43_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_9_o_add_45_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_9_o_add_47_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_9_o_add_49_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_9_o_add_51_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_9_o_add_53_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_9_o_add_55_OUT> created at line 0.
    Found 45-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0028> created at line 0
    Summary:
	inferred  28 Adder/Subtractor(s).
	inferred  28 Comparator(s).
	inferred 730 Multiplexer(s).
Unit <mod_27u_18u> synthesized.

Synthesizing Unit <mod_27u_10u>.
    Related source file is "".
    Found 37-bit adder for signal <GND_10_o_b[9]_add_1_OUT> created at line 0.
    Found 36-bit adder for signal <GND_10_o_b[9]_add_3_OUT> created at line 0.
    Found 35-bit adder for signal <GND_10_o_b[9]_add_5_OUT> created at line 0.
    Found 34-bit adder for signal <GND_10_o_b[9]_add_7_OUT> created at line 0.
    Found 33-bit adder for signal <GND_10_o_b[9]_add_9_OUT> created at line 0.
    Found 32-bit adder for signal <GND_10_o_b[9]_add_11_OUT> created at line 0.
    Found 31-bit adder for signal <GND_10_o_b[9]_add_13_OUT> created at line 0.
    Found 30-bit adder for signal <GND_10_o_b[9]_add_15_OUT> created at line 0.
    Found 29-bit adder for signal <GND_10_o_b[9]_add_17_OUT> created at line 0.
    Found 28-bit adder for signal <GND_10_o_b[9]_add_19_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_b[9]_add_21_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_10_o_add_23_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_10_o_add_25_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_10_o_add_27_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_10_o_add_29_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_10_o_add_31_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_10_o_add_33_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_10_o_add_35_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_10_o_add_37_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_10_o_add_39_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_10_o_add_41_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_10_o_add_43_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_10_o_add_45_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_10_o_add_47_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_10_o_add_49_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_10_o_add_51_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_10_o_add_53_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_10_o_add_55_OUT> created at line 0.
    Found 37-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0028> created at line 0
    Summary:
	inferred  28 Adder/Subtractor(s).
	inferred  28 Comparator(s).
	inferred 730 Multiplexer(s).
Unit <mod_27u_10u> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\debouncer.v".
    Found 1-bit register for signal <got_btn>.
    Found 16-bit register for signal <counter>.
    Found 1-bit register for signal <btn_state>.
    Found 16-bit adder for signal <counter[15]_GND_11_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <debouncer> synthesized.

Synthesizing Unit <counter>.
    Related source file is "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter.v".
WARNING:Xst:647 - Input <clk_fast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_1ms> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <hm_clk_used>.
    Found 1-bit register for signal <is_fwd_or_bkwd>.
    Found 27-bit register for signal <cnt_jstk>.
    Found 2-bit register for signal <cnt_units>.
    Found 1-bit register for signal <is_mins_secs>.
    Found 1-bit register for signal <is_hours_mins>.
    Found 4-bit register for signal <minutes_top_digit>.
    Found 4-bit register for signal <minutes_bot_digit>.
    Found 4-bit register for signal <seconds_top_digit>.
    Found 4-bit register for signal <seconds_bot_digit>.
    Found 1-bit register for signal <ms_clk_used>.
    Found 27-bit adder for signal <cnt_jstk[26]_GND_12_o_add_12_OUT> created at line 122.
    Found 27-bit subtractor for signal <GND_12_o_GND_12_o_sub_8_OUT<26:0>> created at line 117.
    Found 10-bit comparator lessequal for signal <n0003> created at line 103
    Found 10-bit comparator lessequal for signal <n0005> created at line 110
    Found 10-bit comparator lessequal for signal <n0010> created at line 115
    Found 10-bit comparator lessequal for signal <n0019> created at line 120
    Found 27-bit comparator greater for signal <cnt_jstk[26]_GND_12_o_LessThan_17_o> created at line 130
    Found 27-bit comparator greater for signal <GND_12_o_cnt_jstk[26]_LessThan_18_o> created at line 133
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <counter> synthesized.

Synthesizing Unit <counter_hms>.
    Related source file is "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter_hms.v".
    Found 4-bit register for signal <minutes_bot_digit>.
    Found 4-bit register for signal <seconds_top_digit>.
    Found 4-bit register for signal <seconds_bot_digit>.
    Found 4-bit register for signal <minutes_top_digit>.
    Found 4-bit adder for signal <minutes_top_digit[3]_GND_13_o_add_10_OUT> created at line 63.
    Found 4-bit adder for signal <minutes_bot_digit[3]_GND_13_o_add_11_OUT> created at line 66.
    Found 4-bit adder for signal <seconds_bot_digit[3]_GND_13_o_add_19_OUT> created at line 73.
    Found 4-bit adder for signal <seconds_top_digit[3]_GND_13_o_add_21_OUT> created at line 77.
    Found 4-bit subtractor for signal <GND_13_o_GND_13_o_sub_59_OUT<3:0>> created at line 118.
    Found 4-bit subtractor for signal <GND_13_o_GND_13_o_sub_61_OUT<3:0>> created at line 121.
    Found 4-bit subtractor for signal <GND_13_o_GND_13_o_sub_67_OUT<3:0>> created at line 127.
    Found 4-bit subtractor for signal <GND_13_o_GND_13_o_sub_69_OUT<3:0>> created at line 130.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred  31 Multiplexer(s).
Unit <counter_hms> synthesized.

Synthesizing Unit <counter_milli>.
    Related source file is "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\counter_milli.v".
WARNING:Xst:647 - Input <adj> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <digit2>.
    Found 4-bit register for signal <digit3>.
    Found 4-bit register for signal <digit4>.
    Found 4-bit register for signal <digit1>.
    Found 4-bit adder for signal <digit1[3]_GND_14_o_add_5_OUT> created at line 54.
    Found 4-bit adder for signal <digit2[3]_GND_14_o_add_7_OUT> created at line 58.
    Found 4-bit adder for signal <digit3[3]_GND_14_o_add_10_OUT> created at line 62.
    Found 4-bit adder for signal <digit4[3]_GND_14_o_add_14_OUT> created at line 66.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <counter_milli> synthesized.

Synthesizing Unit <seven_segment>.
    Related source file is "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\seven_segment.v".
    Found 16x8-bit Read Only RAM for signal <segment_array>
    Summary:
	inferred   1 RAM(s).
Unit <seven_segment> synthesized.

Synthesizing Unit <display>.
    Related source file is "C:\Users\michael\Documents\GitHub\stopwatch\stopwatch-final\display.v".
    Found 4-bit register for signal <an>.
    Found 2-bit register for signal <display_counter>.
    Found 8-bit register for signal <seg_out>.
    Found 3-bit subtractor for signal <GND_16_o_GND_16_o_sub_15_OUT> created at line 78.
    Found 2-bit adder for signal <display_counter[1]_GND_16_o_add_17_OUT> created at line 79.
    Found 4-bit shifter logical left for signal <GND_16_o_GND_16_o_shift_left_15_OUT> created at line 78
    Found 8-bit 4-to-1 multiplexer for signal <display_counter[1]_seg_sec_bot[7]_wide_mux_13_OUT> created at line 40.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <display> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x8-bit single-port Read Only RAM                    : 4
# Adders/Subtractors                                   : 113
 10-bit adder                                          : 1
 16-bit adder                                          : 2
 2-bit adder                                           : 1
 24-bit adder                                          : 1
 27-bit adder                                          : 33
 27-bit addsub                                         : 1
 28-bit adder                                          : 3
 29-bit adder                                          : 3
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 30-bit adder                                          : 3
 31-bit adder                                          : 3
 32-bit adder                                          : 3
 33-bit adder                                          : 3
 34-bit adder                                          : 3
 35-bit adder                                          : 3
 36-bit adder                                          : 3
 37-bit adder                                          : 3
 38-bit adder                                          : 2
 39-bit adder                                          : 2
 4-bit adder                                           : 10
 4-bit addsub                                          : 2
 4-bit subtractor                                      : 6
 40-bit adder                                          : 2
 41-bit adder                                          : 2
 42-bit adder                                          : 2
 43-bit adder                                          : 2
 44-bit adder                                          : 2
 45-bit adder                                          : 2
 46-bit adder                                          : 1
 47-bit adder                                          : 1
 48-bit adder                                          : 1
 49-bit adder                                          : 1
 5-bit adder                                           : 1
 50-bit adder                                          : 1
 51-bit adder                                          : 1
 6-bit adder                                           : 1
# Registers                                            : 54
 1-bit register                                        : 21
 10-bit register                                       : 1
 16-bit register                                       : 2
 2-bit register                                        : 2
 24-bit register                                       : 1
 27-bit register                                       : 2
 3-bit register                                        : 1
 4-bit register                                        : 17
 40-bit register                                       : 2
 5-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 91
 10-bit comparator lessequal                           : 4
 27-bit comparator greater                             : 2
 27-bit comparator lessequal                           : 32
 28-bit comparator lessequal                           : 3
 29-bit comparator lessequal                           : 3
 30-bit comparator lessequal                           : 3
 31-bit comparator lessequal                           : 3
 32-bit comparator lessequal                           : 3
 33-bit comparator lessequal                           : 3
 34-bit comparator lessequal                           : 3
 35-bit comparator lessequal                           : 3
 36-bit comparator lessequal                           : 3
 37-bit comparator lessequal                           : 3
 38-bit comparator lessequal                           : 2
 39-bit comparator lessequal                           : 2
 40-bit comparator lessequal                           : 2
 41-bit comparator lessequal                           : 2
 42-bit comparator lessequal                           : 2
 43-bit comparator lessequal                           : 2
 44-bit comparator lessequal                           : 2
 45-bit comparator lessequal                           : 2
 46-bit comparator lessequal                           : 1
 47-bit comparator lessequal                           : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator lessequal                           : 1
 5-bit comparator greater                              : 1
 50-bit comparator lessequal                           : 1
 51-bit comparator lessequal                           : 1
# Multiplexers                                         : 2281
 1-bit 2-to-1 multiplexer                              : 2190
 10-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 2
 18-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 75
 40-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 5
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 4-bit shifter logical left                            : 1
# FSMs                                                 : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <a100[26]_PWR_7_o_mod_13> is unconnected in block <clock1>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <DOUT_0> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_1> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_2> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_3> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_4> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_5> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_6> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_7> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_10> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_11> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_12> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_13> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_14> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_15> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_26> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_27> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_28> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_29> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_30> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_31> of sequential type is unconnected in block <SPI_Ctrl>.

Synthesizing (advanced) Unit <ClkDiv_5Hz>.
The following registers are absorbed into counter <clkCount>: 1 register on signal <clkCount>.
Unit <ClkDiv_5Hz> synthesized (advanced).

Synthesizing (advanced) Unit <ClkDiv_66_67kHz>.
The following registers are absorbed into counter <clkCount>: 1 register on signal <clkCount>.
Unit <ClkDiv_66_67kHz> synthesized (advanced).

Synthesizing (advanced) Unit <clock>.
The following registers are absorbed into counter <a100>: 1 register on signal <a100>.
The following registers are absorbed into counter <cnt_1min>: 1 register on signal <cnt_1min>.
Unit <clock> synthesized (advanced).

Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <cnt_jstk>: 1 register on signal <cnt_jstk>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <counter_hms>.
The following registers are absorbed into counter <minutes_top_digit>: 1 register on signal <minutes_top_digit>.
Unit <counter_hms> synthesized (advanced).

Synthesizing (advanced) Unit <counter_milli>.
The following registers are absorbed into counter <digit2>: 1 register on signal <digit2>.
The following registers are absorbed into counter <digit3>: 1 register on signal <digit3>.
The following registers are absorbed into counter <digit1>: 1 register on signal <digit1>.
The following registers are absorbed into counter <digit4>: 1 register on signal <digit4>.
Unit <counter_milli> synthesized (advanced).

Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <display>.
The following registers are absorbed into counter <display_counter>: 1 register on signal <display_counter>.
Unit <display> synthesized (advanced).

Synthesizing (advanced) Unit <seven_segment>.
INFO:Xst:3231 - The small RAM <Mram_segment_array> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segment_array> |          |
    -----------------------------------------------------------------------
Unit <seven_segment> synthesized (advanced).

Synthesizing (advanced) Unit <spiCtrl>.
The following registers are absorbed into counter <byteCnt>: 1 register on signal <byteCnt>.
Unit <spiCtrl> synthesized (advanced).

Synthesizing (advanced) Unit <spiMode0>.
The following registers are absorbed into counter <bitCount>: 1 register on signal <bitCount>.
Unit <spiMode0> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x8-bit single-port distributed Read Only RAM        : 4
# Adders/Subtractors                                   : 97
 10-bit adder                                          : 1
 18-bit adder                                          : 1
 24-bit adder                                          : 1
 27-bit adder                                          : 81
 3-bit subtractor                                      : 1
 4-bit adder                                           : 6
 4-bit addsub                                          : 2
 4-bit subtractor                                      : 4
# Counters                                             : 16
 10-bit up counter                                     : 1
 16-bit up counter                                     : 2
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
 27-bit up counter                                     : 1
 27-bit updown counter                                 : 1
 3-bit up counter                                      : 1
 4-bit down counter                                    : 2
 4-bit up counter                                      : 4
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 171
 Flip-Flops                                            : 171
# Comparators                                          : 91
 10-bit comparator lessequal                           : 4
 27-bit comparator greater                             : 2
 27-bit comparator lessequal                           : 32
 28-bit comparator lessequal                           : 3
 29-bit comparator lessequal                           : 3
 30-bit comparator lessequal                           : 3
 31-bit comparator lessequal                           : 3
 32-bit comparator lessequal                           : 3
 33-bit comparator lessequal                           : 3
 34-bit comparator lessequal                           : 3
 35-bit comparator lessequal                           : 3
 36-bit comparator lessequal                           : 3
 37-bit comparator lessequal                           : 3
 38-bit comparator lessequal                           : 2
 39-bit comparator lessequal                           : 2
 40-bit comparator lessequal                           : 2
 41-bit comparator lessequal                           : 2
 42-bit comparator lessequal                           : 2
 43-bit comparator lessequal                           : 2
 44-bit comparator lessequal                           : 2
 45-bit comparator lessequal                           : 2
 46-bit comparator lessequal                           : 1
 47-bit comparator lessequal                           : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator lessequal                           : 1
 5-bit comparator greater                              : 1
 50-bit comparator lessequal                           : 1
 51-bit comparator lessequal                           : 1
# Multiplexers                                         : 2268
 1-bit 2-to-1 multiplexer                              : 2189
 10-bit 2-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 69
 40-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 5
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 4-bit shifter logical left                            : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <PmodJSTK_Int/SPI_Ctrl/FSM_0> on signal <pState[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <PmodJSTK_Int/SPI_Int/FSM_1> on signal <pState[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------

Optimizing unit <master_control> ...

Optimizing unit <spiCtrl> ...

Optimizing unit <spiMode0> ...

Optimizing unit <clock> ...

Optimizing unit <counter> ...

Optimizing unit <counter_hms> ...

Optimizing unit <counter_milli> ...

Optimizing unit <display> ...
WARNING:Xst:1293 - FF/Latch <PmodJSTK_Int/SPI_Int/wSR_7> has a constant value of 0 in block <master_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PmodJSTK_Int/SPI_Int/wSR_6> has a constant value of 0 in block <master_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PmodJSTK_Int/SPI_Int/wSR_5> has a constant value of 0 in block <master_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PmodJSTK_Int/SPI_Int/wSR_4> has a constant value of 0 in block <master_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PmodJSTK_Int/SPI_Int/wSR_3> has a constant value of 0 in block <master_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PmodJSTK_Int/SPI_Int/wSR_2> has a constant value of 0 in block <master_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PmodJSTK_Int/SPI_Int/wSR_1> has a constant value of 0 in block <master_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PmodJSTK_Int/SPI_Int/wSR_0> has a constant value of 0 in block <master_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_31> of sequential type is unconnected in block <master_control>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_30> of sequential type is unconnected in block <master_control>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_29> of sequential type is unconnected in block <master_control>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_28> of sequential type is unconnected in block <master_control>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_27> of sequential type is unconnected in block <master_control>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_26> of sequential type is unconnected in block <master_control>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_15> of sequential type is unconnected in block <master_control>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_14> of sequential type is unconnected in block <master_control>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_13> of sequential type is unconnected in block <master_control>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_12> of sequential type is unconnected in block <master_control>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_11> of sequential type is unconnected in block <master_control>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_10> of sequential type is unconnected in block <master_control>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_7> of sequential type is unconnected in block <master_control>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_6> of sequential type is unconnected in block <master_control>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_5> of sequential type is unconnected in block <master_control>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_4> of sequential type is unconnected in block <master_control>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_3> of sequential type is unconnected in block <master_control>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_2> of sequential type is unconnected in block <master_control>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_1> of sequential type is unconnected in block <master_control>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_0> of sequential type is unconnected in block <master_control>.
WARNING:Xst:2677 - Node <clock1/cnt_1min_5> of sequential type is unconnected in block <master_control>.
WARNING:Xst:2677 - Node <clock1/cnt_1min_4> of sequential type is unconnected in block <master_control>.
WARNING:Xst:2677 - Node <clock1/cnt_1min_3> of sequential type is unconnected in block <master_control>.
WARNING:Xst:2677 - Node <clock1/cnt_1min_2> of sequential type is unconnected in block <master_control>.
WARNING:Xst:2677 - Node <clock1/cnt_1min_1> of sequential type is unconnected in block <master_control>.
WARNING:Xst:2677 - Node <clock1/cnt_1min_0> of sequential type is unconnected in block <master_control>.
WARNING:Xst:2677 - Node <clock1/clk_1min> of sequential type is unconnected in block <master_control>.
WARNING:Xst:2677 - Node <clock1/clk_1ms> of sequential type is unconnected in block <master_control>.
WARNING:Xst:1710 - FF/Latch <display1/seg_out_7> (without init value) has a constant value of 1 in block <master_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter1/counter_hours_mins/seconds_top_digit_3> (without init value) has a constant value of 0 in block <master_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock1/a100_26> has a constant value of 0 in block <master_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter1/cnt_jstk_26> has a constant value of 0 in block <master_control>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block master_control, actual ratio is 11.
FlipFlop clock1/a100_13 has been replicated 1 time(s)
FlipFlop clock1/a100_14 has been replicated 1 time(s)
FlipFlop clock1/a100_16 has been replicated 2 time(s)
FlipFlop clock1/a100_17 has been replicated 1 time(s)
FlipFlop clock1/a100_18 has been replicated 1 time(s)
FlipFlop clock1/a100_20 has been replicated 3 time(s)
FlipFlop clock1/a100_21 has been replicated 3 time(s)
FlipFlop clock1/a100_22 has been replicated 2 time(s)
FlipFlop clock1/a100_23 has been replicated 3 time(s)
FlipFlop clock1/a100_24 has been replicated 1 time(s)
FlipFlop clock1/a100_25 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 315
 Flip-Flops                                            : 315

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : master_control.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1769
#      GND                         : 1
#      INV                         : 48
#      LUT1                        : 65
#      LUT2                        : 143
#      LUT3                        : 124
#      LUT4                        : 81
#      LUT5                        : 137
#      LUT6                        : 499
#      MUXCY                       : 328
#      MUXF7                       : 20
#      VCC                         : 1
#      XORCY                       : 322
# FlipFlops/Latches                : 315
#      FD                          : 17
#      FDE                         : 48
#      FDR                         : 90
#      FDR_1                       : 7
#      FDRE                        : 91
#      FDRE_1                      : 61
#      FDSE_1                      : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 5
#      OBUF                        : 15

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             315  out of  18224     1%  
 Number of Slice LUTs:                 1097  out of   9112    12%  
    Number used as Logic:              1097  out of   9112    12%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1149
   Number with an unused Flip Flop:     834  out of   1149    72%  
   Number with an unused LUT:            52  out of   1149     4%  
   Number of fully used LUT-FF pairs:   263  out of   1149    22%  
   Number of unique control sets:        41

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  21  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                               | Load  |
-----------------------------------+-----------------------------------------------------+-------+
clk                                | BUFGP                                               | 170   |
PmodJSTK_Int/SerialClock/CLKOUT    | BUFG                                                | 85    |
counter1/hm_clk_used               | BUFG                                                | 31    |
counter1/ms_clk_used               | NONE(counter1/counter_mins_secs/minutes_top_digit_3)| 16    |
clock1/clk_fast                    | NONE(display1/display_counter_1)                    | 13    |
-----------------------------------+-----------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 22.140ns (Maximum Frequency: 45.167MHz)
   Minimum input arrival time before clock: 5.252ns
   Maximum output required time after clock: 4.521ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 22.140ns (frequency: 45.167MHz)
  Total number of paths / destination ports: 2004394391397 / 357
-------------------------------------------------------------------------
Delay:               22.140ns (Levels of Logic = 21)
  Source:            clock1/a100_24 (FF)
  Destination:       clock1/clk_fast (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clock1/a100_24 to clock1/clk_fast
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             18   0.447   1.050  clock1/a100_24 (clock1/a100_24)
     LUT2:I1->O            7   0.205   0.878  clock1/a100[26]_PWR_7_o_mod_11/BUS_0020_INV_1805_o21_2 (clock1/a100[26]_PWR_7_o_mod_11/BUS_0020_INV_1805_o212)
     LUT6:I4->O            2   0.203   0.617  clock1/a100[26]_PWR_7_o_mod_11/BUS_0020_INV_1805_o23_1 (clock1/a100[26]_PWR_7_o_mod_11/BUS_0020_INV_1805_o23)
     LUT6:I5->O           18   0.205   1.154  clock1/a100[26]_PWR_7_o_mod_11/BUS_0021_INV_1833_o21 (clock1/a100[26]_PWR_7_o_mod_11/BUS_0021_INV_1833_o2)
     LUT6:I4->O            4   0.203   0.684  clock1/a100[26]_PWR_7_o_mod_11/BUS_0021_INV_1833_o23_1 (clock1/a100[26]_PWR_7_o_mod_11/BUS_0021_INV_1833_o23)
     LUT6:I5->O           20   0.205   1.197  clock1/a100[26]_PWR_7_o_mod_11/BUS_0022_INV_1861_o23 (clock1/a100[26]_PWR_7_o_mod_11/BUS_0022_INV_1861_o22)
     LUT6:I4->O            3   0.203   0.651  clock1/a100[26]_PWR_7_o_mod_11/BUS_0022_INV_1861_o24_2 (clock1/a100[26]_PWR_7_o_mod_11/BUS_0022_INV_1861_o241)
     LUT5:I4->O            7   0.205   1.002  clock1/a100[26]_PWR_7_o_mod_11/BUS_0023_INV_1889_o24_SW0 (N251)
     LUT6:I3->O           11   0.205   1.111  clock1/a100[26]_PWR_7_o_mod_11/Mmux_a[20]_a[26]_MUX_2958_o11 (clock1/a100[26]_PWR_7_o_mod_11/a[20]_a[26]_MUX_2958_o)
     LUT6:I3->O           12   0.205   0.909  clock1/a100[26]_PWR_7_o_mod_11/Mmux_a[0]_a[26]_MUX_3005_o151_SW0 (N110)
     LUT6:I5->O            9   0.205   1.077  clock1/a100[26]_PWR_7_o_mod_11/Mmux_a[0]_a[26]_MUX_3005_o131 (clock1/a100[26]_PWR_7_o_mod_11/a[12]_a[26]_MUX_2993_o)
     LUT6:I2->O            4   0.203   0.788  clock1/a100[26]_PWR_7_o_mod_11/BUS_0025_INV_1945_o23_1 (clock1/a100[26]_PWR_7_o_mod_11/BUS_0025_INV_1945_o23)
     LUT6:I4->O            1   0.203   0.000  clock1/a100[26]_PWR_7_o_mod_11/BUS_0025_INV_1945_o24_SW20_F (N888)
     MUXF7:I0->O           1   0.131   0.580  clock1/a100[26]_PWR_7_o_mod_11/BUS_0025_INV_1945_o24_SW20 (N778)
     LUT6:I5->O            7   0.205   0.774  clock1/a100[26]_PWR_7_o_mod_11/BUS_0026_INV_1973_o33 (clock1/a100[26]_PWR_7_o_mod_11/BUS_0026_INV_1973_o32)
     LUT5:I4->O           12   0.205   0.909  clock1/a100[26]_PWR_7_o_mod_11/BUS_0026_INV_1973_o35_SW3 (N487)
     LUT6:I5->O           17   0.205   1.028  clock1/a100[26]_PWR_7_o_mod_11/Mmux_a[25]_a[26]_MUX_3034_o11 (clock1/a100[26]_PWR_7_o_mod_11/a[25]_a[26]_MUX_3034_o)
     LUT6:I5->O           14   0.205   0.958  clock1/a100[26]_PWR_7_o_mod_11/Mmux_a[0]_a[26]_MUX_3086_o111_SW0 (N79)
     LUT6:I5->O            2   0.205   0.845  clock1/a100[26]_PWR_7_o_mod_11/Mmux_a[0]_a[26]_MUX_3086_o171 (clock1/a100[26]_PWR_7_o_mod_11/a[16]_a[26]_MUX_3070_o)
     LUT6:I3->O            1   0.205   0.580  clock1/_n0103<0>2 (clock1/_n0103<0>1)
     LUT2:I1->O            1   0.205   0.580  clock1/_n0103<0>7_rstpot_SW1 (N278)
     LUT6:I5->O            1   0.205   0.000  clock1/clk_fast_dpot (clock1/clk_fast_dpot)
     FDE:D                     0.102          clock1/clk_fast
    ----------------------------------------
    Total                     22.140ns (4.770ns logic, 17.370ns route)
                                       (21.5% logic, 78.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PmodJSTK_Int/SerialClock/CLKOUT'
  Clock period: 5.469ns (frequency: 182.849MHz)
  Total number of paths / destination ports: 402 / 159
-------------------------------------------------------------------------
Delay:               2.734ns (Levels of Logic = 1)
  Source:            PmodJSTK_Int/SPI_Int/pState_FSM_FFd1 (FF)
  Destination:       PmodJSTK_Int/SPI_Int/rSR_7 (FF)
  Source Clock:      PmodJSTK_Int/SerialClock/CLKOUT falling
  Destination Clock: PmodJSTK_Int/SerialClock/CLKOUT rising

  Data Path: PmodJSTK_Int/SPI_Int/pState_FSM_FFd1 to PmodJSTK_Int/SPI_Int/rSR_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q           10   0.447   0.961  PmodJSTK_Int/SPI_Int/pState_FSM_FFd1 (PmodJSTK_Int/SPI_Int/pState_FSM_FFd1)
     LUT3:I1->O            8   0.203   0.802  PmodJSTK_Int/SPI_Int/_n0070_inv1 (PmodJSTK_Int/SPI_Int/_n0070_inv)
     FDRE:CE                   0.322          PmodJSTK_Int/SPI_Int/rSR_0
    ----------------------------------------
    Total                      2.734ns (0.972ns logic, 1.762ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'counter1/hm_clk_used'
  Clock period: 5.591ns (frequency: 178.860MHz)
  Total number of paths / destination ports: 640 / 58
-------------------------------------------------------------------------
Delay:               5.591ns (Levels of Logic = 4)
  Source:            counter1/counter_hours_mins/seconds_bot_digit_2 (FF)
  Destination:       counter1/counter_hours_mins/minutes_bot_digit_3 (FF)
  Source Clock:      counter1/hm_clk_used rising
  Destination Clock: counter1/hm_clk_used rising

  Data Path: counter1/counter_hours_mins/seconds_bot_digit_2 to counter1/counter_hours_mins/minutes_bot_digit_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.447   1.031  counter1/counter_hours_mins/seconds_bot_digit_2 (counter1/counter_hours_mins/seconds_bot_digit_2)
     LUT4:I1->O            6   0.205   0.992  counter1/counter_hours_mins/GND_13_o_GND_13_o_equal_9_o<3>1 (counter1/counter_hours_mins/GND_13_o_GND_13_o_equal_9_o)
     LUT4:I0->O            2   0.203   0.721  counter1/counter_hours_mins/GND_13_o_GND_13_o_AND_2_o1 (counter1/counter_hours_mins/GND_13_o_GND_13_o_AND_2_o)
     LUT4:I2->O            1   0.203   0.580  counter1/counter_hours_mins/_n0278_inv1 (counter1/counter_hours_mins/_n0278_inv1)
     LUT5:I4->O            4   0.205   0.683  counter1/counter_hours_mins/_n0278_inv3 (counter1/counter_hours_mins/_n0278_inv)
     FDRE:CE                   0.322          counter1/counter_hours_mins/minutes_bot_digit_0
    ----------------------------------------
    Total                      5.591ns (1.585ns logic, 4.006ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'counter1/ms_clk_used'
  Clock period: 5.579ns (frequency: 179.242MHz)
  Total number of paths / destination ports: 598 / 32
-------------------------------------------------------------------------
Delay:               5.579ns (Levels of Logic = 4)
  Source:            counter1/counter_mins_secs/seconds_bot_digit_2 (FF)
  Destination:       counter1/counter_mins_secs/minutes_top_digit_3 (FF)
  Source Clock:      counter1/ms_clk_used rising
  Destination Clock: counter1/ms_clk_used rising

  Data Path: counter1/counter_mins_secs/seconds_bot_digit_2 to counter1/counter_mins_secs/minutes_top_digit_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.447   1.031  counter1/counter_mins_secs/seconds_bot_digit_2 (counter1/counter_mins_secs/seconds_bot_digit_2)
     LUT4:I1->O            4   0.205   0.684  counter1/counter_mins_secs/GND_13_o_GND_13_o_equal_9_o<3>1 (counter1/counter_mins_secs/GND_13_o_GND_13_o_equal_9_o)
     LUT5:I4->O            4   0.205   0.912  counter1/counter_mins_secs/GND_13_o_GND_13_o_AND_2_o1 (counter1/counter_mins_secs/GND_13_o_GND_13_o_AND_2_o)
     LUT6:I3->O            1   0.205   0.684  counter1/counter_mins_secs/_n0506_inv1 (counter1/counter_mins_secs/_n0506_inv1)
     LUT3:I1->O            4   0.203   0.683  counter1/counter_mins_secs/_n0506_inv3 (counter1/counter_mins_secs/_n0506_inv)
     FDRE:CE                   0.322          counter1/counter_mins_secs/minutes_top_digit_0
    ----------------------------------------
    Total                      5.579ns (1.587ns logic, 3.992ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock1/clk_fast'
  Clock period: 3.009ns (frequency: 332.375MHz)
  Total number of paths / destination ports: 39 / 13
-------------------------------------------------------------------------
Delay:               3.009ns (Levels of Logic = 2)
  Source:            display1/display_counter_1 (FF)
  Destination:       display1/seg_out_6 (FF)
  Source Clock:      clock1/clk_fast rising
  Destination Clock: clock1/clk_fast rising

  Data Path: display1/display_counter_1 to display1/seg_out_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              19   0.447   1.176  display1/display_counter_1 (display1/display_counter_1)
     LUT4:I2->O            7   0.203   0.878  display1/Mmux_display_counter[1]_seg_sec_bot[7]_wide_mux_13_OUT121 (display1/Mmux_display_counter[1]_seg_sec_bot[7]_wide_mux_13_OUT12)
     LUT6:I4->O            1   0.203   0.000  display1/Mmux_display_counter[1]_seg_sec_bot[7]_wide_mux_13_OUT75 (display1/display_counter[1]_seg_sec_bot[7]_wide_mux_13_OUT<6>)
     FD:D                      0.102          display1/seg_out_6
    ----------------------------------------
    Total                      3.009ns (0.955ns logic, 2.054ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 74 / 74
-------------------------------------------------------------------------
Offset:              5.252ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       genSndRec/clkCount_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to genSndRec/clkCount_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           101   1.222   2.224  rst_IBUF (rst_IBUF)
     LUT5:I0->O           24   0.203   1.172  genSndRec/clkCount[23]_PWR_6_o_equal_3_o_01 (genSndRec/clkCount[23]_PWR_6_o_equal_3_o_0)
     FDR:R                     0.430          genSndRec/clkCount_0
    ----------------------------------------
    Total                      5.252ns (1.855ns logic, 3.397ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PmodJSTK_Int/SerialClock/CLKOUT'
  Total number of paths / destination ports: 86 / 86
-------------------------------------------------------------------------
Offset:              4.418ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PmodJSTK_Int/SPI_Int/CE (FF)
  Destination Clock: PmodJSTK_Int/SerialClock/CLKOUT falling

  Data Path: rst to PmodJSTK_Int/SPI_Int/CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           101   1.222   1.984  rst_IBUF (rst_IBUF)
     LUT3:I1->O            1   0.203   0.579  PmodJSTK_Int/SPI_Int/_n0058_inv11 (PmodJSTK_Int/SPI_Int/_n0058_inv_0)
     FDR_1:R                   0.430          PmodJSTK_Int/SPI_Int/CE
    ----------------------------------------
    Total                      4.418ns (1.855ns logic, 2.563ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'counter1/hm_clk_used'
  Total number of paths / destination ports: 52 / 18
-------------------------------------------------------------------------
Offset:              4.853ns (Levels of Logic = 3)
  Source:            adj (PAD)
  Destination:       counter1/counter_hours_mins/minutes_bot_digit_3 (FF)
  Destination Clock: counter1/hm_clk_used rising

  Data Path: adj to counter1/counter_hours_mins/minutes_bot_digit_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.394  adj_IBUF (adj_IBUF)
     LUT5:I0->O            1   0.203   0.827  counter1/counter_hours_mins/_n0278_inv2 (counter1/counter_hours_mins/_n0278_inv2)
     LUT5:I1->O            4   0.203   0.683  counter1/counter_hours_mins/_n0278_inv3 (counter1/counter_hours_mins/_n0278_inv)
     FDRE:CE                   0.322          counter1/counter_hours_mins/minutes_bot_digit_0
    ----------------------------------------
    Total                      4.853ns (1.950ns logic, 2.903ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'counter1/ms_clk_used'
  Total number of paths / destination ports: 54 / 19
-------------------------------------------------------------------------
Offset:              4.853ns (Levels of Logic = 3)
  Source:            adj (PAD)
  Destination:       counter1/counter_mins_secs/minutes_bot_digit_3 (FF)
  Destination Clock: counter1/ms_clk_used rising

  Data Path: adj to counter1/counter_mins_secs/minutes_bot_digit_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.394  adj_IBUF (adj_IBUF)
     LUT5:I0->O            1   0.203   0.827  counter1/counter_mins_secs/_n0278_inv2 (counter1/counter_mins_secs/_n0278_inv2)
     LUT5:I1->O            4   0.203   0.683  counter1/counter_mins_secs/_n0278_inv3 (counter1/counter_mins_secs/_n0278_inv)
     FDRE:CE                   0.322          counter1/counter_mins_secs/minutes_bot_digit_0
    ----------------------------------------
    Total                      4.853ns (1.950ns logic, 2.903ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock1/clk_fast'
  Total number of paths / destination ports: 14 / 7
-------------------------------------------------------------------------
Offset:              3.905ns (Levels of Logic = 3)
  Source:            adj (PAD)
  Destination:       display1/seg_out_6 (FF)
  Destination Clock: clock1/clk_fast rising

  Data Path: adj to display1/seg_out_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.297  adj_IBUF (adj_IBUF)
     LUT4:I0->O            7   0.203   0.878  display1/Mmux_display_counter[1]_seg_sec_bot[7]_wide_mux_13_OUT121 (display1/Mmux_display_counter[1]_seg_sec_bot[7]_wide_mux_13_OUT12)
     LUT6:I4->O            1   0.203   0.000  display1/Mmux_display_counter[1]_seg_sec_bot[7]_wide_mux_13_OUT75 (display1/display_counter[1]_seg_sec_bot[7]_wide_mux_13_OUT<6>)
     FD:D                      0.102          display1/seg_out_6
    ----------------------------------------
    Total                      3.905ns (1.730ns logic, 2.175ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock1/clk_fast'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            display1/seg_out_6 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clock1/clk_fast rising

  Data Path: display1/seg_out_6 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  display1/seg_out_6 (display1/seg_out_6)
     OBUF:I->O                 2.571          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PmodJSTK_Int/SerialClock/CLKOUT'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.521ns (Levels of Logic = 2)
  Source:            PmodJSTK_Int/SPI_Int/CE (FF)
  Destination:       SCLK (PAD)
  Source Clock:      PmodJSTK_Int/SerialClock/CLKOUT falling

  Data Path: PmodJSTK_Int/SPI_Int/CE to SCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            2   0.447   0.721  PmodJSTK_Int/SPI_Int/CE (PmodJSTK_Int/SPI_Int/CE)
     LUT2:I0->O            1   0.203   0.579  PmodJSTK_Int/SPI_Int/Mmux_SCLK11 (SCLK_OBUF)
     OBUF:I->O                 2.571          SCLK_OBUF (SCLK)
    ----------------------------------------
    Total                      4.521ns (3.221ns logic, 1.300ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.419ns (Levels of Logic = 2)
  Source:            PmodJSTK_Int/SerialClock/CLKOUT (FF)
  Destination:       SCLK (PAD)
  Source Clock:      clk rising

  Data Path: PmodJSTK_Int/SerialClock/CLKOUT to SCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.617  PmodJSTK_Int/SerialClock/CLKOUT (PmodJSTK_Int/SerialClock/CLKOUT)
     LUT2:I1->O            1   0.205   0.579  PmodJSTK_Int/SPI_Int/Mmux_SCLK11 (SCLK_OBUF)
     OBUF:I->O                 2.571          SCLK_OBUF (SCLK)
    ----------------------------------------
    Total                      4.419ns (3.223ns logic, 1.196ns route)
                                       (72.9% logic, 27.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock PmodJSTK_Int/SerialClock/CLKOUT
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
PmodJSTK_Int/SerialClock/CLKOUT|    1.165|    2.734|    3.927|         |
clk                            |         |         |    1.633|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
PmodJSTK_Int/SerialClock/CLKOUT|         |    6.367|         |         |
clk                            |   22.140|         |         |         |
counter1/hm_clk_used           |    1.659|         |         |         |
counter1/ms_clk_used           |    1.785|         |         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock1/clk_fast
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.444|         |         |         |
clock1/clk_fast|    3.009|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock counter1/hm_clk_used
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk                 |    4.842|         |         |         |
counter1/hm_clk_used|    5.591|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock counter1/ms_clk_used
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk                 |    5.553|         |         |         |
counter1/ms_clk_used|    5.579|         |         |         |
--------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 23.79 secs
 
--> 

Total memory usage is 254452 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   99 (   0 filtered)
Number of infos    :    5 (   0 filtered)

