Monitoring simulation with http://localhost:33073
Core [0][0] receive WriteMemory(x=0, y=0)
Core [0][0] write memory[0] = 2
Core [0][1] receive WriteMemory(x=0, y=1)
Core [0][1] write memory[0] = 4
Core [1][0] receive WriteMemory(x=1, y=0)
Core [1][0] write memory[0] = 6
Core [1][1] receive WriteMemory(x=1, y=1)
Core [1][1] write memory[0] = 8
  0.000000, Feed in 1 to Device.Tile[2][0].Core.South
  0.000000, Feed in 2 to Device.Tile[2][1].Core.South
  1.000000, Feed in 3 to Device.Tile[2][0].Core.South
  1.000000, Feed in 4 to Device.Tile[2][1].Core.South
  1.000000, Device.Tile[2][1].Core, Recv 2 Driver.DeviceSouth[1]->Device.Tile[2][1].Core.South, Color 0
  1.000000, Device.Tile[2][0].Core, Recv 1 Driver.DeviceSouth[0]->Device.Tile[2][0].Core.South, Color 0
  2.000000, Device.Tile[2][1].Core, inst: RECV_SEND, NORTH_R, $1, SOUTH_R
  2.000000, Device.Tile[2][1].Core, Recv 4 Driver.DeviceSouth[1]->Device.Tile[2][1].Core.South, Color 2
  2.000000, Device.Tile[2][0].Core, inst: RECV_SEND, NORTH_R, $1, SOUTH_R
  2.000000, Device.Tile[2][0].Core, Recv 3 Driver.DeviceSouth[0]->Device.Tile[2][0].Core.South, Color 2
  3.000000, Device.Tile[2][0].Core, Send 1 Device.Tile[2][0].Core.North->Device.Tile[1][0].Core.South, Color 0
  3.000000, Device.Tile[2][0].Core, inst: RECV_SEND, NORTH_B, $2, SOUTH_B
  3.000000, Device.Tile[2][1].Core, Send 2 Device.Tile[2][1].Core.North->Device.Tile[1][1].Core.South, Color 0
  3.000000, Device.Tile[2][1].Core, inst: RECV_SEND, NORTH_B, $2, SOUTH_B
  4.000000, Device.Tile[2][0].Core, Send 3 Device.Tile[2][0].Core.North->Device.Tile[1][0].Core.South, Color 2
  4.000000, Device.Tile[1][1].Core, inst: WAIT, $1, NET_RECV_SOUTH, R
  4.000000, Device.Tile[1][1].Core, Recv 2 Device.Tile[2][1].Core.North->Device.Tile[1][1].Core.South, Color 0
  4.000000, Device.Tile[1][0].Core, inst: WAIT, $1, NET_RECV_SOUTH, R
  4.000000, Device.Tile[1][0].Core, Recv 1 Device.Tile[2][0].Core.North->Device.Tile[1][0].Core.South, Color 0
  4.000000, Device.Tile[2][1].Core, Send 4 Device.Tile[2][1].Core.North->Device.Tile[1][1].Core.South, Color 2
  5.000000, Device.Tile[1][0].Core, inst: WAIT, $1, NET_RECV_SOUTH, R
  5.000000, Device.Tile[1][0].Core, inst: LD, $0, 0x0
  5.000000, Device.Tile[1][0].Core, inst: SEND, NET_SEND_NORTH, $1, R
  5.000000, Device.Tile[1][0].Core, Recv 3 Device.Tile[2][0].Core.North->Device.Tile[1][0].Core.South, Color 2
  5.000000, Device.Tile[1][1].Core, inst: WAIT, $1, NET_RECV_SOUTH, R
  5.000000, Device.Tile[1][1].Core, inst: WAIT, $2, NET_RECV_WEST, R
  5.000000, Device.Tile[1][1].Core, Recv 4 Device.Tile[2][1].Core.North->Device.Tile[1][1].Core.South, Color 2
  6.000000, Device.Tile[1][1].Core, inst: MAC, $2, $1, $0
  6.000000, Device.Tile[1][1].Core, inst: SEND, NET_SEND_EAST, $2, R
  6.000000, Device.Tile[1][0].Core, Send 1 Device.Tile[1][0].Core.North->Device.Tile[0][0].Core.South, Color 0
  6.000000, Device.Tile[1][0].Core, inst: MUL, $5, $4, $3
Mul Instruction, Data are 0 and 0, Res is 0
  6.000000, Device.Tile[1][0].Core, inst: SEND, NET_SEND_EAST, $5, B
  7.000000, Device.Tile[1][0].Core, Send 0 Device.Tile[1][0].Core.East->Device.Tile[1][1].Core.West, Color 2
  7.000000, Device.Tile[0][0].Core, inst: WAIT, $1, NET_RECV_SOUTH, R
  7.000000, Device.Tile[0][0].Core, Recv 1 Device.Tile[1][0].Core.North->Device.Tile[0][0].Core.South, Color 0
  7.000000, Device.Tile[1][1].Core, Send 0 Device.Tile[1][1].Core.East->Device.Tile[1][2].Core.West, Color 0
  7.000000, Device.Tile[1][1].Core, inst: MAC, $5, $4, $3
  7.000000, Device.Tile[1][1].Core, inst: SEND, NET_SEND_EAST, $5, B
  8.000000, Device.Tile[0][0].Core, inst: WAIT, $1, NET_RECV_SOUTH, R
  8.000000, Device.Tile[0][0].Core, inst: LD, $0, 0x0
  8.000000, Device.Tile[1][2].Core, inst: WAIT, $1, NET_RECV_WEST, R
  8.000000, Device.Tile[1][2].Core, Recv 0 Device.Tile[1][1].Core.East->Device.Tile[1][2].Core.West, Color 0
  8.000000, Device.Tile[1][1].Core, Send 0 Device.Tile[1][1].Core.East->Device.Tile[1][2].Core.West, Color 2
  8.000000, Device.Tile[1][1].Core, Recv 0 Device.Tile[1][0].Core.East->Device.Tile[1][1].Core.West, Color 2
  9.000000, Device.Tile[1][2].Core, inst: WAIT, $1, NET_RECV_WEST, R
  9.000000, Device.Tile[1][2].Core, inst: ST, $1, 0X00
  9.000000, Device.Tile[1][2].Core, Recv 0 Device.Tile[1][1].Core.East->Device.Tile[1][2].Core.West, Color 2
  9.000000, Device.Tile[0][0].Core, inst: WAIT, $3, NET_RECV_SOUTH, B
[1 2 3 4] * [2 4 6 8] = [0 0 0 0]
