// Seed: 601393555
module module_0;
  reg id_2;
  always begin
    if (1)
      if (1'b0) @(posedge id_1);
      else begin
        id_2 <= id_2;
      end
    id_1 = 0;
  end
  wire id_3;
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1
);
  module_0(); id_3 :
  assert property (@((1)) id_3)
  else;
endmodule
module module_2 (
    output wand id_0,
    input wor id_1,
    input tri1 id_2,
    output wor id_3,
    input wor id_4,
    input wire id_5,
    input tri1 id_6,
    output tri1 id_7,
    output supply0 id_8,
    input tri1 id_9,
    input wand id_10,
    input tri0 id_11
);
  module_0();
endmodule
