<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html><head><title>module ti.sysbios.family.arm.m3.Hwi</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/*
</span>     2    <span class="comment"> * Copyright (c) 2015-2016, Texas Instruments Incorporated
</span>     3    <span class="comment"> * All rights reserved.
</span>     4    <span class="comment"> *
</span>     5    <span class="comment"> * Redistribution and use in source and binary forms, with or without
</span>     6    <span class="comment"> * modification, are permitted provided that the following conditions
</span>     7    <span class="comment"> * are met:
</span>     8    <span class="comment"> *
</span>     9    <span class="comment"> * *  Redistributions of source code must retain the above copyright
</span>    10    <span class="comment"> *    notice, this list of conditions and the following disclaimer.
</span>    11    <span class="comment"> *
</span>    12    <span class="comment"> * *  Redistributions in binary form must reproduce the above copyright
</span>    13    <span class="comment"> *    notice, this list of conditions and the following disclaimer in the
</span>    14    <span class="comment"> *    documentation and/or other materials provided with the distribution.
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of
</span>    17    <span class="comment"> *    its contributors may be used to endorse or promote products derived
</span>    18    <span class="comment"> *    from this software without specific prior written permission.
</span>    19    <span class="comment"> *
</span>    20    <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
</span>    21    <span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
</span>    22    <span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
</span>    23    <span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
</span>    24    <span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
</span>    25    <span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
</span>    26    <span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
</span>    27    <span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
</span>    28    <span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
</span>    29    <span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
</span>    30    <span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
</span>    31    <span class="comment"> */</span>
    32    
    33    <span class="comment">/*
</span>    34    <span class="comment"> *  ======== Hwi.xdc ========
</span>    35    <span class="comment"> *
</span>    36    <span class="comment"> */</span>
    37    <span class=key>package</span> ti.sysbios.family.arm.m3;
    38    
    39    import xdc.rov.ViewInfo;
    40    import xdc.runtime.Diags;
    41    import xdc.runtime.Log;
    42    import xdc.runtime.Assert;
    43    import xdc.runtime.Error;
    44    
    45    import ti.sysbios.BIOS;
    46    import ti.sysbios.interfaces.IHwi;
    47    
    48    <span class="xdoc">/*!
</span>    49    <span class="xdoc"> *  ======== Hwi ========
</span>    50    <span class="xdoc"> *  Cortex M3 Hardware Interrupt Manager
</span>    51    <span class="xdoc"> *
</span>    52    <span class="xdoc"> *  The Cortex M3's Nested Vectored Interrupt Controller (NVIC)
</span>    53    <span class="xdoc"> *  supports up to 256 interrupts/exceptions. In practice, most
</span>    54    <span class="xdoc"> *  devices support much fewer (ie the Stellaris family of devices
</span>    55    <span class="xdoc"> *  have only 80 total interrupts defined).
</span>    56    <span class="xdoc"> *
</span>    57    <span class="xdoc"> *  SYS/BIOS Interrupt IDs or interrupt numbers correspond
</span>    58    <span class="xdoc"> *  to an interrupt's position in the interrupt vector table.
</span>    59    <span class="xdoc"> *
</span>    60    <span class="xdoc"> *  ID 0 corresponds to vector 0 which is used by the NVIC
</span>    61    <span class="xdoc"> *  to hold the initial (reset) stack pointer value.
</span>    62    <span class="xdoc"> *
</span>    63    <span class="xdoc"> *  ID 1 corresponds to vector 1 which is the reset vector (ie _c_int00)
</span>    64    <span class="xdoc"> *
</span>    65    <span class="xdoc"> *  IDs 2-14 are hardwired to exceptions.
</span>    66    <span class="xdoc"> *
</span>    67    <span class="xdoc"> *  ID 15 is the SysTick timer interrupt.
</span>    68    <span class="xdoc"> *
</span>    69    <span class="xdoc"> *  ID's 16-255 are mapped to the NVIC's user interrupts 0-239
</span>    70    <span class="xdoc"> *  which are tied to platform specific interrupt sources.
</span>    71    <span class="xdoc"> *
</span>    72    <span class="xdoc"> *  <b>@a(Zero Latency Interrupts)</b>
</span>    73    <span class="xdoc"> *  The M3 Hwi module supports "zero latency" interrupts.
</span>    74    <span class="xdoc"> *  Interrupts configured with priority greater (in actual
</span>    75    <span class="xdoc"> *  hardware priority, but lower in number) than
</span>    76    <span class="xdoc"> *  {<b>@link</b> #disablePriority Hwi.disablePriority} are NOT
</span>    77    <span class="xdoc"> *  disabled by Hwi_disable().
</span>    78    <span class="xdoc"> *
</span>    79    <span class="xdoc"> *  Zero latency interrupts are distinguished from regular dispatched
</span>    80    <span class="xdoc"> *  interrupts at create time by their priority being greater
</span>    81    <span class="xdoc"> *  than Hwi.disablePriority.
</span>    82    <span class="xdoc"> *
</span>    83    <span class="xdoc"> *  Note that since zero latency interrupts don't use the dispatcher,
</span>    84    <span class="xdoc"> *  the {<b>@link</b> ti.sysbios.interfaces.IHwi#arg arg} parameter is not
</span>    85    <span class="xdoc"> *  functional. Also note that due to the M3's native automatic
</span>    86    <span class="xdoc"> *  stacking of saved-by-caller C context on the way to an ISR, zero
</span>    87    <span class="xdoc"> *  latency interrupt handlers are implemented using regular C functions
</span>    88    <span class="xdoc"> *  (ie no 'interrupt' keyword is required).
</span>    89    <span class="xdoc"> *
</span>    90    <span class="xdoc"> *  <b>@a(WARNING)</b>
</span>    91    <span class="xdoc"> *  Zero latency interrupts are NOT HANDLED by the SYS/BIOS
</span>    92    <span class="xdoc"> *  interrupt dispatcher! Instead, they are vectored to directly.
</span>    93    <span class="xdoc"> *  As such, and because they are NOT DISABLED BY Hwi_disable(),
</span>    94    <span class="xdoc"> *  these interrupt handlers are SEVERELY RESTRICTED in terms of the
</span>    95    <span class="xdoc"> *  SYS/BIOS APIs they can invoke and THREAD SAFETY MUST BE CAREFULLY
</span>    96    <span class="xdoc"> *  CONSIDERED! See the descriptions of {<b>@link</b> #disable Hwi_disable()} and
</span>    97    <span class="xdoc"> *  and {<b>@link</b> #disablePriority Hwi.disablePriority} for more details.
</span>    98    <span class="xdoc"> *
</span>    99    <span class="xdoc"> *  <b>@a(Interrupt Masking Options)</b>
</span>   100    <span class="xdoc"> *
</span>   101    <span class="xdoc"> *  The NVIC interrupt controller is designed for priority based
</span>   102    <span class="xdoc"> *  interrupts.
</span>   103    <span class="xdoc"> *
</span>   104    <span class="xdoc"> *  In this Hwi module, the {<b>@link</b> #maskSetting} instance configuration
</span>   105    <span class="xdoc"> *  parameter is ignored.
</span>   106    <span class="xdoc"> *  Effectively, only the {<b>@link</b> #MaskingOption_LOWER} is supported.
</span>   107    <span class="xdoc"> *
</span>   108    <span class="xdoc"> *  <b>@a(Interrupt Priorities)</b>
</span>   109    <span class="xdoc"> *
</span>   110    <span class="xdoc"> *  In general, the NVIC supports priority values of 0 thru 255.
</span>   111    <span class="xdoc"> *
</span>   112    <span class="xdoc"> *  In practice, the number of priorities and their values are device
</span>   113    <span class="xdoc"> *  dependent, and their nesting behaviors depend on the
</span>   114    <span class="xdoc"> *  {<b>@link</b> #priGroup Hwi.priGroup} setting.
</span>   115    <span class="xdoc"> *
</span>   116    <span class="xdoc"> *  For most TI MCU devices, 8 priorities are supported. A peculiarity
</span>   117    <span class="xdoc"> *  of ARM's NVIC is that, although the priority field is an 8 bit value,
</span>   118    <span class="xdoc"> *  the range of supported priority values are left-justified within this
</span>   119    <span class="xdoc"> *  8 bit field. Consequently, the 8 priority values are not 0 thru 7 as
</span>   120    <span class="xdoc"> *  one might expect, but rather:
</span>   121    <span class="xdoc"> *
</span>   122    <span class="xdoc"> *  <b>@p(code)</b>
</span>   123    <span class="xdoc"> *      0x00    // highest priority, non dispatched, Zero Latency priority
</span>   124    <span class="xdoc"> *      0x20    // highest dispatched interrupt priority
</span>   125    <span class="xdoc"> *      0x40
</span>   126    <span class="xdoc"> *      0x60
</span>   127    <span class="xdoc"> *      0x80
</span>   128    <span class="xdoc"> *      0xa0
</span>   129    <span class="xdoc"> *      0xc0
</span>   130    <span class="xdoc"> *      0xe0    // lowest dispatched interrupt priority, (default)
</span>   131    <span class="xdoc"> *  <b>@p</b>
</span>   132    <span class="xdoc"> *
</span>   133    <span class="xdoc"> *  Priority 0 is the highest priority and by default is
</span>   134    <span class="xdoc"> *  reserved for zero latency interrupts
</span>   135    <span class="xdoc"> *  (see {<b>@link</b> #disablePriority Hwi.disablePriority}).
</span>   136    <span class="xdoc"> *
</span>   137    <span class="xdoc"> *  See the Cortex M3 architecture reference manual for details
</span>   138    <span class="xdoc"> *  on the behavior of interrupt priorities and their relationship
</span>   139    <span class="xdoc"> *  to the {<b>@link</b> #priGroup Hwi.priGroup} setting.
</span>   140    <span class="xdoc"> *
</span>   141    <span class="xdoc"> *  <b>@a(Interrupt Vector Tables)</b>
</span>   142    <span class="xdoc"> *  Tiva devices:
</span>   143    <span class="xdoc"> *
</span>   144    <span class="xdoc"> *  By default, two vector tables are created for Tiva devices:
</span>   145    <span class="xdoc"> *
</span>   146    <span class="xdoc"> *  A 16 entry boot vector table is placed at address 0x00000000 in
</span>   147    <span class="xdoc"> *  FLASH.
</span>   148    <span class="xdoc"> *
</span>   149    <span class="xdoc"> *  An 80 entry vector table is placed at address 0x20000000 in RAM.
</span>   150    <span class="xdoc"> *
</span>   151    <span class="xdoc"> *  The FLASH boot vector table contains the reset vector and exception
</span>   152    <span class="xdoc"> *  handler vectors used until the RAM based vector table is initialized.
</span>   153    <span class="xdoc"> *
</span>   154    <span class="xdoc"> *  The RAM vector table contains the 16 exception vectors as well as all
</span>   155    <span class="xdoc"> *  the 64 user interrupt vectors.
</span>   156    <span class="xdoc"> *
</span>   157    <span class="xdoc"> *  During system startup, the NVIC Vector Table Offset Registor is
</span>   158    <span class="xdoc"> *  intialized to point to this vector table after the table has been
</span>   159    <span class="xdoc"> *  initialized.
</span>   160    <span class="xdoc"> *
</span>   161    <span class="xdoc"> *  <b>@a( )</b>
</span>   162    <span class="xdoc"> *  Dual M3 Core ('Ducati') devices:
</span>   163    <span class="xdoc"> *
</span>   164    <span class="xdoc"> *  By default, Ducati core 0 places its runtime vector table at address
</span>   165    <span class="xdoc"> *  0x00000400 and core 1 places its runtime vector table at address
</span>   166    <span class="xdoc"> *  0x00000800.
</span>   167    <span class="xdoc"> *
</span>   168    <span class="xdoc"> *  Additionally, a boot vector table is placed at address
</span>   169    <span class="xdoc"> *  0x00000000 which is shared by both cores.
</span>   170    <span class="xdoc"> *
</span>   171    <span class="xdoc"> *  The boot reset vector function determines which core it is being
</span>   172    <span class="xdoc"> *  executed on and jumps to the reset vector contained in its corresponding
</span>   173    <span class="xdoc"> *  runtime vector table.
</span>   174    <span class="xdoc"> *
</span>   175    <span class="xdoc"> *  The generation and placement of these vector tables is made
</span>   176    <span class="xdoc"> *  automatically when the
</span>   177    <span class="xdoc"> *  {<b>@link</b> ti.sysbios.family.arm.ducati.Core} module is used.
</span>   178    <span class="xdoc"> *
</span>   179    <span class="xdoc"> *  Although STRONGLY discouraged, this default behavior can be overridden
</span>   180    <span class="xdoc"> *  by explicitly setting the
</span>   181    <span class="xdoc"> *  {<b>@link</b> #resetVectorAddress Hwi.resetVectorAddress} and
</span>   182    <span class="xdoc"> *  {<b>@link</b> #vectorTableAddress Hwi.vectorTableAddress} config parameters.
</span>   183    <span class="xdoc"> *
</span>   184    <span class="xdoc"> *  <b>@a(Restrictions)</b>
</span>   185    <span class="xdoc"> *  When used within a dual M3 core (Ducati) arrangement, care must be
</span>   186    <span class="xdoc"> *  taken when initializing this shared resource.
</span>   187    <span class="xdoc"> *  The "Shared Resources" note provided
</span>   188    <span class="xdoc"> *  in the {<b>@link</b> ti.sysbios.family.arm.ducati ducati} package discusses
</span>   189    <span class="xdoc"> *  the management of the various hardware and software resources
</span>   190    <span class="xdoc"> *  shared by the two M3 cores.
</span>   191    <span class="xdoc"> *  <b>@a</b>
</span>   192    <span class="xdoc"> *
</span>   193    <span class="xdoc"> *  <b>@p(html)</b>
</span>   194    <span class="xdoc"> *  &lt;h3&gt; Calling Context &lt;/h3&gt;
</span>   195    <span class="xdoc"> *  &lt;table border="1" cellpadding="3"&gt;
</span>   196    <span class="xdoc"> *    &lt;colgroup span="1"&gt;&lt;/colgroup&gt; &lt;colgroup span="5" align="center"&gt;&lt;/colgroup&gt;
</span>   197    <span class="xdoc"> *
</span>   198    <span class="xdoc"> *    &lt;tr&gt;&lt;th&gt; Function                 &lt;/th&gt;&lt;th&gt;  Hwi   &lt;/th&gt;&lt;th&gt;  Swi   &lt;/th&gt;&lt;th&gt;  Task  &lt;/th&gt;&lt;th&gt;  Main  &lt;/th&gt;&lt;th&gt;  Startup  &lt;/th&gt;&lt;/tr&gt;
</span>   199    <span class="xdoc"> *    &lt;!--                                                                                                                 --&gt;
</span>   200    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #clearInterrupt}   &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>   201    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #create}           &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;/tr&gt;
</span>   202    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #disable}          &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>   203    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #disableInterrupt} &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;/tr&gt;
</span>   204    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #enable}           &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;/tr&gt;
</span>   205    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #enableInterrupt}  &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;/tr&gt;
</span>   206    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #Params_init}      &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>   207    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #restore}          &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>   208    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #restoreInterrupt} &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>   209    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #construct}        &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;/tr&gt;
</span>   210    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #delete}           &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;/tr&gt;
</span>   211    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #destruct}         &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;/tr&gt;
</span>   212    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #getHookContext}   &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;/tr&gt;
</span>   213    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #setFunc}          &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;/tr&gt;
</span>   214    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #setHookContext}   &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;/tr&gt;
</span>   215    <span class="xdoc"> *    &lt;tr&gt;&lt;td colspan="6"&gt; Definitions: &lt;br /&gt;
</span>   216    <span class="xdoc"> *       &lt;ul&gt;
</span>   217    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Hwi&lt;/b&gt;: API is callable from a Hwi thread. &lt;/li&gt;
</span>   218    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Swi&lt;/b&gt;: API is callable from a Swi thread. &lt;/li&gt;
</span>   219    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Task&lt;/b&gt;: API is callable from a Task thread. &lt;/li&gt;
</span>   220    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Main&lt;/b&gt;: API is callable during any of these phases: &lt;/li&gt;
</span>   221    <span class="xdoc"> *           &lt;ul&gt;
</span>   222    <span class="xdoc"> *             &lt;li&gt; In your module startup after this module is started (e.g. Hwi_Module_startupDone() returns TRUE). &lt;/li&gt;
</span>   223    <span class="xdoc"> *             &lt;li&gt; During xdc.runtime.Startup.lastFxns. &lt;/li&gt;
</span>   224    <span class="xdoc"> *             &lt;li&gt; During main().&lt;/li&gt;
</span>   225    <span class="xdoc"> *             &lt;li&gt; During BIOS.startupFxns.&lt;/li&gt;
</span>   226    <span class="xdoc"> *           &lt;/ul&gt;
</span>   227    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Startup&lt;/b&gt;: API is callable during any of these phases:&lt;/li&gt;
</span>   228    <span class="xdoc"> *           &lt;ul&gt;
</span>   229    <span class="xdoc"> *             &lt;li&gt; During xdc.runtime.Startup.firstFxns.&lt;/li&gt;
</span>   230    <span class="xdoc"> *             &lt;li&gt; In your module startup before this module is started (e.g. Hwi_Module_startupDone() returns FALSE).&lt;/li&gt;
</span>   231    <span class="xdoc"> *           &lt;/ul&gt;
</span>   232    <span class="xdoc"> *       &lt;/ul&gt;
</span>   233    <span class="xdoc"> *    &lt;/td&gt;&lt;/tr&gt;
</span>   234    <span class="xdoc"> *
</span>   235    <span class="xdoc"> *  &lt;/table&gt;
</span>   236    <span class="xdoc"> *  <b>@p</b>
</span>   237    <span class="xdoc"> */</span>
   238    
   239    
   240    @Template(<span class="string">"./Hwi.xdt"</span>)  <span class="comment">/* generates the vector table and the dispatcher */</span>
   241    @ModuleStartup      <span class="comment">/* generate a call to startup function */</span>
   242    @InstanceInitStatic <span class="comment">/* allow constructs in static only systems */</span>
   243    
   244    <span class=key>module</span> Hwi <span class=key>inherits</span> ti.sysbios.interfaces.IHwi
   245    {
   246        <span class=comment>// -------- Module Constants --------</span>
   247    
   248        <span class="xdoc">/*!
</span>   249    <span class="xdoc">     *  The Cortex M3 NVIC supports up to 256 interrupts/exceptions.
</span>   250    <span class="xdoc">     *
</span>   251    <span class="xdoc">     *  The actual number supported is device specific and provided by
</span>   252    <span class="xdoc">     *  the catalog device specification.
</span>   253    <span class="xdoc">     */</span>
   254        <span class=key>config</span> Int NUM_INTERRUPTS;
   255    
   256        <span class="xdoc">/*!
</span>   257    <span class="xdoc">     *  The Cortex M3 NVIC supports up to 256 interrupt priorities.
</span>   258    <span class="xdoc">     *
</span>   259    <span class="xdoc">     *  The actual number supported is device specific and provided by
</span>   260    <span class="xdoc">     *  the catalog device specification.
</span>   261    <span class="xdoc">     */</span>
   262        <span class=key>config</span> Int NUM_PRIORITIES;
   263    
   264        <span class=comment>// -------- Module Types --------</span>
   265    
   266        <span class="xdoc">/*! Hwi vector function type definition. */</span>
   267        <span class=key>typedef</span> Void (*VectorFuncPtr)(<span class=key>void</span>);
   268    
   269        <span class="xdoc">/*! Exception hook function type definition. */</span>
   270        <span class=key>typedef</span> Void (*ExceptionHookFuncPtr)(ExcContext *);
   271    
   272        <span class="xdoc">/*! NVIC Configuration Control Register (CCR). */</span>
   273        <span class=key>struct</span> CCR {
   274            Bits8 STKALIGN;         <span class="xdoc">/*! Auto stack alignment in exception */</span>
   275            Bits8 BFHFNMIGN;        <span class="xdoc">/*! All faults ignore BUS Faults */</span>
   276            Bits8 DIV_0_TRP;        <span class="xdoc">/*! Trap on divide by zero */</span>
   277            Bits8 UNALIGN_TRP;      <span class="xdoc">/*! Trap on all unaligned accesses */</span>
   278            Bits8 USERSETMPEND;     <span class="xdoc">/*! Allow user to trigger interrupts */</span>
   279            Bits8 NONEBASETHRDENA;  <span class="xdoc">/*! Allow entering thread mode anytime */</span>
   280        };
   281    
   282        <span class="xdoc">/*! <b>@_nodoc</b>
</span>   283    <span class="xdoc">     * Nested Vectored Interrupt Controller.
</span>   284    <span class="xdoc">     */</span>
   285        <span class=key>struct</span> NVIC {
   286            UInt32 RES_00;       <span class="xdoc">/*! 0xE000E000 reserved */</span>
   287            UInt32 ICTR;         <span class="xdoc">/*! 0xE000E004 Interrupt Control Type */</span>
   288            UInt32 RES_08;       <span class="xdoc">/*! 0xE000E008 reserved */</span>
   289            UInt32 RES_0C;       <span class="xdoc">/*! 0xE000E00C reserved */</span>
   290            UInt32 STCSR;        <span class="xdoc">/*! 0xE000E010 SysTick Control &amp; Status Register */</span>
   291            UInt32 STRVR;        <span class="xdoc">/*! 0xE000E014 SysTick Reload Value Register */</span>
   292            UInt32 STCVR;        <span class="xdoc">/*! 0xE000E018 SysTick Current Value Register */</span>
   293            UInt32 STCALIB;      <span class="xdoc">/*! 0xE000E01C SysTick Calibration Value Register */</span>
   294            UInt32 RES_20 [56];  <span class="xdoc">/*! 0xE000E020-0xE000E0FC reserved */</span>
   295            UInt32 ISER [8];     <span class="xdoc">/*! 0xE000E100-0xE000E11C Interrupt Set Enable Registers */</span>
   296            UInt32 RES_120 [24]; <span class="xdoc">/*! 0xE000E120-0xE000E17C reserved */</span>
   297            UInt32 ICER [8];     <span class="xdoc">/*! 0xE000E180-0xE000E19C Interrupt Clear Enable Registers */</span>
   298            UInt32 RES_1A0 [24]; <span class="xdoc">/*! 0xE000E1A0-0xE000E1FC reserved */</span>
   299            UInt32 ISPR [8];     <span class="xdoc">/*! 0xE000E200-0xE000E21C Interrupt Set Pending Registers */</span>
   300            UInt32 RES_220 [24]; <span class="xdoc">/*! 0xE000E220-0xE000E7C reserved */</span>
   301            UInt32 ICPR [8];     <span class="xdoc">/*! 0xE000E280-0xE000E29C Interrupt Clear Pending Registers */</span>
   302            UInt32 RES_2A0 [24]; <span class="xdoc">/*! 0xE000E2A0-0xE000E2FC reserved */</span>
   303            UInt32 IABR [8];     <span class="xdoc">/*! 0xE000E300-0xE000E31C Interrupt Active Bit Registers */</span>
   304            UInt32 RES_320 [56]; <span class="xdoc">/*! 0xE000E320-0xE000E3FC reserved */</span>
   305            UInt8  IPR [240];    <span class="xdoc">/*! 0xE000E400-0xE000E4EF Interrupt Priority Registers */</span>
   306            UInt32 RES_4F0 [516];<span class="xdoc">/*! 0xE000E4F0-0xE000ECFC reserved */</span>
   307            UInt32 CPUIDBR;      <span class="xdoc">/*! 0xE000ED00 CPUID Base Register */</span>
   308            UInt32 ICSR;         <span class="xdoc">/*! 0xE000ED04 Interrupt Control State Register */</span>
   309            UInt32 VTOR;         <span class="xdoc">/*! 0xE000ED08 Vector Table Offset Register */</span>
   310            UInt32 AIRCR;        <span class="xdoc">/*! 0xE000ED0C Application Interrupt/Reset Control Register */</span>
   311            UInt32 SCR;          <span class="xdoc">/*! 0xE000ED10 System Control Register */</span>
   312            UInt32 CCR;          <span class="xdoc">/*! 0xE000ED14 Configuration Control Register */</span>
   313            UInt8  SHPR[12];     <span class="xdoc">/*! 0xE000ED18 System Handlers 4-15 Priority Registers */</span>
   314            UInt32 SHCSR;        <span class="xdoc">/*! 0xE000ED24 System Handler Control &amp; State Register */</span>
   315            UInt8  MMFSR;        <span class="xdoc">/*! 0xE000ED28 Memory Manage Fault Status Register */</span>
   316            UInt8  BFSR;         <span class="xdoc">/*! 0xE000ED29 Bus Fault Status Register */</span>
   317            UInt16 UFSR;         <span class="xdoc">/*! 0xE000ED2A Usage Fault Status Register */</span>
   318            UInt32 HFSR;         <span class="xdoc">/*! 0xE000ED2C Hard Fault Status Register */</span>
   319            UInt32 DFSR;         <span class="xdoc">/*! 0xE000ED30 Debug Fault Status Register */</span>
   320            UInt32 MMAR;         <span class="xdoc">/*! 0xE000ED34 Memory Manager Address Register */</span>
   321            UInt32 BFAR;         <span class="xdoc">/*! 0xE000ED38 Bus Fault Address Register */</span>
   322            UInt32 AFSR;         <span class="xdoc">/*! 0xE000ED3C Auxiliary Fault Status Register */</span>
   323            UInt32 PFR0;         <span class="xdoc">/*! 0xE000ED40 Processor Feature Register */</span>
   324            UInt32 PFR1;         <span class="xdoc">/*! 0xE000ED44 Processor Feature Register */</span>
   325            UInt32 DFR0;         <span class="xdoc">/*! 0xE000ED48 Debug Feature Register */</span>
   326            UInt32 AFR0;         <span class="xdoc">/*! 0xE000ED4C Auxiliary Feature Register */</span>
   327            UInt32 MMFR0;        <span class="xdoc">/*! 0xE000ED50 Memory Model Fault Register0 */</span>
   328            UInt32 MMFR1;        <span class="xdoc">/*! 0xE000ED54 Memory Model Fault Register1 */</span>
   329            UInt32 MMFR2;        <span class="xdoc">/*! 0xE000ED58 Memory Model Fault Register2 */</span>
   330            UInt32 MMFR3;        <span class="xdoc">/*! 0xE000ED5C Memory Model Fault Register3 */</span>
   331            UInt32 ISAR0;        <span class="xdoc">/*! 0xE000ED60 ISA Feature Register0 */</span>
   332            UInt32 ISAR1;        <span class="xdoc">/*! 0xE000ED64 ISA Feature Register1 */</span>
   333            UInt32 ISAR2;        <span class="xdoc">/*! 0xE000ED68 ISA Feature Register2 */</span>
   334            UInt32 ISAR3;        <span class="xdoc">/*! 0xE000ED6C ISA Feature Register3 */</span>
   335            UInt32 ISAR4;        <span class="xdoc">/*! 0xE000ED70 ISA Feature Register4 */</span>
   336            UInt32 RES_D74[5];   <span class="xdoc">/*! 0xE000ED74-0xE000ED84 reserved */</span>
   337            UInt32 CPACR;        <span class="xdoc">/*! 0xE000ED88 Coprocessor Access Control Register */</span>
   338            UInt32 RES_D8C[93];  <span class="xdoc">/*! 0xE000ED8C-0xE000EEFC reserved */</span>
   339            UInt32 STI;          <span class="xdoc">/*! 0xE000EF00 Software Trigger Interrupt Register */</span>
   340            UInt32 RES_F04[12];  <span class="xdoc">/*! 0xE000EF04-0xE000EF30 reserved */</span>
   341            UInt32 FPCCR;        <span class="xdoc">/*! 0xE000EF34 FP Context Control Register */</span>
   342            UInt32 FPCAR;        <span class="xdoc">/*! 0xE000EF38 FP Context Address Register */</span>
   343            UInt32 FPDSCR;       <span class="xdoc">/*! 0xE000EF3C FP Default Status Control Register */</span>
   344            UInt32 MVFR0;        <span class="xdoc">/*! 0xE000EF40 Media &amp; FP Feature Register0 */</span>
   345            UInt32 MVFR1;        <span class="xdoc">/*! 0xE000EF44 Media &amp; FP Feature Register1 */</span>
   346            UInt32 RES_F48[34];  <span class="xdoc">/*! 0xE000EF48-0xE000EFCC reserved */</span>
   347            UInt32 PID4;         <span class="xdoc">/*! 0xE000EFD0 Peripheral ID Register4 */</span>
   348            UInt32 PID5;         <span class="xdoc">/*! 0xE000EFD4 Peripheral ID Register5 */</span>
   349            UInt32 PID6;         <span class="xdoc">/*! 0xE000EFD8 Peripheral ID Register6 */</span>
   350            UInt32 PID7;         <span class="xdoc">/*! 0xE000EFDC Peripheral ID Register7 */</span>
   351            UInt32 PID0;         <span class="xdoc">/*! 0xE000EFE0 Peripheral ID Register0 */</span>
   352            UInt32 PID1;         <span class="xdoc">/*! 0xE000EFE4 Peripheral ID Register1 */</span>
   353            UInt32 PID2;         <span class="xdoc">/*! 0xE000EFE8 Peripheral ID Register2 */</span>
   354            UInt32 PID3;         <span class="xdoc">/*! 0xE000EFEC Peripheral ID Register3 */</span>
   355            UInt32 CID0;         <span class="xdoc">/*! 0xE000EFF0 Component ID Register0 */</span>
   356            UInt32 CID1;         <span class="xdoc">/*! 0xE000EFF4 Component ID Register1 */</span>
   357            UInt32 CID2;         <span class="xdoc">/*! 0xE000EFF8 Component ID Register2 */</span>
   358            UInt32 CID3;         <span class="xdoc">/*! 0xE000EFFC Component ID Register3 */</span>
   359        }
   360    
   361        <span class="xdoc">/*!
</span>   362    <span class="xdoc">     * Physical Nested Vectored Interrupt Controller Device.
</span>   363    <span class="xdoc">     * Short name is "Hwi_nvic"
</span>   364    <span class="xdoc">     * Long name is "ti_sysbios_family_arm_m3_Hwi_nvic"
</span>   365    <span class="xdoc">     */</span>
   366        <span class=key>extern</span> volatile NVIC nvic;
   367    
   368        <span class="xdoc">/*!
</span>   369    <span class="xdoc">     * Virtual Nested Vectored Interrupt Controller structure
</span>   370    <span class="xdoc">     * written to by both cores for SMP.
</span>   371    <span class="xdoc">     * Short name is "Hwi_vnvic"
</span>   372    <span class="xdoc">     * Long name is "ti_sysbios_family_arm_m3_Hwi_vnvic"
</span>   373    <span class="xdoc">     */</span>
   374        <span class=key>extern</span> volatile NVIC vnvic;
   375    
   376        <span class="xdoc">/*!
</span>   377    <span class="xdoc">     *  Exception Context - Register contents at the time of an exception.
</span>   378    <span class="xdoc">     */</span>
   379        <span class=key>struct</span> ExcContext {
   380            <span class="comment">/* Thread Context */</span>
   381            BIOS.ThreadType threadType; <span class="comment">/* Type of thread executing at */</span>
   382                                        <span class="comment">/* the time the exception occurred */</span>
   383            Ptr     threadHandle;       <span class="comment">/* Handle to thread executing at */</span>
   384                                        <span class="comment">/* the time the exception occurred */</span>
   385            Ptr     threadStack;        <span class="comment">/* Address of stack contents of thread */</span>
   386                                        <span class="comment">/* executing at the time the exception */</span>
   387                                        <span class="comment">/* occurred */</span>
   388            SizeT   threadStackSize;    <span class="comment">/* size of thread stack */</span>
   389    
   390            <span class="comment">/* Internal Registers */</span>
   391            Ptr     r0;
   392            Ptr     r1;
   393            Ptr     r2;
   394            Ptr     r3;
   395            Ptr     r4;
   396            Ptr     r5;
   397            Ptr     r6;
   398            Ptr     r7;
   399            Ptr     r8;
   400            Ptr     r9;
   401            Ptr     r10;
   402            Ptr     r11;
   403            Ptr     r12;
   404            Ptr     sp;
   405            Ptr     lr;
   406            Ptr     pc;
   407            Ptr     psr;
   408    
   409            <span class="comment">/* NVIC registers */</span>
   410            Ptr     ICSR;
   411            Ptr     MMFSR;
   412            Ptr     BFSR;
   413            Ptr     UFSR;
   414            Ptr     HFSR;
   415            Ptr     DFSR;
   416            Ptr     MMAR;
   417            Ptr     BFAR;
   418            Ptr     AFSR;
   419        }
   420    
   421        <span class="xdoc">/*! <b>@_nodoc</b> */</span>
   422        <span class=key>metaonly</span> <span class=key>struct</span> BasicView {
   423            Ptr         halHwiHandle;
   424            String      label;
   425            String      type;
   426            Int         intNum;
   427            Int         priority;
   428            Int         group;
   429            Int         subPriority;
   430            String      fxn;
   431            UArg        arg;
   432        };
   433    
   434        <span class="xdoc">/*! <b>@_nodoc</b> */</span>
   435        <span class=key>metaonly</span> <span class=key>struct</span> DetailedView {
   436            Ptr         halHwiHandle;
   437            String      label;
   438            String      type;
   439            Int         intNum;
   440            Int         priority;
   441            Int         group;
   442            Int         subPriority;
   443            String      fxn;
   444            UArg        arg;
   445            Ptr         irp;
   446            String      status;
   447            Int         coreId;
   448        };
   449    
   450        <span class="xdoc">/*! <b>@_nodoc</b> */</span>
   451        <span class=key>metaonly</span> <span class=key>struct</span> ModuleView {
   452            String      options[4];
   453            String      activeInterrupt;
   454            String      pendingInterrupt;
   455            String      exception;
   456            String      hwiStackPeak;
   457            SizeT       hwiStackSize;
   458            Ptr         hwiStackBase;
   459        };
   460    
   461        <span class="xdoc">/*! <b>@_nodoc</b> */</span>
   462        @Facet
   463        <span class=key>metaonly</span> <span class=key>config</span> ViewInfo.Instance rovViewInfo =
   464            ViewInfo.create({
   465                viewMap: [
   466                    [<span class="string">'Basic'</span>,
   467                        {
   468                            type: ViewInfo.INSTANCE,
   469                            viewInitFxn: <span class="string">'viewInitBasic'</span>,
   470                            structName: <span class="string">'BasicView'</span>
   471                        }
   472                    ],
   473                    [<span class="string">'Detailed'</span>,
   474                        {
   475                            type: ViewInfo.INSTANCE,
   476                            viewInitFxn: <span class="string">'viewInitDetailed'</span>,
   477                            structName: <span class="string">'DetailedView'</span>
   478                        }
   479                    ],
   480                    [<span class="string">'Module'</span>,
   481                        {
   482                            type: ViewInfo.MODULE,
   483                            viewInitFxn: <span class="string">'viewInitModule'</span>,
   484                            structName: <span class="string">'ModuleView'</span>
   485                        }
   486                    ],
   487                    [<span class="string">'Exception'</span>,
   488                        {
   489                            type: ViewInfo.TREE,
   490                            viewInitFxn: <span class="string">'viewInitException'</span>,
   491                            structName: <span class="string">'ExcContext'</span>
   492                        }
   493                    ]
   494                ]
   495            });
   496    
   497        <span class=comment>// -------- Module Parameters --------</span>
   498    
   499        <span class=comment>// Logs</span>
   500    
   501        <span class="xdoc">/*!
</span>   502    <span class="xdoc">     *  Issued just prior to Hwi function invocation (with interrupts disabled)
</span>   503    <span class="xdoc">     */</span>
   504        <span class=key>config</span> Log.Event LM_begin = {
   505            mask: Diags.USER1 | Diags.USER2,
   506            msg: <span class="string">"LM_begin: hwi: 0x%x, func: 0x%x, preThread: %d, intNum: %d, irp: 0x%x"</span>
   507        };
   508    
   509        <span class="xdoc">/*!
</span>   510    <span class="xdoc">     *  Issued just after return from Hwi function (with interrupts disabled)
</span>   511    <span class="xdoc">     */</span>
   512        <span class=key>config</span> Log.Event LD_end = {
   513            mask: Diags.USER2,
   514            msg: <span class="string">"LD_end: hwi: 0x%x"</span>
   515        };
   516    
   517        <span class=comment>// Asserts</span>
   518    
   519        <span class="xdoc">/*! Assert when bad maskSetting parameter provided */</span>
   520        <span class=key>config</span> Assert.Id A_unsupportedMaskingOption = {
   521            msg: <span class="string">"A_unsupportedMaskingOption: unsupported maskSetting."</span>
   522        };
   523    
   524        <span class=comment>// Errors</span>
   525    
   526        <span class="xdoc">/*!
</span>   527    <span class="xdoc">     *  Error raised when Hwi is already defined
</span>   528    <span class="xdoc">     */</span>
   529        <span class=key>config</span> Error.Id E_alreadyDefined = {
   530            msg: <span class="string">"E_alreadyDefined: Hwi already defined: intr# %d"</span>
   531        };
   532    
   533        <span class="xdoc">/*!
</span>   534    <span class="xdoc">     *  Error raised when the number of interrupts being created
</span>   535    <span class="xdoc">     *  exceeds the number supported.
</span>   536    <span class="xdoc">     */</span>
   537        <span class=key>config</span> Error.Id E_hwiLimitExceeded = {
   538            msg: <span class="string">"E_hwiLimitExceeded: Too many interrupts defined"</span>
   539        };
   540    
   541        <span class="xdoc">/*!
</span>   542    <span class="xdoc">     *  Error raised when an exception occurs
</span>   543    <span class="xdoc">     */</span>
   544        <span class=key>config</span> Error.Id E_exception = {
   545            msg: <span class="string">"E_exception: id = %d, pc = %08x.\nTo see more exception detail, set ti.sysbios.family.arm.m3.Hwi.enableException = true or,\nexamine the Exception view for the ti.sysbios.family.arm.m3.Hwi module using ROV."</span>
   546        };
   547    
   548        <span class="xdoc">/*!
</span>   549    <span class="xdoc">     *  Error raised when an uninitialized interrupt occurs
</span>   550    <span class="xdoc">     */</span>
   551        <span class=key>config</span> Error.Id E_noIsr = {
   552            msg: <span class="string">"E_noIsr: id = %d, pc = %08x"</span>
   553        };
   554    
   555        <span class="xdoc">/*!
</span>   556    <span class="xdoc">     *  Error raised when NMI exception occurs
</span>   557    <span class="xdoc">     */</span>
   558        <span class=key>config</span> Error.Id E_NMI = {
   559            msg: <span class="string">"E_NMI: %s"</span>
   560        };
   561    
   562        <span class="xdoc">/*!
</span>   563    <span class="xdoc">     *  Error raised when hard fault exception occurs
</span>   564    <span class="xdoc">     */</span>
   565        <span class=key>config</span> Error.Id E_hardFault = {
   566            msg: <span class="string">"E_hardFault: %s"</span>
   567        };
   568    
   569        <span class="xdoc">/*!
</span>   570    <span class="xdoc">     *  Error raised when memory fault exception occurs
</span>   571    <span class="xdoc">     */</span>
   572        <span class=key>config</span> Error.Id E_memFault = {
   573            msg: <span class="string">"E_memFault: %s, address: %08x"</span>
   574        };
   575    
   576        <span class="xdoc">/*!
</span>   577    <span class="xdoc">     *  Error raised when bus fault exception occurs
</span>   578    <span class="xdoc">     */</span>
   579        <span class=key>config</span> Error.Id E_busFault = {
   580            msg: <span class="string">"E_busFault: %s, address: %08x"</span>
   581        };
   582    
   583        <span class="xdoc">/*!
</span>   584    <span class="xdoc">     *  Error raised when usage fault exception occurs
</span>   585    <span class="xdoc">     */</span>
   586        <span class=key>config</span> Error.Id E_usageFault = {
   587            msg: <span class="string">"E_usageFault: %s"</span>
   588        };
   589    
   590        <span class="xdoc">/*!
</span>   591    <span class="xdoc">     *  Error raised when svCall exception occurs
</span>   592    <span class="xdoc">     */</span>
   593        <span class=key>config</span> Error.Id E_svCall = {
   594            msg: <span class="string">"E_svCall: svNum = %d"</span>
   595        };
   596    
   597        <span class="xdoc">/*!
</span>   598    <span class="xdoc">     *  Error raised when debugMon exception occurs
</span>   599    <span class="xdoc">     */</span>
   600        <span class=key>config</span> Error.Id E_debugMon = {
   601            msg: <span class="string">"E_debugMon: %s"</span>
   602        };
   603    
   604        <span class="xdoc">/*!
</span>   605    <span class="xdoc">     *  Error raised when reserved exception occurs
</span>   606    <span class="xdoc">     */</span>
   607        <span class=key>config</span> Error.Id E_reserved = {
   608            msg: <span class="string">"E_reserved: %s %d"</span>
   609        };
   610    
   611        <span class=comment>// configs</span>
   612    
   613        <span class="xdoc">/*!
</span>   614    <span class="xdoc">     *  Size (in number of interrupts) of the table used by the interrupt
</span>   615    <span class="xdoc">     *  dispatcher to locate the corresponding Hwi object. By default,
</span>   616    <span class="xdoc">     *  Hwi.dispatchTableSize will be internally set
</span>   617    <span class="xdoc">     *  to the number of interrupts supported by the device.
</span>   618    <span class="xdoc">     *
</span>   619    <span class="xdoc">     *  When the Hwi dispatch table size is equal to the number of interrupts
</span>   620    <span class="xdoc">     *  supported {<b>@link</b> #NUM_INTERRUPTS} by the device, a linear-indexed
</span>   621    <span class="xdoc">     *  dispatch table mechanism is used that will consume 4 bytes of RAM
</span>   622    <span class="xdoc">     *  for each interrupt supported.
</span>   623    <span class="xdoc">     *
</span>   624    <span class="xdoc">     *  If the dispatch table size is set to a number less than the number
</span>   625    <span class="xdoc">     *  of interrupts supported by the device, then a non linear-indexed
</span>   626    <span class="xdoc">     *  dispatch table mechanism is employed that uses 12 bytes of RAM for
</span>   627    <span class="xdoc">     *  each interrupt supported.
</span>   628    <span class="xdoc">     *
</span>   629    <span class="xdoc">     *  Consequently, for applications that use less than 1/3 of the total
</span>   630    <span class="xdoc">     *  number of interrupts supported by the device, setting this parameter
</span>   631    <span class="xdoc">     *  to the number of interrupts ACTUALLY USED will result in less RAM
</span>   632    <span class="xdoc">     *  memory being used than otherwise.
</span>   633    <span class="xdoc">     *
</span>   634    <span class="xdoc">     *  For applications that use very few interrupts, this can be a significant RAM memory savings.&lt;/p&gt;
</span>   635    <span class="xdoc">     */</span>
   636        <span class=key>metaonly</span> <span class=key>config</span> UInt dispatchTableSize;
   637    
   638        <span class="xdoc">/*!
</span>   639    <span class="xdoc">     *  Location of the Runtime Interrupt Vector Table.
</span>   640    <span class="xdoc">     *  Default is device dependent.
</span>   641    <span class="xdoc">     *
</span>   642    <span class="xdoc">     *  This parameter allows the user to override the default placement
</span>   643    <span class="xdoc">     *  of the runtime interrupt vector table.
</span>   644    <span class="xdoc">     *  The NVIC's Vector Table Offset
</span>   645    <span class="xdoc">     *  Register (VTOR) is also programmed to this value.
</span>   646    <span class="xdoc">     *
</span>   647    <span class="xdoc">     *  Some systems require the runtime vector table to be placed at
</span>   648    <span class="xdoc">     *  an address
</span>   649    <span class="xdoc">     *  other than 0 but still need a copy of the two M3 boot vectors
</span>   650    <span class="xdoc">     *  (SP and reset PC), located there. To achieve this, a separate
</span>   651    <span class="xdoc">     *  parameter {<b>@link</b> #resetVectorAdress} is provided. If the
</span>   652    <span class="xdoc">     *  resetVectorAddress has a different value then the vectorTableAddress
</span>   653    <span class="xdoc">     *  then a separate vector table is generated and placed at that
</span>   654    <span class="xdoc">     *  address.
</span>   655    <span class="xdoc">     *
</span>   656    <span class="xdoc">     *  The vector table must be placed at an address at or lower than
</span>   657    <span class="xdoc">     *  0x3FFFFC00 and must be aligned on an even 64 word boundary.
</span>   658    <span class="xdoc">     */</span>
   659        <span class=key>metaonly</span> <span class=key>config</span> Ptr vectorTableAddress = 0x00000000;
   660    
   661        <span class="xdoc">/*!
</span>   662    <span class="xdoc">     *  Reset vector table address. Default is 0x00000000.
</span>   663    <span class="xdoc">     *
</span>   664    <span class="xdoc">     *  This parameter is the address of the vector table used
</span>   665    <span class="xdoc">     *  at system reset time. Typically this is placed at 0x00000000.
</span>   666    <span class="xdoc">     *
</span>   667    <span class="xdoc">     *  If the Hwi.resetVectorAddress has a different value than
</span>   668    <span class="xdoc">     *  the {<b>@link</b> #vectorTableAddress Hwi.vectorTableAddress}
</span>   669    <span class="xdoc">     *  then two vector tables are generated, one at the Hwi.resetVectorAddress
</span>   670    <span class="xdoc">     *  and another at the {<b>@link</b> #vectorTableAddress Hwi.vectorTableAddress}.
</span>   671    <span class="xdoc">     *
</span>   672    <span class="xdoc">     *  After the initial boot code has been executed at startup, the NVIC's
</span>   673    <span class="xdoc">     *  Vector Table Offset Register will be programmed to point to the
</span>   674    <span class="xdoc">     *  vector table at the {<b>@link</b> #vectorTableAddress Hwi.vectorTableAddress}.
</span>   675    <span class="xdoc">     *
</span>   676    <span class="xdoc">     *  is created and placed in the ".resetVecs" section.
</span>   677    <span class="xdoc">     */</span>
   678        <span class=key>metaonly</span> <span class=key>config</span> Ptr resetVectorAddress = 0x00000000;
   679    
   680        <span class="xdoc">/*! Reset Handler. Default is c_int00 */</span>
   681        <span class=key>metaonly</span> <span class=key>config</span> VectorFuncPtr resetFunc;
   682    
   683        <span class="xdoc">/*! NMI Handler. Default is set to an internal exception handler */</span>
   684        <span class=key>metaonly</span> <span class=key>config</span> VectorFuncPtr nmiFunc;
   685    
   686        <span class="xdoc">/*! Hard Fault Handler. Default is set to an internal exception handler */</span>
   687        <span class=key>metaonly</span> <span class=key>config</span> VectorFuncPtr hardFaultFunc;
   688    
   689        <span class="xdoc">/*! Hard Mem Handler. Default is set to an internal exception handler */</span>
   690        <span class=key>metaonly</span> <span class=key>config</span> VectorFuncPtr memFaultFunc;
   691    
   692        <span class="xdoc">/*! Bus Fault Handler. Default is set to an internal exception handler */</span>
   693        <span class=key>metaonly</span> <span class=key>config</span> VectorFuncPtr busFaultFunc;
   694    
   695        <span class="xdoc">/*! Usage Fault Handler. Default is set to an internal exception handler */</span>
   696        <span class=key>metaonly</span> <span class=key>config</span> VectorFuncPtr usageFaultFunc;
   697    
   698        <span class="xdoc">/*! SVCall Handler. Default is set to an internal exception handler */</span>
   699        <span class=key>metaonly</span> <span class=key>config</span> VectorFuncPtr svCallFunc;
   700    
   701        <span class="xdoc">/*! Debug Mon Handler. Default is set to an internal exception handler */</span>
   702        <span class=key>metaonly</span> <span class=key>config</span> VectorFuncPtr debugMonFunc;
   703    
   704        <span class="xdoc">/*! Reserved Exception Handler. Default is set to an internal exception handler */</span>
   705        <span class=key>metaonly</span> <span class=key>config</span> VectorFuncPtr reservedFunc;
   706    
   707        <span class="xdoc">/*! Uninitialized ISR Handler. Default is set to an internal exception handler */</span>
   708        <span class=key>config</span> VectorFuncPtr nullIsrFunc;
   709    
   710        <span class="xdoc">/*! Hwi exception handler function type definition. */</span>
   711        <span class=key>typedef</span> Void (*ExcHandlerFuncPtr)(UInt *, UInt);
   712    
   713        <span class="xdoc">/*!
</span>   714    <span class="xdoc">     *  Exception handler function pointer.
</span>   715    <span class="xdoc">     *
</span>   716    <span class="xdoc">     *  The default is determined by the value of Hwi.enableException.
</span>   717    <span class="xdoc">     *
</span>   718    <span class="xdoc">     *  If the user does NOT set this parameter, then the following default
</span>   719    <span class="xdoc">     *  behavior is followed:
</span>   720    <span class="xdoc">     *
</span>   721    <span class="xdoc">     *  If Hwi.enableException is true, then the internal 'Hwi_excHandlerMax'
</span>   722    <span class="xdoc">     *  function is used. This exception handler saves the exception context
</span>   723    <span class="xdoc">     *  then does a complete exception decode and dump to the console, then
</span>   724    <span class="xdoc">     *  raises an Error. The exception context can be viewed within CCS
</span>   725    <span class="xdoc">     *  in the ROV Hwi module's Exception view.
</span>   726    <span class="xdoc">     *
</span>   727    <span class="xdoc">     *  If Hwi.enableException is false, then the internal 'Hwi_excHandlerMin'
</span>   728    <span class="xdoc">     *  function is used. This exception handler saves the exception context
</span>   729    <span class="xdoc">     *  then raises an Error. The exception context can be viewed within CCS
</span>   730    <span class="xdoc">     *  in the ROV Hwi module's Exception view.
</span>   731    <span class="xdoc">     *
</span>   732    <span class="xdoc">     *  If the user sets this parameter to their own function, then the user's
</span>   733    <span class="xdoc">     *  function will be invoked with the following arguments:
</span>   734    <span class="xdoc">     *
</span>   735    <span class="xdoc">     *      Void myExceptionHandler(UInt *excStack, UInt lr);
</span>   736    <span class="xdoc">     *
</span>   737    <span class="xdoc">     *  Where 'excStack' is the address of the stack containing the
</span>   738    <span class="xdoc">     *  register context at the time of the exception, and 'lr' is the
</span>   739    <span class="xdoc">     *  link register value when the low-level-assembly-coded exception
</span>   740    <span class="xdoc">     *  handler was vectored to.
</span>   741    <span class="xdoc">     *
</span>   742    <span class="xdoc">     *  If this parameter is set to 'null', then an infinite while loop is
</span>   743    <span class="xdoc">     *  entered when an exception occurs. This setting minimizes code and
</span>   744    <span class="xdoc">     *  data footprint but provides no automatic exception decoding.
</span>   745    <span class="xdoc">     */</span>
   746        <span class=key>config</span> ExcHandlerFuncPtr excHandlerFunc = excHandlerMax;
   747    
   748        <span class="comment">/*
</span>   749    <span class="comment">     *  SMP Interrupt affinity mappings
</span>   750    <span class="comment">     *
</span>   751    <span class="comment">     *  In SMP mode, this array maps an interrupt number to the
</span>   752    <span class="comment">     *  coreId it is to be tied to. By default, all ints are mapped to
</span>   753    <span class="comment">     *  core 0.
</span>   754    <span class="comment">     *
</span>   755    <span class="comment">     *  For example, to make Timer 1 from the
</span>   756    <span class="comment">     *  ti.sysbios.family.arm.ducati.Timer
</span>   757    <span class="comment">     *  module interrupt on core 1 rather than core 0, add the following to
</span>   758    <span class="comment">     *  your config file:
</span>   759    <span class="comment">     *
</span>   760    <span class="comment">     *  @p(code)
</span>   761    <span class="comment">     *     var m3Hwi = xdc.useModule('ti.sysbios.family.arm.m3.Hwi');
</span>   762    <span class="comment">     *     m3Hwi.intAffinity[22] = 1;
</span>   763    <span class="comment">     *  @p
</span>   764    <span class="comment">     *
</span>   765    <span class="comment">     *  @a(constraints)
</span>   766    <span class="comment">     *  Valid core Ids are 0 and 1 for Ducati/Benelli SMP applications.
</span>   767    <span class="comment">     *
</span>   768    <span class="comment">     *  Interrupt numbers below 16 are ignored.
</span>   769    <span class="comment">     *  Only interrupt numbers greater than or equal to #16 can be routed to
</span>   770    <span class="comment">     *  either Ducati/Benelli core.
</span>   771    <span class="comment">     *
</span>   772    <span class="comment">     *  Interrupt #19, the Ducati inter-core interrupt, is reserved for
</span>   773    <span class="comment">     *  exclusive use within the SMP kernel.
</span>   774    <span class="comment">     */</span>
   775        <span class=key>metaonly</span> <span class=key>config</span> UInt8 intAffinity[];
   776    
   777        <span class="xdoc">/*!
</span>   778    <span class="xdoc">     *  Enable full exception decoding
</span>   779    <span class="xdoc">     *
</span>   780    <span class="xdoc">     *  When this is enabled, the exception handler will fully
</span>   781    <span class="xdoc">     *  decode an exception and dump the registers to the
</span>   782    <span class="xdoc">     *  system console.
</span>   783    <span class="xdoc">     */</span>
   784        <span class=key>metaonly</span> <span class=key>config</span> Bool enableException = <span class=key>true</span>;
   785    
   786        <span class="xdoc">/*!
</span>   787    <span class="xdoc">     *  User Exception Context Buffer Address
</span>   788    <span class="xdoc">     *
</span>   789    <span class="xdoc">     *  By default, when an exception occurs, an {<b>@link</b> #ExcContext}
</span>   790    <span class="xdoc">     *  structure is allocated on the ISR stack and filled in within the
</span>   791    <span class="xdoc">     *  exception handler.
</span>   792    <span class="xdoc">     *
</span>   793    <span class="xdoc">     *  If {<b>@link</b> #excContextBuffer} is initialized by the user, the
</span>   794    <span class="xdoc">     *  {<b>@link</b> #ExcContext} structure will be placed at that address instead.
</span>   795    <span class="xdoc">     *
</span>   796    <span class="xdoc">     *  The buffer must be large enough to contain an {<b>@link</b> #ExcContext}
</span>   797    <span class="xdoc">     *  structure.
</span>   798    <span class="xdoc">     */</span>
   799        <span class=key>metaonly</span> <span class=key>config</span> Ptr excContextBuffer;
   800        <span class=key>metaonly</span> <span class=key>config</span> Ptr excContextBuffers[];
   801    
   802        <span class="xdoc">/*!
</span>   803    <span class="xdoc">     *  User Exception Stack Buffer Address
</span>   804    <span class="xdoc">     *
</span>   805    <span class="xdoc">     *  By default, when an exception occurs, a pointer to the base address
</span>   806    <span class="xdoc">     *  of the stack being used by the thread causing the exception is placed
</span>   807    <span class="xdoc">     *
</span>   808    <span class="xdoc">     *  If {<b>@link</b> #excStackBuffer} is initialized by the user, the
</span>   809    <span class="xdoc">     *  stack contents of the thread causing the exception will be
</span>   810    <span class="xdoc">     *  copied to that address instead.
</span>   811    <span class="xdoc">     *
</span>   812    <span class="xdoc">     *  The buffer must be large enough to contain the largest task stack
</span>   813    <span class="xdoc">     *  or ISR stack defined in the application.
</span>   814    <span class="xdoc">     */</span>
   815        <span class=key>metaonly</span> <span class=key>config</span> Ptr excStackBuffer;
   816        <span class=key>metaonly</span> <span class=key>config</span> Ptr excStackBuffers[];
   817    
   818    
   819        <span class="xdoc">/*!
</span>   820    <span class="xdoc">     *  User Exception hook function.
</span>   821    <span class="xdoc">     *
</span>   822    <span class="xdoc">     *  Called just after the exception context has been initialized.
</span>   823    <span class="xdoc">     *
</span>   824    <span class="xdoc">     *  This function will be run on the ISR stack.
</span>   825    <span class="xdoc">     *
</span>   826    <span class="xdoc">     *  This function must run to completion.
</span>   827    <span class="xdoc">     *
</span>   828    <span class="xdoc">     *  It is called without any Task or Swi scheduling protection
</span>   829    <span class="xdoc">     *  and therefore can not call any functions that may cause a Swi or Task
</span>   830    <span class="xdoc">     *  scheduling operation (Swi_post(), Semaphore_post(), Event_post(), etc).
</span>   831    <span class="xdoc">     */</span>
   832        <span class=key>config</span> ExceptionHookFuncPtr excHookFunc = <span class=key>null</span>;
   833        <span class=key>config</span> ExceptionHookFuncPtr excHookFuncs[];
   834    
   835        <span class="xdoc">/*!
</span>   836    <span class="xdoc">     *  NVIC CCR register settings
</span>   837    <span class="xdoc">     *
</span>   838    <span class="xdoc">     *  These setting are written to Hwi_nvic.CCR at startup time.
</span>   839    <span class="xdoc">     *
</span>   840    <span class="xdoc">     *  See the Cortex M3 architecture reference manual for details
</span>   841    <span class="xdoc">     *  on the meanings of these parameters.
</span>   842    <span class="xdoc">     */</span>
   843        <span class=key>metaonly</span> <span class=key>config</span> CCR nvicCCR = {
   844            STKALIGN: 1,
   845            BFHFNMIGN: 0,
   846            DIV_0_TRP: 0,
   847            UNALIGN_TRP: 0,
   848            USERSETMPEND: 0,
   849            NONEBASETHRDENA: 0
   850        };
   851    
   852        <span class="xdoc">/*!
</span>   853    <span class="xdoc">     *  The priority that BASEPRI is set to by Hwi_disable().
</span>   854    <span class="xdoc">     *
</span>   855    <span class="xdoc">     *  All interrupts configured with equal or less priority (equal or
</span>   856    <span class="xdoc">     *  higher number) than disablePriority are disabled by
</span>   857    <span class="xdoc">     *  {<b>@link</b> #disable Hwi_disable}.
</span>   858    <span class="xdoc">     *  Interrupts configured with higher priority (smaller number) than
</span>   859    <span class="xdoc">     *  Hwi.disablePriority are non-maskable (ie zero-latency).
</span>   860    <span class="xdoc">     *
</span>   861    <span class="xdoc">     *  The default setting is the second highest interrupt priority
</span>   862    <span class="xdoc">     *  defined for the device (typically '0x20' for devices
</span>   863    <span class="xdoc">     *  which support 8 priority values).
</span>   864    <span class="xdoc">     *  This results in priority 0 (and all
</span>   865    <span class="xdoc">     *  other values in the same priority group, ie 0x00 thru 0x1f)
</span>   866    <span class="xdoc">     *  being the zero-latency, non-maskable interrupt priority.
</span>   867    <span class="xdoc">     *  All other priorities are disabled with Hwi_disable().
</span>   868    <span class="xdoc">     */</span>
   869        <span class=key>config</span> UInt disablePriority;
   870    
   871        <span class="xdoc">/*!
</span>   872    <span class="xdoc">     *  The PRIGROUP setting. Default is 0.
</span>   873    <span class="xdoc">     *
</span>   874    <span class="xdoc">     *  This value will be written to the PRIGROUP field
</span>   875    <span class="xdoc">     *  within the NVIC's Application Interrupt and Reset Control
</span>   876    <span class="xdoc">     *  Register (Hwi_nvic.AIRCR). It defines how the 8 bit priority
</span>   877    <span class="xdoc">     *  values are interpreted by the hardware.
</span>   878    <span class="xdoc">     *
</span>   879    <span class="xdoc">     *  Valid settings are 0-7.
</span>   880    <span class="xdoc">     *
</span>   881    <span class="xdoc">     *  The default setting of 0 causes bits 7-1 of an interrupt's
</span>   882    <span class="xdoc">     *  priority value to be used as pre-emption priority, while bit 0
</span>   883    <span class="xdoc">     *  is used to determine which of two simultaneous interrupts with
</span>   884    <span class="xdoc">     *  the same pre-emption priority will be serviced first.
</span>   885    <span class="xdoc">     *
</span>   886    <span class="xdoc">     *  For most TI MCU devices, this means that each of the 8 supported
</span>   887    <span class="xdoc">     *  priority values are unique pre-emption priorities and are not
</span>   888    <span class="xdoc">     *  subdivided into priority groups.
</span>   889    <span class="xdoc">     */</span>
   890        <span class=key>config</span> UInt priGroup = 0;
   891    
   892        <span class=comment>// -------- Module Functions --------</span>
   893    
   894        <span class="xdoc">/*!
</span>   895    <span class="xdoc">     *  ======== disable ========
</span>   896    <span class="xdoc">     *  Disable all non zero-latency interrupts
</span>   897    <span class="xdoc">     *
</span>   898    <span class="xdoc">     *  Hwi_disable disables all non zero-latency hardware interrupts and
</span>   899    <span class="xdoc">     *  returns an
</span>   900    <span class="xdoc">     *  opaque key indicating whether interrupts were globally enabled or
</span>   901    <span class="xdoc">     *  disabled on entry to Hwi_disable().
</span>   902    <span class="xdoc">     *  The actual value of the key is target/device specific and is meant
</span>   903    <span class="xdoc">     *  to be passed to Hwi_restore().
</span>   904    <span class="xdoc">     *
</span>   905    <span class="xdoc">     *  Call Hwi_disable before a portion of a function that needs
</span>   906    <span class="xdoc">     *  to run without interruption. When critical processing is complete, call
</span>   907    <span class="xdoc">     *  Hwi_restore or Hwi_enable to reenable hardware interrupts.
</span>   908    <span class="xdoc">     *
</span>   909    <span class="xdoc">     *  Servicing of interrupts that occur while interrupts are disabled is
</span>   910    <span class="xdoc">     *  postponed until interrupts are reenabled. However, if the same type
</span>   911    <span class="xdoc">     *  of interrupt occurs several times while interrupts are disabled,
</span>   912    <span class="xdoc">     *  the interrupt's function is executed only once when interrupts are
</span>   913    <span class="xdoc">     *  reenabled.
</span>   914    <span class="xdoc">     *
</span>   915    <span class="xdoc">     *  A context switch can occur when calling Hwi_enable or Hwi_restore if
</span>   916    <span class="xdoc">     *  an enabled interrupt occurred while interrupts are disabled.
</span>   917    <span class="xdoc">     *
</span>   918    <span class="xdoc">     *  Hwi_disable may be called from main(). However, since Hwi interrupts
</span>   919    <span class="xdoc">     *  are already disabled in main(), such a call has no effect.
</span>   920    <span class="xdoc">     *
</span>   921    <span class="xdoc">     *  <b>@a(Implementation Note)</b>
</span>   922    <span class="xdoc">     *  In order to support zero latency interrupts, rather
</span>   923    <span class="xdoc">     *  than setting PRIMASK (which would globally disable all NVIC
</span>   924    <span class="xdoc">     *  interrupts), Hwi_disable() instead writes the value of
</span>   925    <span class="xdoc">     *  {<b>@link</b> #disablePriority Hwi.disablePriority}
</span>   926    <span class="xdoc">     *  to the BASEPRI register. In doing so, all interrupts of equal or
</span>   927    <span class="xdoc">     *  lower priority than Hwi.disablePriority are disabled.
</span>   928    <span class="xdoc">     *
</span>   929    <span class="xdoc">     *  <b>@a(constraints)</b>
</span>   930    <span class="xdoc">     *  If a Task switching API such as
</span>   931    <span class="xdoc">     *  {<b>@link</b> ti.sysbios.knl.Semaphore#pend Semaphore_pend()},
</span>   932    <span class="xdoc">     *  {<b>@link</b> ti.sysbios.knl.Semaphore#post Semaphore_post()},
</span>   933    <span class="xdoc">     *  {<b>@link</b> ti.sysbios.knl.Task#sleep Task_sleep()}, or
</span>   934    <span class="xdoc">     *  {<b>@link</b> ti.sysbios.knl.Task#yield Task_yield()}
</span>   935    <span class="xdoc">     *  is invoked which results in a context switch while
</span>   936    <span class="xdoc">     *  interrupts are disabled, an embedded call to
</span>   937    <span class="xdoc">     *  {<b>@link</b> #enable Hwi_enable} occurs
</span>   938    <span class="xdoc">     *  on the way to the new thread context which unconditionally re-enables
</span>   939    <span class="xdoc">     *  interrupts. Interrupts will remain enabled until a subsequent
</span>   940    <span class="xdoc">     *  {<b>@link</b> #disable Hwi_disable}
</span>   941    <span class="xdoc">     *  invocation.
</span>   942    <span class="xdoc">     *
</span>   943    <span class="xdoc">     *  Swis always run with interrupts enabled.
</span>   944    <span class="xdoc">     *  See {<b>@link</b> ti.sysbios.knl.Swi#post Swi_post()} for a discussion Swis and
</span>   945    <span class="xdoc">     *  interrupts.
</span>   946    <span class="xdoc">     *
</span>   947    <span class="xdoc">     *  <b>@b(returns)</b>     opaque key for use by Hwi_restore()
</span>   948    <span class="xdoc">     */</span>
   949        @Macro
   950        <span class=key>override</span> UInt disable();
   951    
   952        <span class="xdoc">/*!
</span>   953    <span class="xdoc">     *  ======== enable ========
</span>   954    <span class="xdoc">     */</span>
   955        @Macro
   956        <span class=key>override</span> UInt enable();
   957    
   958        <span class="xdoc">/*!
</span>   959    <span class="xdoc">     *  ======== restore ========
</span>   960    <span class="xdoc">     */</span>
   961        @Macro
   962        <span class=key>override</span> Void restore(UInt key);
   963    
   964        <span class="xdoc">/*!
</span>   965    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   966    <span class="xdoc">     *  ======== disableFxn ========
</span>   967    <span class="xdoc">     *  function call implementation
</span>   968    <span class="xdoc">     */</span>
   969        UInt disableFxn();
   970    
   971        <span class="xdoc">/*!
</span>   972    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   973    <span class="xdoc">     *  ======== enableFxn ========
</span>   974    <span class="xdoc">     *  function call implementation
</span>   975    <span class="xdoc">     */</span>
   976        UInt enableFxn();
   977    
   978        <span class="xdoc">/*!
</span>   979    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   980    <span class="xdoc">     *  ======== restoreFxn ========
</span>   981    <span class="xdoc">     *  function call implementation
</span>   982    <span class="xdoc">     */</span>
   983        Void restoreFxn(UInt key);
   984    
   985        <span class="xdoc">/*!
</span>   986    <span class="xdoc">     *  ======== inUseMeta ========
</span>   987    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   988    <span class="xdoc">     *  Check for Hwi already in use.
</span>   989    <span class="xdoc">     *  For internal SYS/BIOS use only.
</span>   990    <span class="xdoc">     *  Should be called prior to any internal Hwi.create().
</span>   991    <span class="xdoc">     *
</span>   992    <span class="xdoc">     *  <b>@param(intNum)</b>  interrupt number
</span>   993    <span class="xdoc">     */</span>
   994        <span class=key>metaonly</span> Bool inUseMeta(UInt intNum);
   995    
   996        <span class="xdoc">/*!
</span>   997    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   998    <span class="xdoc">     *  ======== plug ========
</span>   999    <span class="xdoc">     *  Plug a non dispatched interrupt vector with an ISR address.
</span>  1000    <span class="xdoc">     *
</span>  1001    <span class="xdoc">     *  <b>@param(intNum)</b>  interrupt number
</span>  1002    <span class="xdoc">     *  <b>@param(fxn)</b>     pointer to ISR function
</span>  1003    <span class="xdoc">     */</span>
  1004        Void plug(UInt intNum, Void *fxn);
  1005    
  1006        <span class="xdoc">/*!
</span>  1007    <span class="xdoc">     *  ======== getHandle ========
</span>  1008    <span class="xdoc">     *  Returns Hwi_handle associated with intNum
</span>  1009    <span class="xdoc">     *
</span>  1010    <span class="xdoc">     *  <b>@param(intNum)</b>  interrupt number
</span>  1011    <span class="xdoc">     */</span>
  1012        Handle getHandle(UInt intNum);
  1013    
  1014        <span class="xdoc">/*!
</span>  1015    <span class="xdoc">     *  ======== setPriority ========
</span>  1016    <span class="xdoc">     *  Set an interrupt's relative priority.
</span>  1017    <span class="xdoc">     *
</span>  1018    <span class="xdoc">     *  Valid priorities are 0 - 255. 0 is highest priority.
</span>  1019    <span class="xdoc">     *
</span>  1020    <span class="xdoc">     *  <b>@a(WARNING)</b>
</span>  1021    <span class="xdoc">     *  Setting the priority of a dispatched Hwi to a value higher
</span>  1022    <span class="xdoc">     *  than {<b>@link</b> #disablePriority Hwi.disablePriority} will make
</span>  1023    <span class="xdoc">     *  it become non-maskable by {<b>@link</b> #disable Hwi_disable()}.
</span>  1024    <span class="xdoc">     *  The behavior of your application after that will be
</span>  1025    <span class="xdoc">     *  unpredictable and will likely yield catastrophic results!
</span>  1026    <span class="xdoc">     *
</span>  1027    <span class="xdoc">     *  <b>@param(intNum)</b>      ID of interrupt
</span>  1028    <span class="xdoc">     *  <b>@param(priority)</b>    priority
</span>  1029    <span class="xdoc">     */</span>
  1030        Void setPriority(UInt intNum, UInt priority);
  1031    
  1032        <span class="xdoc">/*!
</span>  1033    <span class="xdoc">     *  ======== excSetBuffers ========
</span>  1034    <span class="xdoc">     *  Set the exception context and stack buffer pointers
</span>  1035    <span class="xdoc">     *
</span>  1036    <span class="xdoc">     *  <b>@param(excContextBuffer)</b>        Address to place ExcContext
</span>  1037    <span class="xdoc">     *  <b>@param(excStackBuffer)</b>          Address to place ExcStack
</span>  1038    <span class="xdoc">     */</span>
  1039        Void excSetBuffers(Ptr excContextBuffer, Ptr excStackBuffer);
  1040    
  1041        <span class="xdoc">/*!
</span>  1042    <span class="xdoc">     *  <b>@_nodoc</b>
</span>  1043    <span class="xdoc">     *  ======== initNVIC ========
</span>  1044    <span class="xdoc">     *  initialize everything but leave ints disabled
</span>  1045    <span class="xdoc">     */</span>
  1046        Void initNVIC();
  1047    
  1048        <span class="xdoc">/*!
</span>  1049    <span class="xdoc">     *  <b>@_nodoc</b>
</span>  1050    <span class="xdoc">     *  ======== initStacks ========
</span>  1051    <span class="xdoc">     * set up M3 split stacks
</span>  1052    <span class="xdoc">     */</span>
  1053        Void initStacks(Ptr hwiStack);
  1054    
  1055        <span class="xdoc">/*!
</span>  1056    <span class="xdoc">     *  <b>@_nodoc</b>
</span>  1057    <span class="xdoc">     *  ======== flushVnvic ========
</span>  1058    <span class="xdoc">     *  Reconfigure a dispatched interrupt.
</span>  1059    <span class="xdoc">     *
</span>  1060    <span class="xdoc">     *  Called by the internal function "Hwi_updateNvic()".
</span>  1061    <span class="xdoc">     *
</span>  1062    <span class="xdoc">     *  This is a public API because it is also called by "Core_hwiFunc()".
</span>  1063    <span class="xdoc">     */</span>
  1064        Void flushVnvic();
  1065    
  1066    <span class=key>instance</span>:
  1067    
  1068        <span class="xdoc">/*!
</span>  1069    <span class="xdoc">     *  Interrupt priority.
</span>  1070    <span class="xdoc">     *  The default is 255 which is the lowest priority.
</span>  1071    <span class="xdoc">     *
</span>  1072    <span class="xdoc">     *  Priority 0 is the highest priority and by default is
</span>  1073    <span class="xdoc">     *  reserved for zero latency interrupts
</span>  1074    <span class="xdoc">     *  (see {<b>@link</b> #disablePriority}).
</span>  1075    <span class="xdoc">     *
</span>  1076    <span class="xdoc">     *  Valid priorities values are device dependent and their
</span>  1077    <span class="xdoc">     *  nesting behaviors depend on the {<b>@link</b> #priGroup} setting.
</span>  1078    <span class="xdoc">     *
</span>  1079    <span class="xdoc">     *  See the Cortex M3 architecture reference manual for details
</span>  1080    <span class="xdoc">     *  on the meanings of these parameters.
</span>  1081    <span class="xdoc">     */</span>
  1082        <span class=key>override</span> <span class=key>config</span> Int priority = 255;
  1083    
  1084        <span class="xdoc">/*!
</span>  1085    <span class="xdoc">     * Interrupt Masking Option. Only MaskingOption_LOWER is supported.
</span>  1086    <span class="xdoc">     *
</span>  1087    <span class="xdoc">     * The NVIC interrupt controller is designed for priority based
</span>  1088    <span class="xdoc">     * interrupts. No support is provided for anything but
</span>  1089    <span class="xdoc">     * Hwi.MaskingOption_LOWER.
</span>  1090    <span class="xdoc">     */</span>
  1091        <span class=key>override</span> <span class=key>config</span> IHwi.MaskingOption maskSetting = IHwi.MaskingOption_LOWER;
  1092    
  1093        <span class="xdoc">/*!
</span>  1094    <span class="xdoc">     *  Use the interrupt dispatcher with this interrupt. Default is true.
</span>  1095    <span class="xdoc">     *
</span>  1096    <span class="xdoc">     *  If set to false, the interrupt dispatcher is NOT used. Instead,
</span>  1097    <span class="xdoc">     *  the configured Hwi function address is placed directly in the
</span>  1098    <span class="xdoc">     *  vector table, which results in the dispatcher being bypassed.
</span>  1099    <span class="xdoc">     *
</span>  1100    <span class="xdoc">     *  <b>@a(Warning)</b>
</span>  1101    <span class="xdoc">     *  Interrupts configured to bupass the dispatcher are not allowed
</span>  1102    <span class="xdoc">     *  to call ANY SYS/BIOS APIs that effect thread scheduling. Examples
</span>  1103    <span class="xdoc">     *  of API that should no be invoked are:
</span>  1104    <span class="xdoc">     *
</span>  1105    <span class="xdoc">     *  <b>@p(dlist)</b>
</span>  1106    <span class="xdoc">     *    - Swi_post(),
</span>  1107    <span class="xdoc">     *    - Semaphore_post(),
</span>  1108    <span class="xdoc">     *    - Event_post(),
</span>  1109    <span class="xdoc">     *    - Task_yield()
</span>  1110    <span class="xdoc">     *  <b>@p</b>
</span>  1111    <span class="xdoc">     *
</span>  1112    <span class="xdoc">     *  Additionally, although the signature for a non-dispatched interrupt
</span>  1113    <span class="xdoc">     *  function is the same as that for a dispatched interrupt
</span>  1114    <span class="xdoc">     *  (see {<b>@link</b> #FuncPtr}), no argument is actually passed
</span>  1115    <span class="xdoc">     *  to the non-dispatched ISR handler.
</span>  1116    <span class="xdoc">     */</span>
  1117        <span class=key>config</span> Bool useDispatcher = <span class=key>true</span>;
  1118    
  1119        <span class="xdoc">/*!
</span>  1120    <span class="xdoc">     *  ======== reconfig ========
</span>  1121    <span class="xdoc">     *  Reconfigure a dispatched interrupt.
</span>  1122    <span class="xdoc">     */</span>
  1123        Void reconfig(FuncPtr fxn, <span class=key>const</span> Params *params);
  1124    
  1125    <span class=key>internal</span>:   <span class="comment">/* not for client use */</span>
  1126    
  1127        <span class="xdoc">/*!
</span>  1128    <span class="xdoc">     *  If Hwi.dispatchTableSize is initialized by the user then
</span>  1129    <span class="xdoc">     *  Hwi.numSparseInterrupts is set to the value of Hwi.dispatchTableSize
</span>  1130    <span class="xdoc">     *
</span>  1131    <span class="xdoc">     *  If Hwi.dispatchTableSize is NOT set by the user, the normal
</span>  1132    <span class="xdoc">     *  intNum-indexed Hwi dispatchTable mechanism is used by
</span>  1133    <span class="xdoc">     *  the dispatcher to find the corresponding Hwi object.
</span>  1134    <span class="xdoc">     *
</span>  1135    <span class="xdoc">     *  If Hwi.dispatchTableSize is set by the user, then a
</span>  1136    <span class="xdoc">     *  RAM-based fixed sized interrupt jump table is generated
</span>  1137    <span class="xdoc">     *  that contains a repeating pattern of the following 3 word
</span>  1138    <span class="xdoc">     *  assembly code snippets:
</span>  1139    <span class="xdoc">     *
</span>  1140    <span class="xdoc">     *   hwiX:        ldr r3, hwiObjectX
</span>  1141    <span class="xdoc">     *                ldr pc, ti_sysbios_family_arm_m3_Hwi_dispatch__I
</span>  1142    <span class="xdoc">     *   hwiObjectX: .word 0
</span>  1143    <span class="xdoc">     *   hwiY:        ldr r3, hwiObjectY
</span>  1144    <span class="xdoc">     *                ldr pc, ti_sysbios_family_arm_m3_Hwi_dispatch__I
</span>  1145    <span class="xdoc">     *   hwiObjectY: .word 0
</span>  1146    <span class="xdoc">     *               ...
</span>  1147    <span class="xdoc">     *
</span>  1148    <span class="xdoc">     *  Each dispatched interrupt vector is then initialized to point
</span>  1149    <span class="xdoc">     *  to one of these tuples, and the address of the corresponding Hwi
</span>  1150    <span class="xdoc">     *  object is written into the hwiObjectX field.
</span>  1151    <span class="xdoc">     *
</span>  1152    <span class="xdoc">     *  The low level assembly code in Hwi_dispatch__I preserves the
</span>  1153    <span class="xdoc">     *  value of r3 when it calls Hwi_dispatchC(), which results in
</span>  1154    <span class="xdoc">     *  the Hwi object being passed as the arg3.
</span>  1155    <span class="xdoc">     *
</span>  1156    <span class="xdoc">     *  Depending on the boolean value of Hwi_numSparseInterrupts, the
</span>  1157    <span class="xdoc">     *  dispatcher either uses the value passed in arg3 as the
</span>  1158    <span class="xdoc">     *  Hwi object, or uses intNum to index into the standard
</span>  1159    <span class="xdoc">     *  dispatchTable to fetch the Hwi object.
</span>  1160    <span class="xdoc">     */</span>
  1161        <span class=key>config</span> UInt numSparseInterrupts = 0;
  1162    
  1163        <span class="comment">/*
</span>  1164    <span class="comment">     *  Boolean to indicate whether the current target is being
</span>  1165    <span class="comment">     *  built using tiva platform.
</span>  1166    <span class="comment">     */</span>
  1167        <span class=key>metaonly</span> <span class=key>config</span> Bool isTiva = <span class=key>false</span>;
  1168    
  1169        <span class="comment">/*
</span>  1170    <span class="comment">     *  The omap4430 ES1 devices have a nasty bug in the unicache
</span>  1171    <span class="comment">     *  that locks the bus up when an interrupt occurs at a specific
</span>  1172    <span class="comment">     *  time during an internal cache operation.
</span>  1173    <span class="comment">     *  The flag below, when set to true, activates special
</span>  1174    <span class="comment">     *  code in the Hwi module to work around this bug.
</span>  1175    <span class="comment">     *  "WA1_1" comes from "WorkAround 1.1" from a list of potential
</span>  1176    <span class="comment">     *  solutions to the problem developed by the design team.
</span>  1177    <span class="comment">     */</span>
  1178        <span class=key>metaonly</span> <span class=key>config</span> Bool enableWA1_1 = <span class=key>false</span>;
  1179    
  1180        <span class="comment">/*
</span>  1181    <span class="comment">     * Swi and Task module function pointers.
</span>  1182    <span class="comment">     * Used to decouple Hwi from Swi and Task when
</span>  1183    <span class="comment">     * dispatcherSwiSupport or
</span>  1184    <span class="comment">     * dispatcherTaskSupport is false.
</span>  1185    <span class="comment">     */</span>
  1186        <span class=key>config</span> UInt (*swiDisable)();
  1187        <span class=key>config</span> Void (*swiRestoreHwi)(UInt);
  1188        <span class=key>config</span> UInt (*taskDisable)();
  1189        <span class=key>config</span> Void (*taskRestoreHwi)(UInt);
  1190    
  1191        <span class="comment">/* initial Hwi_nvic.CCR value */</span>
  1192        <span class=key>config</span> UInt32 ccr;
  1193    
  1194        <span class="xdoc">/*!
</span>  1195    <span class="xdoc">     *  const array to hold all HookSet objects.
</span>  1196    <span class="xdoc">     */</span>
  1197        <span class=key>config</span> HookSet hooks[<span class=key>length</span>] = [];
  1198    
  1199        <span class="comment">/*
</span>  1200    <span class="comment">     *  ======== postInit ========
</span>  1201    <span class="comment">     *  finish initializing static and dynamic Hwis
</span>  1202    <span class="comment">     */</span>
  1203        Int postInit(Object *hwi, Error.Block *eb);
  1204    
  1205        <span class="xdoc">/*!
</span>  1206    <span class="xdoc">     *  ======== updateNvic ========
</span>  1207    <span class="xdoc">     *  Internal SMP function to cause the virtual NVIC to be flushed to the
</span>  1208    <span class="xdoc">     *  actual NVIC.
</span>  1209    <span class="xdoc">     *
</span>  1210    <span class="xdoc">     *  This function is called by the various user APIs that manipulate
</span>  1211    <span class="xdoc">     *  individual NVIC register bits
</span>  1212    <span class="xdoc">     *  (ie Hwi_enable/disable/restore/clearInterrupt())
</span>  1213    <span class="xdoc">     *
</span>  1214    <span class="xdoc">     *  If the current core is the owner of "intNum", flushVnvic() is called
</span>  1215    <span class="xdoc">     *  immediately.
</span>  1216    <span class="xdoc">     *
</span>  1217    <span class="xdoc">     *  Otherwise an intercore interrupt is generated to force the other core
</span>  1218    <span class="xdoc">     *  to perform the flushVnvic().
</span>  1219    <span class="xdoc">     *
</span>  1220    <span class="xdoc">     */</span>
  1221        Void updateNvic(UInt intNum);
  1222    
  1223        <span class="xdoc">/*!
</span>  1224    <span class="xdoc">     *  ======== excHandlerAsm ========
</span>  1225    <span class="xdoc">     *  asm code exception handler
</span>  1226    <span class="xdoc">     */</span>
  1227        Void excHandlerAsm();
  1228    
  1229        <span class="xdoc">/*!
</span>  1230    <span class="xdoc">     *  ======== excHandler ========
</span>  1231    <span class="xdoc">     *  exception Handler routes to
</span>  1232    <span class="xdoc">     *  either min, max, or spin exception handler
</span>  1233    <span class="xdoc">     */</span>
  1234        Void excHandler(UInt *excStack, UInt lr);
  1235    
  1236        <span class="xdoc">/*!
</span>  1237    <span class="xdoc">     *  ======== excHandlerMin ========
</span>  1238    <span class="xdoc">     *  Minimal Exception Handler
</span>  1239    <span class="xdoc">     */</span>
  1240        Void excHandlerMin(UInt *excStack, UInt lr);
  1241    
  1242        <span class="xdoc">/*!
</span>  1243    <span class="xdoc">     *  ======== excHandlerMax ========
</span>  1244    <span class="xdoc">     *  Full Featured Exception Handler
</span>  1245    <span class="xdoc">     */</span>
  1246        Void excHandlerMax(UInt *excStack, UInt lr);
  1247    
  1248        <span class="xdoc">/*!
</span>  1249    <span class="xdoc">     *  ======== excFillContext ========
</span>  1250    <span class="xdoc">     */</span>
  1251        Void excFillContext(UInt *excStack);
  1252    
  1253        <span class="xdoc">/*!
</span>  1254    <span class="xdoc">     *  ======== excNmi ========
</span>  1255    <span class="xdoc">     */</span>
  1256        Void excNmi(UInt *excStack);
  1257    
  1258        <span class="xdoc">/*!
</span>  1259    <span class="xdoc">     *  ======== excHardFault ========
</span>  1260    <span class="xdoc">     */</span>
  1261        Void excHardFault(UInt *excStack);
  1262    
  1263        <span class="xdoc">/*!
</span>  1264    <span class="xdoc">     *  ======== excMemFault ========
</span>  1265    <span class="xdoc">     */</span>
  1266        Void excMemFault(UInt *excStack);
  1267    
  1268        <span class="xdoc">/*!
</span>  1269    <span class="xdoc">     *  ======== excBusFault ========
</span>  1270    <span class="xdoc">     */</span>
  1271        Void excBusFault(UInt *excStack);
  1272    
  1273        <span class="xdoc">/*!
</span>  1274    <span class="xdoc">     *  ======== excUsageFault ========
</span>  1275    <span class="xdoc">     */</span>
  1276        Void excUsageFault(UInt *excStack);
  1277    
  1278        <span class="xdoc">/*!
</span>  1279    <span class="xdoc">     *  ======== excSvCall ========
</span>  1280    <span class="xdoc">     */</span>
  1281        Void excSvCall(UInt *excStack);
  1282    
  1283        <span class="xdoc">/*!
</span>  1284    <span class="xdoc">     *  ======== excDebugMon ========
</span>  1285    <span class="xdoc">     */</span>
  1286        Void excDebugMon(UInt *excStack);
  1287    
  1288        <span class="xdoc">/*!
</span>  1289    <span class="xdoc">     *  ======== excReserved ========
</span>  1290    <span class="xdoc">     */</span>
  1291        Void excReserved(UInt *excStack, UInt excNum);
  1292    
  1293        <span class="xdoc">/*!
</span>  1294    <span class="xdoc">     *  ======== excNoIsr ========
</span>  1295    <span class="xdoc">     */</span>
  1296        Void excNoIsr(UInt *excStack, UInt excNum);
  1297    
  1298        <span class="xdoc">/*!
</span>  1299    <span class="xdoc">     *  ======== excDumpRegs ========
</span>  1300    <span class="xdoc">     */</span>
  1301        Void excDumpRegs(UInt lr);
  1302    
  1303        <span class="xdoc">/*!
</span>  1304    <span class="xdoc">     *  ======== pendSV ========
</span>  1305    <span class="xdoc">     * Used by dispatcher
</span>  1306    <span class="xdoc">     */</span>
  1307        Void pendSV();
  1308    
  1309        <span class="xdoc">/*! Hwi vector function type definition. */</span>
  1310        <span class=key>typedef</span> Void (*HandlerFuncPtr)(Handle, UInt);
  1311    
  1312        <span class="comment">/* Low Level Interrupt Dispatcher Wrapper */</span>
  1313        Void dispatch();
  1314    
  1315        <span class="comment">/*
</span>  1316    <span class="comment">     *  ======== cc26xxRomInitNVIC ========
</span>  1317    <span class="comment">     *  Fix for SDOCM00114681: broken Hwi_initNVIC() function.
</span>  1318    <span class="comment">     *  Installed rather than Hwi.initNVIC for CC26xx ROM build
</span>  1319    <span class="comment">     *  when Hwi.resetVectorAddress is not 0x00000000.
</span>  1320    <span class="comment">     */</span>
  1321        Void cc26xxRomInitNVIC();
  1322    
  1323        <span class="comment">/*
</span>  1324    <span class="comment">     * "Top Half" of Interrupt Dispatcher
</span>  1325    <span class="comment">     *  Does not include Swi_restore() and Task_restore()
</span>  1326    <span class="comment">     */</span>
  1327        UInt dispatchC(Irp irp, UInt32 dummy1, UInt32 dummy2, Object *hwi);
  1328    
  1329        <span class="comment">/* "Bottom half", run swi scheduler */</span>
  1330        Void doSwiRestore(UInt tskKey);
  1331    
  1332        <span class="comment">/* "Bottom half", run task scheduler */</span>
  1333        Void doTaskRestore(UInt tskKey);
  1334    
  1335        <span class="xdoc">/*! Meta World Only Hwi Configuration Object. */</span>
  1336        <span class=key>metaonly</span> <span class=key>struct</span> InterruptObj {
  1337            String name;            <span class="comment">/* symbol used for vector table entry */</span>
  1338            Bool used;              <span class="comment">/* Interrupt already defined? */</span>
  1339            Bool useDispatcher;     <span class="comment">/* Should dispatcher handle this Int? */</span>
  1340            UInt priority;          <span class="comment">/* priority */</span>
  1341            FuncPtr fxn;            <span class="comment">/* Dispatched ISR function */</span>
  1342            Handle  hwi;            <span class="comment">/* Hwi object address */</span>
  1343        };
  1344    
  1345        <span class="xdoc">/*!
</span>  1346    <span class="xdoc">     * Meta-only array of interrupt objects.
</span>  1347    <span class="xdoc">     * This meta-only array of Hwi config objects is initialized
</span>  1348    <span class="xdoc">     * in Hwi.xs:module$meta$init().
</span>  1349    <span class="xdoc">     */</span>
  1350        <span class=key>metaonly</span> <span class=key>config</span> InterruptObj interrupt[];
  1351    
  1352        <span class=key>struct</span> Instance_State {
  1353            UArg            arg;            <span class=comment>// Argument to Hwi function.</span>
  1354            FuncPtr         fxn;            <span class=comment>// Hwi function.</span>
  1355            Irp             irp;            <span class=comment>// current IRP/enabled flag</span>
  1356                                            <span class=comment>// for static Hwis</span>
  1357            UInt8           priority;       <span class=comment>// Interrupt priorty</span>
  1358            Int16           intNum;         <span class=comment>// Interrupt number. 16 bits used to</span>
  1359                                            <span class=comment>// encode non-dispatched interrupt</span>
  1360                                            <span class=comment>// as negative intNum</span>
  1361            Ptr             hookEnv[];
  1362        };
  1363    
  1364        <span class=key>struct</span> Module_State {
  1365            Char            *taskSP;            <span class=comment>// Temporary storage of interrupted</span>
  1366                                                <span class=comment>// Task's SP during ISR execution</span>
  1367            Bool            excActive[];        <span class=comment>// TRUE if an exception has occurred</span>
  1368            ExcContext      *excContext[];      <span class=comment>// Exception context</span>
  1369            Ptr             excStack[];         <span class=comment>// Exception thread stack</span>
  1370            Ptr             isrStack;           <span class=comment>// Points to isrStack address</span>
  1371            Ptr             isrStackBase;       <span class=comment>// = __TI_STACK_BASE</span>
  1372            Ptr             isrStackSize;       <span class=comment>// = Program.stack</span>
  1373            Ptr             vectorTableBase;    <span class=comment>// Points to base of vector table</span>
  1374            UInt            swiTaskKeys;        <span class=comment>// dispatcher Swi and Task key storage</span>
  1375            Ptr             dispatchTable;      <span class=comment>// Ptr to dispatchTable or sparseInterruptTable</span>
  1376            volatile Bool   vnvicFlushRequired; <span class=comment>// if TRUE, Hwi_vnvicFlush will copy</span>
  1377                                                <span class=comment>// changed vnvic regs to nvic</span>
  1378            UInt8           intAffinity[];      <span class=comment>// smp int-to-coreId mappings</span>
  1379            UInt32          intAffinityMasks[][]; <span class=comment>// smp per-core NVIC register masks</span>
  1380        };
  1381    }
</pre>
</body></html>
