Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Apr 07 10:46:20 2018
| Host         : TerenceNeo-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: button_left/readclk/SLOWCLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: button_left/writeclk/SLOWCLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: button_right/readclk/SLOWCLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: button_right/writeclk/SLOWCLOCK_reg/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: clk20k/SLOWCLOCK_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk50M/SLOWCLOCK_reg/C (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: clkcounter/SLOWCLOCK_reg/C (HIGH)

 There are 6484 register/latch pins with no clock driven by root clock pin: delay1/writeclk/SLOWCLOCK_reg/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: delayedpitch1/clkx_adjuster/clk_read_reg/G (HIGH)

 There are 438 register/latch pins with no clock driven by root clock pin: delayedpitch1/clkx_adjuster/clk_write_reg/G (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: pitch_adjuster/led_reg[0]_rep/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: pitch_adjuster/led_reg[1]_rep/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: pitch_adjuster/led_reg[2]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: pitch_adjuster/led_reg[3]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: play/scm/SLOWCLOCK_reg/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: playback_left/clkx_adjuster/clk_read_reg/G (HIGH)

 There are 438 register/latch pins with no clock driven by root clock pin: playback_left/clkx_adjuster/clk_write_reg/G (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: playback_right/clkx_adjuster/clk_read_reg/G (HIGH)

 There are 438 register/latch pins with no clock driven by root clock pin: playback_right/clkx_adjuster/clk_write_reg/G (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: realtime1/clkx_adjuster/clk_read_reg/G (HIGH)

 There are 438 register/latch pins with no clock driven by root clock pin: realtime1/clkx_adjuster/clk_write_reg/G (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: segmentout/sclk/SLOWCLOCK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 53040 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.736     -187.022                    329                 5395        0.169        0.000                      0                 5395        4.500        0.000                       0                  2829  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.736     -187.022                    329                 5395        0.169        0.000                      0                 5395        4.500        0.000                       0                  2829  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          329  Failing Endpoints,  Worst Slack       -1.736ns,  Total Violation     -187.022ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.736ns  (required time - arrival time)
  Source:                 light1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_mem_reg[15][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.765ns  (logic 3.780ns (32.128%)  route 7.985ns (67.872%))
  Logic Levels:           17  (CARRY4=2 LUT1=1 LUT2=2 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.621     5.142    light1/CLK_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  light1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.419     5.561 f  light1/counter_reg[1]/Q
                         net (fo=54, routed)          0.722     6.283    light1/counter_reg__0[1]
    SLICE_X7Y17          LUT1 (Prop_lut1_I0_O)        0.299     6.582 r  light1/led_mem[0][0]_i_21/O
                         net (fo=1, routed)           0.000     6.582    light1/led_mem[0][0]_i_21_n_1
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.132 r  light1/led_mem_reg[0][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.132    light1/led_mem_reg[0][0]_i_10_n_1
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.466 r  light1/led_mem_reg[0][0]_i_43/O[1]
                         net (fo=19, routed)          0.684     8.150    light1/led_mem_reg[0][0]_i_43_n_7
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.303     8.453 f  light1/led_mem[0][0]_i_25/O
                         net (fo=2, routed)           0.000     8.453    light1/led_mem[0][0]_i_25_n_1
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I1_O)      0.214     8.667 f  light1/led_mem_reg[0][0]_i_46/O
                         net (fo=1, routed)           0.706     9.373    light1/led_mem_reg[0][0]_i_46_n_1
    SLICE_X5Y21          LUT6 (Prop_lut6_I3_O)        0.297     9.670 f  light1/led_mem[0][0]_i_32/O
                         net (fo=1, routed)           0.151     9.822    light1/led_mem[0][0]_i_32_n_1
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.946 f  light1/led_mem[0][0]_i_14/O
                         net (fo=1, routed)           0.416    10.362    light1/led_mem[0][0]_i_14_n_1
    SLICE_X6Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.486 r  light1/led_mem[0][0]_i_7/O
                         net (fo=40, routed)          0.776    11.262    light1/led_mem[0][0]_i_7_n_1
    SLICE_X8Y21          LUT6 (Prop_lut6_I3_O)        0.124    11.386 f  light1/led_mem[0][7]_i_15/O
                         net (fo=1, routed)           0.282    11.668    light1/led_mem[0][7]_i_15_n_1
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124    11.792 f  light1/led_mem[0][7]_i_10/O
                         net (fo=1, routed)           0.674    12.466    light1/led_mem[0][7]_i_10_n_1
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124    12.590 f  light1/led_mem[0][7]_i_4/O
                         net (fo=2, routed)           0.415    13.005    light1/led_mem[0][7]_i_4_n_1
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.124    13.129 r  light1/led_mem[4][9]_i_2/O
                         net (fo=4, routed)           0.818    13.947    light1/led_mem[4][9]_i_2_n_1
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.124    14.071 r  light1/led_mem[0][12]_i_7/O
                         net (fo=2, routed)           0.465    14.535    light1/led_mem[0][12]_i_7_n_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.124    14.659 f  light1/led_mem[0][12]_i_3/O
                         net (fo=260, routed)         0.938    15.597    light1/led_mem[0][15]_i_1_n_1
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124    15.721 f  light1/led_mem[15][15]_i_7/O
                         net (fo=1, routed)           0.445    16.166    light1/led_mem[15][15]_i_7_n_1
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.124    16.290 f  light1/led_mem[15][15]_i_2/O
                         net (fo=1, routed)           0.493    16.784    light1/led_mem[15][15]_i_2_n_1
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.124    16.908 r  light1/led_mem[15][15]_i_1/O
                         net (fo=1, routed)           0.000    16.908    light1/led_mem[15][15]_i_1_n_1
    SLICE_X6Y13          FDRE                                         r  light1/led_mem_reg[15][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.512    14.853    light1/CLK_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  light1/led_mem_reg[15][15]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X6Y13          FDRE (Setup_fdre_C_D)        0.081    15.172    light1/led_mem_reg[15][15]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -16.908    
  -------------------------------------------------------------------
                         slack                                 -1.736    

Slack (VIOLATED) :        -1.537ns  (required time - arrival time)
  Source:                 light1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_mem_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.437ns  (logic 3.892ns (34.030%)  route 7.545ns (65.970%))
  Logic Levels:           16  (CARRY4=2 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.621     5.142    light1/CLK_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  light1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.419     5.561 f  light1/counter_reg[1]/Q
                         net (fo=54, routed)          0.722     6.283    light1/counter_reg__0[1]
    SLICE_X7Y17          LUT1 (Prop_lut1_I0_O)        0.299     6.582 r  light1/led_mem[0][0]_i_21/O
                         net (fo=1, routed)           0.000     6.582    light1/led_mem[0][0]_i_21_n_1
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.132 r  light1/led_mem_reg[0][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.132    light1/led_mem_reg[0][0]_i_10_n_1
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.466 r  light1/led_mem_reg[0][0]_i_43/O[1]
                         net (fo=19, routed)          0.684     8.150    light1/led_mem_reg[0][0]_i_43_n_7
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.303     8.453 f  light1/led_mem[0][0]_i_25/O
                         net (fo=2, routed)           0.000     8.453    light1/led_mem[0][0]_i_25_n_1
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I1_O)      0.214     8.667 f  light1/led_mem_reg[0][0]_i_46/O
                         net (fo=1, routed)           0.706     9.373    light1/led_mem_reg[0][0]_i_46_n_1
    SLICE_X5Y21          LUT6 (Prop_lut6_I3_O)        0.297     9.670 f  light1/led_mem[0][0]_i_32/O
                         net (fo=1, routed)           0.151     9.822    light1/led_mem[0][0]_i_32_n_1
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.946 f  light1/led_mem[0][0]_i_14/O
                         net (fo=1, routed)           0.416    10.362    light1/led_mem[0][0]_i_14_n_1
    SLICE_X6Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.486 r  light1/led_mem[0][0]_i_7/O
                         net (fo=40, routed)          0.776    11.262    light1/led_mem[0][0]_i_7_n_1
    SLICE_X8Y21          LUT6 (Prop_lut6_I3_O)        0.124    11.386 r  light1/led_mem[0][7]_i_15/O
                         net (fo=1, routed)           0.282    11.668    light1/led_mem[0][7]_i_15_n_1
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124    11.792 r  light1/led_mem[0][7]_i_10/O
                         net (fo=1, routed)           0.674    12.466    light1/led_mem[0][7]_i_10_n_1
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124    12.590 r  light1/led_mem[0][7]_i_4/O
                         net (fo=2, routed)           0.415    13.005    light1/led_mem[0][7]_i_4_n_1
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.124    13.129 f  light1/led_mem[4][9]_i_2/O
                         net (fo=4, routed)           0.818    13.947    light1/led_mem[4][9]_i_2_n_1
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.124    14.071 f  light1/led_mem[0][12]_i_7/O
                         net (fo=2, routed)           0.465    14.535    light1/led_mem[0][12]_i_7_n_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.124    14.659 r  light1/led_mem[0][12]_i_3/O
                         net (fo=260, routed)         1.029    15.688    light1/led_mem[0][15]_i_1_n_1
    SLICE_X11Y12         LUT3 (Prop_lut3_I2_O)        0.152    15.840 r  light1/led_mem[0][0]_i_2/O
                         net (fo=1, routed)           0.407    16.247    light1/led_mem[0][0]_i_2_n_1
    SLICE_X11Y12         LUT6 (Prop_lut6_I0_O)        0.332    16.579 r  light1/led_mem[0][0]_i_1/O
                         net (fo=1, routed)           0.000    16.579    light1/led_mem[0][0]_i_1_n_1
    SLICE_X11Y12         FDRE                                         r  light1/led_mem_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.447    14.788    light1/CLK_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  light1/led_mem_reg[0][0]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X11Y12         FDRE (Setup_fdre_C_D)        0.029    15.042    light1/led_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -16.579    
  -------------------------------------------------------------------
                         slack                                 -1.537    

Slack (VIOLATED) :        -1.444ns  (required time - arrival time)
  Source:                 light1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_mem_reg[9][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.263ns  (logic 3.532ns (31.359%)  route 7.731ns (68.641%))
  Logic Levels:           15  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.621     5.142    light1/CLK_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  light1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.419     5.561 f  light1/counter_reg[1]/Q
                         net (fo=54, routed)          0.722     6.283    light1/counter_reg__0[1]
    SLICE_X7Y17          LUT1 (Prop_lut1_I0_O)        0.299     6.582 r  light1/led_mem[0][0]_i_21/O
                         net (fo=1, routed)           0.000     6.582    light1/led_mem[0][0]_i_21_n_1
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.132 r  light1/led_mem_reg[0][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.132    light1/led_mem_reg[0][0]_i_10_n_1
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.466 r  light1/led_mem_reg[0][0]_i_43/O[1]
                         net (fo=19, routed)          0.684     8.150    light1/led_mem_reg[0][0]_i_43_n_7
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.303     8.453 f  light1/led_mem[0][0]_i_25/O
                         net (fo=2, routed)           0.000     8.453    light1/led_mem[0][0]_i_25_n_1
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I1_O)      0.214     8.667 f  light1/led_mem_reg[0][0]_i_46/O
                         net (fo=1, routed)           0.706     9.373    light1/led_mem_reg[0][0]_i_46_n_1
    SLICE_X5Y21          LUT6 (Prop_lut6_I3_O)        0.297     9.670 f  light1/led_mem[0][0]_i_32/O
                         net (fo=1, routed)           0.151     9.822    light1/led_mem[0][0]_i_32_n_1
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.946 f  light1/led_mem[0][0]_i_14/O
                         net (fo=1, routed)           0.416    10.362    light1/led_mem[0][0]_i_14_n_1
    SLICE_X6Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.486 r  light1/led_mem[0][0]_i_7/O
                         net (fo=40, routed)          0.776    11.262    light1/led_mem[0][0]_i_7_n_1
    SLICE_X8Y21          LUT6 (Prop_lut6_I3_O)        0.124    11.386 r  light1/led_mem[0][7]_i_15/O
                         net (fo=1, routed)           0.282    11.668    light1/led_mem[0][7]_i_15_n_1
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124    11.792 r  light1/led_mem[0][7]_i_10/O
                         net (fo=1, routed)           0.674    12.466    light1/led_mem[0][7]_i_10_n_1
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124    12.590 r  light1/led_mem[0][7]_i_4/O
                         net (fo=2, routed)           0.415    13.005    light1/led_mem[0][7]_i_4_n_1
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.124    13.129 f  light1/led_mem[4][9]_i_2/O
                         net (fo=4, routed)           0.818    13.947    light1/led_mem[4][9]_i_2_n_1
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.124    14.071 f  light1/led_mem[0][12]_i_7/O
                         net (fo=2, routed)           0.465    14.535    light1/led_mem[0][12]_i_7_n_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.124    14.659 r  light1/led_mem[0][12]_i_3/O
                         net (fo=260, routed)         1.054    15.713    light1/led_mem[0][15]_i_1_n_1
    SLICE_X9Y15          LUT4 (Prop_lut4_I2_O)        0.124    15.837 r  light1/led_mem[9][9]_i_1/O
                         net (fo=1, routed)           0.568    16.405    light1/led_mem[9][9]_i_1_n_1
    SLICE_X9Y16          FDRE                                         r  light1/led_mem_reg[9][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.443    14.784    light1/CLK_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  light1/led_mem_reg[9][9]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X9Y16          FDRE (Setup_fdre_C_D)       -0.047    14.962    light1/led_mem_reg[9][9]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -16.405    
  -------------------------------------------------------------------
                         slack                                 -1.444    

Slack (VIOLATED) :        -1.331ns  (required time - arrival time)
  Source:                 light1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_mem_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.281ns  (logic 3.656ns (32.408%)  route 7.625ns (67.592%))
  Logic Levels:           16  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.621     5.142    light1/CLK_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  light1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.419     5.561 f  light1/counter_reg[1]/Q
                         net (fo=54, routed)          0.722     6.283    light1/counter_reg__0[1]
    SLICE_X7Y17          LUT1 (Prop_lut1_I0_O)        0.299     6.582 r  light1/led_mem[0][0]_i_21/O
                         net (fo=1, routed)           0.000     6.582    light1/led_mem[0][0]_i_21_n_1
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.132 r  light1/led_mem_reg[0][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.132    light1/led_mem_reg[0][0]_i_10_n_1
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.466 r  light1/led_mem_reg[0][0]_i_43/O[1]
                         net (fo=19, routed)          0.684     8.150    light1/led_mem_reg[0][0]_i_43_n_7
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.303     8.453 f  light1/led_mem[0][0]_i_25/O
                         net (fo=2, routed)           0.000     8.453    light1/led_mem[0][0]_i_25_n_1
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I1_O)      0.214     8.667 f  light1/led_mem_reg[0][0]_i_46/O
                         net (fo=1, routed)           0.706     9.373    light1/led_mem_reg[0][0]_i_46_n_1
    SLICE_X5Y21          LUT6 (Prop_lut6_I3_O)        0.297     9.670 f  light1/led_mem[0][0]_i_32/O
                         net (fo=1, routed)           0.151     9.822    light1/led_mem[0][0]_i_32_n_1
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.946 f  light1/led_mem[0][0]_i_14/O
                         net (fo=1, routed)           0.416    10.362    light1/led_mem[0][0]_i_14_n_1
    SLICE_X6Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.486 r  light1/led_mem[0][0]_i_7/O
                         net (fo=40, routed)          0.776    11.262    light1/led_mem[0][0]_i_7_n_1
    SLICE_X8Y21          LUT6 (Prop_lut6_I3_O)        0.124    11.386 f  light1/led_mem[0][7]_i_15/O
                         net (fo=1, routed)           0.282    11.668    light1/led_mem[0][7]_i_15_n_1
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124    11.792 f  light1/led_mem[0][7]_i_10/O
                         net (fo=1, routed)           0.674    12.466    light1/led_mem[0][7]_i_10_n_1
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124    12.590 f  light1/led_mem[0][7]_i_4/O
                         net (fo=2, routed)           0.415    13.005    light1/led_mem[0][7]_i_4_n_1
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.124    13.129 r  light1/led_mem[4][9]_i_2/O
                         net (fo=4, routed)           0.818    13.947    light1/led_mem[4][9]_i_2_n_1
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.124    14.071 r  light1/led_mem[0][12]_i_7/O
                         net (fo=2, routed)           0.465    14.535    light1/led_mem[0][12]_i_7_n_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.124    14.659 f  light1/led_mem[0][12]_i_3/O
                         net (fo=260, routed)         0.910    15.569    light1/led_mem[0][15]_i_1_n_1
    SLICE_X8Y6           LUT4 (Prop_lut4_I1_O)        0.124    15.693 r  light1/led_mem[0][2]_i_2/O
                         net (fo=1, routed)           0.606    16.300    light1/led_mem[0][2]_i_2_n_1
    SLICE_X8Y6           LUT6 (Prop_lut6_I0_O)        0.124    16.424 r  light1/led_mem[0][2]_i_1/O
                         net (fo=1, routed)           0.000    16.424    light1/led_mem[0][2]_i_1_n_1
    SLICE_X8Y6           FDRE                                         r  light1/led_mem_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.450    14.791    light1/CLK_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  light1/led_mem_reg[0][2]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y6           FDRE (Setup_fdre_C_D)        0.077    15.093    light1/led_mem_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -16.424    
  -------------------------------------------------------------------
                         slack                                 -1.331    

Slack (VIOLATED) :        -1.256ns  (required time - arrival time)
  Source:                 light1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_mem_reg[5][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.205ns  (logic 3.656ns (32.628%)  route 7.549ns (67.372%))
  Logic Levels:           16  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.621     5.142    light1/CLK_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  light1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.419     5.561 f  light1/counter_reg[1]/Q
                         net (fo=54, routed)          0.722     6.283    light1/counter_reg__0[1]
    SLICE_X7Y17          LUT1 (Prop_lut1_I0_O)        0.299     6.582 r  light1/led_mem[0][0]_i_21/O
                         net (fo=1, routed)           0.000     6.582    light1/led_mem[0][0]_i_21_n_1
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.132 r  light1/led_mem_reg[0][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.132    light1/led_mem_reg[0][0]_i_10_n_1
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.466 r  light1/led_mem_reg[0][0]_i_43/O[1]
                         net (fo=19, routed)          0.684     8.150    light1/led_mem_reg[0][0]_i_43_n_7
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.303     8.453 f  light1/led_mem[0][0]_i_25/O
                         net (fo=2, routed)           0.000     8.453    light1/led_mem[0][0]_i_25_n_1
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I1_O)      0.214     8.667 f  light1/led_mem_reg[0][0]_i_46/O
                         net (fo=1, routed)           0.706     9.373    light1/led_mem_reg[0][0]_i_46_n_1
    SLICE_X5Y21          LUT6 (Prop_lut6_I3_O)        0.297     9.670 f  light1/led_mem[0][0]_i_32/O
                         net (fo=1, routed)           0.151     9.822    light1/led_mem[0][0]_i_32_n_1
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.946 f  light1/led_mem[0][0]_i_14/O
                         net (fo=1, routed)           0.416    10.362    light1/led_mem[0][0]_i_14_n_1
    SLICE_X6Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.486 r  light1/led_mem[0][0]_i_7/O
                         net (fo=40, routed)          0.776    11.262    light1/led_mem[0][0]_i_7_n_1
    SLICE_X8Y21          LUT6 (Prop_lut6_I3_O)        0.124    11.386 f  light1/led_mem[0][7]_i_15/O
                         net (fo=1, routed)           0.282    11.668    light1/led_mem[0][7]_i_15_n_1
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124    11.792 f  light1/led_mem[0][7]_i_10/O
                         net (fo=1, routed)           0.674    12.466    light1/led_mem[0][7]_i_10_n_1
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124    12.590 f  light1/led_mem[0][7]_i_4/O
                         net (fo=2, routed)           0.415    13.005    light1/led_mem[0][7]_i_4_n_1
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.124    13.129 r  light1/led_mem[4][9]_i_2/O
                         net (fo=4, routed)           0.818    13.947    light1/led_mem[4][9]_i_2_n_1
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.124    14.071 r  light1/led_mem[0][12]_i_7/O
                         net (fo=2, routed)           0.465    14.535    light1/led_mem[0][12]_i_7_n_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.124    14.659 f  light1/led_mem[0][12]_i_3/O
                         net (fo=260, routed)         0.861    15.520    light1/led_mem[0][15]_i_1_n_1
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124    15.644 f  light1/led_mem[5][14]_i_2/O
                         net (fo=2, routed)           0.579    16.223    light1/led_mem[5][14]_i_2_n_1
    SLICE_X12Y10         LUT6 (Prop_lut6_I0_O)        0.124    16.347 r  light1/led_mem[5][14]_i_1/O
                         net (fo=1, routed)           0.000    16.347    light1/led_mem[5][14]_i_1_n_1
    SLICE_X12Y10         FDRE                                         r  light1/led_mem_reg[5][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.448    14.789    light1/CLK_IBUF_BUFG
    SLICE_X12Y10         FDRE                                         r  light1/led_mem_reg[5][14]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X12Y10         FDRE (Setup_fdre_C_D)        0.077    15.091    light1/led_mem_reg[5][14]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -16.347    
  -------------------------------------------------------------------
                         slack                                 -1.256    

Slack (VIOLATED) :        -1.225ns  (required time - arrival time)
  Source:                 light1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_mem_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.049ns  (logic 3.532ns (31.967%)  route 7.517ns (68.033%))
  Logic Levels:           15  (CARRY4=2 LUT1=1 LUT2=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.621     5.142    light1/CLK_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  light1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.419     5.561 f  light1/counter_reg[1]/Q
                         net (fo=54, routed)          0.722     6.283    light1/counter_reg__0[1]
    SLICE_X7Y17          LUT1 (Prop_lut1_I0_O)        0.299     6.582 r  light1/led_mem[0][0]_i_21/O
                         net (fo=1, routed)           0.000     6.582    light1/led_mem[0][0]_i_21_n_1
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.132 r  light1/led_mem_reg[0][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.132    light1/led_mem_reg[0][0]_i_10_n_1
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.466 r  light1/led_mem_reg[0][0]_i_43/O[1]
                         net (fo=19, routed)          0.684     8.150    light1/led_mem_reg[0][0]_i_43_n_7
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.303     8.453 f  light1/led_mem[0][0]_i_25/O
                         net (fo=2, routed)           0.000     8.453    light1/led_mem[0][0]_i_25_n_1
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I1_O)      0.214     8.667 f  light1/led_mem_reg[0][0]_i_46/O
                         net (fo=1, routed)           0.706     9.373    light1/led_mem_reg[0][0]_i_46_n_1
    SLICE_X5Y21          LUT6 (Prop_lut6_I3_O)        0.297     9.670 f  light1/led_mem[0][0]_i_32/O
                         net (fo=1, routed)           0.151     9.822    light1/led_mem[0][0]_i_32_n_1
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.946 f  light1/led_mem[0][0]_i_14/O
                         net (fo=1, routed)           0.416    10.362    light1/led_mem[0][0]_i_14_n_1
    SLICE_X6Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.486 r  light1/led_mem[0][0]_i_7/O
                         net (fo=40, routed)          0.776    11.262    light1/led_mem[0][0]_i_7_n_1
    SLICE_X8Y21          LUT6 (Prop_lut6_I3_O)        0.124    11.386 r  light1/led_mem[0][7]_i_15/O
                         net (fo=1, routed)           0.282    11.668    light1/led_mem[0][7]_i_15_n_1
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124    11.792 r  light1/led_mem[0][7]_i_10/O
                         net (fo=1, routed)           0.674    12.466    light1/led_mem[0][7]_i_10_n_1
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124    12.590 r  light1/led_mem[0][7]_i_4/O
                         net (fo=2, routed)           0.415    13.005    light1/led_mem[0][7]_i_4_n_1
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.124    13.129 f  light1/led_mem[4][9]_i_2/O
                         net (fo=4, routed)           0.818    13.947    light1/led_mem[4][9]_i_2_n_1
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.124    14.071 f  light1/led_mem[0][12]_i_7/O
                         net (fo=2, routed)           0.465    14.535    light1/led_mem[0][12]_i_7_n_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.124    14.659 r  light1/led_mem[0][12]_i_3/O
                         net (fo=260, routed)         1.029    15.688    light1/led_mem[0][15]_i_1_n_1
    SLICE_X11Y12         LUT5 (Prop_lut5_I4_O)        0.124    15.812 r  light1/led_mem[0][1]_i_1/O
                         net (fo=1, routed)           0.379    16.191    light1/led_mem[0][1]_i_1_n_1
    SLICE_X11Y12         FDRE                                         r  light1/led_mem_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.447    14.788    light1/CLK_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  light1/led_mem_reg[0][1]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X11Y12         FDRE (Setup_fdre_C_D)       -0.047    14.966    light1/led_mem_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -16.191    
  -------------------------------------------------------------------
                         slack                                 -1.225    

Slack (VIOLATED) :        -1.104ns  (required time - arrival time)
  Source:                 light1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_mem_reg[5][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.053ns  (logic 3.656ns (33.077%)  route 7.397ns (66.923%))
  Logic Levels:           16  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.621     5.142    light1/CLK_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  light1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.419     5.561 f  light1/counter_reg[1]/Q
                         net (fo=54, routed)          0.722     6.283    light1/counter_reg__0[1]
    SLICE_X7Y17          LUT1 (Prop_lut1_I0_O)        0.299     6.582 r  light1/led_mem[0][0]_i_21/O
                         net (fo=1, routed)           0.000     6.582    light1/led_mem[0][0]_i_21_n_1
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.132 r  light1/led_mem_reg[0][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.132    light1/led_mem_reg[0][0]_i_10_n_1
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.466 r  light1/led_mem_reg[0][0]_i_43/O[1]
                         net (fo=19, routed)          0.684     8.150    light1/led_mem_reg[0][0]_i_43_n_7
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.303     8.453 f  light1/led_mem[0][0]_i_25/O
                         net (fo=2, routed)           0.000     8.453    light1/led_mem[0][0]_i_25_n_1
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I1_O)      0.214     8.667 f  light1/led_mem_reg[0][0]_i_46/O
                         net (fo=1, routed)           0.706     9.373    light1/led_mem_reg[0][0]_i_46_n_1
    SLICE_X5Y21          LUT6 (Prop_lut6_I3_O)        0.297     9.670 f  light1/led_mem[0][0]_i_32/O
                         net (fo=1, routed)           0.151     9.822    light1/led_mem[0][0]_i_32_n_1
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.946 f  light1/led_mem[0][0]_i_14/O
                         net (fo=1, routed)           0.416    10.362    light1/led_mem[0][0]_i_14_n_1
    SLICE_X6Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.486 r  light1/led_mem[0][0]_i_7/O
                         net (fo=40, routed)          0.776    11.262    light1/led_mem[0][0]_i_7_n_1
    SLICE_X8Y21          LUT6 (Prop_lut6_I3_O)        0.124    11.386 f  light1/led_mem[0][7]_i_15/O
                         net (fo=1, routed)           0.282    11.668    light1/led_mem[0][7]_i_15_n_1
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124    11.792 f  light1/led_mem[0][7]_i_10/O
                         net (fo=1, routed)           0.674    12.466    light1/led_mem[0][7]_i_10_n_1
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124    12.590 f  light1/led_mem[0][7]_i_4/O
                         net (fo=2, routed)           0.415    13.005    light1/led_mem[0][7]_i_4_n_1
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.124    13.129 r  light1/led_mem[4][9]_i_2/O
                         net (fo=4, routed)           0.818    13.947    light1/led_mem[4][9]_i_2_n_1
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.124    14.071 r  light1/led_mem[0][12]_i_7/O
                         net (fo=2, routed)           0.465    14.535    light1/led_mem[0][12]_i_7_n_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.124    14.659 f  light1/led_mem[0][12]_i_3/O
                         net (fo=260, routed)         0.861    15.520    light1/led_mem[0][15]_i_1_n_1
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124    15.644 f  light1/led_mem[5][14]_i_2/O
                         net (fo=2, routed)           0.427    16.071    light1/led_mem[5][14]_i_2_n_1
    SLICE_X14Y12         LUT6 (Prop_lut6_I0_O)        0.124    16.195 r  light1/led_mem[5][8]_i_1/O
                         net (fo=1, routed)           0.000    16.195    light1/led_mem[5][8]_i_1_n_1
    SLICE_X14Y12         FDRE                                         r  light1/led_mem_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.446    14.787    light1/CLK_IBUF_BUFG
    SLICE_X14Y12         FDRE                                         r  light1/led_mem_reg[5][8]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X14Y12         FDRE (Setup_fdre_C_D)        0.079    15.091    light1/led_mem_reg[5][8]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -16.195    
  -------------------------------------------------------------------
                         slack                                 -1.104    

Slack (VIOLATED) :        -0.976ns  (required time - arrival time)
  Source:                 light1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_mem_reg[3][12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.645ns  (logic 3.408ns (32.014%)  route 7.237ns (67.986%))
  Logic Levels:           14  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.621     5.142    light1/CLK_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  light1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.419     5.561 f  light1/counter_reg[1]/Q
                         net (fo=54, routed)          0.722     6.283    light1/counter_reg__0[1]
    SLICE_X7Y17          LUT1 (Prop_lut1_I0_O)        0.299     6.582 r  light1/led_mem[0][0]_i_21/O
                         net (fo=1, routed)           0.000     6.582    light1/led_mem[0][0]_i_21_n_1
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.132 r  light1/led_mem_reg[0][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.132    light1/led_mem_reg[0][0]_i_10_n_1
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.466 r  light1/led_mem_reg[0][0]_i_43/O[1]
                         net (fo=19, routed)          0.684     8.150    light1/led_mem_reg[0][0]_i_43_n_7
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.303     8.453 f  light1/led_mem[0][0]_i_25/O
                         net (fo=2, routed)           0.000     8.453    light1/led_mem[0][0]_i_25_n_1
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I1_O)      0.214     8.667 f  light1/led_mem_reg[0][0]_i_46/O
                         net (fo=1, routed)           0.706     9.373    light1/led_mem_reg[0][0]_i_46_n_1
    SLICE_X5Y21          LUT6 (Prop_lut6_I3_O)        0.297     9.670 f  light1/led_mem[0][0]_i_32/O
                         net (fo=1, routed)           0.151     9.822    light1/led_mem[0][0]_i_32_n_1
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.946 f  light1/led_mem[0][0]_i_14/O
                         net (fo=1, routed)           0.416    10.362    light1/led_mem[0][0]_i_14_n_1
    SLICE_X6Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.486 r  light1/led_mem[0][0]_i_7/O
                         net (fo=40, routed)          0.776    11.262    light1/led_mem[0][0]_i_7_n_1
    SLICE_X8Y21          LUT6 (Prop_lut6_I3_O)        0.124    11.386 r  light1/led_mem[0][7]_i_15/O
                         net (fo=1, routed)           0.282    11.668    light1/led_mem[0][7]_i_15_n_1
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124    11.792 r  light1/led_mem[0][7]_i_10/O
                         net (fo=1, routed)           0.674    12.466    light1/led_mem[0][7]_i_10_n_1
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124    12.590 r  light1/led_mem[0][7]_i_4/O
                         net (fo=2, routed)           0.415    13.005    light1/led_mem[0][7]_i_4_n_1
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.124    13.129 f  light1/led_mem[4][9]_i_2/O
                         net (fo=4, routed)           0.818    13.947    light1/led_mem[4][9]_i_2_n_1
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.124    14.071 f  light1/led_mem[0][12]_i_7/O
                         net (fo=2, routed)           0.465    14.535    light1/led_mem[0][12]_i_7_n_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.124    14.659 r  light1/led_mem[0][12]_i_3/O
                         net (fo=260, routed)         1.128    15.788    light1/led_mem[0][15]_i_1_n_1
    SLICE_X9Y1           FDRE                                         r  light1/led_mem_reg[3][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.451    14.792    light1/CLK_IBUF_BUFG
    SLICE_X9Y1           FDRE                                         r  light1/led_mem_reg[3][12]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X9Y1           FDRE (Setup_fdre_C_CE)      -0.205    14.812    light1/led_mem_reg[3][12]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -15.788    
  -------------------------------------------------------------------
                         slack                                 -0.976    

Slack (VIOLATED) :        -0.911ns  (required time - arrival time)
  Source:                 light1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_mem_reg[2][12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.654ns  (logic 3.408ns (31.987%)  route 7.246ns (68.013%))
  Logic Levels:           14  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.621     5.142    light1/CLK_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  light1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.419     5.561 f  light1/counter_reg[1]/Q
                         net (fo=54, routed)          0.722     6.283    light1/counter_reg__0[1]
    SLICE_X7Y17          LUT1 (Prop_lut1_I0_O)        0.299     6.582 r  light1/led_mem[0][0]_i_21/O
                         net (fo=1, routed)           0.000     6.582    light1/led_mem[0][0]_i_21_n_1
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.132 r  light1/led_mem_reg[0][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.132    light1/led_mem_reg[0][0]_i_10_n_1
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.466 r  light1/led_mem_reg[0][0]_i_43/O[1]
                         net (fo=19, routed)          0.684     8.150    light1/led_mem_reg[0][0]_i_43_n_7
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.303     8.453 f  light1/led_mem[0][0]_i_25/O
                         net (fo=2, routed)           0.000     8.453    light1/led_mem[0][0]_i_25_n_1
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I1_O)      0.214     8.667 f  light1/led_mem_reg[0][0]_i_46/O
                         net (fo=1, routed)           0.706     9.373    light1/led_mem_reg[0][0]_i_46_n_1
    SLICE_X5Y21          LUT6 (Prop_lut6_I3_O)        0.297     9.670 f  light1/led_mem[0][0]_i_32/O
                         net (fo=1, routed)           0.151     9.822    light1/led_mem[0][0]_i_32_n_1
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.946 f  light1/led_mem[0][0]_i_14/O
                         net (fo=1, routed)           0.416    10.362    light1/led_mem[0][0]_i_14_n_1
    SLICE_X6Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.486 r  light1/led_mem[0][0]_i_7/O
                         net (fo=40, routed)          0.776    11.262    light1/led_mem[0][0]_i_7_n_1
    SLICE_X8Y21          LUT6 (Prop_lut6_I3_O)        0.124    11.386 r  light1/led_mem[0][7]_i_15/O
                         net (fo=1, routed)           0.282    11.668    light1/led_mem[0][7]_i_15_n_1
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124    11.792 r  light1/led_mem[0][7]_i_10/O
                         net (fo=1, routed)           0.674    12.466    light1/led_mem[0][7]_i_10_n_1
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124    12.590 r  light1/led_mem[0][7]_i_4/O
                         net (fo=2, routed)           0.415    13.005    light1/led_mem[0][7]_i_4_n_1
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.124    13.129 f  light1/led_mem[4][9]_i_2/O
                         net (fo=4, routed)           0.818    13.947    light1/led_mem[4][9]_i_2_n_1
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.124    14.071 f  light1/led_mem[0][12]_i_7/O
                         net (fo=2, routed)           0.465    14.535    light1/led_mem[0][12]_i_7_n_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.124    14.659 r  light1/led_mem[0][12]_i_3/O
                         net (fo=260, routed)         1.137    15.797    light1/led_mem[0][15]_i_1_n_1
    SLICE_X5Y14          FDRE                                         r  light1/led_mem_reg[2][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.512    14.853    light1/CLK_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  light1/led_mem_reg[2][12]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y14          FDRE (Setup_fdre_C_CE)      -0.205    14.886    light1/led_mem_reg[2][12]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -15.797    
  -------------------------------------------------------------------
                         slack                                 -0.911    

Slack (VIOLATED) :        -0.911ns  (required time - arrival time)
  Source:                 light1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_mem_reg[3][9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.654ns  (logic 3.408ns (31.987%)  route 7.246ns (68.013%))
  Logic Levels:           14  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.621     5.142    light1/CLK_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  light1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.419     5.561 f  light1/counter_reg[1]/Q
                         net (fo=54, routed)          0.722     6.283    light1/counter_reg__0[1]
    SLICE_X7Y17          LUT1 (Prop_lut1_I0_O)        0.299     6.582 r  light1/led_mem[0][0]_i_21/O
                         net (fo=1, routed)           0.000     6.582    light1/led_mem[0][0]_i_21_n_1
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.132 r  light1/led_mem_reg[0][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.132    light1/led_mem_reg[0][0]_i_10_n_1
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.466 r  light1/led_mem_reg[0][0]_i_43/O[1]
                         net (fo=19, routed)          0.684     8.150    light1/led_mem_reg[0][0]_i_43_n_7
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.303     8.453 f  light1/led_mem[0][0]_i_25/O
                         net (fo=2, routed)           0.000     8.453    light1/led_mem[0][0]_i_25_n_1
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I1_O)      0.214     8.667 f  light1/led_mem_reg[0][0]_i_46/O
                         net (fo=1, routed)           0.706     9.373    light1/led_mem_reg[0][0]_i_46_n_1
    SLICE_X5Y21          LUT6 (Prop_lut6_I3_O)        0.297     9.670 f  light1/led_mem[0][0]_i_32/O
                         net (fo=1, routed)           0.151     9.822    light1/led_mem[0][0]_i_32_n_1
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.946 f  light1/led_mem[0][0]_i_14/O
                         net (fo=1, routed)           0.416    10.362    light1/led_mem[0][0]_i_14_n_1
    SLICE_X6Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.486 r  light1/led_mem[0][0]_i_7/O
                         net (fo=40, routed)          0.776    11.262    light1/led_mem[0][0]_i_7_n_1
    SLICE_X8Y21          LUT6 (Prop_lut6_I3_O)        0.124    11.386 r  light1/led_mem[0][7]_i_15/O
                         net (fo=1, routed)           0.282    11.668    light1/led_mem[0][7]_i_15_n_1
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124    11.792 r  light1/led_mem[0][7]_i_10/O
                         net (fo=1, routed)           0.674    12.466    light1/led_mem[0][7]_i_10_n_1
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124    12.590 r  light1/led_mem[0][7]_i_4/O
                         net (fo=2, routed)           0.415    13.005    light1/led_mem[0][7]_i_4_n_1
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.124    13.129 f  light1/led_mem[4][9]_i_2/O
                         net (fo=4, routed)           0.818    13.947    light1/led_mem[4][9]_i_2_n_1
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.124    14.071 f  light1/led_mem[0][12]_i_7/O
                         net (fo=2, routed)           0.465    14.535    light1/led_mem[0][12]_i_7_n_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.124    14.659 r  light1/led_mem[0][12]_i_3/O
                         net (fo=260, routed)         1.137    15.797    light1/led_mem[0][15]_i_1_n_1
    SLICE_X5Y14          FDRE                                         r  light1/led_mem_reg[3][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        1.512    14.853    light1/CLK_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  light1/led_mem_reg[3][9]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y14          FDRE (Setup_fdre_C_CE)      -0.205    14.886    light1/led_mem_reg[3][9]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -15.797    
  -------------------------------------------------------------------
                         slack                                 -0.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 button_right/writeclk/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_right/writeclk/SLOWCLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.494%)  route 0.138ns (42.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.646     1.530    button_right/writeclk/CLK_IBUF_BUFG
    SLICE_X55Y106        FDRE                                         r  button_right/writeclk/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y106        FDRE (Prop_fdre_C_Q)         0.141     1.671 r  button_right/writeclk/count_reg[14]/Q
                         net (fo=4, routed)           0.138     1.808    button_right/writeclk/count_reg[14]
    SLICE_X56Y105        LUT6 (Prop_lut6_I2_O)        0.045     1.853 r  button_right/writeclk/SLOWCLOCK_i_1__68/O
                         net (fo=1, routed)           0.000     1.853    button_right/writeclk/SLOWCLOCK_i_1__68_n_1
    SLICE_X56Y105        FDRE                                         r  button_right/writeclk/SLOWCLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.919     2.047    button_right/writeclk/CLK_IBUF_BUFG
    SLICE_X56Y105        FDRE                                         r  button_right/writeclk/SLOWCLOCK_reg/C
                         clock pessimism             -0.482     1.565    
    SLICE_X56Y105        FDRE (Hold_fdre_C_D)         0.120     1.685    button_right/writeclk/SLOWCLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 playback_right/clkx_adjuster/clk2/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playback_right/clkx_adjuster/clk2/SLOWCLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.756%)  route 0.125ns (40.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.584     1.467    playback_right/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X58Y28         FDRE                                         r  playback_right/clkx_adjuster/clk2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  playback_right/clkx_adjuster/clk2/count_reg[14]/Q
                         net (fo=4, routed)           0.125     1.733    playback_right/clkx_adjuster/clk2/count_reg[14]
    SLICE_X60Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.778 r  playback_right/clkx_adjuster/clk2/SLOWCLOCK_i_1__59/O
                         net (fo=1, routed)           0.000     1.778    playback_right/clkx_adjuster/clk2/SLOWCLOCK_i_1__59_n_1
    SLICE_X60Y27         FDRE                                         r  playback_right/clkx_adjuster/clk2/SLOWCLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.851     1.978    playback_right/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  playback_right/clkx_adjuster/clk2/SLOWCLOCK_reg/C
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y27         FDRE (Hold_fdre_C_D)         0.120     1.600    playback_right/clkx_adjuster/clk2/SLOWCLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 light1/counter3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/counter3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.673%)  route 0.106ns (36.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.589     1.472    light1/CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  light1/counter3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  light1/counter3_reg[2]/Q
                         net (fo=161, routed)         0.106     1.719    light1/counter3_reg__0[2]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.045     1.764 r  light1/counter3[5]_i_1/O
                         net (fo=1, routed)           0.000     1.764    light1/p_0_in__0[5]
    SLICE_X0Y17          FDRE                                         r  light1/counter3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.858     1.985    light1/CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  light1/counter3_reg[5]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.091     1.576    light1/counter3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 button_left/writeclk/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_left/writeclk/SLOWCLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.000%)  route 0.135ns (42.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.643     1.527    button_left/writeclk/CLK_IBUF_BUFG
    SLICE_X57Y112        FDRE                                         r  button_left/writeclk/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y112        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  button_left/writeclk/count_reg[14]/Q
                         net (fo=4, routed)           0.135     1.802    button_left/writeclk/count_reg[14]
    SLICE_X55Y111        LUT6 (Prop_lut6_I2_O)        0.045     1.847 r  button_left/writeclk/SLOWCLOCK_i_1__66/O
                         net (fo=1, routed)           0.000     1.847    button_left/writeclk/SLOWCLOCK_i_1__66_n_1
    SLICE_X55Y111        FDRE                                         r  button_left/writeclk/SLOWCLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.917     2.045    button_left/writeclk/CLK_IBUF_BUFG
    SLICE_X55Y111        FDRE                                         r  button_left/writeclk/SLOWCLOCK_reg/C
                         clock pessimism             -0.482     1.563    
    SLICE_X55Y111        FDRE (Hold_fdre_C_D)         0.091     1.654    button_left/writeclk/SLOWCLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 playback_left/clkx_adjuster/clk2/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playback_left/clkx_adjuster/clk2/SLOWCLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.684%)  route 0.136ns (42.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.593     1.476    playback_left/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  playback_left/clkx_adjuster/clk2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  playback_left/clkx_adjuster/clk2/count_reg[14]/Q
                         net (fo=4, routed)           0.136     1.754    playback_left/clkx_adjuster/clk2/count_reg[14]
    SLICE_X59Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.799 r  playback_left/clkx_adjuster/clk2/SLOWCLOCK_i_1__54/O
                         net (fo=1, routed)           0.000     1.799    playback_left/clkx_adjuster/clk2/SLOWCLOCK_i_1__54_n_1
    SLICE_X59Y38         FDRE                                         r  playback_left/clkx_adjuster/clk2/SLOWCLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.862     1.989    playback_left/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X59Y38         FDRE                                         r  playback_left/clkx_adjuster/clk2/SLOWCLOCK_reg/C
                         clock pessimism             -0.478     1.511    
    SLICE_X59Y38         FDRE (Hold_fdre_C_D)         0.091     1.602    playback_left/clkx_adjuster/clk2/SLOWCLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 piano/A3/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            piano/A3/SLOWCLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.231ns (39.334%)  route 0.356ns (60.666%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.563     1.446    piano/A3/CLK_IBUF_BUFG
    SLICE_X36Y3          FDRE                                         r  piano/A3/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  piano/A3/count_reg[14]/Q
                         net (fo=3, routed)           0.216     1.803    piano/A3/count_reg[14]
    SLICE_X34Y0          LUT5 (Prop_lut5_I2_O)        0.045     1.848 r  piano/A3/SLOWCLOCK_i_2__15/O
                         net (fo=1, routed)           0.140     1.988    piano/A3/SLOWCLOCK_i_2__15_n_1
    SLICE_X34Y0          LUT4 (Prop_lut4_I0_O)        0.045     2.033 r  piano/A3/SLOWCLOCK_i_1__14/O
                         net (fo=1, routed)           0.000     2.033    piano/A3/SLOWCLOCK_i_1__14_n_1
    SLICE_X34Y0          FDRE                                         r  piano/A3/SLOWCLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.832     1.959    piano/A3/CLK_IBUF_BUFG
    SLICE_X34Y0          FDRE                                         r  piano/A3/SLOWCLOCK_reg/C
                         clock pessimism             -0.249     1.710    
    SLICE_X34Y0          FDRE (Hold_fdre_C_D)         0.120     1.830    piano/A3/SLOWCLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 light1/led_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.016%)  route 0.124ns (39.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.556     1.439    light1/CLK_IBUF_BUFG
    SLICE_X15Y22         FDRE                                         r  light1/led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  light1/led_reg[9]/Q
                         net (fo=2, routed)           0.124     1.704    light1/led_OBUF[9]
    SLICE_X15Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.749 r  light1/led[9]_i_1/O
                         net (fo=1, routed)           0.000     1.749    light1/led[9]_i_1_n_1
    SLICE_X15Y22         FDRE                                         r  light1/led_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.823     1.950    light1/CLK_IBUF_BUFG
    SLICE_X15Y22         FDRE                                         r  light1/led_reg[9]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X15Y22         FDRE (Hold_fdre_C_D)         0.092     1.531    light1/led_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 light1/led_mem_reg[9][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_mem_reg[9][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.774%)  route 0.136ns (42.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.566     1.449    light1/CLK_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  light1/led_mem_reg[9][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  light1/led_mem_reg[9][4]/Q
                         net (fo=5, routed)           0.136     1.726    light1/led_mem_reg_n_1_[9][4]
    SLICE_X9Y6           LUT5 (Prop_lut5_I1_O)        0.045     1.771 r  light1/led_mem[9][4]_i_1/O
                         net (fo=1, routed)           0.000     1.771    light1/led_mem[9][4]_i_1_n_1
    SLICE_X9Y6           FDRE                                         r  light1/led_mem_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.836     1.963    light1/CLK_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  light1/led_mem_reg[9][4]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X9Y6           FDRE (Hold_fdre_C_D)         0.092     1.541    light1/led_mem_reg[9][4]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 light1/led_mem_reg[6][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_mem_reg[6][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.563     1.446    light1/CLK_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  light1/led_mem_reg[6][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  light1/led_mem_reg[6][11]/Q
                         net (fo=7, routed)           0.149     1.759    light1/led_mem_reg_n_1_[6][11]
    SLICE_X8Y12          LUT5 (Prop_lut5_I1_O)        0.045     1.804 r  light1/led_mem[6][11]_i_1/O
                         net (fo=1, routed)           0.000     1.804    light1/led_mem[6][11]_i_1_n_1
    SLICE_X8Y12          FDRE                                         r  light1/led_mem_reg[6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.832     1.959    light1/CLK_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  light1/led_mem_reg[6][11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X8Y12          FDRE (Hold_fdre_C_D)         0.121     1.567    light1/led_mem_reg[6][11]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 light1/led_mem_reg[9][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_mem_reg[9][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.562     1.445    light1/CLK_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  light1/led_mem_reg[9][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  light1/led_mem_reg[9][7]/Q
                         net (fo=5, routed)           0.149     1.758    light1/led_mem_reg_n_1_[9][7]
    SLICE_X8Y13          LUT5 (Prop_lut5_I1_O)        0.045     1.803 r  light1/led_mem[9][7]_i_1/O
                         net (fo=1, routed)           0.000     1.803    light1/led_mem[9][7]_i_1_n_1
    SLICE_X8Y13          FDRE                                         r  light1/led_mem_reg[9][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2828, routed)        0.831     1.958    light1/CLK_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  light1/led_mem_reg[9][7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.121     1.566    light1/led_mem_reg[9][7]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y42   delayedpitch1/clkx_adjuster/clk1/count_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y42   delayedpitch1/clkx_adjuster/clk1/count_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y35   delayedpitch1/clkx_adjuster/clk1/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y42   delayedpitch1/clkx_adjuster/clk1/count_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y42   delayedpitch1/clkx_adjuster/clk1/count_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y35   delayedpitch1/clkx_adjuster/clk1/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y36   delayedpitch1/clkx_adjuster/clk1/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y36   delayedpitch1/clkx_adjuster/clk1/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y36   delayedpitch1/clkx_adjuster/clk1/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y35   delayedpitch1/clkx_adjuster/clk1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y35   delayedpitch1/clkx_adjuster/clk1/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y36   delayedpitch1/clkx_adjuster/clk1/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y36   delayedpitch1/clkx_adjuster/clk1/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y36   delayedpitch1/clkx_adjuster/clk1/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y36   delayedpitch1/clkx_adjuster/clk1/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y37   delayedpitch1/clkx_adjuster/clk1/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y8    realtime1/clkx_adjuster/clk4/SLOWCLOCK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y37   delayedpitch1/clkx_adjuster/clk1/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   playback_right/clkx_adjuster/clk2/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y42   delayedpitch1/clkx_adjuster/clk1/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y42   delayedpitch1/clkx_adjuster/clk1/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y42   delayedpitch1/clkx_adjuster/clk1/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y42   delayedpitch1/clkx_adjuster/clk1/count_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     light1/divider_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     light1/divider_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     light1/divider_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     light1/divider_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     light1/divider_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     light1/divider_reg[18]/C



