// Seed: 1818388196
module module_0;
endmodule
module module_1 (
    output uwire id_0,
    output wor   id_1,
    output wor   id_2
);
  assign id_0 = 1;
  logic id_4[-1 : -1] = 1'h0 + -1 & id_4 ? 1 : id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    output wand id_1,
    output wor id_2,
    input supply0 id_3,
    input tri1 id_4,
    output wor id_5,
    input supply0 id_6,
    input supply1 id_7
);
  assign id_5 = -1 - id_3;
  module_0 modCall_1 ();
endmodule
