````markdown
# LSP Exam - January 30, 2015

> **CVUT FEL (ƒåVUT) - ƒåesk√© vysok√© uƒçen√≠ technick√© v Praze | Czech Technical University in Prague**
>
> üá®üá≥ [‰∏≠ÊñáÁâà](2015-01-30_Exam_CN.md) | üá¨üáß [English](2015-01-30_Exam_EN.md) | üá®üáø [ƒåe≈°tina](2015-01-30_Exam_CZ.md)

> üß† **AI-Generated Solution** - Reference analysis below

---

## Question 1: Logic Expression Simplification

**Problem**: Rewrite the logic expression F so that NOT operators only appear before variables, verify with Karnaugh map!

```
F = not ( (A or not B or not C) or ( (A or B) and not (A or not C)) )
```

### Solution Steps

1. Apply De Morgan's law: `not(X or Y) = not X and not Y`
2. Simplify step by step...

```
F = not(A or BÃÑ or CÃÑ) and not((A or B) and not(A or CÃÑ))
  = ƒÄ¬∑B¬∑C and (not(A or B) or (A or CÃÑ))
  = ƒÄ¬∑B¬∑C and ((ƒÄ¬∑BÃÑ) or A or CÃÑ)
```

Continue simplifying to get the final result...

### Karnaugh Map Verification

| F | C=0 | C=1 |
|---|-----|-----|
| AB=00 | | |
| AB=01 | | |
| AB=11 | | |
| AB=10 | | |

---

## Question 2: RS Latch Circuit Simulation ‚≠êFrequently Tested

**Problem**: Given inputs A, B, C values at times t0, t1, t2, t3 as shown, write the Q output value.

```
A = ..0..|..1..|..1..|..1..|
B = ..0..|..0..|..0..|..1..|
C = ..1..|..1..|..0..|..0..|

t0   t1   t2   t3

Q = _____|_____|_____|_____|
```

Assume the intervals between input changes are long enough to ignore gate delays.

---

## Question 3: Shannon Expansion ‚≠êFrequently Tested

**Problem**: Decompose the function `Q=f(A,B,C,Q)` from question 2 into:

```
Q = (not Q and f0(A,B,C)) or (Q and f1(A,B,C))
```

Write the Karnaugh maps for f0 and f1.

### Solution Method
1. Set Q=0, find f0
2. Set Q=1, find f1
3. Draw Karnaugh maps

---

## Question 4: Signed/Unsigned Bit Values ‚≠êFrequently Tested

**Problem**: What is the decimal value of the 10-bit binary number `10 0000 1111`?

a) **Unsigned**: ____________________

b) **Two's-complement (signed)**: ____________________

### Answer

```
10 0000 1111 (binary)

a) Unsigned: 
   = 2^9 + 2^3 + 2^2 + 2^1 + 2^0 
   = 512 + 8 + 4 + 2 + 1 
   = 527

b) Two's-complement (signed): 
   MSB is 1, indicating negative number
   Method 1: = -2^9 + (remaining bits value)
           = -512 + 15 = -497
   
   Method 2: Invert and add 1
           01 1111 0000 + 1 = 01 1111 0001 = 497
           So the original number = -497
```

---

## Question 5: Equivalent Logic Functions ‚≠êFrequently Tested

**Problem**: Mark all logic functions that are equivalent to other functions:

```vhdl
f1 <= (A xor C) or (A and not C);
f2 <= (B or C) and (not A or B or C);
f3 <= ((C and not B) or (B and A));
f4 <= (A or C) and (not A or not C);
f5 <= (A and not B) xor (A and C);
f6 <= (A and not C) or (C and not A);
```

### Solution Method
Draw Karnaugh maps for each function:

**f1**: (A xor C) or (A and not C) = A or (A xor C) = A or CÃÑ¬∑C... 

**f4**: (A or C) and (not A or not C) = A‚äïC

**f6**: (A and not C) or (C and not A) = A‚äïC

**Conclusion**: f4 ‚â° f6 (both are A XOR C)

---

## Question 6: RS Latch Drawing ‚≠êFrequently Tested

**Problem**: Draw RS latch using only NOR gates, and draw RS latch using only NAND gates.

### NOR-type RS Latch (active-high)
```
     ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
S ‚îÄ‚îÄ‚îÄ‚î§>    NOR     ‚îú‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ Q
     ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò   ‚îÇ
            ‚îÇ          ‚îÇ
     ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê   ‚îÇ
     ‚îÇ             ‚îÇ   ‚îÇ
     ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îò
                   ‚îÇ
     ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
R ‚îÄ‚îÄ‚îÄ‚î§>    NOR     ‚îú‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ QÃÑ
     ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò   ‚îÇ
            ‚îÇ          ‚îÇ
            ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

### NAND-type RS Latch (active-low)
```
     ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
SÃÑ ‚îÄ‚îÄ‚îÄ‚î§>   NAND     ‚îú‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ Q
     ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò   ‚îÇ
            ‚îÇ          ‚îÇ
     ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê   ‚îÇ
     ‚îÇ             ‚îÇ   ‚îÇ
     ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îò
                   ‚îÇ
     ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
RÃÑ ‚îÄ‚îÄ‚îÄ‚î§>   NAND     ‚îú‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ QÃÑ
     ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò   ‚îÇ
            ‚îÇ          ‚îÇ
            ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

---

## Question 7: Asynchronous Divide-by-18 Divider Design

**Problem**: Add gates and connections to the incomplete diagram to create an asynchronous divide-by-18 divider of CLK clock signal with asynchronous reset ACLRN.

### Design Approach
- Divide-by-18 requires counting 0-17, total 18 states
- 17 in binary: 10001
- Reset all flip-flops when 17 is detected

### Key Connections
- Use 5 D flip-flops in cascade
- Use AND gate to detect state 10001
- Connect detection output to CLRN of all DFFs

---

## Question 8: VHDL Code Analysis

**Problem**: Analyze the poorly formatted VHDL code and draw the corresponding logic circuit diagram.

```vhdl
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity test20140214 is port (a, b, c, d : in std_logic; e : out std_logic); end;
architecture rtl of test20140214 is begin
process(a, b) variable z:std_logic_vector(0 to 3); begin
if b = '0' then z:=(others=>'0'); 
elsif rising_edge(a) then
  if c='1' then z:=d & z(0 to 2); 
  else z:=z(3) & z(0 to 2); 
  end if; 
end if; 
e<=z(3); 
end process; 
end rtl;
```

### Formatted Code
```vhdl
library IEEE; 
use IEEE.STD_LOGIC_1164.all;

entity test20140214 is 
    port (a, b, c, d : in std_logic; 
          e : out std_logic); 
end;

architecture rtl of test20140214 is 
begin
    process(a, b) 
        variable z: std_logic_vector(0 to 3); 
    begin
        if b = '0' then 
            z := (others => '0');     -- Async clear
        elsif rising_edge(a) then
            if c = '1' then 
                z := d & z(0 to 2);   -- Serial input d
            else 
                z := z(3) & z(0 to 2); -- Circular shift
            end if; 
        end if; 
        e <= z(3); 
    end process; 
end rtl;
```

### Functional Analysis
- **Circuit Name**: 4-bit controllable shift register
- **a**: Clock signal (rising edge triggered)
- **b**: Async clear (clears when b='0')
- **c**: Mode control
  - c='1': Serial input mode, d enters z(0)
  - c='0': Circular shift mode
- **e**: Output z(3)

---

## Knowledge Summary

| Question | Type | Difficulty |
|----------|------|------------|
| 1 | Logic expression simplification | ‚≠ê‚≠ê |
| 2 | RS latch simulation | ‚≠ê‚≠ê‚≠ê |
| 3 | Shannon expansion | ‚≠ê‚≠ê‚≠ê |
| 4 | Signed/Unsigned numbers | ‚≠ê |
| 5 | Equivalent function identification | ‚≠ê‚≠ê |
| 6 | RS latch drawing | ‚≠ê‚≠ê |
| 7 | Divider design | ‚≠ê‚≠ê‚≠ê |
| 8 | VHDL analysis | ‚≠ê‚≠ê‚≠ê |

````
