Reading OpenROAD database at '/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-48-33/43-openroad-resizertimingpostgrt/dynamic_noise_reduction.odb'…
Reading library file at '/foss/pdks/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/usr/local/lib/python3.12/dist-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 7
[INFO] Setting input delay to: 7
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   dynamic_noise_reduction
Die area:                 ( 0 0 ) ( 500000 500000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     6938
Number of terminals:      52
Number of snets:          2
Number of nets:           3306

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 298.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 106236.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 15599.
[INFO DRT-0033] via shape region query size = 7920.
[INFO DRT-0033] met2 shape region query size = 2654.
[INFO DRT-0033] via2 shape region query size = 6160.
[INFO DRT-0033] met3 shape region query size = 2676.
[INFO DRT-0033] via3 shape region query size = 6160.
[INFO DRT-0033] met4 shape region query size = 1006.
[INFO DRT-0033] via4 shape region query size = 392.
[INFO DRT-0033] met5 shape region query size = 126.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1159 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 292 unique inst patterns.
[INFO DRT-0084]   Complete 2305 groups.
#scanned instances     = 6938
#unique  instances     = 298
#stdCellGenAp          = 8675
#stdCellValidPlanarAp  = 63
#stdCellValidViaAp     = 6758
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 11457
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:22, elapsed time = 00:00:19, memory = 164.00 (MB), peak = 164.00 (MB)

[INFO DRT-0157] Number of guides:     23433

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 72 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 72 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 8628.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 6905.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 3275.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 64.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 4.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 11907 vertical wires in 2 frboxes and 6969 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 766 vertical wires in 2 frboxes and 1763 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 210.55 (MB), peak = 225.81 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 210.55 (MB), peak = 225.81 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 314.85 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 363.19 (MB).
    Completing 30% with 210 violations.
    elapsed time = 00:00:02, memory = 314.57 (MB).
    Completing 40% with 210 violations.
    elapsed time = 00:00:04, memory = 423.61 (MB).
    Completing 50% with 210 violations.
    elapsed time = 00:00:05, memory = 412.34 (MB).
    Completing 60% with 485 violations.
    elapsed time = 00:00:06, memory = 421.25 (MB).
    Completing 70% with 485 violations.
    elapsed time = 00:00:07, memory = 428.20 (MB).
    Completing 80% with 684 violations.
    elapsed time = 00:00:09, memory = 431.55 (MB).
    Completing 90% with 684 violations.
    elapsed time = 00:00:10, memory = 452.18 (MB).
    Completing 100% with 934 violations.
    elapsed time = 00:00:12, memory = 439.35 (MB).
[INFO DRT-0199]   Number of violations = 1047.
Viol/Layer         li1   mcon   met1   met2   met3
Cut Spacing          0      3      0      0      0
Metal Spacing       37      0    246     18     14
Min Hole             0      0      4      0      0
Recheck              0      0     91     22      0
Short                0      0    593     19      0
[INFO DRT-0267] cpu time = 00:01:18, elapsed time = 00:00:13, memory = 771.93 (MB), peak = 771.93 (MB)
Total wire length = 114472 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 59081 um.
Total wire length on LAYER met2 = 52806 um.
Total wire length on LAYER met3 = 2121 um.
Total wire length on LAYER met4 = 463 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22232.
Up-via summary (total 22232):

------------------------
 FR_MASTERSLICE        0
            li1    11458
           met1    10674
           met2       92
           met3        8
           met4        0
------------------------
                   22232


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1047 violations.
    elapsed time = 00:00:00, memory = 775.02 (MB).
    Completing 20% with 1047 violations.
    elapsed time = 00:00:02, memory = 776.05 (MB).
    Completing 30% with 910 violations.
    elapsed time = 00:00:03, memory = 776.05 (MB).
    Completing 40% with 910 violations.
    elapsed time = 00:00:04, memory = 812.39 (MB).
    Completing 50% with 910 violations.
    elapsed time = 00:00:05, memory = 813.68 (MB).
    Completing 60% with 785 violations.
    elapsed time = 00:00:06, memory = 780.45 (MB).
    Completing 70% with 785 violations.
    elapsed time = 00:00:07, memory = 789.98 (MB).
    Completing 80% with 618 violations.
    elapsed time = 00:00:08, memory = 790.24 (MB).
    Completing 90% with 618 violations.
    elapsed time = 00:00:10, memory = 791.53 (MB).
    Completing 100% with 469 violations.
    elapsed time = 00:00:12, memory = 792.05 (MB).
[INFO DRT-0199]   Number of violations = 469.
Viol/Layer        met1   met2
Metal Spacing      129      9
Short              326      5
[INFO DRT-0267] cpu time = 00:01:13, elapsed time = 00:00:12, memory = 794.88 (MB), peak = 813.68 (MB)
Total wire length = 114055 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 58816 um.
Total wire length on LAYER met2 = 52608 um.
Total wire length on LAYER met3 = 2159 um.
Total wire length on LAYER met4 = 470 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22149.
Up-via summary (total 22149):

------------------------
 FR_MASTERSLICE        0
            li1    11451
           met1    10598
           met2       92
           met3        8
           met4        0
------------------------
                   22149


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 469 violations.
    elapsed time = 00:00:00, memory = 794.88 (MB).
    Completing 20% with 469 violations.
    elapsed time = 00:00:01, memory = 798.49 (MB).
    Completing 30% with 417 violations.
    elapsed time = 00:00:02, memory = 801.58 (MB).
    Completing 40% with 417 violations.
    elapsed time = 00:00:03, memory = 802.61 (MB).
    Completing 50% with 417 violations.
    elapsed time = 00:00:04, memory = 802.61 (MB).
    Completing 60% with 356 violations.
    elapsed time = 00:00:05, memory = 802.61 (MB).
    Completing 70% with 356 violations.
    elapsed time = 00:00:06, memory = 802.61 (MB).
    Completing 80% with 374 violations.
    elapsed time = 00:00:07, memory = 803.13 (MB).
    Completing 90% with 374 violations.
    elapsed time = 00:00:08, memory = 803.13 (MB).
    Completing 100% with 340 violations.
    elapsed time = 00:00:10, memory = 803.13 (MB).
[INFO DRT-0199]   Number of violations = 340.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     99      6
Short                0    234      0
[INFO DRT-0267] cpu time = 00:01:04, elapsed time = 00:00:11, memory = 803.13 (MB), peak = 813.68 (MB)
Total wire length = 114002 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 58662 um.
Total wire length on LAYER met2 = 52728 um.
Total wire length on LAYER met3 = 2147 um.
Total wire length on LAYER met4 = 464 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22161.
Up-via summary (total 22161):

------------------------
 FR_MASTERSLICE        0
            li1    11451
           met1    10608
           met2       94
           met3        8
           met4        0
------------------------
                   22161


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 340 violations.
    elapsed time = 00:00:00, memory = 803.13 (MB).
    Completing 20% with 340 violations.
    elapsed time = 00:00:00, memory = 803.39 (MB).
    Completing 30% with 260 violations.
    elapsed time = 00:00:01, memory = 803.39 (MB).
    Completing 40% with 260 violations.
    elapsed time = 00:00:01, memory = 803.39 (MB).
    Completing 50% with 260 violations.
    elapsed time = 00:00:02, memory = 804.42 (MB).
    Completing 60% with 134 violations.
    elapsed time = 00:00:03, memory = 805.19 (MB).
    Completing 70% with 134 violations.
    elapsed time = 00:00:03, memory = 805.19 (MB).
    Completing 80% with 83 violations.
    elapsed time = 00:00:04, memory = 805.19 (MB).
    Completing 90% with 83 violations.
    elapsed time = 00:00:04, memory = 805.19 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:07, memory = 806.48 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer        met1
Metal Spacing        2
Short                8
[INFO DRT-0267] cpu time = 00:00:32, elapsed time = 00:00:07, memory = 806.48 (MB), peak = 813.68 (MB)
Total wire length = 113945 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 58054 um.
Total wire length on LAYER met2 = 52828 um.
Total wire length on LAYER met3 = 2597 um.
Total wire length on LAYER met4 = 464 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22364.
Up-via summary (total 22364):

------------------------
 FR_MASTERSLICE        0
            li1    11451
           met1    10729
           met2      176
           met3        8
           met4        0
------------------------
                   22364


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 806.48 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 806.48 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 806.48 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 806.48 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 806.48 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 806.48 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 806.48 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 806.48 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 806.48 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 806.48 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 806.48 (MB), peak = 813.68 (MB)
Total wire length = 113944 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 58032 um.
Total wire length on LAYER met2 = 52829 um.
Total wire length on LAYER met3 = 2617 um.
Total wire length on LAYER met4 = 464 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22367.
Up-via summary (total 22367):

------------------------
 FR_MASTERSLICE        0
            li1    11451
           met1    10729
           met2      179
           met3        8
           met4        0
------------------------
                   22367


[INFO DRT-0198] Complete detail routing.
Total wire length = 113944 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 58032 um.
Total wire length on LAYER met2 = 52829 um.
Total wire length on LAYER met3 = 2617 um.
Total wire length on LAYER met4 = 464 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22367.
Up-via summary (total 22367):

------------------------
 FR_MASTERSLICE        0
            li1    11451
           met1    10729
           met2      179
           met3        8
           met4        0
------------------------
                   22367


[INFO DRT-0267] cpu time = 00:04:10, elapsed time = 00:00:44, memory = 806.48 (MB), peak = 813.68 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               350    1313.76
  Tap cell                               3274    4096.43
  Antenna cell                             41     102.60
  Clock buffer                              4      88.84
  Timing Repair Buffer                    275    1724.15
  Inverter                                 62     262.75
  Sequential cell                          16     424.16
  Multi-Input combinational cell         2916   21623.24
  Total                                  6938   29635.92
Writing OpenROAD database to '/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-48-33/45-openroad-detailedrouting/dynamic_noise_reduction.odb'…
Writing netlist to '/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-48-33/45-openroad-detailedrouting/dynamic_noise_reduction.nl.v'…
Writing powered netlist to '/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-48-33/45-openroad-detailedrouting/dynamic_noise_reduction.pnl.v'…
Writing layout to '/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-48-33/45-openroad-detailedrouting/dynamic_noise_reduction.def'…
Writing timing constraints to '/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-48-33/45-openroad-detailedrouting/dynamic_noise_reduction.sdc'…
