/*
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * File:    monterey_cpri.c
 * Purpose: Maintains all the debug information for cpri
 *          feature for Monterey.
*/

#include <appl/diag/techsupport.h>
#include <soc/mcm/allenum.h>

extern char * techsupport_cpri_diag_cmdlist[];
extern char * techsupport_cpri_sw_dump_cmdlist[];

/* "cpri" feature's diag command list valid only for Monterey */
char * techsupport_cpri_monterey_diag_cmdlist[] = {
     "ps",
     "phy info",
     "show pmap",
     NULL /* Must be the last element in this structure */
};

#ifndef BCM_SW_STATE_DUMP_DISABLE
/* "cpri" feature's software dump command list valid only for Monterey */
char * techsupport_cpri_monterey_sw_dump_cmdlist[] = {
    NULL /* Must be the last element in this structure */
};
#endif /* BCM_SW_STATE_DUMP_DISABLE */


/* Structure that maintains memory list for
 * "cpri" feature for Monterey chipset. */
static soc_mem_t techsupport_cpri_monterey_memory_table_list[] = {
    CPRI_DECAP_DATA_0m,
    CPRI_DECAP_DATA_1m,
    CPRI_DECAP_DATA_2m,
    CPRI_DECAP_DATA_3m,
    CPRI_DECAP_QUEUE_STS_0m,
    CPRI_DECAP_QUEUE_STS_1m,
    CPRI_DECAP_QUEUE_STS_2m,
    CPRI_DECAP_QUEUE_STS_3m,
    CPRI_DECAP_QUEUE_STATS_0m,
    CPRI_DECAP_QUEUE_STATS_1m,
    CPRI_DECAP_QUEUE_STATS_2m,
    CPRI_DECAP_QUEUE_STATS_3m,
    CPRI_DECAP_ULAW_LUT_0m,
    CPRI_DECAP_ULAW_LUT_1m,
    CPRI_DECAP_ULAW_LUT_2m,
    CPRI_DECAP_ULAW_LUT_3m,
    CPRI_BFA_TAB0_CFG_0m,
    CPRI_BFA_TAB0_CFG_1m,
    CPRI_BFA_TAB0_CFG_2m,
    CPRI_BFA_TAB0_CFG_3m,
    CPRI_BFA_TAB1_CFG_0m,
    CPRI_BFA_TAB1_CFG_1m,
    CPRI_BFA_TAB1_CFG_2m,
    CPRI_BFA_TAB1_CFG_3m,
    CPRI_CA_MAP_TAB_CFG_0m,
    CPRI_CA_MAP_TAB_CFG_1m,
    CPRI_CA_MAP_TAB_CFG_2m,
    CPRI_CA_MAP_TAB_CFG_3m,
    CPRI_CA_PAY_TAB_CFG_0m,
    CPRI_CA_PAY_TAB_CFG_1m,
    CPRI_CA_PAY_TAB_CFG_2m,
    CPRI_CA_PAY_TAB_CFG_3m,
    CPRI_CA_MAP_STATE_TAB_STS_0m,
    CPRI_CA_MAP_STATE_TAB_STS_1m,
    CPRI_CA_MAP_STATE_TAB_STS_2m,
    CPRI_CA_MAP_STATE_TAB_STS_3m,
    CPRI_IQU_BUFFER_STS_0m,
    CPRI_IQU_BUFFER_STS_1m,
    CPRI_IQU_BUFFER_STS_2m,
    CPRI_IQU_BUFFER_STS_3m,
    CPRI_IQU_STATE_STS_0m,
    CPRI_IQU_STATE_STS_1m,
    CPRI_IQU_STATE_STS_2m,
    CPRI_IQU_STATE_STS_3m,
    CPRI_DECAP_FLOWID_QUE_LOOKUP_0m,
    CPRI_DECAP_FLOWID_QUE_LOOKUP_1m,
    CPRI_DECAP_FLOWID_QUE_LOOKUP_2m,
    CPRI_DECAP_FLOWID_QUE_LOOKUP_3m,
    CPRI_DECAP_FLOW_CONTROL_0m,
    CPRI_DECAP_FLOW_CONTROL_1m,
    CPRI_DECAP_FLOW_CONTROL_2m,
    CPRI_DECAP_FLOW_CONTROL_3m,
    CPRI_DECAP_CLS_TO_QUEUE_LOOKUP_0m,
    CPRI_DECAP_CLS_TO_QUEUE_LOOKUP_1m,
    CPRI_DECAP_CLS_TO_QUEUE_LOOKUP_2m,
    CPRI_DECAP_CLS_TO_QUEUE_LOOKUP_3m,
    CPRI_DECAP_QUE_NUM_TO_ORDERING_INDEX_0m,
    CPRI_DECAP_QUE_NUM_TO_ORDERING_INDEX_1m,
    CPRI_DECAP_QUE_NUM_TO_ORDERING_INDEX_2m,
    CPRI_DECAP_QUE_NUM_TO_ORDERING_INDEX_3m,
    CPRI_DECAP_ORDERING_INFO_TAB_0m,
    CPRI_DECAP_ORDERING_INFO_TAB_1m,
    CPRI_DECAP_ORDERING_INFO_TAB_2m,
    CPRI_DECAP_ORDERING_INFO_TAB_3m,
    CPRI_DECAP_ORDERING_SEQOFF_TAB_0m,
    CPRI_DECAP_ORDERING_SEQOFF_TAB_1m,
    CPRI_DECAP_ORDERING_SEQOFF_TAB_2m,
    CPRI_DECAP_ORDERING_SEQOFF_TAB_3m,
    CPRI_CWA_VSD_CTRL_FLOW_BUFFER0_STS_0m,
    CPRI_CWA_VSD_CTRL_FLOW_BUFFER0_STS_1m,
    CPRI_CWA_VSD_CTRL_FLOW_BUFFER0_STS_2m,
    CPRI_CWA_VSD_CTRL_FLOW_BUFFER0_STS_3m,
    CPRI_CWA_VSD_CTRL_FLOW_BUFFER1_STS_0m,
    CPRI_CWA_VSD_CTRL_FLOW_BUFFER1_STS_1m,
    CPRI_CWA_VSD_CTRL_FLOW_BUFFER1_STS_2m,
    CPRI_CWA_VSD_CTRL_FLOW_BUFFER1_STS_3m,
    CPRI_CWA_VSD_CTRL_CONFIG_CFG_0m,
    CPRI_CWA_VSD_CTRL_CONFIG_CFG_1m,
    CPRI_CWA_VSD_CTRL_CONFIG_CFG_2m,
    CPRI_CWA_VSD_CTRL_CONFIG_CFG_3m,
    CPRI_CWA_VSD_CTRL_FLOWID_MAP_TAB_CFG_0m,
    CPRI_CWA_VSD_CTRL_FLOWID_MAP_TAB_CFG_1m,
    CPRI_CWA_VSD_CTRL_FLOWID_MAP_TAB_CFG_2m,
    CPRI_CWA_VSD_CTRL_FLOWID_MAP_TAB_CFG_3m,
    CPRI_CWA_VSD_CTRL_GRP_CFG_TAB_CFG_0m,
    CPRI_CWA_VSD_CTRL_GRP_CFG_TAB_CFG_1m,
    CPRI_CWA_VSD_CTRL_GRP_CFG_TAB_CFG_2m,
    CPRI_CWA_VSD_CTRL_GRP_CFG_TAB_CFG_3m,
    CPRI_CWA_VSD_CTRL_GRP_ASSIGN_CFG_TAB_CFG_0m,
    CPRI_CWA_VSD_CTRL_GRP_ASSIGN_CFG_TAB_CFG_1m,
    CPRI_CWA_VSD_CTRL_GRP_ASSIGN_CFG_TAB_CFG_2m,
    CPRI_CWA_VSD_CTRL_GRP_ASSIGN_CFG_TAB_CFG_3m,
    CPRI_CWA_VSD_RAW_LOC_TAB_CFG_0m,
    CPRI_CWA_VSD_RAW_LOC_TAB_CFG_1m,
    CPRI_CWA_VSD_RAW_LOC_TAB_CFG_2m,
    CPRI_CWA_VSD_RAW_LOC_TAB_CFG_3m,
    CPRI_CWA_VSD_RAW_MAP_TAB_CFG_0m,
    CPRI_CWA_VSD_RAW_MAP_TAB_CFG_1m,
    CPRI_CWA_VSD_RAW_MAP_TAB_CFG_2m,
    CPRI_CWA_VSD_RAW_MAP_TAB_CFG_3m,
    CPRI_CWA_GCW_CFG_TAB_CFG_0m,
    CPRI_CWA_GCW_CFG_TAB_CFG_1m,
    CPRI_CWA_GCW_CFG_TAB_CFG_2m,
    CPRI_CWA_GCW_CFG_TAB_CFG_3m,
    CPRI_CWA_GCW_REGS_CFG_0m,
    CPRI_CWA_GCW_REGS_CFG_1m,
    CPRI_CWA_GCW_REGS_CFG_2m,
    CPRI_CWA_GCW_REGS_CFG_3m,
    CPRI_DECAP_COMP_TAB_0m,
    CPRI_DECAP_COMP_TAB_1m,
    CPRI_DECAP_COMP_TAB_2m,
    CPRI_DECAP_COMP_TAB_3m,


    CPRI_ENCAP_DATA_0m,
    CPRI_ENCAP_DATA_1m,
    CPRI_ENCAP_DATA_2m,
    CPRI_ENCAP_DATA_3m,
    CPRI_ENCAP_QUEUE_STS_0m,
    CPRI_ENCAP_QUEUE_STS_1m,
    CPRI_ENCAP_QUEUE_STS_2m,
    CPRI_ENCAP_QUEUE_STS_3m,
    CPRI_ENCAP_QUEUE_STATS_0m,
    CPRI_ENCAP_QUEUE_STATS_1m,
    CPRI_ENCAP_QUEUE_STATS_2m,
    CPRI_ENCAP_QUEUE_STATS_3m,
    CPRI_BFP_TAB0_CFG_0m,
    CPRI_BFP_TAB0_CFG_1m,
    CPRI_BFP_TAB0_CFG_2m,
    CPRI_BFP_TAB0_CFG_3m,
    CPRI_BFP_TAB1_CFG_0m,
    CPRI_BFP_TAB1_CFG_1m,
    CPRI_BFP_TAB1_CFG_2m,
    CPRI_BFP_TAB1_CFG_3m,
    CPRI_CPRSR_MAP_TAB_CFG_0m,
    CPRI_CPRSR_MAP_TAB_CFG_1m,
    CPRI_CPRSR_MAP_TAB_CFG_2m,
    CPRI_CPRSR_MAP_TAB_CFG_3m,
    CPRI_CPRSR_IQ_PK_BUFF_CFG_0m,
    CPRI_CPRSR_IQ_PK_BUFF_CFG_1m,
    CPRI_CPRSR_IQ_PK_BUFF_CFG_2m,
    CPRI_CPRSR_IQ_PK_BUFF_CFG_3m,
    CPRI_CPRSR_MAP_STATE_TAB_STS_0m,
    CPRI_CPRSR_MAP_STATE_TAB_STS_1m,
    CPRI_CPRSR_MAP_STATE_TAB_STS_2m,
    CPRI_CPRSR_MAP_STATE_TAB_STS_3m,
    CPRI_IQ_PK_BUFF_AXC_PLD_STS_0m,
    CPRI_IQ_PK_BUFF_AXC_PLD_STS_1m,
    CPRI_IQ_PK_BUFF_AXC_PLD_STS_2m,
    CPRI_IQ_PK_BUFF_AXC_PLD_STS_3m,
    CPRI_IQ_PK_BUFF_AXC_STATE_STS_0m,
    CPRI_IQ_PK_BUFF_AXC_STATE_STS_1m,
    CPRI_IQ_PK_BUFF_AXC_STATE_STS_2m,
    CPRI_IQ_PK_BUFF_AXC_STATE_STS_3m,
    CPRI_VSDCTRL_CFLW_BUF_TAB_STS_0m,
    CPRI_VSDCTRL_CFLW_BUF_TAB_STS_1m,
    CPRI_VSDCTRL_CFLW_BUF_TAB_STS_2m,
    CPRI_VSDCTRL_CFLW_BUF_TAB_STS_3m,
    CPRI_VSDCTRL_CFLW_PGC_TAB_CFG_0m,
    CPRI_VSDCTRL_CFLW_PGC_TAB_CFG_1m,
    CPRI_VSDCTRL_CFLW_PGC_TAB_CFG_2m,
    CPRI_VSDCTRL_CFLW_PGC_TAB_CFG_3m,
    CPRI_VSDCTRL_NUM_SEC_TAB_CFG_0m,
    CPRI_VSDCTRL_NUM_SEC_TAB_CFG_1m,
    CPRI_VSDCTRL_NUM_SEC_TAB_CFG_2m,
    CPRI_VSDCTRL_NUM_SEC_TAB_CFG_3m,
    CPRI_VSDCTRL_GRP_STT_TAB_STS_0m,
    CPRI_VSDCTRL_GRP_STT_TAB_STS_1m,
    CPRI_VSDCTRL_GRP_STT_TAB_STS_2m,
    CPRI_VSDCTRL_GRP_STT_TAB_STS_3m,
    CPRI_VSDCTRL_GRP_CFG_TAB_CFG_0m,
    CPRI_VSDCTRL_GRP_CFG_TAB_CFG_1m,
    CPRI_VSDCTRL_GRP_CFG_TAB_CFG_2m,
    CPRI_VSDCTRL_GRP_CFG_TAB_CFG_3m,
    CPRI_VSDCTRL_GRP_ASSIGN_TAB_CFG_0m,
    CPRI_VSDCTRL_GRP_ASSIGN_TAB_CFG_1m,
    CPRI_VSDCTRL_GRP_ASSIGN_TAB_CFG_2m,
    CPRI_VSDCTRL_GRP_ASSIGN_TAB_CFG_3m,
    CPRI_VSDRAW_LOC_TAB_CFG_0m,
    CPRI_VSDRAW_LOC_TAB_CFG_1m,
    CPRI_VSDRAW_LOC_TAB_CFG_2m,
    CPRI_VSDRAW_LOC_TAB_CFG_3m,
    CPRI_VSDRAW_FLT_TAB_CFG_0m,
    CPRI_VSDRAW_FLT_TAB_CFG_1m,
    CPRI_VSDRAW_FLT_TAB_CFG_2m,
    CPRI_VSDRAW_FLT_TAB_CFG_3m,
    CPRI_VSDRAW_STATE_TAB_STS_0m,
    CPRI_VSDRAW_STATE_TAB_STS_1m,
    CPRI_VSDRAW_STATE_TAB_STS_2m,
    CPRI_VSDRAW_STATE_TAB_STS_3m,
    CPRI_GCW_CFG_TAB_CFG_0m,
    CPRI_GCW_CFG_TAB_CFG_1m,
    CPRI_GCW_CFG_TAB_CFG_2m,
    CPRI_GCW_CFG_TAB_CFG_3m,
    CPRI_HDR_CMP_TAB_CFG_0m,
    CPRI_HDR_CMP_TAB_CFG_1m,
    CPRI_HDR_CMP_TAB_CFG_2m,
    CPRI_HDR_CMP_TAB_CFG_3m,
    CPRI_ENCAP_ORDERING_INFO_TAB_0m,
    CPRI_ENCAP_ORDERING_INFO_TAB_1m,
    CPRI_ENCAP_ORDERING_INFO_TAB_2m,
    CPRI_ENCAP_ORDERING_INFO_TAB_3m,
    CPRI_ENCAP_ORDERING_INFO_STS_0m,
    CPRI_ENCAP_ORDERING_INFO_STS_1m,
    CPRI_ENCAP_ORDERING_INFO_STS_2m,
    CPRI_ENCAP_ORDERING_INFO_STS_3m,
    CPRI_ENCAP_QUE_ETH_HDR_0m,
    CPRI_ENCAP_QUE_ETH_HDR_1m,
    CPRI_ENCAP_QUE_ETH_HDR_2m,
    CPRI_ENCAP_QUE_ETH_HDR_3m,
    CPRI_ENCAP_QUE_DA_TAB_0m,
    CPRI_ENCAP_QUE_DA_TAB_1m,
    CPRI_ENCAP_QUE_DA_TAB_2m,
    CPRI_ENCAP_QUE_DA_TAB_3m,
    CPRI_ENCAP_QUE_SA_TAB_0m,
    CPRI_ENCAP_QUE_SA_TAB_1m,
    CPRI_ENCAP_QUE_SA_TAB_2m,
    CPRI_ENCAP_QUE_SA_TAB_3m,
    CPRI_ENCAP_QUE_VLAN0_TAB_0m,
    CPRI_ENCAP_QUE_VLAN0_TAB_1m,
    CPRI_ENCAP_QUE_VLAN0_TAB_2m,
    CPRI_ENCAP_QUE_VLAN0_TAB_3m,
    CPRI_ENCAP_QUE_VLAN1_TAB_0m,
    CPRI_ENCAP_QUE_VLAN1_TAB_1m,
    CPRI_ENCAP_QUE_VLAN1_TAB_2m,
    CPRI_ENCAP_QUE_VLAN1_TAB_3m,
    CPRI_ENCAP_QUE_CTL_FLOWID_TAB_0m,
    CPRI_ENCAP_QUE_CTL_FLOWID_TAB_1m,
    CPRI_ENCAP_QUE_CTL_FLOWID_TAB_2m,
    CPRI_ENCAP_QUE_CTL_FLOWID_TAB_3m,

   INVALIDm /* Must be the last element in this structure */
};

/* Structure that maintains register list for
 * "cpri" feature for Monterey chipset. */
techsupport_reg_t techsupport_cpri_monterey_reg_list[] = {
    { TOP_CTRL_CONFIGr, register_type_global },
    { CPMPORT_CTRL_CONFIGr, register_type_global },
    { CPMPORT_SBUS_CONFIGr, register_type_global },
    { CPMPORT_TOP_LANE_CTRLr, register_type_global },
    { CPMPORT_TOP_TX_PHY_LANE_CTRL_0r, register_type_global },
    { CPMPORT_TOP_TX_PHY_LANE_CTRL_1r, register_type_global },
    { CPMPORT_TOP_TX_PHY_LANE_CTRL_2r, register_type_global },
    { CPMPORT_TOP_TX_PHY_LANE_CTRL_3r, register_type_global },
    { CPMPORT_TOP_RX_PHY_LANE_CTRL_0r, register_type_global },
    { CPMPORT_TOP_RX_PHY_LANE_CTRL_1r, register_type_global },
    { CPMPORT_TOP_RX_PHY_LANE_CTRL_2r, register_type_global },
    { CPMPORT_TOP_RX_PHY_LANE_CTRL_3r, register_type_global },
    { CPMPORT_PMD_CTRLr, register_type_global },
    { CPMPORT_PMD_STATUSr, register_type_global },
    { CPMPORT_PMD_PORT_STATUSr, register_type_global },
    { CPMPORT_PLL0_CTRL_CONFIGr, register_type_global },
    { CPMPORT_PLL1_CTRL_CONFIGr, register_type_global },


    { CPRI_FAST_CLK_CTRLr, register_type_global },
    { CPRI_CIP_CLK_CTRLr, register_type_global },
    { CPRI_CLK_CTRLr, register_type_global },
    { CPRI_RST_CTRLr, register_type_global },
    { CPRI_TX_CTRLr, register_type_global },
    { CPRI_RX_CTRLr, register_type_global },
    { CPRI_PMD_TX_RST_CTRLr, register_type_global },
    { CPRI_PMD_RX_RST_CTRLr, register_type_global },
    { CPRI_PMD_TX_CTRLr, register_type_global },
    { CPRI_PMD_RX_CTRLr, register_type_global },
    { CPRI_INTR_STATUSr, register_type_global },
    { CPRI_INTR_ENABLEr, register_type_global },
    { CPRI_TXPI_CSR_OVER_ENr, register_type_global },
    { CPRI_TXPI_CSR_OVER_VALr, register_type_global },
    { CPRI_TXPI_DATA_OUT_STSr, register_type_global },


    { CPRI_DECAP_CTRLr, register_type_global },
    { CPRI_DECAP_AGNOSTIC_MODE_CTRLr, register_type_global },
    { CPRI_DECAP_PRES_TIME_CTRLr, register_type_global },
    { CPRI_DECAP_DVT_CTRLr, register_type_global },
    { CPRI_DECAP_DROP_CNTr, register_type_global },
    { CPRI_DECAP_EP_DROP_CNTr, register_type_global },
    { CPRI_DECAP_CORRUPT_ECC_CTRLr, register_type_global },
    { CPRI_DECAP_DISABLE_ECC_CTRLr, register_type_global },
    { CPRI_DECAP_LATCH_1BIT_ERR_ADDR_CTRLr, register_type_global },
    { CPRI_DECAP_DATA_MEM_ECC_INTR_STATUSr, register_type_global },
    { CPRI_DECAP_DATA_MEM_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_DECAP_COMP_TAB_I_0_ECC_INTR_STATUSr, register_type_global },
    { CPRI_DECAP_COMP_TAB_I_0_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_DECAP_COMP_TAB_I_1_ECC_INTR_STATUSr, register_type_global },
    { CPRI_DECAP_COMP_TAB_I_1_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_DECAP_COMP_TAB_Q_0_ECC_INTR_STATUSr, register_type_global },
    { CPRI_DECAP_COMP_TAB_Q_0_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_DECAP_COMP_TAB_Q_1_ECC_INTR_STATUSr, register_type_global },
    { CPRI_DECAP_COMP_TAB_Q_1_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_DECAP_Q_CFG_ECC_INTR_STATUSr, register_type_global },
    { CPRI_DECAP_Q_CFG_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_DECAP_MEMBUF_0_ECC_INTR_STATUSr, register_type_global },
    { CPRI_DECAP_MEMBUF_0_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_DECAP_MEMBUF_1_ECC_INTR_STATUSr, register_type_global },
    { CPRI_DECAP_MEMBUF_1_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_DECAP_SEQ_OFF_ECC_INTR_STATUSr, register_type_global },
    { CPRI_DECAP_SEQ_OFF_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_DECAP_CLS_QUEUE_ECC_INTR_STATUSr, register_type_global },
    { CPRI_DECAP_CLS_QUEUE_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_DECAP_FLOWID_QUEUE_ECC_INTR_STATUSr, register_type_global },
    { CPRI_DECAP_FLOWID_QUEUE_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_DECAP_ORDERING_INFO_ECC_INTR_STATUSr, register_type_global },
    { CPRI_DECAP_ORDERING_INFO_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_DECAP_PKT_CNT_ECC_INTR_STATUSr, register_type_global },
    { CPRI_DECAP_PKT_CNT_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_DECAP_DATA_QUEUE_OVERFLOW_INTR_STATUSr, register_type_global },
    { CPRI_DECAP_DATA_QUEUE_OVERFLOW_INTR_ENABLEr, register_type_global },
    { CPRI_DECAP_DATA_QUEUE_UNDERFLOW_INTR_STATUSr, register_type_global },
    { CPRI_DECAP_DATA_QUEUE_UNDERFLOW_INTR_ENABLEr, register_type_global },
    { CPRI_DECAP_DATA_QUEUE_BUFFSIZE_INTR_STATUSr, register_type_global },
    { CPRI_DECAP_DATA_QUEUE_BUFFSIZE_INTR_ENABLEr, register_type_global },
    { CPRI_DECAP_AGNOSTIC_MODE_INTR_STATUSr, register_type_global },
    { CPRI_DECAP_AGNOSTIC_MODE_INTR_ENABLEr, register_type_global },
    { CPRI_TX_INTR_STATUSr, register_type_global },
    { CPRI_TX_INTR_ENABLEr, register_type_global },
    { CPRI_TX_OP_ERR_INTR_STATUSr, register_type_global },
    { CPRI_TX_OP_ERR_INTR_ENABLEr, register_type_global },
    { CPRI_TX_FUNC_INTR_STATUSr, register_type_global },
    { CPRI_TX_FUNC_INTR_ENABLEr, register_type_global },
    { CPRI_DECAP_STATE_STATUSr, register_type_global },
    { CPRI_TXFRM_BFA_CTRLr, register_type_global },
    { CPRI_TXFRM_GENERAL_CTRLr, register_type_global },
    { CPRI_TXFRM_DEBUG_CTRLr, register_type_global },
    { CPRI_TXFRM_TXPCS_CORRUPT_ECC_CTRLr, register_type_global },
    { CPRI_TXFRM_TXPCS_DISABLE_ECC_CTRLr, register_type_global },
    { CPRI_TXFRM_TXPCS_LATCH_1BIT_ERR_ADDR_CTRLr, register_type_global },
    { CPRI_TXFRM_BFA_MAP_TAB0_INTR_STATUSr, register_type_global },
    { CPRI_TXFRM_BFA_MAP_TAB0_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_TXFRM_BFA_MAP_TAB1_INTR_STATUSr, register_type_global },
    { CPRI_TXFRM_BFA_MAP_TAB1_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_TXFRM_CA_MAP_TAB_INTR_STATUSr, register_type_global },
    { CPRI_TXFRM_CA_MAP_TAB_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_TXFRM_CA_STATE_TAB_INTR_STATUSr, register_type_global },
    { CPRI_TXFRM_CA_STATE_TAB_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_TXFRM_CA_PAY_TAB_INTR_STATUSr, register_type_global },
    { CPRI_TXFRM_CA_PAY_TAB_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_TXFRM_IQU_STATE_INTR_STATUSr, register_type_global },
    { CPRI_TXFRM_IQU_STATE_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_TXFRM_IQU_BUFFER_INTR_STATUSr, register_type_global },
    { CPRI_TXFRM_IQU_BUFFER_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_TXFRM_CWA_GENERALr, register_type_global },
    { CPRI_TXFRM_CWA_L1r, register_type_global },
    { CPRI_TX_HDLC_CTRLr, register_type_global },
    { CPRI_TX_FAST_ETH_CTRLr, register_type_global },
    { CPRI_TXFRM_CWA_VSD_CTRL_CTRLr, register_type_global },
    { CPRI_TXFRM_CWA_VSD_CTRL_CFGr, register_type_global },
    { CPRI_TXFRM_CWA_VSD_CTRL_MASK0_CTRL0r, register_type_global },
    { CPRI_TXFRM_CWA_VSD_CTRL_MASK1_CTRL0r, register_type_global },
    { CPRI_TXFRM_CWA_VSD_CTRL_MASK0_CTRL1r, register_type_global },
    { CPRI_TXFRM_CWA_VSD_CTRL_MASK1_CTRL1r, register_type_global },
    { CPRI_TXFRM_CWA_VSD_CTRL_RSRV_MASK0_CTRL2r, register_type_global },
    { CPRI_TXFRM_CWA_VSD_CTRL_RSRV_MASK1_CTRL2r, register_type_global },
    { CPRI_TXFRM_CWA_VSD_CTRL_PACKET_SIZE_ERR_STATUSr, register_type_global },
    { CPRI_TXFRM_CWA_VSD_RAW_CTRLr, register_type_global },
    { CPRI_TXFRM_CWA_VSD_RAW_PACKET_SIZE_ERR_STATUSr, register_type_global },
    { CPRI_TXFRM_CWA_GCWr, register_type_global },
    { CPRI_TXFRM_CWA_FLOW_BUFFER0_INTR_STATUSr, register_type_global },
    { CPRI_TXFRM_CWA_FLOW_BUFFER0_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_TXFRM_CWA_FLOW_BUFFER1_INTR_STATUSr, register_type_global },
    { CPRI_TXFRM_CWA_FLOW_BUFFER1_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_TXFRM_TGEN_CFG1r, register_type_global },
    { CPRI_TXFRM_TGEN_CFG2r, register_type_global },
    { CPRI_TXFRM_TGEN_CFG3r, register_type_global },
    { CPRI_TXFRM_TGEN_CFG4r, register_type_global },
    { CPRI_TXFRM_TGEN_STATUSr, register_type_global },
    { CPRI_TXFRM_CWA_FLOW_CONFIG_INTR_STATUSr, register_type_global },
    { CPRI_TXFRM_CWA_FLOW_CONFIG_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_TXFRM_CWA_GCW_INTR_STATUSr, register_type_global },
    { CPRI_TXFRM_CWA_GCW_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_TXFRM_STOP_STATEr, register_type_global },
    { CPRI_TXFRM_STATUSr, register_type_global },
    { CPRI_TXFRM_INTR_STATUSr, register_type_global },
    { CPRI_TXFRM_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_TXPCS_TX_FIFO_INTR_STATUSr, register_type_global },
    { CPRI_TXPCS_TX_FIFO_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_TXPCS_CTRLr, register_type_global },
    { CPRI_TXPCS_STOP_STATEr, register_type_global },
    { CPRI_TXPCS_STATUSr, register_type_global },
    { CPRI_TXPCS_INTR_STATUSr, register_type_global },
    { CPRI_TXPCS_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_TXPCS_FEC_CL91_CTRLr, register_type_global },
    { CPRI_TX_1588_CTRLr, register_type_global },
    { CPRI_TX_TS_ADJ_CTRLr, register_type_global },
    { CPRI_TX_1588_CAP_INTR_STATUSr, register_type_global },
    { CPRI_TX_1588_CAP_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_TX_1588_FIFO_INTR_STATUSr, register_type_global },
    { CPRI_TX_1588_FIFO_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_TX_MEM_TEST_MODE_CTRLr, register_type_global },
    { CPRI_TXPCS_CL91_TS_CTRLr, register_type_global },
    { CPRI_DECAP_COMP_NEG_SAT_CTRLr, register_type_global },
    { CPRI_DECAP_DCOMP_NEG_SAT_CTRLr, register_type_global },
    { CPRI_DECAP_HDR_FLD_MAPPINGr, register_type_global },
    { CPRI_DECAP_HDR_FLD_MASKINGr, register_type_global },
    { CPRI_DECAP_LEN_FLD_ADJr, register_type_global },
    { CPRI_DECAP_EXD_HDR_CTRLr, register_type_global },


    { CPRI_ENCAP_TDM_CTRLr, register_type_global },
    { CPRI_ENCAP_WQ_CTRLr, register_type_global },
    { CPRI_ENCAP_VLAN_CTRLr, register_type_global },
    { CPRI_ENCAP_VLAN_QINQ_CTRLr, register_type_global },
    { CPRI_ENCAP_CRC_CTRLr, register_type_global },
    { CPRI_ENCAP_CORRUPT_ECC_CTRLr, register_type_global },
    { CPRI_ENCAP_DISABLE_ECC_CTRLr, register_type_global },
    { CPRI_ENCAP_LATCH_1BIT_ERR_ADDR_CTRLr, register_type_global },
    { CPRI_ENCAP_DATA_MEM_ECC_INTR_STATUSr, register_type_global },
    { CPRI_ENCAP_DATA_MEM_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_ENCAP_Q_CFG_ECC_INTR_STATUSr, register_type_global },
    { CPRI_ENCAP_Q_CFG_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_ENCAP_RSVD_CONTROLr, register_type_global },
    { CPRI_ENCAP_RXFRM_0_ECC_INTR_STATUSr, register_type_global },
    { CPRI_ENCAP_RXFRM_0_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_ENCAP_RXFRM_1_ECC_INTR_STATUSr, register_type_global },
    { CPRI_ENCAP_RXFRM_1_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_ENCAP_WQ_0_ECC_INTR_STATUSr, register_type_global },
    { CPRI_ENCAP_WQ_0_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_ENCAP_WQ_1_ECC_INTR_STATUSr, register_type_global },
    { CPRI_ENCAP_WQ_1_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_ENCAP_WQ_2_ECC_INTR_STATUSr, register_type_global },
    { CPRI_ENCAP_WQ_2_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_ENCAP_WQ_3_ECC_INTR_STATUSr, register_type_global },
    { CPRI_ENCAP_WQ_3_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_ENCAP_SEQ_NUM_DATA_ECC_INTR_STATUSr, register_type_global },
    { CPRI_ENCAP_SEQ_NUM_DATA_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_ENCAP_SEQ_NUM_CTL_ECC_INTR_STATUSr, register_type_global },
    { CPRI_ENCAP_SEQ_NUM_CTL_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_ENCAP_ETH_HDR_ECC_INTR_STATUSr, register_type_global },
    { CPRI_ENCAP_ETH_HDR_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_ENCAP_ORDERING_INFO_ECC_INTR_STATUSr, register_type_global },
    { CPRI_ENCAP_ORDERING_INFO_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_ENCAP_PKT_CNT_ECC_INTR_STATUSr, register_type_global },
    { CPRI_ENCAP_PKT_CNT_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_ENCAP_WQ_FIFO_CNT_STSr, register_type_global },
    { CPRI_ENCAP_DATA_QUEUE_INTR_STATUSr, register_type_global },
    { CPRI_ENCAP_DATA_QUEUE_INTR_ENABLEr, register_type_global },
    { CPRI_ENCAP_CTRL_QUEUE_INTR_STATUSr, register_type_global },
    { CPRI_ENCAP_CTRL_QUEUE_INTR_ENABLEr, register_type_global },
    { CPRI_ENCAP_GSM_TS_ERR_QUEUE_INTR_STATUSr, register_type_global },
    { CPRI_ENCAP_GSM_TS_ERR_QUEUE_INTR_ENABLEr, register_type_global },
    { CPRI_ENCAP_MISC_FIFO_INTR_STATUSr, register_type_global },
    { CPRI_ENCAP_MISC_FIFO_QUEUE_INTR_ENABLEr, register_type_global },
    { CPRI_RX_INTR_STATUSr, register_type_global },
    { CPRI_RX_INTR_ENABLEr, register_type_global },
    { CPRI_RX_OP_ERR_INTR_STATUSr, register_type_global },
    { CPRI_RX_OP_ERR_INTR_ENABLEr, register_type_global },
    { CPRI_RX_FUNC_INTR_STATUSr, register_type_global },
    { CPRI_RX_FUNC_INTR_ENABLEr, register_type_global },
    { CPRI_ENCAP_STATE_STATUSr, register_type_global },
    { CPRI_RXFRM_SCr, register_type_global },
    { CPRI_RXFRM_ENABLE_AXC_SCr, register_type_global },
    { CPRI_RXFRM_BFRM_CTRLr, register_type_global },
    { CPRI_RXFRM_STATUSr, register_type_global },
    { CPRI_RXFRM_RXPCS_CORRUPT_ECC_CTRLr, register_type_global },
    { CPRI_RXFRM_RXPCS_DISABLE_ECC_CTRLr, register_type_global },
    { CPRI_RXFRM_RXPCS_LATCH_1BIT_ERR_ADDR_CTRLr, register_type_global },
    { CPRI_MEM_TEST_MODE_CTRLr, register_type_global },
    { CPRI_RXFRM_BFRM_MAP_TAB0_INTR_STATUSr, register_type_global },
    { CPRI_RXFRM_BFRM_MAP_TAB0_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_RXFRM_BFRM_MAP_TAB1_INTR_STATUSr, register_type_global },
    { CPRI_RXFRM_BFRM_MAP_TAB1_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_RXFRM_CPRSR_MAP_TAB_INTR_STATUSr, register_type_global },
    { CPRI_RXFRM_CPRSR_MAP_TAB_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_RXFRM_CPRSR_STATE_MEM_INTR_STATUSr, register_type_global },
    { CPRI_RXFRM_CPRSR_STATE_MEM_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_RXFRM_IQ_PK_BUFF_MEM_INTR_STATUSr, register_type_global },
    { CPRI_RXFRM_IQ_PK_BUFF_MEM_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_RXFRM_IQ_PK_BUFF_AXC_STATE_MEM_INTR_STATUSr, register_type_global },
    { CPRI_RXFRM_IQ_PK_BUFF_AXC_STATE_MEM_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_RXFRM_IQ_PK_BUFF_AXC_PLD_MEM_INTR_STATUSr, register_type_global },
    { CPRI_RXFRM_IQ_PK_BUFF_AXC_PLD_MEM_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_RXFRM_CFLW_PGC_TAB_INTR_STATUSr, register_type_global },
    { CPRI_RXFRM_CFLW_PGC_TAB_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_RXFRM_CFLW_BUF_TAB_INTR_STATUSr, register_type_global },
    { CPRI_RXFRM_CFLW_BUF_TAB_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_RXPCS_EXTRACT_INTR_STATUSr, register_type_global },
    { CPRI_RXPCS_EXTRACT_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_RXPCS_FEC_DECODER_RAM1_INTR_STATUSr, register_type_global },
    { CPRI_RXPCS_FEC_DECODER_RAM1_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_RXPCS_FEC_DECODER_RAM2_INTR_STATUSr, register_type_global },
    { CPRI_RXPCS_FEC_DECODER_RAM2_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_RXFRM_CPRSR_CTRLr, register_type_global },
    { CPRI_RXFRM_VSD_CTRLr, register_type_global },
    { CPRI_RXFRM_VSD_MASK0_COPY0_CTRLr, register_type_global },
    { CPRI_RXFRM_VSD_MASK1_COPY0_CTRLr, register_type_global },
    { CPRI_RXFRM_VSD_MASK0_COPY1_CTRLr, register_type_global },
    { CPRI_RXFRM_VSD_MASK1_COPY1_CTRLr, register_type_global },
    { CPRI_RXFRM_VSD_RSRV_MASK0_CTRLr, register_type_global },
    { CPRI_RXFRM_VSD_RSRV_MASK1_CTRLr, register_type_global },
    { CPRI_RXFRM_CPRSR_STATUSr, register_type_global },
    { CPRI_RXFRM_CPRSR_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_RXPCS_CTRLr, register_type_global },
    { CPRI_RXPCS_SCr, register_type_global },

    { CPRI_RXPCS_STATUSr, register_type_global },
    { CPRI_RXPCS_STATUSr, register_type_global },
    { CPRI_RXPCS_INTR_STATUSr, register_type_global },
    { CPRI_RXPCS_INTR_ENABLEr, register_type_global },
    { CPRI_RXPCS_FSM_LATCHED_STATUSr, register_type_global },
    { CPRI_RXPCS_FSM_LIVE_STATUSr, register_type_global },
    { CPRI_RXPCS_0_CNTR_STATUSr, register_type_global },
    { CPRI_RXPCS_1_CNTR_STATUSr, register_type_global },
    { CPRI_RXPCS_2_CNTR_STATUSr, register_type_global },
    { CPRI_RX_1588_CTRLr, register_type_global },
    { CPRI_RX_TS_ADJ_CTRLr, register_type_global },
    { CPRI_RX_1588_CAP_INTR_STATUSr, register_type_global },
    { CPRI_RX_1588_CAP_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_RX_1588_FIFO_INTR_STATUSr, register_type_global },
    { CPRI_RX_1588_FIFO_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_RF_TS_CTRLr, register_type_global },
    { CPRI_ING_TS_APPROX_INCr, register_type_global },
    { CPRI_ING_PRES_TM_CTRLr, register_type_global },
    { CPRI_ING_PRES_TM_OFFSETr, register_type_global },
    { CPRI_ING_PRES_TM_STATUSr, register_type_global },
    { CPRI_RX_HDLC_CTRLr, register_type_global },
    { CPRI_RX_HDLC_FSM_STATUSr, register_type_global },
    { CPRI_HDLC_ERR_CNTR_STATUSr, register_type_global },
    { CPRI_HDLC_CNTR_STATUSr, register_type_global },
    { CPRI_RX_FAST_ETH_CTRLr, register_type_global },
    { CPRI_RX_FAST_ETH_FSM_STATUSr, register_type_global },
    { CPRI_FAST_ETH_ERR_CNTR_STATUSr, register_type_global },
    { CPRI_FAST_ETH_CNTR_STATUSr, register_type_global },
    { CPRI_RX_STATS_CNTR_0_STATUSr, register_type_global },
    { CPRI_RX_STATS_CNTR_1_STATUSr, register_type_global },
    { CPRI_RX_STATS_CNTR_2_STATUSr, register_type_global },
    { CPRI_RX_STATS_CNTR_3_STATUSr, register_type_global },
    { CPRI_RX_STATS_CNTR_4_STATUSr, register_type_global },
    { CPRI_RX_STATS_CNTR_5_STATUSr, register_type_global },
    { CPRI_RX_STATS_CNTR_6_STATUSr, register_type_global },
    { CPRI_RX_GCW_0_STATUSr, register_type_global },
    { CPRI_RX_GCW_1_STATUSr, register_type_global },
    { CPRI_RX_GCW_2_STATUSr, register_type_global },
    { CPRI_RX_GCW_3_STATUSr, register_type_global },
    { CPRI_RX_GCW_INTR_STATUSr, register_type_global },
    { CPRI_RX_GCW_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_RX_GCW_ERR_CNTR_STATUSr, register_type_global },
    { CPRI_VSDRAW_ERR_CNTR_STATUSr, register_type_global },
    { CPRI_VSD_CTRL_ERR_CNTR_STATUSr, register_type_global },
    { CPRI_RXPCS_FEC_CL91_CTRLr, register_type_global },
    { CPRI_RXPCS_FEC_0_CTRLr, register_type_global },
    { CPRI_RXPCS_FEC_1_CTRLr, register_type_global },
    { CPRI_RXPCS_FEC_2_CTRLr, register_type_global },
    { CPRI_RXPCS_FEC_3_CTRLr, register_type_global },
    { CPRI_RXPCS_FEC_4_CTRLr, register_type_global },
    { CPRI_RXPCS_CL91_TS_CTRLr, register_type_global },
    { CPRI_RXPCS_FEC_0_STATUSr, register_type_global },
    { CPRI_RXPCS_FEC_1_STATUSr, register_type_global },
    { CPRI_RXPCS_FEC_2_STATUSr, register_type_global },
    { CPRI_RXPCS_FEC_3_STATUSr, register_type_global },
    { CPRI_RXPCS_FEC_4_STATUSr, register_type_global },
    { CPRI_RXPCS_FEC_5_STATUSr, register_type_global },
    { CPRI_RXPCS_FEC_6_STATUSr, register_type_global },
    { CPRI_RXPCS_FEC_7_STATUSr, register_type_global },
    { CPRI_RXPCS_FEC_8_STATUSr, register_type_global },
    { CPRI_RXPCS_FEC_INTR_STATUSr, register_type_global },
    { CPRI_RXPCS_FEC_INTR_ENABLE_CONTROLr, register_type_global },
    { CPRI_ENCAP_HDR_FLD_MAPPINGr, register_type_global },
    { CPRI_ENCAP_LEN_FLD_ADJr, register_type_global },
    { CPRI_ENCAP_EXD_HDR_CTRLr, register_type_global },

   {INVALIDr, register_type_global } /* Must be the last element in this structure */
};

/* Structure that maintains  diag cmdlist, reg_list, mem_list  for
 * "cpri" feature for Monterey chipset. */
techsupport_data_t techsupport_cpri_monterey_data = {
    techsupport_cpri_diag_cmdlist,
    techsupport_cpri_monterey_reg_list,
    techsupport_cpri_monterey_memory_table_list,
    techsupport_cpri_monterey_diag_cmdlist
#ifndef BCM_SW_STATE_DUMP_DISABLE
    , techsupport_cpri_sw_dump_cmdlist,
    techsupport_cpri_monterey_sw_dump_cmdlist
#endif /* BCM_SW_STATE_DUMP_DISABLE */
};

