<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx_lmcx_slot_ctl1 Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>cvmx_lmcx_slot_ctl1 Union Reference</h1><!-- doxytag: class="cvmx_lmcx_slot_ctl1" -->
<p>cvmx_lmc::_slot_ctl1  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="cvmx-lmcx-defs_8h_source.html">cvmx-lmcx-defs.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a></td></tr>
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__lmcx__slot__ctl1.html#adc9e4b3f484c32046e4c32ddd3e30014">u64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1::cvmx_lmcx_slot_ctl1_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__lmcx__slot__ctl1.html#a66638f9ff507bce1f3388235f78b5331">s</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__lmcx__slot__ctl1.html#a9d049efb56faa6ddb8649363e7d8127a">cn61xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__lmcx__slot__ctl1.html#a8bf1112576d5d51d47ee51d6979b7399">cn63xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__lmcx__slot__ctl1.html#a5cfd091709aa2fc456af5663d81f8caa">cn63xxp1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__lmcx__slot__ctl1.html#a75c4010e047d1b929de9a5b148262bf3">cn66xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__lmcx__slot__ctl1.html#ac9b5f4df9ae7698c54bc9fc889b8e592">cn68xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__lmcx__slot__ctl1.html#a82f93b336200e9a3a8ce0cee16ad1a54">cn68xxp1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__lmcx__slot__ctl1.html#a4df83f3565a1cbf7562c1040b3342fc9">cn70xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__lmcx__slot__ctl1.html#a806772073ea34e6e59820b7e6e4c1a52">cn70xxp1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__lmcx__slot__ctl1.html#a87926698c6a8990838903bbd044a27b7">cn73xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__lmcx__slot__ctl1.html#a3ea93ab5b748e929509e48b46d568378">cn78xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__lmcx__slot__ctl1.html#abb5f9934224be87959520e2210be87b3">cn78xxp1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__lmcx__slot__ctl1.html#aacdebf1b7792c621756e180869f6f611">cnf71xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__lmcx__slot__ctl1.html#a57599afe48a67e3dba2e65f342dd0053">cnf75xx</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>cvmx_lmc::_slot_ctl1 </p>
<p>This register is an assortment of control fields needed by the memory controller. If software has not previously written to this register (since the last DRESET), hardware updates the fields in this register to the minimum allowed value when any of <a class="el" href="cvmx-ocla_8h.html#ab1524b0c8e1b468e73bd7e73d7748c69af38acff86917be7a6a805c9238d79ad0">LMC()</a>_RLEVEL_RANK(), <a class="el" href="cvmx-ocla_8h.html#ab1524b0c8e1b468e73bd7e73d7748c69af38acff86917be7a6a805c9238d79ad0">LMC()</a>_WLEVEL_RANK(), <a class="el" href="cvmx-ocla_8h.html#ab1524b0c8e1b468e73bd7e73d7748c69af38acff86917be7a6a805c9238d79ad0">LMC()</a>_CONTROL and <a class="el" href="cvmx-ocla_8h.html#ab1524b0c8e1b468e73bd7e73d7748c69af38acff86917be7a6a805c9238d79ad0">LMC()</a>_MODEREG_PARAMS0 change. Ideally, only read this register after LMC has been initialized and <a class="el" href="cvmx-ocla_8h.html#ab1524b0c8e1b468e73bd7e73d7748c69af38acff86917be7a6a805c9238d79ad0">LMC()</a>_RLEVEL_RANK(), <a class="el" href="cvmx-ocla_8h.html#ab1524b0c8e1b468e73bd7e73d7748c69af38acff86917be7a6a805c9238d79ad0">LMC()</a>_WLEVEL_RANK() have valid data.</p>
<p>The interpretation of the fields in this CSR depends on LMC(0)_CONFIG[DDR2T]:</p>
<p>* If <a class="el" href="cvmx-ocla_8h.html#ab1524b0c8e1b468e73bd7e73d7748c69af38acff86917be7a6a805c9238d79ad0">LMC()</a>_CONFIG[DDR2T]=1, (FieldValue + 4) is the minimum CK cycles between when the DRAM part registers CAS commands of the first and second types from different cache blocks.</p>
<p>* If <a class="el" href="cvmx-ocla_8h.html#ab1524b0c8e1b468e73bd7e73d7748c69af38acff86917be7a6a805c9238d79ad0">LMC()</a>_CONFIG[DDR2T]=0, (FieldValue + 3) is the minimum CK cycles between when the DRAM part registers CAS commands of the first and second types from different cache blocks. FieldValue = 0 is always illegal in this case.</p>
<p>The hardware-calculated minimums for these fields are shown in LMC(0)_SLOT_CTL1 Hardware- Calculated Minimums. </p>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a9d049efb56faa6ddb8649363e7d8127a"></a><!-- doxytag: member="cvmx_lmcx_slot_ctl1::cn61xx" ref="a9d049efb56faa6ddb8649363e7d8127a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a> <a class="el" href="unioncvmx__lmcx__slot__ctl1.html#a9d049efb56faa6ddb8649363e7d8127a">cvmx_lmcx_slot_ctl1::cn61xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8bf1112576d5d51d47ee51d6979b7399"></a><!-- doxytag: member="cvmx_lmcx_slot_ctl1::cn63xx" ref="a8bf1112576d5d51d47ee51d6979b7399" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a> <a class="el" href="unioncvmx__lmcx__slot__ctl1.html#a8bf1112576d5d51d47ee51d6979b7399">cvmx_lmcx_slot_ctl1::cn63xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5cfd091709aa2fc456af5663d81f8caa"></a><!-- doxytag: member="cvmx_lmcx_slot_ctl1::cn63xxp1" ref="a5cfd091709aa2fc456af5663d81f8caa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a> <a class="el" href="unioncvmx__lmcx__slot__ctl1.html#a5cfd091709aa2fc456af5663d81f8caa">cvmx_lmcx_slot_ctl1::cn63xxp1</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a75c4010e047d1b929de9a5b148262bf3"></a><!-- doxytag: member="cvmx_lmcx_slot_ctl1::cn66xx" ref="a75c4010e047d1b929de9a5b148262bf3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a> <a class="el" href="unioncvmx__lmcx__slot__ctl1.html#a75c4010e047d1b929de9a5b148262bf3">cvmx_lmcx_slot_ctl1::cn66xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac9b5f4df9ae7698c54bc9fc889b8e592"></a><!-- doxytag: member="cvmx_lmcx_slot_ctl1::cn68xx" ref="ac9b5f4df9ae7698c54bc9fc889b8e592" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a> <a class="el" href="unioncvmx__lmcx__slot__ctl1.html#ac9b5f4df9ae7698c54bc9fc889b8e592">cvmx_lmcx_slot_ctl1::cn68xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a82f93b336200e9a3a8ce0cee16ad1a54"></a><!-- doxytag: member="cvmx_lmcx_slot_ctl1::cn68xxp1" ref="a82f93b336200e9a3a8ce0cee16ad1a54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a> <a class="el" href="unioncvmx__lmcx__slot__ctl1.html#a82f93b336200e9a3a8ce0cee16ad1a54">cvmx_lmcx_slot_ctl1::cn68xxp1</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4df83f3565a1cbf7562c1040b3342fc9"></a><!-- doxytag: member="cvmx_lmcx_slot_ctl1::cn70xx" ref="a4df83f3565a1cbf7562c1040b3342fc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a> <a class="el" href="unioncvmx__lmcx__slot__ctl1.html#a4df83f3565a1cbf7562c1040b3342fc9">cvmx_lmcx_slot_ctl1::cn70xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a806772073ea34e6e59820b7e6e4c1a52"></a><!-- doxytag: member="cvmx_lmcx_slot_ctl1::cn70xxp1" ref="a806772073ea34e6e59820b7e6e4c1a52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a> <a class="el" href="unioncvmx__lmcx__slot__ctl1.html#a806772073ea34e6e59820b7e6e4c1a52">cvmx_lmcx_slot_ctl1::cn70xxp1</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a87926698c6a8990838903bbd044a27b7"></a><!-- doxytag: member="cvmx_lmcx_slot_ctl1::cn73xx" ref="a87926698c6a8990838903bbd044a27b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a> <a class="el" href="unioncvmx__lmcx__slot__ctl1.html#a87926698c6a8990838903bbd044a27b7">cvmx_lmcx_slot_ctl1::cn73xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ea93ab5b748e929509e48b46d568378"></a><!-- doxytag: member="cvmx_lmcx_slot_ctl1::cn78xx" ref="a3ea93ab5b748e929509e48b46d568378" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a> <a class="el" href="unioncvmx__lmcx__slot__ctl1.html#a3ea93ab5b748e929509e48b46d568378">cvmx_lmcx_slot_ctl1::cn78xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abb5f9934224be87959520e2210be87b3"></a><!-- doxytag: member="cvmx_lmcx_slot_ctl1::cn78xxp1" ref="abb5f9934224be87959520e2210be87b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a> <a class="el" href="unioncvmx__lmcx__slot__ctl1.html#abb5f9934224be87959520e2210be87b3">cvmx_lmcx_slot_ctl1::cn78xxp1</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aacdebf1b7792c621756e180869f6f611"></a><!-- doxytag: member="cvmx_lmcx_slot_ctl1::cnf71xx" ref="aacdebf1b7792c621756e180869f6f611" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a> <a class="el" href="unioncvmx__lmcx__slot__ctl1.html#aacdebf1b7792c621756e180869f6f611">cvmx_lmcx_slot_ctl1::cnf71xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a57599afe48a67e3dba2e65f342dd0053"></a><!-- doxytag: member="cvmx_lmcx_slot_ctl1::cnf75xx" ref="a57599afe48a67e3dba2e65f342dd0053" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a> <a class="el" href="unioncvmx__lmcx__slot__ctl1.html#a57599afe48a67e3dba2e65f342dd0053">cvmx_lmcx_slot_ctl1::cnf75xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a66638f9ff507bce1f3388235f78b5331"></a><!-- doxytag: member="cvmx_lmcx_slot_ctl1::s" ref="a66638f9ff507bce1f3388235f78b5331" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1::cvmx_lmcx_slot_ctl1_s</a>  <a class="el" href="unioncvmx__lmcx__slot__ctl1.html#a66638f9ff507bce1f3388235f78b5331">cvmx_lmcx_slot_ctl1::s</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adc9e4b3f484c32046e4c32ddd3e30014"></a><!-- doxytag: member="cvmx_lmcx_slot_ctl1::u64" ref="adc9e4b3f484c32046e4c32ddd3e30014" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__lmcx__slot__ctl1.html#adc9e4b3f484c32046e4c32ddd3e30014">cvmx_lmcx_slot_ctl1::u64</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li><a class="el" href="cvmx-lmcx-defs_8h_source.html">cvmx-lmcx-defs.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
