
bin_hdr.elf:     file format elf32-littlearm
bin_hdr.elf

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text1        00000b10  40004030  40004030  00004030  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text.mvBinHdrDispatcher 00000038  40004b40  40004b40  00004b40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text.mvUartInit 00000002  40004b78  40004b78  00004b78  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .text.mvUartPutc 00000002  40004b7a  40004b7a  00004b7a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.putstring 00000002  40004b7c  40004b7c  00004b7c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.putdata 00000002  40004b7e  40004b7e  00004b7e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .text.mvGeneralInit 000000c0  40004b80  40004b80  00004b80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .text.mvHwsIndirectRegWrite 00000024  40004c40  40004c40  00004c40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .text.mvHwsSerdesLastLaneGet 00000004  40004c64  40004c64  00004c64  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .text.boardTopologyLoad 00000048  40004c68  40004c68  00004c68  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .text.mvCtrlPexImpedanceCalibration 0000007c  40004cb0  40004cb0  00004cb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .text.mvCtrlPexEndPointConfig 00000028  40004d2c  40004d2c  00004d2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 12 .text.mvCtrlPexRootComplexConfig 00000070  40004d54  40004d54  00004d54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .text.mvCtrlIsPexEndPointMode 00000048  40004dc4  40004dc4  00004dc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 14 .text.mvSiliconInit 000000a0  40004e0c  40004e0c  00004e0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .text.mvCtrlUsb2Config 00000028  40004eac  40004eac  00004eac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.mvHwsComH28nmSerdesTxIfSelect 00000038  40004ed4  40004ed4  00004ed4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.mvSerdesSeqInit 000000d8  40004f0c  40004f0c  00004f0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.mvSerdesReset 00000070  40004fe4  40004fe4  00004fe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.mvSerdesCoreReset 0000002c  40005054  40005054  00005054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.mvHwsComH28nmSerdesPolaritySwap 00000040  40005080  40005080  00005080  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .text.mvHwsComH28nmSerdesPowerCtrl 00000224  400050c0  400050c0  000050c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .text.mvCtrlPexPolaritySet 00000040  400052e4  400052e4  000052e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 23 .text.mvSerdesPowerUpCtrl 000000c8  40005324  40005324  00005324  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.powerUpSerdesLanes 0000007c  400053ec  400053ec  000053ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .text.mvCtrlHighSpeedSerdesPhyConfig 00000060  40005468  40005468  00005468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 26 .text.mvPexLocalBusNumSet 00000094  400054c8  400054c8  000054c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 27 .text.mvPexLocalDevNumSet 0000006e  4000555c  4000555c  0000555c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .text.mvPexConfigRead 0000015e  400055ca  400055ca  000055ca  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .text.mvCtrlModelGet 00000020  40005728  40005728  00005728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 30 .text.mvHwsPexConfig 00000158  40005748  40005748  00005748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 31 .text.mvHwsSerdesTopologyGet 00000028  400058a0  400058a0  000058a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 32 .text.ddr3GetTopologyMap 00000058  400058c8  400058c8  000058c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 33 .text.ddr3LoadTopologyMap 00000034  40005920  40005920  00005920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 34 .text.ddr3NewTipDlbConfig 0000002c  40005954  40005954  00005954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 35 .text.ddr3GetBusWidth 00000014  40005980  40005980  00005980  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 36 .text.ddr3GetDeviceWidth 0000001c  40005994  40005994  00005994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 37 .text.ddr3GetDeviceSize 00000078  400059b0  400059b0  000059b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 38 .text.ddr3CalcMemCsSize 000000bc  40005a28  40005a28  00005a28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 39 .text.ddr3FastPathDynamicCsSizeConfig 00000108  40005ae4  40005ae4  00005ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 40 .text.ddr3Init 000002a8  40005bec  40005bec  00005bec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 41 .text.ddr3HwsSetLogLevel 00000084  40005e94  40005e94  00005e94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 42 .text.ddr3TipRegDump 00000130  40005f18  40005f18  00005f18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 43 .text.mvHwsDdr3TipInitConfigFunc 0000001c  40006048  40006048  00006048  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 44 .text.ddr3TipGetResultPtr 0000000c  40006064  40006064  00006064  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 45 .text.ddr3TipGetDeviceInfo 0000001c  40006070  40006070  00006070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 46 .text.ddr3TipPrintStabilityLog 0000037c  4000608c  4000608c  0000608c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 47 .text.mvHwsDdr3TipReadAdllValue 00000078  40006408  40006408  00006408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 48 .text.mvHwsDdr3TipWriteAdllValue 00000078  40006480  40006480  00006480  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 49 .text.readPhaseValue 00000078  400064f8  400064f8  000064f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 50 .text.writeLevelingValue 00000084  40006570  40006570  00006570  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 51 .text.printAdll 00000048  400065f4  400065f4  000065f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 52 .text.printPh 00000048  4000663c  4000663c  0000663c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 53 .text.ddr3TipRunSweepTest 000002b0  40006684  40006684  00006684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 54 .text.ddr3TipRunLevelingSweepTest 0000046c  40006934  40006934  00006934  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 55 .text.ddr3TipPrintLog 00000400  40006da0  40006da0  00006da0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 56 .text.printTopology 00000140  400071a0  400071a0  000071a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 57 .text.printDeviceInfo 000000a0  400072e0  400072e0  000072e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 58 .text.RunXsbTest 00000004  40007380  40007380  00007380  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 59 .text.ddr3TipBistOperation 0000006c  40007384  40007384  00007384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 60 .text.ddr3TipBistActivate 00000254  400073f0  400073f0  000073f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 61 .text.ddr3TipBistReadResult 000000a8  40007644  40007644  00007644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 62 .text.mvHwsDdr3RunBist 000000c0  400076ec  400076ec  000076ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 63 .text.ddr3PrintVersion 0000000c  400077ac  400077ac  000077ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 64 .text.ddr3TipTuneTrainingParams 00000128  400077b8  400077b8  000077b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 65 .text.mvCalcCsNum 00000088  400078e0  400078e0  000078e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 66 .text.mvHwsDdr3TipIFWrite 00000020  40007968  40007968  00007968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 67 .text.ddr3TipSetTiming 00000400  40007988  40007988  00007988  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 68 .text.ddr3TipWriteOdt 000000e8  40007d88  40007d88  00007d88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 69 .text.ddr3TipConfigureCs 00000134  40007e70  40007e70  00007e70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 70 .text.mvHwsDdr3TipIFRead 00000020  40007fa4  40007fa4  00007fa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 71 .text.ddr3TipBusAccess 0000014c  40007fc4  40007fc4  00007fc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 72 .text.ddr3TipIfPolling 000000ac  40008110  40008110  00008110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 73 .text.mvHwsDdr3TipBUSRead 0000010c  400081bc  400081bc  000081bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 74 .text.mvHwsDdr3TipBUSWrite 00000034  400082c8  400082c8  000082c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 75 .text.ddr3TipBusReadModifyWrite 000000b4  400082fc  400082fc  000082fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 76 .text.ddr3TipConfigurePhy 00000210  400083b0  400083b0  000083b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 77 .text.AdllCalibration 00000274  400085c0  400085c0  000085c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 78 .text.ddr3TipGetFirstActiveIf 0000001c  40008834  40008834  00008834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 79 .text.mvHwsDdr3TipLoadTopologyMap 000000dc  40008850  40008850  00008850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 80 .text.ddr3TipWriteMRSCmd 000000b0  4000892c  4000892c  0000892c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 81 .text.ddr3TipFreqSet 00000844  400089dc  400089dc  000089dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 82 .text.ddr3TipResetFifoPtr 000000cc  40009220  40009220  00009220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 83 .text.ddr3TipDDR3ResetPhyRegs 00000204  400092ec  400092ec  000092ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 84 .text.ddr3TipRestoreDunitRegs 000000a0  400094f0  400094f0  000094f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 85 .text.ddr3TipAdllRegsBypass 000000a8  40009590  40009590  00009590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 86 .text.ddr3TipEnableInitSequence 000000d8  40009638  40009638  00009638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 87 .text.mvHwsDdr3TipInitController 00000964  40009710  40009710  00009710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 88 .text.mvHwsDdr3TipRunAlg 00000b88  4000a074  4000a074  0000a074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 89 .text.ddr3TipRegisterDqTable 0000000c  4000abfc  4000abfc  0000abfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 90 .text.ddr3TipIsPupLock 00000022  4000ac08  4000ac08  0000ac08  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 91 .text.ddr3TipGetBufMin 00000016  4000ac2a  4000ac2a  0000ac2a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 92 .text.ddr3TipGetBufMax 00000016  4000ac40  4000ac40  0000ac40  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 93 .text.mvHwsDdr3GetBusWidth 00000018  4000ac58  4000ac58  0000ac58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 94 .text.mvHwsDdr3GetDeviceWidth 0000001c  4000ac70  4000ac70  0000ac70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 95 .text.mvHwsDdr3GetDeviceSize 00000040  4000ac8c  4000ac8c  0000ac8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 96 .text.mvHwsDdr3CalcMemCsSize 00000084  4000accc  4000accc  0000accc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 97 .text.mvHwsDdr3CsBaseAdrCalc 00000026  4000ad50  4000ad50  0000ad50  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 98 .text.ddr3TipConfigureOdpg 00000048  4000ad78  4000ad78  0000ad78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 99 .text.isOdpgAccessDone 00000090  4000adc0  4000adc0  0000adc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
100 .text.ddr3TipGetPatternTable 00000024  4000ae50  4000ae50  0000ae50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
101 .text.ddr3TipLoadPatternToOdpg 000000d8  4000ae74  4000ae74  0000ae74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
102 .text.ddr3TipLoadPatternToMem 000001c8  4000af4c  4000af4c  0000af4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
103 .text.ddr3TipLoadAllPatternToMem 0000005c  4000b114  4000b114  0000b114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
104 .text.ddr3TipGetMaskResultsDqReg 00000024  4000b170  4000b170  0000b170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
105 .text.ddr3TipGetMaskResultsPupRegMap 00000024  4000b194  4000b194  0000b194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
106 .text.ddr3TipReadTrainingResult 00000198  4000b1b8  4000b1b8  0000b1b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
107 .text.ddr3TipIpTraining 000005cc  4000b350  4000b350  0000b350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
108 .text.ddr3TipIpTrainingWrapperInt 0000015c  4000b91c  4000b91c  0000b91c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
109 .text.ddr3TipIpTrainingWrapper 0000034c  4000ba78  4000ba78  0000ba78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
110 .text.ddr3TipXsbCompareTest 000001e4  4000bdc4  4000bdc4  0000bdc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
111 .text.ddr3TipWlSuppAlignPhaseShift 00000224  4000bfa8  4000bfa8  0000bfa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
112 .text.mvHwsDdr3TipMaxCSGet 00000088  4000c1cc  4000c1cc  0000c1cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
113 .text.ddr3TipDynamicReadLeveling 00000708  4000c254  4000c254  0000c254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
114 .text.ddr3TipLegacyDynamicWriteLeveling 000000b4  4000c95c  4000c95c  0000c95c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
115 .text.ddr3TipLegacyDynamicReadLeveling 000000b4  4000ca10  4000ca10  0000ca10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
116 .text.ddr3TipCalcCsMask 00000070  4000cac4  4000cac4  0000cac4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
117 .text.ddr3TipDynamicWriteLeveling 0000092c  4000cb34  4000cb34  0000cb34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
118 .text.ddr3TipDynamicWriteLevelingSupp 00000240  4000d460  4000d460  0000d460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
119 .text.ddr3TipPrintWLSuppResult 000000bc  4000d6a0  4000d6a0  0000d6a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
120 .text.ddr3TipWriteAdditionalOdtSetting 00000260  4000d75c  4000d75c  0000d75c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
121 .text.GetValidWinRx 00000058  4000d9bc  4000d9bc  0000d9bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
122 .text.ddr3TipVref 00000794  4000da14  4000da14  0000da14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
123 .text.ddr3TipCmdAddrInitDelay 000000a0  4000e1a8  4000e1a8  0000e1a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
124 .text.speedBinTable 000000f4  4000e248  4000e248  0000e248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
125 .text.patternTableGetWord 00000320  4000e33c  4000e33c  0000e33c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
126 .text.ddr3TipGetTopologyMap 0000000c  4000e65c  4000e65c  0000e65c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
127 .text.ddr3TipSetTopologyMap 0000000c  4000e668  4000e668  0000e668  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
128 .text.ddr3TipDevAttrInit 00000028  4000e674  4000e674  0000e674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
129 .text.ddr3TipDevAttrGet 00000028  4000e69c  4000e69c  0000e69c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
130 .text.ddr3TipDevAttrSet 00000028  4000e6c4  4000e6c4  0000e6c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
131 .text.ddr3TipAc3SelectDdrController 0000001c  4000e6ec  4000e6ec  0000e6ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
132 .text.ddr3TipClockMode 0000000a  4000e708  4000e708  0000e708  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
133 .text.ddr3TipAC3GetDeviceInfo 00000014  4000e714  4000e714  0000e714  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
134 .text.ddr3TipAc3GetFreqConfig 0000002c  4000e728  4000e728  0000e728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
135 .text.ddr3TipAc3IFRead 00000038  4000e754  4000e754  0000e754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
136 .text.ddr3TipAc3IFWrite 00000048  4000e78c  4000e78c  0000e78c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
137 .text.ddr3TipAc3ServerRegRead.constprop.2 00000014  4000e7d4  4000e7d4  0000e7d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
138 .text.ddr3TipAc3ServerRegWrite 00000010  4000e7e8  4000e7e8  0000e7e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
139 .text.ddr3TipAc3SetDivider 00000298  4000e7f8  4000e7f8  0000e7f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
140 .text.ddr3TipAc3GetInitFreq 000000ac  4000ea90  4000ea90  0000ea90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
141 .text.ddr3Ac3UpdateTopologyMap 00000034  4000eb3c  4000eb3c  0000eb3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
142 .text.ddr3TipInitAc3 00000170  4000eb70  4000eb70  0000eb70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
143 .text.ddr3TipExtRead 0000001c  4000ece0  4000ece0  0000ece0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
144 .text.ddr3IfEccEnabled 00000020  4000ecfc  4000ecfc  0000ecfc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
145 .text.ddr3PreAlgoConfig 0000009c  4000ed1c  4000ed1c  0000ed1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
146 .text.ddr3PostAlgoConfig 00000058  4000edb8  4000edb8  0000edb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
147 .text.ddr3HwsHwTraining 0000007c  4000ee10  4000ee10  0000ee10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
148 .text.mvSysXorFinish 00000064  4000ee8c  4000ee8c  0000ee8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
149 .text.mvXorCtrlSet 00000024  4000eef0  4000eef0  0000eef0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
150 .text.mvXorStateGet 00000030  4000ef14  4000ef14  0000ef14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
151 .text.mvXorMemInit 00000080  4000ef44  4000ef44  0000ef44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
152 .text.mvXorCommandSet 000000ac  4000efc4  4000efc4  0000efc4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
153 .text.mvXorHalInit 00000022  4000f070  4000f070  0000f070  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
154 .text.mvSysXorInit 00000140  4000f094  4000f094  0000f094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
155 .text.ddr3NewTipEccScrub 00000080  4000f1d4  4000f1d4  0000f1d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
156 .text.mvHwsDelay 00000010  4000f254  4000f254  0000f254  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
157 .text.gtBreakOnFail 00000002  4000f264  4000f264  0000f264  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
158 .text.osMemCpy 00000014  4000f266  4000f266  0000f266  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
159 .text.ddr3TipPrintPbsResult 00000130  4000f27c  4000f27c  0000f27c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
160 .text.ddr3TipPrintAllPbsResult 0000002c  4000f3ac  4000f3ac  0000f3ac  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
161 .text.ddr3TipCleanPbsResult 00000084  4000f3d8  4000f3d8  0000f3d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
162 .text.ddr3TipPbs 00000f60  4000f45c  4000f45c  0000f45c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
163 .text.ddr3TipPbsTx 00000006  400103bc  400103bc  000103bc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
164 .text.ddr3TipPbsRx 00000006  400103c2  400103c2  000103c2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
165 .text.ddr3TipCentralization 000007b0  400103c8  400103c8  000103c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
166 .text.ddr3TipCentralizationTx 0000001c  40010b78  40010b78  00010b78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
167 .text.ddr3TipSpecialRx 000003c8  40010b94  40010b94  00010b94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
168 .text.ddr3TipCentralizationRx 00000030  40010f5c  40010f5c  00010f5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
169 .text.ddr3TipInitStaticConfigDb 00000028  40010f8c  40010f8c  00010f8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
170 .text.ddr3TipStaticRoundTripArrBuild 000000d0  40010fb4  40010fb4  00010fb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
171 .text.ddr3TipWriteLevelingStaticConfig 00000140  40011084  40011084  00011084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
172 .text.ddr3TipReadLevelingStaticConfig 0000036c  400111c4  400111c4  000111c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
173 .text.ddr3TipRunStaticAlg 000000cc  40011530  40011530  00011530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
174 .text.ddr3TipStaticInitController 00000080  400115fc  400115fc  000115fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
175 .text.ddr3TipStaticPhyInitController 000000a8  4001167c  4001167c  0001167c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
176 .text.serverRegSet 0000001c  40011724  40011724  00011724  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
177 .text.serverRegGet 00000020  40011740  40011740  00011740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
178 .text.ddr3SiliconInit 00000050  40011760  40011760  00011760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
179 .text.ddr3SiliconPreInit 00000004  400117b0  400117b0  000117b0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
180 .text.ddr3PostRunAlg 00000004  400117b4  400117b4  000117b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
181 .text.ddr3SiliconPostInit 0000003c  400117b8  400117b8  000117b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
182 .text.suspendWakeup 00000004  400117f4  400117f4  000117f4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
183 .text.twsiMainIntGet 0000001c  400117f8  400117f8  000117f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
184 .text.twsiStsGet 00000010  40011814  40011814  00011814  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
185 .text.mvTwsiDelay 00000050  40011824  40011824  00011824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
186 .text.twsiIntFlgClr 00000028  40011874  40011874  00011874  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
187 .text.twsiDataTransmit 000000a6  4001189c  4001189c  0001189c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
188 .text.mvTwsiStartBitSet 00000078  40011942  40011942  00011942  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
189 .text.mvTwsiStopBitSet 00000064  400119ba  400119ba  000119ba  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
190 .text.mvTwsiInit 0000010c  40011a1e  40011a1e  00011a1e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
191 .text.mvTwsiAddrSet 00000134  40011b2a  40011b2a  00011b2a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
192 .text.mvTwsiWrite 000000bc  40011c5e  40011c5e  00011c5e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
193 .text.__udelay 00000044  40011d1c  40011d1c  00011d1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
194 .text.memset  00000010  40011d60  40011d60  00011d60  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
195 .text.uli2a   00000084  40011d70  40011d70  00011d70  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
196 .text.ui2a    00000084  40011df4  40011df4  00011df4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
197 .text.putchw  0000004a  40011e78  40011e78  00011e78  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
198 .text.putcn   0000001a  40011ec2  40011ec2  00011ec2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
199 .text.tfp_format 00000166  40011edc  40011edc  00011edc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
200 .text.mvPrintf 00000020  40012044  40012044  00012044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
201 .text.SWITCH_WIN_BASE_ADDR_GET 00000018  40012064  40012064  00012064  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
202 .text.SWITCH_ADDR_COMPL_SET 0000004c  4001207c  4001207c  0001207c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
203 .text.mvUnitInfoGet 00000024  400120c8  400120c8  000120c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
204 .text.mvUnitInfoSet 0000001c  400120ec  400120ec  000120ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
205 .text.genSwitchRegisterSet 0000002e  40012108  40012108  00012108  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
206 .text.mvGenRegisterSet 00000016  40012136  40012136  00012136  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
207 .text.mvGenUnitRegisterSet 00000090  4001214c  4001214c  0001214c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
208 .text.mvGenUnitRegisterGet 0000006c  400121dc  400121dc  000121dc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
209 .text.delayOpExecuteExt 00000014  40012248  40012248  00012248  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
210 .text.pollOpExecuteExt 00000070  4001225c  4001225c  0001225c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
211 .text.writeOpExecuteExt 00000040  400122cc  400122cc  000122cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
212 .text.mvSeqExecExt 00000090  4001230c  4001230c  0001230c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
213 .text.mvBoardIdGet 0000002c  4001239c  4001239c  0001239c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
214 .text.mvBoardIdIndexGet 00000006  400123c8  400123c8  000123c8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
215 .text.mvBoardTclkGet 00000008  400123d0  400123d0  000123d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
216 .text.mvHwsTwsiInitWrapper 00000038  400123d8  400123d8  000123d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
217 .text.mvSysEnvSuspendWakeupCheck 00000004  40012410  40012410  00012410  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
218 .text.mvSysEnvDlbConfigPtrGet 00000008  40012414  40012414  00012414  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
219 .text.mvSysEnvGetCSEnaFromReg 00000010  4001241c  4001241c  0001241c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
220 .text.mvSysEnvTimerIsRefClk25Mhz 00000004  4001242c  4001242c  0001242c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
221 .rodata.str1.1 00002a03  40012430  40012430  00012430  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
222 .rodata.__func__.1400 00000017  40014e33  40014e33  00014e33  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
223 .rodata.CSWTCH.109 00000040  40014e4c  40014e4c  00014e4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
224 .rodata.CSWTCH.111 00000014  40014e8c  40014e8c  00014e8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
225 .rodata.CSWTCH.113 0000000c  40014ea0  40014ea0  00014ea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
226 .rodata.pageParam 00000028  40014eac  40014eac  00014eac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
227 .rodata.odpgDefaultValue 00000264  40014ed4  40014ed4  00014ed4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
228 .rodata.memSizeConfig 00000005  40015138  40015138  00015138  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
229 .rodata.pupMaskTable 00000010  40015140  40015140  00015140  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
230 .rodata       00000020  40015150  40015150  00015150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
231 .rodata.rdSampleMask 00000010  40015170  40015170  00015170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
232 .rodata.__FUNCTION__.2767 00000021  40015180  40015180  00015180  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
233 .rodata.patternKillerPatternTableMap 00000080  400151a1  400151a1  000151a1  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
234 .rodata.patternVrefPatternTableMap 00000008  40015221  40015221  00015221  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
235 .rodata.Ac3SiliconDelayOffset 0000000c  4001522c  4001522c  0001522c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
236 .rodata.Ac3BwPerFreq 00000010  40015238  40015238  00015238  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
237 .rodata.Ac3VcoFreqPerSar 00000010  40015248  40015248  00015248  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
238 .rodata.Ac3RatePerFreq 00000010  40015258  40015258  00015258  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
239 .rodata.CSWTCH.6 00000021  40015268  40015268  00015268  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
240 .rodata.chipSelectMap 00000020  40015289  40015289  00015289  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
241 .rodata.opExecuteFuncExtArr 0000000c  400152ac  400152ac  000152ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
242 .data.componentTable 00000028  400152b8  400152b8  000152b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
243 .data.sgmiiRfResetParams 00000024  400152e0  400152e0  000152e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
244 .data.sgmiiSpeedIntConfigParams 000006c0  40015304  40015304  00015304  2**2
                  CONTENTS, ALLOC, LOAD, DATA
245 .data.sgmiiSynceResetParams 00000024  400159c4  400159c4  000159c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
246 .data.sgmiiCoreUnresetParams 00000024  400159e8  400159e8  000159e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
247 .data.sgmiiRfUnresetParams 00000024  40015a0c  40015a0c  00015a0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
248 .data.usb2PowerUpParams 00000168  40015a30  40015a30  00015a30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
249 .data.sgmiiPowerUpCtrlParams 000000d8  40015b98  40015b98  00015b98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
250 .data.sgmiiCoreResetParams 00000024  40015c70  40015c70  00015c70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
251 .data.sgmiiPowerDownCtrlParams 00000048  40015c94  40015c94  00015c94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
252 .data.sgmiiSdResetParams 00000024  40015cdc  40015cdc  00015cdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
253 .data.sgmiiSdUnresetParams 00000024  40015d00  40015d00  00015d00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
254 .data.sgmiiSynceUnresetParams 00000048  40015d24  40015d24  00015d24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
255 .data.sgmiiSpeedExtConfigParams 00000048  40015d6c  40015d6c  00015d6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
256 .data.serdesTypeToRefClockMap 00000004  40015db4  40015db4  00015db4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
257 .data.ac3SerdesRd24_Topology 0000003c  40015db8  40015db8  00015db8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
258 .data.ac3SerdesDbTopology 0000003c  40015df4  40015df4  00015df4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
259 .data.marvellBoardAc3SerdesTopology 00000014  40015e30  40015e30  00015e30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
260 .data.ac3SerdesDb24_g46_Topology 0000003c  40015e44  40015e44  00015e44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
261 .data.ac3SerdesRd48_4xg_Topology 0000003c  40015e80  40015e80  00015e80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
262 .data.ac3SerdesRd48_2xxg_2xg_Topology 0000003c  40015ebc  40015ebc  00015ebc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
263 .data.ddr3DlbConfigTable 00000058  40015ef8  40015ef8  00015ef8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
264 .data.ddrType 00000004  40015f50  40015f50  00015f50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
265 .data.genericInitController 00000001  40015f54  40015f54  00015f54  2**0
                  CONTENTS, ALLOC, LOAD, DATA
266 .data.TopologyMap 000001e0  40015f58  40015f58  00015f58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
267 .data.mvMemSize 00000014  40016138  40016138  00016138  2**2
                  CONTENTS, ALLOC, LOAD, DATA
268 .data.debugTrainingAccess 00000001  4001614c  4001614c  0001614c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
269 .data.debugTraining 00000001  4001614d  4001614d  0001614d  2**0
                  CONTENTS, ALLOC, LOAD, DATA
270 .data.isBistResetBit 00000001  4001614e  4001614e  0001614e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
271 .data.sweepPatternIndexStart 00000001  4001614f  4001614f  0001614f  2**0
                  CONTENTS, ALLOC, LOAD, DATA
272 .data.sweepPatternIndexEnd 00000001  40016150  40016150  00016150  2**0
                  CONTENTS, ALLOC, LOAD, DATA
273 .data.debugCentralization 00000001  40016151  40016151  00016151  2**0
                  CONTENTS, ALLOC, LOAD, DATA
274 .data.debugTrainingStatic 00000001  40016152  40016152  00016152  2**0
                  CONTENTS, ALLOC, LOAD, DATA
275 .data.debugLeveling 00000001  40016153  40016153  00016153  2**0
                  CONTENTS, ALLOC, LOAD, DATA
276 .data.debugTrainingA38x 00000001  40016154  40016154  00016154  2**0
                  CONTENTS, ALLOC, LOAD, DATA
277 .data.sweepCnt 00000001  40016155  40016155  00016155  2**0
                  CONTENTS, ALLOC, LOAD, DATA
278 .data.debugPbs 00000004  40016158  40016158  00016158  2**2
                  CONTENTS, ALLOC, LOAD, DATA
279 .data.debugTrainingHwAlg 00000001  4001615c  4001615c  0001615c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
280 .data.sweepPattern 00000001  4001615d  4001615d  0001615d  2**0
                  CONTENTS, ALLOC, LOAD, DATA
281 .data.bistOffset 00000004  40016160  40016160  00016160  2**2
                  CONTENTS, ALLOC, LOAD, DATA
282 .data.ckDelay 00000004  40016164  40016164  00016164  2**2
                  CONTENTS, ALLOC, LOAD, DATA
283 .data.gZnodtData 00000004  40016168  40016168  00016168  2**2
                  CONTENTS, ALLOC, LOAD, DATA
284 .data.odtConfig 00000004  4001616c  4001616c  0001616c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
285 .data.gZpodtCtrl 00000004  40016170  40016170  00016170  2**2
                  CONTENTS, ALLOC, LOAD, DATA
286 .data.gRttNom 00000004  40016174  40016174  00016174  2**2
                  CONTENTS, ALLOC, LOAD, DATA
287 .data.gDic    00000004  40016178  40016178  00016178  2**2
                  CONTENTS, ALLOC, LOAD, DATA
288 .data.isAdllCalibBeforeInit 00000001  4001617c  4001617c  0001617c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
289 .data.PhyReg1Val 00000004  40016180  40016180  00016180  2**2
                  CONTENTS, ALLOC, LOAD, DATA
290 .data.vrefInitialValue 00000004  40016184  40016184  00016184  2**2
                  CONTENTS, ALLOC, LOAD, DATA
291 .data.gZnriCtrl 00000004  40016188  40016188  00016188  2**2
                  CONTENTS, ALLOC, LOAD, DATA
292 .data.gZnriData 00000004  4001618c  4001618c  0001618c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
293 .data.gZnodtCtrl 00000004  40016190  40016190  00016190  2**2
                  CONTENTS, ALLOC, LOAD, DATA
294 .data.gZpriData 00000004  40016194  40016194  00016194  2**2
                  CONTENTS, ALLOC, LOAD, DATA
295 .data.clampTbl 00000030  40016198  40016198  00016198  2**2
                  CONTENTS, ALLOC, LOAD, DATA
296 .data.xsbValidationBaseAddress 00000004  400161c8  400161c8  000161c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
297 .data.maskTuneFunc 00000004  400161cc  400161cc  000161cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
298 .data.uiODTConfig 00000004  400161d0  400161d0  000161d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
299 .data.gZpodtData 00000004  400161d4  400161d4  000161d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
300 .data.mode2T  00000004  400161d8  400161d8  000161d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
301 .data.PhyReg3Val 00000004  400161dc  400161dc  000161dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
302 .data.odtAdditional 00000004  400161e0  400161e0  000161e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
303 .data.gZpriCtrl 00000004  400161e4  400161e4  000161e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
304 .data.initFreq 00000001  400161e8  400161e8  000161e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
305 .data.gRttWR  00000004  400161ec  400161ec  000161ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
306 .data.maskResultsDqRegMap 00000050  400161f0  400161f0  000161f0  2**1
                  CONTENTS, ALLOC, LOAD, DATA
307 .data.maskResultsDqRegMapPup3ECC 00000050  40016240  40016240  00016240  2**1
                  CONTENTS, ALLOC, LOAD, DATA
308 .data.patternTable_16 000001bc  40016290  40016290  00016290  2**2
                  CONTENTS, ALLOC, LOAD, DATA
309 .data.maskResultsPupRegMap 0000000a  4001644c  4001644c  0001644c  2**1
                  CONTENTS, ALLOC, LOAD, DATA
310 .data.maskResultsPupRegMapPup3ECC 0000000a  40016456  40016456  00016456  2**1
                  CONTENTS, ALLOC, LOAD, DATA
311 .data.maxPollingForDone 00000004  40016460  40016460  00016460  2**2
                  CONTENTS, ALLOC, LOAD, DATA
312 .data.patternTable_32 000001bc  40016464  40016464  00016464  2**2
                  CONTENTS, ALLOC, LOAD, DATA
313 .data.vrefWindowSizeTh 00000001  40016620  40016620  00016620  2**0
                  CONTENTS, ALLOC, LOAD, DATA
314 .data.rfcTable 0000000a  40016622  40016622  00016622  2**1
                  CONTENTS, ALLOC, LOAD, DATA
315 .data.freqVal 00000040  4001662c  4001662c  0001662c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
316 .data.casWriteLatencyTable 00000180  4001666c  4001666c  0001666c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
317 .data.cwlMaskTable 00000010  400167ec  400167ec  000167ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
318 .data.speedBinTableTRc 00000054  400167fc  400167fc  000167fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
319 .data.clMaskTable 00000010  40016850  40016850  00016850  2**0
                  CONTENTS, ALLOC, LOAD, DATA
320 .data.speedBinTableTRcdTRp 00000054  40016860  40016860  00016860  2**2
                  CONTENTS, ALLOC, LOAD, DATA
321 .data.twrMaskTable 00000011  400168b4  400168b4  000168b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
322 .data.casLatencyTable 00000180  400168c5  400168c5  000168c5  2**0
                  CONTENTS, ALLOC, LOAD, DATA
323 .data.Ac3BoardRoundTripDelayArray 00000038  40016a48  40016a48  00016a48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
324 .data.DQbitMap2Phypin 000000a0  40016a80  40016a80  00016a80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
325 .data.hwsOsExactDelayPtr 00000004  40016b20  40016b20  00016b20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
326 .data.pbsPattern 00000001  40016b24  40016b24  00016b24  2**0
                  CONTENTS, ALLOC, LOAD, DATA
327 .data.endPattern 00000004  40016b28  40016b28  00016b28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
328 .data.startPattern 00000004  40016b2c  40016b2c  00016b2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
329 .data.readReadyDelayPhaseOffset 00000020  40016b30  40016b30  00016b30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
330 .data.flagTwsiInit 00000004  40016b50  40016b50  00016b50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
331 .data.gBoardId 00000004  40016b54  40016b54  00016b54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
332 .ARM.attributes 0000002f  00000000  00000000  00016b58  2**0
                  CONTENTS, READONLY
333 .comment      00000049  00000000  00000000  00016b87  2**0
                  CONTENTS, READONLY
334 .bss          000007b8  40020000  40020000  00020000  2**2
                  ALLOC
335 .bss.isValidateWindowPerPup 00000001  400207b8  400207b8  00020000  2**0
                  ALLOC
336 .bss.isValidateWindowPerIf 00000001  400207b9  400207b9  00020000  2**0
                  ALLOC
337 .bss.isRunLevelingSweepTests 00000001  400207ba  400207ba  00020000  2**0
                  ALLOC
338 .bss.startXsbOffset 00000004  400207bc  400207bc  00020000  2**2
                  ALLOC
339 .bss.isRegDump 00000001  400207c0  400207c0  00020000  2**0
                  ALLOC
340 .bss.dqMapTable 00000004  400207c4  400207c4  00020000  2**2
                  ALLOC
341 .bss.rlMidFreqWA 00000004  400207c8  400207c8  00020000  2**2
                  ALLOC
342 .bss.effective_cs 00000004  400207cc  400207cc  00020000  2**2
                  ALLOC
343 .bss.isPllBeforeInit 00000001  400207d0  400207d0  00020000  2**0
                  ALLOC
344 .bss.trainingStage 00000001  400207d1  400207d1  00020000  2**0
                  ALLOC
345 .bss.lowFreq  00000001  400207d2  400207d2  00020000  2**0
                  ALLOC
346 .bss.windowMemAddr 00000004  400207d4  400207d4  00020000  2**2
                  ALLOC
347 .bss.PhyReg0Val 00000004  400207d8  400207d8  00020000  2**2
                  ALLOC
348 .bss.delayEnable 00000004  400207dc  400207dc  00020000  2**2
                  ALLOC
349 .bss.xsbValidateType 00000004  400207e0  400207e0  00020000  2**2
                  ALLOC
350 .bss.firstActiveIf 00000004  400207e4  400207e4  00020000  2**2
                  ALLOC
351 .bss.debugMode 00000004  400207e8  400207e8  00020000  2**2
                  ALLOC
352 .bss.PhyReg2Val 00000004  400207ec  400207ec  00020000  2**2
                  ALLOC
353 .bss.max_cs.2772 00000004  400207f0  400207f0  00020000  2**2
                  ALLOC
354 .bss.ddr3TipCentralizationSkipMinWindowCheck 00000004  400207f4  400207f4  00020000  2**2
                  ALLOC
355 .bss.ddrDevAttrInitDone 00000004  400207f8  400207f8  00020000  2**2
                  ALLOC
356 .bss.topologyMapDb 00000004  400207fc  400207fc  00020000  2**2
                  ALLOC
357 .bss.Ac3PackageRoundTripDelayArray 000000a0  40020800  40020800  00020000  2**2
                  ALLOC
358 .bss.uiXorRegsMaskBackup 00000014  400208a0  400208a0  00020000  2**2
                  ALLOC
359 .bss.uiXorRegsCtrlBackup 00000004  400208b4  400208b4  00020000  2**2
                  ALLOC
360 .bss.uiXorRegsBaseBackup 00000014  400208b8  400208b8  00020000  2**2
                  ALLOC
361 .bss.ddr3TipSpecialRxRunOnceFlag 00000001  400208cc  400208cc  00020000  2**0
                  ALLOC
362 .bss.endIf    00000004  400208d0  400208d0  00020000  2**2
                  ALLOC
363 .bss.startIf  00000004  400208d4  400208d4  00020000  2**2
                  ALLOC
364 .bss.wlDebugDelay 00000004  400208d8  400208d8  00020000  2**2
                  ALLOC
365 .bss.staticInitControllerConfig 00000004  400208dc  400208dc  00020000  2**2
                  ALLOC
366 .bss.serverBaseAddr 00000004  400208e0  400208e0  00020000  2**2
                  ALLOC
367 .bss.initDone.2747 00000004  400208e4  400208e4  00020000  2**2
                  ALLOC
368 .bss.baseAddr.1319 00000004  400208e8  400208e8  00020000  2**2
                  ALLOC
369 .bss.hwsDeviceSpecUnitInfo 00000030  400208ec  400208ec  00020000  2**2
                  ALLOC
370 .debug_frame  00000040  00000000  00000000  00016bd0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text1:

40004030 <_start>:
_start():
40004030:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
40004034:	fa0002c1 	blx	40004b40 <mvBinHdrDispatcher>
40004038:	e3a00000 	mov	r0, #0
4000403c:	e8bd9fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, pc}

40004040 <cache_inv>:
cache_inv():
40004040:	e92d1ffe 	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
40004044:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
40004048:	e8bd1ffe 	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
4000404c:	e12fff1e 	bx	lr

40004050 <flush_l1_v6>:
flush_l1_v6():
40004050:	e92d1ffe 	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
40004054:	ee070fba 	mcr	15, 0, r0, cr7, cr10, {5}
40004058:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
4000405c:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
40004060:	e8bd1ffe 	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
40004064:	e12fff1e 	bx	lr

40004068 <flush_l1_v7>:
flush_l1_v7():
40004068:	e92d1ffe 	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
4000406c:	f57ff05f 	dmb	sy
40004070:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
40004074:	f57ff04f 	dsb	sy
40004078:	e8bd1ffe 	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
4000407c:	e12fff1e 	bx	lr

40004080 <changeResetVecBase>:
changeResetVecBase():
40004080:	ee111f10 	mrc	15, 0, r1, cr1, cr0, {0}
40004084:	e3c11a02 	bic	r1, r1, #8192	; 0x2000
40004088:	e1811000 	orr	r1, r1, r0
4000408c:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}
40004090:	f57ff04f 	dsb	sy
40004094:	e12fff1e 	bx	lr

40004098 <setCPSR>:
setCPSR():
40004098:	e10f1000 	mrs	r1, CPSR
4000409c:	e3c11c01 	bic	r1, r1, #256	; 0x100
400040a0:	e1811000 	orr	r1, r1, r0
400040a4:	e122f001 	msr	CPSR_x, r1
400040a8:	e12fff1e 	bx	lr

400040ac <__aeabi_uidiv>:
__aeabi_uidiv():
400040ac:	e2512001 	subs	r2, r1, #1
400040b0:	012fff1e 	bxeq	lr
400040b4:	3a000074 	bcc	4000428c <__aeabi_uidiv+0x1e0>
400040b8:	e1500001 	cmp	r0, r1
400040bc:	9a00006b 	bls	40004270 <__aeabi_uidiv+0x1c4>
400040c0:	e1110002 	tst	r1, r2
400040c4:	0a00006c 	beq	4000427c <__aeabi_uidiv+0x1d0>
400040c8:	e16f3f10 	clz	r3, r0
400040cc:	e16f2f11 	clz	r2, r1
400040d0:	e0423003 	sub	r3, r2, r3
400040d4:	e273301f 	rsbs	r3, r3, #31
400040d8:	10833083 	addne	r3, r3, r3, lsl #1
400040dc:	e3a02000 	mov	r2, #0
400040e0:	108ff103 	addne	pc, pc, r3, lsl #2
400040e4:	e1a00000 	nop			; (mov r0, r0)
400040e8:	e1500f81 	cmp	r0, r1, lsl #31
400040ec:	e0a22002 	adc	r2, r2, r2
400040f0:	20400f81 	subcs	r0, r0, r1, lsl #31
400040f4:	e1500f01 	cmp	r0, r1, lsl #30
400040f8:	e0a22002 	adc	r2, r2, r2
400040fc:	20400f01 	subcs	r0, r0, r1, lsl #30
40004100:	e1500e81 	cmp	r0, r1, lsl #29
40004104:	e0a22002 	adc	r2, r2, r2
40004108:	20400e81 	subcs	r0, r0, r1, lsl #29
4000410c:	e1500e01 	cmp	r0, r1, lsl #28
40004110:	e0a22002 	adc	r2, r2, r2
40004114:	20400e01 	subcs	r0, r0, r1, lsl #28
40004118:	e1500d81 	cmp	r0, r1, lsl #27
4000411c:	e0a22002 	adc	r2, r2, r2
40004120:	20400d81 	subcs	r0, r0, r1, lsl #27
40004124:	e1500d01 	cmp	r0, r1, lsl #26
40004128:	e0a22002 	adc	r2, r2, r2
4000412c:	20400d01 	subcs	r0, r0, r1, lsl #26
40004130:	e1500c81 	cmp	r0, r1, lsl #25
40004134:	e0a22002 	adc	r2, r2, r2
40004138:	20400c81 	subcs	r0, r0, r1, lsl #25
4000413c:	e1500c01 	cmp	r0, r1, lsl #24
40004140:	e0a22002 	adc	r2, r2, r2
40004144:	20400c01 	subcs	r0, r0, r1, lsl #24
40004148:	e1500b81 	cmp	r0, r1, lsl #23
4000414c:	e0a22002 	adc	r2, r2, r2
40004150:	20400b81 	subcs	r0, r0, r1, lsl #23
40004154:	e1500b01 	cmp	r0, r1, lsl #22
40004158:	e0a22002 	adc	r2, r2, r2
4000415c:	20400b01 	subcs	r0, r0, r1, lsl #22
40004160:	e1500a81 	cmp	r0, r1, lsl #21
40004164:	e0a22002 	adc	r2, r2, r2
40004168:	20400a81 	subcs	r0, r0, r1, lsl #21
4000416c:	e1500a01 	cmp	r0, r1, lsl #20
40004170:	e0a22002 	adc	r2, r2, r2
40004174:	20400a01 	subcs	r0, r0, r1, lsl #20
40004178:	e1500981 	cmp	r0, r1, lsl #19
4000417c:	e0a22002 	adc	r2, r2, r2
40004180:	20400981 	subcs	r0, r0, r1, lsl #19
40004184:	e1500901 	cmp	r0, r1, lsl #18
40004188:	e0a22002 	adc	r2, r2, r2
4000418c:	20400901 	subcs	r0, r0, r1, lsl #18
40004190:	e1500881 	cmp	r0, r1, lsl #17
40004194:	e0a22002 	adc	r2, r2, r2
40004198:	20400881 	subcs	r0, r0, r1, lsl #17
4000419c:	e1500801 	cmp	r0, r1, lsl #16
400041a0:	e0a22002 	adc	r2, r2, r2
400041a4:	20400801 	subcs	r0, r0, r1, lsl #16
400041a8:	e1500781 	cmp	r0, r1, lsl #15
400041ac:	e0a22002 	adc	r2, r2, r2
400041b0:	20400781 	subcs	r0, r0, r1, lsl #15
400041b4:	e1500701 	cmp	r0, r1, lsl #14
400041b8:	e0a22002 	adc	r2, r2, r2
400041bc:	20400701 	subcs	r0, r0, r1, lsl #14
400041c0:	e1500681 	cmp	r0, r1, lsl #13
400041c4:	e0a22002 	adc	r2, r2, r2
400041c8:	20400681 	subcs	r0, r0, r1, lsl #13
400041cc:	e1500601 	cmp	r0, r1, lsl #12
400041d0:	e0a22002 	adc	r2, r2, r2
400041d4:	20400601 	subcs	r0, r0, r1, lsl #12
400041d8:	e1500581 	cmp	r0, r1, lsl #11
400041dc:	e0a22002 	adc	r2, r2, r2
400041e0:	20400581 	subcs	r0, r0, r1, lsl #11
400041e4:	e1500501 	cmp	r0, r1, lsl #10
400041e8:	e0a22002 	adc	r2, r2, r2
400041ec:	20400501 	subcs	r0, r0, r1, lsl #10
400041f0:	e1500481 	cmp	r0, r1, lsl #9
400041f4:	e0a22002 	adc	r2, r2, r2
400041f8:	20400481 	subcs	r0, r0, r1, lsl #9
400041fc:	e1500401 	cmp	r0, r1, lsl #8
40004200:	e0a22002 	adc	r2, r2, r2
40004204:	20400401 	subcs	r0, r0, r1, lsl #8
40004208:	e1500381 	cmp	r0, r1, lsl #7
4000420c:	e0a22002 	adc	r2, r2, r2
40004210:	20400381 	subcs	r0, r0, r1, lsl #7
40004214:	e1500301 	cmp	r0, r1, lsl #6
40004218:	e0a22002 	adc	r2, r2, r2
4000421c:	20400301 	subcs	r0, r0, r1, lsl #6
40004220:	e1500281 	cmp	r0, r1, lsl #5
40004224:	e0a22002 	adc	r2, r2, r2
40004228:	20400281 	subcs	r0, r0, r1, lsl #5
4000422c:	e1500201 	cmp	r0, r1, lsl #4
40004230:	e0a22002 	adc	r2, r2, r2
40004234:	20400201 	subcs	r0, r0, r1, lsl #4
40004238:	e1500181 	cmp	r0, r1, lsl #3
4000423c:	e0a22002 	adc	r2, r2, r2
40004240:	20400181 	subcs	r0, r0, r1, lsl #3
40004244:	e1500101 	cmp	r0, r1, lsl #2
40004248:	e0a22002 	adc	r2, r2, r2
4000424c:	20400101 	subcs	r0, r0, r1, lsl #2
40004250:	e1500081 	cmp	r0, r1, lsl #1
40004254:	e0a22002 	adc	r2, r2, r2
40004258:	20400081 	subcs	r0, r0, r1, lsl #1
4000425c:	e1500001 	cmp	r0, r1
40004260:	e0a22002 	adc	r2, r2, r2
40004264:	20400001 	subcs	r0, r0, r1
40004268:	e1a00002 	mov	r0, r2
4000426c:	e12fff1e 	bx	lr
40004270:	03a00001 	moveq	r0, #1
40004274:	13a00000 	movne	r0, #0
40004278:	e12fff1e 	bx	lr
4000427c:	e16f2f11 	clz	r2, r1
40004280:	e262201f 	rsb	r2, r2, #31
40004284:	e1a00230 	lsr	r0, r0, r2
40004288:	e12fff1e 	bx	lr
4000428c:	e3500000 	cmp	r0, #0
40004290:	13e00000 	mvnne	r0, #0
40004294:	ea000097 	b	400044f8 <__aeabi_idiv0>

40004298 <__aeabi_uidivmod>:
__aeabi_uidivmod():
40004298:	e3510000 	cmp	r1, #0
4000429c:	0afffffa 	beq	4000428c <__aeabi_uidiv+0x1e0>
400042a0:	e92d4003 	push	{r0, r1, lr}
400042a4:	ebffff80 	bl	400040ac <__aeabi_uidiv>
400042a8:	e8bd4006 	pop	{r1, r2, lr}
400042ac:	e0030092 	mul	r3, r2, r0
400042b0:	e0411003 	sub	r1, r1, r3
400042b4:	e12fff1e 	bx	lr

400042b8 <__aeabi_idiv>:
__divsi3():
400042b8:	e3510000 	cmp	r1, #0
400042bc:	0a000081 	beq	400044c8 <.divsi3_skip_div0_test+0x208>

400042c0 <.divsi3_skip_div0_test>:
.divsi3_skip_div0_test():
400042c0:	e020c001 	eor	ip, r0, r1
400042c4:	42611000 	rsbmi	r1, r1, #0
400042c8:	e2512001 	subs	r2, r1, #1
400042cc:	0a000070 	beq	40004494 <.divsi3_skip_div0_test+0x1d4>
400042d0:	e1b03000 	movs	r3, r0
400042d4:	42603000 	rsbmi	r3, r0, #0
400042d8:	e1530001 	cmp	r3, r1
400042dc:	9a00006f 	bls	400044a0 <.divsi3_skip_div0_test+0x1e0>
400042e0:	e1110002 	tst	r1, r2
400042e4:	0a000071 	beq	400044b0 <.divsi3_skip_div0_test+0x1f0>
400042e8:	e16f2f13 	clz	r2, r3
400042ec:	e16f0f11 	clz	r0, r1
400042f0:	e0402002 	sub	r2, r0, r2
400042f4:	e272201f 	rsbs	r2, r2, #31
400042f8:	10822082 	addne	r2, r2, r2, lsl #1
400042fc:	e3a00000 	mov	r0, #0
40004300:	108ff102 	addne	pc, pc, r2, lsl #2
40004304:	e1a00000 	nop			; (mov r0, r0)
40004308:	e1530f81 	cmp	r3, r1, lsl #31
4000430c:	e0a00000 	adc	r0, r0, r0
40004310:	20433f81 	subcs	r3, r3, r1, lsl #31
40004314:	e1530f01 	cmp	r3, r1, lsl #30
40004318:	e0a00000 	adc	r0, r0, r0
4000431c:	20433f01 	subcs	r3, r3, r1, lsl #30
40004320:	e1530e81 	cmp	r3, r1, lsl #29
40004324:	e0a00000 	adc	r0, r0, r0
40004328:	20433e81 	subcs	r3, r3, r1, lsl #29
4000432c:	e1530e01 	cmp	r3, r1, lsl #28
40004330:	e0a00000 	adc	r0, r0, r0
40004334:	20433e01 	subcs	r3, r3, r1, lsl #28
40004338:	e1530d81 	cmp	r3, r1, lsl #27
4000433c:	e0a00000 	adc	r0, r0, r0
40004340:	20433d81 	subcs	r3, r3, r1, lsl #27
40004344:	e1530d01 	cmp	r3, r1, lsl #26
40004348:	e0a00000 	adc	r0, r0, r0
4000434c:	20433d01 	subcs	r3, r3, r1, lsl #26
40004350:	e1530c81 	cmp	r3, r1, lsl #25
40004354:	e0a00000 	adc	r0, r0, r0
40004358:	20433c81 	subcs	r3, r3, r1, lsl #25
4000435c:	e1530c01 	cmp	r3, r1, lsl #24
40004360:	e0a00000 	adc	r0, r0, r0
40004364:	20433c01 	subcs	r3, r3, r1, lsl #24
40004368:	e1530b81 	cmp	r3, r1, lsl #23
4000436c:	e0a00000 	adc	r0, r0, r0
40004370:	20433b81 	subcs	r3, r3, r1, lsl #23
40004374:	e1530b01 	cmp	r3, r1, lsl #22
40004378:	e0a00000 	adc	r0, r0, r0
4000437c:	20433b01 	subcs	r3, r3, r1, lsl #22
40004380:	e1530a81 	cmp	r3, r1, lsl #21
40004384:	e0a00000 	adc	r0, r0, r0
40004388:	20433a81 	subcs	r3, r3, r1, lsl #21
4000438c:	e1530a01 	cmp	r3, r1, lsl #20
40004390:	e0a00000 	adc	r0, r0, r0
40004394:	20433a01 	subcs	r3, r3, r1, lsl #20
40004398:	e1530981 	cmp	r3, r1, lsl #19
4000439c:	e0a00000 	adc	r0, r0, r0
400043a0:	20433981 	subcs	r3, r3, r1, lsl #19
400043a4:	e1530901 	cmp	r3, r1, lsl #18
400043a8:	e0a00000 	adc	r0, r0, r0
400043ac:	20433901 	subcs	r3, r3, r1, lsl #18
400043b0:	e1530881 	cmp	r3, r1, lsl #17
400043b4:	e0a00000 	adc	r0, r0, r0
400043b8:	20433881 	subcs	r3, r3, r1, lsl #17
400043bc:	e1530801 	cmp	r3, r1, lsl #16
400043c0:	e0a00000 	adc	r0, r0, r0
400043c4:	20433801 	subcs	r3, r3, r1, lsl #16
400043c8:	e1530781 	cmp	r3, r1, lsl #15
400043cc:	e0a00000 	adc	r0, r0, r0
400043d0:	20433781 	subcs	r3, r3, r1, lsl #15
400043d4:	e1530701 	cmp	r3, r1, lsl #14
400043d8:	e0a00000 	adc	r0, r0, r0
400043dc:	20433701 	subcs	r3, r3, r1, lsl #14
400043e0:	e1530681 	cmp	r3, r1, lsl #13
400043e4:	e0a00000 	adc	r0, r0, r0
400043e8:	20433681 	subcs	r3, r3, r1, lsl #13
400043ec:	e1530601 	cmp	r3, r1, lsl #12
400043f0:	e0a00000 	adc	r0, r0, r0
400043f4:	20433601 	subcs	r3, r3, r1, lsl #12
400043f8:	e1530581 	cmp	r3, r1, lsl #11
400043fc:	e0a00000 	adc	r0, r0, r0
40004400:	20433581 	subcs	r3, r3, r1, lsl #11
40004404:	e1530501 	cmp	r3, r1, lsl #10
40004408:	e0a00000 	adc	r0, r0, r0
4000440c:	20433501 	subcs	r3, r3, r1, lsl #10
40004410:	e1530481 	cmp	r3, r1, lsl #9
40004414:	e0a00000 	adc	r0, r0, r0
40004418:	20433481 	subcs	r3, r3, r1, lsl #9
4000441c:	e1530401 	cmp	r3, r1, lsl #8
40004420:	e0a00000 	adc	r0, r0, r0
40004424:	20433401 	subcs	r3, r3, r1, lsl #8
40004428:	e1530381 	cmp	r3, r1, lsl #7
4000442c:	e0a00000 	adc	r0, r0, r0
40004430:	20433381 	subcs	r3, r3, r1, lsl #7
40004434:	e1530301 	cmp	r3, r1, lsl #6
40004438:	e0a00000 	adc	r0, r0, r0
4000443c:	20433301 	subcs	r3, r3, r1, lsl #6
40004440:	e1530281 	cmp	r3, r1, lsl #5
40004444:	e0a00000 	adc	r0, r0, r0
40004448:	20433281 	subcs	r3, r3, r1, lsl #5
4000444c:	e1530201 	cmp	r3, r1, lsl #4
40004450:	e0a00000 	adc	r0, r0, r0
40004454:	20433201 	subcs	r3, r3, r1, lsl #4
40004458:	e1530181 	cmp	r3, r1, lsl #3
4000445c:	e0a00000 	adc	r0, r0, r0
40004460:	20433181 	subcs	r3, r3, r1, lsl #3
40004464:	e1530101 	cmp	r3, r1, lsl #2
40004468:	e0a00000 	adc	r0, r0, r0
4000446c:	20433101 	subcs	r3, r3, r1, lsl #2
40004470:	e1530081 	cmp	r3, r1, lsl #1
40004474:	e0a00000 	adc	r0, r0, r0
40004478:	20433081 	subcs	r3, r3, r1, lsl #1
4000447c:	e1530001 	cmp	r3, r1
40004480:	e0a00000 	adc	r0, r0, r0
40004484:	20433001 	subcs	r3, r3, r1
40004488:	e35c0000 	cmp	ip, #0
4000448c:	42600000 	rsbmi	r0, r0, #0
40004490:	e12fff1e 	bx	lr
40004494:	e13c0000 	teq	ip, r0
40004498:	42600000 	rsbmi	r0, r0, #0
4000449c:	e12fff1e 	bx	lr
400044a0:	33a00000 	movcc	r0, #0
400044a4:	01a00fcc 	asreq	r0, ip, #31
400044a8:	03800001 	orreq	r0, r0, #1
400044ac:	e12fff1e 	bx	lr
400044b0:	e16f2f11 	clz	r2, r1
400044b4:	e262201f 	rsb	r2, r2, #31
400044b8:	e35c0000 	cmp	ip, #0
400044bc:	e1a00233 	lsr	r0, r3, r2
400044c0:	42600000 	rsbmi	r0, r0, #0
400044c4:	e12fff1e 	bx	lr
400044c8:	e3500000 	cmp	r0, #0
400044cc:	c3e00102 	mvngt	r0, #-2147483648	; 0x80000000
400044d0:	b3a00102 	movlt	r0, #-2147483648	; 0x80000000
400044d4:	ea000007 	b	400044f8 <__aeabi_idiv0>

400044d8 <__aeabi_idivmod>:
__aeabi_idivmod():
400044d8:	e3510000 	cmp	r1, #0
400044dc:	0afffff9 	beq	400044c8 <.divsi3_skip_div0_test+0x208>
400044e0:	e92d4003 	push	{r0, r1, lr}
400044e4:	ebffff75 	bl	400042c0 <.divsi3_skip_div0_test>
400044e8:	e8bd4006 	pop	{r1, r2, lr}
400044ec:	e0030092 	mul	r3, r2, r0
400044f0:	e0411003 	sub	r1, r1, r3
400044f4:	e12fff1e 	bx	lr

400044f8 <__aeabi_idiv0>:
__aeabi_idiv0():
400044f8:	e12fff1e 	bx	lr

400044fc <__aeabi_frsub>:
__aeabi_frsub():
400044fc:	e2200102 	eor	r0, r0, #-2147483648	; 0x80000000
40004500:	ea000000 	b	40004508 <__addsf3>

40004504 <__aeabi_fsub>:
__aeabi_fsub():
40004504:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000

40004508 <__addsf3>:
__addsf3():
40004508:	e1b02080 	lsls	r2, r0, #1
4000450c:	11b03081 	lslsne	r3, r1, #1
40004510:	11320003 	teqne	r2, r3
40004514:	11f0cc42 	mvnsne	ip, r2, asr #24
40004518:	11f0cc43 	mvnsne	ip, r3, asr #24
4000451c:	0a00003c 	beq	40004614 <__addsf3+0x10c>
40004520:	e1a02c22 	lsr	r2, r2, #24
40004524:	e0723c23 	rsbs	r3, r2, r3, lsr #24
40004528:	c0822003 	addgt	r2, r2, r3
4000452c:	c0201001 	eorgt	r1, r0, r1
40004530:	c0210000 	eorgt	r0, r1, r0
40004534:	c0201001 	eorgt	r1, r0, r1
40004538:	b2633000 	rsblt	r3, r3, #0
4000453c:	e3530019 	cmp	r3, #25
40004540:	812fff1e 	bxhi	lr
40004544:	e3100102 	tst	r0, #-2147483648	; 0x80000000
40004548:	e3800502 	orr	r0, r0, #8388608	; 0x800000
4000454c:	e3c004ff 	bic	r0, r0, #-16777216	; 0xff000000
40004550:	12600000 	rsbne	r0, r0, #0
40004554:	e3110102 	tst	r1, #-2147483648	; 0x80000000
40004558:	e3811502 	orr	r1, r1, #8388608	; 0x800000
4000455c:	e3c114ff 	bic	r1, r1, #-16777216	; 0xff000000
40004560:	12611000 	rsbne	r1, r1, #0
40004564:	e1320003 	teq	r2, r3
40004568:	0a000023 	beq	400045fc <__addsf3+0xf4>
4000456c:	e2422001 	sub	r2, r2, #1
40004570:	e0900351 	adds	r0, r0, r1, asr r3
40004574:	e2633020 	rsb	r3, r3, #32
40004578:	e1a01311 	lsl	r1, r1, r3
4000457c:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
40004580:	5a000001 	bpl	4000458c <__addsf3+0x84>
40004584:	e2711000 	rsbs	r1, r1, #0
40004588:	e2e00000 	rsc	r0, r0, #0
4000458c:	e3500502 	cmp	r0, #8388608	; 0x800000
40004590:	3a00000b 	bcc	400045c4 <__addsf3+0xbc>
40004594:	e3500401 	cmp	r0, #16777216	; 0x1000000
40004598:	3a000004 	bcc	400045b0 <__addsf3+0xa8>
4000459c:	e1b000a0 	lsrs	r0, r0, #1
400045a0:	e1a01061 	rrx	r1, r1
400045a4:	e2822001 	add	r2, r2, #1
400045a8:	e35200fe 	cmp	r2, #254	; 0xfe
400045ac:	2a00002d 	bcs	40004668 <__addsf3+0x160>
400045b0:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
400045b4:	e0a00b82 	adc	r0, r0, r2, lsl #23
400045b8:	03c00001 	biceq	r0, r0, #1
400045bc:	e1800003 	orr	r0, r0, r3
400045c0:	e12fff1e 	bx	lr
400045c4:	e1b01081 	lsls	r1, r1, #1
400045c8:	e0a00000 	adc	r0, r0, r0
400045cc:	e3100502 	tst	r0, #8388608	; 0x800000
400045d0:	e2422001 	sub	r2, r2, #1
400045d4:	1afffff5 	bne	400045b0 <__addsf3+0xa8>
400045d8:	e16fcf10 	clz	ip, r0
400045dc:	e24cc008 	sub	ip, ip, #8
400045e0:	e052200c 	subs	r2, r2, ip
400045e4:	e1a00c10 	lsl	r0, r0, ip
400045e8:	a0800b82 	addge	r0, r0, r2, lsl #23
400045ec:	b2622000 	rsblt	r2, r2, #0
400045f0:	a1800003 	orrge	r0, r0, r3
400045f4:	b1830230 	orrlt	r0, r3, r0, lsr r2
400045f8:	e12fff1e 	bx	lr
400045fc:	e3320000 	teq	r2, #0
40004600:	e2211502 	eor	r1, r1, #8388608	; 0x800000
40004604:	02200502 	eoreq	r0, r0, #8388608	; 0x800000
40004608:	02822001 	addeq	r2, r2, #1
4000460c:	12433001 	subne	r3, r3, #1
40004610:	eaffffd5 	b	4000456c <__addsf3+0x64>
40004614:	e1a03081 	lsl	r3, r1, #1
40004618:	e1f0cc42 	mvns	ip, r2, asr #24
4000461c:	11f0cc43 	mvnsne	ip, r3, asr #24
40004620:	0a000013 	beq	40004674 <__addsf3+0x16c>
40004624:	e1320003 	teq	r2, r3
40004628:	0a000002 	beq	40004638 <__addsf3+0x130>
4000462c:	e3320000 	teq	r2, #0
40004630:	01a00001 	moveq	r0, r1
40004634:	e12fff1e 	bx	lr
40004638:	e1300001 	teq	r0, r1
4000463c:	13a00000 	movne	r0, #0
40004640:	112fff1e 	bxne	lr
40004644:	e31204ff 	tst	r2, #-16777216	; 0xff000000
40004648:	1a000002 	bne	40004658 <__addsf3+0x150>
4000464c:	e1b00080 	lsls	r0, r0, #1
40004650:	23800102 	orrcs	r0, r0, #-2147483648	; 0x80000000
40004654:	e12fff1e 	bx	lr
40004658:	e2922402 	adds	r2, r2, #33554432	; 0x2000000
4000465c:	32800502 	addcc	r0, r0, #8388608	; 0x800000
40004660:	312fff1e 	bxcc	lr
40004664:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
40004668:	e383047f 	orr	r0, r3, #2130706432	; 0x7f000000
4000466c:	e3800502 	orr	r0, r0, #8388608	; 0x800000
40004670:	e12fff1e 	bx	lr
40004674:	e1f02c42 	mvns	r2, r2, asr #24
40004678:	11a00001 	movne	r0, r1
4000467c:	01f03c43 	mvnseq	r3, r3, asr #24
40004680:	11a01000 	movne	r1, r0
40004684:	e1b02480 	lsls	r2, r0, #9
40004688:	01b03481 	lslseq	r3, r1, #9
4000468c:	01300001 	teqeq	r0, r1
40004690:	13800501 	orrne	r0, r0, #4194304	; 0x400000
40004694:	e12fff1e 	bx	lr

40004698 <__aeabi_ui2f>:
__floatunsisf():
40004698:	e3a03000 	mov	r3, #0
4000469c:	ea000001 	b	400046a8 <__aeabi_i2f+0x8>

400046a0 <__aeabi_i2f>:
__floatsisf():
400046a0:	e2103102 	ands	r3, r0, #-2147483648	; 0x80000000
400046a4:	42600000 	rsbmi	r0, r0, #0
400046a8:	e1b0c000 	movs	ip, r0
400046ac:	012fff1e 	bxeq	lr
400046b0:	e383344b 	orr	r3, r3, #1258291200	; 0x4b000000
400046b4:	e1a01000 	mov	r1, r0
400046b8:	e3a00000 	mov	r0, #0
400046bc:	ea00000f 	b	40004700 <__aeabi_l2f+0x30>

400046c0 <__aeabi_ul2f>:
__aeabi_ul2f():
400046c0:	e1902001 	orrs	r2, r0, r1
400046c4:	012fff1e 	bxeq	lr
400046c8:	e3a03000 	mov	r3, #0
400046cc:	ea000005 	b	400046e8 <__aeabi_l2f+0x18>

400046d0 <__aeabi_l2f>:
__aeabi_l2f():
400046d0:	e1902001 	orrs	r2, r0, r1
400046d4:	012fff1e 	bxeq	lr
400046d8:	e2113102 	ands	r3, r1, #-2147483648	; 0x80000000
400046dc:	5a000001 	bpl	400046e8 <__aeabi_l2f+0x18>
400046e0:	e2700000 	rsbs	r0, r0, #0
400046e4:	e2e11000 	rsc	r1, r1, #0
400046e8:	e1b0c001 	movs	ip, r1
400046ec:	01a0c000 	moveq	ip, r0
400046f0:	01a01000 	moveq	r1, r0
400046f4:	03a00000 	moveq	r0, #0
400046f8:	e383345b 	orr	r3, r3, #1526726656	; 0x5b000000
400046fc:	02433201 	subeq	r3, r3, #268435456	; 0x10000000
40004700:	e2433502 	sub	r3, r3, #8388608	; 0x800000
40004704:	e16f2f1c 	clz	r2, ip
40004708:	e2522008 	subs	r2, r2, #8
4000470c:	e0433b82 	sub	r3, r3, r2, lsl #23
40004710:	ba000006 	blt	40004730 <__aeabi_l2f+0x60>
40004714:	e0833211 	add	r3, r3, r1, lsl r2
40004718:	e1a0c210 	lsl	ip, r0, r2
4000471c:	e2622020 	rsb	r2, r2, #32
40004720:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
40004724:	e0a30230 	adc	r0, r3, r0, lsr r2
40004728:	03c00001 	biceq	r0, r0, #1
4000472c:	e12fff1e 	bx	lr
40004730:	e2822020 	add	r2, r2, #32
40004734:	e1a0c211 	lsl	ip, r1, r2
40004738:	e2622020 	rsb	r2, r2, #32
4000473c:	e190008c 	orrs	r0, r0, ip, lsl #1
40004740:	e0a30231 	adc	r0, r3, r1, lsr r2
40004744:	01c00fac 	biceq	r0, r0, ip, lsr #31
40004748:	e12fff1e 	bx	lr

4000474c <__aeabi_fmul>:
__aeabi_fmul():
4000474c:	e3a0c0ff 	mov	ip, #255	; 0xff
40004750:	e01c2ba0 	ands	r2, ip, r0, lsr #23
40004754:	101c3ba1 	andsne	r3, ip, r1, lsr #23
40004758:	1132000c 	teqne	r2, ip
4000475c:	1133000c 	teqne	r3, ip
40004760:	0a00003e 	beq	40004860 <__aeabi_fmul+0x114>
40004764:	e0822003 	add	r2, r2, r3
40004768:	e020c001 	eor	ip, r0, r1
4000476c:	e1b00480 	lsls	r0, r0, #9
40004770:	11b01481 	lslsne	r1, r1, #9
40004774:	0a000010 	beq	400047bc <__aeabi_fmul+0x70>
40004778:	e3a03302 	mov	r3, #134217728	; 0x8000000
4000477c:	e18302a0 	orr	r0, r3, r0, lsr #5
40004780:	e18312a1 	orr	r1, r3, r1, lsr #5
40004784:	e0813190 	umull	r3, r1, r0, r1
40004788:	e20c0102 	and	r0, ip, #-2147483648	; 0x80000000
4000478c:	e3510502 	cmp	r1, #8388608	; 0x800000
40004790:	31a01081 	lslcc	r1, r1, #1
40004794:	31811fa3 	orrcc	r1, r1, r3, lsr #31
40004798:	31a03083 	lslcc	r3, r3, #1
4000479c:	e1800001 	orr	r0, r0, r1
400047a0:	e2c2207f 	sbc	r2, r2, #127	; 0x7f
400047a4:	e35200fd 	cmp	r2, #253	; 0xfd
400047a8:	8a00000f 	bhi	400047ec <__aeabi_fmul+0xa0>
400047ac:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
400047b0:	e0a00b82 	adc	r0, r0, r2, lsl #23
400047b4:	03c00001 	biceq	r0, r0, #1
400047b8:	e12fff1e 	bx	lr
400047bc:	e3300000 	teq	r0, #0
400047c0:	e20cc102 	and	ip, ip, #-2147483648	; 0x80000000
400047c4:	01a01481 	lsleq	r1, r1, #9
400047c8:	e18c04a0 	orr	r0, ip, r0, lsr #9
400047cc:	e18004a1 	orr	r0, r0, r1, lsr #9
400047d0:	e252207f 	subs	r2, r2, #127	; 0x7f
400047d4:	c27230ff 	rsbsgt	r3, r2, #255	; 0xff
400047d8:	c1800b82 	orrgt	r0, r0, r2, lsl #23
400047dc:	c12fff1e 	bxgt	lr
400047e0:	e3800502 	orr	r0, r0, #8388608	; 0x800000
400047e4:	e3a03000 	mov	r3, #0
400047e8:	e2522001 	subs	r2, r2, #1
400047ec:	ca000035 	bgt	400048c8 <__aeabi_fmul+0x17c>
400047f0:	e3720019 	cmn	r2, #25
400047f4:	d2000102 	andle	r0, r0, #-2147483648	; 0x80000000
400047f8:	d12fff1e 	bxle	lr
400047fc:	e2622000 	rsb	r2, r2, #0
40004800:	e1b01080 	lsls	r1, r0, #1
40004804:	e1a01231 	lsr	r1, r1, r2
40004808:	e2622020 	rsb	r2, r2, #32
4000480c:	e1a0c210 	lsl	ip, r0, r2
40004810:	e1b00061 	rrxs	r0, r1
40004814:	e2a00000 	adc	r0, r0, #0
40004818:	e193308c 	orrs	r3, r3, ip, lsl #1
4000481c:	01c00fac 	biceq	r0, r0, ip, lsr #31
40004820:	e12fff1e 	bx	lr
40004824:	e3320000 	teq	r2, #0
40004828:	e200c102 	and	ip, r0, #-2147483648	; 0x80000000
4000482c:	01a00080 	lsleq	r0, r0, #1
40004830:	03100502 	tsteq	r0, #8388608	; 0x800000
40004834:	02422001 	subeq	r2, r2, #1
40004838:	0afffffb 	beq	4000482c <__aeabi_fmul+0xe0>
4000483c:	e180000c 	orr	r0, r0, ip
40004840:	e3330000 	teq	r3, #0
40004844:	e201c102 	and	ip, r1, #-2147483648	; 0x80000000
40004848:	01a01081 	lsleq	r1, r1, #1
4000484c:	03110502 	tsteq	r1, #8388608	; 0x800000
40004850:	02433001 	subeq	r3, r3, #1
40004854:	0afffffb 	beq	40004848 <__aeabi_fmul+0xfc>
40004858:	e181100c 	orr	r1, r1, ip
4000485c:	eaffffc0 	b	40004764 <__aeabi_fmul+0x18>
40004860:	e00c3ba1 	and	r3, ip, r1, lsr #23
40004864:	e132000c 	teq	r2, ip
40004868:	1133000c 	teqne	r3, ip
4000486c:	0a000005 	beq	40004888 <__aeabi_fmul+0x13c>
40004870:	e3d0c102 	bics	ip, r0, #-2147483648	; 0x80000000
40004874:	13d1c102 	bicsne	ip, r1, #-2147483648	; 0x80000000
40004878:	1affffe9 	bne	40004824 <__aeabi_fmul+0xd8>
4000487c:	e0200001 	eor	r0, r0, r1
40004880:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
40004884:	e12fff1e 	bx	lr
40004888:	e3300000 	teq	r0, #0
4000488c:	13300102 	teqne	r0, #-2147483648	; 0x80000000
40004890:	01a00001 	moveq	r0, r1
40004894:	13310000 	teqne	r1, #0
40004898:	13310102 	teqne	r1, #-2147483648	; 0x80000000
4000489c:	0a00000d 	beq	400048d8 <__aeabi_fmul+0x18c>
400048a0:	e132000c 	teq	r2, ip
400048a4:	1a000001 	bne	400048b0 <__aeabi_fmul+0x164>
400048a8:	e1b02480 	lsls	r2, r0, #9
400048ac:	1a000009 	bne	400048d8 <__aeabi_fmul+0x18c>
400048b0:	e133000c 	teq	r3, ip
400048b4:	1a000002 	bne	400048c4 <__aeabi_fmul+0x178>
400048b8:	e1b03481 	lsls	r3, r1, #9
400048bc:	11a00001 	movne	r0, r1
400048c0:	1a000004 	bne	400048d8 <__aeabi_fmul+0x18c>
400048c4:	e0200001 	eor	r0, r0, r1
400048c8:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
400048cc:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
400048d0:	e3800502 	orr	r0, r0, #8388608	; 0x800000
400048d4:	e12fff1e 	bx	lr
400048d8:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
400048dc:	e3800503 	orr	r0, r0, #12582912	; 0xc00000
400048e0:	e12fff1e 	bx	lr

400048e4 <__aeabi_fdiv>:
__aeabi_fdiv():
400048e4:	e3a0c0ff 	mov	ip, #255	; 0xff
400048e8:	e01c2ba0 	ands	r2, ip, r0, lsr #23
400048ec:	101c3ba1 	andsne	r3, ip, r1, lsr #23
400048f0:	1132000c 	teqne	r2, ip
400048f4:	1133000c 	teqne	r3, ip
400048f8:	0a00003a 	beq	400049e8 <__aeabi_fdiv+0x104>
400048fc:	e0422003 	sub	r2, r2, r3
40004900:	e020c001 	eor	ip, r0, r1
40004904:	e1b01481 	lsls	r1, r1, #9
40004908:	e1a00480 	lsl	r0, r0, #9
4000490c:	0a00001c 	beq	40004984 <__aeabi_fdiv+0xa0>
40004910:	e3a03201 	mov	r3, #268435456	; 0x10000000
40004914:	e1831221 	orr	r1, r3, r1, lsr #4
40004918:	e1833220 	orr	r3, r3, r0, lsr #4
4000491c:	e20c0102 	and	r0, ip, #-2147483648	; 0x80000000
40004920:	e1530001 	cmp	r3, r1
40004924:	31a03083 	lslcc	r3, r3, #1
40004928:	e2a2207d 	adc	r2, r2, #125	; 0x7d
4000492c:	e3a0c502 	mov	ip, #8388608	; 0x800000
40004930:	e1530001 	cmp	r3, r1
40004934:	20433001 	subcs	r3, r3, r1
40004938:	2180000c 	orrcs	r0, r0, ip
4000493c:	e15300a1 	cmp	r3, r1, lsr #1
40004940:	204330a1 	subcs	r3, r3, r1, lsr #1
40004944:	218000ac 	orrcs	r0, r0, ip, lsr #1
40004948:	e1530121 	cmp	r3, r1, lsr #2
4000494c:	20433121 	subcs	r3, r3, r1, lsr #2
40004950:	2180012c 	orrcs	r0, r0, ip, lsr #2
40004954:	e15301a1 	cmp	r3, r1, lsr #3
40004958:	204331a1 	subcs	r3, r3, r1, lsr #3
4000495c:	218001ac 	orrcs	r0, r0, ip, lsr #3
40004960:	e1b03203 	lsls	r3, r3, #4
40004964:	11b0c22c 	lsrsne	ip, ip, #4
40004968:	1afffff0 	bne	40004930 <__aeabi_fdiv+0x4c>
4000496c:	e35200fd 	cmp	r2, #253	; 0xfd
40004970:	8affff9d 	bhi	400047ec <__aeabi_fmul+0xa0>
40004974:	e1530001 	cmp	r3, r1
40004978:	e0a00b82 	adc	r0, r0, r2, lsl #23
4000497c:	03c00001 	biceq	r0, r0, #1
40004980:	e12fff1e 	bx	lr
40004984:	e20cc102 	and	ip, ip, #-2147483648	; 0x80000000
40004988:	e18c04a0 	orr	r0, ip, r0, lsr #9
4000498c:	e292207f 	adds	r2, r2, #127	; 0x7f
40004990:	c27230ff 	rsbsgt	r3, r2, #255	; 0xff
40004994:	c1800b82 	orrgt	r0, r0, r2, lsl #23
40004998:	c12fff1e 	bxgt	lr
4000499c:	e3800502 	orr	r0, r0, #8388608	; 0x800000
400049a0:	e3a03000 	mov	r3, #0
400049a4:	e2522001 	subs	r2, r2, #1
400049a8:	eaffff8f 	b	400047ec <__aeabi_fmul+0xa0>
400049ac:	e3320000 	teq	r2, #0
400049b0:	e200c102 	and	ip, r0, #-2147483648	; 0x80000000
400049b4:	01a00080 	lsleq	r0, r0, #1
400049b8:	03100502 	tsteq	r0, #8388608	; 0x800000
400049bc:	02422001 	subeq	r2, r2, #1
400049c0:	0afffffb 	beq	400049b4 <__aeabi_fdiv+0xd0>
400049c4:	e180000c 	orr	r0, r0, ip
400049c8:	e3330000 	teq	r3, #0
400049cc:	e201c102 	and	ip, r1, #-2147483648	; 0x80000000
400049d0:	01a01081 	lsleq	r1, r1, #1
400049d4:	03110502 	tsteq	r1, #8388608	; 0x800000
400049d8:	02433001 	subeq	r3, r3, #1
400049dc:	0afffffb 	beq	400049d0 <__aeabi_fdiv+0xec>
400049e0:	e181100c 	orr	r1, r1, ip
400049e4:	eaffffc4 	b	400048fc <__aeabi_fdiv+0x18>
400049e8:	e00c3ba1 	and	r3, ip, r1, lsr #23
400049ec:	e132000c 	teq	r2, ip
400049f0:	1a000005 	bne	40004a0c <__aeabi_fdiv+0x128>
400049f4:	e1b02480 	lsls	r2, r0, #9
400049f8:	1affffb6 	bne	400048d8 <__aeabi_fmul+0x18c>
400049fc:	e133000c 	teq	r3, ip
40004a00:	1affffaf 	bne	400048c4 <__aeabi_fmul+0x178>
40004a04:	e1a00001 	mov	r0, r1
40004a08:	eaffffb2 	b	400048d8 <__aeabi_fmul+0x18c>
40004a0c:	e133000c 	teq	r3, ip
40004a10:	1a000003 	bne	40004a24 <__aeabi_fdiv+0x140>
40004a14:	e1b03481 	lsls	r3, r1, #9
40004a18:	0affff97 	beq	4000487c <__aeabi_fmul+0x130>
40004a1c:	e1a00001 	mov	r0, r1
40004a20:	eaffffac 	b	400048d8 <__aeabi_fmul+0x18c>
40004a24:	e3d0c102 	bics	ip, r0, #-2147483648	; 0x80000000
40004a28:	13d1c102 	bicsne	ip, r1, #-2147483648	; 0x80000000
40004a2c:	1affffde 	bne	400049ac <__aeabi_fdiv+0xc8>
40004a30:	e3d02102 	bics	r2, r0, #-2147483648	; 0x80000000
40004a34:	1affffa2 	bne	400048c4 <__aeabi_fmul+0x178>
40004a38:	e3d13102 	bics	r3, r1, #-2147483648	; 0x80000000
40004a3c:	1affff8e 	bne	4000487c <__aeabi_fmul+0x130>
40004a40:	eaffffa4 	b	400048d8 <__aeabi_fmul+0x18c>

40004a44 <__gesf2>:
__gesf2():
40004a44:	e3e0c000 	mvn	ip, #0
40004a48:	ea000002 	b	40004a58 <__cmpsf2+0x4>

40004a4c <__lesf2>:
__ltsf2():
40004a4c:	e3a0c001 	mov	ip, #1
40004a50:	ea000000 	b	40004a58 <__cmpsf2+0x4>

40004a54 <__cmpsf2>:
__cmpsf2():
40004a54:	e3a0c001 	mov	ip, #1
40004a58:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40004a5c:	e1a02080 	lsl	r2, r0, #1
40004a60:	e1a03081 	lsl	r3, r1, #1
40004a64:	e1f0cc42 	mvns	ip, r2, asr #24
40004a68:	11f0cc43 	mvnsne	ip, r3, asr #24
40004a6c:	0a000007 	beq	40004a90 <__cmpsf2+0x3c>
40004a70:	e28dd004 	add	sp, sp, #4
40004a74:	e192c0a3 	orrs	ip, r2, r3, lsr #1
40004a78:	11300001 	teqne	r0, r1
40004a7c:	50520003 	subspl	r0, r2, r3
40004a80:	81a00fc1 	asrhi	r0, r1, #31
40004a84:	31e00fc1 	mvncc	r0, r1, asr #31
40004a88:	13800001 	orrne	r0, r0, #1
40004a8c:	e12fff1e 	bx	lr
40004a90:	e1f0cc42 	mvns	ip, r2, asr #24
40004a94:	1a000001 	bne	40004aa0 <__cmpsf2+0x4c>
40004a98:	e1b0c480 	lsls	ip, r0, #9
40004a9c:	1a000003 	bne	40004ab0 <__cmpsf2+0x5c>
40004aa0:	e1f0cc43 	mvns	ip, r3, asr #24
40004aa4:	1afffff1 	bne	40004a70 <__cmpsf2+0x1c>
40004aa8:	e1b0c481 	lsls	ip, r1, #9
40004aac:	0affffef 	beq	40004a70 <__cmpsf2+0x1c>
40004ab0:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
40004ab4:	e12fff1e 	bx	lr

40004ab8 <__aeabi_cfrcmple>:
__aeabi_cfrcmple():
40004ab8:	e1a0c000 	mov	ip, r0
40004abc:	e1a00001 	mov	r0, r1
40004ac0:	e1a0100c 	mov	r1, ip
40004ac4:	eaffffff 	b	40004ac8 <__aeabi_cfcmpeq>

40004ac8 <__aeabi_cfcmpeq>:
__aeabi_cfcmpeq():
40004ac8:	e92d400f 	push	{r0, r1, r2, r3, lr}
40004acc:	ebffffe0 	bl	40004a54 <__cmpsf2>
40004ad0:	e3500000 	cmp	r0, #0
40004ad4:	43700000 	cmnmi	r0, #0
40004ad8:	e8bd800f 	pop	{r0, r1, r2, r3, pc}

40004adc <__aeabi_fcmpeq>:
__aeabi_fcmpeq():
40004adc:	e52de008 	str	lr, [sp, #-8]!
40004ae0:	ebfffff8 	bl	40004ac8 <__aeabi_cfcmpeq>
40004ae4:	03a00001 	moveq	r0, #1
40004ae8:	13a00000 	movne	r0, #0
40004aec:	e49df008 	ldr	pc, [sp], #8

40004af0 <__aeabi_fcmplt>:
__aeabi_fcmplt():
40004af0:	e52de008 	str	lr, [sp, #-8]!
40004af4:	ebfffff3 	bl	40004ac8 <__aeabi_cfcmpeq>
40004af8:	33a00001 	movcc	r0, #1
40004afc:	23a00000 	movcs	r0, #0
40004b00:	e49df008 	ldr	pc, [sp], #8

40004b04 <__aeabi_fcmple>:
__aeabi_fcmple():
40004b04:	e52de008 	str	lr, [sp, #-8]!
40004b08:	ebffffee 	bl	40004ac8 <__aeabi_cfcmpeq>
40004b0c:	93a00001 	movls	r0, #1
40004b10:	83a00000 	movhi	r0, #0
40004b14:	e49df008 	ldr	pc, [sp], #8

40004b18 <__aeabi_fcmpge>:
__aeabi_fcmpge():
40004b18:	e52de008 	str	lr, [sp, #-8]!
40004b1c:	ebffffe5 	bl	40004ab8 <__aeabi_cfrcmple>
40004b20:	93a00001 	movls	r0, #1
40004b24:	83a00000 	movhi	r0, #0
40004b28:	e49df008 	ldr	pc, [sp], #8

40004b2c <__aeabi_fcmpgt>:
__aeabi_fcmpgt():
40004b2c:	e52de008 	str	lr, [sp, #-8]!
40004b30:	ebffffe0 	bl	40004ab8 <__aeabi_cfrcmple>
40004b34:	33a00001 	movcc	r0, #1
40004b38:	23a00000 	movcs	r0, #0
40004b3c:	e49df008 	ldr	pc, [sp], #8

Disassembly of section .text.mvBinHdrDispatcher:

40004b40 <mvBinHdrDispatcher>:
mvBinHdrDispatcher():
40004b40:	b510      	push	{r4, lr}
40004b42:	4c0a      	ldr	r4, [pc, #40]	; (40004b6c <mvBinHdrDispatcher+0x2c>)
40004b44:	e00e      	b.n	40004b64 <mvBinHdrDispatcher+0x24>
40004b46:	4780      	blx	r0
40004b48:	b158      	cbz	r0, 40004b62 <mvBinHdrDispatcher+0x22>
40004b4a:	f000 f815 	bl	40004b78 <mvUartInit>
40004b4e:	4808      	ldr	r0, [pc, #32]	; (40004b70 <mvBinHdrDispatcher+0x30>)
40004b50:	f000 f814 	bl	40004b7c <putstring>
40004b54:	6820      	ldr	r0, [r4, #0]
40004b56:	f000 f811 	bl	40004b7c <putstring>
40004b5a:	4806      	ldr	r0, [pc, #24]	; (40004b74 <mvBinHdrDispatcher+0x34>)
40004b5c:	f000 f80e 	bl	40004b7c <putstring>
40004b60:	e7fe      	b.n	40004b60 <mvBinHdrDispatcher+0x20>
40004b62:	3408      	adds	r4, #8
40004b64:	6860      	ldr	r0, [r4, #4]
40004b66:	2800      	cmp	r0, #0
40004b68:	d1ed      	bne.n	40004b46 <mvBinHdrDispatcher+0x6>
40004b6a:	bd10      	pop	{r4, pc}
40004b6c:	400152b8 			; <UNDEFINED> instruction: 0x400152b8
40004b70:	40012430 	andmi	r2, r1, r0, lsr r4
40004b74:	40012448 	andmi	r2, r1, r8, asr #8

Disassembly of section .text.mvUartInit:

40004b78 <mvUartInit>:
mvUartInit():
40004b78:	4770      	bx	lr

Disassembly of section .text.mvUartPutc:

40004b7a <mvUartPutc>:
mvUartPutc():
40004b7a:	4770      	bx	lr

Disassembly of section .text.putstring:

40004b7c <putstring>:
putstring():
40004b7c:	4770      	bx	lr

Disassembly of section .text.putdata:

40004b7e <putdata>:
putdata():
40004b7e:	4770      	bx	lr

Disassembly of section .text.mvGeneralInit:

40004b80 <mvGeneralInit>:
mvGeneralInit():
40004b80:	b508      	push	{r3, lr}
40004b82:	4a25      	ldr	r2, [pc, #148]	; (40004c18 <mvGeneralInit+0x98>)
40004b84:	4b25      	ldr	r3, [pc, #148]	; (40004c1c <mvGeneralInit+0x9c>)
40004b86:	4926      	ldr	r1, [pc, #152]	; (40004c20 <mvGeneralInit+0xa0>)
40004b88:	601a      	str	r2, [r3, #0]
40004b8a:	f04f 4228 	mov.w	r2, #2818572288	; 0xa8000000
40004b8e:	645a      	str	r2, [r3, #68]	; 0x44
40004b90:	2300      	movs	r3, #0
40004b92:	4a24      	ldr	r2, [pc, #144]	; (40004c24 <mvGeneralInit+0xa4>)
40004b94:	6013      	str	r3, [r2, #0]
40004b96:	6053      	str	r3, [r2, #4]
40004b98:	f842 1c08 	str.w	r1, [r2, #-8]
40004b9c:	f04f 412f 	mov.w	r1, #2936012800	; 0xaf000000
40004ba0:	60d1      	str	r1, [r2, #12]
40004ba2:	6113      	str	r3, [r2, #16]
40004ba4:	6153      	str	r3, [r2, #20]
40004ba6:	4b20      	ldr	r3, [pc, #128]	; (40004c28 <mvGeneralInit+0xa8>)
40004ba8:	4a20      	ldr	r2, [pc, #128]	; (40004c2c <mvGeneralInit+0xac>)
40004baa:	4921      	ldr	r1, [pc, #132]	; (40004c30 <mvGeneralInit+0xb0>)
40004bac:	601a      	str	r2, [r3, #0]
40004bae:	4b21      	ldr	r3, [pc, #132]	; (40004c34 <mvGeneralInit+0xb4>)
40004bb0:	681a      	ldr	r2, [r3, #0]
40004bb2:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
40004bb6:	f022 020f 	bic.w	r2, r2, #15
40004bba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
40004bbe:	f042 0202 	orr.w	r2, r2, #2
40004bc2:	f843 2b04 	str.w	r2, [r3], #4
40004bc6:	428b      	cmp	r3, r1
40004bc8:	d1f2      	bne.n	40004bb0 <mvGeneralInit+0x30>
40004bca:	4a1b      	ldr	r2, [pc, #108]	; (40004c38 <mvGeneralInit+0xb8>)
40004bcc:	6813      	ldr	r3, [r2, #0]
40004bce:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
40004bd2:	f023 030f 	bic.w	r3, r3, #15
40004bd6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
40004bda:	f043 0302 	orr.w	r3, r3, #2
40004bde:	6013      	str	r3, [r2, #0]
40004be0:	f04f 0100 	mov.w	r1, #0
40004be4:	ee08 1f17 	mcr	15, 0, r1, cr8, cr7, {0}
40004be8:	bf00      	nop
40004bea:	bf00      	nop
40004bec:	bf00      	nop
40004bee:	bf00      	nop
40004bf0:	bf00      	nop
40004bf2:	f00d fbf1 	bl	400123d8 <mvHwsTwsiInitWrapper>
40004bf6:	f00d fbd1 	bl	4001239c <mvBoardIdGet>
40004bfa:	2850      	cmp	r0, #80	; 0x50
40004bfc:	d003      	beq.n	40004c06 <mvGeneralInit+0x86>
40004bfe:	f00d fbcd 	bl	4001239c <mvBoardIdGet>
40004c02:	2851      	cmp	r0, #81	; 0x51
40004c04:	d106      	bne.n	40004c14 <mvGeneralInit+0x94>
40004c06:	4b0d      	ldr	r3, [pc, #52]	; (40004c3c <mvGeneralInit+0xbc>)
40004c08:	681a      	ldr	r2, [r3, #0]
40004c0a:	f422 227f 	bic.w	r2, r2, #1044480	; 0xff000
40004c0e:	f442 3208 	orr.w	r2, r2, #139264	; 0x22000
40004c12:	601a      	str	r2, [r3, #0]
40004c14:	2000      	movs	r0, #0
40004c16:	bd08      	pop	{r3, pc}
40004c18:	000f0081 	andeq	r0, pc, r1, lsl #1
40004c1c:	d0020010 	andle	r0, r2, r0, lsl r0
40004c20:	03ff0031 	mvnseq	r0, #49	; 0x31
40004c24:	d0020058 	andle	r0, r2, r8, asr r0
40004c28:	d0020060 	andle	r0, r2, r0, rrx
40004c2c:	000f0051 	andeq	r0, pc, r1, asr r0	; <UNPREDICTABLE>
40004c30:	40002b00 	andmi	r2, r0, r0, lsl #22
40004c34:	40002a00 	andmi	r2, r0, r0, lsl #20
40004c38:	40002bc0 	andmi	r2, r0, r0, asr #23
40004c3c:	d0018004 	andle	r8, r1, r4

Disassembly of section .text.mvHwsIndirectRegWrite:

40004c40 <mvHwsIndirectRegWrite>:
mvHwsIndirectRegWrite():
40004c40:	4807      	ldr	r0, [pc, #28]	; (40004c60 <mvHwsIndirectRegWrite+0x20>)
40004c42:	0409      	lsls	r1, r1, #16
40004c44:	b510      	push	{r4, lr}
40004c46:	f101 4400 	add.w	r4, r1, #2147483648	; 0x80000000
40004c4a:	6004      	str	r4, [r0, #0]
40004c4c:	6804      	ldr	r4, [r0, #0]
40004c4e:	ea24 0403 	bic.w	r4, r4, r3
40004c52:	4013      	ands	r3, r2
40004c54:	431c      	orrs	r4, r3
40004c56:	b2a4      	uxth	r4, r4
40004c58:	1861      	adds	r1, r4, r1
40004c5a:	6001      	str	r1, [r0, #0]
40004c5c:	2000      	movs	r0, #0
40004c5e:	bd10      	pop	{r4, pc}
40004c60:	d0041b00 	andle	r1, r4, r0, lsl #22

Disassembly of section .text.mvHwsSerdesLastLaneGet:

40004c64 <mvHwsSerdesLastLaneGet>:
mvHwsSerdesLastLaneGet():
40004c64:	200c      	movs	r0, #12
40004c66:	4770      	bx	lr

Disassembly of section .text.boardTopologyLoad:

40004c68 <boardTopologyLoad>:
boardTopologyLoad():
40004c68:	b570      	push	{r4, r5, r6, lr}
40004c6a:	4604      	mov	r4, r0
40004c6c:	f00d fb96 	bl	4001239c <mvBoardIdGet>
40004c70:	f00d fbaa 	bl	400123c8 <mvBoardIdIndexGet>
40004c74:	f000 fe14 	bl	400058a0 <mvHwsSerdesTopologyGet>
40004c78:	2800      	cmp	r0, #0
40004c7a:	d017      	beq.n	40004cac <boardTopologyLoad+0x44>
40004c7c:	2300      	movs	r3, #0
40004c7e:	4601      	mov	r1, r0
40004c80:	4622      	mov	r2, r4
40004c82:	7a4d      	ldrb	r5, [r1, #9]
40004c84:	7255      	strb	r5, [r2, #9]
40004c86:	18c5      	adds	r5, r0, r3
40004c88:	686e      	ldr	r6, [r5, #4]
40004c8a:	18e5      	adds	r5, r4, r3
40004c8c:	606e      	str	r6, [r5, #4]
40004c8e:	7a0d      	ldrb	r5, [r1, #8]
40004c90:	7215      	strb	r5, [r2, #8]
40004c92:	5cc5      	ldrb	r5, [r0, r3]
40004c94:	54e5      	strb	r5, [r4, r3]
40004c96:	3314      	adds	r3, #20
40004c98:	68cd      	ldr	r5, [r1, #12]
40004c9a:	60d5      	str	r5, [r2, #12]
40004c9c:	690d      	ldr	r5, [r1, #16]
40004c9e:	3114      	adds	r1, #20
40004ca0:	6115      	str	r5, [r2, #16]
40004ca2:	3214      	adds	r2, #20
40004ca4:	2b3c      	cmp	r3, #60	; 0x3c
40004ca6:	d1ec      	bne.n	40004c82 <boardTopologyLoad+0x1a>
40004ca8:	2000      	movs	r0, #0
40004caa:	bd70      	pop	{r4, r5, r6, pc}
40004cac:	2010      	movs	r0, #16
40004cae:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text.mvCtrlPexImpedanceCalibration:

40004cb0 <mvCtrlPexImpedanceCalibration>:
mvCtrlPexImpedanceCalibration():
40004cb0:	4b1d      	ldr	r3, [pc, #116]	; (40004d28 <mvCtrlPexImpedanceCalibration+0x78>)
40004cb2:	2000      	movs	r0, #0
40004cb4:	b510      	push	{r4, lr}
40004cb6:	f240 11c1 	movw	r1, #449	; 0x1c1
40004cba:	681a      	ldr	r2, [r3, #0]
40004cbc:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
40004cc0:	601a      	str	r2, [r3, #0]
40004cc2:	2201      	movs	r2, #1
40004cc4:	4613      	mov	r3, r2
40004cc6:	f7ff ffbb 	bl	40004c40 <mvHwsIndirectRegWrite>
40004cca:	2141      	movs	r1, #65	; 0x41
40004ccc:	2000      	movs	r0, #0
40004cce:	f44f 5288 	mov.w	r2, #4352	; 0x1100
40004cd2:	f44f 437f 	mov.w	r3, #65280	; 0xff00
40004cd6:	f7ff ffb3 	bl	40004c40 <mvHwsIndirectRegWrite>
40004cda:	2280      	movs	r2, #128	; 0x80
40004cdc:	2157      	movs	r1, #87	; 0x57
40004cde:	2000      	movs	r0, #0
40004ce0:	4613      	mov	r3, r2
40004ce2:	f7ff ffad 	bl	40004c40 <mvHwsIndirectRegWrite>
40004ce6:	2000      	movs	r0, #0
40004ce8:	2157      	movs	r1, #87	; 0x57
40004cea:	2380      	movs	r3, #128	; 0x80
40004cec:	4602      	mov	r2, r0
40004cee:	f7ff ffa7 	bl	40004c40 <mvHwsIndirectRegWrite>
40004cf2:	f241 3088 	movw	r0, #5000	; 0x1388
40004cf6:	f00d f811 	bl	40011d1c <__udelay>
40004cfa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
40004cfe:	2157      	movs	r1, #87	; 0x57
40004d00:	4613      	mov	r3, r2
40004d02:	2000      	movs	r0, #0
40004d04:	f7ff ff9c 	bl	40004c40 <mvHwsIndirectRegWrite>
40004d08:	2000      	movs	r0, #0
40004d0a:	2157      	movs	r1, #87	; 0x57
40004d0c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
40004d10:	4602      	mov	r2, r0
40004d12:	f7ff ff95 	bl	40004c40 <mvHwsIndirectRegWrite>
40004d16:	2000      	movs	r0, #0
40004d18:	210f      	movs	r1, #15
40004d1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
40004d1e:	4602      	mov	r2, r0
40004d20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
40004d24:	f7ff bf8c 	b.w	40004c40 <mvHwsIndirectRegWrite>
40004d28:	d0041a60 	andle	r1, r4, r0, ror #20

Disassembly of section .text.mvCtrlPexEndPointConfig:

40004d2c <mvCtrlPexEndPointConfig>:
mvCtrlPexEndPointConfig():
40004d2c:	b508      	push	{r3, lr}
40004d2e:	4b08      	ldr	r3, [pc, #32]	; (40004d50 <mvCtrlPexEndPointConfig+0x24>)
40004d30:	681a      	ldr	r2, [r3, #0]
40004d32:	f022 0202 	bic.w	r2, r2, #2
40004d36:	601a      	str	r2, [r3, #0]
40004d38:	f7ff ffba 	bl	40004cb0 <mvCtrlPexImpedanceCalibration>
40004d3c:	2000      	movs	r0, #0
40004d3e:	f240 11c1 	movw	r1, #449	; 0x1c1
40004d42:	2301      	movs	r3, #1
40004d44:	4602      	mov	r2, r0
40004d46:	f7ff ff7b 	bl	40004c40 <mvHwsIndirectRegWrite>
40004d4a:	2000      	movs	r0, #0
40004d4c:	bd08      	pop	{r3, pc}
40004d4e:	bf00      	nop
40004d50:	d0041a00 	andle	r1, r4, r0, lsl #20

Disassembly of section .text.mvCtrlPexRootComplexConfig:

40004d54 <mvCtrlPexRootComplexConfig>:
mvCtrlPexRootComplexConfig():
40004d54:	b538      	push	{r3, r4, r5, lr}
40004d56:	4c17      	ldr	r4, [pc, #92]	; (40004db4 <mvCtrlPexRootComplexConfig+0x60>)
40004d58:	4d17      	ldr	r5, [pc, #92]	; (40004db8 <mvCtrlPexRootComplexConfig+0x64>)
40004d5a:	6823      	ldr	r3, [r4, #0]
40004d5c:	f023 0301 	bic.w	r3, r3, #1
40004d60:	6023      	str	r3, [r4, #0]
40004d62:	682b      	ldr	r3, [r5, #0]
40004d64:	f043 0302 	orr.w	r3, r3, #2
40004d68:	602b      	str	r3, [r5, #0]
40004d6a:	f7ff ffa1 	bl	40004cb0 <mvCtrlPexImpedanceCalibration>
40004d6e:	4b13      	ldr	r3, [pc, #76]	; (40004dbc <mvCtrlPexRootComplexConfig+0x68>)
40004d70:	2000      	movs	r0, #0
40004d72:	f240 11c1 	movw	r1, #449	; 0x1c1
40004d76:	681a      	ldr	r2, [r3, #0]
40004d78:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
40004d7c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
40004d80:	601a      	str	r2, [r3, #0]
40004d82:	2301      	movs	r3, #1
40004d84:	4602      	mov	r2, r0
40004d86:	f7ff ff5b 	bl	40004c40 <mvHwsIndirectRegWrite>
40004d8a:	4b0d      	ldr	r3, [pc, #52]	; (40004dc0 <mvCtrlPexRootComplexConfig+0x6c>)
40004d8c:	681a      	ldr	r2, [r3, #0]
40004d8e:	f442 12c8 	orr.w	r2, r2, #1638400	; 0x190000
40004d92:	601a      	str	r2, [r3, #0]
40004d94:	682a      	ldr	r2, [r5, #0]
40004d96:	f042 0202 	orr.w	r2, r2, #2
40004d9a:	602a      	str	r2, [r5, #0]
40004d9c:	681a      	ldr	r2, [r3, #0]
40004d9e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
40004da2:	601a      	str	r2, [r3, #0]
40004da4:	6823      	ldr	r3, [r4, #0]
40004da6:	f043 0301 	orr.w	r3, r3, #1
40004daa:	6023      	str	r3, [r4, #0]
40004dac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
40004db0:	f000 bcca 	b.w	40005748 <mvHwsPexConfig>
40004db4:	d0018204 	andle	r8, r1, r4, lsl #4
40004db8:	d0041a00 	andle	r1, r4, r0, lsl #20
40004dbc:	d0040060 	andle	r0, r4, r0, rrx
40004dc0:	d0041a60 	andle	r1, r4, r0, ror #20

Disassembly of section .text.mvCtrlIsPexEndPointMode:

40004dc4 <mvCtrlIsPexEndPointMode>:
mvCtrlIsPexEndPointMode():
40004dc4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
40004dc6:	ab04      	add	r3, sp, #16
40004dc8:	2100      	movs	r1, #0
40004dca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
40004dce:	f843 1d04 	str.w	r1, [r3, #-4]!
40004dd2:	2005      	movs	r0, #5
40004dd4:	9200      	str	r2, [sp, #0]
40004dd6:	4a0a      	ldr	r2, [pc, #40]	; (40004e00 <mvCtrlIsPexEndPointMode+0x3c>)
40004dd8:	f00d fa00 	bl	400121dc <mvGenUnitRegisterGet>
40004ddc:	1e04      	subs	r4, r0, #0
40004dde:	d007      	beq.n	40004df0 <mvCtrlIsPexEndPointMode+0x2c>
40004de0:	4808      	ldr	r0, [pc, #32]	; (40004e04 <mvCtrlIsPexEndPointMode+0x40>)
40004de2:	4621      	mov	r1, r4
40004de4:	4a08      	ldr	r2, [pc, #32]	; (40004e08 <mvCtrlIsPexEndPointMode+0x44>)
40004de6:	f44f 7304 	mov.w	r3, #528	; 0x210
40004dea:	f00d f92b 	bl	40012044 <mvPrintf>
40004dee:	e004      	b.n	40004dfa <mvCtrlIsPexEndPointMode+0x36>
40004df0:	9c03      	ldr	r4, [sp, #12]
40004df2:	f1d4 0401 	rsbs	r4, r4, #1
40004df6:	bf38      	it	cc
40004df8:	2400      	movcc	r4, #0
40004dfa:	4620      	mov	r0, r4
40004dfc:	b004      	add	sp, #16
40004dfe:	bd10      	pop	{r4, pc}
40004e00:	000f8200 	andeq	r8, pc, r0, lsl #4
40004e04:	400124ae 	andmi	r2, r1, lr, lsr #9
40004e08:	400124cb 	andmi	r2, r1, fp, asr #9

Disassembly of section .text.mvSiliconInit:

40004e0c <mvSiliconInit>:
mvSiliconInit():
40004e0c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
40004e0e:	2000      	movs	r0, #0
40004e10:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
40004e14:	f44f 5280 	mov.w	r2, #4096	; 0x1000
40004e18:	f00d f968 	bl	400120ec <mvUnitInfoSet>
40004e1c:	2100      	movs	r1, #0
40004e1e:	2001      	movs	r0, #1
40004e20:	f44f 5280 	mov.w	r2, #4096	; 0x1000
40004e24:	f00d f962 	bl	400120ec <mvUnitInfoSet>
40004e28:	2002      	movs	r0, #2
40004e2a:	f04f 5198 	mov.w	r1, #318767104	; 0x13000000
40004e2e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
40004e32:	f00d f95b 	bl	400120ec <mvUnitInfoSet>
40004e36:	2003      	movs	r0, #3
40004e38:	4918      	ldr	r1, [pc, #96]	; (40004e9c <mvSiliconInit+0x90>)
40004e3a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
40004e3e:	f00d f955 	bl	400120ec <mvUnitInfoSet>
40004e42:	4b17      	ldr	r3, [pc, #92]	; (40004ea0 <mvSiliconInit+0x94>)
40004e44:	2200      	movs	r2, #0
40004e46:	2004      	movs	r0, #4
40004e48:	2400      	movs	r4, #0
40004e4a:	6819      	ldr	r1, [r3, #0]
40004e4c:	0c09      	lsrs	r1, r1, #16
40004e4e:	0409      	lsls	r1, r1, #16
40004e50:	f00d f94c 	bl	400120ec <mvUnitInfoSet>
40004e54:	4b13      	ldr	r3, [pc, #76]	; (40004ea4 <mvSiliconInit+0x98>)
40004e56:	2200      	movs	r2, #0
40004e58:	2005      	movs	r0, #5
40004e5a:	6819      	ldr	r1, [r3, #0]
40004e5c:	0c09      	lsrs	r1, r1, #16
40004e5e:	0409      	lsls	r1, r1, #16
40004e60:	f00d f944 	bl	400120ec <mvUnitInfoSet>
40004e64:	f44f 3380 	mov.w	r3, #65536	; 0x10000
40004e68:	2100      	movs	r1, #0
40004e6a:	f44f 72a0 	mov.w	r2, #320	; 0x140
40004e6e:	2001      	movs	r0, #1
40004e70:	9300      	str	r3, [sp, #0]
40004e72:	f00d f96b 	bl	4001214c <mvGenUnitRegisterSet>
40004e76:	f88d 400c 	strb.w	r4, [sp, #12]
40004e7a:	9402      	str	r4, [sp, #8]
40004e7c:	f00d faa8 	bl	400123d0 <mvBoardTclkGet>
40004e80:	1c43      	adds	r3, r0, #1
40004e82:	4602      	mov	r2, r0
40004e84:	d007      	beq.n	40004e96 <mvSiliconInit+0x8a>
40004e86:	4620      	mov	r0, r4
40004e88:	4907      	ldr	r1, [pc, #28]	; (40004ea8 <mvSiliconInit+0x9c>)
40004e8a:	ab02      	add	r3, sp, #8
40004e8c:	9400      	str	r4, [sp, #0]
40004e8e:	f00c fdc6 	bl	40011a1e <mvTwsiInit>
40004e92:	4620      	mov	r0, r4
40004e94:	e000      	b.n	40004e98 <mvSiliconInit+0x8c>
40004e96:	2010      	movs	r0, #16
40004e98:	b004      	add	sp, #16
40004e9a:	bd10      	pop	{r4, pc}
40004e9c:	13000800 	movwne	r0, #2048	; 0x800
40004ea0:	d0020064 	andle	r0, r2, r4, rrx
40004ea4:	d0020014 	andle	r0, r2, r4, lsl r0
40004ea8:	000186a0 	andeq	r8, r1, r0, lsr #13

Disassembly of section .text.mvCtrlUsb2Config:

40004eac <mvCtrlUsb2Config>:
mvCtrlUsb2Config():
40004eac:	b510      	push	{r4, lr}
40004eae:	2000      	movs	r0, #0
40004eb0:	210c      	movs	r1, #12
40004eb2:	f00d fa2b 	bl	4001230c <mvSeqExecExt>
40004eb6:	1e04      	subs	r4, r0, #0
40004eb8:	d006      	beq.n	40004ec8 <mvCtrlUsb2Config+0x1c>
40004eba:	4804      	ldr	r0, [pc, #16]	; (40004ecc <mvCtrlUsb2Config+0x20>)
40004ebc:	4621      	mov	r1, r4
40004ebe:	4a04      	ldr	r2, [pc, #16]	; (40004ed0 <mvCtrlUsb2Config+0x24>)
40004ec0:	f240 233e 	movw	r3, #574	; 0x23e
40004ec4:	f00d f8be 	bl	40012044 <mvPrintf>
40004ec8:	4620      	mov	r0, r4
40004eca:	bd10      	pop	{r4, pc}
40004ecc:	400124ae 	andmi	r2, r1, lr, lsr #9
40004ed0:	400124cb 	andmi	r2, r1, fp, asr #9

Disassembly of section .text.mvHwsComH28nmSerdesTxIfSelect:

40004ed4 <mvHwsComH28nmSerdesTxIfSelect>:
mvHwsComH28nmSerdesTxIfSelect():
40004ed4:	4603      	mov	r3, r0
40004ed6:	2207      	movs	r2, #7
40004ed8:	b513      	push	{r0, r1, r4, lr}
40004eda:	2002      	movs	r0, #2
40004edc:	9200      	str	r2, [sp, #0]
40004ede:	b2d9      	uxtb	r1, r3
40004ee0:	220c      	movs	r2, #12
40004ee2:	2b0a      	cmp	r3, #10
40004ee4:	bf14      	ite	ne
40004ee6:	2301      	movne	r3, #1
40004ee8:	2303      	moveq	r3, #3
40004eea:	f00d f92f 	bl	4001214c <mvGenUnitRegisterSet>
40004eee:	1e04      	subs	r4, r0, #0
40004ef0:	d006      	beq.n	40004f00 <mvHwsComH28nmSerdesTxIfSelect+0x2c>
40004ef2:	4804      	ldr	r0, [pc, #16]	; (40004f04 <mvHwsComH28nmSerdesTxIfSelect+0x30>)
40004ef4:	4621      	mov	r1, r4
40004ef6:	4a04      	ldr	r2, [pc, #16]	; (40004f08 <mvHwsComH28nmSerdesTxIfSelect+0x34>)
40004ef8:	f240 2347 	movw	r3, #583	; 0x247
40004efc:	f00d f8a2 	bl	40012044 <mvPrintf>
40004f00:	4620      	mov	r0, r4
40004f02:	bd1c      	pop	{r2, r3, r4, pc}
40004f04:	400124ae 	andmi	r2, r1, lr, lsr #9
40004f08:	400124cb 	andmi	r2, r1, fp, asr #9

Disassembly of section .text.mvSerdesSeqInit:

40004f0c <mvSerdesSeqInit>:
mvSerdesSeqInit():
40004f0c:	4b27      	ldr	r3, [pc, #156]	; (40004fac <mvSerdesSeqInit+0xa0>)
40004f0e:	2002      	movs	r0, #2
40004f10:	b510      	push	{r4, lr}
40004f12:	4c27      	ldr	r4, [pc, #156]	; (40004fb0 <mvSerdesSeqInit+0xa4>)
40004f14:	4927      	ldr	r1, [pc, #156]	; (40004fb4 <mvSerdesSeqInit+0xa8>)
40004f16:	4a28      	ldr	r2, [pc, #160]	; (40004fb8 <mvSerdesSeqInit+0xac>)
40004f18:	619c      	str	r4, [r3, #24]
40004f1a:	4c28      	ldr	r4, [pc, #160]	; (40004fbc <mvSerdesSeqInit+0xb0>)
40004f1c:	6099      	str	r1, [r3, #8]
40004f1e:	2130      	movs	r1, #48	; 0x30
40004f20:	7319      	strb	r1, [r3, #12]
40004f22:	621c      	str	r4, [r3, #32]
40004f24:	4926      	ldr	r1, [pc, #152]	; (40004fc0 <mvSerdesSeqInit+0xb4>)
40004f26:	4c27      	ldr	r4, [pc, #156]	; (40004fc4 <mvSerdesSeqInit+0xb8>)
40004f28:	661a      	str	r2, [r3, #96]	; 0x60
40004f2a:	220a      	movs	r2, #10
40004f2c:	6019      	str	r1, [r3, #0]
40004f2e:	629c      	str	r4, [r3, #40]	; 0x28
40004f30:	4925      	ldr	r1, [pc, #148]	; (40004fc8 <mvSerdesSeqInit+0xbc>)
40004f32:	4c26      	ldr	r4, [pc, #152]	; (40004fcc <mvSerdesSeqInit+0xc0>)
40004f34:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
40004f38:	2200      	movs	r2, #0
40004f3a:	6119      	str	r1, [r3, #16]
40004f3c:	2101      	movs	r1, #1
40004f3e:	631c      	str	r4, [r3, #48]	; 0x30
40004f40:	7519      	strb	r1, [r3, #20]
40004f42:	7719      	strb	r1, [r3, #28]
40004f44:	f883 1024 	strb.w	r1, [r3, #36]	; 0x24
40004f48:	f883 102c 	strb.w	r1, [r3, #44]	; 0x2c
40004f4c:	f883 1034 	strb.w	r1, [r3, #52]	; 0x34
40004f50:	4c1f      	ldr	r4, [pc, #124]	; (40004fd0 <mvSerdesSeqInit+0xc4>)
40004f52:	f883 103c 	strb.w	r1, [r3, #60]	; 0x3c
40004f56:	f883 1044 	strb.w	r1, [r3, #68]	; 0x44
40004f5a:	491e      	ldr	r1, [pc, #120]	; (40004fd4 <mvSerdesSeqInit+0xc8>)
40004f5c:	639c      	str	r4, [r3, #56]	; 0x38
40004f5e:	4c1e      	ldr	r4, [pc, #120]	; (40004fd8 <mvSerdesSeqInit+0xcc>)
40004f60:	6499      	str	r1, [r3, #72]	; 0x48
40004f62:	491e      	ldr	r1, [pc, #120]	; (40004fdc <mvSerdesSeqInit+0xd0>)
40004f64:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
40004f68:	735a      	strb	r2, [r3, #13]
40004f6a:	7118      	strb	r0, [r3, #4]
40004f6c:	715a      	strb	r2, [r3, #5]
40004f6e:	755a      	strb	r2, [r3, #21]
40004f70:	775a      	strb	r2, [r3, #29]
40004f72:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
40004f76:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
40004f7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
40004f7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
40004f82:	641c      	str	r4, [r3, #64]	; 0x40
40004f84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
40004f88:	f883 004c 	strb.w	r0, [r3, #76]	; 0x4c
40004f8c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
40004f90:	6519      	str	r1, [r3, #80]	; 0x50
40004f92:	2106      	movs	r1, #6
40004f94:	f883 1054 	strb.w	r1, [r3, #84]	; 0x54
40004f98:	4911      	ldr	r1, [pc, #68]	; (40004fe0 <mvSerdesSeqInit+0xd4>)
40004f9a:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
40004f9e:	f883 005c 	strb.w	r0, [r3, #92]	; 0x5c
40004fa2:	6599      	str	r1, [r3, #88]	; 0x58
40004fa4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
40004fa8:	bd10      	pop	{r4, pc}
40004faa:	bf00      	nop
40004fac:	40020004 	andmi	r0, r2, r4
40004fb0:	40015d00 	andmi	r5, r1, r0, lsl #26
40004fb4:	40015304 	andmi	r5, r1, r4, lsl #6
40004fb8:	40015a30 	andmi	r5, r1, r0, lsr sl
40004fbc:	400152e0 	andmi	r5, r1, r0, ror #5
40004fc0:	40015d6c 	andmi	r5, r1, ip, ror #26
40004fc4:	40015a0c 	andmi	r5, r1, ip, lsl #20
40004fc8:	40015cdc 	ldrdmi	r5, [r1], -ip
40004fcc:	40015c70 	andmi	r5, r1, r0, ror ip
40004fd0:	400159e8 	andmi	r5, r1, r8, ror #19
40004fd4:	40015d24 	andmi	r5, r1, r4, lsr #26
40004fd8:	400159c4 	andmi	r5, r1, r4, asr #19
40004fdc:	40015b98 	mulmi	r1, r8, fp
40004fe0:	40015c94 	mulmi	r1, r4, ip

Disassembly of section .text.mvSerdesReset:

40004fe4 <mvSerdesReset>:
mvSerdesReset():
40004fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
40004fe6:	2901      	cmp	r1, #1
40004fe8:	bf14      	ite	ne
40004fea:	2103      	movne	r1, #3
40004fec:	2102      	moveq	r1, #2
40004fee:	4605      	mov	r5, r0
40004ff0:	4616      	mov	r6, r2
40004ff2:	461f      	mov	r7, r3
40004ff4:	f00d f98a 	bl	4001230c <mvSeqExecExt>
40004ff8:	1e04      	subs	r4, r0, #0
40004ffa:	d005      	beq.n	40005008 <mvSerdesReset+0x24>
40004ffc:	4813      	ldr	r0, [pc, #76]	; (4000504c <mvSerdesReset+0x68>)
40004ffe:	4621      	mov	r1, r4
40005000:	4a13      	ldr	r2, [pc, #76]	; (40005050 <mvSerdesReset+0x6c>)
40005002:	f240 33d5 	movw	r3, #981	; 0x3d5
40005006:	e01c      	b.n	40005042 <mvSerdesReset+0x5e>
40005008:	2e01      	cmp	r6, #1
4000500a:	bf14      	ite	ne
4000500c:	2105      	movne	r1, #5
4000500e:	2104      	moveq	r1, #4
40005010:	4628      	mov	r0, r5
40005012:	f00d f97b 	bl	4001230c <mvSeqExecExt>
40005016:	1e04      	subs	r4, r0, #0
40005018:	d005      	beq.n	40005026 <mvSerdesReset+0x42>
4000501a:	480c      	ldr	r0, [pc, #48]	; (4000504c <mvSerdesReset+0x68>)
4000501c:	4621      	mov	r1, r4
4000501e:	4a0c      	ldr	r2, [pc, #48]	; (40005050 <mvSerdesReset+0x6c>)
40005020:	f44f 7376 	mov.w	r3, #984	; 0x3d8
40005024:	e00d      	b.n	40005042 <mvSerdesReset+0x5e>
40005026:	2f01      	cmp	r7, #1
40005028:	bf14      	ite	ne
4000502a:	2109      	movne	r1, #9
4000502c:	2108      	moveq	r1, #8
4000502e:	4628      	mov	r0, r5
40005030:	f00d f96c 	bl	4001230c <mvSeqExecExt>
40005034:	1e04      	subs	r4, r0, #0
40005036:	d006      	beq.n	40005046 <mvSerdesReset+0x62>
40005038:	4804      	ldr	r0, [pc, #16]	; (4000504c <mvSerdesReset+0x68>)
4000503a:	4621      	mov	r1, r4
4000503c:	4a04      	ldr	r2, [pc, #16]	; (40005050 <mvSerdesReset+0x6c>)
4000503e:	f240 33db 	movw	r3, #987	; 0x3db
40005042:	f00c ffff 	bl	40012044 <mvPrintf>
40005046:	4620      	mov	r0, r4
40005048:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000504a:	bf00      	nop
4000504c:	400124ae 	andmi	r2, r1, lr, lsr #9
40005050:	400124cb 	andmi	r2, r1, fp, asr #9

Disassembly of section .text.mvSerdesCoreReset:

40005054 <mvSerdesCoreReset>:
mvSerdesCoreReset():
40005054:	b510      	push	{r4, lr}
40005056:	2901      	cmp	r1, #1
40005058:	bf14      	ite	ne
4000505a:	2107      	movne	r1, #7
4000505c:	2106      	moveq	r1, #6
4000505e:	f00d f955 	bl	4001230c <mvSeqExecExt>
40005062:	1e04      	subs	r4, r0, #0
40005064:	d006      	beq.n	40005074 <mvSerdesCoreReset+0x20>
40005066:	4804      	ldr	r0, [pc, #16]	; (40005078 <mvSerdesCoreReset+0x24>)
40005068:	4621      	mov	r1, r4
4000506a:	4a04      	ldr	r2, [pc, #16]	; (4000507c <mvSerdesCoreReset+0x28>)
4000506c:	f240 33e6 	movw	r3, #998	; 0x3e6
40005070:	f00c ffe8 	bl	40012044 <mvPrintf>
40005074:	4620      	mov	r0, r4
40005076:	bd10      	pop	{r4, pc}
40005078:	400124ae 	andmi	r2, r1, lr, lsr #9
4000507c:	400124cb 	andmi	r2, r1, fp, asr #9

Disassembly of section .text.mvHwsComH28nmSerdesPolaritySwap:

40005080 <mvHwsComH28nmSerdesPolaritySwap>:
mvHwsComH28nmSerdesPolaritySwap():
40005080:	b513      	push	{r0, r1, r4, lr}
40005082:	2901      	cmp	r1, #1
40005084:	bf14      	ite	ne
40005086:	f44f 6480 	movne.w	r4, #1024	; 0x400
4000508a:	f44f 6400 	moveq.w	r4, #2048	; 0x800
4000508e:	2a01      	cmp	r2, #1
40005090:	bf0c      	ite	eq
40005092:	4623      	moveq	r3, r4
40005094:	2300      	movne	r3, #0
40005096:	b2c1      	uxtb	r1, r0
40005098:	2290      	movs	r2, #144	; 0x90
4000509a:	2003      	movs	r0, #3
4000509c:	9400      	str	r4, [sp, #0]
4000509e:	f00d f855 	bl	4001214c <mvGenUnitRegisterSet>
400050a2:	1e04      	subs	r4, r0, #0
400050a4:	d006      	beq.n	400050b4 <mvHwsComH28nmSerdesPolaritySwap+0x34>
400050a6:	4804      	ldr	r0, [pc, #16]	; (400050b8 <mvHwsComH28nmSerdesPolaritySwap+0x38>)
400050a8:	4621      	mov	r1, r4
400050aa:	4a04      	ldr	r2, [pc, #16]	; (400050bc <mvHwsComH28nmSerdesPolaritySwap+0x3c>)
400050ac:	f240 33f1 	movw	r3, #1009	; 0x3f1
400050b0:	f00c ffc8 	bl	40012044 <mvPrintf>
400050b4:	4620      	mov	r0, r4
400050b6:	bd1c      	pop	{r2, r3, r4, pc}
400050b8:	400124ae 	andmi	r2, r1, lr, lsr #9
400050bc:	400124cb 	andmi	r2, r1, fp, asr #9

Disassembly of section .text.mvHwsComH28nmSerdesPowerCtrl:

400050c0 <mvHwsComH28nmSerdesPowerCtrl>:
mvHwsComH28nmSerdesPowerCtrl():
400050c0:	2901      	cmp	r1, #1
400050c2:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
400050c6:	4605      	mov	r5, r0
400050c8:	4688      	mov	r8, r1
400050ca:	f040 80c3 	bne.w	40005254 <mvHwsComH28nmSerdesPowerCtrl+0x194>
400050ce:	b2c6      	uxtb	r6, r0
400050d0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
400050d4:	f44f 4240 	mov.w	r2, #49152	; 0xc000
400050d8:	2002      	movs	r0, #2
400050da:	9200      	str	r2, [sp, #0]
400050dc:	4631      	mov	r1, r6
400050de:	2200      	movs	r2, #0
400050e0:	9303      	str	r3, [sp, #12]
400050e2:	f00d f833 	bl	4001214c <mvGenUnitRegisterSet>
400050e6:	1e04      	subs	r4, r0, #0
400050e8:	d005      	beq.n	400050f6 <mvHwsComH28nmSerdesPowerCtrl+0x36>
400050ea:	487c      	ldr	r0, [pc, #496]	; (400052dc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
400050ec:	4621      	mov	r1, r4
400050ee:	4a7c      	ldr	r2, [pc, #496]	; (400052e0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
400050f0:	f240 430c 	movw	r3, #1036	; 0x40c
400050f4:	e0ec      	b.n	400052d0 <mvHwsComH28nmSerdesPowerCtrl+0x210>
400050f6:	4628      	mov	r0, r5
400050f8:	4621      	mov	r1, r4
400050fa:	4642      	mov	r2, r8
400050fc:	4643      	mov	r3, r8
400050fe:	f7ff ff71 	bl	40004fe4 <mvSerdesReset>
40005102:	1e07      	subs	r7, r0, #0
40005104:	d005      	beq.n	40005112 <mvHwsComH28nmSerdesPowerCtrl+0x52>
40005106:	4875      	ldr	r0, [pc, #468]	; (400052dc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
40005108:	4639      	mov	r1, r7
4000510a:	4a75      	ldr	r2, [pc, #468]	; (400052e0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
4000510c:	f240 430f 	movw	r3, #1039	; 0x40f
40005110:	e00a      	b.n	40005128 <mvHwsComH28nmSerdesPowerCtrl+0x68>
40005112:	4628      	mov	r0, r5
40005114:	4621      	mov	r1, r4
40005116:	f7ff ff9d 	bl	40005054 <mvSerdesCoreReset>
4000511a:	1e07      	subs	r7, r0, #0
4000511c:	d008      	beq.n	40005130 <mvHwsComH28nmSerdesPowerCtrl+0x70>
4000511e:	486f      	ldr	r0, [pc, #444]	; (400052dc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
40005120:	4639      	mov	r1, r7
40005122:	4a6f      	ldr	r2, [pc, #444]	; (400052e0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
40005124:	f44f 6382 	mov.w	r3, #1040	; 0x410
40005128:	f00c ff8c 	bl	40012044 <mvPrintf>
4000512c:	463c      	mov	r4, r7
4000512e:	e0d1      	b.n	400052d4 <mvHwsComH28nmSerdesPowerCtrl+0x214>
40005130:	f44f 6380 	mov.w	r3, #1024	; 0x400
40005134:	2003      	movs	r0, #3
40005136:	9300      	str	r3, [sp, #0]
40005138:	4631      	mov	r1, r6
4000513a:	f44f 729e 	mov.w	r2, #316	; 0x13c
4000513e:	4623      	mov	r3, r4
40005140:	f00d f804 	bl	4001214c <mvGenUnitRegisterSet>
40005144:	1e07      	subs	r7, r0, #0
40005146:	d005      	beq.n	40005154 <mvHwsComH28nmSerdesPowerCtrl+0x94>
40005148:	4864      	ldr	r0, [pc, #400]	; (400052dc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
4000514a:	4639      	mov	r1, r7
4000514c:	4a64      	ldr	r2, [pc, #400]	; (400052e0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
4000514e:	f240 4314 	movw	r3, #1044	; 0x414
40005152:	e7e9      	b.n	40005128 <mvHwsComH28nmSerdesPowerCtrl+0x68>
40005154:	4621      	mov	r1, r4
40005156:	4628      	mov	r0, r5
40005158:	f00d f8d8 	bl	4001230c <mvSeqExecExt>
4000515c:	1e04      	subs	r4, r0, #0
4000515e:	d005      	beq.n	4000516c <mvHwsComH28nmSerdesPowerCtrl+0xac>
40005160:	485e      	ldr	r0, [pc, #376]	; (400052dc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
40005162:	4621      	mov	r1, r4
40005164:	4a5e      	ldr	r2, [pc, #376]	; (400052e0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
40005166:	f240 4316 	movw	r3, #1046	; 0x416
4000516a:	e0b1      	b.n	400052d0 <mvHwsComH28nmSerdesPowerCtrl+0x210>
4000516c:	4628      	mov	r0, r5
4000516e:	4641      	mov	r1, r8
40005170:	f00d f8cc 	bl	4001230c <mvSeqExecExt>
40005174:	1e04      	subs	r4, r0, #0
40005176:	d005      	beq.n	40005184 <mvHwsComH28nmSerdesPowerCtrl+0xc4>
40005178:	4858      	ldr	r0, [pc, #352]	; (400052dc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
4000517a:	4621      	mov	r1, r4
4000517c:	4a58      	ldr	r2, [pc, #352]	; (400052e0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
4000517e:	f240 4317 	movw	r3, #1047	; 0x417
40005182:	e0a5      	b.n	400052d0 <mvHwsComH28nmSerdesPowerCtrl+0x210>
40005184:	210a      	movs	r1, #10
40005186:	4628      	mov	r0, r5
40005188:	f00d f8c0 	bl	4001230c <mvSeqExecExt>
4000518c:	1e04      	subs	r4, r0, #0
4000518e:	d005      	beq.n	4000519c <mvHwsComH28nmSerdesPowerCtrl+0xdc>
40005190:	4852      	ldr	r0, [pc, #328]	; (400052dc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
40005192:	4621      	mov	r1, r4
40005194:	4a52      	ldr	r2, [pc, #328]	; (400052e0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
40005196:	f240 431a 	movw	r3, #1050	; 0x41a
4000519a:	e099      	b.n	400052d0 <mvHwsComH28nmSerdesPowerCtrl+0x210>
4000519c:	2704      	movs	r7, #4
4000519e:	2003      	movs	r0, #3
400051a0:	4631      	mov	r1, r6
400051a2:	f44f 72ae 	mov.w	r2, #348	; 0x15c
400051a6:	463b      	mov	r3, r7
400051a8:	9703      	str	r7, [sp, #12]
400051aa:	9700      	str	r7, [sp, #0]
400051ac:	f00c ffce 	bl	4001214c <mvGenUnitRegisterSet>
400051b0:	1e04      	subs	r4, r0, #0
400051b2:	d005      	beq.n	400051c0 <mvHwsComH28nmSerdesPowerCtrl+0x100>
400051b4:	4849      	ldr	r0, [pc, #292]	; (400052dc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
400051b6:	4621      	mov	r1, r4
400051b8:	4a49      	ldr	r2, [pc, #292]	; (400052e0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
400051ba:	f240 431e 	movw	r3, #1054	; 0x41e
400051be:	e087      	b.n	400052d0 <mvHwsComH28nmSerdesPowerCtrl+0x210>
400051c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
400051c4:	f00c fdaa 	bl	40011d1c <__udelay>
400051c8:	2003      	movs	r0, #3
400051ca:	4623      	mov	r3, r4
400051cc:	4631      	mov	r1, r6
400051ce:	f44f 72ae 	mov.w	r2, #348	; 0x15c
400051d2:	9403      	str	r4, [sp, #12]
400051d4:	9700      	str	r7, [sp, #0]
400051d6:	f00c ffb9 	bl	4001214c <mvGenUnitRegisterSet>
400051da:	1e04      	subs	r4, r0, #0
400051dc:	d005      	beq.n	400051ea <mvHwsComH28nmSerdesPowerCtrl+0x12a>
400051de:	483f      	ldr	r0, [pc, #252]	; (400052dc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
400051e0:	4621      	mov	r1, r4
400051e2:	4a3f      	ldr	r2, [pc, #252]	; (400052e0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
400051e4:	f240 4324 	movw	r3, #1060	; 0x424
400051e8:	e072      	b.n	400052d0 <mvHwsComH28nmSerdesPowerCtrl+0x210>
400051ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
400051ee:	f00c fd95 	bl	40011d1c <__udelay>
400051f2:	231c      	movs	r3, #28
400051f4:	2002      	movs	r0, #2
400051f6:	9300      	str	r3, [sp, #0]
400051f8:	2218      	movs	r2, #24
400051fa:	4631      	mov	r1, r6
400051fc:	ab03      	add	r3, sp, #12
400051fe:	f00c ffed 	bl	400121dc <mvGenUnitRegisterGet>
40005202:	1e04      	subs	r4, r0, #0
40005204:	d005      	beq.n	40005212 <mvHwsComH28nmSerdesPowerCtrl+0x152>
40005206:	4835      	ldr	r0, [pc, #212]	; (400052dc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
40005208:	4621      	mov	r1, r4
4000520a:	4a35      	ldr	r2, [pc, #212]	; (400052e0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
4000520c:	f240 4329 	movw	r3, #1065	; 0x429
40005210:	e05e      	b.n	400052d0 <mvHwsComH28nmSerdesPowerCtrl+0x210>
40005212:	4621      	mov	r1, r4
40005214:	4622      	mov	r2, r4
40005216:	4623      	mov	r3, r4
40005218:	4628      	mov	r0, r5
4000521a:	f7ff fee3 	bl	40004fe4 <mvSerdesReset>
4000521e:	1e04      	subs	r4, r0, #0
40005220:	d005      	beq.n	4000522e <mvHwsComH28nmSerdesPowerCtrl+0x16e>
40005222:	482e      	ldr	r0, [pc, #184]	; (400052dc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
40005224:	4621      	mov	r1, r4
40005226:	4a2e      	ldr	r2, [pc, #184]	; (400052e0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
40005228:	f240 432c 	movw	r3, #1068	; 0x42c
4000522c:	e050      	b.n	400052d0 <mvHwsComH28nmSerdesPowerCtrl+0x210>
4000522e:	4621      	mov	r1, r4
40005230:	4628      	mov	r0, r5
40005232:	f7ff ff0f 	bl	40005054 <mvSerdesCoreReset>
40005236:	1e04      	subs	r4, r0, #0
40005238:	d005      	beq.n	40005246 <mvHwsComH28nmSerdesPowerCtrl+0x186>
4000523a:	4828      	ldr	r0, [pc, #160]	; (400052dc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
4000523c:	4621      	mov	r1, r4
4000523e:	4a28      	ldr	r2, [pc, #160]	; (400052e0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
40005240:	f240 432d 	movw	r3, #1069	; 0x42d
40005244:	e044      	b.n	400052d0 <mvHwsComH28nmSerdesPowerCtrl+0x210>
40005246:	9c03      	ldr	r4, [sp, #12]
40005248:	2c1c      	cmp	r4, #28
4000524a:	bf14      	ite	ne
4000524c:	f04f 34ff 	movne.w	r4, #4294967295
40005250:	2400      	moveq	r4, #0
40005252:	e03f      	b.n	400052d4 <mvHwsComH28nmSerdesPowerCtrl+0x214>
40005254:	2200      	movs	r2, #0
40005256:	2101      	movs	r1, #1
40005258:	4613      	mov	r3, r2
4000525a:	f7ff fec3 	bl	40004fe4 <mvSerdesReset>
4000525e:	1e04      	subs	r4, r0, #0
40005260:	d005      	beq.n	4000526e <mvHwsComH28nmSerdesPowerCtrl+0x1ae>
40005262:	481e      	ldr	r0, [pc, #120]	; (400052dc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
40005264:	4621      	mov	r1, r4
40005266:	4a1e      	ldr	r2, [pc, #120]	; (400052e0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
40005268:	f240 4337 	movw	r3, #1079	; 0x437
4000526c:	e030      	b.n	400052d0 <mvHwsComH28nmSerdesPowerCtrl+0x210>
4000526e:	2101      	movs	r1, #1
40005270:	4628      	mov	r0, r5
40005272:	f7ff feef 	bl	40005054 <mvSerdesCoreReset>
40005276:	1e04      	subs	r4, r0, #0
40005278:	d005      	beq.n	40005286 <mvHwsComH28nmSerdesPowerCtrl+0x1c6>
4000527a:	4818      	ldr	r0, [pc, #96]	; (400052dc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
4000527c:	4621      	mov	r1, r4
4000527e:	4a18      	ldr	r2, [pc, #96]	; (400052e0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
40005280:	f44f 6387 	mov.w	r3, #1080	; 0x438
40005284:	e024      	b.n	400052d0 <mvHwsComH28nmSerdesPowerCtrl+0x210>
40005286:	210b      	movs	r1, #11
40005288:	4628      	mov	r0, r5
4000528a:	f00d f83f 	bl	4001230c <mvSeqExecExt>
4000528e:	1e04      	subs	r4, r0, #0
40005290:	d005      	beq.n	4000529e <mvHwsComH28nmSerdesPowerCtrl+0x1de>
40005292:	4812      	ldr	r0, [pc, #72]	; (400052dc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
40005294:	4621      	mov	r1, r4
40005296:	4a12      	ldr	r2, [pc, #72]	; (400052e0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
40005298:	f240 433a 	movw	r3, #1082	; 0x43a
4000529c:	e018      	b.n	400052d0 <mvHwsComH28nmSerdesPowerCtrl+0x210>
4000529e:	2101      	movs	r1, #1
400052a0:	4628      	mov	r0, r5
400052a2:	460a      	mov	r2, r1
400052a4:	460b      	mov	r3, r1
400052a6:	f7ff fe9d 	bl	40004fe4 <mvSerdesReset>
400052aa:	1e04      	subs	r4, r0, #0
400052ac:	d005      	beq.n	400052ba <mvHwsComH28nmSerdesPowerCtrl+0x1fa>
400052ae:	480b      	ldr	r0, [pc, #44]	; (400052dc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
400052b0:	4621      	mov	r1, r4
400052b2:	4a0b      	ldr	r2, [pc, #44]	; (400052e0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
400052b4:	f240 433c 	movw	r3, #1084	; 0x43c
400052b8:	e00a      	b.n	400052d0 <mvHwsComH28nmSerdesPowerCtrl+0x210>
400052ba:	2101      	movs	r1, #1
400052bc:	4628      	mov	r0, r5
400052be:	f7ff fec9 	bl	40005054 <mvSerdesCoreReset>
400052c2:	1e04      	subs	r4, r0, #0
400052c4:	d006      	beq.n	400052d4 <mvHwsComH28nmSerdesPowerCtrl+0x214>
400052c6:	4805      	ldr	r0, [pc, #20]	; (400052dc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
400052c8:	4621      	mov	r1, r4
400052ca:	4a05      	ldr	r2, [pc, #20]	; (400052e0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
400052cc:	f240 433d 	movw	r3, #1085	; 0x43d
400052d0:	f00c feb8 	bl	40012044 <mvPrintf>
400052d4:	4620      	mov	r0, r4
400052d6:	b004      	add	sp, #16
400052d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
400052dc:	400124ae 	andmi	r2, r1, lr, lsr #9
400052e0:	400124cb 	andmi	r2, r1, fp, asr #9

Disassembly of section .text.mvCtrlPexPolaritySet:

400052e4 <mvCtrlPexPolaritySet>:
mvCtrlPexPolaritySet():
400052e4:	b500      	push	{lr}
400052e6:	b089      	sub	sp, #36	; 0x24
400052e8:	f88d 0007 	strb.w	r0, [sp, #7]
400052ec:	f00d f856 	bl	4001239c <mvBoardIdGet>
400052f0:	2830      	cmp	r0, #48	; 0x30
400052f2:	d112      	bne.n	4000531a <mvCtrlPexPolaritySet+0x36>
400052f4:	2318      	movs	r3, #24
400052f6:	2000      	movs	r0, #0
400052f8:	221a      	movs	r2, #26
400052fa:	9303      	str	r3, [sp, #12]
400052fc:	9206      	str	r2, [sp, #24]
400052fe:	2301      	movs	r3, #1
40005300:	a903      	add	r1, sp, #12
40005302:	f10d 0207 	add.w	r2, sp, #7
40005306:	f88d 0010 	strb.w	r0, [sp, #16]
4000530a:	9305      	str	r3, [sp, #20]
4000530c:	9007      	str	r0, [sp, #28]
4000530e:	f00c fca6 	bl	40011c5e <mvTwsiWrite>
40005312:	b110      	cbz	r0, 4000531a <mvCtrlPexPolaritySet+0x36>
40005314:	4802      	ldr	r0, [pc, #8]	; (40005320 <mvCtrlPexPolaritySet+0x3c>)
40005316:	f7ff fc31 	bl	40004b7c <putstring>
4000531a:	2000      	movs	r0, #0
4000531c:	b009      	add	sp, #36	; 0x24
4000531e:	bd00      	pop	{pc}
40005320:	400124e5 	andmi	r2, r1, r5, ror #9

Disassembly of section .text.mvSerdesPowerUpCtrl:

40005324 <mvSerdesPowerUpCtrl>:
mvSerdesPowerUpCtrl():
40005324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
40005326:	1e14      	subs	r4, r2, #0
40005328:	4606      	mov	r6, r0
4000532a:	9d08      	ldr	r5, [sp, #32]
4000532c:	9f09      	ldr	r7, [sp, #36]	; 0x24
4000532e:	d02d      	beq.n	4000538c <mvSerdesPowerUpCtrl+0x68>
40005330:	2c02      	cmp	r4, #2
40005332:	d84f      	bhi.n	400053d4 <mvSerdesPowerUpCtrl+0xb0>
40005334:	f7ff fec4 	bl	400050c0 <mvHwsComH28nmSerdesPowerCtrl>
40005338:	1e04      	subs	r4, r0, #0
4000533a:	d005      	beq.n	40005348 <mvSerdesPowerUpCtrl+0x24>
4000533c:	4828      	ldr	r0, [pc, #160]	; (400053e0 <mvSerdesPowerUpCtrl+0xbc>)
4000533e:	4621      	mov	r1, r4
40005340:	4a28      	ldr	r2, [pc, #160]	; (400053e4 <mvSerdesPowerUpCtrl+0xc0>)
40005342:	f240 437d 	movw	r3, #1149	; 0x47d
40005346:	e02f      	b.n	400053a8 <mvSerdesPowerUpCtrl+0x84>
40005348:	2101      	movs	r1, #1
4000534a:	462a      	mov	r2, r5
4000534c:	4630      	mov	r0, r6
4000534e:	f7ff fe97 	bl	40005080 <mvHwsComH28nmSerdesPolaritySwap>
40005352:	1e05      	subs	r5, r0, #0
40005354:	d008      	beq.n	40005368 <mvSerdesPowerUpCtrl+0x44>
40005356:	4822      	ldr	r0, [pc, #136]	; (400053e0 <mvSerdesPowerUpCtrl+0xbc>)
40005358:	4629      	mov	r1, r5
4000535a:	4a22      	ldr	r2, [pc, #136]	; (400053e4 <mvSerdesPowerUpCtrl+0xc0>)
4000535c:	f240 437e 	movw	r3, #1150	; 0x47e
40005360:	f00c fe70 	bl	40012044 <mvPrintf>
40005364:	462c      	mov	r4, r5
40005366:	e039      	b.n	400053dc <mvSerdesPowerUpCtrl+0xb8>
40005368:	4621      	mov	r1, r4
4000536a:	4630      	mov	r0, r6
4000536c:	463a      	mov	r2, r7
4000536e:	f7ff fe87 	bl	40005080 <mvHwsComH28nmSerdesPolaritySwap>
40005372:	1e04      	subs	r4, r0, #0
40005374:	d005      	beq.n	40005382 <mvSerdesPowerUpCtrl+0x5e>
40005376:	481a      	ldr	r0, [pc, #104]	; (400053e0 <mvSerdesPowerUpCtrl+0xbc>)
40005378:	4621      	mov	r1, r4
4000537a:	4a1a      	ldr	r2, [pc, #104]	; (400053e4 <mvSerdesPowerUpCtrl+0xc0>)
4000537c:	f240 437f 	movw	r3, #1151	; 0x47f
40005380:	e012      	b.n	400053a8 <mvSerdesPowerUpCtrl+0x84>
40005382:	4630      	mov	r0, r6
40005384:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
40005388:	f7ff bda4 	b.w	40004ed4 <mvHwsComH28nmSerdesTxIfSelect>
4000538c:	f7ff fd1a 	bl	40004dc4 <mvCtrlIsPexEndPointMode>
40005390:	2801      	cmp	r0, #1
40005392:	d110      	bne.n	400053b6 <mvSerdesPowerUpCtrl+0x92>
40005394:	4620      	mov	r0, r4
40005396:	f7ff ffa5 	bl	400052e4 <mvCtrlPexPolaritySet>
4000539a:	1e04      	subs	r4, r0, #0
4000539c:	d007      	beq.n	400053ae <mvSerdesPowerUpCtrl+0x8a>
4000539e:	4810      	ldr	r0, [pc, #64]	; (400053e0 <mvSerdesPowerUpCtrl+0xbc>)
400053a0:	4621      	mov	r1, r4
400053a2:	4a10      	ldr	r2, [pc, #64]	; (400053e4 <mvSerdesPowerUpCtrl+0xc0>)
400053a4:	f240 438e 	movw	r3, #1166	; 0x48e
400053a8:	f00c fe4c 	bl	40012044 <mvPrintf>
400053ac:	e016      	b.n	400053dc <mvSerdesPowerUpCtrl+0xb8>
400053ae:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
400053b2:	f7ff bcbb 	b.w	40004d2c <mvCtrlPexEndPointConfig>
400053b6:	2001      	movs	r0, #1
400053b8:	f7ff ff94 	bl	400052e4 <mvCtrlPexPolaritySet>
400053bc:	1e04      	subs	r4, r0, #0
400053be:	d005      	beq.n	400053cc <mvSerdesPowerUpCtrl+0xa8>
400053c0:	4807      	ldr	r0, [pc, #28]	; (400053e0 <mvSerdesPowerUpCtrl+0xbc>)
400053c2:	4621      	mov	r1, r4
400053c4:	4a07      	ldr	r2, [pc, #28]	; (400053e4 <mvSerdesPowerUpCtrl+0xc0>)
400053c6:	f240 4391 	movw	r3, #1169	; 0x491
400053ca:	e7ed      	b.n	400053a8 <mvSerdesPowerUpCtrl+0x84>
400053cc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
400053d0:	f7ff bcc0 	b.w	40004d54 <mvCtrlPexRootComplexConfig>
400053d4:	4804      	ldr	r0, [pc, #16]	; (400053e8 <mvSerdesPowerUpCtrl+0xc4>)
400053d6:	2404      	movs	r4, #4
400053d8:	f7ff fbd0 	bl	40004b7c <putstring>
400053dc:	4620      	mov	r0, r4
400053de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
400053e0:	400124ae 	andmi	r2, r1, lr, lsr #9
400053e4:	400124cb 	andmi	r2, r1, fp, asr #9
400053e8:	4001252f 	andmi	r2, r1, pc, lsr #10

Disassembly of section .text.powerUpSerdesLanes:

400053ec <powerUpSerdesLanes>:
powerUpSerdesLanes():
400053ec:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
400053f0:	2500      	movs	r5, #0
400053f2:	f8df 8070 	ldr.w	r8, [pc, #112]	; 40005464 <powerUpSerdesLanes+0x78>
400053f6:	4607      	mov	r7, r0
400053f8:	4604      	mov	r4, r0
400053fa:	5d7a      	ldrb	r2, [r7, r5]
400053fc:	197b      	adds	r3, r7, r5
400053fe:	f894 c009 	ldrb.w	ip, [r4, #9]
40005402:	2a03      	cmp	r2, #3
40005404:	6858      	ldr	r0, [r3, #4]
40005406:	68e6      	ldr	r6, [r4, #12]
40005408:	7a23      	ldrb	r3, [r4, #8]
4000540a:	6921      	ldr	r1, [r4, #16]
4000540c:	d01a      	beq.n	40005444 <powerUpSerdesLanes+0x58>
4000540e:	f818 e002 	ldrb.w	lr, [r8, r2]
40005412:	f1be 0f02 	cmp.w	lr, #2
40005416:	d104      	bne.n	40005422 <powerUpSerdesLanes+0x36>
40005418:	480f      	ldr	r0, [pc, #60]	; (40005458 <powerUpSerdesLanes+0x6c>)
4000541a:	2610      	movs	r6, #16
4000541c:	f7ff fbae 	bl	40004b7c <putstring>
40005420:	e015      	b.n	4000544e <powerUpSerdesLanes+0x62>
40005422:	9103      	str	r1, [sp, #12]
40005424:	2101      	movs	r1, #1
40005426:	9602      	str	r6, [sp, #8]
40005428:	e88d 5000 	stmia.w	sp, {ip, lr}
4000542c:	f7ff ff7a 	bl	40005324 <mvSerdesPowerUpCtrl>
40005430:	1e06      	subs	r6, r0, #0
40005432:	d007      	beq.n	40005444 <powerUpSerdesLanes+0x58>
40005434:	4809      	ldr	r0, [pc, #36]	; (4000545c <powerUpSerdesLanes+0x70>)
40005436:	4631      	mov	r1, r6
40005438:	4a09      	ldr	r2, [pc, #36]	; (40005460 <powerUpSerdesLanes+0x74>)
4000543a:	f240 43cc 	movw	r3, #1228	; 0x4cc
4000543e:	f00c fe01 	bl	40012044 <mvPrintf>
40005442:	e004      	b.n	4000544e <powerUpSerdesLanes+0x62>
40005444:	3514      	adds	r5, #20
40005446:	3414      	adds	r4, #20
40005448:	2d3c      	cmp	r5, #60	; 0x3c
4000544a:	d1d6      	bne.n	400053fa <powerUpSerdesLanes+0xe>
4000544c:	2600      	movs	r6, #0
4000544e:	4630      	mov	r0, r6
40005450:	b004      	add	sp, #16
40005452:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
40005456:	bf00      	nop
40005458:	4001255e 	andmi	r2, r1, lr, asr r5
4000545c:	400124ae 	andmi	r2, r1, lr, lsr #9
40005460:	400124cb 	andmi	r2, r1, fp, asr #9
40005464:	40015db4 			; <UNDEFINED> instruction: 0x40015db4

Disassembly of section .text.mvCtrlHighSpeedSerdesPhyConfig:

40005468 <mvCtrlHighSpeedSerdesPhyConfig>:
mvCtrlHighSpeedSerdesPhyConfig():
40005468:	b530      	push	{r4, r5, lr}
4000546a:	b091      	sub	sp, #68	; 0x44
4000546c:	4813      	ldr	r0, [pc, #76]	; (400054bc <mvCtrlHighSpeedSerdesPhyConfig+0x54>)
4000546e:	f00c fde9 	bl	40012044 <mvPrintf>
40005472:	f7ff fccb 	bl	40004e0c <mvSiliconInit>
40005476:	f7ff fd49 	bl	40004f0c <mvSerdesSeqInit>
4000547a:	a801      	add	r0, sp, #4
4000547c:	f7ff fbf4 	bl	40004c68 <boardTopologyLoad>
40005480:	1e04      	subs	r4, r0, #0
40005482:	d007      	beq.n	40005494 <mvCtrlHighSpeedSerdesPhyConfig+0x2c>
40005484:	480e      	ldr	r0, [pc, #56]	; (400054c0 <mvCtrlHighSpeedSerdesPhyConfig+0x58>)
40005486:	4621      	mov	r1, r4
40005488:	4a0e      	ldr	r2, [pc, #56]	; (400054c4 <mvCtrlHighSpeedSerdesPhyConfig+0x5c>)
4000548a:	f240 43e2 	movw	r3, #1250	; 0x4e2
4000548e:	f00c fdd9 	bl	40012044 <mvPrintf>
40005492:	e00f      	b.n	400054b4 <mvCtrlHighSpeedSerdesPhyConfig+0x4c>
40005494:	a801      	add	r0, sp, #4
40005496:	f7ff ffa9 	bl	400053ec <powerUpSerdesLanes>
4000549a:	1e05      	subs	r5, r0, #0
4000549c:	d008      	beq.n	400054b0 <mvCtrlHighSpeedSerdesPhyConfig+0x48>
4000549e:	4808      	ldr	r0, [pc, #32]	; (400054c0 <mvCtrlHighSpeedSerdesPhyConfig+0x58>)
400054a0:	4629      	mov	r1, r5
400054a2:	4a08      	ldr	r2, [pc, #32]	; (400054c4 <mvCtrlHighSpeedSerdesPhyConfig+0x5c>)
400054a4:	f240 43e4 	movw	r3, #1252	; 0x4e4
400054a8:	f00c fdcc 	bl	40012044 <mvPrintf>
400054ac:	462c      	mov	r4, r5
400054ae:	e001      	b.n	400054b4 <mvCtrlHighSpeedSerdesPhyConfig+0x4c>
400054b0:	f7ff fcfc 	bl	40004eac <mvCtrlUsb2Config>
400054b4:	4620      	mov	r0, r4
400054b6:	b011      	add	sp, #68	; 0x44
400054b8:	bd30      	pop	{r4, r5, pc}
400054ba:	bf00      	nop
400054bc:	40012589 	andmi	r2, r1, r9, lsl #11
400054c0:	400124ae 	andmi	r2, r1, lr, lsr #9
400054c4:	400124cb 	andmi	r2, r1, fp, asr #9

Disassembly of section .text.mvPexLocalBusNumSet:

400054c8 <mvPexLocalBusNumSet>:
mvPexLocalBusNumSet():
400054c8:	29ff      	cmp	r1, #255	; 0xff
400054ca:	4603      	mov	r3, r0
400054cc:	b510      	push	{r4, lr}
400054ce:	460c      	mov	r4, r1
400054d0:	d90b      	bls.n	400054ea <mvPexLocalBusNumSet+0x22>
400054d2:	4820      	ldr	r0, [pc, #128]	; (40005554 <mvPexLocalBusNumSet+0x8c>)
400054d4:	f7ff fb52 	bl	40004b7c <putstring>
400054d8:	4620      	mov	r0, r4
400054da:	2104      	movs	r1, #4
400054dc:	f7ff fb4f 	bl	40004b7e <putdata>
400054e0:	481d      	ldr	r0, [pc, #116]	; (40005558 <mvPexLocalBusNumSet+0x90>)
400054e2:	f7ff fb4b 	bl	40004b7c <putstring>
400054e6:	2004      	movs	r0, #4
400054e8:	bd10      	pop	{r4, pc}
400054ea:	2807      	cmp	r0, #7
400054ec:	d80a      	bhi.n	40005504 <mvPexLocalBusNumSet+0x3c>
400054ee:	0882      	lsrs	r2, r0, #2
400054f0:	f000 0103 	and.w	r1, r0, #3
400054f4:	3201      	adds	r2, #1
400054f6:	eb01 1202 	add.w	r2, r1, r2, lsl #4
400054fa:	0392      	lsls	r2, r2, #14
400054fc:	f502 52d0 	add.w	r2, r2, #6656	; 0x1a00
40005500:	3204      	adds	r2, #4
40005502:	e006      	b.n	40005512 <mvPexLocalBusNumSet+0x4a>
40005504:	f000 0207 	and.w	r2, r0, #7
40005508:	0492      	lsls	r2, r2, #18
4000550a:	f102 1204 	add.w	r2, r2, #262148	; 0x40004
4000550e:	f502 5268 	add.w	r2, r2, #14848	; 0x3a00
40005512:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
40005516:	0624      	lsls	r4, r4, #24
40005518:	2b07      	cmp	r3, #7
4000551a:	6812      	ldr	r2, [r2, #0]
4000551c:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
40005520:	ea42 4414 	orr.w	r4, r2, r4, lsr #16
40005524:	d80a      	bhi.n	4000553c <mvPexLocalBusNumSet+0x74>
40005526:	089a      	lsrs	r2, r3, #2
40005528:	f003 0303 	and.w	r3, r3, #3
4000552c:	3201      	adds	r2, #1
4000552e:	eb03 1302 	add.w	r3, r3, r2, lsl #4
40005532:	039b      	lsls	r3, r3, #14
40005534:	f503 53d0 	add.w	r3, r3, #6656	; 0x1a00
40005538:	3304      	adds	r3, #4
4000553a:	e006      	b.n	4000554a <mvPexLocalBusNumSet+0x82>
4000553c:	f003 0307 	and.w	r3, r3, #7
40005540:	049b      	lsls	r3, r3, #18
40005542:	f103 1304 	add.w	r3, r3, #262148	; 0x40004
40005546:	f503 5368 	add.w	r3, r3, #14848	; 0x3a00
4000554a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000554e:	2000      	movs	r0, #0
40005550:	601c      	str	r4, [r3, #0]
40005552:	bd10      	pop	{r4, pc}
40005554:	400125b1 			; <UNDEFINED> instruction: 0x400125b1
40005558:	40012734 	andmi	r2, r1, r4, lsr r7

Disassembly of section .text.mvPexLocalDevNumSet:

4000555c <mvPexLocalDevNumSet>:
mvPexLocalDevNumSet():
4000555c:	2807      	cmp	r0, #7
4000555e:	d80a      	bhi.n	40005576 <mvPexLocalDevNumSet+0x1a>
40005560:	0883      	lsrs	r3, r0, #2
40005562:	f000 0203 	and.w	r2, r0, #3
40005566:	3301      	adds	r3, #1
40005568:	eb02 1303 	add.w	r3, r2, r3, lsl #4
4000556c:	039b      	lsls	r3, r3, #14
4000556e:	f503 53d0 	add.w	r3, r3, #6656	; 0x1a00
40005572:	3304      	adds	r3, #4
40005574:	e006      	b.n	40005584 <mvPexLocalDevNumSet+0x28>
40005576:	f000 0307 	and.w	r3, r0, #7
4000557a:	049b      	lsls	r3, r3, #18
4000557c:	f103 1304 	add.w	r3, r3, #262148	; 0x40004
40005580:	f503 5368 	add.w	r3, r3, #14848	; 0x3a00
40005584:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005588:	0409      	lsls	r1, r1, #16
4000558a:	2807      	cmp	r0, #7
4000558c:	f401 11f8 	and.w	r1, r1, #2031616	; 0x1f0000
40005590:	681b      	ldr	r3, [r3, #0]
40005592:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
40005596:	ea43 0101 	orr.w	r1, r3, r1
4000559a:	d80a      	bhi.n	400055b2 <mvPexLocalDevNumSet+0x56>
4000559c:	0883      	lsrs	r3, r0, #2
4000559e:	f000 0003 	and.w	r0, r0, #3
400055a2:	3301      	adds	r3, #1
400055a4:	eb00 1303 	add.w	r3, r0, r3, lsl #4
400055a8:	039b      	lsls	r3, r3, #14
400055aa:	f503 53d0 	add.w	r3, r3, #6656	; 0x1a00
400055ae:	3304      	adds	r3, #4
400055b0:	e006      	b.n	400055c0 <mvPexLocalDevNumSet+0x64>
400055b2:	f000 0307 	and.w	r3, r0, #7
400055b6:	049b      	lsls	r3, r3, #18
400055b8:	f103 1304 	add.w	r3, r3, #262148	; 0x40004
400055bc:	f503 5368 	add.w	r3, r3, #14848	; 0x3a00
400055c0:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400055c4:	2000      	movs	r0, #0
400055c6:	6019      	str	r1, [r3, #0]
400055c8:	4770      	bx	lr

Disassembly of section .text.mvPexConfigRead:

400055ca <mvPexConfigRead>:
mvPexConfigRead():
400055ca:	2807      	cmp	r0, #7
400055cc:	b570      	push	{r4, r5, r6, lr}
400055ce:	9c04      	ldr	r4, [sp, #16]
400055d0:	d80a      	bhi.n	400055e8 <mvPexConfigRead+0x1e>
400055d2:	0885      	lsrs	r5, r0, #2
400055d4:	f000 0603 	and.w	r6, r0, #3
400055d8:	3501      	adds	r5, #1
400055da:	eb06 1505 	add.w	r5, r6, r5, lsl #4
400055de:	03ad      	lsls	r5, r5, #14
400055e0:	f505 55d0 	add.w	r5, r5, #6656	; 0x1a00
400055e4:	3504      	adds	r5, #4
400055e6:	e006      	b.n	400055f6 <mvPexConfigRead+0x2c>
400055e8:	f000 0507 	and.w	r5, r0, #7
400055ec:	04ad      	lsls	r5, r5, #18
400055ee:	f105 1504 	add.w	r5, r5, #262148	; 0x40004
400055f2:	f505 5568 	add.w	r5, r5, #14848	; 0x3a00
400055f6:	f045 4550 	orr.w	r5, r5, #3489660928	; 0xd0000000
400055fa:	682d      	ldr	r5, [r5, #0]
400055fc:	f3c5 2607 	ubfx	r6, r5, #8, #8
40005600:	42b1      	cmp	r1, r6
40005602:	d10b      	bne.n	4000561c <mvPexConfigRead+0x52>
40005604:	f3c5 4504 	ubfx	r5, r5, #16, #5
40005608:	b92d      	cbnz	r5, 40005616 <mvPexConfigRead+0x4c>
4000560a:	2a01      	cmp	r2, #1
4000560c:	d006      	beq.n	4000561c <mvPexConfigRead+0x52>
4000560e:	2a00      	cmp	r2, #0
40005610:	f040 8084 	bne.w	4000571c <mvPexConfigRead+0x152>
40005614:	e002      	b.n	4000561c <mvPexConfigRead+0x52>
40005616:	b10a      	cbz	r2, 4000561c <mvPexConfigRead+0x52>
40005618:	42aa      	cmp	r2, r5
4000561a:	d17f      	bne.n	4000571c <mvPexConfigRead+0x152>
4000561c:	0409      	lsls	r1, r1, #16
4000561e:	f004 05fc 	and.w	r5, r4, #252	; 0xfc
40005622:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
40005626:	f3c4 2403 	ubfx	r4, r4, #8, #4
4000562a:	ea41 22c2 	orr.w	r2, r1, r2, lsl #11
4000562e:	2807      	cmp	r0, #7
40005630:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
40005634:	ea42 0205 	orr.w	r2, r2, r5
40005638:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
4000563c:	d80a      	bhi.n	40005654 <mvPexConfigRead+0x8a>
4000563e:	0883      	lsrs	r3, r0, #2
40005640:	f000 0103 	and.w	r1, r0, #3
40005644:	3301      	adds	r3, #1
40005646:	eb01 1303 	add.w	r3, r1, r3, lsl #4
4000564a:	039b      	lsls	r3, r3, #14
4000564c:	f503 53c7 	add.w	r3, r3, #6368	; 0x18e0
40005650:	3318      	adds	r3, #24
40005652:	e005      	b.n	40005660 <mvPexConfigRead+0x96>
40005654:	f000 0307 	and.w	r3, r0, #7
40005658:	049b      	lsls	r3, r3, #18
4000565a:	f503 2387 	add.w	r3, r3, #276480	; 0x43800
4000565e:	33f8      	adds	r3, #248	; 0xf8
40005660:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005664:	2807      	cmp	r0, #7
40005666:	601a      	str	r2, [r3, #0]
40005668:	d80a      	bhi.n	40005680 <mvPexConfigRead+0xb6>
4000566a:	0883      	lsrs	r3, r0, #2
4000566c:	f000 0103 	and.w	r1, r0, #3
40005670:	3301      	adds	r3, #1
40005672:	eb01 1303 	add.w	r3, r1, r3, lsl #4
40005676:	039b      	lsls	r3, r3, #14
40005678:	f503 53c7 	add.w	r3, r3, #6368	; 0x18e0
4000567c:	3318      	adds	r3, #24
4000567e:	e005      	b.n	4000568c <mvPexConfigRead+0xc2>
40005680:	f000 0307 	and.w	r3, r0, #7
40005684:	049b      	lsls	r3, r3, #18
40005686:	f503 2387 	add.w	r3, r3, #276480	; 0x43800
4000568a:	33f8      	adds	r3, #248	; 0xf8
4000568c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005690:	681b      	ldr	r3, [r3, #0]
40005692:	429a      	cmp	r2, r3
40005694:	d145      	bne.n	40005722 <mvPexConfigRead+0x158>
40005696:	2807      	cmp	r0, #7
40005698:	d808      	bhi.n	400056ac <mvPexConfigRead+0xe2>
4000569a:	0883      	lsrs	r3, r0, #2
4000569c:	f000 0203 	and.w	r2, r0, #3
400056a0:	3301      	adds	r3, #1
400056a2:	eb02 1303 	add.w	r3, r2, r3, lsl #4
400056a6:	039b      	lsls	r3, r3, #14
400056a8:	3304      	adds	r3, #4
400056aa:	e006      	b.n	400056ba <mvPexConfigRead+0xf0>
400056ac:	f000 0307 	and.w	r3, r0, #7
400056b0:	049b      	lsls	r3, r3, #18
400056b2:	f103 1304 	add.w	r3, r3, #262148	; 0x40004
400056b6:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
400056ba:	2807      	cmp	r0, #7
400056bc:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400056c0:	d808      	bhi.n	400056d4 <mvPexConfigRead+0x10a>
400056c2:	0882      	lsrs	r2, r0, #2
400056c4:	f000 0103 	and.w	r1, r0, #3
400056c8:	3201      	adds	r2, #1
400056ca:	eb01 1202 	add.w	r2, r1, r2, lsl #4
400056ce:	0392      	lsls	r2, r2, #14
400056d0:	3204      	adds	r2, #4
400056d2:	e006      	b.n	400056e2 <mvPexConfigRead+0x118>
400056d4:	f000 0207 	and.w	r2, r0, #7
400056d8:	0492      	lsls	r2, r2, #18
400056da:	f102 1204 	add.w	r2, r2, #262148	; 0x40004
400056de:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
400056e2:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
400056e6:	2807      	cmp	r0, #7
400056e8:	6812      	ldr	r2, [r2, #0]
400056ea:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
400056ee:	601a      	str	r2, [r3, #0]
400056f0:	d80a      	bhi.n	40005708 <mvPexConfigRead+0x13e>
400056f2:	0883      	lsrs	r3, r0, #2
400056f4:	f000 0003 	and.w	r0, r0, #3
400056f8:	3301      	adds	r3, #1
400056fa:	eb00 1303 	add.w	r3, r0, r3, lsl #4
400056fe:	039b      	lsls	r3, r3, #14
40005700:	f503 53c7 	add.w	r3, r3, #6368	; 0x18e0
40005704:	331c      	adds	r3, #28
40005706:	e005      	b.n	40005714 <mvPexConfigRead+0x14a>
40005708:	f000 0307 	and.w	r3, r0, #7
4000570c:	049b      	lsls	r3, r3, #18
4000570e:	f503 2387 	add.w	r3, r3, #276480	; 0x43800
40005712:	33fc      	adds	r3, #252	; 0xfc
40005714:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005718:	6818      	ldr	r0, [r3, #0]
4000571a:	bd70      	pop	{r4, r5, r6, pc}
4000571c:	f04f 30ff 	mov.w	r0, #4294967295
40005720:	bd70      	pop	{r4, r5, r6, pc}
40005722:	f04f 30ff 	mov.w	r0, #4294967295
40005726:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text.mvCtrlModelGet:

40005728 <mvCtrlModelGet>:
mvCtrlModelGet():
40005728:	b51f      	push	{r0, r1, r2, r3, r4, lr}
4000572a:	f64f 73ff 	movw	r3, #65535	; 0xffff
4000572e:	2005      	movs	r0, #5
40005730:	9300      	str	r3, [sp, #0]
40005732:	2100      	movs	r1, #0
40005734:	4a03      	ldr	r2, [pc, #12]	; (40005744 <mvCtrlModelGet+0x1c>)
40005736:	ab03      	add	r3, sp, #12
40005738:	f00c fd50 	bl	400121dc <mvGenUnitRegisterGet>
4000573c:	f8bd 000c 	ldrh.w	r0, [sp, #12]
40005740:	b005      	add	sp, #20
40005742:	bd00      	pop	{pc}
40005744:	000f8240 	andeq	r8, pc, r0, asr #4

Disassembly of section .text.mvHwsPexConfig:

40005748 <mvHwsPexConfig>:
mvHwsPexConfig():
40005748:	4b48      	ldr	r3, [pc, #288]	; (4000586c <mvHwsPexConfig+0x124>)
4000574a:	b513      	push	{r0, r1, r4, lr}
4000574c:	f24c 3050 	movw	r0, #50000	; 0xc350
40005750:	681a      	ldr	r2, [r3, #0]
40005752:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
40005756:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
4000575a:	601a      	str	r2, [r3, #0]
4000575c:	4b44      	ldr	r3, [pc, #272]	; (40005870 <mvHwsPexConfig+0x128>)
4000575e:	681a      	ldr	r2, [r3, #0]
40005760:	f022 0203 	bic.w	r2, r2, #3
40005764:	f042 0201 	orr.w	r2, r2, #1
40005768:	601a      	str	r2, [r3, #0]
4000576a:	f00c fad7 	bl	40011d1c <__udelay>
4000576e:	4b41      	ldr	r3, [pc, #260]	; (40005874 <mvHwsPexConfig+0x12c>)
40005770:	681b      	ldr	r3, [r3, #0]
40005772:	f003 037f 	and.w	r3, r3, #127	; 0x7f
40005776:	2b7e      	cmp	r3, #126	; 0x7e
40005778:	d163      	bne.n	40005842 <mvHwsPexConfig+0xfa>
4000577a:	4b3f      	ldr	r3, [pc, #252]	; (40005878 <mvHwsPexConfig+0x130>)
4000577c:	681b      	ldr	r3, [r3, #0]
4000577e:	f003 030f 	and.w	r3, r3, #15
40005782:	2b02      	cmp	r3, #2
40005784:	d167      	bne.n	40005856 <mvHwsPexConfig+0x10e>
40005786:	4b3d      	ldr	r3, [pc, #244]	; (4000587c <mvHwsPexConfig+0x134>)
40005788:	681c      	ldr	r4, [r3, #0]
4000578a:	f3c4 4403 	ubfx	r4, r4, #16, #4
4000578e:	2c01      	cmp	r4, #1
40005790:	d161      	bne.n	40005856 <mvHwsPexConfig+0x10e>
40005792:	2000      	movs	r0, #0
40005794:	4601      	mov	r1, r0
40005796:	f7ff fe97 	bl	400054c8 <mvPexLocalBusNumSet>
4000579a:	4621      	mov	r1, r4
4000579c:	2000      	movs	r0, #0
4000579e:	f7ff fedd 	bl	4000555c <mvPexLocalDevNumSet>
400057a2:	4837      	ldr	r0, [pc, #220]	; (40005880 <mvHwsPexConfig+0x138>)
400057a4:	f7ff f9ea 	bl	40004b7c <putstring>
400057a8:	2000      	movs	r0, #0
400057aa:	2334      	movs	r3, #52	; 0x34
400057ac:	9300      	str	r3, [sp, #0]
400057ae:	4601      	mov	r1, r0
400057b0:	4602      	mov	r2, r0
400057b2:	4603      	mov	r3, r0
400057b4:	f7ff ff09 	bl	400055ca <mvPexConfigRead>
400057b8:	b2c4      	uxtb	r4, r0
400057ba:	2cff      	cmp	r4, #255	; 0xff
400057bc:	d109      	bne.n	400057d2 <mvHwsPexConfig+0x8a>
400057be:	e052      	b.n	40005866 <mvHwsPexConfig+0x11e>
400057c0:	2000      	movs	r0, #0
400057c2:	9400      	str	r4, [sp, #0]
400057c4:	4601      	mov	r1, r0
400057c6:	4602      	mov	r2, r0
400057c8:	4603      	mov	r3, r0
400057ca:	f7ff fefe 	bl	400055ca <mvPexConfigRead>
400057ce:	f3c0 2407 	ubfx	r4, r0, #8, #8
400057d2:	2000      	movs	r0, #0
400057d4:	9400      	str	r4, [sp, #0]
400057d6:	4601      	mov	r1, r0
400057d8:	4602      	mov	r2, r0
400057da:	4603      	mov	r3, r0
400057dc:	f7ff fef5 	bl	400055ca <mvPexConfigRead>
400057e0:	b2c0      	uxtb	r0, r0
400057e2:	2810      	cmp	r0, #16
400057e4:	d1ec      	bne.n	400057c0 <mvHwsPexConfig+0x78>
400057e6:	2000      	movs	r0, #0
400057e8:	340c      	adds	r4, #12
400057ea:	9400      	str	r4, [sp, #0]
400057ec:	4601      	mov	r1, r0
400057ee:	4602      	mov	r2, r0
400057f0:	4603      	mov	r3, r0
400057f2:	f7ff feea 	bl	400055ca <mvPexConfigRead>
400057f6:	f000 000f 	and.w	r0, r0, #15
400057fa:	2801      	cmp	r0, #1
400057fc:	d918      	bls.n	40005830 <mvHwsPexConfig+0xe8>
400057fe:	4b21      	ldr	r3, [pc, #132]	; (40005884 <mvHwsPexConfig+0x13c>)
40005800:	f242 7010 	movw	r0, #10000	; 0x2710
40005804:	681a      	ldr	r2, [r3, #0]
40005806:	f022 0203 	bic.w	r2, r2, #3
4000580a:	f042 0202 	orr.w	r2, r2, #2
4000580e:	601a      	str	r2, [r3, #0]
40005810:	4b1d      	ldr	r3, [pc, #116]	; (40005888 <mvHwsPexConfig+0x140>)
40005812:	681a      	ldr	r2, [r3, #0]
40005814:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
40005818:	601a      	str	r2, [r3, #0]
4000581a:	f00c fa7f 	bl	40011d1c <__udelay>
4000581e:	481b      	ldr	r0, [pc, #108]	; (4000588c <mvHwsPexConfig+0x144>)
40005820:	f7ff f9ac 	bl	40004b7c <putstring>
40005824:	2000      	movs	r0, #0
40005826:	2101      	movs	r1, #1
40005828:	f7ff f9a9 	bl	40004b7e <putdata>
4000582c:	4818      	ldr	r0, [pc, #96]	; (40005890 <mvHwsPexConfig+0x148>)
4000582e:	e010      	b.n	40005852 <mvHwsPexConfig+0x10a>
40005830:	4816      	ldr	r0, [pc, #88]	; (4000588c <mvHwsPexConfig+0x144>)
40005832:	f7ff f9a3 	bl	40004b7c <putstring>
40005836:	2000      	movs	r0, #0
40005838:	2101      	movs	r1, #1
4000583a:	f7ff f9a0 	bl	40004b7e <putdata>
4000583e:	4815      	ldr	r0, [pc, #84]	; (40005894 <mvHwsPexConfig+0x14c>)
40005840:	e007      	b.n	40005852 <mvHwsPexConfig+0x10a>
40005842:	4812      	ldr	r0, [pc, #72]	; (4000588c <mvHwsPexConfig+0x144>)
40005844:	f7ff f99a 	bl	40004b7c <putstring>
40005848:	2000      	movs	r0, #0
4000584a:	2101      	movs	r1, #1
4000584c:	f7ff f997 	bl	40004b7e <putdata>
40005850:	4811      	ldr	r0, [pc, #68]	; (40005898 <mvHwsPexConfig+0x150>)
40005852:	f7ff f993 	bl	40004b7c <putstring>
40005856:	f7ff ff67 	bl	40005728 <mvCtrlModelGet>
4000585a:	4b10      	ldr	r3, [pc, #64]	; (4000589c <mvHwsPexConfig+0x154>)
4000585c:	681a      	ldr	r2, [r3, #0]
4000585e:	b292      	uxth	r2, r2
40005860:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
40005864:	601a      	str	r2, [r3, #0]
40005866:	2000      	movs	r0, #0
40005868:	bd1c      	pop	{r2, r3, r4, pc}
4000586a:	bf00      	nop
4000586c:	d0040060 	andle	r0, r4, r0, rrx
40005870:	d0018204 	andle	r8, r1, r4, lsl #4
40005874:	d0041a64 	andle	r1, r4, r4, ror #20
40005878:	d004006c 	andle	r0, r4, ip, rrx
4000587c:	d0040070 	andle	r0, r4, r0, ror r0
40005880:	400125dd 	ldrdmi	r2, [r1], -sp
40005884:	d0040090 	mulle	r4, r0, r0
40005888:	d0041a00 	andle	r1, r4, r0, lsl #20
4000588c:	40012608 	andmi	r2, r1, r8, lsl #12
40005890:	40012615 	andmi	r2, r1, r5, lsl r6
40005894:	4001264b 	andmi	r2, r1, fp, asr #12
40005898:	4001265b 	andmi	r2, r1, fp, asr r6
4000589c:	d0040000 	andle	r0, r4, r0

Disassembly of section .text.mvHwsSerdesTopologyGet:

400058a0 <mvHwsSerdesTopologyGet>:
mvHwsSerdesTopologyGet():
400058a0:	2804      	cmp	r0, #4
400058a2:	4602      	mov	r2, r0
400058a4:	b508      	push	{r3, lr}
400058a6:	d905      	bls.n	400058b4 <mvHwsSerdesTopologyGet+0x14>
400058a8:	4804      	ldr	r0, [pc, #16]	; (400058bc <mvHwsSerdesTopologyGet+0x1c>)
400058aa:	4905      	ldr	r1, [pc, #20]	; (400058c0 <mvHwsSerdesTopologyGet+0x20>)
400058ac:	f00c fbca 	bl	40012044 <mvPrintf>
400058b0:	2000      	movs	r0, #0
400058b2:	bd08      	pop	{r3, pc}
400058b4:	4b03      	ldr	r3, [pc, #12]	; (400058c4 <mvHwsSerdesTopologyGet+0x24>)
400058b6:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
400058ba:	bd08      	pop	{r3, pc}
400058bc:	4001266f 	andmi	r2, r1, pc, ror #12
400058c0:	40014e33 	andmi	r4, r1, r3, lsr lr
400058c4:	40015e30 	andmi	r5, r1, r0, lsr lr

Disassembly of section .text.ddr3GetTopologyMap:

400058c8 <ddr3GetTopologyMap>:
ddr3GetTopologyMap():
400058c8:	b570      	push	{r4, r5, r6, lr}
400058ca:	4606      	mov	r6, r0
400058cc:	f00c fd66 	bl	4001239c <mvBoardIdGet>
400058d0:	f00c fd7a 	bl	400123c8 <mvBoardIdIndexGet>
400058d4:	4604      	mov	r4, r0
400058d6:	f7ff ff27 	bl	40005728 <mvCtrlModelGet>
400058da:	4621      	mov	r1, r4
400058dc:	4605      	mov	r5, r0
400058de:	480d      	ldr	r0, [pc, #52]	; (40005914 <ddr3GetTopologyMap+0x4c>)
400058e0:	f00c fbb0 	bl	40012044 <mvPrintf>
400058e4:	2c77      	cmp	r4, #119	; 0x77
400058e6:	d80d      	bhi.n	40005904 <ddr3GetTopologyMap+0x3c>
400058e8:	4b0b      	ldr	r3, [pc, #44]	; (40005918 <ddr3GetTopologyMap+0x50>)
400058ea:	2260      	movs	r2, #96	; 0x60
400058ec:	fb02 3404 	mla	r4, r2, r4, r3
400058f0:	f24f 5304 	movw	r3, #62724	; 0xf504
400058f4:	429d      	cmp	r5, r3
400058f6:	6034      	str	r4, [r6, #0]
400058f8:	d10a      	bne.n	40005910 <ddr3GetTopologyMap+0x48>
400058fa:	2301      	movs	r3, #1
400058fc:	2000      	movs	r0, #0
400058fe:	f884 3056 	strb.w	r3, [r4, #86]	; 0x56
40005902:	bd70      	pop	{r4, r5, r6, pc}
40005904:	4805      	ldr	r0, [pc, #20]	; (4000591c <ddr3GetTopologyMap+0x54>)
40005906:	4621      	mov	r1, r4
40005908:	f00c fb9c 	bl	40012044 <mvPrintf>
4000590c:	2010      	movs	r0, #16
4000590e:	bd70      	pop	{r4, r5, r6, pc}
40005910:	2000      	movs	r0, #0
40005912:	bd70      	pop	{r4, r5, r6, pc}
40005914:	40012697 	mulmi	r1, r7, r6
40005918:	40015f58 	andmi	r5, r1, r8, asr pc
4000591c:	400126b9 			; <UNDEFINED> instruction: 0x400126b9

Disassembly of section .text.ddr3LoadTopologyMap:

40005920 <ddr3LoadTopologyMap>:
ddr3LoadTopologyMap():
40005920:	b513      	push	{r0, r1, r4, lr}
40005922:	a802      	add	r0, sp, #8
40005924:	2300      	movs	r3, #0
40005926:	f840 3d04 	str.w	r3, [r0, #-4]!
4000592a:	f7ff ffcd 	bl	400058c8 <ddr3GetTopologyMap>
4000592e:	1e04      	subs	r4, r0, #0
40005930:	d007      	beq.n	40005942 <ddr3LoadTopologyMap+0x22>
40005932:	4806      	ldr	r0, [pc, #24]	; (4000594c <ddr3LoadTopologyMap+0x2c>)
40005934:	4621      	mov	r1, r4
40005936:	4a06      	ldr	r2, [pc, #24]	; (40005950 <ddr3LoadTopologyMap+0x30>)
40005938:	f240 2357 	movw	r3, #599	; 0x257
4000593c:	f00c fb82 	bl	40012044 <mvPrintf>
40005940:	e002      	b.n	40005948 <ddr3LoadTopologyMap+0x28>
40005942:	9901      	ldr	r1, [sp, #4]
40005944:	f008 fe90 	bl	4000e668 <ddr3TipSetTopologyMap>
40005948:	4620      	mov	r0, r4
4000594a:	bd1c      	pop	{r2, r3, r4, pc}
4000594c:	400124ae 	andmi	r2, r1, lr, lsr #9
40005950:	40012736 	andmi	r2, r1, r6, lsr r7

Disassembly of section .text.ddr3NewTipDlbConfig:

40005954 <ddr3NewTipDlbConfig>:
ddr3NewTipDlbConfig():
40005954:	b508      	push	{r3, lr}
40005956:	f00c fd5d 	bl	40012414 <mvSysEnvDlbConfigPtrGet>
4000595a:	e004      	b.n	40005966 <ddr3NewTipDlbConfig+0x12>
4000595c:	f850 2c04 	ldr.w	r2, [r0, #-4]
40005960:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005964:	601a      	str	r2, [r3, #0]
40005966:	f850 3b08 	ldr.w	r3, [r0], #8
4000596a:	2b00      	cmp	r3, #0
4000596c:	d1f6      	bne.n	4000595c <ddr3NewTipDlbConfig+0x8>
4000596e:	4b03      	ldr	r3, [pc, #12]	; (4000597c <ddr3NewTipDlbConfig+0x28>)
40005970:	681a      	ldr	r2, [r3, #0]
40005972:	f042 025d 	orr.w	r2, r2, #93	; 0x5d
40005976:	601a      	str	r2, [r3, #0]
40005978:	bd08      	pop	{r3, pc}
4000597a:	bf00      	nop
4000597c:	d0001700 	andle	r1, r0, r0, lsl #14

Disassembly of section .text.ddr3GetBusWidth:

40005980 <ddr3GetBusWidth>:
ddr3GetBusWidth():
40005980:	4b03      	ldr	r3, [pc, #12]	; (40005990 <ddr3GetBusWidth+0x10>)
40005982:	681b      	ldr	r3, [r3, #0]
40005984:	f413 4f00 	tst.w	r3, #32768	; 0x8000
40005988:	bf14      	ite	ne
4000598a:	2020      	movne	r0, #32
4000598c:	2010      	moveq	r0, #16
4000598e:	4770      	bx	lr
40005990:	d0001400 	andle	r1, r0, r0, lsl #8

Disassembly of section .text.ddr3GetDeviceWidth:

40005994 <ddr3GetDeviceWidth>:
ddr3GetDeviceWidth():
40005994:	4b05      	ldr	r3, [pc, #20]	; (400059ac <ddr3GetDeviceWidth+0x18>)
40005996:	2203      	movs	r2, #3
40005998:	0080      	lsls	r0, r0, #2
4000599a:	fa02 f200 	lsl.w	r2, r2, r0
4000599e:	681b      	ldr	r3, [r3, #0]
400059a0:	4013      	ands	r3, r2
400059a2:	40c3      	lsrs	r3, r0
400059a4:	bf14      	ite	ne
400059a6:	2010      	movne	r0, #16
400059a8:	2008      	moveq	r0, #8
400059aa:	4770      	bx	lr
400059ac:	d0001410 	andle	r1, r0, r0, lsl r4

Disassembly of section .text.ddr3GetDeviceSize:

400059b0 <ddr3GetDeviceSize>:
ddr3GetDeviceSize():
400059b0:	4b19      	ldr	r3, [pc, #100]	; (40005a18 <ddr3GetDeviceSize+0x68>)
400059b2:	0081      	lsls	r1, r0, #2
400059b4:	3102      	adds	r1, #2
400059b6:	b510      	push	{r4, lr}
400059b8:	4604      	mov	r4, r0
400059ba:	681a      	ldr	r2, [r3, #0]
400059bc:	f100 0314 	add.w	r3, r0, #20
400059c0:	fa22 f303 	lsr.w	r3, r2, r3
400059c4:	fa22 f201 	lsr.w	r2, r2, r1
400059c8:	f003 0301 	and.w	r3, r3, #1
400059cc:	f002 0203 	and.w	r2, r2, #3
400059d0:	ea42 0383 	orr.w	r3, r2, r3, lsl #2
400059d4:	2b05      	cmp	r3, #5
400059d6:	d810      	bhi.n	400059fa <ddr3GetDeviceSize+0x4a>
400059d8:	e8df f003 	tbb	[pc, r3]
400059dc:	061b0f03 	ldreq	r0, [fp], -r3, lsl #30
400059e0:	f04f0c09 			; <UNDEFINED> instruction: 0xf04f0c09
400059e4:	4080      	lsls	r0, r0
400059e6:	bd10      	pop	{r4, pc}
400059e8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
400059ec:	bd10      	pop	{r4, pc}
400059ee:	f04f 4081 	mov.w	r0, #1082130432	; 0x40800000
400059f2:	bd10      	pop	{r4, pc}
400059f4:	f04f 4082 	mov.w	r0, #1090519040	; 0x41000000
400059f8:	bd10      	pop	{r4, pc}
400059fa:	4808      	ldr	r0, [pc, #32]	; (40005a1c <ddr3GetDeviceSize+0x6c>)
400059fc:	f7ff f8be 	bl	40004b7c <putstring>
40005a00:	4620      	mov	r0, r4
40005a02:	2101      	movs	r1, #1
40005a04:	f7ff f8bb 	bl	40004b7e <putdata>
40005a08:	4805      	ldr	r0, [pc, #20]	; (40005a20 <ddr3GetDeviceSize+0x70>)
40005a0a:	f7ff f8b7 	bl	40004b7c <putstring>
40005a0e:	4805      	ldr	r0, [pc, #20]	; (40005a24 <ddr3GetDeviceSize+0x74>)
40005a10:	bd10      	pop	{r4, pc}
40005a12:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
40005a16:	bd10      	pop	{r4, pc}
40005a18:	d0001410 	andle	r1, r0, r0, lsl r4
40005a1c:	40012748 	andmi	r2, r1, r8, asr #14
40005a20:	40012734 	andmi	r2, r1, r4, lsr r7
40005a24:	3c23d70a 	stccc	7, cr13, [r3], #-40	; 0xffffffd8

Disassembly of section .text.ddr3CalcMemCsSize:

40005a28 <ddr3CalcMemCsSize>:
ddr3CalcMemCsSize():
40005a28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
40005a2c:	460c      	mov	r4, r1
40005a2e:	4606      	mov	r6, r0
40005a30:	f7ff ffa6 	bl	40005980 <ddr3GetBusWidth>
40005a34:	4680      	mov	r8, r0
40005a36:	4630      	mov	r0, r6
40005a38:	f7ff ffac 	bl	40005994 <ddr3GetDeviceWidth>
40005a3c:	4607      	mov	r7, r0
40005a3e:	4630      	mov	r0, r6
40005a40:	f7ff ffb6 	bl	400059b0 <ddr3GetDeviceSize>
40005a44:	4639      	mov	r1, r7
40005a46:	4605      	mov	r5, r0
40005a48:	4640      	mov	r0, r8
40005a4a:	f7fe eb30 	blx	400040ac <__aeabi_uidiv>
40005a4e:	f7fe ee24 	blx	40004698 <__aeabi_ui2f>
40005a52:	4629      	mov	r1, r5
40005a54:	f7fe ee7a 	blx	4000474c <__aeabi_fmul>
40005a58:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
40005a5c:	f7fe ee76 	blx	4000474c <__aeabi_fmul>
40005a60:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
40005a64:	4605      	mov	r5, r0
40005a66:	f7ff e83a 	blx	40004adc <__aeabi_fcmpeq>
40005a6a:	b110      	cbz	r0, 40005a72 <ddr3CalcMemCsSize+0x4a>
40005a6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
40005a70:	e022      	b.n	40005ab8 <ddr3CalcMemCsSize+0x90>
40005a72:	4628      	mov	r0, r5
40005a74:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
40005a78:	f7ff e830 	blx	40004adc <__aeabi_fcmpeq>
40005a7c:	b110      	cbz	r0, 40005a84 <ddr3CalcMemCsSize+0x5c>
40005a7e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
40005a82:	e019      	b.n	40005ab8 <ddr3CalcMemCsSize+0x90>
40005a84:	4628      	mov	r0, r5
40005a86:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
40005a8a:	f7ff e828 	blx	40004adc <__aeabi_fcmpeq>
40005a8e:	b110      	cbz	r0, 40005a96 <ddr3CalcMemCsSize+0x6e>
40005a90:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
40005a94:	e010      	b.n	40005ab8 <ddr3CalcMemCsSize+0x90>
40005a96:	4628      	mov	r0, r5
40005a98:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
40005a9c:	f7ff e81e 	blx	40004adc <__aeabi_fcmpeq>
40005aa0:	b110      	cbz	r0, 40005aa8 <ddr3CalcMemCsSize+0x80>
40005aa2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
40005aa6:	e007      	b.n	40005ab8 <ddr3CalcMemCsSize+0x90>
40005aa8:	4628      	mov	r0, r5
40005aaa:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
40005aae:	f7ff e816 	blx	40004adc <__aeabi_fcmpeq>
40005ab2:	b128      	cbz	r0, 40005ac0 <ddr3CalcMemCsSize+0x98>
40005ab4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
40005ab8:	6023      	str	r3, [r4, #0]
40005aba:	2000      	movs	r0, #0
40005abc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
40005ac0:	4806      	ldr	r0, [pc, #24]	; (40005adc <ddr3CalcMemCsSize+0xb4>)
40005ac2:	f7ff f85b 	bl	40004b7c <putstring>
40005ac6:	4630      	mov	r0, r6
40005ac8:	2101      	movs	r1, #1
40005aca:	f7ff f858 	bl	40004b7e <putdata>
40005ace:	4804      	ldr	r0, [pc, #16]	; (40005ae0 <ddr3CalcMemCsSize+0xb8>)
40005ad0:	f7ff f854 	bl	40004b7c <putstring>
40005ad4:	2002      	movs	r0, #2
40005ad6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
40005ada:	bf00      	nop
40005adc:	40012769 	andmi	r2, r1, r9, ror #14
40005ae0:	40012734 	andmi	r2, r1, r4, lsr r7

Disassembly of section .text.ddr3FastPathDynamicCsSizeConfig:

40005ae4 <ddr3FastPathDynamicCsSizeConfig>:
ddr3FastPathDynamicCsSizeConfig():
40005ae4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40005ae8:	2600      	movs	r6, #0
40005aea:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 40005be4 <ddr3FastPathDynamicCsSizeConfig+0x100>
40005aee:	b085      	sub	sp, #20
40005af0:	f8df b0f4 	ldr.w	fp, [pc, #244]	; 40005be8 <ddr3FastPathDynamicCsSizeConfig+0x104>
40005af4:	4681      	mov	r9, r0
40005af6:	f04f 5780 	mov.w	r7, #268435456	; 0x10000000
40005afa:	4635      	mov	r5, r6
40005afc:	f04f 0a01 	mov.w	sl, #1
40005b00:	9602      	str	r6, [sp, #8]
40005b02:	9603      	str	r6, [sp, #12]
40005b04:	fa0a f305 	lsl.w	r3, sl, r5
40005b08:	ea13 0f09 	tst.w	r3, r9
40005b0c:	d052      	beq.n	40005bb4 <ddr3FastPathDynamicCsSizeConfig+0xd0>
40005b0e:	4628      	mov	r0, r5
40005b10:	a902      	add	r1, sp, #8
40005b12:	f7ff ff89 	bl	40005a28 <ddr3CalcMemCsSize>
40005b16:	2800      	cmp	r0, #0
40005b18:	d155      	bne.n	40005bc6 <ddr3FastPathDynamicCsSizeConfig+0xe2>
40005b1a:	a803      	add	r0, sp, #12
40005b1c:	f7ff fed4 	bl	400058c8 <ddr3GetTopologyMap>
40005b20:	1e04      	subs	r4, r0, #0
40005b22:	d007      	beq.n	40005b34 <ddr3FastPathDynamicCsSizeConfig+0x50>
40005b24:	482a      	ldr	r0, [pc, #168]	; (40005bd0 <ddr3FastPathDynamicCsSizeConfig+0xec>)
40005b26:	4621      	mov	r1, r4
40005b28:	4a2a      	ldr	r2, [pc, #168]	; (40005bd4 <ddr3FastPathDynamicCsSizeConfig+0xf0>)
40005b2a:	f240 23b2 	movw	r3, #690	; 0x2b2
40005b2e:	f00c fa89 	bl	40012044 <mvPrintf>
40005b32:	e049      	b.n	40005bc8 <ddr3FastPathDynamicCsSizeConfig+0xe4>
40005b34:	9b03      	ldr	r3, [sp, #12]
40005b36:	4628      	mov	r0, r5
40005b38:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
40005b3c:	f85b 4023 	ldr.w	r4, [fp, r3, lsl #2]
40005b40:	f7ff ff28 	bl	40005994 <ddr3GetDeviceWidth>
40005b44:	2810      	cmp	r0, #16
40005b46:	bf08      	it	eq
40005b48:	f04f 5700 	moveq.w	r7, #536870912	; 0x20000000
40005b4c:	42bc      	cmp	r4, r7
40005b4e:	d913      	bls.n	40005b78 <ddr3FastPathDynamicCsSizeConfig+0x94>
40005b50:	f7ff ff16 	bl	40005980 <ddr3GetBusWidth>
40005b54:	4603      	mov	r3, r0
40005b56:	4628      	mov	r0, r5
40005b58:	9301      	str	r3, [sp, #4]
40005b5a:	f7ff ff1b 	bl	40005994 <ddr3GetDeviceWidth>
40005b5e:	9b01      	ldr	r3, [sp, #4]
40005b60:	4601      	mov	r1, r0
40005b62:	4618      	mov	r0, r3
40005b64:	f7fe eaa2 	blx	400040ac <__aeabi_uidiv>
40005b68:	4621      	mov	r1, r4
40005b6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
40005b6e:	4378      	muls	r0, r7
40005b70:	9002      	str	r0, [sp, #8]
40005b72:	4819      	ldr	r0, [pc, #100]	; (40005bd8 <ddr3FastPathDynamicCsSizeConfig+0xf4>)
40005b74:	f00c fa66 	bl	40012044 <mvPrintf>
40005b78:	9b02      	ldr	r3, [sp, #8]
40005b7a:	4a18      	ldr	r2, [pc, #96]	; (40005bdc <ddr3FastPathDynamicCsSizeConfig+0xf8>)
40005b7c:	1e59      	subs	r1, r3, #1
40005b7e:	0c09      	lsrs	r1, r1, #16
40005b80:	0409      	lsls	r1, r1, #16
40005b82:	430a      	orrs	r2, r1
40005b84:	f048 4150 	orr.w	r1, r8, #3489660928	; 0xd0000000
40005b88:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
40005b8c:	600a      	str	r2, [r1, #0]
40005b8e:	f1a8 0104 	sub.w	r1, r8, #4
40005b92:	fb03 f205 	mul.w	r2, r3, r5
40005b96:	f041 4150 	orr.w	r1, r1, #3489660928	; 0xd0000000
40005b9a:	0c12      	lsrs	r2, r2, #16
40005b9c:	0412      	lsls	r2, r2, #16
40005b9e:	600a      	str	r2, [r1, #0]
40005ba0:	0c1a      	lsrs	r2, r3, #16
40005ba2:	f64f 71ff 	movw	r1, #65535	; 0xffff
40005ba6:	eb02 4216 	add.w	r2, r2, r6, lsr #16
40005baa:	428a      	cmp	r2, r1
40005bac:	bf94      	ite	ls
40005bae:	18f6      	addls	r6, r6, r3
40005bb0:	f04f 4640 	movhi.w	r6, #3221225472	; 0xc0000000
40005bb4:	3501      	adds	r5, #1
40005bb6:	f108 0808 	add.w	r8, r8, #8
40005bba:	2d04      	cmp	r5, #4
40005bbc:	d1a2      	bne.n	40005b04 <ddr3FastPathDynamicCsSizeConfig+0x20>
40005bbe:	4b08      	ldr	r3, [pc, #32]	; (40005be0 <ddr3FastPathDynamicCsSizeConfig+0xfc>)
40005bc0:	2400      	movs	r4, #0
40005bc2:	601e      	str	r6, [r3, #0]
40005bc4:	e000      	b.n	40005bc8 <ddr3FastPathDynamicCsSizeConfig+0xe4>
40005bc6:	2401      	movs	r4, #1
40005bc8:	4620      	mov	r0, r4
40005bca:	b005      	add	sp, #20
40005bcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40005bd0:	400124ae 	andmi	r2, r1, lr, lsr #9
40005bd4:	40012736 	andmi	r2, r1, r6, lsr r7
40005bd8:	4001278a 	andmi	r2, r1, sl, lsl #15
40005bdc:	00ffffe1 	rscseq	pc, pc, r1, ror #31
40005be0:	d0008c04 	andle	r8, r0, r4, lsl #24
40005be4:	00020184 	andeq	r0, r2, r4, lsl #3
40005be8:	40016138 	andmi	r6, r1, r8, lsr r1

Disassembly of section .text.ddr3Init:

40005bec <ddr3Init>:
ddr3Init():
40005bec:	b5f0      	push	{r4, r5, r6, r7, lr}
40005bee:	b0a3      	sub	sp, #140	; 0x8c
40005bf0:	f001 fddc 	bl	400077ac <ddr3PrintVersion>
40005bf4:	488e      	ldr	r0, [pc, #568]	; (40005e30 <ddr3Init+0x244>)
40005bf6:	f7fe ffc1 	bl	40004b7c <putstring>
40005bfa:	2000      	movs	r0, #0
40005bfc:	2101      	movs	r1, #1
40005bfe:	f7fe ffbe 	bl	40004b7e <putdata>
40005c02:	488c      	ldr	r0, [pc, #560]	; (40005e34 <ddr3Init+0x248>)
40005c04:	f7fe ffba 	bl	40004b7c <putstring>
40005c08:	4b8b      	ldr	r3, [pc, #556]	; (40005e38 <ddr3Init+0x24c>)
40005c0a:	681b      	ldr	r3, [r3, #0]
40005c0c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
40005c10:	2b01      	cmp	r3, #1
40005c12:	d00d      	beq.n	40005c30 <ddr3Init+0x44>
40005c14:	d311      	bcc.n	40005c3a <ddr3Init+0x4e>
40005c16:	2b03      	cmp	r3, #3
40005c18:	d114      	bne.n	40005c44 <ddr3Init+0x58>
40005c1a:	4b88      	ldr	r3, [pc, #544]	; (40005e3c <ddr3Init+0x250>)
40005c1c:	681a      	ldr	r2, [r3, #0]
40005c1e:	f042 0210 	orr.w	r2, r2, #16
40005c22:	601a      	str	r2, [r3, #0]
40005c24:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
40005c28:	681a      	ldr	r2, [r3, #0]
40005c2a:	f042 0210 	orr.w	r2, r2, #16
40005c2e:	601a      	str	r2, [r3, #0]
40005c30:	4b83      	ldr	r3, [pc, #524]	; (40005e40 <ddr3Init+0x254>)
40005c32:	681a      	ldr	r2, [r3, #0]
40005c34:	f042 0210 	orr.w	r2, r2, #16
40005c38:	601a      	str	r2, [r3, #0]
40005c3a:	4b82      	ldr	r3, [pc, #520]	; (40005e44 <ddr3Init+0x258>)
40005c3c:	681a      	ldr	r2, [r3, #0]
40005c3e:	f042 0210 	orr.w	r2, r2, #16
40005c42:	601a      	str	r2, [r3, #0]
40005c44:	f00c fbe4 	bl	40012410 <mvSysEnvSuspendWakeupCheck>
40005c48:	2802      	cmp	r0, #2
40005c4a:	d104      	bne.n	40005c56 <ddr3Init+0x6a>
40005c4c:	4b7e      	ldr	r3, [pc, #504]	; (40005e48 <ddr3Init+0x25c>)
40005c4e:	681a      	ldr	r2, [r3, #0]
40005c50:	f042 0202 	orr.w	r2, r2, #2
40005c54:	601a      	str	r2, [r3, #0]
40005c56:	4b7d      	ldr	r3, [pc, #500]	; (40005e4c <ddr3Init+0x260>)
40005c58:	681a      	ldr	r2, [r3, #0]
40005c5a:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
40005c5e:	d001      	beq.n	40005c64 <ddr3Init+0x78>
40005c60:	487b      	ldr	r0, [pc, #492]	; (40005e50 <ddr3Init+0x264>)
40005c62:	e0d4      	b.n	40005e0e <ddr3Init+0x222>
40005c64:	497b      	ldr	r1, [pc, #492]	; (40005e54 <ddr3Init+0x268>)
40005c66:	4b7c      	ldr	r3, [pc, #496]	; (40005e58 <ddr3Init+0x26c>)
40005c68:	6808      	ldr	r0, [r1, #0]
40005c6a:	4003      	ands	r3, r0
40005c6c:	a822      	add	r0, sp, #136	; 0x88
40005c6e:	f043 0324 	orr.w	r3, r3, #36	; 0x24
40005c72:	f443 335b 	orr.w	r3, r3, #224256	; 0x36c00
40005c76:	600b      	str	r3, [r1, #0]
40005c78:	4b78      	ldr	r3, [pc, #480]	; (40005e5c <ddr3Init+0x270>)
40005c7a:	601a      	str	r2, [r3, #0]
40005c7c:	f840 2d0c 	str.w	r2, [r0, #-12]!
40005c80:	f7ff fe22 	bl	400058c8 <ddr3GetTopologyMap>
40005c84:	1e01      	subs	r1, r0, #0
40005c86:	d006      	beq.n	40005c96 <ddr3Init+0xaa>
40005c88:	4875      	ldr	r0, [pc, #468]	; (40005e60 <ddr3Init+0x274>)
40005c8a:	f240 132d 	movw	r3, #301	; 0x12d
40005c8e:	4a75      	ldr	r2, [pc, #468]	; (40005e64 <ddr3Init+0x278>)
40005c90:	f00c f9d8 	bl	40012044 <mvPrintf>
40005c94:	e03e      	b.n	40005d14 <ddr3Init+0x128>
40005c96:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
40005c98:	aa01      	add	r2, sp, #4
40005c9a:	791e      	ldrb	r6, [r3, #4]
40005c9c:	4b72      	ldr	r3, [pc, #456]	; (40005e68 <ddr3Init+0x27c>)
40005c9e:	6019      	str	r1, [r3, #0]
40005ca0:	4b72      	ldr	r3, [pc, #456]	; (40005e6c <ddr3Init+0x280>)
40005ca2:	4973      	ldr	r1, [pc, #460]	; (40005e70 <ddr3Init+0x284>)
40005ca4:	f043 4050 	orr.w	r0, r3, #3489660928	; 0xd0000000
40005ca8:	3304      	adds	r3, #4
40005caa:	428b      	cmp	r3, r1
40005cac:	6800      	ldr	r0, [r0, #0]
40005cae:	f842 0b04 	str.w	r0, [r2], #4
40005cb2:	d1f7      	bne.n	40005ca4 <ddr3Init+0xb8>
40005cb4:	2200      	movs	r2, #0
40005cb6:	2501      	movs	r5, #1
40005cb8:	4613      	mov	r3, r2
40005cba:	4614      	mov	r4, r2
40005cbc:	fa05 f103 	lsl.w	r1, r5, r3
40005cc0:	4231      	tst	r1, r6
40005cc2:	d024      	beq.n	40005d0e <ddr3Init+0x122>
40005cc4:	2b02      	cmp	r3, #2
40005cc6:	d008      	beq.n	40005cda <ddr3Init+0xee>
40005cc8:	2b03      	cmp	r3, #3
40005cca:	d009      	beq.n	40005ce0 <ddr3Init+0xf4>
40005ccc:	2b01      	cmp	r3, #1
40005cce:	bf0c      	ite	eq
40005cd0:	f44f 6150 	moveq.w	r1, #3328	; 0xd00
40005cd4:	f44f 6160 	movne.w	r1, #3584	; 0xe00
40005cd8:	e004      	b.n	40005ce4 <ddr3Init+0xf8>
40005cda:	f44f 6130 	mov.w	r1, #2816	; 0xb00
40005cde:	e001      	b.n	40005ce4 <ddr3Init+0xf8>
40005ce0:	f44f 61e0 	mov.w	r1, #1792	; 0x700
40005ce4:	4863      	ldr	r0, [pc, #396]	; (40005e74 <ddr3Init+0x288>)
40005ce6:	4308      	orrs	r0, r1
40005ce8:	0111      	lsls	r1, r2, #4
40005cea:	f501 3100 	add.w	r1, r1, #131072	; 0x20000
40005cee:	f101 0740 	add.w	r7, r1, #64	; 0x40
40005cf2:	f047 4750 	orr.w	r7, r7, #3489660928	; 0xd0000000
40005cf6:	6038      	str	r0, [r7, #0]
40005cf8:	f101 0044 	add.w	r0, r1, #68	; 0x44
40005cfc:	3148      	adds	r1, #72	; 0x48
40005cfe:	0717      	lsls	r7, r2, #28
40005d00:	f040 4050 	orr.w	r0, r0, #3489660928	; 0xd0000000
40005d04:	f041 4150 	orr.w	r1, r1, #3489660928	; 0xd0000000
40005d08:	3201      	adds	r2, #1
40005d0a:	6007      	str	r7, [r0, #0]
40005d0c:	600c      	str	r4, [r1, #0]
40005d0e:	3301      	adds	r3, #1
40005d10:	2b04      	cmp	r3, #4
40005d12:	d1d3      	bne.n	40005cbc <ddr3Init+0xd0>
40005d14:	f7ff fe04 	bl	40005920 <ddr3LoadTopologyMap>
40005d18:	1e04      	subs	r4, r0, #0
40005d1a:	d001      	beq.n	40005d20 <ddr3Init+0x134>
40005d1c:	4856      	ldr	r0, [pc, #344]	; (40005e78 <ddr3Init+0x28c>)
40005d1e:	e049      	b.n	40005db4 <ddr3Init+0x1c8>
40005d20:	4d56      	ldr	r5, [pc, #344]	; (40005e7c <ddr3Init+0x290>)
40005d22:	4628      	mov	r0, r5
40005d24:	f7ff fdd0 	bl	400058c8 <ddr3GetTopologyMap>
40005d28:	1e04      	subs	r4, r0, #0
40005d2a:	d005      	beq.n	40005d38 <ddr3Init+0x14c>
40005d2c:	484c      	ldr	r0, [pc, #304]	; (40005e60 <ddr3Init+0x274>)
40005d2e:	4621      	mov	r1, r4
40005d30:	4a4c      	ldr	r2, [pc, #304]	; (40005e64 <ddr3Init+0x278>)
40005d32:	f44f 7358 	mov.w	r3, #864	; 0x360
40005d36:	e017      	b.n	40005d68 <ddr3Init+0x17c>
40005d38:	682b      	ldr	r3, [r5, #0]
40005d3a:	aa20      	add	r2, sp, #128	; 0x80
40005d3c:	7819      	ldrb	r1, [r3, #0]
40005d3e:	f002 fd79 	bl	40008834 <ddr3TipGetFirstActiveIf>
40005d42:	1e04      	subs	r4, r0, #0
40005d44:	d005      	beq.n	40005d52 <ddr3Init+0x166>
40005d46:	4846      	ldr	r0, [pc, #280]	; (40005e60 <ddr3Init+0x274>)
40005d48:	4621      	mov	r1, r4
40005d4a:	4a46      	ldr	r2, [pc, #280]	; (40005e64 <ddr3Init+0x278>)
40005d4c:	f240 3363 	movw	r3, #867	; 0x363
40005d50:	e00a      	b.n	40005d68 <ddr3Init+0x17c>
40005d52:	9920      	ldr	r1, [sp, #128]	; 0x80
40005d54:	aa21      	add	r2, sp, #132	; 0x84
40005d56:	f001 fdc3 	bl	400078e0 <mvCalcCsNum>
40005d5a:	1e04      	subs	r4, r0, #0
40005d5c:	d007      	beq.n	40005d6e <ddr3Init+0x182>
40005d5e:	4840      	ldr	r0, [pc, #256]	; (40005e60 <ddr3Init+0x274>)
40005d60:	4621      	mov	r1, r4
40005d62:	4a40      	ldr	r2, [pc, #256]	; (40005e64 <ddr3Init+0x278>)
40005d64:	f240 3365 	movw	r3, #869	; 0x365
40005d68:	f00c f96c 	bl	40012044 <mvPrintf>
40005d6c:	e054      	b.n	40005e18 <ddr3Init+0x22c>
40005d6e:	23c8      	movs	r3, #200	; 0xc8
40005d70:	9311      	str	r3, [sp, #68]	; 0x44
40005d72:	230a      	movs	r3, #10
40005d74:	9312      	str	r3, [sp, #72]	; 0x48
40005d76:	237b      	movs	r3, #123	; 0x7b
40005d78:	9313      	str	r3, [sp, #76]	; 0x4c
40005d7a:	9314      	str	r3, [sp, #80]	; 0x50
40005d7c:	234a      	movs	r3, #74	; 0x4a
40005d7e:	9315      	str	r3, [sp, #84]	; 0x54
40005d80:	a911      	add	r1, sp, #68	; 0x44
40005d82:	9316      	str	r3, [sp, #88]	; 0x58
40005d84:	232d      	movs	r3, #45	; 0x2d
40005d86:	9317      	str	r3, [sp, #92]	; 0x5c
40005d88:	9318      	str	r3, [sp, #96]	; 0x60
40005d8a:	9319      	str	r3, [sp, #100]	; 0x64
40005d8c:	931a      	str	r3, [sp, #104]	; 0x68
40005d8e:	2302      	movs	r3, #2
40005d90:	931b      	str	r3, [sp, #108]	; 0x6c
40005d92:	2344      	movs	r3, #68	; 0x44
40005d94:	931d      	str	r3, [sp, #116]	; 0x74
40005d96:	9b21      	ldr	r3, [sp, #132]	; 0x84
40005d98:	941e      	str	r4, [sp, #120]	; 0x78
40005d9a:	2b01      	cmp	r3, #1
40005d9c:	bf0c      	ite	eq
40005d9e:	f44f 3380 	moveq.w	r3, #65536	; 0x10000
40005da2:	f04f 1312 	movne.w	r3, #1179666	; 0x120012
40005da6:	2000      	movs	r0, #0
40005da8:	931c      	str	r3, [sp, #112]	; 0x70
40005daa:	f001 fd05 	bl	400077b8 <ddr3TipTuneTrainingParams>
40005dae:	1e04      	subs	r4, r0, #0
40005db0:	d035      	beq.n	40005e1e <ddr3Init+0x232>
40005db2:	4833      	ldr	r0, [pc, #204]	; (40005e80 <ddr3Init+0x294>)
40005db4:	4b33      	ldr	r3, [pc, #204]	; (40005e84 <ddr3Init+0x298>)
40005db6:	6819      	ldr	r1, [r3, #0]
40005db8:	f00c f944 	bl	40012044 <mvPrintf>
40005dbc:	e02c      	b.n	40005e18 <ddr3Init+0x22c>
40005dbe:	f00c fb2d 	bl	4001241c <mvSysEnvGetCSEnaFromReg>
40005dc2:	4b2a      	ldr	r3, [pc, #168]	; (40005e6c <ddr3Init+0x280>)
40005dc4:	492a      	ldr	r1, [pc, #168]	; (40005e70 <ddr3Init+0x284>)
40005dc6:	aa01      	add	r2, sp, #4
40005dc8:	4604      	mov	r4, r0
40005dca:	f043 4050 	orr.w	r0, r3, #3489660928	; 0xd0000000
40005dce:	f852 5b04 	ldr.w	r5, [r2], #4
40005dd2:	3304      	adds	r3, #4
40005dd4:	428b      	cmp	r3, r1
40005dd6:	6005      	str	r5, [r0, #0]
40005dd8:	d1f7      	bne.n	40005dca <ddr3Init+0x1de>
40005dda:	4b2a      	ldr	r3, [pc, #168]	; (40005e84 <ddr3Init+0x298>)
40005ddc:	482a      	ldr	r0, [pc, #168]	; (40005e88 <ddr3Init+0x29c>)
40005dde:	6819      	ldr	r1, [r3, #0]
40005de0:	f00c f930 	bl	40012044 <mvPrintf>
40005de4:	4620      	mov	r0, r4
40005de6:	f7ff fe7d 	bl	40005ae4 <ddr3FastPathDynamicCsSizeConfig>
40005dea:	b110      	cbz	r0, 40005df2 <ddr3Init+0x206>
40005dec:	4827      	ldr	r0, [pc, #156]	; (40005e8c <ddr3Init+0x2a0>)
40005dee:	f00c f929 	bl	40012044 <mvPrintf>
40005df2:	4b16      	ldr	r3, [pc, #88]	; (40005e4c <ddr3Init+0x260>)
40005df4:	681a      	ldr	r2, [r3, #0]
40005df6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
40005dfa:	601a      	str	r2, [r3, #0]
40005dfc:	f7ff fdaa 	bl	40005954 <ddr3NewTipDlbConfig>
40005e00:	f008 ff7c 	bl	4000ecfc <ddr3IfEccEnabled>
40005e04:	2801      	cmp	r0, #1
40005e06:	d101      	bne.n	40005e0c <ddr3Init+0x220>
40005e08:	f009 f9e4 	bl	4000f1d4 <ddr3NewTipEccScrub>
40005e0c:	4820      	ldr	r0, [pc, #128]	; (40005e90 <ddr3Init+0x2a4>)
40005e0e:	4b1d      	ldr	r3, [pc, #116]	; (40005e84 <ddr3Init+0x298>)
40005e10:	2400      	movs	r4, #0
40005e12:	6819      	ldr	r1, [r3, #0]
40005e14:	f00c f916 	bl	40012044 <mvPrintf>
40005e18:	4620      	mov	r0, r4
40005e1a:	b023      	add	sp, #140	; 0x8c
40005e1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
40005e1e:	200b      	movs	r0, #11
40005e20:	2103      	movs	r1, #3
40005e22:	f000 f837 	bl	40005e94 <ddr3HwsSetLogLevel>
40005e26:	f008 fff3 	bl	4000ee10 <ddr3HwsHwTraining>
40005e2a:	1e04      	subs	r4, r0, #0
40005e2c:	d0c7      	beq.n	40005dbe <ddr3Init+0x1d2>
40005e2e:	e7c0      	b.n	40005db2 <ddr3Init+0x1c6>
40005e30:	400129e6 	andmi	r2, r1, r6, ror #19
40005e34:	40012734 	andmi	r2, r1, r4, lsr r7
40005e38:	d0018234 	andle	r8, r1, r4, lsr r2
40005e3c:	d0021b00 	andle	r1, r2, r0, lsl #22
40005e40:	d0021900 	andle	r1, r2, r0, lsl #18
40005e44:	d0021800 	andle	r1, r2, r0, lsl #16
40005e48:	d0001480 	andle	r1, r0, r0, lsl #9
40005e4c:	d00182d0 	ldrdle	r8, [r1], -r0
40005e50:	400127b8 			; <UNDEFINED> instruction: 0x400127b8
40005e54:	d00015c8 	andle	r1, r0, r8, asr #11
40005e58:	fffc01c0 			; <UNDEFINED> instruction: 0xfffc01c0
40005e5c:	d00014a8 	andle	r1, r0, r8, lsr #9
40005e60:	400124ae 	andmi	r2, r1, lr, lsr #9
40005e64:	40012736 	andmi	r2, r1, r6, lsr r7
40005e68:	d00200e8 	andle	r0, r2, r8, ror #1
40005e6c:	00020040 	andeq	r0, r2, r0, asr #32
40005e70:	00020080 	andeq	r0, r2, r0, lsl #1
40005e74:	0fff0001 	svceq	0x00ff0001
40005e78:	400127e1 	andmi	r2, r1, r1, ror #15
40005e7c:	40020428 	andmi	r0, r2, r8, lsr #8
40005e80:	4001280e 	andmi	r2, r1, lr, lsl #16
40005e84:	40015f50 	andmi	r5, r1, r0, asr pc
40005e88:	4001282d 	andmi	r2, r1, sp, lsr #16
40005e8c:	4001286f 	andmi	r2, r1, pc, ror #16
40005e90:	40012897 	mulmi	r1, r7, r8

Disassembly of section .text.ddr3HwsSetLogLevel:

40005e94 <ddr3HwsSetLogLevel>:
ddr3HwsSetLogLevel():
40005e94:	280a      	cmp	r0, #10
40005e96:	d81c      	bhi.n	40005ed2 <ddr3HwsSetLogLevel+0x3e>
40005e98:	e8df f000 	tbb	[pc, r0]
40005e9c:	0c0a0806 	stceq	8, cr0, [sl], {6}
40005ea0:	111b1b0e 	tstne	fp, lr, lsl #22
40005ea4:	00151329 	andseq	r1, r5, r9, lsr #6
40005ea8:	4b12      	ldr	r3, [pc, #72]	; (40005ef4 <ddr3HwsSetLogLevel+0x60>)
40005eaa:	e021      	b.n	40005ef0 <ddr3HwsSetLogLevel+0x5c>
40005eac:	4b12      	ldr	r3, [pc, #72]	; (40005ef8 <ddr3HwsSetLogLevel+0x64>)
40005eae:	e01f      	b.n	40005ef0 <ddr3HwsSetLogLevel+0x5c>
40005eb0:	4b12      	ldr	r3, [pc, #72]	; (40005efc <ddr3HwsSetLogLevel+0x68>)
40005eb2:	e01d      	b.n	40005ef0 <ddr3HwsSetLogLevel+0x5c>
40005eb4:	4b12      	ldr	r3, [pc, #72]	; (40005f00 <ddr3HwsSetLogLevel+0x6c>)
40005eb6:	e01b      	b.n	40005ef0 <ddr3HwsSetLogLevel+0x5c>
40005eb8:	4b12      	ldr	r3, [pc, #72]	; (40005f04 <ddr3HwsSetLogLevel+0x70>)
40005eba:	6019      	str	r1, [r3, #0]
40005ebc:	4770      	bx	lr
40005ebe:	4b12      	ldr	r3, [pc, #72]	; (40005f08 <ddr3HwsSetLogLevel+0x74>)
40005ec0:	e016      	b.n	40005ef0 <ddr3HwsSetLogLevel+0x5c>
40005ec2:	4b12      	ldr	r3, [pc, #72]	; (40005f0c <ddr3HwsSetLogLevel+0x78>)
40005ec4:	e014      	b.n	40005ef0 <ddr3HwsSetLogLevel+0x5c>
40005ec6:	2901      	cmp	r1, #1
40005ec8:	4b11      	ldr	r3, [pc, #68]	; (40005f10 <ddr3HwsSetLogLevel+0x7c>)
40005eca:	d011      	beq.n	40005ef0 <ddr3HwsSetLogLevel+0x5c>
40005ecc:	2200      	movs	r2, #0
40005ece:	701a      	strb	r2, [r3, #0]
40005ed0:	4770      	bx	lr
40005ed2:	4b08      	ldr	r3, [pc, #32]	; (40005ef4 <ddr3HwsSetLogLevel+0x60>)
40005ed4:	7019      	strb	r1, [r3, #0]
40005ed6:	4b08      	ldr	r3, [pc, #32]	; (40005ef8 <ddr3HwsSetLogLevel+0x64>)
40005ed8:	7019      	strb	r1, [r3, #0]
40005eda:	4b08      	ldr	r3, [pc, #32]	; (40005efc <ddr3HwsSetLogLevel+0x68>)
40005edc:	7019      	strb	r1, [r3, #0]
40005ede:	4b08      	ldr	r3, [pc, #32]	; (40005f00 <ddr3HwsSetLogLevel+0x6c>)
40005ee0:	7019      	strb	r1, [r3, #0]
40005ee2:	4b08      	ldr	r3, [pc, #32]	; (40005f04 <ddr3HwsSetLogLevel+0x70>)
40005ee4:	6019      	str	r1, [r3, #0]
40005ee6:	4b08      	ldr	r3, [pc, #32]	; (40005f08 <ddr3HwsSetLogLevel+0x74>)
40005ee8:	7019      	strb	r1, [r3, #0]
40005eea:	4b08      	ldr	r3, [pc, #32]	; (40005f0c <ddr3HwsSetLogLevel+0x78>)
40005eec:	7019      	strb	r1, [r3, #0]
40005eee:	4b09      	ldr	r3, [pc, #36]	; (40005f14 <ddr3HwsSetLogLevel+0x80>)
40005ef0:	7019      	strb	r1, [r3, #0]
40005ef2:	4770      	bx	lr
40005ef4:	40016152 	andmi	r6, r1, r2, asr r1
40005ef8:	4001614d 	andmi	r6, r1, sp, asr #2
40005efc:	40016153 	andmi	r6, r1, r3, asr r1
40005f00:	40016151 	andmi	r6, r1, r1, asr r1
40005f04:	40016158 	andmi	r6, r1, r8, asr r1
40005f08:	4001615c 	andmi	r6, r1, ip, asr r1
40005f0c:	4001614c 	andmi	r6, r1, ip, asr #2
40005f10:	400207c0 	andmi	r0, r2, r0, asr #15
40005f14:	40016154 	andmi	r6, r1, r4, asr r1

Disassembly of section .text.ddr3TipRegDump:

40005f18 <ddr3TipRegDump>:
ddr3TipRegDump():
40005f18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40005f1c:	2102      	movs	r1, #2
40005f1e:	b087      	sub	sp, #28
40005f20:	4607      	mov	r7, r0
40005f22:	f008 fbbb 	bl	4000e69c <ddr3TipDevAttrGet>
40005f26:	4e42      	ldr	r6, [pc, #264]	; (40006030 <ddr3TipRegDump+0x118>)
40005f28:	f8df 9118 	ldr.w	r9, [pc, #280]	; 40006044 <ddr3TipRegDump+0x12c>
40005f2c:	ad05      	add	r5, sp, #20
40005f2e:	f44f 54a0 	mov.w	r4, #5120	; 0x1400
40005f32:	f04f 38ff 	mov.w	r8, #4294967295
40005f36:	f641 1bf0 	movw	fp, #6640	; 0x19f0
40005f3a:	fa5f fa80 	uxtb.w	sl, r0
40005f3e:	483d      	ldr	r0, [pc, #244]	; (40006034 <ddr3TipRegDump+0x11c>)
40005f40:	f00c f880 	bl	40012044 <mvPrintf>
40005f44:	483c      	ldr	r0, [pc, #240]	; (40006038 <ddr3TipRegDump+0x120>)
40005f46:	4621      	mov	r1, r4
40005f48:	f00c f87c 	bl	40012044 <mvPrintf>
40005f4c:	6833      	ldr	r3, [r6, #0]
40005f4e:	781b      	ldrb	r3, [r3, #0]
40005f50:	07d8      	lsls	r0, r3, #31
40005f52:	d50f      	bpl.n	40005f74 <ddr3TipRegDump+0x5c>
40005f54:	2100      	movs	r1, #0
40005f56:	4638      	mov	r0, r7
40005f58:	4623      	mov	r3, r4
40005f5a:	e88d 0120 	stmia.w	sp, {r5, r8}
40005f5e:	460a      	mov	r2, r1
40005f60:	f002 f820 	bl	40007fa4 <mvHwsDdr3TipIFRead>
40005f64:	f8c9 0000 	str.w	r0, [r9]
40005f68:	2800      	cmp	r0, #0
40005f6a:	d14a      	bne.n	40006002 <ddr3TipRegDump+0xea>
40005f6c:	4832      	ldr	r0, [pc, #200]	; (40006038 <ddr3TipRegDump+0x120>)
40005f6e:	9905      	ldr	r1, [sp, #20]
40005f70:	f00c f868 	bl	40012044 <mvPrintf>
40005f74:	4831      	ldr	r0, [pc, #196]	; (4000603c <ddr3TipRegDump+0x124>)
40005f76:	3404      	adds	r4, #4
40005f78:	f00c f864 	bl	40012044 <mvPrintf>
40005f7c:	455c      	cmp	r4, fp
40005f7e:	d1e1      	bne.n	40005f44 <ddr3TipRegDump+0x2c>
40005f80:	482f      	ldr	r0, [pc, #188]	; (40006040 <ddr3TipRegDump+0x128>)
40005f82:	2400      	movs	r4, #0
40005f84:	f00c f85e 	bl	40012044 <mvPrintf>
40005f88:	4e29      	ldr	r6, [pc, #164]	; (40006030 <ddr3TipRegDump+0x118>)
40005f8a:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 40006044 <ddr3TipRegDump+0x12c>
40005f8e:	f10d 0810 	add.w	r8, sp, #16
40005f92:	4621      	mov	r1, r4
40005f94:	4828      	ldr	r0, [pc, #160]	; (40006038 <ddr3TipRegDump+0x120>)
40005f96:	f00c f855 	bl	40012044 <mvPrintf>
40005f9a:	6833      	ldr	r3, [r6, #0]
40005f9c:	781b      	ldrb	r3, [r3, #0]
40005f9e:	07d9      	lsls	r1, r3, #31
40005fa0:	d53b      	bpl.n	4000601a <ddr3TipRegDump+0x102>
40005fa2:	2500      	movs	r5, #0
40005fa4:	e016      	b.n	40005fd4 <ddr3TipRegDump+0xbc>
40005fa6:	6833      	ldr	r3, [r6, #0]
40005fa8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40005fac:	fa43 f305 	asr.w	r3, r3, r5
40005fb0:	07da      	lsls	r2, r3, #31
40005fb2:	d50e      	bpl.n	40005fd2 <ddr3TipRegDump+0xba>
40005fb4:	2100      	movs	r1, #0
40005fb6:	4638      	mov	r0, r7
40005fb8:	462b      	mov	r3, r5
40005fba:	460a      	mov	r2, r1
40005fbc:	e88d 0112 	stmia.w	sp, {r1, r4, r8}
40005fc0:	f002 f8fc 	bl	400081bc <mvHwsDdr3TipBUSRead>
40005fc4:	f8c9 0000 	str.w	r0, [r9]
40005fc8:	b9d8      	cbnz	r0, 40006002 <ddr3TipRegDump+0xea>
40005fca:	481b      	ldr	r0, [pc, #108]	; (40006038 <ddr3TipRegDump+0x120>)
40005fcc:	9904      	ldr	r1, [sp, #16]
40005fce:	f00c f839 	bl	40012044 <mvPrintf>
40005fd2:	3501      	adds	r5, #1
40005fd4:	4555      	cmp	r5, sl
40005fd6:	d3e6      	bcc.n	40005fa6 <ddr3TipRegDump+0x8e>
40005fd8:	2500      	movs	r5, #0
40005fda:	e01c      	b.n	40006016 <ddr3TipRegDump+0xfe>
40005fdc:	6833      	ldr	r3, [r6, #0]
40005fde:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40005fe2:	fa43 f305 	asr.w	r3, r3, r5
40005fe6:	07db      	lsls	r3, r3, #31
40005fe8:	d514      	bpl.n	40006014 <ddr3TipRegDump+0xfc>
40005fea:	2100      	movs	r1, #0
40005fec:	2301      	movs	r3, #1
40005fee:	4638      	mov	r0, r7
40005ff0:	e88d 0118 	stmia.w	sp, {r3, r4, r8}
40005ff4:	460a      	mov	r2, r1
40005ff6:	462b      	mov	r3, r5
40005ff8:	f002 f8e0 	bl	400081bc <mvHwsDdr3TipBUSRead>
40005ffc:	f8c9 0000 	str.w	r0, [r9]
40006000:	b120      	cbz	r0, 4000600c <ddr3TipRegDump+0xf4>
40006002:	f009 f92f 	bl	4000f264 <gtBreakOnFail>
40006006:	4b0f      	ldr	r3, [pc, #60]	; (40006044 <ddr3TipRegDump+0x12c>)
40006008:	6818      	ldr	r0, [r3, #0]
4000600a:	e00e      	b.n	4000602a <ddr3TipRegDump+0x112>
4000600c:	480a      	ldr	r0, [pc, #40]	; (40006038 <ddr3TipRegDump+0x120>)
4000600e:	9904      	ldr	r1, [sp, #16]
40006010:	f00c f818 	bl	40012044 <mvPrintf>
40006014:	3501      	adds	r5, #1
40006016:	4555      	cmp	r5, sl
40006018:	d1e0      	bne.n	40005fdc <ddr3TipRegDump+0xc4>
4000601a:	4808      	ldr	r0, [pc, #32]	; (4000603c <ddr3TipRegDump+0x124>)
4000601c:	3401      	adds	r4, #1
4000601e:	f00c f811 	bl	40012044 <mvPrintf>
40006022:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
40006026:	d1b4      	bne.n	40005f92 <ddr3TipRegDump+0x7a>
40006028:	2000      	movs	r0, #0
4000602a:	b007      	add	sp, #28
4000602c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40006030:	40020428 	andmi	r0, r2, r8, lsr #8
40006034:	400128e7 	andmi	r2, r1, r7, ror #17
40006038:	400128fe 	strdmi	r2, [r1], -lr
4000603c:	40012734 	andmi	r2, r1, r4, lsr r7
40006040:	40012904 	andmi	r2, r1, r4, lsl #18
40006044:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.mvHwsDdr3TipInitConfigFunc:

40006048 <mvHwsDdr3TipInitConfigFunc>:
mvHwsDdr3TipInitConfigFunc():
40006048:	b508      	push	{r3, lr}
4000604a:	b139      	cbz	r1, 4000605c <mvHwsDdr3TipInitConfigFunc+0x14>
4000604c:	4b04      	ldr	r3, [pc, #16]	; (40006060 <mvHwsDdr3TipInitConfigFunc+0x18>)
4000604e:	222c      	movs	r2, #44	; 0x2c
40006050:	fb02 3000 	mla	r0, r2, r0, r3
40006054:	f009 f907 	bl	4000f266 <osMemCpy>
40006058:	2000      	movs	r0, #0
4000605a:	bd08      	pop	{r3, pc}
4000605c:	2004      	movs	r0, #4
4000605e:	bd08      	pop	{r3, pc}
40006060:	400203dc 	ldrdmi	r0, [r2], -ip

Disassembly of section .text.ddr3TipGetResultPtr:

40006064 <ddr3TipGetResultPtr>:
ddr3TipGetResultPtr():
40006064:	4b01      	ldr	r3, [pc, #4]	; (4000606c <ddr3TipGetResultPtr+0x8>)
40006066:	1818      	adds	r0, r3, r0
40006068:	4770      	bx	lr
4000606a:	bf00      	nop
4000606c:	40020408 	andmi	r0, r2, r8, lsl #8

Disassembly of section .text.ddr3TipGetDeviceInfo:

40006070 <ddr3TipGetDeviceInfo>:
ddr3TipGetDeviceInfo():
40006070:	b508      	push	{r3, lr}
40006072:	222c      	movs	r2, #44	; 0x2c
40006074:	4b04      	ldr	r3, [pc, #16]	; (40006088 <ddr3TipGetDeviceInfo+0x18>)
40006076:	fb02 3300 	mla	r3, r2, r0, r3
4000607a:	691b      	ldr	r3, [r3, #16]
4000607c:	b113      	cbz	r3, 40006084 <ddr3TipGetDeviceInfo+0x14>
4000607e:	b2c0      	uxtb	r0, r0
40006080:	4798      	blx	r3
40006082:	bd08      	pop	{r3, pc}
40006084:	2001      	movs	r0, #1
40006086:	bd08      	pop	{r3, pc}
40006088:	400203dc 	ldrdmi	r0, [r2], -ip

Disassembly of section .text.ddr3TipPrintStabilityLog:

4000608c <ddr3TipPrintStabilityLog>:
ddr3TipPrintStabilityLog():
4000608c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006090:	b08f      	sub	sp, #60	; 0x3c
40006092:	4605      	mov	r5, r0
40006094:	f006 f89a 	bl	4000c1cc <mvHwsDdr3TipMaxCSGet>
40006098:	4f7d      	ldr	r7, [pc, #500]	; (40006290 <ddr3TipPrintStabilityLog+0x204>)
4000609a:	683b      	ldr	r3, [r7, #0]
4000609c:	781b      	ldrb	r3, [r3, #0]
4000609e:	9005      	str	r0, [sp, #20]
400060a0:	07d8      	lsls	r0, r3, #31
400060a2:	d52e      	bpl.n	40006102 <ddr3TipPrintStabilityLog+0x76>
400060a4:	487b      	ldr	r0, [pc, #492]	; (40006294 <ddr3TipPrintStabilityLog+0x208>)
400060a6:	2400      	movs	r4, #0
400060a8:	f00b ffcc 	bl	40012044 <mvPrintf>
400060ac:	e026      	b.n	400060fc <ddr3TipPrintStabilityLog+0x70>
400060ae:	4621      	mov	r1, r4
400060b0:	4879      	ldr	r0, [pc, #484]	; (40006298 <ddr3TipPrintStabilityLog+0x20c>)
400060b2:	f00b ffc7 	bl	40012044 <mvPrintf>
400060b6:	4879      	ldr	r0, [pc, #484]	; (4000629c <ddr3TipPrintStabilityLog+0x210>)
400060b8:	f00b ffc4 	bl	40012044 <mvPrintf>
400060bc:	683b      	ldr	r3, [r7, #0]
400060be:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400060c2:	07d9      	lsls	r1, r3, #31
400060c4:	d518      	bpl.n	400060f8 <ddr3TipPrintStabilityLog+0x6c>
400060c6:	4876      	ldr	r0, [pc, #472]	; (400062a0 <ddr3TipPrintStabilityLog+0x214>)
400060c8:	2600      	movs	r6, #0
400060ca:	f00b ffbb 	bl	40012044 <mvPrintf>
400060ce:	4875      	ldr	r0, [pc, #468]	; (400062a4 <ddr3TipPrintStabilityLog+0x218>)
400060d0:	f00b ffb8 	bl	40012044 <mvPrintf>
400060d4:	4631      	mov	r1, r6
400060d6:	4874      	ldr	r0, [pc, #464]	; (400062a8 <ddr3TipPrintStabilityLog+0x21c>)
400060d8:	3601      	adds	r6, #1
400060da:	f00b ffb3 	bl	40012044 <mvPrintf>
400060de:	2e0b      	cmp	r6, #11
400060e0:	d1f8      	bne.n	400060d4 <ddr3TipPrintStabilityLog+0x48>
400060e2:	4870      	ldr	r0, [pc, #448]	; (400062a4 <ddr3TipPrintStabilityLog+0x218>)
400060e4:	2600      	movs	r6, #0
400060e6:	f00b ffad 	bl	40012044 <mvPrintf>
400060ea:	4631      	mov	r1, r6
400060ec:	486f      	ldr	r0, [pc, #444]	; (400062ac <ddr3TipPrintStabilityLog+0x220>)
400060ee:	3601      	adds	r6, #1
400060f0:	f00b ffa8 	bl	40012044 <mvPrintf>
400060f4:	2e0b      	cmp	r6, #11
400060f6:	d1f8      	bne.n	400060ea <ddr3TipPrintStabilityLog+0x5e>
400060f8:	3401      	adds	r4, #1
400060fa:	b2e4      	uxtb	r4, r4
400060fc:	9a05      	ldr	r2, [sp, #20]
400060fe:	4294      	cmp	r4, r2
40006100:	d3d5      	bcc.n	400060ae <ddr3TipPrintStabilityLog+0x22>
40006102:	4866      	ldr	r0, [pc, #408]	; (4000629c <ddr3TipPrintStabilityLog+0x210>)
40006104:	f00b ff9e 	bl	40012044 <mvPrintf>
40006108:	4b61      	ldr	r3, [pc, #388]	; (40006290 <ddr3TipPrintStabilityLog+0x204>)
4000610a:	681b      	ldr	r3, [r3, #0]
4000610c:	781b      	ldrb	r3, [r3, #0]
4000610e:	07da      	lsls	r2, r3, #31
40006110:	f140 816b 	bpl.w	400063ea <ddr3TipPrintStabilityLog+0x35e>
40006114:	4b66      	ldr	r3, [pc, #408]	; (400062b0 <ddr3TipPrintStabilityLog+0x224>)
40006116:	222c      	movs	r2, #44	; 0x2c
40006118:	fb02 3305 	mla	r3, r2, r5, r3
4000611c:	69da      	ldr	r2, [r3, #28]
4000611e:	b112      	cbz	r2, 40006126 <ddr3TipPrintStabilityLog+0x9a>
40006120:	b2e8      	uxtb	r0, r5
40006122:	4790      	blx	r2
40006124:	4602      	mov	r2, r0
40006126:	4863      	ldr	r0, [pc, #396]	; (400062b4 <ddr3TipPrintStabilityLog+0x228>)
40006128:	2100      	movs	r1, #0
4000612a:	f00b ff8b 	bl	40012044 <mvPrintf>
4000612e:	2100      	movs	r1, #0
40006130:	4628      	mov	r0, r5
40006132:	f241 43c8 	movw	r3, #5320	; 0x14c8
40006136:	460a      	mov	r2, r1
40006138:	ac0d      	add	r4, sp, #52	; 0x34
4000613a:	f04f 37ff 	mov.w	r7, #4294967295
4000613e:	9400      	str	r4, [sp, #0]
40006140:	9701      	str	r7, [sp, #4]
40006142:	f001 ff2f 	bl	40007fa4 <mvHwsDdr3TipIFRead>
40006146:	4e5c      	ldr	r6, [pc, #368]	; (400062b8 <ddr3TipPrintStabilityLog+0x22c>)
40006148:	4680      	mov	r8, r0
4000614a:	6030      	str	r0, [r6, #0]
4000614c:	bb38      	cbnz	r0, 4000619e <ddr3TipPrintStabilityLog+0x112>
4000614e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
40006150:	485a      	ldr	r0, [pc, #360]	; (400062bc <ddr3TipPrintStabilityLog+0x230>)
40006152:	f3c2 1105 	ubfx	r1, r2, #4, #6
40006156:	f3c2 2285 	ubfx	r2, r2, #10, #6
4000615a:	f00b ff73 	bl	40012044 <mvPrintf>
4000615e:	4641      	mov	r1, r8
40006160:	4642      	mov	r2, r8
40006162:	4628      	mov	r0, r5
40006164:	f241 73c8 	movw	r3, #6088	; 0x17c8
40006168:	e88d 0090 	stmia.w	sp, {r4, r7}
4000616c:	f001 ff1a 	bl	40007fa4 <mvHwsDdr3TipIFRead>
40006170:	4680      	mov	r8, r0
40006172:	6030      	str	r0, [r6, #0]
40006174:	b998      	cbnz	r0, 4000619e <ddr3TipPrintStabilityLog+0x112>
40006176:	9a0d      	ldr	r2, [sp, #52]	; 0x34
40006178:	4850      	ldr	r0, [pc, #320]	; (400062bc <ddr3TipPrintStabilityLog+0x230>)
4000617a:	f3c2 1105 	ubfx	r1, r2, #4, #6
4000617e:	f3c2 2285 	ubfx	r2, r2, #10, #6
40006182:	f00b ff5f 	bl	40012044 <mvPrintf>
40006186:	4628      	mov	r0, r5
40006188:	4641      	mov	r1, r8
4000618a:	4642      	mov	r2, r8
4000618c:	f641 53c8 	movw	r3, #7624	; 0x1dc8
40006190:	e88d 0090 	stmia.w	sp, {r4, r7}
40006194:	f001 ff06 	bl	40007fa4 <mvHwsDdr3TipIFRead>
40006198:	4607      	mov	r7, r0
4000619a:	6030      	str	r0, [r6, #0]
4000619c:	b118      	cbz	r0, 400061a6 <ddr3TipPrintStabilityLog+0x11a>
4000619e:	f009 f861 	bl	4000f264 <gtBreakOnFail>
400061a2:	6830      	ldr	r0, [r6, #0]
400061a4:	e125      	b.n	400063f2 <ddr3TipPrintStabilityLog+0x366>
400061a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
400061a8:	f10d 0830 	add.w	r8, sp, #48	; 0x30
400061ac:	4843      	ldr	r0, [pc, #268]	; (400062bc <ddr3TipPrintStabilityLog+0x230>)
400061ae:	f3c2 4105 	ubfx	r1, r2, #16, #6
400061b2:	f3c2 5285 	ubfx	r2, r2, #22, #6
400061b6:	f00b ff45 	bl	40012044 <mvPrintf>
400061ba:	e112      	b.n	400063e2 <ddr3TipPrintStabilityLog+0x356>
400061bc:	4836      	ldr	r0, [pc, #216]	; (40006298 <ddr3TipPrintStabilityLog+0x20c>)
400061be:	4639      	mov	r1, r7
400061c0:	f00b ff40 	bl	40012044 <mvPrintf>
400061c4:	231f      	movs	r3, #31
400061c6:	ea4f 0987 	mov.w	r9, r7, lsl #2
400061ca:	ea4f 0bc7 	mov.w	fp, r7, lsl #3
400061ce:	fa03 f30b 	lsl.w	r3, r3, fp
400061d2:	9306      	str	r3, [sp, #24]
400061d4:	f109 0302 	add.w	r3, r9, #2
400061d8:	9307      	str	r3, [sp, #28]
400061da:	f109 0303 	add.w	r3, r9, #3
400061de:	9309      	str	r3, [sp, #36]	; 0x24
400061e0:	1c7b      	adds	r3, r7, #1
400061e2:	2600      	movs	r6, #0
400061e4:	f109 0201 	add.w	r2, r9, #1
400061e8:	9208      	str	r2, [sp, #32]
400061ea:	011b      	lsls	r3, r3, #4
400061ec:	930a      	str	r3, [sp, #40]	; 0x28
400061ee:	1d7b      	adds	r3, r7, #5
400061f0:	46b2      	mov	sl, r6
400061f2:	011b      	lsls	r3, r3, #4
400061f4:	930b      	str	r3, [sp, #44]	; 0x2c
400061f6:	4829      	ldr	r0, [pc, #164]	; (4000629c <ddr3TipPrintStabilityLog+0x210>)
400061f8:	f00b ff24 	bl	40012044 <mvPrintf>
400061fc:	4a24      	ldr	r2, [pc, #144]	; (40006290 <ddr3TipPrintStabilityLog+0x204>)
400061fe:	6813      	ldr	r3, [r2, #0]
40006200:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40006204:	fa43 f306 	asr.w	r3, r3, r6
40006208:	07db      	lsls	r3, r3, #31
4000620a:	f140 80e4 	bpl.w	400063d6 <ddr3TipPrintStabilityLog+0x34a>
4000620e:	2100      	movs	r1, #0
40006210:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
40006214:	4628      	mov	r0, r5
40006216:	9301      	str	r3, [sp, #4]
40006218:	460a      	mov	r2, r1
4000621a:	4633      	mov	r3, r6
4000621c:	f8cd a000 	str.w	sl, [sp]
40006220:	f8cd 8008 	str.w	r8, [sp, #8]
40006224:	f001 ffca 	bl	400081bc <mvHwsDdr3TipBUSRead>
40006228:	9a0c      	ldr	r2, [sp, #48]	; 0x30
4000622a:	4824      	ldr	r0, [pc, #144]	; (400062bc <ddr3TipPrintStabilityLog+0x230>)
4000622c:	f002 011f 	and.w	r1, r2, #31
40006230:	f3c2 1244 	ubfx	r2, r2, #5, #5
40006234:	f00b ff06 	bl	40012044 <mvPrintf>
40006238:	2100      	movs	r1, #0
4000623a:	4633      	mov	r3, r6
4000623c:	4628      	mov	r0, r5
4000623e:	460a      	mov	r2, r1
40006240:	f8cd a000 	str.w	sl, [sp]
40006244:	f8cd 9004 	str.w	r9, [sp, #4]
40006248:	f8cd 8008 	str.w	r8, [sp, #8]
4000624c:	f001 ffb6 	bl	400081bc <mvHwsDdr3TipBUSRead>
40006250:	9b0c      	ldr	r3, [sp, #48]	; 0x30
40006252:	481b      	ldr	r0, [pc, #108]	; (400062c0 <ddr3TipPrintStabilityLog+0x234>)
40006254:	f003 021f 	and.w	r2, r3, #31
40006258:	f3c3 1382 	ubfx	r3, r3, #6, #3
4000625c:	eb02 1143 	add.w	r1, r2, r3, lsl #5
40006260:	f00b fef0 	bl	40012044 <mvPrintf>
40006264:	2100      	movs	r1, #0
40006266:	ab0d      	add	r3, sp, #52	; 0x34
40006268:	4628      	mov	r0, r5
4000626a:	9300      	str	r3, [sp, #0]
4000626c:	460a      	mov	r2, r1
4000626e:	f04f 33ff 	mov.w	r3, #4294967295
40006272:	9301      	str	r3, [sp, #4]
40006274:	f241 5338 	movw	r3, #5432	; 0x1538
40006278:	f001 fe94 	bl	40007fa4 <mvHwsDdr3TipIFRead>
4000627c:	4a0e      	ldr	r2, [pc, #56]	; (400062b8 <ddr3TipPrintStabilityLog+0x22c>)
4000627e:	4604      	mov	r4, r0
40006280:	6010      	str	r0, [r2, #0]
40006282:	b1f8      	cbz	r0, 400062c4 <ddr3TipPrintStabilityLog+0x238>
40006284:	f008 ffee 	bl	4000f264 <gtBreakOnFail>
40006288:	4b0b      	ldr	r3, [pc, #44]	; (400062b8 <ddr3TipPrintStabilityLog+0x22c>)
4000628a:	6818      	ldr	r0, [r3, #0]
4000628c:	e0b1      	b.n	400063f2 <ddr3TipPrintStabilityLog+0x366>
4000628e:	bf00      	nop
40006290:	40020428 	andmi	r0, r2, r8, lsr #8
40006294:	40012922 	andmi	r2, r1, r2, lsr #18
40006298:	40012988 	andmi	r2, r1, r8, lsl #19
4000629c:	40012734 	andmi	r2, r1, r4, lsr r7
400062a0:	40012990 	mulmi	r1, r0, r9
400062a4:	400129e4 	andmi	r2, r1, r4, ror #19
400062a8:	400129e7 	andmi	r2, r1, r7, ror #19
400062ac:	400129f4 	strdmi	r2, [r1], -r4
400062b0:	400203dc 	ldrdmi	r0, [r2], -ip
400062b4:	40012a01 	andmi	r2, r1, r1, lsl #20
400062b8:	400206c0 	andmi	r0, r2, r0, asr #13
400062bc:	40012a07 	andmi	r2, r1, r7, lsl #20
400062c0:	40012a11 	andmi	r2, r1, r1, lsl sl
400062c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
400062c6:	4621      	mov	r1, r4
400062c8:	9a06      	ldr	r2, [sp, #24]
400062ca:	9000      	str	r0, [sp, #0]
400062cc:	4628      	mov	r0, r5
400062ce:	4013      	ands	r3, r2
400062d0:	4622      	mov	r2, r4
400062d2:	f8cd 8008 	str.w	r8, [sp, #8]
400062d6:	fa23 f30b 	lsr.w	r3, r3, fp
400062da:	930d      	str	r3, [sp, #52]	; 0x34
400062dc:	9b07      	ldr	r3, [sp, #28]
400062de:	9301      	str	r3, [sp, #4]
400062e0:	4633      	mov	r3, r6
400062e2:	f001 ff6b 	bl	400081bc <mvHwsDdr3TipBUSRead>
400062e6:	980d      	ldr	r0, [sp, #52]	; 0x34
400062e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
400062ea:	f003 021f 	and.w	r2, r3, #31
400062ee:	f3c3 1382 	ubfx	r3, r3, #6, #3
400062f2:	eb03 0140 	add.w	r1, r3, r0, lsl #1
400062f6:	9000      	str	r0, [sp, #0]
400062f8:	483f      	ldr	r0, [pc, #252]	; (400063f8 <ddr3TipPrintStabilityLog+0x36c>)
400062fa:	eb02 1141 	add.w	r1, r2, r1, lsl #5
400062fe:	f00b fea1 	bl	40012044 <mvPrintf>
40006302:	9a08      	ldr	r2, [sp, #32]
40006304:	4633      	mov	r3, r6
40006306:	4621      	mov	r1, r4
40006308:	4628      	mov	r0, r5
4000630a:	9400      	str	r4, [sp, #0]
4000630c:	9201      	str	r2, [sp, #4]
4000630e:	4622      	mov	r2, r4
40006310:	f8cd 8008 	str.w	r8, [sp, #8]
40006314:	f001 ff52 	bl	400081bc <mvHwsDdr3TipBUSRead>
40006318:	990c      	ldr	r1, [sp, #48]	; 0x30
4000631a:	4838      	ldr	r0, [pc, #224]	; (400063fc <ddr3TipPrintStabilityLog+0x370>)
4000631c:	f001 013f 	and.w	r1, r1, #63	; 0x3f
40006320:	f00b fe90 	bl	40012044 <mvPrintf>
40006324:	9b09      	ldr	r3, [sp, #36]	; 0x24
40006326:	4622      	mov	r2, r4
40006328:	4621      	mov	r1, r4
4000632a:	4628      	mov	r0, r5
4000632c:	9400      	str	r4, [sp, #0]
4000632e:	9301      	str	r3, [sp, #4]
40006330:	4633      	mov	r3, r6
40006332:	f8cd 8008 	str.w	r8, [sp, #8]
40006336:	f001 ff41 	bl	400081bc <mvHwsDdr3TipBUSRead>
4000633a:	990c      	ldr	r1, [sp, #48]	; 0x30
4000633c:	482f      	ldr	r0, [pc, #188]	; (400063fc <ddr3TipPrintStabilityLog+0x370>)
4000633e:	f001 011f 	and.w	r1, r1, #31
40006342:	f00b fe7f 	bl	40012044 <mvPrintf>
40006346:	4622      	mov	r2, r4
40006348:	23a8      	movs	r3, #168	; 0xa8
4000634a:	4621      	mov	r1, r4
4000634c:	9301      	str	r3, [sp, #4]
4000634e:	4628      	mov	r0, r5
40006350:	4633      	mov	r3, r6
40006352:	9400      	str	r4, [sp, #0]
40006354:	f8cd 8008 	str.w	r8, [sp, #8]
40006358:	f001 ff30 	bl	400081bc <mvHwsDdr3TipBUSRead>
4000635c:	990c      	ldr	r1, [sp, #48]	; 0x30
4000635e:	4827      	ldr	r0, [pc, #156]	; (400063fc <ddr3TipPrintStabilityLog+0x370>)
40006360:	f001 0107 	and.w	r1, r1, #7
40006364:	f00b fe6e 	bl	40012044 <mvPrintf>
40006368:	4824      	ldr	r0, [pc, #144]	; (400063fc <ddr3TipPrintStabilityLog+0x370>)
4000636a:	4621      	mov	r1, r4
4000636c:	f00b fe6a 	bl	40012044 <mvPrintf>
40006370:	4823      	ldr	r0, [pc, #140]	; (40006400 <ddr3TipPrintStabilityLog+0x374>)
40006372:	f00b fe67 	bl	40012044 <mvPrintf>
40006376:	2100      	movs	r1, #0
40006378:	9a0a      	ldr	r2, [sp, #40]	; 0x28
4000637a:	4628      	mov	r0, r5
4000637c:	f8cd a000 	str.w	sl, [sp]
40006380:	18a3      	adds	r3, r4, r2
40006382:	460a      	mov	r2, r1
40006384:	9301      	str	r3, [sp, #4]
40006386:	4633      	mov	r3, r6
40006388:	f8cd 8008 	str.w	r8, [sp, #8]
4000638c:	f001 ff16 	bl	400081bc <mvHwsDdr3TipBUSRead>
40006390:	990c      	ldr	r1, [sp, #48]	; 0x30
40006392:	3401      	adds	r4, #1
40006394:	4819      	ldr	r0, [pc, #100]	; (400063fc <ddr3TipPrintStabilityLog+0x370>)
40006396:	f001 013f 	and.w	r1, r1, #63	; 0x3f
4000639a:	f00b fe53 	bl	40012044 <mvPrintf>
4000639e:	2c0b      	cmp	r4, #11
400063a0:	d1e9      	bne.n	40006376 <ddr3TipPrintStabilityLog+0x2ea>
400063a2:	4817      	ldr	r0, [pc, #92]	; (40006400 <ddr3TipPrintStabilityLog+0x374>)
400063a4:	2400      	movs	r4, #0
400063a6:	f00b fe4d 	bl	40012044 <mvPrintf>
400063aa:	2100      	movs	r1, #0
400063ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
400063ae:	4628      	mov	r0, r5
400063b0:	f8cd a000 	str.w	sl, [sp]
400063b4:	18a3      	adds	r3, r4, r2
400063b6:	460a      	mov	r2, r1
400063b8:	9301      	str	r3, [sp, #4]
400063ba:	4633      	mov	r3, r6
400063bc:	f8cd 8008 	str.w	r8, [sp, #8]
400063c0:	f001 fefc 	bl	400081bc <mvHwsDdr3TipBUSRead>
400063c4:	990c      	ldr	r1, [sp, #48]	; 0x30
400063c6:	3401      	adds	r4, #1
400063c8:	480c      	ldr	r0, [pc, #48]	; (400063fc <ddr3TipPrintStabilityLog+0x370>)
400063ca:	f001 013f 	and.w	r1, r1, #63	; 0x3f
400063ce:	f00b fe39 	bl	40012044 <mvPrintf>
400063d2:	2c0b      	cmp	r4, #11
400063d4:	d1e9      	bne.n	400063aa <ddr3TipPrintStabilityLog+0x31e>
400063d6:	3601      	adds	r6, #1
400063d8:	2e05      	cmp	r6, #5
400063da:	f47f af0c 	bne.w	400061f6 <ddr3TipPrintStabilityLog+0x16a>
400063de:	3701      	adds	r7, #1
400063e0:	b2ff      	uxtb	r7, r7
400063e2:	9b05      	ldr	r3, [sp, #20]
400063e4:	429f      	cmp	r7, r3
400063e6:	f4ff aee9 	bcc.w	400061bc <ddr3TipPrintStabilityLog+0x130>
400063ea:	4806      	ldr	r0, [pc, #24]	; (40006404 <ddr3TipPrintStabilityLog+0x378>)
400063ec:	f00b fe2a 	bl	40012044 <mvPrintf>
400063f0:	2000      	movs	r0, #0
400063f2:	b00f      	add	sp, #60	; 0x3c
400063f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400063f8:	40012a0e 	andmi	r2, r1, lr, lsl #20
400063fc:	40012a0a 	andmi	r2, r1, sl, lsl #20
40006400:	400129e4 	andmi	r2, r1, r4, ror #19
40006404:	40012734 	andmi	r2, r1, r4, lsr r7

Disassembly of section .text.mvHwsDdr3TipReadAdllValue:

40006408 <mvHwsDdr3TipReadAdllValue>:
mvHwsDdr3TipReadAdllValue():
40006408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000640c:	4688      	mov	r8, r1
4000640e:	b087      	sub	sp, #28
40006410:	2102      	movs	r1, #2
40006412:	461f      	mov	r7, r3
40006414:	4681      	mov	r9, r0
40006416:	4616      	mov	r6, r2
40006418:	f008 f940 	bl	4000e69c <ddr3TipDevAttrGet>
4000641c:	4d16      	ldr	r5, [pc, #88]	; (40006478 <mvHwsDdr3TipReadAdllValue+0x70>)
4000641e:	682b      	ldr	r3, [r5, #0]
40006420:	fa5f fa80 	uxtb.w	sl, r0
40006424:	7818      	ldrb	r0, [r3, #0]
40006426:	f010 0001 	ands.w	r0, r0, #1
4000642a:	d022      	beq.n	40006472 <mvHwsDdr3TipReadAdllValue+0x6a>
4000642c:	2400      	movs	r4, #0
4000642e:	f10d 0b14 	add.w	fp, sp, #20
40006432:	e01b      	b.n	4000646c <mvHwsDdr3TipReadAdllValue+0x64>
40006434:	682b      	ldr	r3, [r5, #0]
40006436:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000643a:	fa43 f304 	asr.w	r3, r3, r4
4000643e:	07db      	lsls	r3, r3, #31
40006440:	d513      	bpl.n	4000646a <mvHwsDdr3TipReadAdllValue+0x62>
40006442:	2100      	movs	r1, #0
40006444:	4623      	mov	r3, r4
40006446:	4648      	mov	r0, r9
40006448:	460a      	mov	r2, r1
4000644a:	e88d 0842 	stmia.w	sp, {r1, r6, fp}
4000644e:	f001 feb5 	bl	400081bc <mvHwsDdr3TipBUSRead>
40006452:	4b0a      	ldr	r3, [pc, #40]	; (4000647c <mvHwsDdr3TipReadAdllValue+0x74>)
40006454:	6018      	str	r0, [r3, #0]
40006456:	b120      	cbz	r0, 40006462 <mvHwsDdr3TipReadAdllValue+0x5a>
40006458:	f008 ff04 	bl	4000f264 <gtBreakOnFail>
4000645c:	4b07      	ldr	r3, [pc, #28]	; (4000647c <mvHwsDdr3TipReadAdllValue+0x74>)
4000645e:	6818      	ldr	r0, [r3, #0]
40006460:	e007      	b.n	40006472 <mvHwsDdr3TipReadAdllValue+0x6a>
40006462:	9b05      	ldr	r3, [sp, #20]
40006464:	403b      	ands	r3, r7
40006466:	f848 3024 	str.w	r3, [r8, r4, lsl #2]
4000646a:	3401      	adds	r4, #1
4000646c:	4554      	cmp	r4, sl
4000646e:	d3e1      	bcc.n	40006434 <mvHwsDdr3TipReadAdllValue+0x2c>
40006470:	2000      	movs	r0, #0
40006472:	b007      	add	sp, #28
40006474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40006478:	40020428 	andmi	r0, r2, r8, lsr #8
4000647c:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.mvHwsDdr3TipWriteAdllValue:

40006480 <mvHwsDdr3TipWriteAdllValue>:
mvHwsDdr3TipWriteAdllValue():
40006480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006484:	460e      	mov	r6, r1
40006486:	b085      	sub	sp, #20
40006488:	2102      	movs	r1, #2
4000648a:	4680      	mov	r8, r0
4000648c:	4617      	mov	r7, r2
4000648e:	f008 f905 	bl	4000e69c <ddr3TipDevAttrGet>
40006492:	4d17      	ldr	r5, [pc, #92]	; (400064f0 <mvHwsDdr3TipWriteAdllValue+0x70>)
40006494:	682b      	ldr	r3, [r5, #0]
40006496:	fa5f f980 	uxtb.w	r9, r0
4000649a:	7818      	ldrb	r0, [r3, #0]
4000649c:	f010 0001 	ands.w	r0, r0, #1
400064a0:	d023      	beq.n	400064ea <mvHwsDdr3TipWriteAdllValue+0x6a>
400064a2:	2400      	movs	r4, #0
400064a4:	f8df b04c 	ldr.w	fp, [pc, #76]	; 400064f4 <mvHwsDdr3TipWriteAdllValue+0x74>
400064a8:	46a2      	mov	sl, r4
400064aa:	e01b      	b.n	400064e4 <mvHwsDdr3TipWriteAdllValue+0x64>
400064ac:	682b      	ldr	r3, [r5, #0]
400064ae:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400064b2:	fa43 f304 	asr.w	r3, r3, r4
400064b6:	07da      	lsls	r2, r3, #31
400064b8:	d513      	bpl.n	400064e2 <mvHwsDdr3TipWriteAdllValue+0x62>
400064ba:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
400064be:	2100      	movs	r1, #0
400064c0:	4640      	mov	r0, r8
400064c2:	e88d 0410 	stmia.w	sp, {r4, sl}
400064c6:	460a      	mov	r2, r1
400064c8:	9702      	str	r7, [sp, #8]
400064ca:	9303      	str	r3, [sp, #12]
400064cc:	460b      	mov	r3, r1
400064ce:	f001 fefb 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
400064d2:	f8cb 0000 	str.w	r0, [fp]
400064d6:	b120      	cbz	r0, 400064e2 <mvHwsDdr3TipWriteAdllValue+0x62>
400064d8:	f008 fec4 	bl	4000f264 <gtBreakOnFail>
400064dc:	4b05      	ldr	r3, [pc, #20]	; (400064f4 <mvHwsDdr3TipWriteAdllValue+0x74>)
400064de:	6818      	ldr	r0, [r3, #0]
400064e0:	e003      	b.n	400064ea <mvHwsDdr3TipWriteAdllValue+0x6a>
400064e2:	3401      	adds	r4, #1
400064e4:	454c      	cmp	r4, r9
400064e6:	d3e1      	bcc.n	400064ac <mvHwsDdr3TipWriteAdllValue+0x2c>
400064e8:	2000      	movs	r0, #0
400064ea:	b005      	add	sp, #20
400064ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400064f0:	40020428 	andmi	r0, r2, r8, lsr #8
400064f4:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.readPhaseValue:

400064f8 <readPhaseValue>:
readPhaseValue():
400064f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400064fc:	4688      	mov	r8, r1
400064fe:	b087      	sub	sp, #28
40006500:	2102      	movs	r1, #2
40006502:	461f      	mov	r7, r3
40006504:	4681      	mov	r9, r0
40006506:	4616      	mov	r6, r2
40006508:	f008 f8c8 	bl	4000e69c <ddr3TipDevAttrGet>
4000650c:	4d16      	ldr	r5, [pc, #88]	; (40006568 <readPhaseValue+0x70>)
4000650e:	682b      	ldr	r3, [r5, #0]
40006510:	fa5f fa80 	uxtb.w	sl, r0
40006514:	7818      	ldrb	r0, [r3, #0]
40006516:	f010 0001 	ands.w	r0, r0, #1
4000651a:	d022      	beq.n	40006562 <readPhaseValue+0x6a>
4000651c:	2400      	movs	r4, #0
4000651e:	f10d 0b14 	add.w	fp, sp, #20
40006522:	e01b      	b.n	4000655c <readPhaseValue+0x64>
40006524:	682b      	ldr	r3, [r5, #0]
40006526:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000652a:	fa43 f304 	asr.w	r3, r3, r4
4000652e:	07d9      	lsls	r1, r3, #31
40006530:	d513      	bpl.n	4000655a <readPhaseValue+0x62>
40006532:	2100      	movs	r1, #0
40006534:	4623      	mov	r3, r4
40006536:	4648      	mov	r0, r9
40006538:	460a      	mov	r2, r1
4000653a:	e88d 0842 	stmia.w	sp, {r1, r6, fp}
4000653e:	f001 fe3d 	bl	400081bc <mvHwsDdr3TipBUSRead>
40006542:	4b0a      	ldr	r3, [pc, #40]	; (4000656c <readPhaseValue+0x74>)
40006544:	6018      	str	r0, [r3, #0]
40006546:	b120      	cbz	r0, 40006552 <readPhaseValue+0x5a>
40006548:	f008 fe8c 	bl	4000f264 <gtBreakOnFail>
4000654c:	4b07      	ldr	r3, [pc, #28]	; (4000656c <readPhaseValue+0x74>)
4000654e:	6818      	ldr	r0, [r3, #0]
40006550:	e007      	b.n	40006562 <readPhaseValue+0x6a>
40006552:	9b05      	ldr	r3, [sp, #20]
40006554:	403b      	ands	r3, r7
40006556:	f848 3024 	str.w	r3, [r8, r4, lsl #2]
4000655a:	3401      	adds	r4, #1
4000655c:	4554      	cmp	r4, sl
4000655e:	d3e1      	bcc.n	40006524 <readPhaseValue+0x2c>
40006560:	2000      	movs	r0, #0
40006562:	b007      	add	sp, #28
40006564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40006568:	40020428 	andmi	r0, r2, r8, lsr #8
4000656c:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.writeLevelingValue:

40006570 <writeLevelingValue>:
writeLevelingValue():
40006570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006574:	460e      	mov	r6, r1
40006576:	b085      	sub	sp, #20
40006578:	2102      	movs	r1, #2
4000657a:	4617      	mov	r7, r2
4000657c:	4699      	mov	r9, r3
4000657e:	4682      	mov	sl, r0
40006580:	f008 f88c 	bl	4000e69c <ddr3TipDevAttrGet>
40006584:	4b19      	ldr	r3, [pc, #100]	; (400065ec <writeLevelingValue+0x7c>)
40006586:	681a      	ldr	r2, [r3, #0]
40006588:	fa5f fb80 	uxtb.w	fp, r0
4000658c:	7810      	ldrb	r0, [r2, #0]
4000658e:	f010 0001 	ands.w	r0, r0, #1
40006592:	d027      	beq.n	400065e4 <writeLevelingValue+0x74>
40006594:	2400      	movs	r4, #0
40006596:	4698      	mov	r8, r3
40006598:	4625      	mov	r5, r4
4000659a:	e020      	b.n	400065de <writeLevelingValue+0x6e>
4000659c:	f8d8 3000 	ldr.w	r3, [r8]
400065a0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400065a4:	fa43 f305 	asr.w	r3, r3, r5
400065a8:	07d8      	lsls	r0, r3, #31
400065aa:	d516      	bpl.n	400065da <writeLevelingValue+0x6a>
400065ac:	9500      	str	r5, [sp, #0]
400065ae:	2300      	movs	r3, #0
400065b0:	f8cd 9008 	str.w	r9, [sp, #8]
400065b4:	2100      	movs	r1, #0
400065b6:	9301      	str	r3, [sp, #4]
400065b8:	4650      	mov	r0, sl
400065ba:	593a      	ldr	r2, [r7, r4]
400065bc:	5933      	ldr	r3, [r6, r4]
400065be:	18d3      	adds	r3, r2, r3
400065c0:	460a      	mov	r2, r1
400065c2:	9303      	str	r3, [sp, #12]
400065c4:	460b      	mov	r3, r1
400065c6:	f001 fe7f 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
400065ca:	4b09      	ldr	r3, [pc, #36]	; (400065f0 <writeLevelingValue+0x80>)
400065cc:	6018      	str	r0, [r3, #0]
400065ce:	b120      	cbz	r0, 400065da <writeLevelingValue+0x6a>
400065d0:	f008 fe48 	bl	4000f264 <gtBreakOnFail>
400065d4:	4b06      	ldr	r3, [pc, #24]	; (400065f0 <writeLevelingValue+0x80>)
400065d6:	6818      	ldr	r0, [r3, #0]
400065d8:	e004      	b.n	400065e4 <writeLevelingValue+0x74>
400065da:	3501      	adds	r5, #1
400065dc:	3404      	adds	r4, #4
400065de:	455d      	cmp	r5, fp
400065e0:	d3dc      	bcc.n	4000659c <writeLevelingValue+0x2c>
400065e2:	2000      	movs	r0, #0
400065e4:	b005      	add	sp, #20
400065e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400065ea:	bf00      	nop
400065ec:	40020428 	andmi	r0, r2, r8, lsr #8
400065f0:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.printAdll:

400065f4 <printAdll>:
printAdll():
400065f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
400065f6:	460f      	mov	r7, r1
400065f8:	2102      	movs	r1, #2
400065fa:	2400      	movs	r4, #0
400065fc:	f008 f84e 	bl	4000e69c <ddr3TipDevAttrGet>
40006600:	4d0b      	ldr	r5, [pc, #44]	; (40006630 <printAdll+0x3c>)
40006602:	4606      	mov	r6, r0
40006604:	e00c      	b.n	40006620 <printAdll+0x2c>
40006606:	682b      	ldr	r3, [r5, #0]
40006608:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000660c:	fa43 f304 	asr.w	r3, r3, r4
40006610:	07db      	lsls	r3, r3, #31
40006612:	d504      	bpl.n	4000661e <printAdll+0x2a>
40006614:	4807      	ldr	r0, [pc, #28]	; (40006634 <printAdll+0x40>)
40006616:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
4000661a:	f00b fd13 	bl	40012044 <mvPrintf>
4000661e:	3401      	adds	r4, #1
40006620:	42b4      	cmp	r4, r6
40006622:	d1f0      	bne.n	40006606 <printAdll+0x12>
40006624:	4804      	ldr	r0, [pc, #16]	; (40006638 <printAdll+0x44>)
40006626:	f00b fd0d 	bl	40012044 <mvPrintf>
4000662a:	2000      	movs	r0, #0
4000662c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000662e:	bf00      	nop
40006630:	40020428 	andmi	r0, r2, r8, lsr #8
40006634:	40012a78 	andmi	r2, r1, r8, ror sl
40006638:	40012734 	andmi	r2, r1, r4, lsr r7

Disassembly of section .text.printPh:

4000663c <printPh>:
printPh():
4000663c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
4000663e:	460f      	mov	r7, r1
40006640:	2102      	movs	r1, #2
40006642:	2400      	movs	r4, #0
40006644:	f008 f82a 	bl	4000e69c <ddr3TipDevAttrGet>
40006648:	4d0b      	ldr	r5, [pc, #44]	; (40006678 <printPh+0x3c>)
4000664a:	4606      	mov	r6, r0
4000664c:	e00d      	b.n	4000666a <printPh+0x2e>
4000664e:	682b      	ldr	r3, [r5, #0]
40006650:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40006654:	fa43 f304 	asr.w	r3, r3, r4
40006658:	07da      	lsls	r2, r3, #31
4000665a:	d505      	bpl.n	40006668 <printPh+0x2c>
4000665c:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
40006660:	4806      	ldr	r0, [pc, #24]	; (4000667c <printPh+0x40>)
40006662:	0989      	lsrs	r1, r1, #6
40006664:	f00b fcee 	bl	40012044 <mvPrintf>
40006668:	3401      	adds	r4, #1
4000666a:	42b4      	cmp	r4, r6
4000666c:	d1ef      	bne.n	4000664e <printPh+0x12>
4000666e:	4804      	ldr	r0, [pc, #16]	; (40006680 <printPh+0x44>)
40006670:	f00b fce8 	bl	40012044 <mvPrintf>
40006674:	2000      	movs	r0, #0
40006676:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40006678:	40020428 	andmi	r0, r2, r8, lsr #8
4000667c:	40012a78 	andmi	r2, r1, r8, ror sl
40006680:	40012734 	andmi	r2, r1, r4, lsr r7

Disassembly of section .text.ddr3TipRunSweepTest:

40006684 <ddr3TipRunSweepTest>:
ddr3TipRunSweepTest():
40006684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006688:	b093      	sub	sp, #76	; 0x4c
4000668a:	2600      	movs	r6, #0
4000668c:	2a00      	cmp	r2, #0
4000668e:	bf14      	ite	ne
40006690:	2503      	movne	r5, #3
40006692:	2501      	moveq	r5, #1
40006694:	9207      	str	r2, [sp, #28]
40006696:	4604      	mov	r4, r0
40006698:	9308      	str	r3, [sp, #32]
4000669a:	9611      	str	r6, [sp, #68]	; 0x44
4000669c:	f005 fd96 	bl	4000c1cc <mvHwsDdr3TipMaxCSGet>
400066a0:	2102      	movs	r1, #2
400066a2:	900c      	str	r0, [sp, #48]	; 0x30
400066a4:	4620      	mov	r0, r4
400066a6:	f007 fff9 	bl	4000e69c <ddr3TipDevAttrGet>
400066aa:	9a08      	ldr	r2, [sp, #32]
400066ac:	2a01      	cmp	r2, #1
400066ae:	d105      	bne.n	400066bc <ddr3TipRunSweepTest+0x38>
400066b0:	fa5f fb80 	uxtb.w	fp, r0
400066b4:	9609      	str	r6, [sp, #36]	; 0x24
400066b6:	f10b 3bff 	add.w	fp, fp, #4294967295
400066ba:	e002      	b.n	400066c2 <ddr3TipRunSweepTest+0x3e>
400066bc:	46b3      	mov	fp, r6
400066be:	2301      	movs	r3, #1
400066c0:	9309      	str	r3, [sp, #36]	; 0x24
400066c2:	2600      	movs	r6, #0
400066c4:	4f88      	ldr	r7, [pc, #544]	; (400068e8 <ddr3TipRunSweepTest+0x264>)
400066c6:	9606      	str	r6, [sp, #24]
400066c8:	e0fa      	b.n	400068c0 <ddr3TipRunSweepTest+0x23c>
400066ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
400066ce:	3201      	adds	r2, #1
400066d0:	455a      	cmp	r2, fp
400066d2:	d9fa      	bls.n	400066ca <ddr3TipRunSweepTest+0x46>
400066d4:	4a85      	ldr	r2, [pc, #532]	; (400068ec <ddr3TipRunSweepTest+0x268>)
400066d6:	3314      	adds	r3, #20
400066d8:	4293      	cmp	r3, r2
400066da:	d003      	beq.n	400066e4 <ddr3TipRunSweepTest+0x60>
400066dc:	2800      	cmp	r0, #0
400066de:	d0f9      	beq.n	400066d4 <ddr3TipRunSweepTest+0x50>
400066e0:	2200      	movs	r2, #0
400066e2:	e7f2      	b.n	400066ca <ddr3TipRunSweepTest+0x46>
400066e4:	4982      	ldr	r1, [pc, #520]	; (400068f0 <ddr3TipRunSweepTest+0x26c>)
400066e6:	2600      	movs	r6, #0
400066e8:	462a      	mov	r2, r5
400066ea:	4620      	mov	r0, r4
400066ec:	f04f 33ff 	mov.w	r3, #4294967295
400066f0:	46a9      	mov	r9, r5
400066f2:	600e      	str	r6, [r1, #0]
400066f4:	4625      	mov	r5, r4
400066f6:	604e      	str	r6, [r1, #4]
400066f8:	608e      	str	r6, [r1, #8]
400066fa:	60ce      	str	r6, [r1, #12]
400066fc:	610e      	str	r6, [r1, #16]
400066fe:	f7ff fe83 	bl	40006408 <mvHwsDdr3TipReadAdllValue>
40006702:	f8df a22c 	ldr.w	sl, [pc, #556]	; 40006930 <ddr3TipRunSweepTest+0x2ac>
40006706:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
4000670a:	e064      	b.n	400067d6 <ddr3TipRunSweepTest+0x152>
4000670c:	4b79      	ldr	r3, [pc, #484]	; (400068f4 <ddr3TipRunSweepTest+0x270>)
4000670e:	f893 b000 	ldrb.w	fp, [r3]
40006712:	e03e      	b.n	40006792 <ddr3TipRunSweepTest+0x10e>
40006714:	9b0d      	ldr	r3, [sp, #52]	; 0x34
40006716:	2200      	movs	r2, #0
40006718:	4628      	mov	r0, r5
4000671a:	2101      	movs	r1, #1
4000671c:	9201      	str	r2, [sp, #4]
4000671e:	9303      	str	r3, [sp, #12]
40006720:	9b09      	ldr	r3, [sp, #36]	; 0x24
40006722:	9600      	str	r6, [sp, #0]
40006724:	f8cd 9008 	str.w	r9, [sp, #8]
40006728:	f001 fdce 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000672c:	4a72      	ldr	r2, [pc, #456]	; (400068f8 <ddr3TipRunSweepTest+0x274>)
4000672e:	4680      	mov	r8, r0
40006730:	6010      	str	r0, [r2, #0]
40006732:	b120      	cbz	r0, 4000673e <ddr3TipRunSweepTest+0xba>
40006734:	f008 fd96 	bl	4000f264 <gtBreakOnFail>
40006738:	4b6f      	ldr	r3, [pc, #444]	; (400068f8 <ddr3TipRunSweepTest+0x274>)
4000673a:	6818      	ldr	r0, [r3, #0]
4000673c:	e0d1      	b.n	400068e2 <ddr3TipRunSweepTest+0x25e>
4000673e:	4a6f      	ldr	r2, [pc, #444]	; (400068fc <ddr3TipRunSweepTest+0x278>)
40006740:	4628      	mov	r0, r5
40006742:	9b06      	ldr	r3, [sp, #24]
40006744:	7811      	ldrb	r1, [r2, #0]
40006746:	aa11      	add	r2, sp, #68	; 0x44
40006748:	f000 ffd0 	bl	400076ec <mvHwsDdr3RunBist>
4000674c:	683b      	ldr	r3, [r7, #0]
4000674e:	781b      	ldrb	r3, [r3, #0]
40006750:	07db      	lsls	r3, r3, #31
40006752:	d516      	bpl.n	40006782 <ddr3TipRunSweepTest+0xfe>
40006754:	f85a 2004 	ldr.w	r2, [sl, r4]
40006758:	9b11      	ldr	r3, [sp, #68]	; 0x44
4000675a:	18d3      	adds	r3, r2, r3
4000675c:	f84a 3004 	str.w	r3, [sl, r4]
40006760:	9b08      	ldr	r3, [sp, #32]
40006762:	2b01      	cmp	r3, #1
40006764:	d10d      	bne.n	40006782 <ddr3TipRunSweepTest+0xfe>
40006766:	9a0e      	ldr	r2, [sp, #56]	; 0x38
40006768:	4628      	mov	r0, r5
4000676a:	e88d 0340 	stmia.w	sp, {r6, r8, r9}
4000676e:	4641      	mov	r1, r8
40006770:	6813      	ldr	r3, [r2, #0]
40006772:	4642      	mov	r2, r8
40006774:	9303      	str	r3, [sp, #12]
40006776:	4643      	mov	r3, r8
40006778:	f001 fda6 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000677c:	4b5e      	ldr	r3, [pc, #376]	; (400068f8 <ddr3TipRunSweepTest+0x274>)
4000677e:	6018      	str	r0, [r3, #0]
40006780:	b910      	cbnz	r0, 40006788 <ddr3TipRunSweepTest+0x104>
40006782:	f10b 0b01 	add.w	fp, fp, #1
40006786:	e004      	b.n	40006792 <ddr3TipRunSweepTest+0x10e>
40006788:	4e5b      	ldr	r6, [pc, #364]	; (400068f8 <ddr3TipRunSweepTest+0x274>)
4000678a:	f008 fd6b 	bl	4000f264 <gtBreakOnFail>
4000678e:	6830      	ldr	r0, [r6, #0]
40006790:	e0a7      	b.n	400068e2 <ddr3TipRunSweepTest+0x25e>
40006792:	4a5b      	ldr	r2, [pc, #364]	; (40006900 <ddr3TipRunSweepTest+0x27c>)
40006794:	7813      	ldrb	r3, [r2, #0]
40006796:	459b      	cmp	fp, r3
40006798:	d3bc      	bcc.n	40006714 <ddr3TipRunSweepTest+0x90>
4000679a:	9b05      	ldr	r3, [sp, #20]
4000679c:	3b01      	subs	r3, #1
4000679e:	9305      	str	r3, [sp, #20]
400067a0:	d1b4      	bne.n	4000670c <ddr3TipRunSweepTest+0x88>
400067a2:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
400067a6:	3414      	adds	r4, #20
400067a8:	f108 0801 	add.w	r8, r8, #1
400067ac:	f1b8 0f20 	cmp.w	r8, #32
400067b0:	d00b      	beq.n	400067ca <ddr3TipRunSweepTest+0x146>
400067b2:	9a07      	ldr	r2, [sp, #28]
400067b4:	ea4f 0348 	mov.w	r3, r8, lsl #1
400067b8:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
400067bc:	2a00      	cmp	r2, #0
400067be:	bf18      	it	ne
400067c0:	4643      	movne	r3, r8
400067c2:	930d      	str	r3, [sp, #52]	; 0x34
400067c4:	2302      	movs	r3, #2
400067c6:	9305      	str	r3, [sp, #20]
400067c8:	e7a0      	b.n	4000670c <ddr3TipRunSweepTest+0x88>
400067ca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
400067cc:	3601      	adds	r6, #1
400067ce:	f10a 0a04 	add.w	sl, sl, #4
400067d2:	4296      	cmp	r6, r2
400067d4:	d806      	bhi.n	400067e4 <ddr3TipRunSweepTest+0x160>
400067d6:	2400      	movs	r4, #0
400067d8:	4b45      	ldr	r3, [pc, #276]	; (400068f0 <ddr3TipRunSweepTest+0x26c>)
400067da:	46a0      	mov	r8, r4
400067dc:	eb03 0386 	add.w	r3, r3, r6, lsl #2
400067e0:	930e      	str	r3, [sp, #56]	; 0x38
400067e2:	e7e6      	b.n	400067b2 <ddr3TipRunSweepTest+0x12e>
400067e4:	4b47      	ldr	r3, [pc, #284]	; (40006904 <ddr3TipRunSweepTest+0x280>)
400067e6:	462c      	mov	r4, r5
400067e8:	9e07      	ldr	r6, [sp, #28]
400067ea:	464d      	mov	r5, r9
400067ec:	4a46      	ldr	r2, [pc, #280]	; (40006908 <ddr3TipRunSweepTest+0x284>)
400067ee:	4847      	ldr	r0, [pc, #284]	; (4000690c <ddr3TipRunSweepTest+0x288>)
400067f0:	2e00      	cmp	r6, #0
400067f2:	bf08      	it	eq
400067f4:	461a      	moveq	r2, r3
400067f6:	9906      	ldr	r1, [sp, #24]
400067f8:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
400067fc:	f00b fc22 	bl	40012044 <mvPrintf>
40006800:	683b      	ldr	r3, [r7, #0]
40006802:	781b      	ldrb	r3, [r3, #0]
40006804:	07de      	lsls	r6, r3, #31
40006806:	d517      	bpl.n	40006838 <ddr3TipRunSweepTest+0x1b4>
40006808:	9e08      	ldr	r6, [sp, #32]
4000680a:	2e01      	cmp	r6, #1
4000680c:	d110      	bne.n	40006830 <ddr3TipRunSweepTest+0x1ac>
4000680e:	9e05      	ldr	r6, [sp, #20]
40006810:	683b      	ldr	r3, [r7, #0]
40006812:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40006816:	fa43 f306 	asr.w	r3, r3, r6
4000681a:	07d8      	lsls	r0, r3, #31
4000681c:	d504      	bpl.n	40006828 <ddr3TipRunSweepTest+0x1a4>
4000681e:	483c      	ldr	r0, [pc, #240]	; (40006910 <ddr3TipRunSweepTest+0x28c>)
40006820:	2100      	movs	r1, #0
40006822:	4632      	mov	r2, r6
40006824:	f00b fc0e 	bl	40012044 <mvPrintf>
40006828:	3601      	adds	r6, #1
4000682a:	455e      	cmp	r6, fp
4000682c:	d9f0      	bls.n	40006810 <ddr3TipRunSweepTest+0x18c>
4000682e:	e003      	b.n	40006838 <ddr3TipRunSweepTest+0x1b4>
40006830:	4838      	ldr	r0, [pc, #224]	; (40006914 <ddr3TipRunSweepTest+0x290>)
40006832:	9905      	ldr	r1, [sp, #20]
40006834:	f00b fc06 	bl	40012044 <mvPrintf>
40006838:	4837      	ldr	r0, [pc, #220]	; (40006918 <ddr3TipRunSweepTest+0x294>)
4000683a:	2600      	movs	r6, #0
4000683c:	f00b fc02 	bl	40012044 <mvPrintf>
40006840:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
40006844:	9a07      	ldr	r2, [sp, #28]
40006846:	b912      	cbnz	r2, 4000684e <ddr3TipRunSweepTest+0x1ca>
40006848:	0072      	lsls	r2, r6, #1
4000684a:	492e      	ldr	r1, [pc, #184]	; (40006904 <ddr3TipRunSweepTest+0x280>)
4000684c:	e001      	b.n	40006852 <ddr3TipRunSweepTest+0x1ce>
4000684e:	492e      	ldr	r1, [pc, #184]	; (40006908 <ddr3TipRunSweepTest+0x284>)
40006850:	4632      	mov	r2, r6
40006852:	4832      	ldr	r0, [pc, #200]	; (4000691c <ddr3TipRunSweepTest+0x298>)
40006854:	f00b fbf6 	bl	40012044 <mvPrintf>
40006858:	683b      	ldr	r3, [r7, #0]
4000685a:	781b      	ldrb	r3, [r3, #0]
4000685c:	07d9      	lsls	r1, r3, #31
4000685e:	d50a      	bpl.n	40006876 <ddr3TipRunSweepTest+0x1f2>
40006860:	f04f 0900 	mov.w	r9, #0
40006864:	f858 1029 	ldr.w	r1, [r8, r9, lsl #2]
40006868:	f109 0901 	add.w	r9, r9, #1
4000686c:	482c      	ldr	r0, [pc, #176]	; (40006920 <ddr3TipRunSweepTest+0x29c>)
4000686e:	f00b fbe9 	bl	40012044 <mvPrintf>
40006872:	45d9      	cmp	r9, fp
40006874:	d9f6      	bls.n	40006864 <ddr3TipRunSweepTest+0x1e0>
40006876:	4828      	ldr	r0, [pc, #160]	; (40006918 <ddr3TipRunSweepTest+0x294>)
40006878:	3601      	adds	r6, #1
4000687a:	f00b fbe3 	bl	40012044 <mvPrintf>
4000687e:	2e20      	cmp	r6, #32
40006880:	f108 0814 	add.w	r8, r8, #20
40006884:	d1de      	bne.n	40006844 <ddr3TipRunSweepTest+0x1c0>
40006886:	462a      	mov	r2, r5
40006888:	4919      	ldr	r1, [pc, #100]	; (400068f0 <ddr3TipRunSweepTest+0x26c>)
4000688a:	4620      	mov	r0, r4
4000688c:	f7ff fdf8 	bl	40006480 <mvHwsDdr3TipWriteAdllValue>
40006890:	462a      	mov	r2, r5
40006892:	4917      	ldr	r1, [pc, #92]	; (400068f0 <ddr3TipRunSweepTest+0x26c>)
40006894:	f04f 33ff 	mov.w	r3, #4294967295
40006898:	4620      	mov	r0, r4
4000689a:	3504      	adds	r5, #4
4000689c:	f7ff fdb4 	bl	40006408 <mvHwsDdr3TipReadAdllValue>
400068a0:	4b20      	ldr	r3, [pc, #128]	; (40006924 <ddr3TipRunSweepTest+0x2a0>)
400068a2:	9e07      	ldr	r6, [sp, #28]
400068a4:	4920      	ldr	r1, [pc, #128]	; (40006928 <ddr3TipRunSweepTest+0x2a4>)
400068a6:	4821      	ldr	r0, [pc, #132]	; (4000692c <ddr3TipRunSweepTest+0x2a8>)
400068a8:	2e00      	cmp	r6, #0
400068aa:	bf08      	it	eq
400068ac:	4619      	moveq	r1, r3
400068ae:	f00b fbc9 	bl	40012044 <mvPrintf>
400068b2:	4620      	mov	r0, r4
400068b4:	490e      	ldr	r1, [pc, #56]	; (400068f0 <ddr3TipRunSweepTest+0x26c>)
400068b6:	f7ff fe9d 	bl	400065f4 <printAdll>
400068ba:	9e06      	ldr	r6, [sp, #24]
400068bc:	3601      	adds	r6, #1
400068be:	9606      	str	r6, [sp, #24]
400068c0:	9e06      	ldr	r6, [sp, #24]
400068c2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
400068c4:	4296      	cmp	r6, r2
400068c6:	d008      	beq.n	400068da <ddr3TipRunSweepTest+0x256>
400068c8:	683b      	ldr	r3, [r7, #0]
400068ca:	2100      	movs	r1, #0
400068cc:	4e18      	ldr	r6, [pc, #96]	; (40006930 <ddr3TipRunSweepTest+0x2ac>)
400068ce:	7818      	ldrb	r0, [r3, #0]
400068d0:	960a      	str	r6, [sp, #40]	; 0x28
400068d2:	4633      	mov	r3, r6
400068d4:	f000 0001 	and.w	r0, r0, #1
400068d8:	e700      	b.n	400066dc <ddr3TipRunSweepTest+0x58>
400068da:	4620      	mov	r0, r4
400068dc:	f002 fca0 	bl	40009220 <ddr3TipResetFifoPtr>
400068e0:	2000      	movs	r0, #0
400068e2:	b013      	add	sp, #76	; 0x4c
400068e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400068e8:	40020428 	andmi	r0, r2, r8, lsr #8
400068ec:	400202ec 	andmi	r0, r2, ip, ror #5
400068f0:	4002038c 	andmi	r0, r2, ip, lsl #7
400068f4:	4001614f 	andmi	r6, r1, pc, asr #2
400068f8:	400206c0 	andmi	r0, r2, r0, asr #13
400068fc:	4001615d 	andmi	r6, r1, sp, asr r1
40006900:	40016150 	andmi	r6, r1, r0, asr r1
40006904:	40012a1b 	andmi	r2, r1, fp, lsl sl
40006908:	40012a1e 	andmi	r2, r1, lr, lsl sl
4000690c:	40012a27 	andmi	r2, r1, r7, lsr #20
40006910:	40012a49 	andmi	r2, r1, r9, asr #20
40006914:	40012a58 	andmi	r2, r1, r8, asr sl
40006918:	40012734 	andmi	r2, r1, r4, lsr r7
4000691c:	40012a61 	andmi	r2, r1, r1, ror #20
40006920:	40012a7d 	andmi	r2, r1, sp, ror sl
40006924:	40012a21 	andmi	r2, r1, r1, lsr #20
40006928:	40012a24 	andmi	r2, r1, r4, lsr #20
4000692c:	40012a84 	andmi	r2, r1, r4, lsl #21
40006930:	4002006c 	andmi	r0, r2, ip, rrx

Disassembly of section .text.ddr3TipRunLevelingSweepTest:

40006934 <ddr3TipRunLevelingSweepTest>:
ddr3TipRunLevelingSweepTest():
40006934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006938:	b097      	sub	sp, #92	; 0x5c
4000693a:	2600      	movs	r6, #0
4000693c:	1e15      	subs	r5, r2, #0
4000693e:	bf0c      	ite	eq
40006940:	46ab      	moveq	fp, r5
40006942:	f04f 0b02 	movne.w	fp, #2
40006946:	4604      	mov	r4, r0
40006948:	930f      	str	r3, [sp, #60]	; 0x3c
4000694a:	9615      	str	r6, [sp, #84]	; 0x54
4000694c:	f005 fc3e 	bl	4000c1cc <mvHwsDdr3TipMaxCSGet>
40006950:	2102      	movs	r1, #2
40006952:	9010      	str	r0, [sp, #64]	; 0x40
40006954:	4620      	mov	r0, r4
40006956:	f007 fea1 	bl	4000e69c <ddr3TipDevAttrGet>
4000695a:	990f      	ldr	r1, [sp, #60]	; 0x3c
4000695c:	2901      	cmp	r1, #1
4000695e:	d104      	bne.n	4000696a <ddr3TipRunLevelingSweepTest+0x36>
40006960:	b2c0      	uxtb	r0, r0
40006962:	9607      	str	r6, [sp, #28]
40006964:	3801      	subs	r0, #1
40006966:	9006      	str	r0, [sp, #24]
40006968:	e002      	b.n	40006970 <ddr3TipRunLevelingSweepTest+0x3c>
4000696a:	2201      	movs	r2, #1
4000696c:	9606      	str	r6, [sp, #24]
4000696e:	9207      	str	r2, [sp, #28]
40006970:	2601      	movs	r6, #1
40006972:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40006c28 <ddr3TipRunLevelingSweepTest+0x2f4>
40006976:	9605      	str	r6, [sp, #20]
40006978:	2600      	movs	r6, #0
4000697a:	9608      	str	r6, [sp, #32]
4000697c:	e1d8      	b.n	40006d30 <ddr3TipRunLevelingSweepTest+0x3fc>
4000697e:	9e06      	ldr	r6, [sp, #24]
40006980:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
40006984:	3201      	adds	r2, #1
40006986:	42b2      	cmp	r2, r6
40006988:	d9f9      	bls.n	4000697e <ddr3TipRunLevelingSweepTest+0x4a>
4000698a:	4a9c      	ldr	r2, [pc, #624]	; (40006bfc <ddr3TipRunLevelingSweepTest+0x2c8>)
4000698c:	3314      	adds	r3, #20
4000698e:	4293      	cmp	r3, r2
40006990:	d003      	beq.n	4000699a <ddr3TipRunLevelingSweepTest+0x66>
40006992:	2800      	cmp	r0, #0
40006994:	d0f9      	beq.n	4000698a <ddr3TipRunLevelingSweepTest+0x56>
40006996:	2200      	movs	r2, #0
40006998:	e7f1      	b.n	4000697e <ddr3TipRunLevelingSweepTest+0x4a>
4000699a:	2300      	movs	r3, #0
4000699c:	4e98      	ldr	r6, [pc, #608]	; (40006c00 <ddr3TipRunLevelingSweepTest+0x2cc>)
4000699e:	4899      	ldr	r0, [pc, #612]	; (40006c04 <ddr3TipRunLevelingSweepTest+0x2d0>)
400069a0:	4999      	ldr	r1, [pc, #612]	; (40006c08 <ddr3TipRunLevelingSweepTest+0x2d4>)
400069a2:	461a      	mov	r2, r3
400069a4:	519a      	str	r2, [r3, r6]
400069a6:	501a      	str	r2, [r3, r0]
400069a8:	505a      	str	r2, [r3, r1]
400069aa:	3304      	adds	r3, #4
400069ac:	2b14      	cmp	r3, #20
400069ae:	d1f9      	bne.n	400069a4 <ddr3TipRunLevelingSweepTest+0x70>
400069b0:	4993      	ldr	r1, [pc, #588]	; (40006c00 <ddr3TipRunLevelingSweepTest+0x2cc>)
400069b2:	465a      	mov	r2, fp
400069b4:	231f      	movs	r3, #31
400069b6:	4620      	mov	r0, r4
400069b8:	f7ff fd26 	bl	40006408 <mvHwsDdr3TipReadAdllValue>
400069bc:	4620      	mov	r0, r4
400069be:	4991      	ldr	r1, [pc, #580]	; (40006c04 <ddr3TipRunLevelingSweepTest+0x2d0>)
400069c0:	465a      	mov	r2, fp
400069c2:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
400069c6:	f7ff fd97 	bl	400064f8 <readPhaseValue>
400069ca:	b935      	cbnz	r5, 400069da <ddr3TipRunLevelingSweepTest+0xa6>
400069cc:	4620      	mov	r0, r4
400069ce:	498e      	ldr	r1, [pc, #568]	; (40006c08 <ddr3TipRunLevelingSweepTest+0x2d4>)
400069d0:	9a05      	ldr	r2, [sp, #20]
400069d2:	f04f 33ff 	mov.w	r3, #4294967295
400069d6:	f7ff fd17 	bl	40006408 <mvHwsDdr3TipReadAdllValue>
400069da:	2700      	movs	r7, #0
400069dc:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
400069e0:	46a1      	mov	r9, r4
400069e2:	46ba      	mov	sl, r7
400069e4:	e100      	b.n	40006be8 <ddr3TipRunLevelingSweepTest+0x2b4>
400069e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
400069e8:	9913      	ldr	r1, [sp, #76]	; 0x4c
400069ea:	f8d3 c000 	ldr.w	ip, [r3]
400069ee:	680b      	ldr	r3, [r1, #0]
400069f0:	099b      	lsrs	r3, r3, #6
400069f2:	eb0c 1343 	add.w	r3, ip, r3, lsl #5
400069f6:	b11d      	cbz	r5, 40006a00 <ddr3TipRunLevelingSweepTest+0xcc>
400069f8:	2b30      	cmp	r3, #48	; 0x30
400069fa:	d906      	bls.n	40006a0a <ddr3TipRunLevelingSweepTest+0xd6>
400069fc:	3b30      	subs	r3, #48	; 0x30
400069fe:	e005      	b.n	40006a0c <ddr3TipRunLevelingSweepTest+0xd8>
40006a00:	2b20      	cmp	r3, #32
40006a02:	f240 81aa 	bls.w	40006d5a <ddr3TipRunLevelingSweepTest+0x426>
40006a06:	3b20      	subs	r3, #32
40006a08:	e1a8      	b.n	40006d5c <ddr3TipRunLevelingSweepTest+0x428>
40006a0a:	2300      	movs	r3, #0
40006a0c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
40006a0e:	189b      	adds	r3, r3, r2
40006a10:	9911      	ldr	r1, [sp, #68]	; 0x44
40006a12:	4c7e      	ldr	r4, [pc, #504]	; (40006c0c <ddr3TipRunLevelingSweepTest+0x2d8>)
40006a14:	6809      	ldr	r1, [r1, #0]
40006a16:	401c      	ands	r4, r3
40006a18:	2c00      	cmp	r4, #0
40006a1a:	910b      	str	r1, [sp, #44]	; 0x2c
40006a1c:	da03      	bge.n	40006a26 <ddr3TipRunLevelingSweepTest+0xf2>
40006a1e:	3c01      	subs	r4, #1
40006a20:	f064 041f 	orn	r4, r4, #31
40006a24:	3401      	adds	r4, #1
40006a26:	1b1b      	subs	r3, r3, r4
40006a28:	9a0d      	ldr	r2, [sp, #52]	; 0x34
40006a2a:	bf48      	it	mi
40006a2c:	331f      	addmi	r3, #31
40006a2e:	2100      	movs	r1, #0
40006a30:	4648      	mov	r0, r9
40006a32:	f8cd c010 	str.w	ip, [sp, #16]
40006a36:	115b      	asrs	r3, r3, #5
40006a38:	9202      	str	r2, [sp, #8]
40006a3a:	460a      	mov	r2, r1
40006a3c:	f8cd a000 	str.w	sl, [sp]
40006a40:	eb04 1383 	add.w	r3, r4, r3, lsl #6
40006a44:	9303      	str	r3, [sp, #12]
40006a46:	9b07      	ldr	r3, [sp, #28]
40006a48:	9101      	str	r1, [sp, #4]
40006a4a:	f001 fc3d 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
40006a4e:	f8dd c010 	ldr.w	ip, [sp, #16]
40006a52:	f8cb 0000 	str.w	r0, [fp]
40006a56:	2800      	cmp	r0, #0
40006a58:	d16b      	bne.n	40006b32 <ddr3TipRunLevelingSweepTest+0x1fe>
40006a5a:	b9dd      	cbnz	r5, 40006a94 <ddr3TipRunLevelingSweepTest+0x160>
40006a5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
40006a5e:	9905      	ldr	r1, [sp, #20]
40006a60:	ebcc 0c03 	rsb	ip, ip, r3
40006a64:	4b6a      	ldr	r3, [pc, #424]	; (40006c10 <ddr3TipRunLevelingSweepTest+0x2dc>)
40006a66:	4464      	add	r4, ip
40006a68:	f8cd a000 	str.w	sl, [sp]
40006a6c:	4023      	ands	r3, r4
40006a6e:	9501      	str	r5, [sp, #4]
40006a70:	2b00      	cmp	r3, #0
40006a72:	9102      	str	r1, [sp, #8]
40006a74:	da03      	bge.n	40006a7e <ddr3TipRunLevelingSweepTest+0x14a>
40006a76:	3b01      	subs	r3, #1
40006a78:	f063 033f 	orn	r3, r3, #63	; 0x3f
40006a7c:	3301      	adds	r3, #1
40006a7e:	2100      	movs	r1, #0
40006a80:	9303      	str	r3, [sp, #12]
40006a82:	4648      	mov	r0, r9
40006a84:	9b07      	ldr	r3, [sp, #28]
40006a86:	460a      	mov	r2, r1
40006a88:	f001 fc1e 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
40006a8c:	f8cb 0000 	str.w	r0, [fp]
40006a90:	2800      	cmp	r0, #0
40006a92:	d14e      	bne.n	40006b32 <ddr3TipRunLevelingSweepTest+0x1fe>
40006a94:	4b5f      	ldr	r3, [pc, #380]	; (40006c14 <ddr3TipRunLevelingSweepTest+0x2e0>)
40006a96:	781b      	ldrb	r3, [r3, #0]
40006a98:	930b      	str	r3, [sp, #44]	; 0x2c
40006a9a:	e053      	b.n	40006b44 <ddr3TipRunLevelingSweepTest+0x210>
40006a9c:	4a5e      	ldr	r2, [pc, #376]	; (40006c18 <ddr3TipRunLevelingSweepTest+0x2e4>)
40006a9e:	4648      	mov	r0, r9
40006aa0:	9b08      	ldr	r3, [sp, #32]
40006aa2:	7811      	ldrb	r1, [r2, #0]
40006aa4:	aa15      	add	r2, sp, #84	; 0x54
40006aa6:	f000 fe21 	bl	400076ec <mvHwsDdr3RunBist>
40006aaa:	4648      	mov	r0, r9
40006aac:	f002 fbb8 	bl	40009220 <ddr3TipResetFifoPtr>
40006ab0:	f8d8 3000 	ldr.w	r3, [r8]
40006ab4:	781b      	ldrb	r3, [r3, #0]
40006ab6:	07db      	lsls	r3, r3, #31
40006ab8:	d532      	bpl.n	40006b20 <ddr3TipRunLevelingSweepTest+0x1ec>
40006aba:	f1ba 0f04 	cmp.w	sl, #4
40006abe:	d12b      	bne.n	40006b18 <ddr3TipRunLevelingSweepTest+0x1e4>
40006ac0:	2100      	movs	r1, #0
40006ac2:	ab14      	add	r3, sp, #80	; 0x50
40006ac4:	4648      	mov	r0, r9
40006ac6:	9300      	str	r3, [sp, #0]
40006ac8:	460a      	mov	r2, r1
40006aca:	f241 4358 	movw	r3, #5208	; 0x1458
40006ace:	f04f 34ff 	mov.w	r4, #4294967295
40006ad2:	9401      	str	r4, [sp, #4]
40006ad4:	f001 fa66 	bl	40007fa4 <mvHwsDdr3TipIFRead>
40006ad8:	4601      	mov	r1, r0
40006ada:	f8cb 0000 	str.w	r0, [fp]
40006ade:	bb18      	cbnz	r0, 40006b28 <ddr3TipRunLevelingSweepTest+0x1f4>
40006ae0:	6932      	ldr	r2, [r6, #16]
40006ae2:	4648      	mov	r0, r9
40006ae4:	9b14      	ldr	r3, [sp, #80]	; 0x50
40006ae6:	18d3      	adds	r3, r2, r3
40006ae8:	460a      	mov	r2, r1
40006aea:	6133      	str	r3, [r6, #16]
40006aec:	f241 4358 	movw	r3, #5208	; 0x1458
40006af0:	e88d 0012 	stmia.w	sp, {r1, r4}
40006af4:	f000 ff38 	bl	40007968 <mvHwsDdr3TipIFWrite>
40006af8:	4601      	mov	r1, r0
40006afa:	f8cb 0000 	str.w	r0, [fp]
40006afe:	b9c0      	cbnz	r0, 40006b32 <ddr3TipRunLevelingSweepTest+0x1fe>
40006b00:	4648      	mov	r0, r9
40006b02:	460a      	mov	r2, r1
40006b04:	f241 435c 	movw	r3, #5212	; 0x145c
40006b08:	e88d 0012 	stmia.w	sp, {r1, r4}
40006b0c:	f000 ff2c 	bl	40007968 <mvHwsDdr3TipIFWrite>
40006b10:	f8cb 0000 	str.w	r0, [fp]
40006b14:	b120      	cbz	r0, 40006b20 <ddr3TipRunLevelingSweepTest+0x1ec>
40006b16:	e011      	b.n	40006b3c <ddr3TipRunLevelingSweepTest+0x208>
40006b18:	59f2      	ldr	r2, [r6, r7]
40006b1a:	9b15      	ldr	r3, [sp, #84]	; 0x54
40006b1c:	18d3      	adds	r3, r2, r3
40006b1e:	51f3      	str	r3, [r6, r7]
40006b20:	990b      	ldr	r1, [sp, #44]	; 0x2c
40006b22:	3101      	adds	r1, #1
40006b24:	910b      	str	r1, [sp, #44]	; 0x2c
40006b26:	e00d      	b.n	40006b44 <ddr3TipRunLevelingSweepTest+0x210>
40006b28:	f008 fb9c 	bl	4000f264 <gtBreakOnFail>
40006b2c:	4a3b      	ldr	r2, [pc, #236]	; (40006c1c <ddr3TipRunLevelingSweepTest+0x2e8>)
40006b2e:	6810      	ldr	r0, [r2, #0]
40006b30:	e110      	b.n	40006d54 <ddr3TipRunLevelingSweepTest+0x420>
40006b32:	f008 fb97 	bl	4000f264 <gtBreakOnFail>
40006b36:	4b39      	ldr	r3, [pc, #228]	; (40006c1c <ddr3TipRunLevelingSweepTest+0x2e8>)
40006b38:	6818      	ldr	r0, [r3, #0]
40006b3a:	e10b      	b.n	40006d54 <ddr3TipRunLevelingSweepTest+0x420>
40006b3c:	f008 fb92 	bl	4000f264 <gtBreakOnFail>
40006b40:	4e36      	ldr	r6, [pc, #216]	; (40006c1c <ddr3TipRunLevelingSweepTest+0x2e8>)
40006b42:	e04f      	b.n	40006be4 <ddr3TipRunLevelingSweepTest+0x2b0>
40006b44:	4936      	ldr	r1, [pc, #216]	; (40006c20 <ddr3TipRunLevelingSweepTest+0x2ec>)
40006b46:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
40006b48:	780b      	ldrb	r3, [r1, #0]
40006b4a:	429a      	cmp	r2, r3
40006b4c:	d3a6      	bcc.n	40006a9c <ddr3TipRunLevelingSweepTest+0x168>
40006b4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
40006b50:	3b01      	subs	r3, #1
40006b52:	930a      	str	r3, [sp, #40]	; 0x28
40006b54:	f47f af47 	bne.w	400069e6 <ddr3TipRunLevelingSweepTest+0xb2>
40006b58:	9909      	ldr	r1, [sp, #36]	; 0x24
40006b5a:	3614      	adds	r6, #20
40006b5c:	3101      	adds	r1, #1
40006b5e:	9109      	str	r1, [sp, #36]	; 0x24
40006b60:	2920      	cmp	r1, #32
40006b62:	d010      	beq.n	40006b86 <ddr3TipRunLevelingSweepTest+0x252>
40006b64:	b91d      	cbnz	r5, 40006b6e <ddr3TipRunLevelingSweepTest+0x23a>
40006b66:	9a09      	ldr	r2, [sp, #36]	; 0x24
40006b68:	0052      	lsls	r2, r2, #1
40006b6a:	920c      	str	r2, [sp, #48]	; 0x30
40006b6c:	e003      	b.n	40006b76 <ddr3TipRunLevelingSweepTest+0x242>
40006b6e:	2303      	movs	r3, #3
40006b70:	9909      	ldr	r1, [sp, #36]	; 0x24
40006b72:	434b      	muls	r3, r1
40006b74:	930c      	str	r3, [sp, #48]	; 0x30
40006b76:	4b24      	ldr	r3, [pc, #144]	; (40006c08 <ddr3TipRunLevelingSweepTest+0x2d4>)
40006b78:	2203      	movs	r2, #3
40006b7a:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 40006c1c <ddr3TipRunLevelingSweepTest+0x2e8>
40006b7e:	18fb      	adds	r3, r7, r3
40006b80:	920a      	str	r2, [sp, #40]	; 0x28
40006b82:	9311      	str	r3, [sp, #68]	; 0x44
40006b84:	e72f      	b.n	400069e6 <ddr3TipRunLevelingSweepTest+0xb2>
40006b86:	9e0a      	ldr	r6, [sp, #40]	; 0x28
40006b88:	4648      	mov	r0, r9
40006b8a:	4b1e      	ldr	r3, [pc, #120]	; (40006c04 <ddr3TipRunLevelingSweepTest+0x2d0>)
40006b8c:	491c      	ldr	r1, [pc, #112]	; (40006c00 <ddr3TipRunLevelingSweepTest+0x2cc>)
40006b8e:	9601      	str	r6, [sp, #4]
40006b90:	9e0d      	ldr	r6, [sp, #52]	; 0x34
40006b92:	f8cd a000 	str.w	sl, [sp]
40006b96:	9602      	str	r6, [sp, #8]
40006b98:	58fa      	ldr	r2, [r7, r3]
40006b9a:	587b      	ldr	r3, [r7, r1]
40006b9c:	990a      	ldr	r1, [sp, #40]	; 0x28
40006b9e:	18d3      	adds	r3, r2, r3
40006ba0:	9303      	str	r3, [sp, #12]
40006ba2:	9b07      	ldr	r3, [sp, #28]
40006ba4:	460a      	mov	r2, r1
40006ba6:	4e1d      	ldr	r6, [pc, #116]	; (40006c1c <ddr3TipRunLevelingSweepTest+0x2e8>)
40006ba8:	f001 fb8e 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
40006bac:	6030      	str	r0, [r6, #0]
40006bae:	b9b8      	cbnz	r0, 40006be0 <ddr3TipRunLevelingSweepTest+0x2ac>
40006bb0:	b97d      	cbnz	r5, 40006bd2 <ddr3TipRunLevelingSweepTest+0x29e>
40006bb2:	9a05      	ldr	r2, [sp, #20]
40006bb4:	4648      	mov	r0, r9
40006bb6:	4b14      	ldr	r3, [pc, #80]	; (40006c08 <ddr3TipRunLevelingSweepTest+0x2d4>)
40006bb8:	4629      	mov	r1, r5
40006bba:	f8cd a000 	str.w	sl, [sp]
40006bbe:	9202      	str	r2, [sp, #8]
40006bc0:	462a      	mov	r2, r5
40006bc2:	9501      	str	r5, [sp, #4]
40006bc4:	58fb      	ldr	r3, [r7, r3]
40006bc6:	9303      	str	r3, [sp, #12]
40006bc8:	9b07      	ldr	r3, [sp, #28]
40006bca:	f001 fb7d 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
40006bce:	6030      	str	r0, [r6, #0]
40006bd0:	b930      	cbnz	r0, 40006be0 <ddr3TipRunLevelingSweepTest+0x2ac>
40006bd2:	9e06      	ldr	r6, [sp, #24]
40006bd4:	f10a 0a01 	add.w	sl, sl, #1
40006bd8:	3704      	adds	r7, #4
40006bda:	45b2      	cmp	sl, r6
40006bdc:	d904      	bls.n	40006be8 <ddr3TipRunLevelingSweepTest+0x2b4>
40006bde:	e025      	b.n	40006c2c <ddr3TipRunLevelingSweepTest+0x2f8>
40006be0:	f008 fb40 	bl	4000f264 <gtBreakOnFail>
40006be4:	6830      	ldr	r0, [r6, #0]
40006be6:	e0b5      	b.n	40006d54 <ddr3TipRunLevelingSweepTest+0x420>
40006be8:	4a05      	ldr	r2, [pc, #20]	; (40006c00 <ddr3TipRunLevelingSweepTest+0x2cc>)
40006bea:	2100      	movs	r1, #0
40006bec:	4b05      	ldr	r3, [pc, #20]	; (40006c04 <ddr3TipRunLevelingSweepTest+0x2d0>)
40006bee:	18ba      	adds	r2, r7, r2
40006bf0:	4e0c      	ldr	r6, [pc, #48]	; (40006c24 <ddr3TipRunLevelingSweepTest+0x2f0>)
40006bf2:	18fb      	adds	r3, r7, r3
40006bf4:	9109      	str	r1, [sp, #36]	; 0x24
40006bf6:	9212      	str	r2, [sp, #72]	; 0x48
40006bf8:	9313      	str	r3, [sp, #76]	; 0x4c
40006bfa:	e7b3      	b.n	40006b64 <ddr3TipRunLevelingSweepTest+0x230>
40006bfc:	400202ec 	andmi	r0, r2, ip, ror #5
40006c00:	4002038c 	andmi	r0, r2, ip, lsl #7
40006c04:	4002033c 	andmi	r0, r2, ip, lsr r3
40006c08:	400202ec 	andmi	r0, r2, ip, ror #5
40006c0c:	8000001f 	andhi	r0, r0, pc, lsl r0
40006c10:	8000003f 	andhi	r0, r0, pc, lsr r0
40006c14:	4001614f 	andmi	r6, r1, pc, asr #2
40006c18:	4001615d 	andmi	r6, r1, sp, asr r1
40006c1c:	400206c0 	andmi	r0, r2, r0, asr #13
40006c20:	40016150 	andmi	r6, r1, r0, asr r1
40006c24:	4002006c 	andmi	r0, r2, ip, rrx
40006c28:	40020428 	andmi	r0, r2, r8, lsr #8
40006c2c:	4b4d      	ldr	r3, [pc, #308]	; (40006d64 <ddr3TipRunLevelingSweepTest+0x430>)
40006c2e:	464c      	mov	r4, r9
40006c30:	4a4d      	ldr	r2, [pc, #308]	; (40006d68 <ddr3TipRunLevelingSweepTest+0x434>)
40006c32:	484e      	ldr	r0, [pc, #312]	; (40006d6c <ddr3TipRunLevelingSweepTest+0x438>)
40006c34:	2d00      	cmp	r5, #0
40006c36:	bf08      	it	eq
40006c38:	461a      	moveq	r2, r3
40006c3a:	9908      	ldr	r1, [sp, #32]
40006c3c:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
40006c40:	f00b fa00 	bl	40012044 <mvPrintf>
40006c44:	f8d8 3000 	ldr.w	r3, [r8]
40006c48:	781b      	ldrb	r3, [r3, #0]
40006c4a:	07d8      	lsls	r0, r3, #31
40006c4c:	d519      	bpl.n	40006c82 <ddr3TipRunLevelingSweepTest+0x34e>
40006c4e:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
40006c50:	2e01      	cmp	r6, #1
40006c52:	d112      	bne.n	40006c7a <ddr3TipRunLevelingSweepTest+0x346>
40006c54:	2600      	movs	r6, #0
40006c56:	f8d8 3000 	ldr.w	r3, [r8]
40006c5a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40006c5e:	fa43 f306 	asr.w	r3, r3, r6
40006c62:	07d9      	lsls	r1, r3, #31
40006c64:	d504      	bpl.n	40006c70 <ddr3TipRunLevelingSweepTest+0x33c>
40006c66:	4842      	ldr	r0, [pc, #264]	; (40006d70 <ddr3TipRunLevelingSweepTest+0x43c>)
40006c68:	2100      	movs	r1, #0
40006c6a:	4632      	mov	r2, r6
40006c6c:	f00b f9ea 	bl	40012044 <mvPrintf>
40006c70:	9906      	ldr	r1, [sp, #24]
40006c72:	3601      	adds	r6, #1
40006c74:	428e      	cmp	r6, r1
40006c76:	d9ee      	bls.n	40006c56 <ddr3TipRunLevelingSweepTest+0x322>
40006c78:	e003      	b.n	40006c82 <ddr3TipRunLevelingSweepTest+0x34e>
40006c7a:	483e      	ldr	r0, [pc, #248]	; (40006d74 <ddr3TipRunLevelingSweepTest+0x440>)
40006c7c:	2100      	movs	r1, #0
40006c7e:	f00b f9e1 	bl	40012044 <mvPrintf>
40006c82:	483d      	ldr	r0, [pc, #244]	; (40006d78 <ddr3TipRunLevelingSweepTest+0x444>)
40006c84:	f06f 072f 	mvn.w	r7, #47	; 0x2f
40006c88:	f00b f9dc 	bl	40012044 <mvPrintf>
40006c8c:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
40006c90:	f06f 061f 	mvn.w	r6, #31
40006c94:	b915      	cbnz	r5, 40006c9c <ddr3TipRunLevelingSweepTest+0x368>
40006c96:	4632      	mov	r2, r6
40006c98:	4932      	ldr	r1, [pc, #200]	; (40006d64 <ddr3TipRunLevelingSweepTest+0x430>)
40006c9a:	e001      	b.n	40006ca0 <ddr3TipRunLevelingSweepTest+0x36c>
40006c9c:	4932      	ldr	r1, [pc, #200]	; (40006d68 <ddr3TipRunLevelingSweepTest+0x434>)
40006c9e:	463a      	mov	r2, r7
40006ca0:	4836      	ldr	r0, [pc, #216]	; (40006d7c <ddr3TipRunLevelingSweepTest+0x448>)
40006ca2:	f00b f9cf 	bl	40012044 <mvPrintf>
40006ca6:	f8d8 3000 	ldr.w	r3, [r8]
40006caa:	781b      	ldrb	r3, [r3, #0]
40006cac:	07da      	lsls	r2, r3, #31
40006cae:	d50b      	bpl.n	40006cc8 <ddr3TipRunLevelingSweepTest+0x394>
40006cb0:	f04f 0a00 	mov.w	sl, #0
40006cb4:	f859 102a 	ldr.w	r1, [r9, sl, lsl #2]
40006cb8:	f10a 0a01 	add.w	sl, sl, #1
40006cbc:	4830      	ldr	r0, [pc, #192]	; (40006d80 <ddr3TipRunLevelingSweepTest+0x44c>)
40006cbe:	f00b f9c1 	bl	40012044 <mvPrintf>
40006cc2:	9a06      	ldr	r2, [sp, #24]
40006cc4:	4592      	cmp	sl, r2
40006cc6:	d9f5      	bls.n	40006cb4 <ddr3TipRunLevelingSweepTest+0x380>
40006cc8:	482b      	ldr	r0, [pc, #172]	; (40006d78 <ddr3TipRunLevelingSweepTest+0x444>)
40006cca:	3602      	adds	r6, #2
40006ccc:	f00b f9ba 	bl	40012044 <mvPrintf>
40006cd0:	3703      	adds	r7, #3
40006cd2:	2e20      	cmp	r6, #32
40006cd4:	f109 0914 	add.w	r9, r9, #20
40006cd8:	d1dc      	bne.n	40006c94 <ddr3TipRunLevelingSweepTest+0x360>
40006cda:	4620      	mov	r0, r4
40006cdc:	4929      	ldr	r1, [pc, #164]	; (40006d84 <ddr3TipRunLevelingSweepTest+0x450>)
40006cde:	4a2a      	ldr	r2, [pc, #168]	; (40006d88 <ddr3TipRunLevelingSweepTest+0x454>)
40006ce0:	465b      	mov	r3, fp
40006ce2:	f7ff fc45 	bl	40006570 <writeLevelingValue>
40006ce6:	b925      	cbnz	r5, 40006cf2 <ddr3TipRunLevelingSweepTest+0x3be>
40006ce8:	4620      	mov	r0, r4
40006cea:	4928      	ldr	r1, [pc, #160]	; (40006d8c <ddr3TipRunLevelingSweepTest+0x458>)
40006cec:	9a05      	ldr	r2, [sp, #20]
40006cee:	f7ff fbc7 	bl	40006480 <mvHwsDdr3TipWriteAdllValue>
40006cf2:	465a      	mov	r2, fp
40006cf4:	4923      	ldr	r1, [pc, #140]	; (40006d84 <ddr3TipRunLevelingSweepTest+0x450>)
40006cf6:	f04f 33ff 	mov.w	r3, #4294967295
40006cfa:	4620      	mov	r0, r4
40006cfc:	f7ff fb84 	bl	40006408 <mvHwsDdr3TipReadAdllValue>
40006d00:	4b23      	ldr	r3, [pc, #140]	; (40006d90 <ddr3TipRunLevelingSweepTest+0x45c>)
40006d02:	4924      	ldr	r1, [pc, #144]	; (40006d94 <ddr3TipRunLevelingSweepTest+0x460>)
40006d04:	f10b 0b04 	add.w	fp, fp, #4
40006d08:	4823      	ldr	r0, [pc, #140]	; (40006d98 <ddr3TipRunLevelingSweepTest+0x464>)
40006d0a:	2d00      	cmp	r5, #0
40006d0c:	bf08      	it	eq
40006d0e:	4619      	moveq	r1, r3
40006d10:	f00b f998 	bl	40012044 <mvPrintf>
40006d14:	491b      	ldr	r1, [pc, #108]	; (40006d84 <ddr3TipRunLevelingSweepTest+0x450>)
40006d16:	4620      	mov	r0, r4
40006d18:	f7ff fc6c 	bl	400065f4 <printAdll>
40006d1c:	4620      	mov	r0, r4
40006d1e:	491a      	ldr	r1, [pc, #104]	; (40006d88 <ddr3TipRunLevelingSweepTest+0x454>)
40006d20:	f7ff fc8c 	bl	4000663c <printPh>
40006d24:	9e08      	ldr	r6, [sp, #32]
40006d26:	3601      	adds	r6, #1
40006d28:	9608      	str	r6, [sp, #32]
40006d2a:	9e05      	ldr	r6, [sp, #20]
40006d2c:	3604      	adds	r6, #4
40006d2e:	9605      	str	r6, [sp, #20]
40006d30:	9e08      	ldr	r6, [sp, #32]
40006d32:	9910      	ldr	r1, [sp, #64]	; 0x40
40006d34:	428e      	cmp	r6, r1
40006d36:	d009      	beq.n	40006d4c <ddr3TipRunLevelingSweepTest+0x418>
40006d38:	f8d8 3000 	ldr.w	r3, [r8]
40006d3c:	2100      	movs	r1, #0
40006d3e:	4e17      	ldr	r6, [pc, #92]	; (40006d9c <ddr3TipRunLevelingSweepTest+0x468>)
40006d40:	7818      	ldrb	r0, [r3, #0]
40006d42:	960e      	str	r6, [sp, #56]	; 0x38
40006d44:	4633      	mov	r3, r6
40006d46:	f000 0001 	and.w	r0, r0, #1
40006d4a:	e622      	b.n	40006992 <ddr3TipRunLevelingSweepTest+0x5e>
40006d4c:	4620      	mov	r0, r4
40006d4e:	f002 fa67 	bl	40009220 <ddr3TipResetFifoPtr>
40006d52:	2000      	movs	r0, #0
40006d54:	b017      	add	sp, #92	; 0x5c
40006d56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40006d5a:	462b      	mov	r3, r5
40006d5c:	990c      	ldr	r1, [sp, #48]	; 0x30
40006d5e:	185b      	adds	r3, r3, r1
40006d60:	e656      	b.n	40006a10 <ddr3TipRunLevelingSweepTest+0xdc>
40006d62:	bf00      	nop
40006d64:	40012a1b 	andmi	r2, r1, fp, lsl sl
40006d68:	40012a1e 	andmi	r2, r1, lr, lsl sl
40006d6c:	40012a93 	mulmi	r1, r3, sl
40006d70:	40012a49 	andmi	r2, r1, r9, asr #20
40006d74:	40012a58 	andmi	r2, r1, r8, asr sl
40006d78:	40012734 	andmi	r2, r1, r4, lsr r7
40006d7c:	40012ab8 			; <UNDEFINED> instruction: 0x40012ab8
40006d80:	40012a7d 	andmi	r2, r1, sp, ror sl
40006d84:	4002038c 	andmi	r0, r2, ip, lsl #7
40006d88:	4002033c 	andmi	r0, r2, ip, lsr r3
40006d8c:	400202ec 	andmi	r0, r2, ip, ror #5
40006d90:	40012a21 	andmi	r2, r1, r1, lsr #20
40006d94:	40012a24 	andmi	r2, r1, r4, lsr #20
40006d98:	40012adc 	ldrdmi	r2, [r1], -ip
40006d9c:	4002006c 	andmi	r0, r2, ip, rrx

Disassembly of section .text.ddr3TipPrintLog:

40006da0 <ddr3TipPrintLog>:
ddr3TipPrintLog():
40006da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
40006da2:	4604      	mov	r4, r0
40006da4:	4b28      	ldr	r3, [pc, #160]	; (40006e48 <ddr3TipPrintLog+0xa8>)
40006da6:	781b      	ldrb	r3, [r3, #0]
40006da8:	b91b      	cbnz	r3, 40006db2 <ddr3TipPrintLog+0x12>
40006daa:	4b28      	ldr	r3, [pc, #160]	; (40006e4c <ddr3TipPrintLog+0xac>)
40006dac:	781b      	ldrb	r3, [r3, #0]
40006dae:	2b00      	cmp	r3, #0
40006db0:	d065      	beq.n	40006e7e <ddr3TipPrintLog+0xde>
40006db2:	4b27      	ldr	r3, [pc, #156]	; (40006e50 <ddr3TipPrintLog+0xb0>)
40006db4:	2158      	movs	r1, #88	; 0x58
40006db6:	4827      	ldr	r0, [pc, #156]	; (40006e54 <ddr3TipPrintLog+0xb4>)
40006db8:	681a      	ldr	r2, [r3, #0]
40006dba:	4b27      	ldr	r3, [pc, #156]	; (40006e58 <ddr3TipPrintLog+0xb8>)
40006dbc:	681b      	ldr	r3, [r3, #0]
40006dbe:	fb01 2303 	mla	r3, r1, r3, r2
40006dc2:	f893 6057 	ldrb.w	r6, [r3, #87]	; 0x57
40006dc6:	4b21      	ldr	r3, [pc, #132]	; (40006e4c <ddr3TipPrintLog+0xac>)
40006dc8:	781d      	ldrb	r5, [r3, #0]
40006dca:	3500      	adds	r5, #0
40006dcc:	bf18      	it	ne
40006dce:	2501      	movne	r5, #1
40006dd0:	f00b f938 	bl	40012044 <mvPrintf>
40006dd4:	2e0f      	cmp	r6, #15
40006dd6:	4821      	ldr	r0, [pc, #132]	; (40006e5c <ddr3TipPrintLog+0xbc>)
40006dd8:	bf96      	itet	ls
40006dda:	4b21      	ldrls	r3, [pc, #132]	; (40006e60 <ddr3TipPrintLog+0xc0>)
40006ddc:	4921      	ldrhi	r1, [pc, #132]	; (40006e64 <ddr3TipPrintLog+0xc4>)
40006dde:	f853 1026 	ldrls.w	r1, [r3, r6, lsl #2]
40006de2:	4e21      	ldr	r6, [pc, #132]	; (40006e68 <ddr3TipPrintLog+0xc8>)
40006de4:	f00b f92e 	bl	40012044 <mvPrintf>
40006de8:	2201      	movs	r2, #1
40006dea:	462b      	mov	r3, r5
40006dec:	4620      	mov	r0, r4
40006dee:	7831      	ldrb	r1, [r6, #0]
40006df0:	f7ff fc48 	bl	40006684 <ddr3TipRunSweepTest>
40006df4:	2200      	movs	r2, #0
40006df6:	462b      	mov	r3, r5
40006df8:	4620      	mov	r0, r4
40006dfa:	7831      	ldrb	r1, [r6, #0]
40006dfc:	f7ff fc42 	bl	40006684 <ddr3TipRunSweepTest>
40006e00:	4b1a      	ldr	r3, [pc, #104]	; (40006e6c <ddr3TipPrintLog+0xcc>)
40006e02:	781f      	ldrb	r7, [r3, #0]
40006e04:	2f01      	cmp	r7, #1
40006e06:	d10b      	bne.n	40006e20 <ddr3TipPrintLog+0x80>
40006e08:	7831      	ldrb	r1, [r6, #0]
40006e0a:	2200      	movs	r2, #0
40006e0c:	462b      	mov	r3, r5
40006e0e:	4620      	mov	r0, r4
40006e10:	f7ff fd90 	bl	40006934 <ddr3TipRunLevelingSweepTest>
40006e14:	4620      	mov	r0, r4
40006e16:	7831      	ldrb	r1, [r6, #0]
40006e18:	463a      	mov	r2, r7
40006e1a:	462b      	mov	r3, r5
40006e1c:	f7ff fd8a 	bl	40006934 <ddr3TipRunLevelingSweepTest>
40006e20:	4620      	mov	r0, r4
40006e22:	4d13      	ldr	r5, [pc, #76]	; (40006e70 <ddr3TipPrintLog+0xd0>)
40006e24:	f008 fac2 	bl	4000f3ac <ddr3TipPrintAllPbsResult>
40006e28:	4620      	mov	r0, r4
40006e2a:	f006 fc39 	bl	4000d6a0 <ddr3TipPrintWLSuppResult>
40006e2e:	4811      	ldr	r0, [pc, #68]	; (40006e74 <ddr3TipPrintLog+0xd4>)
40006e30:	f00b f908 	bl	40012044 <mvPrintf>
40006e34:	4620      	mov	r0, r4
40006e36:	f002 fb5b 	bl	400094f0 <ddr3TipRestoreDunitRegs>
40006e3a:	6028      	str	r0, [r5, #0]
40006e3c:	b1e0      	cbz	r0, 40006e78 <ddr3TipPrintLog+0xd8>
40006e3e:	f008 fa11 	bl	4000f264 <gtBreakOnFail>
40006e42:	6828      	ldr	r0, [r5, #0]
40006e44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40006e46:	bf00      	nop
40006e48:	400207b9 			; <UNDEFINED> instruction: 0x400207b9
40006e4c:	400207b8 			; <UNDEFINED> instruction: 0x400207b8
40006e50:	40020428 	andmi	r0, r2, r8, lsr #8
40006e54:	40012b01 	andmi	r2, r1, r1, lsl #22
40006e58:	400207e4 	andmi	r0, r2, r4, ror #15
40006e5c:	40012b22 	andmi	r2, r1, r2, lsr #22
40006e60:	40014e4c 	andmi	r4, r1, ip, asr #28
40006e64:	40012aef 	andmi	r2, r1, pc, ror #21
40006e68:	40016155 	andmi	r6, r1, r5, asr r1
40006e6c:	400207ba 			; <UNDEFINED> instruction: 0x400207ba
40006e70:	400206c0 	andmi	r0, r2, r0, asr #13
40006e74:	40012b3e 	andmi	r2, r1, lr, lsr fp
40006e78:	4620      	mov	r0, r4
40006e7a:	f7ff f84d 	bl	40005f18 <ddr3TipRegDump>
40006e7e:	4b93      	ldr	r3, [pc, #588]	; (400070cc <ddr3TipPrintLog+0x32c>)
40006e80:	681b      	ldr	r3, [r3, #0]
40006e82:	7818      	ldrb	r0, [r3, #0]
40006e84:	f010 0001 	ands.w	r0, r0, #1
40006e88:	f000 817b 	beq.w	40007182 <ddr3TipPrintLog+0x3e2>
40006e8c:	4b90      	ldr	r3, [pc, #576]	; (400070d0 <ddr3TipPrintLog+0x330>)
40006e8e:	781b      	ldrb	r3, [r3, #0]
40006e90:	2b02      	cmp	r3, #2
40006e92:	d803      	bhi.n	40006e9c <ddr3TipPrintLog+0xfc>
40006e94:	488f      	ldr	r0, [pc, #572]	; (400070d4 <ddr3TipPrintLog+0x334>)
40006e96:	2100      	movs	r1, #0
40006e98:	f00b f8d4 	bl	40012044 <mvPrintf>
40006e9c:	4b8e      	ldr	r3, [pc, #568]	; (400070d8 <ddr3TipPrintLog+0x338>)
40006e9e:	681b      	ldr	r3, [r3, #0]
40006ea0:	07db      	lsls	r3, r3, #31
40006ea2:	d50e      	bpl.n	40006ec2 <ddr3TipPrintLog+0x122>
40006ea4:	4b8a      	ldr	r3, [pc, #552]	; (400070d0 <ddr3TipPrintLog+0x330>)
40006ea6:	781b      	ldrb	r3, [r3, #0]
40006ea8:	2b02      	cmp	r3, #2
40006eaa:	d80a      	bhi.n	40006ec2 <ddr3TipPrintLog+0x122>
40006eac:	4b8b      	ldr	r3, [pc, #556]	; (400070dc <ddr3TipPrintLog+0x33c>)
40006eae:	488c      	ldr	r0, [pc, #560]	; (400070e0 <ddr3TipPrintLog+0x340>)
40006eb0:	781b      	ldrb	r3, [r3, #0]
40006eb2:	2b02      	cmp	r3, #2
40006eb4:	bf96      	itet	ls
40006eb6:	4a8b      	ldrls	r2, [pc, #556]	; (400070e4 <ddr3TipPrintLog+0x344>)
40006eb8:	498b      	ldrhi	r1, [pc, #556]	; (400070e8 <ddr3TipPrintLog+0x348>)
40006eba:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40006ebe:	f00b f8c1 	bl	40012044 <mvPrintf>
40006ec2:	4b85      	ldr	r3, [pc, #532]	; (400070d8 <ddr3TipPrintLog+0x338>)
40006ec4:	681b      	ldr	r3, [r3, #0]
40006ec6:	0758      	lsls	r0, r3, #29
40006ec8:	d50e      	bpl.n	40006ee8 <ddr3TipPrintLog+0x148>
40006eca:	4b81      	ldr	r3, [pc, #516]	; (400070d0 <ddr3TipPrintLog+0x330>)
40006ecc:	781b      	ldrb	r3, [r3, #0]
40006ece:	2b02      	cmp	r3, #2
40006ed0:	d80a      	bhi.n	40006ee8 <ddr3TipPrintLog+0x148>
40006ed2:	4b82      	ldr	r3, [pc, #520]	; (400070dc <ddr3TipPrintLog+0x33c>)
40006ed4:	4885      	ldr	r0, [pc, #532]	; (400070ec <ddr3TipPrintLog+0x34c>)
40006ed6:	789b      	ldrb	r3, [r3, #2]
40006ed8:	2b02      	cmp	r3, #2
40006eda:	bf96      	itet	ls
40006edc:	4a81      	ldrls	r2, [pc, #516]	; (400070e4 <ddr3TipPrintLog+0x344>)
40006ede:	4982      	ldrhi	r1, [pc, #520]	; (400070e8 <ddr3TipPrintLog+0x348>)
40006ee0:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40006ee4:	f00b f8ae 	bl	40012044 <mvPrintf>
40006ee8:	4b7b      	ldr	r3, [pc, #492]	; (400070d8 <ddr3TipPrintLog+0x338>)
40006eea:	681b      	ldr	r3, [r3, #0]
40006eec:	0719      	lsls	r1, r3, #28
40006eee:	d50e      	bpl.n	40006f0e <ddr3TipPrintLog+0x16e>
40006ef0:	4b77      	ldr	r3, [pc, #476]	; (400070d0 <ddr3TipPrintLog+0x330>)
40006ef2:	781b      	ldrb	r3, [r3, #0]
40006ef4:	2b02      	cmp	r3, #2
40006ef6:	d80a      	bhi.n	40006f0e <ddr3TipPrintLog+0x16e>
40006ef8:	4b78      	ldr	r3, [pc, #480]	; (400070dc <ddr3TipPrintLog+0x33c>)
40006efa:	487d      	ldr	r0, [pc, #500]	; (400070f0 <ddr3TipPrintLog+0x350>)
40006efc:	78db      	ldrb	r3, [r3, #3]
40006efe:	2b02      	cmp	r3, #2
40006f00:	bf96      	itet	ls
40006f02:	4a78      	ldrls	r2, [pc, #480]	; (400070e4 <ddr3TipPrintLog+0x344>)
40006f04:	4978      	ldrhi	r1, [pc, #480]	; (400070e8 <ddr3TipPrintLog+0x348>)
40006f06:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40006f0a:	f00b f89b 	bl	40012044 <mvPrintf>
40006f0e:	4b72      	ldr	r3, [pc, #456]	; (400070d8 <ddr3TipPrintLog+0x338>)
40006f10:	681b      	ldr	r3, [r3, #0]
40006f12:	06da      	lsls	r2, r3, #27
40006f14:	d50e      	bpl.n	40006f34 <ddr3TipPrintLog+0x194>
40006f16:	4b6e      	ldr	r3, [pc, #440]	; (400070d0 <ddr3TipPrintLog+0x330>)
40006f18:	781b      	ldrb	r3, [r3, #0]
40006f1a:	2b02      	cmp	r3, #2
40006f1c:	d80a      	bhi.n	40006f34 <ddr3TipPrintLog+0x194>
40006f1e:	4b6f      	ldr	r3, [pc, #444]	; (400070dc <ddr3TipPrintLog+0x33c>)
40006f20:	4874      	ldr	r0, [pc, #464]	; (400070f4 <ddr3TipPrintLog+0x354>)
40006f22:	791b      	ldrb	r3, [r3, #4]
40006f24:	2b02      	cmp	r3, #2
40006f26:	bf96      	itet	ls
40006f28:	4a6e      	ldrls	r2, [pc, #440]	; (400070e4 <ddr3TipPrintLog+0x344>)
40006f2a:	496f      	ldrhi	r1, [pc, #444]	; (400070e8 <ddr3TipPrintLog+0x348>)
40006f2c:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40006f30:	f00b f888 	bl	40012044 <mvPrintf>
40006f34:	4b68      	ldr	r3, [pc, #416]	; (400070d8 <ddr3TipPrintLog+0x338>)
40006f36:	681b      	ldr	r3, [r3, #0]
40006f38:	069b      	lsls	r3, r3, #26
40006f3a:	d50e      	bpl.n	40006f5a <ddr3TipPrintLog+0x1ba>
40006f3c:	4b64      	ldr	r3, [pc, #400]	; (400070d0 <ddr3TipPrintLog+0x330>)
40006f3e:	781b      	ldrb	r3, [r3, #0]
40006f40:	2b02      	cmp	r3, #2
40006f42:	d80a      	bhi.n	40006f5a <ddr3TipPrintLog+0x1ba>
40006f44:	4b65      	ldr	r3, [pc, #404]	; (400070dc <ddr3TipPrintLog+0x33c>)
40006f46:	486c      	ldr	r0, [pc, #432]	; (400070f8 <ddr3TipPrintLog+0x358>)
40006f48:	795b      	ldrb	r3, [r3, #5]
40006f4a:	2b02      	cmp	r3, #2
40006f4c:	bf96      	itet	ls
40006f4e:	4a65      	ldrls	r2, [pc, #404]	; (400070e4 <ddr3TipPrintLog+0x344>)
40006f50:	4965      	ldrhi	r1, [pc, #404]	; (400070e8 <ddr3TipPrintLog+0x348>)
40006f52:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40006f56:	f00b f875 	bl	40012044 <mvPrintf>
40006f5a:	4b5f      	ldr	r3, [pc, #380]	; (400070d8 <ddr3TipPrintLog+0x338>)
40006f5c:	681b      	ldr	r3, [r3, #0]
40006f5e:	0658      	lsls	r0, r3, #25
40006f60:	d50e      	bpl.n	40006f80 <ddr3TipPrintLog+0x1e0>
40006f62:	4b5b      	ldr	r3, [pc, #364]	; (400070d0 <ddr3TipPrintLog+0x330>)
40006f64:	781b      	ldrb	r3, [r3, #0]
40006f66:	2b02      	cmp	r3, #2
40006f68:	d80a      	bhi.n	40006f80 <ddr3TipPrintLog+0x1e0>
40006f6a:	4b5c      	ldr	r3, [pc, #368]	; (400070dc <ddr3TipPrintLog+0x33c>)
40006f6c:	4860      	ldr	r0, [pc, #384]	; (400070f0 <ddr3TipPrintLog+0x350>)
40006f6e:	799b      	ldrb	r3, [r3, #6]
40006f70:	2b02      	cmp	r3, #2
40006f72:	bf96      	itet	ls
40006f74:	4a5b      	ldrls	r2, [pc, #364]	; (400070e4 <ddr3TipPrintLog+0x344>)
40006f76:	495c      	ldrhi	r1, [pc, #368]	; (400070e8 <ddr3TipPrintLog+0x348>)
40006f78:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40006f7c:	f00b f862 	bl	40012044 <mvPrintf>
40006f80:	4b55      	ldr	r3, [pc, #340]	; (400070d8 <ddr3TipPrintLog+0x338>)
40006f82:	681b      	ldr	r3, [r3, #0]
40006f84:	0619      	lsls	r1, r3, #24
40006f86:	d50e      	bpl.n	40006fa6 <ddr3TipPrintLog+0x206>
40006f88:	4b51      	ldr	r3, [pc, #324]	; (400070d0 <ddr3TipPrintLog+0x330>)
40006f8a:	781b      	ldrb	r3, [r3, #0]
40006f8c:	2b02      	cmp	r3, #2
40006f8e:	d80a      	bhi.n	40006fa6 <ddr3TipPrintLog+0x206>
40006f90:	4b52      	ldr	r3, [pc, #328]	; (400070dc <ddr3TipPrintLog+0x33c>)
40006f92:	485a      	ldr	r0, [pc, #360]	; (400070fc <ddr3TipPrintLog+0x35c>)
40006f94:	79db      	ldrb	r3, [r3, #7]
40006f96:	2b02      	cmp	r3, #2
40006f98:	bf96      	itet	ls
40006f9a:	4a52      	ldrls	r2, [pc, #328]	; (400070e4 <ddr3TipPrintLog+0x344>)
40006f9c:	4952      	ldrhi	r1, [pc, #328]	; (400070e8 <ddr3TipPrintLog+0x348>)
40006f9e:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40006fa2:	f00b f84f 	bl	40012044 <mvPrintf>
40006fa6:	4b4c      	ldr	r3, [pc, #304]	; (400070d8 <ddr3TipPrintLog+0x338>)
40006fa8:	681b      	ldr	r3, [r3, #0]
40006faa:	059a      	lsls	r2, r3, #22
40006fac:	d50e      	bpl.n	40006fcc <ddr3TipPrintLog+0x22c>
40006fae:	4b48      	ldr	r3, [pc, #288]	; (400070d0 <ddr3TipPrintLog+0x330>)
40006fb0:	781b      	ldrb	r3, [r3, #0]
40006fb2:	2b02      	cmp	r3, #2
40006fb4:	d80a      	bhi.n	40006fcc <ddr3TipPrintLog+0x22c>
40006fb6:	4b49      	ldr	r3, [pc, #292]	; (400070dc <ddr3TipPrintLog+0x33c>)
40006fb8:	4851      	ldr	r0, [pc, #324]	; (40007100 <ddr3TipPrintLog+0x360>)
40006fba:	7a1b      	ldrb	r3, [r3, #8]
40006fbc:	2b02      	cmp	r3, #2
40006fbe:	bf96      	itet	ls
40006fc0:	4a48      	ldrls	r2, [pc, #288]	; (400070e4 <ddr3TipPrintLog+0x344>)
40006fc2:	4949      	ldrhi	r1, [pc, #292]	; (400070e8 <ddr3TipPrintLog+0x348>)
40006fc4:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40006fc8:	f00b f83c 	bl	40012044 <mvPrintf>
40006fcc:	4b42      	ldr	r3, [pc, #264]	; (400070d8 <ddr3TipPrintLog+0x338>)
40006fce:	681b      	ldr	r3, [r3, #0]
40006fd0:	055b      	lsls	r3, r3, #21
40006fd2:	d50e      	bpl.n	40006ff2 <ddr3TipPrintLog+0x252>
40006fd4:	4b3e      	ldr	r3, [pc, #248]	; (400070d0 <ddr3TipPrintLog+0x330>)
40006fd6:	781b      	ldrb	r3, [r3, #0]
40006fd8:	2b02      	cmp	r3, #2
40006fda:	d80a      	bhi.n	40006ff2 <ddr3TipPrintLog+0x252>
40006fdc:	4b3f      	ldr	r3, [pc, #252]	; (400070dc <ddr3TipPrintLog+0x33c>)
40006fde:	4849      	ldr	r0, [pc, #292]	; (40007104 <ddr3TipPrintLog+0x364>)
40006fe0:	7a5b      	ldrb	r3, [r3, #9]
40006fe2:	2b02      	cmp	r3, #2
40006fe4:	bf96      	itet	ls
40006fe6:	4a3f      	ldrls	r2, [pc, #252]	; (400070e4 <ddr3TipPrintLog+0x344>)
40006fe8:	493f      	ldrhi	r1, [pc, #252]	; (400070e8 <ddr3TipPrintLog+0x348>)
40006fea:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40006fee:	f00b f829 	bl	40012044 <mvPrintf>
40006ff2:	4b39      	ldr	r3, [pc, #228]	; (400070d8 <ddr3TipPrintLog+0x338>)
40006ff4:	681b      	ldr	r3, [r3, #0]
40006ff6:	0518      	lsls	r0, r3, #20
40006ff8:	d50e      	bpl.n	40007018 <ddr3TipPrintLog+0x278>
40006ffa:	4b35      	ldr	r3, [pc, #212]	; (400070d0 <ddr3TipPrintLog+0x330>)
40006ffc:	781b      	ldrb	r3, [r3, #0]
40006ffe:	2b02      	cmp	r3, #2
40007000:	d80a      	bhi.n	40007018 <ddr3TipPrintLog+0x278>
40007002:	4b36      	ldr	r3, [pc, #216]	; (400070dc <ddr3TipPrintLog+0x33c>)
40007004:	4840      	ldr	r0, [pc, #256]	; (40007108 <ddr3TipPrintLog+0x368>)
40007006:	7a9b      	ldrb	r3, [r3, #10]
40007008:	2b02      	cmp	r3, #2
4000700a:	bf96      	itet	ls
4000700c:	4a35      	ldrls	r2, [pc, #212]	; (400070e4 <ddr3TipPrintLog+0x344>)
4000700e:	4936      	ldrhi	r1, [pc, #216]	; (400070e8 <ddr3TipPrintLog+0x348>)
40007010:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40007014:	f00b f816 	bl	40012044 <mvPrintf>
40007018:	4b2f      	ldr	r3, [pc, #188]	; (400070d8 <ddr3TipPrintLog+0x338>)
4000701a:	681b      	ldr	r3, [r3, #0]
4000701c:	04d9      	lsls	r1, r3, #19
4000701e:	d50e      	bpl.n	4000703e <ddr3TipPrintLog+0x29e>
40007020:	4b2b      	ldr	r3, [pc, #172]	; (400070d0 <ddr3TipPrintLog+0x330>)
40007022:	781b      	ldrb	r3, [r3, #0]
40007024:	2b02      	cmp	r3, #2
40007026:	d80a      	bhi.n	4000703e <ddr3TipPrintLog+0x29e>
40007028:	4b2c      	ldr	r3, [pc, #176]	; (400070dc <ddr3TipPrintLog+0x33c>)
4000702a:	4838      	ldr	r0, [pc, #224]	; (4000710c <ddr3TipPrintLog+0x36c>)
4000702c:	7adb      	ldrb	r3, [r3, #11]
4000702e:	2b02      	cmp	r3, #2
40007030:	bf96      	itet	ls
40007032:	4a2c      	ldrls	r2, [pc, #176]	; (400070e4 <ddr3TipPrintLog+0x344>)
40007034:	492c      	ldrhi	r1, [pc, #176]	; (400070e8 <ddr3TipPrintLog+0x348>)
40007036:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
4000703a:	f00b f803 	bl	40012044 <mvPrintf>
4000703e:	4b26      	ldr	r3, [pc, #152]	; (400070d8 <ddr3TipPrintLog+0x338>)
40007040:	681b      	ldr	r3, [r3, #0]
40007042:	045a      	lsls	r2, r3, #17
40007044:	d50e      	bpl.n	40007064 <ddr3TipPrintLog+0x2c4>
40007046:	4b22      	ldr	r3, [pc, #136]	; (400070d0 <ddr3TipPrintLog+0x330>)
40007048:	781b      	ldrb	r3, [r3, #0]
4000704a:	2b02      	cmp	r3, #2
4000704c:	d80a      	bhi.n	40007064 <ddr3TipPrintLog+0x2c4>
4000704e:	4b23      	ldr	r3, [pc, #140]	; (400070dc <ddr3TipPrintLog+0x33c>)
40007050:	482f      	ldr	r0, [pc, #188]	; (40007110 <ddr3TipPrintLog+0x370>)
40007052:	7b5b      	ldrb	r3, [r3, #13]
40007054:	2b02      	cmp	r3, #2
40007056:	bf96      	itet	ls
40007058:	4a22      	ldrls	r2, [pc, #136]	; (400070e4 <ddr3TipPrintLog+0x344>)
4000705a:	4923      	ldrhi	r1, [pc, #140]	; (400070e8 <ddr3TipPrintLog+0x348>)
4000705c:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40007060:	f00a fff0 	bl	40012044 <mvPrintf>
40007064:	4b1c      	ldr	r3, [pc, #112]	; (400070d8 <ddr3TipPrintLog+0x338>)
40007066:	681b      	ldr	r3, [r3, #0]
40007068:	03db      	lsls	r3, r3, #15
4000706a:	d50e      	bpl.n	4000708a <ddr3TipPrintLog+0x2ea>
4000706c:	4b18      	ldr	r3, [pc, #96]	; (400070d0 <ddr3TipPrintLog+0x330>)
4000706e:	781b      	ldrb	r3, [r3, #0]
40007070:	2b02      	cmp	r3, #2
40007072:	d80a      	bhi.n	4000708a <ddr3TipPrintLog+0x2ea>
40007074:	4b19      	ldr	r3, [pc, #100]	; (400070dc <ddr3TipPrintLog+0x33c>)
40007076:	4827      	ldr	r0, [pc, #156]	; (40007114 <ddr3TipPrintLog+0x374>)
40007078:	7b9b      	ldrb	r3, [r3, #14]
4000707a:	2b02      	cmp	r3, #2
4000707c:	bf96      	itet	ls
4000707e:	4a19      	ldrls	r2, [pc, #100]	; (400070e4 <ddr3TipPrintLog+0x344>)
40007080:	4919      	ldrhi	r1, [pc, #100]	; (400070e8 <ddr3TipPrintLog+0x348>)
40007082:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40007086:	f00a ffdd 	bl	40012044 <mvPrintf>
4000708a:	4b13      	ldr	r3, [pc, #76]	; (400070d8 <ddr3TipPrintLog+0x338>)
4000708c:	681b      	ldr	r3, [r3, #0]
4000708e:	0398      	lsls	r0, r3, #14
40007090:	d50e      	bpl.n	400070b0 <ddr3TipPrintLog+0x310>
40007092:	4b0f      	ldr	r3, [pc, #60]	; (400070d0 <ddr3TipPrintLog+0x330>)
40007094:	781b      	ldrb	r3, [r3, #0]
40007096:	2b02      	cmp	r3, #2
40007098:	d80a      	bhi.n	400070b0 <ddr3TipPrintLog+0x310>
4000709a:	4b10      	ldr	r3, [pc, #64]	; (400070dc <ddr3TipPrintLog+0x33c>)
4000709c:	481e      	ldr	r0, [pc, #120]	; (40007118 <ddr3TipPrintLog+0x378>)
4000709e:	7bdb      	ldrb	r3, [r3, #15]
400070a0:	2b02      	cmp	r3, #2
400070a2:	bf96      	itet	ls
400070a4:	4a0f      	ldrls	r2, [pc, #60]	; (400070e4 <ddr3TipPrintLog+0x344>)
400070a6:	4910      	ldrhi	r1, [pc, #64]	; (400070e8 <ddr3TipPrintLog+0x348>)
400070a8:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
400070ac:	f00a ffca 	bl	40012044 <mvPrintf>
400070b0:	4b09      	ldr	r3, [pc, #36]	; (400070d8 <ddr3TipPrintLog+0x338>)
400070b2:	681b      	ldr	r3, [r3, #0]
400070b4:	02d9      	lsls	r1, r3, #11
400070b6:	d53a      	bpl.n	4000712e <ddr3TipPrintLog+0x38e>
400070b8:	4b05      	ldr	r3, [pc, #20]	; (400070d0 <ddr3TipPrintLog+0x330>)
400070ba:	781b      	ldrb	r3, [r3, #0]
400070bc:	2b02      	cmp	r3, #2
400070be:	d836      	bhi.n	4000712e <ddr3TipPrintLog+0x38e>
400070c0:	4b06      	ldr	r3, [pc, #24]	; (400070dc <ddr3TipPrintLog+0x33c>)
400070c2:	4816      	ldr	r0, [pc, #88]	; (4000711c <ddr3TipPrintLog+0x37c>)
400070c4:	7c9b      	ldrb	r3, [r3, #18]
400070c6:	2b02      	cmp	r3, #2
400070c8:	e02a      	b.n	40007120 <ddr3TipPrintLog+0x380>
400070ca:	bf00      	nop
400070cc:	40020428 	andmi	r0, r2, r8, lsr #8
400070d0:	4001614d 	andmi	r6, r1, sp, asr #2
400070d4:	40012b5e 	andmi	r2, r1, lr, asr fp
400070d8:	400161cc 	andmi	r6, r1, ip, asr #3
400070dc:	40020408 	andmi	r0, r2, r8, lsl #8
400070e0:	40012b6d 	andmi	r2, r1, sp, ror #22
400070e4:	40014ea0 	andmi	r4, r1, r0, lsr #29
400070e8:	40012919 	andmi	r2, r1, r9, lsl r9
400070ec:	40012b83 	andmi	r2, r1, r3, lsl #23
400070f0:	40012b99 	mulmi	r1, r9, fp
400070f4:	40012bac 	andmi	r2, r1, ip, lsr #23
400070f8:	40012bc5 	andmi	r2, r1, r5, asr #23
400070fc:	40012bce 	andmi	r2, r1, lr, asr #23
40007100:	40012bd7 	ldrdmi	r2, [r1], -r7
40007104:	40012be5 	andmi	r2, r1, r5, ror #23
40007108:	40012bf2 	strdmi	r2, [r1], -r2	; <UNPREDICTABLE>
4000710c:	40012bff 	strdmi	r2, [r1], -pc	; <UNPREDICTABLE>
40007110:	40012c18 	andmi	r2, r1, r8, lsl ip
40007114:	40012c24 	andmi	r2, r1, r4, lsr #24
40007118:	40012c30 	andmi	r2, r1, r0, lsr ip
4000711c:	40012c41 	andmi	r2, r1, r1, asr #24
40007120:	bf96      	itet	ls
40007122:	4a18      	ldrls	r2, [pc, #96]	; (40007184 <ddr3TipPrintLog+0x3e4>)
40007124:	4918      	ldrhi	r1, [pc, #96]	; (40007188 <ddr3TipPrintLog+0x3e8>)
40007126:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
4000712a:	f00a ff8b 	bl	40012044 <mvPrintf>
4000712e:	4b17      	ldr	r3, [pc, #92]	; (4000718c <ddr3TipPrintLog+0x3ec>)
40007130:	681b      	ldr	r3, [r3, #0]
40007132:	01da      	lsls	r2, r3, #7
40007134:	d50e      	bpl.n	40007154 <ddr3TipPrintLog+0x3b4>
40007136:	4b16      	ldr	r3, [pc, #88]	; (40007190 <ddr3TipPrintLog+0x3f0>)
40007138:	781b      	ldrb	r3, [r3, #0]
4000713a:	2b02      	cmp	r3, #2
4000713c:	d80a      	bhi.n	40007154 <ddr3TipPrintLog+0x3b4>
4000713e:	4b15      	ldr	r3, [pc, #84]	; (40007194 <ddr3TipPrintLog+0x3f4>)
40007140:	4815      	ldr	r0, [pc, #84]	; (40007198 <ddr3TipPrintLog+0x3f8>)
40007142:	7c5b      	ldrb	r3, [r3, #17]
40007144:	2b02      	cmp	r3, #2
40007146:	bf96      	itet	ls
40007148:	4a0e      	ldrls	r2, [pc, #56]	; (40007184 <ddr3TipPrintLog+0x3e4>)
4000714a:	490f      	ldrhi	r1, [pc, #60]	; (40007188 <ddr3TipPrintLog+0x3e8>)
4000714c:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40007150:	f00a ff78 	bl	40012044 <mvPrintf>
40007154:	4b0d      	ldr	r3, [pc, #52]	; (4000718c <ddr3TipPrintLog+0x3ec>)
40007156:	6818      	ldr	r0, [r3, #0]
40007158:	f410 1000 	ands.w	r0, r0, #2097152	; 0x200000
4000715c:	d011      	beq.n	40007182 <ddr3TipPrintLog+0x3e2>
4000715e:	4b0c      	ldr	r3, [pc, #48]	; (40007190 <ddr3TipPrintLog+0x3f0>)
40007160:	781b      	ldrb	r3, [r3, #0]
40007162:	2b02      	cmp	r3, #2
40007164:	d80c      	bhi.n	40007180 <ddr3TipPrintLog+0x3e0>
40007166:	4b0b      	ldr	r3, [pc, #44]	; (40007194 <ddr3TipPrintLog+0x3f4>)
40007168:	480c      	ldr	r0, [pc, #48]	; (4000719c <ddr3TipPrintLog+0x3fc>)
4000716a:	7cdb      	ldrb	r3, [r3, #19]
4000716c:	2b02      	cmp	r3, #2
4000716e:	bf96      	itet	ls
40007170:	4a04      	ldrls	r2, [pc, #16]	; (40007184 <ddr3TipPrintLog+0x3e4>)
40007172:	4905      	ldrhi	r1, [pc, #20]	; (40007188 <ddr3TipPrintLog+0x3e8>)
40007174:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40007178:	f00a ff64 	bl	40012044 <mvPrintf>
4000717c:	2000      	movs	r0, #0
4000717e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40007180:	2000      	movs	r0, #0
40007182:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40007184:	40014ea0 	andmi	r4, r1, r0, lsr #29
40007188:	40012919 	andmi	r2, r1, r9, lsl r9
4000718c:	400161cc 	andmi	r6, r1, ip, asr #3
40007190:	4001614d 	andmi	r6, r1, sp, asr #2
40007194:	40020408 	andmi	r0, r2, r8, lsl #8
40007198:	40012c50 	andmi	r2, r1, r0, asr ip
4000719c:	40012c67 	andmi	r2, r1, r7, ror #24

Disassembly of section .text.printTopology:

400071a0 <printTopology>:
printTopology():
400071a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
400071a2:	4604      	mov	r4, r0
400071a4:	7821      	ldrb	r1, [r4, #0]
400071a6:	4838      	ldr	r0, [pc, #224]	; (40007288 <printTopology+0xe8>)
400071a8:	f00a ff4c 	bl	40012044 <mvPrintf>
400071ac:	2102      	movs	r1, #2
400071ae:	2000      	movs	r0, #0
400071b0:	f007 fa74 	bl	4000e69c <ddr3TipDevAttrGet>
400071b4:	4601      	mov	r1, r0
400071b6:	4835      	ldr	r0, [pc, #212]	; (4000728c <printTopology+0xec>)
400071b8:	f00a ff44 	bl	40012044 <mvPrintf>
400071bc:	4834      	ldr	r0, [pc, #208]	; (40007290 <printTopology+0xf0>)
400071be:	f894 105c 	ldrb.w	r1, [r4, #92]	; 0x5c
400071c2:	f00a ff3f 	bl	40012044 <mvPrintf>
400071c6:	7823      	ldrb	r3, [r4, #0]
400071c8:	07da      	lsls	r2, r3, #31
400071ca:	d55b      	bpl.n	40007284 <printTopology+0xe4>
400071cc:	2100      	movs	r1, #0
400071ce:	4831      	ldr	r0, [pc, #196]	; (40007294 <printTopology+0xf4>)
400071d0:	f00a ff38 	bl	40012044 <mvPrintf>
400071d4:	f894 3057 	ldrb.w	r3, [r4, #87]	; 0x57
400071d8:	482f      	ldr	r0, [pc, #188]	; (40007298 <printTopology+0xf8>)
400071da:	2b0f      	cmp	r3, #15
400071dc:	4f2f      	ldr	r7, [pc, #188]	; (4000729c <printTopology+0xfc>)
400071de:	4e30      	ldr	r6, [pc, #192]	; (400072a0 <printTopology+0x100>)
400071e0:	bf96      	itet	ls
400071e2:	4a30      	ldrls	r2, [pc, #192]	; (400072a4 <printTopology+0x104>)
400071e4:	4930      	ldrhi	r1, [pc, #192]	; (400072a8 <printTopology+0x108>)
400071e6:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
400071ea:	f00a ff2b 	bl	40012044 <mvPrintf>
400071ee:	482f      	ldr	r0, [pc, #188]	; (400072ac <printTopology+0x10c>)
400071f0:	f894 1054 	ldrb.w	r1, [r4, #84]	; 0x54
400071f4:	f00a ff26 	bl	40012044 <mvPrintf>
400071f8:	f894 3055 	ldrb.w	r3, [r4, #85]	; 0x55
400071fc:	2104      	movs	r1, #4
400071fe:	482c      	ldr	r0, [pc, #176]	; (400072b0 <printTopology+0x110>)
40007200:	fa01 f103 	lsl.w	r1, r1, r3
40007204:	f00a ff1e 	bl	40012044 <mvPrintf>
40007208:	f894 3056 	ldrb.w	r3, [r4, #86]	; 0x56
4000720c:	4829      	ldr	r0, [pc, #164]	; (400072b4 <printTopology+0x114>)
4000720e:	2b04      	cmp	r3, #4
40007210:	bf96      	itet	ls
40007212:	4a29      	ldrls	r2, [pc, #164]	; (400072b8 <printTopology+0x118>)
40007214:	4929      	ldrhi	r1, [pc, #164]	; (400072bc <printTopology+0x11c>)
40007216:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
4000721a:	2500      	movs	r5, #0
4000721c:	f00a ff12 	bl	40012044 <mvPrintf>
40007220:	4827      	ldr	r0, [pc, #156]	; (400072c0 <printTopology+0x120>)
40007222:	f894 1058 	ldrb.w	r1, [r4, #88]	; 0x58
40007226:	f00a ff0d 	bl	40012044 <mvPrintf>
4000722a:	4826      	ldr	r0, [pc, #152]	; (400072c4 <printTopology+0x124>)
4000722c:	f894 1059 	ldrb.w	r1, [r4, #89]	; 0x59
40007230:	f00a ff08 	bl	40012044 <mvPrintf>
40007234:	4824      	ldr	r0, [pc, #144]	; (400072c8 <printTopology+0x128>)
40007236:	f894 105a 	ldrb.w	r1, [r4, #90]	; 0x5a
4000723a:	f00a ff03 	bl	40012044 <mvPrintf>
4000723e:	4823      	ldr	r0, [pc, #140]	; (400072cc <printTopology+0x12c>)
40007240:	f00a ff00 	bl	40012044 <mvPrintf>
40007244:	7922      	ldrb	r2, [r4, #4]
40007246:	4629      	mov	r1, r5
40007248:	4821      	ldr	r0, [pc, #132]	; (400072d0 <printTopology+0x130>)
4000724a:	3501      	adds	r5, #1
4000724c:	f00a fefa 	bl	40012044 <mvPrintf>
40007250:	68a1      	ldr	r1, [r4, #8]
40007252:	4820      	ldr	r0, [pc, #128]	; (400072d4 <printTopology+0x134>)
40007254:	f00a fef6 	bl	40012044 <mvPrintf>
40007258:	68e1      	ldr	r1, [r4, #12]
4000725a:	481f      	ldr	r0, [pc, #124]	; (400072d8 <printTopology+0x138>)
4000725c:	2901      	cmp	r1, #1
4000725e:	bf14      	ite	ne
40007260:	4639      	movne	r1, r7
40007262:	4631      	moveq	r1, r6
40007264:	f00a feee 	bl	40012044 <mvPrintf>
40007268:	f854 1f10 	ldr.w	r1, [r4, #16]!
4000726c:	481b      	ldr	r0, [pc, #108]	; (400072dc <printTopology+0x13c>)
4000726e:	2901      	cmp	r1, #1
40007270:	bf14      	ite	ne
40007272:	4639      	movne	r1, r7
40007274:	4631      	moveq	r1, r6
40007276:	f00a fee5 	bl	40012044 <mvPrintf>
4000727a:	4814      	ldr	r0, [pc, #80]	; (400072cc <printTopology+0x12c>)
4000727c:	f00a fee2 	bl	40012044 <mvPrintf>
40007280:	2d04      	cmp	r5, #4
40007282:	d1df      	bne.n	40007244 <printTopology+0xa4>
40007284:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40007286:	bf00      	nop
40007288:	40012c96 	mulmi	r1, r6, ip
4000728c:	40012cac 	andmi	r2, r1, ip, lsr #25
40007290:	40012cbb 			; <UNDEFINED> instruction: 0x40012cbb
40007294:	40012cd1 	ldrdmi	r2, [r1], -r1
40007298:	40012ce5 	andmi	r2, r1, r5, ror #25
4000729c:	40012c8d 	andmi	r2, r1, sp, lsl #25
400072a0:	40012c85 	andmi	r2, r1, r5, lsl #25
400072a4:	40014e4c 	andmi	r4, r1, ip, asr #28
400072a8:	40012aef 	andmi	r2, r1, pc, ror #21
400072ac:	40012cfa 	strdmi	r2, [r1], -sl
400072b0:	40012d0a 	andmi	r2, r1, sl, lsl #26
400072b4:	40012d1a 	andmi	r2, r1, sl, lsl sp
400072b8:	40014e8c 	andmi	r4, r1, ip, lsl #29
400072bc:	40012c76 	andmi	r2, r1, r6, ror ip
400072c0:	40012d29 	andmi	r2, r1, r9, lsr #26
400072c4:	40012d36 	andmi	r2, r1, r6, lsr sp
400072c8:	40012d42 	andmi	r2, r1, r2, asr #26
400072cc:	40012734 	andmi	r2, r1, r4, lsr r7
400072d0:	40012d55 	andmi	r2, r1, r5, asr sp
400072d4:	40012d79 	andmi	r2, r1, r9, ror sp
400072d8:	40012d87 	andmi	r2, r1, r7, lsl #27
400072dc:	40012d98 	mulmi	r1, r8, sp

Disassembly of section .text.printDeviceInfo:

400072e0 <printDeviceInfo>:
printDeviceInfo():
400072e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
400072e2:	4605      	mov	r5, r0
400072e4:	f007 f9ba 	bl	4000e65c <ddr3TipGetTopologyMap>
400072e8:	4669      	mov	r1, sp
400072ea:	4604      	mov	r4, r0
400072ec:	4628      	mov	r0, r5
400072ee:	f7fe febf 	bl	40006070 <ddr3TipGetDeviceInfo>
400072f2:	4d19      	ldr	r5, [pc, #100]	; (40007358 <printDeviceInfo+0x78>)
400072f4:	6028      	str	r0, [r5, #0]
400072f6:	b118      	cbz	r0, 40007300 <printDeviceInfo+0x20>
400072f8:	f007 ffb4 	bl	4000f264 <gtBreakOnFail>
400072fc:	6828      	ldr	r0, [r5, #0]
400072fe:	e029      	b.n	40007354 <printDeviceInfo+0x74>
40007300:	4816      	ldr	r0, [pc, #88]	; (4000735c <printDeviceInfo+0x7c>)
40007302:	f00a fe9f 	bl	40012044 <mvPrintf>
40007306:	9b00      	ldr	r3, [sp, #0]
40007308:	f5b3 4fd2 	cmp.w	r3, #26880	; 0x6900
4000730c:	d013      	beq.n	40007336 <printDeviceInfo+0x56>
4000730e:	d803      	bhi.n	40007318 <printDeviceInfo+0x38>
40007310:	f5b3 4fd0 	cmp.w	r3, #26624	; 0x6800
40007314:	d10d      	bne.n	40007332 <printDeviceInfo+0x52>
40007316:	e006      	b.n	40007326 <printDeviceInfo+0x46>
40007318:	f5b3 4f74 	cmp.w	r3, #62464	; 0xf400
4000731c:	d005      	beq.n	4000732a <printDeviceInfo+0x4a>
4000731e:	f5b3 4f7c 	cmp.w	r3, #64512	; 0xfc00
40007322:	d106      	bne.n	40007332 <printDeviceInfo+0x52>
40007324:	e003      	b.n	4000732e <printDeviceInfo+0x4e>
40007326:	490e      	ldr	r1, [pc, #56]	; (40007360 <printDeviceInfo+0x80>)
40007328:	e006      	b.n	40007338 <printDeviceInfo+0x58>
4000732a:	490e      	ldr	r1, [pc, #56]	; (40007364 <printDeviceInfo+0x84>)
4000732c:	e004      	b.n	40007338 <printDeviceInfo+0x58>
4000732e:	490e      	ldr	r1, [pc, #56]	; (40007368 <printDeviceInfo+0x88>)
40007330:	e002      	b.n	40007338 <printDeviceInfo+0x58>
40007332:	490e      	ldr	r1, [pc, #56]	; (4000736c <printDeviceInfo+0x8c>)
40007334:	e000      	b.n	40007338 <printDeviceInfo+0x58>
40007336:	490e      	ldr	r1, [pc, #56]	; (40007370 <printDeviceInfo+0x90>)
40007338:	480e      	ldr	r0, [pc, #56]	; (40007374 <printDeviceInfo+0x94>)
4000733a:	f00a fe83 	bl	40012044 <mvPrintf>
4000733e:	9901      	ldr	r1, [sp, #4]
40007340:	480d      	ldr	r0, [pc, #52]	; (40007378 <printDeviceInfo+0x98>)
40007342:	f00a fe7f 	bl	40012044 <mvPrintf>
40007346:	4620      	mov	r0, r4
40007348:	f7ff ff2a 	bl	400071a0 <printTopology>
4000734c:	480b      	ldr	r0, [pc, #44]	; (4000737c <printDeviceInfo+0x9c>)
4000734e:	f00a fe79 	bl	40012044 <mvPrintf>
40007352:	2000      	movs	r0, #0
40007354:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
40007356:	bf00      	nop
40007358:	400206c0 	andmi	r0, r2, r0, asr #13
4000735c:	40012dc7 	andmi	r2, r1, r7, asr #27
40007360:	40012da4 	andmi	r2, r1, r4, lsr #27
40007364:	40012db0 			; <UNDEFINED> instruction: 0x40012db0
40007368:	40012db4 			; <UNDEFINED> instruction: 0x40012db4
4000736c:	40012db8 			; <UNDEFINED> instruction: 0x40012db8
40007370:	40012daa 	andmi	r2, r1, sl, lsr #27
40007374:	40012ddf 	ldrdmi	r2, [r1], -pc	; <UNPREDICTABLE>
40007378:	40012def 	andmi	r2, r1, pc, ror #27
4000737c:	40012e04 	andmi	r2, r1, r4, lsl #28

Disassembly of section .text.RunXsbTest:

40007380 <RunXsbTest>:
RunXsbTest():
40007380:	2000      	movs	r0, #0
40007382:	4770      	bx	lr

Disassembly of section .text.ddr3TipBistOperation:

40007384 <ddr3TipBistOperation>:
ddr3TipBistOperation():
40007384:	b573      	push	{r0, r1, r4, r5, r6, lr}
40007386:	460c      	mov	r4, r1
40007388:	1e19      	subs	r1, r3, #0
4000738a:	4605      	mov	r5, r0
4000738c:	4616      	mov	r6, r2
4000738e:	d10c      	bne.n	400073aa <ddr3TipBistOperation+0x26>
40007390:	f007 f984 	bl	4000e69c <ddr3TipDevAttrGet>
40007394:	2802      	cmp	r0, #2
40007396:	d902      	bls.n	4000739e <ddr3TipBistOperation+0x1a>
40007398:	f44f 7380 	mov.w	r3, #256	; 0x100
4000739c:	e00b      	b.n	400073b6 <ddr3TipBistOperation+0x32>
4000739e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
400073a2:	9300      	str	r3, [sp, #0]
400073a4:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
400073a8:	e00f      	b.n	400073ca <ddr3TipBistOperation+0x46>
400073aa:	2100      	movs	r1, #0
400073ac:	f007 f976 	bl	4000e69c <ddr3TipDevAttrGet>
400073b0:	2802      	cmp	r0, #2
400073b2:	d907      	bls.n	400073c4 <ddr3TipBistOperation+0x40>
400073b4:	2301      	movs	r3, #1
400073b6:	9300      	str	r3, [sp, #0]
400073b8:	4628      	mov	r0, r5
400073ba:	9301      	str	r3, [sp, #4]
400073bc:	4621      	mov	r1, r4
400073be:	4632      	mov	r2, r6
400073c0:	4b09      	ldr	r3, [pc, #36]	; (400073e8 <ddr3TipBistOperation+0x64>)
400073c2:	e008      	b.n	400073d6 <ddr3TipBistOperation+0x52>
400073c4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
400073c8:	9300      	str	r3, [sp, #0]
400073ca:	9301      	str	r3, [sp, #4]
400073cc:	4628      	mov	r0, r5
400073ce:	4621      	mov	r1, r4
400073d0:	4632      	mov	r2, r6
400073d2:	f241 6330 	movw	r3, #5680	; 0x1630
400073d6:	f000 fac7 	bl	40007968 <mvHwsDdr3TipIFWrite>
400073da:	4c04      	ldr	r4, [pc, #16]	; (400073ec <ddr3TipBistOperation+0x68>)
400073dc:	6020      	str	r0, [r4, #0]
400073de:	b110      	cbz	r0, 400073e6 <ddr3TipBistOperation+0x62>
400073e0:	f007 ff40 	bl	4000f264 <gtBreakOnFail>
400073e4:	6820      	ldr	r0, [r4, #0]
400073e6:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
400073e8:	000186d4 	ldrdeq	r8, [r1], -r4
400073ec:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipBistActivate:

400073f0 <ddr3TipBistActivate>:
ddr3TipBistActivate():
400073f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400073f4:	b08d      	sub	sp, #52	; 0x34
400073f6:	4616      	mov	r6, r2
400073f8:	461c      	mov	r4, r3
400073fa:	f89d 2060 	ldrb.w	r2, [sp, #96]	; 0x60
400073fe:	4605      	mov	r5, r0
40007400:	f89d 3064 	ldrb.w	r3, [sp, #100]	; 0x64
40007404:	4689      	mov	r9, r1
40007406:	f89d 8058 	ldrb.w	r8, [sp, #88]	; 0x58
4000740a:	9208      	str	r2, [sp, #32]
4000740c:	9309      	str	r3, [sp, #36]	; 0x24
4000740e:	f003 fd1f 	bl	4000ae50 <ddr3TipGetPatternTable>
40007412:	2301      	movs	r3, #1
40007414:	4631      	mov	r1, r6
40007416:	9300      	str	r3, [sp, #0]
40007418:	4622      	mov	r2, r4
4000741a:	9301      	str	r3, [sp, #4]
4000741c:	f241 6330 	movw	r3, #5680	; 0x1630
40007420:	4f84      	ldr	r7, [pc, #528]	; (40007634 <ddr3TipBistActivate+0x244>)
40007422:	4682      	mov	sl, r0
40007424:	4628      	mov	r0, r5
40007426:	f000 fa9f 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000742a:	6038      	str	r0, [r7, #0]
4000742c:	2800      	cmp	r0, #0
4000742e:	f040 80d6 	bne.w	400075de <ddr3TipBistActivate+0x1ee>
40007432:	f04f 0b02 	mov.w	fp, #2
40007436:	4628      	mov	r0, r5
40007438:	f1b8 0f01 	cmp.w	r8, #1
4000743c:	bf0c      	ite	eq
4000743e:	465b      	moveq	r3, fp
40007440:	2300      	movne	r3, #0
40007442:	4631      	mov	r1, r6
40007444:	e88d 0808 	stmia.w	sp, {r3, fp}
40007448:	4622      	mov	r2, r4
4000744a:	f241 6330 	movw	r3, #5680	; 0x1630
4000744e:	f000 fa8b 	bl	40007968 <mvHwsDdr3TipIFWrite>
40007452:	6038      	str	r0, [r7, #0]
40007454:	2800      	cmp	r0, #0
40007456:	f040 80c2 	bne.w	400075de <ddr3TipBistActivate+0x1ee>
4000745a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
4000745c:	4628      	mov	r0, r5
4000745e:	4631      	mov	r1, r6
40007460:	464b      	mov	r3, r9
40007462:	9200      	str	r2, [sp, #0]
40007464:	4622      	mov	r2, r4
40007466:	f003 fd05 	bl	4000ae74 <ddr3TipLoadPatternToOdpg>
4000746a:	6038      	str	r0, [r7, #0]
4000746c:	2800      	cmp	r0, #0
4000746e:	f040 80b6 	bne.w	400075de <ddr3TipBistActivate+0x1ee>
40007472:	9b1c      	ldr	r3, [sp, #112]	; 0x70
40007474:	4628      	mov	r0, r5
40007476:	4631      	mov	r1, r6
40007478:	4622      	mov	r2, r4
4000747a:	9300      	str	r3, [sp, #0]
4000747c:	f04f 33ff 	mov.w	r3, #4294967295
40007480:	9301      	str	r3, [sp, #4]
40007482:	f241 633c 	movw	r3, #5692	; 0x163c
40007486:	f000 fa6f 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000748a:	6038      	str	r0, [r7, #0]
4000748c:	2800      	cmp	r0, #0
4000748e:	f040 80a6 	bne.w	400075de <ddr3TipBistActivate+0x1ee>
40007492:	f1b8 0f00 	cmp.w	r8, #0
40007496:	d105      	bne.n	400074a4 <ddr3TipBistActivate+0xb4>
40007498:	230c      	movs	r3, #12
4000749a:	fb03 a309 	mla	r3, r3, r9, sl
4000749e:	7858      	ldrb	r0, [r3, #1]
400074a0:	465b      	mov	r3, fp
400074a2:	e000      	b.n	400074a6 <ddr3TipBistActivate+0xb6>
400074a4:	4603      	mov	r3, r0
400074a6:	220c      	movs	r2, #12
400074a8:	4f62      	ldr	r7, [pc, #392]	; (40007634 <ddr3TipBistActivate+0x244>)
400074aa:	fb02 f909 	mul.w	r9, r2, r9
400074ae:	eb0a 0209 	add.w	r2, sl, r9
400074b2:	f81a 1009 	ldrb.w	r1, [sl, r9]
400074b6:	9001      	str	r0, [sp, #4]
400074b8:	4628      	mov	r0, r5
400074ba:	9100      	str	r1, [sp, #0]
400074bc:	4631      	mov	r1, r6
400074be:	78d2      	ldrb	r2, [r2, #3]
400074c0:	9303      	str	r3, [sp, #12]
400074c2:	f1d8 0301 	rsbs	r3, r8, #1
400074c6:	bf38      	it	cc
400074c8:	2300      	movcc	r3, #0
400074ca:	9304      	str	r3, [sp, #16]
400074cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
400074ce:	9202      	str	r2, [sp, #8]
400074d0:	4622      	mov	r2, r4
400074d2:	9305      	str	r3, [sp, #20]
400074d4:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
400074d8:	9306      	str	r3, [sp, #24]
400074da:	9b08      	ldr	r3, [sp, #32]
400074dc:	9307      	str	r3, [sp, #28]
400074de:	4643      	mov	r3, r8
400074e0:	f003 fc4a 	bl	4000ad78 <ddr3TipConfigureOdpg>
400074e4:	6038      	str	r0, [r7, #0]
400074e6:	2800      	cmp	r0, #0
400074e8:	d179      	bne.n	400075de <ddr3TipBistActivate+0x1ee>
400074ea:	9a1a      	ldr	r2, [sp, #104]	; 0x68
400074ec:	f04f 33ff 	mov.w	r3, #4294967295
400074f0:	4628      	mov	r0, r5
400074f2:	9301      	str	r3, [sp, #4]
400074f4:	4631      	mov	r1, r6
400074f6:	f241 6338 	movw	r3, #5688	; 0x1638
400074fa:	9200      	str	r2, [sp, #0]
400074fc:	4622      	mov	r2, r4
400074fe:	f000 fa33 	bl	40007968 <mvHwsDdr3TipIFWrite>
40007502:	6038      	str	r0, [r7, #0]
40007504:	2800      	cmp	r0, #0
40007506:	d16a      	bne.n	400075de <ddr3TipBistActivate+0x1ee>
40007508:	9b09      	ldr	r3, [sp, #36]	; 0x24
4000750a:	4628      	mov	r0, r5
4000750c:	4631      	mov	r1, r6
4000750e:	4622      	mov	r2, r4
40007510:	b913      	cbnz	r3, 40007518 <ddr3TipBistActivate+0x128>
40007512:	f7ff ff37 	bl	40007384 <ddr3TipBistOperation>
40007516:	e060      	b.n	400075da <ddr3TipBistActivate+0x1ea>
40007518:	2301      	movs	r3, #1
4000751a:	f7ff ff33 	bl	40007384 <ddr3TipBistOperation>
4000751e:	6038      	str	r0, [r7, #0]
40007520:	2800      	cmp	r0, #0
40007522:	d15c      	bne.n	400075de <ddr3TipBistActivate+0x1ee>
40007524:	9a08      	ldr	r2, [sp, #32]
40007526:	2a04      	cmp	r2, #4
40007528:	d05d      	beq.n	400075e6 <ddr3TipBistActivate+0x1f6>
4000752a:	2e01      	cmp	r6, #1
4000752c:	bf14      	ite	ne
4000752e:	4623      	movne	r3, r4
40007530:	2300      	moveq	r3, #0
40007532:	46b9      	mov	r9, r7
40007534:	9308      	str	r3, [sp, #32]
40007536:	4698      	mov	r8, r3
40007538:	4a3f      	ldr	r2, [pc, #252]	; (40007638 <ddr3TipBistActivate+0x248>)
4000753a:	6813      	ldr	r3, [r2, #0]
4000753c:	781b      	ldrb	r3, [r3, #0]
4000753e:	fa43 f308 	asr.w	r3, r3, r8
40007542:	07d9      	lsls	r1, r3, #31
40007544:	d53d      	bpl.n	400075c2 <ddr3TipBistActivate+0x1d2>
40007546:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
4000754a:	ab0b      	add	r3, sp, #44	; 0x2c
4000754c:	f04f 32ff 	mov.w	r2, #4294967295
40007550:	9300      	str	r3, [sp, #0]
40007552:	4628      	mov	r0, r5
40007554:	9201      	str	r2, [sp, #4]
40007556:	2100      	movs	r1, #0
40007558:	4622      	mov	r2, r4
4000755a:	4b38      	ldr	r3, [pc, #224]	; (4000763c <ddr3TipBistActivate+0x24c>)
4000755c:	f000 fd22 	bl	40007fa4 <mvHwsDdr3TipIFRead>
40007560:	4682      	mov	sl, r0
40007562:	f8c9 0000 	str.w	r0, [r9]
40007566:	b120      	cbz	r0, 40007572 <ddr3TipBistActivate+0x182>
40007568:	f007 fe7c 	bl	4000f264 <gtBreakOnFail>
4000756c:	4b31      	ldr	r3, [pc, #196]	; (40007634 <ddr3TipBistActivate+0x244>)
4000756e:	6818      	ldr	r0, [r3, #0]
40007570:	e04b      	b.n	4000760a <ddr3TipBistActivate+0x21a>
40007572:	aa0b      	add	r2, sp, #44	; 0x2c
40007574:	4628      	mov	r0, r5
40007576:	4651      	mov	r1, sl
40007578:	f852 b028 	ldr.w	fp, [r2, r8, lsl #2]
4000757c:	f007 f88e 	bl	4000e69c <ddr3TipDevAttrGet>
40007580:	f00b 0301 	and.w	r3, fp, #1
40007584:	2802      	cmp	r0, #2
40007586:	d901      	bls.n	4000758c <ddr3TipBistActivate+0x19c>
40007588:	b9c3      	cbnz	r3, 400075bc <ddr3TipBistActivate+0x1cc>
4000758a:	e01a      	b.n	400075c2 <ddr3TipBistActivate+0x1d2>
4000758c:	b1b3      	cbz	r3, 400075bc <ddr3TipBistActivate+0x1cc>
4000758e:	4a2c      	ldr	r2, [pc, #176]	; (40007640 <ddr3TipBistActivate+0x250>)
40007590:	6813      	ldr	r3, [r2, #0]
40007592:	b1b3      	cbz	r3, 400075c2 <ddr3TipBistActivate+0x1d2>
40007594:	f02b 0301 	bic.w	r3, fp, #1
40007598:	4628      	mov	r0, r5
4000759a:	9300      	str	r3, [sp, #0]
4000759c:	4651      	mov	r1, sl
4000759e:	f04f 33ff 	mov.w	r3, #4294967295
400075a2:	4622      	mov	r2, r4
400075a4:	9301      	str	r3, [sp, #4]
400075a6:	4b25      	ldr	r3, [pc, #148]	; (4000763c <ddr3TipBistActivate+0x24c>)
400075a8:	f000 f9de 	bl	40007968 <mvHwsDdr3TipIFWrite>
400075ac:	4b21      	ldr	r3, [pc, #132]	; (40007634 <ddr3TipBistActivate+0x244>)
400075ae:	6018      	str	r0, [r3, #0]
400075b0:	b138      	cbz	r0, 400075c2 <ddr3TipBistActivate+0x1d2>
400075b2:	f007 fe57 	bl	4000f264 <gtBreakOnFail>
400075b6:	4a1f      	ldr	r2, [pc, #124]	; (40007634 <ddr3TipBistActivate+0x244>)
400075b8:	6810      	ldr	r0, [r2, #0]
400075ba:	e026      	b.n	4000760a <ddr3TipBistActivate+0x21a>
400075bc:	3f01      	subs	r7, #1
400075be:	d1c4      	bne.n	4000754a <ddr3TipBistActivate+0x15a>
400075c0:	e026      	b.n	40007610 <ddr3TipBistActivate+0x220>
400075c2:	9b08      	ldr	r3, [sp, #32]
400075c4:	f108 0801 	add.w	r8, r8, #1
400075c8:	4598      	cmp	r8, r3
400075ca:	d9b5      	bls.n	40007538 <ddr3TipBistActivate+0x148>
400075cc:	4628      	mov	r0, r5
400075ce:	4631      	mov	r1, r6
400075d0:	4622      	mov	r2, r4
400075d2:	2300      	movs	r3, #0
400075d4:	f7ff fed6 	bl	40007384 <ddr3TipBistOperation>
400075d8:	4f16      	ldr	r7, [pc, #88]	; (40007634 <ddr3TipBistActivate+0x244>)
400075da:	6038      	str	r0, [r7, #0]
400075dc:	b118      	cbz	r0, 400075e6 <ddr3TipBistActivate+0x1f6>
400075de:	f007 fe41 	bl	4000f264 <gtBreakOnFail>
400075e2:	6838      	ldr	r0, [r7, #0]
400075e4:	e011      	b.n	4000760a <ddr3TipBistActivate+0x21a>
400075e6:	2200      	movs	r2, #0
400075e8:	f04f 33ff 	mov.w	r3, #4294967295
400075ec:	4628      	mov	r0, r5
400075ee:	e88d 000c 	stmia.w	sp, {r2, r3}
400075f2:	4631      	mov	r1, r6
400075f4:	4622      	mov	r2, r4
400075f6:	f241 6330 	movw	r3, #5680	; 0x1630
400075fa:	4c0e      	ldr	r4, [pc, #56]	; (40007634 <ddr3TipBistActivate+0x244>)
400075fc:	f000 f9b4 	bl	40007968 <mvHwsDdr3TipIFWrite>
40007600:	6020      	str	r0, [r4, #0]
40007602:	b110      	cbz	r0, 4000760a <ddr3TipBistActivate+0x21a>
40007604:	f007 fe2e 	bl	4000f264 <gtBreakOnFail>
40007608:	6820      	ldr	r0, [r4, #0]
4000760a:	b00d      	add	sp, #52	; 0x34
4000760c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40007610:	f04f 33ff 	mov.w	r3, #4294967295
40007614:	4622      	mov	r2, r4
40007616:	9301      	str	r3, [sp, #4]
40007618:	4628      	mov	r0, r5
4000761a:	4639      	mov	r1, r7
4000761c:	f241 6330 	movw	r3, #5680	; 0x1630
40007620:	9700      	str	r7, [sp, #0]
40007622:	f000 f9a1 	bl	40007968 <mvHwsDdr3TipIFWrite>
40007626:	4c03      	ldr	r4, [pc, #12]	; (40007634 <ddr3TipBistActivate+0x244>)
40007628:	6020      	str	r0, [r4, #0]
4000762a:	2800      	cmp	r0, #0
4000762c:	d1ea      	bne.n	40007604 <ddr3TipBistActivate+0x214>
4000762e:	2001      	movs	r0, #1
40007630:	e7eb      	b.n	4000760a <ddr3TipBistActivate+0x21a>
40007632:	bf00      	nop
40007634:	400206c0 	andmi	r0, r2, r0, asr #13
40007638:	40020428 	andmi	r0, r2, r8, lsr #8
4000763c:	000186d4 	ldrdeq	r8, [r1], -r4
40007640:	4001614e 	andmi	r6, r1, lr, asr #2

Disassembly of section .text.ddr3TipBistReadResult:

40007644 <ddr3TipBistReadResult>:
ddr3TipBistReadResult():
40007644:	4b28      	ldr	r3, [pc, #160]	; (400076e8 <ddr3TipBistReadResult+0xa4>)
40007646:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
4000764a:	4681      	mov	r9, r0
4000764c:	681b      	ldr	r3, [r3, #0]
4000764e:	b085      	sub	sp, #20
40007650:	460c      	mov	r4, r1
40007652:	4690      	mov	r8, r2
40007654:	781b      	ldrb	r3, [r3, #0]
40007656:	fa43 f301 	asr.w	r3, r3, r1
4000765a:	07db      	lsls	r3, r3, #31
4000765c:	d53e      	bpl.n	400076dc <ddr3TipBistReadResult+0x98>
4000765e:	2100      	movs	r1, #0
40007660:	4622      	mov	r2, r4
40007662:	f241 63c4 	movw	r3, #5828	; 0x16c4
40007666:	af03      	add	r7, sp, #12
40007668:	f04f 36ff 	mov.w	r6, #4294967295
4000766c:	9700      	str	r7, [sp, #0]
4000766e:	9601      	str	r6, [sp, #4]
40007670:	f000 fc98 	bl	40007fa4 <mvHwsDdr3TipIFRead>
40007674:	1e01      	subs	r1, r0, #0
40007676:	d132      	bne.n	400076de <ddr3TipBistReadResult+0x9a>
40007678:	ab04      	add	r3, sp, #16
4000767a:	4648      	mov	r0, r9
4000767c:	eb03 0584 	add.w	r5, r3, r4, lsl #2
40007680:	4622      	mov	r2, r4
40007682:	f855 3c04 	ldr.w	r3, [r5, #-4]
40007686:	9700      	str	r7, [sp, #0]
40007688:	9601      	str	r6, [sp, #4]
4000768a:	f8c8 3008 	str.w	r3, [r8, #8]
4000768e:	f241 63c8 	movw	r3, #5832	; 0x16c8
40007692:	f000 fc87 	bl	40007fa4 <mvHwsDdr3TipIFRead>
40007696:	1e01      	subs	r1, r0, #0
40007698:	d121      	bne.n	400076de <ddr3TipBistReadResult+0x9a>
4000769a:	f855 3c04 	ldr.w	r3, [r5, #-4]
4000769e:	4648      	mov	r0, r9
400076a0:	4622      	mov	r2, r4
400076a2:	9700      	str	r7, [sp, #0]
400076a4:	9601      	str	r6, [sp, #4]
400076a6:	f8c8 3004 	str.w	r3, [r8, #4]
400076aa:	f241 63bc 	movw	r3, #5820	; 0x16bc
400076ae:	f000 fc79 	bl	40007fa4 <mvHwsDdr3TipIFRead>
400076b2:	1e01      	subs	r1, r0, #0
400076b4:	d113      	bne.n	400076de <ddr3TipBistReadResult+0x9a>
400076b6:	f855 3c04 	ldr.w	r3, [r5, #-4]
400076ba:	4648      	mov	r0, r9
400076bc:	4622      	mov	r2, r4
400076be:	9700      	str	r7, [sp, #0]
400076c0:	9601      	str	r6, [sp, #4]
400076c2:	f8c8 300c 	str.w	r3, [r8, #12]
400076c6:	f44f 53b6 	mov.w	r3, #5824	; 0x16c0
400076ca:	f000 fc6b 	bl	40007fa4 <mvHwsDdr3TipIFRead>
400076ce:	1e01      	subs	r1, r0, #0
400076d0:	d105      	bne.n	400076de <ddr3TipBistReadResult+0x9a>
400076d2:	f855 3c04 	ldr.w	r3, [r5, #-4]
400076d6:	f8c8 3000 	str.w	r3, [r8]
400076da:	e000      	b.n	400076de <ddr3TipBistReadResult+0x9a>
400076dc:	2110      	movs	r1, #16
400076de:	4608      	mov	r0, r1
400076e0:	b005      	add	sp, #20
400076e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
400076e6:	bf00      	nop
400076e8:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.mvHwsDdr3RunBist:

400076ec <mvHwsDdr3RunBist>:
mvHwsDdr3RunBist():
400076ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400076f0:	461d      	mov	r5, r3
400076f2:	4b2a      	ldr	r3, [pc, #168]	; (4000779c <mvHwsDdr3RunBist+0xb0>)
400076f4:	b08f      	sub	sp, #60	; 0x3c
400076f6:	4604      	mov	r4, r0
400076f8:	4689      	mov	r9, r1
400076fa:	4692      	mov	sl, r2
400076fc:	681b      	ldr	r3, [r3, #0]
400076fe:	f893 b000 	ldrb.w	fp, [r3]
40007702:	f01b 0b01 	ands.w	fp, fp, #1
40007706:	d045      	beq.n	40007794 <mvHwsDdr3RunBist+0xa8>
40007708:	4f25      	ldr	r7, [pc, #148]	; (400077a0 <mvHwsDdr3RunBist+0xb4>)
4000770a:	2000      	movs	r0, #0
4000770c:	4629      	mov	r1, r5
4000770e:	aa0d      	add	r2, sp, #52	; 0x34
40007710:	f003 fb1e 	bl	4000ad50 <mvHwsDdr3CsBaseAdrCalc>
40007714:	2601      	movs	r6, #1
40007716:	2200      	movs	r2, #0
40007718:	9603      	str	r6, [sp, #12]
4000771a:	9200      	str	r2, [sp, #0]
4000771c:	4620      	mov	r0, r4
4000771e:	9201      	str	r2, [sp, #4]
40007720:	f04f 080f 	mov.w	r8, #15
40007724:	9202      	str	r2, [sp, #8]
40007726:	683b      	ldr	r3, [r7, #0]
40007728:	990d      	ldr	r1, [sp, #52]	; 0x34
4000772a:	9505      	str	r5, [sp, #20]
4000772c:	18cb      	adds	r3, r1, r3
4000772e:	4649      	mov	r1, r9
40007730:	9304      	str	r3, [sp, #16]
40007732:	4613      	mov	r3, r2
40007734:	f8cd 8018 	str.w	r8, [sp, #24]
40007738:	f7ff fe5a 	bl	400073f0 <ddr3TipBistActivate>
4000773c:	f1b0 0b00 	subs.w	fp, r0, #0
40007740:	d114      	bne.n	4000776c <mvHwsDdr3RunBist+0x80>
40007742:	f8cd b008 	str.w	fp, [sp, #8]
40007746:	4620      	mov	r0, r4
40007748:	9603      	str	r6, [sp, #12]
4000774a:	4649      	mov	r1, r9
4000774c:	e88d 0840 	stmia.w	sp, {r6, fp}
40007750:	9a0d      	ldr	r2, [sp, #52]	; 0x34
40007752:	683b      	ldr	r3, [r7, #0]
40007754:	9505      	str	r5, [sp, #20]
40007756:	18d3      	adds	r3, r2, r3
40007758:	465a      	mov	r2, fp
4000775a:	9304      	str	r3, [sp, #16]
4000775c:	465b      	mov	r3, fp
4000775e:	f8cd 8018 	str.w	r8, [sp, #24]
40007762:	f7ff fe45 	bl	400073f0 <ddr3TipBistActivate>
40007766:	f1b0 0b00 	subs.w	fp, r0, #0
4000776a:	d004      	beq.n	40007776 <mvHwsDdr3RunBist+0x8a>
4000776c:	480d      	ldr	r0, [pc, #52]	; (400077a4 <mvHwsDdr3RunBist+0xb8>)
4000776e:	4659      	mov	r1, fp
40007770:	f00a fc68 	bl	40012044 <mvPrintf>
40007774:	e00e      	b.n	40007794 <mvHwsDdr3RunBist+0xa8>
40007776:	4659      	mov	r1, fp
40007778:	4620      	mov	r0, r4
4000777a:	aa09      	add	r2, sp, #36	; 0x24
4000777c:	f7ff ff62 	bl	40007644 <ddr3TipBistReadResult>
40007780:	f1b0 0b00 	subs.w	fp, r0, #0
40007784:	d003      	beq.n	4000778e <mvHwsDdr3RunBist+0xa2>
40007786:	4808      	ldr	r0, [pc, #32]	; (400077a8 <mvHwsDdr3RunBist+0xbc>)
40007788:	f00a fc5c 	bl	40012044 <mvPrintf>
4000778c:	e002      	b.n	40007794 <mvHwsDdr3RunBist+0xa8>
4000778e:	9b09      	ldr	r3, [sp, #36]	; 0x24
40007790:	f8ca 3000 	str.w	r3, [sl]
40007794:	4658      	mov	r0, fp
40007796:	b00f      	add	sp, #60	; 0x3c
40007798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000779c:	40020428 	andmi	r0, r2, r8, lsr #8
400077a0:	40016160 	andmi	r6, r1, r0, ror #2
400077a4:	40012e99 	mulmi	r1, r9, lr
400077a8:	40012ebc 			; <UNDEFINED> instruction: 0x40012ebc

Disassembly of section .text.ddr3PrintVersion:

400077ac <ddr3PrintVersion>:
ddr3PrintVersion():
400077ac:	4801      	ldr	r0, [pc, #4]	; (400077b4 <ddr3PrintVersion+0x8>)
400077ae:	f00a bc49 	b.w	40012044 <mvPrintf>
400077b2:	bf00      	nop
400077b4:	40012f15 	andmi	r2, r1, r5, lsl pc

Disassembly of section .text.ddr3TipTuneTrainingParams:

400077b8 <ddr3TipTuneTrainingParams>:
ddr3TipTuneTrainingParams():
400077b8:	680b      	ldr	r3, [r1, #0]
400077ba:	b500      	push	{lr}
400077bc:	1c58      	adds	r0, r3, #1
400077be:	b08b      	sub	sp, #44	; 0x2c
400077c0:	bf1c      	itt	ne
400077c2:	4a37      	ldrne	r2, [pc, #220]	; (400078a0 <ddr3TipTuneTrainingParams+0xe8>)
400077c4:	6013      	strne	r3, [r2, #0]
400077c6:	684b      	ldr	r3, [r1, #4]
400077c8:	1c5a      	adds	r2, r3, #1
400077ca:	bf1c      	itt	ne
400077cc:	4a35      	ldrne	r2, [pc, #212]	; (400078a4 <ddr3TipTuneTrainingParams+0xec>)
400077ce:	6013      	strne	r3, [r2, #0]
400077d0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
400077d2:	1c58      	adds	r0, r3, #1
400077d4:	bf1c      	itt	ne
400077d6:	4a34      	ldrne	r2, [pc, #208]	; (400078a8 <ddr3TipTuneTrainingParams+0xf0>)
400077d8:	6013      	strne	r3, [r2, #0]
400077da:	6b4b      	ldr	r3, [r1, #52]	; 0x34
400077dc:	1c5a      	adds	r2, r3, #1
400077de:	bf1c      	itt	ne
400077e0:	4a32      	ldrne	r2, [pc, #200]	; (400078ac <ddr3TipTuneTrainingParams+0xf4>)
400077e2:	6013      	strne	r3, [r2, #0]
400077e4:	6a8b      	ldr	r3, [r1, #40]	; 0x28
400077e6:	1c58      	adds	r0, r3, #1
400077e8:	bf1c      	itt	ne
400077ea:	4a31      	ldrne	r2, [pc, #196]	; (400078b0 <ddr3TipTuneTrainingParams+0xf8>)
400077ec:	6013      	strne	r3, [r2, #0]
400077ee:	6acb      	ldr	r3, [r1, #44]	; 0x2c
400077f0:	1c5a      	adds	r2, r3, #1
400077f2:	bf1c      	itt	ne
400077f4:	4a2f      	ldrne	r2, [pc, #188]	; (400078b4 <ddr3TipTuneTrainingParams+0xfc>)
400077f6:	6013      	strne	r3, [r2, #0]
400077f8:	688b      	ldr	r3, [r1, #8]
400077fa:	1c58      	adds	r0, r3, #1
400077fc:	bf1c      	itt	ne
400077fe:	4a2e      	ldrne	r2, [pc, #184]	; (400078b8 <ddr3TipTuneTrainingParams+0x100>)
40007800:	6013      	strne	r3, [r2, #0]
40007802:	68cb      	ldr	r3, [r1, #12]
40007804:	1c5a      	adds	r2, r3, #1
40007806:	bf1c      	itt	ne
40007808:	4a2c      	ldrne	r2, [pc, #176]	; (400078bc <ddr3TipTuneTrainingParams+0x104>)
4000780a:	6013      	strne	r3, [r2, #0]
4000780c:	690b      	ldr	r3, [r1, #16]
4000780e:	1c58      	adds	r0, r3, #1
40007810:	bf1c      	itt	ne
40007812:	4a2b      	ldrne	r2, [pc, #172]	; (400078c0 <ddr3TipTuneTrainingParams+0x108>)
40007814:	6013      	strne	r3, [r2, #0]
40007816:	694b      	ldr	r3, [r1, #20]
40007818:	1c5a      	adds	r2, r3, #1
4000781a:	bf1c      	itt	ne
4000781c:	4a29      	ldrne	r2, [pc, #164]	; (400078c4 <ddr3TipTuneTrainingParams+0x10c>)
4000781e:	6013      	strne	r3, [r2, #0]
40007820:	698b      	ldr	r3, [r1, #24]
40007822:	1c58      	adds	r0, r3, #1
40007824:	bf1c      	itt	ne
40007826:	4a28      	ldrne	r2, [pc, #160]	; (400078c8 <ddr3TipTuneTrainingParams+0x110>)
40007828:	6013      	strne	r3, [r2, #0]
4000782a:	69cb      	ldr	r3, [r1, #28]
4000782c:	1c5a      	adds	r2, r3, #1
4000782e:	bf1c      	itt	ne
40007830:	4a26      	ldrne	r2, [pc, #152]	; (400078cc <ddr3TipTuneTrainingParams+0x114>)
40007832:	6013      	strne	r3, [r2, #0]
40007834:	6a0b      	ldr	r3, [r1, #32]
40007836:	1c58      	adds	r0, r3, #1
40007838:	bf1c      	itt	ne
4000783a:	4a25      	ldrne	r2, [pc, #148]	; (400078d0 <ddr3TipTuneTrainingParams+0x118>)
4000783c:	6013      	strne	r3, [r2, #0]
4000783e:	6a4b      	ldr	r3, [r1, #36]	; 0x24
40007840:	1c5a      	adds	r2, r3, #1
40007842:	bf1c      	itt	ne
40007844:	4a23      	ldrne	r2, [pc, #140]	; (400078d4 <ddr3TipTuneTrainingParams+0x11c>)
40007846:	6013      	strne	r3, [r2, #0]
40007848:	4b23      	ldr	r3, [pc, #140]	; (400078d8 <ddr3TipTuneTrainingParams+0x120>)
4000784a:	781b      	ldrb	r3, [r3, #0]
4000784c:	2b02      	cmp	r3, #2
4000784e:	d823      	bhi.n	40007898 <ddr3TipTuneTrainingParams+0xe0>
40007850:	4b1c      	ldr	r3, [pc, #112]	; (400078c4 <ddr3TipTuneTrainingParams+0x10c>)
40007852:	4822      	ldr	r0, [pc, #136]	; (400078dc <ddr3TipTuneTrainingParams+0x124>)
40007854:	681b      	ldr	r3, [r3, #0]
40007856:	9300      	str	r3, [sp, #0]
40007858:	4b1b      	ldr	r3, [pc, #108]	; (400078c8 <ddr3TipTuneTrainingParams+0x110>)
4000785a:	681b      	ldr	r3, [r3, #0]
4000785c:	9301      	str	r3, [sp, #4]
4000785e:	4b1b      	ldr	r3, [pc, #108]	; (400078cc <ddr3TipTuneTrainingParams+0x114>)
40007860:	681b      	ldr	r3, [r3, #0]
40007862:	9302      	str	r3, [sp, #8]
40007864:	4b1a      	ldr	r3, [pc, #104]	; (400078d0 <ddr3TipTuneTrainingParams+0x118>)
40007866:	681b      	ldr	r3, [r3, #0]
40007868:	9303      	str	r3, [sp, #12]
4000786a:	4b1a      	ldr	r3, [pc, #104]	; (400078d4 <ddr3TipTuneTrainingParams+0x11c>)
4000786c:	681b      	ldr	r3, [r3, #0]
4000786e:	9304      	str	r3, [sp, #16]
40007870:	4b0d      	ldr	r3, [pc, #52]	; (400078a8 <ddr3TipTuneTrainingParams+0xf0>)
40007872:	681b      	ldr	r3, [r3, #0]
40007874:	9305      	str	r3, [sp, #20]
40007876:	4b0e      	ldr	r3, [pc, #56]	; (400078b0 <ddr3TipTuneTrainingParams+0xf8>)
40007878:	681b      	ldr	r3, [r3, #0]
4000787a:	9306      	str	r3, [sp, #24]
4000787c:	4b0d      	ldr	r3, [pc, #52]	; (400078b4 <ddr3TipTuneTrainingParams+0xfc>)
4000787e:	681b      	ldr	r3, [r3, #0]
40007880:	9307      	str	r3, [sp, #28]
40007882:	4b0a      	ldr	r3, [pc, #40]	; (400078ac <ddr3TipTuneTrainingParams+0xf4>)
40007884:	681b      	ldr	r3, [r3, #0]
40007886:	9308      	str	r3, [sp, #32]
40007888:	4b0b      	ldr	r3, [pc, #44]	; (400078b8 <ddr3TipTuneTrainingParams+0x100>)
4000788a:	6819      	ldr	r1, [r3, #0]
4000788c:	4b0b      	ldr	r3, [pc, #44]	; (400078bc <ddr3TipTuneTrainingParams+0x104>)
4000788e:	681a      	ldr	r2, [r3, #0]
40007890:	4b0b      	ldr	r3, [pc, #44]	; (400078c0 <ddr3TipTuneTrainingParams+0x108>)
40007892:	681b      	ldr	r3, [r3, #0]
40007894:	f00a fbd6 	bl	40012044 <mvPrintf>
40007898:	2000      	movs	r0, #0
4000789a:	b00b      	add	sp, #44	; 0x2c
4000789c:	bd00      	pop	{pc}
4000789e:	bf00      	nop
400078a0:	40016164 	andmi	r6, r1, r4, ror #2
400078a4:	400161dc 	ldrdmi	r6, [r1], -ip
400078a8:	40016174 	andmi	r6, r1, r4, ror r1
400078ac:	400161ec 	andmi	r6, r1, ip, ror #3
400078b0:	40016178 	andmi	r6, r1, r8, ror r1
400078b4:	400161d0 	ldrdmi	r6, [r1], -r0
400078b8:	40016194 	mulmi	r1, r4, r1
400078bc:	4001618c 	andmi	r6, r1, ip, lsl #3
400078c0:	400161e4 	andmi	r6, r1, r4, ror #3
400078c4:	40016188 	andmi	r6, r1, r8, lsl #3
400078c8:	400161d4 	ldrdmi	r6, [r1], -r4
400078cc:	40016168 	andmi	r6, r1, r8, ror #2
400078d0:	40016170 	andmi	r6, r1, r0, ror r1
400078d4:	40016190 	mulmi	r1, r0, r1
400078d8:	4001614d 	andmi	r6, r1, sp, asr #2
400078dc:	40012f3c 	andmi	r2, r1, ip, lsr pc

Disassembly of section .text.mvCalcCsNum:

400078e0 <mvCalcCsNum>:
mvCalcCsNum():
400078e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
400078e4:	460c      	mov	r4, r1
400078e6:	2102      	movs	r1, #2
400078e8:	4615      	mov	r5, r2
400078ea:	f006 fed7 	bl	4000e69c <ddr3TipDevAttrGet>
400078ee:	4b1b      	ldr	r3, [pc, #108]	; (4000795c <mvCalcCsNum+0x7c>)
400078f0:	2100      	movs	r1, #0
400078f2:	f04f 0c58 	mov.w	ip, #88	; 0x58
400078f6:	681f      	ldr	r7, [r3, #0]
400078f8:	460a      	mov	r2, r1
400078fa:	fb0c 7c04 	mla	ip, ip, r4, r7
400078fe:	b2c0      	uxtb	r0, r0
40007900:	e023      	b.n	4000794a <mvCalcCsNum+0x6a>
40007902:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
40007906:	fa43 f302 	asr.w	r3, r3, r2
4000790a:	07db      	lsls	r3, r3, #31
4000790c:	d51c      	bpl.n	40007948 <mvCalcCsNum+0x68>
4000790e:	eb0c 1302 	add.w	r3, ip, r2, lsl #4
40007912:	f893 8004 	ldrb.w	r8, [r3, #4]
40007916:	2300      	movs	r3, #0
40007918:	461e      	mov	r6, r3
4000791a:	fa28 f906 	lsr.w	r9, r8, r6
4000791e:	f019 0f01 	tst.w	r9, #1
40007922:	bf18      	it	ne
40007924:	3301      	addne	r3, #1
40007926:	3601      	adds	r6, #1
40007928:	2e04      	cmp	r6, #4
4000792a:	d1f6      	bne.n	4000791a <mvCalcCsNum+0x3a>
4000792c:	b159      	cbz	r1, 40007946 <mvCalcCsNum+0x66>
4000792e:	428b      	cmp	r3, r1
40007930:	d00a      	beq.n	40007948 <mvCalcCsNum+0x68>
40007932:	480b      	ldr	r0, [pc, #44]	; (40007960 <mvCalcCsNum+0x80>)
40007934:	7800      	ldrb	r0, [r0, #0]
40007936:	2803      	cmp	r0, #3
40007938:	d80c      	bhi.n	40007954 <mvCalcCsNum+0x74>
4000793a:	9100      	str	r1, [sp, #0]
4000793c:	4621      	mov	r1, r4
4000793e:	4809      	ldr	r0, [pc, #36]	; (40007964 <mvCalcCsNum+0x84>)
40007940:	f00a fb80 	bl	40012044 <mvPrintf>
40007944:	e006      	b.n	40007954 <mvCalcCsNum+0x74>
40007946:	4619      	mov	r1, r3
40007948:	3201      	adds	r2, #1
4000794a:	4282      	cmp	r2, r0
4000794c:	d3d9      	bcc.n	40007902 <mvCalcCsNum+0x22>
4000794e:	6029      	str	r1, [r5, #0]
40007950:	2000      	movs	r0, #0
40007952:	e000      	b.n	40007956 <mvCalcCsNum+0x76>
40007954:	2010      	movs	r0, #16
40007956:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
4000795a:	bf00      	nop
4000795c:	40020428 	andmi	r0, r2, r8, lsr #8
40007960:	4001614d 	andmi	r6, r1, sp, asr #2
40007964:	40012f88 	andmi	r2, r1, r8, lsl #31

Disassembly of section .text.mvHwsDdr3TipIFWrite:

40007968 <mvHwsDdr3TipIFWrite>:
mvHwsDdr3TipIFWrite():
40007968:	b537      	push	{r0, r1, r2, r4, r5, lr}
4000796a:	252c      	movs	r5, #44	; 0x2c
4000796c:	4c05      	ldr	r4, [pc, #20]	; (40007984 <mvHwsDdr3TipIFWrite+0x1c>)
4000796e:	fb05 4400 	mla	r4, r5, r0, r4
40007972:	9d06      	ldr	r5, [sp, #24]
40007974:	b2c0      	uxtb	r0, r0
40007976:	9500      	str	r5, [sp, #0]
40007978:	9d07      	ldr	r5, [sp, #28]
4000797a:	9501      	str	r5, [sp, #4]
4000797c:	68a4      	ldr	r4, [r4, #8]
4000797e:	47a0      	blx	r4
40007980:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
40007982:	bf00      	nop
40007984:	400203dc 	ldrdmi	r0, [r2], -ip

Disassembly of section .text.ddr3TipSetTiming:

40007988 <ddr3TipSetTiming>:
ddr3TipSetTiming():
40007988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000798c:	4615      	mov	r5, r2
4000798e:	4a8d      	ldr	r2, [pc, #564]	; (40007bc4 <ddr3TipSetTiming+0x23c>)
40007990:	460e      	mov	r6, r1
40007992:	2158      	movs	r1, #88	; 0x58
40007994:	b08b      	sub	sp, #44	; 0x2c
40007996:	4607      	mov	r7, r0
40007998:	488b      	ldr	r0, [pc, #556]	; (40007bc8 <ddr3TipSetTiming+0x240>)
4000799a:	6812      	ldr	r2, [r2, #0]
4000799c:	fb01 2205 	mla	r2, r1, r5, r2
400079a0:	f892 1056 	ldrb.w	r1, [r2, #86]	; 0x56
400079a4:	f892 8054 	ldrb.w	r8, [r2, #84]	; 0x54
400079a8:	3250      	adds	r2, #80	; 0x50
400079aa:	7952      	ldrb	r2, [r2, #5]
400079ac:	9105      	str	r1, [sp, #20]
400079ae:	2a01      	cmp	r2, #1
400079b0:	4a86      	ldr	r2, [pc, #536]	; (40007bcc <ddr3TipSetTiming+0x244>)
400079b2:	bf17      	itett	ne
400079b4:	9905      	ldrne	r1, [sp, #20]
400079b6:	f812 9031 	ldrbeq.w	r9, [r2, r1, lsl #3]
400079ba:	eb02 02c1 	addne.w	r2, r2, r1, lsl #3
400079be:	f892 9001 	ldrbne.w	r9, [r2, #1]
400079c2:	4a83      	ldr	r2, [pc, #524]	; (40007bd0 <ddr3TipSetTiming+0x248>)
400079c4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
400079c8:	f7fc eb70 	blx	400040ac <__aeabi_uidiv>
400079cc:	f1b9 0f01 	cmp.w	r9, #1
400079d0:	4604      	mov	r4, r0
400079d2:	4640      	mov	r0, r8
400079d4:	d101      	bne.n	400079da <ddr3TipSetTiming+0x52>
400079d6:	2104      	movs	r1, #4
400079d8:	e000      	b.n	400079dc <ddr3TipSetTiming+0x54>
400079da:	2105      	movs	r1, #5
400079dc:	f006 fc34 	bl	4000e248 <speedBinTable>
400079e0:	ea4f 0a84 	mov.w	sl, r4, lsl #2
400079e4:	210a      	movs	r1, #10
400079e6:	4550      	cmp	r0, sl
400079e8:	bf38      	it	cc
400079ea:	4650      	movcc	r0, sl
400079ec:	9002      	str	r0, [sp, #8]
400079ee:	4640      	mov	r0, r8
400079f0:	f006 fc2a 	bl	4000e248 <speedBinTable>
400079f4:	4582      	cmp	sl, r0
400079f6:	d805      	bhi.n	40007a04 <ddr3TipSetTiming+0x7c>
400079f8:	4640      	mov	r0, r8
400079fa:	210a      	movs	r1, #10
400079fc:	f006 fc24 	bl	4000e248 <speedBinTable>
40007a00:	9003      	str	r0, [sp, #12]
40007a02:	e001      	b.n	40007a08 <ddr3TipSetTiming+0x80>
40007a04:	f8cd a00c 	str.w	sl, [sp, #12]
40007a08:	f04f 090c 	mov.w	r9, #12
40007a0c:	2109      	movs	r1, #9
40007a0e:	fb09 f904 	mul.w	r9, r9, r4
40007a12:	4640      	mov	r0, r8
40007a14:	f643 2398 	movw	r3, #15000	; 0x3a98
40007a18:	4599      	cmp	r9, r3
40007a1a:	bf38      	it	cc
40007a1c:	4699      	movcc	r9, r3
40007a1e:	f006 fc13 	bl	4000e248 <speedBinTable>
40007a22:	4582      	cmp	sl, r0
40007a24:	d804      	bhi.n	40007a30 <ddr3TipSetTiming+0xa8>
40007a26:	4640      	mov	r0, r8
40007a28:	2109      	movs	r1, #9
40007a2a:	f006 fc0d 	bl	4000e248 <speedBinTable>
40007a2e:	4682      	mov	sl, r0
40007a30:	2102      	movs	r1, #2
40007a32:	4640      	mov	r0, r8
40007a34:	f006 fc08 	bl	4000e248 <speedBinTable>
40007a38:	2102      	movs	r1, #2
40007a3a:	4683      	mov	fp, r0
40007a3c:	4640      	mov	r0, r8
40007a3e:	f006 fc03 	bl	4000e248 <speedBinTable>
40007a42:	4621      	mov	r1, r4
40007a44:	f7fc eb32 	blx	400040ac <__aeabi_uidiv>
40007a48:	f04f 0102 	mov.w	r1, #2
40007a4c:	4360      	muls	r0, r4
40007a4e:	4583      	cmp	fp, r0
40007a50:	4640      	mov	r0, r8
40007a52:	d106      	bne.n	40007a62 <ddr3TipSetTiming+0xda>
40007a54:	f006 fbf8 	bl	4000e248 <speedBinTable>
40007a58:	4621      	mov	r1, r4
40007a5a:	f7fc eb28 	blx	400040ac <__aeabi_uidiv>
40007a5e:	3801      	subs	r0, #1
40007a60:	e004      	b.n	40007a6c <ddr3TipSetTiming+0xe4>
40007a62:	f006 fbf1 	bl	4000e248 <speedBinTable>
40007a66:	4621      	mov	r1, r4
40007a68:	f7fc eb20 	blx	400040ac <__aeabi_uidiv>
40007a6c:	2100      	movs	r1, #0
40007a6e:	9004      	str	r0, [sp, #16]
40007a70:	4640      	mov	r0, r8
40007a72:	f006 fbe9 	bl	4000e248 <speedBinTable>
40007a76:	2100      	movs	r1, #0
40007a78:	4683      	mov	fp, r0
40007a7a:	4640      	mov	r0, r8
40007a7c:	f006 fbe4 	bl	4000e248 <speedBinTable>
40007a80:	4621      	mov	r1, r4
40007a82:	f7fc eb14 	blx	400040ac <__aeabi_uidiv>
40007a86:	f04f 0100 	mov.w	r1, #0
40007a8a:	4360      	muls	r0, r4
40007a8c:	4583      	cmp	fp, r0
40007a8e:	4640      	mov	r0, r8
40007a90:	d106      	bne.n	40007aa0 <ddr3TipSetTiming+0x118>
40007a92:	f006 fbd9 	bl	4000e248 <speedBinTable>
40007a96:	4621      	mov	r1, r4
40007a98:	f7fc eb08 	blx	400040ac <__aeabi_uidiv>
40007a9c:	3801      	subs	r0, #1
40007a9e:	e004      	b.n	40007aaa <ddr3TipSetTiming+0x122>
40007aa0:	f006 fbd2 	bl	4000e248 <speedBinTable>
40007aa4:	4621      	mov	r1, r4
40007aa6:	f7fc eb02 	blx	400040ac <__aeabi_uidiv>
40007aaa:	2101      	movs	r1, #1
40007aac:	9006      	str	r0, [sp, #24]
40007aae:	4640      	mov	r0, r8
40007ab0:	f006 fbca 	bl	4000e248 <speedBinTable>
40007ab4:	2101      	movs	r1, #1
40007ab6:	4683      	mov	fp, r0
40007ab8:	4640      	mov	r0, r8
40007aba:	f006 fbc5 	bl	4000e248 <speedBinTable>
40007abe:	4621      	mov	r1, r4
40007ac0:	f7fc eaf4 	blx	400040ac <__aeabi_uidiv>
40007ac4:	f04f 0101 	mov.w	r1, #1
40007ac8:	4360      	muls	r0, r4
40007aca:	4583      	cmp	fp, r0
40007acc:	4640      	mov	r0, r8
40007ace:	d106      	bne.n	40007ade <ddr3TipSetTiming+0x156>
40007ad0:	f006 fbba 	bl	4000e248 <speedBinTable>
40007ad4:	4621      	mov	r1, r4
40007ad6:	f7fc eaea 	blx	400040ac <__aeabi_uidiv>
40007ada:	3801      	subs	r0, #1
40007adc:	e004      	b.n	40007ae8 <ddr3TipSetTiming+0x160>
40007ade:	f006 fbb3 	bl	4000e248 <speedBinTable>
40007ae2:	4621      	mov	r1, r4
40007ae4:	f7fc eae2 	blx	400040ac <__aeabi_uidiv>
40007ae8:	210b      	movs	r1, #11
40007aea:	9007      	str	r0, [sp, #28]
40007aec:	4640      	mov	r0, r8
40007aee:	f006 fbab 	bl	4000e248 <speedBinTable>
40007af2:	210b      	movs	r1, #11
40007af4:	4683      	mov	fp, r0
40007af6:	4640      	mov	r0, r8
40007af8:	f006 fba6 	bl	4000e248 <speedBinTable>
40007afc:	4621      	mov	r1, r4
40007afe:	f7fc ead6 	blx	400040ac <__aeabi_uidiv>
40007b02:	f04f 010b 	mov.w	r1, #11
40007b06:	4360      	muls	r0, r4
40007b08:	4583      	cmp	fp, r0
40007b0a:	4640      	mov	r0, r8
40007b0c:	d106      	bne.n	40007b1c <ddr3TipSetTiming+0x194>
40007b0e:	f006 fb9b 	bl	4000e248 <speedBinTable>
40007b12:	4621      	mov	r1, r4
40007b14:	f7fc eaca 	blx	400040ac <__aeabi_uidiv>
40007b18:	3801      	subs	r0, #1
40007b1a:	e004      	b.n	40007b26 <ddr3TipSetTiming+0x19e>
40007b1c:	f006 fb94 	bl	4000e248 <speedBinTable>
40007b20:	4621      	mov	r1, r4
40007b22:	f7fc eac4 	blx	400040ac <__aeabi_uidiv>
40007b26:	9008      	str	r0, [sp, #32]
40007b28:	4621      	mov	r1, r4
40007b2a:	4650      	mov	r0, sl
40007b2c:	f7fc ebb4 	blx	40004298 <__aeabi_uidivmod>
40007b30:	4650      	mov	r0, sl
40007b32:	b921      	cbnz	r1, 40007b3e <ddr3TipSetTiming+0x1b6>
40007b34:	4621      	mov	r1, r4
40007b36:	f7fc eaba 	blx	400040ac <__aeabi_uidiv>
40007b3a:	3801      	subs	r0, #1
40007b3c:	e002      	b.n	40007b44 <ddr3TipSetTiming+0x1bc>
40007b3e:	4621      	mov	r1, r4
40007b40:	f7fc eab4 	blx	400040ac <__aeabi_uidiv>
40007b44:	9009      	str	r0, [sp, #36]	; 0x24
40007b46:	4621      	mov	r1, r4
40007b48:	9802      	ldr	r0, [sp, #8]
40007b4a:	f7fc eba6 	blx	40004298 <__aeabi_uidivmod>
40007b4e:	9802      	ldr	r0, [sp, #8]
40007b50:	b921      	cbnz	r1, 40007b5c <ddr3TipSetTiming+0x1d4>
40007b52:	4621      	mov	r1, r4
40007b54:	f7fc eaaa 	blx	400040ac <__aeabi_uidiv>
40007b58:	3801      	subs	r0, #1
40007b5a:	e002      	b.n	40007b62 <ddr3TipSetTiming+0x1da>
40007b5c:	4621      	mov	r1, r4
40007b5e:	f7fc eaa6 	blx	400040ac <__aeabi_uidiv>
40007b62:	9002      	str	r0, [sp, #8]
40007b64:	4621      	mov	r1, r4
40007b66:	9803      	ldr	r0, [sp, #12]
40007b68:	f7fc eb96 	blx	40004298 <__aeabi_uidivmod>
40007b6c:	9803      	ldr	r0, [sp, #12]
40007b6e:	b929      	cbnz	r1, 40007b7c <ddr3TipSetTiming+0x1f4>
40007b70:	4621      	mov	r1, r4
40007b72:	f7fc ea9c 	blx	400040ac <__aeabi_uidiv>
40007b76:	f100 3aff 	add.w	sl, r0, #4294967295
40007b7a:	e003      	b.n	40007b84 <ddr3TipSetTiming+0x1fc>
40007b7c:	4621      	mov	r1, r4
40007b7e:	f7fc ea96 	blx	400040ac <__aeabi_uidiv>
40007b82:	4682      	mov	sl, r0
40007b84:	9a05      	ldr	r2, [sp, #20]
40007b86:	f44f 7b7a 	mov.w	fp, #1000	; 0x3e8
40007b8a:	4b12      	ldr	r3, [pc, #72]	; (40007bd4 <ddr3TipSetTiming+0x24c>)
40007b8c:	4621      	mov	r1, r4
40007b8e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
40007b92:	fb0b fb03 	mul.w	fp, fp, r3
40007b96:	4658      	mov	r0, fp
40007b98:	f7fc ea88 	blx	400040ac <__aeabi_uidiv>
40007b9c:	4621      	mov	r1, r4
40007b9e:	fb04 f300 	mul.w	r3, r4, r0
40007ba2:	4680      	mov	r8, r0
40007ba4:	459b      	cmp	fp, r3
40007ba6:	bf08      	it	eq
40007ba8:	f100 38ff 	addeq.w	r8, r0, #4294967295
40007bac:	4648      	mov	r0, r9
40007bae:	f7fc eb74 	blx	40004298 <__aeabi_uidivmod>
40007bb2:	4648      	mov	r0, r9
40007bb4:	b981      	cbnz	r1, 40007bd8 <ddr3TipSetTiming+0x250>
40007bb6:	4621      	mov	r1, r4
40007bb8:	f7fc ea78 	blx	400040ac <__aeabi_uidiv>
40007bbc:	f100 39ff 	add.w	r9, r0, #4294967295
40007bc0:	e00e      	b.n	40007be0 <ddr3TipSetTiming+0x258>
40007bc2:	bf00      	nop
40007bc4:	40020428 	andmi	r0, r2, r8, lsr #8
40007bc8:	000f4240 	andeq	r4, pc, r0, asr #4
40007bcc:	40014eac 	andmi	r4, r1, ip, lsr #29
40007bd0:	4001662c 	andmi	r6, r1, ip, lsr #12
40007bd4:	40016622 	andmi	r6, r1, r2, lsr #12
40007bd8:	4621      	mov	r1, r4
40007bda:	f7fc ea68 	blx	400040ac <__aeabi_uidiv>
40007bde:	4681      	mov	r9, r0
40007be0:	9b04      	ldr	r3, [sp, #16]
40007be2:	4638      	mov	r0, r7
40007be4:	4631      	mov	r1, r6
40007be6:	4c67      	ldr	r4, [pc, #412]	; (40007d84 <ddr3TipSetTiming+0x3fc>)
40007be8:	f3c3 1201 	ubfx	r2, r3, #4, #2
40007bec:	f003 030f 	and.w	r3, r3, #15
40007bf0:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
40007bf4:	9a06      	ldr	r2, [sp, #24]
40007bf6:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
40007bfa:	9a07      	ldr	r2, [sp, #28]
40007bfc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
40007c00:	9a08      	ldr	r2, [sp, #32]
40007c02:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
40007c06:	9a09      	ldr	r2, [sp, #36]	; 0x24
40007c08:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
40007c0c:	9a02      	ldr	r2, [sp, #8]
40007c0e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
40007c12:	462a      	mov	r2, r5
40007c14:	ea43 730a 	orr.w	r3, r3, sl, lsl #28
40007c18:	9300      	str	r3, [sp, #0]
40007c1a:	f46f 0340 	mvn.w	r3, #12582912	; 0xc00000
40007c1e:	9301      	str	r3, [sp, #4]
40007c20:	f241 4308 	movw	r3, #5128	; 0x1408
40007c24:	f7ff fea0 	bl	40007968 <mvHwsDdr3TipIFWrite>
40007c28:	6020      	str	r0, [r4, #0]
40007c2a:	2800      	cmp	r0, #0
40007c2c:	f040 80a3 	bne.w	40007d76 <ddr3TipSetTiming+0x3ee>
40007c30:	f008 037f 	and.w	r3, r8, #127	; 0x7f
40007c34:	4638      	mov	r0, r7
40007c36:	9300      	str	r3, [sp, #0]
40007c38:	4631      	mov	r1, r6
40007c3a:	237f      	movs	r3, #127	; 0x7f
40007c3c:	462a      	mov	r2, r5
40007c3e:	9301      	str	r3, [sp, #4]
40007c40:	f241 430c 	movw	r3, #5132	; 0x140c
40007c44:	f7ff fe90 	bl	40007968 <mvHwsDdr3TipIFWrite>
40007c48:	6020      	str	r0, [r4, #0]
40007c4a:	2800      	cmp	r0, #0
40007c4c:	f040 8093 	bne.w	40007d76 <ddr3TipSetTiming+0x3ee>
40007c50:	f44f 73c0 	mov.w	r3, #384	; 0x180
40007c54:	4638      	mov	r0, r7
40007c56:	9300      	str	r3, [sp, #0]
40007c58:	4631      	mov	r1, r6
40007c5a:	9301      	str	r3, [sp, #4]
40007c5c:	462a      	mov	r2, r5
40007c5e:	f241 430c 	movw	r3, #5132	; 0x140c
40007c62:	f7ff fe81 	bl	40007968 <mvHwsDdr3TipIFWrite>
40007c66:	6020      	str	r0, [r4, #0]
40007c68:	2800      	cmp	r0, #0
40007c6a:	f040 8084 	bne.w	40007d76 <ddr3TipSetTiming+0x3ee>
40007c6e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
40007c72:	4638      	mov	r0, r7
40007c74:	9300      	str	r3, [sp, #0]
40007c76:	4631      	mov	r1, r6
40007c78:	9301      	str	r3, [sp, #4]
40007c7a:	462a      	mov	r2, r5
40007c7c:	f241 430c 	movw	r3, #5132	; 0x140c
40007c80:	f7ff fe72 	bl	40007968 <mvHwsDdr3TipIFWrite>
40007c84:	6020      	str	r0, [r4, #0]
40007c86:	2800      	cmp	r0, #0
40007c88:	d175      	bne.n	40007d76 <ddr3TipSetTiming+0x3ee>
40007c8a:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
40007c8e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
40007c92:	4631      	mov	r1, r6
40007c94:	e88d 0009 	stmia.w	sp, {r0, r3}
40007c98:	462a      	mov	r2, r5
40007c9a:	4638      	mov	r0, r7
40007c9c:	f241 430c 	movw	r3, #5132	; 0x140c
40007ca0:	f7ff fe62 	bl	40007968 <mvHwsDdr3TipIFWrite>
40007ca4:	6020      	str	r0, [r4, #0]
40007ca6:	2800      	cmp	r0, #0
40007ca8:	d165      	bne.n	40007d76 <ddr3TipSetTiming+0x3ee>
40007caa:	f3c8 18c2 	ubfx	r8, r8, #7, #3
40007cae:	4638      	mov	r0, r7
40007cb0:	4631      	mov	r1, r6
40007cb2:	462a      	mov	r2, r5
40007cb4:	ea4f 4308 	mov.w	r3, r8, lsl #16
40007cb8:	9300      	str	r3, [sp, #0]
40007cba:	f44f 23e0 	mov.w	r3, #458752	; 0x70000
40007cbe:	9301      	str	r3, [sp, #4]
40007cc0:	f241 430c 	movw	r3, #5132	; 0x140c
40007cc4:	f7ff fe50 	bl	40007968 <mvHwsDdr3TipIFWrite>
40007cc8:	6020      	str	r0, [r4, #0]
40007cca:	2800      	cmp	r0, #0
40007ccc:	d153      	bne.n	40007d76 <ddr3TipSetTiming+0x3ee>
40007cce:	9000      	str	r0, [sp, #0]
40007cd0:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
40007cd4:	4638      	mov	r0, r7
40007cd6:	9301      	str	r3, [sp, #4]
40007cd8:	4631      	mov	r1, r6
40007cda:	462a      	mov	r2, r5
40007cdc:	f241 430c 	movw	r3, #5132	; 0x140c
40007ce0:	f7ff fe42 	bl	40007968 <mvHwsDdr3TipIFWrite>
40007ce4:	6020      	str	r0, [r4, #0]
40007ce6:	2800      	cmp	r0, #0
40007ce8:	d145      	bne.n	40007d76 <ddr3TipSetTiming+0x3ee>
40007cea:	f009 030f 	and.w	r3, r9, #15
40007cee:	4638      	mov	r0, r7
40007cf0:	4631      	mov	r1, r6
40007cf2:	462a      	mov	r2, r5
40007cf4:	065b      	lsls	r3, r3, #25
40007cf6:	9300      	str	r3, [sp, #0]
40007cf8:	f04f 73f0 	mov.w	r3, #31457280	; 0x1e00000
40007cfc:	9301      	str	r3, [sp, #4]
40007cfe:	f241 430c 	movw	r3, #5132	; 0x140c
40007d02:	f7ff fe31 	bl	40007968 <mvHwsDdr3TipIFWrite>
40007d06:	6020      	str	r0, [r4, #0]
40007d08:	2800      	cmp	r0, #0
40007d0a:	d134      	bne.n	40007d76 <ddr3TipSetTiming+0x3ee>
40007d0c:	ea4f 1919 	mov.w	r9, r9, lsr #4
40007d10:	4638      	mov	r0, r7
40007d12:	4631      	mov	r1, r6
40007d14:	462a      	mov	r2, r5
40007d16:	ea4f 7389 	mov.w	r3, r9, lsl #30
40007d1a:	9300      	str	r3, [sp, #0]
40007d1c:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
40007d20:	9301      	str	r3, [sp, #4]
40007d22:	f241 430c 	movw	r3, #5132	; 0x140c
40007d26:	f7ff fe1f 	bl	40007968 <mvHwsDdr3TipIFWrite>
40007d2a:	6020      	str	r0, [r4, #0]
40007d2c:	bb18      	cbnz	r0, 40007d76 <ddr3TipSetTiming+0x3ee>
40007d2e:	f04f 51b0 	mov.w	r1, #369098752	; 0x16000000
40007d32:	f04f 53f0 	mov.w	r3, #503316480	; 0x1e000000
40007d36:	4638      	mov	r0, r7
40007d38:	e88d 000a 	stmia.w	sp, {r1, r3}
40007d3c:	462a      	mov	r2, r5
40007d3e:	4631      	mov	r1, r6
40007d40:	f241 430c 	movw	r3, #5132	; 0x140c
40007d44:	f7ff fe10 	bl	40007968 <mvHwsDdr3TipIFWrite>
40007d48:	6020      	str	r0, [r4, #0]
40007d4a:	b120      	cbz	r0, 40007d56 <ddr3TipSetTiming+0x3ce>
40007d4c:	f007 fa8a 	bl	4000f264 <gtBreakOnFail>
40007d50:	4b0c      	ldr	r3, [pc, #48]	; (40007d84 <ddr3TipSetTiming+0x3fc>)
40007d52:	6818      	ldr	r0, [r3, #0]
40007d54:	e012      	b.n	40007d7c <ddr3TipSetTiming+0x3f4>
40007d56:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
40007d5a:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
40007d5e:	4638      	mov	r0, r7
40007d60:	e88d 000c 	stmia.w	sp, {r2, r3}
40007d64:	4631      	mov	r1, r6
40007d66:	462a      	mov	r2, r5
40007d68:	f241 430c 	movw	r3, #5132	; 0x140c
40007d6c:	4c05      	ldr	r4, [pc, #20]	; (40007d84 <ddr3TipSetTiming+0x3fc>)
40007d6e:	f7ff fdfb 	bl	40007968 <mvHwsDdr3TipIFWrite>
40007d72:	6020      	str	r0, [r4, #0]
40007d74:	b110      	cbz	r0, 40007d7c <ddr3TipSetTiming+0x3f4>
40007d76:	f007 fa75 	bl	4000f264 <gtBreakOnFail>
40007d7a:	6820      	ldr	r0, [r4, #0]
40007d7c:	b00b      	add	sp, #44	; 0x2c
40007d7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40007d82:	bf00      	nop
40007d84:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipWriteOdt:

40007d88 <ddr3TipWriteOdt>:
ddr3TipWriteOdt():
40007d88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007d8c:	f103 3cff 	add.w	ip, r3, #4294967295
40007d90:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
40007d94:	4607      	mov	r7, r0
40007d96:	ea4f 780c 	mov.w	r8, ip, lsl #28
40007d9a:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
40007d9e:	ebc9 0e03 	rsb	lr, r9, r3
40007da2:	3306      	adds	r3, #6
40007da4:	f003 0a0f 	and.w	sl, r3, #15
40007da8:	ea4f 4818 	mov.w	r8, r8, lsr #16
40007dac:	091b      	lsrs	r3, r3, #4
40007dae:	f10e 0406 	add.w	r4, lr, #6
40007db2:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
40007db6:	f10e 0e01 	add.w	lr, lr, #1
40007dba:	ea48 5c8c 	orr.w	ip, r8, ip, lsl #22
40007dbe:	f3c4 1b00 	ubfx	fp, r4, #4, #1
40007dc2:	ea4c 5cc3 	orr.w	ip, ip, r3, lsl #23
40007dc6:	4b27      	ldr	r3, [pc, #156]	; (40007e64 <ddr3TipWriteOdt+0xdc>)
40007dc8:	f004 040f 	and.w	r4, r4, #15
40007dcc:	ea4c 1c0e 	orr.w	ip, ip, lr, lsl #4
40007dd0:	460e      	mov	r6, r1
40007dd2:	4615      	mov	r5, r2
40007dd4:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
40007dd8:	9301      	str	r3, [sp, #4]
40007dda:	f241 4328 	movw	r3, #5160	; 0x1428
40007dde:	ea44 544b 	orr.w	r4, r4, fp, lsl #21
40007de2:	9400      	str	r4, [sp, #0]
40007de4:	f7ff fdc0 	bl	40007968 <mvHwsDdr3TipIFWrite>
40007de8:	4c1f      	ldr	r4, [pc, #124]	; (40007e68 <ddr3TipWriteOdt+0xe0>)
40007dea:	6020      	str	r0, [r4, #0]
40007dec:	2800      	cmp	r0, #0
40007dee:	d133      	bne.n	40007e58 <ddr3TipWriteOdt+0xd0>
40007df0:	f109 33ff 	add.w	r3, r9, #4294967295
40007df4:	f109 0905 	add.w	r9, r9, #5
40007df8:	4638      	mov	r0, r7
40007dfa:	4631      	mov	r1, r6
40007dfc:	ea4f 3909 	mov.w	r9, r9, lsl #12
40007e00:	462a      	mov	r2, r5
40007e02:	ea49 2303 	orr.w	r3, r9, r3, lsl #8
40007e06:	f043 0391 	orr.w	r3, r3, #145	; 0x91
40007e0a:	9300      	str	r3, [sp, #0]
40007e0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
40007e10:	9301      	str	r3, [sp, #4]
40007e12:	f241 437c 	movw	r3, #5244	; 0x147c
40007e16:	f7ff fda7 	bl	40007968 <mvHwsDdr3TipIFWrite>
40007e1a:	6020      	str	r0, [r4, #0]
40007e1c:	b9e0      	cbnz	r0, 40007e58 <ddr3TipWriteOdt+0xd0>
40007e1e:	4b13      	ldr	r3, [pc, #76]	; (40007e6c <ddr3TipWriteOdt+0xe4>)
40007e20:	681b      	ldr	r3, [r3, #0]
40007e22:	2b01      	cmp	r3, #1
40007e24:	d10b      	bne.n	40007e3e <ddr3TipWriteOdt+0xb6>
40007e26:	230f      	movs	r3, #15
40007e28:	4638      	mov	r0, r7
40007e2a:	9300      	str	r3, [sp, #0]
40007e2c:	4631      	mov	r1, r6
40007e2e:	9301      	str	r3, [sp, #4]
40007e30:	462a      	mov	r2, r5
40007e32:	f241 4398 	movw	r3, #5272	; 0x1498
40007e36:	f7ff fd97 	bl	40007968 <mvHwsDdr3TipIFWrite>
40007e3a:	6020      	str	r0, [r4, #0]
40007e3c:	b960      	cbnz	r0, 40007e58 <ddr3TipWriteOdt+0xd0>
40007e3e:	230f      	movs	r3, #15
40007e40:	4638      	mov	r0, r7
40007e42:	9300      	str	r3, [sp, #0]
40007e44:	4631      	mov	r1, r6
40007e46:	9301      	str	r3, [sp, #4]
40007e48:	462a      	mov	r2, r5
40007e4a:	f241 439c 	movw	r3, #5276	; 0x149c
40007e4e:	4c06      	ldr	r4, [pc, #24]	; (40007e68 <ddr3TipWriteOdt+0xe0>)
40007e50:	f7ff fd8a 	bl	40007968 <mvHwsDdr3TipIFWrite>
40007e54:	6020      	str	r0, [r4, #0]
40007e56:	b110      	cbz	r0, 40007e5e <ddr3TipWriteOdt+0xd6>
40007e58:	f007 fa04 	bl	4000f264 <gtBreakOnFail>
40007e5c:	6820      	ldr	r0, [r4, #0]
40007e5e:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
40007e62:	bf00      	nop
40007e64:	000ffff0 	strdeq	pc, [pc], -r0
40007e68:	400206c0 	andmi	r0, r2, r0, asr #13
40007e6c:	400161e0 	andmi	r6, r1, r0, ror #3

Disassembly of section .text.ddr3TipConfigureCs:

40007e70 <ddr3TipConfigureCs>:
ddr3TipConfigureCs():
40007e70:	2b01      	cmp	r3, #1
40007e72:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007e76:	4680      	mov	r8, r0
40007e78:	b085      	sub	sp, #20
40007e7a:	460d      	mov	r5, r1
40007e7c:	4616      	mov	r6, r2
40007e7e:	461f      	mov	r7, r3
40007e80:	d164      	bne.n	40007f4c <ddr3TipConfigureCs+0xdc>
40007e82:	f8df 911c 	ldr.w	r9, [pc, #284]	; 40007fa0 <ddr3TipConfigureCs+0x130>
40007e86:	f04f 0b58 	mov.w	fp, #88	; 0x58
40007e8a:	fb0b fb01 	mul.w	fp, fp, r1
40007e8e:	f04f 0c03 	mov.w	ip, #3
40007e92:	f8d9 3000 	ldr.w	r3, [r9]
40007e96:	ea4f 0a82 	mov.w	sl, r2, lsl #2
40007e9a:	462a      	mov	r2, r5
40007e9c:	4c3e      	ldr	r4, [pc, #248]	; (40007f98 <ddr3TipConfigureCs+0x128>)
40007e9e:	445b      	add	r3, fp
40007ea0:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
40007ea4:	f8cd c00c 	str.w	ip, [sp, #12]
40007ea8:	f113 33ff 	adds.w	r3, r3, #4294967295
40007eac:	bf18      	it	ne
40007eae:	2301      	movne	r3, #1
40007eb0:	2100      	movs	r1, #0
40007eb2:	fa03 f30a 	lsl.w	r3, r3, sl
40007eb6:	9300      	str	r3, [sp, #0]
40007eb8:	fa0c f30a 	lsl.w	r3, ip, sl
40007ebc:	9301      	str	r3, [sp, #4]
40007ebe:	f241 4310 	movw	r3, #5136	; 0x1410
40007ec2:	f7ff fd51 	bl	40007968 <mvHwsDdr3TipIFWrite>
40007ec6:	f8dd c00c 	ldr.w	ip, [sp, #12]
40007eca:	4601      	mov	r1, r0
40007ecc:	6020      	str	r0, [r4, #0]
40007ece:	2800      	cmp	r0, #0
40007ed0:	d159      	bne.n	40007f86 <ddr3TipConfigureCs+0x116>
40007ed2:	f8d9 3000 	ldr.w	r3, [r9]
40007ed6:	f10a 0a02 	add.w	sl, sl, #2
40007eda:	4a30      	ldr	r2, [pc, #192]	; (40007f9c <ddr3TipConfigureCs+0x12c>)
40007edc:	4640      	mov	r0, r8
40007ede:	445b      	add	r3, fp
40007ee0:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
40007ee4:	f812 9003 	ldrb.w	r9, [r2, r3]
40007ee8:	462a      	mov	r2, r5
40007eea:	f009 0303 	and.w	r3, r9, #3
40007eee:	fa03 f30a 	lsl.w	r3, r3, sl
40007ef2:	9300      	str	r3, [sp, #0]
40007ef4:	fa0c f30a 	lsl.w	r3, ip, sl
40007ef8:	9301      	str	r3, [sp, #4]
40007efa:	f241 4310 	movw	r3, #5136	; 0x1410
40007efe:	f7ff fd33 	bl	40007968 <mvHwsDdr3TipIFWrite>
40007f02:	4601      	mov	r1, r0
40007f04:	6020      	str	r0, [r4, #0]
40007f06:	2800      	cmp	r0, #0
40007f08:	d13d      	bne.n	40007f86 <ddr3TipConfigureCs+0x116>
40007f0a:	f3c9 0980 	ubfx	r9, r9, #2, #1
40007f0e:	f106 0314 	add.w	r3, r6, #20
40007f12:	4640      	mov	r0, r8
40007f14:	fa09 f203 	lsl.w	r2, r9, r3
40007f18:	fa07 f303 	lsl.w	r3, r7, r3
40007f1c:	9200      	str	r2, [sp, #0]
40007f1e:	462a      	mov	r2, r5
40007f20:	9301      	str	r3, [sp, #4]
40007f22:	f241 4310 	movw	r3, #5136	; 0x1410
40007f26:	f7ff fd1f 	bl	40007968 <mvHwsDdr3TipIFWrite>
40007f2a:	4601      	mov	r1, r0
40007f2c:	6020      	str	r0, [r4, #0]
40007f2e:	bb50      	cbnz	r0, 40007f86 <ddr3TipConfigureCs+0x116>
40007f30:	f106 0310 	add.w	r3, r6, #16
40007f34:	4640      	mov	r0, r8
40007f36:	fa07 f303 	lsl.w	r3, r7, r3
40007f3a:	462a      	mov	r2, r5
40007f3c:	9300      	str	r3, [sp, #0]
40007f3e:	9301      	str	r3, [sp, #4]
40007f40:	f241 4310 	movw	r3, #5136	; 0x1410
40007f44:	f7ff fd10 	bl	40007968 <mvHwsDdr3TipIFWrite>
40007f48:	6020      	str	r0, [r4, #0]
40007f4a:	b9e0      	cbnz	r0, 40007f86 <ddr3TipConfigureCs+0x116>
40007f4c:	2e02      	cmp	r6, #2
40007f4e:	d902      	bls.n	40007f56 <ddr3TipConfigureCs+0xe6>
40007f50:	2e03      	cmp	r6, #3
40007f52:	d11c      	bne.n	40007f8e <ddr3TipConfigureCs+0x11e>
40007f54:	e008      	b.n	40007f68 <ddr3TipConfigureCs+0xf8>
40007f56:	2301      	movs	r3, #1
40007f58:	360b      	adds	r6, #11
40007f5a:	fa07 f706 	lsl.w	r7, r7, r6
40007f5e:	9700      	str	r7, [sp, #0]
40007f60:	fa03 f606 	lsl.w	r6, r3, r6
40007f64:	9601      	str	r6, [sp, #4]
40007f66:	e004      	b.n	40007f72 <ddr3TipConfigureCs+0x102>
40007f68:	03ff      	lsls	r7, r7, #15
40007f6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
40007f6e:	9700      	str	r7, [sp, #0]
40007f70:	9301      	str	r3, [sp, #4]
40007f72:	4640      	mov	r0, r8
40007f74:	2100      	movs	r1, #0
40007f76:	462a      	mov	r2, r5
40007f78:	f241 4304 	movw	r3, #5124	; 0x1404
40007f7c:	f7ff fcf4 	bl	40007968 <mvHwsDdr3TipIFWrite>
40007f80:	4c05      	ldr	r4, [pc, #20]	; (40007f98 <ddr3TipConfigureCs+0x128>)
40007f82:	6020      	str	r0, [r4, #0]
40007f84:	b120      	cbz	r0, 40007f90 <ddr3TipConfigureCs+0x120>
40007f86:	f007 f96d 	bl	4000f264 <gtBreakOnFail>
40007f8a:	6820      	ldr	r0, [r4, #0]
40007f8c:	e000      	b.n	40007f90 <ddr3TipConfigureCs+0x120>
40007f8e:	2000      	movs	r0, #0
40007f90:	b005      	add	sp, #20
40007f92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40007f96:	bf00      	nop
40007f98:	400206c0 	andmi	r0, r2, r0, asr #13
40007f9c:	40015138 	andmi	r5, r1, r8, lsr r1
40007fa0:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.mvHwsDdr3TipIFRead:

40007fa4 <mvHwsDdr3TipIFRead>:
mvHwsDdr3TipIFRead():
40007fa4:	b537      	push	{r0, r1, r2, r4, r5, lr}
40007fa6:	252c      	movs	r5, #44	; 0x2c
40007fa8:	4c05      	ldr	r4, [pc, #20]	; (40007fc0 <mvHwsDdr3TipIFRead+0x1c>)
40007faa:	fb05 4400 	mla	r4, r5, r0, r4
40007fae:	9d06      	ldr	r5, [sp, #24]
40007fb0:	b2c0      	uxtb	r0, r0
40007fb2:	9500      	str	r5, [sp, #0]
40007fb4:	9d07      	ldr	r5, [sp, #28]
40007fb6:	9501      	str	r5, [sp, #4]
40007fb8:	6864      	ldr	r4, [r4, #4]
40007fba:	47a0      	blx	r4
40007fbc:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
40007fbe:	bf00      	nop
40007fc0:	400203dc 	ldrdmi	r0, [r2], -ip

Disassembly of section .text.ddr3TipBusAccess:

40007fc4 <ddr3TipBusAccess>:
ddr3TipBusAccess():
40007fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007fc8:	b087      	sub	sp, #28
40007fca:	4688      	mov	r8, r1
40007fcc:	4617      	mov	r7, r2
40007fce:	9d10      	ldr	r5, [sp, #64]	; 0x40
40007fd0:	9c12      	ldr	r4, [sp, #72]	; 0x48
40007fd2:	9003      	str	r0, [sp, #12]
40007fd4:	05ad      	lsls	r5, r5, #22
40007fd6:	f004 063f 	and.w	r6, r4, #63	; 0x3f
40007fda:	eb05 63c3 	add.w	r3, r5, r3, lsl #27
40007fde:	f89d 5044 	ldrb.w	r5, [sp, #68]	; 0x44
40007fe2:	f3c4 1481 	ubfx	r4, r4, #6, #2
40007fe6:	eb03 6585 	add.w	r5, r3, r5, lsl #26
40007fea:	f8bd 304c 	ldrh.w	r3, [sp, #76]	; 0x4c
40007fee:	eb05 4506 	add.w	r5, r5, r6, lsl #16
40007ff2:	f89d 6050 	ldrb.w	r6, [sp, #80]	; 0x50
40007ff6:	18ed      	adds	r5, r5, r3
40007ff8:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
40007ffc:	eb05 7404 	add.w	r4, r5, r4, lsl #28
40008000:	f04f 35ff 	mov.w	r5, #4294967295
40008004:	eb04 7686 	add.w	r6, r4, r6, lsl #30
40008008:	9501      	str	r5, [sp, #4]
4000800a:	9600      	str	r6, [sp, #0]
4000800c:	f7ff fcac 	bl	40007968 <mvHwsDdr3TipIFWrite>
40008010:	4c3b      	ldr	r4, [pc, #236]	; (40008100 <ddr3TipBusAccess+0x13c>)
40008012:	6020      	str	r0, [r4, #0]
40008014:	b960      	cbnz	r0, 40008030 <ddr3TipBusAccess+0x6c>
40008016:	9803      	ldr	r0, [sp, #12]
40008018:	4641      	mov	r1, r8
4000801a:	463a      	mov	r2, r7
4000801c:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
40008020:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
40008024:	9501      	str	r5, [sp, #4]
40008026:	9600      	str	r6, [sp, #0]
40008028:	f7ff fc9e 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000802c:	6020      	str	r0, [r4, #0]
4000802e:	b118      	cbz	r0, 40008038 <ddr3TipBusAccess+0x74>
40008030:	f007 f918 	bl	4000f264 <gtBreakOnFail>
40008034:	6820      	ldr	r0, [r4, #0]
40008036:	e05f      	b.n	400080f8 <ddr3TipBusAccess+0x134>
40008038:	f1b8 0f00 	cmp.w	r8, #0
4000803c:	bf0c      	ite	eq
4000803e:	46b8      	moveq	r8, r7
40008040:	f04f 0800 	movne.w	r8, #0
40008044:	f10d 0914 	add.w	r9, sp, #20
40008048:	f8df b0c0 	ldr.w	fp, [pc, #192]	; 4000810c <ddr3TipBusAccess+0x148>
4000804c:	4605      	mov	r5, r0
4000804e:	eb09 0788 	add.w	r7, r9, r8, lsl #2
40008052:	4644      	mov	r4, r8
40008054:	f8db 3000 	ldr.w	r3, [fp]
40008058:	781b      	ldrb	r3, [r3, #0]
4000805a:	fa43 f304 	asr.w	r3, r3, r4
4000805e:	07db      	lsls	r3, r3, #31
40008060:	d545      	bpl.n	400080ee <ddr3TipBusAccess+0x12a>
40008062:	4622      	mov	r2, r4
40008064:	9803      	ldr	r0, [sp, #12]
40008066:	2100      	movs	r1, #0
40008068:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000806c:	f8cd 9000 	str.w	r9, [sp]
40008070:	f04f 3aff 	mov.w	sl, #4294967295
40008074:	f8cd a004 	str.w	sl, [sp, #4]
40008078:	f7ff ff94 	bl	40007fa4 <mvHwsDdr3TipIFRead>
4000807c:	4a20      	ldr	r2, [pc, #128]	; (40008100 <ddr3TipBusAccess+0x13c>)
4000807e:	6010      	str	r0, [r2, #0]
40008080:	b128      	cbz	r0, 4000808e <ddr3TipBusAccess+0xca>
40008082:	9202      	str	r2, [sp, #8]
40008084:	f007 f8ee 	bl	4000f264 <gtBreakOnFail>
40008088:	9a02      	ldr	r2, [sp, #8]
4000808a:	6816      	ldr	r6, [r2, #0]
4000808c:	e025      	b.n	400080da <ddr3TipBusAccess+0x116>
4000808e:	597b      	ldr	r3, [r7, r5]
40008090:	4606      	mov	r6, r0
40008092:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
40008096:	e017      	b.n	400080c8 <ddr3TipBusAccess+0x104>
40008098:	4b1a      	ldr	r3, [pc, #104]	; (40008104 <ddr3TipBusAccess+0x140>)
4000809a:	3601      	adds	r6, #1
4000809c:	429e      	cmp	r6, r3
4000809e:	d01b      	beq.n	400080d8 <ddr3TipBusAccess+0x114>
400080a0:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
400080a4:	9803      	ldr	r0, [sp, #12]
400080a6:	2100      	movs	r1, #0
400080a8:	4622      	mov	r2, r4
400080aa:	e88d 0600 	stmia.w	sp, {r9, sl}
400080ae:	f7ff ff79 	bl	40007fa4 <mvHwsDdr3TipIFRead>
400080b2:	4b13      	ldr	r3, [pc, #76]	; (40008100 <ddr3TipBusAccess+0x13c>)
400080b4:	6018      	str	r0, [r3, #0]
400080b6:	b120      	cbz	r0, 400080c2 <ddr3TipBusAccess+0xfe>
400080b8:	f007 f8d4 	bl	4000f264 <gtBreakOnFail>
400080bc:	4b10      	ldr	r3, [pc, #64]	; (40008100 <ddr3TipBusAccess+0x13c>)
400080be:	681e      	ldr	r6, [r3, #0]
400080c0:	e00b      	b.n	400080da <ddr3TipBusAccess+0x116>
400080c2:	597b      	ldr	r3, [r7, r5]
400080c4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
400080c8:	2b00      	cmp	r3, #0
400080ca:	d1e5      	bne.n	40008098 <ddr3TipBusAccess+0xd4>
400080cc:	4b0e      	ldr	r3, [pc, #56]	; (40008108 <ddr3TipBusAccess+0x144>)
400080ce:	429e      	cmp	r6, r3
400080d0:	bf94      	ite	ls
400080d2:	2600      	movls	r6, #0
400080d4:	2601      	movhi	r6, #1
400080d6:	e000      	b.n	400080da <ddr3TipBusAccess+0x116>
400080d8:	2601      	movs	r6, #1
400080da:	f8df a024 	ldr.w	sl, [pc, #36]	; 40008100 <ddr3TipBusAccess+0x13c>
400080de:	f8ca 6000 	str.w	r6, [sl]
400080e2:	b126      	cbz	r6, 400080ee <ddr3TipBusAccess+0x12a>
400080e4:	f007 f8be 	bl	4000f264 <gtBreakOnFail>
400080e8:	f8da 0000 	ldr.w	r0, [sl]
400080ec:	e004      	b.n	400080f8 <ddr3TipBusAccess+0x134>
400080ee:	3401      	adds	r4, #1
400080f0:	3504      	adds	r5, #4
400080f2:	4544      	cmp	r4, r8
400080f4:	d9ae      	bls.n	40008054 <ddr3TipBusAccess+0x90>
400080f6:	2000      	movs	r0, #0
400080f8:	b007      	add	sp, #28
400080fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400080fe:	bf00      	nop
40008100:	400206c0 	andmi	r0, r2, r0, asr #13
40008104:	000f4241 	andeq	r4, pc, r1, asr #4
40008108:	000f423f 	andeq	r4, pc, pc, lsr r2	; <UNPREDICTABLE>
4000810c:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.ddr3TipIfPolling:

40008110 <ddr3TipIfPolling>:
ddr3TipIfPolling():
40008110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40008114:	2901      	cmp	r1, #1
40008116:	bf14      	ite	ne
40008118:	4691      	movne	r9, r2
4000811a:	f04f 0900 	moveq.w	r9, #0
4000811e:	b087      	sub	sp, #28
40008120:	f8df a094 	ldr.w	sl, [pc, #148]	; 400081b8 <ddr3TipIfPolling+0xa8>
40008124:	ae05      	add	r6, sp, #20
40008126:	4683      	mov	fp, r0
40008128:	464c      	mov	r4, r9
4000812a:	f04f 0800 	mov.w	r8, #0
4000812e:	464f      	mov	r7, r9
40008130:	9303      	str	r3, [sp, #12]
40008132:	f8da 3000 	ldr.w	r3, [sl]
40008136:	781b      	ldrb	r3, [r3, #0]
40008138:	fa43 f307 	asr.w	r3, r3, r7
4000813c:	07da      	lsls	r2, r3, #31
4000813e:	d52c      	bpl.n	4000819a <ddr3TipIfPolling+0x8a>
40008140:	2400      	movs	r4, #0
40008142:	00bd      	lsls	r5, r7, #2
40008144:	e00f      	b.n	40008166 <ddr3TipIfPolling+0x56>
40008146:	9910      	ldr	r1, [sp, #64]	; 0x40
40008148:	4658      	mov	r0, fp
4000814a:	463a      	mov	r2, r7
4000814c:	9b11      	ldr	r3, [sp, #68]	; 0x44
4000814e:	9600      	str	r6, [sp, #0]
40008150:	9101      	str	r1, [sp, #4]
40008152:	2100      	movs	r1, #0
40008154:	f7ff ff26 	bl	40007fa4 <mvHwsDdr3TipIFRead>
40008158:	2800      	cmp	r0, #0
4000815a:	d122      	bne.n	400081a2 <ddr3TipIfPolling+0x92>
4000815c:	59ab      	ldr	r3, [r5, r6]
4000815e:	9a03      	ldr	r2, [sp, #12]
40008160:	4293      	cmp	r3, r2
40008162:	d004      	beq.n	4000816e <ddr3TipIfPolling+0x5e>
40008164:	3401      	adds	r4, #1
40008166:	9b12      	ldr	r3, [sp, #72]	; 0x48
40008168:	429c      	cmp	r4, r3
4000816a:	d1ec      	bne.n	40008146 <ddr3TipIfPolling+0x36>
4000816c:	e002      	b.n	40008174 <ddr3TipIfPolling+0x64>
4000816e:	9912      	ldr	r1, [sp, #72]	; 0x48
40008170:	428c      	cmp	r4, r1
40008172:	d309      	bcc.n	40008188 <ddr3TipIfPolling+0x78>
40008174:	4a0c      	ldr	r2, [pc, #48]	; (400081a8 <ddr3TipIfPolling+0x98>)
40008176:	7813      	ldrb	r3, [r2, #0]
40008178:	2b03      	cmp	r3, #3
4000817a:	d803      	bhi.n	40008184 <ddr3TipIfPolling+0x74>
4000817c:	480b      	ldr	r0, [pc, #44]	; (400081ac <ddr3TipIfPolling+0x9c>)
4000817e:	4639      	mov	r1, r7
40008180:	f009 ff60 	bl	40012044 <mvPrintf>
40008184:	2001      	movs	r0, #1
40008186:	4680      	mov	r8, r0
40008188:	4909      	ldr	r1, [pc, #36]	; (400081b0 <ddr3TipIfPolling+0xa0>)
4000818a:	f110 30ff 	adds.w	r0, r0, #4294967295
4000818e:	bf18      	it	ne
40008190:	2001      	movne	r0, #1
40008192:	780b      	ldrb	r3, [r1, #0]
40008194:	4907      	ldr	r1, [pc, #28]	; (400081b4 <ddr3TipIfPolling+0xa4>)
40008196:	19ca      	adds	r2, r1, r7
40008198:	54d0      	strb	r0, [r2, r3]
4000819a:	3701      	adds	r7, #1
4000819c:	454f      	cmp	r7, r9
4000819e:	d9c8      	bls.n	40008132 <ddr3TipIfPolling+0x22>
400081a0:	4640      	mov	r0, r8
400081a2:	b007      	add	sp, #28
400081a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400081a8:	4001614d 	andmi	r6, r1, sp, asr #2
400081ac:	400130dc 	ldrdmi	r3, [r1], -ip
400081b0:	400207d1 	ldrdmi	r0, [r2], -r1
400081b4:	40020408 	andmi	r0, r2, r8, lsl #8
400081b8:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.mvHwsDdr3TipBUSRead:

400081bc <mvHwsDdr3TipBUSRead>:
mvHwsDdr3TipBUSRead():
400081bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400081c0:	b08b      	sub	sp, #44	; 0x2c
400081c2:	460d      	mov	r5, r1
400081c4:	2102      	movs	r1, #2
400081c6:	4617      	mov	r7, r2
400081c8:	4606      	mov	r6, r0
400081ca:	461c      	mov	r4, r3
400081cc:	f89d b050 	ldrb.w	fp, [sp, #80]	; 0x50
400081d0:	f006 fa64 	bl	4000e69c <ddr3TipDevAttrGet>
400081d4:	2f01      	cmp	r7, #1
400081d6:	f04f 0100 	mov.w	r1, #0
400081da:	b2c0      	uxtb	r0, r0
400081dc:	9006      	str	r0, [sp, #24]
400081de:	d144      	bne.n	4000826a <mvHwsDdr3TipBUSRead+0xae>
400081e0:	e034      	b.n	4000824c <mvHwsDdr3TipBUSRead+0x90>
400081e2:	f8d8 3000 	ldr.w	r3, [r8]
400081e6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400081ea:	fa43 f304 	asr.w	r3, r3, r4
400081ee:	07d9      	lsls	r1, r3, #31
400081f0:	d52a      	bpl.n	40008248 <mvHwsDdr3TipBUSRead+0x8c>
400081f2:	9a15      	ldr	r2, [sp, #84]	; 0x54
400081f4:	2100      	movs	r1, #0
400081f6:	4630      	mov	r0, r6
400081f8:	e88d 0810 	stmia.w	sp, {r4, fp}
400081fc:	460b      	mov	r3, r1
400081fe:	f8cd 900c 	str.w	r9, [sp, #12]
40008202:	9202      	str	r2, [sp, #8]
40008204:	462a      	mov	r2, r5
40008206:	f8cd 9010 	str.w	r9, [sp, #16]
4000820a:	f7ff fedb 	bl	40007fc4 <ddr3TipBusAccess>
4000820e:	4f2c      	ldr	r7, [pc, #176]	; (400082c0 <mvHwsDdr3TipBUSRead+0x104>)
40008210:	4601      	mov	r1, r0
40008212:	f8ca 0000 	str.w	r0, [sl]
40008216:	b968      	cbnz	r0, 40008234 <mvHwsDdr3TipBUSRead+0x78>
40008218:	ab09      	add	r3, sp, #36	; 0x24
4000821a:	4630      	mov	r0, r6
4000821c:	9300      	str	r3, [sp, #0]
4000821e:	462a      	mov	r2, r5
40008220:	f04f 33ff 	mov.w	r3, #4294967295
40008224:	9301      	str	r3, [sp, #4]
40008226:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000822a:	f7ff febb 	bl	40007fa4 <mvHwsDdr3TipIFRead>
4000822e:	f8ca 0000 	str.w	r0, [sl]
40008232:	b118      	cbz	r0, 4000823c <mvHwsDdr3TipBUSRead+0x80>
40008234:	f007 f816 	bl	4000f264 <gtBreakOnFail>
40008238:	6838      	ldr	r0, [r7, #0]
4000823a:	e03d      	b.n	400082b8 <mvHwsDdr3TipBUSRead+0xfc>
4000823c:	9a07      	ldr	r2, [sp, #28]
4000823e:	f832 3c04 	ldrh.w	r3, [r2, #-4]
40008242:	9a16      	ldr	r2, [sp, #88]	; 0x58
40008244:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
40008248:	3401      	adds	r4, #1
4000824a:	e009      	b.n	40008260 <mvHwsDdr3TipBUSRead+0xa4>
4000824c:	f8df 8074 	ldr.w	r8, [pc, #116]	; 400082c4 <mvHwsDdr3TipBUSRead+0x108>
40008250:	ab0a      	add	r3, sp, #40	; 0x28
40008252:	f8df a06c 	ldr.w	sl, [pc, #108]	; 400082c0 <mvHwsDdr3TipBUSRead+0x104>
40008256:	460c      	mov	r4, r1
40008258:	4689      	mov	r9, r1
4000825a:	eb03 0385 	add.w	r3, r3, r5, lsl #2
4000825e:	9307      	str	r3, [sp, #28]
40008260:	9a06      	ldr	r2, [sp, #24]
40008262:	4294      	cmp	r4, r2
40008264:	d3bd      	bcc.n	400081e2 <mvHwsDdr3TipBUSRead+0x26>
40008266:	2000      	movs	r0, #0
40008268:	e026      	b.n	400082b8 <mvHwsDdr3TipBUSRead+0xfc>
4000826a:	9b15      	ldr	r3, [sp, #84]	; 0x54
4000826c:	4630      	mov	r0, r6
4000826e:	462a      	mov	r2, r5
40008270:	e88d 0810 	stmia.w	sp, {r4, fp}
40008274:	9103      	str	r1, [sp, #12]
40008276:	9302      	str	r3, [sp, #8]
40008278:	463b      	mov	r3, r7
4000827a:	9104      	str	r1, [sp, #16]
4000827c:	f7ff fea2 	bl	40007fc4 <ddr3TipBusAccess>
40008280:	4c0f      	ldr	r4, [pc, #60]	; (400082c0 <mvHwsDdr3TipBUSRead+0x104>)
40008282:	4601      	mov	r1, r0
40008284:	6020      	str	r0, [r4, #0]
40008286:	b960      	cbnz	r0, 400082a2 <mvHwsDdr3TipBUSRead+0xe6>
40008288:	ab09      	add	r3, sp, #36	; 0x24
4000828a:	4630      	mov	r0, r6
4000828c:	9300      	str	r3, [sp, #0]
4000828e:	462a      	mov	r2, r5
40008290:	f04f 33ff 	mov.w	r3, #4294967295
40008294:	9301      	str	r3, [sp, #4]
40008296:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000829a:	f7ff fe83 	bl	40007fa4 <mvHwsDdr3TipIFRead>
4000829e:	6020      	str	r0, [r4, #0]
400082a0:	b118      	cbz	r0, 400082aa <mvHwsDdr3TipBUSRead+0xee>
400082a2:	f006 ffdf 	bl	4000f264 <gtBreakOnFail>
400082a6:	6820      	ldr	r0, [r4, #0]
400082a8:	e006      	b.n	400082b8 <mvHwsDdr3TipBUSRead+0xfc>
400082aa:	aa0a      	add	r2, sp, #40	; 0x28
400082ac:	eb02 0585 	add.w	r5, r2, r5, lsl #2
400082b0:	9a16      	ldr	r2, [sp, #88]	; 0x58
400082b2:	f835 3c04 	ldrh.w	r3, [r5, #-4]
400082b6:	6013      	str	r3, [r2, #0]
400082b8:	b00b      	add	sp, #44	; 0x2c
400082ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400082be:	bf00      	nop
400082c0:	400206c0 	andmi	r0, r2, r0, asr #13
400082c4:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.mvHwsDdr3TipBUSWrite:

400082c8 <mvHwsDdr3TipBUSWrite>:
mvHwsDdr3TipBUSWrite():
400082c8:	b510      	push	{r4, lr}
400082ca:	b086      	sub	sp, #24
400082cc:	9c08      	ldr	r4, [sp, #32]
400082ce:	9400      	str	r4, [sp, #0]
400082d0:	f89d 4024 	ldrb.w	r4, [sp, #36]	; 0x24
400082d4:	9401      	str	r4, [sp, #4]
400082d6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
400082d8:	9402      	str	r4, [sp, #8]
400082da:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
400082dc:	9403      	str	r4, [sp, #12]
400082de:	2401      	movs	r4, #1
400082e0:	9404      	str	r4, [sp, #16]
400082e2:	f7ff fe6f 	bl	40007fc4 <ddr3TipBusAccess>
400082e6:	4c04      	ldr	r4, [pc, #16]	; (400082f8 <mvHwsDdr3TipBUSWrite+0x30>)
400082e8:	6020      	str	r0, [r4, #0]
400082ea:	b110      	cbz	r0, 400082f2 <mvHwsDdr3TipBUSWrite+0x2a>
400082ec:	f006 ffba 	bl	4000f264 <gtBreakOnFail>
400082f0:	6820      	ldr	r0, [r4, #0]
400082f2:	b006      	add	sp, #24
400082f4:	bd10      	pop	{r4, pc}
400082f6:	bf00      	nop
400082f8:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipBusReadModifyWrite:

400082fc <ddr3TipBusReadModifyWrite>:
ddr3TipBusReadModifyWrite():
400082fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40008300:	b087      	sub	sp, #28
40008302:	ad06      	add	r5, sp, #24
40008304:	461e      	mov	r6, r3
40008306:	f89d 8040 	ldrb.w	r8, [sp, #64]	; 0x40
4000830a:	2300      	movs	r3, #0
4000830c:	2901      	cmp	r1, #1
4000830e:	bf14      	ite	ne
40008310:	4692      	movne	sl, r2
40008312:	469a      	moveq	sl, r3
40008314:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
40008318:	f8df b090 	ldr.w	fp, [pc, #144]	; 400083ac <ddr3TipBusReadModifyWrite+0xb0>
4000831c:	4607      	mov	r7, r0
4000831e:	f845 3d04 	str.w	r3, [r5, #-4]!
40008322:	462b      	mov	r3, r5
40008324:	4654      	mov	r4, sl
40008326:	4645      	mov	r5, r8
40008328:	4698      	mov	r8, r3
4000832a:	f8db 3000 	ldr.w	r3, [fp]
4000832e:	781b      	ldrb	r3, [r3, #0]
40008330:	fa43 f304 	asr.w	r3, r3, r4
40008334:	07d8      	lsls	r0, r3, #31
40008336:	d52f      	bpl.n	40008398 <ddr3TipBusReadModifyWrite+0x9c>
40008338:	9a11      	ldr	r2, [sp, #68]	; 0x44
4000833a:	4621      	mov	r1, r4
4000833c:	4633      	mov	r3, r6
4000833e:	4638      	mov	r0, r7
40008340:	9500      	str	r5, [sp, #0]
40008342:	9201      	str	r2, [sp, #4]
40008344:	2200      	movs	r2, #0
40008346:	f8cd 8008 	str.w	r8, [sp, #8]
4000834a:	f7ff ff37 	bl	400081bc <mvHwsDdr3TipBUSRead>
4000834e:	4b16      	ldr	r3, [pc, #88]	; (400083a8 <ddr3TipBusReadModifyWrite+0xac>)
40008350:	4601      	mov	r1, r0
40008352:	6018      	str	r0, [r3, #0]
40008354:	b120      	cbz	r0, 40008360 <ddr3TipBusReadModifyWrite+0x64>
40008356:	f006 ff85 	bl	4000f264 <gtBreakOnFail>
4000835a:	4a13      	ldr	r2, [pc, #76]	; (400083a8 <ddr3TipBusReadModifyWrite+0xac>)
4000835c:	6810      	ldr	r0, [r2, #0]
4000835e:	e01f      	b.n	400083a0 <ddr3TipBusReadModifyWrite+0xa4>
40008360:	9b13      	ldr	r3, [sp, #76]	; 0x4c
40008362:	4638      	mov	r0, r7
40008364:	9a13      	ldr	r2, [sp, #76]	; 0x4c
40008366:	ea09 0903 	and.w	r9, r9, r3
4000836a:	9b05      	ldr	r3, [sp, #20]
4000836c:	9600      	str	r6, [sp, #0]
4000836e:	ea23 0302 	bic.w	r3, r3, r2
40008372:	4622      	mov	r2, r4
40008374:	ea49 0903 	orr.w	r9, r9, r3
40008378:	9b11      	ldr	r3, [sp, #68]	; 0x44
4000837a:	9501      	str	r5, [sp, #4]
4000837c:	f8cd 900c 	str.w	r9, [sp, #12]
40008380:	9302      	str	r3, [sp, #8]
40008382:	460b      	mov	r3, r1
40008384:	f7ff ffa0 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
40008388:	4a07      	ldr	r2, [pc, #28]	; (400083a8 <ddr3TipBusReadModifyWrite+0xac>)
4000838a:	6010      	str	r0, [r2, #0]
4000838c:	b120      	cbz	r0, 40008398 <ddr3TipBusReadModifyWrite+0x9c>
4000838e:	f006 ff69 	bl	4000f264 <gtBreakOnFail>
40008392:	4b05      	ldr	r3, [pc, #20]	; (400083a8 <ddr3TipBusReadModifyWrite+0xac>)
40008394:	6818      	ldr	r0, [r3, #0]
40008396:	e003      	b.n	400083a0 <ddr3TipBusReadModifyWrite+0xa4>
40008398:	3401      	adds	r4, #1
4000839a:	4554      	cmp	r4, sl
4000839c:	d9c5      	bls.n	4000832a <ddr3TipBusReadModifyWrite+0x2e>
4000839e:	2000      	movs	r0, #0
400083a0:	b007      	add	sp, #28
400083a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400083a6:	bf00      	nop
400083a8:	400206c0 	andmi	r0, r2, r0, asr #13
400083ac:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.ddr3TipConfigurePhy:

400083b0 <ddr3TipConfigurePhy>:
ddr3TipConfigurePhy():
400083b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400083b4:	2102      	movs	r1, #2
400083b6:	b087      	sub	sp, #28
400083b8:	4604      	mov	r4, r0
400083ba:	f006 f96f 	bl	4000e69c <ddr3TipDevAttrGet>
400083be:	4b74      	ldr	r3, [pc, #464]	; (40008590 <ddr3TipConfigurePhy+0x1e0>)
400083c0:	2200      	movs	r2, #0
400083c2:	27a4      	movs	r7, #164	; 0xa4
400083c4:	9200      	str	r2, [sp, #0]
400083c6:	9201      	str	r2, [sp, #4]
400083c8:	9702      	str	r7, [sp, #8]
400083ca:	6819      	ldr	r1, [r3, #0]
400083cc:	4b71      	ldr	r3, [pc, #452]	; (40008594 <ddr3TipConfigurePhy+0x1e4>)
400083ce:	f001 017f 	and.w	r1, r1, #127	; 0x7f
400083d2:	4e71      	ldr	r6, [pc, #452]	; (40008598 <ddr3TipConfigurePhy+0x1e8>)
400083d4:	681b      	ldr	r3, [r3, #0]
400083d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
400083da:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
400083de:	2101      	movs	r1, #1
400083e0:	9303      	str	r3, [sp, #12]
400083e2:	460b      	mov	r3, r1
400083e4:	b2c0      	uxtb	r0, r0
400083e6:	9005      	str	r0, [sp, #20]
400083e8:	4620      	mov	r0, r4
400083ea:	f7ff ff6d 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
400083ee:	4602      	mov	r2, r0
400083f0:	6030      	str	r0, [r6, #0]
400083f2:	2800      	cmp	r0, #0
400083f4:	d168      	bne.n	400084c8 <ddr3TipConfigurePhy+0x118>
400083f6:	4b69      	ldr	r3, [pc, #420]	; (4000859c <ddr3TipConfigurePhy+0x1ec>)
400083f8:	2501      	movs	r5, #1
400083fa:	9000      	str	r0, [sp, #0]
400083fc:	4620      	mov	r0, r4
400083fe:	9501      	str	r5, [sp, #4]
40008400:	9702      	str	r7, [sp, #8]
40008402:	6819      	ldr	r1, [r3, #0]
40008404:	4b66      	ldr	r3, [pc, #408]	; (400085a0 <ddr3TipConfigurePhy+0x1f0>)
40008406:	f001 017f 	and.w	r1, r1, #127	; 0x7f
4000840a:	681b      	ldr	r3, [r3, #0]
4000840c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
40008410:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
40008414:	4629      	mov	r1, r5
40008416:	9303      	str	r3, [sp, #12]
40008418:	462b      	mov	r3, r5
4000841a:	f7ff ff55 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000841e:	4602      	mov	r2, r0
40008420:	6030      	str	r0, [r6, #0]
40008422:	2800      	cmp	r0, #0
40008424:	d150      	bne.n	400084c8 <ddr3TipConfigurePhy+0x118>
40008426:	4b5f      	ldr	r3, [pc, #380]	; (400085a4 <ddr3TipConfigurePhy+0x1f4>)
40008428:	27a6      	movs	r7, #166	; 0xa6
4000842a:	9000      	str	r0, [sp, #0]
4000842c:	9001      	str	r0, [sp, #4]
4000842e:	4620      	mov	r0, r4
40008430:	9702      	str	r7, [sp, #8]
40008432:	6819      	ldr	r1, [r3, #0]
40008434:	4b5c      	ldr	r3, [pc, #368]	; (400085a8 <ddr3TipConfigurePhy+0x1f8>)
40008436:	f001 013f 	and.w	r1, r1, #63	; 0x3f
4000843a:	681b      	ldr	r3, [r3, #0]
4000843c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
40008440:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
40008444:	4629      	mov	r1, r5
40008446:	9303      	str	r3, [sp, #12]
40008448:	462b      	mov	r3, r5
4000844a:	f7ff ff3d 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000844e:	4602      	mov	r2, r0
40008450:	6030      	str	r0, [r6, #0]
40008452:	2800      	cmp	r0, #0
40008454:	d138      	bne.n	400084c8 <ddr3TipConfigurePhy+0x118>
40008456:	4b55      	ldr	r3, [pc, #340]	; (400085ac <ddr3TipConfigurePhy+0x1fc>)
40008458:	4620      	mov	r0, r4
4000845a:	e88d 00a4 	stmia.w	sp, {r2, r5, r7}
4000845e:	6819      	ldr	r1, [r3, #0]
40008460:	4b53      	ldr	r3, [pc, #332]	; (400085b0 <ddr3TipConfigurePhy+0x200>)
40008462:	f001 013f 	and.w	r1, r1, #63	; 0x3f
40008466:	681b      	ldr	r3, [r3, #0]
40008468:	f003 033f 	and.w	r3, r3, #63	; 0x3f
4000846c:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
40008470:	4629      	mov	r1, r5
40008472:	9303      	str	r3, [sp, #12]
40008474:	462b      	mov	r3, r5
40008476:	f7ff ff27 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000847a:	4602      	mov	r2, r0
4000847c:	6030      	str	r0, [r6, #0]
4000847e:	bb18      	cbnz	r0, 400084c8 <ddr3TipConfigurePhy+0x118>
40008480:	9000      	str	r0, [sp, #0]
40008482:	23a9      	movs	r3, #169	; 0xa9
40008484:	9001      	str	r0, [sp, #4]
40008486:	4629      	mov	r1, r5
40008488:	9302      	str	r3, [sp, #8]
4000848a:	462b      	mov	r3, r5
4000848c:	9003      	str	r0, [sp, #12]
4000848e:	4620      	mov	r0, r4
40008490:	f7ff ff1a 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
40008494:	4602      	mov	r2, r0
40008496:	6030      	str	r0, [r6, #0]
40008498:	b9b0      	cbnz	r0, 400084c8 <ddr3TipConfigurePhy+0x118>
4000849a:	9000      	str	r0, [sp, #0]
4000849c:	4629      	mov	r1, r5
4000849e:	9001      	str	r0, [sp, #4]
400084a0:	462b      	mov	r3, r5
400084a2:	9003      	str	r0, [sp, #12]
400084a4:	4620      	mov	r0, r4
400084a6:	27a2      	movs	r7, #162	; 0xa2
400084a8:	9702      	str	r7, [sp, #8]
400084aa:	f7ff ff0d 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
400084ae:	4602      	mov	r2, r0
400084b0:	6030      	str	r0, [r6, #0]
400084b2:	b948      	cbnz	r0, 400084c8 <ddr3TipConfigurePhy+0x118>
400084b4:	9003      	str	r0, [sp, #12]
400084b6:	4629      	mov	r1, r5
400084b8:	4620      	mov	r0, r4
400084ba:	462b      	mov	r3, r5
400084bc:	e88d 00a4 	stmia.w	sp, {r2, r5, r7}
400084c0:	f7ff ff02 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
400084c4:	6030      	str	r0, [r6, #0]
400084c6:	b118      	cbz	r0, 400084d0 <ddr3TipConfigurePhy+0x120>
400084c8:	f006 fecc 	bl	4000f264 <gtBreakOnFail>
400084cc:	6830      	ldr	r0, [r6, #0]
400084ce:	e05b      	b.n	40008588 <ddr3TipConfigurePhy+0x1d8>
400084d0:	4f38      	ldr	r7, [pc, #224]	; (400085b4 <ddr3TipConfigurePhy+0x204>)
400084d2:	683b      	ldr	r3, [r7, #0]
400084d4:	781b      	ldrb	r3, [r3, #0]
400084d6:	07da      	lsls	r2, r3, #31
400084d8:	d53c      	bpl.n	40008554 <ddr3TipConfigurePhy+0x1a4>
400084da:	4605      	mov	r5, r0
400084dc:	f04f 09a8 	mov.w	r9, #168	; 0xa8
400084e0:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 400085b8 <ddr3TipConfigurePhy+0x208>
400084e4:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 400085bc <ddr3TipConfigurePhy+0x20c>
400084e8:	e031      	b.n	4000854e <ddr3TipConfigurePhy+0x19e>
400084ea:	683b      	ldr	r3, [r7, #0]
400084ec:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400084f0:	fa43 f305 	asr.w	r3, r3, r5
400084f4:	07db      	lsls	r3, r3, #31
400084f6:	d529      	bpl.n	4000854c <ddr3TipConfigurePhy+0x19c>
400084f8:	f8da 2000 	ldr.w	r2, [sl]
400084fc:	2100      	movs	r1, #0
400084fe:	2300      	movs	r3, #0
40008500:	e88d 0208 	stmia.w	sp, {r3, r9}
40008504:	f8db 3000 	ldr.w	r3, [fp]
40008508:	4620      	mov	r0, r4
4000850a:	f8df 808c 	ldr.w	r8, [pc, #140]	; 40008598 <ddr3TipConfigurePhy+0x1e8>
4000850e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
40008512:	460a      	mov	r2, r1
40008514:	9302      	str	r3, [sp, #8]
40008516:	2377      	movs	r3, #119	; 0x77
40008518:	9303      	str	r3, [sp, #12]
4000851a:	462b      	mov	r3, r5
4000851c:	f7ff feee 	bl	400082fc <ddr3TipBusReadModifyWrite>
40008520:	4601      	mov	r1, r0
40008522:	6030      	str	r0, [r6, #0]
40008524:	b968      	cbnz	r0, 40008542 <ddr3TipConfigurePhy+0x192>
40008526:	2301      	movs	r3, #1
40008528:	4620      	mov	r0, r4
4000852a:	e88d 0208 	stmia.w	sp, {r3, r9}
4000852e:	460a      	mov	r2, r1
40008530:	2304      	movs	r3, #4
40008532:	9302      	str	r3, [sp, #8]
40008534:	2307      	movs	r3, #7
40008536:	9303      	str	r3, [sp, #12]
40008538:	462b      	mov	r3, r5
4000853a:	f7ff fedf 	bl	400082fc <ddr3TipBusReadModifyWrite>
4000853e:	6030      	str	r0, [r6, #0]
40008540:	b120      	cbz	r0, 4000854c <ddr3TipConfigurePhy+0x19c>
40008542:	f006 fe8f 	bl	4000f264 <gtBreakOnFail>
40008546:	f8d8 0000 	ldr.w	r0, [r8]
4000854a:	e01d      	b.n	40008588 <ddr3TipConfigurePhy+0x1d8>
4000854c:	3501      	adds	r5, #1
4000854e:	9b05      	ldr	r3, [sp, #20]
40008550:	429d      	cmp	r5, r3
40008552:	d3ca      	bcc.n	400084ea <ddr3TipConfigurePhy+0x13a>
40008554:	2101      	movs	r1, #1
40008556:	4620      	mov	r0, r4
40008558:	f006 f8a0 	bl	4000e69c <ddr3TipDevAttrGet>
4000855c:	1e02      	subs	r2, r0, #0
4000855e:	d112      	bne.n	40008586 <ddr3TipConfigurePhy+0x1d6>
40008560:	2101      	movs	r1, #1
40008562:	2390      	movs	r3, #144	; 0x90
40008564:	4620      	mov	r0, r4
40008566:	9302      	str	r3, [sp, #8]
40008568:	f246 0302 	movw	r3, #24578	; 0x6002
4000856c:	9303      	str	r3, [sp, #12]
4000856e:	460b      	mov	r3, r1
40008570:	9200      	str	r2, [sp, #0]
40008572:	9201      	str	r2, [sp, #4]
40008574:	f7ff fea8 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
40008578:	4c07      	ldr	r4, [pc, #28]	; (40008598 <ddr3TipConfigurePhy+0x1e8>)
4000857a:	6020      	str	r0, [r4, #0]
4000857c:	b120      	cbz	r0, 40008588 <ddr3TipConfigurePhy+0x1d8>
4000857e:	f006 fe71 	bl	4000f264 <gtBreakOnFail>
40008582:	6820      	ldr	r0, [r4, #0]
40008584:	e000      	b.n	40008588 <ddr3TipConfigurePhy+0x1d8>
40008586:	2000      	movs	r0, #0
40008588:	b007      	add	sp, #28
4000858a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000858e:	bf00      	nop
40008590:	40016194 	mulmi	r1, r4, r1
40008594:	4001618c 	andmi	r6, r1, ip, lsl #3
40008598:	400206c0 	andmi	r0, r2, r0, asr #13
4000859c:	400161e4 	andmi	r6, r1, r4, ror #3
400085a0:	40016188 	andmi	r6, r1, r8, lsl #3
400085a4:	400161d4 	ldrdmi	r6, [r1], -r4
400085a8:	40016168 	andmi	r6, r1, r8, ror #2
400085ac:	40016170 	andmi	r6, r1, r0, ror r1
400085b0:	40016190 	mulmi	r1, r0, r1
400085b4:	40020428 	andmi	r0, r2, r8, lsr #8
400085b8:	40016198 	mulmi	r1, r8, r1
400085bc:	40016184 	andmi	r6, r1, r4, lsl #3

Disassembly of section .text.AdllCalibration:

400085c0 <AdllCalibration>:
AdllCalibration():
400085c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400085c4:	b089      	sub	sp, #36	; 0x24
400085c6:	460e      	mov	r6, r1
400085c8:	2102      	movs	r1, #2
400085ca:	4604      	mov	r4, r0
400085cc:	4615      	mov	r5, r2
400085ce:	9305      	str	r3, [sp, #20]
400085d0:	f006 f864 	bl	4000e69c <ddr3TipDevAttrGet>
400085d4:	f04f 5880 	mov.w	r8, #268435456	; 0x10000000
400085d8:	2300      	movs	r3, #0
400085da:	4631      	mov	r1, r6
400085dc:	e88d 0108 	stmia.w	sp, {r3, r8}
400085e0:	462a      	mov	r2, r5
400085e2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
400085e6:	4f8b      	ldr	r7, [pc, #556]	; (40008814 <AdllCalibration+0x254>)
400085e8:	b2c0      	uxtb	r0, r0
400085ea:	9004      	str	r0, [sp, #16]
400085ec:	4620      	mov	r0, r4
400085ee:	f7ff f9bb 	bl	40007968 <mvHwsDdr3TipIFWrite>
400085f2:	6038      	str	r0, [r7, #0]
400085f4:	2800      	cmp	r0, #0
400085f6:	f040 8107 	bne.w	40008808 <AdllCalibration+0x248>
400085fa:	4b87      	ldr	r3, [pc, #540]	; (40008818 <AdllCalibration+0x258>)
400085fc:	fa5f fb84 	uxtb.w	fp, r4
40008600:	4621      	mov	r1, r4
40008602:	220a      	movs	r2, #10
40008604:	4658      	mov	r0, fp
40008606:	681b      	ldr	r3, [r3, #0]
40008608:	4798      	blx	r3
4000860a:	6038      	str	r0, [r7, #0]
4000860c:	2800      	cmp	r0, #0
4000860e:	f040 80fb 	bne.w	40008808 <AdllCalibration+0x248>
40008612:	4620      	mov	r0, r4
40008614:	4631      	mov	r1, r6
40008616:	462a      	mov	r2, r5
40008618:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000861c:	f8cd 8000 	str.w	r8, [sp]
40008620:	f8cd 8004 	str.w	r8, [sp, #4]
40008624:	f7ff f9a0 	bl	40007968 <mvHwsDdr3TipIFWrite>
40008628:	6038      	str	r0, [r7, #0]
4000862a:	2800      	cmp	r0, #0
4000862c:	f040 80ec 	bne.w	40008808 <AdllCalibration+0x248>
40008630:	4b7a      	ldr	r3, [pc, #488]	; (4000881c <AdllCalibration+0x25c>)
40008632:	222c      	movs	r2, #44	; 0x2c
40008634:	4658      	mov	r0, fp
40008636:	9905      	ldr	r1, [sp, #20]
40008638:	fb02 3304 	mla	r3, r2, r4, r3
4000863c:	aa07      	add	r2, sp, #28
4000863e:	68db      	ldr	r3, [r3, #12]
40008640:	4798      	blx	r3
40008642:	6038      	str	r0, [r7, #0]
40008644:	2800      	cmp	r0, #0
40008646:	d035      	beq.n	400086b4 <AdllCalibration+0xf4>
40008648:	e0de      	b.n	40008808 <AdllCalibration+0x248>
4000864a:	f8da 3000 	ldr.w	r3, [sl]
4000864e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40008652:	fa43 f308 	asr.w	r3, r3, r8
40008656:	07d8      	lsls	r0, r3, #31
40008658:	d529      	bpl.n	400086ae <AdllCalibration+0xee>
4000865a:	2200      	movs	r2, #0
4000865c:	2392      	movs	r3, #146	; 0x92
4000865e:	e88d 000c 	stmia.w	sp, {r2, r3}
40008662:	4620      	mov	r0, r4
40008664:	f89d 301d 	ldrb.w	r3, [sp, #29]
40008668:	4631      	mov	r1, r6
4000866a:	462a      	mov	r2, r5
4000866c:	4f69      	ldr	r7, [pc, #420]	; (40008814 <AdllCalibration+0x254>)
4000866e:	021b      	lsls	r3, r3, #8
40008670:	9302      	str	r3, [sp, #8]
40008672:	f44f 63e0 	mov.w	r3, #1792	; 0x700
40008676:	9303      	str	r3, [sp, #12]
40008678:	4643      	mov	r3, r8
4000867a:	f7ff fe3f 	bl	400082fc <ddr3TipBusReadModifyWrite>
4000867e:	f8c9 0000 	str.w	r0, [r9]
40008682:	2800      	cmp	r0, #0
40008684:	f040 80c0 	bne.w	40008808 <AdllCalibration+0x248>
40008688:	2394      	movs	r3, #148	; 0x94
4000868a:	9301      	str	r3, [sp, #4]
4000868c:	f89d 301e 	ldrb.w	r3, [sp, #30]
40008690:	4631      	mov	r1, r6
40008692:	9000      	str	r0, [sp, #0]
40008694:	462a      	mov	r2, r5
40008696:	4620      	mov	r0, r4
40008698:	9302      	str	r3, [sp, #8]
4000869a:	2307      	movs	r3, #7
4000869c:	9303      	str	r3, [sp, #12]
4000869e:	4643      	mov	r3, r8
400086a0:	f7ff fe2c 	bl	400082fc <ddr3TipBusReadModifyWrite>
400086a4:	f8c9 0000 	str.w	r0, [r9]
400086a8:	2800      	cmp	r0, #0
400086aa:	f040 80ad 	bne.w	40008808 <AdllCalibration+0x248>
400086ae:	f108 0801 	add.w	r8, r8, #1
400086b2:	e003      	b.n	400086bc <AdllCalibration+0xfc>
400086b4:	f8df a178 	ldr.w	sl, [pc, #376]	; 40008830 <AdllCalibration+0x270>
400086b8:	4680      	mov	r8, r0
400086ba:	46b9      	mov	r9, r7
400086bc:	9b04      	ldr	r3, [sp, #16]
400086be:	4598      	cmp	r8, r3
400086c0:	d3c3      	bcc.n	4000864a <AdllCalibration+0x8a>
400086c2:	2700      	movs	r7, #0
400086c4:	f04f 0801 	mov.w	r8, #1
400086c8:	f8df 9148 	ldr.w	r9, [pc, #328]	; 40008814 <AdllCalibration+0x254>
400086cc:	e02d      	b.n	4000872a <AdllCalibration+0x16a>
400086ce:	f89d 301d 	ldrb.w	r3, [sp, #29]
400086d2:	2292      	movs	r2, #146	; 0x92
400086d4:	2100      	movs	r1, #0
400086d6:	9201      	str	r2, [sp, #4]
400086d8:	4620      	mov	r0, r4
400086da:	462a      	mov	r2, r5
400086dc:	021b      	lsls	r3, r3, #8
400086de:	9302      	str	r3, [sp, #8]
400086e0:	f44f 63e0 	mov.w	r3, #1792	; 0x700
400086e4:	9303      	str	r3, [sp, #12]
400086e6:	463b      	mov	r3, r7
400086e8:	f8cd 8000 	str.w	r8, [sp]
400086ec:	f7ff fe06 	bl	400082fc <ddr3TipBusReadModifyWrite>
400086f0:	f8df a120 	ldr.w	sl, [pc, #288]	; 40008814 <AdllCalibration+0x254>
400086f4:	4601      	mov	r1, r0
400086f6:	f8c9 0000 	str.w	r0, [r9]
400086fa:	b980      	cbnz	r0, 4000871e <AdllCalibration+0x15e>
400086fc:	2394      	movs	r3, #148	; 0x94
400086fe:	9301      	str	r3, [sp, #4]
40008700:	f89d 301e 	ldrb.w	r3, [sp, #30]
40008704:	4620      	mov	r0, r4
40008706:	462a      	mov	r2, r5
40008708:	f8cd 8000 	str.w	r8, [sp]
4000870c:	9302      	str	r3, [sp, #8]
4000870e:	2307      	movs	r3, #7
40008710:	9303      	str	r3, [sp, #12]
40008712:	463b      	mov	r3, r7
40008714:	f7ff fdf2 	bl	400082fc <ddr3TipBusReadModifyWrite>
40008718:	f8c9 0000 	str.w	r0, [r9]
4000871c:	b120      	cbz	r0, 40008728 <AdllCalibration+0x168>
4000871e:	f006 fda1 	bl	4000f264 <gtBreakOnFail>
40008722:	f8da 0000 	ldr.w	r0, [sl]
40008726:	e072      	b.n	4000880e <AdllCalibration+0x24e>
40008728:	3701      	adds	r7, #1
4000872a:	9b04      	ldr	r3, [sp, #16]
4000872c:	429f      	cmp	r7, r3
4000872e:	d1ce      	bne.n	400086ce <AdllCalibration+0x10e>
40008730:	2300      	movs	r3, #0
40008732:	f04f 4840 	mov.w	r8, #3221225472	; 0xc0000000
40008736:	4620      	mov	r0, r4
40008738:	e88d 0108 	stmia.w	sp, {r3, r8}
4000873c:	4631      	mov	r1, r6
4000873e:	462a      	mov	r2, r5
40008740:	f241 53ec 	movw	r3, #5612	; 0x15ec
40008744:	4f33      	ldr	r7, [pc, #204]	; (40008814 <AdllCalibration+0x254>)
40008746:	f7ff f90f 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000874a:	4681      	mov	r9, r0
4000874c:	6038      	str	r0, [r7, #0]
4000874e:	2800      	cmp	r0, #0
40008750:	d15a      	bne.n	40008808 <AdllCalibration+0x248>
40008752:	4b33      	ldr	r3, [pc, #204]	; (40008820 <AdllCalibration+0x260>)
40008754:	9a05      	ldr	r2, [sp, #20]
40008756:	6819      	ldr	r1, [r3, #0]
40008758:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
4000875c:	f7fb eca6 	blx	400040ac <__aeabi_uidiv>
40008760:	4601      	mov	r1, r0
40008762:	2064      	movs	r0, #100	; 0x64
40008764:	f7fb eca2 	blx	400040ac <__aeabi_uidiv>
40008768:	4b2b      	ldr	r3, [pc, #172]	; (40008818 <AdllCalibration+0x258>)
4000876a:	4649      	mov	r1, r9
4000876c:	681b      	ldr	r3, [r3, #0]
4000876e:	4602      	mov	r2, r0
40008770:	4658      	mov	r0, fp
40008772:	4798      	blx	r3
40008774:	6038      	str	r0, [r7, #0]
40008776:	2800      	cmp	r0, #0
40008778:	d146      	bne.n	40008808 <AdllCalibration+0x248>
4000877a:	4620      	mov	r0, r4
4000877c:	4631      	mov	r1, r6
4000877e:	462a      	mov	r2, r5
40008780:	f241 53ec 	movw	r3, #5612	; 0x15ec
40008784:	f8cd 8000 	str.w	r8, [sp]
40008788:	f8cd 8004 	str.w	r8, [sp, #4]
4000878c:	f7ff f8ec 	bl	40007968 <mvHwsDdr3TipIFWrite>
40008790:	6038      	str	r0, [r7, #0]
40008792:	2800      	cmp	r0, #0
40008794:	d138      	bne.n	40008808 <AdllCalibration+0x248>
40008796:	f241 6274 	movw	r2, #5748	; 0x1674
4000879a:	9201      	str	r2, [sp, #4]
4000879c:	4a21      	ldr	r2, [pc, #132]	; (40008824 <AdllCalibration+0x264>)
4000879e:	f06f 23fc 	mvn.w	r3, #4227922944	; 0xfc00fc00
400087a2:	4620      	mov	r0, r4
400087a4:	4631      	mov	r1, r6
400087a6:	9300      	str	r3, [sp, #0]
400087a8:	9202      	str	r2, [sp, #8]
400087aa:	462a      	mov	r2, r5
400087ac:	f7ff fcb0 	bl	40008110 <ddr3TipIfPolling>
400087b0:	b130      	cbz	r0, 400087c0 <AdllCalibration+0x200>
400087b2:	4b1d      	ldr	r3, [pc, #116]	; (40008828 <AdllCalibration+0x268>)
400087b4:	781b      	ldrb	r3, [r3, #0]
400087b6:	2b03      	cmp	r3, #3
400087b8:	d802      	bhi.n	400087c0 <AdllCalibration+0x200>
400087ba:	481c      	ldr	r0, [pc, #112]	; (4000882c <AdllCalibration+0x26c>)
400087bc:	f009 fc42 	bl	40012044 <mvPrintf>
400087c0:	2300      	movs	r3, #0
400087c2:	f04f 48c0 	mov.w	r8, #1610612736	; 0x60000000
400087c6:	4620      	mov	r0, r4
400087c8:	e88d 0108 	stmia.w	sp, {r3, r8}
400087cc:	4631      	mov	r1, r6
400087ce:	462a      	mov	r2, r5
400087d0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
400087d4:	4f0f      	ldr	r7, [pc, #60]	; (40008814 <AdllCalibration+0x254>)
400087d6:	f7ff f8c7 	bl	40007968 <mvHwsDdr3TipIFWrite>
400087da:	6038      	str	r0, [r7, #0]
400087dc:	b9a0      	cbnz	r0, 40008808 <AdllCalibration+0x248>
400087de:	4b0e      	ldr	r3, [pc, #56]	; (40008818 <AdllCalibration+0x258>)
400087e0:	4658      	mov	r0, fp
400087e2:	4621      	mov	r1, r4
400087e4:	220a      	movs	r2, #10
400087e6:	681b      	ldr	r3, [r3, #0]
400087e8:	4798      	blx	r3
400087ea:	6038      	str	r0, [r7, #0]
400087ec:	b960      	cbnz	r0, 40008808 <AdllCalibration+0x248>
400087ee:	4620      	mov	r0, r4
400087f0:	4631      	mov	r1, r6
400087f2:	462a      	mov	r2, r5
400087f4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
400087f8:	f8cd 8000 	str.w	r8, [sp]
400087fc:	f8cd 8004 	str.w	r8, [sp, #4]
40008800:	f7ff f8b2 	bl	40007968 <mvHwsDdr3TipIFWrite>
40008804:	6038      	str	r0, [r7, #0]
40008806:	b110      	cbz	r0, 4000880e <AdllCalibration+0x24e>
40008808:	f006 fd2c 	bl	4000f264 <gtBreakOnFail>
4000880c:	6838      	ldr	r0, [r7, #0]
4000880e:	b009      	add	sp, #36	; 0x24
40008810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40008814:	400206c0 	andmi	r0, r2, r0, asr #13
40008818:	40016b20 	andmi	r6, r1, r0, lsr #22
4000881c:	400203dc 	ldrdmi	r0, [r2], -ip
40008820:	4001662c 	andmi	r6, r1, ip, lsr #12
40008824:	000f4240 	andeq	r4, pc, r0, asr #4
40008828:	4001614d 	andmi	r6, r1, sp, asr #2
4000882c:	400130ed 	andmi	r3, r1, sp, ror #1
40008830:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.ddr3TipGetFirstActiveIf:

40008834 <ddr3TipGetFirstActiveIf>:
ddr3TipGetFirstActiveIf():
40008834:	4b05      	ldr	r3, [pc, #20]	; (4000884c <ddr3TipGetFirstActiveIf+0x18>)
40008836:	681b      	ldr	r3, [r3, #0]
40008838:	781b      	ldrb	r3, [r3, #0]
4000883a:	07d8      	lsls	r0, r3, #31
4000883c:	d503      	bpl.n	40008846 <ddr3TipGetFirstActiveIf+0x12>
4000883e:	07cb      	lsls	r3, r1, #31
40008840:	d501      	bpl.n	40008846 <ddr3TipGetFirstActiveIf+0x12>
40008842:	2300      	movs	r3, #0
40008844:	6013      	str	r3, [r2, #0]
40008846:	2000      	movs	r0, #0
40008848:	4770      	bx	lr
4000884a:	bf00      	nop
4000884c:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.mvHwsDdr3TipLoadTopologyMap:

40008850 <mvHwsDdr3TipLoadTopologyMap>:
mvHwsDdr3TipLoadTopologyMap():
40008850:	b573      	push	{r0, r1, r4, r5, r6, lr}
40008852:	460c      	mov	r4, r1
40008854:	2102      	movs	r1, #2
40008856:	4606      	mov	r6, r0
40008858:	f005 ff20 	bl	4000e69c <ddr3TipDevAttrGet>
4000885c:	4621      	mov	r1, r4
4000885e:	4c2a      	ldr	r4, [pc, #168]	; (40008908 <mvHwsDdr3TipLoadTopologyMap+0xb8>)
40008860:	4605      	mov	r5, r0
40008862:	4630      	mov	r0, r6
40008864:	f005 ff00 	bl	4000e668 <ddr3TipSetTopologyMap>
40008868:	4630      	mov	r0, r6
4000886a:	f005 fef7 	bl	4000e65c <ddr3TipGetTopologyMap>
4000886e:	4a27      	ldr	r2, [pc, #156]	; (4000890c <mvHwsDdr3TipLoadTopologyMap+0xbc>)
40008870:	4603      	mov	r3, r0
40008872:	6020      	str	r0, [r4, #0]
40008874:	b2f0      	uxtb	r0, r6
40008876:	7819      	ldrb	r1, [r3, #0]
40008878:	f7ff ffdc 	bl	40008834 <ddr3TipGetFirstActiveIf>
4000887c:	4e24      	ldr	r6, [pc, #144]	; (40008910 <mvHwsDdr3TipLoadTopologyMap+0xc0>)
4000887e:	6030      	str	r0, [r6, #0]
40008880:	b118      	cbz	r0, 4000888a <mvHwsDdr3TipLoadTopologyMap+0x3a>
40008882:	f006 fcef 	bl	4000f264 <gtBreakOnFail>
40008886:	6830      	ldr	r0, [r6, #0]
40008888:	e03d      	b.n	40008906 <mvHwsDdr3TipLoadTopologyMap+0xb6>
4000888a:	4b22      	ldr	r3, [pc, #136]	; (40008914 <mvHwsDdr3TipLoadTopologyMap+0xc4>)
4000888c:	781b      	ldrb	r3, [r3, #0]
4000888e:	2b01      	cmp	r3, #1
40008890:	d805      	bhi.n	4000889e <mvHwsDdr3TipLoadTopologyMap+0x4e>
40008892:	6823      	ldr	r3, [r4, #0]
40008894:	b2ea      	uxtb	r2, r5
40008896:	4820      	ldr	r0, [pc, #128]	; (40008918 <mvHwsDdr3TipLoadTopologyMap+0xc8>)
40008898:	7819      	ldrb	r1, [r3, #0]
4000889a:	f009 fbd3 	bl	40012044 <mvPrintf>
4000889e:	6822      	ldr	r2, [r4, #0]
400088a0:	7810      	ldrb	r0, [r2, #0]
400088a2:	f010 0001 	ands.w	r0, r0, #1
400088a6:	d02e      	beq.n	40008906 <mvHwsDdr3TipLoadTopologyMap+0xb6>
400088a8:	4b18      	ldr	r3, [pc, #96]	; (4000890c <mvHwsDdr3TipLoadTopologyMap+0xbc>)
400088aa:	2158      	movs	r1, #88	; 0x58
400088ac:	f892 5054 	ldrb.w	r5, [r2, #84]	; 0x54
400088b0:	681b      	ldr	r3, [r3, #0]
400088b2:	fb01 2303 	mla	r3, r1, r3, r2
400088b6:	f893 4057 	ldrb.w	r4, [r3, #87]	; 0x57
400088ba:	4b16      	ldr	r3, [pc, #88]	; (40008914 <mvHwsDdr3TipLoadTopologyMap+0xc4>)
400088bc:	781b      	ldrb	r3, [r3, #0]
400088be:	2b01      	cmp	r3, #1
400088c0:	d80b      	bhi.n	400088da <mvHwsDdr3TipLoadTopologyMap+0x8a>
400088c2:	f892 3059 	ldrb.w	r3, [r2, #89]	; 0x59
400088c6:	4629      	mov	r1, r5
400088c8:	f892 2058 	ldrb.w	r2, [r2, #88]	; 0x58
400088cc:	4813      	ldr	r0, [pc, #76]	; (4000891c <mvHwsDdr3TipLoadTopologyMap+0xcc>)
400088ce:	9200      	str	r2, [sp, #0]
400088d0:	4a13      	ldr	r2, [pc, #76]	; (40008920 <mvHwsDdr3TipLoadTopologyMap+0xd0>)
400088d2:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
400088d6:	f009 fbb5 	bl	40012044 <mvPrintf>
400088da:	4b0b      	ldr	r3, [pc, #44]	; (40008908 <mvHwsDdr3TipLoadTopologyMap+0xb8>)
400088dc:	681b      	ldr	r3, [r3, #0]
400088de:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
400088e2:	b92a      	cbnz	r2, 400088f0 <mvHwsDdr3TipLoadTopologyMap+0xa0>
400088e4:	490f      	ldr	r1, [pc, #60]	; (40008924 <mvHwsDdr3TipLoadTopologyMap+0xd4>)
400088e6:	eb04 1205 	add.w	r2, r4, r5, lsl #4
400088ea:	5c8a      	ldrb	r2, [r1, r2]
400088ec:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
400088f0:	f893 0058 	ldrb.w	r0, [r3, #88]	; 0x58
400088f4:	b930      	cbnz	r0, 40008904 <mvHwsDdr3TipLoadTopologyMap+0xb4>
400088f6:	4a0c      	ldr	r2, [pc, #48]	; (40008928 <mvHwsDdr3TipLoadTopologyMap+0xd8>)
400088f8:	eb04 1405 	add.w	r4, r4, r5, lsl #4
400088fc:	5d12      	ldrb	r2, [r2, r4]
400088fe:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
40008902:	e000      	b.n	40008906 <mvHwsDdr3TipLoadTopologyMap+0xb6>
40008904:	2000      	movs	r0, #0
40008906:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
40008908:	40020428 	andmi	r0, r2, r8, lsr #8
4000890c:	400207e4 	andmi	r0, r2, r4, ror #15
40008910:	400206c0 	andmi	r0, r2, r0, asr #13
40008914:	4001614d 	andmi	r6, r1, sp, asr #2
40008918:	4001310a 	andmi	r3, r1, sl, lsl #2
4000891c:	40013139 	andmi	r3, r1, r9, lsr r1
40008920:	4001662c 	andmi	r6, r1, ip, lsr #12
40008924:	400168c5 	andmi	r6, r1, r5, asr #17
40008928:	4001666c 	andmi	r6, r1, ip, ror #12

Disassembly of section .text.ddr3TipWriteMRSCmd:

4000892c <ddr3TipWriteMRSCmd>:
ddr3TipWriteMRSCmd():
4000892c:	b5f0      	push	{r4, r5, r6, r7, lr}
4000892e:	b085      	sub	sp, #20
40008930:	4616      	mov	r6, r2
40008932:	f241 54d8 	movw	r4, #5592	; 0x15d8
40008936:	9300      	str	r3, [sp, #0]
40008938:	460f      	mov	r7, r1
4000893a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
4000893c:	2101      	movs	r1, #1
4000893e:	2200      	movs	r2, #0
40008940:	4605      	mov	r5, r0
40008942:	9301      	str	r3, [sp, #4]
40008944:	f241 53d4 	movw	r3, #5588	; 0x15d4
40008948:	2e04      	cmp	r6, #4
4000894a:	bf18      	it	ne
4000894c:	4623      	movne	r3, r4
4000894e:	4c1e      	ldr	r4, [pc, #120]	; (400089c8 <ddr3TipWriteMRSCmd+0x9c>)
40008950:	f7ff f80a 	bl	40007968 <mvHwsDdr3TipIFWrite>
40008954:	4601      	mov	r1, r0
40008956:	6020      	str	r0, [r4, #0]
40008958:	b998      	cbnz	r0, 40008982 <ddr3TipWriteMRSCmd+0x56>
4000895a:	4b1c      	ldr	r3, [pc, #112]	; (400089cc <ddr3TipWriteMRSCmd+0xa0>)
4000895c:	681b      	ldr	r3, [r3, #0]
4000895e:	781b      	ldrb	r3, [r3, #0]
40008960:	07db      	lsls	r3, r3, #31
40008962:	d512      	bpl.n	4000898a <ddr3TipWriteMRSCmd+0x5e>
40008964:	683b      	ldr	r3, [r7, #0]
40008966:	4628      	mov	r0, r5
40008968:	460a      	mov	r2, r1
4000896a:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
4000896e:	f640 731f 	movw	r3, #3871	; 0xf1f
40008972:	9301      	str	r3, [sp, #4]
40008974:	f241 4318 	movw	r3, #5144	; 0x1418
40008978:	9600      	str	r6, [sp, #0]
4000897a:	f7fe fff5 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000897e:	6020      	str	r0, [r4, #0]
40008980:	b118      	cbz	r0, 4000898a <ddr3TipWriteMRSCmd+0x5e>
40008982:	f006 fc6f 	bl	4000f264 <gtBreakOnFail>
40008986:	6820      	ldr	r0, [r4, #0]
40008988:	e01c      	b.n	400089c4 <ddr3TipWriteMRSCmd+0x98>
4000898a:	4b10      	ldr	r3, [pc, #64]	; (400089cc <ddr3TipWriteMRSCmd+0xa0>)
4000898c:	681b      	ldr	r3, [r3, #0]
4000898e:	7818      	ldrb	r0, [r3, #0]
40008990:	f010 0001 	ands.w	r0, r0, #1
40008994:	d016      	beq.n	400089c4 <ddr3TipWriteMRSCmd+0x98>
40008996:	f8df e040 	ldr.w	lr, [pc, #64]	; 400089d8 <ddr3TipWriteMRSCmd+0xac>
4000899a:	2100      	movs	r1, #0
4000899c:	201f      	movs	r0, #31
4000899e:	f241 4318 	movw	r3, #5144	; 0x1418
400089a2:	460a      	mov	r2, r1
400089a4:	e88d 4009 	stmia.w	sp, {r0, r3, lr}
400089a8:	4628      	mov	r0, r5
400089aa:	460b      	mov	r3, r1
400089ac:	f7ff fbb0 	bl	40008110 <ddr3TipIfPolling>
400089b0:	2800      	cmp	r0, #0
400089b2:	d007      	beq.n	400089c4 <ddr3TipWriteMRSCmd+0x98>
400089b4:	4b06      	ldr	r3, [pc, #24]	; (400089d0 <ddr3TipWriteMRSCmd+0xa4>)
400089b6:	781b      	ldrb	r3, [r3, #0]
400089b8:	2b03      	cmp	r3, #3
400089ba:	d802      	bhi.n	400089c2 <ddr3TipWriteMRSCmd+0x96>
400089bc:	4805      	ldr	r0, [pc, #20]	; (400089d4 <ddr3TipWriteMRSCmd+0xa8>)
400089be:	f009 fb41 	bl	40012044 <mvPrintf>
400089c2:	2000      	movs	r0, #0
400089c4:	b005      	add	sp, #20
400089c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
400089c8:	400206c0 	andmi	r0, r2, r0, asr #13
400089cc:	40020428 	andmi	r0, r2, r8, lsr #8
400089d0:	4001614d 	andmi	r6, r1, sp, asr #2
400089d4:	40013161 	andmi	r3, r1, r1, ror #2
400089d8:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .text.ddr3TipFreqSet:

400089dc <ddr3TipFreqSet>:
ddr3TipFreqSet():
400089dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400089e0:	460e      	mov	r6, r1
400089e2:	b08d      	sub	sp, #52	; 0x34
400089e4:	2102      	movs	r1, #2
400089e6:	4698      	mov	r8, r3
400089e8:	4604      	mov	r4, r0
400089ea:	4615      	mov	r5, r2
400089ec:	f005 fe56 	bl	4000e69c <ddr3TipDevAttrGet>
400089f0:	4b91      	ldr	r3, [pc, #580]	; (40008c38 <ddr3TipFreqSet+0x25c>)
400089f2:	781b      	ldrb	r3, [r3, #0]
400089f4:	2b01      	cmp	r3, #1
400089f6:	b2c0      	uxtb	r0, r0
400089f8:	9005      	str	r0, [sp, #20]
400089fa:	d807      	bhi.n	40008a0c <ddr3TipFreqSet+0x30>
400089fc:	488f      	ldr	r0, [pc, #572]	; (40008c3c <ddr3TipFreqSet+0x260>)
400089fe:	4621      	mov	r1, r4
40008a00:	4632      	mov	r2, r6
40008a02:	462b      	mov	r3, r5
40008a04:	f8cd 8000 	str.w	r8, [sp]
40008a08:	f009 fb1c 	bl	40012044 <mvPrintf>
40008a0c:	4b8c      	ldr	r3, [pc, #560]	; (40008c40 <ddr3TipFreqSet+0x264>)
40008a0e:	2e01      	cmp	r6, #1
40008a10:	bf14      	ite	ne
40008a12:	462f      	movne	r7, r5
40008a14:	2700      	moveq	r7, #0
40008a16:	9709      	str	r7, [sp, #36]	; 0x24
40008a18:	681b      	ldr	r3, [r3, #0]
40008a1a:	781b      	ldrb	r3, [r3, #0]
40008a1c:	07d8      	lsls	r0, r3, #31
40008a1e:	d514      	bpl.n	40008a4a <ddr3TipFreqSet+0x6e>
40008a20:	00ab      	lsls	r3, r5, #2
40008a22:	f10d 0e30 	add.w	lr, sp, #48	; 0x30
40008a26:	eb0e 0203 	add.w	r2, lr, r3
40008a2a:	210f      	movs	r1, #15
40008a2c:	2001      	movs	r0, #1
40008a2e:	af0b      	add	r7, sp, #44	; 0x2c
40008a30:	f842 1c04 	str.w	r1, [r2, #-4]
40008a34:	18fb      	adds	r3, r7, r3
40008a36:	4a83      	ldr	r2, [pc, #524]	; (40008c44 <ddr3TipFreqSet+0x268>)
40008a38:	4983      	ldr	r1, [pc, #524]	; (40008c48 <ddr3TipFreqSet+0x26c>)
40008a3a:	7812      	ldrb	r2, [r2, #0]
40008a3c:	5488      	strb	r0, [r1, r2]
40008a3e:	4620      	mov	r0, r4
40008a40:	4a82      	ldr	r2, [pc, #520]	; (40008c4c <ddr3TipFreqSet+0x270>)
40008a42:	4629      	mov	r1, r5
40008a44:	6812      	ldr	r2, [r2, #0]
40008a46:	f004 f83d 	bl	4000cac4 <ddr3TipCalcCsMask>
40008a4a:	4b7d      	ldr	r3, [pc, #500]	; (40008c40 <ddr3TipFreqSet+0x264>)
40008a4c:	681a      	ldr	r2, [r3, #0]
40008a4e:	2358      	movs	r3, #88	; 0x58
40008a50:	fb03 2105 	mla	r1, r3, r5, r2
40008a54:	f891 7054 	ldrb.w	r7, [r1, #84]	; 0x54
40008a58:	497d      	ldr	r1, [pc, #500]	; (40008c50 <ddr3TipFreqSet+0x274>)
40008a5a:	6809      	ldr	r1, [r1, #0]
40008a5c:	fb03 2301 	mla	r3, r3, r1, r2
40008a60:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
40008a64:	3350      	adds	r3, #80	; 0x50
40008a66:	4542      	cmp	r2, r8
40008a68:	d106      	bne.n	40008a78 <ddr3TipFreqSet+0x9c>
40008a6a:	f893 e009 	ldrb.w	lr, [r3, #9]
40008a6e:	7a1b      	ldrb	r3, [r3, #8]
40008a70:	f8cd e018 	str.w	lr, [sp, #24]
40008a74:	9307      	str	r3, [sp, #28]
40008a76:	e007      	b.n	40008a88 <ddr3TipFreqSet+0xac>
40008a78:	4a76      	ldr	r2, [pc, #472]	; (40008c54 <ddr3TipFreqSet+0x278>)
40008a7a:	eb08 1307 	add.w	r3, r8, r7, lsl #4
40008a7e:	5cd2      	ldrb	r2, [r2, r3]
40008a80:	9206      	str	r2, [sp, #24]
40008a82:	4a75      	ldr	r2, [pc, #468]	; (40008c58 <ddr3TipFreqSet+0x27c>)
40008a84:	5cd2      	ldrb	r2, [r2, r3]
40008a86:	9207      	str	r2, [sp, #28]
40008a88:	4b6b      	ldr	r3, [pc, #428]	; (40008c38 <ddr3TipFreqSet+0x25c>)
40008a8a:	781b      	ldrb	r3, [r3, #0]
40008a8c:	2b01      	cmp	r3, #1
40008a8e:	d808      	bhi.n	40008aa2 <ddr3TipFreqSet+0xc6>
40008a90:	4872      	ldr	r0, [pc, #456]	; (40008c5c <ddr3TipFreqSet+0x280>)
40008a92:	4621      	mov	r1, r4
40008a94:	4632      	mov	r2, r6
40008a96:	462b      	mov	r3, r5
40008a98:	f8cd 8000 	str.w	r8, [sp]
40008a9c:	9701      	str	r7, [sp, #4]
40008a9e:	f009 fad1 	bl	40012044 <mvPrintf>
40008aa2:	4b6c      	ldr	r3, [pc, #432]	; (40008c54 <ddr3TipFreqSet+0x278>)
40008aa4:	f04f 0900 	mov.w	r9, #0
40008aa8:	f8df b18c 	ldr.w	fp, [pc, #396]	; 40008c38 <ddr3TipFreqSet+0x25c>
40008aac:	eb03 1a07 	add.w	sl, r3, r7, lsl #4
40008ab0:	f89b 3000 	ldrb.w	r3, [fp]
40008ab4:	2b01      	cmp	r3, #1
40008ab6:	d804      	bhi.n	40008ac2 <ddr3TipFreqSet+0xe6>
40008ab8:	4869      	ldr	r0, [pc, #420]	; (40008c60 <ddr3TipFreqSet+0x284>)
40008aba:	f81a 1009 	ldrb.w	r1, [sl, r9]
40008abe:	f009 fac1 	bl	40012044 <mvPrintf>
40008ac2:	f109 0901 	add.w	r9, r9, #1
40008ac6:	f1b9 0f10 	cmp.w	r9, #16
40008aca:	d1f1      	bne.n	40008ab0 <ddr3TipFreqSet+0xd4>
40008acc:	4b5a      	ldr	r3, [pc, #360]	; (40008c38 <ddr3TipFreqSet+0x25c>)
40008ace:	781b      	ldrb	r3, [r3, #0]
40008ad0:	2b01      	cmp	r3, #1
40008ad2:	d802      	bhi.n	40008ada <ddr3TipFreqSet+0xfe>
40008ad4:	4863      	ldr	r0, [pc, #396]	; (40008c64 <ddr3TipFreqSet+0x288>)
40008ad6:	f009 fab5 	bl	40012044 <mvPrintf>
40008ada:	4b59      	ldr	r3, [pc, #356]	; (40008c40 <ddr3TipFreqSet+0x264>)
40008adc:	2158      	movs	r1, #88	; 0x58
40008ade:	681a      	ldr	r2, [r3, #0]
40008ae0:	2300      	movs	r3, #0
40008ae2:	9308      	str	r3, [sp, #32]
40008ae4:	4618      	mov	r0, r3
40008ae6:	fb01 2105 	mla	r1, r1, r5, r2
40008aea:	e00d      	b.n	40008b08 <ddr3TipFreqSet+0x12c>
40008aec:	f892 e05c 	ldrb.w	lr, [r2, #92]	; 0x5c
40008af0:	fa4e fe03 	asr.w	lr, lr, r3
40008af4:	f01e 0f01 	tst.w	lr, #1
40008af8:	d005      	beq.n	40008b06 <ddr3TipFreqSet+0x12a>
40008afa:	eb01 1e03 	add.w	lr, r1, r3, lsl #4
40008afe:	f8de e008 	ldr.w	lr, [lr, #8]
40008b02:	ea40 000e 	orr.w	r0, r0, lr
40008b06:	3301      	adds	r3, #1
40008b08:	f8dd e014 	ldr.w	lr, [sp, #20]
40008b0c:	4573      	cmp	r3, lr
40008b0e:	d3ed      	bcc.n	40008aec <ddr3TipFreqSet+0x110>
40008b10:	9008      	str	r0, [sp, #32]
40008b12:	b188      	cbz	r0, 40008b38 <ddr3TipFreqSet+0x15c>
40008b14:	2100      	movs	r1, #0
40008b16:	2308      	movs	r3, #8
40008b18:	4620      	mov	r0, r4
40008b1a:	e88d 000a 	stmia.w	sp, {r1, r3}
40008b1e:	462a      	mov	r2, r5
40008b20:	4631      	mov	r1, r6
40008b22:	f241 63d8 	movw	r3, #5848	; 0x16d8
40008b26:	f8df 914c 	ldr.w	r9, [pc, #332]	; 40008c74 <ddr3TipFreqSet+0x298>
40008b2a:	f7fe ff1d 	bl	40007968 <mvHwsDdr3TipIFWrite>
40008b2e:	f8c9 0000 	str.w	r0, [r9]
40008b32:	2800      	cmp	r0, #0
40008b34:	f040 810b 	bne.w	40008d4e <ddr3TipFreqSet+0x372>
40008b38:	2200      	movs	r2, #0
40008b3a:	2301      	movs	r3, #1
40008b3c:	4620      	mov	r0, r4
40008b3e:	e88d 000c 	stmia.w	sp, {r2, r3}
40008b42:	4631      	mov	r1, r6
40008b44:	462a      	mov	r2, r5
40008b46:	f241 43b0 	movw	r3, #5296	; 0x14b0
40008b4a:	f8df 9128 	ldr.w	r9, [pc, #296]	; 40008c74 <ddr3TipFreqSet+0x298>
40008b4e:	f7fe ff0b 	bl	40007968 <mvHwsDdr3TipIFWrite>
40008b52:	f8c9 0000 	str.w	r0, [r9]
40008b56:	2800      	cmp	r0, #0
40008b58:	f040 80f9 	bne.w	40008d4e <ddr3TipFreqSet+0x372>
40008b5c:	4b42      	ldr	r3, [pc, #264]	; (40008c68 <ddr3TipFreqSet+0x28c>)
40008b5e:	4843      	ldr	r0, [pc, #268]	; (40008c6c <ddr3TipFreqSet+0x290>)
40008b60:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
40008b64:	f7fb eaa2 	blx	400040ac <__aeabi_uidiv>
40008b68:	210b      	movs	r1, #11
40008b6a:	4681      	mov	r9, r0
40008b6c:	4638      	mov	r0, r7
40008b6e:	f005 fb6b 	bl	4000e248 <speedBinTable>
40008b72:	210b      	movs	r1, #11
40008b74:	4682      	mov	sl, r0
40008b76:	4638      	mov	r0, r7
40008b78:	f005 fb66 	bl	4000e248 <speedBinTable>
40008b7c:	4649      	mov	r1, r9
40008b7e:	f7fb ea96 	blx	400040ac <__aeabi_uidiv>
40008b82:	f04f 010b 	mov.w	r1, #11
40008b86:	fb09 f000 	mul.w	r0, r9, r0
40008b8a:	4582      	cmp	sl, r0
40008b8c:	4638      	mov	r0, r7
40008b8e:	d107      	bne.n	40008ba0 <ddr3TipFreqSet+0x1c4>
40008b90:	f005 fb5a 	bl	4000e248 <speedBinTable>
40008b94:	4649      	mov	r1, r9
40008b96:	f7fb ea8a 	blx	400040ac <__aeabi_uidiv>
40008b9a:	f100 39ff 	add.w	r9, r0, #4294967295
40008b9e:	e005      	b.n	40008bac <ddr3TipFreqSet+0x1d0>
40008ba0:	f005 fb52 	bl	4000e248 <speedBinTable>
40008ba4:	4649      	mov	r1, r9
40008ba6:	f7fb ea82 	blx	400040ac <__aeabi_uidiv>
40008baa:	4681      	mov	r9, r0
40008bac:	9f06      	ldr	r7, [sp, #24]
40008bae:	4620      	mov	r0, r4
40008bb0:	4b2f      	ldr	r3, [pc, #188]	; (40008c70 <ddr3TipFreqSet+0x294>)
40008bb2:	4631      	mov	r1, r6
40008bb4:	462a      	mov	r2, r5
40008bb6:	5ddb      	ldrb	r3, [r3, r7]
40008bb8:	4f2e      	ldr	r7, [pc, #184]	; (40008c74 <ddr3TipFreqSet+0x298>)
40008bba:	021b      	lsls	r3, r3, #8
40008bbc:	9300      	str	r3, [sp, #0]
40008bbe:	f44f 6370 	mov.w	r3, #3840	; 0xf00
40008bc2:	9301      	str	r3, [sp, #4]
40008bc4:	f503 63c5 	add.w	r3, r3, #1576	; 0x628
40008bc8:	f7fe fece 	bl	40007968 <mvHwsDdr3TipIFWrite>
40008bcc:	6038      	str	r0, [r7, #0]
40008bce:	2800      	cmp	r0, #0
40008bd0:	f040 830b 	bne.w	400091ea <ddr3TipFreqSet+0x80e>
40008bd4:	f8dd e01c 	ldr.w	lr, [sp, #28]
40008bd8:	4620      	mov	r0, r4
40008bda:	4b27      	ldr	r3, [pc, #156]	; (40008c78 <ddr3TipFreqSet+0x29c>)
40008bdc:	4631      	mov	r1, r6
40008bde:	462a      	mov	r2, r5
40008be0:	f813 300e 	ldrb.w	r3, [r3, lr]
40008be4:	031b      	lsls	r3, r3, #12
40008be6:	9300      	str	r3, [sp, #0]
40008be8:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
40008bec:	9301      	str	r3, [sp, #4]
40008bee:	f241 5328 	movw	r3, #5416	; 0x1528
40008bf2:	f7fe feb9 	bl	40007968 <mvHwsDdr3TipIFWrite>
40008bf6:	6038      	str	r0, [r7, #0]
40008bf8:	2800      	cmp	r0, #0
40008bfa:	f040 82f6 	bne.w	400091ea <ddr3TipFreqSet+0x80e>
40008bfe:	4b1f      	ldr	r3, [pc, #124]	; (40008c7c <ddr3TipFreqSet+0x2a0>)
40008c00:	4620      	mov	r0, r4
40008c02:	4631      	mov	r1, r6
40008c04:	462a      	mov	r2, r5
40008c06:	444b      	add	r3, r9
40008c08:	785b      	ldrb	r3, [r3, #1]
40008c0a:	041b      	lsls	r3, r3, #16
40008c0c:	9300      	str	r3, [sp, #0]
40008c0e:	f44f 23e0 	mov.w	r3, #458752	; 0x70000
40008c12:	9301      	str	r3, [sp, #4]
40008c14:	f241 5328 	movw	r3, #5416	; 0x1528
40008c18:	f7fe fea6 	bl	40007968 <mvHwsDdr3TipIFWrite>
40008c1c:	6038      	str	r0, [r7, #0]
40008c1e:	2800      	cmp	r0, #0
40008c20:	f040 82e3 	bne.w	400091ea <ddr3TipFreqSet+0x80e>
40008c24:	f1d8 0101 	rsbs	r1, r8, #1
40008c28:	bf38      	it	cc
40008c2a:	2100      	movcc	r1, #0
40008c2c:	9105      	str	r1, [sp, #20]
40008c2e:	b339      	cbz	r1, 40008c80 <ddr3TipFreqSet+0x2a4>
40008c30:	9100      	str	r1, [sp, #0]
40008c32:	9101      	str	r1, [sp, #4]
40008c34:	e027      	b.n	40008c86 <ddr3TipFreqSet+0x2aa>
40008c36:	bf00      	nop
40008c38:	4001614d 	andmi	r6, r1, sp, asr #2
40008c3c:	4001317c 	andmi	r3, r1, ip, ror r1
40008c40:	40020428 	andmi	r0, r2, r8, lsr #8
40008c44:	400207d1 	ldrdmi	r0, [r2], -r1
40008c48:	40020408 	andmi	r0, r2, r8, lsl #8
40008c4c:	400207cc 	andmi	r0, r2, ip, asr #15
40008c50:	400207e4 	andmi	r0, r2, r4, ror #15
40008c54:	400168c5 	andmi	r6, r1, r5, asr #17
40008c58:	4001666c 	andmi	r6, r1, ip, ror #12
40008c5c:	4001319c 	mulmi	r1, ip, r1
40008c60:	400146e5 	andmi	r4, r1, r5, ror #13
40008c64:	40012734 	andmi	r2, r1, r4, lsr r7
40008c68:	4001662c 	andmi	r6, r1, ip, lsr #12
40008c6c:	000f4240 	andeq	r4, pc, r0, asr #4
40008c70:	40016850 	andmi	r6, r1, r0, asr r8
40008c74:	400206c0 	andmi	r0, r2, r0, asr #13
40008c78:	400167ec 	andmi	r6, r1, ip, ror #15
40008c7c:	400168b4 			; <UNDEFINED> instruction: 0x400168b4
40008c80:	2301      	movs	r3, #1
40008c82:	9000      	str	r0, [sp, #0]
40008c84:	9301      	str	r3, [sp, #4]
40008c86:	4620      	mov	r0, r4
40008c88:	4631      	mov	r1, r6
40008c8a:	462a      	mov	r2, r5
40008c8c:	f241 5328 	movw	r3, #5416	; 0x1528
40008c90:	f7fe fe6a 	bl	40007968 <mvHwsDdr3TipIFWrite>
40008c94:	6038      	str	r0, [r7, #0]
40008c96:	2800      	cmp	r0, #0
40008c98:	f040 82a7 	bne.w	400091ea <ddr3TipFreqSet+0x80e>
40008c9c:	2302      	movs	r3, #2
40008c9e:	4620      	mov	r0, r4
40008ca0:	9300      	str	r3, [sp, #0]
40008ca2:	4631      	mov	r1, r6
40008ca4:	9301      	str	r3, [sp, #4]
40008ca6:	462a      	mov	r2, r5
40008ca8:	f241 5328 	movw	r3, #5416	; 0x1528
40008cac:	4f9e      	ldr	r7, [pc, #632]	; (40008f28 <ddr3TipFreqSet+0x54c>)
40008cae:	f7fe fe5b 	bl	40007968 <mvHwsDdr3TipIFWrite>
40008cb2:	6038      	str	r0, [r7, #0]
40008cb4:	2800      	cmp	r0, #0
40008cb6:	f040 8298 	bne.w	400091ea <ddr3TipFreqSet+0x80e>
40008cba:	9a05      	ldr	r2, [sp, #20]
40008cbc:	2a00      	cmp	r2, #0
40008cbe:	d036      	beq.n	40008d2e <ddr3TipFreqSet+0x352>
40008cc0:	9000      	str	r0, [sp, #0]
40008cc2:	4631      	mov	r1, r6
40008cc4:	4620      	mov	r0, r4
40008cc6:	462a      	mov	r2, r5
40008cc8:	f641 0374 	movw	r3, #6260	; 0x1874
40008ccc:	f44f 7911 	mov.w	r9, #580	; 0x244
40008cd0:	f8cd 9004 	str.w	r9, [sp, #4]
40008cd4:	f7fe fe48 	bl	40007968 <mvHwsDdr3TipIFWrite>
40008cd8:	6038      	str	r0, [r7, #0]
40008cda:	2800      	cmp	r0, #0
40008cdc:	f040 8285 	bne.w	400091ea <ddr3TipFreqSet+0x80e>
40008ce0:	e88d 0201 	stmia.w	sp, {r0, r9}
40008ce4:	4631      	mov	r1, r6
40008ce6:	4620      	mov	r0, r4
40008ce8:	462a      	mov	r2, r5
40008cea:	f641 0384 	movw	r3, #6276	; 0x1884
40008cee:	f7fe fe3b 	bl	40007968 <mvHwsDdr3TipIFWrite>
40008cf2:	6038      	str	r0, [r7, #0]
40008cf4:	2800      	cmp	r0, #0
40008cf6:	f040 8278 	bne.w	400091ea <ddr3TipFreqSet+0x80e>
40008cfa:	e88d 0201 	stmia.w	sp, {r0, r9}
40008cfe:	4631      	mov	r1, r6
40008d00:	4620      	mov	r0, r4
40008d02:	462a      	mov	r2, r5
40008d04:	f641 0394 	movw	r3, #6292	; 0x1894
40008d08:	f7fe fe2e 	bl	40007968 <mvHwsDdr3TipIFWrite>
40008d0c:	6038      	str	r0, [r7, #0]
40008d0e:	2800      	cmp	r0, #0
40008d10:	f040 826b 	bne.w	400091ea <ddr3TipFreqSet+0x80e>
40008d14:	e88d 0201 	stmia.w	sp, {r0, r9}
40008d18:	4631      	mov	r1, r6
40008d1a:	4620      	mov	r0, r4
40008d1c:	462a      	mov	r2, r5
40008d1e:	f641 03a4 	movw	r3, #6308	; 0x18a4
40008d22:	f7fe fe21 	bl	40007968 <mvHwsDdr3TipIFWrite>
40008d26:	6038      	str	r0, [r7, #0]
40008d28:	2800      	cmp	r0, #0
40008d2a:	f040 825e 	bne.w	400091ea <ddr3TipFreqSet+0x80e>
40008d2e:	f241 5728 	movw	r7, #5416	; 0x1528
40008d32:	2304      	movs	r3, #4
40008d34:	4620      	mov	r0, r4
40008d36:	9300      	str	r3, [sp, #0]
40008d38:	9301      	str	r3, [sp, #4]
40008d3a:	4631      	mov	r1, r6
40008d3c:	462a      	mov	r2, r5
40008d3e:	463b      	mov	r3, r7
40008d40:	f7fe fe12 	bl	40007968 <mvHwsDdr3TipIFWrite>
40008d44:	f8df 91e0 	ldr.w	r9, [pc, #480]	; 40008f28 <ddr3TipFreqSet+0x54c>
40008d48:	f8c9 0000 	str.w	r0, [r9]
40008d4c:	b120      	cbz	r0, 40008d58 <ddr3TipFreqSet+0x37c>
40008d4e:	f006 fa89 	bl	4000f264 <gtBreakOnFail>
40008d52:	f8d9 0000 	ldr.w	r0, [r9]
40008d56:	e24d      	b.n	400091f4 <ddr3TipFreqSet+0x818>
40008d58:	4a74      	ldr	r2, [pc, #464]	; (40008f2c <ddr3TipFreqSet+0x550>)
40008d5a:	2308      	movs	r3, #8
40008d5c:	4620      	mov	r0, r4
40008d5e:	4631      	mov	r1, r6
40008d60:	e88d 0088 	stmia.w	sp, {r3, r7}
40008d64:	9202      	str	r2, [sp, #8]
40008d66:	462a      	mov	r2, r5
40008d68:	f7ff f9d2 	bl	40008110 <ddr3TipIfPolling>
40008d6c:	b130      	cbz	r0, 40008d7c <ddr3TipFreqSet+0x3a0>
40008d6e:	4b70      	ldr	r3, [pc, #448]	; (40008f30 <ddr3TipFreqSet+0x554>)
40008d70:	781b      	ldrb	r3, [r3, #0]
40008d72:	2b03      	cmp	r3, #3
40008d74:	d802      	bhi.n	40008d7c <ddr3TipFreqSet+0x3a0>
40008d76:	486f      	ldr	r0, [pc, #444]	; (40008f34 <ddr3TipFreqSet+0x558>)
40008d78:	f009 f964 	bl	40012044 <mvPrintf>
40008d7c:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 40008f44 <ddr3TipFreqSet+0x568>
40008d80:	2258      	movs	r2, #88	; 0x58
40008d82:	f04f 0a2c 	mov.w	sl, #44	; 0x2c
40008d86:	4640      	mov	r0, r8
40008d88:	f8d9 3000 	ldr.w	r3, [r9]
40008d8c:	fb02 3305 	mla	r3, r2, r5, r3
40008d90:	f502 52f1 	add.w	r2, r2, #7712	; 0x1e20
40008d94:	f893 705a 	ldrb.w	r7, [r3, #90]	; 0x5a
40008d98:	f640 733c 	movw	r3, #3900	; 0xf3c
40008d9c:	2f02      	cmp	r7, #2
40008d9e:	bf14      	ite	ne
40008da0:	4617      	movne	r7, r2
40008da2:	461f      	moveq	r7, r3
40008da4:	4b64      	ldr	r3, [pc, #400]	; (40008f38 <ddr3TipFreqSet+0x55c>)
40008da6:	f853 b028 	ldr.w	fp, [r3, r8, lsl #2]
40008daa:	4b64      	ldr	r3, [pc, #400]	; (40008f3c <ddr3TipFreqSet+0x560>)
40008dac:	fb0a 3a04 	mla	sl, sl, r4, r3
40008db0:	f8da 3020 	ldr.w	r3, [sl, #32]
40008db4:	4798      	blx	r3
40008db6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
40008dba:	435f      	muls	r7, r3
40008dbc:	4601      	mov	r1, r0
40008dbe:	4658      	mov	r0, fp
40008dc0:	f7fb e974 	blx	400040ac <__aeabi_uidiv>
40008dc4:	4601      	mov	r1, r0
40008dc6:	4859      	ldr	r0, [pc, #356]	; (40008f2c <ddr3TipFreqSet+0x550>)
40008dc8:	f7fb e970 	blx	400040ac <__aeabi_uidiv>
40008dcc:	4601      	mov	r1, r0
40008dce:	4638      	mov	r0, r7
40008dd0:	f7fb e96c 	blx	400040ac <__aeabi_uidiv>
40008dd4:	f647 73ff 	movw	r3, #32767	; 0x7fff
40008dd8:	4631      	mov	r1, r6
40008dda:	9301      	str	r3, [sp, #4]
40008ddc:	462a      	mov	r2, r5
40008dde:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40008de2:	4f51      	ldr	r7, [pc, #324]	; (40008f28 <ddr3TipFreqSet+0x54c>)
40008de4:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
40008de8:	9000      	str	r0, [sp, #0]
40008dea:	4620      	mov	r0, r4
40008dec:	f7fe fdbc 	bl	40007968 <mvHwsDdr3TipIFWrite>
40008df0:	6038      	str	r0, [r7, #0]
40008df2:	2800      	cmp	r0, #0
40008df4:	f040 81f9 	bne.w	400091ea <ddr3TipFreqSet+0x80e>
40008df8:	9000      	str	r0, [sp, #0]
40008dfa:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
40008dfe:	4620      	mov	r0, r4
40008e00:	9301      	str	r3, [sp, #4]
40008e02:	4631      	mov	r1, r6
40008e04:	462a      	mov	r2, r5
40008e06:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40008e0a:	f7fe fdad 	bl	40007968 <mvHwsDdr3TipIFWrite>
40008e0e:	6038      	str	r0, [r7, #0]
40008e10:	2800      	cmp	r0, #0
40008e12:	f040 81ea 	bne.w	400091ea <ddr3TipFreqSet+0x80e>
40008e16:	9f09      	ldr	r7, [sp, #36]	; 0x24
40008e18:	4653      	mov	r3, sl
40008e1a:	fa5f fb84 	uxtb.w	fp, r4
40008e1e:	46a2      	mov	sl, r4
40008e20:	461c      	mov	r4, r3
40008e22:	f8d9 3000 	ldr.w	r3, [r9]
40008e26:	781b      	ldrb	r3, [r3, #0]
40008e28:	fa43 f307 	asr.w	r3, r3, r7
40008e2c:	07db      	lsls	r3, r3, #31
40008e2e:	d504      	bpl.n	40008e3a <ddr3TipFreqSet+0x45e>
40008e30:	6963      	ldr	r3, [r4, #20]
40008e32:	4658      	mov	r0, fp
40008e34:	4639      	mov	r1, r7
40008e36:	4642      	mov	r2, r8
40008e38:	4798      	blx	r3
40008e3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
40008e3c:	3701      	adds	r7, #1
40008e3e:	429f      	cmp	r7, r3
40008e40:	d9ef      	bls.n	40008e22 <ddr3TipFreqSet+0x446>
40008e42:	4650      	mov	r0, sl
40008e44:	4631      	mov	r1, r6
40008e46:	462a      	mov	r2, r5
40008e48:	4643      	mov	r3, r8
40008e4a:	f7ff fbb9 	bl	400085c0 <AdllCalibration>
40008e4e:	4f36      	ldr	r7, [pc, #216]	; (40008f28 <ddr3TipFreqSet+0x54c>)
40008e50:	4654      	mov	r4, sl
40008e52:	6038      	str	r0, [r7, #0]
40008e54:	2800      	cmp	r0, #0
40008e56:	f040 81c8 	bne.w	400091ea <ddr3TipFreqSet+0x80e>
40008e5a:	9905      	ldr	r1, [sp, #20]
40008e5c:	2900      	cmp	r1, #0
40008e5e:	d04e      	beq.n	40008efe <ddr3TipFreqSet+0x522>
40008e60:	f8df 90e4 	ldr.w	r9, [pc, #228]	; 40008f48 <ddr3TipFreqSet+0x56c>
40008e64:	4620      	mov	r0, r4
40008e66:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 40008f4c <ddr3TipFreqSet+0x570>
40008e6a:	4631      	mov	r1, r6
40008e6c:	f240 2b66 	movw	fp, #614	; 0x266
40008e70:	f8d9 2000 	ldr.w	r2, [r9]
40008e74:	f8da 3000 	ldr.w	r3, [sl]
40008e78:	f8cd b004 	str.w	fp, [sp, #4]
40008e7c:	4313      	orrs	r3, r2
40008e7e:	462a      	mov	r2, r5
40008e80:	9300      	str	r3, [sp, #0]
40008e82:	f641 0374 	movw	r3, #6260	; 0x1874
40008e86:	f7fe fd6f 	bl	40007968 <mvHwsDdr3TipIFWrite>
40008e8a:	6038      	str	r0, [r7, #0]
40008e8c:	2800      	cmp	r0, #0
40008e8e:	f040 81ac 	bne.w	400091ea <ddr3TipFreqSet+0x80e>
40008e92:	f8d9 2000 	ldr.w	r2, [r9]
40008e96:	4620      	mov	r0, r4
40008e98:	f8da 3000 	ldr.w	r3, [sl]
40008e9c:	4631      	mov	r1, r6
40008e9e:	4313      	orrs	r3, r2
40008ea0:	462a      	mov	r2, r5
40008ea2:	e88d 0808 	stmia.w	sp, {r3, fp}
40008ea6:	f641 0384 	movw	r3, #6276	; 0x1884
40008eaa:	f7fe fd5d 	bl	40007968 <mvHwsDdr3TipIFWrite>
40008eae:	6038      	str	r0, [r7, #0]
40008eb0:	2800      	cmp	r0, #0
40008eb2:	f040 819a 	bne.w	400091ea <ddr3TipFreqSet+0x80e>
40008eb6:	f8d9 2000 	ldr.w	r2, [r9]
40008eba:	4620      	mov	r0, r4
40008ebc:	f8da 3000 	ldr.w	r3, [sl]
40008ec0:	4631      	mov	r1, r6
40008ec2:	4313      	orrs	r3, r2
40008ec4:	462a      	mov	r2, r5
40008ec6:	e88d 0808 	stmia.w	sp, {r3, fp}
40008eca:	f641 0394 	movw	r3, #6292	; 0x1894
40008ece:	f7fe fd4b 	bl	40007968 <mvHwsDdr3TipIFWrite>
40008ed2:	6038      	str	r0, [r7, #0]
40008ed4:	2800      	cmp	r0, #0
40008ed6:	f040 8188 	bne.w	400091ea <ddr3TipFreqSet+0x80e>
40008eda:	f8d9 2000 	ldr.w	r2, [r9]
40008ede:	4620      	mov	r0, r4
40008ee0:	f8da 3000 	ldr.w	r3, [sl]
40008ee4:	4631      	mov	r1, r6
40008ee6:	4313      	orrs	r3, r2
40008ee8:	462a      	mov	r2, r5
40008eea:	e88d 0808 	stmia.w	sp, {r3, fp}
40008eee:	f641 03a4 	movw	r3, #6308	; 0x18a4
40008ef2:	f7fe fd39 	bl	40007968 <mvHwsDdr3TipIFWrite>
40008ef6:	6038      	str	r0, [r7, #0]
40008ef8:	2800      	cmp	r0, #0
40008efa:	f040 8176 	bne.w	400091ea <ddr3TipFreqSet+0x80e>
40008efe:	4643      	mov	r3, r8
40008f00:	4620      	mov	r0, r4
40008f02:	4631      	mov	r1, r6
40008f04:	462a      	mov	r2, r5
40008f06:	f7fe fd3f 	bl	40007988 <ddr3TipSetTiming>
40008f0a:	4b0d      	ldr	r3, [pc, #52]	; (40008f40 <ddr3TipFreqSet+0x564>)
40008f0c:	681b      	ldr	r3, [r3, #0]
40008f0e:	b323      	cbz	r3, 40008f5a <ddr3TipFreqSet+0x57e>
40008f10:	9f05      	ldr	r7, [sp, #20]
40008f12:	b9ef      	cbnz	r7, 40008f50 <ddr3TipFreqSet+0x574>
40008f14:	4b08      	ldr	r3, [pc, #32]	; (40008f38 <ddr3TipFreqSet+0x55c>)
40008f16:	4805      	ldr	r0, [pc, #20]	; (40008f2c <ddr3TipFreqSet+0x550>)
40008f18:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
40008f1c:	0189      	lsls	r1, r1, #6
40008f1e:	f7fb e8c6 	blx	400040ac <__aeabi_uidiv>
40008f22:	4601      	mov	r1, r0
40008f24:	e016      	b.n	40008f54 <ddr3TipFreqSet+0x578>
40008f26:	bf00      	nop
40008f28:	400206c0 	andmi	r0, r2, r0, asr #13
40008f2c:	000f4240 	andeq	r4, pc, r0, asr #4
40008f30:	4001614d 	andmi	r6, r1, sp, asr #2
40008f34:	400131d7 	ldrdmi	r3, [r1], -r7
40008f38:	4001662c 	andmi	r6, r1, ip, lsr #12
40008f3c:	400203dc 	ldrdmi	r0, [r2], -ip
40008f40:	400207dc 	ldrdmi	r0, [r2], -ip
40008f44:	40020428 	andmi	r0, r2, r8, lsr #8
40008f48:	40016174 	andmi	r6, r1, r4, ror r1
40008f4c:	40016178 	andmi	r6, r1, r8, ror r1
40008f50:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
40008f54:	4620      	mov	r0, r4
40008f56:	f005 f927 	bl	4000e1a8 <ddr3TipCmdAddrInitDelay>
40008f5a:	f241 5728 	movw	r7, #5416	; 0x1528
40008f5e:	2300      	movs	r3, #0
40008f60:	f04f 0804 	mov.w	r8, #4
40008f64:	4620      	mov	r0, r4
40008f66:	e88d 0108 	stmia.w	sp, {r3, r8}
40008f6a:	4631      	mov	r1, r6
40008f6c:	463b      	mov	r3, r7
40008f6e:	462a      	mov	r2, r5
40008f70:	f7fe fcfa 	bl	40007968 <mvHwsDdr3TipIFWrite>
40008f74:	f8df 829c 	ldr.w	r8, [pc, #668]	; 40009214 <ddr3TipFreqSet+0x838>
40008f78:	4603      	mov	r3, r0
40008f7a:	f8c8 0000 	str.w	r0, [r8]
40008f7e:	2800      	cmp	r0, #0
40008f80:	f040 80fc 	bne.w	4000917c <ddr3TipFreqSet+0x7a0>
40008f84:	2208      	movs	r2, #8
40008f86:	e88d 0084 	stmia.w	sp, {r2, r7}
40008f8a:	4a9c      	ldr	r2, [pc, #624]	; (400091fc <ddr3TipFreqSet+0x820>)
40008f8c:	4620      	mov	r0, r4
40008f8e:	4631      	mov	r1, r6
40008f90:	9202      	str	r2, [sp, #8]
40008f92:	462a      	mov	r2, r5
40008f94:	f7ff f8bc 	bl	40008110 <ddr3TipIfPolling>
40008f98:	b130      	cbz	r0, 40008fa8 <ddr3TipFreqSet+0x5cc>
40008f9a:	4b99      	ldr	r3, [pc, #612]	; (40009200 <ddr3TipFreqSet+0x824>)
40008f9c:	781b      	ldrb	r3, [r3, #0]
40008f9e:	2b03      	cmp	r3, #3
40008fa0:	d802      	bhi.n	40008fa8 <ddr3TipFreqSet+0x5cc>
40008fa2:	4898      	ldr	r0, [pc, #608]	; (40009204 <ddr3TipFreqSet+0x828>)
40008fa4:	f009 f84e 	bl	40012044 <mvPrintf>
40008fa8:	f241 4718 	movw	r7, #5144	; 0x1418
40008fac:	2302      	movs	r3, #2
40008fae:	f640 7c1f 	movw	ip, #3871	; 0xf1f
40008fb2:	4620      	mov	r0, r4
40008fb4:	e88d 1008 	stmia.w	sp, {r3, ip}
40008fb8:	4631      	mov	r1, r6
40008fba:	463b      	mov	r3, r7
40008fbc:	462a      	mov	r2, r5
40008fbe:	f7fe fcd3 	bl	40007968 <mvHwsDdr3TipIFWrite>
40008fc2:	f8df 8250 	ldr.w	r8, [pc, #592]	; 40009214 <ddr3TipFreqSet+0x838>
40008fc6:	4603      	mov	r3, r0
40008fc8:	f8c8 0000 	str.w	r0, [r8]
40008fcc:	2800      	cmp	r0, #0
40008fce:	f040 80d5 	bne.w	4000917c <ddr3TipFreqSet+0x7a0>
40008fd2:	221f      	movs	r2, #31
40008fd4:	e88d 0084 	stmia.w	sp, {r2, r7}
40008fd8:	4a88      	ldr	r2, [pc, #544]	; (400091fc <ddr3TipFreqSet+0x820>)
40008fda:	4620      	mov	r0, r4
40008fdc:	4631      	mov	r1, r6
40008fde:	9202      	str	r2, [sp, #8]
40008fe0:	462a      	mov	r2, r5
40008fe2:	f7ff f895 	bl	40008110 <ddr3TipIfPolling>
40008fe6:	b130      	cbz	r0, 40008ff6 <ddr3TipFreqSet+0x61a>
40008fe8:	4b85      	ldr	r3, [pc, #532]	; (40009200 <ddr3TipFreqSet+0x824>)
40008fea:	781b      	ldrb	r3, [r3, #0]
40008fec:	2b03      	cmp	r3, #3
40008fee:	d802      	bhi.n	40008ff6 <ddr3TipFreqSet+0x61a>
40008ff0:	4885      	ldr	r0, [pc, #532]	; (40009208 <ddr3TipFreqSet+0x82c>)
40008ff2:	f009 f827 	bl	40012044 <mvPrintf>
40008ff6:	2300      	movs	r3, #0
40008ff8:	f04f 0e02 	mov.w	lr, #2
40008ffc:	4620      	mov	r0, r4
40008ffe:	e88d 4008 	stmia.w	sp, {r3, lr}
40009002:	4631      	mov	r1, r6
40009004:	462a      	mov	r2, r5
40009006:	f241 5328 	movw	r3, #5416	; 0x1528
4000900a:	f8df 8208 	ldr.w	r8, [pc, #520]	; 40009214 <ddr3TipFreqSet+0x838>
4000900e:	f7fe fcab 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009012:	f8c8 0000 	str.w	r0, [r8]
40009016:	2800      	cmp	r0, #0
40009018:	f040 80b0 	bne.w	4000917c <ddr3TipFreqSet+0x7a0>
4000901c:	4620      	mov	r0, r4
4000901e:	4631      	mov	r1, r6
40009020:	462a      	mov	r2, r5
40009022:	f241 43b0 	movw	r3, #5296	; 0x14b0
40009026:	f04f 0901 	mov.w	r9, #1
4000902a:	f8cd 9000 	str.w	r9, [sp]
4000902e:	f8cd 9004 	str.w	r9, [sp, #4]
40009032:	f7fe fc99 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009036:	f8c8 0000 	str.w	r0, [r8]
4000903a:	2800      	cmp	r0, #0
4000903c:	f040 809e 	bne.w	4000917c <ddr3TipFreqSet+0x7a0>
40009040:	9f06      	ldr	r7, [sp, #24]
40009042:	2174      	movs	r1, #116	; 0x74
40009044:	f8df b1d0 	ldr.w	fp, [pc, #464]	; 40009218 <ddr3TipFreqSet+0x83c>
40009048:	4620      	mov	r0, r4
4000904a:	f81b 3007 	ldrb.w	r3, [fp, r7]
4000904e:	9101      	str	r1, [sp, #4]
40009050:	4631      	mov	r1, r6
40009052:	f003 020e 	and.w	r2, r3, #14
40009056:	f003 0301 	and.w	r3, r3, #1
4000905a:	009b      	lsls	r3, r3, #2
4000905c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
40009060:	462a      	mov	r2, r5
40009062:	9300      	str	r3, [sp, #0]
40009064:	f241 53d0 	movw	r3, #5584	; 0x15d0
40009068:	f7fe fc7e 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000906c:	f8c8 0000 	str.w	r0, [r8]
40009070:	2800      	cmp	r0, #0
40009072:	f040 8083 	bne.w	4000917c <ddr3TipFreqSet+0x7a0>
40009076:	9f07      	ldr	r7, [sp, #28]
40009078:	4620      	mov	r0, r4
4000907a:	f8df e1a0 	ldr.w	lr, [pc, #416]	; 4000921c <ddr3TipFreqSet+0x840>
4000907e:	4631      	mov	r1, r6
40009080:	f44f 6ac7 	mov.w	sl, #1592	; 0x638
40009084:	f81e 2007 	ldrb.w	r2, [lr, r7]
40009088:	4f60      	ldr	r7, [pc, #384]	; (4000920c <ddr3TipFreqSet+0x830>)
4000908a:	683b      	ldr	r3, [r7, #0]
4000908c:	f8cd a004 	str.w	sl, [sp, #4]
40009090:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
40009094:	462a      	mov	r2, r5
40009096:	9300      	str	r3, [sp, #0]
40009098:	f241 53d8 	movw	r3, #5592	; 0x15d8
4000909c:	f7fe fc64 	bl	40007968 <mvHwsDdr3TipIFWrite>
400090a0:	f8c8 0000 	str.w	r0, [r8]
400090a4:	2800      	cmp	r0, #0
400090a6:	d169      	bne.n	4000917c <ddr3TipFreqSet+0x7a0>
400090a8:	9907      	ldr	r1, [sp, #28]
400090aa:	462a      	mov	r2, r5
400090ac:	9b06      	ldr	r3, [sp, #24]
400090ae:	4620      	mov	r0, r4
400090b0:	9100      	str	r1, [sp, #0]
400090b2:	4631      	mov	r1, r6
400090b4:	f7fe fe68 	bl	40007d88 <ddr3TipWriteOdt>
400090b8:	4b55      	ldr	r3, [pc, #340]	; (40009210 <ddr3TipFreqSet+0x834>)
400090ba:	b2e2      	uxtb	r2, r4
400090bc:	4621      	mov	r1, r4
400090be:	9205      	str	r2, [sp, #20]
400090c0:	4610      	mov	r0, r2
400090c2:	681b      	ldr	r3, [r3, #0]
400090c4:	2205      	movs	r2, #5
400090c6:	4798      	blx	r3
400090c8:	4602      	mov	r2, r0
400090ca:	f8c8 0000 	str.w	r0, [r8]
400090ce:	2800      	cmp	r0, #0
400090d0:	d154      	bne.n	4000917c <ddr3TipFreqSet+0x7a0>
400090d2:	f8dd e018 	ldr.w	lr, [sp, #24]
400090d6:	4620      	mov	r0, r4
400090d8:	f81b 300e 	ldrb.w	r3, [fp, lr]
400090dc:	f003 010e 	and.w	r1, r3, #14
400090e0:	f003 0301 	and.w	r3, r3, #1
400090e4:	009b      	lsls	r3, r3, #2
400090e6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
400090ea:	2174      	movs	r1, #116	; 0x74
400090ec:	9300      	str	r3, [sp, #0]
400090ee:	f241 53d0 	movw	r3, #5584	; 0x15d0
400090f2:	9101      	str	r1, [sp, #4]
400090f4:	4649      	mov	r1, r9
400090f6:	f7fe fc37 	bl	40007968 <mvHwsDdr3TipIFWrite>
400090fa:	f8c8 0000 	str.w	r0, [r8]
400090fe:	2800      	cmp	r0, #0
40009100:	d13c      	bne.n	4000917c <ddr3TipFreqSet+0x7a0>
40009102:	9b07      	ldr	r3, [sp, #28]
40009104:	4620      	mov	r0, r4
40009106:	f8df e114 	ldr.w	lr, [pc, #276]	; 4000921c <ddr3TipFreqSet+0x840>
4000910a:	a90b      	add	r1, sp, #44	; 0x2c
4000910c:	f81e 2003 	ldrb.w	r2, [lr, r3]
40009110:	683b      	ldr	r3, [r7, #0]
40009112:	f8cd a000 	str.w	sl, [sp]
40009116:	ea43 07c2 	orr.w	r7, r3, r2, lsl #3
4000911a:	2208      	movs	r2, #8
4000911c:	463b      	mov	r3, r7
4000911e:	f7ff fc05 	bl	4000892c <ddr3TipWriteMRSCmd>
40009122:	4602      	mov	r2, r0
40009124:	f8c8 0000 	str.w	r0, [r8]
40009128:	bb40      	cbnz	r0, 4000917c <ddr3TipFreqSet+0x7a0>
4000912a:	4620      	mov	r0, r4
4000912c:	4649      	mov	r1, r9
4000912e:	f241 53d8 	movw	r3, #5592	; 0x15d8
40009132:	e88d 0480 	stmia.w	sp, {r7, sl}
40009136:	f7fe fc17 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000913a:	4602      	mov	r2, r0
4000913c:	f8c8 0000 	str.w	r0, [r8]
40009140:	b9e0      	cbnz	r0, 4000917c <ddr3TipFreqSet+0x7a0>
40009142:	f44f 6340 	mov.w	r3, #3072	; 0xc00
40009146:	4620      	mov	r0, r4
40009148:	9300      	str	r3, [sp, #0]
4000914a:	4649      	mov	r1, r9
4000914c:	f44f 6370 	mov.w	r3, #3840	; 0xf00
40009150:	9301      	str	r3, [sp, #4]
40009152:	f503 63a3 	add.w	r3, r3, #1304	; 0x518
40009156:	f7fe fc07 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000915a:	4602      	mov	r2, r0
4000915c:	f8c8 0000 	str.w	r0, [r8]
40009160:	b960      	cbnz	r0, 4000917c <ddr3TipFreqSet+0x7a0>
40009162:	2103      	movs	r1, #3
40009164:	231f      	movs	r3, #31
40009166:	4620      	mov	r0, r4
40009168:	e88d 000a 	stmia.w	sp, {r1, r3}
4000916c:	4649      	mov	r1, r9
4000916e:	f241 4318 	movw	r3, #5144	; 0x1418
40009172:	f7fe fbf9 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009176:	f8c8 0000 	str.w	r0, [r8]
4000917a:	b120      	cbz	r0, 40009186 <ddr3TipFreqSet+0x7aa>
4000917c:	f006 f872 	bl	4000f264 <gtBreakOnFail>
40009180:	f8d8 0000 	ldr.w	r0, [r8]
40009184:	e036      	b.n	400091f4 <ddr3TipFreqSet+0x818>
40009186:	f8df 9088 	ldr.w	r9, [pc, #136]	; 40009210 <ddr3TipFreqSet+0x834>
4000918a:	220a      	movs	r2, #10
4000918c:	9805      	ldr	r0, [sp, #20]
4000918e:	4621      	mov	r1, r4
40009190:	4f20      	ldr	r7, [pc, #128]	; (40009214 <ddr3TipFreqSet+0x838>)
40009192:	f8d9 3000 	ldr.w	r3, [r9]
40009196:	4798      	blx	r3
40009198:	4602      	mov	r2, r0
4000919a:	f8c8 0000 	str.w	r0, [r8]
4000919e:	bb20      	cbnz	r0, 400091ea <ddr3TipFreqSet+0x80e>
400091a0:	231f      	movs	r3, #31
400091a2:	4620      	mov	r0, r4
400091a4:	9301      	str	r3, [sp, #4]
400091a6:	2101      	movs	r1, #1
400091a8:	f241 4318 	movw	r3, #5144	; 0x1418
400091ac:	f04f 0808 	mov.w	r8, #8
400091b0:	f8cd 8000 	str.w	r8, [sp]
400091b4:	f7fe fbd8 	bl	40007968 <mvHwsDdr3TipIFWrite>
400091b8:	6038      	str	r0, [r7, #0]
400091ba:	b9b0      	cbnz	r0, 400091ea <ddr3TipFreqSet+0x80e>
400091bc:	f8d9 3000 	ldr.w	r3, [r9]
400091c0:	4621      	mov	r1, r4
400091c2:	9805      	ldr	r0, [sp, #20]
400091c4:	220a      	movs	r2, #10
400091c6:	4798      	blx	r3
400091c8:	6038      	str	r0, [r7, #0]
400091ca:	b970      	cbnz	r0, 400091ea <ddr3TipFreqSet+0x80e>
400091cc:	9908      	ldr	r1, [sp, #32]
400091ce:	b181      	cbz	r1, 400091f2 <ddr3TipFreqSet+0x816>
400091d0:	4620      	mov	r0, r4
400091d2:	4631      	mov	r1, r6
400091d4:	462a      	mov	r2, r5
400091d6:	f241 63d8 	movw	r3, #5848	; 0x16d8
400091da:	f8cd 8000 	str.w	r8, [sp]
400091de:	f8cd 8004 	str.w	r8, [sp, #4]
400091e2:	f7fe fbc1 	bl	40007968 <mvHwsDdr3TipIFWrite>
400091e6:	6038      	str	r0, [r7, #0]
400091e8:	b120      	cbz	r0, 400091f4 <ddr3TipFreqSet+0x818>
400091ea:	f006 f83b 	bl	4000f264 <gtBreakOnFail>
400091ee:	6838      	ldr	r0, [r7, #0]
400091f0:	e000      	b.n	400091f4 <ddr3TipFreqSet+0x818>
400091f2:	9808      	ldr	r0, [sp, #32]
400091f4:	b00d      	add	sp, #52	; 0x34
400091f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400091fa:	bf00      	nop
400091fc:	000f4240 	andeq	r4, pc, r0, asr #4
40009200:	4001614d 	andmi	r6, r1, sp, asr #2
40009204:	400131f5 	strdmi	r3, [r1], -r5
40009208:	40013213 	andmi	r3, r1, r3, lsl r2
4000920c:	400161ec 	andmi	r6, r1, ip, ror #3
40009210:	40016b20 	andmi	r6, r1, r0, lsr #22
40009214:	400206c0 	andmi	r0, r2, r0, asr #13
40009218:	40016850 	andmi	r6, r1, r0, asr r8
4000921c:	400167ec 	andmi	r6, r1, ip, ror #15

Disassembly of section .text.ddr3TipResetFifoPtr:

40009220 <ddr3TipResetFifoPtr>:
ddr3TipResetFifoPtr():
40009220:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
40009224:	2200      	movs	r2, #0
40009226:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
4000922a:	2101      	movs	r1, #1
4000922c:	e88d 000c 	stmia.w	sp, {r2, r3}
40009230:	f241 53c8 	movw	r3, #5576	; 0x15c8
40009234:	4606      	mov	r6, r0
40009236:	f7fe fb97 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000923a:	4c2b      	ldr	r4, [pc, #172]	; (400092e8 <ddr3TipResetFifoPtr+0xc8>)
4000923c:	4602      	mov	r2, r0
4000923e:	6020      	str	r0, [r4, #0]
40009240:	2800      	cmp	r0, #0
40009242:	d14c      	bne.n	400092de <ddr3TipResetFifoPtr+0xbe>
40009244:	2501      	movs	r5, #1
40009246:	4630      	mov	r0, r6
40009248:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000924c:	f04f 0809 	mov.w	r8, #9
40009250:	4629      	mov	r1, r5
40009252:	e88d 0120 	stmia.w	sp, {r5, r8}
40009256:	f7fe fb87 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000925a:	4602      	mov	r2, r0
4000925c:	6020      	str	r0, [r4, #0]
4000925e:	2800      	cmp	r0, #0
40009260:	d13d      	bne.n	400092de <ddr3TipResetFifoPtr+0xbe>
40009262:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
40009266:	4630      	mov	r0, r6
40009268:	9300      	str	r3, [sp, #0]
4000926a:	4629      	mov	r1, r5
4000926c:	9301      	str	r3, [sp, #4]
4000926e:	f241 53b0 	movw	r3, #5552	; 0x15b0
40009272:	f7fe fb79 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009276:	4602      	mov	r2, r0
40009278:	6020      	str	r0, [r4, #0]
4000927a:	2800      	cmp	r0, #0
4000927c:	d12f      	bne.n	400092de <ddr3TipResetFifoPtr+0xbe>
4000927e:	9000      	str	r0, [sp, #0]
40009280:	4629      	mov	r1, r5
40009282:	4630      	mov	r0, r6
40009284:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40009288:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000
4000928c:	9701      	str	r7, [sp, #4]
4000928e:	f7fe fb6b 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009292:	4602      	mov	r2, r0
40009294:	6020      	str	r0, [r4, #0]
40009296:	bb10      	cbnz	r0, 400092de <ddr3TipResetFifoPtr+0xbe>
40009298:	4630      	mov	r0, r6
4000929a:	4629      	mov	r1, r5
4000929c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
400092a0:	9700      	str	r7, [sp, #0]
400092a2:	9701      	str	r7, [sp, #4]
400092a4:	f7fe fb60 	bl	40007968 <mvHwsDdr3TipIFWrite>
400092a8:	4602      	mov	r2, r0
400092aa:	6020      	str	r0, [r4, #0]
400092ac:	b9b8      	cbnz	r0, 400092de <ddr3TipResetFifoPtr+0xbe>
400092ae:	2308      	movs	r3, #8
400092b0:	4630      	mov	r0, r6
400092b2:	e88d 0108 	stmia.w	sp, {r3, r8}
400092b6:	4629      	mov	r1, r5
400092b8:	f241 53b8 	movw	r3, #5560	; 0x15b8
400092bc:	f7fe fb54 	bl	40007968 <mvHwsDdr3TipIFWrite>
400092c0:	4602      	mov	r2, r0
400092c2:	6020      	str	r0, [r4, #0]
400092c4:	b958      	cbnz	r0, 400092de <ddr3TipResetFifoPtr+0xbe>
400092c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
400092ca:	4630      	mov	r0, r6
400092cc:	9300      	str	r3, [sp, #0]
400092ce:	4629      	mov	r1, r5
400092d0:	9301      	str	r3, [sp, #4]
400092d2:	f241 53b4 	movw	r3, #5556	; 0x15b4
400092d6:	f7fe fb47 	bl	40007968 <mvHwsDdr3TipIFWrite>
400092da:	6020      	str	r0, [r4, #0]
400092dc:	b110      	cbz	r0, 400092e4 <ddr3TipResetFifoPtr+0xc4>
400092de:	f005 ffc1 	bl	4000f264 <gtBreakOnFail>
400092e2:	6820      	ldr	r0, [r4, #0]
400092e4:	e8bd 81fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, pc}
400092e8:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipDDR3ResetPhyRegs:

400092ec <ddr3TipDDR3ResetPhyRegs>:
ddr3TipDDR3ResetPhyRegs():
400092ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400092f0:	2102      	movs	r1, #2
400092f2:	b087      	sub	sp, #28
400092f4:	4605      	mov	r5, r0
400092f6:	f005 f9d1 	bl	4000e69c <ddr3TipDevAttrGet>
400092fa:	4b76      	ldr	r3, [pc, #472]	; (400094d4 <ddr3TipDDR3ResetPhyRegs+0x1e8>)
400092fc:	681a      	ldr	r2, [r3, #0]
400092fe:	7812      	ldrb	r2, [r2, #0]
40009300:	07d2      	lsls	r2, r2, #31
40009302:	b2c0      	uxtb	r0, r0
40009304:	9005      	str	r0, [sp, #20]
40009306:	f140 80c7 	bpl.w	40009498 <ddr3TipDDR3ResetPhyRegs+0x1ac>
4000930a:	2400      	movs	r4, #0
4000930c:	4699      	mov	r9, r3
4000930e:	4f72      	ldr	r7, [pc, #456]	; (400094d8 <ddr3TipDDR3ResetPhyRegs+0x1ec>)
40009310:	f8df a1d4 	ldr.w	sl, [pc, #468]	; 400094e8 <ddr3TipDDR3ResetPhyRegs+0x1fc>
40009314:	4e71      	ldr	r6, [pc, #452]	; (400094dc <ddr3TipDDR3ResetPhyRegs+0x1f0>)
40009316:	f8df b1d4 	ldr.w	fp, [pc, #468]	; 400094ec <ddr3TipDDR3ResetPhyRegs+0x200>
4000931a:	e0b9      	b.n	40009490 <ddr3TipDDR3ResetPhyRegs+0x1a4>
4000931c:	f8d9 3000 	ldr.w	r3, [r9]
40009320:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40009324:	fa43 f304 	asr.w	r3, r3, r4
40009328:	07db      	lsls	r3, r3, #31
4000932a:	f140 80b0 	bpl.w	4000948e <ddr3TipDDR3ResetPhyRegs+0x1a2>
4000932e:	2100      	movs	r1, #0
40009330:	9400      	str	r4, [sp, #0]
40009332:	9101      	str	r1, [sp, #4]
40009334:	4628      	mov	r0, r5
40009336:	683b      	ldr	r3, [r7, #0]
40009338:	460a      	mov	r2, r1
4000933a:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 400094dc <ddr3TipDDR3ResetPhyRegs+0x1f0>
4000933e:	009b      	lsls	r3, r3, #2
40009340:	9302      	str	r3, [sp, #8]
40009342:	f8da 3000 	ldr.w	r3, [sl]
40009346:	9303      	str	r3, [sp, #12]
40009348:	460b      	mov	r3, r1
4000934a:	f7fe ffbd 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000934e:	4601      	mov	r1, r0
40009350:	6030      	str	r0, [r6, #0]
40009352:	2800      	cmp	r0, #0
40009354:	f040 8096 	bne.w	40009484 <ddr3TipDDR3ResetPhyRegs+0x198>
40009358:	9001      	str	r0, [sp, #4]
4000935a:	460a      	mov	r2, r1
4000935c:	9400      	str	r4, [sp, #0]
4000935e:	4628      	mov	r0, r5
40009360:	683b      	ldr	r3, [r7, #0]
40009362:	009b      	lsls	r3, r3, #2
40009364:	3302      	adds	r3, #2
40009366:	9302      	str	r3, [sp, #8]
40009368:	f8db 3000 	ldr.w	r3, [fp]
4000936c:	9303      	str	r3, [sp, #12]
4000936e:	460b      	mov	r3, r1
40009370:	f7fe ffaa 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
40009374:	4601      	mov	r1, r0
40009376:	6030      	str	r0, [r6, #0]
40009378:	2800      	cmp	r0, #0
4000937a:	f040 8083 	bne.w	40009484 <ddr3TipDDR3ResetPhyRegs+0x198>
4000937e:	9001      	str	r0, [sp, #4]
40009380:	4628      	mov	r0, r5
40009382:	9400      	str	r4, [sp, #0]
40009384:	683b      	ldr	r3, [r7, #0]
40009386:	4a56      	ldr	r2, [pc, #344]	; (400094e0 <ddr3TipDDR3ResetPhyRegs+0x1f4>)
40009388:	009b      	lsls	r3, r3, #2
4000938a:	3303      	adds	r3, #3
4000938c:	9302      	str	r3, [sp, #8]
4000938e:	6813      	ldr	r3, [r2, #0]
40009390:	460a      	mov	r2, r1
40009392:	9303      	str	r3, [sp, #12]
40009394:	460b      	mov	r3, r1
40009396:	f7fe ff97 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000939a:	4601      	mov	r1, r0
4000939c:	6030      	str	r0, [r6, #0]
4000939e:	2800      	cmp	r0, #0
400093a0:	d170      	bne.n	40009484 <ddr3TipDDR3ResetPhyRegs+0x198>
400093a2:	9001      	str	r0, [sp, #4]
400093a4:	460a      	mov	r2, r1
400093a6:	9400      	str	r4, [sp, #0]
400093a8:	4628      	mov	r0, r5
400093aa:	683b      	ldr	r3, [r7, #0]
400093ac:	009b      	lsls	r3, r3, #2
400093ae:	3301      	adds	r3, #1
400093b0:	9302      	str	r3, [sp, #8]
400093b2:	4b4c      	ldr	r3, [pc, #304]	; (400094e4 <ddr3TipDDR3ResetPhyRegs+0x1f8>)
400093b4:	681b      	ldr	r3, [r3, #0]
400093b6:	9303      	str	r3, [sp, #12]
400093b8:	460b      	mov	r3, r1
400093ba:	f7fe ff85 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
400093be:	4601      	mov	r1, r0
400093c0:	6030      	str	r0, [r6, #0]
400093c2:	2800      	cmp	r0, #0
400093c4:	d15e      	bne.n	40009484 <ddr3TipDDR3ResetPhyRegs+0x198>
400093c6:	9001      	str	r0, [sp, #4]
400093c8:	460a      	mov	r2, r1
400093ca:	9400      	str	r4, [sp, #0]
400093cc:	683b      	ldr	r3, [r7, #0]
400093ce:	9003      	str	r0, [sp, #12]
400093d0:	4628      	mov	r0, r5
400093d2:	011b      	lsls	r3, r3, #4
400093d4:	331f      	adds	r3, #31
400093d6:	9302      	str	r3, [sp, #8]
400093d8:	460b      	mov	r3, r1
400093da:	f7fe ff75 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
400093de:	4601      	mov	r1, r0
400093e0:	6030      	str	r0, [r6, #0]
400093e2:	2800      	cmp	r0, #0
400093e4:	d14e      	bne.n	40009484 <ddr3TipDDR3ResetPhyRegs+0x198>
400093e6:	9001      	str	r0, [sp, #4]
400093e8:	460a      	mov	r2, r1
400093ea:	9400      	str	r4, [sp, #0]
400093ec:	683b      	ldr	r3, [r7, #0]
400093ee:	9003      	str	r0, [sp, #12]
400093f0:	4628      	mov	r0, r5
400093f2:	011b      	lsls	r3, r3, #4
400093f4:	335f      	adds	r3, #95	; 0x5f
400093f6:	9302      	str	r3, [sp, #8]
400093f8:	460b      	mov	r3, r1
400093fa:	f7fe ff65 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
400093fe:	4601      	mov	r1, r0
40009400:	6030      	str	r0, [r6, #0]
40009402:	2800      	cmp	r0, #0
40009404:	d13e      	bne.n	40009484 <ddr3TipDDR3ResetPhyRegs+0x198>
40009406:	9001      	str	r0, [sp, #4]
40009408:	460a      	mov	r2, r1
4000940a:	9400      	str	r4, [sp, #0]
4000940c:	683b      	ldr	r3, [r7, #0]
4000940e:	9003      	str	r0, [sp, #12]
40009410:	4628      	mov	r0, r5
40009412:	011b      	lsls	r3, r3, #4
40009414:	3314      	adds	r3, #20
40009416:	9302      	str	r3, [sp, #8]
40009418:	460b      	mov	r3, r1
4000941a:	f7fe ff55 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000941e:	4601      	mov	r1, r0
40009420:	6030      	str	r0, [r6, #0]
40009422:	2800      	cmp	r0, #0
40009424:	d12e      	bne.n	40009484 <ddr3TipDDR3ResetPhyRegs+0x198>
40009426:	9001      	str	r0, [sp, #4]
40009428:	460a      	mov	r2, r1
4000942a:	9400      	str	r4, [sp, #0]
4000942c:	683b      	ldr	r3, [r7, #0]
4000942e:	9003      	str	r0, [sp, #12]
40009430:	4628      	mov	r0, r5
40009432:	011b      	lsls	r3, r3, #4
40009434:	3354      	adds	r3, #84	; 0x54
40009436:	9302      	str	r3, [sp, #8]
40009438:	460b      	mov	r3, r1
4000943a:	f7fe ff45 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000943e:	6030      	str	r0, [r6, #0]
40009440:	2800      	cmp	r0, #0
40009442:	d13b      	bne.n	400094bc <ddr3TipDDR3ResetPhyRegs+0x1d0>
40009444:	2100      	movs	r1, #0
40009446:	9400      	str	r4, [sp, #0]
40009448:	9101      	str	r1, [sp, #4]
4000944a:	4628      	mov	r0, r5
4000944c:	683b      	ldr	r3, [r7, #0]
4000944e:	460a      	mov	r2, r1
40009450:	9103      	str	r1, [sp, #12]
40009452:	f8df 8088 	ldr.w	r8, [pc, #136]	; 400094dc <ddr3TipDDR3ResetPhyRegs+0x1f0>
40009456:	011b      	lsls	r3, r3, #4
40009458:	3315      	adds	r3, #21
4000945a:	9302      	str	r3, [sp, #8]
4000945c:	460b      	mov	r3, r1
4000945e:	f7fe ff33 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
40009462:	4601      	mov	r1, r0
40009464:	6030      	str	r0, [r6, #0]
40009466:	b968      	cbnz	r0, 40009484 <ddr3TipDDR3ResetPhyRegs+0x198>
40009468:	9001      	str	r0, [sp, #4]
4000946a:	460a      	mov	r2, r1
4000946c:	9400      	str	r4, [sp, #0]
4000946e:	683b      	ldr	r3, [r7, #0]
40009470:	9003      	str	r0, [sp, #12]
40009472:	4628      	mov	r0, r5
40009474:	011b      	lsls	r3, r3, #4
40009476:	3355      	adds	r3, #85	; 0x55
40009478:	9302      	str	r3, [sp, #8]
4000947a:	460b      	mov	r3, r1
4000947c:	f7fe ff24 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
40009480:	6030      	str	r0, [r6, #0]
40009482:	b120      	cbz	r0, 4000948e <ddr3TipDDR3ResetPhyRegs+0x1a2>
40009484:	f005 feee 	bl	4000f264 <gtBreakOnFail>
40009488:	f8d8 0000 	ldr.w	r0, [r8]
4000948c:	e01e      	b.n	400094cc <ddr3TipDDR3ResetPhyRegs+0x1e0>
4000948e:	3401      	adds	r4, #1
40009490:	9b05      	ldr	r3, [sp, #20]
40009492:	429c      	cmp	r4, r3
40009494:	f4ff af42 	bcc.w	4000931c <ddr3TipDDR3ResetPhyRegs+0x30>
40009498:	4f10      	ldr	r7, [pc, #64]	; (400094dc <ddr3TipDDR3ResetPhyRegs+0x1f0>)
4000949a:	24db      	movs	r4, #219	; 0xdb
4000949c:	2600      	movs	r6, #0
4000949e:	f240 180b 	movw	r8, #267	; 0x10b
400094a2:	2101      	movs	r1, #1
400094a4:	233f      	movs	r3, #63	; 0x3f
400094a6:	4628      	mov	r0, r5
400094a8:	9303      	str	r3, [sp, #12]
400094aa:	2200      	movs	r2, #0
400094ac:	460b      	mov	r3, r1
400094ae:	9600      	str	r6, [sp, #0]
400094b0:	9601      	str	r6, [sp, #4]
400094b2:	9402      	str	r4, [sp, #8]
400094b4:	f7fe ff08 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
400094b8:	6038      	str	r0, [r7, #0]
400094ba:	b120      	cbz	r0, 400094c6 <ddr3TipDDR3ResetPhyRegs+0x1da>
400094bc:	f005 fed2 	bl	4000f264 <gtBreakOnFail>
400094c0:	4b06      	ldr	r3, [pc, #24]	; (400094dc <ddr3TipDDR3ResetPhyRegs+0x1f0>)
400094c2:	6818      	ldr	r0, [r3, #0]
400094c4:	e002      	b.n	400094cc <ddr3TipDDR3ResetPhyRegs+0x1e0>
400094c6:	340c      	adds	r4, #12
400094c8:	4544      	cmp	r4, r8
400094ca:	d1ea      	bne.n	400094a2 <ddr3TipDDR3ResetPhyRegs+0x1b6>
400094cc:	b007      	add	sp, #28
400094ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400094d2:	bf00      	nop
400094d4:	40020428 	andmi	r0, r2, r8, lsr #8
400094d8:	400207cc 	andmi	r0, r2, ip, asr #15
400094dc:	400206c0 	andmi	r0, r2, r0, asr #13
400094e0:	400161dc 	ldrdmi	r6, [r1], -ip
400094e4:	40016180 	andmi	r6, r1, r0, lsl #3
400094e8:	400207d8 	ldrdmi	r0, [r2], -r8
400094ec:	400207ec 	andmi	r0, r2, ip, ror #15

Disassembly of section .text.ddr3TipRestoreDunitRegs:

400094f0 <ddr3TipRestoreDunitRegs>:
ddr3TipRestoreDunitRegs():
400094f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
400094f2:	2501      	movs	r5, #1
400094f4:	2200      	movs	r2, #0
400094f6:	f241 43cc 	movw	r3, #5324	; 0x14cc
400094fa:	4629      	mov	r1, r5
400094fc:	4606      	mov	r6, r0
400094fe:	9500      	str	r5, [sp, #0]
40009500:	9501      	str	r5, [sp, #4]
40009502:	f7fe fa31 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009506:	4c1f      	ldr	r4, [pc, #124]	; (40009584 <ddr3TipRestoreDunitRegs+0x94>)
40009508:	4602      	mov	r2, r0
4000950a:	6020      	str	r0, [r4, #0]
4000950c:	b9e0      	cbnz	r0, 40009548 <ddr3TipRestoreDunitRegs+0x58>
4000950e:	4b1e      	ldr	r3, [pc, #120]	; (40009588 <ddr3TipRestoreDunitRegs+0x98>)
40009510:	4630      	mov	r0, r6
40009512:	4629      	mov	r1, r5
40009514:	781b      	ldrb	r3, [r3, #0]
40009516:	00db      	lsls	r3, r3, #3
40009518:	9300      	str	r3, [sp, #0]
4000951a:	2318      	movs	r3, #24
4000951c:	9301      	str	r3, [sp, #4]
4000951e:	f241 43cc 	movw	r3, #5324	; 0x14cc
40009522:	f7fe fa21 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009526:	4602      	mov	r2, r0
40009528:	6020      	str	r0, [r4, #0]
4000952a:	b968      	cbnz	r0, 40009548 <ddr3TipRestoreDunitRegs+0x58>
4000952c:	f64f 71ff 	movw	r1, #65535	; 0xffff
40009530:	f04f 33ff 	mov.w	r3, #4294967295
40009534:	4630      	mov	r0, r6
40009536:	e88d 000a 	stmia.w	sp, {r1, r3}
4000953a:	4629      	mov	r1, r5
4000953c:	f241 03fc 	movw	r3, #4348	; 0x10fc
40009540:	f7fe fa12 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009544:	6020      	str	r0, [r4, #0]
40009546:	b118      	cbz	r0, 40009550 <ddr3TipRestoreDunitRegs+0x60>
40009548:	f005 fe8c 	bl	4000f264 <gtBreakOnFail>
4000954c:	6820      	ldr	r0, [r4, #0]
4000954e:	e018      	b.n	40009582 <ddr3TipRestoreDunitRegs+0x92>
40009550:	4d0e      	ldr	r5, [pc, #56]	; (4000958c <ddr3TipRestoreDunitRegs+0x9c>)
40009552:	f505 7719 	add.w	r7, r5, #612	; 0x264
40009556:	f855 3c04 	ldr.w	r3, [r5, #-4]
4000955a:	4630      	mov	r0, r6
4000955c:	2101      	movs	r1, #1
4000955e:	2200      	movs	r2, #0
40009560:	9300      	str	r3, [sp, #0]
40009562:	682b      	ldr	r3, [r5, #0]
40009564:	9301      	str	r3, [sp, #4]
40009566:	f855 3c08 	ldr.w	r3, [r5, #-8]
4000956a:	f7fe f9fd 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000956e:	6020      	str	r0, [r4, #0]
40009570:	b120      	cbz	r0, 4000957c <ddr3TipRestoreDunitRegs+0x8c>
40009572:	f005 fe77 	bl	4000f264 <gtBreakOnFail>
40009576:	4b03      	ldr	r3, [pc, #12]	; (40009584 <ddr3TipRestoreDunitRegs+0x94>)
40009578:	6818      	ldr	r0, [r3, #0]
4000957a:	e002      	b.n	40009582 <ddr3TipRestoreDunitRegs+0x92>
4000957c:	350c      	adds	r5, #12
4000957e:	42bd      	cmp	r5, r7
40009580:	d1e9      	bne.n	40009556 <ddr3TipRestoreDunitRegs+0x66>
40009582:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
40009584:	400206c0 	andmi	r0, r2, r0, asr #13
40009588:	40020430 	andmi	r0, r2, r0, lsr r4
4000958c:	40014edc 	ldrdmi	r4, [r1], -ip

Disassembly of section .text.ddr3TipAdllRegsBypass:

40009590 <ddr3TipAdllRegsBypass>:
ddr3TipAdllRegsBypass():
40009590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009594:	468b      	mov	fp, r1
40009596:	b087      	sub	sp, #28
40009598:	2102      	movs	r1, #2
4000959a:	4606      	mov	r6, r0
4000959c:	4692      	mov	sl, r2
4000959e:	f005 f87d 	bl	4000e69c <ddr3TipDevAttrGet>
400095a2:	4f22      	ldr	r7, [pc, #136]	; (4000962c <ddr3TipAdllRegsBypass+0x9c>)
400095a4:	683b      	ldr	r3, [r7, #0]
400095a6:	b2c0      	uxtb	r0, r0
400095a8:	9005      	str	r0, [sp, #20]
400095aa:	7818      	ldrb	r0, [r3, #0]
400095ac:	f010 0001 	ands.w	r0, r0, #1
400095b0:	d039      	beq.n	40009626 <ddr3TipAdllRegsBypass+0x96>
400095b2:	2400      	movs	r4, #0
400095b4:	4d1e      	ldr	r5, [pc, #120]	; (40009630 <ddr3TipAdllRegsBypass+0xa0>)
400095b6:	f8df 807c 	ldr.w	r8, [pc, #124]	; 40009634 <ddr3TipAdllRegsBypass+0xa4>
400095ba:	e030      	b.n	4000961e <ddr3TipAdllRegsBypass+0x8e>
400095bc:	683b      	ldr	r3, [r7, #0]
400095be:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400095c2:	fa43 f304 	asr.w	r3, r3, r4
400095c6:	07d8      	lsls	r0, r3, #31
400095c8:	d528      	bpl.n	4000961c <ddr3TipAdllRegsBypass+0x8c>
400095ca:	682b      	ldr	r3, [r5, #0]
400095cc:	2100      	movs	r1, #0
400095ce:	4630      	mov	r0, r6
400095d0:	9101      	str	r1, [sp, #4]
400095d2:	460a      	mov	r2, r1
400095d4:	9400      	str	r4, [sp, #0]
400095d6:	009b      	lsls	r3, r3, #2
400095d8:	f8cd b00c 	str.w	fp, [sp, #12]
400095dc:	3301      	adds	r3, #1
400095de:	9302      	str	r3, [sp, #8]
400095e0:	460b      	mov	r3, r1
400095e2:	f8df 9050 	ldr.w	r9, [pc, #80]	; 40009634 <ddr3TipAdllRegsBypass+0xa4>
400095e6:	f7fe fe6f 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
400095ea:	4601      	mov	r1, r0
400095ec:	f8c8 0000 	str.w	r0, [r8]
400095f0:	b978      	cbnz	r0, 40009612 <ddr3TipAdllRegsBypass+0x82>
400095f2:	682b      	ldr	r3, [r5, #0]
400095f4:	460a      	mov	r2, r1
400095f6:	9001      	str	r0, [sp, #4]
400095f8:	4630      	mov	r0, r6
400095fa:	9400      	str	r4, [sp, #0]
400095fc:	011b      	lsls	r3, r3, #4
400095fe:	f8cd a00c 	str.w	sl, [sp, #12]
40009602:	331f      	adds	r3, #31
40009604:	9302      	str	r3, [sp, #8]
40009606:	460b      	mov	r3, r1
40009608:	f7fe fe5e 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000960c:	f8c8 0000 	str.w	r0, [r8]
40009610:	b120      	cbz	r0, 4000961c <ddr3TipAdllRegsBypass+0x8c>
40009612:	f005 fe27 	bl	4000f264 <gtBreakOnFail>
40009616:	f8d9 0000 	ldr.w	r0, [r9]
4000961a:	e004      	b.n	40009626 <ddr3TipAdllRegsBypass+0x96>
4000961c:	3401      	adds	r4, #1
4000961e:	9b05      	ldr	r3, [sp, #20]
40009620:	429c      	cmp	r4, r3
40009622:	d3cb      	bcc.n	400095bc <ddr3TipAdllRegsBypass+0x2c>
40009624:	2000      	movs	r0, #0
40009626:	b007      	add	sp, #28
40009628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000962c:	40020428 	andmi	r0, r2, r8, lsr #8
40009630:	400207cc 	andmi	r0, r2, ip, asr #15
40009634:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipEnableInitSequence:

40009638 <ddr3TipEnableInitSequence>:
ddr3TipEnableInitSequence():
40009638:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
4000963c:	2102      	movs	r1, #2
4000963e:	4606      	mov	r6, r0
40009640:	f005 f82c 	bl	4000e69c <ddr3TipDevAttrGet>
40009644:	2501      	movs	r5, #1
40009646:	2200      	movs	r2, #0
40009648:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
4000964c:	9500      	str	r5, [sp, #0]
4000964e:	4629      	mov	r1, r5
40009650:	9501      	str	r5, [sp, #4]
40009652:	4f2a      	ldr	r7, [pc, #168]	; (400096fc <ddr3TipEnableInitSequence+0xc4>)
40009654:	fa5f f880 	uxtb.w	r8, r0
40009658:	4630      	mov	r0, r6
4000965a:	f7fe f985 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000965e:	4604      	mov	r4, r0
40009660:	6038      	str	r0, [r7, #0]
40009662:	2800      	cmp	r0, #0
40009664:	d043      	beq.n	400096ee <ddr3TipEnableInitSequence+0xb6>
40009666:	f005 fdfd 	bl	4000f264 <gtBreakOnFail>
4000966a:	6838      	ldr	r0, [r7, #0]
4000966c:	e03c      	b.n	400096e8 <ddr3TipEnableInitSequence+0xb0>
4000966e:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
40009672:	9301      	str	r3, [sp, #4]
40009674:	4b22      	ldr	r3, [pc, #136]	; (40009700 <ddr3TipEnableInitSequence+0xc8>)
40009676:	4630      	mov	r0, r6
40009678:	4621      	mov	r1, r4
4000967a:	4622      	mov	r2, r4
4000967c:	9500      	str	r5, [sp, #0]
4000967e:	9302      	str	r3, [sp, #8]
40009680:	4623      	mov	r3, r4
40009682:	f7fe fd45 	bl	40008110 <ddr3TipIfPolling>
40009686:	1e03      	subs	r3, r0, #0
40009688:	d102      	bne.n	40009690 <ddr3TipEnableInitSequence+0x58>
4000968a:	683a      	ldr	r2, [r7, #0]
4000968c:	461d      	mov	r5, r3
4000968e:	e013      	b.n	400096b8 <ddr3TipEnableInitSequence+0x80>
40009690:	4b1c      	ldr	r3, [pc, #112]	; (40009704 <ddr3TipEnableInitSequence+0xcc>)
40009692:	781b      	ldrb	r3, [r3, #0]
40009694:	2b03      	cmp	r3, #3
40009696:	d826      	bhi.n	400096e6 <ddr3TipEnableInitSequence+0xae>
40009698:	481b      	ldr	r0, [pc, #108]	; (40009708 <ddr3TipEnableInitSequence+0xd0>)
4000969a:	4621      	mov	r1, r4
4000969c:	f008 fcd2 	bl	40012044 <mvPrintf>
400096a0:	e021      	b.n	400096e6 <ddr3TipEnableInitSequence+0xae>
400096a2:	f892 105c 	ldrb.w	r1, [r2, #92]	; 0x5c
400096a6:	fa41 f103 	asr.w	r1, r1, r3
400096aa:	07c9      	lsls	r1, r1, #31
400096ac:	d503      	bpl.n	400096b6 <ddr3TipEnableInitSequence+0x7e>
400096ae:	eb02 1103 	add.w	r1, r2, r3, lsl #4
400096b2:	6889      	ldr	r1, [r1, #8]
400096b4:	430d      	orrs	r5, r1
400096b6:	3301      	adds	r3, #1
400096b8:	4543      	cmp	r3, r8
400096ba:	d3f2      	bcc.n	400096a2 <ddr3TipEnableInitSequence+0x6a>
400096bc:	b19d      	cbz	r5, 400096e6 <ddr3TipEnableInitSequence+0xae>
400096be:	2308      	movs	r3, #8
400096c0:	4630      	mov	r0, r6
400096c2:	9300      	str	r3, [sp, #0]
400096c4:	2101      	movs	r1, #1
400096c6:	9301      	str	r3, [sp, #4]
400096c8:	2200      	movs	r2, #0
400096ca:	f241 63d8 	movw	r3, #5848	; 0x16d8
400096ce:	4c0b      	ldr	r4, [pc, #44]	; (400096fc <ddr3TipEnableInitSequence+0xc4>)
400096d0:	f7fe f94a 	bl	40007968 <mvHwsDdr3TipIFWrite>
400096d4:	6020      	str	r0, [r4, #0]
400096d6:	b118      	cbz	r0, 400096e0 <ddr3TipEnableInitSequence+0xa8>
400096d8:	f005 fdc4 	bl	4000f264 <gtBreakOnFail>
400096dc:	6820      	ldr	r0, [r4, #0]
400096de:	e003      	b.n	400096e8 <ddr3TipEnableInitSequence+0xb0>
400096e0:	4605      	mov	r5, r0
400096e2:	e000      	b.n	400096e6 <ddr3TipEnableInitSequence+0xae>
400096e4:	461d      	mov	r5, r3
400096e6:	4628      	mov	r0, r5
400096e8:	b004      	add	sp, #16
400096ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
400096ee:	4f07      	ldr	r7, [pc, #28]	; (4000970c <ddr3TipEnableInitSequence+0xd4>)
400096f0:	683b      	ldr	r3, [r7, #0]
400096f2:	781b      	ldrb	r3, [r3, #0]
400096f4:	f013 0301 	ands.w	r3, r3, #1
400096f8:	d0f4      	beq.n	400096e4 <ddr3TipEnableInitSequence+0xac>
400096fa:	e7b8      	b.n	4000966e <ddr3TipEnableInitSequence+0x36>
400096fc:	400206c0 	andmi	r0, r2, r0, asr #13
40009700:	000f4240 	andeq	r4, pc, r0, asr #4
40009704:	4001614d 	andmi	r6, r1, sp, asr #2
40009708:	40013231 	andmi	r3, r1, r1, lsr r2
4000970c:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.mvHwsDdr3TipInitController:

40009710 <mvHwsDdr3TipInitController>:
mvHwsDdr3TipInitController():
40009710:	4ba6      	ldr	r3, [pc, #664]	; (400099ac <mvHwsDdr3TipInitController+0x29c>)
40009712:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009716:	460f      	mov	r7, r1
40009718:	b089      	sub	sp, #36	; 0x24
4000971a:	2102      	movs	r1, #2
4000971c:	f893 b000 	ldrb.w	fp, [r3]
40009720:	4604      	mov	r4, r0
40009722:	f004 ffbb 	bl	4000e69c <ddr3TipDevAttrGet>
40009726:	4ba2      	ldr	r3, [pc, #648]	; (400099b0 <mvHwsDdr3TipInitController+0x2a0>)
40009728:	781b      	ldrb	r3, [r3, #0]
4000972a:	2b01      	cmp	r3, #1
4000972c:	b2c0      	uxtb	r0, r0
4000972e:	9005      	str	r0, [sp, #20]
40009730:	d804      	bhi.n	4000973c <mvHwsDdr3TipInitController+0x2c>
40009732:	48a0      	ldr	r0, [pc, #640]	; (400099b4 <mvHwsDdr3TipInitController+0x2a4>)
40009734:	6879      	ldr	r1, [r7, #4]
40009736:	683a      	ldr	r2, [r7, #0]
40009738:	f008 fc84 	bl	40012044 <mvPrintf>
4000973c:	68bb      	ldr	r3, [r7, #8]
4000973e:	2b01      	cmp	r3, #1
40009740:	d107      	bne.n	40009752 <mvHwsDdr3TipInitController+0x42>
40009742:	4620      	mov	r0, r4
40009744:	4d9c      	ldr	r5, [pc, #624]	; (400099b8 <mvHwsDdr3TipInitController+0x2a8>)
40009746:	f7fe fe33 	bl	400083b0 <ddr3TipConfigurePhy>
4000974a:	6028      	str	r0, [r5, #0]
4000974c:	2800      	cmp	r0, #0
4000974e:	f040 845b 	bne.w	4000a008 <mvHwsDdr3TipInitController+0x8f8>
40009752:	4b9a      	ldr	r3, [pc, #616]	; (400099bc <mvHwsDdr3TipInitController+0x2ac>)
40009754:	781b      	ldrb	r3, [r3, #0]
40009756:	2b01      	cmp	r3, #1
40009758:	f040 8364 	bne.w	40009e24 <mvHwsDdr3TipInitController+0x714>
4000975c:	f000 bc75 	b.w	4000a04a <mvHwsDdr3TipInitController+0x93a>
40009760:	4b93      	ldr	r3, [pc, #588]	; (400099b0 <mvHwsDdr3TipInitController+0x2a0>)
40009762:	781b      	ldrb	r3, [r3, #0]
40009764:	2b01      	cmp	r3, #1
40009766:	d803      	bhi.n	40009770 <mvHwsDdr3TipInitController+0x60>
40009768:	4895      	ldr	r0, [pc, #596]	; (400099c0 <mvHwsDdr3TipInitController+0x2b0>)
4000976a:	2100      	movs	r1, #0
4000976c:	f008 fc6a 	bl	40012044 <mvPrintf>
40009770:	4b94      	ldr	r3, [pc, #592]	; (400099c4 <mvHwsDdr3TipInitController+0x2b4>)
40009772:	6819      	ldr	r1, [r3, #0]
40009774:	2300      	movs	r3, #0
40009776:	461a      	mov	r2, r3
40009778:	e00a      	b.n	40009790 <mvHwsDdr3TipInitController+0x80>
4000977a:	f891 005c 	ldrb.w	r0, [r1, #92]	; 0x5c
4000977e:	fa40 f003 	asr.w	r0, r0, r3
40009782:	07c0      	lsls	r0, r0, #31
40009784:	d503      	bpl.n	4000978e <mvHwsDdr3TipInitController+0x7e>
40009786:	eb01 1003 	add.w	r0, r1, r3, lsl #4
4000978a:	6880      	ldr	r0, [r0, #8]
4000978c:	4302      	orrs	r2, r0
4000978e:	3301      	adds	r3, #1
40009790:	9805      	ldr	r0, [sp, #20]
40009792:	4283      	cmp	r3, r0
40009794:	d3f1      	bcc.n	4000977a <mvHwsDdr3TipInitController+0x6a>
40009796:	b172      	cbz	r2, 400097b6 <mvHwsDdr3TipInitController+0xa6>
40009798:	2200      	movs	r2, #0
4000979a:	2308      	movs	r3, #8
4000979c:	4620      	mov	r0, r4
4000979e:	e88d 000c 	stmia.w	sp, {r2, r3}
400097a2:	2101      	movs	r1, #1
400097a4:	f241 63d8 	movw	r3, #5848	; 0x16d8
400097a8:	f7fe f8de 	bl	40007968 <mvHwsDdr3TipIFWrite>
400097ac:	4d82      	ldr	r5, [pc, #520]	; (400099b8 <mvHwsDdr3TipInitController+0x2a8>)
400097ae:	6028      	str	r0, [r5, #0]
400097b0:	2800      	cmp	r0, #0
400097b2:	f040 8429 	bne.w	4000a008 <mvHwsDdr3TipInitController+0x8f8>
400097b6:	4b83      	ldr	r3, [pc, #524]	; (400099c4 <mvHwsDdr3TipInitController+0x2b4>)
400097b8:	4a7c      	ldr	r2, [pc, #496]	; (400099ac <mvHwsDdr3TipInitController+0x29c>)
400097ba:	681b      	ldr	r3, [r3, #0]
400097bc:	f892 b000 	ldrb.w	fp, [r2]
400097c0:	f641 6278 	movw	r2, #7800	; 0x1e78
400097c4:	f893 605a 	ldrb.w	r6, [r3, #90]	; 0x5a
400097c8:	f893 9056 	ldrb.w	r9, [r3, #86]	; 0x56
400097cc:	f893 8054 	ldrb.w	r8, [r3, #84]	; 0x54
400097d0:	f640 733c 	movw	r3, #3900	; 0xf3c
400097d4:	2e02      	cmp	r6, #2
400097d6:	bf14      	ite	ne
400097d8:	4616      	movne	r6, r2
400097da:	461e      	moveq	r6, r3
400097dc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
400097e0:	435e      	muls	r6, r3
400097e2:	4b73      	ldr	r3, [pc, #460]	; (400099b0 <mvHwsDdr3TipInitController+0x2a0>)
400097e4:	781b      	ldrb	r3, [r3, #0]
400097e6:	2b01      	cmp	r3, #1
400097e8:	d806      	bhi.n	400097f8 <mvHwsDdr3TipInitController+0xe8>
400097ea:	4877      	ldr	r0, [pc, #476]	; (400099c8 <mvHwsDdr3TipInitController+0x2b8>)
400097ec:	4649      	mov	r1, r9
400097ee:	4642      	mov	r2, r8
400097f0:	465b      	mov	r3, fp
400097f2:	9600      	str	r6, [sp, #0]
400097f4:	f008 fc26 	bl	40012044 <mvPrintf>
400097f8:	4b74      	ldr	r3, [pc, #464]	; (400099cc <mvHwsDdr3TipInitController+0x2bc>)
400097fa:	4875      	ldr	r0, [pc, #468]	; (400099d0 <mvHwsDdr3TipInitController+0x2c0>)
400097fc:	f853 102b 	ldr.w	r1, [r3, fp, lsl #2]
40009800:	f7fa ec54 	blx	400040ac <__aeabi_uidiv>
40009804:	4605      	mov	r5, r0
40009806:	4630      	mov	r0, r6
40009808:	0069      	lsls	r1, r5, #1
4000980a:	f7fa ec50 	blx	400040ac <__aeabi_uidiv>
4000980e:	4b6d      	ldr	r3, [pc, #436]	; (400099c4 <mvHwsDdr3TipInitController+0x2b4>)
40009810:	683a      	ldr	r2, [r7, #0]
40009812:	681b      	ldr	r3, [r3, #0]
40009814:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40009818:	f013 0f04 	tst.w	r3, #4
4000981c:	bf14      	ite	ne
4000981e:	2320      	movne	r3, #32
40009820:	2310      	moveq	r3, #16
40009822:	b92a      	cbnz	r2, 40009830 <mvHwsDdr3TipInitController+0x120>
40009824:	2b20      	cmp	r3, #32
40009826:	bf0c      	ite	eq
40009828:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
4000982c:	2300      	movne	r3, #0
4000982e:	e000      	b.n	40009832 <mvHwsDdr3TipInitController+0x122>
40009830:	2300      	movs	r3, #0
40009832:	4303      	orrs	r3, r0
40009834:	2100      	movs	r1, #0
40009836:	f023 63a0 	bic.w	r3, r3, #83886080	; 0x5000000
4000983a:	4620      	mov	r0, r4
4000983c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
40009840:	460a      	mov	r2, r1
40009842:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
40009846:	4e5c      	ldr	r6, [pc, #368]	; (400099b8 <mvHwsDdr3TipInitController+0x2a8>)
40009848:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
4000984c:	9300      	str	r3, [sp, #0]
4000984e:	4b61      	ldr	r3, [pc, #388]	; (400099d4 <mvHwsDdr3TipInitController+0x2c4>)
40009850:	9301      	str	r3, [sp, #4]
40009852:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40009856:	f7fe f887 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000985a:	4601      	mov	r1, r0
4000985c:	6030      	str	r0, [r6, #0]
4000985e:	2800      	cmp	r0, #0
40009860:	f040 83dd 	bne.w	4000a01e <mvHwsDdr3TipInitController+0x90e>
40009864:	f44f 6380 	mov.w	r3, #1024	; 0x400
40009868:	460a      	mov	r2, r1
4000986a:	9300      	str	r3, [sp, #0]
4000986c:	4620      	mov	r0, r4
4000986e:	9301      	str	r3, [sp, #4]
40009870:	f241 4314 	movw	r3, #5140	; 0x1414
40009874:	f7fe f878 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009878:	4601      	mov	r1, r0
4000987a:	6030      	str	r0, [r6, #0]
4000987c:	2800      	cmp	r0, #0
4000987e:	f040 83ce 	bne.w	4000a01e <mvHwsDdr3TipInitController+0x90e>
40009882:	2228      	movs	r2, #40	; 0x28
40009884:	233e      	movs	r3, #62	; 0x3e
40009886:	4620      	mov	r0, r4
40009888:	e88d 000c 	stmia.w	sp, {r2, r3}
4000988c:	460a      	mov	r2, r1
4000988e:	f241 53ec 	movw	r3, #5612	; 0x15ec
40009892:	f7fe f869 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009896:	4601      	mov	r1, r0
40009898:	6030      	str	r0, [r6, #0]
4000989a:	2800      	cmp	r0, #0
4000989c:	f040 83bf 	bne.w	4000a01e <mvHwsDdr3TipInitController+0x90e>
400098a0:	683b      	ldr	r3, [r7, #0]
400098a2:	b16b      	cbz	r3, 400098c0 <mvHwsDdr3TipInitController+0x1b0>
400098a4:	9000      	str	r0, [sp, #0]
400098a6:	f64f 7380 	movw	r3, #65408	; 0xff80
400098aa:	4620      	mov	r0, r4
400098ac:	9301      	str	r3, [sp, #4]
400098ae:	460a      	mov	r2, r1
400098b0:	f241 53ec 	movw	r3, #5612	; 0x15ec
400098b4:	f7fe f858 	bl	40007968 <mvHwsDdr3TipIFWrite>
400098b8:	6030      	str	r0, [r6, #0]
400098ba:	2800      	cmp	r0, #0
400098bc:	f040 83af 	bne.w	4000a01e <mvHwsDdr3TipInitController+0x90e>
400098c0:	2100      	movs	r1, #0
400098c2:	2302      	movs	r3, #2
400098c4:	f04f 0c03 	mov.w	ip, #3
400098c8:	4620      	mov	r0, r4
400098ca:	e88d 1008 	stmia.w	sp, {r3, ip}
400098ce:	460a      	mov	r2, r1
400098d0:	f241 63d8 	movw	r3, #5848	; 0x16d8
400098d4:	4e38      	ldr	r6, [pc, #224]	; (400099b8 <mvHwsDdr3TipInitController+0x2a8>)
400098d6:	f7fe f847 	bl	40007968 <mvHwsDdr3TipIFWrite>
400098da:	4601      	mov	r1, r0
400098dc:	6030      	str	r0, [r6, #0]
400098de:	2800      	cmp	r0, #0
400098e0:	f040 839d 	bne.w	4000a01e <mvHwsDdr3TipInitController+0x90e>
400098e4:	4b3c      	ldr	r3, [pc, #240]	; (400099d8 <mvHwsDdr3TipInitController+0x2c8>)
400098e6:	460a      	mov	r2, r1
400098e8:	f8df e0f8 	ldr.w	lr, [pc, #248]	; 400099e4 <mvHwsDdr3TipInitController+0x2d4>
400098ec:	4620      	mov	r0, r4
400098ee:	e88d 4008 	stmia.w	sp, {r3, lr}
400098f2:	f241 43cc 	movw	r3, #5324	; 0x14cc
400098f6:	f7fe f837 	bl	40007968 <mvHwsDdr3TipIFWrite>
400098fa:	4601      	mov	r1, r0
400098fc:	6030      	str	r0, [r6, #0]
400098fe:	2800      	cmp	r0, #0
40009900:	f040 838d 	bne.w	4000a01e <mvHwsDdr3TipInitController+0x90e>
40009904:	4b35      	ldr	r3, [pc, #212]	; (400099dc <mvHwsDdr3TipInitController+0x2cc>)
40009906:	460a      	mov	r2, r1
40009908:	4620      	mov	r0, r4
4000990a:	781b      	ldrb	r3, [r3, #0]
4000990c:	00db      	lsls	r3, r3, #3
4000990e:	9300      	str	r3, [sp, #0]
40009910:	2318      	movs	r3, #24
40009912:	9301      	str	r3, [sp, #4]
40009914:	f241 43cc 	movw	r3, #5324	; 0x14cc
40009918:	f7fe f826 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000991c:	4601      	mov	r1, r0
4000991e:	6030      	str	r0, [r6, #0]
40009920:	2800      	cmp	r0, #0
40009922:	f040 837c 	bne.w	4000a01e <mvHwsDdr3TipInitController+0x90e>
40009926:	2301      	movs	r3, #1
40009928:	4620      	mov	r0, r4
4000992a:	9300      	str	r3, [sp, #0]
4000992c:	460a      	mov	r2, r1
4000992e:	9301      	str	r3, [sp, #4]
40009930:	f241 43cc 	movw	r3, #5324	; 0x14cc
40009934:	f7fe f818 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009938:	4682      	mov	sl, r0
4000993a:	6030      	str	r0, [r6, #0]
4000993c:	2800      	cmp	r0, #0
4000993e:	f040 836e 	bne.w	4000a01e <mvHwsDdr3TipInitController+0x90e>
40009942:	4620      	mov	r0, r4
40009944:	4651      	mov	r1, sl
40009946:	f004 fea9 	bl	4000e69c <ddr3TipDevAttrGet>
4000994a:	2802      	cmp	r0, #2
4000994c:	d80f      	bhi.n	4000996e <mvHwsDdr3TipInitController+0x25e>
4000994e:	2027      	movs	r0, #39	; 0x27
40009950:	f04f 33ff 	mov.w	r3, #4294967295
40009954:	4651      	mov	r1, sl
40009956:	e88d 0009 	stmia.w	sp, {r0, r3}
4000995a:	4652      	mov	r2, sl
4000995c:	4620      	mov	r0, r4
4000995e:	f44f 53af 	mov.w	r3, #5600	; 0x15e0
40009962:	f7fe f801 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009966:	6030      	str	r0, [r6, #0]
40009968:	2800      	cmp	r0, #0
4000996a:	f040 8358 	bne.w	4000a01e <mvHwsDdr3TipInitController+0x90e>
4000996e:	4b15      	ldr	r3, [pc, #84]	; (400099c4 <mvHwsDdr3TipInitController+0x2b4>)
40009970:	4640      	mov	r0, r8
40009972:	681b      	ldr	r3, [r3, #0]
40009974:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
40009978:	2b01      	cmp	r3, #1
4000997a:	4b19      	ldr	r3, [pc, #100]	; (400099e0 <mvHwsDdr3TipInitController+0x2d0>)
4000997c:	bf16      	itet	ne
4000997e:	eb03 03c9 	addne.w	r3, r3, r9, lsl #3
40009982:	f813 3039 	ldrbeq.w	r3, [r3, r9, lsl #3]
40009986:	785b      	ldrbne	r3, [r3, #1]
40009988:	2b01      	cmp	r3, #1
4000998a:	d101      	bne.n	40009990 <mvHwsDdr3TipInitController+0x280>
4000998c:	2107      	movs	r1, #7
4000998e:	e000      	b.n	40009992 <mvHwsDdr3TipInitController+0x282>
40009990:	2108      	movs	r1, #8
40009992:	f004 fc59 	bl	4000e248 <speedBinTable>
40009996:	4629      	mov	r1, r5
40009998:	4606      	mov	r6, r0
4000999a:	f7fa ec7e 	blx	40004298 <__aeabi_uidivmod>
4000999e:	4630      	mov	r0, r6
400099a0:	bb11      	cbnz	r1, 400099e8 <mvHwsDdr3TipInitController+0x2d8>
400099a2:	4629      	mov	r1, r5
400099a4:	f7fa eb82 	blx	400040ac <__aeabi_uidiv>
400099a8:	3801      	subs	r0, #1
400099aa:	e020      	b.n	400099ee <mvHwsDdr3TipInitController+0x2de>
400099ac:	400161e8 	andmi	r6, r1, r8, ror #3
400099b0:	4001614d 	andmi	r6, r1, sp, asr #2
400099b4:	40013248 	andmi	r3, r1, r8, asr #4
400099b8:	400206c0 	andmi	r0, r2, r0, asr #13
400099bc:	40015f54 	andmi	r5, r1, r4, asr pc
400099c0:	40013275 	andmi	r3, r1, r5, ror r2
400099c4:	40020428 	andmi	r0, r2, r8, lsr #8
400099c8:	40013283 	andmi	r3, r1, r3, lsl #5
400099cc:	4001662c 	andmi	r6, r1, ip, lsr #12
400099d0:	000f4240 	andeq	r4, pc, r0, asr #4
400099d4:	0100ffff 	strdeq	pc, [r0, -pc]
400099d8:	0001200c 	andeq	r2, r1, ip
400099dc:	40020430 	andmi	r0, r2, r0, lsr r4
400099e0:	40014eac 	andmi	r4, r1, ip, lsr #29
400099e4:	7dffe01c 	wldrhvc	wr14, [pc, #28]!
400099e8:	4629      	mov	r1, r5
400099ea:	f7fa eb60 	blx	400040ac <__aeabi_uidiv>
400099ee:	2100      	movs	r1, #0
400099f0:	0600      	lsls	r0, r0, #24
400099f2:	f04f 43fe 	mov.w	r3, #2130706432	; 0x7f000000
400099f6:	9000      	str	r0, [sp, #0]
400099f8:	9301      	str	r3, [sp, #4]
400099fa:	4620      	mov	r0, r4
400099fc:	460a      	mov	r2, r1
400099fe:	f241 4310 	movw	r3, #5136	; 0x1410
40009a02:	f7fd ffb1 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009a06:	4ea9      	ldr	r6, [pc, #676]	; (40009cac <mvHwsDdr3TipInitController+0x59c>)
40009a08:	6030      	str	r0, [r6, #0]
40009a0a:	2800      	cmp	r0, #0
40009a0c:	f040 8307 	bne.w	4000a01e <mvHwsDdr3TipInitController+0x90e>
40009a10:	4ba7      	ldr	r3, [pc, #668]	; (40009cb0 <mvHwsDdr3TipInitController+0x5a0>)
40009a12:	4681      	mov	r9, r0
40009a14:	681b      	ldr	r3, [r3, #0]
40009a16:	e00b      	b.n	40009a30 <mvHwsDdr3TipInitController+0x320>
40009a18:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
40009a1c:	fa42 f200 	asr.w	r2, r2, r0
40009a20:	07d1      	lsls	r1, r2, #31
40009a22:	d504      	bpl.n	40009a2e <mvHwsDdr3TipInitController+0x31e>
40009a24:	eb03 1200 	add.w	r2, r3, r0, lsl #4
40009a28:	7912      	ldrb	r2, [r2, #4]
40009a2a:	ea49 0902 	orr.w	r9, r9, r2
40009a2e:	3001      	adds	r0, #1
40009a30:	9a05      	ldr	r2, [sp, #20]
40009a32:	4290      	cmp	r0, r2
40009a34:	d3f0      	bcc.n	40009a18 <mvHwsDdr3TipInitController+0x308>
40009a36:	4b9f      	ldr	r3, [pc, #636]	; (40009cb4 <mvHwsDdr3TipInitController+0x5a4>)
40009a38:	781b      	ldrb	r3, [r3, #0]
40009a3a:	2b01      	cmp	r3, #1
40009a3c:	d804      	bhi.n	40009a48 <mvHwsDdr3TipInitController+0x338>
40009a3e:	489e      	ldr	r0, [pc, #632]	; (40009cb8 <mvHwsDdr3TipInitController+0x5a8>)
40009a40:	2100      	movs	r1, #0
40009a42:	464a      	mov	r2, r9
40009a44:	f008 fafe 	bl	40012044 <mvPrintf>
40009a48:	2600      	movs	r6, #0
40009a4a:	f04f 0a01 	mov.w	sl, #1
40009a4e:	fa0a f306 	lsl.w	r3, sl, r6
40009a52:	4632      	mov	r2, r6
40009a54:	ea13 0f09 	tst.w	r3, r9
40009a58:	4620      	mov	r0, r4
40009a5a:	bf0c      	ite	eq
40009a5c:	2300      	moveq	r3, #0
40009a5e:	2301      	movne	r3, #1
40009a60:	f04f 0100 	mov.w	r1, #0
40009a64:	3601      	adds	r6, #1
40009a66:	f7fe fa03 	bl	40007e70 <ddr3TipConfigureCs>
40009a6a:	2e04      	cmp	r6, #4
40009a6c:	d1ef      	bne.n	40009a4e <mvHwsDdr3TipInitController+0x33e>
40009a6e:	687b      	ldr	r3, [r7, #4]
40009a70:	2b00      	cmp	r3, #0
40009a72:	f000 8091 	beq.w	40009b98 <mvHwsDdr3TipInitController+0x488>
40009a76:	4b8e      	ldr	r3, [pc, #568]	; (40009cb0 <mvHwsDdr3TipInitController+0x5a0>)
40009a78:	681b      	ldr	r3, [r3, #0]
40009a7a:	f893 a059 	ldrb.w	sl, [r3, #89]	; 0x59
40009a7e:	f893 9058 	ldrb.w	r9, [r3, #88]	; 0x58
40009a82:	4b8c      	ldr	r3, [pc, #560]	; (40009cb4 <mvHwsDdr3TipInitController+0x5a4>)
40009a84:	781b      	ldrb	r3, [r3, #0]
40009a86:	2b01      	cmp	r3, #1
40009a88:	d804      	bhi.n	40009a94 <mvHwsDdr3TipInitController+0x384>
40009a8a:	488c      	ldr	r0, [pc, #560]	; (40009cbc <mvHwsDdr3TipInitController+0x5ac>)
40009a8c:	4651      	mov	r1, sl
40009a8e:	464a      	mov	r2, r9
40009a90:	f008 fad8 	bl	40012044 <mvPrintf>
40009a94:	210b      	movs	r1, #11
40009a96:	4640      	mov	r0, r8
40009a98:	f004 fbd6 	bl	4000e248 <speedBinTable>
40009a9c:	210b      	movs	r1, #11
40009a9e:	4606      	mov	r6, r0
40009aa0:	4640      	mov	r0, r8
40009aa2:	f004 fbd1 	bl	4000e248 <speedBinTable>
40009aa6:	4629      	mov	r1, r5
40009aa8:	f7fa eb00 	blx	400040ac <__aeabi_uidiv>
40009aac:	f04f 010b 	mov.w	r1, #11
40009ab0:	4368      	muls	r0, r5
40009ab2:	4286      	cmp	r6, r0
40009ab4:	4640      	mov	r0, r8
40009ab6:	d107      	bne.n	40009ac8 <mvHwsDdr3TipInitController+0x3b8>
40009ab8:	f004 fbc6 	bl	4000e248 <speedBinTable>
40009abc:	4629      	mov	r1, r5
40009abe:	f7fa eaf6 	blx	400040ac <__aeabi_uidiv>
40009ac2:	f100 3cff 	add.w	ip, r0, #4294967295
40009ac6:	e005      	b.n	40009ad4 <mvHwsDdr3TipInitController+0x3c4>
40009ac8:	f004 fbbe 	bl	4000e248 <speedBinTable>
40009acc:	4629      	mov	r1, r5
40009ace:	f7fa eaee 	blx	400040ac <__aeabi_uidiv>
40009ad2:	4684      	mov	ip, r0
40009ad4:	4b7a      	ldr	r3, [pc, #488]	; (40009cc0 <mvHwsDdr3TipInitController+0x5b0>)
40009ad6:	2100      	movs	r1, #0
40009ad8:	4620      	mov	r0, r4
40009ada:	4e74      	ldr	r6, [pc, #464]	; (40009cac <mvHwsDdr3TipInitController+0x59c>)
40009adc:	f813 300a 	ldrb.w	r3, [r3, sl]
40009ae0:	f8cd c010 	str.w	ip, [sp, #16]
40009ae4:	f003 020e 	and.w	r2, r3, #14
40009ae8:	f003 0301 	and.w	r3, r3, #1
40009aec:	009b      	lsls	r3, r3, #2
40009aee:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
40009af2:	460a      	mov	r2, r1
40009af4:	9300      	str	r3, [sp, #0]
40009af6:	2374      	movs	r3, #116	; 0x74
40009af8:	9301      	str	r3, [sp, #4]
40009afa:	f241 53d0 	movw	r3, #5584	; 0x15d0
40009afe:	f7fd ff33 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009b02:	f8dd c010 	ldr.w	ip, [sp, #16]
40009b06:	4601      	mov	r1, r0
40009b08:	6030      	str	r0, [r6, #0]
40009b0a:	2800      	cmp	r0, #0
40009b0c:	f040 8287 	bne.w	4000a01e <mvHwsDdr3TipInitController+0x90e>
40009b10:	4b6c      	ldr	r3, [pc, #432]	; (40009cc4 <mvHwsDdr3TipInitController+0x5b4>)
40009b12:	460a      	mov	r2, r1
40009b14:	4620      	mov	r0, r4
40009b16:	4463      	add	r3, ip
40009b18:	785b      	ldrb	r3, [r3, #1]
40009b1a:	025b      	lsls	r3, r3, #9
40009b1c:	9300      	str	r3, [sp, #0]
40009b1e:	f44f 6360 	mov.w	r3, #3584	; 0xe00
40009b22:	9301      	str	r3, [sp, #4]
40009b24:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
40009b28:	f7fd ff1e 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009b2c:	4602      	mov	r2, r0
40009b2e:	6030      	str	r0, [r6, #0]
40009b30:	2800      	cmp	r0, #0
40009b32:	f040 8274 	bne.w	4000a01e <mvHwsDdr3TipInitController+0x90e>
40009b36:	4b64      	ldr	r3, [pc, #400]	; (40009cc8 <mvHwsDdr3TipInitController+0x5b8>)
40009b38:	4620      	mov	r0, r4
40009b3a:	6819      	ldr	r1, [r3, #0]
40009b3c:	4b63      	ldr	r3, [pc, #396]	; (40009ccc <mvHwsDdr3TipInitController+0x5bc>)
40009b3e:	681b      	ldr	r3, [r3, #0]
40009b40:	430b      	orrs	r3, r1
40009b42:	2101      	movs	r1, #1
40009b44:	9300      	str	r3, [sp, #0]
40009b46:	f240 2366 	movw	r3, #614	; 0x266
40009b4a:	9301      	str	r3, [sp, #4]
40009b4c:	f241 53d4 	movw	r3, #5588	; 0x15d4
40009b50:	f7fd ff0a 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009b54:	4601      	mov	r1, r0
40009b56:	6030      	str	r0, [r6, #0]
40009b58:	2800      	cmp	r0, #0
40009b5a:	f040 8260 	bne.w	4000a01e <mvHwsDdr3TipInitController+0x90e>
40009b5e:	4b5c      	ldr	r3, [pc, #368]	; (40009cd0 <mvHwsDdr3TipInitController+0x5c0>)
40009b60:	f813 0009 	ldrb.w	r0, [r3, r9]
40009b64:	4b52      	ldr	r3, [pc, #328]	; (40009cb0 <mvHwsDdr3TipInitController+0x5a0>)
40009b66:	681b      	ldr	r3, [r3, #0]
40009b68:	f893 205a 	ldrb.w	r2, [r3, #90]	; 0x5a
40009b6c:	4b59      	ldr	r3, [pc, #356]	; (40009cd4 <mvHwsDdr3TipInitController+0x5c4>)
40009b6e:	2a02      	cmp	r2, #2
40009b70:	bf0c      	ite	eq
40009b72:	2280      	moveq	r2, #128	; 0x80
40009b74:	2200      	movne	r2, #0
40009b76:	681b      	ldr	r3, [r3, #0]
40009b78:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3
40009b7c:	4620      	mov	r0, r4
40009b7e:	4313      	orrs	r3, r2
40009b80:	460a      	mov	r2, r1
40009b82:	9300      	str	r3, [sp, #0]
40009b84:	f44f 63d7 	mov.w	r3, #1720	; 0x6b8
40009b88:	9301      	str	r3, [sp, #4]
40009b8a:	f503 6372 	add.w	r3, r3, #3872	; 0xf20
40009b8e:	f7fd feeb 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009b92:	6030      	str	r0, [r6, #0]
40009b94:	b110      	cbz	r0, 40009b9c <mvHwsDdr3TipInitController+0x48c>
40009b96:	e242      	b.n	4000a01e <mvHwsDdr3TipInitController+0x90e>
40009b98:	4699      	mov	r9, r3
40009b9a:	469a      	mov	sl, r3
40009b9c:	2100      	movs	r1, #0
40009b9e:	4653      	mov	r3, sl
40009ba0:	4620      	mov	r0, r4
40009ba2:	f8cd 9000 	str.w	r9, [sp]
40009ba6:	460a      	mov	r2, r1
40009ba8:	f7fe f8ee 	bl	40007d88 <ddr3TipWriteOdt>
40009bac:	2100      	movs	r1, #0
40009bae:	465b      	mov	r3, fp
40009bb0:	4620      	mov	r0, r4
40009bb2:	460a      	mov	r2, r1
40009bb4:	f7fd fee8 	bl	40007988 <ddr3TipSetTiming>
40009bb8:	2100      	movs	r1, #0
40009bba:	4620      	mov	r0, r4
40009bbc:	f004 fd6e 	bl	4000e69c <ddr3TipDevAttrGet>
40009bc0:	2802      	cmp	r0, #2
40009bc2:	d803      	bhi.n	40009bcc <mvHwsDdr3TipInitController+0x4bc>
40009bc4:	4b44      	ldr	r3, [pc, #272]	; (40009cd8 <mvHwsDdr3TipInitController+0x5c8>)
40009bc6:	9300      	str	r3, [sp, #0]
40009bc8:	3366      	adds	r3, #102	; 0x66
40009bca:	e004      	b.n	40009bd6 <mvHwsDdr3TipInitController+0x4c6>
40009bcc:	f240 1377 	movw	r3, #375	; 0x177
40009bd0:	9300      	str	r3, [sp, #0]
40009bd2:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
40009bd6:	2100      	movs	r1, #0
40009bd8:	9301      	str	r3, [sp, #4]
40009bda:	4620      	mov	r0, r4
40009bdc:	f241 4324 	movw	r3, #5156	; 0x1424
40009be0:	460a      	mov	r2, r1
40009be2:	4e32      	ldr	r6, [pc, #200]	; (40009cac <mvHwsDdr3TipInitController+0x59c>)
40009be4:	f7fd fec0 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009be8:	6030      	str	r0, [r6, #0]
40009bea:	2800      	cmp	r0, #0
40009bec:	f040 8217 	bne.w	4000a01e <mvHwsDdr3TipInitController+0x90e>
40009bf0:	683b      	ldr	r3, [r7, #0]
40009bf2:	b17b      	cbz	r3, 40009c14 <mvHwsDdr3TipInitController+0x504>
40009bf4:	2100      	movs	r1, #0
40009bf6:	f44f 6300 	mov.w	r3, #2048	; 0x800
40009bfa:	4620      	mov	r0, r4
40009bfc:	e88d 000a 	stmia.w	sp, {r1, r3}
40009c00:	460a      	mov	r2, r1
40009c02:	f241 4324 	movw	r3, #5156	; 0x1424
40009c06:	f7fd feaf 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009c0a:	4e28      	ldr	r6, [pc, #160]	; (40009cac <mvHwsDdr3TipInitController+0x59c>)
40009c0c:	6030      	str	r0, [r6, #0]
40009c0e:	2800      	cmp	r0, #0
40009c10:	f040 8205 	bne.w	4000a01e <mvHwsDdr3TipInitController+0x90e>
40009c14:	68fb      	ldr	r3, [r7, #12]
40009c16:	2100      	movs	r1, #0
40009c18:	4620      	mov	r0, r4
40009c1a:	4e24      	ldr	r6, [pc, #144]	; (40009cac <mvHwsDdr3TipInitController+0x59c>)
40009c1c:	460a      	mov	r2, r1
40009c1e:	01db      	lsls	r3, r3, #7
40009c20:	9300      	str	r3, [sp, #0]
40009c22:	2380      	movs	r3, #128	; 0x80
40009c24:	9301      	str	r3, [sp, #4]
40009c26:	f241 4324 	movw	r3, #5156	; 0x1424
40009c2a:	f7fd fe9d 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009c2e:	4601      	mov	r1, r0
40009c30:	6030      	str	r0, [r6, #0]
40009c32:	2800      	cmp	r0, #0
40009c34:	f040 81f3 	bne.w	4000a01e <mvHwsDdr3TipInitController+0x90e>
40009c38:	4b28      	ldr	r3, [pc, #160]	; (40009cdc <mvHwsDdr3TipInitController+0x5cc>)
40009c3a:	681b      	ldr	r3, [r3, #0]
40009c3c:	2bff      	cmp	r3, #255	; 0xff
40009c3e:	d10c      	bne.n	40009c5a <mvHwsDdr3TipInitController+0x54a>
40009c40:	4620      	mov	r0, r4
40009c42:	aa06      	add	r2, sp, #24
40009c44:	f7fd fe4c 	bl	400078e0 <mvCalcCsNum>
40009c48:	6030      	str	r0, [r6, #0]
40009c4a:	2800      	cmp	r0, #0
40009c4c:	f040 81e7 	bne.w	4000a01e <mvHwsDdr3TipInitController+0x90e>
40009c50:	9b06      	ldr	r3, [sp, #24]
40009c52:	f113 33ff 	adds.w	r3, r3, #4294967295
40009c56:	bf18      	it	ne
40009c58:	2301      	movne	r3, #1
40009c5a:	2100      	movs	r1, #0
40009c5c:	00db      	lsls	r3, r3, #3
40009c5e:	4620      	mov	r0, r4
40009c60:	9300      	str	r3, [sp, #0]
40009c62:	460a      	mov	r2, r1
40009c64:	2318      	movs	r3, #24
40009c66:	9301      	str	r3, [sp, #4]
40009c68:	f241 4304 	movw	r3, #5124	; 0x1404
40009c6c:	f7fd fe7c 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009c70:	4e0e      	ldr	r6, [pc, #56]	; (40009cac <mvHwsDdr3TipInitController+0x59c>)
40009c72:	6030      	str	r0, [r6, #0]
40009c74:	2800      	cmp	r0, #0
40009c76:	f040 81d2 	bne.w	4000a01e <mvHwsDdr3TipInitController+0x90e>
40009c7a:	210d      	movs	r1, #13
40009c7c:	4640      	mov	r0, r8
40009c7e:	f004 fae3 	bl	4000e248 <speedBinTable>
40009c82:	260a      	movs	r6, #10
40009c84:	436e      	muls	r6, r5
40009c86:	4286      	cmp	r6, r0
40009c88:	d804      	bhi.n	40009c94 <mvHwsDdr3TipInitController+0x584>
40009c8a:	4640      	mov	r0, r8
40009c8c:	210d      	movs	r1, #13
40009c8e:	f004 fadb 	bl	4000e248 <speedBinTable>
40009c92:	4606      	mov	r6, r0
40009c94:	3e01      	subs	r6, #1
40009c96:	4629      	mov	r1, r5
40009c98:	4630      	mov	r0, r6
40009c9a:	f7fa eafe 	blx	40004298 <__aeabi_uidivmod>
40009c9e:	4630      	mov	r0, r6
40009ca0:	b9f1      	cbnz	r1, 40009ce0 <mvHwsDdr3TipInitController+0x5d0>
40009ca2:	4629      	mov	r1, r5
40009ca4:	f7fa ea02 	blx	400040ac <__aeabi_uidiv>
40009ca8:	3801      	subs	r0, #1
40009caa:	e01c      	b.n	40009ce6 <mvHwsDdr3TipInitController+0x5d6>
40009cac:	400206c0 	andmi	r0, r2, r0, asr #13
40009cb0:	40020428 	andmi	r0, r2, r8, lsr #8
40009cb4:	4001614d 	andmi	r6, r1, sp, asr #2
40009cb8:	400132b0 			; <UNDEFINED> instruction: 0x400132b0
40009cbc:	400132d0 	ldrdmi	r3, [r1], -r0
40009cc0:	40016850 	andmi	r6, r1, r0, asr r8
40009cc4:	400168b4 			; <UNDEFINED> instruction: 0x400168b4
40009cc8:	40016174 	andmi	r6, r1, r4, ror r1
40009ccc:	40016178 	andmi	r6, r1, r8, ror r1
40009cd0:	400167ec 	andmi	r6, r1, ip, ror #15
40009cd4:	400161ec 	andmi	r6, r1, ip, ror #3
40009cd8:	01000119 	tsteq	r0, r9, lsl r1
40009cdc:	400161d8 	ldrdmi	r6, [r1], -r8
40009ce0:	4629      	mov	r1, r5
40009ce2:	f7fa e9e4 	blx	400040ac <__aeabi_uidiv>
40009ce6:	2100      	movs	r1, #0
40009ce8:	0100      	lsls	r0, r0, #4
40009cea:	f040 0008 	orr.w	r0, r0, #8
40009cee:	f240 13ff 	movw	r3, #511	; 0x1ff
40009cf2:	9000      	str	r0, [sp, #0]
40009cf4:	460a      	mov	r2, r1
40009cf6:	9301      	str	r3, [sp, #4]
40009cf8:	4620      	mov	r0, r4
40009cfa:	f241 432c 	movw	r3, #5164	; 0x142c
40009cfe:	4d94      	ldr	r5, [pc, #592]	; (40009f50 <mvHwsDdr3TipInitController+0x840>)
40009d00:	f7fd fe32 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009d04:	4601      	mov	r1, r0
40009d06:	6028      	str	r0, [r5, #0]
40009d08:	2800      	cmp	r0, #0
40009d0a:	f040 817d 	bne.w	4000a008 <mvHwsDdr3TipInitController+0x8f8>
40009d0e:	f44f 42a0 	mov.w	r2, #20480	; 0x5000
40009d12:	f44f 43fc 	mov.w	r3, #32256	; 0x7e00
40009d16:	4620      	mov	r0, r4
40009d18:	e88d 000c 	stmia.w	sp, {r2, r3}
40009d1c:	460a      	mov	r2, r1
40009d1e:	f241 432c 	movw	r3, #5164	; 0x142c
40009d22:	f7fd fe21 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009d26:	4601      	mov	r1, r0
40009d28:	6028      	str	r0, [r5, #0]
40009d2a:	2800      	cmp	r0, #0
40009d2c:	f040 816c 	bne.w	4000a008 <mvHwsDdr3TipInitController+0x8f8>
40009d30:	f04f 73a0 	mov.w	r3, #20971520	; 0x1400000
40009d34:	f04f 5cff 	mov.w	ip, #534773760	; 0x1fe00000
40009d38:	460a      	mov	r2, r1
40009d3a:	e88d 1008 	stmia.w	sp, {r3, ip}
40009d3e:	4620      	mov	r0, r4
40009d40:	f241 432c 	movw	r3, #5164	; 0x142c
40009d44:	f7fd fe10 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009d48:	4601      	mov	r1, r0
40009d4a:	6028      	str	r0, [r5, #0]
40009d4c:	2800      	cmp	r0, #0
40009d4e:	f040 815b 	bne.w	4000a008 <mvHwsDdr3TipInitController+0x8f8>
40009d52:	4b80      	ldr	r3, [pc, #512]	; (40009f54 <mvHwsDdr3TipInitController+0x844>)
40009d54:	460a      	mov	r2, r1
40009d56:	f8df e210 	ldr.w	lr, [pc, #528]	; 40009f68 <mvHwsDdr3TipInitController+0x858>
40009d5a:	4620      	mov	r0, r4
40009d5c:	e88d 4008 	stmia.w	sp, {r3, lr}
40009d60:	f241 53e4 	movw	r3, #5604	; 0x15e4
40009d64:	f7fd fe00 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009d68:	4601      	mov	r1, r0
40009d6a:	6028      	str	r0, [r5, #0]
40009d6c:	2800      	cmp	r0, #0
40009d6e:	f040 814b 	bne.w	4000a008 <mvHwsDdr3TipInitController+0x8f8>
40009d72:	ab07      	add	r3, sp, #28
40009d74:	460a      	mov	r2, r1
40009d76:	9300      	str	r3, [sp, #0]
40009d78:	4620      	mov	r0, r4
40009d7a:	2330      	movs	r3, #48	; 0x30
40009d7c:	9301      	str	r3, [sp, #4]
40009d7e:	f241 53ec 	movw	r3, #5612	; 0x15ec
40009d82:	f7fe f90f 	bl	40007fa4 <mvHwsDdr3TipIFRead>
40009d86:	4601      	mov	r1, r0
40009d88:	6028      	str	r0, [r5, #0]
40009d8a:	2800      	cmp	r0, #0
40009d8c:	f040 813c 	bne.w	4000a008 <mvHwsDdr3TipInitController+0x8f8>
40009d90:	9b07      	ldr	r3, [sp, #28]
40009d92:	460a      	mov	r2, r1
40009d94:	4620      	mov	r0, r4
40009d96:	462e      	mov	r6, r5
40009d98:	2b00      	cmp	r3, #0
40009d9a:	bf0c      	ite	eq
40009d9c:	f44f 6300 	moveq.w	r3, #2048	; 0x800
40009da0:	2300      	movne	r3, #0
40009da2:	9300      	str	r3, [sp, #0]
40009da4:	f44f 6300 	mov.w	r3, #2048	; 0x800
40009da8:	9301      	str	r3, [sp, #4]
40009daa:	f241 4324 	movw	r3, #5156	; 0x1424
40009dae:	f7fd fddb 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009db2:	4602      	mov	r2, r0
40009db4:	6028      	str	r0, [r5, #0]
40009db6:	2800      	cmp	r0, #0
40009db8:	f040 8126 	bne.w	4000a008 <mvHwsDdr3TipInitController+0x8f8>
40009dbc:	4b66      	ldr	r3, [pc, #408]	; (40009f58 <mvHwsDdr3TipInitController+0x848>)
40009dbe:	4620      	mov	r0, r4
40009dc0:	2101      	movs	r1, #1
40009dc2:	681b      	ldr	r3, [r3, #0]
40009dc4:	9300      	str	r3, [sp, #0]
40009dc6:	f04f 33ff 	mov.w	r3, #4294967295
40009dca:	9301      	str	r3, [sp, #4]
40009dcc:	f241 4394 	movw	r3, #5268	; 0x1494
40009dd0:	f7fd fdca 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009dd4:	4680      	mov	r8, r0
40009dd6:	6028      	str	r0, [r5, #0]
40009dd8:	2800      	cmp	r0, #0
40009dda:	f040 8115 	bne.w	4000a008 <mvHwsDdr3TipInitController+0x8f8>
40009dde:	4620      	mov	r0, r4
40009de0:	4641      	mov	r1, r8
40009de2:	f004 fc5b 	bl	4000e69c <ddr3TipDevAttrGet>
40009de6:	2803      	cmp	r0, #3
40009de8:	d12b      	bne.n	40009e42 <mvHwsDdr3TipInitController+0x732>
40009dea:	f44f 6310 	mov.w	r3, #2304	; 0x900
40009dee:	4641      	mov	r1, r8
40009df0:	9300      	str	r3, [sp, #0]
40009df2:	4620      	mov	r0, r4
40009df4:	9301      	str	r3, [sp, #4]
40009df6:	4642      	mov	r2, r8
40009df8:	f241 43a8 	movw	r3, #5288	; 0x14a8
40009dfc:	f7fd fdb4 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009e00:	4601      	mov	r1, r0
40009e02:	6028      	str	r0, [r5, #0]
40009e04:	2800      	cmp	r0, #0
40009e06:	f040 80ff 	bne.w	4000a008 <mvHwsDdr3TipInitController+0x8f8>
40009e0a:	9000      	str	r0, [sp, #0]
40009e0c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
40009e10:	4620      	mov	r0, r4
40009e12:	9301      	str	r3, [sp, #4]
40009e14:	460a      	mov	r2, r1
40009e16:	f241 63d0 	movw	r3, #5840	; 0x16d0
40009e1a:	f7fd fda5 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009e1e:	6028      	str	r0, [r5, #0]
40009e20:	b178      	cbz	r0, 40009e42 <mvHwsDdr3TipInitController+0x732>
40009e22:	e0fc      	b.n	4000a01e <mvHwsDdr3TipInitController+0x90e>
40009e24:	4620      	mov	r0, r4
40009e26:	4d4a      	ldr	r5, [pc, #296]	; (40009f50 <mvHwsDdr3TipInitController+0x840>)
40009e28:	f007 fbe8 	bl	400115fc <ddr3TipStaticInitController>
40009e2c:	6028      	str	r0, [r5, #0]
40009e2e:	2800      	cmp	r0, #0
40009e30:	f040 80ea 	bne.w	4000a008 <mvHwsDdr3TipInitController+0x8f8>
40009e34:	4620      	mov	r0, r4
40009e36:	f007 fc21 	bl	4001167c <ddr3TipStaticPhyInitController>
40009e3a:	6028      	str	r0, [r5, #0]
40009e3c:	2800      	cmp	r0, #0
40009e3e:	f040 80e3 	bne.w	4000a008 <mvHwsDdr3TipInitController+0x8f8>
40009e42:	4e46      	ldr	r6, [pc, #280]	; (40009f5c <mvHwsDdr3TipInitController+0x84c>)
40009e44:	6833      	ldr	r3, [r6, #0]
40009e46:	781b      	ldrb	r3, [r3, #0]
40009e48:	07d8      	lsls	r0, r3, #31
40009e4a:	f140 80e1 	bpl.w	4000a010 <mvHwsDdr3TipInitController+0x900>
40009e4e:	2100      	movs	r1, #0
40009e50:	4620      	mov	r0, r4
40009e52:	f004 fc23 	bl	4000e69c <ddr3TipDevAttrGet>
40009e56:	4601      	mov	r1, r0
40009e58:	2902      	cmp	r1, #2
40009e5a:	4620      	mov	r0, r4
40009e5c:	d129      	bne.n	40009eb2 <mvHwsDdr3TipInitController+0x7a2>
40009e5e:	f004 fc1d 	bl	4000e69c <ddr3TipDevAttrGet>
40009e62:	2200      	movs	r2, #0
40009e64:	6836      	ldr	r6, [r6, #0]
40009e66:	4615      	mov	r5, r2
40009e68:	4613      	mov	r3, r2
40009e6a:	fa5f fe80 	uxtb.w	lr, r0
40009e6e:	e01d      	b.n	40009eac <mvHwsDdr3TipInitController+0x79c>
40009e70:	f896 105c 	ldrb.w	r1, [r6, #92]	; 0x5c
40009e74:	fa41 f105 	asr.w	r1, r1, r5
40009e78:	07c9      	lsls	r1, r1, #31
40009e7a:	d515      	bpl.n	40009ea8 <mvHwsDdr3TipInitController+0x798>
40009e7c:	18b0      	adds	r0, r6, r2
40009e7e:	7901      	ldrb	r1, [r0, #4]
40009e80:	6880      	ldr	r0, [r0, #8]
40009e82:	430b      	orrs	r3, r1
40009e84:	2801      	cmp	r0, #1
40009e86:	d10f      	bne.n	40009ea8 <mvHwsDdr3TipInitController+0x798>
40009e88:	07c8      	lsls	r0, r1, #31
40009e8a:	bf48      	it	mi
40009e8c:	f043 0310 	orrmi.w	r3, r3, #16
40009e90:	0788      	lsls	r0, r1, #30
40009e92:	bf48      	it	mi
40009e94:	f043 0320 	orrmi.w	r3, r3, #32
40009e98:	0748      	lsls	r0, r1, #29
40009e9a:	bf48      	it	mi
40009e9c:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
40009ea0:	0708      	lsls	r0, r1, #28
40009ea2:	bf48      	it	mi
40009ea4:	f043 0380 	orrmi.w	r3, r3, #128	; 0x80
40009ea8:	3501      	adds	r5, #1
40009eaa:	3210      	adds	r2, #16
40009eac:	4575      	cmp	r5, lr
40009eae:	d3df      	bcc.n	40009e70 <mvHwsDdr3TipInitController+0x760>
40009eb0:	e029      	b.n	40009f06 <mvHwsDdr3TipInitController+0x7f6>
40009eb2:	2102      	movs	r1, #2
40009eb4:	46b0      	mov	r8, r6
40009eb6:	f004 fbf1 	bl	4000e69c <ddr3TipDevAttrGet>
40009eba:	2501      	movs	r5, #1
40009ebc:	4e28      	ldr	r6, [pc, #160]	; (40009f60 <mvHwsDdr3TipInitController+0x850>)
40009ebe:	4681      	mov	r9, r0
40009ec0:	e019      	b.n	40009ef6 <mvHwsDdr3TipInitController+0x7e6>
40009ec2:	f8d8 3000 	ldr.w	r3, [r8]
40009ec6:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
40009eca:	fa42 f205 	asr.w	r2, r2, r5
40009ece:	07d1      	lsls	r1, r2, #31
40009ed0:	d510      	bpl.n	40009ef4 <mvHwsDdr3TipInitController+0x7e4>
40009ed2:	eb03 1205 	add.w	r2, r3, r5, lsl #4
40009ed6:	7918      	ldrb	r0, [r3, #4]
40009ed8:	7911      	ldrb	r1, [r2, #4]
40009eda:	4288      	cmp	r0, r1
40009edc:	d103      	bne.n	40009ee6 <mvHwsDdr3TipInitController+0x7d6>
40009ede:	6899      	ldr	r1, [r3, #8]
40009ee0:	6893      	ldr	r3, [r2, #8]
40009ee2:	4299      	cmp	r1, r3
40009ee4:	d006      	beq.n	40009ef4 <mvHwsDdr3TipInitController+0x7e4>
40009ee6:	7833      	ldrb	r3, [r6, #0]
40009ee8:	2b03      	cmp	r3, #3
40009eea:	d803      	bhi.n	40009ef4 <mvHwsDdr3TipInitController+0x7e4>
40009eec:	481d      	ldr	r0, [pc, #116]	; (40009f64 <mvHwsDdr3TipInitController+0x854>)
40009eee:	4629      	mov	r1, r5
40009ef0:	f008 f8a8 	bl	40012044 <mvPrintf>
40009ef4:	3501      	adds	r5, #1
40009ef6:	454d      	cmp	r5, r9
40009ef8:	d3e3      	bcc.n	40009ec2 <mvHwsDdr3TipInitController+0x7b2>
40009efa:	4b18      	ldr	r3, [pc, #96]	; (40009f5c <mvHwsDdr3TipInitController+0x84c>)
40009efc:	681b      	ldr	r3, [r3, #0]
40009efe:	689a      	ldr	r2, [r3, #8]
40009f00:	791b      	ldrb	r3, [r3, #4]
40009f02:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
40009f06:	2100      	movs	r1, #0
40009f08:	9300      	str	r3, [sp, #0]
40009f0a:	4620      	mov	r0, r4
40009f0c:	23ff      	movs	r3, #255	; 0xff
40009f0e:	460a      	mov	r2, r1
40009f10:	9301      	str	r3, [sp, #4]
40009f12:	f44f 53af 	mov.w	r3, #5600	; 0x15e0
40009f16:	4e0e      	ldr	r6, [pc, #56]	; (40009f50 <mvHwsDdr3TipInitController+0x840>)
40009f18:	f7fd fd26 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009f1c:	6030      	str	r0, [r6, #0]
40009f1e:	b118      	cbz	r0, 40009f28 <mvHwsDdr3TipInitController+0x818>
40009f20:	f005 f9a0 	bl	4000f264 <gtBreakOnFail>
40009f24:	6835      	ldr	r5, [r6, #0]
40009f26:	e000      	b.n	40009f2a <mvHwsDdr3TipInitController+0x81a>
40009f28:	4605      	mov	r5, r0
40009f2a:	4e09      	ldr	r6, [pc, #36]	; (40009f50 <mvHwsDdr3TipInitController+0x840>)
40009f2c:	6035      	str	r5, [r6, #0]
40009f2e:	2d00      	cmp	r5, #0
40009f30:	d175      	bne.n	4000a01e <mvHwsDdr3TipInitController+0x90e>
40009f32:	687b      	ldr	r3, [r7, #4]
40009f34:	2b00      	cmp	r3, #0
40009f36:	d04b      	beq.n	40009fd0 <mvHwsDdr3TipInitController+0x8c0>
40009f38:	4620      	mov	r0, r4
40009f3a:	2102      	movs	r1, #2
40009f3c:	f004 fbae 	bl	4000e69c <ddr3TipDevAttrGet>
40009f40:	4f06      	ldr	r7, [pc, #24]	; (40009f5c <mvHwsDdr3TipInitController+0x84c>)
40009f42:	f04f 0901 	mov.w	r9, #1
40009f46:	2690      	movs	r6, #144	; 0x90
40009f48:	fa5f f880 	uxtb.w	r8, r0
40009f4c:	e03b      	b.n	40009fc6 <mvHwsDdr3TipInitController+0x8b6>
40009f4e:	bf00      	nop
40009f50:	400206c0 	andmi	r0, r2, r0, asr #13
40009f54:	00203c18 	eoreq	r3, r0, r8, lsl ip
40009f58:	400161d0 	ldrdmi	r6, [r1], -r0
40009f5c:	40020428 	andmi	r0, r2, r8, lsr #8
40009f60:	4001614d 	andmi	r6, r1, sp, asr #2
40009f64:	400132eb 	andmi	r3, r1, fp, ror #5
40009f68:	003fffff 	ldrshteq	pc, [pc], -pc	; <UNPREDICTABLE>
40009f6c:	683b      	ldr	r3, [r7, #0]
40009f6e:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
40009f72:	fa42 f205 	asr.w	r2, r2, r5
40009f76:	07d2      	lsls	r2, r2, #31
40009f78:	d524      	bpl.n	40009fc4 <mvHwsDdr3TipInitController+0x8b4>
40009f7a:	eb03 1305 	add.w	r3, r3, r5, lsl #4
40009f7e:	68db      	ldr	r3, [r3, #12]
40009f80:	2b01      	cmp	r3, #1
40009f82:	d10a      	bne.n	40009f9a <mvHwsDdr3TipInitController+0x88a>
40009f84:	2100      	movs	r1, #0
40009f86:	23c0      	movs	r3, #192	; 0xc0
40009f88:	4620      	mov	r0, r4
40009f8a:	9302      	str	r3, [sp, #8]
40009f8c:	9303      	str	r3, [sp, #12]
40009f8e:	460a      	mov	r2, r1
40009f90:	462b      	mov	r3, r5
40009f92:	e88d 0042 	stmia.w	sp, {r1, r6}
40009f96:	f7fe f9b1 	bl	400082fc <ddr3TipBusReadModifyWrite>
40009f9a:	683b      	ldr	r3, [r7, #0]
40009f9c:	eb03 1305 	add.w	r3, r3, r5, lsl #4
40009fa0:	691b      	ldr	r3, [r3, #16]
40009fa2:	2b01      	cmp	r3, #1
40009fa4:	d10e      	bne.n	40009fc4 <mvHwsDdr3TipInitController+0x8b4>
40009fa6:	2100      	movs	r1, #0
40009fa8:	2d01      	cmp	r5, #1
40009faa:	bf8c      	ite	hi
40009fac:	2328      	movhi	r3, #40	; 0x28
40009fae:	2314      	movls	r3, #20
40009fb0:	4620      	mov	r0, r4
40009fb2:	9302      	str	r3, [sp, #8]
40009fb4:	9303      	str	r3, [sp, #12]
40009fb6:	460a      	mov	r2, r1
40009fb8:	460b      	mov	r3, r1
40009fba:	f8cd 9000 	str.w	r9, [sp]
40009fbe:	9601      	str	r6, [sp, #4]
40009fc0:	f7fe f99c 	bl	400082fc <ddr3TipBusReadModifyWrite>
40009fc4:	3501      	adds	r5, #1
40009fc6:	4545      	cmp	r5, r8
40009fc8:	d3d0      	bcc.n	40009f6c <mvHwsDdr3TipInitController+0x85c>
40009fca:	4b24      	ldr	r3, [pc, #144]	; (4000a05c <mvHwsDdr3TipInitController+0x94c>)
40009fcc:	2200      	movs	r2, #0
40009fce:	601a      	str	r2, [r3, #0]
40009fd0:	2100      	movs	r1, #0
40009fd2:	2301      	movs	r3, #1
40009fd4:	4620      	mov	r0, r4
40009fd6:	e88d 000a 	stmia.w	sp, {r1, r3}
40009fda:	460a      	mov	r2, r1
40009fdc:	f241 43cc 	movw	r3, #5324	; 0x14cc
40009fe0:	f7fd fcc2 	bl	40007968 <mvHwsDdr3TipIFWrite>
40009fe4:	4d1d      	ldr	r5, [pc, #116]	; (4000a05c <mvHwsDdr3TipInitController+0x94c>)
40009fe6:	4601      	mov	r1, r0
40009fe8:	6028      	str	r0, [r5, #0]
40009fea:	b968      	cbnz	r0, 4000a008 <mvHwsDdr3TipInitController+0x8f8>
40009fec:	4b1c      	ldr	r3, [pc, #112]	; (4000a060 <mvHwsDdr3TipInitController+0x950>)
40009fee:	4620      	mov	r0, r4
40009ff0:	460a      	mov	r2, r1
40009ff2:	781b      	ldrb	r3, [r3, #0]
40009ff4:	00db      	lsls	r3, r3, #3
40009ff6:	9300      	str	r3, [sp, #0]
40009ff8:	2318      	movs	r3, #24
40009ffa:	9301      	str	r3, [sp, #4]
40009ffc:	f241 43cc 	movw	r3, #5324	; 0x14cc
4000a000:	f7fd fcb2 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000a004:	6028      	str	r0, [r5, #0]
4000a006:	b118      	cbz	r0, 4000a010 <mvHwsDdr3TipInitController+0x900>
4000a008:	f005 f92c 	bl	4000f264 <gtBreakOnFail>
4000a00c:	6828      	ldr	r0, [r5, #0]
4000a00e:	e019      	b.n	4000a044 <mvHwsDdr3TipInitController+0x934>
4000a010:	4620      	mov	r0, r4
4000a012:	4e12      	ldr	r6, [pc, #72]	; (4000a05c <mvHwsDdr3TipInitController+0x94c>)
4000a014:	f7ff fb10 	bl	40009638 <ddr3TipEnableInitSequence>
4000a018:	4605      	mov	r5, r0
4000a01a:	6030      	str	r0, [r6, #0]
4000a01c:	b118      	cbz	r0, 4000a026 <mvHwsDdr3TipInitController+0x916>
4000a01e:	f005 f921 	bl	4000f264 <gtBreakOnFail>
4000a022:	6830      	ldr	r0, [r6, #0]
4000a024:	e00e      	b.n	4000a044 <mvHwsDdr3TipInitController+0x934>
4000a026:	4b0f      	ldr	r3, [pc, #60]	; (4000a064 <mvHwsDdr3TipInitController+0x954>)
4000a028:	6818      	ldr	r0, [r3, #0]
4000a02a:	b158      	cbz	r0, 4000a044 <mvHwsDdr3TipInitController+0x934>
4000a02c:	4b0e      	ldr	r3, [pc, #56]	; (4000a068 <mvHwsDdr3TipInitController+0x958>)
4000a02e:	480f      	ldr	r0, [pc, #60]	; (4000a06c <mvHwsDdr3TipInitController+0x95c>)
4000a030:	f853 102b 	ldr.w	r1, [r3, fp, lsl #2]
4000a034:	0189      	lsls	r1, r1, #6
4000a036:	f7fa e83a 	blx	400040ac <__aeabi_uidiv>
4000a03a:	4601      	mov	r1, r0
4000a03c:	4620      	mov	r0, r4
4000a03e:	f004 f8b3 	bl	4000e1a8 <ddr3TipCmdAddrInitDelay>
4000a042:	4628      	mov	r0, r5
4000a044:	b009      	add	sp, #36	; 0x24
4000a046:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000a04a:	4b09      	ldr	r3, [pc, #36]	; (4000a070 <mvHwsDdr3TipInitController+0x960>)
4000a04c:	681b      	ldr	r3, [r3, #0]
4000a04e:	781b      	ldrb	r3, [r3, #0]
4000a050:	07d8      	lsls	r0, r3, #31
4000a052:	f57f aef6 	bpl.w	40009e42 <mvHwsDdr3TipInitController+0x732>
4000a056:	f7ff bb83 	b.w	40009760 <mvHwsDdr3TipInitController+0x50>
4000a05a:	bf00      	nop
4000a05c:	400206c0 	andmi	r0, r2, r0, asr #13
4000a060:	40020430 	andmi	r0, r2, r0, lsr r4
4000a064:	400207dc 	ldrdmi	r0, [r2], -ip
4000a068:	4001662c 	andmi	r6, r1, ip, lsr #12
4000a06c:	000f4240 	andeq	r4, pc, r0, asr #4
4000a070:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.mvHwsDdr3TipRunAlg:

4000a074 <mvHwsDdr3TipRunAlg>:
mvHwsDdr3TipRunAlg():
4000a074:	2900      	cmp	r1, #0
4000a076:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a07a:	4604      	mov	r4, r0
4000a07c:	b089      	sub	sp, #36	; 0x24
4000a07e:	f040 858f 	bne.w	4000aba0 <mvHwsDdr3TipRunAlg+0xb2c>
4000a082:	4b81      	ldr	r3, [pc, #516]	; (4000a288 <mvHwsDdr3TipRunAlg+0x214>)
4000a084:	4a81      	ldr	r2, [pc, #516]	; (4000a28c <mvHwsDdr3TipRunAlg+0x218>)
4000a086:	7019      	strb	r1, [r3, #0]
4000a088:	2302      	movs	r3, #2
4000a08a:	548b      	strb	r3, [r1, r2]
4000a08c:	3101      	adds	r1, #1
4000a08e:	2917      	cmp	r1, #23
4000a090:	d1fb      	bne.n	4000a08a <mvHwsDdr3TipRunAlg+0x16>
4000a092:	4620      	mov	r0, r4
4000a094:	f002 f89a 	bl	4000c1cc <mvHwsDdr3TipMaxCSGet>
4000a098:	4b7d      	ldr	r3, [pc, #500]	; (4000a290 <mvHwsDdr3TipRunAlg+0x21c>)
4000a09a:	781b      	ldrb	r3, [r3, #0]
4000a09c:	2b01      	cmp	r3, #1
4000a09e:	4605      	mov	r5, r0
4000a0a0:	d107      	bne.n	4000a0b2 <mvHwsDdr3TipRunAlg+0x3e>
4000a0a2:	b2e0      	uxtb	r0, r4
4000a0a4:	4e7b      	ldr	r6, [pc, #492]	; (4000a294 <mvHwsDdr3TipRunAlg+0x220>)
4000a0a6:	f7fd f91b 	bl	400072e0 <printDeviceInfo>
4000a0aa:	6030      	str	r0, [r6, #0]
4000a0ac:	2800      	cmp	r0, #0
4000a0ae:	f040 84ef 	bne.w	4000aa90 <mvHwsDdr3TipRunAlg+0xa1c>
4000a0b2:	4e79      	ldr	r6, [pc, #484]	; (4000a298 <mvHwsDdr3TipRunAlg+0x224>)
4000a0b4:	2300      	movs	r3, #0
4000a0b6:	4f77      	ldr	r7, [pc, #476]	; (4000a294 <mvHwsDdr3TipRunAlg+0x220>)
4000a0b8:	6033      	str	r3, [r6, #0]
4000a0ba:	e00d      	b.n	4000a0d8 <mvHwsDdr3TipRunAlg+0x64>
4000a0bc:	4620      	mov	r0, r4
4000a0be:	f7ff f915 	bl	400092ec <ddr3TipDDR3ResetPhyRegs>
4000a0c2:	6038      	str	r0, [r7, #0]
4000a0c4:	b128      	cbz	r0, 4000a0d2 <mvHwsDdr3TipRunAlg+0x5e>
4000a0c6:	f005 f8cd 	bl	4000f264 <gtBreakOnFail>
4000a0ca:	4b72      	ldr	r3, [pc, #456]	; (4000a294 <mvHwsDdr3TipRunAlg+0x220>)
4000a0cc:	681d      	ldr	r5, [r3, #0]
4000a0ce:	f000 bced 	b.w	4000aaac <mvHwsDdr3TipRunAlg+0xa38>
4000a0d2:	6833      	ldr	r3, [r6, #0]
4000a0d4:	3301      	adds	r3, #1
4000a0d6:	6033      	str	r3, [r6, #0]
4000a0d8:	6833      	ldr	r3, [r6, #0]
4000a0da:	42ab      	cmp	r3, r5
4000a0dc:	d3ee      	bcc.n	4000a0bc <mvHwsDdr3TipRunAlg+0x48>
4000a0de:	4b6e      	ldr	r3, [pc, #440]	; (4000a298 <mvHwsDdr3TipRunAlg+0x224>)
4000a0e0:	2100      	movs	r1, #0
4000a0e2:	6019      	str	r1, [r3, #0]
4000a0e4:	4b6d      	ldr	r3, [pc, #436]	; (4000a29c <mvHwsDdr3TipRunAlg+0x228>)
4000a0e6:	781e      	ldrb	r6, [r3, #0]
4000a0e8:	4b6d      	ldr	r3, [pc, #436]	; (4000a2a0 <mvHwsDdr3TipRunAlg+0x22c>)
4000a0ea:	681a      	ldr	r2, [r3, #0]
4000a0ec:	4b6d      	ldr	r3, [pc, #436]	; (4000a2a4 <mvHwsDdr3TipRunAlg+0x230>)
4000a0ee:	601a      	str	r2, [r3, #0]
4000a0f0:	4b6d      	ldr	r3, [pc, #436]	; (4000a2a8 <mvHwsDdr3TipRunAlg+0x234>)
4000a0f2:	781b      	ldrb	r3, [r3, #0]
4000a0f4:	b163      	cbz	r3, 4000a110 <mvHwsDdr3TipRunAlg+0x9c>
4000a0f6:	4b6d      	ldr	r3, [pc, #436]	; (4000a2ac <mvHwsDdr3TipRunAlg+0x238>)
4000a0f8:	681b      	ldr	r3, [r3, #0]
4000a0fa:	781b      	ldrb	r3, [r3, #0]
4000a0fc:	07d8      	lsls	r0, r3, #31
4000a0fe:	d507      	bpl.n	4000a110 <mvHwsDdr3TipRunAlg+0x9c>
4000a100:	4b6b      	ldr	r3, [pc, #428]	; (4000a2b0 <mvHwsDdr3TipRunAlg+0x23c>)
4000a102:	222c      	movs	r2, #44	; 0x2c
4000a104:	b2e0      	uxtb	r0, r4
4000a106:	fb02 3304 	mla	r3, r2, r4, r3
4000a10a:	4632      	mov	r2, r6
4000a10c:	695b      	ldr	r3, [r3, #20]
4000a10e:	4798      	blx	r3
4000a110:	4b68      	ldr	r3, [pc, #416]	; (4000a2b4 <mvHwsDdr3TipRunAlg+0x240>)
4000a112:	781b      	ldrb	r3, [r3, #0]
4000a114:	b163      	cbz	r3, 4000a130 <mvHwsDdr3TipRunAlg+0xbc>
4000a116:	4b5e      	ldr	r3, [pc, #376]	; (4000a290 <mvHwsDdr3TipRunAlg+0x21c>)
4000a118:	781b      	ldrb	r3, [r3, #0]
4000a11a:	2b02      	cmp	r3, #2
4000a11c:	d802      	bhi.n	4000a124 <mvHwsDdr3TipRunAlg+0xb0>
4000a11e:	4866      	ldr	r0, [pc, #408]	; (4000a2b8 <mvHwsDdr3TipRunAlg+0x244>)
4000a120:	f007 ff90 	bl	40012044 <mvPrintf>
4000a124:	4620      	mov	r0, r4
4000a126:	2101      	movs	r1, #1
4000a128:	2200      	movs	r2, #0
4000a12a:	4633      	mov	r3, r6
4000a12c:	f7fe fa48 	bl	400085c0 <AdllCalibration>
4000a130:	4b62      	ldr	r3, [pc, #392]	; (4000a2bc <mvHwsDdr3TipRunAlg+0x248>)
4000a132:	781b      	ldrb	r3, [r3, #0]
4000a134:	b14b      	cbz	r3, 4000a14a <mvHwsDdr3TipRunAlg+0xd6>
4000a136:	4b56      	ldr	r3, [pc, #344]	; (4000a290 <mvHwsDdr3TipRunAlg+0x21c>)
4000a138:	781b      	ldrb	r3, [r3, #0]
4000a13a:	2b02      	cmp	r3, #2
4000a13c:	d802      	bhi.n	4000a144 <mvHwsDdr3TipRunAlg+0xd0>
4000a13e:	4860      	ldr	r0, [pc, #384]	; (4000a2c0 <mvHwsDdr3TipRunAlg+0x24c>)
4000a140:	f007 ff80 	bl	40012044 <mvPrintf>
4000a144:	4620      	mov	r0, r4
4000a146:	f7fb fee7 	bl	40005f18 <ddr3TipRegDump>
4000a14a:	4b5e      	ldr	r3, [pc, #376]	; (4000a2c4 <mvHwsDdr3TipRunAlg+0x250>)
4000a14c:	681b      	ldr	r3, [r3, #0]
4000a14e:	07d9      	lsls	r1, r3, #31
4000a150:	d527      	bpl.n	4000a1a2 <mvHwsDdr3TipRunAlg+0x12e>
4000a152:	4b4d      	ldr	r3, [pc, #308]	; (4000a288 <mvHwsDdr3TipRunAlg+0x214>)
4000a154:	2200      	movs	r2, #0
4000a156:	701a      	strb	r2, [r3, #0]
4000a158:	4b4d      	ldr	r3, [pc, #308]	; (4000a290 <mvHwsDdr3TipRunAlg+0x21c>)
4000a15a:	781b      	ldrb	r3, [r3, #0]
4000a15c:	2b02      	cmp	r3, #2
4000a15e:	d802      	bhi.n	4000a166 <mvHwsDdr3TipRunAlg+0xf2>
4000a160:	4859      	ldr	r0, [pc, #356]	; (4000a2c8 <mvHwsDdr3TipRunAlg+0x254>)
4000a162:	f007 ff6f 	bl	40012044 <mvPrintf>
4000a166:	4620      	mov	r0, r4
4000a168:	a904      	add	r1, sp, #16
4000a16a:	2300      	movs	r3, #0
4000a16c:	2201      	movs	r2, #1
4000a16e:	9304      	str	r3, [sp, #16]
4000a170:	9307      	str	r3, [sp, #28]
4000a172:	9205      	str	r2, [sp, #20]
4000a174:	9206      	str	r2, [sp, #24]
4000a176:	f7ff facb 	bl	40009710 <mvHwsDdr3TipInitController>
4000a17a:	4b50      	ldr	r3, [pc, #320]	; (4000a2bc <mvHwsDdr3TipRunAlg+0x248>)
4000a17c:	781b      	ldrb	r3, [r3, #0]
4000a17e:	4607      	mov	r7, r0
4000a180:	b113      	cbz	r3, 4000a188 <mvHwsDdr3TipRunAlg+0x114>
4000a182:	4620      	mov	r0, r4
4000a184:	f7fb fec8 	bl	40005f18 <ddr3TipRegDump>
4000a188:	b15f      	cbz	r7, 4000a1a2 <mvHwsDdr3TipRunAlg+0x12e>
4000a18a:	4b41      	ldr	r3, [pc, #260]	; (4000a290 <mvHwsDdr3TipRunAlg+0x21c>)
4000a18c:	781b      	ldrb	r3, [r3, #0]
4000a18e:	2b03      	cmp	r3, #3
4000a190:	d802      	bhi.n	4000a198 <mvHwsDdr3TipRunAlg+0x124>
4000a192:	484e      	ldr	r0, [pc, #312]	; (4000a2cc <mvHwsDdr3TipRunAlg+0x258>)
4000a194:	f007 ff56 	bl	40012044 <mvPrintf>
4000a198:	4b4d      	ldr	r3, [pc, #308]	; (4000a2d0 <mvHwsDdr3TipRunAlg+0x25c>)
4000a19a:	681b      	ldr	r3, [r3, #0]
4000a19c:	2b00      	cmp	r3, #0
4000a19e:	f000 8482 	beq.w	4000aaa6 <mvHwsDdr3TipRunAlg+0xa32>
4000a1a2:	4b48      	ldr	r3, [pc, #288]	; (4000a2c4 <mvHwsDdr3TipRunAlg+0x250>)
4000a1a4:	681b      	ldr	r3, [r3, #0]
4000a1a6:	079a      	lsls	r2, r3, #30
4000a1a8:	d521      	bpl.n	4000a1ee <mvHwsDdr3TipRunAlg+0x17a>
4000a1aa:	4b37      	ldr	r3, [pc, #220]	; (4000a288 <mvHwsDdr3TipRunAlg+0x214>)
4000a1ac:	2201      	movs	r2, #1
4000a1ae:	701a      	strb	r2, [r3, #0]
4000a1b0:	4b37      	ldr	r3, [pc, #220]	; (4000a290 <mvHwsDdr3TipRunAlg+0x21c>)
4000a1b2:	781b      	ldrb	r3, [r3, #0]
4000a1b4:	2b02      	cmp	r3, #2
4000a1b6:	d802      	bhi.n	4000a1be <mvHwsDdr3TipRunAlg+0x14a>
4000a1b8:	4846      	ldr	r0, [pc, #280]	; (4000a2d4 <mvHwsDdr3TipRunAlg+0x260>)
4000a1ba:	f007 ff43 	bl	40012044 <mvPrintf>
4000a1be:	4631      	mov	r1, r6
4000a1c0:	4620      	mov	r0, r4
4000a1c2:	f007 f9b5 	bl	40011530 <ddr3TipRunStaticAlg>
4000a1c6:	4b3d      	ldr	r3, [pc, #244]	; (4000a2bc <mvHwsDdr3TipRunAlg+0x248>)
4000a1c8:	781b      	ldrb	r3, [r3, #0]
4000a1ca:	4606      	mov	r6, r0
4000a1cc:	b113      	cbz	r3, 4000a1d4 <mvHwsDdr3TipRunAlg+0x160>
4000a1ce:	4620      	mov	r0, r4
4000a1d0:	f7fb fea2 	bl	40005f18 <ddr3TipRegDump>
4000a1d4:	b15e      	cbz	r6, 4000a1ee <mvHwsDdr3TipRunAlg+0x17a>
4000a1d6:	4b2e      	ldr	r3, [pc, #184]	; (4000a290 <mvHwsDdr3TipRunAlg+0x21c>)
4000a1d8:	781b      	ldrb	r3, [r3, #0]
4000a1da:	2b03      	cmp	r3, #3
4000a1dc:	d802      	bhi.n	4000a1e4 <mvHwsDdr3TipRunAlg+0x170>
4000a1de:	483e      	ldr	r0, [pc, #248]	; (4000a2d8 <mvHwsDdr3TipRunAlg+0x264>)
4000a1e0:	f007 ff30 	bl	40012044 <mvPrintf>
4000a1e4:	4b3a      	ldr	r3, [pc, #232]	; (4000a2d0 <mvHwsDdr3TipRunAlg+0x25c>)
4000a1e6:	681b      	ldr	r3, [r3, #0]
4000a1e8:	2b00      	cmp	r3, #0
4000a1ea:	f000 845c 	beq.w	4000aaa6 <mvHwsDdr3TipRunAlg+0xa32>
4000a1ee:	4b35      	ldr	r3, [pc, #212]	; (4000a2c4 <mvHwsDdr3TipRunAlg+0x250>)
4000a1f0:	681e      	ldr	r6, [r3, #0]
4000a1f2:	f016 0604 	ands.w	r6, r6, #4
4000a1f6:	d03b      	beq.n	4000a270 <mvHwsDdr3TipRunAlg+0x1fc>
4000a1f8:	4b23      	ldr	r3, [pc, #140]	; (4000a288 <mvHwsDdr3TipRunAlg+0x214>)
4000a1fa:	2202      	movs	r2, #2
4000a1fc:	4f26      	ldr	r7, [pc, #152]	; (4000a298 <mvHwsDdr3TipRunAlg+0x224>)
4000a1fe:	2600      	movs	r6, #0
4000a200:	701a      	strb	r2, [r3, #0]
4000a202:	603e      	str	r6, [r7, #0]
4000a204:	e008      	b.n	4000a218 <mvHwsDdr3TipRunAlg+0x1a4>
4000a206:	4620      	mov	r0, r4
4000a208:	2100      	movs	r1, #0
4000a20a:	221f      	movs	r2, #31
4000a20c:	2601      	movs	r6, #1
4000a20e:	f7ff f9bf 	bl	40009590 <ddr3TipAdllRegsBypass>
4000a212:	683b      	ldr	r3, [r7, #0]
4000a214:	3301      	adds	r3, #1
4000a216:	603b      	str	r3, [r7, #0]
4000a218:	683b      	ldr	r3, [r7, #0]
4000a21a:	42ab      	cmp	r3, r5
4000a21c:	d3f3      	bcc.n	4000a206 <mvHwsDdr3TipRunAlg+0x192>
4000a21e:	4b1e      	ldr	r3, [pc, #120]	; (4000a298 <mvHwsDdr3TipRunAlg+0x224>)
4000a220:	2200      	movs	r2, #0
4000a222:	4f2e      	ldr	r7, [pc, #184]	; (4000a2dc <mvHwsDdr3TipRunAlg+0x268>)
4000a224:	601a      	str	r2, [r3, #0]
4000a226:	4b1a      	ldr	r3, [pc, #104]	; (4000a290 <mvHwsDdr3TipRunAlg+0x21c>)
4000a228:	781b      	ldrb	r3, [r3, #0]
4000a22a:	2b02      	cmp	r3, #2
4000a22c:	d806      	bhi.n	4000a23c <mvHwsDdr3TipRunAlg+0x1c8>
4000a22e:	783a      	ldrb	r2, [r7, #0]
4000a230:	4b1c      	ldr	r3, [pc, #112]	; (4000a2a4 <mvHwsDdr3TipRunAlg+0x230>)
4000a232:	482b      	ldr	r0, [pc, #172]	; (4000a2e0 <mvHwsDdr3TipRunAlg+0x26c>)
4000a234:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
4000a238:	f007 ff04 	bl	40012044 <mvPrintf>
4000a23c:	783b      	ldrb	r3, [r7, #0]
4000a23e:	4620      	mov	r0, r4
4000a240:	2101      	movs	r1, #1
4000a242:	2200      	movs	r2, #0
4000a244:	f7fe fbca 	bl	400089dc <ddr3TipFreqSet>
4000a248:	4b1c      	ldr	r3, [pc, #112]	; (4000a2bc <mvHwsDdr3TipRunAlg+0x248>)
4000a24a:	781b      	ldrb	r3, [r3, #0]
4000a24c:	4607      	mov	r7, r0
4000a24e:	b113      	cbz	r3, 4000a256 <mvHwsDdr3TipRunAlg+0x1e2>
4000a250:	4620      	mov	r0, r4
4000a252:	f7fb fe61 	bl	40005f18 <ddr3TipRegDump>
4000a256:	b15f      	cbz	r7, 4000a270 <mvHwsDdr3TipRunAlg+0x1fc>
4000a258:	4b0d      	ldr	r3, [pc, #52]	; (4000a290 <mvHwsDdr3TipRunAlg+0x21c>)
4000a25a:	781b      	ldrb	r3, [r3, #0]
4000a25c:	2b03      	cmp	r3, #3
4000a25e:	d802      	bhi.n	4000a266 <mvHwsDdr3TipRunAlg+0x1f2>
4000a260:	4820      	ldr	r0, [pc, #128]	; (4000a2e4 <mvHwsDdr3TipRunAlg+0x270>)
4000a262:	f007 feef 	bl	40012044 <mvPrintf>
4000a266:	4b1a      	ldr	r3, [pc, #104]	; (4000a2d0 <mvHwsDdr3TipRunAlg+0x25c>)
4000a268:	681b      	ldr	r3, [r3, #0]
4000a26a:	2b00      	cmp	r3, #0
4000a26c:	f000 841b 	beq.w	4000aaa6 <mvHwsDdr3TipRunAlg+0xa32>
4000a270:	4f09      	ldr	r7, [pc, #36]	; (4000a298 <mvHwsDdr3TipRunAlg+0x224>)
4000a272:	2300      	movs	r3, #0
4000a274:	f8df b04c 	ldr.w	fp, [pc, #76]	; 4000a2c4 <mvHwsDdr3TipRunAlg+0x250>
4000a278:	f8df a00c 	ldr.w	sl, [pc, #12]	; 4000a288 <mvHwsDdr3TipRunAlg+0x214>
4000a27c:	603b      	str	r3, [r7, #0]
4000a27e:	f8df 8010 	ldr.w	r8, [pc, #16]	; 4000a290 <mvHwsDdr3TipRunAlg+0x21c>
4000a282:	f8df 904c 	ldr.w	r9, [pc, #76]	; 4000a2d0 <mvHwsDdr3TipRunAlg+0x25c>
4000a286:	e05a      	b.n	4000a33e <mvHwsDdr3TipRunAlg+0x2ca>
4000a288:	400207d1 	ldrdmi	r0, [r2], -r1
4000a28c:	40020408 	andmi	r0, r2, r8, lsl #8
4000a290:	4001614d 	andmi	r6, r1, sp, asr #2
4000a294:	400206c0 	andmi	r0, r2, r0, asr #13
4000a298:	400207cc 	andmi	r0, r2, ip, asr #15
4000a29c:	400161e8 	andmi	r6, r1, r8, ror #3
4000a2a0:	4002042c 	andmi	r0, r2, ip, lsr #8
4000a2a4:	4001662c 	andmi	r6, r1, ip, lsr #12
4000a2a8:	400207d0 	ldrdmi	r0, [r2], -r0	; <UNPREDICTABLE>
4000a2ac:	40020428 	andmi	r0, r2, r8, lsr #8
4000a2b0:	400203dc 	ldrdmi	r0, [r2], -ip
4000a2b4:	4001617c 	andmi	r6, r1, ip, ror r1
4000a2b8:	4001334d 	andmi	r3, r1, sp, asr #6
4000a2bc:	400207c0 	andmi	r0, r2, r0, asr #15
4000a2c0:	4001336a 	andmi	r3, r1, sl, ror #6
4000a2c4:	400161cc 	andmi	r6, r1, ip, asr #3
4000a2c8:	40013387 	andmi	r3, r1, r7, lsl #7
4000a2cc:	400133a1 	andmi	r3, r1, r1, lsr #7
4000a2d0:	400207e8 	andmi	r0, r2, r8, ror #15
4000a2d4:	400133c6 	andmi	r3, r1, r6, asr #7
4000a2d8:	400133e0 	andmi	r3, r1, r0, ror #7
4000a2dc:	400207d2 	ldrdmi	r0, [r2], -r2
4000a2e0:	400133fe 	strdmi	r3, [r1], -lr
4000a2e4:	40013418 	andmi	r3, r1, r8, lsl r4
4000a2e8:	f8db 3000 	ldr.w	r3, [fp]
4000a2ec:	071b      	lsls	r3, r3, #28
4000a2ee:	d523      	bpl.n	4000a338 <mvHwsDdr3TipRunAlg+0x2c4>
4000a2f0:	2303      	movs	r3, #3
4000a2f2:	f88a 3000 	strb.w	r3, [sl]
4000a2f6:	f898 3000 	ldrb.w	r3, [r8]
4000a2fa:	2b02      	cmp	r3, #2
4000a2fc:	d802      	bhi.n	4000a304 <mvHwsDdr3TipRunAlg+0x290>
4000a2fe:	487a      	ldr	r0, [pc, #488]	; (4000a4e8 <mvHwsDdr3TipRunAlg+0x474>)
4000a300:	f007 fea0 	bl	40012044 <mvPrintf>
4000a304:	4620      	mov	r0, r4
4000a306:	f000 ff05 	bl	4000b114 <ddr3TipLoadAllPatternToMem>
4000a30a:	4978      	ldr	r1, [pc, #480]	; (4000a4ec <mvHwsDdr3TipRunAlg+0x478>)
4000a30c:	780a      	ldrb	r2, [r1, #0]
4000a30e:	4603      	mov	r3, r0
4000a310:	b122      	cbz	r2, 4000a31c <mvHwsDdr3TipRunAlg+0x2a8>
4000a312:	4620      	mov	r0, r4
4000a314:	9302      	str	r3, [sp, #8]
4000a316:	f7fb fdff 	bl	40005f18 <ddr3TipRegDump>
4000a31a:	9b02      	ldr	r3, [sp, #8]
4000a31c:	b163      	cbz	r3, 4000a338 <mvHwsDdr3TipRunAlg+0x2c4>
4000a31e:	f898 3000 	ldrb.w	r3, [r8]
4000a322:	2b03      	cmp	r3, #3
4000a324:	d803      	bhi.n	4000a32e <mvHwsDdr3TipRunAlg+0x2ba>
4000a326:	4872      	ldr	r0, [pc, #456]	; (4000a4f0 <mvHwsDdr3TipRunAlg+0x47c>)
4000a328:	6839      	ldr	r1, [r7, #0]
4000a32a:	f007 fe8b 	bl	40012044 <mvPrintf>
4000a32e:	f8d9 3000 	ldr.w	r3, [r9]
4000a332:	2b00      	cmp	r3, #0
4000a334:	f000 83b7 	beq.w	4000aaa6 <mvHwsDdr3TipRunAlg+0xa32>
4000a338:	683b      	ldr	r3, [r7, #0]
4000a33a:	3301      	adds	r3, #1
4000a33c:	603b      	str	r3, [r7, #0]
4000a33e:	6839      	ldr	r1, [r7, #0]
4000a340:	4b6c      	ldr	r3, [pc, #432]	; (4000a4f4 <mvHwsDdr3TipRunAlg+0x480>)
4000a342:	42a9      	cmp	r1, r5
4000a344:	d3d0      	bcc.n	4000a2e8 <mvHwsDdr3TipRunAlg+0x274>
4000a346:	2e01      	cmp	r6, #1
4000a348:	d10f      	bne.n	4000a36a <mvHwsDdr3TipRunAlg+0x2f6>
4000a34a:	2200      	movs	r2, #0
4000a34c:	461e      	mov	r6, r3
4000a34e:	601a      	str	r2, [r3, #0]
4000a350:	4f69      	ldr	r7, [pc, #420]	; (4000a4f8 <mvHwsDdr3TipRunAlg+0x484>)
4000a352:	e007      	b.n	4000a364 <mvHwsDdr3TipRunAlg+0x2f0>
4000a354:	4620      	mov	r0, r4
4000a356:	6839      	ldr	r1, [r7, #0]
4000a358:	2200      	movs	r2, #0
4000a35a:	f7ff f919 	bl	40009590 <ddr3TipAdllRegsBypass>
4000a35e:	6833      	ldr	r3, [r6, #0]
4000a360:	3301      	adds	r3, #1
4000a362:	6033      	str	r3, [r6, #0]
4000a364:	6833      	ldr	r3, [r6, #0]
4000a366:	42ab      	cmp	r3, r5
4000a368:	d3f4      	bcc.n	4000a354 <mvHwsDdr3TipRunAlg+0x2e0>
4000a36a:	4b62      	ldr	r3, [pc, #392]	; (4000a4f4 <mvHwsDdr3TipRunAlg+0x480>)
4000a36c:	2200      	movs	r2, #0
4000a36e:	601a      	str	r2, [r3, #0]
4000a370:	4b62      	ldr	r3, [pc, #392]	; (4000a4fc <mvHwsDdr3TipRunAlg+0x488>)
4000a372:	681b      	ldr	r3, [r3, #0]
4000a374:	06d8      	lsls	r0, r3, #27
4000a376:	d528      	bpl.n	4000a3ca <mvHwsDdr3TipRunAlg+0x356>
4000a378:	4b61      	ldr	r3, [pc, #388]	; (4000a500 <mvHwsDdr3TipRunAlg+0x48c>)
4000a37a:	2204      	movs	r2, #4
4000a37c:	4e61      	ldr	r6, [pc, #388]	; (4000a504 <mvHwsDdr3TipRunAlg+0x490>)
4000a37e:	701a      	strb	r2, [r3, #0]
4000a380:	4b61      	ldr	r3, [pc, #388]	; (4000a508 <mvHwsDdr3TipRunAlg+0x494>)
4000a382:	781b      	ldrb	r3, [r3, #0]
4000a384:	2b02      	cmp	r3, #2
4000a386:	d806      	bhi.n	4000a396 <mvHwsDdr3TipRunAlg+0x322>
4000a388:	7832      	ldrb	r2, [r6, #0]
4000a38a:	4b60      	ldr	r3, [pc, #384]	; (4000a50c <mvHwsDdr3TipRunAlg+0x498>)
4000a38c:	4860      	ldr	r0, [pc, #384]	; (4000a510 <mvHwsDdr3TipRunAlg+0x49c>)
4000a38e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
4000a392:	f007 fe57 	bl	40012044 <mvPrintf>
4000a396:	7833      	ldrb	r3, [r6, #0]
4000a398:	4620      	mov	r0, r4
4000a39a:	2101      	movs	r1, #1
4000a39c:	2200      	movs	r2, #0
4000a39e:	f7fe fb1d 	bl	400089dc <ddr3TipFreqSet>
4000a3a2:	4b52      	ldr	r3, [pc, #328]	; (4000a4ec <mvHwsDdr3TipRunAlg+0x478>)
4000a3a4:	781b      	ldrb	r3, [r3, #0]
4000a3a6:	4606      	mov	r6, r0
4000a3a8:	b113      	cbz	r3, 4000a3b0 <mvHwsDdr3TipRunAlg+0x33c>
4000a3aa:	4620      	mov	r0, r4
4000a3ac:	f7fb fdb4 	bl	40005f18 <ddr3TipRegDump>
4000a3b0:	b15e      	cbz	r6, 4000a3ca <mvHwsDdr3TipRunAlg+0x356>
4000a3b2:	4b55      	ldr	r3, [pc, #340]	; (4000a508 <mvHwsDdr3TipRunAlg+0x494>)
4000a3b4:	781b      	ldrb	r3, [r3, #0]
4000a3b6:	2b03      	cmp	r3, #3
4000a3b8:	d802      	bhi.n	4000a3c0 <mvHwsDdr3TipRunAlg+0x34c>
4000a3ba:	4856      	ldr	r0, [pc, #344]	; (4000a514 <mvHwsDdr3TipRunAlg+0x4a0>)
4000a3bc:	f007 fe42 	bl	40012044 <mvPrintf>
4000a3c0:	4b55      	ldr	r3, [pc, #340]	; (4000a518 <mvHwsDdr3TipRunAlg+0x4a4>)
4000a3c2:	681b      	ldr	r3, [r3, #0]
4000a3c4:	2b00      	cmp	r3, #0
4000a3c6:	f000 836e 	beq.w	4000aaa6 <mvHwsDdr3TipRunAlg+0xa32>
4000a3ca:	4b4c      	ldr	r3, [pc, #304]	; (4000a4fc <mvHwsDdr3TipRunAlg+0x488>)
4000a3cc:	681b      	ldr	r3, [r3, #0]
4000a3ce:	0699      	lsls	r1, r3, #26
4000a3d0:	d52f      	bpl.n	4000a432 <mvHwsDdr3TipRunAlg+0x3be>
4000a3d2:	4b4b      	ldr	r3, [pc, #300]	; (4000a500 <mvHwsDdr3TipRunAlg+0x48c>)
4000a3d4:	2205      	movs	r2, #5
4000a3d6:	701a      	strb	r2, [r3, #0]
4000a3d8:	4b4b      	ldr	r3, [pc, #300]	; (4000a508 <mvHwsDdr3TipRunAlg+0x494>)
4000a3da:	781b      	ldrb	r3, [r3, #0]
4000a3dc:	2b02      	cmp	r3, #2
4000a3de:	d802      	bhi.n	4000a3e6 <mvHwsDdr3TipRunAlg+0x372>
4000a3e0:	484e      	ldr	r0, [pc, #312]	; (4000a51c <mvHwsDdr3TipRunAlg+0x4a8>)
4000a3e2:	f007 fe2f 	bl	40012044 <mvPrintf>
4000a3e6:	4b4e      	ldr	r3, [pc, #312]	; (4000a520 <mvHwsDdr3TipRunAlg+0x4ac>)
4000a3e8:	4620      	mov	r0, r4
4000a3ea:	681b      	ldr	r3, [r3, #0]
4000a3ec:	b143      	cbz	r3, 4000a400 <mvHwsDdr3TipRunAlg+0x38c>
4000a3ee:	4b45      	ldr	r3, [pc, #276]	; (4000a504 <mvHwsDdr3TipRunAlg+0x490>)
4000a3f0:	781a      	ldrb	r2, [r3, #0]
4000a3f2:	4b46      	ldr	r3, [pc, #280]	; (4000a50c <mvHwsDdr3TipRunAlg+0x498>)
4000a3f4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000a3f8:	f240 2315 	movw	r3, #533	; 0x215
4000a3fc:	429a      	cmp	r2, r3
4000a3fe:	d102      	bne.n	4000a406 <mvHwsDdr3TipRunAlg+0x392>
4000a400:	f002 fb98 	bl	4000cb34 <ddr3TipDynamicWriteLeveling>
4000a404:	e001      	b.n	4000a40a <mvHwsDdr3TipRunAlg+0x396>
4000a406:	f002 faa9 	bl	4000c95c <ddr3TipLegacyDynamicWriteLeveling>
4000a40a:	4b38      	ldr	r3, [pc, #224]	; (4000a4ec <mvHwsDdr3TipRunAlg+0x478>)
4000a40c:	4606      	mov	r6, r0
4000a40e:	781b      	ldrb	r3, [r3, #0]
4000a410:	b113      	cbz	r3, 4000a418 <mvHwsDdr3TipRunAlg+0x3a4>
4000a412:	4620      	mov	r0, r4
4000a414:	f7fb fd80 	bl	40005f18 <ddr3TipRegDump>
4000a418:	b15e      	cbz	r6, 4000a432 <mvHwsDdr3TipRunAlg+0x3be>
4000a41a:	4b3b      	ldr	r3, [pc, #236]	; (4000a508 <mvHwsDdr3TipRunAlg+0x494>)
4000a41c:	781b      	ldrb	r3, [r3, #0]
4000a41e:	2b03      	cmp	r3, #3
4000a420:	d802      	bhi.n	4000a428 <mvHwsDdr3TipRunAlg+0x3b4>
4000a422:	4840      	ldr	r0, [pc, #256]	; (4000a524 <mvHwsDdr3TipRunAlg+0x4b0>)
4000a424:	f007 fe0e 	bl	40012044 <mvPrintf>
4000a428:	4b3b      	ldr	r3, [pc, #236]	; (4000a518 <mvHwsDdr3TipRunAlg+0x4a4>)
4000a42a:	681b      	ldr	r3, [r3, #0]
4000a42c:	2b00      	cmp	r3, #0
4000a42e:	f000 833a 	beq.w	4000aaa6 <mvHwsDdr3TipRunAlg+0xa32>
4000a432:	4e30      	ldr	r6, [pc, #192]	; (4000a4f4 <mvHwsDdr3TipRunAlg+0x480>)
4000a434:	2300      	movs	r3, #0
4000a436:	f8df b0c4 	ldr.w	fp, [pc, #196]	; 4000a4fc <mvHwsDdr3TipRunAlg+0x488>
4000a43a:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 4000a500 <mvHwsDdr3TipRunAlg+0x48c>
4000a43e:	6033      	str	r3, [r6, #0]
4000a440:	4f31      	ldr	r7, [pc, #196]	; (4000a508 <mvHwsDdr3TipRunAlg+0x494>)
4000a442:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 4000a4ec <mvHwsDdr3TipRunAlg+0x478>
4000a446:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 4000a518 <mvHwsDdr3TipRunAlg+0x4a4>
4000a44a:	e028      	b.n	4000a49e <mvHwsDdr3TipRunAlg+0x42a>
4000a44c:	f8db 3000 	ldr.w	r3, [fp]
4000a450:	065a      	lsls	r2, r3, #25
4000a452:	d521      	bpl.n	4000a498 <mvHwsDdr3TipRunAlg+0x424>
4000a454:	2306      	movs	r3, #6
4000a456:	f88a 3000 	strb.w	r3, [sl]
4000a45a:	783b      	ldrb	r3, [r7, #0]
4000a45c:	2b02      	cmp	r3, #2
4000a45e:	d802      	bhi.n	4000a466 <mvHwsDdr3TipRunAlg+0x3f2>
4000a460:	4831      	ldr	r0, [pc, #196]	; (4000a528 <mvHwsDdr3TipRunAlg+0x4b4>)
4000a462:	f007 fdef 	bl	40012044 <mvPrintf>
4000a466:	4620      	mov	r0, r4
4000a468:	f000 fe54 	bl	4000b114 <ddr3TipLoadAllPatternToMem>
4000a46c:	f899 2000 	ldrb.w	r2, [r9]
4000a470:	4603      	mov	r3, r0
4000a472:	b122      	cbz	r2, 4000a47e <mvHwsDdr3TipRunAlg+0x40a>
4000a474:	4620      	mov	r0, r4
4000a476:	9302      	str	r3, [sp, #8]
4000a478:	f7fb fd4e 	bl	40005f18 <ddr3TipRegDump>
4000a47c:	9b02      	ldr	r3, [sp, #8]
4000a47e:	b15b      	cbz	r3, 4000a498 <mvHwsDdr3TipRunAlg+0x424>
4000a480:	783b      	ldrb	r3, [r7, #0]
4000a482:	2b03      	cmp	r3, #3
4000a484:	d803      	bhi.n	4000a48e <mvHwsDdr3TipRunAlg+0x41a>
4000a486:	4829      	ldr	r0, [pc, #164]	; (4000a52c <mvHwsDdr3TipRunAlg+0x4b8>)
4000a488:	6831      	ldr	r1, [r6, #0]
4000a48a:	f007 fddb 	bl	40012044 <mvPrintf>
4000a48e:	f8d8 3000 	ldr.w	r3, [r8]
4000a492:	2b00      	cmp	r3, #0
4000a494:	f000 8307 	beq.w	4000aaa6 <mvHwsDdr3TipRunAlg+0xa32>
4000a498:	6833      	ldr	r3, [r6, #0]
4000a49a:	3301      	adds	r3, #1
4000a49c:	6033      	str	r3, [r6, #0]
4000a49e:	6831      	ldr	r1, [r6, #0]
4000a4a0:	42a9      	cmp	r1, r5
4000a4a2:	d3d3      	bcc.n	4000a44c <mvHwsDdr3TipRunAlg+0x3d8>
4000a4a4:	4b13      	ldr	r3, [pc, #76]	; (4000a4f4 <mvHwsDdr3TipRunAlg+0x480>)
4000a4a6:	2200      	movs	r2, #0
4000a4a8:	601a      	str	r2, [r3, #0]
4000a4aa:	4b14      	ldr	r3, [pc, #80]	; (4000a4fc <mvHwsDdr3TipRunAlg+0x488>)
4000a4ac:	681b      	ldr	r3, [r3, #0]
4000a4ae:	061b      	lsls	r3, r3, #24
4000a4b0:	d556      	bpl.n	4000a560 <mvHwsDdr3TipRunAlg+0x4ec>
4000a4b2:	4b13      	ldr	r3, [pc, #76]	; (4000a500 <mvHwsDdr3TipRunAlg+0x48c>)
4000a4b4:	2207      	movs	r2, #7
4000a4b6:	701a      	strb	r2, [r3, #0]
4000a4b8:	4b13      	ldr	r3, [pc, #76]	; (4000a508 <mvHwsDdr3TipRunAlg+0x494>)
4000a4ba:	781b      	ldrb	r3, [r3, #0]
4000a4bc:	2b02      	cmp	r3, #2
4000a4be:	d802      	bhi.n	4000a4c6 <mvHwsDdr3TipRunAlg+0x452>
4000a4c0:	481b      	ldr	r0, [pc, #108]	; (4000a530 <mvHwsDdr3TipRunAlg+0x4bc>)
4000a4c2:	f007 fdbf 	bl	40012044 <mvPrintf>
4000a4c6:	4b16      	ldr	r3, [pc, #88]	; (4000a520 <mvHwsDdr3TipRunAlg+0x4ac>)
4000a4c8:	4620      	mov	r0, r4
4000a4ca:	681a      	ldr	r2, [r3, #0]
4000a4cc:	4b0d      	ldr	r3, [pc, #52]	; (4000a504 <mvHwsDdr3TipRunAlg+0x490>)
4000a4ce:	b13a      	cbz	r2, 4000a4e0 <mvHwsDdr3TipRunAlg+0x46c>
4000a4d0:	4a0e      	ldr	r2, [pc, #56]	; (4000a50c <mvHwsDdr3TipRunAlg+0x498>)
4000a4d2:	7819      	ldrb	r1, [r3, #0]
4000a4d4:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
4000a4d8:	f240 2215 	movw	r2, #533	; 0x215
4000a4dc:	4291      	cmp	r1, r2
4000a4de:	d129      	bne.n	4000a534 <mvHwsDdr3TipRunAlg+0x4c0>
4000a4e0:	7819      	ldrb	r1, [r3, #0]
4000a4e2:	f001 feb7 	bl	4000c254 <ddr3TipDynamicReadLeveling>
4000a4e6:	e027      	b.n	4000a538 <mvHwsDdr3TipRunAlg+0x4c4>
4000a4e8:	40013431 	andmi	r3, r1, r1, lsr r4
4000a4ec:	400207c0 	andmi	r0, r2, r0, asr #15
4000a4f0:	4001344c 	andmi	r3, r1, ip, asr #8
4000a4f4:	400207cc 	andmi	r0, r2, ip, asr #15
4000a4f8:	40016180 	andmi	r6, r1, r0, lsl #3
4000a4fc:	400161cc 	andmi	r6, r1, ip, asr #3
4000a500:	400207d1 	ldrdmi	r0, [r2], -r1
4000a504:	40020424 	andmi	r0, r2, r4, lsr #8
4000a508:	4001614d 	andmi	r6, r1, sp, asr #2
4000a50c:	4001662c 	andmi	r6, r1, ip, lsr #12
4000a510:	40013477 	andmi	r3, r1, r7, ror r4
4000a514:	40013418 	andmi	r3, r1, r8, lsl r4
4000a518:	400207e8 	andmi	r0, r2, r8, ror #15
4000a51c:	40013494 	mulmi	r1, r4, r4
4000a520:	400207c8 	andmi	r0, r2, r8, asr #15
4000a524:	400134ad 	andmi	r3, r1, sp, lsr #9
4000a528:	400134d3 	ldrdmi	r3, [r1], -r3	; <UNPREDICTABLE>
4000a52c:	400134f3 	strdmi	r3, [r1], -r3	; <UNPREDICTABLE>
4000a530:	4001351f 	andmi	r3, r1, pc, lsl r5
4000a534:	f002 fa6c 	bl	4000ca10 <ddr3TipLegacyDynamicReadLeveling>
4000a538:	4b3f      	ldr	r3, [pc, #252]	; (4000a638 <mvHwsDdr3TipRunAlg+0x5c4>)
4000a53a:	4606      	mov	r6, r0
4000a53c:	781b      	ldrb	r3, [r3, #0]
4000a53e:	b113      	cbz	r3, 4000a546 <mvHwsDdr3TipRunAlg+0x4d2>
4000a540:	4620      	mov	r0, r4
4000a542:	f7fb fce9 	bl	40005f18 <ddr3TipRegDump>
4000a546:	b15e      	cbz	r6, 4000a560 <mvHwsDdr3TipRunAlg+0x4ec>
4000a548:	4b3c      	ldr	r3, [pc, #240]	; (4000a63c <mvHwsDdr3TipRunAlg+0x5c8>)
4000a54a:	781b      	ldrb	r3, [r3, #0]
4000a54c:	2b03      	cmp	r3, #3
4000a54e:	d802      	bhi.n	4000a556 <mvHwsDdr3TipRunAlg+0x4e2>
4000a550:	483b      	ldr	r0, [pc, #236]	; (4000a640 <mvHwsDdr3TipRunAlg+0x5cc>)
4000a552:	f007 fd77 	bl	40012044 <mvPrintf>
4000a556:	4b3b      	ldr	r3, [pc, #236]	; (4000a644 <mvHwsDdr3TipRunAlg+0x5d0>)
4000a558:	681b      	ldr	r3, [r3, #0]
4000a55a:	2b00      	cmp	r3, #0
4000a55c:	f000 82a3 	beq.w	4000aaa6 <mvHwsDdr3TipRunAlg+0xa32>
4000a560:	4b39      	ldr	r3, [pc, #228]	; (4000a648 <mvHwsDdr3TipRunAlg+0x5d4>)
4000a562:	681b      	ldr	r3, [r3, #0]
4000a564:	059e      	lsls	r6, r3, #22
4000a566:	d520      	bpl.n	4000a5aa <mvHwsDdr3TipRunAlg+0x536>
4000a568:	4b38      	ldr	r3, [pc, #224]	; (4000a64c <mvHwsDdr3TipRunAlg+0x5d8>)
4000a56a:	2208      	movs	r2, #8
4000a56c:	701a      	strb	r2, [r3, #0]
4000a56e:	4b33      	ldr	r3, [pc, #204]	; (4000a63c <mvHwsDdr3TipRunAlg+0x5c8>)
4000a570:	781b      	ldrb	r3, [r3, #0]
4000a572:	2b02      	cmp	r3, #2
4000a574:	d802      	bhi.n	4000a57c <mvHwsDdr3TipRunAlg+0x508>
4000a576:	4836      	ldr	r0, [pc, #216]	; (4000a650 <mvHwsDdr3TipRunAlg+0x5dc>)
4000a578:	f007 fd64 	bl	40012044 <mvPrintf>
4000a57c:	4620      	mov	r0, r4
4000a57e:	f002 ff6f 	bl	4000d460 <ddr3TipDynamicWriteLevelingSupp>
4000a582:	4b2d      	ldr	r3, [pc, #180]	; (4000a638 <mvHwsDdr3TipRunAlg+0x5c4>)
4000a584:	781b      	ldrb	r3, [r3, #0]
4000a586:	4606      	mov	r6, r0
4000a588:	b113      	cbz	r3, 4000a590 <mvHwsDdr3TipRunAlg+0x51c>
4000a58a:	4620      	mov	r0, r4
4000a58c:	f7fb fcc4 	bl	40005f18 <ddr3TipRegDump>
4000a590:	b15e      	cbz	r6, 4000a5aa <mvHwsDdr3TipRunAlg+0x536>
4000a592:	4b2a      	ldr	r3, [pc, #168]	; (4000a63c <mvHwsDdr3TipRunAlg+0x5c8>)
4000a594:	781b      	ldrb	r3, [r3, #0]
4000a596:	2b03      	cmp	r3, #3
4000a598:	d802      	bhi.n	4000a5a0 <mvHwsDdr3TipRunAlg+0x52c>
4000a59a:	482e      	ldr	r0, [pc, #184]	; (4000a654 <mvHwsDdr3TipRunAlg+0x5e0>)
4000a59c:	f007 fd52 	bl	40012044 <mvPrintf>
4000a5a0:	4b28      	ldr	r3, [pc, #160]	; (4000a644 <mvHwsDdr3TipRunAlg+0x5d0>)
4000a5a2:	681b      	ldr	r3, [r3, #0]
4000a5a4:	2b00      	cmp	r3, #0
4000a5a6:	f000 827e 	beq.w	4000aaa6 <mvHwsDdr3TipRunAlg+0xa32>
4000a5aa:	4f2b      	ldr	r7, [pc, #172]	; (4000a658 <mvHwsDdr3TipRunAlg+0x5e4>)
4000a5ac:	2300      	movs	r3, #0
4000a5ae:	f8df b098 	ldr.w	fp, [pc, #152]	; 4000a648 <mvHwsDdr3TipRunAlg+0x5d4>
4000a5b2:	f8df a098 	ldr.w	sl, [pc, #152]	; 4000a64c <mvHwsDdr3TipRunAlg+0x5d8>
4000a5b6:	603b      	str	r3, [r7, #0]
4000a5b8:	4e20      	ldr	r6, [pc, #128]	; (4000a63c <mvHwsDdr3TipRunAlg+0x5c8>)
4000a5ba:	f8df 907c 	ldr.w	r9, [pc, #124]	; 4000a638 <mvHwsDdr3TipRunAlg+0x5c4>
4000a5be:	f8df 8084 	ldr.w	r8, [pc, #132]	; 4000a644 <mvHwsDdr3TipRunAlg+0x5d0>
4000a5c2:	e028      	b.n	4000a616 <mvHwsDdr3TipRunAlg+0x5a2>
4000a5c4:	f8db 3000 	ldr.w	r3, [fp]
4000a5c8:	0558      	lsls	r0, r3, #21
4000a5ca:	d521      	bpl.n	4000a610 <mvHwsDdr3TipRunAlg+0x59c>
4000a5cc:	2309      	movs	r3, #9
4000a5ce:	f88a 3000 	strb.w	r3, [sl]
4000a5d2:	7833      	ldrb	r3, [r6, #0]
4000a5d4:	2b02      	cmp	r3, #2
4000a5d6:	d802      	bhi.n	4000a5de <mvHwsDdr3TipRunAlg+0x56a>
4000a5d8:	4820      	ldr	r0, [pc, #128]	; (4000a65c <mvHwsDdr3TipRunAlg+0x5e8>)
4000a5da:	f007 fd33 	bl	40012044 <mvPrintf>
4000a5de:	4620      	mov	r0, r4
4000a5e0:	f005 feef 	bl	400103c2 <ddr3TipPbsRx>
4000a5e4:	f899 2000 	ldrb.w	r2, [r9]
4000a5e8:	4603      	mov	r3, r0
4000a5ea:	b122      	cbz	r2, 4000a5f6 <mvHwsDdr3TipRunAlg+0x582>
4000a5ec:	4620      	mov	r0, r4
4000a5ee:	9302      	str	r3, [sp, #8]
4000a5f0:	f7fb fc92 	bl	40005f18 <ddr3TipRegDump>
4000a5f4:	9b02      	ldr	r3, [sp, #8]
4000a5f6:	b15b      	cbz	r3, 4000a610 <mvHwsDdr3TipRunAlg+0x59c>
4000a5f8:	7833      	ldrb	r3, [r6, #0]
4000a5fa:	2b03      	cmp	r3, #3
4000a5fc:	d803      	bhi.n	4000a606 <mvHwsDdr3TipRunAlg+0x592>
4000a5fe:	4818      	ldr	r0, [pc, #96]	; (4000a660 <mvHwsDdr3TipRunAlg+0x5ec>)
4000a600:	6839      	ldr	r1, [r7, #0]
4000a602:	f007 fd1f 	bl	40012044 <mvPrintf>
4000a606:	f8d8 3000 	ldr.w	r3, [r8]
4000a60a:	2b00      	cmp	r3, #0
4000a60c:	f000 824b 	beq.w	4000aaa6 <mvHwsDdr3TipRunAlg+0xa32>
4000a610:	683b      	ldr	r3, [r7, #0]
4000a612:	3301      	adds	r3, #1
4000a614:	603b      	str	r3, [r7, #0]
4000a616:	6839      	ldr	r1, [r7, #0]
4000a618:	4b0f      	ldr	r3, [pc, #60]	; (4000a658 <mvHwsDdr3TipRunAlg+0x5e4>)
4000a61a:	42a9      	cmp	r1, r5
4000a61c:	d3d2      	bcc.n	4000a5c4 <mvHwsDdr3TipRunAlg+0x550>
4000a61e:	2200      	movs	r2, #0
4000a620:	461e      	mov	r6, r3
4000a622:	601a      	str	r2, [r3, #0]
4000a624:	f8df b020 	ldr.w	fp, [pc, #32]	; 4000a648 <mvHwsDdr3TipRunAlg+0x5d4>
4000a628:	f8df a020 	ldr.w	sl, [pc, #32]	; 4000a64c <mvHwsDdr3TipRunAlg+0x5d8>
4000a62c:	4f03      	ldr	r7, [pc, #12]	; (4000a63c <mvHwsDdr3TipRunAlg+0x5c8>)
4000a62e:	f8df 9008 	ldr.w	r9, [pc, #8]	; 4000a638 <mvHwsDdr3TipRunAlg+0x5c4>
4000a632:	f8df 8010 	ldr.w	r8, [pc, #16]	; 4000a644 <mvHwsDdr3TipRunAlg+0x5d0>
4000a636:	e03e      	b.n	4000a6b6 <mvHwsDdr3TipRunAlg+0x642>
4000a638:	400207c0 	andmi	r0, r2, r0, asr #15
4000a63c:	4001614d 	andmi	r6, r1, sp, asr #2
4000a640:	40013537 	andmi	r3, r1, r7, lsr r5
4000a644:	400207e8 	andmi	r0, r2, r8, ror #15
4000a648:	400161cc 	andmi	r6, r1, ip, asr #3
4000a64c:	400207d1 	ldrdmi	r0, [r2], -r1
4000a650:	4001355c 	andmi	r3, r1, ip, asr r5
4000a654:	4001357a 	andmi	r3, r1, sl, ror r5
4000a658:	400207cc 	andmi	r0, r2, ip, asr #15
4000a65c:	400135a4 	andmi	r3, r1, r4, lsr #11
4000a660:	400135bc 			; <UNDEFINED> instruction: 0x400135bc
4000a664:	f8db 3000 	ldr.w	r3, [fp]
4000a668:	051a      	lsls	r2, r3, #20
4000a66a:	d521      	bpl.n	4000a6b0 <mvHwsDdr3TipRunAlg+0x63c>
4000a66c:	230a      	movs	r3, #10
4000a66e:	f88a 3000 	strb.w	r3, [sl]
4000a672:	783b      	ldrb	r3, [r7, #0]
4000a674:	2b02      	cmp	r3, #2
4000a676:	d802      	bhi.n	4000a67e <mvHwsDdr3TipRunAlg+0x60a>
4000a678:	4897      	ldr	r0, [pc, #604]	; (4000a8d8 <mvHwsDdr3TipRunAlg+0x864>)
4000a67a:	f007 fce3 	bl	40012044 <mvPrintf>
4000a67e:	4620      	mov	r0, r4
4000a680:	f005 fe9c 	bl	400103bc <ddr3TipPbsTx>
4000a684:	f899 2000 	ldrb.w	r2, [r9]
4000a688:	4603      	mov	r3, r0
4000a68a:	b122      	cbz	r2, 4000a696 <mvHwsDdr3TipRunAlg+0x622>
4000a68c:	4620      	mov	r0, r4
4000a68e:	9302      	str	r3, [sp, #8]
4000a690:	f7fb fc42 	bl	40005f18 <ddr3TipRegDump>
4000a694:	9b02      	ldr	r3, [sp, #8]
4000a696:	b15b      	cbz	r3, 4000a6b0 <mvHwsDdr3TipRunAlg+0x63c>
4000a698:	783b      	ldrb	r3, [r7, #0]
4000a69a:	2b03      	cmp	r3, #3
4000a69c:	d803      	bhi.n	4000a6a6 <mvHwsDdr3TipRunAlg+0x632>
4000a69e:	488f      	ldr	r0, [pc, #572]	; (4000a8dc <mvHwsDdr3TipRunAlg+0x868>)
4000a6a0:	6831      	ldr	r1, [r6, #0]
4000a6a2:	f007 fccf 	bl	40012044 <mvPrintf>
4000a6a6:	f8d8 3000 	ldr.w	r3, [r8]
4000a6aa:	2b00      	cmp	r3, #0
4000a6ac:	f000 81fb 	beq.w	4000aaa6 <mvHwsDdr3TipRunAlg+0xa32>
4000a6b0:	6833      	ldr	r3, [r6, #0]
4000a6b2:	3301      	adds	r3, #1
4000a6b4:	6033      	str	r3, [r6, #0]
4000a6b6:	6831      	ldr	r1, [r6, #0]
4000a6b8:	42a9      	cmp	r1, r5
4000a6ba:	d3d3      	bcc.n	4000a664 <mvHwsDdr3TipRunAlg+0x5f0>
4000a6bc:	4b88      	ldr	r3, [pc, #544]	; (4000a8e0 <mvHwsDdr3TipRunAlg+0x86c>)
4000a6be:	2200      	movs	r2, #0
4000a6c0:	601a      	str	r2, [r3, #0]
4000a6c2:	4b88      	ldr	r3, [pc, #544]	; (4000a8e4 <mvHwsDdr3TipRunAlg+0x870>)
4000a6c4:	681b      	ldr	r3, [r3, #0]
4000a6c6:	04db      	lsls	r3, r3, #19
4000a6c8:	d537      	bpl.n	4000a73a <mvHwsDdr3TipRunAlg+0x6c6>
4000a6ca:	4b87      	ldr	r3, [pc, #540]	; (4000a8e8 <mvHwsDdr3TipRunAlg+0x874>)
4000a6cc:	220b      	movs	r2, #11
4000a6ce:	701a      	strb	r2, [r3, #0]
4000a6d0:	4b86      	ldr	r3, [pc, #536]	; (4000a8ec <mvHwsDdr3TipRunAlg+0x878>)
4000a6d2:	781b      	ldrb	r3, [r3, #0]
4000a6d4:	2b02      	cmp	r3, #2
4000a6d6:	d80e      	bhi.n	4000a6f6 <mvHwsDdr3TipRunAlg+0x682>
4000a6d8:	4b85      	ldr	r3, [pc, #532]	; (4000a8f0 <mvHwsDdr3TipRunAlg+0x87c>)
4000a6da:	2158      	movs	r1, #88	; 0x58
4000a6dc:	4885      	ldr	r0, [pc, #532]	; (4000a8f4 <mvHwsDdr3TipRunAlg+0x880>)
4000a6de:	681a      	ldr	r2, [r3, #0]
4000a6e0:	4b85      	ldr	r3, [pc, #532]	; (4000a8f8 <mvHwsDdr3TipRunAlg+0x884>)
4000a6e2:	681b      	ldr	r3, [r3, #0]
4000a6e4:	fb01 2303 	mla	r3, r1, r3, r2
4000a6e8:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
4000a6ec:	4b83      	ldr	r3, [pc, #524]	; (4000a8fc <mvHwsDdr3TipRunAlg+0x888>)
4000a6ee:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
4000a6f2:	f007 fca7 	bl	40012044 <mvPrintf>
4000a6f6:	4b7e      	ldr	r3, [pc, #504]	; (4000a8f0 <mvHwsDdr3TipRunAlg+0x87c>)
4000a6f8:	2158      	movs	r1, #88	; 0x58
4000a6fa:	4620      	mov	r0, r4
4000a6fc:	681a      	ldr	r2, [r3, #0]
4000a6fe:	4b7e      	ldr	r3, [pc, #504]	; (4000a8f8 <mvHwsDdr3TipRunAlg+0x884>)
4000a700:	681b      	ldr	r3, [r3, #0]
4000a702:	fb01 2303 	mla	r3, r1, r3, r2
4000a706:	2101      	movs	r1, #1
4000a708:	2200      	movs	r2, #0
4000a70a:	f893 3057 	ldrb.w	r3, [r3, #87]	; 0x57
4000a70e:	f7fe f965 	bl	400089dc <ddr3TipFreqSet>
4000a712:	4b7b      	ldr	r3, [pc, #492]	; (4000a900 <mvHwsDdr3TipRunAlg+0x88c>)
4000a714:	781b      	ldrb	r3, [r3, #0]
4000a716:	4606      	mov	r6, r0
4000a718:	b113      	cbz	r3, 4000a720 <mvHwsDdr3TipRunAlg+0x6ac>
4000a71a:	4620      	mov	r0, r4
4000a71c:	f7fb fbfc 	bl	40005f18 <ddr3TipRegDump>
4000a720:	b15e      	cbz	r6, 4000a73a <mvHwsDdr3TipRunAlg+0x6c6>
4000a722:	4b72      	ldr	r3, [pc, #456]	; (4000a8ec <mvHwsDdr3TipRunAlg+0x878>)
4000a724:	781b      	ldrb	r3, [r3, #0]
4000a726:	2b03      	cmp	r3, #3
4000a728:	d802      	bhi.n	4000a730 <mvHwsDdr3TipRunAlg+0x6bc>
4000a72a:	4876      	ldr	r0, [pc, #472]	; (4000a904 <mvHwsDdr3TipRunAlg+0x890>)
4000a72c:	f007 fc8a 	bl	40012044 <mvPrintf>
4000a730:	4b75      	ldr	r3, [pc, #468]	; (4000a908 <mvHwsDdr3TipRunAlg+0x894>)
4000a732:	681b      	ldr	r3, [r3, #0]
4000a734:	2b00      	cmp	r3, #0
4000a736:	f000 81b6 	beq.w	4000aaa6 <mvHwsDdr3TipRunAlg+0xa32>
4000a73a:	4b6a      	ldr	r3, [pc, #424]	; (4000a8e4 <mvHwsDdr3TipRunAlg+0x870>)
4000a73c:	681b      	ldr	r3, [r3, #0]
4000a73e:	045e      	lsls	r6, r3, #17
4000a740:	d520      	bpl.n	4000a784 <mvHwsDdr3TipRunAlg+0x710>
4000a742:	4b69      	ldr	r3, [pc, #420]	; (4000a8e8 <mvHwsDdr3TipRunAlg+0x874>)
4000a744:	220d      	movs	r2, #13
4000a746:	701a      	strb	r2, [r3, #0]
4000a748:	4b68      	ldr	r3, [pc, #416]	; (4000a8ec <mvHwsDdr3TipRunAlg+0x878>)
4000a74a:	781b      	ldrb	r3, [r3, #0]
4000a74c:	2b02      	cmp	r3, #2
4000a74e:	d802      	bhi.n	4000a756 <mvHwsDdr3TipRunAlg+0x6e2>
4000a750:	486e      	ldr	r0, [pc, #440]	; (4000a90c <mvHwsDdr3TipRunAlg+0x898>)
4000a752:	f007 fc77 	bl	40012044 <mvPrintf>
4000a756:	4620      	mov	r0, r4
4000a758:	f002 f9ec 	bl	4000cb34 <ddr3TipDynamicWriteLeveling>
4000a75c:	4b68      	ldr	r3, [pc, #416]	; (4000a900 <mvHwsDdr3TipRunAlg+0x88c>)
4000a75e:	781b      	ldrb	r3, [r3, #0]
4000a760:	4606      	mov	r6, r0
4000a762:	b113      	cbz	r3, 4000a76a <mvHwsDdr3TipRunAlg+0x6f6>
4000a764:	4620      	mov	r0, r4
4000a766:	f7fb fbd7 	bl	40005f18 <ddr3TipRegDump>
4000a76a:	b15e      	cbz	r6, 4000a784 <mvHwsDdr3TipRunAlg+0x710>
4000a76c:	4b5f      	ldr	r3, [pc, #380]	; (4000a8ec <mvHwsDdr3TipRunAlg+0x878>)
4000a76e:	781b      	ldrb	r3, [r3, #0]
4000a770:	2b03      	cmp	r3, #3
4000a772:	d802      	bhi.n	4000a77a <mvHwsDdr3TipRunAlg+0x706>
4000a774:	4866      	ldr	r0, [pc, #408]	; (4000a910 <mvHwsDdr3TipRunAlg+0x89c>)
4000a776:	f007 fc65 	bl	40012044 <mvPrintf>
4000a77a:	4b63      	ldr	r3, [pc, #396]	; (4000a908 <mvHwsDdr3TipRunAlg+0x894>)
4000a77c:	681b      	ldr	r3, [r3, #0]
4000a77e:	2b00      	cmp	r3, #0
4000a780:	f000 8191 	beq.w	4000aaa6 <mvHwsDdr3TipRunAlg+0xa32>
4000a784:	4b57      	ldr	r3, [pc, #348]	; (4000a8e4 <mvHwsDdr3TipRunAlg+0x870>)
4000a786:	681b      	ldr	r3, [r3, #0]
4000a788:	0418      	lsls	r0, r3, #16
4000a78a:	d520      	bpl.n	4000a7ce <mvHwsDdr3TipRunAlg+0x75a>
4000a78c:	4b56      	ldr	r3, [pc, #344]	; (4000a8e8 <mvHwsDdr3TipRunAlg+0x874>)
4000a78e:	2215      	movs	r2, #21
4000a790:	701a      	strb	r2, [r3, #0]
4000a792:	4b56      	ldr	r3, [pc, #344]	; (4000a8ec <mvHwsDdr3TipRunAlg+0x878>)
4000a794:	781b      	ldrb	r3, [r3, #0]
4000a796:	2b02      	cmp	r3, #2
4000a798:	d802      	bhi.n	4000a7a0 <mvHwsDdr3TipRunAlg+0x72c>
4000a79a:	485e      	ldr	r0, [pc, #376]	; (4000a914 <mvHwsDdr3TipRunAlg+0x8a0>)
4000a79c:	f007 fc52 	bl	40012044 <mvPrintf>
4000a7a0:	4620      	mov	r0, r4
4000a7a2:	f000 fcb7 	bl	4000b114 <ddr3TipLoadAllPatternToMem>
4000a7a6:	4b56      	ldr	r3, [pc, #344]	; (4000a900 <mvHwsDdr3TipRunAlg+0x88c>)
4000a7a8:	781b      	ldrb	r3, [r3, #0]
4000a7aa:	4606      	mov	r6, r0
4000a7ac:	b113      	cbz	r3, 4000a7b4 <mvHwsDdr3TipRunAlg+0x740>
4000a7ae:	4620      	mov	r0, r4
4000a7b0:	f7fb fbb2 	bl	40005f18 <ddr3TipRegDump>
4000a7b4:	b15e      	cbz	r6, 4000a7ce <mvHwsDdr3TipRunAlg+0x75a>
4000a7b6:	4b4d      	ldr	r3, [pc, #308]	; (4000a8ec <mvHwsDdr3TipRunAlg+0x878>)
4000a7b8:	781b      	ldrb	r3, [r3, #0]
4000a7ba:	2b03      	cmp	r3, #3
4000a7bc:	d802      	bhi.n	4000a7c4 <mvHwsDdr3TipRunAlg+0x750>
4000a7be:	4856      	ldr	r0, [pc, #344]	; (4000a918 <mvHwsDdr3TipRunAlg+0x8a4>)
4000a7c0:	f007 fc40 	bl	40012044 <mvPrintf>
4000a7c4:	4b50      	ldr	r3, [pc, #320]	; (4000a908 <mvHwsDdr3TipRunAlg+0x894>)
4000a7c6:	681b      	ldr	r3, [r3, #0]
4000a7c8:	2b00      	cmp	r3, #0
4000a7ca:	f000 816c 	beq.w	4000aaa6 <mvHwsDdr3TipRunAlg+0xa32>
4000a7ce:	4b45      	ldr	r3, [pc, #276]	; (4000a8e4 <mvHwsDdr3TipRunAlg+0x870>)
4000a7d0:	681b      	ldr	r3, [r3, #0]
4000a7d2:	03d9      	lsls	r1, r3, #15
4000a7d4:	d529      	bpl.n	4000a82a <mvHwsDdr3TipRunAlg+0x7b6>
4000a7d6:	4b44      	ldr	r3, [pc, #272]	; (4000a8e8 <mvHwsDdr3TipRunAlg+0x874>)
4000a7d8:	220e      	movs	r2, #14
4000a7da:	701a      	strb	r2, [r3, #0]
4000a7dc:	4b43      	ldr	r3, [pc, #268]	; (4000a8ec <mvHwsDdr3TipRunAlg+0x878>)
4000a7de:	781b      	ldrb	r3, [r3, #0]
4000a7e0:	2b02      	cmp	r3, #2
4000a7e2:	d802      	bhi.n	4000a7ea <mvHwsDdr3TipRunAlg+0x776>
4000a7e4:	484d      	ldr	r0, [pc, #308]	; (4000a91c <mvHwsDdr3TipRunAlg+0x8a8>)
4000a7e6:	f007 fc2d 	bl	40012044 <mvPrintf>
4000a7ea:	4b41      	ldr	r3, [pc, #260]	; (4000a8f0 <mvHwsDdr3TipRunAlg+0x87c>)
4000a7ec:	2158      	movs	r1, #88	; 0x58
4000a7ee:	4620      	mov	r0, r4
4000a7f0:	681a      	ldr	r2, [r3, #0]
4000a7f2:	4b41      	ldr	r3, [pc, #260]	; (4000a8f8 <mvHwsDdr3TipRunAlg+0x884>)
4000a7f4:	681b      	ldr	r3, [r3, #0]
4000a7f6:	fb01 2303 	mla	r3, r1, r3, r2
4000a7fa:	f893 1057 	ldrb.w	r1, [r3, #87]	; 0x57
4000a7fe:	f001 fd29 	bl	4000c254 <ddr3TipDynamicReadLeveling>
4000a802:	4b3f      	ldr	r3, [pc, #252]	; (4000a900 <mvHwsDdr3TipRunAlg+0x88c>)
4000a804:	781b      	ldrb	r3, [r3, #0]
4000a806:	4606      	mov	r6, r0
4000a808:	b113      	cbz	r3, 4000a810 <mvHwsDdr3TipRunAlg+0x79c>
4000a80a:	4620      	mov	r0, r4
4000a80c:	f7fb fb84 	bl	40005f18 <ddr3TipRegDump>
4000a810:	b15e      	cbz	r6, 4000a82a <mvHwsDdr3TipRunAlg+0x7b6>
4000a812:	4b36      	ldr	r3, [pc, #216]	; (4000a8ec <mvHwsDdr3TipRunAlg+0x878>)
4000a814:	781b      	ldrb	r3, [r3, #0]
4000a816:	2b03      	cmp	r3, #3
4000a818:	d802      	bhi.n	4000a820 <mvHwsDdr3TipRunAlg+0x7ac>
4000a81a:	4841      	ldr	r0, [pc, #260]	; (4000a920 <mvHwsDdr3TipRunAlg+0x8ac>)
4000a81c:	f007 fc12 	bl	40012044 <mvPrintf>
4000a820:	4b39      	ldr	r3, [pc, #228]	; (4000a908 <mvHwsDdr3TipRunAlg+0x894>)
4000a822:	681b      	ldr	r3, [r3, #0]
4000a824:	2b00      	cmp	r3, #0
4000a826:	f000 813e 	beq.w	4000aaa6 <mvHwsDdr3TipRunAlg+0xa32>
4000a82a:	4b2e      	ldr	r3, [pc, #184]	; (4000a8e4 <mvHwsDdr3TipRunAlg+0x870>)
4000a82c:	681b      	ldr	r3, [r3, #0]
4000a82e:	035a      	lsls	r2, r3, #13
4000a830:	d506      	bpl.n	4000a840 <mvHwsDdr3TipRunAlg+0x7cc>
4000a832:	4b2e      	ldr	r3, [pc, #184]	; (4000a8ec <mvHwsDdr3TipRunAlg+0x878>)
4000a834:	781b      	ldrb	r3, [r3, #0]
4000a836:	2b02      	cmp	r3, #2
4000a838:	d802      	bhi.n	4000a840 <mvHwsDdr3TipRunAlg+0x7cc>
4000a83a:	483a      	ldr	r0, [pc, #232]	; (4000a924 <mvHwsDdr3TipRunAlg+0x8b0>)
4000a83c:	f007 fc02 	bl	40012044 <mvPrintf>
4000a840:	4e27      	ldr	r6, [pc, #156]	; (4000a8e0 <mvHwsDdr3TipRunAlg+0x86c>)
4000a842:	2300      	movs	r3, #0
4000a844:	f8df b09c 	ldr.w	fp, [pc, #156]	; 4000a8e4 <mvHwsDdr3TipRunAlg+0x870>
4000a848:	f8df a09c 	ldr.w	sl, [pc, #156]	; 4000a8e8 <mvHwsDdr3TipRunAlg+0x874>
4000a84c:	6033      	str	r3, [r6, #0]
4000a84e:	4f27      	ldr	r7, [pc, #156]	; (4000a8ec <mvHwsDdr3TipRunAlg+0x878>)
4000a850:	f8df 90ac 	ldr.w	r9, [pc, #172]	; 4000a900 <mvHwsDdr3TipRunAlg+0x88c>
4000a854:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 4000a908 <mvHwsDdr3TipRunAlg+0x894>
4000a858:	e02c      	b.n	4000a8b4 <mvHwsDdr3TipRunAlg+0x840>
4000a85a:	f8db 3000 	ldr.w	r3, [fp]
4000a85e:	01db      	lsls	r3, r3, #7
4000a860:	d525      	bpl.n	4000a8ae <mvHwsDdr3TipRunAlg+0x83a>
4000a862:	2311      	movs	r3, #17
4000a864:	f88a 3000 	strb.w	r3, [sl]
4000a868:	783b      	ldrb	r3, [r7, #0]
4000a86a:	2b02      	cmp	r3, #2
4000a86c:	d802      	bhi.n	4000a874 <mvHwsDdr3TipRunAlg+0x800>
4000a86e:	482e      	ldr	r0, [pc, #184]	; (4000a928 <mvHwsDdr3TipRunAlg+0x8b4>)
4000a870:	f007 fbe8 	bl	40012044 <mvPrintf>
4000a874:	4620      	mov	r0, r4
4000a876:	f003 f8cd 	bl	4000da14 <ddr3TipVref>
4000a87a:	f899 3000 	ldrb.w	r3, [r9]
4000a87e:	9003      	str	r0, [sp, #12]
4000a880:	b143      	cbz	r3, 4000a894 <mvHwsDdr3TipRunAlg+0x820>
4000a882:	783b      	ldrb	r3, [r7, #0]
4000a884:	2b03      	cmp	r3, #3
4000a886:	d802      	bhi.n	4000a88e <mvHwsDdr3TipRunAlg+0x81a>
4000a888:	4828      	ldr	r0, [pc, #160]	; (4000a92c <mvHwsDdr3TipRunAlg+0x8b8>)
4000a88a:	f007 fbdb 	bl	40012044 <mvPrintf>
4000a88e:	4620      	mov	r0, r4
4000a890:	f7fb fb42 	bl	40005f18 <ddr3TipRegDump>
4000a894:	9b03      	ldr	r3, [sp, #12]
4000a896:	b153      	cbz	r3, 4000a8ae <mvHwsDdr3TipRunAlg+0x83a>
4000a898:	783b      	ldrb	r3, [r7, #0]
4000a89a:	2b03      	cmp	r3, #3
4000a89c:	d802      	bhi.n	4000a8a4 <mvHwsDdr3TipRunAlg+0x830>
4000a89e:	4824      	ldr	r0, [pc, #144]	; (4000a930 <mvHwsDdr3TipRunAlg+0x8bc>)
4000a8a0:	f007 fbd0 	bl	40012044 <mvPrintf>
4000a8a4:	f8d8 3000 	ldr.w	r3, [r8]
4000a8a8:	2b00      	cmp	r3, #0
4000a8aa:	f000 80fc 	beq.w	4000aaa6 <mvHwsDdr3TipRunAlg+0xa32>
4000a8ae:	6833      	ldr	r3, [r6, #0]
4000a8b0:	3301      	adds	r3, #1
4000a8b2:	6033      	str	r3, [r6, #0]
4000a8b4:	6832      	ldr	r2, [r6, #0]
4000a8b6:	4b0a      	ldr	r3, [pc, #40]	; (4000a8e0 <mvHwsDdr3TipRunAlg+0x86c>)
4000a8b8:	42aa      	cmp	r2, r5
4000a8ba:	d3ce      	bcc.n	4000a85a <mvHwsDdr3TipRunAlg+0x7e6>
4000a8bc:	2200      	movs	r2, #0
4000a8be:	461e      	mov	r6, r3
4000a8c0:	601a      	str	r2, [r3, #0]
4000a8c2:	f8df b020 	ldr.w	fp, [pc, #32]	; 4000a8e4 <mvHwsDdr3TipRunAlg+0x870>
4000a8c6:	f8df a020 	ldr.w	sl, [pc, #32]	; 4000a8e8 <mvHwsDdr3TipRunAlg+0x874>
4000a8ca:	4f08      	ldr	r7, [pc, #32]	; (4000a8ec <mvHwsDdr3TipRunAlg+0x878>)
4000a8cc:	f8df 9030 	ldr.w	r9, [pc, #48]	; 4000a900 <mvHwsDdr3TipRunAlg+0x88c>
4000a8d0:	f8df 8034 	ldr.w	r8, [pc, #52]	; 4000a908 <mvHwsDdr3TipRunAlg+0x894>
4000a8d4:	e057      	b.n	4000a986 <mvHwsDdr3TipRunAlg+0x912>
4000a8d6:	bf00      	nop
4000a8d8:	400135d9 	ldrdmi	r3, [r1], -r9
4000a8dc:	400135f1 	strdmi	r3, [r1], -r1
4000a8e0:	400207cc 	andmi	r0, r2, ip, asr #15
4000a8e4:	400161cc 	andmi	r6, r1, ip, asr #3
4000a8e8:	400207d1 	ldrdmi	r0, [r2], -r1
4000a8ec:	4001614d 	andmi	r6, r1, sp, asr #2
4000a8f0:	40020428 	andmi	r0, r2, r8, lsr #8
4000a8f4:	4001360e 	andmi	r3, r1, lr, lsl #12
4000a8f8:	400207e4 	andmi	r0, r2, r4, ror #15
4000a8fc:	4001662c 	andmi	r6, r1, ip, lsr #12
4000a900:	400207c0 	andmi	r0, r2, r0, asr #15
4000a904:	40013418 	andmi	r3, r1, r8, lsl r4
4000a908:	400207e8 	andmi	r0, r2, r8, ror #15
4000a90c:	4001362b 	andmi	r3, r1, fp, lsr #12
4000a910:	40013647 	andmi	r3, r1, r7, asr #12
4000a914:	40013670 	andmi	r3, r1, r0, ror r6
4000a918:	40013683 	andmi	r3, r1, r3, lsl #13
4000a91c:	400136a8 	andmi	r3, r1, r8, lsr #13
4000a920:	400136c4 	andmi	r3, r1, r4, asr #13
4000a924:	400136ec 	andmi	r3, r1, ip, ror #13
4000a928:	40013701 	andmi	r3, r1, r1, lsl #14
4000a92c:	40013707 	andmi	r3, r1, r7, lsl #14
4000a930:	40013712 	andmi	r3, r1, r2, lsl r7
4000a934:	f8db 3000 	ldr.w	r3, [fp]
4000a938:	02d8      	lsls	r0, r3, #11
4000a93a:	d521      	bpl.n	4000a980 <mvHwsDdr3TipRunAlg+0x90c>
4000a93c:	2312      	movs	r3, #18
4000a93e:	f88a 3000 	strb.w	r3, [sl]
4000a942:	783b      	ldrb	r3, [r7, #0]
4000a944:	2b02      	cmp	r3, #2
4000a946:	d802      	bhi.n	4000a94e <mvHwsDdr3TipRunAlg+0x8da>
4000a948:	4881      	ldr	r0, [pc, #516]	; (4000ab50 <mvHwsDdr3TipRunAlg+0xadc>)
4000a94a:	f007 fb7b 	bl	40012044 <mvPrintf>
4000a94e:	4620      	mov	r0, r4
4000a950:	f006 fb04 	bl	40010f5c <ddr3TipCentralizationRx>
4000a954:	f899 2000 	ldrb.w	r2, [r9]
4000a958:	4603      	mov	r3, r0
4000a95a:	b122      	cbz	r2, 4000a966 <mvHwsDdr3TipRunAlg+0x8f2>
4000a95c:	4620      	mov	r0, r4
4000a95e:	9302      	str	r3, [sp, #8]
4000a960:	f7fb fada 	bl	40005f18 <ddr3TipRegDump>
4000a964:	9b02      	ldr	r3, [sp, #8]
4000a966:	b15b      	cbz	r3, 4000a980 <mvHwsDdr3TipRunAlg+0x90c>
4000a968:	783b      	ldrb	r3, [r7, #0]
4000a96a:	2b03      	cmp	r3, #3
4000a96c:	d803      	bhi.n	4000a976 <mvHwsDdr3TipRunAlg+0x902>
4000a96e:	4879      	ldr	r0, [pc, #484]	; (4000ab54 <mvHwsDdr3TipRunAlg+0xae0>)
4000a970:	6831      	ldr	r1, [r6, #0]
4000a972:	f007 fb67 	bl	40012044 <mvPrintf>
4000a976:	f8d8 3000 	ldr.w	r3, [r8]
4000a97a:	2b00      	cmp	r3, #0
4000a97c:	f000 8093 	beq.w	4000aaa6 <mvHwsDdr3TipRunAlg+0xa32>
4000a980:	6833      	ldr	r3, [r6, #0]
4000a982:	3301      	adds	r3, #1
4000a984:	6033      	str	r3, [r6, #0]
4000a986:	6831      	ldr	r1, [r6, #0]
4000a988:	4b73      	ldr	r3, [pc, #460]	; (4000ab58 <mvHwsDdr3TipRunAlg+0xae4>)
4000a98a:	42a9      	cmp	r1, r5
4000a98c:	d3d2      	bcc.n	4000a934 <mvHwsDdr3TipRunAlg+0x8c0>
4000a98e:	2200      	movs	r2, #0
4000a990:	461f      	mov	r7, r3
4000a992:	601a      	str	r2, [r3, #0]
4000a994:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 4000ab94 <mvHwsDdr3TipRunAlg+0xb20>
4000a998:	f8df a1fc 	ldr.w	sl, [pc, #508]	; 4000ab98 <mvHwsDdr3TipRunAlg+0xb24>
4000a99c:	4e6f      	ldr	r6, [pc, #444]	; (4000ab5c <mvHwsDdr3TipRunAlg+0xae8>)
4000a99e:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 4000ab78 <mvHwsDdr3TipRunAlg+0xb04>
4000a9a2:	f8df 81f8 	ldr.w	r8, [pc, #504]	; 4000ab9c <mvHwsDdr3TipRunAlg+0xb28>
4000a9a6:	e027      	b.n	4000a9f8 <mvHwsDdr3TipRunAlg+0x984>
4000a9a8:	f8db 3000 	ldr.w	r3, [fp]
4000a9ac:	039a      	lsls	r2, r3, #14
4000a9ae:	d520      	bpl.n	4000a9f2 <mvHwsDdr3TipRunAlg+0x97e>
4000a9b0:	230f      	movs	r3, #15
4000a9b2:	f88a 3000 	strb.w	r3, [sl]
4000a9b6:	7833      	ldrb	r3, [r6, #0]
4000a9b8:	2b02      	cmp	r3, #2
4000a9ba:	d802      	bhi.n	4000a9c2 <mvHwsDdr3TipRunAlg+0x94e>
4000a9bc:	4868      	ldr	r0, [pc, #416]	; (4000ab60 <mvHwsDdr3TipRunAlg+0xaec>)
4000a9be:	f007 fb41 	bl	40012044 <mvPrintf>
4000a9c2:	4620      	mov	r0, r4
4000a9c4:	f002 fd4c 	bl	4000d460 <ddr3TipDynamicWriteLevelingSupp>
4000a9c8:	f899 2000 	ldrb.w	r2, [r9]
4000a9cc:	4603      	mov	r3, r0
4000a9ce:	b122      	cbz	r2, 4000a9da <mvHwsDdr3TipRunAlg+0x966>
4000a9d0:	4620      	mov	r0, r4
4000a9d2:	9302      	str	r3, [sp, #8]
4000a9d4:	f7fb faa0 	bl	40005f18 <ddr3TipRegDump>
4000a9d8:	9b02      	ldr	r3, [sp, #8]
4000a9da:	b153      	cbz	r3, 4000a9f2 <mvHwsDdr3TipRunAlg+0x97e>
4000a9dc:	7833      	ldrb	r3, [r6, #0]
4000a9de:	2b03      	cmp	r3, #3
4000a9e0:	d803      	bhi.n	4000a9ea <mvHwsDdr3TipRunAlg+0x976>
4000a9e2:	4860      	ldr	r0, [pc, #384]	; (4000ab64 <mvHwsDdr3TipRunAlg+0xaf0>)
4000a9e4:	6839      	ldr	r1, [r7, #0]
4000a9e6:	f007 fb2d 	bl	40012044 <mvPrintf>
4000a9ea:	f8d8 3000 	ldr.w	r3, [r8]
4000a9ee:	2b00      	cmp	r3, #0
4000a9f0:	d059      	beq.n	4000aaa6 <mvHwsDdr3TipRunAlg+0xa32>
4000a9f2:	683b      	ldr	r3, [r7, #0]
4000a9f4:	3301      	adds	r3, #1
4000a9f6:	603b      	str	r3, [r7, #0]
4000a9f8:	6839      	ldr	r1, [r7, #0]
4000a9fa:	4b57      	ldr	r3, [pc, #348]	; (4000ab58 <mvHwsDdr3TipRunAlg+0xae4>)
4000a9fc:	42a9      	cmp	r1, r5
4000a9fe:	d3d3      	bcc.n	4000a9a8 <mvHwsDdr3TipRunAlg+0x934>
4000aa00:	2200      	movs	r2, #0
4000aa02:	461e      	mov	r6, r3
4000aa04:	601a      	str	r2, [r3, #0]
4000aa06:	f8df b18c 	ldr.w	fp, [pc, #396]	; 4000ab94 <mvHwsDdr3TipRunAlg+0xb20>
4000aa0a:	f8df a18c 	ldr.w	sl, [pc, #396]	; 4000ab98 <mvHwsDdr3TipRunAlg+0xb24>
4000aa0e:	4f53      	ldr	r7, [pc, #332]	; (4000ab5c <mvHwsDdr3TipRunAlg+0xae8>)
4000aa10:	f8df 9164 	ldr.w	r9, [pc, #356]	; 4000ab78 <mvHwsDdr3TipRunAlg+0xb04>
4000aa14:	f8df 8184 	ldr.w	r8, [pc, #388]	; 4000ab9c <mvHwsDdr3TipRunAlg+0xb28>
4000aa18:	e026      	b.n	4000aa68 <mvHwsDdr3TipRunAlg+0x9f4>
4000aa1a:	f8db 3000 	ldr.w	r3, [fp]
4000aa1e:	029b      	lsls	r3, r3, #10
4000aa20:	d51f      	bpl.n	4000aa62 <mvHwsDdr3TipRunAlg+0x9ee>
4000aa22:	2313      	movs	r3, #19
4000aa24:	f88a 3000 	strb.w	r3, [sl]
4000aa28:	783b      	ldrb	r3, [r7, #0]
4000aa2a:	2b02      	cmp	r3, #2
4000aa2c:	d802      	bhi.n	4000aa34 <mvHwsDdr3TipRunAlg+0x9c0>
4000aa2e:	484e      	ldr	r0, [pc, #312]	; (4000ab68 <mvHwsDdr3TipRunAlg+0xaf4>)
4000aa30:	f007 fb08 	bl	40012044 <mvPrintf>
4000aa34:	4620      	mov	r0, r4
4000aa36:	f006 f89f 	bl	40010b78 <ddr3TipCentralizationTx>
4000aa3a:	f899 2000 	ldrb.w	r2, [r9]
4000aa3e:	4603      	mov	r3, r0
4000aa40:	b122      	cbz	r2, 4000aa4c <mvHwsDdr3TipRunAlg+0x9d8>
4000aa42:	4620      	mov	r0, r4
4000aa44:	9302      	str	r3, [sp, #8]
4000aa46:	f7fb fa67 	bl	40005f18 <ddr3TipRegDump>
4000aa4a:	9b02      	ldr	r3, [sp, #8]
4000aa4c:	b14b      	cbz	r3, 4000aa62 <mvHwsDdr3TipRunAlg+0x9ee>
4000aa4e:	783b      	ldrb	r3, [r7, #0]
4000aa50:	2b03      	cmp	r3, #3
4000aa52:	d803      	bhi.n	4000aa5c <mvHwsDdr3TipRunAlg+0x9e8>
4000aa54:	4845      	ldr	r0, [pc, #276]	; (4000ab6c <mvHwsDdr3TipRunAlg+0xaf8>)
4000aa56:	6831      	ldr	r1, [r6, #0]
4000aa58:	f007 faf4 	bl	40012044 <mvPrintf>
4000aa5c:	f8d8 3000 	ldr.w	r3, [r8]
4000aa60:	b30b      	cbz	r3, 4000aaa6 <mvHwsDdr3TipRunAlg+0xa32>
4000aa62:	6833      	ldr	r3, [r6, #0]
4000aa64:	3301      	adds	r3, #1
4000aa66:	6033      	str	r3, [r6, #0]
4000aa68:	6831      	ldr	r1, [r6, #0]
4000aa6a:	42a9      	cmp	r1, r5
4000aa6c:	d3d5      	bcc.n	4000aa1a <mvHwsDdr3TipRunAlg+0x9a6>
4000aa6e:	4b3a      	ldr	r3, [pc, #232]	; (4000ab58 <mvHwsDdr3TipRunAlg+0xae4>)
4000aa70:	2200      	movs	r2, #0
4000aa72:	601a      	str	r2, [r3, #0]
4000aa74:	4b39      	ldr	r3, [pc, #228]	; (4000ab5c <mvHwsDdr3TipRunAlg+0xae8>)
4000aa76:	781b      	ldrb	r3, [r3, #0]
4000aa78:	2b02      	cmp	r3, #2
4000aa7a:	d802      	bhi.n	4000aa82 <mvHwsDdr3TipRunAlg+0xa0e>
4000aa7c:	483c      	ldr	r0, [pc, #240]	; (4000ab70 <mvHwsDdr3TipRunAlg+0xafc>)
4000aa7e:	f007 fae1 	bl	40012044 <mvPrintf>
4000aa82:	4620      	mov	r0, r4
4000aa84:	4e3b      	ldr	r6, [pc, #236]	; (4000ab74 <mvHwsDdr3TipRunAlg+0xb00>)
4000aa86:	f7fe fd33 	bl	400094f0 <ddr3TipRestoreDunitRegs>
4000aa8a:	4605      	mov	r5, r0
4000aa8c:	6030      	str	r0, [r6, #0]
4000aa8e:	b118      	cbz	r0, 4000aa98 <mvHwsDdr3TipRunAlg+0xa24>
4000aa90:	f004 fbe8 	bl	4000f264 <gtBreakOnFail>
4000aa94:	6835      	ldr	r5, [r6, #0]
4000aa96:	e009      	b.n	4000aaac <mvHwsDdr3TipRunAlg+0xa38>
4000aa98:	4b37      	ldr	r3, [pc, #220]	; (4000ab78 <mvHwsDdr3TipRunAlg+0xb04>)
4000aa9a:	781b      	ldrb	r3, [r3, #0]
4000aa9c:	b12b      	cbz	r3, 4000aaaa <mvHwsDdr3TipRunAlg+0xa36>
4000aa9e:	4620      	mov	r0, r4
4000aaa0:	f7fb fa3a 	bl	40005f18 <ddr3TipRegDump>
4000aaa4:	e002      	b.n	4000aaac <mvHwsDdr3TipRunAlg+0xa38>
4000aaa6:	2501      	movs	r5, #1
4000aaa8:	e000      	b.n	4000aaac <mvHwsDdr3TipRunAlg+0xa38>
4000aaaa:	461d      	mov	r5, r3
4000aaac:	4b33      	ldr	r3, [pc, #204]	; (4000ab7c <mvHwsDdr3TipRunAlg+0xb08>)
4000aaae:	681b      	ldr	r3, [r3, #0]
4000aab0:	b14b      	cbz	r3, 4000aac6 <mvHwsDdr3TipRunAlg+0xa52>
4000aab2:	f241 0324 	movw	r3, #4132	; 0x1024
4000aab6:	9300      	str	r3, [sp, #0]
4000aab8:	4b31      	ldr	r3, [pc, #196]	; (4000ab80 <mvHwsDdr3TipRunAlg+0xb0c>)
4000aaba:	2201      	movs	r2, #1
4000aabc:	4620      	mov	r0, r4
4000aabe:	6819      	ldr	r1, [r3, #0]
4000aac0:	4613      	mov	r3, r2
4000aac2:	f7fc fc5d 	bl	40007380 <RunXsbTest>
4000aac6:	4b2c      	ldr	r3, [pc, #176]	; (4000ab78 <mvHwsDdr3TipRunAlg+0xb04>)
4000aac8:	781b      	ldrb	r3, [r3, #0]
4000aaca:	b113      	cbz	r3, 4000aad2 <mvHwsDdr3TipRunAlg+0xa5e>
4000aacc:	4620      	mov	r0, r4
4000aace:	f7fb fa23 	bl	40005f18 <ddr3TipRegDump>
4000aad2:	4b2c      	ldr	r3, [pc, #176]	; (4000ab84 <mvHwsDdr3TipRunAlg+0xb10>)
4000aad4:	4620      	mov	r0, r4
4000aad6:	4e27      	ldr	r6, [pc, #156]	; (4000ab74 <mvHwsDdr3TipRunAlg+0xb00>)
4000aad8:	6819      	ldr	r1, [r3, #0]
4000aada:	f7fc f961 	bl	40006da0 <ddr3TipPrintLog>
4000aade:	6030      	str	r0, [r6, #0]
4000aae0:	b948      	cbnz	r0, 4000aaf6 <mvHwsDdr3TipRunAlg+0xa82>
4000aae2:	b125      	cbz	r5, 4000aaee <mvHwsDdr3TipRunAlg+0xa7a>
4000aae4:	4620      	mov	r0, r4
4000aae6:	f7fb fad1 	bl	4000608c <ddr3TipPrintStabilityLog>
4000aaea:	6030      	str	r0, [r6, #0]
4000aaec:	b918      	cbnz	r0, 4000aaf6 <mvHwsDdr3TipRunAlg+0xa82>
4000aaee:	2400      	movs	r4, #0
4000aaf0:	4a25      	ldr	r2, [pc, #148]	; (4000ab88 <mvHwsDdr3TipRunAlg+0xb14>)
4000aaf2:	4623      	mov	r3, r4
4000aaf4:	e003      	b.n	4000aafe <mvHwsDdr3TipRunAlg+0xa8a>
4000aaf6:	f004 fbb5 	bl	4000f264 <gtBreakOnFail>
4000aafa:	6834      	ldr	r4, [r6, #0]
4000aafc:	e067      	b.n	4000abce <mvHwsDdr3TipRunAlg+0xb5a>
4000aafe:	5c99      	ldrb	r1, [r3, r2]
4000ab00:	3301      	adds	r3, #1
4000ab02:	2900      	cmp	r1, #0
4000ab04:	bf08      	it	eq
4000ab06:	2401      	moveq	r4, #1
4000ab08:	2b17      	cmp	r3, #23
4000ab0a:	d1f8      	bne.n	4000aafe <mvHwsDdr3TipRunAlg+0xa8a>
4000ab0c:	2c01      	cmp	r4, #1
4000ab0e:	d108      	bne.n	4000ab22 <mvHwsDdr3TipRunAlg+0xaae>
4000ab10:	4b12      	ldr	r3, [pc, #72]	; (4000ab5c <mvHwsDdr3TipRunAlg+0xae8>)
4000ab12:	781b      	ldrb	r3, [r3, #0]
4000ab14:	2b02      	cmp	r3, #2
4000ab16:	d805      	bhi.n	4000ab24 <mvHwsDdr3TipRunAlg+0xab0>
4000ab18:	481c      	ldr	r0, [pc, #112]	; (4000ab8c <mvHwsDdr3TipRunAlg+0xb18>)
4000ab1a:	2100      	movs	r1, #0
4000ab1c:	f007 fa92 	bl	40012044 <mvPrintf>
4000ab20:	e000      	b.n	4000ab24 <mvHwsDdr3TipRunAlg+0xab0>
4000ab22:	2400      	movs	r4, #0
4000ab24:	b10d      	cbz	r5, 4000ab2a <mvHwsDdr3TipRunAlg+0xab6>
4000ab26:	b114      	cbz	r4, 4000ab2e <mvHwsDdr3TipRunAlg+0xaba>
4000ab28:	e00f      	b.n	4000ab4a <mvHwsDdr3TipRunAlg+0xad6>
4000ab2a:	2c01      	cmp	r4, #1
4000ab2c:	d10b      	bne.n	4000ab46 <mvHwsDdr3TipRunAlg+0xad2>
4000ab2e:	4b0b      	ldr	r3, [pc, #44]	; (4000ab5c <mvHwsDdr3TipRunAlg+0xae8>)
4000ab30:	781b      	ldrb	r3, [r3, #0]
4000ab32:	2b02      	cmp	r3, #2
4000ab34:	d804      	bhi.n	4000ab40 <mvHwsDdr3TipRunAlg+0xacc>
4000ab36:	4816      	ldr	r0, [pc, #88]	; (4000ab90 <mvHwsDdr3TipRunAlg+0xb1c>)
4000ab38:	4629      	mov	r1, r5
4000ab3a:	4622      	mov	r2, r4
4000ab3c:	f007 fa82 	bl	40012044 <mvPrintf>
4000ab40:	b91d      	cbnz	r5, 4000ab4a <mvHwsDdr3TipRunAlg+0xad6>
4000ab42:	2c01      	cmp	r4, #1
4000ab44:	d044      	beq.n	4000abd0 <mvHwsDdr3TipRunAlg+0xb5c>
4000ab46:	2400      	movs	r4, #0
4000ab48:	e04a      	b.n	4000abe0 <mvHwsDdr3TipRunAlg+0xb6c>
4000ab4a:	2401      	movs	r4, #1
4000ab4c:	e040      	b.n	4000abd0 <mvHwsDdr3TipRunAlg+0xb5c>
4000ab4e:	bf00      	nop
4000ab50:	40013728 	andmi	r3, r1, r8, lsr #14
4000ab54:	4001374b 	andmi	r3, r1, fp, asr #14
4000ab58:	400207cc 	andmi	r0, r2, ip, asr #15
4000ab5c:	4001614d 	andmi	r6, r1, sp, asr #2
4000ab60:	40013773 	andmi	r3, r1, r3, ror r7
4000ab64:	4001379b 	mulmi	r1, fp, r7
4000ab68:	400137ce 	andmi	r3, r1, lr, asr #15
4000ab6c:	400137f1 	strdmi	r3, [r1], -r1
4000ab70:	40013819 	andmi	r3, r1, r9, lsl r8
4000ab74:	400206c0 	andmi	r0, r2, r0, asr #13
4000ab78:	400207c0 	andmi	r0, r2, r0, asr #15
4000ab7c:	400207e0 	andmi	r0, r2, r0, ror #15
4000ab80:	400161c8 	andmi	r6, r1, r8, asr #3
4000ab84:	400207d4 	ldrdmi	r0, [r2], -r4
4000ab88:	40020408 	andmi	r0, r2, r8, lsl #8
4000ab8c:	40013837 	andmi	r3, r1, r7, lsr r8
4000ab90:	40013853 	andmi	r3, r1, r3, asr r8
4000ab94:	400161cc 	andmi	r6, r1, ip, asr #3
4000ab98:	400207d1 	ldrdmi	r0, [r2], -r1
4000ab9c:	400207e8 	andmi	r0, r2, r8, ror #15
4000aba0:	4b11      	ldr	r3, [pc, #68]	; (4000abe8 <mvHwsDdr3TipRunAlg+0xb74>)
4000aba2:	781d      	ldrb	r5, [r3, #0]
4000aba4:	4b11      	ldr	r3, [pc, #68]	; (4000abec <mvHwsDdr3TipRunAlg+0xb78>)
4000aba6:	781b      	ldrb	r3, [r3, #0]
4000aba8:	b163      	cbz	r3, 4000abc4 <mvHwsDdr3TipRunAlg+0xb50>
4000abaa:	4b11      	ldr	r3, [pc, #68]	; (4000abf0 <mvHwsDdr3TipRunAlg+0xb7c>)
4000abac:	781b      	ldrb	r3, [r3, #0]
4000abae:	2b02      	cmp	r3, #2
4000abb0:	d802      	bhi.n	4000abb8 <mvHwsDdr3TipRunAlg+0xb44>
4000abb2:	4810      	ldr	r0, [pc, #64]	; (4000abf4 <mvHwsDdr3TipRunAlg+0xb80>)
4000abb4:	f007 fa46 	bl	40012044 <mvPrintf>
4000abb8:	4620      	mov	r0, r4
4000abba:	2101      	movs	r1, #1
4000abbc:	2200      	movs	r2, #0
4000abbe:	462b      	mov	r3, r5
4000abc0:	f7fd fcfe 	bl	400085c0 <AdllCalibration>
4000abc4:	4620      	mov	r0, r4
4000abc6:	4629      	mov	r1, r5
4000abc8:	f006 fcb2 	bl	40011530 <ddr3TipRunStaticAlg>
4000abcc:	4604      	mov	r4, r0
4000abce:	b13c      	cbz	r4, 4000abe0 <mvHwsDdr3TipRunAlg+0xb6c>
4000abd0:	4b07      	ldr	r3, [pc, #28]	; (4000abf0 <mvHwsDdr3TipRunAlg+0xb7c>)
4000abd2:	781b      	ldrb	r3, [r3, #0]
4000abd4:	2b03      	cmp	r3, #3
4000abd6:	d803      	bhi.n	4000abe0 <mvHwsDdr3TipRunAlg+0xb6c>
4000abd8:	4807      	ldr	r0, [pc, #28]	; (4000abf8 <mvHwsDdr3TipRunAlg+0xb84>)
4000abda:	4621      	mov	r1, r4
4000abdc:	f007 fa32 	bl	40012044 <mvPrintf>
4000abe0:	4620      	mov	r0, r4
4000abe2:	b009      	add	sp, #36	; 0x24
4000abe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000abe8:	400161e8 	andmi	r6, r1, r8, ror #3
4000abec:	4001617c 	andmi	r6, r1, ip, ror r1
4000abf0:	4001614d 	andmi	r6, r1, sp, asr #2
4000abf4:	4001334d 	andmi	r3, r1, sp, asr #6
4000abf8:	400138ad 	andmi	r3, r1, sp, lsr #17

Disassembly of section .text.ddr3TipRegisterDqTable:

4000abfc <ddr3TipRegisterDqTable>:
ddr3TipRegisterDqTable():
4000abfc:	4b01      	ldr	r3, [pc, #4]	; (4000ac04 <ddr3TipRegisterDqTable+0x8>)
4000abfe:	2000      	movs	r0, #0
4000ac00:	6019      	str	r1, [r3, #0]
4000ac02:	4770      	bx	lr
4000ac04:	400207c4 	andmi	r0, r2, r4, asr #15

Disassembly of section .text.ddr3TipIsPupLock:

4000ac08 <ddr3TipIsPupLock>:
ddr3TipIsPupLock():
4000ac08:	2900      	cmp	r1, #0
4000ac0a:	bf0c      	ite	eq
4000ac0c:	2107      	moveq	r1, #7
4000ac0e:	2100      	movne	r1, #0
4000ac10:	2300      	movs	r3, #0
4000ac12:	f850 2b04 	ldr.w	r2, [r0], #4
4000ac16:	f3c2 6240 	ubfx	r2, r2, #25, #1
4000ac1a:	b122      	cbz	r2, 4000ac26 <ddr3TipIsPupLock+0x1e>
4000ac1c:	3301      	adds	r3, #1
4000ac1e:	428b      	cmp	r3, r1
4000ac20:	d9f7      	bls.n	4000ac12 <ddr3TipIsPupLock+0xa>
4000ac22:	2001      	movs	r0, #1
4000ac24:	4770      	bx	lr
4000ac26:	4610      	mov	r0, r2
4000ac28:	4770      	bx	lr

Disassembly of section .text.ddr3TipGetBufMin:

4000ac2a <ddr3TipGetBufMin>:
ddr3TipGetBufMin():
4000ac2a:	2300      	movs	r3, #0
4000ac2c:	22ff      	movs	r2, #255	; 0xff
4000ac2e:	5cc1      	ldrb	r1, [r0, r3]
4000ac30:	3301      	adds	r3, #1
4000ac32:	4291      	cmp	r1, r2
4000ac34:	bf38      	it	cc
4000ac36:	460a      	movcc	r2, r1
4000ac38:	2b08      	cmp	r3, #8
4000ac3a:	d1f8      	bne.n	4000ac2e <ddr3TipGetBufMin+0x4>
4000ac3c:	4610      	mov	r0, r2
4000ac3e:	4770      	bx	lr

Disassembly of section .text.ddr3TipGetBufMax:

4000ac40 <ddr3TipGetBufMax>:
ddr3TipGetBufMax():
4000ac40:	2300      	movs	r3, #0
4000ac42:	461a      	mov	r2, r3
4000ac44:	5cc1      	ldrb	r1, [r0, r3]
4000ac46:	3301      	adds	r3, #1
4000ac48:	4291      	cmp	r1, r2
4000ac4a:	bf28      	it	cs
4000ac4c:	460a      	movcs	r2, r1
4000ac4e:	2b08      	cmp	r3, #8
4000ac50:	d1f8      	bne.n	4000ac44 <ddr3TipGetBufMax+0x4>
4000ac52:	4610      	mov	r0, r2
4000ac54:	4770      	bx	lr

Disassembly of section .text.mvHwsDdr3GetBusWidth:

4000ac58 <mvHwsDdr3GetBusWidth>:
mvHwsDdr3GetBusWidth():
4000ac58:	4b04      	ldr	r3, [pc, #16]	; (4000ac6c <mvHwsDdr3GetBusWidth+0x14>)
4000ac5a:	681b      	ldr	r3, [r3, #0]
4000ac5c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000ac60:	f013 0f04 	tst.w	r3, #4
4000ac64:	bf14      	ite	ne
4000ac66:	2020      	movne	r0, #32
4000ac68:	2010      	moveq	r0, #16
4000ac6a:	4770      	bx	lr
4000ac6c:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.mvHwsDdr3GetDeviceWidth:

4000ac70 <mvHwsDdr3GetDeviceWidth>:
mvHwsDdr3GetDeviceWidth():
4000ac70:	4b05      	ldr	r3, [pc, #20]	; (4000ac88 <mvHwsDdr3GetDeviceWidth+0x18>)
4000ac72:	2258      	movs	r2, #88	; 0x58
4000ac74:	681b      	ldr	r3, [r3, #0]
4000ac76:	fb02 3300 	mla	r3, r2, r0, r3
4000ac7a:	f893 0055 	ldrb.w	r0, [r3, #85]	; 0x55
4000ac7e:	2801      	cmp	r0, #1
4000ac80:	bf14      	ite	ne
4000ac82:	2010      	movne	r0, #16
4000ac84:	2008      	moveq	r0, #8
4000ac86:	4770      	bx	lr
4000ac88:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.mvHwsDdr3GetDeviceSize:

4000ac8c <mvHwsDdr3GetDeviceSize>:
mvHwsDdr3GetDeviceSize():
4000ac8c:	b508      	push	{r3, lr}
4000ac8e:	2258      	movs	r2, #88	; 0x58
4000ac90:	4b0b      	ldr	r3, [pc, #44]	; (4000acc0 <mvHwsDdr3GetDeviceSize+0x34>)
4000ac92:	681b      	ldr	r3, [r3, #0]
4000ac94:	fb02 3300 	mla	r3, r2, r0, r3
4000ac98:	f893 1056 	ldrb.w	r1, [r3, #86]	; 0x56
4000ac9c:	2904      	cmp	r1, #4
4000ac9e:	d908      	bls.n	4000acb2 <mvHwsDdr3GetDeviceSize+0x26>
4000aca0:	4b08      	ldr	r3, [pc, #32]	; (4000acc4 <mvHwsDdr3GetDeviceSize+0x38>)
4000aca2:	781b      	ldrb	r3, [r3, #0]
4000aca4:	2b03      	cmp	r3, #3
4000aca6:	d808      	bhi.n	4000acba <mvHwsDdr3GetDeviceSize+0x2e>
4000aca8:	4807      	ldr	r0, [pc, #28]	; (4000acc8 <mvHwsDdr3GetDeviceSize+0x3c>)
4000acaa:	f007 f9cb 	bl	40012044 <mvPrintf>
4000acae:	2000      	movs	r0, #0
4000acb0:	bd08      	pop	{r3, pc}
4000acb2:	2001      	movs	r0, #1
4000acb4:	fa00 f001 	lsl.w	r0, r0, r1
4000acb8:	bd08      	pop	{r3, pc}
4000acba:	2000      	movs	r0, #0
4000acbc:	bd08      	pop	{r3, pc}
4000acbe:	bf00      	nop
4000acc0:	40020428 	andmi	r0, r2, r8, lsr #8
4000acc4:	4001614d 	andmi	r6, r1, sp, asr #2
4000acc8:	40012748 	andmi	r2, r1, r8, asr #14

Disassembly of section .text.mvHwsDdr3CalcMemCsSize:

4000accc <mvHwsDdr3CalcMemCsSize>:
mvHwsDdr3CalcMemCsSize():
4000accc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
4000acd0:	4605      	mov	r5, r0
4000acd2:	460c      	mov	r4, r1
4000acd4:	4616      	mov	r6, r2
4000acd6:	f7ff ffd9 	bl	4000ac8c <mvHwsDdr3GetDeviceSize>
4000acda:	1e07      	subs	r7, r0, #0
4000acdc:	d02e      	beq.n	4000ad3c <mvHwsDdr3CalcMemCsSize+0x70>
4000acde:	f7ff ffbb 	bl	4000ac58 <mvHwsDdr3GetBusWidth>
4000ace2:	4680      	mov	r8, r0
4000ace4:	4628      	mov	r0, r5
4000ace6:	f7ff ffc3 	bl	4000ac70 <mvHwsDdr3GetDeviceWidth>
4000acea:	4601      	mov	r1, r0
4000acec:	4640      	mov	r0, r8
4000acee:	f7f9 e9de 	blx	400040ac <__aeabi_uidiv>
4000acf2:	4378      	muls	r0, r7
4000acf4:	2802      	cmp	r0, #2
4000acf6:	d102      	bne.n	4000acfe <mvHwsDdr3CalcMemCsSize+0x32>
4000acf8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
4000acfc:	e008      	b.n	4000ad10 <mvHwsDdr3CalcMemCsSize+0x44>
4000acfe:	2804      	cmp	r0, #4
4000ad00:	d102      	bne.n	4000ad08 <mvHwsDdr3CalcMemCsSize+0x3c>
4000ad02:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
4000ad06:	e003      	b.n	4000ad10 <mvHwsDdr3CalcMemCsSize+0x44>
4000ad08:	2808      	cmp	r0, #8
4000ad0a:	d105      	bne.n	4000ad18 <mvHwsDdr3CalcMemCsSize+0x4c>
4000ad0c:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
4000ad10:	6033      	str	r3, [r6, #0]
4000ad12:	2000      	movs	r0, #0
4000ad14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
4000ad18:	2810      	cmp	r0, #16
4000ad1a:	d102      	bne.n	4000ad22 <mvHwsDdr3CalcMemCsSize+0x56>
4000ad1c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
4000ad20:	e7f6      	b.n	4000ad10 <mvHwsDdr3CalcMemCsSize+0x44>
4000ad22:	2820      	cmp	r0, #32
4000ad24:	d102      	bne.n	4000ad2c <mvHwsDdr3CalcMemCsSize+0x60>
4000ad26:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
4000ad2a:	e7f1      	b.n	4000ad10 <mvHwsDdr3CalcMemCsSize+0x44>
4000ad2c:	4b06      	ldr	r3, [pc, #24]	; (4000ad48 <mvHwsDdr3CalcMemCsSize+0x7c>)
4000ad2e:	781b      	ldrb	r3, [r3, #0]
4000ad30:	2b03      	cmp	r3, #3
4000ad32:	d806      	bhi.n	4000ad42 <mvHwsDdr3CalcMemCsSize+0x76>
4000ad34:	4805      	ldr	r0, [pc, #20]	; (4000ad4c <mvHwsDdr3CalcMemCsSize+0x80>)
4000ad36:	4621      	mov	r1, r4
4000ad38:	f007 f984 	bl	40012044 <mvPrintf>
4000ad3c:	2001      	movs	r0, #1
4000ad3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
4000ad42:	2001      	movs	r0, #1
4000ad44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
4000ad48:	4001614d 	andmi	r6, r1, sp, asr #2
4000ad4c:	40012769 	andmi	r2, r1, r9, ror #14

Disassembly of section .text.mvHwsDdr3CsBaseAdrCalc:

4000ad50 <mvHwsDdr3CsBaseAdrCalc>:
mvHwsDdr3CsBaseAdrCalc():
4000ad50:	b537      	push	{r0, r1, r2, r4, r5, lr}
4000ad52:	4614      	mov	r4, r2
4000ad54:	aa02      	add	r2, sp, #8
4000ad56:	2300      	movs	r3, #0
4000ad58:	460d      	mov	r5, r1
4000ad5a:	f842 3d04 	str.w	r3, [r2, #-4]!
4000ad5e:	f7ff ffb5 	bl	4000accc <mvHwsDdr3CalcMemCsSize>
4000ad62:	2800      	cmp	r0, #0
4000ad64:	d105      	bne.n	4000ad72 <mvHwsDdr3CsBaseAdrCalc+0x22>
4000ad66:	9b01      	ldr	r3, [sp, #4]
4000ad68:	435d      	muls	r5, r3
4000ad6a:	0c2d      	lsrs	r5, r5, #16
4000ad6c:	042d      	lsls	r5, r5, #16
4000ad6e:	6025      	str	r5, [r4, #0]
4000ad70:	e000      	b.n	4000ad74 <mvHwsDdr3CsBaseAdrCalc+0x24>
4000ad72:	2001      	movs	r0, #1
4000ad74:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

Disassembly of section .text.ddr3TipConfigureOdpg:

4000ad78 <ddr3TipConfigureOdpg>:
ddr3TipConfigureOdpg():
4000ad78:	b510      	push	{r4, lr}
4000ad7a:	9b02      	ldr	r3, [sp, #8]
4000ad7c:	9c03      	ldr	r4, [sp, #12]
4000ad7e:	015b      	lsls	r3, r3, #5
4000ad80:	ea43 23c4 	orr.w	r3, r3, r4, lsl #11
4000ad84:	9c04      	ldr	r4, [sp, #16]
4000ad86:	ea43 5344 	orr.w	r3, r3, r4, lsl #21
4000ad8a:	9c05      	ldr	r4, [sp, #20]
4000ad8c:	ea43 33c4 	orr.w	r3, r3, r4, lsl #15
4000ad90:	9c06      	ldr	r4, [sp, #24]
4000ad92:	ea43 6344 	orr.w	r3, r3, r4, lsl #25
4000ad96:	9c07      	ldr	r4, [sp, #28]
4000ad98:	ea43 6384 	orr.w	r3, r3, r4, lsl #26
4000ad9c:	9c08      	ldr	r4, [sp, #32]
4000ad9e:	ea43 7344 	orr.w	r3, r3, r4, lsl #29
4000ada2:	9c09      	ldr	r4, [sp, #36]	; 0x24
4000ada4:	ea43 0384 	orr.w	r3, r3, r4, lsl #2
4000ada8:	9302      	str	r3, [sp, #8]
4000adaa:	4b04      	ldr	r3, [pc, #16]	; (4000adbc <ddr3TipConfigureOdpg+0x44>)
4000adac:	9303      	str	r3, [sp, #12]
4000adae:	f241 6330 	movw	r3, #5680	; 0x1630
4000adb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
4000adb6:	f7fc bdd7 	b.w	40007968 <mvHwsDdr3TipIFWrite>
4000adba:	bf00      	nop
4000adbc:	affffffc 	svcge	0x00fffffc

Disassembly of section .text.isOdpgAccessDone:

4000adc0 <isOdpgAccessDone>:
isOdpgAccessDone():
4000adc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000adc4:	b085      	sub	sp, #20
4000adc6:	ab04      	add	r3, sp, #16
4000adc8:	f8df 8080 	ldr.w	r8, [pc, #128]	; 4000ae4c <isOdpgAccessDone+0x8c>
4000adcc:	f10d 090c 	add.w	r9, sp, #12
4000add0:	eb03 0781 	add.w	r7, r3, r1, lsl #2
4000add4:	4606      	mov	r6, r0
4000add6:	460d      	mov	r5, r1
4000add8:	f04f 33ff 	mov.w	r3, #4294967295
4000addc:	4630      	mov	r0, r6
4000adde:	9301      	str	r3, [sp, #4]
4000ade0:	2100      	movs	r1, #0
4000ade2:	462a      	mov	r2, r5
4000ade4:	4b17      	ldr	r3, [pc, #92]	; (4000ae44 <isOdpgAccessDone+0x84>)
4000ade6:	f8cd 9000 	str.w	r9, [sp]
4000adea:	f7fd f8db 	bl	40007fa4 <mvHwsDdr3TipIFRead>
4000adee:	4c16      	ldr	r4, [pc, #88]	; (4000ae48 <isOdpgAccessDone+0x88>)
4000adf0:	4682      	mov	sl, r0
4000adf2:	6020      	str	r0, [r4, #0]
4000adf4:	b9d8      	cbnz	r0, 4000ae2e <isOdpgAccessDone+0x6e>
4000adf6:	4630      	mov	r0, r6
4000adf8:	4651      	mov	r1, sl
4000adfa:	f857 bc04 	ldr.w	fp, [r7, #-4]
4000adfe:	f003 fc4d 	bl	4000e69c <ddr3TipDevAttrGet>
4000ae02:	f00b 0301 	and.w	r3, fp, #1
4000ae06:	2802      	cmp	r0, #2
4000ae08:	bf8c      	ite	hi
4000ae0a:	2000      	movhi	r0, #0
4000ae0c:	2001      	movls	r0, #1
4000ae0e:	4283      	cmp	r3, r0
4000ae10:	d111      	bne.n	4000ae36 <isOdpgAccessDone+0x76>
4000ae12:	f02b 0301 	bic.w	r3, fp, #1
4000ae16:	4630      	mov	r0, r6
4000ae18:	9300      	str	r3, [sp, #0]
4000ae1a:	4651      	mov	r1, sl
4000ae1c:	f04f 33ff 	mov.w	r3, #4294967295
4000ae20:	462a      	mov	r2, r5
4000ae22:	9301      	str	r3, [sp, #4]
4000ae24:	4b07      	ldr	r3, [pc, #28]	; (4000ae44 <isOdpgAccessDone+0x84>)
4000ae26:	f7fc fd9f 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000ae2a:	6020      	str	r0, [r4, #0]
4000ae2c:	b138      	cbz	r0, 4000ae3e <isOdpgAccessDone+0x7e>
4000ae2e:	f004 fa19 	bl	4000f264 <gtBreakOnFail>
4000ae32:	6820      	ldr	r0, [r4, #0]
4000ae34:	e003      	b.n	4000ae3e <isOdpgAccessDone+0x7e>
4000ae36:	f1b8 0801 	subs.w	r8, r8, #1
4000ae3a:	d1cd      	bne.n	4000add8 <isOdpgAccessDone+0x18>
4000ae3c:	2001      	movs	r0, #1
4000ae3e:	b005      	add	sp, #20
4000ae40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000ae44:	000186d4 	ldrdeq	r8, [r1], -r4
4000ae48:	400206c0 	andmi	r0, r2, r0, asr #13
4000ae4c:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .text.ddr3TipGetPatternTable:

4000ae50 <ddr3TipGetPatternTable>:
ddr3TipGetPatternTable():
4000ae50:	4b05      	ldr	r3, [pc, #20]	; (4000ae68 <ddr3TipGetPatternTable+0x18>)
4000ae52:	4806      	ldr	r0, [pc, #24]	; (4000ae6c <ddr3TipGetPatternTable+0x1c>)
4000ae54:	681b      	ldr	r3, [r3, #0]
4000ae56:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000ae5a:	f013 0f04 	tst.w	r3, #4
4000ae5e:	4b04      	ldr	r3, [pc, #16]	; (4000ae70 <ddr3TipGetPatternTable+0x20>)
4000ae60:	bf18      	it	ne
4000ae62:	4618      	movne	r0, r3
4000ae64:	4770      	bx	lr
4000ae66:	bf00      	nop
4000ae68:	40020428 	andmi	r0, r2, r8, lsr #8
4000ae6c:	40016290 	mulmi	r1, r0, r2
4000ae70:	40016464 	andmi	r6, r1, r4, ror #8

Disassembly of section .text.ddr3TipLoadPatternToOdpg:

4000ae74 <ddr3TipLoadPatternToOdpg>:
ddr3TipLoadPatternToOdpg():
4000ae74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000ae78:	b085      	sub	sp, #20
4000ae7a:	4699      	mov	r9, r3
4000ae7c:	4604      	mov	r4, r0
4000ae7e:	460d      	mov	r5, r1
4000ae80:	4690      	mov	r8, r2
4000ae82:	f7ff ffe5 	bl	4000ae50 <ddr3TipGetPatternTable>
4000ae86:	230c      	movs	r3, #12
4000ae88:	2701      	movs	r7, #1
4000ae8a:	2600      	movs	r6, #0
4000ae8c:	f04f 3aff 	mov.w	sl, #4294967295
4000ae90:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 4000af48 <ddr3TipLoadPatternToOdpg+0xd4>
4000ae94:	fb03 0309 	mla	r3, r3, r9, r0
4000ae98:	9303      	str	r3, [sp, #12]
4000ae9a:	e03b      	b.n	4000af14 <ddr3TipLoadPatternToOdpg+0xa0>
4000ae9c:	1e7a      	subs	r2, r7, #1
4000ae9e:	4649      	mov	r1, r9
4000aea0:	4620      	mov	r0, r4
4000aea2:	b2d2      	uxtb	r2, r2
4000aea4:	f003 fa4a 	bl	4000e33c <patternTableGetWord>
4000aea8:	4629      	mov	r1, r5
4000aeaa:	4642      	mov	r2, r8
4000aeac:	f241 63b8 	movw	r3, #5816	; 0x16b8
4000aeb0:	e88d 0401 	stmia.w	sp, {r0, sl}
4000aeb4:	4620      	mov	r0, r4
4000aeb6:	f7fc fd57 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000aeba:	f8cb 0000 	str.w	r0, [fp]
4000aebe:	bb18      	cbnz	r0, 4000af08 <ddr3TipLoadPatternToOdpg+0x94>
4000aec0:	4649      	mov	r1, r9
4000aec2:	463a      	mov	r2, r7
4000aec4:	4620      	mov	r0, r4
4000aec6:	f003 fa39 	bl	4000e33c <patternTableGetWord>
4000aeca:	4629      	mov	r1, r5
4000aecc:	4642      	mov	r2, r8
4000aece:	f241 63b4 	movw	r3, #5812	; 0x16b4
4000aed2:	e88d 0401 	stmia.w	sp, {r0, sl}
4000aed6:	4620      	mov	r0, r4
4000aed8:	f7fc fd46 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000aedc:	f8cb 0000 	str.w	r0, [fp]
4000aee0:	b120      	cbz	r0, 4000aeec <ddr3TipLoadPatternToOdpg+0x78>
4000aee2:	f004 f9bf 	bl	4000f264 <gtBreakOnFail>
4000aee6:	4b18      	ldr	r3, [pc, #96]	; (4000af48 <ddr3TipLoadPatternToOdpg+0xd4>)
4000aee8:	6818      	ldr	r0, [r3, #0]
4000aeea:	e029      	b.n	4000af40 <ddr3TipLoadPatternToOdpg+0xcc>
4000aeec:	4620      	mov	r0, r4
4000aeee:	4629      	mov	r1, r5
4000aef0:	4642      	mov	r2, r8
4000aef2:	f241 63b0 	movw	r3, #5808	; 0x16b0
4000aef6:	e88d 0440 	stmia.w	sp, {r6, sl}
4000aefa:	f7fc fd35 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000aefe:	3702      	adds	r7, #2
4000af00:	b2ff      	uxtb	r7, r7
4000af02:	f8cb 0000 	str.w	r0, [fp]
4000af06:	b120      	cbz	r0, 4000af12 <ddr3TipLoadPatternToOdpg+0x9e>
4000af08:	f004 f9ac 	bl	4000f264 <gtBreakOnFail>
4000af0c:	4a0e      	ldr	r2, [pc, #56]	; (4000af48 <ddr3TipLoadPatternToOdpg+0xd4>)
4000af0e:	6810      	ldr	r0, [r2, #0]
4000af10:	e016      	b.n	4000af40 <ddr3TipLoadPatternToOdpg+0xcc>
4000af12:	3601      	adds	r6, #1
4000af14:	9a03      	ldr	r2, [sp, #12]
4000af16:	7a13      	ldrb	r3, [r2, #8]
4000af18:	429e      	cmp	r6, r3
4000af1a:	d3bf      	bcc.n	4000ae9c <ddr3TipLoadPatternToOdpg+0x28>
4000af1c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
4000af1e:	4620      	mov	r0, r4
4000af20:	4629      	mov	r1, r5
4000af22:	4642      	mov	r2, r8
4000af24:	4c08      	ldr	r4, [pc, #32]	; (4000af48 <ddr3TipLoadPatternToOdpg+0xd4>)
4000af26:	9300      	str	r3, [sp, #0]
4000af28:	f04f 33ff 	mov.w	r3, #4294967295
4000af2c:	9301      	str	r3, [sp, #4]
4000af2e:	f241 6338 	movw	r3, #5688	; 0x1638
4000af32:	f7fc fd19 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000af36:	6020      	str	r0, [r4, #0]
4000af38:	b110      	cbz	r0, 4000af40 <ddr3TipLoadPatternToOdpg+0xcc>
4000af3a:	f004 f993 	bl	4000f264 <gtBreakOnFail>
4000af3e:	6820      	ldr	r0, [r4, #0]
4000af40:	b005      	add	sp, #20
4000af42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000af46:	bf00      	nop
4000af48:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipLoadPatternToMem:

4000af4c <ddr3TipLoadPatternToMem>:
ddr3TipLoadPatternToMem():
4000af4c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
4000af50:	4689      	mov	r9, r1
4000af52:	4604      	mov	r4, r0
4000af54:	f7ff ff7c 	bl	4000ae50 <ddr3TipGetPatternTable>
4000af58:	230c      	movs	r3, #12
4000af5a:	4e68      	ldr	r6, [pc, #416]	; (4000b0fc <ddr3TipLoadPatternToMem+0x1b0>)
4000af5c:	4d68      	ldr	r5, [pc, #416]	; (4000b100 <ddr3TipLoadPatternToMem+0x1b4>)
4000af5e:	fb03 f309 	mul.w	r3, r3, r9
4000af62:	6832      	ldr	r2, [r6, #0]
4000af64:	0692      	lsls	r2, r2, #26
4000af66:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
4000af6a:	18c7      	adds	r7, r0, r3
4000af6c:	5cc1      	ldrb	r1, [r0, r3]
4000af6e:	4620      	mov	r0, r4
4000af70:	787b      	ldrb	r3, [r7, #1]
4000af72:	02db      	lsls	r3, r3, #11
4000af74:	ea43 1341 	orr.w	r3, r3, r1, lsl #5
4000af78:	78b9      	ldrb	r1, [r7, #2]
4000af7a:	f043 0301 	orr.w	r3, r3, #1
4000af7e:	ea43 33c1 	orr.w	r3, r3, r1, lsl #15
4000af82:	78f9      	ldrb	r1, [r7, #3]
4000af84:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
4000af88:	2101      	movs	r1, #1
4000af8a:	4313      	orrs	r3, r2
4000af8c:	2200      	movs	r2, #0
4000af8e:	9300      	str	r3, [sp, #0]
4000af90:	f04f 33ff 	mov.w	r3, #4294967295
4000af94:	9301      	str	r3, [sp, #4]
4000af96:	f241 6330 	movw	r3, #5680	; 0x1630
4000af9a:	f7fc fce5 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000af9e:	4602      	mov	r2, r0
4000afa0:	6028      	str	r0, [r5, #0]
4000afa2:	2800      	cmp	r0, #0
4000afa4:	f040 809d 	bne.w	4000b0e2 <ddr3TipLoadPatternToMem+0x196>
4000afa8:	6833      	ldr	r3, [r6, #0]
4000afaa:	4620      	mov	r0, r4
4000afac:	2101      	movs	r1, #1
4000afae:	069b      	lsls	r3, r3, #26
4000afb0:	f043 0301 	orr.w	r3, r3, #1
4000afb4:	9300      	str	r3, [sp, #0]
4000afb6:	4b53      	ldr	r3, [pc, #332]	; (4000b104 <ddr3TipLoadPatternToMem+0x1b8>)
4000afb8:	9301      	str	r3, [sp, #4]
4000afba:	f241 6330 	movw	r3, #5680	; 0x1630
4000afbe:	f7fc fcd3 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000afc2:	4602      	mov	r2, r0
4000afc4:	6028      	str	r0, [r5, #0]
4000afc6:	2800      	cmp	r0, #0
4000afc8:	f040 808b 	bne.w	4000b0e2 <ddr3TipLoadPatternToMem+0x196>
4000afcc:	f04f 0801 	mov.w	r8, #1
4000afd0:	9000      	str	r0, [sp, #0]
4000afd2:	4641      	mov	r1, r8
4000afd4:	4620      	mov	r0, r4
4000afd6:	f241 63cc 	movw	r3, #5836	; 0x16cc
4000afda:	f8cd 8004 	str.w	r8, [sp, #4]
4000afde:	f7fc fcc3 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000afe2:	4606      	mov	r6, r0
4000afe4:	6028      	str	r0, [r5, #0]
4000afe6:	2800      	cmp	r0, #0
4000afe8:	d17b      	bne.n	4000b0e2 <ddr3TipLoadPatternToMem+0x196>
4000afea:	687b      	ldr	r3, [r7, #4]
4000afec:	4641      	mov	r1, r8
4000afee:	4632      	mov	r2, r6
4000aff0:	4620      	mov	r0, r4
4000aff2:	9300      	str	r3, [sp, #0]
4000aff4:	464b      	mov	r3, r9
4000aff6:	f7ff ff3d 	bl	4000ae74 <ddr3TipLoadPatternToOdpg>
4000affa:	4620      	mov	r0, r4
4000affc:	4631      	mov	r1, r6
4000affe:	f003 fb4d 	bl	4000e69c <ddr3TipDevAttrGet>
4000b002:	2802      	cmp	r0, #2
4000b004:	d91c      	bls.n	4000b040 <ddr3TipLoadPatternToMem+0xf4>
4000b006:	4b40      	ldr	r3, [pc, #256]	; (4000b108 <ddr3TipLoadPatternToMem+0x1bc>)
4000b008:	681b      	ldr	r3, [r3, #0]
4000b00a:	781b      	ldrb	r3, [r3, #0]
4000b00c:	07db      	lsls	r3, r3, #31
4000b00e:	d50d      	bpl.n	4000b02c <ddr3TipLoadPatternToMem+0xe0>
4000b010:	2003      	movs	r0, #3
4000b012:	230f      	movs	r3, #15
4000b014:	4631      	mov	r1, r6
4000b016:	e88d 0009 	stmia.w	sp, {r0, r3}
4000b01a:	4632      	mov	r2, r6
4000b01c:	4620      	mov	r0, r4
4000b01e:	f241 4398 	movw	r3, #5272	; 0x1498
4000b022:	f7fc fca1 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000b026:	6028      	str	r0, [r5, #0]
4000b028:	2800      	cmp	r0, #0
4000b02a:	d15a      	bne.n	4000b0e2 <ddr3TipLoadPatternToMem+0x196>
4000b02c:	2101      	movs	r1, #1
4000b02e:	4620      	mov	r0, r4
4000b030:	2200      	movs	r2, #0
4000b032:	4b36      	ldr	r3, [pc, #216]	; (4000b10c <ddr3TipLoadPatternToMem+0x1c0>)
4000b034:	9100      	str	r1, [sp, #0]
4000b036:	9101      	str	r1, [sp, #4]
4000b038:	f7fc fc96 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000b03c:	4d30      	ldr	r5, [pc, #192]	; (4000b100 <ddr3TipLoadPatternToMem+0x1b4>)
4000b03e:	e00a      	b.n	4000b056 <ddr3TipLoadPatternToMem+0x10a>
4000b040:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
4000b044:	4620      	mov	r0, r4
4000b046:	9300      	str	r3, [sp, #0]
4000b048:	4641      	mov	r1, r8
4000b04a:	9301      	str	r3, [sp, #4]
4000b04c:	4632      	mov	r2, r6
4000b04e:	f241 6330 	movw	r3, #5680	; 0x1630
4000b052:	f7fc fc89 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000b056:	6028      	str	r0, [r5, #0]
4000b058:	2800      	cmp	r0, #0
4000b05a:	d142      	bne.n	4000b0e2 <ddr3TipLoadPatternToMem+0x196>
4000b05c:	4b2c      	ldr	r3, [pc, #176]	; (4000b110 <ddr3TipLoadPatternToMem+0x1c4>)
4000b05e:	b2e6      	uxtb	r6, r4
4000b060:	4621      	mov	r1, r4
4000b062:	2201      	movs	r2, #1
4000b064:	4630      	mov	r0, r6
4000b066:	681b      	ldr	r3, [r3, #0]
4000b068:	4798      	blx	r3
4000b06a:	4b27      	ldr	r3, [pc, #156]	; (4000b108 <ddr3TipLoadPatternToMem+0x1bc>)
4000b06c:	681b      	ldr	r3, [r3, #0]
4000b06e:	781b      	ldrb	r3, [r3, #0]
4000b070:	07d9      	lsls	r1, r3, #31
4000b072:	d506      	bpl.n	4000b082 <ddr3TipLoadPatternToMem+0x136>
4000b074:	4620      	mov	r0, r4
4000b076:	2100      	movs	r1, #0
4000b078:	f7ff fea2 	bl	4000adc0 <isOdpgAccessDone>
4000b07c:	4d20      	ldr	r5, [pc, #128]	; (4000b100 <ddr3TipLoadPatternToMem+0x1b4>)
4000b07e:	6028      	str	r0, [r5, #0]
4000b080:	bb78      	cbnz	r0, 4000b0e2 <ddr3TipLoadPatternToMem+0x196>
4000b082:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
4000b086:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
4000b08a:	4620      	mov	r0, r4
4000b08c:	e88d 000c 	stmia.w	sp, {r2, r3}
4000b090:	2101      	movs	r1, #1
4000b092:	2200      	movs	r2, #0
4000b094:	f241 6330 	movw	r3, #5680	; 0x1630
4000b098:	4d19      	ldr	r5, [pc, #100]	; (4000b100 <ddr3TipLoadPatternToMem+0x1b4>)
4000b09a:	f7fc fc65 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000b09e:	4602      	mov	r2, r0
4000b0a0:	6028      	str	r0, [r5, #0]
4000b0a2:	b9f0      	cbnz	r0, 4000b0e2 <ddr3TipLoadPatternToMem+0x196>
4000b0a4:	9000      	str	r0, [sp, #0]
4000b0a6:	f04f 33ff 	mov.w	r3, #4294967295
4000b0aa:	4620      	mov	r0, r4
4000b0ac:	9301      	str	r3, [sp, #4]
4000b0ae:	2101      	movs	r1, #1
4000b0b0:	f241 6330 	movw	r3, #5680	; 0x1630
4000b0b4:	f7fc fc58 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000b0b8:	4607      	mov	r7, r0
4000b0ba:	6028      	str	r0, [r5, #0]
4000b0bc:	b988      	cbnz	r0, 4000b0e2 <ddr3TipLoadPatternToMem+0x196>
4000b0be:	4620      	mov	r0, r4
4000b0c0:	4639      	mov	r1, r7
4000b0c2:	f003 faeb 	bl	4000e69c <ddr3TipDevAttrGet>
4000b0c6:	2802      	cmp	r0, #2
4000b0c8:	d90f      	bls.n	4000b0ea <ddr3TipLoadPatternToMem+0x19e>
4000b0ca:	230f      	movs	r3, #15
4000b0cc:	4620      	mov	r0, r4
4000b0ce:	9301      	str	r3, [sp, #4]
4000b0d0:	2101      	movs	r1, #1
4000b0d2:	463a      	mov	r2, r7
4000b0d4:	f241 4398 	movw	r3, #5272	; 0x1498
4000b0d8:	9700      	str	r7, [sp, #0]
4000b0da:	f7fc fc45 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000b0de:	6028      	str	r0, [r5, #0]
4000b0e0:	b118      	cbz	r0, 4000b0ea <ddr3TipLoadPatternToMem+0x19e>
4000b0e2:	f004 f8bf 	bl	4000f264 <gtBreakOnFail>
4000b0e6:	6828      	ldr	r0, [r5, #0]
4000b0e8:	e006      	b.n	4000b0f8 <ddr3TipLoadPatternToMem+0x1ac>
4000b0ea:	4b09      	ldr	r3, [pc, #36]	; (4000b110 <ddr3TipLoadPatternToMem+0x1c4>)
4000b0ec:	4630      	mov	r0, r6
4000b0ee:	4621      	mov	r1, r4
4000b0f0:	2201      	movs	r2, #1
4000b0f2:	681b      	ldr	r3, [r3, #0]
4000b0f4:	4798      	blx	r3
4000b0f6:	2000      	movs	r0, #0
4000b0f8:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
4000b0fc:	400207cc 	andmi	r0, r2, ip, asr #15
4000b100:	400206c0 	andmi	r0, r2, r0, asr #13
4000b104:	0c000003 	wstrbeq	wr0, [r0], #-3
4000b108:	40020428 	andmi	r0, r2, r8, lsr #8
4000b10c:	000186d4 	ldrdeq	r8, [r1], -r4
4000b110:	40016b20 	andmi	r6, r1, r0, lsr #22

Disassembly of section .text.ddr3TipLoadAllPatternToMem:

4000b114 <ddr3TipLoadAllPatternToMem>:
ddr3TipLoadAllPatternToMem():
4000b114:	4b12      	ldr	r3, [pc, #72]	; (4000b160 <ddr3TipLoadAllPatternToMem+0x4c>)
4000b116:	b537      	push	{r0, r1, r2, r4, r5, lr}
4000b118:	4604      	mov	r4, r0
4000b11a:	681b      	ldr	r3, [r3, #0]
4000b11c:	781b      	ldrb	r3, [r3, #0]
4000b11e:	07da      	lsls	r2, r3, #31
4000b120:	d514      	bpl.n	4000b14c <ddr3TipLoadAllPatternToMem+0x38>
4000b122:	4b10      	ldr	r3, [pc, #64]	; (4000b164 <ddr3TipLoadAllPatternToMem+0x50>)
4000b124:	2101      	movs	r1, #1
4000b126:	4a10      	ldr	r2, [pc, #64]	; (4000b168 <ddr3TipLoadAllPatternToMem+0x54>)
4000b128:	4d10      	ldr	r5, [pc, #64]	; (4000b16c <ddr3TipLoadAllPatternToMem+0x58>)
4000b12a:	781b      	ldrb	r3, [r3, #0]
4000b12c:	54d1      	strb	r1, [r2, r3]
4000b12e:	2100      	movs	r1, #0
4000b130:	2308      	movs	r3, #8
4000b132:	9300      	str	r3, [sp, #0]
4000b134:	9301      	str	r3, [sp, #4]
4000b136:	460a      	mov	r2, r1
4000b138:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000b13c:	f7fc fc14 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000b140:	6028      	str	r0, [r5, #0]
4000b142:	b118      	cbz	r0, 4000b14c <ddr3TipLoadAllPatternToMem+0x38>
4000b144:	f004 f88e 	bl	4000f264 <gtBreakOnFail>
4000b148:	6828      	ldr	r0, [r5, #0]
4000b14a:	e008      	b.n	4000b15e <ddr3TipLoadAllPatternToMem+0x4a>
4000b14c:	2500      	movs	r5, #0
4000b14e:	b2e9      	uxtb	r1, r5
4000b150:	4620      	mov	r0, r4
4000b152:	3501      	adds	r5, #1
4000b154:	f7ff fefa 	bl	4000af4c <ddr3TipLoadPatternToMem>
4000b158:	2d25      	cmp	r5, #37	; 0x25
4000b15a:	d1f8      	bne.n	4000b14e <ddr3TipLoadAllPatternToMem+0x3a>
4000b15c:	2000      	movs	r0, #0
4000b15e:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
4000b160:	40020428 	andmi	r0, r2, r8, lsr #8
4000b164:	400207d1 	ldrdmi	r0, [r2], -r1
4000b168:	40020408 	andmi	r0, r2, r8, lsl #8
4000b16c:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipGetMaskResultsDqReg:

4000b170 <ddr3TipGetMaskResultsDqReg>:
ddr3TipGetMaskResultsDqReg():
4000b170:	4b05      	ldr	r3, [pc, #20]	; (4000b188 <ddr3TipGetMaskResultsDqReg+0x18>)
4000b172:	4a06      	ldr	r2, [pc, #24]	; (4000b18c <ddr3TipGetMaskResultsDqReg+0x1c>)
4000b174:	681b      	ldr	r3, [r3, #0]
4000b176:	f893 005c 	ldrb.w	r0, [r3, #92]	; 0x5c
4000b17a:	4b05      	ldr	r3, [pc, #20]	; (4000b190 <ddr3TipGetMaskResultsDqReg+0x20>)
4000b17c:	280b      	cmp	r0, #11
4000b17e:	bf14      	ite	ne
4000b180:	4610      	movne	r0, r2
4000b182:	4618      	moveq	r0, r3
4000b184:	4770      	bx	lr
4000b186:	bf00      	nop
4000b188:	40020428 	andmi	r0, r2, r8, lsr #8
4000b18c:	400161f0 	strdmi	r6, [r1], -r0
4000b190:	40016240 	andmi	r6, r1, r0, asr #4

Disassembly of section .text.ddr3TipGetMaskResultsPupRegMap:

4000b194 <ddr3TipGetMaskResultsPupRegMap>:
ddr3TipGetMaskResultsPupRegMap():
4000b194:	4b05      	ldr	r3, [pc, #20]	; (4000b1ac <ddr3TipGetMaskResultsPupRegMap+0x18>)
4000b196:	4a06      	ldr	r2, [pc, #24]	; (4000b1b0 <ddr3TipGetMaskResultsPupRegMap+0x1c>)
4000b198:	681b      	ldr	r3, [r3, #0]
4000b19a:	f893 005c 	ldrb.w	r0, [r3, #92]	; 0x5c
4000b19e:	4b05      	ldr	r3, [pc, #20]	; (4000b1b4 <ddr3TipGetMaskResultsPupRegMap+0x20>)
4000b1a0:	280b      	cmp	r0, #11
4000b1a2:	bf14      	ite	ne
4000b1a4:	4610      	movne	r0, r2
4000b1a6:	4618      	moveq	r0, r3
4000b1a8:	4770      	bx	lr
4000b1aa:	bf00      	nop
4000b1ac:	40020428 	andmi	r0, r2, r8, lsr #8
4000b1b0:	4001644c 	andmi	r6, r1, ip, asr #8
4000b1b4:	40016456 	andmi	r6, r1, r6, asr r4

Disassembly of section .text.ddr3TipReadTrainingResult:

4000b1b8 <ddr3TipReadTrainingResult>:
ddr3TipReadTrainingResult():
4000b1b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000b1bc:	b08d      	sub	sp, #52	; 0x34
4000b1be:	4691      	mov	r9, r2
4000b1c0:	460d      	mov	r5, r1
4000b1c2:	f89d 2064 	ldrb.w	r2, [sp, #100]	; 0x64
4000b1c6:	4682      	mov	sl, r0
4000b1c8:	9302      	str	r3, [sp, #8]
4000b1ca:	f89d 3068 	ldrb.w	r3, [sp, #104]	; 0x68
4000b1ce:	9204      	str	r2, [sp, #16]
4000b1d0:	f89d 2078 	ldrb.w	r2, [sp, #120]	; 0x78
4000b1d4:	9307      	str	r3, [sp, #28]
4000b1d6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
4000b1d8:	9203      	str	r2, [sp, #12]
4000b1da:	f7ff ffdb 	bl	4000b194 <ddr3TipGetMaskResultsPupRegMap>
4000b1de:	4c59      	ldr	r4, [pc, #356]	; (4000b344 <ddr3TipReadTrainingResult+0x18c>)
4000b1e0:	4607      	mov	r7, r0
4000b1e2:	f7ff ffc5 	bl	4000b170 <ddr3TipGetMaskResultsDqReg>
4000b1e6:	2102      	movs	r1, #2
4000b1e8:	4680      	mov	r8, r0
4000b1ea:	4650      	mov	r0, sl
4000b1ec:	f003 fa56 	bl	4000e69c <ddr3TipDevAttrGet>
4000b1f0:	2e00      	cmp	r6, #0
4000b1f2:	bf0c      	ite	eq
4000b1f4:	2308      	moveq	r3, #8
4000b1f6:	2300      	movne	r3, #0
4000b1f8:	2100      	movs	r1, #0
4000b1fa:	9300      	str	r3, [sp, #0]
4000b1fc:	462a      	mov	r2, r5
4000b1fe:	2308      	movs	r3, #8
4000b200:	9301      	str	r3, [sp, #4]
4000b202:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000b206:	4683      	mov	fp, r0
4000b208:	4650      	mov	r0, sl
4000b20a:	f7fc fbad 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000b20e:	4601      	mov	r1, r0
4000b210:	6020      	str	r0, [r4, #0]
4000b212:	b960      	cbnz	r0, 4000b22e <ddr3TipReadTrainingResult+0x76>
4000b214:	f04f 6340 	mov.w	r3, #201326592	; 0xc000000
4000b218:	4650      	mov	r0, sl
4000b21a:	9301      	str	r3, [sp, #4]
4000b21c:	462a      	mov	r2, r5
4000b21e:	f241 6330 	movw	r3, #5680	; 0x1630
4000b222:	06b6      	lsls	r6, r6, #26
4000b224:	9600      	str	r6, [sp, #0]
4000b226:	f7fc fb9f 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000b22a:	6020      	str	r0, [r4, #0]
4000b22c:	b118      	cbz	r0, 4000b236 <ddr3TipReadTrainingResult+0x7e>
4000b22e:	f004 f819 	bl	4000f264 <gtBreakOnFail>
4000b232:	6820      	ldr	r0, [r4, #0]
4000b234:	e083      	b.n	4000b33e <ddr3TipReadTrainingResult+0x186>
4000b236:	9b1c      	ldr	r3, [sp, #112]	; 0x70
4000b238:	b913      	cbnz	r3, 4000b240 <ddr3TipReadTrainingResult+0x88>
4000b23a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
4000b23c:	2a01      	cmp	r2, #1
4000b23e:	d07b      	beq.n	4000b338 <ddr3TipReadTrainingResult+0x180>
4000b240:	9b04      	ldr	r3, [sp, #16]
4000b242:	2b00      	cmp	r3, #0
4000b244:	bf08      	it	eq
4000b246:	4647      	moveq	r7, r8
4000b248:	9706      	str	r7, [sp, #24]
4000b24a:	f1b9 0f00 	cmp.w	r9, #0
4000b24e:	d005      	beq.n	4000b25c <ddr3TipReadTrainingResult+0xa4>
4000b250:	fa5f fc8b 	uxtb.w	ip, fp
4000b254:	2400      	movs	r4, #0
4000b256:	f10c 3cff 	add.w	ip, ip, #4294967295
4000b25a:	e002      	b.n	4000b262 <ddr3TipReadTrainingResult+0xaa>
4000b25c:	f8dd c008 	ldr.w	ip, [sp, #8]
4000b260:	4664      	mov	r4, ip
4000b262:	f89d 205c 	ldrb.w	r2, [sp, #92]	; 0x5c
4000b266:	21a0      	movs	r1, #160	; 0xa0
4000b268:	4b37      	ldr	r3, [pc, #220]	; (4000b348 <ddr3TipReadTrainingResult+0x190>)
4000b26a:	00e6      	lsls	r6, r4, #3
4000b26c:	1952      	adds	r2, r2, r5
4000b26e:	46e3      	mov	fp, ip
4000b270:	46a9      	mov	r9, r5
4000b272:	fb01 3302 	mla	r3, r1, r2, r3
4000b276:	aa0c      	add	r2, sp, #48	; 0x30
4000b278:	eb02 0285 	add.w	r2, r2, r5, lsl #2
4000b27c:	9205      	str	r2, [sp, #20]
4000b27e:	9a03      	ldr	r2, [sp, #12]
4000b280:	9302      	str	r3, [sp, #8]
4000b282:	f102 7300 	add.w	r3, r2, #33554432	; 0x2000000
4000b286:	3340      	adds	r3, #64	; 0x40
4000b288:	9308      	str	r3, [sp, #32]
4000b28a:	e051      	b.n	4000b330 <ddr3TipReadTrainingResult+0x178>
4000b28c:	4b2f      	ldr	r3, [pc, #188]	; (4000b34c <ddr3TipReadTrainingResult+0x194>)
4000b28e:	681b      	ldr	r3, [r3, #0]
4000b290:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000b294:	fa43 f304 	asr.w	r3, r3, r4
4000b298:	07d8      	lsls	r0, r3, #31
4000b29a:	d547      	bpl.n	4000b32c <ddr3TipReadTrainingResult+0x174>
4000b29c:	9b04      	ldr	r3, [sp, #16]
4000b29e:	b95b      	cbnz	r3, 4000b2b8 <ddr3TipReadTrainingResult+0x100>
4000b2a0:	9a16      	ldr	r2, [sp, #88]	; 0x58
4000b2a2:	2a80      	cmp	r2, #128	; 0x80
4000b2a4:	d103      	bne.n	4000b2ae <ddr3TipReadTrainingResult+0xf6>
4000b2a6:	f106 0c07 	add.w	ip, r6, #7
4000b2aa:	46b0      	mov	r8, r6
4000b2ac:	e006      	b.n	4000b2bc <ddr3TipReadTrainingResult+0x104>
4000b2ae:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000b2b0:	eb06 0803 	add.w	r8, r6, r3
4000b2b4:	46c4      	mov	ip, r8
4000b2b6:	e001      	b.n	4000b2bc <ddr3TipReadTrainingResult+0x104>
4000b2b8:	46a4      	mov	ip, r4
4000b2ba:	46a0      	mov	r8, r4
4000b2bc:	9a02      	ldr	r2, [sp, #8]
4000b2be:	2a00      	cmp	r2, #0
4000b2c0:	d03c      	beq.n	4000b33c <ddr3TipReadTrainingResult+0x184>
4000b2c2:	9409      	str	r4, [sp, #36]	; 0x24
4000b2c4:	eb02 0788 	add.w	r7, r2, r8, lsl #2
4000b2c8:	2500      	movs	r5, #0
4000b2ca:	4664      	mov	r4, ip
4000b2cc:	e02b      	b.n	4000b326 <ddr3TipReadTrainingResult+0x16e>
4000b2ce:	9b07      	ldr	r3, [sp, #28]
4000b2d0:	bb33      	cbnz	r3, 4000b320 <ddr3TipReadTrainingResult+0x168>
4000b2d2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
4000b2d4:	bb12      	cbnz	r2, 4000b31c <ddr3TipReadTrainingResult+0x164>
4000b2d6:	9a06      	ldr	r2, [sp, #24]
4000b2d8:	4650      	mov	r0, sl
4000b2da:	991d      	ldr	r1, [sp, #116]	; 0x74
4000b2dc:	f832 3018 	ldrh.w	r3, [r2, r8, lsl #1]
4000b2e0:	aa0b      	add	r2, sp, #44	; 0x2c
4000b2e2:	9200      	str	r2, [sp, #0]
4000b2e4:	f04f 32ff 	mov.w	r2, #4294967295
4000b2e8:	9201      	str	r2, [sp, #4]
4000b2ea:	464a      	mov	r2, r9
4000b2ec:	f7fc fe5a 	bl	40007fa4 <mvHwsDdr3TipIFRead>
4000b2f0:	4b14      	ldr	r3, [pc, #80]	; (4000b344 <ddr3TipReadTrainingResult+0x18c>)
4000b2f2:	6018      	str	r0, [r3, #0]
4000b2f4:	b120      	cbz	r0, 4000b300 <ddr3TipReadTrainingResult+0x148>
4000b2f6:	f003 ffb5 	bl	4000f264 <gtBreakOnFail>
4000b2fa:	4b12      	ldr	r3, [pc, #72]	; (4000b344 <ddr3TipReadTrainingResult+0x18c>)
4000b2fc:	6818      	ldr	r0, [r3, #0]
4000b2fe:	e01e      	b.n	4000b33e <ddr3TipReadTrainingResult+0x186>
4000b300:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
4000b302:	2a01      	cmp	r2, #1
4000b304:	9a05      	ldr	r2, [sp, #20]
4000b306:	f852 3c04 	ldr.w	r3, [r2, #-4]
4000b30a:	d103      	bne.n	4000b314 <ddr3TipReadTrainingResult+0x15c>
4000b30c:	0199      	lsls	r1, r3, #6
4000b30e:	d401      	bmi.n	4000b314 <ddr3TipReadTrainingResult+0x15c>
4000b310:	9b08      	ldr	r3, [sp, #32]
4000b312:	e001      	b.n	4000b318 <ddr3TipReadTrainingResult+0x160>
4000b314:	9a03      	ldr	r2, [sp, #12]
4000b316:	18d3      	adds	r3, r2, r3
4000b318:	517b      	str	r3, [r7, r5]
4000b31a:	e001      	b.n	4000b320 <ddr3TipReadTrainingResult+0x168>
4000b31c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
4000b31e:	601f      	str	r7, [r3, #0]
4000b320:	f108 0801 	add.w	r8, r8, #1
4000b324:	3504      	adds	r5, #4
4000b326:	45a0      	cmp	r8, r4
4000b328:	d9d1      	bls.n	4000b2ce <ddr3TipReadTrainingResult+0x116>
4000b32a:	9c09      	ldr	r4, [sp, #36]	; 0x24
4000b32c:	3401      	adds	r4, #1
4000b32e:	3608      	adds	r6, #8
4000b330:	455c      	cmp	r4, fp
4000b332:	d9ab      	bls.n	4000b28c <ddr3TipReadTrainingResult+0xd4>
4000b334:	2000      	movs	r0, #0
4000b336:	e002      	b.n	4000b33e <ddr3TipReadTrainingResult+0x186>
4000b338:	981d      	ldr	r0, [sp, #116]	; 0x74
4000b33a:	e000      	b.n	4000b33e <ddr3TipReadTrainingResult+0x186>
4000b33c:	2001      	movs	r0, #1
4000b33e:	b00d      	add	sp, #52	; 0x34
4000b340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000b344:	400206c0 	andmi	r0, r2, r0, asr #13
4000b348:	4002043c 	andmi	r0, r2, ip, lsr r4
4000b34c:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.ddr3TipIpTraining:

4000b350 <ddr3TipIpTraining>:
ddr3TipIpTraining():
4000b350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000b354:	b093      	sub	sp, #76	; 0x4c
4000b356:	4604      	mov	r4, r0
4000b358:	4616      	mov	r6, r2
4000b35a:	f89d 0074 	ldrb.w	r0, [sp, #116]	; 0x74
4000b35e:	460d      	mov	r5, r1
4000b360:	f89d 2078 	ldrb.w	r2, [sp, #120]	; 0x78
4000b364:	930f      	str	r3, [sp, #60]	; 0x3c
4000b366:	900b      	str	r0, [sp, #44]	; 0x2c
4000b368:	920a      	str	r2, [sp, #40]	; 0x28
4000b36a:	f7ff fd71 	bl	4000ae50 <ddr3TipGetPatternTable>
4000b36e:	f89d 7080 	ldrb.w	r7, [sp, #128]	; 0x80
4000b372:	f89d b090 	ldrb.w	fp, [sp, #144]	; 0x90
4000b376:	f89d 8094 	ldrb.w	r8, [sp, #148]	; 0x94
4000b37a:	9009      	str	r0, [sp, #36]	; 0x24
4000b37c:	f7ff ff0a 	bl	4000b194 <ddr3TipGetMaskResultsPupRegMap>
4000b380:	900c      	str	r0, [sp, #48]	; 0x30
4000b382:	f7ff fef5 	bl	4000b170 <ddr3TipGetMaskResultsDqReg>
4000b386:	2102      	movs	r1, #2
4000b388:	900d      	str	r0, [sp, #52]	; 0x34
4000b38a:	4620      	mov	r0, r4
4000b38c:	f003 f986 	bl	4000e69c <ddr3TipDevAttrGet>
4000b390:	9b28      	ldr	r3, [sp, #160]	; 0xa0
4000b392:	900e      	str	r0, [sp, #56]	; 0x38
4000b394:	2b00      	cmp	r3, #0
4000b396:	f000 82b1 	beq.w	4000b8fc <ddr3TipIpTraining+0x5ac>
4000b39a:	f89d 2098 	ldrb.w	r2, [sp, #152]	; 0x98
4000b39e:	2308      	movs	r3, #8
4000b3a0:	b98a      	cbnz	r2, 4000b3c6 <ddr3TipIpTraining+0x76>
4000b3a2:	9300      	str	r3, [sp, #0]
4000b3a4:	4620      	mov	r0, r4
4000b3a6:	9301      	str	r3, [sp, #4]
4000b3a8:	4629      	mov	r1, r5
4000b3aa:	4632      	mov	r2, r6
4000b3ac:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000b3b0:	f7fc fada 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000b3b4:	f8df 92c4 	ldr.w	r9, [pc, #708]	; 4000b67c <ddr3TipIpTraining+0x32c>
4000b3b8:	f8c9 0000 	str.w	r0, [r9]
4000b3bc:	2800      	cmp	r0, #0
4000b3be:	d171      	bne.n	4000b4a4 <ddr3TipIpTraining+0x154>
4000b3c0:	4bab      	ldr	r3, [pc, #684]	; (4000b670 <ddr3TipIpTraining+0x320>)
4000b3c2:	681b      	ldr	r3, [r3, #0]
4000b3c4:	e010      	b.n	4000b3e8 <ddr3TipIpTraining+0x98>
4000b3c6:	2200      	movs	r2, #0
4000b3c8:	4620      	mov	r0, r4
4000b3ca:	e88d 000c 	stmia.w	sp, {r2, r3}
4000b3ce:	4629      	mov	r1, r5
4000b3d0:	4632      	mov	r2, r6
4000b3d2:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000b3d6:	f7fc fac7 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000b3da:	f8df 92a0 	ldr.w	r9, [pc, #672]	; 4000b67c <ddr3TipIpTraining+0x32c>
4000b3de:	f8c9 0000 	str.w	r0, [r9]
4000b3e2:	2800      	cmp	r0, #0
4000b3e4:	d15e      	bne.n	4000b4a4 <ddr3TipIpTraining+0x154>
4000b3e6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
4000b3e8:	069b      	lsls	r3, r3, #26
4000b3ea:	4620      	mov	r0, r4
4000b3ec:	f043 0303 	orr.w	r3, r3, #3
4000b3f0:	9300      	str	r3, [sp, #0]
4000b3f2:	4ba0      	ldr	r3, [pc, #640]	; (4000b674 <ddr3TipIpTraining+0x324>)
4000b3f4:	4629      	mov	r1, r5
4000b3f6:	4632      	mov	r2, r6
4000b3f8:	9301      	str	r3, [sp, #4]
4000b3fa:	f241 6330 	movw	r3, #5680	; 0x1630
4000b3fe:	f7fc fab3 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000b402:	f8c9 0000 	str.w	r0, [r9]
4000b406:	2800      	cmp	r0, #0
4000b408:	d14c      	bne.n	4000b4a4 <ddr3TipIpTraining+0x154>
4000b40a:	f04f 0a0c 	mov.w	sl, #12
4000b40e:	9809      	ldr	r0, [sp, #36]	; 0x24
4000b410:	fb0a fa0b 	mul.w	sl, sl, fp
4000b414:	4629      	mov	r1, r5
4000b416:	4632      	mov	r2, r6
4000b418:	eb00 090a 	add.w	r9, r0, sl
4000b41c:	4620      	mov	r0, r4
4000b41e:	f8d9 3004 	ldr.w	r3, [r9, #4]
4000b422:	9300      	str	r3, [sp, #0]
4000b424:	465b      	mov	r3, fp
4000b426:	f7ff fd25 	bl	4000ae74 <ddr3TipLoadPatternToOdpg>
4000b42a:	b91f      	cbnz	r7, 4000b434 <ddr3TipIpTraining+0xe4>
4000b42c:	f899 3001 	ldrb.w	r3, [r9, #1]
4000b430:	2202      	movs	r2, #2
4000b432:	e001      	b.n	4000b438 <ddr3TipIpTraining+0xe8>
4000b434:	2300      	movs	r3, #0
4000b436:	461a      	mov	r2, r3
4000b438:	9809      	ldr	r0, [sp, #36]	; 0x24
4000b43a:	f810 100a 	ldrb.w	r1, [r0, sl]
4000b43e:	4620      	mov	r0, r4
4000b440:	e88d 000a 	stmia.w	sp, {r1, r3}
4000b444:	4629      	mov	r1, r5
4000b446:	f899 3003 	ldrb.w	r3, [r9, #3]
4000b44a:	9203      	str	r2, [sp, #12]
4000b44c:	4632      	mov	r2, r6
4000b44e:	f8df 922c 	ldr.w	r9, [pc, #556]	; 4000b67c <ddr3TipIpTraining+0x32c>
4000b452:	9302      	str	r3, [sp, #8]
4000b454:	f1d7 0301 	rsbs	r3, r7, #1
4000b458:	bf38      	it	cc
4000b45a:	2300      	movcc	r3, #0
4000b45c:	9304      	str	r3, [sp, #16]
4000b45e:	4b84      	ldr	r3, [pc, #528]	; (4000b670 <ddr3TipIpTraining+0x320>)
4000b460:	681b      	ldr	r3, [r3, #0]
4000b462:	9305      	str	r3, [sp, #20]
4000b464:	2300      	movs	r3, #0
4000b466:	9306      	str	r3, [sp, #24]
4000b468:	9307      	str	r3, [sp, #28]
4000b46a:	463b      	mov	r3, r7
4000b46c:	f7ff fc84 	bl	4000ad78 <ddr3TipConfigureOdpg>
4000b470:	f8c9 0000 	str.w	r0, [r9]
4000b474:	b9b0      	cbnz	r0, 4000b4a4 <ddr3TipIpTraining+0x154>
4000b476:	2f01      	cmp	r7, #1
4000b478:	4620      	mov	r0, r4
4000b47a:	bf0c      	ite	eq
4000b47c:	2200      	moveq	r2, #0
4000b47e:	f04f 4240 	movne.w	r2, #3221225472	; 0xc0000000
4000b482:	bf0c      	ite	eq
4000b484:	2360      	moveq	r3, #96	; 0x60
4000b486:	23fa      	movne	r3, #250	; 0xfa
4000b488:	4313      	orrs	r3, r2
4000b48a:	4629      	mov	r1, r5
4000b48c:	9300      	str	r3, [sp, #0]
4000b48e:	4632      	mov	r2, r6
4000b490:	f04f 33ff 	mov.w	r3, #4294967295
4000b494:	9301      	str	r3, [sp, #4]
4000b496:	f241 03fc 	movw	r3, #4348	; 0x10fc
4000b49a:	f7fc fa65 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000b49e:	f8c9 0000 	str.w	r0, [r9]
4000b4a2:	b120      	cbz	r0, 4000b4ae <ddr3TipIpTraining+0x15e>
4000b4a4:	f003 fede 	bl	4000f264 <gtBreakOnFail>
4000b4a8:	f8d9 0000 	ldr.w	r0, [r9]
4000b4ac:	e227      	b.n	4000b8fe <ddr3TipIpTraining+0x5ae>
4000b4ae:	f1b8 0f01 	cmp.w	r8, #1
4000b4b2:	d803      	bhi.n	4000b4bc <ddr3TipIpTraining+0x16c>
4000b4b4:	f1b8 0f00 	cmp.w	r8, #0
4000b4b8:	d007      	beq.n	4000b4ca <ddr3TipIpTraining+0x17a>
4000b4ba:	e223      	b.n	4000b904 <ddr3TipIpTraining+0x5b4>
4000b4bc:	2040      	movs	r0, #64	; 0x40
4000b4be:	f1b8 0f03 	cmp.w	r8, #3
4000b4c2:	bf0c      	ite	eq
4000b4c4:	2380      	moveq	r3, #128	; 0x80
4000b4c6:	2300      	movne	r3, #0
4000b4c8:	e001      	b.n	4000b4ce <ddr3TipIpTraining+0x17e>
4000b4ca:	2380      	movs	r3, #128	; 0x80
4000b4cc:	4640      	mov	r0, r8
4000b4ce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
4000b4d0:	4318      	orrs	r0, r3
4000b4d2:	2a01      	cmp	r2, #1
4000b4d4:	bf0e      	itee	eq
4000b4d6:	f440 3060 	orreq.w	r0, r0, #229376	; 0x38000
4000b4da:	9b1c      	ldrne	r3, [sp, #112]	; 0x70
4000b4dc:	ea40 3083 	orrne.w	r0, r0, r3, lsl #14
4000b4e0:	f1b8 0f01 	cmp.w	r8, #1
4000b4e4:	d004      	beq.n	4000b4f0 <ddr3TipIpTraining+0x1a0>
4000b4e6:	f1b8 0f02 	cmp.w	r8, #2
4000b4ea:	bf18      	it	ne
4000b4ec:	f440 1040 	orrne.w	r0, r0, #3145728	; 0x300000
4000b4f0:	4b61      	ldr	r3, [pc, #388]	; (4000b678 <ddr3TipIpTraining+0x328>)
4000b4f2:	f440 507c 	orr.w	r0, r0, #16128	; 0x3f00
4000b4f6:	4629      	mov	r1, r5
4000b4f8:	9000      	str	r0, [sp, #0]
4000b4fa:	4632      	mov	r2, r6
4000b4fc:	4620      	mov	r0, r4
4000b4fe:	9301      	str	r3, [sp, #4]
4000b500:	f241 0334 	movw	r3, #4148	; 0x1034
4000b504:	f7fc fa30 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000b508:	f8df 8170 	ldr.w	r8, [pc, #368]	; 4000b67c <ddr3TipIpTraining+0x32c>
4000b50c:	f8c8 0000 	str.w	r0, [r8]
4000b510:	2800      	cmp	r0, #0
4000b512:	f040 8153 	bne.w	4000b7bc <ddr3TipIpTraining+0x46c>
4000b516:	9822      	ldr	r0, [sp, #136]	; 0x88
4000b518:	4629      	mov	r1, r5
4000b51a:	f89d 907c 	ldrb.w	r9, [sp, #124]	; 0x7c
4000b51e:	4632      	mov	r2, r6
4000b520:	0243      	lsls	r3, r0, #9
4000b522:	f1b9 0f00 	cmp.w	r9, #0
4000b526:	bf14      	ite	ne
4000b528:	f44f 7980 	movne.w	r9, #256	; 0x100
4000b52c:	f04f 0900 	moveq.w	r9, #0
4000b530:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
4000b534:	4620      	mov	r0, r4
4000b536:	f043 0301 	orr.w	r3, r3, #1
4000b53a:	ea43 0309 	orr.w	r3, r3, r9
4000b53e:	9300      	str	r3, [sp, #0]
4000b540:	f06f 4378 	mvn.w	r3, #4160749568	; 0xf8000000
4000b544:	9301      	str	r3, [sp, #4]
4000b546:	f241 033c 	movw	r3, #4156	; 0x103c
4000b54a:	f7fc fa0d 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000b54e:	f8c8 0000 	str.w	r0, [r8]
4000b552:	2800      	cmp	r0, #0
4000b554:	f040 8132 	bne.w	4000b7bc <ddr3TipIpTraining+0x46c>
4000b558:	9b23      	ldr	r3, [sp, #140]	; 0x8c
4000b55a:	4620      	mov	r0, r4
4000b55c:	4629      	mov	r1, r5
4000b55e:	4632      	mov	r2, r6
4000b560:	9300      	str	r3, [sp, #0]
4000b562:	f64f 73ff 	movw	r3, #65535	; 0xffff
4000b566:	9301      	str	r3, [sp, #4]
4000b568:	f241 03b4 	movw	r3, #4276	; 0x10b4
4000b56c:	f7fc f9fc 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000b570:	f8c8 0000 	str.w	r0, [r8]
4000b574:	2800      	cmp	r0, #0
4000b576:	f040 8121 	bne.w	4000b7bc <ddr3TipIpTraining+0x46c>
4000b57a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
4000b57c:	2a01      	cmp	r2, #1
4000b57e:	d110      	bne.n	4000b5a2 <ddr3TipIpTraining+0x252>
4000b580:	2f01      	cmp	r7, #1
4000b582:	d106      	bne.n	4000b592 <ddr3TipIpTraining+0x242>
4000b584:	4b3a      	ldr	r3, [pc, #232]	; (4000b670 <ddr3TipIpTraining+0x320>)
4000b586:	681b      	ldr	r3, [r3, #0]
4000b588:	ea4f 1903 	mov.w	r9, r3, lsl #4
4000b58c:	f109 095f 	add.w	r9, r9, #95	; 0x5f
4000b590:	e019      	b.n	4000b5c6 <ddr3TipIpTraining+0x276>
4000b592:	b9c7      	cbnz	r7, 4000b5c6 <ddr3TipIpTraining+0x276>
4000b594:	4b36      	ldr	r3, [pc, #216]	; (4000b670 <ddr3TipIpTraining+0x320>)
4000b596:	681b      	ldr	r3, [r3, #0]
4000b598:	ea4f 1903 	mov.w	r9, r3, lsl #4
4000b59c:	f109 091f 	add.w	r9, r9, #31
4000b5a0:	e011      	b.n	4000b5c6 <ddr3TipIpTraining+0x276>
4000b5a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
4000b5a4:	b97b      	cbnz	r3, 4000b5c6 <ddr3TipIpTraining+0x276>
4000b5a6:	b937      	cbnz	r7, 4000b5b6 <ddr3TipIpTraining+0x266>
4000b5a8:	4b31      	ldr	r3, [pc, #196]	; (4000b670 <ddr3TipIpTraining+0x320>)
4000b5aa:	681b      	ldr	r3, [r3, #0]
4000b5ac:	ea4f 0983 	mov.w	r9, r3, lsl #2
4000b5b0:	f109 0901 	add.w	r9, r9, #1
4000b5b4:	e007      	b.n	4000b5c6 <ddr3TipIpTraining+0x276>
4000b5b6:	2f01      	cmp	r7, #1
4000b5b8:	d105      	bne.n	4000b5c6 <ddr3TipIpTraining+0x276>
4000b5ba:	4b2d      	ldr	r3, [pc, #180]	; (4000b670 <ddr3TipIpTraining+0x320>)
4000b5bc:	681b      	ldr	r3, [r3, #0]
4000b5be:	ea4f 0983 	mov.w	r9, r3, lsl #2
4000b5c2:	f109 0903 	add.w	r9, r9, #3
4000b5c6:	9822      	ldr	r0, [sp, #136]	; 0x88
4000b5c8:	4629      	mov	r1, r5
4000b5ca:	4632      	mov	r2, r6
4000b5cc:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 4000b67c <ddr3TipIpTraining+0x32c>
4000b5d0:	ea49 2900 	orr.w	r9, r9, r0, lsl #8
4000b5d4:	4620      	mov	r0, r4
4000b5d6:	f049 43c0 	orr.w	r3, r9, #1610612736	; 0x60000000
4000b5da:	9300      	str	r3, [sp, #0]
4000b5dc:	f04f 33ff 	mov.w	r3, #4294967295
4000b5e0:	9301      	str	r3, [sp, #4]
4000b5e2:	f241 03c4 	movw	r3, #4292	; 0x10c4
4000b5e6:	f7fc f9bf 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000b5ea:	f8ca 0000 	str.w	r0, [sl]
4000b5ee:	b120      	cbz	r0, 4000b5fa <ddr3TipIpTraining+0x2aa>
4000b5f0:	f003 fe38 	bl	4000f264 <gtBreakOnFail>
4000b5f4:	f8da 0000 	ldr.w	r0, [sl]
4000b5f8:	e181      	b.n	4000b8fe <ddr3TipIpTraining+0x5ae>
4000b5fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
4000b5fc:	b2d2      	uxtb	r2, r2
4000b5fe:	9209      	str	r2, [sp, #36]	; 0x24
4000b600:	00d3      	lsls	r3, r2, #3
4000b602:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
4000b604:	930a      	str	r3, [sp, #40]	; 0x28
4000b606:	2a00      	cmp	r2, #0
4000b608:	d17e      	bne.n	4000b708 <ddr3TipIpTraining+0x3b8>
4000b60a:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
4000b60e:	4623      	mov	r3, r4
4000b610:	4617      	mov	r7, r2
4000b612:	4693      	mov	fp, r2
4000b614:	46c1      	mov	r9, r8
4000b616:	4644      	mov	r4, r8
4000b618:	4698      	mov	r8, r3
4000b61a:	e011      	b.n	4000b640 <ddr3TipIpTraining+0x2f0>
4000b61c:	f834 3b02 	ldrh.w	r3, [r4], #2
4000b620:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
4000b624:	4629      	mov	r1, r5
4000b626:	9001      	str	r0, [sp, #4]
4000b628:	4632      	mov	r2, r6
4000b62a:	4640      	mov	r0, r8
4000b62c:	f8cd b000 	str.w	fp, [sp]
4000b630:	f7fc f99a 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000b634:	f8ca 0000 	str.w	r0, [sl]
4000b638:	2800      	cmp	r0, #0
4000b63a:	f040 812b 	bne.w	4000b894 <ddr3TipIpTraining+0x544>
4000b63e:	3701      	adds	r7, #1
4000b640:	9a0a      	ldr	r2, [sp, #40]	; 0x28
4000b642:	4297      	cmp	r7, r2
4000b644:	d1ea      	bne.n	4000b61c <ddr3TipIpTraining+0x2cc>
4000b646:	4644      	mov	r4, r8
4000b648:	f04f 0b08 	mov.w	fp, #8
4000b64c:	46c8      	mov	r8, r9
4000b64e:	2700      	movs	r7, #0
4000b650:	f8df c02c 	ldr.w	ip, [pc, #44]	; 4000b680 <ddr3TipIpTraining+0x330>
4000b654:	e035      	b.n	4000b6c2 <ddr3TipIpTraining+0x372>
4000b656:	f8dc 3000 	ldr.w	r3, [ip]
4000b65a:	f893 a05c 	ldrb.w	sl, [r3, #92]	; 0x5c
4000b65e:	fa4a fa07 	asr.w	sl, sl, r7
4000b662:	f01a 0a01 	ands.w	sl, sl, #1
4000b666:	d127      	bne.n	4000b6b8 <ddr3TipIpTraining+0x368>
4000b668:	ea4f 09c7 	mov.w	r9, r7, lsl #3
4000b66c:	e022      	b.n	4000b6b4 <ddr3TipIpTraining+0x364>
4000b66e:	bf00      	nop
4000b670:	400207cc 	andmi	r0, r2, ip, asr #15
4000b674:	0c000003 	wstrbeq	wr0, [r0], #-3
4000b678:	003fffef 	eorseq	pc, pc, pc, ror #31
4000b67c:	400206c0 	andmi	r0, r2, r0, asr #13
4000b680:	40020428 	andmi	r0, r2, r8, lsr #8
4000b684:	f838 300a 	ldrh.w	r3, [r8, sl]
4000b688:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
4000b68c:	4632      	mov	r2, r6
4000b68e:	9000      	str	r0, [sp, #0]
4000b690:	9001      	str	r0, [sp, #4]
4000b692:	4629      	mov	r1, r5
4000b694:	4620      	mov	r0, r4
4000b696:	f8cd c020 	str.w	ip, [sp, #32]
4000b69a:	f7fc f965 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000b69e:	4a9a      	ldr	r2, [pc, #616]	; (4000b908 <ddr3TipIpTraining+0x5b8>)
4000b6a0:	f10a 0a02 	add.w	sl, sl, #2
4000b6a4:	f8dd c020 	ldr.w	ip, [sp, #32]
4000b6a8:	6010      	str	r0, [r2, #0]
4000b6aa:	2800      	cmp	r0, #0
4000b6ac:	f040 80f2 	bne.w	4000b894 <ddr3TipIpTraining+0x544>
4000b6b0:	f109 0901 	add.w	r9, r9, #1
4000b6b4:	45d9      	cmp	r9, fp
4000b6b6:	d3e5      	bcc.n	4000b684 <ddr3TipIpTraining+0x334>
4000b6b8:	3701      	adds	r7, #1
4000b6ba:	f10b 0b08 	add.w	fp, fp, #8
4000b6be:	f108 0810 	add.w	r8, r8, #16
4000b6c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
4000b6c4:	429f      	cmp	r7, r3
4000b6c6:	d3c6      	bcc.n	4000b656 <ddr3TipIpTraining+0x306>
4000b6c8:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
4000b6cc:	4623      	mov	r3, r4
4000b6ce:	2700      	movs	r7, #0
4000b6d0:	f04f 7980 	mov.w	r9, #16777216	; 0x1000000
4000b6d4:	f8df a230 	ldr.w	sl, [pc, #560]	; 4000b908 <ddr3TipIpTraining+0x5b8>
4000b6d8:	4644      	mov	r4, r8
4000b6da:	4698      	mov	r8, r3
4000b6dc:	e010      	b.n	4000b700 <ddr3TipIpTraining+0x3b0>
4000b6de:	f834 3b02 	ldrh.w	r3, [r4], #2
4000b6e2:	4640      	mov	r0, r8
4000b6e4:	4629      	mov	r1, r5
4000b6e6:	4632      	mov	r2, r6
4000b6e8:	f8cd 9000 	str.w	r9, [sp]
4000b6ec:	f8cd 9004 	str.w	r9, [sp, #4]
4000b6f0:	f7fc f93a 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000b6f4:	f8ca 0000 	str.w	r0, [sl]
4000b6f8:	2800      	cmp	r0, #0
4000b6fa:	f040 80cb 	bne.w	4000b894 <ddr3TipIpTraining+0x544>
4000b6fe:	3701      	adds	r7, #1
4000b700:	9809      	ldr	r0, [sp, #36]	; 0x24
4000b702:	4287      	cmp	r7, r0
4000b704:	d3eb      	bcc.n	4000b6de <ddr3TipIpTraining+0x38e>
4000b706:	e03e      	b.n	4000b786 <ddr3TipIpTraining+0x436>
4000b708:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
4000b70a:	2a01      	cmp	r2, #1
4000b70c:	d13c      	bne.n	4000b788 <ddr3TipIpTraining+0x438>
4000b70e:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
4000b712:	4623      	mov	r3, r4
4000b714:	4607      	mov	r7, r0
4000b716:	4681      	mov	r9, r0
4000b718:	f04f 7b80 	mov.w	fp, #16777216	; 0x1000000
4000b71c:	4644      	mov	r4, r8
4000b71e:	4698      	mov	r8, r3
4000b720:	e00e      	b.n	4000b740 <ddr3TipIpTraining+0x3f0>
4000b722:	f834 3b02 	ldrh.w	r3, [r4], #2
4000b726:	4640      	mov	r0, r8
4000b728:	4629      	mov	r1, r5
4000b72a:	4632      	mov	r2, r6
4000b72c:	e88d 0a00 	stmia.w	sp, {r9, fp}
4000b730:	f7fc f91a 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000b734:	f8ca 0000 	str.w	r0, [sl]
4000b738:	2800      	cmp	r0, #0
4000b73a:	f040 80ab 	bne.w	4000b894 <ddr3TipIpTraining+0x544>
4000b73e:	3701      	adds	r7, #1
4000b740:	9b09      	ldr	r3, [sp, #36]	; 0x24
4000b742:	429f      	cmp	r7, r3
4000b744:	d3ed      	bcc.n	4000b722 <ddr3TipIpTraining+0x3d2>
4000b746:	4644      	mov	r4, r8
4000b748:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
4000b74c:	4623      	mov	r3, r4
4000b74e:	2700      	movs	r7, #0
4000b750:	f04f 7980 	mov.w	r9, #16777216	; 0x1000000
4000b754:	f8df a1b0 	ldr.w	sl, [pc, #432]	; 4000b908 <ddr3TipIpTraining+0x5b8>
4000b758:	4644      	mov	r4, r8
4000b75a:	4698      	mov	r8, r3
4000b75c:	e010      	b.n	4000b780 <ddr3TipIpTraining+0x430>
4000b75e:	f834 3b02 	ldrh.w	r3, [r4], #2
4000b762:	4640      	mov	r0, r8
4000b764:	4629      	mov	r1, r5
4000b766:	4632      	mov	r2, r6
4000b768:	f8cd 9000 	str.w	r9, [sp]
4000b76c:	f8cd 9004 	str.w	r9, [sp, #4]
4000b770:	f7fc f8fa 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000b774:	f8ca 0000 	str.w	r0, [sl]
4000b778:	2800      	cmp	r0, #0
4000b77a:	f040 808b 	bne.w	4000b894 <ddr3TipIpTraining+0x544>
4000b77e:	3701      	adds	r7, #1
4000b780:	980a      	ldr	r0, [sp, #40]	; 0x28
4000b782:	4287      	cmp	r7, r0
4000b784:	d1eb      	bne.n	4000b75e <ddr3TipIpTraining+0x40e>
4000b786:	4644      	mov	r4, r8
4000b788:	2100      	movs	r1, #0
4000b78a:	4620      	mov	r0, r4
4000b78c:	f002 ff86 	bl	4000e69c <ddr3TipDevAttrGet>
4000b790:	4a5e      	ldr	r2, [pc, #376]	; (4000b90c <ddr3TipIpTraining+0x5bc>)
4000b792:	f241 0330 	movw	r3, #4144	; 0x1030
4000b796:	4629      	mov	r1, r5
4000b798:	2701      	movs	r7, #1
4000b79a:	9700      	str	r7, [sp, #0]
4000b79c:	9701      	str	r7, [sp, #4]
4000b79e:	f8df 8168 	ldr.w	r8, [pc, #360]	; 4000b908 <ddr3TipIpTraining+0x5b8>
4000b7a2:	2802      	cmp	r0, #2
4000b7a4:	bf94      	ite	ls
4000b7a6:	4691      	movls	r9, r2
4000b7a8:	4699      	movhi	r9, r3
4000b7aa:	4620      	mov	r0, r4
4000b7ac:	4632      	mov	r2, r6
4000b7ae:	464b      	mov	r3, r9
4000b7b0:	f7fc f8da 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000b7b4:	4605      	mov	r5, r0
4000b7b6:	f8c8 0000 	str.w	r0, [r8]
4000b7ba:	b120      	cbz	r0, 4000b7c6 <ddr3TipIpTraining+0x476>
4000b7bc:	f003 fd52 	bl	4000f264 <gtBreakOnFail>
4000b7c0:	f8d8 0000 	ldr.w	r0, [r8]
4000b7c4:	e09b      	b.n	4000b8fe <ddr3TipIpTraining+0x5ae>
4000b7c6:	4b52      	ldr	r3, [pc, #328]	; (4000b910 <ddr3TipIpTraining+0x5c0>)
4000b7c8:	4621      	mov	r1, r4
4000b7ca:	463a      	mov	r2, r7
4000b7cc:	b2e0      	uxtb	r0, r4
4000b7ce:	681b      	ldr	r3, [r3, #0]
4000b7d0:	4798      	blx	r3
4000b7d2:	4620      	mov	r0, r4
4000b7d4:	4629      	mov	r1, r5
4000b7d6:	f002 ff61 	bl	4000e69c <ddr3TipDevAttrGet>
4000b7da:	2802      	cmp	r0, #2
4000b7dc:	d805      	bhi.n	4000b7ea <ddr3TipIpTraining+0x49a>
4000b7de:	4b4d      	ldr	r3, [pc, #308]	; (4000b914 <ddr3TipIpTraining+0x5c4>)
4000b7e0:	681b      	ldr	r3, [r3, #0]
4000b7e2:	781b      	ldrb	r3, [r3, #0]
4000b7e4:	07d9      	lsls	r1, r3, #31
4000b7e6:	d577      	bpl.n	4000b8d8 <ddr3TipIpTraining+0x588>
4000b7e8:	e043      	b.n	4000b872 <ddr3TipIpTraining+0x522>
4000b7ea:	4b4a      	ldr	r3, [pc, #296]	; (4000b914 <ddr3TipIpTraining+0x5c4>)
4000b7ec:	681b      	ldr	r3, [r3, #0]
4000b7ee:	781b      	ldrb	r3, [r3, #0]
4000b7f0:	07da      	lsls	r2, r3, #31
4000b7f2:	d52d      	bpl.n	4000b850 <ddr3TipIpTraining+0x500>
4000b7f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
4000b7f6:	07d3      	lsls	r3, r2, #31
4000b7f8:	d417      	bmi.n	4000b82a <ddr3TipIpTraining+0x4da>
4000b7fa:	e022      	b.n	4000b842 <ddr3TipIpTraining+0x4f2>
4000b7fc:	2100      	movs	r1, #0
4000b7fe:	f04f 33ff 	mov.w	r3, #4294967295
4000b802:	4620      	mov	r0, r4
4000b804:	9301      	str	r3, [sp, #4]
4000b806:	460a      	mov	r2, r1
4000b808:	4b40      	ldr	r3, [pc, #256]	; (4000b90c <ddr3TipIpTraining+0x5bc>)
4000b80a:	9600      	str	r6, [sp, #0]
4000b80c:	f7fc fbca 	bl	40007fa4 <mvHwsDdr3TipIFRead>
4000b810:	f8c8 0000 	str.w	r0, [r8]
4000b814:	2800      	cmp	r0, #0
4000b816:	d13d      	bne.n	4000b894 <ddr3TipIpTraining+0x544>
4000b818:	9b11      	ldr	r3, [sp, #68]	; 0x44
4000b81a:	0798      	lsls	r0, r3, #30
4000b81c:	d503      	bpl.n	4000b826 <ddr3TipIpTraining+0x4d6>
4000b81e:	9828      	ldr	r0, [sp, #160]	; 0xa0
4000b820:	2301      	movs	r3, #1
4000b822:	7003      	strb	r3, [r0, #0]
4000b824:	e006      	b.n	4000b834 <ddr3TipIpTraining+0x4e4>
4000b826:	3501      	adds	r5, #1
4000b828:	e001      	b.n	4000b82e <ddr3TipIpTraining+0x4de>
4000b82a:	4f3b      	ldr	r7, [pc, #236]	; (4000b918 <ddr3TipIpTraining+0x5c8>)
4000b82c:	ae11      	add	r6, sp, #68	; 0x44
4000b82e:	683b      	ldr	r3, [r7, #0]
4000b830:	429d      	cmp	r5, r3
4000b832:	d3e3      	bcc.n	4000b7fc <ddr3TipIpTraining+0x4ac>
4000b834:	4b38      	ldr	r3, [pc, #224]	; (4000b918 <ddr3TipIpTraining+0x5c8>)
4000b836:	681b      	ldr	r3, [r3, #0]
4000b838:	429d      	cmp	r5, r3
4000b83a:	d102      	bne.n	4000b842 <ddr3TipIpTraining+0x4f2>
4000b83c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
4000b83e:	2302      	movs	r3, #2
4000b840:	7013      	strb	r3, [r2, #0]
4000b842:	4620      	mov	r0, r4
4000b844:	2100      	movs	r1, #0
4000b846:	f7ff fabb 	bl	4000adc0 <isOdpgAccessDone>
4000b84a:	4d2f      	ldr	r5, [pc, #188]	; (4000b908 <ddr3TipIpTraining+0x5b8>)
4000b84c:	6028      	str	r0, [r5, #0]
4000b84e:	b960      	cbnz	r0, 4000b86a <ddr3TipIpTraining+0x51a>
4000b850:	2200      	movs	r2, #0
4000b852:	2101      	movs	r1, #1
4000b854:	4620      	mov	r0, r4
4000b856:	f241 63fc 	movw	r3, #5884	; 0x16fc
4000b85a:	9200      	str	r2, [sp, #0]
4000b85c:	9101      	str	r1, [sp, #4]
4000b85e:	f7fc f883 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000b862:	4d29      	ldr	r5, [pc, #164]	; (4000b908 <ddr3TipIpTraining+0x5b8>)
4000b864:	6028      	str	r0, [r5, #0]
4000b866:	2800      	cmp	r0, #0
4000b868:	d0b9      	beq.n	4000b7de <ddr3TipIpTraining+0x48e>
4000b86a:	f003 fcfb 	bl	4000f264 <gtBreakOnFail>
4000b86e:	6828      	ldr	r0, [r5, #0]
4000b870:	e045      	b.n	4000b8fe <ddr3TipIpTraining+0x5ae>
4000b872:	9b21      	ldr	r3, [sp, #132]	; 0x84
4000b874:	07d9      	lsls	r1, r3, #31
4000b876:	d420      	bmi.n	4000b8ba <ddr3TipIpTraining+0x56a>
4000b878:	e02e      	b.n	4000b8d8 <ddr3TipIpTraining+0x588>
4000b87a:	2100      	movs	r1, #0
4000b87c:	f04f 33ff 	mov.w	r3, #4294967295
4000b880:	4620      	mov	r0, r4
4000b882:	9301      	str	r3, [sp, #4]
4000b884:	460a      	mov	r2, r1
4000b886:	464b      	mov	r3, r9
4000b888:	9600      	str	r6, [sp, #0]
4000b88a:	f7fc fb8b 	bl	40007fa4 <mvHwsDdr3TipIFRead>
4000b88e:	f8c8 0000 	str.w	r0, [r8]
4000b892:	b120      	cbz	r0, 4000b89e <ddr3TipIpTraining+0x54e>
4000b894:	f003 fce6 	bl	4000f264 <gtBreakOnFail>
4000b898:	4b1b      	ldr	r3, [pc, #108]	; (4000b908 <ddr3TipIpTraining+0x5b8>)
4000b89a:	6818      	ldr	r0, [r3, #0]
4000b89c:	e02f      	b.n	4000b8fe <ddr3TipIpTraining+0x5ae>
4000b89e:	9b11      	ldr	r3, [sp, #68]	; 0x44
4000b8a0:	079a      	lsls	r2, r3, #30
4000b8a2:	d508      	bpl.n	4000b8b6 <ddr3TipIpTraining+0x566>
4000b8a4:	075b      	lsls	r3, r3, #29
4000b8a6:	d403      	bmi.n	4000b8b0 <ddr3TipIpTraining+0x560>
4000b8a8:	9828      	ldr	r0, [sp, #160]	; 0xa0
4000b8aa:	2301      	movs	r3, #1
4000b8ac:	7003      	strb	r3, [r0, #0]
4000b8ae:	e00c      	b.n	4000b8ca <ddr3TipIpTraining+0x57a>
4000b8b0:	9a28      	ldr	r2, [sp, #160]	; 0xa0
4000b8b2:	7010      	strb	r0, [r2, #0]
4000b8b4:	e009      	b.n	4000b8ca <ddr3TipIpTraining+0x57a>
4000b8b6:	3501      	adds	r5, #1
4000b8b8:	e004      	b.n	4000b8c4 <ddr3TipIpTraining+0x574>
4000b8ba:	4f17      	ldr	r7, [pc, #92]	; (4000b918 <ddr3TipIpTraining+0x5c8>)
4000b8bc:	2500      	movs	r5, #0
4000b8be:	f8df 8048 	ldr.w	r8, [pc, #72]	; 4000b908 <ddr3TipIpTraining+0x5b8>
4000b8c2:	ae11      	add	r6, sp, #68	; 0x44
4000b8c4:	683b      	ldr	r3, [r7, #0]
4000b8c6:	429d      	cmp	r5, r3
4000b8c8:	d3d7      	bcc.n	4000b87a <ddr3TipIpTraining+0x52a>
4000b8ca:	4b13      	ldr	r3, [pc, #76]	; (4000b918 <ddr3TipIpTraining+0x5c8>)
4000b8cc:	681b      	ldr	r3, [r3, #0]
4000b8ce:	429d      	cmp	r5, r3
4000b8d0:	d102      	bne.n	4000b8d8 <ddr3TipIpTraining+0x588>
4000b8d2:	9828      	ldr	r0, [sp, #160]	; 0xa0
4000b8d4:	2302      	movs	r3, #2
4000b8d6:	7003      	strb	r3, [r0, #0]
4000b8d8:	2200      	movs	r2, #0
4000b8da:	f04f 33ff 	mov.w	r3, #4294967295
4000b8de:	4620      	mov	r0, r4
4000b8e0:	e88d 000c 	stmia.w	sp, {r2, r3}
4000b8e4:	2101      	movs	r1, #1
4000b8e6:	f241 6330 	movw	r3, #5680	; 0x1630
4000b8ea:	f7fc f83d 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000b8ee:	4c06      	ldr	r4, [pc, #24]	; (4000b908 <ddr3TipIpTraining+0x5b8>)
4000b8f0:	6020      	str	r0, [r4, #0]
4000b8f2:	b120      	cbz	r0, 4000b8fe <ddr3TipIpTraining+0x5ae>
4000b8f4:	f003 fcb6 	bl	4000f264 <gtBreakOnFail>
4000b8f8:	6820      	ldr	r0, [r4, #0]
4000b8fa:	e000      	b.n	4000b8fe <ddr3TipIpTraining+0x5ae>
4000b8fc:	2004      	movs	r0, #4
4000b8fe:	b013      	add	sp, #76	; 0x4c
4000b900:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000b904:	4603      	mov	r3, r0
4000b906:	e5e2      	b.n	4000b4ce <ddr3TipIpTraining+0x17e>
4000b908:	400206c0 	andmi	r0, r2, r0, asr #13
4000b90c:	00018488 	andeq	r8, r1, r8, lsl #9
4000b910:	40016b20 	andmi	r6, r1, r0, lsr #22
4000b914:	40020428 	andmi	r0, r2, r8, lsr #8
4000b918:	40016460 	andmi	r6, r1, r0, ror #8

Disassembly of section .text.ddr3TipIpTrainingWrapperInt:

4000b91c <ddr3TipIpTrainingWrapperInt>:
ddr3TipIpTrainingWrapperInt():
4000b91c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000b920:	b097      	sub	sp, #92	; 0x5c
4000b922:	4693      	mov	fp, r2
4000b924:	469a      	mov	sl, r3
4000b926:	f89d 208c 	ldrb.w	r2, [sp, #140]	; 0x8c
4000b92a:	f89d 30a8 	ldrb.w	r3, [sp, #168]	; 0xa8
4000b92e:	f89d 7094 	ldrb.w	r7, [sp, #148]	; 0x94
4000b932:	910e      	str	r1, [sp, #56]	; 0x38
4000b934:	2102      	movs	r1, #2
4000b936:	9210      	str	r2, [sp, #64]	; 0x40
4000b938:	2f00      	cmp	r7, #0
4000b93a:	bf0c      	ite	eq
4000b93c:	2240      	moveq	r2, #64	; 0x40
4000b93e:	2200      	movne	r2, #0
4000b940:	9311      	str	r3, [sp, #68]	; 0x44
4000b942:	900f      	str	r0, [sp, #60]	; 0x3c
4000b944:	f89d 9088 	ldrb.w	r9, [sp, #136]	; 0x88
4000b948:	f89d 4090 	ldrb.w	r4, [sp, #144]	; 0x90
4000b94c:	f89d 50ac 	ldrb.w	r5, [sp, #172]	; 0xac
4000b950:	f89d 80b0 	ldrb.w	r8, [sp, #176]	; 0xb0
4000b954:	9214      	str	r2, [sp, #80]	; 0x50
4000b956:	f002 fea1 	bl	4000e69c <ddr3TipDevAttrGet>
4000b95a:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
4000b95c:	2b00      	cmp	r3, #0
4000b95e:	f000 8083 	beq.w	4000ba68 <ddr3TipIpTrainingWrapperInt+0x14c>
4000b962:	f1b8 0f01 	cmp.w	r8, #1
4000b966:	d87f      	bhi.n	4000ba68 <ddr3TipIpTrainingWrapperInt+0x14c>
4000b968:	2d02      	cmp	r5, #2
4000b96a:	d87d      	bhi.n	4000ba68 <ddr3TipIpTrainingWrapperInt+0x14c>
4000b96c:	9a11      	ldr	r2, [sp, #68]	; 0x44
4000b96e:	2a24      	cmp	r2, #36	; 0x24
4000b970:	d87a      	bhi.n	4000ba68 <ddr3TipIpTrainingWrapperInt+0x14c>
4000b972:	2f02      	cmp	r7, #2
4000b974:	d878      	bhi.n	4000ba68 <ddr3TipIpTrainingWrapperInt+0x14c>
4000b976:	2c01      	cmp	r4, #1
4000b978:	d876      	bhi.n	4000ba68 <ddr3TipIpTrainingWrapperInt+0x14c>
4000b97a:	9b10      	ldr	r3, [sp, #64]	; 0x40
4000b97c:	2b02      	cmp	r3, #2
4000b97e:	d873      	bhi.n	4000ba68 <ddr3TipIpTrainingWrapperInt+0x14c>
4000b980:	f1b9 0f01 	cmp.w	r9, #1
4000b984:	d870      	bhi.n	4000ba68 <ddr3TipIpTrainingWrapperInt+0x14c>
4000b986:	9a20      	ldr	r2, [sp, #128]	; 0x80
4000b988:	b2c0      	uxtb	r0, r0
4000b98a:	4282      	cmp	r2, r0
4000b98c:	d26c      	bcs.n	4000ba68 <ddr3TipIpTrainingWrapperInt+0x14c>
4000b98e:	f1ba 0f01 	cmp.w	sl, #1
4000b992:	d869      	bhi.n	4000ba68 <ddr3TipIpTrainingWrapperInt+0x14c>
4000b994:	f1bb 0f0b 	cmp.w	fp, #11
4000b998:	d866      	bhi.n	4000ba68 <ddr3TipIpTrainingWrapperInt+0x14c>
4000b99a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
4000b99c:	2b01      	cmp	r3, #1
4000b99e:	d863      	bhi.n	4000ba68 <ddr3TipIpTrainingWrapperInt+0x14c>
4000b9a0:	2d02      	cmp	r5, #2
4000b9a2:	bf14      	ite	ne
4000b9a4:	4622      	movne	r2, r4
4000b9a6:	2201      	moveq	r2, #1
4000b9a8:	bf08      	it	eq
4000b9aa:	2501      	moveq	r5, #1
4000b9ac:	bf08      	it	eq
4000b9ae:	2400      	moveq	r4, #0
4000b9b0:	9513      	str	r5, [sp, #76]	; 0x4c
4000b9b2:	9212      	str	r2, [sp, #72]	; 0x48
4000b9b4:	2600      	movs	r6, #0
4000b9b6:	e052      	b.n	4000ba5e <ddr3TipIpTrainingWrapperInt+0x142>
4000b9b8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
4000b9ba:	9b28      	ldr	r3, [sp, #160]	; 0xa0
4000b9bc:	980f      	ldr	r0, [sp, #60]	; 0x3c
4000b9be:	2c00      	cmp	r4, #0
4000b9c0:	bf08      	it	eq
4000b9c2:	4613      	moveq	r3, r2
4000b9c4:	9a20      	ldr	r2, [sp, #128]	; 0x80
4000b9c6:	9306      	str	r3, [sp, #24]
4000b9c8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
4000b9ca:	e88d 0204 	stmia.w	sp, {r2, r9}
4000b9ce:	9a10      	ldr	r2, [sp, #64]	; 0x40
4000b9d0:	9307      	str	r3, [sp, #28]
4000b9d2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
4000b9d4:	9202      	str	r2, [sp, #8]
4000b9d6:	9a26      	ldr	r2, [sp, #152]	; 0x98
4000b9d8:	9309      	str	r3, [sp, #36]	; 0x24
4000b9da:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
4000b9dc:	9205      	str	r2, [sp, #20]
4000b9de:	9a11      	ldr	r2, [sp, #68]	; 0x44
4000b9e0:	930c      	str	r3, [sp, #48]	; 0x30
4000b9e2:	4653      	mov	r3, sl
4000b9e4:	990e      	ldr	r1, [sp, #56]	; 0x38
4000b9e6:	9208      	str	r2, [sp, #32]
4000b9e8:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
4000b9ea:	9403      	str	r4, [sp, #12]
4000b9ec:	9704      	str	r7, [sp, #16]
4000b9ee:	920b      	str	r2, [sp, #44]	; 0x2c
4000b9f0:	465a      	mov	r2, fp
4000b9f2:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
4000b9f6:	f7ff fcab 	bl	4000b350 <ddr3TipIpTraining>
4000b9fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
4000b9fc:	f8cd b054 	str.w	fp, [sp, #84]	; 0x54
4000ba00:	2a01      	cmp	r2, #1
4000ba02:	bf14      	ite	ne
4000ba04:	46dc      	movne	ip, fp
4000ba06:	f04f 0c00 	moveq.w	ip, #0
4000ba0a:	4665      	mov	r5, ip
4000ba0c:	46e3      	mov	fp, ip
4000ba0e:	4a18      	ldr	r2, [pc, #96]	; (4000ba70 <ddr3TipIpTrainingWrapperInt+0x154>)
4000ba10:	6813      	ldr	r3, [r2, #0]
4000ba12:	781b      	ldrb	r3, [r3, #0]
4000ba14:	fa43 f305 	asr.w	r3, r3, r5
4000ba18:	07d8      	lsls	r0, r3, #31
4000ba1a:	d519      	bpl.n	4000ba50 <ddr3TipIpTrainingWrapperInt+0x134>
4000ba1c:	9b21      	ldr	r3, [sp, #132]	; 0x84
4000ba1e:	4629      	mov	r1, r5
4000ba20:	9a14      	ldr	r2, [sp, #80]	; 0x50
4000ba22:	980f      	ldr	r0, [sp, #60]	; 0x3c
4000ba24:	e88d 0298 	stmia.w	sp, {r3, r4, r7, r9}
4000ba28:	9208      	str	r2, [sp, #32]
4000ba2a:	4652      	mov	r2, sl
4000ba2c:	9b20      	ldr	r3, [sp, #128]	; 0x80
4000ba2e:	9604      	str	r6, [sp, #16]
4000ba30:	f8cd 8014 	str.w	r8, [sp, #20]
4000ba34:	9606      	str	r6, [sp, #24]
4000ba36:	9607      	str	r6, [sp, #28]
4000ba38:	9609      	str	r6, [sp, #36]	; 0x24
4000ba3a:	f7ff fbbd 	bl	4000b1b8 <ddr3TipReadTrainingResult>
4000ba3e:	4b0d      	ldr	r3, [pc, #52]	; (4000ba74 <ddr3TipIpTrainingWrapperInt+0x158>)
4000ba40:	6018      	str	r0, [r3, #0]
4000ba42:	b120      	cbz	r0, 4000ba4e <ddr3TipIpTrainingWrapperInt+0x132>
4000ba44:	f003 fc0e 	bl	4000f264 <gtBreakOnFail>
4000ba48:	4b0a      	ldr	r3, [pc, #40]	; (4000ba74 <ddr3TipIpTrainingWrapperInt+0x158>)
4000ba4a:	6818      	ldr	r0, [r3, #0]
4000ba4c:	e00d      	b.n	4000ba6a <ddr3TipIpTrainingWrapperInt+0x14e>
4000ba4e:	902d      	str	r0, [sp, #180]	; 0xb4
4000ba50:	3501      	adds	r5, #1
4000ba52:	455d      	cmp	r5, fp
4000ba54:	d9db      	bls.n	4000ba0e <ddr3TipIpTrainingWrapperInt+0xf2>
4000ba56:	3401      	adds	r4, #1
4000ba58:	f8dd b054 	ldr.w	fp, [sp, #84]	; 0x54
4000ba5c:	b2e4      	uxtb	r4, r4
4000ba5e:	9a12      	ldr	r2, [sp, #72]	; 0x48
4000ba60:	4294      	cmp	r4, r2
4000ba62:	d9a9      	bls.n	4000b9b8 <ddr3TipIpTrainingWrapperInt+0x9c>
4000ba64:	2000      	movs	r0, #0
4000ba66:	e000      	b.n	4000ba6a <ddr3TipIpTrainingWrapperInt+0x14e>
4000ba68:	2001      	movs	r0, #1
4000ba6a:	b017      	add	sp, #92	; 0x5c
4000ba6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000ba70:	40020428 	andmi	r0, r2, r8, lsr #8
4000ba74:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipIpTrainingWrapper:

4000ba78 <ddr3TipIpTrainingWrapper>:
ddr3TipIpTrainingWrapper():
4000ba78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000ba7c:	b0a3      	sub	sp, #140	; 0x8c
4000ba7e:	461f      	mov	r7, r3
4000ba80:	460c      	mov	r4, r1
4000ba82:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
4000ba86:	4616      	mov	r6, r2
4000ba88:	f89d 10b8 	ldrb.w	r1, [sp, #184]	; 0xb8
4000ba8c:	4683      	mov	fp, r0
4000ba8e:	f89d 50c0 	ldrb.w	r5, [sp, #192]	; 0xc0
4000ba92:	f89d 20d4 	ldrb.w	r2, [sp, #212]	; 0xd4
4000ba96:	931a      	str	r3, [sp, #104]	; 0x68
4000ba98:	2300      	movs	r3, #0
4000ba9a:	9118      	str	r1, [sp, #96]	; 0x60
4000ba9c:	429d      	cmp	r5, r3
4000ba9e:	bf0c      	ite	eq
4000baa0:	2140      	moveq	r1, #64	; 0x40
4000baa2:	4619      	movne	r1, r3
4000baa4:	911b      	str	r1, [sp, #108]	; 0x6c
4000baa6:	2102      	movs	r1, #2
4000baa8:	f89d 90b4 	ldrb.w	r9, [sp, #180]	; 0xb4
4000baac:	f8dd 80d0 	ldr.w	r8, [sp, #208]	; 0xd0
4000bab0:	9219      	str	r2, [sp, #100]	; 0x64
4000bab2:	931c      	str	r3, [sp, #112]	; 0x70
4000bab4:	931d      	str	r3, [sp, #116]	; 0x74
4000bab6:	931e      	str	r3, [sp, #120]	; 0x78
4000bab8:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
4000babc:	f002 fdee 	bl	4000e69c <ddr3TipDevAttrGet>
4000bac0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
4000bac2:	9a18      	ldr	r2, [sp, #96]	; 0x60
4000bac4:	9919      	ldr	r1, [sp, #100]	; 0x64
4000bac6:	9300      	str	r3, [sp, #0]
4000bac8:	2380      	movs	r3, #128	; 0x80
4000baca:	9301      	str	r3, [sp, #4]
4000bacc:	f89d 30bc 	ldrb.w	r3, [sp, #188]	; 0xbc
4000bad0:	9203      	str	r2, [sp, #12]
4000bad2:	910a      	str	r1, [sp, #40]	; 0x28
4000bad4:	9304      	str	r3, [sp, #16]
4000bad6:	9b31      	ldr	r3, [sp, #196]	; 0xc4
4000bad8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
4000bada:	9939      	ldr	r1, [sp, #228]	; 0xe4
4000badc:	9306      	str	r3, [sp, #24]
4000bade:	9b32      	ldr	r3, [sp, #200]	; 0xc8
4000bae0:	920c      	str	r2, [sp, #48]	; 0x30
4000bae2:	4632      	mov	r2, r6
4000bae4:	910e      	str	r1, [sp, #56]	; 0x38
4000bae6:	4621      	mov	r1, r4
4000bae8:	9307      	str	r3, [sp, #28]
4000baea:	9b33      	ldr	r3, [sp, #204]	; 0xcc
4000baec:	f8cd 9008 	str.w	r9, [sp, #8]
4000baf0:	9505      	str	r5, [sp, #20]
4000baf2:	9308      	str	r3, [sp, #32]
4000baf4:	f89d 30d8 	ldrb.w	r3, [sp, #216]	; 0xd8
4000baf8:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
4000bafc:	930b      	str	r3, [sp, #44]	; 0x2c
4000bafe:	9b38      	ldr	r3, [sp, #224]	; 0xe0
4000bb00:	930d      	str	r3, [sp, #52]	; 0x34
4000bb02:	463b      	mov	r3, r7
4000bb04:	4fa1      	ldr	r7, [pc, #644]	; (4000bd8c <ddr3TipIpTrainingWrapper+0x314>)
4000bb06:	b2c0      	uxtb	r0, r0
4000bb08:	9016      	str	r0, [sp, #88]	; 0x58
4000bb0a:	4658      	mov	r0, fp
4000bb0c:	f7ff ff06 	bl	4000b91c <ddr3TipIpTrainingWrapperInt>
4000bb10:	6038      	str	r0, [r7, #0]
4000bb12:	b118      	cbz	r0, 4000bb1c <ddr3TipIpTrainingWrapper+0xa4>
4000bb14:	f003 fba6 	bl	4000f264 <gtBreakOnFail>
4000bb18:	6838      	ldr	r0, [r7, #0]
4000bb1a:	e150      	b.n	4000bdbe <ddr3TipIpTrainingWrapper+0x346>
4000bb1c:	4b9c      	ldr	r3, [pc, #624]	; (4000bd90 <ddr3TipIpTrainingWrapper+0x318>)
4000bb1e:	2c01      	cmp	r4, #1
4000bb20:	bf08      	it	eq
4000bb22:	2600      	moveq	r6, #0
4000bb24:	ea4f 0258 	mov.w	r2, r8, lsr #1
4000bb28:	9212      	str	r2, [sp, #72]	; 0x48
4000bb2a:	22a0      	movs	r2, #160	; 0xa0
4000bb2c:	4634      	mov	r4, r6
4000bb2e:	464f      	mov	r7, r9
4000bb30:	9614      	str	r6, [sp, #80]	; 0x50
4000bb32:	fb02 3306 	mla	r3, r2, r6, r3
4000bb36:	9015      	str	r0, [sp, #84]	; 0x54
4000bb38:	9011      	str	r0, [sp, #68]	; 0x44
4000bb3a:	9313      	str	r3, [sp, #76]	; 0x4c
4000bb3c:	4b95      	ldr	r3, [pc, #596]	; (4000bd94 <ddr3TipIpTrainingWrapper+0x31c>)
4000bb3e:	681a      	ldr	r2, [r3, #0]
4000bb40:	7812      	ldrb	r2, [r2, #0]
4000bb42:	fa42 f204 	asr.w	r2, r2, r4
4000bb46:	07d2      	lsls	r2, r2, #31
4000bb48:	f140 8130 	bpl.w	4000bdac <ddr3TipIpTrainingWrapper+0x334>
4000bb4c:	2600      	movs	r6, #0
4000bb4e:	46a2      	mov	sl, r4
4000bb50:	46a9      	mov	r9, r5
4000bb52:	e05c      	b.n	4000bc0e <ddr3TipIpTrainingWrapper+0x196>
4000bb54:	498f      	ldr	r1, [pc, #572]	; (4000bd94 <ddr3TipIpTrainingWrapper+0x31c>)
4000bb56:	680b      	ldr	r3, [r1, #0]
4000bb58:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000bb5c:	fa43 f306 	asr.w	r3, r3, r6
4000bb60:	07db      	lsls	r3, r3, #31
4000bb62:	d552      	bpl.n	4000bc0a <ddr3TipIpTrainingWrapper+0x192>
4000bb64:	a922      	add	r1, sp, #136	; 0x88
4000bb66:	2400      	movs	r4, #0
4000bb68:	198b      	adds	r3, r1, r6
4000bb6a:	42a7      	cmp	r7, r4
4000bb6c:	bf0c      	ite	eq
4000bb6e:	2207      	moveq	r2, #7
4000bb70:	4622      	movne	r2, r4
4000bb72:	46a0      	mov	r8, r4
4000bb74:	9211      	str	r2, [sp, #68]	; 0x44
4000bb76:	f803 4c10 	strb.w	r4, [r3, #-16]
4000bb7a:	e042      	b.n	4000bc02 <ddr3TipIpTrainingWrapper+0x18a>
4000bb7c:	aa1c      	add	r2, sp, #112	; 0x70
4000bb7e:	4658      	mov	r0, fp
4000bb80:	eb02 0385 	add.w	r3, r2, r5, lsl #2
4000bb84:	4651      	mov	r1, sl
4000bb86:	9306      	str	r3, [sp, #24]
4000bb88:	2200      	movs	r2, #0
4000bb8a:	4633      	mov	r3, r6
4000bb8c:	f04f 0c01 	mov.w	ip, #1
4000bb90:	e88d 0230 	stmia.w	sp, {r4, r5, r9}
4000bb94:	f8cd c01c 	str.w	ip, [sp, #28]
4000bb98:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
4000bb9c:	9703      	str	r7, [sp, #12]
4000bb9e:	f8cd 8010 	str.w	r8, [sp, #16]
4000bba2:	f8cd 8014 	str.w	r8, [sp, #20]
4000bba6:	f8cd 8020 	str.w	r8, [sp, #32]
4000bbaa:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
4000bbae:	f7ff fb03 	bl	4000b1b8 <ddr3TipReadTrainingResult>
4000bbb2:	4b76      	ldr	r3, [pc, #472]	; (4000bd8c <ddr3TipIpTrainingWrapper+0x314>)
4000bbb4:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
4000bbb8:	6018      	str	r0, [r3, #0]
4000bbba:	2800      	cmp	r0, #0
4000bbbc:	f040 80e1 	bne.w	4000bd82 <ddr3TipIpTrainingWrapper+0x30a>
4000bbc0:	9917      	ldr	r1, [sp, #92]	; 0x5c
4000bbc2:	3501      	adds	r5, #1
4000bbc4:	3901      	subs	r1, #1
4000bbc6:	b2ed      	uxtb	r5, r5
4000bbc8:	9117      	str	r1, [sp, #92]	; 0x5c
4000bbca:	d1d7      	bne.n	4000bb7c <ddr3TipIpTrainingWrapper+0x104>
4000bbcc:	9b1c      	ldr	r3, [sp, #112]	; 0x70
4000bbce:	991d      	ldr	r1, [sp, #116]	; 0x74
4000bbd0:	681b      	ldr	r3, [r3, #0]
4000bbd2:	7809      	ldrb	r1, [r1, #0]
4000bbd4:	b2da      	uxtb	r2, r3
4000bbd6:	1a89      	subs	r1, r1, r2
4000bbd8:	2920      	cmp	r1, #32
4000bbda:	dd0e      	ble.n	4000bbfa <ddr3TipIpTrainingWrapper+0x182>
4000bbdc:	2a42      	cmp	r2, #66	; 0x42
4000bbde:	d80c      	bhi.n	4000bbfa <ddr3TipIpTrainingWrapper+0x182>
4000bbe0:	019d      	lsls	r5, r3, #6
4000bbe2:	d50a      	bpl.n	4000bbfa <ddr3TipIpTrainingWrapper+0x182>
4000bbe4:	aa22      	add	r2, sp, #136	; 0x88
4000bbe6:	fa0c f104 	lsl.w	r1, ip, r4
4000bbea:	1993      	adds	r3, r2, r6
4000bbec:	f8cd c054 	str.w	ip, [sp, #84]	; 0x54
4000bbf0:	f813 2c10 	ldrb.w	r2, [r3, #-16]
4000bbf4:	430a      	orrs	r2, r1
4000bbf6:	f803 2c10 	strb.w	r2, [r3, #-16]
4000bbfa:	9b11      	ldr	r3, [sp, #68]	; 0x44
4000bbfc:	3401      	adds	r4, #1
4000bbfe:	429c      	cmp	r4, r3
4000bc00:	d803      	bhi.n	4000bc0a <ddr3TipIpTrainingWrapper+0x192>
4000bc02:	2102      	movs	r1, #2
4000bc04:	2500      	movs	r5, #0
4000bc06:	9117      	str	r1, [sp, #92]	; 0x5c
4000bc08:	e7b8      	b.n	4000bb7c <ddr3TipIpTrainingWrapper+0x104>
4000bc0a:	3601      	adds	r6, #1
4000bc0c:	b2f6      	uxtb	r6, r6
4000bc0e:	9a16      	ldr	r2, [sp, #88]	; 0x58
4000bc10:	42b2      	cmp	r2, r6
4000bc12:	dc9f      	bgt.n	4000bb54 <ddr3TipIpTrainingWrapper+0xdc>
4000bc14:	9b15      	ldr	r3, [sp, #84]	; 0x54
4000bc16:	4654      	mov	r4, sl
4000bc18:	464d      	mov	r5, r9
4000bc1a:	2b00      	cmp	r3, #0
4000bc1c:	f000 80c6 	beq.w	4000bdac <ddr3TipIpTrainingWrapper+0x334>
4000bc20:	9913      	ldr	r1, [sp, #76]	; 0x4c
4000bc22:	2600      	movs	r6, #0
4000bc24:	9a18      	ldr	r2, [sp, #96]	; 0x60
4000bc26:	4658      	mov	r0, fp
4000bc28:	f101 03a0 	add.w	r3, r1, #160	; 0xa0
4000bc2c:	9321      	str	r3, [sp, #132]	; 0x84
4000bc2e:	9120      	str	r1, [sp, #128]	; 0x80
4000bc30:	46d0      	mov	r8, sl
4000bc32:	9912      	ldr	r1, [sp, #72]	; 0x48
4000bc34:	9202      	str	r2, [sp, #8]
4000bc36:	9a19      	ldr	r2, [sp, #100]	; 0x64
4000bc38:	9106      	str	r1, [sp, #24]
4000bc3a:	9107      	str	r1, [sp, #28]
4000bc3c:	991a      	ldr	r1, [sp, #104]	; 0x68
4000bc3e:	9b31      	ldr	r3, [sp, #196]	; 0xc4
4000bc40:	9208      	str	r2, [sp, #32]
4000bc42:	910a      	str	r1, [sp, #40]	; 0x28
4000bc44:	9a38      	ldr	r2, [sp, #224]	; 0xe0
4000bc46:	9939      	ldr	r1, [sp, #228]	; 0xe4
4000bc48:	9305      	str	r3, [sp, #20]
4000bc4a:	2301      	movs	r3, #1
4000bc4c:	920b      	str	r2, [sp, #44]	; 0x2c
4000bc4e:	4652      	mov	r2, sl
4000bc50:	910c      	str	r1, [sp, #48]	; 0x30
4000bc52:	4631      	mov	r1, r6
4000bc54:	f8cd 9010 	str.w	r9, [sp, #16]
4000bc58:	46b1      	mov	r9, r6
4000bc5a:	e88d 00c0 	stmia.w	sp, {r6, r7}
4000bc5e:	9603      	str	r6, [sp, #12]
4000bc60:	9309      	str	r3, [sp, #36]	; 0x24
4000bc62:	f7ff fb75 	bl	4000b350 <ddr3TipIpTraining>
4000bc66:	f8df c12c 	ldr.w	ip, [pc, #300]	; 4000bd94 <ddr3TipIpTrainingWrapper+0x31c>
4000bc6a:	e037      	b.n	4000bcdc <ddr3TipIpTrainingWrapper+0x264>
4000bc6c:	f8dc 3000 	ldr.w	r3, [ip]
4000bc70:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000bc74:	fa43 f306 	asr.w	r3, r3, r6
4000bc78:	07d8      	lsls	r0, r3, #31
4000bc7a:	d52d      	bpl.n	4000bcd8 <ddr3TipIpTrainingWrapper+0x260>
4000bc7c:	aa22      	add	r2, sp, #136	; 0x88
4000bc7e:	1993      	adds	r3, r2, r6
4000bc80:	f813 ac10 	ldrb.w	sl, [r3, #-16]
4000bc84:	f1ba 0f00 	cmp.w	sl, #0
4000bc88:	d026      	beq.n	4000bcd8 <ddr3TipIpTrainingWrapper+0x260>
4000bc8a:	2400      	movs	r4, #0
4000bc8c:	fa4a f304 	asr.w	r3, sl, r4
4000bc90:	07d9      	lsls	r1, r3, #31
4000bc92:	d51d      	bpl.n	4000bcd0 <ddr3TipIpTrainingWrapper+0x258>
4000bc94:	ab20      	add	r3, sp, #128	; 0x80
4000bc96:	4641      	mov	r1, r8
4000bc98:	9306      	str	r3, [sp, #24]
4000bc9a:	4658      	mov	r0, fp
4000bc9c:	2301      	movs	r3, #1
4000bc9e:	2200      	movs	r2, #0
4000bca0:	9309      	str	r3, [sp, #36]	; 0x24
4000bca2:	4633      	mov	r3, r6
4000bca4:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
4000bca8:	e88d 0210 	stmia.w	sp, {r4, r9}
4000bcac:	9502      	str	r5, [sp, #8]
4000bcae:	9703      	str	r7, [sp, #12]
4000bcb0:	f8cd 9010 	str.w	r9, [sp, #16]
4000bcb4:	f8cd 9014 	str.w	r9, [sp, #20]
4000bcb8:	f8cd 901c 	str.w	r9, [sp, #28]
4000bcbc:	f8cd 9020 	str.w	r9, [sp, #32]
4000bcc0:	f7ff fa7a 	bl	4000b1b8 <ddr3TipReadTrainingResult>
4000bcc4:	4931      	ldr	r1, [pc, #196]	; (4000bd8c <ddr3TipIpTrainingWrapper+0x314>)
4000bcc6:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
4000bcca:	6008      	str	r0, [r1, #0]
4000bccc:	2800      	cmp	r0, #0
4000bcce:	d158      	bne.n	4000bd82 <ddr3TipIpTrainingWrapper+0x30a>
4000bcd0:	9a11      	ldr	r2, [sp, #68]	; 0x44
4000bcd2:	3401      	adds	r4, #1
4000bcd4:	4294      	cmp	r4, r2
4000bcd6:	d9d9      	bls.n	4000bc8c <ddr3TipIpTrainingWrapper+0x214>
4000bcd8:	3601      	adds	r6, #1
4000bcda:	b2f6      	uxtb	r6, r6
4000bcdc:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000bcde:	42b3      	cmp	r3, r6
4000bce0:	dcc4      	bgt.n	4000bc6c <ddr3TipIpTrainingWrapper+0x1f4>
4000bce2:	9918      	ldr	r1, [sp, #96]	; 0x60
4000bce4:	2600      	movs	r6, #0
4000bce6:	9a31      	ldr	r2, [sp, #196]	; 0xc4
4000bce8:	2301      	movs	r3, #1
4000bcea:	4658      	mov	r0, fp
4000bcec:	e88d 00c0 	stmia.w	sp, {r6, r7}
4000bcf0:	9102      	str	r1, [sp, #8]
4000bcf2:	46b1      	mov	r9, r6
4000bcf4:	9912      	ldr	r1, [sp, #72]	; 0x48
4000bcf6:	9205      	str	r2, [sp, #20]
4000bcf8:	9a19      	ldr	r2, [sp, #100]	; 0x64
4000bcfa:	9106      	str	r1, [sp, #24]
4000bcfc:	9107      	str	r1, [sp, #28]
4000bcfe:	991a      	ldr	r1, [sp, #104]	; 0x68
4000bd00:	9208      	str	r2, [sp, #32]
4000bd02:	9a38      	ldr	r2, [sp, #224]	; 0xe0
4000bd04:	910a      	str	r1, [sp, #40]	; 0x28
4000bd06:	9939      	ldr	r1, [sp, #228]	; 0xe4
4000bd08:	920b      	str	r2, [sp, #44]	; 0x2c
4000bd0a:	4642      	mov	r2, r8
4000bd0c:	9303      	str	r3, [sp, #12]
4000bd0e:	910c      	str	r1, [sp, #48]	; 0x30
4000bd10:	4631      	mov	r1, r6
4000bd12:	9504      	str	r5, [sp, #16]
4000bd14:	9309      	str	r3, [sp, #36]	; 0x24
4000bd16:	f7ff fb1b 	bl	4000b350 <ddr3TipIpTraining>
4000bd1a:	e043      	b.n	4000bda4 <ddr3TipIpTrainingWrapper+0x32c>
4000bd1c:	4a1d      	ldr	r2, [pc, #116]	; (4000bd94 <ddr3TipIpTrainingWrapper+0x31c>)
4000bd1e:	6813      	ldr	r3, [r2, #0]
4000bd20:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000bd24:	fa43 f306 	asr.w	r3, r3, r6
4000bd28:	07da      	lsls	r2, r3, #31
4000bd2a:	d539      	bpl.n	4000bda0 <ddr3TipIpTrainingWrapper+0x328>
4000bd2c:	a922      	add	r1, sp, #136	; 0x88
4000bd2e:	198b      	adds	r3, r1, r6
4000bd30:	f813 ac10 	ldrb.w	sl, [r3, #-16]
4000bd34:	f1ba 0f00 	cmp.w	sl, #0
4000bd38:	d032      	beq.n	4000bda0 <ddr3TipIpTrainingWrapper+0x328>
4000bd3a:	2400      	movs	r4, #0
4000bd3c:	f04f 0c01 	mov.w	ip, #1
4000bd40:	fa4a f304 	asr.w	r3, sl, r4
4000bd44:	07db      	lsls	r3, r3, #31
4000bd46:	d527      	bpl.n	4000bd98 <ddr3TipIpTrainingWrapper+0x320>
4000bd48:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
4000bd4a:	aa21      	add	r2, sp, #132	; 0x84
4000bd4c:	4641      	mov	r1, r8
4000bd4e:	9206      	str	r2, [sp, #24]
4000bd50:	4658      	mov	r0, fp
4000bd52:	2200      	movs	r2, #0
4000bd54:	9308      	str	r3, [sp, #32]
4000bd56:	4633      	mov	r3, r6
4000bd58:	e88d 1010 	stmia.w	sp, {r4, ip}
4000bd5c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
4000bd60:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
4000bd64:	9502      	str	r5, [sp, #8]
4000bd66:	9703      	str	r7, [sp, #12]
4000bd68:	f8cd 9010 	str.w	r9, [sp, #16]
4000bd6c:	f8cd 9014 	str.w	r9, [sp, #20]
4000bd70:	f8cd 901c 	str.w	r9, [sp, #28]
4000bd74:	f7ff fa20 	bl	4000b1b8 <ddr3TipReadTrainingResult>
4000bd78:	4904      	ldr	r1, [pc, #16]	; (4000bd8c <ddr3TipIpTrainingWrapper+0x314>)
4000bd7a:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
4000bd7e:	6008      	str	r0, [r1, #0]
4000bd80:	b150      	cbz	r0, 4000bd98 <ddr3TipIpTrainingWrapper+0x320>
4000bd82:	f003 fa6f 	bl	4000f264 <gtBreakOnFail>
4000bd86:	4b01      	ldr	r3, [pc, #4]	; (4000bd8c <ddr3TipIpTrainingWrapper+0x314>)
4000bd88:	6818      	ldr	r0, [r3, #0]
4000bd8a:	e018      	b.n	4000bdbe <ddr3TipIpTrainingWrapper+0x346>
4000bd8c:	400206c0 	andmi	r0, r2, r0, asr #13
4000bd90:	4002043c 	andmi	r0, r2, ip, lsr r4
4000bd94:	40020428 	andmi	r0, r2, r8, lsr #8
4000bd98:	9a11      	ldr	r2, [sp, #68]	; 0x44
4000bd9a:	3401      	adds	r4, #1
4000bd9c:	4294      	cmp	r4, r2
4000bd9e:	d9cf      	bls.n	4000bd40 <ddr3TipIpTrainingWrapper+0x2c8>
4000bda0:	3601      	adds	r6, #1
4000bda2:	b2f6      	uxtb	r6, r6
4000bda4:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000bda6:	42b3      	cmp	r3, r6
4000bda8:	dcb8      	bgt.n	4000bd1c <ddr3TipIpTrainingWrapper+0x2a4>
4000bdaa:	4644      	mov	r4, r8
4000bdac:	9913      	ldr	r1, [sp, #76]	; 0x4c
4000bdae:	3401      	adds	r4, #1
4000bdb0:	9a14      	ldr	r2, [sp, #80]	; 0x50
4000bdb2:	31a0      	adds	r1, #160	; 0xa0
4000bdb4:	9113      	str	r1, [sp, #76]	; 0x4c
4000bdb6:	4294      	cmp	r4, r2
4000bdb8:	f67f aec0 	bls.w	4000bb3c <ddr3TipIpTrainingWrapper+0xc4>
4000bdbc:	2000      	movs	r0, #0
4000bdbe:	b023      	add	sp, #140	; 0x8c
4000bdc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

Disassembly of section .text.ddr3TipXsbCompareTest:

4000bdc4 <ddr3TipXsbCompareTest>:
ddr3TipXsbCompareTest():
4000bdc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000bdc8:	b099      	sub	sp, #100	; 0x64
4000bdca:	469b      	mov	fp, r3
4000bdcc:	4607      	mov	r7, r0
4000bdce:	460d      	mov	r5, r1
4000bdd0:	4614      	mov	r4, r2
4000bdd2:	f7ff f83d 	bl	4000ae50 <ddr3TipGetPatternTable>
4000bdd6:	4b68      	ldr	r3, [pc, #416]	; (4000bf78 <ddr3TipXsbCompareTest+0x1b4>)
4000bdd8:	f10d 083c 	add.w	r8, sp, #60	; 0x3c
4000bddc:	2600      	movs	r6, #0
4000bdde:	681b      	ldr	r3, [r3, #0]
4000bde0:	f893 a05c 	ldrb.w	sl, [r3, #92]	; 0x5c
4000bde4:	f1ba 0f03 	cmp.w	sl, #3
4000bde8:	bf14      	ite	ne
4000bdea:	f04f 0a02 	movne.w	sl, #2
4000bdee:	f04f 0a01 	moveq.w	sl, #1
4000bdf2:	4681      	mov	r9, r0
4000bdf4:	2103      	movs	r1, #3
4000bdf6:	b2f2      	uxtb	r2, r6
4000bdf8:	4638      	mov	r0, r7
4000bdfa:	3601      	adds	r6, #1
4000bdfc:	f002 fa9e 	bl	4000e33c <patternTableGetWord>
4000be00:	2e08      	cmp	r6, #8
4000be02:	f848 0f04 	str.w	r0, [r8, #4]!
4000be06:	d1f5      	bne.n	4000bdf4 <ddr3TipXsbCompareTest+0x30>
4000be08:	4638      	mov	r0, r7
4000be0a:	2103      	movs	r1, #3
4000be0c:	f7ff f89e 	bl	4000af4c <ddr3TipLoadPatternToMem>
4000be10:	4e5a      	ldr	r6, [pc, #360]	; (4000bf7c <ddr3TipXsbCompareTest+0x1b8>)
4000be12:	6030      	str	r0, [r6, #0]
4000be14:	b9b0      	cbnz	r0, 4000be44 <ddr3TipXsbCompareTest+0x80>
4000be16:	4638      	mov	r0, r7
4000be18:	f7fd fa02 	bl	40009220 <ddr3TipResetFifoPtr>
4000be1c:	6030      	str	r0, [r6, #0]
4000be1e:	b988      	cbnz	r0, 4000be44 <ddr3TipXsbCompareTest+0x80>
4000be20:	f8df 8174 	ldr.w	r8, [pc, #372]	; 4000bf98 <ddr3TipXsbCompareTest+0x1d4>
4000be24:	a908      	add	r1, sp, #32
4000be26:	f8d9 3028 	ldr.w	r3, [r9, #40]	; 0x28
4000be2a:	4638      	mov	r0, r7
4000be2c:	f8d8 2000 	ldr.w	r2, [r8]
4000be30:	00db      	lsls	r3, r3, #3
4000be32:	9100      	str	r1, [sp, #0]
4000be34:	4629      	mov	r1, r5
4000be36:	eb03 7202 	add.w	r2, r3, r2, lsl #28
4000be3a:	2301      	movs	r3, #1
4000be3c:	f002 ff50 	bl	4000ece0 <ddr3TipExtRead>
4000be40:	6030      	str	r0, [r6, #0]
4000be42:	b118      	cbz	r0, 4000be4c <ddr3TipXsbCompareTest+0x88>
4000be44:	f003 fa0e 	bl	4000f264 <gtBreakOnFail>
4000be48:	6830      	ldr	r0, [r6, #0]
4000be4a:	e092      	b.n	4000bf72 <ddr3TipXsbCompareTest+0x1ae>
4000be4c:	4b4c      	ldr	r3, [pc, #304]	; (4000bf80 <ddr3TipXsbCompareTest+0x1bc>)
4000be4e:	781b      	ldrb	r3, [r3, #0]
4000be50:	2b01      	cmp	r3, #1
4000be52:	d816      	bhi.n	4000be82 <ddr3TipXsbCompareTest+0xbe>
4000be54:	9b08      	ldr	r3, [sp, #32]
4000be56:	462a      	mov	r2, r5
4000be58:	484a      	ldr	r0, [pc, #296]	; (4000bf84 <ddr3TipXsbCompareTest+0x1c0>)
4000be5a:	9300      	str	r3, [sp, #0]
4000be5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
4000be5e:	9301      	str	r3, [sp, #4]
4000be60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
4000be62:	9302      	str	r3, [sp, #8]
4000be64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
4000be66:	9303      	str	r3, [sp, #12]
4000be68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
4000be6a:	9304      	str	r3, [sp, #16]
4000be6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
4000be6e:	9305      	str	r3, [sp, #20]
4000be70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
4000be72:	9306      	str	r3, [sp, #24]
4000be74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
4000be76:	9307      	str	r3, [sp, #28]
4000be78:	4623      	mov	r3, r4
4000be7a:	f8d8 1000 	ldr.w	r1, [r8]
4000be7e:	f006 f8e1 	bl	40012044 <mvPrintf>
4000be82:	4b41      	ldr	r3, [pc, #260]	; (4000bf88 <ddr3TipXsbCompareTest+0x1c4>)
4000be84:	a810      	add	r0, sp, #64	; 0x40
4000be86:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
4000be8a:	681a      	ldr	r2, [r3, #0]
4000be8c:	2300      	movs	r3, #0
4000be8e:	461e      	mov	r6, r3
4000be90:	0097      	lsls	r7, r2, #2
4000be92:	4611      	mov	r1, r2
4000be94:	eb00 0c07 	add.w	ip, r0, r7
4000be98:	a808      	add	r0, sp, #32
4000be9a:	19c7      	adds	r7, r0, r7
4000be9c:	483b      	ldr	r0, [pc, #236]	; (4000bf8c <ddr3TipXsbCompareTest+0x1c8>)
4000be9e:	e00d      	b.n	4000bebc <ddr3TipXsbCompareTest+0xf8>
4000bea0:	f857 8003 	ldr.w	r8, [r7, r3]
4000bea4:	f85c 9003 	ldr.w	r9, [ip, r3]
4000bea8:	ea89 0908 	eor.w	r9, r9, r8
4000beac:	f850 8024 	ldr.w	r8, [r0, r4, lsl #2]
4000beb0:	ea19 0f08 	tst.w	r9, r8
4000beb4:	bf08      	it	eq
4000beb6:	3601      	addeq	r6, #1
4000beb8:	3101      	adds	r1, #1
4000beba:	3304      	adds	r3, #4
4000bebc:	4551      	cmp	r1, sl
4000bebe:	d3ef      	bcc.n	4000bea0 <ddr3TipXsbCompareTest+0xdc>
4000bec0:	ebc2 0a0a 	rsb	sl, r2, sl
4000bec4:	4f2e      	ldr	r7, [pc, #184]	; (4000bf80 <ddr3TipXsbCompareTest+0x1bc>)
4000bec6:	4556      	cmp	r6, sl
4000bec8:	d116      	bne.n	4000bef8 <ddr3TipXsbCompareTest+0x134>
4000beca:	2305      	movs	r3, #5
4000becc:	4e30      	ldr	r6, [pc, #192]	; (4000bf90 <ddr3TipXsbCompareTest+0x1cc>)
4000bece:	fb03 4305 	mla	r3, r3, r5, r4
4000bed2:	f806 b033 	strb.w	fp, [r6, r3, lsl #3]
4000bed6:	783b      	ldrb	r3, [r7, #0]
4000bed8:	2b01      	cmp	r3, #1
4000beda:	d805      	bhi.n	4000bee8 <ddr3TipXsbCompareTest+0x124>
4000bedc:	482d      	ldr	r0, [pc, #180]	; (4000bf94 <ddr3TipXsbCompareTest+0x1d0>)
4000bede:	4659      	mov	r1, fp
4000bee0:	462a      	mov	r2, r5
4000bee2:	4623      	mov	r3, r4
4000bee4:	f006 f8ae 	bl	40012044 <mvPrintf>
4000bee8:	2305      	movs	r3, #5
4000beea:	2000      	movs	r0, #0
4000beec:	fb03 4405 	mla	r4, r3, r5, r4
4000bef0:	eb06 06c4 	add.w	r6, r6, r4, lsl #3
4000bef4:	6070      	str	r0, [r6, #4]
4000bef6:	e03c      	b.n	4000bf72 <ddr3TipXsbCompareTest+0x1ae>
4000bef8:	783b      	ldrb	r3, [r7, #0]
4000befa:	2b01      	cmp	r3, #1
4000befc:	d807      	bhi.n	4000bf0e <ddr3TipXsbCompareTest+0x14a>
4000befe:	4b26      	ldr	r3, [pc, #152]	; (4000bf98 <ddr3TipXsbCompareTest+0x1d4>)
4000bf00:	462a      	mov	r2, r5
4000bf02:	9600      	str	r6, [sp, #0]
4000bf04:	4825      	ldr	r0, [pc, #148]	; (4000bf9c <ddr3TipXsbCompareTest+0x1d8>)
4000bf06:	6819      	ldr	r1, [r3, #0]
4000bf08:	4623      	mov	r3, r4
4000bf0a:	f006 f89b 	bl	40012044 <mvPrintf>
4000bf0e:	783b      	ldrb	r3, [r7, #0]
4000bf10:	2b01      	cmp	r3, #1
4000bf12:	d80e      	bhi.n	4000bf32 <ddr3TipXsbCompareTest+0x16e>
4000bf14:	9b13      	ldr	r3, [sp, #76]	; 0x4c
4000bf16:	a910      	add	r1, sp, #64	; 0x40
4000bf18:	4821      	ldr	r0, [pc, #132]	; (4000bfa0 <ddr3TipXsbCompareTest+0x1dc>)
4000bf1a:	9300      	str	r3, [sp, #0]
4000bf1c:	9b14      	ldr	r3, [sp, #80]	; 0x50
4000bf1e:	9301      	str	r3, [sp, #4]
4000bf20:	9b15      	ldr	r3, [sp, #84]	; 0x54
4000bf22:	9302      	str	r3, [sp, #8]
4000bf24:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000bf26:	9303      	str	r3, [sp, #12]
4000bf28:	9b17      	ldr	r3, [sp, #92]	; 0x5c
4000bf2a:	9304      	str	r3, [sp, #16]
4000bf2c:	c90e      	ldmia	r1, {r1, r2, r3}
4000bf2e:	f006 f889 	bl	40012044 <mvPrintf>
4000bf32:	4b13      	ldr	r3, [pc, #76]	; (4000bf80 <ddr3TipXsbCompareTest+0x1bc>)
4000bf34:	781b      	ldrb	r3, [r3, #0]
4000bf36:	2b01      	cmp	r3, #1
4000bf38:	d80e      	bhi.n	4000bf58 <ddr3TipXsbCompareTest+0x194>
4000bf3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
4000bf3c:	a908      	add	r1, sp, #32
4000bf3e:	4819      	ldr	r0, [pc, #100]	; (4000bfa4 <ddr3TipXsbCompareTest+0x1e0>)
4000bf40:	9300      	str	r3, [sp, #0]
4000bf42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
4000bf44:	9301      	str	r3, [sp, #4]
4000bf46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
4000bf48:	9302      	str	r3, [sp, #8]
4000bf4a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
4000bf4c:	9303      	str	r3, [sp, #12]
4000bf4e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
4000bf50:	9304      	str	r3, [sp, #16]
4000bf52:	c90e      	ldmia	r1, {r1, r2, r3}
4000bf54:	f006 f876 	bl	40012044 <mvPrintf>
4000bf58:	4b09      	ldr	r3, [pc, #36]	; (4000bf80 <ddr3TipXsbCompareTest+0x1bc>)
4000bf5a:	781b      	ldrb	r3, [r3, #0]
4000bf5c:	2b01      	cmp	r3, #1
4000bf5e:	d807      	bhi.n	4000bf70 <ddr3TipXsbCompareTest+0x1ac>
4000bf60:	4b0d      	ldr	r3, [pc, #52]	; (4000bf98 <ddr3TipXsbCompareTest+0x1d4>)
4000bf62:	462a      	mov	r2, r5
4000bf64:	9600      	str	r6, [sp, #0]
4000bf66:	480d      	ldr	r0, [pc, #52]	; (4000bf9c <ddr3TipXsbCompareTest+0x1d8>)
4000bf68:	6819      	ldr	r1, [r3, #0]
4000bf6a:	4623      	mov	r3, r4
4000bf6c:	f006 f86a 	bl	40012044 <mvPrintf>
4000bf70:	2001      	movs	r0, #1
4000bf72:	b019      	add	sp, #100	; 0x64
4000bf74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000bf78:	40020428 	andmi	r0, r2, r8, lsr #8
4000bf7c:	400206c0 	andmi	r0, r2, r0, asr #13
4000bf80:	40016153 	andmi	r6, r1, r3, asr r1
4000bf84:	400138ea 	andmi	r3, r1, sl, ror #17
4000bf88:	400207bc 			; <UNDEFINED> instruction: 0x400207bc
4000bf8c:	40015140 	andmi	r5, r1, r0, asr #2
4000bf90:	4002064c 	andmi	r0, r2, ip, asr #12
4000bf94:	40013932 	andmi	r3, r1, r2, lsr r9
4000bf98:	400207cc 	andmi	r0, r2, ip, asr #15
4000bf9c:	40013967 	andmi	r3, r1, r7, ror #18
4000bfa0:	400139aa 	andmi	r3, r1, sl, lsr #19
4000bfa4:	400139e6 	andmi	r3, r1, r6, ror #19

Disassembly of section .text.ddr3TipWlSuppAlignPhaseShift:

4000bfa8 <ddr3TipWlSuppAlignPhaseShift>:
ddr3TipWlSuppAlignPhaseShift():
4000bfa8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
4000bfac:	f04f 0e05 	mov.w	lr, #5
4000bfb0:	fb0e 2e01 	mla	lr, lr, r1, r2
4000bfb4:	4b7f      	ldr	r3, [pc, #508]	; (4000c1b4 <ddr3TipWlSuppAlignPhaseShift+0x20c>)
4000bfb6:	2600      	movs	r6, #0
4000bfb8:	b087      	sub	sp, #28
4000bfba:	4607      	mov	r7, r0
4000bfbc:	460d      	mov	r5, r1
4000bfbe:	4614      	mov	r4, r2
4000bfc0:	f803 603e 	strb.w	r6, [r3, lr, lsl #3]
4000bfc4:	4633      	mov	r3, r6
4000bfc6:	f7ff fefd 	bl	4000bdc4 <ddr3TipXsbCompareTest>
4000bfca:	2800      	cmp	r0, #0
4000bfcc:	f000 80ee 	beq.w	4000c1ac <ddr3TipWlSuppAlignPhaseShift+0x204>
4000bfd0:	4b79      	ldr	r3, [pc, #484]	; (4000c1b8 <ddr3TipWlSuppAlignPhaseShift+0x210>)
4000bfd2:	4632      	mov	r2, r6
4000bfd4:	9600      	str	r6, [sp, #0]
4000bfd6:	4638      	mov	r0, r7
4000bfd8:	4629      	mov	r1, r5
4000bfda:	4e78      	ldr	r6, [pc, #480]	; (4000c1bc <ddr3TipWlSuppAlignPhaseShift+0x214>)
4000bfdc:	681b      	ldr	r3, [r3, #0]
4000bfde:	009b      	lsls	r3, r3, #2
4000bfe0:	9301      	str	r3, [sp, #4]
4000bfe2:	ab05      	add	r3, sp, #20
4000bfe4:	9302      	str	r3, [sp, #8]
4000bfe6:	4623      	mov	r3, r4
4000bfe8:	f7fc f8e8 	bl	400081bc <mvHwsDdr3TipBUSRead>
4000bfec:	6030      	str	r0, [r6, #0]
4000bfee:	b118      	cbz	r0, 4000bff8 <ddr3TipWlSuppAlignPhaseShift+0x50>
4000bff0:	f003 f938 	bl	4000f264 <gtBreakOnFail>
4000bff4:	6830      	ldr	r0, [r6, #0]
4000bff6:	e0d9      	b.n	4000c1ac <ddr3TipWlSuppAlignPhaseShift+0x204>
4000bff8:	9b05      	ldr	r3, [sp, #20]
4000bffa:	f3c3 1682 	ubfx	r6, r3, #6, #3
4000bffe:	2e00      	cmp	r6, #0
4000c000:	d033      	beq.n	4000c06a <ddr3TipWlSuppAlignPhaseShift+0xc2>
4000c002:	2e01      	cmp	r6, #1
4000c004:	d104      	bne.n	4000c010 <ddr3TipWlSuppAlignPhaseShift+0x68>
4000c006:	f423 73ef 	bic.w	r3, r3, #478	; 0x1de
4000c00a:	f023 0301 	bic.w	r3, r3, #1
4000c00e:	e004      	b.n	4000c01a <ddr3TipWlSuppAlignPhaseShift+0x72>
4000c010:	1eb2      	subs	r2, r6, #2
4000c012:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
4000c016:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
4000c01a:	4a67      	ldr	r2, [pc, #412]	; (4000c1b8 <ddr3TipWlSuppAlignPhaseShift+0x210>)
4000c01c:	2100      	movs	r1, #0
4000c01e:	9400      	str	r4, [sp, #0]
4000c020:	4638      	mov	r0, r7
4000c022:	9101      	str	r1, [sp, #4]
4000c024:	6812      	ldr	r2, [r2, #0]
4000c026:	9303      	str	r3, [sp, #12]
4000c028:	460b      	mov	r3, r1
4000c02a:	0092      	lsls	r2, r2, #2
4000c02c:	9202      	str	r2, [sp, #8]
4000c02e:	462a      	mov	r2, r5
4000c030:	f7fc f94a 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000c034:	4638      	mov	r0, r7
4000c036:	4629      	mov	r1, r5
4000c038:	4622      	mov	r2, r4
4000c03a:	23fe      	movs	r3, #254	; 0xfe
4000c03c:	f7ff fec2 	bl	4000bdc4 <ddr3TipXsbCompareTest>
4000c040:	b980      	cbnz	r0, 4000c064 <ddr3TipWlSuppAlignPhaseShift+0xbc>
4000c042:	2305      	movs	r3, #5
4000c044:	4f5b      	ldr	r7, [pc, #364]	; (4000c1b4 <ddr3TipWlSuppAlignPhaseShift+0x20c>)
4000c046:	22fe      	movs	r2, #254	; 0xfe
4000c048:	fb03 4305 	mla	r3, r3, r5, r4
4000c04c:	f807 2033 	strb.w	r2, [r7, r3, lsl #3]
4000c050:	4b5b      	ldr	r3, [pc, #364]	; (4000c1c0 <ddr3TipWlSuppAlignPhaseShift+0x218>)
4000c052:	781b      	ldrb	r3, [r3, #0]
4000c054:	2b01      	cmp	r3, #1
4000c056:	f200 808b 	bhi.w	4000c170 <ddr3TipWlSuppAlignPhaseShift+0x1c8>
4000c05a:	f06f 0301 	mvn.w	r3, #1
4000c05e:	4859      	ldr	r0, [pc, #356]	; (4000c1c4 <ddr3TipWlSuppAlignPhaseShift+0x21c>)
4000c060:	9300      	str	r3, [sp, #0]
4000c062:	e080      	b.n	4000c166 <ddr3TipWlSuppAlignPhaseShift+0x1be>
4000c064:	2e05      	cmp	r6, #5
4000c066:	f200 808b 	bhi.w	4000c180 <ddr3TipWlSuppAlignPhaseShift+0x1d8>
4000c06a:	f8df 914c 	ldr.w	r9, [pc, #332]	; 4000c1b8 <ddr3TipWlSuppAlignPhaseShift+0x210>
4000c06e:	1cb2      	adds	r2, r6, #2
4000c070:	f04f 0800 	mov.w	r8, #0
4000c074:	4638      	mov	r0, r7
4000c076:	4641      	mov	r1, r8
4000c078:	9400      	str	r4, [sp, #0]
4000c07a:	f8d9 3000 	ldr.w	r3, [r9]
4000c07e:	f8cd 8004 	str.w	r8, [sp, #4]
4000c082:	009b      	lsls	r3, r3, #2
4000c084:	9302      	str	r3, [sp, #8]
4000c086:	9b05      	ldr	r3, [sp, #20]
4000c088:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
4000c08c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
4000c090:	462a      	mov	r2, r5
4000c092:	9303      	str	r3, [sp, #12]
4000c094:	4643      	mov	r3, r8
4000c096:	f7fc f917 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000c09a:	4638      	mov	r0, r7
4000c09c:	4629      	mov	r1, r5
4000c09e:	4622      	mov	r2, r4
4000c0a0:	2302      	movs	r3, #2
4000c0a2:	f7ff fe8f 	bl	4000bdc4 <ddr3TipXsbCompareTest>
4000c0a6:	b958      	cbnz	r0, 4000c0c0 <ddr3TipWlSuppAlignPhaseShift+0x118>
4000c0a8:	2205      	movs	r2, #5
4000c0aa:	4f42      	ldr	r7, [pc, #264]	; (4000c1b4 <ddr3TipWlSuppAlignPhaseShift+0x20c>)
4000c0ac:	2302      	movs	r3, #2
4000c0ae:	fb02 4205 	mla	r2, r2, r5, r4
4000c0b2:	f807 3032 	strb.w	r3, [r7, r2, lsl #3]
4000c0b6:	4a42      	ldr	r2, [pc, #264]	; (4000c1c0 <ddr3TipWlSuppAlignPhaseShift+0x218>)
4000c0b8:	7812      	ldrb	r2, [r2, #0]
4000c0ba:	2a01      	cmp	r2, #1
4000c0bc:	d858      	bhi.n	4000c170 <ddr3TipWlSuppAlignPhaseShift+0x1c8>
4000c0be:	e050      	b.n	4000c162 <ddr3TipWlSuppAlignPhaseShift+0x1ba>
4000c0c0:	2e03      	cmp	r6, #3
4000c0c2:	d85d      	bhi.n	4000c180 <ddr3TipWlSuppAlignPhaseShift+0x1d8>
4000c0c4:	f8d9 3000 	ldr.w	r3, [r9]
4000c0c8:	1d32      	adds	r2, r6, #4
4000c0ca:	4641      	mov	r1, r8
4000c0cc:	4638      	mov	r0, r7
4000c0ce:	e88d 0110 	stmia.w	sp, {r4, r8}
4000c0d2:	009b      	lsls	r3, r3, #2
4000c0d4:	9302      	str	r3, [sp, #8]
4000c0d6:	9b05      	ldr	r3, [sp, #20]
4000c0d8:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
4000c0dc:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
4000c0e0:	462a      	mov	r2, r5
4000c0e2:	9303      	str	r3, [sp, #12]
4000c0e4:	4643      	mov	r3, r8
4000c0e6:	f7fc f8ef 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000c0ea:	4638      	mov	r0, r7
4000c0ec:	4629      	mov	r1, r5
4000c0ee:	4622      	mov	r2, r4
4000c0f0:	2304      	movs	r3, #4
4000c0f2:	f7ff fe67 	bl	4000bdc4 <ddr3TipXsbCompareTest>
4000c0f6:	b960      	cbnz	r0, 4000c112 <ddr3TipWlSuppAlignPhaseShift+0x16a>
4000c0f8:	2305      	movs	r3, #5
4000c0fa:	4f2e      	ldr	r7, [pc, #184]	; (4000c1b4 <ddr3TipWlSuppAlignPhaseShift+0x20c>)
4000c0fc:	2202      	movs	r2, #2
4000c0fe:	fb03 4305 	mla	r3, r3, r5, r4
4000c102:	f807 2033 	strb.w	r2, [r7, r3, lsl #3]
4000c106:	4b2e      	ldr	r3, [pc, #184]	; (4000c1c0 <ddr3TipWlSuppAlignPhaseShift+0x218>)
4000c108:	781b      	ldrb	r3, [r3, #0]
4000c10a:	2b01      	cmp	r3, #1
4000c10c:	d830      	bhi.n	4000c170 <ddr3TipWlSuppAlignPhaseShift+0x1c8>
4000c10e:	2304      	movs	r3, #4
4000c110:	e027      	b.n	4000c162 <ddr3TipWlSuppAlignPhaseShift+0x1ba>
4000c112:	2e01      	cmp	r6, #1
4000c114:	d834      	bhi.n	4000c180 <ddr3TipWlSuppAlignPhaseShift+0x1d8>
4000c116:	f8d9 3000 	ldr.w	r3, [r9]
4000c11a:	1db2      	adds	r2, r6, #6
4000c11c:	4641      	mov	r1, r8
4000c11e:	4638      	mov	r0, r7
4000c120:	e88d 0110 	stmia.w	sp, {r4, r8}
4000c124:	009b      	lsls	r3, r3, #2
4000c126:	9302      	str	r3, [sp, #8]
4000c128:	9b05      	ldr	r3, [sp, #20]
4000c12a:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
4000c12e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
4000c132:	462a      	mov	r2, r5
4000c134:	9303      	str	r3, [sp, #12]
4000c136:	4643      	mov	r3, r8
4000c138:	f7fc f8c6 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000c13c:	4638      	mov	r0, r7
4000c13e:	4629      	mov	r1, r5
4000c140:	4622      	mov	r2, r4
4000c142:	2306      	movs	r3, #6
4000c144:	f7ff fe3e 	bl	4000bdc4 <ddr3TipXsbCompareTest>
4000c148:	b9d0      	cbnz	r0, 4000c180 <ddr3TipWlSuppAlignPhaseShift+0x1d8>
4000c14a:	2305      	movs	r3, #5
4000c14c:	4f19      	ldr	r7, [pc, #100]	; (4000c1b4 <ddr3TipWlSuppAlignPhaseShift+0x20c>)
4000c14e:	2202      	movs	r2, #2
4000c150:	fb03 4305 	mla	r3, r3, r5, r4
4000c154:	f807 2033 	strb.w	r2, [r7, r3, lsl #3]
4000c158:	4b19      	ldr	r3, [pc, #100]	; (4000c1c0 <ddr3TipWlSuppAlignPhaseShift+0x218>)
4000c15a:	781b      	ldrb	r3, [r3, #0]
4000c15c:	2b01      	cmp	r3, #1
4000c15e:	d807      	bhi.n	4000c170 <ddr3TipWlSuppAlignPhaseShift+0x1c8>
4000c160:	2306      	movs	r3, #6
4000c162:	4819      	ldr	r0, [pc, #100]	; (4000c1c8 <ddr3TipWlSuppAlignPhaseShift+0x220>)
4000c164:	9300      	str	r3, [sp, #0]
4000c166:	4631      	mov	r1, r6
4000c168:	462a      	mov	r2, r5
4000c16a:	4623      	mov	r3, r4
4000c16c:	f005 ff6a 	bl	40012044 <mvPrintf>
4000c170:	2305      	movs	r3, #5
4000c172:	2000      	movs	r0, #0
4000c174:	fb03 4405 	mla	r4, r3, r5, r4
4000c178:	eb07 07c4 	add.w	r7, r7, r4, lsl #3
4000c17c:	6078      	str	r0, [r7, #4]
4000c17e:	e015      	b.n	4000c1ac <ddr3TipWlSuppAlignPhaseShift+0x204>
4000c180:	4b0d      	ldr	r3, [pc, #52]	; (4000c1b8 <ddr3TipWlSuppAlignPhaseShift+0x210>)
4000c182:	2100      	movs	r1, #0
4000c184:	9400      	str	r4, [sp, #0]
4000c186:	4638      	mov	r0, r7
4000c188:	9101      	str	r1, [sp, #4]
4000c18a:	462a      	mov	r2, r5
4000c18c:	681b      	ldr	r3, [r3, #0]
4000c18e:	009b      	lsls	r3, r3, #2
4000c190:	9302      	str	r3, [sp, #8]
4000c192:	9b05      	ldr	r3, [sp, #20]
4000c194:	9303      	str	r3, [sp, #12]
4000c196:	460b      	mov	r3, r1
4000c198:	f7fc f896 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000c19c:	2305      	movs	r3, #5
4000c19e:	2001      	movs	r0, #1
4000c1a0:	fb03 4405 	mla	r4, r3, r5, r4
4000c1a4:	4b03      	ldr	r3, [pc, #12]	; (4000c1b4 <ddr3TipWlSuppAlignPhaseShift+0x20c>)
4000c1a6:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
4000c1aa:	6060      	str	r0, [r4, #4]
4000c1ac:	b007      	add	sp, #28
4000c1ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
4000c1b2:	bf00      	nop
4000c1b4:	4002064c 	andmi	r0, r2, ip, asr #12
4000c1b8:	400207cc 	andmi	r0, r2, ip, asr #15
4000c1bc:	400206c0 	andmi	r0, r2, r0, asr #13
4000c1c0:	40016153 	andmi	r6, r1, r3, asr r1
4000c1c4:	40013a22 	andmi	r3, r1, r2, lsr #20
4000c1c8:	40013a74 	andmi	r3, r1, r4, ror sl

Disassembly of section .text.mvHwsDdr3TipMaxCSGet:

4000c1cc <mvHwsDdr3TipMaxCSGet>:
mvHwsDdr3TipMaxCSGet():
4000c1cc:	b573      	push	{r0, r1, r4, r5, r6, lr}
4000c1ce:	2102      	movs	r1, #2
4000c1d0:	2300      	movs	r3, #0
4000c1d2:	4606      	mov	r6, r0
4000c1d4:	9301      	str	r3, [sp, #4]
4000c1d6:	f002 fa61 	bl	4000e69c <ddr3TipDevAttrGet>
4000c1da:	4b1b      	ldr	r3, [pc, #108]	; (4000c248 <mvHwsDdr3TipMaxCSGet+0x7c>)
4000c1dc:	681b      	ldr	r3, [r3, #0]
4000c1de:	b2c5      	uxtb	r5, r0
4000c1e0:	bb73      	cbnz	r3, 4000c240 <mvHwsDdr3TipMaxCSGet+0x74>
4000c1e2:	4c1a      	ldr	r4, [pc, #104]	; (4000c24c <mvHwsDdr3TipMaxCSGet+0x80>)
4000c1e4:	b2f0      	uxtb	r0, r6
4000c1e6:	aa01      	add	r2, sp, #4
4000c1e8:	4e19      	ldr	r6, [pc, #100]	; (4000c250 <mvHwsDdr3TipMaxCSGet+0x84>)
4000c1ea:	6823      	ldr	r3, [r4, #0]
4000c1ec:	7819      	ldrb	r1, [r3, #0]
4000c1ee:	f7fc fb21 	bl	40008834 <ddr3TipGetFirstActiveIf>
4000c1f2:	6030      	str	r0, [r6, #0]
4000c1f4:	b908      	cbnz	r0, 4000c1fa <mvHwsDdr3TipMaxCSGet+0x2e>
4000c1f6:	6823      	ldr	r3, [r4, #0]
4000c1f8:	e015      	b.n	4000c226 <mvHwsDdr3TipMaxCSGet+0x5a>
4000c1fa:	f003 f833 	bl	4000f264 <gtBreakOnFail>
4000c1fe:	6830      	ldr	r0, [r6, #0]
4000c200:	e020      	b.n	4000c244 <mvHwsDdr3TipMaxCSGet+0x78>
4000c202:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000c206:	fa42 f200 	asr.w	r2, r2, r0
4000c20a:	07d2      	lsls	r2, r2, #31
4000c20c:	d50a      	bpl.n	4000c224 <mvHwsDdr3TipMaxCSGet+0x58>
4000c20e:	2158      	movs	r1, #88	; 0x58
4000c210:	9a01      	ldr	r2, [sp, #4]
4000c212:	434a      	muls	r2, r1
4000c214:	490c      	ldr	r1, [pc, #48]	; (4000c248 <mvHwsDdr3TipMaxCSGet+0x7c>)
4000c216:	eb02 1000 	add.w	r0, r2, r0, lsl #4
4000c21a:	181b      	adds	r3, r3, r0
4000c21c:	680a      	ldr	r2, [r1, #0]
4000c21e:	7918      	ldrb	r0, [r3, #4]
4000c220:	2300      	movs	r3, #0
4000c222:	e003      	b.n	4000c22c <mvHwsDdr3TipMaxCSGet+0x60>
4000c224:	3001      	adds	r0, #1
4000c226:	42a8      	cmp	r0, r5
4000c228:	d3eb      	bcc.n	4000c202 <mvHwsDdr3TipMaxCSGet+0x36>
4000c22a:	e7f0      	b.n	4000c20e <mvHwsDdr3TipMaxCSGet+0x42>
4000c22c:	fa40 f403 	asr.w	r4, r0, r3
4000c230:	f014 0f01 	tst.w	r4, #1
4000c234:	bf18      	it	ne
4000c236:	3201      	addne	r2, #1
4000c238:	3301      	adds	r3, #1
4000c23a:	2b04      	cmp	r3, #4
4000c23c:	d1f6      	bne.n	4000c22c <mvHwsDdr3TipMaxCSGet+0x60>
4000c23e:	600a      	str	r2, [r1, #0]
4000c240:	4b01      	ldr	r3, [pc, #4]	; (4000c248 <mvHwsDdr3TipMaxCSGet+0x7c>)
4000c242:	6818      	ldr	r0, [r3, #0]
4000c244:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
4000c246:	bf00      	nop
4000c248:	400207f0 	strdmi	r0, [r2], -r0	; <UNPREDICTABLE>
4000c24c:	40020428 	andmi	r0, r2, r8, lsr #8
4000c250:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipDynamicReadLeveling:

4000c254 <ddr3TipDynamicReadLeveling>:
ddr3TipDynamicReadLeveling():
4000c254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000c258:	b097      	sub	sp, #92	; 0x5c
4000c25a:	4604      	mov	r4, r0
4000c25c:	2500      	movs	r5, #0
4000c25e:	910d      	str	r1, [sp, #52]	; 0x34
4000c260:	f7ff ffb4 	bl	4000c1cc <mvHwsDdr3TipMaxCSGet>
4000c264:	9515      	str	r5, [sp, #84]	; 0x54
4000c266:	9513      	str	r5, [sp, #76]	; 0x4c
4000c268:	9514      	str	r5, [sp, #80]	; 0x50
4000c26a:	9009      	str	r0, [sp, #36]	; 0x24
4000c26c:	f7fe fdf0 	bl	4000ae50 <ddr3TipGetPatternTable>
4000c270:	9008      	str	r0, [sp, #32]
4000c272:	f7fe ff8f 	bl	4000b194 <ddr3TipGetMaskResultsPupRegMap>
4000c276:	2102      	movs	r1, #2
4000c278:	900c      	str	r0, [sp, #48]	; 0x30
4000c27a:	4620      	mov	r0, r4
4000c27c:	f002 fa0e 	bl	4000e69c <ddr3TipDevAttrGet>
4000c280:	ab0e      	add	r3, sp, #56	; 0x38
4000c282:	2105      	movs	r1, #5
4000c284:	462a      	mov	r2, r5
4000c286:	b2c0      	uxtb	r0, r0
4000c288:	900a      	str	r0, [sp, #40]	; 0x28
4000c28a:	2d03      	cmp	r5, #3
4000c28c:	d80b      	bhi.n	4000c2a6 <ddr3TipDynamicReadLeveling+0x52>
4000c28e:	ae16      	add	r6, sp, #88	; 0x58
4000c290:	fb01 6005 	mla	r0, r1, r5, r6
4000c294:	3501      	adds	r5, #1
4000c296:	f800 2c20 	strb.w	r2, [r0, #-32]
4000c29a:	705a      	strb	r2, [r3, #1]
4000c29c:	709a      	strb	r2, [r3, #2]
4000c29e:	70da      	strb	r2, [r3, #3]
4000c2a0:	711a      	strb	r2, [r3, #4]
4000c2a2:	3305      	adds	r3, #5
4000c2a4:	e7f1      	b.n	4000c28a <ddr3TipDynamicReadLeveling+0x36>
4000c2a6:	4f79      	ldr	r7, [pc, #484]	; (4000c48c <ddr3TipDynamicReadLeveling+0x238>)
4000c2a8:	2300      	movs	r3, #0
4000c2aa:	f8df 8200 	ldr.w	r8, [pc, #512]	; 4000c4ac <ddr3TipDynamicReadLeveling+0x258>
4000c2ae:	4d78      	ldr	r5, [pc, #480]	; (4000c490 <ddr3TipDynamicReadLeveling+0x23c>)
4000c2b0:	603b      	str	r3, [r7, #0]
4000c2b2:	e2af      	b.n	4000c814 <ddr3TipDynamicReadLeveling+0x5c0>
4000c2b4:	f8d8 3000 	ldr.w	r3, [r8]
4000c2b8:	781b      	ldrb	r3, [r3, #0]
4000c2ba:	07d9      	lsls	r1, r3, #31
4000c2bc:	d523      	bpl.n	4000c306 <ddr3TipDynamicReadLeveling+0xb2>
4000c2be:	4b75      	ldr	r3, [pc, #468]	; (4000c494 <ddr3TipDynamicReadLeveling+0x240>)
4000c2c0:	2201      	movs	r2, #1
4000c2c2:	4975      	ldr	r1, [pc, #468]	; (4000c498 <ddr3TipDynamicReadLeveling+0x244>)
4000c2c4:	4620      	mov	r0, r4
4000c2c6:	4e72      	ldr	r6, [pc, #456]	; (4000c490 <ddr3TipDynamicReadLeveling+0x23c>)
4000c2c8:	781b      	ldrb	r3, [r3, #0]
4000c2ca:	54ca      	strb	r2, [r1, r3]
4000c2cc:	2100      	movs	r1, #0
4000c2ce:	ab15      	add	r3, sp, #84	; 0x54
4000c2d0:	9300      	str	r3, [sp, #0]
4000c2d2:	460a      	mov	r2, r1
4000c2d4:	f04f 33ff 	mov.w	r3, #4294967295
4000c2d8:	9301      	str	r3, [sp, #4]
4000c2da:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000c2de:	f7fb fe61 	bl	40007fa4 <mvHwsDdr3TipIFRead>
4000c2e2:	4601      	mov	r1, r0
4000c2e4:	6028      	str	r0, [r5, #0]
4000c2e6:	2800      	cmp	r0, #0
4000c2e8:	f040 828d 	bne.w	4000c806 <ddr3TipDynamicReadLeveling+0x5b2>
4000c2ec:	2308      	movs	r3, #8
4000c2ee:	4620      	mov	r0, r4
4000c2f0:	9300      	str	r3, [sp, #0]
4000c2f2:	460a      	mov	r2, r1
4000c2f4:	9301      	str	r3, [sp, #4]
4000c2f6:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000c2fa:	f7fb fb35 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000c2fe:	6028      	str	r0, [r5, #0]
4000c300:	2800      	cmp	r0, #0
4000c302:	f040 8280 	bne.w	4000c806 <ddr3TipDynamicReadLeveling+0x5b2>
4000c306:	4620      	mov	r0, r4
4000c308:	f8df 9184 	ldr.w	r9, [pc, #388]	; 4000c490 <ddr3TipDynamicReadLeveling+0x23c>
4000c30c:	f7fc ff88 	bl	40009220 <ddr3TipResetFifoPtr>
4000c310:	2303      	movs	r3, #3
4000c312:	2200      	movs	r2, #0
4000c314:	9300      	str	r3, [sp, #0]
4000c316:	9301      	str	r3, [sp, #4]
4000c318:	4620      	mov	r0, r4
4000c31a:	2101      	movs	r1, #1
4000c31c:	f241 6330 	movw	r3, #5680	; 0x1630
4000c320:	f7fb fb22 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000c324:	4602      	mov	r2, r0
4000c326:	6028      	str	r0, [r5, #0]
4000c328:	2800      	cmp	r0, #0
4000c32a:	f040 81dc 	bne.w	4000c6e6 <ddr3TipDynamicReadLeveling+0x492>
4000c32e:	9e08      	ldr	r6, [sp, #32]
4000c330:	2101      	movs	r1, #1
4000c332:	f896 3030 	ldrb.w	r3, [r6, #48]	; 0x30
4000c336:	9001      	str	r0, [sp, #4]
4000c338:	9300      	str	r3, [sp, #0]
4000c33a:	f896 3033 	ldrb.w	r3, [r6, #51]	; 0x33
4000c33e:	9003      	str	r0, [sp, #12]
4000c340:	9004      	str	r0, [sp, #16]
4000c342:	9302      	str	r3, [sp, #8]
4000c344:	683b      	ldr	r3, [r7, #0]
4000c346:	9006      	str	r0, [sp, #24]
4000c348:	9007      	str	r0, [sp, #28]
4000c34a:	4620      	mov	r0, r4
4000c34c:	9305      	str	r3, [sp, #20]
4000c34e:	4613      	mov	r3, r2
4000c350:	f7fe fd12 	bl	4000ad78 <ddr3TipConfigureOdpg>
4000c354:	4606      	mov	r6, r0
4000c356:	6028      	str	r0, [r5, #0]
4000c358:	2800      	cmp	r0, #0
4000c35a:	f040 81c4 	bne.w	4000c6e6 <ddr3TipDynamicReadLeveling+0x492>
4000c35e:	9908      	ldr	r1, [sp, #32]
4000c360:	4632      	mov	r2, r6
4000c362:	4620      	mov	r0, r4
4000c364:	6b4b      	ldr	r3, [r1, #52]	; 0x34
4000c366:	2101      	movs	r1, #1
4000c368:	9300      	str	r3, [sp, #0]
4000c36a:	2304      	movs	r3, #4
4000c36c:	f7fe fd82 	bl	4000ae74 <ddr3TipLoadPatternToOdpg>
4000c370:	f04f 33ff 	mov.w	r3, #4294967295
4000c374:	4632      	mov	r2, r6
4000c376:	9301      	str	r3, [sp, #4]
4000c378:	4620      	mov	r0, r4
4000c37a:	2101      	movs	r1, #1
4000c37c:	f241 03fc 	movw	r3, #4348	; 0x10fc
4000c380:	9600      	str	r6, [sp, #0]
4000c382:	f7fb faf1 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000c386:	4602      	mov	r2, r0
4000c388:	6028      	str	r0, [r5, #0]
4000c38a:	2800      	cmp	r0, #0
4000c38c:	f040 81ab 	bne.w	4000c6e6 <ddr3TipDynamicReadLeveling+0x492>
4000c390:	6839      	ldr	r1, [r7, #0]
4000c392:	4620      	mov	r0, r4
4000c394:	4b41      	ldr	r3, [pc, #260]	; (4000c49c <ddr3TipDynamicReadLeveling+0x248>)
4000c396:	0089      	lsls	r1, r1, #2
4000c398:	430b      	orrs	r3, r1
4000c39a:	9300      	str	r3, [sp, #0]
4000c39c:	4b40      	ldr	r3, [pc, #256]	; (4000c4a0 <ddr3TipDynamicReadLeveling+0x24c>)
4000c39e:	2101      	movs	r1, #1
4000c3a0:	9301      	str	r3, [sp, #4]
4000c3a2:	f241 0334 	movw	r3, #4148	; 0x1034
4000c3a6:	f7fb fadf 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000c3aa:	4601      	mov	r1, r0
4000c3ac:	6028      	str	r0, [r5, #0]
4000c3ae:	2800      	cmp	r0, #0
4000c3b0:	f040 8199 	bne.w	4000c6e6 <ddr3TipDynamicReadLeveling+0x492>
4000c3b4:	f8d8 3000 	ldr.w	r3, [r8]
4000c3b8:	781a      	ldrb	r2, [r3, #0]
4000c3ba:	07d2      	lsls	r2, r2, #31
4000c3bc:	d516      	bpl.n	4000c3ec <ddr3TipDynamicReadLeveling+0x198>
4000c3be:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
4000c3c2:	4620      	mov	r0, r4
4000c3c4:	9e0d      	ldr	r6, [sp, #52]	; 0x34
4000c3c6:	4a37      	ldr	r2, [pc, #220]	; (4000c4a4 <ddr3TipDynamicReadLeveling+0x250>)
4000c3c8:	eb06 1303 	add.w	r3, r6, r3, lsl #4
4000c3cc:	5cd3      	ldrb	r3, [r2, r3]
4000c3ce:	460a      	mov	r2, r1
4000c3d0:	045b      	lsls	r3, r3, #17
4000c3d2:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
4000c3d6:	9300      	str	r3, [sp, #0]
4000c3d8:	4b33      	ldr	r3, [pc, #204]	; (4000c4a8 <ddr3TipDynamicReadLeveling+0x254>)
4000c3da:	9301      	str	r3, [sp, #4]
4000c3dc:	f241 033c 	movw	r3, #4156	; 0x103c
4000c3e0:	f7fb fac2 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000c3e4:	6028      	str	r0, [r5, #0]
4000c3e6:	2800      	cmp	r0, #0
4000c3e8:	f040 817d 	bne.w	4000c6e6 <ddr3TipDynamicReadLeveling+0x492>
4000c3ec:	f44f 6350 	mov.w	r3, #3328	; 0xd00
4000c3f0:	4620      	mov	r0, r4
4000c3f2:	9300      	str	r3, [sp, #0]
4000c3f4:	2101      	movs	r1, #1
4000c3f6:	9301      	str	r3, [sp, #4]
4000c3f8:	2200      	movs	r2, #0
4000c3fa:	f503 736d 	add.w	r3, r3, #948	; 0x3b4
4000c3fe:	f7fb fab3 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000c402:	4606      	mov	r6, r0
4000c404:	6028      	str	r0, [r5, #0]
4000c406:	2800      	cmp	r0, #0
4000c408:	f040 819e 	bne.w	4000c748 <ddr3TipDynamicReadLeveling+0x4f4>
4000c40c:	f7fe fec2 	bl	4000b194 <ddr3TipGetMaskResultsPupRegMap>
4000c410:	f04f 7980 	mov.w	r9, #16777216	; 0x1000000
4000c414:	900b      	str	r0, [sp, #44]	; 0x2c
4000c416:	f7fe feab 	bl	4000b170 <ddr3TipGetMaskResultsDqReg>
4000c41a:	2102      	movs	r1, #2
4000c41c:	4682      	mov	sl, r0
4000c41e:	4620      	mov	r0, r4
4000c420:	f002 f93c 	bl	4000e69c <ddr3TipDevAttrGet>
4000c424:	fa5f fb80 	uxtb.w	fp, r0
4000c428:	f83a 3006 	ldrh.w	r3, [sl, r6]
4000c42c:	4620      	mov	r0, r4
4000c42e:	2101      	movs	r1, #1
4000c430:	2200      	movs	r2, #0
4000c432:	f8cd 9000 	str.w	r9, [sp]
4000c436:	f8cd 9004 	str.w	r9, [sp, #4]
4000c43a:	f7fb fa95 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000c43e:	6028      	str	r0, [r5, #0]
4000c440:	b9c8      	cbnz	r0, 4000c476 <ddr3TipDynamicReadLeveling+0x222>
4000c442:	3602      	adds	r6, #2
4000c444:	2e50      	cmp	r6, #80	; 0x50
4000c446:	d1ef      	bne.n	4000c428 <ddr3TipDynamicReadLeveling+0x1d4>
4000c448:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
4000c44c:	4623      	mov	r3, r4
4000c44e:	4606      	mov	r6, r0
4000c450:	f04f 7a80 	mov.w	sl, #16777216	; 0x1000000
4000c454:	464c      	mov	r4, r9
4000c456:	4699      	mov	r9, r3
4000c458:	e011      	b.n	4000c47e <ddr3TipDynamicReadLeveling+0x22a>
4000c45a:	f834 3b02 	ldrh.w	r3, [r4], #2
4000c45e:	4648      	mov	r0, r9
4000c460:	2101      	movs	r1, #1
4000c462:	2200      	movs	r2, #0
4000c464:	f8cd a000 	str.w	sl, [sp]
4000c468:	f8cd a004 	str.w	sl, [sp, #4]
4000c46c:	f7fb fa7c 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000c470:	6028      	str	r0, [r5, #0]
4000c472:	b118      	cbz	r0, 4000c47c <ddr3TipDynamicReadLeveling+0x228>
4000c474:	464c      	mov	r4, r9
4000c476:	f002 fef5 	bl	4000f264 <gtBreakOnFail>
4000c47a:	e034      	b.n	4000c4e6 <ddr3TipDynamicReadLeveling+0x292>
4000c47c:	3601      	adds	r6, #1
4000c47e:	455e      	cmp	r6, fp
4000c480:	d3eb      	bcc.n	4000c45a <ddr3TipDynamicReadLeveling+0x206>
4000c482:	2600      	movs	r6, #0
4000c484:	464c      	mov	r4, r9
4000c486:	46b1      	mov	r9, r6
4000c488:	e02b      	b.n	4000c4e2 <ddr3TipDynamicReadLeveling+0x28e>
4000c48a:	bf00      	nop
4000c48c:	400207cc 	andmi	r0, r2, ip, asr #15
4000c490:	400206c0 	andmi	r0, r2, r0, asr #13
4000c494:	400207d1 	ldrdmi	r0, [r2], -r1
4000c498:	40020408 	andmi	r0, r2, r8, lsl #8
4000c49c:	00301b01 	eorseq	r1, r0, r1, lsl #22
4000c4a0:	003c3fef 	eorseq	r3, ip, pc, ror #31
4000c4a4:	400168c5 	andmi	r6, r1, r5, asr #17
4000c4a8:	063ffe00 	ldrteq	pc, [pc], -r0, lsl #28	; <UNPREDICTABLE>
4000c4ac:	40020428 	andmi	r0, r2, r8, lsr #8
4000c4b0:	f8d8 3000 	ldr.w	r3, [r8]
4000c4b4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000c4b8:	fa43 f306 	asr.w	r3, r3, r6
4000c4bc:	07db      	lsls	r3, r3, #31
4000c4be:	d50f      	bpl.n	4000c4e0 <ddr3TipDynamicReadLeveling+0x28c>
4000c4c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
4000c4c2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
4000c4c6:	4620      	mov	r0, r4
4000c4c8:	f831 3016 	ldrh.w	r3, [r1, r6, lsl #1]
4000c4cc:	2101      	movs	r1, #1
4000c4ce:	9201      	str	r2, [sp, #4]
4000c4d0:	2200      	movs	r2, #0
4000c4d2:	f8cd 9000 	str.w	r9, [sp]
4000c4d6:	f7fb fa47 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000c4da:	6028      	str	r0, [r5, #0]
4000c4dc:	2800      	cmp	r0, #0
4000c4de:	d1ca      	bne.n	4000c476 <ddr3TipDynamicReadLeveling+0x222>
4000c4e0:	3601      	adds	r6, #1
4000c4e2:	455e      	cmp	r6, fp
4000c4e4:	d1e4      	bne.n	4000c4b0 <ddr3TipDynamicReadLeveling+0x25c>
4000c4e6:	2200      	movs	r2, #0
4000c4e8:	4620      	mov	r0, r4
4000c4ea:	2101      	movs	r1, #1
4000c4ec:	f44f 53ae 	mov.w	r3, #5568	; 0x15c0
4000c4f0:	f04f 4a00 	mov.w	sl, #2147483648	; 0x80000000
4000c4f4:	e88d 0404 	stmia.w	sp, {r2, sl}
4000c4f8:	f7fb fa36 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000c4fc:	f8df 9358 	ldr.w	r9, [pc, #856]	; 4000c858 <ddr3TipDynamicReadLeveling+0x604>
4000c500:	4602      	mov	r2, r0
4000c502:	6028      	str	r0, [r5, #0]
4000c504:	2800      	cmp	r0, #0
4000c506:	f040 80ee 	bne.w	4000c6e6 <ddr3TipDynamicReadLeveling+0x492>
4000c50a:	f04f 43fe 	mov.w	r3, #2130706432	; 0x7f000000
4000c50e:	f04f 4c7f 	mov.w	ip, #4278190080	; 0xff000000
4000c512:	4620      	mov	r0, r4
4000c514:	e88d 1008 	stmia.w	sp, {r3, ip}
4000c518:	2101      	movs	r1, #1
4000c51a:	f241 53c8 	movw	r3, #5576	; 0x15c8
4000c51e:	f7fb fa23 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000c522:	4602      	mov	r2, r0
4000c524:	6028      	str	r0, [r5, #0]
4000c526:	2800      	cmp	r0, #0
4000c528:	f040 80dd 	bne.w	4000c6e6 <ddr3TipDynamicReadLeveling+0x492>
4000c52c:	9000      	str	r0, [sp, #0]
4000c52e:	2101      	movs	r1, #1
4000c530:	4620      	mov	r0, r4
4000c532:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000c536:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
4000c53a:	9601      	str	r6, [sp, #4]
4000c53c:	f7fb fa14 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000c540:	4602      	mov	r2, r0
4000c542:	6028      	str	r0, [r5, #0]
4000c544:	2800      	cmp	r0, #0
4000c546:	f040 80ce 	bne.w	4000c6e6 <ddr3TipDynamicReadLeveling+0x492>
4000c54a:	4620      	mov	r0, r4
4000c54c:	2101      	movs	r1, #1
4000c54e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000c552:	9600      	str	r6, [sp, #0]
4000c554:	9601      	str	r6, [sp, #4]
4000c556:	f7fb fa07 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000c55a:	4602      	mov	r2, r0
4000c55c:	6028      	str	r0, [r5, #0]
4000c55e:	2800      	cmp	r0, #0
4000c560:	f040 80c1 	bne.w	4000c6e6 <ddr3TipDynamicReadLeveling+0x492>
4000c564:	2601      	movs	r6, #1
4000c566:	2309      	movs	r3, #9
4000c568:	4620      	mov	r0, r4
4000c56a:	9301      	str	r3, [sp, #4]
4000c56c:	4631      	mov	r1, r6
4000c56e:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000c572:	9600      	str	r6, [sp, #0]
4000c574:	f7fb f9f8 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000c578:	4602      	mov	r2, r0
4000c57a:	6028      	str	r0, [r5, #0]
4000c57c:	2800      	cmp	r0, #0
4000c57e:	f040 80b2 	bne.w	4000c6e6 <ddr3TipDynamicReadLeveling+0x492>
4000c582:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
4000c586:	4620      	mov	r0, r4
4000c588:	9300      	str	r3, [sp, #0]
4000c58a:	4631      	mov	r1, r6
4000c58c:	9301      	str	r3, [sp, #4]
4000c58e:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000c592:	f7fb f9e9 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000c596:	4602      	mov	r2, r0
4000c598:	6028      	str	r0, [r5, #0]
4000c59a:	2800      	cmp	r0, #0
4000c59c:	f040 80a3 	bne.w	4000c6e6 <ddr3TipDynamicReadLeveling+0x492>
4000c5a0:	4620      	mov	r0, r4
4000c5a2:	4631      	mov	r1, r6
4000c5a4:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000c5a8:	f8cd a000 	str.w	sl, [sp]
4000c5ac:	f8cd a004 	str.w	sl, [sp, #4]
4000c5b0:	f7fb f9da 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000c5b4:	4682      	mov	sl, r0
4000c5b6:	6028      	str	r0, [r5, #0]
4000c5b8:	2800      	cmp	r0, #0
4000c5ba:	f040 8094 	bne.w	4000c6e6 <ddr3TipDynamicReadLeveling+0x492>
4000c5be:	4651      	mov	r1, sl
4000c5c0:	4620      	mov	r0, r4
4000c5c2:	f002 f86b 	bl	4000e69c <ddr3TipDevAttrGet>
4000c5c6:	9600      	str	r6, [sp, #0]
4000c5c8:	9601      	str	r6, [sp, #4]
4000c5ca:	4631      	mov	r1, r6
4000c5cc:	4652      	mov	r2, sl
4000c5ce:	2802      	cmp	r0, #2
4000c5d0:	4620      	mov	r0, r4
4000c5d2:	f240 8082 	bls.w	4000c6da <ddr3TipDynamicReadLeveling+0x486>
4000c5d6:	f241 0330 	movw	r3, #4144	; 0x1030
4000c5da:	f7fb f9c5 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000c5de:	4602      	mov	r2, r0
4000c5e0:	6028      	str	r0, [r5, #0]
4000c5e2:	2800      	cmp	r0, #0
4000c5e4:	d17f      	bne.n	4000c6e6 <ddr3TipDynamicReadLeveling+0x492>
4000c5e6:	4995      	ldr	r1, [pc, #596]	; (4000c83c <ddr3TipDynamicReadLeveling+0x5e8>)
4000c5e8:	2302      	movs	r3, #2
4000c5ea:	4620      	mov	r0, r4
4000c5ec:	9300      	str	r3, [sp, #0]
4000c5ee:	9101      	str	r1, [sp, #4]
4000c5f0:	4993      	ldr	r1, [pc, #588]	; (4000c840 <ddr3TipDynamicReadLeveling+0x5ec>)
4000c5f2:	9102      	str	r1, [sp, #8]
4000c5f4:	4631      	mov	r1, r6
4000c5f6:	f7fb fd8b 	bl	40008110 <ddr3TipIfPolling>
4000c5fa:	b140      	cbz	r0, 4000c60e <ddr3TipDynamicReadLeveling+0x3ba>
4000c5fc:	4b91      	ldr	r3, [pc, #580]	; (4000c844 <ddr3TipDynamicReadLeveling+0x5f0>)
4000c5fe:	781b      	ldrb	r3, [r3, #0]
4000c600:	2b03      	cmp	r3, #3
4000c602:	f200 8198 	bhi.w	4000c936 <ddr3TipDynamicReadLeveling+0x6e2>
4000c606:	4890      	ldr	r0, [pc, #576]	; (4000c848 <ddr3TipDynamicReadLeveling+0x5f4>)
4000c608:	f005 fd1c 	bl	40012044 <mvPrintf>
4000c60c:	e193      	b.n	4000c936 <ddr3TipDynamicReadLeveling+0x6e2>
4000c60e:	f8d8 3000 	ldr.w	r3, [r8]
4000c612:	781b      	ldrb	r3, [r3, #0]
4000c614:	07de      	lsls	r6, r3, #31
4000c616:	d517      	bpl.n	4000c648 <ddr3TipDynamicReadLeveling+0x3f4>
4000c618:	2100      	movs	r1, #0
4000c61a:	ab13      	add	r3, sp, #76	; 0x4c
4000c61c:	4620      	mov	r0, r4
4000c61e:	9300      	str	r3, [sp, #0]
4000c620:	460a      	mov	r2, r1
4000c622:	2304      	movs	r3, #4
4000c624:	9301      	str	r3, [sp, #4]
4000c626:	f241 0330 	movw	r3, #4144	; 0x1030
4000c62a:	f7fb fcbb 	bl	40007fa4 <mvHwsDdr3TipIFRead>
4000c62e:	6028      	str	r0, [r5, #0]
4000c630:	2800      	cmp	r0, #0
4000c632:	f040 8089 	bne.w	4000c748 <ddr3TipDynamicReadLeveling+0x4f4>
4000c636:	9b13      	ldr	r3, [sp, #76]	; 0x4c
4000c638:	b133      	cbz	r3, 4000c648 <ddr3TipDynamicReadLeveling+0x3f4>
4000c63a:	4b82      	ldr	r3, [pc, #520]	; (4000c844 <ddr3TipDynamicReadLeveling+0x5f0>)
4000c63c:	781b      	ldrb	r3, [r3, #0]
4000c63e:	2b03      	cmp	r3, #3
4000c640:	d802      	bhi.n	4000c648 <ddr3TipDynamicReadLeveling+0x3f4>
4000c642:	4882      	ldr	r0, [pc, #520]	; (4000c84c <ddr3TipDynamicReadLeveling+0x5f8>)
4000c644:	f005 fcfe 	bl	40012044 <mvPrintf>
4000c648:	f8df 9228 	ldr.w	r9, [pc, #552]	; 4000c874 <ddr3TipDynamicReadLeveling+0x620>
4000c64c:	f44f 7380 	mov.w	r3, #256	; 0x100
4000c650:	2200      	movs	r2, #0
4000c652:	9300      	str	r3, [sp, #0]
4000c654:	9301      	str	r3, [sp, #4]
4000c656:	4620      	mov	r0, r4
4000c658:	2101      	movs	r1, #1
4000c65a:	464b      	mov	r3, r9
4000c65c:	f7fb f984 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000c660:	f8df a1f4 	ldr.w	sl, [pc, #500]	; 4000c858 <ddr3TipDynamicReadLeveling+0x604>
4000c664:	4602      	mov	r2, r0
4000c666:	6028      	str	r0, [r5, #0]
4000c668:	2800      	cmp	r0, #0
4000c66a:	d131      	bne.n	4000c6d0 <ddr3TipDynamicReadLeveling+0x47c>
4000c66c:	4b74      	ldr	r3, [pc, #464]	; (4000c840 <ddr3TipDynamicReadLeveling+0x5ec>)
4000c66e:	2601      	movs	r6, #1
4000c670:	4620      	mov	r0, r4
4000c672:	e88d 0240 	stmia.w	sp, {r6, r9}
4000c676:	4631      	mov	r1, r6
4000c678:	9302      	str	r3, [sp, #8]
4000c67a:	4613      	mov	r3, r2
4000c67c:	f7fb fd48 	bl	40008110 <ddr3TipIfPolling>
4000c680:	1e02      	subs	r2, r0, #0
4000c682:	d008      	beq.n	4000c696 <ddr3TipDynamicReadLeveling+0x442>
4000c684:	4b6f      	ldr	r3, [pc, #444]	; (4000c844 <ddr3TipDynamicReadLeveling+0x5f0>)
4000c686:	781b      	ldrb	r3, [r3, #0]
4000c688:	2b03      	cmp	r3, #3
4000c68a:	f200 8157 	bhi.w	4000c93c <ddr3TipDynamicReadLeveling+0x6e8>
4000c68e:	4870      	ldr	r0, [pc, #448]	; (4000c850 <ddr3TipDynamicReadLeveling+0x5fc>)
4000c690:	f005 fcd8 	bl	40012044 <mvPrintf>
4000c694:	e152      	b.n	4000c93c <ddr3TipDynamicReadLeveling+0x6e8>
4000c696:	f04f 33ff 	mov.w	r3, #4294967295
4000c69a:	4620      	mov	r0, r4
4000c69c:	9301      	str	r3, [sp, #4]
4000c69e:	4631      	mov	r1, r6
4000c6a0:	f241 6330 	movw	r3, #5680	; 0x1630
4000c6a4:	9200      	str	r2, [sp, #0]
4000c6a6:	f7fb f95f 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000c6aa:	6028      	str	r0, [r5, #0]
4000c6ac:	b980      	cbnz	r0, 4000c6d0 <ddr3TipDynamicReadLeveling+0x47c>
4000c6ae:	f8d8 3000 	ldr.w	r3, [r8]
4000c6b2:	781b      	ldrb	r3, [r3, #0]
4000c6b4:	07d8      	lsls	r0, r3, #31
4000c6b6:	d56c      	bpl.n	4000c792 <ddr3TipDynamicReadLeveling+0x53e>
4000c6b8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
4000c6bc:	f04f 0900 	mov.w	r9, #0
4000c6c0:	4623      	mov	r3, r4
4000c6c2:	464e      	mov	r6, r9
4000c6c4:	f8df b178 	ldr.w	fp, [pc, #376]	; 4000c840 <ddr3TipDynamicReadLeveling+0x5ec>
4000c6c8:	4654      	mov	r4, sl
4000c6ca:	46ca      	mov	sl, r9
4000c6cc:	4699      	mov	r9, r3
4000c6ce:	e04e      	b.n	4000c76e <ddr3TipDynamicReadLeveling+0x51a>
4000c6d0:	f002 fdc8 	bl	4000f264 <gtBreakOnFail>
4000c6d4:	f8da 6000 	ldr.w	r6, [sl]
4000c6d8:	e130      	b.n	4000c93c <ddr3TipDynamicReadLeveling+0x6e8>
4000c6da:	4b58      	ldr	r3, [pc, #352]	; (4000c83c <ddr3TipDynamicReadLeveling+0x5e8>)
4000c6dc:	f7fb f944 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000c6e0:	6028      	str	r0, [r5, #0]
4000c6e2:	2800      	cmp	r0, #0
4000c6e4:	d0e3      	beq.n	4000c6ae <ddr3TipDynamicReadLeveling+0x45a>
4000c6e6:	f002 fdbd 	bl	4000f264 <gtBreakOnFail>
4000c6ea:	f8d9 6000 	ldr.w	r6, [r9]
4000c6ee:	e125      	b.n	4000c93c <ddr3TipDynamicReadLeveling+0x6e8>
4000c6f0:	f8d8 3000 	ldr.w	r3, [r8]
4000c6f4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000c6f8:	fa43 f306 	asr.w	r3, r3, r6
4000c6fc:	07d9      	lsls	r1, r3, #31
4000c6fe:	d534      	bpl.n	4000c76a <ddr3TipDynamicReadLeveling+0x516>
4000c700:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
4000c704:	9300      	str	r3, [sp, #0]
4000c706:	8822      	ldrh	r2, [r4, #0]
4000c708:	2100      	movs	r1, #0
4000c70a:	4648      	mov	r0, r9
4000c70c:	f8cd b008 	str.w	fp, [sp, #8]
4000c710:	9201      	str	r2, [sp, #4]
4000c712:	460a      	mov	r2, r1
4000c714:	f7fb fcfc 	bl	40008110 <ddr3TipIfPolling>
4000c718:	1e01      	subs	r1, r0, #0
4000c71a:	d00a      	beq.n	4000c732 <ddr3TipDynamicReadLeveling+0x4de>
4000c71c:	4a49      	ldr	r2, [pc, #292]	; (4000c844 <ddr3TipDynamicReadLeveling+0x5f0>)
4000c71e:	7813      	ldrb	r3, [r2, #0]
4000c720:	2b03      	cmp	r3, #3
4000c722:	d820      	bhi.n	4000c766 <ddr3TipDynamicReadLeveling+0x512>
4000c724:	484b      	ldr	r0, [pc, #300]	; (4000c854 <ddr3TipDynamicReadLeveling+0x600>)
4000c726:	2100      	movs	r1, #0
4000c728:	683a      	ldr	r2, [r7, #0]
4000c72a:	4633      	mov	r3, r6
4000c72c:	f005 fc8a 	bl	40012044 <mvPrintf>
4000c730:	e019      	b.n	4000c766 <ddr3TipDynamicReadLeveling+0x512>
4000c732:	8823      	ldrh	r3, [r4, #0]
4000c734:	aa13      	add	r2, sp, #76	; 0x4c
4000c736:	4648      	mov	r0, r9
4000c738:	9200      	str	r2, [sp, #0]
4000c73a:	22ff      	movs	r2, #255	; 0xff
4000c73c:	9201      	str	r2, [sp, #4]
4000c73e:	460a      	mov	r2, r1
4000c740:	f7fb fc30 	bl	40007fa4 <mvHwsDdr3TipIFRead>
4000c744:	6028      	str	r0, [r5, #0]
4000c746:	b120      	cbz	r0, 4000c752 <ddr3TipDynamicReadLeveling+0x4fe>
4000c748:	f002 fd8c 	bl	4000f264 <gtBreakOnFail>
4000c74c:	4b42      	ldr	r3, [pc, #264]	; (4000c858 <ddr3TipDynamicReadLeveling+0x604>)
4000c74e:	681e      	ldr	r6, [r3, #0]
4000c750:	e0f4      	b.n	4000c93c <ddr3TipDynamicReadLeveling+0x6e8>
4000c752:	683b      	ldr	r3, [r7, #0]
4000c754:	2205      	movs	r2, #5
4000c756:	a916      	add	r1, sp, #88	; 0x58
4000c758:	fb02 1303 	mla	r3, r2, r3, r1
4000c75c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
4000c75e:	199b      	adds	r3, r3, r6
4000c760:	f803 2c20 	strb.w	r2, [r3, #-32]
4000c764:	e001      	b.n	4000c76a <ddr3TipDynamicReadLeveling+0x516>
4000c766:	f04f 0a01 	mov.w	sl, #1
4000c76a:	3601      	adds	r6, #1
4000c76c:	3402      	adds	r4, #2
4000c76e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
4000c770:	4296      	cmp	r6, r2
4000c772:	d3bd      	bcc.n	4000c6f0 <ddr3TipDynamicReadLeveling+0x49c>
4000c774:	464c      	mov	r4, r9
4000c776:	46d1      	mov	r9, sl
4000c778:	f1ba 0f00 	cmp.w	sl, #0
4000c77c:	d009      	beq.n	4000c792 <ddr3TipDynamicReadLeveling+0x53e>
4000c77e:	4b37      	ldr	r3, [pc, #220]	; (4000c85c <ddr3TipDynamicReadLeveling+0x608>)
4000c780:	2200      	movs	r2, #0
4000c782:	4e37      	ldr	r6, [pc, #220]	; (4000c860 <ddr3TipDynamicReadLeveling+0x60c>)
4000c784:	781b      	ldrb	r3, [r3, #0]
4000c786:	54f2      	strb	r2, [r6, r3]
4000c788:	4b36      	ldr	r3, [pc, #216]	; (4000c864 <ddr3TipDynamicReadLeveling+0x610>)
4000c78a:	681b      	ldr	r3, [r3, #0]
4000c78c:	2b00      	cmp	r3, #0
4000c78e:	f000 80d4 	beq.w	4000c93a <ddr3TipDynamicReadLeveling+0x6e6>
4000c792:	4b2c      	ldr	r3, [pc, #176]	; (4000c844 <ddr3TipDynamicReadLeveling+0x5f0>)
4000c794:	781b      	ldrb	r3, [r3, #0]
4000c796:	2b02      	cmp	r3, #2
4000c798:	d802      	bhi.n	4000c7a0 <ddr3TipDynamicReadLeveling+0x54c>
4000c79a:	4833      	ldr	r0, [pc, #204]	; (4000c868 <ddr3TipDynamicReadLeveling+0x614>)
4000c79c:	f005 fc52 	bl	40012044 <mvPrintf>
4000c7a0:	2308      	movs	r3, #8
4000c7a2:	2200      	movs	r2, #0
4000c7a4:	9300      	str	r3, [sp, #0]
4000c7a6:	4620      	mov	r0, r4
4000c7a8:	9301      	str	r3, [sp, #4]
4000c7aa:	2101      	movs	r1, #1
4000c7ac:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000c7b0:	4e29      	ldr	r6, [pc, #164]	; (4000c858 <ddr3TipDynamicReadLeveling+0x604>)
4000c7b2:	f7fb f8d9 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000c7b6:	4602      	mov	r2, r0
4000c7b8:	6028      	str	r0, [r5, #0]
4000c7ba:	bb20      	cbnz	r0, 4000c806 <ddr3TipDynamicReadLeveling+0x5b2>
4000c7bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
4000c7c0:	4620      	mov	r0, r4
4000c7c2:	9300      	str	r3, [sp, #0]
4000c7c4:	2101      	movs	r1, #1
4000c7c6:	9301      	str	r3, [sp, #4]
4000c7c8:	f241 53b4 	movw	r3, #5556	; 0x15b4
4000c7cc:	f7fb f8cc 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000c7d0:	4602      	mov	r2, r0
4000c7d2:	6028      	str	r0, [r5, #0]
4000c7d4:	b9b8      	cbnz	r0, 4000c806 <ddr3TipDynamicReadLeveling+0x5b2>
4000c7d6:	9000      	str	r0, [sp, #0]
4000c7d8:	2101      	movs	r1, #1
4000c7da:	4620      	mov	r0, r4
4000c7dc:	f241 6330 	movw	r3, #5680	; 0x1630
4000c7e0:	f04f 39ff 	mov.w	r9, #4294967295
4000c7e4:	f8cd 9004 	str.w	r9, [sp, #4]
4000c7e8:	f7fb f8be 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000c7ec:	4602      	mov	r2, r0
4000c7ee:	6028      	str	r0, [r5, #0]
4000c7f0:	b948      	cbnz	r0, 4000c806 <ddr3TipDynamicReadLeveling+0x5b2>
4000c7f2:	4620      	mov	r0, r4
4000c7f4:	2101      	movs	r1, #1
4000c7f6:	f241 6330 	movw	r3, #5680	; 0x1630
4000c7fa:	e88d 0204 	stmia.w	sp, {r2, r9}
4000c7fe:	f7fb f8b3 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000c802:	6028      	str	r0, [r5, #0]
4000c804:	b118      	cbz	r0, 4000c80e <ddr3TipDynamicReadLeveling+0x5ba>
4000c806:	f002 fd2d 	bl	4000f264 <gtBreakOnFail>
4000c80a:	6836      	ldr	r6, [r6, #0]
4000c80c:	e096      	b.n	4000c93c <ddr3TipDynamicReadLeveling+0x6e8>
4000c80e:	683b      	ldr	r3, [r7, #0]
4000c810:	3301      	adds	r3, #1
4000c812:	603b      	str	r3, [r7, #0]
4000c814:	683b      	ldr	r3, [r7, #0]
4000c816:	9909      	ldr	r1, [sp, #36]	; 0x24
4000c818:	4e14      	ldr	r6, [pc, #80]	; (4000c86c <ddr3TipDynamicReadLeveling+0x618>)
4000c81a:	428b      	cmp	r3, r1
4000c81c:	f4ff ad4a 	bcc.w	4000c2b4 <ddr3TipDynamicReadLeveling+0x60>
4000c820:	2300      	movs	r3, #0
4000c822:	4f13      	ldr	r7, [pc, #76]	; (4000c870 <ddr3TipDynamicReadLeveling+0x61c>)
4000c824:	6033      	str	r3, [r6, #0]
4000c826:	f04f 0905 	mov.w	r9, #5
4000c82a:	4698      	mov	r8, r3
4000c82c:	4625      	mov	r5, r4
4000c82e:	e04b      	b.n	4000c8c8 <ddr3TipDynamicReadLeveling+0x674>
4000c830:	683b      	ldr	r3, [r7, #0]
4000c832:	781b      	ldrb	r3, [r3, #0]
4000c834:	07da      	lsls	r2, r3, #31
4000c836:	d544      	bpl.n	4000c8c2 <ddr3TipDynamicReadLeveling+0x66e>
4000c838:	2400      	movs	r4, #0
4000c83a:	e03f      	b.n	4000c8bc <ddr3TipDynamicReadLeveling+0x668>
4000c83c:	00018488 	andeq	r8, r1, r8, lsl #9
4000c840:	000f4240 	andeq	r4, pc, r0, asr #4
4000c844:	40016153 	andmi	r6, r1, r3, asr r1
4000c848:	40013ac6 	andmi	r3, r1, r6, asr #21
4000c84c:	40013adc 	ldrdmi	r3, [r1], -ip
4000c850:	40013af4 	strdmi	r3, [r1], -r4
4000c854:	40013b09 	andmi	r3, r1, r9, lsl #22
4000c858:	400206c0 	andmi	r0, r2, r0, asr #13
4000c85c:	400207d1 	ldrdmi	r0, [r2], -r1
4000c860:	40020408 	andmi	r0, r2, r8, lsl #8
4000c864:	400207e8 	andmi	r0, r2, r8, ror #15
4000c868:	40013b39 	andmi	r3, r1, r9, lsr fp
4000c86c:	400207cc 	andmi	r0, r2, ip, asr #15
4000c870:	40020428 	andmi	r0, r2, r8, lsr #8
4000c874:	000186d4 	ldrdeq	r8, [r1], -r4
4000c878:	683b      	ldr	r3, [r7, #0]
4000c87a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000c87e:	fa43 f304 	asr.w	r3, r3, r4
4000c882:	07db      	lsls	r3, r3, #31
4000c884:	d519      	bpl.n	4000c8ba <ddr3TipDynamicReadLeveling+0x666>
4000c886:	6833      	ldr	r3, [r6, #0]
4000c888:	a916      	add	r1, sp, #88	; 0x58
4000c88a:	4628      	mov	r0, r5
4000c88c:	fb09 1203 	mla	r2, r9, r3, r1
4000c890:	2b00      	cmp	r3, #0
4000c892:	bf14      	ite	ne
4000c894:	2306      	movne	r3, #6
4000c896:	2302      	moveq	r3, #2
4000c898:	1912      	adds	r2, r2, r4
4000c89a:	f812 2c20 	ldrb.w	r2, [r2, #-32]
4000c89e:	9302      	str	r3, [sp, #8]
4000c8a0:	f002 011f 	and.w	r1, r2, #31
4000c8a4:	e88d 0110 	stmia.w	sp, {r4, r8}
4000c8a8:	0952      	lsrs	r2, r2, #5
4000c8aa:	ea41 1282 	orr.w	r2, r1, r2, lsl #6
4000c8ae:	2100      	movs	r1, #0
4000c8b0:	9203      	str	r2, [sp, #12]
4000c8b2:	460b      	mov	r3, r1
4000c8b4:	460a      	mov	r2, r1
4000c8b6:	f7fb fd07 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000c8ba:	3401      	adds	r4, #1
4000c8bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
4000c8be:	4294      	cmp	r4, r2
4000c8c0:	d3da      	bcc.n	4000c878 <ddr3TipDynamicReadLeveling+0x624>
4000c8c2:	6833      	ldr	r3, [r6, #0]
4000c8c4:	3301      	adds	r3, #1
4000c8c6:	6033      	str	r3, [r6, #0]
4000c8c8:	6833      	ldr	r3, [r6, #0]
4000c8ca:	9909      	ldr	r1, [sp, #36]	; 0x24
4000c8cc:	428b      	cmp	r3, r1
4000c8ce:	d3af      	bcc.n	4000c830 <ddr3TipDynamicReadLeveling+0x5dc>
4000c8d0:	4b1c      	ldr	r3, [pc, #112]	; (4000c944 <ddr3TipDynamicReadLeveling+0x6f0>)
4000c8d2:	2100      	movs	r1, #0
4000c8d4:	462c      	mov	r4, r5
4000c8d6:	6019      	str	r1, [r3, #0]
4000c8d8:	4b1b      	ldr	r3, [pc, #108]	; (4000c948 <ddr3TipDynamicReadLeveling+0x6f4>)
4000c8da:	681b      	ldr	r3, [r3, #0]
4000c8dc:	781b      	ldrb	r3, [r3, #0]
4000c8de:	07d8      	lsls	r0, r3, #31
4000c8e0:	d51a      	bpl.n	4000c918 <ddr3TipDynamicReadLeveling+0x6c4>
4000c8e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
4000c8e4:	4628      	mov	r0, r5
4000c8e6:	460a      	mov	r2, r1
4000c8e8:	4d18      	ldr	r5, [pc, #96]	; (4000c94c <ddr3TipDynamicReadLeveling+0x6f8>)
4000c8ea:	9300      	str	r3, [sp, #0]
4000c8ec:	f04f 33ff 	mov.w	r3, #4294967295
4000c8f0:	9301      	str	r3, [sp, #4]
4000c8f2:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000c8f6:	f7fb f837 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000c8fa:	4601      	mov	r1, r0
4000c8fc:	6028      	str	r0, [r5, #0]
4000c8fe:	b938      	cbnz	r0, 4000c910 <ddr3TipDynamicReadLeveling+0x6bc>
4000c900:	4b13      	ldr	r3, [pc, #76]	; (4000c950 <ddr3TipDynamicReadLeveling+0x6fc>)
4000c902:	681b      	ldr	r3, [r3, #0]
4000c904:	b143      	cbz	r3, 4000c918 <ddr3TipDynamicReadLeveling+0x6c4>
4000c906:	4620      	mov	r0, r4
4000c908:	f000 ff28 	bl	4000d75c <ddr3TipWriteAdditionalOdtSetting>
4000c90c:	6028      	str	r0, [r5, #0]
4000c90e:	b118      	cbz	r0, 4000c918 <ddr3TipDynamicReadLeveling+0x6c4>
4000c910:	f002 fca8 	bl	4000f264 <gtBreakOnFail>
4000c914:	682e      	ldr	r6, [r5, #0]
4000c916:	e011      	b.n	4000c93c <ddr3TipDynamicReadLeveling+0x6e8>
4000c918:	4b0b      	ldr	r3, [pc, #44]	; (4000c948 <ddr3TipDynamicReadLeveling+0x6f4>)
4000c91a:	681b      	ldr	r3, [r3, #0]
4000c91c:	781e      	ldrb	r6, [r3, #0]
4000c91e:	f016 0601 	ands.w	r6, r6, #1
4000c922:	d00b      	beq.n	4000c93c <ddr3TipDynamicReadLeveling+0x6e8>
4000c924:	4b0b      	ldr	r3, [pc, #44]	; (4000c954 <ddr3TipDynamicReadLeveling+0x700>)
4000c926:	4a0c      	ldr	r2, [pc, #48]	; (4000c958 <ddr3TipDynamicReadLeveling+0x704>)
4000c928:	781b      	ldrb	r3, [r3, #0]
4000c92a:	5cd6      	ldrb	r6, [r2, r3]
4000c92c:	f1d6 0601 	rsbs	r6, r6, #1
4000c930:	bf38      	it	cc
4000c932:	2600      	movcc	r6, #0
4000c934:	e002      	b.n	4000c93c <ddr3TipDynamicReadLeveling+0x6e8>
4000c936:	2601      	movs	r6, #1
4000c938:	e000      	b.n	4000c93c <ddr3TipDynamicReadLeveling+0x6e8>
4000c93a:	4656      	mov	r6, sl
4000c93c:	4630      	mov	r0, r6
4000c93e:	b017      	add	sp, #92	; 0x5c
4000c940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000c944:	400207cc 	andmi	r0, r2, ip, asr #15
4000c948:	40020428 	andmi	r0, r2, r8, lsr #8
4000c94c:	400206c0 	andmi	r0, r2, r0, asr #13
4000c950:	4001616c 	andmi	r6, r1, ip, ror #2
4000c954:	400207d1 	ldrdmi	r0, [r2], -r1
4000c958:	40020408 	andmi	r0, r2, r8, lsl #8

Disassembly of section .text.ddr3TipLegacyDynamicWriteLeveling:

4000c95c <ddr3TipLegacyDynamicWriteLeveling>:
ddr3TipLegacyDynamicWriteLeveling():
4000c95c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
4000c95e:	4604      	mov	r4, r0
4000c960:	f7ff fc34 	bl	4000c1cc <mvHwsDdr3TipMaxCSGet>
4000c964:	2300      	movs	r3, #0
4000c966:	2101      	movs	r1, #1
4000c968:	461a      	mov	r2, r3
4000c96a:	e005      	b.n	4000c978 <ddr3TipLegacyDynamicWriteLeveling+0x1c>
4000c96c:	f102 0514 	add.w	r5, r2, #20
4000c970:	3201      	adds	r2, #1
4000c972:	fa01 f505 	lsl.w	r5, r1, r5
4000c976:	432b      	orrs	r3, r5
4000c978:	4282      	cmp	r2, r0
4000c97a:	d1f7      	bne.n	4000c96c <ddr3TipLegacyDynamicWriteLeveling+0x10>
4000c97c:	4a1e      	ldr	r2, [pc, #120]	; (4000c9f8 <ddr3TipLegacyDynamicWriteLeveling+0x9c>)
4000c97e:	6812      	ldr	r2, [r2, #0]
4000c980:	7810      	ldrb	r0, [r2, #0]
4000c982:	f010 0001 	ands.w	r0, r0, #1
4000c986:	d034      	beq.n	4000c9f2 <ddr3TipLegacyDynamicWriteLeveling+0x96>
4000c988:	f241 55b0 	movw	r5, #5552	; 0x15b0
4000c98c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
4000c990:	f043 0308 	orr.w	r3, r3, #8
4000c994:	4620      	mov	r0, r4
4000c996:	9300      	str	r3, [sp, #0]
4000c998:	2101      	movs	r1, #1
4000c99a:	f04f 33ff 	mov.w	r3, #4294967295
4000c99e:	2200      	movs	r2, #0
4000c9a0:	9301      	str	r3, [sp, #4]
4000c9a2:	462b      	mov	r3, r5
4000c9a4:	f7fa ffe0 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000c9a8:	4e14      	ldr	r6, [pc, #80]	; (4000c9fc <ddr3TipLegacyDynamicWriteLeveling+0xa0>)
4000c9aa:	6030      	str	r0, [r6, #0]
4000c9ac:	b940      	cbnz	r0, 4000c9c0 <ddr3TipLegacyDynamicWriteLeveling+0x64>
4000c9ae:	4b14      	ldr	r3, [pc, #80]	; (4000ca00 <ddr3TipLegacyDynamicWriteLeveling+0xa4>)
4000c9b0:	4621      	mov	r1, r4
4000c9b2:	b2e0      	uxtb	r0, r4
4000c9b4:	2214      	movs	r2, #20
4000c9b6:	681b      	ldr	r3, [r3, #0]
4000c9b8:	4798      	blx	r3
4000c9ba:	4601      	mov	r1, r0
4000c9bc:	6030      	str	r0, [r6, #0]
4000c9be:	b118      	cbz	r0, 4000c9c8 <ddr3TipLegacyDynamicWriteLeveling+0x6c>
4000c9c0:	f002 fc50 	bl	4000f264 <gtBreakOnFail>
4000c9c4:	6830      	ldr	r0, [r6, #0]
4000c9c6:	e014      	b.n	4000c9f2 <ddr3TipLegacyDynamicWriteLeveling+0x96>
4000c9c8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
4000c9cc:	e88d 0028 	stmia.w	sp, {r3, r5}
4000c9d0:	4b0c      	ldr	r3, [pc, #48]	; (4000ca04 <ddr3TipLegacyDynamicWriteLeveling+0xa8>)
4000c9d2:	4620      	mov	r0, r4
4000c9d4:	460a      	mov	r2, r1
4000c9d6:	9302      	str	r3, [sp, #8]
4000c9d8:	460b      	mov	r3, r1
4000c9da:	f7fb fb99 	bl	40008110 <ddr3TipIfPolling>
4000c9de:	2800      	cmp	r0, #0
4000c9e0:	d007      	beq.n	4000c9f2 <ddr3TipLegacyDynamicWriteLeveling+0x96>
4000c9e2:	4b09      	ldr	r3, [pc, #36]	; (4000ca08 <ddr3TipLegacyDynamicWriteLeveling+0xac>)
4000c9e4:	781b      	ldrb	r3, [r3, #0]
4000c9e6:	2b03      	cmp	r3, #3
4000c9e8:	d802      	bhi.n	4000c9f0 <ddr3TipLegacyDynamicWriteLeveling+0x94>
4000c9ea:	4808      	ldr	r0, [pc, #32]	; (4000ca0c <ddr3TipLegacyDynamicWriteLeveling+0xb0>)
4000c9ec:	f005 fb2a 	bl	40012044 <mvPrintf>
4000c9f0:	2001      	movs	r0, #1
4000c9f2:	b004      	add	sp, #16
4000c9f4:	bd70      	pop	{r4, r5, r6, pc}
4000c9f6:	bf00      	nop
4000c9f8:	40020428 	andmi	r0, r2, r8, lsr #8
4000c9fc:	400206c0 	andmi	r0, r2, r0, asr #13
4000ca00:	40016b20 	andmi	r6, r1, r0, lsr #22
4000ca04:	000f4240 	andeq	r4, pc, r0, asr #4
4000ca08:	40016153 	andmi	r6, r1, r3, asr r1
4000ca0c:	40013b51 	andmi	r3, r1, r1, asr fp

Disassembly of section .text.ddr3TipLegacyDynamicReadLeveling:

4000ca10 <ddr3TipLegacyDynamicReadLeveling>:
ddr3TipLegacyDynamicReadLeveling():
4000ca10:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
4000ca12:	4604      	mov	r4, r0
4000ca14:	f7ff fbda 	bl	4000c1cc <mvHwsDdr3TipMaxCSGet>
4000ca18:	2300      	movs	r3, #0
4000ca1a:	2101      	movs	r1, #1
4000ca1c:	461a      	mov	r2, r3
4000ca1e:	e005      	b.n	4000ca2c <ddr3TipLegacyDynamicReadLeveling+0x1c>
4000ca20:	f102 0514 	add.w	r5, r2, #20
4000ca24:	3201      	adds	r2, #1
4000ca26:	fa01 f505 	lsl.w	r5, r1, r5
4000ca2a:	432b      	orrs	r3, r5
4000ca2c:	4282      	cmp	r2, r0
4000ca2e:	d1f7      	bne.n	4000ca20 <ddr3TipLegacyDynamicReadLeveling+0x10>
4000ca30:	f241 55b0 	movw	r5, #5552	; 0x15b0
4000ca34:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
4000ca38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
4000ca3c:	4620      	mov	r0, r4
4000ca3e:	9300      	str	r3, [sp, #0]
4000ca40:	2101      	movs	r1, #1
4000ca42:	f04f 33ff 	mov.w	r3, #4294967295
4000ca46:	2200      	movs	r2, #0
4000ca48:	9301      	str	r3, [sp, #4]
4000ca4a:	462b      	mov	r3, r5
4000ca4c:	f7fa ff8c 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000ca50:	4e16      	ldr	r6, [pc, #88]	; (4000caac <ddr3TipLegacyDynamicReadLeveling+0x9c>)
4000ca52:	6030      	str	r0, [r6, #0]
4000ca54:	b940      	cbnz	r0, 4000ca68 <ddr3TipLegacyDynamicReadLeveling+0x58>
4000ca56:	4b16      	ldr	r3, [pc, #88]	; (4000cab0 <ddr3TipLegacyDynamicReadLeveling+0xa0>)
4000ca58:	4621      	mov	r1, r4
4000ca5a:	b2e0      	uxtb	r0, r4
4000ca5c:	2214      	movs	r2, #20
4000ca5e:	681b      	ldr	r3, [r3, #0]
4000ca60:	4798      	blx	r3
4000ca62:	4601      	mov	r1, r0
4000ca64:	6030      	str	r0, [r6, #0]
4000ca66:	b118      	cbz	r0, 4000ca70 <ddr3TipLegacyDynamicReadLeveling+0x60>
4000ca68:	f002 fbfc 	bl	4000f264 <gtBreakOnFail>
4000ca6c:	6830      	ldr	r0, [r6, #0]
4000ca6e:	e01a      	b.n	4000caa6 <ddr3TipLegacyDynamicReadLeveling+0x96>
4000ca70:	4b10      	ldr	r3, [pc, #64]	; (4000cab4 <ddr3TipLegacyDynamicReadLeveling+0xa4>)
4000ca72:	681b      	ldr	r3, [r3, #0]
4000ca74:	7818      	ldrb	r0, [r3, #0]
4000ca76:	f010 0001 	ands.w	r0, r0, #1
4000ca7a:	d014      	beq.n	4000caa6 <ddr3TipLegacyDynamicReadLeveling+0x96>
4000ca7c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
4000ca80:	e88d 0028 	stmia.w	sp, {r3, r5}
4000ca84:	4b0c      	ldr	r3, [pc, #48]	; (4000cab8 <ddr3TipLegacyDynamicReadLeveling+0xa8>)
4000ca86:	4620      	mov	r0, r4
4000ca88:	460a      	mov	r2, r1
4000ca8a:	9302      	str	r3, [sp, #8]
4000ca8c:	460b      	mov	r3, r1
4000ca8e:	f7fb fb3f 	bl	40008110 <ddr3TipIfPolling>
4000ca92:	2800      	cmp	r0, #0
4000ca94:	d007      	beq.n	4000caa6 <ddr3TipLegacyDynamicReadLeveling+0x96>
4000ca96:	4b09      	ldr	r3, [pc, #36]	; (4000cabc <ddr3TipLegacyDynamicReadLeveling+0xac>)
4000ca98:	781b      	ldrb	r3, [r3, #0]
4000ca9a:	2b03      	cmp	r3, #3
4000ca9c:	d802      	bhi.n	4000caa4 <ddr3TipLegacyDynamicReadLeveling+0x94>
4000ca9e:	4808      	ldr	r0, [pc, #32]	; (4000cac0 <ddr3TipLegacyDynamicReadLeveling+0xb0>)
4000caa0:	f005 fad0 	bl	40012044 <mvPrintf>
4000caa4:	2001      	movs	r0, #1
4000caa6:	b004      	add	sp, #16
4000caa8:	bd70      	pop	{r4, r5, r6, pc}
4000caaa:	bf00      	nop
4000caac:	400206c0 	andmi	r0, r2, r0, asr #13
4000cab0:	40016b20 	andmi	r6, r1, r0, lsr #22
4000cab4:	40020428 	andmi	r0, r2, r8, lsr #8
4000cab8:	000f4240 	andeq	r4, pc, r0, asr #4
4000cabc:	40016153 	andmi	r6, r1, r3, asr r1
4000cac0:	40013b73 	andmi	r3, r1, r3, ror fp

Disassembly of section .text.ddr3TipCalcCsMask:

4000cac4 <ddr3TipCalcCsMask>:
ddr3TipCalcCsMask():
4000cac4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
4000cac8:	460c      	mov	r4, r1
4000caca:	2102      	movs	r1, #2
4000cacc:	461e      	mov	r6, r3
4000cace:	4615      	mov	r5, r2
4000cad0:	f001 fde4 	bl	4000e69c <ddr3TipDevAttrGet>
4000cad4:	4b16      	ldr	r3, [pc, #88]	; (4000cb30 <ddr3TipCalcCsMask+0x6c>)
4000cad6:	2758      	movs	r7, #88	; 0x58
4000cad8:	220f      	movs	r2, #15
4000cada:	6032      	str	r2, [r6, #0]
4000cadc:	fa5f fc80 	uxtb.w	ip, r0
4000cae0:	6818      	ldr	r0, [r3, #0]
4000cae2:	2300      	movs	r3, #0
4000cae4:	fb07 0404 	mla	r4, r7, r4, r0
4000cae8:	4619      	mov	r1, r3
4000caea:	e011      	b.n	4000cb10 <ddr3TipCalcCsMask+0x4c>
4000caec:	f890 705c 	ldrb.w	r7, [r0, #92]	; 0x5c
4000caf0:	fa47 f703 	asr.w	r7, r7, r3
4000caf4:	f017 0f01 	tst.w	r7, #1
4000caf8:	d009      	beq.n	4000cb0e <ddr3TipCalcCsMask+0x4a>
4000cafa:	eb04 1703 	add.w	r7, r4, r3, lsl #4
4000cafe:	f8d6 8000 	ldr.w	r8, [r6]
4000cb02:	793f      	ldrb	r7, [r7, #4]
4000cb04:	4339      	orrs	r1, r7
4000cb06:	403a      	ands	r2, r7
4000cb08:	ea28 0707 	bic.w	r7, r8, r7
4000cb0c:	6037      	str	r7, [r6, #0]
4000cb0e:	3301      	adds	r3, #1
4000cb10:	4563      	cmp	r3, ip
4000cb12:	d3eb      	bcc.n	4000caec <ddr3TipCalcCsMask+0x28>
4000cb14:	4291      	cmp	r1, r2
4000cb16:	d108      	bne.n	4000cb2a <ddr3TipCalcCsMask+0x66>
4000cb18:	2301      	movs	r3, #1
4000cb1a:	fa03 f505 	lsl.w	r5, r3, r5
4000cb1e:	6833      	ldr	r3, [r6, #0]
4000cb20:	ea63 0505 	orn	r5, r3, r5
4000cb24:	f005 050f 	and.w	r5, r5, #15
4000cb28:	6035      	str	r5, [r6, #0]
4000cb2a:	2000      	movs	r0, #0
4000cb2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
4000cb30:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.ddr3TipDynamicWriteLeveling:

4000cb34 <ddr3TipDynamicWriteLeveling>:
ddr3TipDynamicWriteLeveling():
4000cb34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000cb38:	2500      	movs	r5, #0
4000cb3a:	b09b      	sub	sp, #108	; 0x6c
4000cb3c:	2214      	movs	r2, #20
4000cb3e:	4629      	mov	r1, r5
4000cb40:	4604      	mov	r4, r0
4000cb42:	a80a      	add	r0, sp, #40	; 0x28
4000cb44:	9514      	str	r5, [sp, #80]	; 0x50
4000cb46:	9516      	str	r5, [sp, #88]	; 0x58
4000cb48:	9517      	str	r5, [sp, #92]	; 0x5c
4000cb4a:	f005 f909 	bl	40011d60 <memset>
4000cb4e:	f7fe fb21 	bl	4000b194 <ddr3TipGetMaskResultsPupRegMap>
4000cb52:	9519      	str	r5, [sp, #100]	; 0x64
4000cb54:	9004      	str	r0, [sp, #16]
4000cb56:	4620      	mov	r0, r4
4000cb58:	f7ff fb38 	bl	4000c1cc <mvHwsDdr3TipMaxCSGet>
4000cb5c:	2102      	movs	r1, #2
4000cb5e:	9006      	str	r0, [sp, #24]
4000cb60:	4620      	mov	r0, r4
4000cb62:	f001 fd9b 	bl	4000e69c <ddr3TipDevAttrGet>
4000cb66:	4b65      	ldr	r3, [pc, #404]	; (4000ccfc <ddr3TipDynamicWriteLeveling+0x1c8>)
4000cb68:	681b      	ldr	r3, [r3, #0]
4000cb6a:	781b      	ldrb	r3, [r3, #0]
4000cb6c:	07da      	lsls	r2, r3, #31
4000cb6e:	b2c0      	uxtb	r0, r0
4000cb70:	9005      	str	r0, [sp, #20]
4000cb72:	d546      	bpl.n	4000cc02 <ddr3TipDynamicWriteLeveling+0xce>
4000cb74:	4b62      	ldr	r3, [pc, #392]	; (4000cd00 <ddr3TipDynamicWriteLeveling+0x1cc>)
4000cb76:	2101      	movs	r1, #1
4000cb78:	4a62      	ldr	r2, [pc, #392]	; (4000cd04 <ddr3TipDynamicWriteLeveling+0x1d0>)
4000cb7a:	4620      	mov	r0, r4
4000cb7c:	f04f 36ff 	mov.w	r6, #4294967295
4000cb80:	781b      	ldrb	r3, [r3, #0]
4000cb82:	54d1      	strb	r1, [r2, r3]
4000cb84:	4629      	mov	r1, r5
4000cb86:	ab16      	add	r3, sp, #88	; 0x58
4000cb88:	462a      	mov	r2, r5
4000cb8a:	9300      	str	r3, [sp, #0]
4000cb8c:	f241 5338 	movw	r3, #5432	; 0x1538
4000cb90:	9601      	str	r6, [sp, #4]
4000cb92:	f7fb fa07 	bl	40007fa4 <mvHwsDdr3TipIFRead>
4000cb96:	4d5c      	ldr	r5, [pc, #368]	; (4000cd08 <ddr3TipDynamicWriteLeveling+0x1d4>)
4000cb98:	4601      	mov	r1, r0
4000cb9a:	6028      	str	r0, [r5, #0]
4000cb9c:	2800      	cmp	r0, #0
4000cb9e:	f040 8427 	bne.w	4000d3f0 <ddr3TipDynamicWriteLeveling+0x8bc>
4000cba2:	ab17      	add	r3, sp, #92	; 0x5c
4000cba4:	460a      	mov	r2, r1
4000cba6:	e88d 0048 	stmia.w	sp, {r3, r6}
4000cbaa:	4620      	mov	r0, r4
4000cbac:	f241 533c 	movw	r3, #5436	; 0x153c
4000cbb0:	f7fb f9f8 	bl	40007fa4 <mvHwsDdr3TipIFRead>
4000cbb4:	4601      	mov	r1, r0
4000cbb6:	6028      	str	r0, [r5, #0]
4000cbb8:	2800      	cmp	r0, #0
4000cbba:	f040 8419 	bne.w	4000d3f0 <ddr3TipDynamicWriteLeveling+0x8bc>
4000cbbe:	ab14      	add	r3, sp, #80	; 0x50
4000cbc0:	4620      	mov	r0, r4
4000cbc2:	e88d 0048 	stmia.w	sp, {r3, r6}
4000cbc6:	460a      	mov	r2, r1
4000cbc8:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000cbcc:	f7fb f9ea 	bl	40007fa4 <mvHwsDdr3TipIFRead>
4000cbd0:	4606      	mov	r6, r0
4000cbd2:	6028      	str	r0, [r5, #0]
4000cbd4:	2800      	cmp	r0, #0
4000cbd6:	f040 840b 	bne.w	4000d3f0 <ddr3TipDynamicWriteLeveling+0x8bc>
4000cbda:	4620      	mov	r0, r4
4000cbdc:	4631      	mov	r1, r6
4000cbde:	f001 fd5d 	bl	4000e69c <ddr3TipDevAttrGet>
4000cbe2:	2802      	cmp	r0, #2
4000cbe4:	d80d      	bhi.n	4000cc02 <ddr3TipDynamicWriteLeveling+0xce>
4000cbe6:	2308      	movs	r3, #8
4000cbe8:	4620      	mov	r0, r4
4000cbea:	9301      	str	r3, [sp, #4]
4000cbec:	4631      	mov	r1, r6
4000cbee:	4632      	mov	r2, r6
4000cbf0:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000cbf4:	9600      	str	r6, [sp, #0]
4000cbf6:	f7fa feb7 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000cbfa:	6028      	str	r0, [r5, #0]
4000cbfc:	2800      	cmp	r0, #0
4000cbfe:	f040 83f7 	bne.w	4000d3f0 <ddr3TipDynamicWriteLeveling+0x8bc>
4000cc02:	250a      	movs	r5, #10
4000cc04:	4f3d      	ldr	r7, [pc, #244]	; (4000ccfc <ddr3TipDynamicWriteLeveling+0x1c8>)
4000cc06:	4e41      	ldr	r6, [pc, #260]	; (4000cd0c <ddr3TipDynamicWriteLeveling+0x1d8>)
4000cc08:	f640 781f 	movw	r8, #3871	; 0xf1f
4000cc0c:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 4000cd08 <ddr3TipDynamicWriteLeveling+0x1d4>
4000cc10:	e00f      	b.n	4000cc32 <ddr3TipDynamicWriteLeveling+0xfe>
4000cc12:	2100      	movs	r1, #0
4000cc14:	4620      	mov	r0, r4
4000cc16:	f241 4318 	movw	r3, #5144	; 0x1418
4000cc1a:	e88d 0140 	stmia.w	sp, {r6, r8}
4000cc1e:	460a      	mov	r2, r1
4000cc20:	f7fa fea2 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000cc24:	f8c9 0000 	str.w	r0, [r9]
4000cc28:	2800      	cmp	r0, #0
4000cc2a:	f040 8381 	bne.w	4000d330 <ddr3TipDynamicWriteLeveling+0x7fc>
4000cc2e:	3d01      	subs	r5, #1
4000cc30:	d004      	beq.n	4000cc3c <ddr3TipDynamicWriteLeveling+0x108>
4000cc32:	683b      	ldr	r3, [r7, #0]
4000cc34:	781b      	ldrb	r3, [r3, #0]
4000cc36:	07db      	lsls	r3, r3, #31
4000cc38:	d5f9      	bpl.n	4000cc2e <ddr3TipDynamicWriteLeveling+0xfa>
4000cc3a:	e7ea      	b.n	4000cc12 <ddr3TipDynamicWriteLeveling+0xde>
4000cc3c:	4b2f      	ldr	r3, [pc, #188]	; (4000ccfc <ddr3TipDynamicWriteLeveling+0x1c8>)
4000cc3e:	681b      	ldr	r3, [r3, #0]
4000cc40:	781b      	ldrb	r3, [r3, #0]
4000cc42:	07d8      	lsls	r0, r3, #31
4000cc44:	d513      	bpl.n	4000cc6e <ddr3TipDynamicWriteLeveling+0x13a>
4000cc46:	4b32      	ldr	r3, [pc, #200]	; (4000cd10 <ddr3TipDynamicWriteLeveling+0x1dc>)
4000cc48:	211f      	movs	r1, #31
4000cc4a:	f241 4218 	movw	r2, #5144	; 0x1418
4000cc4e:	4620      	mov	r0, r4
4000cc50:	e88d 000e 	stmia.w	sp, {r1, r2, r3}
4000cc54:	4629      	mov	r1, r5
4000cc56:	462a      	mov	r2, r5
4000cc58:	462b      	mov	r3, r5
4000cc5a:	f7fb fa59 	bl	40008110 <ddr3TipIfPolling>
4000cc5e:	b130      	cbz	r0, 4000cc6e <ddr3TipDynamicWriteLeveling+0x13a>
4000cc60:	4b2c      	ldr	r3, [pc, #176]	; (4000cd14 <ddr3TipDynamicWriteLeveling+0x1e0>)
4000cc62:	781b      	ldrb	r3, [r3, #0]
4000cc64:	2b03      	cmp	r3, #3
4000cc66:	d802      	bhi.n	4000cc6e <ddr3TipDynamicWriteLeveling+0x13a>
4000cc68:	482b      	ldr	r0, [pc, #172]	; (4000cd18 <ddr3TipDynamicWriteLeveling+0x1e4>)
4000cc6a:	f005 f9eb 	bl	40012044 <mvPrintf>
4000cc6e:	4f2b      	ldr	r7, [pc, #172]	; (4000cd1c <ddr3TipDynamicWriteLeveling+0x1e8>)
4000cc70:	2300      	movs	r3, #0
4000cc72:	4d25      	ldr	r5, [pc, #148]	; (4000cd08 <ddr3TipDynamicWriteLeveling+0x1d4>)
4000cc74:	4699      	mov	r9, r3
4000cc76:	f8df 8084 	ldr.w	r8, [pc, #132]	; 4000ccfc <ddr3TipDynamicWriteLeveling+0x1c8>
4000cc7a:	603b      	str	r3, [r7, #0]
4000cc7c:	e304      	b.n	4000d288 <ddr3TipDynamicWriteLeveling+0x754>
4000cc7e:	f44f 5384 	mov.w	r3, #4224	; 0x1080
4000cc82:	a919      	add	r1, sp, #100	; 0x64
4000cc84:	9300      	str	r3, [sp, #0]
4000cc86:	4620      	mov	r0, r4
4000cc88:	2204      	movs	r2, #4
4000cc8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
4000cc8e:	f7fb fe4d 	bl	4000892c <ddr3TipWriteMRSCmd>
4000cc92:	4601      	mov	r1, r0
4000cc94:	6028      	str	r0, [r5, #0]
4000cc96:	2800      	cmp	r0, #0
4000cc98:	f040 834a 	bne.w	4000d330 <ddr3TipDynamicWriteLeveling+0x7fc>
4000cc9c:	f8d8 3000 	ldr.w	r3, [r8]
4000cca0:	781b      	ldrb	r3, [r3, #0]
4000cca2:	07db      	lsls	r3, r3, #31
4000cca4:	d504      	bpl.n	4000ccb0 <ddr3TipDynamicWriteLeveling+0x17c>
4000cca6:	4620      	mov	r0, r4
4000cca8:	683a      	ldr	r2, [r7, #0]
4000ccaa:	ab15      	add	r3, sp, #84	; 0x54
4000ccac:	f7ff ff0a 	bl	4000cac4 <ddr3TipCalcCsMask>
4000ccb0:	2100      	movs	r1, #0
4000ccb2:	4620      	mov	r0, r4
4000ccb4:	f001 fcf2 	bl	4000e69c <ddr3TipDevAttrGet>
4000ccb8:	2802      	cmp	r0, #2
4000ccba:	d931      	bls.n	4000cd20 <ddr3TipDynamicWriteLeveling+0x1ec>
4000ccbc:	f44f 5384 	mov.w	r3, #4224	; 0x1080
4000ccc0:	2204      	movs	r2, #4
4000ccc2:	9300      	str	r3, [sp, #0]
4000ccc4:	4620      	mov	r0, r4
4000ccc6:	a915      	add	r1, sp, #84	; 0x54
4000ccc8:	2380      	movs	r3, #128	; 0x80
4000ccca:	f7fb fe2f 	bl	4000892c <ddr3TipWriteMRSCmd>
4000ccce:	4e0e      	ldr	r6, [pc, #56]	; (4000cd08 <ddr3TipDynamicWriteLeveling+0x1d4>)
4000ccd0:	4602      	mov	r2, r0
4000ccd2:	6028      	str	r0, [r5, #0]
4000ccd4:	2800      	cmp	r0, #0
4000ccd6:	f040 82d0 	bne.w	4000d27a <ddr3TipDynamicWriteLeveling+0x746>
4000ccda:	683b      	ldr	r3, [r7, #0]
4000ccdc:	2103      	movs	r1, #3
4000ccde:	4620      	mov	r0, r4
4000cce0:	005b      	lsls	r3, r3, #1
4000cce2:	fa01 f303 	lsl.w	r3, r1, r3
4000cce6:	2101      	movs	r1, #1
4000cce8:	9300      	str	r3, [sp, #0]
4000ccea:	230f      	movs	r3, #15
4000ccec:	9301      	str	r3, [sp, #4]
4000ccee:	f241 4398 	movw	r3, #5272	; 0x1498
4000ccf2:	f7fa fe39 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000ccf6:	6028      	str	r0, [r5, #0]
4000ccf8:	b1f8      	cbz	r0, 4000cd3a <ddr3TipDynamicWriteLeveling+0x206>
4000ccfa:	e2be      	b.n	4000d27a <ddr3TipDynamicWriteLeveling+0x746>
4000ccfc:	40020428 	andmi	r0, r2, r8, lsr #8
4000cd00:	400207d1 	ldrdmi	r0, [r2], -r1
4000cd04:	40020408 	andmi	r0, r2, r8, lsl #8
4000cd08:	400206c0 	andmi	r0, r2, r0, asr #13
4000cd0c:	fffff002 			; <UNDEFINED> instruction: 0xfffff002
4000cd10:	000f4240 	andeq	r4, pc, r0, asr #4
4000cd14:	40016153 	andmi	r6, r1, r3, asr r1
4000cd18:	40013bc1 	andmi	r3, r1, r1, asr #23
4000cd1c:	400207cc 	andmi	r0, r2, ip, asr #15
4000cd20:	f241 23c4 	movw	r3, #4804	; 0x12c4
4000cd24:	4620      	mov	r0, r4
4000cd26:	9300      	str	r3, [sp, #0]
4000cd28:	a915      	add	r1, sp, #84	; 0x54
4000cd2a:	2204      	movs	r2, #4
4000cd2c:	23c0      	movs	r3, #192	; 0xc0
4000cd2e:	f7fb fdfd 	bl	4000892c <ddr3TipWriteMRSCmd>
4000cd32:	6028      	str	r0, [r5, #0]
4000cd34:	2800      	cmp	r0, #0
4000cd36:	f040 82fb 	bne.w	4000d330 <ddr3TipDynamicWriteLeveling+0x7fc>
4000cd3a:	f7fe fa2b 	bl	4000b194 <ddr3TipGetMaskResultsPupRegMap>
4000cd3e:	2601      	movs	r6, #1
4000cd40:	9007      	str	r0, [sp, #28]
4000cd42:	f7fe fa15 	bl	4000b170 <ddr3TipGetMaskResultsDqReg>
4000cd46:	2102      	movs	r1, #2
4000cd48:	9009      	str	r0, [sp, #36]	; 0x24
4000cd4a:	4620      	mov	r0, r4
4000cd4c:	f001 fca6 	bl	4000e69c <ddr3TipDevAttrGet>
4000cd50:	2305      	movs	r3, #5
4000cd52:	2200      	movs	r2, #0
4000cd54:	9301      	str	r3, [sp, #4]
4000cd56:	4631      	mov	r1, r6
4000cd58:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000cd5c:	9600      	str	r6, [sp, #0]
4000cd5e:	b2c0      	uxtb	r0, r0
4000cd60:	9008      	str	r0, [sp, #32]
4000cd62:	4620      	mov	r0, r4
4000cd64:	f7fa fe00 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000cd68:	4602      	mov	r2, r0
4000cd6a:	6028      	str	r0, [r5, #0]
4000cd6c:	2800      	cmp	r0, #0
4000cd6e:	f040 80ce 	bne.w	4000cf0e <ddr3TipDynamicWriteLeveling+0x3da>
4000cd72:	2350      	movs	r3, #80	; 0x50
4000cd74:	f04f 0aff 	mov.w	sl, #255	; 0xff
4000cd78:	4620      	mov	r0, r4
4000cd7a:	e88d 0408 	stmia.w	sp, {r3, sl}
4000cd7e:	4631      	mov	r1, r6
4000cd80:	f241 63ac 	movw	r3, #5804	; 0x16ac
4000cd84:	f7fa fdf0 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000cd88:	4602      	mov	r2, r0
4000cd8a:	6028      	str	r0, [r5, #0]
4000cd8c:	2800      	cmp	r0, #0
4000cd8e:	f040 80be 	bne.w	4000cf0e <ddr3TipDynamicWriteLeveling+0x3da>
4000cd92:	235c      	movs	r3, #92	; 0x5c
4000cd94:	4620      	mov	r0, r4
4000cd96:	e88d 0408 	stmia.w	sp, {r3, sl}
4000cd9a:	4631      	mov	r1, r6
4000cd9c:	f241 63ac 	movw	r3, #5804	; 0x16ac
4000cda0:	f7fa fde2 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000cda4:	4602      	mov	r2, r0
4000cda6:	6028      	str	r0, [r5, #0]
4000cda8:	2800      	cmp	r0, #0
4000cdaa:	f040 80b0 	bne.w	4000cf0e <ddr3TipDynamicWriteLeveling+0x3da>
4000cdae:	4ba5      	ldr	r3, [pc, #660]	; (4000d044 <ddr3TipDynamicWriteLeveling+0x510>)
4000cdb0:	4620      	mov	r0, r4
4000cdb2:	f8df c2b0 	ldr.w	ip, [pc, #688]	; 4000d064 <ddr3TipDynamicWriteLeveling+0x530>
4000cdb6:	4631      	mov	r1, r6
4000cdb8:	e88d 1008 	stmia.w	sp, {r3, ip}
4000cdbc:	f241 0334 	movw	r3, #4148	; 0x1034
4000cdc0:	f7fa fdd2 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000cdc4:	4602      	mov	r2, r0
4000cdc6:	6028      	str	r0, [r5, #0]
4000cdc8:	2800      	cmp	r0, #0
4000cdca:	f040 80a0 	bne.w	4000cf0e <ddr3TipDynamicWriteLeveling+0x3da>
4000cdce:	f8df e298 	ldr.w	lr, [pc, #664]	; 4000d068 <ddr3TipDynamicWriteLeveling+0x534>
4000cdd2:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
4000cdd6:	4620      	mov	r0, r4
4000cdd8:	4631      	mov	r1, r6
4000cdda:	e88d 4008 	stmia.w	sp, {r3, lr}
4000cdde:	f241 033c 	movw	r3, #4156	; 0x103c
4000cde2:	f7fa fdc1 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000cde6:	4602      	mov	r2, r0
4000cde8:	6028      	str	r0, [r5, #0]
4000cdea:	2800      	cmp	r0, #0
4000cdec:	f040 808f 	bne.w	4000cf0e <ddr3TipDynamicWriteLeveling+0x3da>
4000cdf0:	2380      	movs	r3, #128	; 0x80
4000cdf2:	f64f 7bff 	movw	fp, #65535	; 0xffff
4000cdf6:	4620      	mov	r0, r4
4000cdf8:	e88d 0808 	stmia.w	sp, {r3, fp}
4000cdfc:	4631      	mov	r1, r6
4000cdfe:	f241 03b4 	movw	r3, #4276	; 0x10b4
4000ce02:	f7fa fdb1 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000ce06:	4602      	mov	r2, r0
4000ce08:	6028      	str	r0, [r5, #0]
4000ce0a:	2800      	cmp	r0, #0
4000ce0c:	d17f      	bne.n	4000cf0e <ddr3TipDynamicWriteLeveling+0x3da>
4000ce0e:	2314      	movs	r3, #20
4000ce10:	4620      	mov	r0, r4
4000ce12:	e88d 0408 	stmia.w	sp, {r3, sl}
4000ce16:	4631      	mov	r1, r6
4000ce18:	f241 03f8 	movw	r3, #4344	; 0x10f8
4000ce1c:	f7fa fda4 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000ce20:	4602      	mov	r2, r0
4000ce22:	6028      	str	r0, [r5, #0]
4000ce24:	2800      	cmp	r0, #0
4000ce26:	d172      	bne.n	4000cf0e <ddr3TipDynamicWriteLeveling+0x3da>
4000ce28:	f64f 735c 	movw	r3, #65372	; 0xff5c
4000ce2c:	4620      	mov	r0, r4
4000ce2e:	e88d 0808 	stmia.w	sp, {r3, fp}
4000ce32:	4631      	mov	r1, r6
4000ce34:	f241 63ac 	movw	r3, #5804	; 0x16ac
4000ce38:	f7fa fd96 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000ce3c:	6028      	str	r0, [r5, #0]
4000ce3e:	2800      	cmp	r0, #0
4000ce40:	d165      	bne.n	4000cf0e <ddr3TipDynamicWriteLeveling+0x3da>
4000ce42:	4606      	mov	r6, r0
4000ce44:	f04f 7a80 	mov.w	sl, #16777216	; 0x1000000
4000ce48:	9809      	ldr	r0, [sp, #36]	; 0x24
4000ce4a:	2101      	movs	r1, #1
4000ce4c:	2200      	movs	r2, #0
4000ce4e:	5b83      	ldrh	r3, [r0, r6]
4000ce50:	4620      	mov	r0, r4
4000ce52:	f8cd a000 	str.w	sl, [sp]
4000ce56:	f8cd a004 	str.w	sl, [sp, #4]
4000ce5a:	f7fa fd85 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000ce5e:	6028      	str	r0, [r5, #0]
4000ce60:	2800      	cmp	r0, #0
4000ce62:	d140      	bne.n	4000cee6 <ddr3TipDynamicWriteLeveling+0x3b2>
4000ce64:	3602      	adds	r6, #2
4000ce66:	2e50      	cmp	r6, #80	; 0x50
4000ce68:	d1ee      	bne.n	4000ce48 <ddr3TipDynamicWriteLeveling+0x314>
4000ce6a:	f8dd a01c 	ldr.w	sl, [sp, #28]
4000ce6e:	4623      	mov	r3, r4
4000ce70:	4606      	mov	r6, r0
4000ce72:	f04f 7b80 	mov.w	fp, #16777216	; 0x1000000
4000ce76:	4654      	mov	r4, sl
4000ce78:	46ca      	mov	sl, r9
4000ce7a:	4699      	mov	r9, r3
4000ce7c:	e014      	b.n	4000cea8 <ddr3TipDynamicWriteLeveling+0x374>
4000ce7e:	f834 3b02 	ldrh.w	r3, [r4], #2
4000ce82:	4648      	mov	r0, r9
4000ce84:	2101      	movs	r1, #1
4000ce86:	2200      	movs	r2, #0
4000ce88:	f8cd b000 	str.w	fp, [sp]
4000ce8c:	f8cd b004 	str.w	fp, [sp, #4]
4000ce90:	f7fa fd6a 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000ce94:	6028      	str	r0, [r5, #0]
4000ce96:	b130      	cbz	r0, 4000cea6 <ddr3TipDynamicWriteLeveling+0x372>
4000ce98:	f002 f9e4 	bl	4000f264 <gtBreakOnFail>
4000ce9c:	4a6a      	ldr	r2, [pc, #424]	; (4000d048 <ddr3TipDynamicWriteLeveling+0x514>)
4000ce9e:	464c      	mov	r4, r9
4000cea0:	46d1      	mov	r9, sl
4000cea2:	6816      	ldr	r6, [r2, #0]
4000cea4:	e038      	b.n	4000cf18 <ddr3TipDynamicWriteLeveling+0x3e4>
4000cea6:	3601      	adds	r6, #1
4000cea8:	9b08      	ldr	r3, [sp, #32]
4000ceaa:	429e      	cmp	r6, r3
4000ceac:	d3e7      	bcc.n	4000ce7e <ddr3TipDynamicWriteLeveling+0x34a>
4000ceae:	2600      	movs	r6, #0
4000ceb0:	464c      	mov	r4, r9
4000ceb2:	46d1      	mov	r9, sl
4000ceb4:	46b2      	mov	sl, r6
4000ceb6:	e01c      	b.n	4000cef2 <ddr3TipDynamicWriteLeveling+0x3be>
4000ceb8:	f8d8 3000 	ldr.w	r3, [r8]
4000cebc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000cec0:	fa43 f306 	asr.w	r3, r3, r6
4000cec4:	07d8      	lsls	r0, r3, #31
4000cec6:	d513      	bpl.n	4000cef0 <ddr3TipDynamicWriteLeveling+0x3bc>
4000cec8:	9807      	ldr	r0, [sp, #28]
4000ceca:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
4000cece:	2101      	movs	r1, #1
4000ced0:	f830 3016 	ldrh.w	r3, [r0, r6, lsl #1]
4000ced4:	4620      	mov	r0, r4
4000ced6:	9201      	str	r2, [sp, #4]
4000ced8:	2200      	movs	r2, #0
4000ceda:	f8cd a000 	str.w	sl, [sp]
4000cede:	f7fa fd43 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000cee2:	6028      	str	r0, [r5, #0]
4000cee4:	b120      	cbz	r0, 4000cef0 <ddr3TipDynamicWriteLeveling+0x3bc>
4000cee6:	f002 f9bd 	bl	4000f264 <gtBreakOnFail>
4000ceea:	4957      	ldr	r1, [pc, #348]	; (4000d048 <ddr3TipDynamicWriteLeveling+0x514>)
4000ceec:	680e      	ldr	r6, [r1, #0]
4000ceee:	e013      	b.n	4000cf18 <ddr3TipDynamicWriteLeveling+0x3e4>
4000cef0:	3601      	adds	r6, #1
4000cef2:	9a08      	ldr	r2, [sp, #32]
4000cef4:	4296      	cmp	r6, r2
4000cef6:	d1df      	bne.n	4000ceb8 <ddr3TipDynamicWriteLeveling+0x384>
4000cef8:	2101      	movs	r1, #1
4000cefa:	4620      	mov	r0, r4
4000cefc:	2200      	movs	r2, #0
4000cefe:	f241 63dc 	movw	r3, #5852	; 0x16dc
4000cf02:	9100      	str	r1, [sp, #0]
4000cf04:	9101      	str	r1, [sp, #4]
4000cf06:	f7fa fd2f 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000cf0a:	6028      	str	r0, [r5, #0]
4000cf0c:	b118      	cbz	r0, 4000cf16 <ddr3TipDynamicWriteLeveling+0x3e2>
4000cf0e:	f002 f9a9 	bl	4000f264 <gtBreakOnFail>
4000cf12:	682e      	ldr	r6, [r5, #0]
4000cf14:	e000      	b.n	4000cf18 <ddr3TipDynamicWriteLeveling+0x3e4>
4000cf16:	4606      	mov	r6, r0
4000cf18:	f8df a12c 	ldr.w	sl, [pc, #300]	; 4000d048 <ddr3TipDynamicWriteLeveling+0x514>
4000cf1c:	602e      	str	r6, [r5, #0]
4000cf1e:	2e00      	cmp	r6, #0
4000cf20:	d147      	bne.n	4000cfb2 <ddr3TipDynamicWriteLeveling+0x47e>
4000cf22:	4631      	mov	r1, r6
4000cf24:	4620      	mov	r0, r4
4000cf26:	f001 fbb9 	bl	4000e69c <ddr3TipDevAttrGet>
4000cf2a:	f8df b130 	ldr.w	fp, [pc, #304]	; 4000d05c <ddr3TipDynamicWriteLeveling+0x528>
4000cf2e:	2101      	movs	r1, #1
4000cf30:	f241 0330 	movw	r3, #4144	; 0x1030
4000cf34:	4632      	mov	r2, r6
4000cf36:	9100      	str	r1, [sp, #0]
4000cf38:	9101      	str	r1, [sp, #4]
4000cf3a:	2802      	cmp	r0, #2
4000cf3c:	bf98      	it	ls
4000cf3e:	465b      	movls	r3, fp
4000cf40:	4620      	mov	r0, r4
4000cf42:	f7fa fd11 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000cf46:	6028      	str	r0, [r5, #0]
4000cf48:	2800      	cmp	r0, #0
4000cf4a:	d132      	bne.n	4000cfb2 <ddr3TipDynamicWriteLeveling+0x47e>
4000cf4c:	4620      	mov	r0, r4
4000cf4e:	4631      	mov	r1, r6
4000cf50:	f001 fba4 	bl	4000e69c <ddr3TipDevAttrGet>
4000cf54:	2802      	cmp	r0, #2
4000cf56:	d806      	bhi.n	4000cf66 <ddr3TipDynamicWriteLeveling+0x432>
4000cf58:	f8d8 3000 	ldr.w	r3, [r8]
4000cf5c:	781b      	ldrb	r3, [r3, #0]
4000cf5e:	07d9      	lsls	r1, r3, #31
4000cf60:	f140 80cf 	bpl.w	4000d102 <ddr3TipDynamicWriteLeveling+0x5ce>
4000cf64:	e036      	b.n	4000cfd4 <ddr3TipDynamicWriteLeveling+0x4a0>
4000cf66:	f8d8 3000 	ldr.w	r3, [r8]
4000cf6a:	781b      	ldrb	r3, [r3, #0]
4000cf6c:	07da      	lsls	r2, r3, #31
4000cf6e:	d5f3      	bpl.n	4000cf58 <ddr3TipDynamicWriteLeveling+0x424>
4000cf70:	4a36      	ldr	r2, [pc, #216]	; (4000d04c <ddr3TipDynamicWriteLeveling+0x518>)
4000cf72:	2302      	movs	r3, #2
4000cf74:	4620      	mov	r0, r4
4000cf76:	4631      	mov	r1, r6
4000cf78:	e88d 0808 	stmia.w	sp, {r3, fp}
4000cf7c:	9202      	str	r2, [sp, #8]
4000cf7e:	4632      	mov	r2, r6
4000cf80:	f7fb f8c6 	bl	40008110 <ddr3TipIfPolling>
4000cf84:	b140      	cbz	r0, 4000cf98 <ddr3TipDynamicWriteLeveling+0x464>
4000cf86:	4b32      	ldr	r3, [pc, #200]	; (4000d050 <ddr3TipDynamicWriteLeveling+0x51c>)
4000cf88:	781b      	ldrb	r3, [r3, #0]
4000cf8a:	2b03      	cmp	r3, #3
4000cf8c:	d8e4      	bhi.n	4000cf58 <ddr3TipDynamicWriteLeveling+0x424>
4000cf8e:	4831      	ldr	r0, [pc, #196]	; (4000d054 <ddr3TipDynamicWriteLeveling+0x520>)
4000cf90:	4649      	mov	r1, r9
4000cf92:	f005 f857 	bl	40012044 <mvPrintf>
4000cf96:	e7df      	b.n	4000cf58 <ddr3TipDynamicWriteLeveling+0x424>
4000cf98:	ab18      	add	r3, sp, #96	; 0x60
4000cf9a:	4620      	mov	r0, r4
4000cf9c:	9300      	str	r3, [sp, #0]
4000cf9e:	4631      	mov	r1, r6
4000cfa0:	2304      	movs	r3, #4
4000cfa2:	4632      	mov	r2, r6
4000cfa4:	9301      	str	r3, [sp, #4]
4000cfa6:	f241 0330 	movw	r3, #4144	; 0x1030
4000cfaa:	f7fa fffb 	bl	40007fa4 <mvHwsDdr3TipIFRead>
4000cfae:	6028      	str	r0, [r5, #0]
4000cfb0:	b120      	cbz	r0, 4000cfbc <ddr3TipDynamicWriteLeveling+0x488>
4000cfb2:	f002 f957 	bl	4000f264 <gtBreakOnFail>
4000cfb6:	f8da 0000 	ldr.w	r0, [sl]
4000cfba:	e242      	b.n	4000d442 <ddr3TipDynamicWriteLeveling+0x90e>
4000cfbc:	9a18      	ldr	r2, [sp, #96]	; 0x60
4000cfbe:	2a00      	cmp	r2, #0
4000cfc0:	d0ca      	beq.n	4000cf58 <ddr3TipDynamicWriteLeveling+0x424>
4000cfc2:	4b23      	ldr	r3, [pc, #140]	; (4000d050 <ddr3TipDynamicWriteLeveling+0x51c>)
4000cfc4:	781b      	ldrb	r3, [r3, #0]
4000cfc6:	2b03      	cmp	r3, #3
4000cfc8:	d8c6      	bhi.n	4000cf58 <ddr3TipDynamicWriteLeveling+0x424>
4000cfca:	4823      	ldr	r0, [pc, #140]	; (4000d058 <ddr3TipDynamicWriteLeveling+0x524>)
4000cfcc:	4631      	mov	r1, r6
4000cfce:	f005 f839 	bl	40012044 <mvPrintf>
4000cfd2:	e7c1      	b.n	4000cf58 <ddr3TipDynamicWriteLeveling+0x424>
4000cfd4:	4a1d      	ldr	r2, [pc, #116]	; (4000d04c <ddr3TipDynamicWriteLeveling+0x518>)
4000cfd6:	2100      	movs	r1, #0
4000cfd8:	4e20      	ldr	r6, [pc, #128]	; (4000d05c <ddr3TipDynamicWriteLeveling+0x528>)
4000cfda:	2302      	movs	r3, #2
4000cfdc:	4620      	mov	r0, r4
4000cfde:	9202      	str	r2, [sp, #8]
4000cfe0:	460a      	mov	r2, r1
4000cfe2:	e88d 0048 	stmia.w	sp, {r3, r6}
4000cfe6:	f7fb f893 	bl	40008110 <ddr3TipIfPolling>
4000cfea:	1e01      	subs	r1, r0, #0
4000cfec:	d009      	beq.n	4000d002 <ddr3TipDynamicWriteLeveling+0x4ce>
4000cfee:	4b18      	ldr	r3, [pc, #96]	; (4000d050 <ddr3TipDynamicWriteLeveling+0x51c>)
4000cff0:	781b      	ldrb	r3, [r3, #0]
4000cff2:	2b03      	cmp	r3, #3
4000cff4:	f200 8085 	bhi.w	4000d102 <ddr3TipDynamicWriteLeveling+0x5ce>
4000cff8:	4816      	ldr	r0, [pc, #88]	; (4000d054 <ddr3TipDynamicWriteLeveling+0x520>)
4000cffa:	4649      	mov	r1, r9
4000cffc:	f005 f822 	bl	40012044 <mvPrintf>
4000d000:	e07f      	b.n	4000d102 <ddr3TipDynamicWriteLeveling+0x5ce>
4000d002:	ab18      	add	r3, sp, #96	; 0x60
4000d004:	460a      	mov	r2, r1
4000d006:	9300      	str	r3, [sp, #0]
4000d008:	4620      	mov	r0, r4
4000d00a:	2304      	movs	r3, #4
4000d00c:	9301      	str	r3, [sp, #4]
4000d00e:	4633      	mov	r3, r6
4000d010:	f7fa ffc8 	bl	40007fa4 <mvHwsDdr3TipIFRead>
4000d014:	4601      	mov	r1, r0
4000d016:	6028      	str	r0, [r5, #0]
4000d018:	2800      	cmp	r0, #0
4000d01a:	f040 8189 	bne.w	4000d330 <ddr3TipDynamicWriteLeveling+0x7fc>
4000d01e:	f8dd 9060 	ldr.w	r9, [sp, #96]	; 0x60
4000d022:	f1b9 0f00 	cmp.w	r9, #0
4000d026:	d007      	beq.n	4000d038 <ddr3TipDynamicWriteLeveling+0x504>
4000d028:	4b09      	ldr	r3, [pc, #36]	; (4000d050 <ddr3TipDynamicWriteLeveling+0x51c>)
4000d02a:	781b      	ldrb	r3, [r3, #0]
4000d02c:	2b03      	cmp	r3, #3
4000d02e:	d803      	bhi.n	4000d038 <ddr3TipDynamicWriteLeveling+0x504>
4000d030:	480b      	ldr	r0, [pc, #44]	; (4000d060 <ddr3TipDynamicWriteLeveling+0x52c>)
4000d032:	464a      	mov	r2, r9
4000d034:	f005 f806 	bl	40012044 <mvPrintf>
4000d038:	f04f 0a00 	mov.w	sl, #0
4000d03c:	f10d 0b60 	add.w	fp, sp, #96	; 0x60
4000d040:	4656      	mov	r6, sl
4000d042:	e05b      	b.n	4000d0fc <ddr3TipDynamicWriteLeveling+0x5c8>
4000d044:	00381b82 	eorseq	r1, r8, r2, lsl #23
4000d048:	400206c0 	andmi	r0, r2, r0, asr #13
4000d04c:	000f4240 	andeq	r4, pc, r0, asr #4
4000d050:	40016153 	andmi	r6, r1, r3, asr r1
4000d054:	40013bd9 	ldrdmi	r3, [r1], -r9
4000d058:	40013c00 	andmi	r3, r1, r0, lsl #24
4000d05c:	00018488 	andeq	r8, r1, r8, lsl #9
4000d060:	40013c24 	andmi	r3, r1, r4, lsr #24
4000d064:	003c3faf 	eorseq	r3, ip, pc, lsr #31
4000d068:	07fffe00 	ldrbeq	pc, [pc, r0, lsl #28]!	; <UNPREDICTABLE>
4000d06c:	f8d8 3000 	ldr.w	r3, [r8]
4000d070:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000d074:	fa43 f306 	asr.w	r3, r3, r6
4000d078:	07db      	lsls	r3, r3, #31
4000d07a:	d53c      	bpl.n	4000d0f6 <ddr3TipDynamicWriteLeveling+0x5c2>
4000d07c:	9804      	ldr	r0, [sp, #16]
4000d07e:	f04f 31ff 	mov.w	r1, #4294967295
4000d082:	f830 300a 	ldrh.w	r3, [r0, sl]
4000d086:	4620      	mov	r0, r4
4000d088:	9101      	str	r1, [sp, #4]
4000d08a:	2100      	movs	r1, #0
4000d08c:	f8cd b000 	str.w	fp, [sp]
4000d090:	460a      	mov	r2, r1
4000d092:	f7fa ff87 	bl	40007fa4 <mvHwsDdr3TipIFRead>
4000d096:	4601      	mov	r1, r0
4000d098:	6028      	str	r0, [r5, #0]
4000d09a:	2800      	cmp	r0, #0
4000d09c:	f040 8148 	bne.w	4000d330 <ddr3TipDynamicWriteLeveling+0x7fc>
4000d0a0:	4aa6      	ldr	r2, [pc, #664]	; (4000d33c <ddr3TipDynamicWriteLeveling+0x808>)
4000d0a2:	f8dd 9060 	ldr.w	r9, [sp, #96]	; 0x60
4000d0a6:	7813      	ldrb	r3, [r2, #0]
4000d0a8:	2b01      	cmp	r3, #1
4000d0aa:	d804      	bhi.n	4000d0b6 <ddr3TipDynamicWriteLeveling+0x582>
4000d0ac:	48a4      	ldr	r0, [pc, #656]	; (4000d340 <ddr3TipDynamicWriteLeveling+0x80c>)
4000d0ae:	4632      	mov	r2, r6
4000d0b0:	464b      	mov	r3, r9
4000d0b2:	f004 ffc7 	bl	40012044 <mvPrintf>
4000d0b6:	f019 7f00 	tst.w	r9, #33554432	; 0x2000000
4000d0ba:	d103      	bne.n	4000d0c4 <ddr3TipDynamicWriteLeveling+0x590>
4000d0bc:	ab0a      	add	r3, sp, #40	; 0x28
4000d0be:	2201      	movs	r2, #1
4000d0c0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
4000d0c4:	9804      	ldr	r0, [sp, #16]
4000d0c6:	2100      	movs	r1, #0
4000d0c8:	22ff      	movs	r2, #255	; 0xff
4000d0ca:	f830 300a 	ldrh.w	r3, [r0, sl]
4000d0ce:	4620      	mov	r0, r4
4000d0d0:	9201      	str	r2, [sp, #4]
4000d0d2:	460a      	mov	r2, r1
4000d0d4:	f8cd b000 	str.w	fp, [sp]
4000d0d8:	f7fa ff64 	bl	40007fa4 <mvHwsDdr3TipIFRead>
4000d0dc:	6028      	str	r0, [r5, #0]
4000d0de:	2800      	cmp	r0, #0
4000d0e0:	f040 8126 	bne.w	4000d330 <ddr3TipDynamicWriteLeveling+0x7fc>
4000d0e4:	683b      	ldr	r3, [r7, #0]
4000d0e6:	2205      	movs	r2, #5
4000d0e8:	a91a      	add	r1, sp, #104	; 0x68
4000d0ea:	fb02 1303 	mla	r3, r2, r3, r1
4000d0ee:	9a18      	ldr	r2, [sp, #96]	; 0x60
4000d0f0:	199b      	adds	r3, r3, r6
4000d0f2:	f803 2c2c 	strb.w	r2, [r3, #-44]
4000d0f6:	3601      	adds	r6, #1
4000d0f8:	f10a 0a02 	add.w	sl, sl, #2
4000d0fc:	9a05      	ldr	r2, [sp, #20]
4000d0fe:	4296      	cmp	r6, r2
4000d100:	d3b4      	bcc.n	4000d06c <ddr3TipDynamicWriteLeveling+0x538>
4000d102:	f8d8 3000 	ldr.w	r3, [r8]
4000d106:	781b      	ldrb	r3, [r3, #0]
4000d108:	07de      	lsls	r6, r3, #31
4000d10a:	d56f      	bpl.n	4000d1ec <ddr3TipDynamicWriteLeveling+0x6b8>
4000d10c:	46ca      	mov	sl, r9
4000d10e:	2600      	movs	r6, #0
4000d110:	46a1      	mov	r9, r4
4000d112:	e066      	b.n	4000d1e2 <ddr3TipDynamicWriteLeveling+0x6ae>
4000d114:	f8d8 3000 	ldr.w	r3, [r8]
4000d118:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000d11c:	fa43 f306 	asr.w	r3, r3, r6
4000d120:	07d8      	lsls	r0, r3, #31
4000d122:	d55d      	bpl.n	4000d1e0 <ddr3TipDynamicWriteLeveling+0x6ac>
4000d124:	683b      	ldr	r3, [r7, #0]
4000d126:	a81a      	add	r0, sp, #104	; 0x68
4000d128:	f04f 0b05 	mov.w	fp, #5
4000d12c:	4985      	ldr	r1, [pc, #532]	; (4000d344 <ddr3TipDynamicWriteLeveling+0x810>)
4000d12e:	2400      	movs	r4, #0
4000d130:	fb0b 0303 	mla	r3, fp, r3, r0
4000d134:	680a      	ldr	r2, [r1, #0]
4000d136:	4648      	mov	r0, r9
4000d138:	4621      	mov	r1, r4
4000d13a:	199b      	adds	r3, r3, r6
4000d13c:	f813 ac2c 	ldrb.w	sl, [r3, #-44]
4000d140:	9600      	str	r6, [sp, #0]
4000d142:	f10a 0a10 	add.w	sl, sl, #16
4000d146:	9401      	str	r4, [sp, #4]
4000d148:	f00a 031f 	and.w	r3, sl, #31
4000d14c:	f3ca 1a42 	ubfx	sl, sl, #5, #3
4000d150:	189a      	adds	r2, r3, r2
4000d152:	9402      	str	r4, [sp, #8]
4000d154:	0292      	lsls	r2, r2, #10
4000d156:	ea42 1a8a 	orr.w	sl, r2, sl, lsl #6
4000d15a:	4622      	mov	r2, r4
4000d15c:	ea4a 0a03 	orr.w	sl, sl, r3
4000d160:	4623      	mov	r3, r4
4000d162:	f8cd a00c 	str.w	sl, [sp, #12]
4000d166:	f7fb f8af 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000d16a:	aa18      	add	r2, sp, #96	; 0x60
4000d16c:	f04f 33ff 	mov.w	r3, #4294967295
4000d170:	9200      	str	r2, [sp, #0]
4000d172:	4648      	mov	r0, r9
4000d174:	9301      	str	r3, [sp, #4]
4000d176:	4621      	mov	r1, r4
4000d178:	4622      	mov	r2, r4
4000d17a:	f241 63ac 	movw	r3, #5804	; 0x16ac
4000d17e:	f7fa ff11 	bl	40007fa4 <mvHwsDdr3TipIFRead>
4000d182:	6028      	str	r0, [r5, #0]
4000d184:	2800      	cmp	r0, #0
4000d186:	f040 80d3 	bne.w	4000d330 <ddr3TipDynamicWriteLeveling+0x7fc>
4000d18a:	2201      	movs	r2, #1
4000d18c:	f106 0314 	add.w	r3, r6, #20
4000d190:	9918      	ldr	r1, [sp, #96]	; 0x60
4000d192:	fa02 f203 	lsl.w	r2, r2, r3
4000d196:	400a      	ands	r2, r1
4000d198:	40da      	lsrs	r2, r3
4000d19a:	d121      	bne.n	4000d1e0 <ddr3TipDynamicWriteLeveling+0x6ac>
4000d19c:	4867      	ldr	r0, [pc, #412]	; (4000d33c <ddr3TipDynamicWriteLeveling+0x808>)
4000d19e:	7803      	ldrb	r3, [r0, #0]
4000d1a0:	2b03      	cmp	r3, #3
4000d1a2:	d80a      	bhi.n	4000d1ba <ddr3TipDynamicWriteLeveling+0x686>
4000d1a4:	683b      	ldr	r3, [r7, #0]
4000d1a6:	a91a      	add	r1, sp, #104	; 0x68
4000d1a8:	4867      	ldr	r0, [pc, #412]	; (4000d348 <ddr3TipDynamicWriteLeveling+0x814>)
4000d1aa:	fb0b 1b03 	mla	fp, fp, r3, r1
4000d1ae:	eb0b 0306 	add.w	r3, fp, r6
4000d1b2:	f813 1c2c 	ldrb.w	r1, [r3, #-44]
4000d1b6:	f004 ff45 	bl	40012044 <mvPrintf>
4000d1ba:	683b      	ldr	r3, [r7, #0]
4000d1bc:	2205      	movs	r2, #5
4000d1be:	a81a      	add	r0, sp, #104	; 0x68
4000d1c0:	fb02 0303 	mla	r3, r2, r3, r0
4000d1c4:	4a5d      	ldr	r2, [pc, #372]	; (4000d33c <ddr3TipDynamicWriteLeveling+0x808>)
4000d1c6:	199b      	adds	r3, r3, r6
4000d1c8:	f813 1c2c 	ldrb.w	r1, [r3, #-44]
4000d1cc:	3120      	adds	r1, #32
4000d1ce:	b2c9      	uxtb	r1, r1
4000d1d0:	f803 1c2c 	strb.w	r1, [r3, #-44]
4000d1d4:	7813      	ldrb	r3, [r2, #0]
4000d1d6:	2b03      	cmp	r3, #3
4000d1d8:	d802      	bhi.n	4000d1e0 <ddr3TipDynamicWriteLeveling+0x6ac>
4000d1da:	485c      	ldr	r0, [pc, #368]	; (4000d34c <ddr3TipDynamicWriteLeveling+0x818>)
4000d1dc:	f004 ff32 	bl	40012044 <mvPrintf>
4000d1e0:	3601      	adds	r6, #1
4000d1e2:	9b05      	ldr	r3, [sp, #20]
4000d1e4:	429e      	cmp	r6, r3
4000d1e6:	d395      	bcc.n	4000d114 <ddr3TipDynamicWriteLeveling+0x5e0>
4000d1e8:	464c      	mov	r4, r9
4000d1ea:	46d1      	mov	r9, sl
4000d1ec:	2101      	movs	r1, #1
4000d1ee:	2200      	movs	r2, #0
4000d1f0:	4620      	mov	r0, r4
4000d1f2:	f241 63dc 	movw	r3, #5852	; 0x16dc
4000d1f6:	9101      	str	r1, [sp, #4]
4000d1f8:	9200      	str	r2, [sp, #0]
4000d1fa:	f7fa fbb5 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000d1fe:	4e54      	ldr	r6, [pc, #336]	; (4000d350 <ddr3TipDynamicWriteLeveling+0x81c>)
4000d200:	4601      	mov	r1, r0
4000d202:	6028      	str	r0, [r5, #0]
4000d204:	2800      	cmp	r0, #0
4000d206:	d138      	bne.n	4000d27a <ddr3TipDynamicWriteLeveling+0x746>
4000d208:	4620      	mov	r0, r4
4000d20a:	f001 fa47 	bl	4000e69c <ddr3TipDevAttrGet>
4000d20e:	a919      	add	r1, sp, #100	; 0x64
4000d210:	2802      	cmp	r0, #2
4000d212:	4620      	mov	r0, r4
4000d214:	bf8c      	ite	hi
4000d216:	f44f 5384 	movhi.w	r3, #4224	; 0x1080
4000d21a:	f241 23c4 	movwls	r3, #4804	; 0x12c4
4000d21e:	2204      	movs	r2, #4
4000d220:	9300      	str	r3, [sp, #0]
4000d222:	f44f 5380 	mov.w	r3, #4096	; 0x1000
4000d226:	f7fb fb81 	bl	4000892c <ddr3TipWriteMRSCmd>
4000d22a:	6028      	str	r0, [r5, #0]
4000d22c:	bb28      	cbnz	r0, 4000d27a <ddr3TipDynamicWriteLeveling+0x746>
4000d22e:	f44f 5384 	mov.w	r3, #4224	; 0x1080
4000d232:	2204      	movs	r2, #4
4000d234:	9300      	str	r3, [sp, #0]
4000d236:	4620      	mov	r0, r4
4000d238:	a919      	add	r1, sp, #100	; 0x64
4000d23a:	2300      	movs	r3, #0
4000d23c:	f7fb fb76 	bl	4000892c <ddr3TipWriteMRSCmd>
4000d240:	4e43      	ldr	r6, [pc, #268]	; (4000d350 <ddr3TipDynamicWriteLeveling+0x81c>)
4000d242:	4602      	mov	r2, r0
4000d244:	6028      	str	r0, [r5, #0]
4000d246:	b9c0      	cbnz	r0, 4000d27a <ddr3TipDynamicWriteLeveling+0x746>
4000d248:	2305      	movs	r3, #5
4000d24a:	f04f 0a07 	mov.w	sl, #7
4000d24e:	4620      	mov	r0, r4
4000d250:	e88d 0408 	stmia.w	sp, {r3, sl}
4000d254:	2101      	movs	r1, #1
4000d256:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000d25a:	f7fa fb85 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000d25e:	4602      	mov	r2, r0
4000d260:	6028      	str	r0, [r5, #0]
4000d262:	b950      	cbnz	r0, 4000d27a <ddr3TipDynamicWriteLeveling+0x746>
4000d264:	2304      	movs	r3, #4
4000d266:	4620      	mov	r0, r4
4000d268:	e88d 0408 	stmia.w	sp, {r3, sl}
4000d26c:	2101      	movs	r1, #1
4000d26e:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000d272:	f7fa fb79 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000d276:	6028      	str	r0, [r5, #0]
4000d278:	b118      	cbz	r0, 4000d282 <ddr3TipDynamicWriteLeveling+0x74e>
4000d27a:	f001 fff3 	bl	4000f264 <gtBreakOnFail>
4000d27e:	6830      	ldr	r0, [r6, #0]
4000d280:	e0df      	b.n	4000d442 <ddr3TipDynamicWriteLeveling+0x90e>
4000d282:	683b      	ldr	r3, [r7, #0]
4000d284:	3301      	adds	r3, #1
4000d286:	603b      	str	r3, [r7, #0]
4000d288:	683b      	ldr	r3, [r7, #0]
4000d28a:	9806      	ldr	r0, [sp, #24]
4000d28c:	4e31      	ldr	r6, [pc, #196]	; (4000d354 <ddr3TipDynamicWriteLeveling+0x820>)
4000d28e:	4283      	cmp	r3, r0
4000d290:	f4ff acf5 	bcc.w	4000cc7e <ddr3TipDynamicWriteLeveling+0x14a>
4000d294:	2300      	movs	r3, #0
4000d296:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 4000d358 <ddr3TipDynamicWriteLeveling+0x824>
4000d29a:	6033      	str	r3, [r6, #0]
4000d29c:	f10d 0b60 	add.w	fp, sp, #96	; 0x60
4000d2a0:	4625      	mov	r5, r4
4000d2a2:	e072      	b.n	4000d38a <ddr3TipDynamicWriteLeveling+0x856>
4000d2a4:	f8d8 3000 	ldr.w	r3, [r8]
4000d2a8:	781b      	ldrb	r3, [r3, #0]
4000d2aa:	07d9      	lsls	r1, r3, #31
4000d2ac:	d56a      	bpl.n	4000d384 <ddr3TipDynamicWriteLeveling+0x850>
4000d2ae:	2700      	movs	r7, #0
4000d2b0:	f8df a088 	ldr.w	sl, [pc, #136]	; 4000d33c <ddr3TipDynamicWriteLeveling+0x808>
4000d2b4:	f8df 908c 	ldr.w	r9, [pc, #140]	; 4000d344 <ddr3TipDynamicWriteLeveling+0x810>
4000d2b8:	463c      	mov	r4, r7
4000d2ba:	e05a      	b.n	4000d372 <ddr3TipDynamicWriteLeveling+0x83e>
4000d2bc:	f8d8 3000 	ldr.w	r3, [r8]
4000d2c0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000d2c4:	fa43 f304 	asr.w	r3, r3, r4
4000d2c8:	07da      	lsls	r2, r3, #31
4000d2ca:	d551      	bpl.n	4000d370 <ddr3TipDynamicWriteLeveling+0x83c>
4000d2cc:	ab0a      	add	r3, sp, #40	; 0x28
4000d2ce:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
4000d2d2:	b9e9      	cbnz	r1, 4000d310 <ddr3TipDynamicWriteLeveling+0x7dc>
4000d2d4:	6832      	ldr	r2, [r6, #0]
4000d2d6:	a81a      	add	r0, sp, #104	; 0x68
4000d2d8:	2305      	movs	r3, #5
4000d2da:	fb03 0302 	mla	r3, r3, r2, r0
4000d2de:	f8d9 0000 	ldr.w	r0, [r9]
4000d2e2:	0092      	lsls	r2, r2, #2
4000d2e4:	191b      	adds	r3, r3, r4
4000d2e6:	f813 ec2c 	ldrb.w	lr, [r3, #-44]
4000d2ea:	9202      	str	r2, [sp, #8]
4000d2ec:	460a      	mov	r2, r1
4000d2ee:	f00e 031f 	and.w	r3, lr, #31
4000d2f2:	9400      	str	r4, [sp, #0]
4000d2f4:	1818      	adds	r0, r3, r0
4000d2f6:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
4000d2fa:	9101      	str	r1, [sp, #4]
4000d2fc:	0280      	lsls	r0, r0, #10
4000d2fe:	ea40 108e 	orr.w	r0, r0, lr, lsl #6
4000d302:	4318      	orrs	r0, r3
4000d304:	460b      	mov	r3, r1
4000d306:	9003      	str	r0, [sp, #12]
4000d308:	4628      	mov	r0, r5
4000d30a:	f7fa ffdd 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000d30e:	e02f      	b.n	4000d370 <ddr3TipDynamicWriteLeveling+0x83c>
4000d310:	9904      	ldr	r1, [sp, #16]
4000d312:	22ff      	movs	r2, #255	; 0xff
4000d314:	4628      	mov	r0, r5
4000d316:	f831 3014 	ldrh.w	r3, [r1, r4, lsl #1]
4000d31a:	2100      	movs	r1, #0
4000d31c:	9201      	str	r2, [sp, #4]
4000d31e:	460a      	mov	r2, r1
4000d320:	f8cd b000 	str.w	fp, [sp]
4000d324:	f7fa fe3e 	bl	40007fa4 <mvHwsDdr3TipIFRead>
4000d328:	4a09      	ldr	r2, [pc, #36]	; (4000d350 <ddr3TipDynamicWriteLeveling+0x81c>)
4000d32a:	4601      	mov	r1, r0
4000d32c:	6010      	str	r0, [r2, #0]
4000d32e:	b1a8      	cbz	r0, 4000d35c <ddr3TipDynamicWriteLeveling+0x828>
4000d330:	f001 ff98 	bl	4000f264 <gtBreakOnFail>
4000d334:	4b06      	ldr	r3, [pc, #24]	; (4000d350 <ddr3TipDynamicWriteLeveling+0x81c>)
4000d336:	6818      	ldr	r0, [r3, #0]
4000d338:	e083      	b.n	4000d442 <ddr3TipDynamicWriteLeveling+0x90e>
4000d33a:	bf00      	nop
4000d33c:	40016153 	andmi	r6, r1, r3, asr r1
4000d340:	40013c49 	andmi	r3, r1, r9, asr #24
4000d344:	40016180 	andmi	r6, r1, r0, lsl #3
4000d348:	40013c64 	andmi	r3, r1, r4, ror #24
4000d34c:	40013c83 	andmi	r3, r1, r3, lsl #25
4000d350:	400206c0 	andmi	r0, r2, r0, asr #13
4000d354:	400207cc 	andmi	r0, r2, ip, asr #15
4000d358:	40020428 	andmi	r0, r2, r8, lsr #8
4000d35c:	f89a 2000 	ldrb.w	r2, [sl]
4000d360:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000d362:	2a03      	cmp	r2, #3
4000d364:	d803      	bhi.n	4000d36e <ddr3TipDynamicWriteLeveling+0x83a>
4000d366:	4838      	ldr	r0, [pc, #224]	; (4000d448 <ddr3TipDynamicWriteLeveling+0x914>)
4000d368:	4622      	mov	r2, r4
4000d36a:	f004 fe6b 	bl	40012044 <mvPrintf>
4000d36e:	2701      	movs	r7, #1
4000d370:	3401      	adds	r4, #1
4000d372:	9b05      	ldr	r3, [sp, #20]
4000d374:	429c      	cmp	r4, r3
4000d376:	d3a1      	bcc.n	4000d2bc <ddr3TipDynamicWriteLeveling+0x788>
4000d378:	b127      	cbz	r7, 4000d384 <ddr3TipDynamicWriteLeveling+0x850>
4000d37a:	4b34      	ldr	r3, [pc, #208]	; (4000d44c <ddr3TipDynamicWriteLeveling+0x918>)
4000d37c:	2100      	movs	r1, #0
4000d37e:	4a34      	ldr	r2, [pc, #208]	; (4000d450 <ddr3TipDynamicWriteLeveling+0x91c>)
4000d380:	781b      	ldrb	r3, [r3, #0]
4000d382:	54d1      	strb	r1, [r2, r3]
4000d384:	6833      	ldr	r3, [r6, #0]
4000d386:	3301      	adds	r3, #1
4000d388:	6033      	str	r3, [r6, #0]
4000d38a:	6833      	ldr	r3, [r6, #0]
4000d38c:	9806      	ldr	r0, [sp, #24]
4000d38e:	4283      	cmp	r3, r0
4000d390:	d388      	bcc.n	4000d2a4 <ddr3TipDynamicWriteLeveling+0x770>
4000d392:	4b30      	ldr	r3, [pc, #192]	; (4000d454 <ddr3TipDynamicWriteLeveling+0x920>)
4000d394:	2100      	movs	r1, #0
4000d396:	462c      	mov	r4, r5
4000d398:	6019      	str	r1, [r3, #0]
4000d39a:	4b2f      	ldr	r3, [pc, #188]	; (4000d458 <ddr3TipDynamicWriteLeveling+0x924>)
4000d39c:	681b      	ldr	r3, [r3, #0]
4000d39e:	781b      	ldrb	r3, [r3, #0]
4000d3a0:	07db      	lsls	r3, r3, #31
4000d3a2:	d529      	bpl.n	4000d3f8 <ddr3TipDynamicWriteLeveling+0x8c4>
4000d3a4:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000d3a6:	4628      	mov	r0, r5
4000d3a8:	460a      	mov	r2, r1
4000d3aa:	f04f 36ff 	mov.w	r6, #4294967295
4000d3ae:	9601      	str	r6, [sp, #4]
4000d3b0:	9300      	str	r3, [sp, #0]
4000d3b2:	f241 5338 	movw	r3, #5432	; 0x1538
4000d3b6:	f7fa fad7 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000d3ba:	4d28      	ldr	r5, [pc, #160]	; (4000d45c <ddr3TipDynamicWriteLeveling+0x928>)
4000d3bc:	4601      	mov	r1, r0
4000d3be:	6028      	str	r0, [r5, #0]
4000d3c0:	b9b0      	cbnz	r0, 4000d3f0 <ddr3TipDynamicWriteLeveling+0x8bc>
4000d3c2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
4000d3c4:	460a      	mov	r2, r1
4000d3c6:	4620      	mov	r0, r4
4000d3c8:	e88d 0048 	stmia.w	sp, {r3, r6}
4000d3cc:	f241 533c 	movw	r3, #5436	; 0x153c
4000d3d0:	f7fa faca 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000d3d4:	4601      	mov	r1, r0
4000d3d6:	6028      	str	r0, [r5, #0]
4000d3d8:	b950      	cbnz	r0, 4000d3f0 <ddr3TipDynamicWriteLeveling+0x8bc>
4000d3da:	9b14      	ldr	r3, [sp, #80]	; 0x50
4000d3dc:	4620      	mov	r0, r4
4000d3de:	460a      	mov	r2, r1
4000d3e0:	e88d 0048 	stmia.w	sp, {r3, r6}
4000d3e4:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000d3e8:	f7fa fabe 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000d3ec:	6028      	str	r0, [r5, #0]
4000d3ee:	b118      	cbz	r0, 4000d3f8 <ddr3TipDynamicWriteLeveling+0x8c4>
4000d3f0:	f001 ff38 	bl	4000f264 <gtBreakOnFail>
4000d3f4:	6828      	ldr	r0, [r5, #0]
4000d3f6:	e024      	b.n	4000d442 <ddr3TipDynamicWriteLeveling+0x90e>
4000d3f8:	2100      	movs	r1, #0
4000d3fa:	4620      	mov	r0, r4
4000d3fc:	f001 f94e 	bl	4000e69c <ddr3TipDevAttrGet>
4000d400:	2802      	cmp	r0, #2
4000d402:	d910      	bls.n	4000d426 <ddr3TipDynamicWriteLeveling+0x8f2>
4000d404:	2200      	movs	r2, #0
4000d406:	230f      	movs	r3, #15
4000d408:	4620      	mov	r0, r4
4000d40a:	e88d 000c 	stmia.w	sp, {r2, r3}
4000d40e:	2101      	movs	r1, #1
4000d410:	f241 4398 	movw	r3, #5272	; 0x1498
4000d414:	f7fa faa8 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000d418:	4c10      	ldr	r4, [pc, #64]	; (4000d45c <ddr3TipDynamicWriteLeveling+0x928>)
4000d41a:	6020      	str	r0, [r4, #0]
4000d41c:	b118      	cbz	r0, 4000d426 <ddr3TipDynamicWriteLeveling+0x8f2>
4000d41e:	f001 ff21 	bl	4000f264 <gtBreakOnFail>
4000d422:	6820      	ldr	r0, [r4, #0]
4000d424:	e00d      	b.n	4000d442 <ddr3TipDynamicWriteLeveling+0x90e>
4000d426:	4b0c      	ldr	r3, [pc, #48]	; (4000d458 <ddr3TipDynamicWriteLeveling+0x924>)
4000d428:	681b      	ldr	r3, [r3, #0]
4000d42a:	7818      	ldrb	r0, [r3, #0]
4000d42c:	f010 0001 	ands.w	r0, r0, #1
4000d430:	d007      	beq.n	4000d442 <ddr3TipDynamicWriteLeveling+0x90e>
4000d432:	4b06      	ldr	r3, [pc, #24]	; (4000d44c <ddr3TipDynamicWriteLeveling+0x918>)
4000d434:	4a06      	ldr	r2, [pc, #24]	; (4000d450 <ddr3TipDynamicWriteLeveling+0x91c>)
4000d436:	781b      	ldrb	r3, [r3, #0]
4000d438:	5cd0      	ldrb	r0, [r2, r3]
4000d43a:	f1d0 0001 	rsbs	r0, r0, #1
4000d43e:	bf38      	it	cc
4000d440:	2000      	movcc	r0, #0
4000d442:	b01b      	add	sp, #108	; 0x6c
4000d444:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000d448:	40013c8c 	andmi	r3, r1, ip, lsl #25
4000d44c:	400207d1 	ldrdmi	r0, [r2], -r1
4000d450:	40020408 	andmi	r0, r2, r8, lsl #8
4000d454:	400207cc 	andmi	r0, r2, ip, asr #15
4000d458:	40020428 	andmi	r0, r2, r8, lsr #8
4000d45c:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipDynamicWriteLevelingSupp:

4000d460 <ddr3TipDynamicWriteLevelingSupp>:
ddr3TipDynamicWriteLevelingSupp():
4000d460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000d464:	2102      	movs	r1, #2
4000d466:	b089      	sub	sp, #36	; 0x24
4000d468:	4605      	mov	r5, r0
4000d46a:	f001 f917 	bl	4000e69c <ddr3TipDevAttrGet>
4000d46e:	4b7f      	ldr	r3, [pc, #508]	; (4000d66c <ddr3TipDynamicWriteLevelingSupp+0x20c>)
4000d470:	681a      	ldr	r2, [r3, #0]
4000d472:	7812      	ldrb	r2, [r2, #0]
4000d474:	b2c0      	uxtb	r0, r0
4000d476:	9005      	str	r0, [sp, #20]
4000d478:	07d0      	lsls	r0, r2, #31
4000d47a:	f140 80e5 	bpl.w	4000d648 <ddr3TipDynamicWriteLevelingSupp+0x1e8>
4000d47e:	f04f 0900 	mov.w	r9, #0
4000d482:	469b      	mov	fp, r3
4000d484:	464c      	mov	r4, r9
4000d486:	4f7a      	ldr	r7, [pc, #488]	; (4000d670 <ddr3TipDynamicWriteLevelingSupp+0x210>)
4000d488:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 4000d67c <ddr3TipDynamicWriteLevelingSupp+0x21c>
4000d48c:	4e79      	ldr	r6, [pc, #484]	; (4000d674 <ddr3TipDynamicWriteLevelingSupp+0x214>)
4000d48e:	e0c2      	b.n	4000d616 <ddr3TipDynamicWriteLevelingSupp+0x1b6>
4000d490:	f8db 3000 	ldr.w	r3, [fp]
4000d494:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000d498:	fa43 f304 	asr.w	r3, r3, r4
4000d49c:	07d9      	lsls	r1, r3, #31
4000d49e:	f140 80b9 	bpl.w	4000d614 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
4000d4a2:	4a75      	ldr	r2, [pc, #468]	; (4000d678 <ddr3TipDynamicWriteLevelingSupp+0x218>)
4000d4a4:	2100      	movs	r1, #0
4000d4a6:	4628      	mov	r0, r5
4000d4a8:	eb02 03c4 	add.w	r3, r2, r4, lsl #3
4000d4ac:	2201      	movs	r2, #1
4000d4ae:	605a      	str	r2, [r3, #4]
4000d4b0:	9100      	str	r1, [sp, #0]
4000d4b2:	683b      	ldr	r3, [r7, #0]
4000d4b4:	009b      	lsls	r3, r3, #2
4000d4b6:	189b      	adds	r3, r3, r2
4000d4b8:	460a      	mov	r2, r1
4000d4ba:	9301      	str	r3, [sp, #4]
4000d4bc:	ab06      	add	r3, sp, #24
4000d4be:	9302      	str	r3, [sp, #8]
4000d4c0:	4623      	mov	r3, r4
4000d4c2:	f7fa fe7b 	bl	400081bc <mvHwsDdr3TipBUSRead>
4000d4c6:	f8c8 0000 	str.w	r0, [r8]
4000d4ca:	b120      	cbz	r0, 4000d4d6 <ddr3TipDynamicWriteLevelingSupp+0x76>
4000d4cc:	f001 feca 	bl	4000f264 <gtBreakOnFail>
4000d4d0:	4b6a      	ldr	r3, [pc, #424]	; (4000d67c <ddr3TipDynamicWriteLevelingSupp+0x21c>)
4000d4d2:	6818      	ldr	r0, [r3, #0]
4000d4d4:	e0c6      	b.n	4000d664 <ddr3TipDynamicWriteLevelingSupp+0x204>
4000d4d6:	7833      	ldrb	r3, [r6, #0]
4000d4d8:	2b01      	cmp	r3, #1
4000d4da:	d803      	bhi.n	4000d4e4 <ddr3TipDynamicWriteLevelingSupp+0x84>
4000d4dc:	4868      	ldr	r0, [pc, #416]	; (4000d680 <ddr3TipDynamicWriteLevelingSupp+0x220>)
4000d4de:	9906      	ldr	r1, [sp, #24]
4000d4e0:	f004 fdb0 	bl	40012044 <mvPrintf>
4000d4e4:	2100      	movs	r1, #0
4000d4e6:	4628      	mov	r0, r5
4000d4e8:	4622      	mov	r2, r4
4000d4ea:	f7fe fd5d 	bl	4000bfa8 <ddr3TipWlSuppAlignPhaseShift>
4000d4ee:	1e01      	subs	r1, r0, #0
4000d4f0:	d108      	bne.n	4000d504 <ddr3TipDynamicWriteLevelingSupp+0xa4>
4000d4f2:	7833      	ldrb	r3, [r6, #0]
4000d4f4:	2b01      	cmp	r3, #1
4000d4f6:	f200 808d 	bhi.w	4000d614 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
4000d4fa:	4862      	ldr	r0, [pc, #392]	; (4000d684 <ddr3TipDynamicWriteLevelingSupp+0x224>)
4000d4fc:	4622      	mov	r2, r4
4000d4fe:	f004 fda1 	bl	40012044 <mvPrintf>
4000d502:	e087      	b.n	4000d614 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
4000d504:	2100      	movs	r1, #0
4000d506:	9400      	str	r4, [sp, #0]
4000d508:	9101      	str	r1, [sp, #4]
4000d50a:	4628      	mov	r0, r5
4000d50c:	683b      	ldr	r3, [r7, #0]
4000d50e:	460a      	mov	r2, r1
4000d510:	f8df a168 	ldr.w	sl, [pc, #360]	; 4000d67c <ddr3TipDynamicWriteLevelingSupp+0x21c>
4000d514:	009b      	lsls	r3, r3, #2
4000d516:	3301      	adds	r3, #1
4000d518:	9302      	str	r3, [sp, #8]
4000d51a:	9b06      	ldr	r3, [sp, #24]
4000d51c:	3305      	adds	r3, #5
4000d51e:	9303      	str	r3, [sp, #12]
4000d520:	460b      	mov	r3, r1
4000d522:	f7fa fed1 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000d526:	4601      	mov	r1, r0
4000d528:	f8c8 0000 	str.w	r0, [r8]
4000d52c:	2800      	cmp	r0, #0
4000d52e:	d149      	bne.n	4000d5c4 <ddr3TipDynamicWriteLevelingSupp+0x164>
4000d530:	9000      	str	r0, [sp, #0]
4000d532:	460a      	mov	r2, r1
4000d534:	683b      	ldr	r3, [r7, #0]
4000d536:	4628      	mov	r0, r5
4000d538:	009b      	lsls	r3, r3, #2
4000d53a:	3301      	adds	r3, #1
4000d53c:	9301      	str	r3, [sp, #4]
4000d53e:	ab07      	add	r3, sp, #28
4000d540:	9302      	str	r3, [sp, #8]
4000d542:	4623      	mov	r3, r4
4000d544:	f7fa fe3a 	bl	400081bc <mvHwsDdr3TipBUSRead>
4000d548:	f8c8 0000 	str.w	r0, [r8]
4000d54c:	2800      	cmp	r0, #0
4000d54e:	d139      	bne.n	4000d5c4 <ddr3TipDynamicWriteLevelingSupp+0x164>
4000d550:	7833      	ldrb	r3, [r6, #0]
4000d552:	2b01      	cmp	r3, #1
4000d554:	d804      	bhi.n	4000d560 <ddr3TipDynamicWriteLevelingSupp+0x100>
4000d556:	484c      	ldr	r0, [pc, #304]	; (4000d688 <ddr3TipDynamicWriteLevelingSupp+0x228>)
4000d558:	2105      	movs	r1, #5
4000d55a:	9a07      	ldr	r2, [sp, #28]
4000d55c:	f004 fd72 	bl	40012044 <mvPrintf>
4000d560:	2100      	movs	r1, #0
4000d562:	4628      	mov	r0, r5
4000d564:	4622      	mov	r2, r4
4000d566:	f7fe fd1f 	bl	4000bfa8 <ddr3TipWlSuppAlignPhaseShift>
4000d56a:	1e01      	subs	r1, r0, #0
4000d56c:	d106      	bne.n	4000d57c <ddr3TipDynamicWriteLevelingSupp+0x11c>
4000d56e:	7833      	ldrb	r3, [r6, #0]
4000d570:	2b01      	cmp	r3, #1
4000d572:	d84f      	bhi.n	4000d614 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
4000d574:	4845      	ldr	r0, [pc, #276]	; (4000d68c <ddr3TipDynamicWriteLevelingSupp+0x22c>)
4000d576:	4622      	mov	r2, r4
4000d578:	2305      	movs	r3, #5
4000d57a:	e03f      	b.n	4000d5fc <ddr3TipDynamicWriteLevelingSupp+0x19c>
4000d57c:	2100      	movs	r1, #0
4000d57e:	9400      	str	r4, [sp, #0]
4000d580:	9101      	str	r1, [sp, #4]
4000d582:	4628      	mov	r0, r5
4000d584:	683b      	ldr	r3, [r7, #0]
4000d586:	460a      	mov	r2, r1
4000d588:	f8df a0f0 	ldr.w	sl, [pc, #240]	; 4000d67c <ddr3TipDynamicWriteLevelingSupp+0x21c>
4000d58c:	009b      	lsls	r3, r3, #2
4000d58e:	3301      	adds	r3, #1
4000d590:	9302      	str	r3, [sp, #8]
4000d592:	9b06      	ldr	r3, [sp, #24]
4000d594:	3b05      	subs	r3, #5
4000d596:	9303      	str	r3, [sp, #12]
4000d598:	460b      	mov	r3, r1
4000d59a:	f7fa fe95 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000d59e:	4601      	mov	r1, r0
4000d5a0:	f8c8 0000 	str.w	r0, [r8]
4000d5a4:	b970      	cbnz	r0, 4000d5c4 <ddr3TipDynamicWriteLevelingSupp+0x164>
4000d5a6:	9000      	str	r0, [sp, #0]
4000d5a8:	460a      	mov	r2, r1
4000d5aa:	683b      	ldr	r3, [r7, #0]
4000d5ac:	4628      	mov	r0, r5
4000d5ae:	009b      	lsls	r3, r3, #2
4000d5b0:	3301      	adds	r3, #1
4000d5b2:	9301      	str	r3, [sp, #4]
4000d5b4:	ab07      	add	r3, sp, #28
4000d5b6:	9302      	str	r3, [sp, #8]
4000d5b8:	4623      	mov	r3, r4
4000d5ba:	f7fa fdff 	bl	400081bc <mvHwsDdr3TipBUSRead>
4000d5be:	f8c8 0000 	str.w	r0, [r8]
4000d5c2:	b120      	cbz	r0, 4000d5ce <ddr3TipDynamicWriteLevelingSupp+0x16e>
4000d5c4:	f001 fe4e 	bl	4000f264 <gtBreakOnFail>
4000d5c8:	f8da 0000 	ldr.w	r0, [sl]
4000d5cc:	e04a      	b.n	4000d664 <ddr3TipDynamicWriteLevelingSupp+0x204>
4000d5ce:	7833      	ldrb	r3, [r6, #0]
4000d5d0:	2b01      	cmp	r3, #1
4000d5d2:	d805      	bhi.n	4000d5e0 <ddr3TipDynamicWriteLevelingSupp+0x180>
4000d5d4:	482c      	ldr	r0, [pc, #176]	; (4000d688 <ddr3TipDynamicWriteLevelingSupp+0x228>)
4000d5d6:	f06f 0104 	mvn.w	r1, #4
4000d5da:	9a07      	ldr	r2, [sp, #28]
4000d5dc:	f004 fd32 	bl	40012044 <mvPrintf>
4000d5e0:	2100      	movs	r1, #0
4000d5e2:	4628      	mov	r0, r5
4000d5e4:	4622      	mov	r2, r4
4000d5e6:	f7fe fcdf 	bl	4000bfa8 <ddr3TipWlSuppAlignPhaseShift>
4000d5ea:	7833      	ldrb	r3, [r6, #0]
4000d5ec:	1e01      	subs	r1, r0, #0
4000d5ee:	d108      	bne.n	4000d602 <ddr3TipDynamicWriteLevelingSupp+0x1a2>
4000d5f0:	2b01      	cmp	r3, #1
4000d5f2:	d80f      	bhi.n	4000d614 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
4000d5f4:	4825      	ldr	r0, [pc, #148]	; (4000d68c <ddr3TipDynamicWriteLevelingSupp+0x22c>)
4000d5f6:	4622      	mov	r2, r4
4000d5f8:	f06f 0304 	mvn.w	r3, #4
4000d5fc:	f004 fd22 	bl	40012044 <mvPrintf>
4000d600:	e008      	b.n	4000d614 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
4000d602:	2b03      	cmp	r3, #3
4000d604:	d804      	bhi.n	4000d610 <ddr3TipDynamicWriteLevelingSupp+0x1b0>
4000d606:	4822      	ldr	r0, [pc, #136]	; (4000d690 <ddr3TipDynamicWriteLevelingSupp+0x230>)
4000d608:	2100      	movs	r1, #0
4000d60a:	4622      	mov	r2, r4
4000d60c:	f004 fd1a 	bl	40012044 <mvPrintf>
4000d610:	f04f 0901 	mov.w	r9, #1
4000d614:	3401      	adds	r4, #1
4000d616:	9a05      	ldr	r2, [sp, #20]
4000d618:	4294      	cmp	r4, r2
4000d61a:	f4ff af39 	bcc.w	4000d490 <ddr3TipDynamicWriteLevelingSupp+0x30>
4000d61e:	4c1d      	ldr	r4, [pc, #116]	; (4000d694 <ddr3TipDynamicWriteLevelingSupp+0x234>)
4000d620:	4d1d      	ldr	r5, [pc, #116]	; (4000d698 <ddr3TipDynamicWriteLevelingSupp+0x238>)
4000d622:	f1b9 0f00 	cmp.w	r9, #0
4000d626:	d00c      	beq.n	4000d642 <ddr3TipDynamicWriteLevelingSupp+0x1e2>
4000d628:	4b12      	ldr	r3, [pc, #72]	; (4000d674 <ddr3TipDynamicWriteLevelingSupp+0x214>)
4000d62a:	781b      	ldrb	r3, [r3, #0]
4000d62c:	2b03      	cmp	r3, #3
4000d62e:	d805      	bhi.n	4000d63c <ddr3TipDynamicWriteLevelingSupp+0x1dc>
4000d630:	4b0f      	ldr	r3, [pc, #60]	; (4000d670 <ddr3TipDynamicWriteLevelingSupp+0x210>)
4000d632:	2200      	movs	r2, #0
4000d634:	4819      	ldr	r0, [pc, #100]	; (4000d69c <ddr3TipDynamicWriteLevelingSupp+0x23c>)
4000d636:	6819      	ldr	r1, [r3, #0]
4000d638:	f004 fd04 	bl	40012044 <mvPrintf>
4000d63c:	782b      	ldrb	r3, [r5, #0]
4000d63e:	2200      	movs	r2, #0
4000d640:	e001      	b.n	4000d646 <ddr3TipDynamicWriteLevelingSupp+0x1e6>
4000d642:	782b      	ldrb	r3, [r5, #0]
4000d644:	2201      	movs	r2, #1
4000d646:	54e2      	strb	r2, [r4, r3]
4000d648:	4b08      	ldr	r3, [pc, #32]	; (4000d66c <ddr3TipDynamicWriteLevelingSupp+0x20c>)
4000d64a:	681b      	ldr	r3, [r3, #0]
4000d64c:	7818      	ldrb	r0, [r3, #0]
4000d64e:	f010 0001 	ands.w	r0, r0, #1
4000d652:	d007      	beq.n	4000d664 <ddr3TipDynamicWriteLevelingSupp+0x204>
4000d654:	4b10      	ldr	r3, [pc, #64]	; (4000d698 <ddr3TipDynamicWriteLevelingSupp+0x238>)
4000d656:	4a0f      	ldr	r2, [pc, #60]	; (4000d694 <ddr3TipDynamicWriteLevelingSupp+0x234>)
4000d658:	781b      	ldrb	r3, [r3, #0]
4000d65a:	5cd0      	ldrb	r0, [r2, r3]
4000d65c:	f1d0 0001 	rsbs	r0, r0, #1
4000d660:	bf38      	it	cc
4000d662:	2000      	movcc	r0, #0
4000d664:	b009      	add	sp, #36	; 0x24
4000d666:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000d66a:	bf00      	nop
4000d66c:	40020428 	andmi	r0, r2, r8, lsr #8
4000d670:	400207cc 	andmi	r0, r2, ip, asr #15
4000d674:	40016153 	andmi	r6, r1, r3, asr r1
4000d678:	4002064c 	andmi	r0, r2, ip, asr #12
4000d67c:	400206c0 	andmi	r0, r2, r0, asr #13
4000d680:	40013caf 	andmi	r3, r1, pc, lsr #25
4000d684:	40013cd7 	ldrdmi	r3, [r1], -r7
4000d688:	40013d07 	andmi	r3, r1, r7, lsl #26
4000d68c:	40013d31 	andmi	r3, r1, r1, lsr sp
4000d690:	40013d63 	andmi	r3, r1, r3, ror #26
4000d694:	40020408 	andmi	r0, r2, r8, lsl #8
4000d698:	400207d1 	ldrdmi	r0, [r2], -r1
4000d69c:	40013d85 	andmi	r3, r1, r5, lsl #27

Disassembly of section .text.ddr3TipPrintWLSuppResult:

4000d6a0 <ddr3TipPrintWLSuppResult>:
ddr3TipPrintWLSuppResult():
4000d6a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
4000d6a4:	2102      	movs	r1, #2
4000d6a6:	f000 fff9 	bl	4000e69c <ddr3TipDevAttrGet>
4000d6aa:	4b26      	ldr	r3, [pc, #152]	; (4000d744 <ddr3TipPrintWLSuppResult+0xa4>)
4000d6ac:	781b      	ldrb	r3, [r3, #0]
4000d6ae:	2b02      	cmp	r3, #2
4000d6b0:	b2c5      	uxtb	r5, r0
4000d6b2:	d802      	bhi.n	4000d6ba <ddr3TipPrintWLSuppResult+0x1a>
4000d6b4:	4824      	ldr	r0, [pc, #144]	; (4000d748 <ddr3TipPrintWLSuppResult+0xa8>)
4000d6b6:	f004 fcc5 	bl	40012044 <mvPrintf>
4000d6ba:	4b24      	ldr	r3, [pc, #144]	; (4000d74c <ddr3TipPrintWLSuppResult+0xac>)
4000d6bc:	681a      	ldr	r2, [r3, #0]
4000d6be:	7812      	ldrb	r2, [r2, #0]
4000d6c0:	07d0      	lsls	r0, r2, #31
4000d6c2:	d518      	bpl.n	4000d6f6 <ddr3TipPrintWLSuppResult+0x56>
4000d6c4:	2400      	movs	r4, #0
4000d6c6:	4698      	mov	r8, r3
4000d6c8:	4f1e      	ldr	r7, [pc, #120]	; (4000d744 <ddr3TipPrintWLSuppResult+0xa4>)
4000d6ca:	4e21      	ldr	r6, [pc, #132]	; (4000d750 <ddr3TipPrintWLSuppResult+0xb0>)
4000d6cc:	e011      	b.n	4000d6f2 <ddr3TipPrintWLSuppResult+0x52>
4000d6ce:	f8d8 3000 	ldr.w	r3, [r8]
4000d6d2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000d6d6:	fa43 f304 	asr.w	r3, r3, r4
4000d6da:	07d9      	lsls	r1, r3, #31
4000d6dc:	d508      	bpl.n	4000d6f0 <ddr3TipPrintWLSuppResult+0x50>
4000d6de:	783b      	ldrb	r3, [r7, #0]
4000d6e0:	2b02      	cmp	r3, #2
4000d6e2:	d805      	bhi.n	4000d6f0 <ddr3TipPrintWLSuppResult+0x50>
4000d6e4:	eb06 03c4 	add.w	r3, r6, r4, lsl #3
4000d6e8:	481a      	ldr	r0, [pc, #104]	; (4000d754 <ddr3TipPrintWLSuppResult+0xb4>)
4000d6ea:	6859      	ldr	r1, [r3, #4]
4000d6ec:	f004 fcaa 	bl	40012044 <mvPrintf>
4000d6f0:	3401      	adds	r4, #1
4000d6f2:	42ac      	cmp	r4, r5
4000d6f4:	d3eb      	bcc.n	4000d6ce <ddr3TipPrintWLSuppResult+0x2e>
4000d6f6:	4b13      	ldr	r3, [pc, #76]	; (4000d744 <ddr3TipPrintWLSuppResult+0xa4>)
4000d6f8:	781b      	ldrb	r3, [r3, #0]
4000d6fa:	2b02      	cmp	r3, #2
4000d6fc:	d802      	bhi.n	4000d704 <ddr3TipPrintWLSuppResult+0x64>
4000d6fe:	4816      	ldr	r0, [pc, #88]	; (4000d758 <ddr3TipPrintWLSuppResult+0xb8>)
4000d700:	f004 fca0 	bl	40012044 <mvPrintf>
4000d704:	4b11      	ldr	r3, [pc, #68]	; (4000d74c <ddr3TipPrintWLSuppResult+0xac>)
4000d706:	681a      	ldr	r2, [r3, #0]
4000d708:	7812      	ldrb	r2, [r2, #0]
4000d70a:	07d2      	lsls	r2, r2, #31
4000d70c:	d517      	bpl.n	4000d73e <ddr3TipPrintWLSuppResult+0x9e>
4000d70e:	2400      	movs	r4, #0
4000d710:	4698      	mov	r8, r3
4000d712:	4f0c      	ldr	r7, [pc, #48]	; (4000d744 <ddr3TipPrintWLSuppResult+0xa4>)
4000d714:	4e0e      	ldr	r6, [pc, #56]	; (4000d750 <ddr3TipPrintWLSuppResult+0xb0>)
4000d716:	e010      	b.n	4000d73a <ddr3TipPrintWLSuppResult+0x9a>
4000d718:	f8d8 3000 	ldr.w	r3, [r8]
4000d71c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000d720:	fa43 f304 	asr.w	r3, r3, r4
4000d724:	07db      	lsls	r3, r3, #31
4000d726:	d507      	bpl.n	4000d738 <ddr3TipPrintWLSuppResult+0x98>
4000d728:	783b      	ldrb	r3, [r7, #0]
4000d72a:	2b02      	cmp	r3, #2
4000d72c:	d804      	bhi.n	4000d738 <ddr3TipPrintWLSuppResult+0x98>
4000d72e:	4809      	ldr	r0, [pc, #36]	; (4000d754 <ddr3TipPrintWLSuppResult+0xb4>)
4000d730:	f816 1034 	ldrb.w	r1, [r6, r4, lsl #3]
4000d734:	f004 fc86 	bl	40012044 <mvPrintf>
4000d738:	3401      	adds	r4, #1
4000d73a:	42ac      	cmp	r4, r5
4000d73c:	d3ec      	bcc.n	4000d718 <ddr3TipPrintWLSuppResult+0x78>
4000d73e:	2000      	movs	r0, #0
4000d740:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
4000d744:	40016153 	andmi	r6, r1, r3, asr r1
4000d748:	40013da3 	andmi	r3, r1, r3, lsr #27
4000d74c:	40020428 	andmi	r0, r2, r8, lsr #8
4000d750:	4002064c 	andmi	r0, r2, ip, asr #12
4000d754:	40012a78 	andmi	r2, r1, r8, ror sl
4000d758:	40013dce 	andmi	r3, r1, lr, asr #27

Disassembly of section .text.ddr3TipWriteAdditionalOdtSetting:

4000d75c <ddr3TipWriteAdditionalOdtSetting>:
ddr3TipWriteAdditionalOdtSetting():
4000d75c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000d760:	b095      	sub	sp, #84	; 0x54
4000d762:	460c      	mov	r4, r1
4000d764:	2102      	movs	r1, #2
4000d766:	2500      	movs	r5, #0
4000d768:	4681      	mov	r9, r0
4000d76a:	9512      	str	r5, [sp, #72]	; 0x48
4000d76c:	f000 ff96 	bl	4000e69c <ddr3TipDevAttrGet>
4000d770:	4629      	mov	r1, r5
4000d772:	f44f 7340 	mov.w	r3, #768	; 0x300
4000d776:	4622      	mov	r2, r4
4000d778:	9301      	str	r3, [sp, #4]
4000d77a:	f241 439c 	movw	r3, #5276	; 0x149c
4000d77e:	9500      	str	r5, [sp, #0]
4000d780:	4d83      	ldr	r5, [pc, #524]	; (4000d990 <ddr3TipWriteAdditionalOdtSetting+0x234>)
4000d782:	b2c0      	uxtb	r0, r0
4000d784:	900b      	str	r0, [sp, #44]	; 0x2c
4000d786:	4648      	mov	r0, r9
4000d788:	f7fa f8ee 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000d78c:	4601      	mov	r1, r0
4000d78e:	6028      	str	r0, [r5, #0]
4000d790:	2800      	cmp	r0, #0
4000d792:	f040 80e9 	bne.w	4000d968 <ddr3TipWriteAdditionalOdtSetting+0x20c>
4000d796:	ab12      	add	r3, sp, #72	; 0x48
4000d798:	4648      	mov	r0, r9
4000d79a:	9300      	str	r3, [sp, #0]
4000d79c:	4622      	mov	r2, r4
4000d79e:	f04f 33ff 	mov.w	r3, #4294967295
4000d7a2:	9301      	str	r3, [sp, #4]
4000d7a4:	f241 5338 	movw	r3, #5432	; 0x1538
4000d7a8:	f7fa fbfc 	bl	40007fa4 <mvHwsDdr3TipIFRead>
4000d7ac:	6028      	str	r0, [r5, #0]
4000d7ae:	2800      	cmp	r0, #0
4000d7b0:	f040 80da 	bne.w	4000d968 <ddr3TipWriteAdditionalOdtSetting+0x20c>
4000d7b4:	a814      	add	r0, sp, #80	; 0x50
4000d7b6:	eb00 0384 	add.w	r3, r0, r4, lsl #2
4000d7ba:	f853 3c08 	ldr.w	r3, [r3, #-8]
4000d7be:	930a      	str	r3, [sp, #40]	; 0x28
4000d7c0:	4b74      	ldr	r3, [pc, #464]	; (4000d994 <ddr3TipWriteAdditionalOdtSetting+0x238>)
4000d7c2:	781b      	ldrb	r3, [r3, #0]
4000d7c4:	2b01      	cmp	r3, #1
4000d7c6:	d805      	bhi.n	4000d7d4 <ddr3TipWriteAdditionalOdtSetting+0x78>
4000d7c8:	4873      	ldr	r0, [pc, #460]	; (4000d998 <ddr3TipWriteAdditionalOdtSetting+0x23c>)
4000d7ca:	4622      	mov	r2, r4
4000d7cc:	4973      	ldr	r1, [pc, #460]	; (4000d99c <ddr3TipWriteAdditionalOdtSetting+0x240>)
4000d7ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
4000d7d0:	f004 fc38 	bl	40012044 <mvPrintf>
4000d7d4:	4648      	mov	r0, r9
4000d7d6:	f8df b1cc 	ldr.w	fp, [pc, #460]	; 4000d9a4 <ddr3TipWriteAdditionalOdtSetting+0x248>
4000d7da:	f7fe fcf7 	bl	4000c1cc <mvHwsDdr3TipMaxCSGet>
4000d7de:	2500      	movs	r5, #0
4000d7e0:	261f      	movs	r6, #31
4000d7e2:	2358      	movs	r3, #88	; 0x58
4000d7e4:	46a8      	mov	r8, r5
4000d7e6:	4363      	muls	r3, r4
4000d7e8:	46b2      	mov	sl, r6
4000d7ea:	930d      	str	r3, [sp, #52]	; 0x34
4000d7ec:	465e      	mov	r6, fp
4000d7ee:	462b      	mov	r3, r5
4000d7f0:	46cb      	mov	fp, r9
4000d7f2:	46a1      	mov	r9, r4
4000d7f4:	9009      	str	r0, [sp, #36]	; 0x24
4000d7f6:	e068      	b.n	4000d8ca <ddr3TipWriteAdditionalOdtSetting+0x16e>
4000d7f8:	4969      	ldr	r1, [pc, #420]	; (4000d9a0 <ddr3TipWriteAdditionalOdtSetting+0x244>)
4000d7fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
4000d7fc:	586f      	ldr	r7, [r5, r1]
4000d7fe:	fa22 f707 	lsr.w	r7, r2, r7
4000d802:	aa0e      	add	r2, sp, #56	; 0x38
4000d804:	f007 071f 	and.w	r7, r7, #31
4000d808:	429f      	cmp	r7, r3
4000d80a:	50af      	str	r7, [r5, r2]
4000d80c:	d346      	bcc.n	4000d89c <ddr3TipWriteAdditionalOdtSetting+0x140>
4000d80e:	bf18      	it	ne
4000d810:	4e64      	ldrne	r6, [pc, #400]	; (4000d9a4 <ddr3TipWriteAdditionalOdtSetting+0x248>)
4000d812:	1cab      	adds	r3, r5, #2
4000d814:	2400      	movs	r4, #0
4000d816:	930c      	str	r3, [sp, #48]	; 0x30
4000d818:	e03c      	b.n	4000d894 <ddr3TipWriteAdditionalOdtSetting+0x138>
4000d81a:	4863      	ldr	r0, [pc, #396]	; (4000d9a8 <ddr3TipWriteAdditionalOdtSetting+0x24c>)
4000d81c:	6803      	ldr	r3, [r0, #0]
4000d81e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000d822:	fa43 f304 	asr.w	r3, r3, r4
4000d826:	07db      	lsls	r3, r3, #31
4000d828:	d533      	bpl.n	4000d892 <ddr3TipWriteAdditionalOdtSetting+0x136>
4000d82a:	990c      	ldr	r1, [sp, #48]	; 0x30
4000d82c:	2200      	movs	r2, #0
4000d82e:	ab13      	add	r3, sp, #76	; 0x4c
4000d830:	4658      	mov	r0, fp
4000d832:	9302      	str	r3, [sp, #8]
4000d834:	4623      	mov	r3, r4
4000d836:	9101      	str	r1, [sp, #4]
4000d838:	4649      	mov	r1, r9
4000d83a:	9200      	str	r2, [sp, #0]
4000d83c:	f7fa fcbe 	bl	400081bc <mvHwsDdr3TipBUSRead>
4000d840:	4953      	ldr	r1, [pc, #332]	; (4000d990 <ddr3TipWriteAdditionalOdtSetting+0x234>)
4000d842:	6008      	str	r0, [r1, #0]
4000d844:	b120      	cbz	r0, 4000d850 <ddr3TipWriteAdditionalOdtSetting+0xf4>
4000d846:	f001 fd0d 	bl	4000f264 <gtBreakOnFail>
4000d84a:	4b51      	ldr	r3, [pc, #324]	; (4000d990 <ddr3TipWriteAdditionalOdtSetting+0x234>)
4000d84c:	6818      	ldr	r0, [r3, #0]
4000d84e:	e09b      	b.n	4000d988 <ddr3TipWriteAdditionalOdtSetting+0x22c>
4000d850:	4850      	ldr	r0, [pc, #320]	; (4000d994 <ddr3TipWriteAdditionalOdtSetting+0x238>)
4000d852:	9b13      	ldr	r3, [sp, #76]	; 0x4c
4000d854:	7802      	ldrb	r2, [r0, #0]
4000d856:	f3c3 1381 	ubfx	r3, r3, #6, #2
4000d85a:	429e      	cmp	r6, r3
4000d85c:	bfb8      	it	lt
4000d85e:	461e      	movlt	r6, r3
4000d860:	2a01      	cmp	r2, #1
4000d862:	d816      	bhi.n	4000d892 <ddr3TipWriteAdditionalOdtSetting+0x136>
4000d864:	9909      	ldr	r1, [sp, #36]	; 0x24
4000d866:	4a50      	ldr	r2, [pc, #320]	; (4000d9a8 <ddr3TipWriteAdditionalOdtSetting+0x24c>)
4000d868:	980d      	ldr	r0, [sp, #52]	; 0x34
4000d86a:	9400      	str	r4, [sp, #0]
4000d86c:	9101      	str	r1, [sp, #4]
4000d86e:	6811      	ldr	r1, [r2, #0]
4000d870:	eb00 1204 	add.w	r2, r0, r4, lsl #4
4000d874:	484d      	ldr	r0, [pc, #308]	; (4000d9ac <ddr3TipWriteAdditionalOdtSetting+0x250>)
4000d876:	188a      	adds	r2, r1, r2
4000d878:	4948      	ldr	r1, [pc, #288]	; (4000d99c <ddr3TipWriteAdditionalOdtSetting+0x240>)
4000d87a:	7912      	ldrb	r2, [r2, #4]
4000d87c:	9202      	str	r2, [sp, #8]
4000d87e:	aa0e      	add	r2, sp, #56	; 0x38
4000d880:	58aa      	ldr	r2, [r5, r2]
4000d882:	9305      	str	r3, [sp, #20]
4000d884:	4643      	mov	r3, r8
4000d886:	9704      	str	r7, [sp, #16]
4000d888:	9203      	str	r2, [sp, #12]
4000d88a:	464a      	mov	r2, r9
4000d88c:	9606      	str	r6, [sp, #24]
4000d88e:	f004 fbd9 	bl	40012044 <mvPrintf>
4000d892:	3401      	adds	r4, #1
4000d894:	990b      	ldr	r1, [sp, #44]	; 0x2c
4000d896:	428c      	cmp	r4, r1
4000d898:	d3bf      	bcc.n	4000d81a <ddr3TipWriteAdditionalOdtSetting+0xbe>
4000d89a:	e000      	b.n	4000d89e <ddr3TipWriteAdditionalOdtSetting+0x142>
4000d89c:	461f      	mov	r7, r3
4000d89e:	4a3d      	ldr	r2, [pc, #244]	; (4000d994 <ddr3TipWriteAdditionalOdtSetting+0x238>)
4000d8a0:	ab0e      	add	r3, sp, #56	; 0x38
4000d8a2:	58eb      	ldr	r3, [r5, r3]
4000d8a4:	7812      	ldrb	r2, [r2, #0]
4000d8a6:	459a      	cmp	sl, r3
4000d8a8:	bf28      	it	cs
4000d8aa:	469a      	movcs	sl, r3
4000d8ac:	2a01      	cmp	r2, #1
4000d8ae:	d808      	bhi.n	4000d8c2 <ddr3TipWriteAdditionalOdtSetting+0x166>
4000d8b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
4000d8b2:	483f      	ldr	r0, [pc, #252]	; (4000d9b0 <ddr3TipWriteAdditionalOdtSetting+0x254>)
4000d8b4:	4939      	ldr	r1, [pc, #228]	; (4000d99c <ddr3TipWriteAdditionalOdtSetting+0x240>)
4000d8b6:	e88d 040c 	stmia.w	sp, {r2, r3, sl}
4000d8ba:	464a      	mov	r2, r9
4000d8bc:	4643      	mov	r3, r8
4000d8be:	f004 fbc1 	bl	40012044 <mvPrintf>
4000d8c2:	f108 0801 	add.w	r8, r8, #1
4000d8c6:	3504      	adds	r5, #4
4000d8c8:	463b      	mov	r3, r7
4000d8ca:	9809      	ldr	r0, [sp, #36]	; 0x24
4000d8cc:	4580      	cmp	r8, r0
4000d8ce:	d193      	bne.n	4000d7f8 <ddr3TipWriteAdditionalOdtSetting+0x9c>
4000d8d0:	4d35      	ldr	r5, [pc, #212]	; (4000d9a8 <ddr3TipWriteAdditionalOdtSetting+0x24c>)
4000d8d2:	461f      	mov	r7, r3
4000d8d4:	2258      	movs	r2, #88	; 0x58
4000d8d6:	464c      	mov	r4, r9
4000d8d8:	46d9      	mov	r9, fp
4000d8da:	46b3      	mov	fp, r6
4000d8dc:	682b      	ldr	r3, [r5, #0]
4000d8de:	4656      	mov	r6, sl
4000d8e0:	fb02 3304 	mla	r3, r2, r4, r3
4000d8e4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
4000d8e8:	459a      	cmp	sl, r3
4000d8ea:	d812      	bhi.n	4000d912 <ddr3TipWriteAdditionalOdtSetting+0x1b6>
4000d8ec:	4a29      	ldr	r2, [pc, #164]	; (4000d994 <ddr3TipWriteAdditionalOdtSetting+0x238>)
4000d8ee:	7812      	ldrb	r2, [r2, #0]
4000d8f0:	2a02      	cmp	r2, #2
4000d8f2:	d808      	bhi.n	4000d906 <ddr3TipWriteAdditionalOdtSetting+0x1aa>
4000d8f4:	9301      	str	r3, [sp, #4]
4000d8f6:	4622      	mov	r2, r4
4000d8f8:	482e      	ldr	r0, [pc, #184]	; (4000d9b4 <ddr3TipWriteAdditionalOdtSetting+0x258>)
4000d8fa:	4643      	mov	r3, r8
4000d8fc:	4927      	ldr	r1, [pc, #156]	; (4000d99c <ddr3TipWriteAdditionalOdtSetting+0x240>)
4000d8fe:	f8cd a000 	str.w	sl, [sp]
4000d902:	f004 fb9f 	bl	40012044 <mvPrintf>
4000d906:	682b      	ldr	r3, [r5, #0]
4000d908:	2258      	movs	r2, #88	; 0x58
4000d90a:	fb02 3304 	mla	r3, r2, r4, r3
4000d90e:	f893 6059 	ldrb.w	r6, [r3, #89]	; 0x59
4000d912:	f1a6 0802 	sub.w	r8, r6, #2
4000d916:	2100      	movs	r1, #0
4000d918:	4648      	mov	r0, r9
4000d91a:	4622      	mov	r2, r4
4000d91c:	ea4f 3308 	mov.w	r3, r8, lsl #12
4000d920:	9300      	str	r3, [sp, #0]
4000d922:	f44f 4370 	mov.w	r3, #61440	; 0xf000
4000d926:	9301      	str	r3, [sp, #4]
4000d928:	f241 4328 	movw	r3, #5160	; 0x1428
4000d92c:	f10b 0b01 	add.w	fp, fp, #1
4000d930:	f7fa f81a 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000d934:	4d16      	ldr	r5, [pc, #88]	; (4000d990 <ddr3TipWriteAdditionalOdtSetting+0x234>)
4000d936:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
4000d93a:	3705      	adds	r7, #5
4000d93c:	eb07 076b 	add.w	r7, r7, fp, asr #1
4000d940:	2f1f      	cmp	r7, #31
4000d942:	bf28      	it	cs
4000d944:	271f      	movcs	r7, #31
4000d946:	4601      	mov	r1, r0
4000d948:	6028      	str	r0, [r5, #0]
4000d94a:	b968      	cbnz	r0, 4000d968 <ddr3TipWriteAdditionalOdtSetting+0x20c>
4000d94c:	043b      	lsls	r3, r7, #16
4000d94e:	4648      	mov	r0, r9
4000d950:	9300      	str	r3, [sp, #0]
4000d952:	4622      	mov	r2, r4
4000d954:	f44f 13f8 	mov.w	r3, #2031616	; 0x1f0000
4000d958:	9301      	str	r3, [sp, #4]
4000d95a:	f241 4328 	movw	r3, #5160	; 0x1428
4000d95e:	f7fa f803 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000d962:	4606      	mov	r6, r0
4000d964:	6028      	str	r0, [r5, #0]
4000d966:	b118      	cbz	r0, 4000d970 <ddr3TipWriteAdditionalOdtSetting+0x214>
4000d968:	f001 fc7c 	bl	4000f264 <gtBreakOnFail>
4000d96c:	6828      	ldr	r0, [r5, #0]
4000d96e:	e00b      	b.n	4000d988 <ddr3TipWriteAdditionalOdtSetting+0x22c>
4000d970:	4b08      	ldr	r3, [pc, #32]	; (4000d994 <ddr3TipWriteAdditionalOdtSetting+0x238>)
4000d972:	781b      	ldrb	r3, [r3, #0]
4000d974:	2b02      	cmp	r3, #2
4000d976:	d806      	bhi.n	4000d986 <ddr3TipWriteAdditionalOdtSetting+0x22a>
4000d978:	480f      	ldr	r0, [pc, #60]	; (4000d9b8 <ddr3TipWriteAdditionalOdtSetting+0x25c>)
4000d97a:	4622      	mov	r2, r4
4000d97c:	4907      	ldr	r1, [pc, #28]	; (4000d99c <ddr3TipWriteAdditionalOdtSetting+0x240>)
4000d97e:	4643      	mov	r3, r8
4000d980:	9700      	str	r7, [sp, #0]
4000d982:	f004 fb5f 	bl	40012044 <mvPrintf>
4000d986:	4630      	mov	r0, r6
4000d988:	b015      	add	sp, #84	; 0x54
4000d98a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000d98e:	bf00      	nop
4000d990:	400206c0 	andmi	r0, r2, r0, asr #13
4000d994:	4001615c 	andmi	r6, r1, ip, asr r1
4000d998:	40013e10 	andmi	r3, r1, r0, lsl lr
4000d99c:	40015180 	andmi	r5, r1, r0, lsl #3
4000d9a0:	40015170 	andmi	r5, r1, r0, ror r1
4000d9a4:	fffffc01 			; <UNDEFINED> instruction: 0xfffffc01
4000d9a8:	40020428 	andmi	r0, r2, r8, lsr #8
4000d9ac:	40013e43 	andmi	r3, r1, r3, asr #28
4000d9b0:	40013ed6 	ldrdmi	r3, [r1], -r6
4000d9b4:	40013f2d 	andmi	r3, r1, sp, lsr #30
4000d9b8:	40013fd8 	ldrdmi	r3, [r1], -r8

Disassembly of section .text.GetValidWinRx:

4000d9bc <GetValidWinRx>:
GetValidWinRx():
4000d9bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
4000d9c0:	2400      	movs	r4, #0
4000d9c2:	b086      	sub	sp, #24
4000d9c4:	f8df a048 	ldr.w	sl, [pc, #72]	; 4000da10 <GetValidWinRx+0x54>
4000d9c8:	f10d 0914 	add.w	r9, sp, #20
4000d9cc:	4607      	mov	r7, r0
4000d9ce:	460e      	mov	r6, r1
4000d9d0:	4615      	mov	r5, r2
4000d9d2:	46a0      	mov	r8, r4
4000d9d4:	23c0      	movs	r3, #192	; 0xc0
4000d9d6:	4638      	mov	r0, r7
4000d9d8:	9301      	str	r3, [sp, #4]
4000d9da:	4631      	mov	r1, r6
4000d9dc:	2200      	movs	r2, #0
4000d9de:	4623      	mov	r3, r4
4000d9e0:	f8cd 8000 	str.w	r8, [sp]
4000d9e4:	f8cd 9008 	str.w	r9, [sp, #8]
4000d9e8:	f7fa fbe8 	bl	400081bc <mvHwsDdr3TipBUSRead>
4000d9ec:	f8ca 0000 	str.w	r0, [sl]
4000d9f0:	b120      	cbz	r0, 4000d9fc <GetValidWinRx+0x40>
4000d9f2:	f001 fc37 	bl	4000f264 <gtBreakOnFail>
4000d9f6:	4b06      	ldr	r3, [pc, #24]	; (4000da10 <GetValidWinRx+0x54>)
4000d9f8:	6818      	ldr	r0, [r3, #0]
4000d9fa:	e006      	b.n	4000da0a <GetValidWinRx+0x4e>
4000d9fc:	9b05      	ldr	r3, [sp, #20]
4000d9fe:	f3c3 1344 	ubfx	r3, r3, #5, #5
4000da02:	552b      	strb	r3, [r5, r4]
4000da04:	3401      	adds	r4, #1
4000da06:	2c04      	cmp	r4, #4
4000da08:	d1e4      	bne.n	4000d9d4 <GetValidWinRx+0x18>
4000da0a:	b006      	add	sp, #24
4000da0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
4000da10:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipVref:

4000da14 <ddr3TipVref>:
ddr3TipVref():
4000da14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000da18:	4605      	mov	r5, r0
4000da1a:	4e90      	ldr	r6, [pc, #576]	; (4000dc5c <ddr3TipVref+0x248>)
4000da1c:	b099      	sub	sp, #100	; 0x64
4000da1e:	ac0e      	add	r4, sp, #56	; 0x38
4000da20:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
4000da22:	c40f      	stmia	r4!, {r0, r1, r2, r3}
4000da24:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
4000da28:	4e8d      	ldr	r6, [pc, #564]	; (4000dc60 <ddr3TipVref+0x24c>)
4000da2a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
4000da2e:	2300      	movs	r3, #0
4000da30:	9316      	str	r3, [sp, #88]	; 0x58
4000da32:	4b8c      	ldr	r3, [pc, #560]	; (4000dc64 <ddr3TipVref+0x250>)
4000da34:	7818      	ldrb	r0, [r3, #0]
4000da36:	f7f8 fb15 	bl	40006064 <ddr3TipGetResultPtr>
4000da3a:	2102      	movs	r1, #2
4000da3c:	900b      	str	r0, [sp, #44]	; 0x2c
4000da3e:	4628      	mov	r0, r5
4000da40:	f000 fe2c 	bl	4000e69c <ddr3TipDevAttrGet>
4000da44:	4604      	mov	r4, r0
4000da46:	4628      	mov	r0, r5
4000da48:	f003 f8a4 	bl	40010b94 <ddr3TipSpecialRx>
4000da4c:	6030      	str	r0, [r6, #0]
4000da4e:	b118      	cbz	r0, 4000da58 <ddr3TipVref+0x44>
4000da50:	f001 fc08 	bl	4000f264 <gtBreakOnFail>
4000da54:	6830      	ldr	r0, [r6, #0]
4000da56:	e38b      	b.n	4000e170 <ddr3TipVref+0x75c>
4000da58:	4983      	ldr	r1, [pc, #524]	; (4000dc68 <ddr3TipVref+0x254>)
4000da5a:	b2e4      	uxtb	r4, r4
4000da5c:	4b83      	ldr	r3, [pc, #524]	; (4000dc6c <ddr3TipVref+0x258>)
4000da5e:	9409      	str	r4, [sp, #36]	; 0x24
4000da60:	680a      	ldr	r2, [r1, #0]
4000da62:	920c      	str	r2, [sp, #48]	; 0x30
4000da64:	681a      	ldr	r2, [r3, #0]
4000da66:	920d      	str	r2, [sp, #52]	; 0x34
4000da68:	220f      	movs	r2, #15
4000da6a:	601a      	str	r2, [r3, #0]
4000da6c:	4b80      	ldr	r3, [pc, #512]	; (4000dc70 <ddr3TipVref+0x25c>)
4000da6e:	600a      	str	r2, [r1, #0]
4000da70:	681b      	ldr	r3, [r3, #0]
4000da72:	781b      	ldrb	r3, [r3, #0]
4000da74:	07da      	lsls	r2, r3, #31
4000da76:	d564      	bpl.n	4000db42 <ddr3TipVref+0x12e>
4000da78:	4606      	mov	r6, r0
4000da7a:	4604      	mov	r4, r0
4000da7c:	f8df a22c 	ldr.w	sl, [pc, #556]	; 4000dcac <ddr3TipVref+0x298>
4000da80:	f8df b22c 	ldr.w	fp, [pc, #556]	; 4000dcb0 <ddr3TipVref+0x29c>
4000da84:	e056      	b.n	4000db34 <ddr3TipVref+0x120>
4000da86:	4a7b      	ldr	r2, [pc, #492]	; (4000dc74 <ddr3TipVref+0x260>)
4000da88:	487b      	ldr	r0, [pc, #492]	; (4000dc78 <ddr3TipVref+0x264>)
4000da8a:	4b7c      	ldr	r3, [pc, #496]	; (4000dc7c <ddr3TipVref+0x268>)
4000da8c:	52b1      	strh	r1, [r6, r2]
4000da8e:	4a7c      	ldr	r2, [pc, #496]	; (4000dc80 <ddr3TipVref+0x26c>)
4000da90:	5231      	strh	r1, [r6, r0]
4000da92:	f804 100a 	strb.w	r1, [r4, sl]
4000da96:	5ca0      	ldrb	r0, [r4, r2]
4000da98:	4a7a      	ldr	r2, [pc, #488]	; (4000dc84 <ddr3TipVref+0x270>)
4000da9a:	f804 100b 	strb.w	r1, [r4, fp]
4000da9e:	54e1      	strb	r1, [r4, r3]
4000daa0:	7812      	ldrb	r2, [r2, #0]
4000daa2:	4290      	cmp	r0, r2
4000daa4:	4a78      	ldr	r2, [pc, #480]	; (4000dc88 <ddr3TipVref+0x274>)
4000daa6:	d90b      	bls.n	4000dac0 <ddr3TipVref+0xac>
4000daa8:	2302      	movs	r3, #2
4000daaa:	5513      	strb	r3, [r2, r4]
4000daac:	4b77      	ldr	r3, [pc, #476]	; (4000dc8c <ddr3TipVref+0x278>)
4000daae:	781b      	ldrb	r3, [r3, #0]
4000dab0:	2b02      	cmp	r3, #2
4000dab2:	d83d      	bhi.n	4000db30 <ddr3TipVref+0x11c>
4000dab4:	4876      	ldr	r0, [pc, #472]	; (4000dc90 <ddr3TipVref+0x27c>)
4000dab6:	4622      	mov	r2, r4
4000dab8:	23f5      	movs	r3, #245	; 0xf5
4000daba:	f004 fac3 	bl	40012044 <mvPrintf>
4000dabe:	e037      	b.n	4000db30 <ddr3TipVref+0x11c>
4000dac0:	5511      	strb	r1, [r2, r4]
4000dac2:	ab16      	add	r3, sp, #88	; 0x58
4000dac4:	460a      	mov	r2, r1
4000dac6:	9302      	str	r3, [sp, #8]
4000dac8:	4628      	mov	r0, r5
4000daca:	4623      	mov	r3, r4
4000dacc:	9100      	str	r1, [sp, #0]
4000dace:	f04f 09a8 	mov.w	r9, #168	; 0xa8
4000dad2:	f8cd 9004 	str.w	r9, [sp, #4]
4000dad6:	f7fa fb71 	bl	400081bc <mvHwsDdr3TipBUSRead>
4000dada:	4f61      	ldr	r7, [pc, #388]	; (4000dc60 <ddr3TipVref+0x24c>)
4000dadc:	4601      	mov	r1, r0
4000dade:	6038      	str	r0, [r7, #0]
4000dae0:	b998      	cbnz	r0, 4000db0a <ddr3TipVref+0xf6>
4000dae2:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000dae4:	460a      	mov	r2, r1
4000dae6:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
4000daea:	f023 030f 	bic.w	r3, r3, #15
4000daee:	9001      	str	r0, [sp, #4]
4000daf0:	ea43 0308 	orr.w	r3, r3, r8
4000daf4:	4628      	mov	r0, r5
4000daf6:	9303      	str	r3, [sp, #12]
4000daf8:	460b      	mov	r3, r1
4000dafa:	9400      	str	r4, [sp, #0]
4000dafc:	f8cd 9008 	str.w	r9, [sp, #8]
4000db00:	f7fa fbe2 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000db04:	4601      	mov	r1, r0
4000db06:	6038      	str	r0, [r7, #0]
4000db08:	b118      	cbz	r0, 4000db12 <ddr3TipVref+0xfe>
4000db0a:	f001 fbab 	bl	4000f264 <gtBreakOnFail>
4000db0e:	6838      	ldr	r0, [r7, #0]
4000db10:	e32e      	b.n	4000e170 <ddr3TipVref+0x75c>
4000db12:	4b5e      	ldr	r3, [pc, #376]	; (4000dc8c <ddr3TipVref+0x278>)
4000db14:	781b      	ldrb	r3, [r3, #0]
4000db16:	2b02      	cmp	r3, #2
4000db18:	d80a      	bhi.n	4000db30 <ddr3TipVref+0x11c>
4000db1a:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000db1c:	22fa      	movs	r2, #250	; 0xfa
4000db1e:	485d      	ldr	r0, [pc, #372]	; (4000dc94 <ddr3TipVref+0x280>)
4000db20:	f023 030f 	bic.w	r3, r3, #15
4000db24:	9200      	str	r2, [sp, #0]
4000db26:	ea43 0308 	orr.w	r3, r3, r8
4000db2a:	4622      	mov	r2, r4
4000db2c:	f004 fa8a 	bl	40012044 <mvPrintf>
4000db30:	3401      	adds	r4, #1
4000db32:	3602      	adds	r6, #2
4000db34:	9b09      	ldr	r3, [sp, #36]	; 0x24
4000db36:	f04f 0100 	mov.w	r1, #0
4000db3a:	429c      	cmp	r4, r3
4000db3c:	d3a3      	bcc.n	4000da86 <ddr3TipVref+0x72>
4000db3e:	4b56      	ldr	r3, [pc, #344]	; (4000dc98 <ddr3TipVref+0x284>)
4000db40:	7019      	strb	r1, [r3, #0]
4000db42:	2000      	movs	r0, #0
4000db44:	4f4a      	ldr	r7, [pc, #296]	; (4000dc70 <ddr3TipVref+0x25c>)
4000db46:	900a      	str	r0, [sp, #40]	; 0x28
4000db48:	4681      	mov	r9, r0
4000db4a:	f8df a13c 	ldr.w	sl, [pc, #316]	; 4000dc88 <ddr3TipVref+0x274>
4000db4e:	e2c4      	b.n	4000e0da <ddr3TipVref+0x6c6>
4000db50:	990a      	ldr	r1, [sp, #40]	; 0x28
4000db52:	2401      	movs	r4, #1
4000db54:	3101      	adds	r1, #1
4000db56:	910a      	str	r1, [sp, #40]	; 0x28
4000db58:	4b50      	ldr	r3, [pc, #320]	; (4000dc9c <ddr3TipVref+0x288>)
4000db5a:	2201      	movs	r2, #1
4000db5c:	4628      	mov	r0, r5
4000db5e:	2600      	movs	r6, #0
4000db60:	601a      	str	r2, [r3, #0]
4000db62:	f003 f9fb 	bl	40010f5c <ddr3TipCentralizationRx>
4000db66:	484d      	ldr	r0, [pc, #308]	; (4000dc9c <ddr3TipVref+0x288>)
4000db68:	683b      	ldr	r3, [r7, #0]
4000db6a:	6006      	str	r6, [r0, #0]
4000db6c:	781b      	ldrb	r3, [r3, #0]
4000db6e:	07db      	lsls	r3, r3, #31
4000db70:	d539      	bpl.n	4000dbe6 <ddr3TipVref+0x1d2>
4000db72:	4949      	ldr	r1, [pc, #292]	; (4000dc98 <ddr3TipVref+0x284>)
4000db74:	780b      	ldrb	r3, [r1, #0]
4000db76:	2b04      	cmp	r3, #4
4000db78:	d035      	beq.n	4000dbe6 <ddr3TipVref+0x1d2>
4000db7a:	4628      	mov	r0, r5
4000db7c:	aa17      	add	r2, sp, #92	; 0x5c
4000db7e:	4631      	mov	r1, r6
4000db80:	46b0      	mov	r8, r6
4000db82:	f7ff ff1b 	bl	4000d9bc <GetValidWinRx>
4000db86:	683a      	ldr	r2, [r7, #0]
4000db88:	1e63      	subs	r3, r4, #1
4000db8a:	46cc      	mov	ip, r9
4000db8c:	f8df b0e8 	ldr.w	fp, [pc, #232]	; 4000dc78 <ddr3TipVref+0x264>
4000db90:	46a9      	mov	r9, r5
4000db92:	9208      	str	r2, [sp, #32]
4000db94:	461d      	mov	r5, r3
4000db96:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
4000db9a:	e01f      	b.n	4000dbdc <ddr3TipVref+0x1c8>
4000db9c:	9b08      	ldr	r3, [sp, #32]
4000db9e:	f893 105c 	ldrb.w	r1, [r3, #92]	; 0x5c
4000dba2:	fa41 f106 	asr.w	r1, r1, r6
4000dba6:	07c8      	lsls	r0, r1, #31
4000dba8:	d515      	bpl.n	4000dbd6 <ddr3TipVref+0x1c2>
4000dbaa:	f816 100a 	ldrb.w	r1, [r6, sl]
4000dbae:	2902      	cmp	r1, #2
4000dbb0:	d011      	beq.n	4000dbd6 <ddr3TipVref+0x1c2>
4000dbb2:	f838 000b 	ldrh.w	r0, [r8, fp]
4000dbb6:	a917      	add	r1, sp, #92	; 0x5c
4000dbb8:	5c71      	ldrb	r1, [r6, r1]
4000dbba:	4351      	muls	r1, r2
4000dbbc:	fb05 1000 	mla	r0, r5, r0, r1
4000dbc0:	4621      	mov	r1, r4
4000dbc2:	9207      	str	r2, [sp, #28]
4000dbc4:	f8cd c018 	str.w	ip, [sp, #24]
4000dbc8:	f7f6 eb76 	blx	400042b8 <__aeabi_idiv>
4000dbcc:	f8dd c018 	ldr.w	ip, [sp, #24]
4000dbd0:	9a07      	ldr	r2, [sp, #28]
4000dbd2:	f82b 0008 	strh.w	r0, [fp, r8]
4000dbd6:	3601      	adds	r6, #1
4000dbd8:	f108 0802 	add.w	r8, r8, #2
4000dbdc:	9809      	ldr	r0, [sp, #36]	; 0x24
4000dbde:	4286      	cmp	r6, r0
4000dbe0:	d3dc      	bcc.n	4000db9c <ddr3TipVref+0x188>
4000dbe2:	464d      	mov	r5, r9
4000dbe4:	46e1      	mov	r9, ip
4000dbe6:	3401      	adds	r4, #1
4000dbe8:	2c04      	cmp	r4, #4
4000dbea:	d1b5      	bne.n	4000db58 <ddr3TipVref+0x144>
4000dbec:	683b      	ldr	r3, [r7, #0]
4000dbee:	781b      	ldrb	r3, [r3, #0]
4000dbf0:	07d9      	lsls	r1, r3, #31
4000dbf2:	d527      	bpl.n	4000dc44 <ddr3TipVref+0x230>
4000dbf4:	4b25      	ldr	r3, [pc, #148]	; (4000dc8c <ddr3TipVref+0x278>)
4000dbf6:	781b      	ldrb	r3, [r3, #0]
4000dbf8:	2b01      	cmp	r3, #1
4000dbfa:	d803      	bhi.n	4000dc04 <ddr3TipVref+0x1f0>
4000dbfc:	4828      	ldr	r0, [pc, #160]	; (4000dca0 <ddr3TipVref+0x28c>)
4000dbfe:	2100      	movs	r1, #0
4000dc00:	f004 fa20 	bl	40012044 <mvPrintf>
4000dc04:	2400      	movs	r4, #0
4000dc06:	f8df 8084 	ldr.w	r8, [pc, #132]	; 4000dc8c <ddr3TipVref+0x278>
4000dc0a:	4e1b      	ldr	r6, [pc, #108]	; (4000dc78 <ddr3TipVref+0x264>)
4000dc0c:	e010      	b.n	4000dc30 <ddr3TipVref+0x21c>
4000dc0e:	683b      	ldr	r3, [r7, #0]
4000dc10:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000dc14:	fa43 f304 	asr.w	r3, r3, r4
4000dc18:	07da      	lsls	r2, r3, #31
4000dc1a:	d508      	bpl.n	4000dc2e <ddr3TipVref+0x21a>
4000dc1c:	f898 3000 	ldrb.w	r3, [r8]
4000dc20:	2b01      	cmp	r3, #1
4000dc22:	d804      	bhi.n	4000dc2e <ddr3TipVref+0x21a>
4000dc24:	481f      	ldr	r0, [pc, #124]	; (4000dca4 <ddr3TipVref+0x290>)
4000dc26:	f836 1014 	ldrh.w	r1, [r6, r4, lsl #1]
4000dc2a:	f004 fa0b 	bl	40012044 <mvPrintf>
4000dc2e:	3401      	adds	r4, #1
4000dc30:	9909      	ldr	r1, [sp, #36]	; 0x24
4000dc32:	428c      	cmp	r4, r1
4000dc34:	d3eb      	bcc.n	4000dc0e <ddr3TipVref+0x1fa>
4000dc36:	4b15      	ldr	r3, [pc, #84]	; (4000dc8c <ddr3TipVref+0x278>)
4000dc38:	781b      	ldrb	r3, [r3, #0]
4000dc3a:	2b01      	cmp	r3, #1
4000dc3c:	d802      	bhi.n	4000dc44 <ddr3TipVref+0x230>
4000dc3e:	481a      	ldr	r0, [pc, #104]	; (4000dca8 <ddr3TipVref+0x294>)
4000dc40:	f004 fa00 	bl	40012044 <mvPrintf>
4000dc44:	683b      	ldr	r3, [r7, #0]
4000dc46:	781b      	ldrb	r3, [r3, #0]
4000dc48:	07db      	lsls	r3, r3, #31
4000dc4a:	f140 8246 	bpl.w	4000e0da <ddr3TipVref+0x6c6>
4000dc4e:	2600      	movs	r6, #0
4000dc50:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4000dc8c <ddr3TipVref+0x278>
4000dc54:	9505      	str	r5, [sp, #20]
4000dc56:	4634      	mov	r4, r6
4000dc58:	e23a      	b.n	4000e0d0 <ddr3TipVref+0x6bc>
4000dc5a:	bf00      	nop
4000dc5c:	40015150 	andmi	r5, r1, r0, asr r1
4000dc60:	400206c0 	andmi	r0, r2, r0, asr #13
4000dc64:	400207d1 	ldrdmi	r0, [r2], -r1
4000dc68:	40016b2c 	andmi	r6, r1, ip, lsr #22
4000dc6c:	40016b28 	andmi	r6, r1, r8, lsr #22
4000dc70:	40020428 	andmi	r0, r2, r8, lsr #8
4000dc74:	4002068e 	andmi	r0, r2, lr, lsl #13
4000dc78:	4002069e 	mulmi	r2, lr, r6
4000dc7c:	40020698 	mulmi	r2, r8, r6
4000dc80:	4002067f 	andmi	r0, r2, pc, ror r6
4000dc84:	40016620 	andmi	r6, r1, r0, lsr #12
4000dc88:	4002067a 	andmi	r0, r2, sl, ror r6
4000dc8c:	4001615c 	andmi	r6, r1, ip, asr r1
4000dc90:	40014025 	andmi	r4, r1, r5, lsr #32
4000dc94:	40014062 	andmi	r4, r1, r2, rrx
4000dc98:	40020679 	andmi	r0, r2, r9, ror r6
4000dc9c:	400207f4 	strdmi	r0, [r2], -r4
4000dca0:	40014092 	mulmi	r1, r2, r0
4000dca4:	400146e5 	andmi	r4, r1, r5, ror #13
4000dca8:	40012734 	andmi	r2, r1, r4, lsr r7
4000dcac:	40020688 	andmi	r0, r2, r8, lsl #13
4000dcb0:	40020674 	andmi	r0, r2, r4, ror r6
4000dcb4:	683b      	ldr	r3, [r7, #0]
4000dcb6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000dcba:	fa43 f304 	asr.w	r3, r3, r4
4000dcbe:	07d8      	lsls	r0, r3, #31
4000dcc0:	f140 8204 	bpl.w	4000e0cc <ddr3TipVref+0x6b8>
4000dcc4:	f898 3000 	ldrb.w	r3, [r8]
4000dcc8:	2b01      	cmp	r3, #1
4000dcca:	d809      	bhi.n	4000dce0 <ddr3TipVref+0x2cc>
4000dccc:	f240 1231 	movw	r2, #305	; 0x131
4000dcd0:	f814 300a 	ldrb.w	r3, [r4, sl]
4000dcd4:	4890      	ldr	r0, [pc, #576]	; (4000df18 <ddr3TipVref+0x504>)
4000dcd6:	2100      	movs	r1, #0
4000dcd8:	9200      	str	r2, [sp, #0]
4000dcda:	4622      	mov	r2, r4
4000dcdc:	f004 f9b2 	bl	40012044 <mvPrintf>
4000dce0:	f814 300a 	ldrb.w	r3, [r4, sl]
4000dce4:	2b02      	cmp	r3, #2
4000dce6:	f000 81f1 	beq.w	4000e0cc <ddr3TipVref+0x6b8>
4000dcea:	f898 3000 	ldrb.w	r3, [r8]
4000dcee:	2b01      	cmp	r3, #1
4000dcf0:	d80f      	bhi.n	4000dd12 <ddr3TipVref+0x2fe>
4000dcf2:	4a8a      	ldr	r2, [pc, #552]	; (4000df1c <ddr3TipVref+0x508>)
4000dcf4:	2100      	movs	r1, #0
4000dcf6:	4d8a      	ldr	r5, [pc, #552]	; (4000df20 <ddr3TipVref+0x50c>)
4000dcf8:	488a      	ldr	r0, [pc, #552]	; (4000df24 <ddr3TipVref+0x510>)
4000dcfa:	5ab3      	ldrh	r3, [r6, r2]
4000dcfc:	5b72      	ldrh	r2, [r6, r5]
4000dcfe:	9200      	str	r2, [sp, #0]
4000dd00:	4a89      	ldr	r2, [pc, #548]	; (4000df28 <ddr3TipVref+0x514>)
4000dd02:	5ca2      	ldrb	r2, [r4, r2]
4000dd04:	9201      	str	r2, [sp, #4]
4000dd06:	f240 1237 	movw	r2, #311	; 0x137
4000dd0a:	9202      	str	r2, [sp, #8]
4000dd0c:	4622      	mov	r2, r4
4000dd0e:	f004 f999 	bl	40012044 <mvPrintf>
4000dd12:	4882      	ldr	r0, [pc, #520]	; (4000df1c <ddr3TipVref+0x508>)
4000dd14:	4982      	ldr	r1, [pc, #520]	; (4000df20 <ddr3TipVref+0x50c>)
4000dd16:	5a33      	ldrh	r3, [r6, r0]
4000dd18:	1870      	adds	r0, r6, r1
4000dd1a:	f836 c001 	ldrh.w	ip, [r6, r1]
4000dd1e:	f103 02c8 	add.w	r2, r3, #200	; 0xc8
4000dd22:	4562      	cmp	r2, ip
4000dd24:	f2c0 810e 	blt.w	4000df44 <ddr3TipVref+0x530>
4000dd28:	f81a 1004 	ldrb.w	r1, [sl, r4]
4000dd2c:	eb0a 0204 	add.w	r2, sl, r4
4000dd30:	2900      	cmp	r1, #0
4000dd32:	d16e      	bne.n	4000de12 <ddr3TipVref+0x3fe>
4000dd34:	487d      	ldr	r0, [pc, #500]	; (4000df2c <ddr3TipVref+0x518>)
4000dd36:	5c23      	ldrb	r3, [r4, r0]
4000dd38:	2b07      	cmp	r3, #7
4000dd3a:	d113      	bne.n	4000dd64 <ddr3TipVref+0x350>
4000dd3c:	2002      	movs	r0, #2
4000dd3e:	7010      	strb	r0, [r2, #0]
4000dd40:	4a7b      	ldr	r2, [pc, #492]	; (4000df30 <ddr3TipVref+0x51c>)
4000dd42:	f109 0901 	add.w	r9, r9, #1
4000dd46:	7810      	ldrb	r0, [r2, #0]
4000dd48:	3001      	adds	r0, #1
4000dd4a:	7010      	strb	r0, [r2, #0]
4000dd4c:	f898 2000 	ldrb.w	r2, [r8]
4000dd50:	2a01      	cmp	r2, #1
4000dd52:	d815      	bhi.n	4000dd80 <ddr3TipVref+0x36c>
4000dd54:	f240 1243 	movw	r2, #323	; 0x143
4000dd58:	4876      	ldr	r0, [pc, #472]	; (4000df34 <ddr3TipVref+0x520>)
4000dd5a:	9200      	str	r2, [sp, #0]
4000dd5c:	4622      	mov	r2, r4
4000dd5e:	f004 f971 	bl	40012044 <mvPrintf>
4000dd62:	e00d      	b.n	4000dd80 <ddr3TipVref+0x36c>
4000dd64:	3303      	adds	r3, #3
4000dd66:	2b07      	cmp	r3, #7
4000dd68:	bfa8      	it	ge
4000dd6a:	2307      	movge	r3, #7
4000dd6c:	b2db      	uxtb	r3, r3
4000dd6e:	5423      	strb	r3, [r4, r0]
4000dd70:	2b07      	cmp	r3, #7
4000dd72:	d101      	bne.n	4000dd78 <ddr3TipVref+0x364>
4000dd74:	2101      	movs	r1, #1
4000dd76:	7011      	strb	r1, [r2, #0]
4000dd78:	4a6f      	ldr	r2, [pc, #444]	; (4000df38 <ddr3TipVref+0x524>)
4000dd7a:	54a3      	strb	r3, [r4, r2]
4000dd7c:	4a6a      	ldr	r2, [pc, #424]	; (4000df28 <ddr3TipVref+0x514>)
4000dd7e:	54a3      	strb	r3, [r4, r2]
4000dd80:	4b67      	ldr	r3, [pc, #412]	; (4000df20 <ddr3TipVref+0x50c>)
4000dd82:	2100      	movs	r1, #0
4000dd84:	4d65      	ldr	r5, [pc, #404]	; (4000df1c <ddr3TipVref+0x508>)
4000dd86:	f04f 0ca8 	mov.w	ip, #168	; 0xa8
4000dd8a:	4865      	ldr	r0, [pc, #404]	; (4000df20 <ddr3TipVref+0x50c>)
4000dd8c:	5af2      	ldrh	r2, [r6, r3]
4000dd8e:	5b73      	ldrh	r3, [r6, r5]
4000dd90:	f8df b1ac 	ldr.w	fp, [pc, #428]	; 4000df40 <ddr3TipVref+0x52c>
4000dd94:	429a      	cmp	r2, r3
4000dd96:	bf28      	it	cs
4000dd98:	4613      	movcs	r3, r2
4000dd9a:	5233      	strh	r3, [r6, r0]
4000dd9c:	4b63      	ldr	r3, [pc, #396]	; (4000df2c <ddr3TipVref+0x518>)
4000dd9e:	aa16      	add	r2, sp, #88	; 0x58
4000dda0:	9805      	ldr	r0, [sp, #20]
4000dda2:	5ce5      	ldrb	r5, [r4, r3]
4000dda4:	4623      	mov	r3, r4
4000dda6:	9202      	str	r2, [sp, #8]
4000dda8:	460a      	mov	r2, r1
4000ddaa:	e88d 1002 	stmia.w	sp, {r1, ip}
4000ddae:	f8cd c018 	str.w	ip, [sp, #24]
4000ddb2:	f7fa fa03 	bl	400081bc <mvHwsDdr3TipBUSRead>
4000ddb6:	f8dd c018 	ldr.w	ip, [sp, #24]
4000ddba:	4601      	mov	r1, r0
4000ddbc:	f8cb 0000 	str.w	r0, [fp]
4000ddc0:	2800      	cmp	r0, #0
4000ddc2:	f040 8151 	bne.w	4000e068 <ddr3TipVref+0x654>
4000ddc6:	a818      	add	r0, sp, #96	; 0x60
4000ddc8:	460a      	mov	r2, r1
4000ddca:	eb00 0385 	add.w	r3, r0, r5, lsl #2
4000ddce:	9805      	ldr	r0, [sp, #20]
4000ddd0:	f853 3c28 	ldr.w	r3, [r3, #-40]
4000ddd4:	9101      	str	r1, [sp, #4]
4000ddd6:	9400      	str	r4, [sp, #0]
4000ddd8:	9308      	str	r3, [sp, #32]
4000ddda:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000dddc:	9d08      	ldr	r5, [sp, #32]
4000ddde:	f023 030f 	bic.w	r3, r3, #15
4000dde2:	f8cd c008 	str.w	ip, [sp, #8]
4000dde6:	432b      	orrs	r3, r5
4000dde8:	9303      	str	r3, [sp, #12]
4000ddea:	460b      	mov	r3, r1
4000ddec:	f7fa fa6c 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000ddf0:	4601      	mov	r1, r0
4000ddf2:	f8cb 0000 	str.w	r0, [fp]
4000ddf6:	2800      	cmp	r0, #0
4000ddf8:	f040 8136 	bne.w	4000e068 <ddr3TipVref+0x654>
4000ddfc:	f898 3000 	ldrb.w	r3, [r8]
4000de00:	2b01      	cmp	r3, #1
4000de02:	f200 8163 	bhi.w	4000e0cc <ddr3TipVref+0x6b8>
4000de06:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000de08:	f240 1255 	movw	r2, #341	; 0x155
4000de0c:	f023 030f 	bic.w	r3, r3, #15
4000de10:	e07b      	b.n	4000df0a <ddr3TipVref+0x4f6>
4000de12:	2901      	cmp	r1, #1
4000de14:	f040 815a 	bne.w	4000e0cc <ddr3TipVref+0x6b8>
4000de18:	459c      	cmp	ip, r3
4000de1a:	bf28      	it	cs
4000de1c:	4663      	movcs	r3, ip
4000de1e:	8003      	strh	r3, [r0, #0]
4000de20:	4842      	ldr	r0, [pc, #264]	; (4000df2c <ddr3TipVref+0x518>)
4000de22:	4945      	ldr	r1, [pc, #276]	; (4000df38 <ddr3TipVref+0x524>)
4000de24:	eb04 0c00 	add.w	ip, r4, r0
4000de28:	5c23      	ldrb	r3, [r4, r0]
4000de2a:	5463      	strb	r3, [r4, r1]
4000de2c:	493e      	ldr	r1, [pc, #248]	; (4000df28 <ddr3TipVref+0x514>)
4000de2e:	f814 e001 	ldrb.w	lr, [r4, r1]
4000de32:	1e59      	subs	r1, r3, #1
4000de34:	4571      	cmp	r1, lr
4000de36:	d110      	bne.n	4000de5a <ddr3TipVref+0x446>
4000de38:	2302      	movs	r3, #2
4000de3a:	7013      	strb	r3, [r2, #0]
4000de3c:	4b3c      	ldr	r3, [pc, #240]	; (4000df30 <ddr3TipVref+0x51c>)
4000de3e:	f109 0901 	add.w	r9, r9, #1
4000de42:	781a      	ldrb	r2, [r3, #0]
4000de44:	3201      	adds	r2, #1
4000de46:	701a      	strb	r2, [r3, #0]
4000de48:	f898 2000 	ldrb.w	r2, [r8]
4000de4c:	b2cb      	uxtb	r3, r1
4000de4e:	5423      	strb	r3, [r4, r0]
4000de50:	2a01      	cmp	r2, #1
4000de52:	d81b      	bhi.n	4000de8c <ddr3TipVref+0x478>
4000de54:	f44f 72b1 	mov.w	r2, #354	; 0x162
4000de58:	e00f      	b.n	4000de7a <ddr3TipVref+0x466>
4000de5a:	4573      	cmp	r3, lr
4000de5c:	d114      	bne.n	4000de88 <ddr3TipVref+0x474>
4000de5e:	2102      	movs	r1, #2
4000de60:	7011      	strb	r1, [r2, #0]
4000de62:	4a33      	ldr	r2, [pc, #204]	; (4000df30 <ddr3TipVref+0x51c>)
4000de64:	f109 0901 	add.w	r9, r9, #1
4000de68:	7811      	ldrb	r1, [r2, #0]
4000de6a:	3101      	adds	r1, #1
4000de6c:	7011      	strb	r1, [r2, #0]
4000de6e:	f898 2000 	ldrb.w	r2, [r8]
4000de72:	2a01      	cmp	r2, #1
4000de74:	d80a      	bhi.n	4000de8c <ddr3TipVref+0x478>
4000de76:	f44f 72b4 	mov.w	r2, #360	; 0x168
4000de7a:	9200      	str	r2, [sp, #0]
4000de7c:	2100      	movs	r1, #0
4000de7e:	482d      	ldr	r0, [pc, #180]	; (4000df34 <ddr3TipVref+0x520>)
4000de80:	4622      	mov	r2, r4
4000de82:	f004 f8df 	bl	40012044 <mvPrintf>
4000de86:	e001      	b.n	4000de8c <ddr3TipVref+0x478>
4000de88:	f88c 1000 	strb.w	r1, [ip]
4000de8c:	4b27      	ldr	r3, [pc, #156]	; (4000df2c <ddr3TipVref+0x518>)
4000de8e:	2100      	movs	r1, #0
4000de90:	a816      	add	r0, sp, #88	; 0x58
4000de92:	f04f 0ca8 	mov.w	ip, #168	; 0xa8
4000de96:	460a      	mov	r2, r1
4000de98:	f8df b0a4 	ldr.w	fp, [pc, #164]	; 4000df40 <ddr3TipVref+0x52c>
4000de9c:	5ce5      	ldrb	r5, [r4, r3]
4000de9e:	4623      	mov	r3, r4
4000dea0:	9002      	str	r0, [sp, #8]
4000dea2:	9805      	ldr	r0, [sp, #20]
4000dea4:	e88d 1002 	stmia.w	sp, {r1, ip}
4000dea8:	f8cd c018 	str.w	ip, [sp, #24]
4000deac:	f7fa f986 	bl	400081bc <mvHwsDdr3TipBUSRead>
4000deb0:	f8dd c018 	ldr.w	ip, [sp, #24]
4000deb4:	4601      	mov	r1, r0
4000deb6:	f8cb 0000 	str.w	r0, [fp]
4000deba:	2800      	cmp	r0, #0
4000debc:	f040 80d4 	bne.w	4000e068 <ddr3TipVref+0x654>
4000dec0:	aa18      	add	r2, sp, #96	; 0x60
4000dec2:	eb02 0385 	add.w	r3, r2, r5, lsl #2
4000dec6:	460a      	mov	r2, r1
4000dec8:	f853 3c28 	ldr.w	r3, [r3, #-40]
4000decc:	9001      	str	r0, [sp, #4]
4000dece:	9805      	ldr	r0, [sp, #20]
4000ded0:	9308      	str	r3, [sp, #32]
4000ded2:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000ded4:	9d08      	ldr	r5, [sp, #32]
4000ded6:	f023 030f 	bic.w	r3, r3, #15
4000deda:	9400      	str	r4, [sp, #0]
4000dedc:	432b      	orrs	r3, r5
4000dede:	9303      	str	r3, [sp, #12]
4000dee0:	460b      	mov	r3, r1
4000dee2:	f8cd c008 	str.w	ip, [sp, #8]
4000dee6:	f7fa f9ef 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000deea:	4601      	mov	r1, r0
4000deec:	f8cb 0000 	str.w	r0, [fp]
4000def0:	2800      	cmp	r0, #0
4000def2:	f040 80b9 	bne.w	4000e068 <ddr3TipVref+0x654>
4000def6:	f898 3000 	ldrb.w	r3, [r8]
4000defa:	2b01      	cmp	r3, #1
4000defc:	f200 80e6 	bhi.w	4000e0cc <ddr3TipVref+0x6b8>
4000df00:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000df02:	f240 1273 	movw	r2, #371	; 0x173
4000df06:	f023 030f 	bic.w	r3, r3, #15
4000df0a:	9d08      	ldr	r5, [sp, #32]
4000df0c:	9200      	str	r2, [sp, #0]
4000df0e:	4622      	mov	r2, r4
4000df10:	480a      	ldr	r0, [pc, #40]	; (4000df3c <ddr3TipVref+0x528>)
4000df12:	432b      	orrs	r3, r5
4000df14:	e0d8      	b.n	4000e0c8 <ddr3TipVref+0x6b4>
4000df16:	bf00      	nop
4000df18:	400140b2 	strhmi	r4, [r1], -r2
4000df1c:	4002069e 	mulmi	r2, lr, r6
4000df20:	4002068e 	andmi	r0, r2, lr, lsl #13
4000df24:	400140d6 	ldrdmi	r4, [r1], -r6
4000df28:	40020698 	mulmi	r2, r8, r6
4000df2c:	40020688 	andmi	r0, r2, r8, lsl #13
4000df30:	40020679 	andmi	r0, r2, r9, ror r6
4000df34:	40014123 	andmi	r4, r1, r3, lsr #2
4000df38:	40020674 	andmi	r0, r2, r4, ror r6
4000df3c:	40014062 	andmi	r4, r1, r2, rrx
4000df40:	400206c0 	andmi	r0, r2, r0, asr #13
4000df44:	f81a 1004 	ldrb.w	r1, [sl, r4]
4000df48:	2900      	cmp	r1, #0
4000df4a:	d15b      	bne.n	4000e004 <ddr3TipVref+0x5f0>
4000df4c:	f8df b238 	ldr.w	fp, [pc, #568]	; 4000e188 <ddr3TipVref+0x774>
4000df50:	2201      	movs	r2, #1
4000df52:	8003      	strh	r3, [r0, #0]
4000df54:	a816      	add	r0, sp, #88	; 0x58
4000df56:	f80a 2004 	strb.w	r2, [sl, r4]
4000df5a:	eb04 050b 	add.w	r5, r4, fp
4000df5e:	f814 200b 	ldrb.w	r2, [r4, fp]
4000df62:	f8df e23c 	ldr.w	lr, [pc, #572]	; 4000e1a0 <ddr3TipVref+0x78c>
4000df66:	4b84      	ldr	r3, [pc, #528]	; (4000e178 <ddr3TipVref+0x764>)
4000df68:	f1a2 0c03 	sub.w	ip, r2, #3
4000df6c:	9508      	str	r5, [sp, #32]
4000df6e:	f804 c00e 	strb.w	ip, [r4, lr]
4000df72:	f04f 0ca8 	mov.w	ip, #168	; 0xa8
4000df76:	54e2      	strb	r2, [r4, r3]
4000df78:	3a01      	subs	r2, #1
4000df7a:	4623      	mov	r3, r4
4000df7c:	f804 200b 	strb.w	r2, [r4, fp]
4000df80:	9002      	str	r0, [sp, #8]
4000df82:	460a      	mov	r2, r1
4000df84:	9805      	ldr	r0, [sp, #20]
4000df86:	9100      	str	r1, [sp, #0]
4000df88:	f8cd c004 	str.w	ip, [sp, #4]
4000df8c:	f8cd c018 	str.w	ip, [sp, #24]
4000df90:	f7fa f914 	bl	400081bc <mvHwsDdr3TipBUSRead>
4000df94:	4d79      	ldr	r5, [pc, #484]	; (4000e17c <ddr3TipVref+0x768>)
4000df96:	f8dd c018 	ldr.w	ip, [sp, #24]
4000df9a:	4601      	mov	r1, r0
4000df9c:	6028      	str	r0, [r5, #0]
4000df9e:	b9b8      	cbnz	r0, 4000dfd0 <ddr3TipVref+0x5bc>
4000dfa0:	9400      	str	r4, [sp, #0]
4000dfa2:	aa18      	add	r2, sp, #96	; 0x60
4000dfa4:	9001      	str	r0, [sp, #4]
4000dfa6:	f8cd c008 	str.w	ip, [sp, #8]
4000dfaa:	f814 000b 	ldrb.w	r0, [r4, fp]
4000dfae:	eb02 0080 	add.w	r0, r2, r0, lsl #2
4000dfb2:	9a16      	ldr	r2, [sp, #88]	; 0x58
4000dfb4:	f850 3c28 	ldr.w	r3, [r0, #-40]
4000dfb8:	f022 020f 	bic.w	r2, r2, #15
4000dfbc:	9805      	ldr	r0, [sp, #20]
4000dfbe:	4313      	orrs	r3, r2
4000dfc0:	460a      	mov	r2, r1
4000dfc2:	9303      	str	r3, [sp, #12]
4000dfc4:	460b      	mov	r3, r1
4000dfc6:	f7fa f97f 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000dfca:	4601      	mov	r1, r0
4000dfcc:	6028      	str	r0, [r5, #0]
4000dfce:	b118      	cbz	r0, 4000dfd8 <ddr3TipVref+0x5c4>
4000dfd0:	f001 f948 	bl	4000f264 <gtBreakOnFail>
4000dfd4:	6828      	ldr	r0, [r5, #0]
4000dfd6:	e0cb      	b.n	4000e170 <ddr3TipVref+0x75c>
4000dfd8:	f898 3000 	ldrb.w	r3, [r8]
4000dfdc:	2b01      	cmp	r3, #1
4000dfde:	d875      	bhi.n	4000e0cc <ddr3TipVref+0x6b8>
4000dfe0:	9d08      	ldr	r5, [sp, #32]
4000dfe2:	a818      	add	r0, sp, #96	; 0x60
4000dfe4:	9a16      	ldr	r2, [sp, #88]	; 0x58
4000dfe6:	782b      	ldrb	r3, [r5, #0]
4000dfe8:	f022 0e0f 	bic.w	lr, r2, #15
4000dfec:	f240 1281 	movw	r2, #385	; 0x181
4000dff0:	eb00 0383 	add.w	r3, r0, r3, lsl #2
4000dff4:	4862      	ldr	r0, [pc, #392]	; (4000e180 <ddr3TipVref+0x76c>)
4000dff6:	f853 3c28 	ldr.w	r3, [r3, #-40]
4000dffa:	9200      	str	r2, [sp, #0]
4000dffc:	4622      	mov	r2, r4
4000dffe:	ea4e 0303 	orr.w	r3, lr, r3
4000e002:	e061      	b.n	4000e0c8 <ddr3TipVref+0x6b4>
4000e004:	2901      	cmp	r1, #1
4000e006:	d161      	bne.n	4000e0cc <ddr3TipVref+0x6b8>
4000e008:	2100      	movs	r1, #0
4000e00a:	aa16      	add	r2, sp, #88	; 0x58
4000e00c:	9805      	ldr	r0, [sp, #20]
4000e00e:	4623      	mov	r3, r4
4000e010:	9202      	str	r2, [sp, #8]
4000e012:	460a      	mov	r2, r1
4000e014:	f04f 0ca8 	mov.w	ip, #168	; 0xa8
4000e018:	e88d 1002 	stmia.w	sp, {r1, ip}
4000e01c:	f8cd c018 	str.w	ip, [sp, #24]
4000e020:	f7fa f8cc 	bl	400081bc <mvHwsDdr3TipBUSRead>
4000e024:	f8df b154 	ldr.w	fp, [pc, #340]	; 4000e17c <ddr3TipVref+0x768>
4000e028:	f8dd c018 	ldr.w	ip, [sp, #24]
4000e02c:	4601      	mov	r1, r0
4000e02e:	f8cb 0000 	str.w	r0, [fp]
4000e032:	b9c8      	cbnz	r0, 4000e068 <ddr3TipVref+0x654>
4000e034:	4b50      	ldr	r3, [pc, #320]	; (4000e178 <ddr3TipVref+0x764>)
4000e036:	9400      	str	r4, [sp, #0]
4000e038:	9001      	str	r0, [sp, #4]
4000e03a:	18e5      	adds	r5, r4, r3
4000e03c:	f8cd c008 	str.w	ip, [sp, #8]
4000e040:	5ce0      	ldrb	r0, [r4, r3]
4000e042:	ab18      	add	r3, sp, #96	; 0x60
4000e044:	9a16      	ldr	r2, [sp, #88]	; 0x58
4000e046:	eb03 0080 	add.w	r0, r3, r0, lsl #2
4000e04a:	f022 020f 	bic.w	r2, r2, #15
4000e04e:	f850 3c28 	ldr.w	r3, [r0, #-40]
4000e052:	9805      	ldr	r0, [sp, #20]
4000e054:	4313      	orrs	r3, r2
4000e056:	460a      	mov	r2, r1
4000e058:	9303      	str	r3, [sp, #12]
4000e05a:	460b      	mov	r3, r1
4000e05c:	f7fa f934 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000e060:	4601      	mov	r1, r0
4000e062:	f8cb 0000 	str.w	r0, [fp]
4000e066:	b120      	cbz	r0, 4000e072 <ddr3TipVref+0x65e>
4000e068:	f001 f8fc 	bl	4000f264 <gtBreakOnFail>
4000e06c:	f8db 0000 	ldr.w	r0, [fp]
4000e070:	e07e      	b.n	4000e170 <ddr3TipVref+0x75c>
4000e072:	f898 3000 	ldrb.w	r3, [r8]
4000e076:	2b01      	cmp	r3, #1
4000e078:	d811      	bhi.n	4000e09e <ddr3TipVref+0x68a>
4000e07a:	782b      	ldrb	r3, [r5, #0]
4000e07c:	ad18      	add	r5, sp, #96	; 0x60
4000e07e:	9a16      	ldr	r2, [sp, #88]	; 0x58
4000e080:	483f      	ldr	r0, [pc, #252]	; (4000e180 <ddr3TipVref+0x76c>)
4000e082:	eb05 0383 	add.w	r3, r5, r3, lsl #2
4000e086:	f022 0e0f 	bic.w	lr, r2, #15
4000e08a:	f240 1287 	movw	r2, #391	; 0x187
4000e08e:	f853 3c28 	ldr.w	r3, [r3, #-40]
4000e092:	9200      	str	r2, [sp, #0]
4000e094:	4622      	mov	r2, r4
4000e096:	ea4e 0303 	orr.w	r3, lr, r3
4000e09a:	f003 ffd3 	bl	40012044 <mvPrintf>
4000e09e:	2302      	movs	r3, #2
4000e0a0:	f804 300a 	strb.w	r3, [r4, sl]
4000e0a4:	4b37      	ldr	r3, [pc, #220]	; (4000e184 <ddr3TipVref+0x770>)
4000e0a6:	f109 0901 	add.w	r9, r9, #1
4000e0aa:	781a      	ldrb	r2, [r3, #0]
4000e0ac:	3201      	adds	r2, #1
4000e0ae:	701a      	strb	r2, [r3, #0]
4000e0b0:	f898 3000 	ldrb.w	r3, [r8]
4000e0b4:	2b01      	cmp	r3, #1
4000e0b6:	d809      	bhi.n	4000e0cc <ddr3TipVref+0x6b8>
4000e0b8:	4b33      	ldr	r3, [pc, #204]	; (4000e188 <ddr3TipVref+0x774>)
4000e0ba:	2100      	movs	r1, #0
4000e0bc:	4833      	ldr	r0, [pc, #204]	; (4000e18c <ddr3TipVref+0x778>)
4000e0be:	f44f 72c6 	mov.w	r2, #396	; 0x18c
4000e0c2:	5ce3      	ldrb	r3, [r4, r3]
4000e0c4:	9200      	str	r2, [sp, #0]
4000e0c6:	4622      	mov	r2, r4
4000e0c8:	f003 ffbc 	bl	40012044 <mvPrintf>
4000e0cc:	3401      	adds	r4, #1
4000e0ce:	3602      	adds	r6, #2
4000e0d0:	9d09      	ldr	r5, [sp, #36]	; 0x24
4000e0d2:	42ac      	cmp	r4, r5
4000e0d4:	f4ff adee 	bcc.w	4000dcb4 <ddr3TipVref+0x2a0>
4000e0d8:	9d05      	ldr	r5, [sp, #20]
4000e0da:	980a      	ldr	r0, [sp, #40]	; 0x28
4000e0dc:	2809      	cmp	r0, #9
4000e0de:	d803      	bhi.n	4000e0e8 <ddr3TipVref+0x6d4>
4000e0e0:	9909      	ldr	r1, [sp, #36]	; 0x24
4000e0e2:	4589      	cmp	r9, r1
4000e0e4:	f67f ad34 	bls.w	4000db50 <ddr3TipVref+0x13c>
4000e0e8:	4f29      	ldr	r7, [pc, #164]	; (4000e190 <ddr3TipVref+0x77c>)
4000e0ea:	683b      	ldr	r3, [r7, #0]
4000e0ec:	781b      	ldrb	r3, [r3, #0]
4000e0ee:	07d9      	lsls	r1, r3, #31
4000e0f0:	d534      	bpl.n	4000e15c <ddr3TipVref+0x748>
4000e0f2:	2400      	movs	r4, #0
4000e0f4:	f10d 0858 	add.w	r8, sp, #88	; 0x58
4000e0f8:	f8df 9080 	ldr.w	r9, [pc, #128]	; 4000e17c <ddr3TipVref+0x768>
4000e0fc:	f240 1b99 	movw	fp, #409	; 0x199
4000e100:	4626      	mov	r6, r4
4000e102:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 4000e1a4 <ddr3TipVref+0x790>
4000e106:	e026      	b.n	4000e156 <ddr3TipVref+0x742>
4000e108:	683b      	ldr	r3, [r7, #0]
4000e10a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000e10e:	fa43 f304 	asr.w	r3, r3, r4
4000e112:	07da      	lsls	r2, r3, #31
4000e114:	d51e      	bpl.n	4000e154 <ddr3TipVref+0x740>
4000e116:	2100      	movs	r1, #0
4000e118:	23a8      	movs	r3, #168	; 0xa8
4000e11a:	4628      	mov	r0, r5
4000e11c:	9301      	str	r3, [sp, #4]
4000e11e:	460a      	mov	r2, r1
4000e120:	4623      	mov	r3, r4
4000e122:	9600      	str	r6, [sp, #0]
4000e124:	f8cd 8008 	str.w	r8, [sp, #8]
4000e128:	f7fa f848 	bl	400081bc <mvHwsDdr3TipBUSRead>
4000e12c:	4601      	mov	r1, r0
4000e12e:	f8c9 0000 	str.w	r0, [r9]
4000e132:	b120      	cbz	r0, 4000e13e <ddr3TipVref+0x72a>
4000e134:	f001 f896 	bl	4000f264 <gtBreakOnFail>
4000e138:	4b10      	ldr	r3, [pc, #64]	; (4000e17c <ddr3TipVref+0x768>)
4000e13a:	6818      	ldr	r0, [r3, #0]
4000e13c:	e018      	b.n	4000e170 <ddr3TipVref+0x75c>
4000e13e:	f89a 3000 	ldrb.w	r3, [sl]
4000e142:	2b02      	cmp	r3, #2
4000e144:	d806      	bhi.n	4000e154 <ddr3TipVref+0x740>
4000e146:	4813      	ldr	r0, [pc, #76]	; (4000e194 <ddr3TipVref+0x780>)
4000e148:	4622      	mov	r2, r4
4000e14a:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000e14c:	f8cd b000 	str.w	fp, [sp]
4000e150:	f003 ff78 	bl	40012044 <mvPrintf>
4000e154:	3401      	adds	r4, #1
4000e156:	9a09      	ldr	r2, [sp, #36]	; 0x24
4000e158:	4294      	cmp	r4, r2
4000e15a:	d3d5      	bcc.n	4000e108 <ddr3TipVref+0x6f4>
4000e15c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
4000e15e:	2301      	movs	r3, #1
4000e160:	2000      	movs	r0, #0
4000e162:	706b      	strb	r3, [r5, #1]
4000e164:	4b0c      	ldr	r3, [pc, #48]	; (4000e198 <ddr3TipVref+0x784>)
4000e166:	9d0c      	ldr	r5, [sp, #48]	; 0x30
4000e168:	601d      	str	r5, [r3, #0]
4000e16a:	4b0c      	ldr	r3, [pc, #48]	; (4000e19c <ddr3TipVref+0x788>)
4000e16c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
4000e16e:	601d      	str	r5, [r3, #0]
4000e170:	b019      	add	sp, #100	; 0x64
4000e172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000e176:	bf00      	nop
4000e178:	40020674 	andmi	r0, r2, r4, ror r6
4000e17c:	400206c0 	andmi	r0, r2, r0, asr #13
4000e180:	40014062 	andmi	r4, r1, r2, rrx
4000e184:	40020679 	andmi	r0, r2, r9, ror r6
4000e188:	40020688 	andmi	r0, r2, r8, lsl #13
4000e18c:	40014123 	andmi	r4, r1, r3, lsr #2
4000e190:	40020428 	andmi	r0, r2, r8, lsr #8
4000e194:	40014157 	andmi	r4, r1, r7, asr r1
4000e198:	40016b2c 	andmi	r6, r1, ip, lsr #22
4000e19c:	40016b28 	andmi	r6, r1, r8, lsr #22
4000e1a0:	40020698 	mulmi	r2, r8, r6
4000e1a4:	4001615c 	andmi	r6, r1, ip, asr r1

Disassembly of section .text.ddr3TipCmdAddrInitDelay:

4000e1a8 <ddr3TipCmdAddrInitDelay>:
ddr3TipCmdAddrInitDelay():
4000e1a8:	4b20      	ldr	r3, [pc, #128]	; (4000e22c <ddr3TipCmdAddrInitDelay+0x84>)
4000e1aa:	b5f0      	push	{r4, r5, r6, r7, lr}
4000e1ac:	4604      	mov	r4, r0
4000e1ae:	681b      	ldr	r3, [r3, #0]
4000e1b0:	b085      	sub	sp, #20
4000e1b2:	460e      	mov	r6, r1
4000e1b4:	3301      	adds	r3, #1
4000e1b6:	d106      	bne.n	4000e1c6 <ddr3TipCmdAddrInitDelay+0x1e>
4000e1b8:	4b1d      	ldr	r3, [pc, #116]	; (4000e230 <ddr3TipCmdAddrInitDelay+0x88>)
4000e1ba:	781b      	ldrb	r3, [r3, #0]
4000e1bc:	2b03      	cmp	r3, #3
4000e1be:	d802      	bhi.n	4000e1c6 <ddr3TipCmdAddrInitDelay+0x1e>
4000e1c0:	481c      	ldr	r0, [pc, #112]	; (4000e234 <ddr3TipCmdAddrInitDelay+0x8c>)
4000e1c2:	f003 ff3f 	bl	40012044 <mvPrintf>
4000e1c6:	4b1c      	ldr	r3, [pc, #112]	; (4000e238 <ddr3TipCmdAddrInitDelay+0x90>)
4000e1c8:	681b      	ldr	r3, [r3, #0]
4000e1ca:	7818      	ldrb	r0, [r3, #0]
4000e1cc:	f010 0001 	ands.w	r0, r0, #1
4000e1d0:	d029      	beq.n	4000e226 <ddr3TipCmdAddrInitDelay+0x7e>
4000e1d2:	4b16      	ldr	r3, [pc, #88]	; (4000e22c <ddr3TipCmdAddrInitDelay+0x84>)
4000e1d4:	4631      	mov	r1, r6
4000e1d6:	6818      	ldr	r0, [r3, #0]
4000e1d8:	f7f5 ef68 	blx	400040ac <__aeabi_uidiv>
4000e1dc:	4b17      	ldr	r3, [pc, #92]	; (4000e23c <ddr3TipCmdAddrInitDelay+0x94>)
4000e1de:	4631      	mov	r1, r6
4000e1e0:	4607      	mov	r7, r0
4000e1e2:	6818      	ldr	r0, [r3, #0]
4000e1e4:	f7f5 ef62 	blx	400040ac <__aeabi_uidiv>
4000e1e8:	f007 033f 	and.w	r3, r7, #63	; 0x3f
4000e1ec:	0685      	lsls	r5, r0, #26
4000e1ee:	4602      	mov	r2, r0
4000e1f0:	eb03 4515 	add.w	r5, r3, r5, lsr #16
4000e1f4:	4b0e      	ldr	r3, [pc, #56]	; (4000e230 <ddr3TipCmdAddrInitDelay+0x88>)
4000e1f6:	781b      	ldrb	r3, [r3, #0]
4000e1f8:	2b01      	cmp	r3, #1
4000e1fa:	d804      	bhi.n	4000e206 <ddr3TipCmdAddrInitDelay+0x5e>
4000e1fc:	4810      	ldr	r0, [pc, #64]	; (4000e240 <ddr3TipCmdAddrInitDelay+0x98>)
4000e1fe:	4639      	mov	r1, r7
4000e200:	4633      	mov	r3, r6
4000e202:	f003 ff1f 	bl	40012044 <mvPrintf>
4000e206:	2100      	movs	r1, #0
4000e208:	2301      	movs	r3, #1
4000e20a:	4620      	mov	r0, r4
4000e20c:	e88d 000a 	stmia.w	sp, {r1, r3}
4000e210:	460a      	mov	r2, r1
4000e212:	9102      	str	r1, [sp, #8]
4000e214:	9503      	str	r5, [sp, #12]
4000e216:	f7fa f857 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000e21a:	4c0a      	ldr	r4, [pc, #40]	; (4000e244 <ddr3TipCmdAddrInitDelay+0x9c>)
4000e21c:	6020      	str	r0, [r4, #0]
4000e21e:	b110      	cbz	r0, 4000e226 <ddr3TipCmdAddrInitDelay+0x7e>
4000e220:	f001 f820 	bl	4000f264 <gtBreakOnFail>
4000e224:	6820      	ldr	r0, [r4, #0]
4000e226:	b005      	add	sp, #20
4000e228:	bdf0      	pop	{r4, r5, r6, r7, pc}
4000e22a:	bf00      	nop
4000e22c:	40016164 	andmi	r6, r1, r4, ror #2
4000e230:	4001615c 	andmi	r6, r1, ip, asr r1
4000e234:	4001418b 	andmi	r4, r1, fp, lsl #3
4000e238:	40020428 	andmi	r0, r2, r8, lsr #8
4000e23c:	40020684 	andmi	r0, r2, r4, lsl #13
4000e240:	400141bc 			; <UNDEFINED> instruction: 0x400141bc
4000e244:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.speedBinTable:

4000e248 <speedBinTable>:
speedBinTable():
4000e248:	290d      	cmp	r1, #13
4000e24a:	d808      	bhi.n	4000e25e <speedBinTable+0x16>
4000e24c:	e8df f001 	tbb	[pc, r1]
4000e250:	160b0909 	strne	r0, [fp], -r9, lsl #18
4000e254:	392e231a 	stmdbcc	lr!, {r1, r3, r4, r8, r9, sp}
4000e258:	51606048 	cmnpl	r0, r8, asr #32
4000e25c:	20005451 	andcs	r5, r0, r1, asr r4
4000e260:	4770      	bx	lr
4000e262:	4b34      	ldr	r3, [pc, #208]	; (4000e334 <speedBinTable+0xec>)
4000e264:	e00b      	b.n	4000e27e <speedBinTable+0x36>
4000e266:	2804      	cmp	r0, #4
4000e268:	d958      	bls.n	4000e31c <speedBinTable+0xd4>
4000e26a:	2808      	cmp	r0, #8
4000e26c:	d947      	bls.n	4000e2fe <speedBinTable+0xb6>
4000e26e:	280c      	cmp	r0, #12
4000e270:	d948      	bls.n	4000e304 <speedBinTable+0xbc>
4000e272:	f248 43d0 	movw	r3, #34000	; 0x84d0
4000e276:	f248 02e8 	movw	r2, #33000	; 0x80e8
4000e27a:	e02c      	b.n	4000e2d6 <speedBinTable+0x8e>
4000e27c:	4b2e      	ldr	r3, [pc, #184]	; (4000e338 <speedBinTable+0xf0>)
4000e27e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
4000e282:	4770      	bx	lr
4000e284:	2801      	cmp	r0, #1
4000e286:	d940      	bls.n	4000e30a <speedBinTable+0xc2>
4000e288:	2804      	cmp	r0, #4
4000e28a:	d941      	bls.n	4000e310 <speedBinTable+0xc8>
4000e28c:	f241 7370 	movw	r3, #6000	; 0x1770
4000e290:	f241 3288 	movw	r2, #5000	; 0x1388
4000e294:	e005      	b.n	4000e2a2 <speedBinTable+0x5a>
4000e296:	2804      	cmp	r0, #4
4000e298:	d937      	bls.n	4000e30a <speedBinTable+0xc2>
4000e29a:	f641 534c 	movw	r3, #7500	; 0x1d4c
4000e29e:	f241 7270 	movw	r2, #6000	; 0x1770
4000e2a2:	280c      	cmp	r0, #12
4000e2a4:	bf8c      	ite	hi
4000e2a6:	4610      	movhi	r0, r2
4000e2a8:	4618      	movls	r0, r3
4000e2aa:	4770      	bx	lr
4000e2ac:	2801      	cmp	r0, #1
4000e2ae:	d92f      	bls.n	4000e310 <speedBinTable+0xc8>
4000e2b0:	f241 53f9 	movw	r3, #5625	; 0x15f9
4000e2b4:	f241 3288 	movw	r2, #5000	; 0x1388
4000e2b8:	2808      	cmp	r0, #8
4000e2ba:	bf8c      	ite	hi
4000e2bc:	4610      	movhi	r0, r2
4000e2be:	4618      	movls	r0, r3
4000e2c0:	4770      	bx	lr
4000e2c2:	2801      	cmp	r0, #1
4000e2c4:	d927      	bls.n	4000e316 <speedBinTable+0xce>
4000e2c6:	2804      	cmp	r0, #4
4000e2c8:	d928      	bls.n	4000e31c <speedBinTable+0xd4>
4000e2ca:	280c      	cmp	r0, #12
4000e2cc:	d929      	bls.n	4000e322 <speedBinTable+0xda>
4000e2ce:	f646 1378 	movw	r3, #27000	; 0x6978
4000e2d2:	f246 12a8 	movw	r2, #25000	; 0x61a8
4000e2d6:	2810      	cmp	r0, #16
4000e2d8:	bf8c      	ite	hi
4000e2da:	4610      	movhi	r0, r2
4000e2dc:	4618      	movls	r0, r3
4000e2de:	4770      	bx	lr
4000e2e0:	2804      	cmp	r0, #4
4000e2e2:	d921      	bls.n	4000e328 <speedBinTable+0xe0>
4000e2e4:	2808      	cmp	r0, #8
4000e2e6:	d922      	bls.n	4000e32e <speedBinTable+0xe6>
4000e2e8:	f649 4340 	movw	r3, #40000	; 0x9c40
4000e2ec:	f648 02b8 	movw	r2, #35000	; 0x88b8
4000e2f0:	e7d7      	b.n	4000e2a2 <speedBinTable+0x5a>
4000e2f2:	f643 2098 	movw	r0, #15000	; 0x3a98
4000e2f6:	4770      	bx	lr
4000e2f8:	f645 50c0 	movw	r0, #24000	; 0x5dc0
4000e2fc:	4770      	bx	lr
4000e2fe:	f648 40a0 	movw	r0, #36000	; 0x8ca0
4000e302:	4770      	bx	lr
4000e304:	f648 00b8 	movw	r0, #35000	; 0x88b8
4000e308:	4770      	bx	lr
4000e30a:	f242 7010 	movw	r0, #10000	; 0x2710
4000e30e:	4770      	bx	lr
4000e310:	f641 504c 	movw	r0, #7500	; 0x1d4c
4000e314:	4770      	bx	lr
4000e316:	f649 4040 	movw	r0, #40000	; 0x9c40
4000e31a:	4770      	bx	lr
4000e31c:	f249 207c 	movw	r0, #37500	; 0x927c
4000e320:	4770      	bx	lr
4000e322:	f247 5030 	movw	r0, #30000	; 0x7530
4000e326:	4770      	bx	lr
4000e328:	f24c 3050 	movw	r0, #50000	; 0xc350
4000e32c:	4770      	bx	lr
4000e32e:	f64a 70c8 	movw	r0, #45000	; 0xafc8
4000e332:	4770      	bx	lr
4000e334:	40016860 	andmi	r6, r1, r0, ror #16
4000e338:	400167fc 	strdmi	r6, [r1], -ip

Disassembly of section .text.patternTableGetWord:

4000e33c <patternTableGetWord>:
patternTableGetWord():
4000e33c:	4b96      	ldr	r3, [pc, #600]	; (4000e598 <patternTableGetWord+0x25c>)
4000e33e:	b570      	push	{r4, r5, r6, lr}
4000e340:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
4000e344:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000e348:	0758      	lsls	r0, r3, #29
4000e34a:	f140 80a5 	bpl.w	4000e498 <patternTableGetWord+0x15c>
4000e34e:	2924      	cmp	r1, #36	; 0x24
4000e350:	f200 8175 	bhi.w	4000e63e <patternTableGetWord+0x302>
4000e354:	e8df f001 	tbb	[pc, r1]
4000e358:	5a231313 	bpl	408d2fac <hwsDeviceSpecUnitInfo+0x8b26c0>
4000e35c:	3c31542b 	ldccc	4, cr5, [r1], #-172	; 0xffffff54
4000e360:	3c3c3c3c 	ldccc	12, cr3, [ip], #-240	; 0xffffff10
4000e364:	633c3c3c 	teqvs	ip, #60, 24	; 0x3c00
4000e368:	61616161 	cmnvs	r1, r1, ror #2
4000e36c:	6d6d6d6d 	stclvs	13, cr6, [sp, #-436]!	; 0xfffffe4c
4000e370:	6d6d6d6d 	stclvs	13, cr6, [sp, #-436]!	; 0xfffffe4c
4000e374:	77777777 			; <UNDEFINED> instruction: 0x77777777
4000e378:	77777777 			; <UNDEFINED> instruction: 0x77777777
4000e37c:	2a000086 	bcs	4000e59c <patternTableGetWord+0x260>
4000e380:	f000 815f 	beq.w	4000e642 <patternTableGetWord+0x306>
4000e384:	2a02      	cmp	r2, #2
4000e386:	f000 815c 	beq.w	4000e642 <patternTableGetWord+0x306>
4000e38a:	2a05      	cmp	r2, #5
4000e38c:	f000 8159 	beq.w	4000e642 <patternTableGetWord+0x306>
4000e390:	2a07      	cmp	r2, #7
4000e392:	bf14      	ite	ne
4000e394:	f04f 32aa 	movne.w	r2, #2863311530	; 0xaaaaaaaa
4000e398:	f04f 3255 	moveq.w	r2, #1431655765	; 0x55555555
4000e39c:	e159      	b.n	4000e652 <patternTableGetWord+0x316>
4000e39e:	f012 0f01 	tst.w	r2, #1
4000e3a2:	bf0c      	ite	eq
4000e3a4:	f04f 3255 	moveq.w	r2, #1431655765	; 0x55555555
4000e3a8:	f04f 32aa 	movne.w	r2, #2863311530	; 0xaaaaaaaa
4000e3ac:	e151      	b.n	4000e652 <patternTableGetWord+0x316>
4000e3ae:	2a05      	cmp	r2, #5
4000e3b0:	bf8c      	ite	hi
4000e3b2:	f04f 3280 	movhi.w	r2, #2155905152	; 0x80808080
4000e3b6:	2200      	movls	r2, #0
4000e3b8:	e14b      	b.n	4000e652 <patternTableGetWord+0x316>
4000e3ba:	4610      	mov	r0, r2
4000e3bc:	2103      	movs	r1, #3
4000e3be:	f7f5 ee76 	blx	400040ac <__aeabi_uidiv>
4000e3c2:	23ff      	movs	r3, #255	; 0xff
4000e3c4:	b2c0      	uxtb	r0, r0
4000e3c6:	fa03 f300 	lsl.w	r3, r3, r0
4000e3ca:	f3c3 2307 	ubfx	r3, r3, #8, #8
4000e3ce:	e012      	b.n	4000e3f6 <patternTableGetWord+0xba>
4000e3d0:	3907      	subs	r1, #7
4000e3d2:	2000      	movs	r0, #0
4000e3d4:	4c71      	ldr	r4, [pc, #452]	; (4000e59c <patternTableGetWord+0x260>)
4000e3d6:	0052      	lsls	r2, r2, #1
4000e3d8:	b2c9      	uxtb	r1, r1
4000e3da:	4603      	mov	r3, r0
4000e3dc:	b2c5      	uxtb	r5, r0
4000e3de:	428d      	cmp	r5, r1
4000e3e0:	bf0c      	ite	eq
4000e3e2:	4615      	moveq	r5, r2
4000e3e4:	1c55      	addne	r5, r2, #1
4000e3e6:	5d65      	ldrb	r5, [r4, r5]
4000e3e8:	fa05 f500 	lsl.w	r5, r5, r0
4000e3ec:	3001      	adds	r0, #1
4000e3ee:	432b      	orrs	r3, r5
4000e3f0:	2808      	cmp	r0, #8
4000e3f2:	b2db      	uxtb	r3, r3
4000e3f4:	d1f2      	bne.n	4000e3dc <patternTableGetWord+0xa0>
4000e3f6:	041a      	lsls	r2, r3, #16
4000e3f8:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
4000e3fc:	431a      	orrs	r2, r3
4000e3fe:	e0f4      	b.n	4000e5ea <patternTableGetWord+0x2ae>
4000e400:	2a05      	cmp	r2, #5
4000e402:	bf8c      	ite	hi
4000e404:	f04f 3201 	movhi.w	r2, #16843009	; 0x1010101
4000e408:	2200      	movls	r2, #0
4000e40a:	e122      	b.n	4000e652 <patternTableGetWord+0x316>
4000e40c:	3a02      	subs	r2, #2
4000e40e:	2a03      	cmp	r2, #3
4000e410:	bf94      	ite	ls
4000e412:	f04f 3220 	movls.w	r2, #538976288	; 0x20202020
4000e416:	2200      	movhi	r2, #0
4000e418:	e11b      	b.n	4000e652 <patternTableGetWord+0x316>
4000e41a:	390f      	subs	r1, #15
4000e41c:	e0aa      	b.n	4000e574 <patternTableGetWord+0x238>
4000e41e:	4960      	ldr	r1, [pc, #384]	; (4000e5a0 <patternTableGetWord+0x264>)
4000e420:	08d3      	lsrs	r3, r2, #3
4000e422:	f002 0207 	and.w	r2, r2, #7
4000e426:	5ccb      	ldrb	r3, [r1, r3]
4000e428:	fa43 f202 	asr.w	r2, r3, r2
4000e42c:	f012 0201 	ands.w	r2, r2, #1
4000e430:	e0a6      	b.n	4000e580 <patternTableGetWord+0x244>
4000e432:	3914      	subs	r1, #20
4000e434:	2301      	movs	r3, #1
4000e436:	b2c9      	uxtb	r1, r1
4000e438:	fa03 f101 	lsl.w	r1, r3, r1
4000e43c:	07d3      	lsls	r3, r2, #31
4000e43e:	b2c9      	uxtb	r1, r1
4000e440:	d50b      	bpl.n	4000e45a <patternTableGetWord+0x11e>
4000e442:	43c9      	mvns	r1, r1
4000e444:	e006      	b.n	4000e454 <patternTableGetWord+0x118>
4000e446:	07d0      	lsls	r0, r2, #31
4000e448:	d406      	bmi.n	4000e458 <patternTableGetWord+0x11c>
4000e44a:	391c      	subs	r1, #28
4000e44c:	2201      	movs	r2, #1
4000e44e:	b2c9      	uxtb	r1, r1
4000e450:	fa02 f101 	lsl.w	r1, r2, r1
4000e454:	b2c9      	uxtb	r1, r1
4000e456:	e000      	b.n	4000e45a <patternTableGetWord+0x11e>
4000e458:	2100      	movs	r1, #0
4000e45a:	040a      	lsls	r2, r1, #16
4000e45c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
4000e460:	430a      	orrs	r2, r1
4000e462:	e0ce      	b.n	4000e602 <patternTableGetWord+0x2c6>
4000e464:	f002 031f 	and.w	r3, r2, #31
4000e468:	f002 0207 	and.w	r2, r2, #7
4000e46c:	2b0f      	cmp	r3, #15
4000e46e:	d90a      	bls.n	4000e486 <patternTableGetWord+0x14a>
4000e470:	2a07      	cmp	r2, #7
4000e472:	d005      	beq.n	4000e480 <patternTableGetWord+0x144>
4000e474:	f1a2 0105 	sub.w	r1, r2, #5
4000e478:	424a      	negs	r2, r1
4000e47a:	eb42 0201 	adc.w	r2, r2, r1
4000e47e:	b13a      	cbz	r2, 4000e490 <patternTableGetWord+0x154>
4000e480:	f04f 32ff 	mov.w	r2, #4294967295
4000e484:	e004      	b.n	4000e490 <patternTableGetWord+0x154>
4000e486:	2a06      	cmp	r2, #6
4000e488:	bf0c      	ite	eq
4000e48a:	f04f 32ff 	moveq.w	r2, #4294967295
4000e48e:	2200      	movne	r2, #0
4000e490:	f003 030f 	and.w	r3, r3, #15
4000e494:	2b07      	cmp	r3, #7
4000e496:	e0cf      	b.n	4000e638 <patternTableGetWord+0x2fc>
4000e498:	2924      	cmp	r1, #36	; 0x24
4000e49a:	f200 80d0 	bhi.w	4000e63e <patternTableGetWord+0x302>
4000e49e:	e8df f011 	tbh	[pc, r1, lsl #1]
4000e4a2:	00250025 	eoreq	r0, r5, r5, lsr #32
4000e4a6:	00600025 	rsbeq	r0, r0, r5, lsr #32
4000e4aa:	005a0027 	subseq	r0, sl, r7, lsr #32
4000e4ae:	002d00d3 	ldrdeq	r0, [sp], -r3	; <UNPREDICTABLE>
4000e4b2:	002d002d 	eoreq	r0, sp, sp, lsr #32
4000e4b6:	002d002d 	eoreq	r0, sp, sp, lsr #32
4000e4ba:	002d002d 	eoreq	r0, sp, sp, lsr #32
4000e4be:	0073002d 	rsbseq	r0, r3, sp, lsr #32
4000e4c2:	006800d3 	ldrdeq	r0, [r8], #-3	; <UNPREDICTABLE>
4000e4c6:	00680068 	rsbeq	r0, r8, r8, rrx
4000e4ca:	00950095 	umullseq	r0, r5, r5, r0
4000e4ce:	00950095 	umullseq	r0, r5, r5, r0
4000e4d2:	00950095 	umullseq	r0, r5, r5, r0
4000e4d6:	00950095 	umullseq	r0, r5, r5, r0
4000e4da:	00a700a7 	adceq	r0, r7, r7, lsr #1
4000e4de:	00a700a7 	adceq	r0, r7, r7, lsr #1
4000e4e2:	00a700a7 	adceq	r0, r7, r7, lsr #1
4000e4e6:	00a700a7 	adceq	r0, r7, r7, lsr #1
4000e4ea:	4a2d00b6 	bmi	40b4e7ca <hwsDeviceSpecUnitInfo+0xb2dede>
4000e4ee:	e0b0      	b.n	4000e652 <patternTableGetWord+0x316>
4000e4f0:	2a02      	cmp	r2, #2
4000e4f2:	bf8c      	ite	hi
4000e4f4:	f04f 3280 	movhi.w	r2, #2155905152	; 0x80808080
4000e4f8:	2200      	movls	r2, #0
4000e4fa:	e0aa      	b.n	4000e652 <patternTableGetWord+0x316>
4000e4fc:	3907      	subs	r1, #7
4000e4fe:	2300      	movs	r3, #0
4000e500:	4826      	ldr	r0, [pc, #152]	; (4000e59c <patternTableGetWord+0x260>)
4000e502:	0055      	lsls	r5, r2, #1
4000e504:	b2c9      	uxtb	r1, r1
4000e506:	0092      	lsls	r2, r2, #2
4000e508:	461c      	mov	r4, r3
4000e50a:	b2de      	uxtb	r6, r3
4000e50c:	428e      	cmp	r6, r1
4000e50e:	bf0c      	ite	eq
4000e510:	4616      	moveq	r6, r2
4000e512:	1c56      	addne	r6, r2, #1
4000e514:	5d86      	ldrb	r6, [r0, r6]
4000e516:	fa06 f603 	lsl.w	r6, r6, r3
4000e51a:	3301      	adds	r3, #1
4000e51c:	4334      	orrs	r4, r6
4000e51e:	2b08      	cmp	r3, #8
4000e520:	b2e4      	uxtb	r4, r4
4000e522:	d1f2      	bne.n	4000e50a <patternTableGetWord+0x1ce>
4000e524:	3501      	adds	r5, #1
4000e526:	2300      	movs	r3, #0
4000e528:	4e1c      	ldr	r6, [pc, #112]	; (4000e59c <patternTableGetWord+0x260>)
4000e52a:	006d      	lsls	r5, r5, #1
4000e52c:	4618      	mov	r0, r3
4000e52e:	b2da      	uxtb	r2, r3
4000e530:	428a      	cmp	r2, r1
4000e532:	bf0c      	ite	eq
4000e534:	462a      	moveq	r2, r5
4000e536:	1c6a      	addne	r2, r5, #1
4000e538:	5cb2      	ldrb	r2, [r6, r2]
4000e53a:	fa02 f203 	lsl.w	r2, r2, r3
4000e53e:	3301      	adds	r3, #1
4000e540:	4310      	orrs	r0, r2
4000e542:	2b08      	cmp	r3, #8
4000e544:	b2c0      	uxtb	r0, r0
4000e546:	d1f2      	bne.n	4000e52e <patternTableGetWord+0x1f2>
4000e548:	ea44 2404 	orr.w	r4, r4, r4, lsl #8
4000e54c:	ea44 4200 	orr.w	r2, r4, r0, lsl #16
4000e550:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
4000e554:	e07d      	b.n	4000e652 <patternTableGetWord+0x316>
4000e556:	2a02      	cmp	r2, #2
4000e558:	bf8c      	ite	hi
4000e55a:	f04f 3201 	movhi.w	r2, #16843009	; 0x1010101
4000e55e:	2200      	movls	r2, #0
4000e560:	e077      	b.n	4000e652 <patternTableGetWord+0x316>
4000e562:	2a00      	cmp	r2, #0
4000e564:	d075      	beq.n	4000e652 <patternTableGetWord+0x316>
4000e566:	2a03      	cmp	r2, #3
4000e568:	bf14      	ite	ne
4000e56a:	f04f 32ff 	movne.w	r2, #4294967295
4000e56e:	2200      	moveq	r2, #0
4000e570:	e06f      	b.n	4000e652 <patternTableGetWord+0x316>
4000e572:	3910      	subs	r1, #16
4000e574:	4610      	mov	r0, r2
4000e576:	b2c9      	uxtb	r1, r1
4000e578:	f7f5 ed98 	blx	400040ac <__aeabi_uidiv>
4000e57c:	f010 0201 	ands.w	r2, r0, #1
4000e580:	bf18      	it	ne
4000e582:	f04f 32ff 	movne.w	r2, #4294967295
4000e586:	e064      	b.n	4000e652 <patternTableGetWord+0x316>
4000e588:	4b04      	ldr	r3, [pc, #16]	; (4000e59c <patternTableGetWord+0x260>)
4000e58a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
4000e58e:	7893      	ldrb	r3, [r2, #2]
4000e590:	b953      	cbnz	r3, 4000e5a8 <patternTableGetWord+0x26c>
4000e592:	78d2      	ldrb	r2, [r2, #3]
4000e594:	b992      	cbnz	r2, 4000e5bc <patternTableGetWord+0x280>
4000e596:	e05c      	b.n	4000e652 <patternTableGetWord+0x316>
4000e598:	400207fc 	strdmi	r0, [r2], -ip
4000e59c:	400151a1 	andmi	r5, r1, r1, lsr #3
4000e5a0:	40015221 	andmi	r5, r1, r1, lsr #4
4000e5a4:	5555aaaa 	ldrbpl	sl, [r5, #-2730]	; 0xaaa
4000e5a8:	2b01      	cmp	r3, #1
4000e5aa:	d150      	bne.n	4000e64e <patternTableGetWord+0x312>
4000e5ac:	78d2      	ldrb	r2, [r2, #3]
4000e5ae:	4b2a      	ldr	r3, [pc, #168]	; (4000e658 <patternTableGetWord+0x31c>)
4000e5b0:	2a00      	cmp	r2, #0
4000e5b2:	bf0c      	ite	eq
4000e5b4:	461a      	moveq	r2, r3
4000e5b6:	f04f 32ff 	movne.w	r2, #4294967295
4000e5ba:	e04a      	b.n	4000e652 <patternTableGetWord+0x316>
4000e5bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
4000e5c0:	2a01      	cmp	r2, #1
4000e5c2:	bf0c      	ite	eq
4000e5c4:	461a      	moveq	r2, r3
4000e5c6:	f04f 32ff 	movne.w	r2, #4294967295
4000e5ca:	e042      	b.n	4000e652 <patternTableGetWord+0x316>
4000e5cc:	3914      	subs	r1, #20
4000e5ce:	2301      	movs	r3, #1
4000e5d0:	07d2      	lsls	r2, r2, #31
4000e5d2:	b2c9      	uxtb	r1, r1
4000e5d4:	fa03 f101 	lsl.w	r1, r3, r1
4000e5d8:	b2c9      	uxtb	r1, r1
4000e5da:	d501      	bpl.n	4000e5e0 <patternTableGetWord+0x2a4>
4000e5dc:	43c9      	mvns	r1, r1
4000e5de:	b2c9      	uxtb	r1, r1
4000e5e0:	43cb      	mvns	r3, r1
4000e5e2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
4000e5e6:	ea41 4203 	orr.w	r2, r1, r3, lsl #16
4000e5ea:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
4000e5ee:	e030      	b.n	4000e652 <patternTableGetWord+0x316>
4000e5f0:	391c      	subs	r1, #28
4000e5f2:	2301      	movs	r3, #1
4000e5f4:	b2c9      	uxtb	r1, r1
4000e5f6:	fa03 f101 	lsl.w	r1, r3, r1
4000e5fa:	07d3      	lsls	r3, r2, #31
4000e5fc:	b2c9      	uxtb	r1, r1
4000e5fe:	d403      	bmi.n	4000e608 <patternTableGetWord+0x2cc>
4000e600:	040a      	lsls	r2, r1, #16
4000e602:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
4000e606:	e024      	b.n	4000e652 <patternTableGetWord+0x316>
4000e608:	ea41 2201 	orr.w	r2, r1, r1, lsl #8
4000e60c:	e021      	b.n	4000e652 <patternTableGetWord+0x316>
4000e60e:	f002 030f 	and.w	r3, r2, #15
4000e612:	f002 0203 	and.w	r2, r2, #3
4000e616:	2b07      	cmp	r3, #7
4000e618:	d906      	bls.n	4000e628 <patternTableGetWord+0x2ec>
4000e61a:	f64f 71ff 	movw	r1, #65535	; 0xffff
4000e61e:	2a01      	cmp	r2, #1
4000e620:	bf8c      	ite	hi
4000e622:	460a      	movhi	r2, r1
4000e624:	2200      	movls	r2, #0
4000e626:	e004      	b.n	4000e632 <patternTableGetWord+0x2f6>
4000e628:	490b      	ldr	r1, [pc, #44]	; (4000e658 <patternTableGetWord+0x31c>)
4000e62a:	2a03      	cmp	r2, #3
4000e62c:	bf0c      	ite	eq
4000e62e:	460a      	moveq	r2, r1
4000e630:	2200      	movne	r2, #0
4000e632:	f003 0307 	and.w	r3, r3, #7
4000e636:	2b03      	cmp	r3, #3
4000e638:	d90b      	bls.n	4000e652 <patternTableGetWord+0x316>
4000e63a:	43d2      	mvns	r2, r2
4000e63c:	e009      	b.n	4000e652 <patternTableGetWord+0x316>
4000e63e:	2200      	movs	r2, #0
4000e640:	e007      	b.n	4000e652 <patternTableGetWord+0x316>
4000e642:	f04f 3255 	mov.w	r2, #1431655765	; 0x55555555
4000e646:	e004      	b.n	4000e652 <patternTableGetWord+0x316>
4000e648:	f64f 72ff 	movw	r2, #65535	; 0xffff
4000e64c:	e001      	b.n	4000e652 <patternTableGetWord+0x316>
4000e64e:	f04f 32ff 	mov.w	r2, #4294967295
4000e652:	4610      	mov	r0, r2
4000e654:	bd70      	pop	{r4, r5, r6, pc}
4000e656:	bf00      	nop
4000e658:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000

Disassembly of section .text.ddr3TipGetTopologyMap:

4000e65c <ddr3TipGetTopologyMap>:
ddr3TipGetTopologyMap():
4000e65c:	4b01      	ldr	r3, [pc, #4]	; (4000e664 <ddr3TipGetTopologyMap+0x8>)
4000e65e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
4000e662:	4770      	bx	lr
4000e664:	400207fc 	strdmi	r0, [r2], -ip

Disassembly of section .text.ddr3TipSetTopologyMap:

4000e668 <ddr3TipSetTopologyMap>:
ddr3TipSetTopologyMap():
4000e668:	4b01      	ldr	r3, [pc, #4]	; (4000e670 <ddr3TipSetTopologyMap+0x8>)
4000e66a:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
4000e66e:	4770      	bx	lr
4000e670:	400207fc 	strdmi	r0, [r2], -ip

Disassembly of section .text.ddr3TipDevAttrInit:

4000e674 <ddr3TipDevAttrInit>:
ddr3TipDevAttrInit():
4000e674:	4a07      	ldr	r2, [pc, #28]	; (4000e694 <ddr3TipDevAttrInit+0x20>)
4000e676:	210d      	movs	r1, #13
4000e678:	2300      	movs	r3, #0
4000e67a:	fb01 2100 	mla	r1, r1, r0, r2
4000e67e:	22ff      	movs	r2, #255	; 0xff
4000e680:	54ca      	strb	r2, [r1, r3]
4000e682:	3301      	adds	r3, #1
4000e684:	2b0d      	cmp	r3, #13
4000e686:	d1fb      	bne.n	4000e680 <ddr3TipDevAttrInit+0xc>
4000e688:	4b03      	ldr	r3, [pc, #12]	; (4000e698 <ddr3TipDevAttrInit+0x24>)
4000e68a:	2201      	movs	r2, #1
4000e68c:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
4000e690:	4770      	bx	lr
4000e692:	bf00      	nop
4000e694:	400206a8 	andmi	r0, r2, r8, lsr #13
4000e698:	400207f8 	strdmi	r0, [r2], -r8

Disassembly of section .text.ddr3TipDevAttrGet:

4000e69c <ddr3TipDevAttrGet>:
ddr3TipDevAttrGet():
4000e69c:	b538      	push	{r3, r4, r5, lr}
4000e69e:	4604      	mov	r4, r0
4000e6a0:	4b06      	ldr	r3, [pc, #24]	; (4000e6bc <ddr3TipDevAttrGet+0x20>)
4000e6a2:	460d      	mov	r5, r1
4000e6a4:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
4000e6a8:	b90b      	cbnz	r3, 4000e6ae <ddr3TipDevAttrGet+0x12>
4000e6aa:	f7ff ffe3 	bl	4000e674 <ddr3TipDevAttrInit>
4000e6ae:	230d      	movs	r3, #13
4000e6b0:	fb03 5404 	mla	r4, r3, r4, r5
4000e6b4:	4b02      	ldr	r3, [pc, #8]	; (4000e6c0 <ddr3TipDevAttrGet+0x24>)
4000e6b6:	5d18      	ldrb	r0, [r3, r4]
4000e6b8:	bd38      	pop	{r3, r4, r5, pc}
4000e6ba:	bf00      	nop
4000e6bc:	400207f8 	strdmi	r0, [r2], -r8
4000e6c0:	400206a8 	andmi	r0, r2, r8, lsr #13

Disassembly of section .text.ddr3TipDevAttrSet:

4000e6c4 <ddr3TipDevAttrSet>:
ddr3TipDevAttrSet():
4000e6c4:	4b07      	ldr	r3, [pc, #28]	; (4000e6e4 <ddr3TipDevAttrSet+0x20>)
4000e6c6:	b570      	push	{r4, r5, r6, lr}
4000e6c8:	4604      	mov	r4, r0
4000e6ca:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
4000e6ce:	460d      	mov	r5, r1
4000e6d0:	4616      	mov	r6, r2
4000e6d2:	b90b      	cbnz	r3, 4000e6d8 <ddr3TipDevAttrSet+0x14>
4000e6d4:	f7ff ffce 	bl	4000e674 <ddr3TipDevAttrInit>
4000e6d8:	230d      	movs	r3, #13
4000e6da:	fb03 5404 	mla	r4, r3, r4, r5
4000e6de:	4b02      	ldr	r3, [pc, #8]	; (4000e6e8 <ddr3TipDevAttrSet+0x24>)
4000e6e0:	551e      	strb	r6, [r3, r4]
4000e6e2:	bd70      	pop	{r4, r5, r6, pc}
4000e6e4:	400207f8 	strdmi	r0, [r2], -r8
4000e6e8:	400206a8 	andmi	r0, r2, r8, lsr #13

Disassembly of section .text.ddr3TipAc3SelectDdrController:

4000e6ec <ddr3TipAc3SelectDdrController>:
ddr3TipAc3SelectDdrController():
4000e6ec:	4a05      	ldr	r2, [pc, #20]	; (4000e704 <ddr3TipAc3SelectDdrController+0x18>)
4000e6ee:	6813      	ldr	r3, [r2, #0]
4000e6f0:	b111      	cbz	r1, 4000e6f8 <ddr3TipAc3SelectDdrController+0xc>
4000e6f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
4000e6f6:	e001      	b.n	4000e6fc <ddr3TipAc3SelectDdrController+0x10>
4000e6f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
4000e6fc:	6013      	str	r3, [r2, #0]
4000e6fe:	2000      	movs	r0, #0
4000e700:	4770      	bx	lr
4000e702:	bf00      	nop
4000e704:	d00016d8 	ldrdle	r1, [r0], -r8

Disassembly of section .text.ddr3TipClockMode:

4000e708 <ddr3TipClockMode>:
ddr3TipClockMode():
4000e708:	2800      	cmp	r0, #0
4000e70a:	bf14      	ite	ne
4000e70c:	2002      	movne	r0, #2
4000e70e:	2001      	moveq	r0, #1
4000e710:	4770      	bx	lr

Disassembly of section .text.ddr3TipAC3GetDeviceInfo:

4000e714 <ddr3TipAC3GetDeviceInfo>:
ddr3TipAC3GetDeviceInfo():
4000e714:	f44f 4374 	mov.w	r3, #62464	; 0xf400
4000e718:	600b      	str	r3, [r1, #0]
4000e71a:	4b02      	ldr	r3, [pc, #8]	; (4000e724 <ddr3TipAC3GetDeviceInfo+0x10>)
4000e71c:	2000      	movs	r0, #0
4000e71e:	681b      	ldr	r3, [r3, #0]
4000e720:	604b      	str	r3, [r1, #4]
4000e722:	4770      	bx	lr
4000e724:	40016164 	andmi	r6, r1, r4, ror #2

Disassembly of section .text.ddr3TipAc3GetFreqConfig:

4000e728 <ddr3TipAc3GetFreqConfig>:
ddr3TipAc3GetFreqConfig():
4000e728:	4b08      	ldr	r3, [pc, #32]	; (4000e74c <ddr3TipAc3GetFreqConfig+0x24>)
4000e72a:	5c5b      	ldrb	r3, [r3, r1]
4000e72c:	2bff      	cmp	r3, #255	; 0xff
4000e72e:	d008      	beq.n	4000e742 <ddr3TipAc3GetFreqConfig+0x1a>
4000e730:	b14a      	cbz	r2, 4000e746 <ddr3TipAc3GetFreqConfig+0x1e>
4000e732:	7053      	strb	r3, [r2, #1]
4000e734:	2000      	movs	r0, #0
4000e736:	4b06      	ldr	r3, [pc, #24]	; (4000e750 <ddr3TipAc3GetFreqConfig+0x28>)
4000e738:	5c5b      	ldrb	r3, [r3, r1]
4000e73a:	7093      	strb	r3, [r2, #2]
4000e73c:	2301      	movs	r3, #1
4000e73e:	7013      	strb	r3, [r2, #0]
4000e740:	4770      	bx	lr
4000e742:	2010      	movs	r0, #16
4000e744:	4770      	bx	lr
4000e746:	2004      	movs	r0, #4
4000e748:	4770      	bx	lr
4000e74a:	bf00      	nop
4000e74c:	40015238 	andmi	r5, r1, r8, lsr r2
4000e750:	40015258 	andmi	r5, r1, r8, asr r2

Disassembly of section .text.ddr3TipAc3IFRead:

4000e754 <ddr3TipAc3IFRead>:
ddr3TipAc3IFRead():
4000e754:	1e11      	subs	r1, r2, #0
4000e756:	b508      	push	{r3, lr}
4000e758:	d008      	beq.n	4000e76c <ddr3TipAc3IFRead+0x18>
4000e75a:	4b0a      	ldr	r3, [pc, #40]	; (4000e784 <ddr3TipAc3IFRead+0x30>)
4000e75c:	781b      	ldrb	r3, [r3, #0]
4000e75e:	2b03      	cmp	r3, #3
4000e760:	d80d      	bhi.n	4000e77e <ddr3TipAc3IFRead+0x2a>
4000e762:	4809      	ldr	r0, [pc, #36]	; (4000e788 <ddr3TipAc3IFRead+0x34>)
4000e764:	f003 fc6e 	bl	40012044 <mvPrintf>
4000e768:	2001      	movs	r0, #1
4000e76a:	bd08      	pop	{r3, pc}
4000e76c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000e770:	4608      	mov	r0, r1
4000e772:	681a      	ldr	r2, [r3, #0]
4000e774:	9b03      	ldr	r3, [sp, #12]
4000e776:	401a      	ands	r2, r3
4000e778:	9b02      	ldr	r3, [sp, #8]
4000e77a:	601a      	str	r2, [r3, #0]
4000e77c:	bd08      	pop	{r3, pc}
4000e77e:	2001      	movs	r0, #1
4000e780:	bd08      	pop	{r3, pc}
4000e782:	bf00      	nop
4000e784:	4001614c 	andmi	r6, r1, ip, asr #2
4000e788:	400141e8 	andmi	r4, r1, r8, ror #3

Disassembly of section .text.ddr3TipAc3IFWrite:

4000e78c <ddr3TipAc3IFWrite>:
ddr3TipAc3IFWrite():
4000e78c:	b5f0      	push	{r4, r5, r6, r7, lr}
4000e78e:	b085      	sub	sp, #20
4000e790:	461e      	mov	r6, r3
4000e792:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
4000e794:	9c0a      	ldr	r4, [sp, #40]	; 0x28
4000e796:	1c69      	adds	r1, r5, #1
4000e798:	d013      	beq.n	4000e7c2 <ddr3TipAc3IFWrite+0x36>
4000e79a:	a903      	add	r1, sp, #12
4000e79c:	9100      	str	r1, [sp, #0]
4000e79e:	f04f 31ff 	mov.w	r1, #4294967295
4000e7a2:	9101      	str	r1, [sp, #4]
4000e7a4:	2100      	movs	r1, #0
4000e7a6:	4f0a      	ldr	r7, [pc, #40]	; (4000e7d0 <ddr3TipAc3IFWrite+0x44>)
4000e7a8:	f7ff ffd4 	bl	4000e754 <ddr3TipAc3IFRead>
4000e7ac:	6038      	str	r0, [r7, #0]
4000e7ae:	b118      	cbz	r0, 4000e7b8 <ddr3TipAc3IFWrite+0x2c>
4000e7b0:	f000 fd58 	bl	4000f264 <gtBreakOnFail>
4000e7b4:	6838      	ldr	r0, [r7, #0]
4000e7b6:	e008      	b.n	4000e7ca <ddr3TipAc3IFWrite+0x3e>
4000e7b8:	9b03      	ldr	r3, [sp, #12]
4000e7ba:	402c      	ands	r4, r5
4000e7bc:	ea23 0505 	bic.w	r5, r3, r5
4000e7c0:	432c      	orrs	r4, r5
4000e7c2:	f046 4650 	orr.w	r6, r6, #3489660928	; 0xd0000000
4000e7c6:	2000      	movs	r0, #0
4000e7c8:	6034      	str	r4, [r6, #0]
4000e7ca:	b005      	add	sp, #20
4000e7cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
4000e7ce:	bf00      	nop
4000e7d0:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipAc3ServerRegRead.constprop.2:

4000e7d4 <ddr3TipAc3ServerRegRead.constprop.2>:
ddr3TipAc3ServerRegRead.constprop.2():
4000e7d4:	b508      	push	{r3, lr}
4000e7d6:	b2c0      	uxtb	r0, r0
4000e7d8:	4b02      	ldr	r3, [pc, #8]	; (4000e7e4 <ddr3TipAc3ServerRegRead.constprop.2+0x10>)
4000e7da:	681b      	ldr	r3, [r3, #0]
4000e7dc:	4798      	blx	r3
4000e7de:	2000      	movs	r0, #0
4000e7e0:	bd08      	pop	{r3, pc}
4000e7e2:	bf00      	nop
4000e7e4:	400206bc 			; <UNDEFINED> instruction: 0x400206bc

Disassembly of section .text.ddr3TipAc3ServerRegWrite:

4000e7e8 <ddr3TipAc3ServerRegWrite>:
ddr3TipAc3ServerRegWrite():
4000e7e8:	b508      	push	{r3, lr}
4000e7ea:	b2c0      	uxtb	r0, r0
4000e7ec:	4b01      	ldr	r3, [pc, #4]	; (4000e7f4 <ddr3TipAc3ServerRegWrite+0xc>)
4000e7ee:	681b      	ldr	r3, [r3, #0]
4000e7f0:	4798      	blx	r3
4000e7f2:	bd08      	pop	{r3, pc}
4000e7f4:	400206b8 			; <UNDEFINED> instruction: 0x400206b8

Disassembly of section .text.ddr3TipAc3SetDivider:

4000e7f8 <ddr3TipAc3SetDivider>:
ddr3TipAc3SetDivider():
4000e7f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
4000e7fc:	ae04      	add	r6, sp, #16
4000e7fe:	2300      	movs	r3, #0
4000e800:	4617      	mov	r7, r2
4000e802:	f846 3d04 	str.w	r3, [r6, #-4]!
4000e806:	4604      	mov	r4, r0
4000e808:	4688      	mov	r8, r1
4000e80a:	f7ff ff27 	bl	4000e65c <ddr3TipGetTopologyMap>
4000e80e:	4993      	ldr	r1, [pc, #588]	; (4000ea5c <ddr3TipAc3SetDivider+0x264>)
4000e810:	4632      	mov	r2, r6
4000e812:	4d93      	ldr	r5, [pc, #588]	; (4000ea60 <ddr3TipAc3SetDivider+0x268>)
4000e814:	2f00      	cmp	r7, #0
4000e816:	bf14      	ite	ne
4000e818:	f04f 0902 	movne.w	r9, #2
4000e81c:	f04f 0901 	moveq.w	r9, #1
4000e820:	4682      	mov	sl, r0
4000e822:	4620      	mov	r0, r4
4000e824:	f7ff ffd6 	bl	4000e7d4 <ddr3TipAc3ServerRegRead.constprop.2>
4000e828:	6028      	str	r0, [r5, #0]
4000e82a:	2800      	cmp	r0, #0
4000e82c:	f040 80be 	bne.w	4000e9ac <ddr3TipAc3SetDivider+0x1b4>
4000e830:	9a03      	ldr	r2, [sp, #12]
4000e832:	4620      	mov	r0, r4
4000e834:	4989      	ldr	r1, [pc, #548]	; (4000ea5c <ddr3TipAc3SetDivider+0x264>)
4000e836:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
4000e83a:	ea42 7289 	orr.w	r2, r2, r9, lsl #30
4000e83e:	f7ff ffd3 	bl	4000e7e8 <ddr3TipAc3ServerRegWrite>
4000e842:	6028      	str	r0, [r5, #0]
4000e844:	2800      	cmp	r0, #0
4000e846:	f040 80b1 	bne.w	4000e9ac <ddr3TipAc3SetDivider+0x1b4>
4000e84a:	2f00      	cmp	r7, #0
4000e84c:	bf14      	ite	ne
4000e84e:	f44f 4300 	movne.w	r3, #32768	; 0x8000
4000e852:	2300      	moveq	r3, #0
4000e854:	4620      	mov	r0, r4
4000e856:	9300      	str	r3, [sp, #0]
4000e858:	2101      	movs	r1, #1
4000e85a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
4000e85e:	4642      	mov	r2, r8
4000e860:	9301      	str	r3, [sp, #4]
4000e862:	f241 5324 	movw	r3, #5412	; 0x1524
4000e866:	f7f9 f87f 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000e86a:	6028      	str	r0, [r5, #0]
4000e86c:	2800      	cmp	r0, #0
4000e86e:	f040 809d 	bne.w	4000e9ac <ddr3TipAc3SetDivider+0x1b4>
4000e872:	4b7c      	ldr	r3, [pc, #496]	; (4000ea64 <ddr3TipAc3SetDivider+0x26c>)
4000e874:	2258      	movs	r2, #88	; 0x58
4000e876:	4620      	mov	r0, r4
4000e878:	4978      	ldr	r1, [pc, #480]	; (4000ea5c <ddr3TipAc3SetDivider+0x264>)
4000e87a:	681b      	ldr	r3, [r3, #0]
4000e87c:	fb02 a303 	mla	r3, r2, r3, sl
4000e880:	4632      	mov	r2, r6
4000e882:	f893 8057 	ldrb.w	r8, [r3, #87]	; 0x57
4000e886:	f7ff ffa5 	bl	4000e7d4 <ddr3TipAc3ServerRegRead.constprop.2>
4000e88a:	45b8      	cmp	r8, r7
4000e88c:	bf14      	ite	ne
4000e88e:	f04f 5800 	movne.w	r8, #536870912	; 0x20000000
4000e892:	f04f 0800 	moveq.w	r8, #0
4000e896:	6028      	str	r0, [r5, #0]
4000e898:	2800      	cmp	r0, #0
4000e89a:	f040 8087 	bne.w	4000e9ac <ddr3TipAc3SetDivider+0x1b4>
4000e89e:	9a03      	ldr	r2, [sp, #12]
4000e8a0:	4620      	mov	r0, r4
4000e8a2:	496e      	ldr	r1, [pc, #440]	; (4000ea5c <ddr3TipAc3SetDivider+0x264>)
4000e8a4:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
4000e8a8:	ea48 0202 	orr.w	r2, r8, r2
4000e8ac:	f7ff ff9c 	bl	4000e7e8 <ddr3TipAc3ServerRegWrite>
4000e8b0:	6028      	str	r0, [r5, #0]
4000e8b2:	2800      	cmp	r0, #0
4000e8b4:	d17a      	bne.n	4000e9ac <ddr3TipAc3SetDivider+0x1b4>
4000e8b6:	4620      	mov	r0, r4
4000e8b8:	496b      	ldr	r1, [pc, #428]	; (4000ea68 <ddr3TipAc3SetDivider+0x270>)
4000e8ba:	4632      	mov	r2, r6
4000e8bc:	f7ff ff8a 	bl	4000e7d4 <ddr3TipAc3ServerRegRead.constprop.2>
4000e8c0:	6028      	str	r0, [r5, #0]
4000e8c2:	2800      	cmp	r0, #0
4000e8c4:	d172      	bne.n	4000e9ac <ddr3TipAc3SetDivider+0x1b4>
4000e8c6:	9d03      	ldr	r5, [sp, #12]
4000e8c8:	4b68      	ldr	r3, [pc, #416]	; (4000ea6c <ddr3TipAc3SetDivider+0x274>)
4000e8ca:	f3c5 4582 	ubfx	r5, r5, #18, #3
4000e8ce:	f833 0015 	ldrh.w	r0, [r3, r5, lsl #1]
4000e8d2:	4b67      	ldr	r3, [pc, #412]	; (4000ea70 <ddr3TipAc3SetDivider+0x278>)
4000e8d4:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
4000e8d8:	f7f5 ebe8 	blx	400040ac <__aeabi_uidiv>
4000e8dc:	4b65      	ldr	r3, [pc, #404]	; (4000ea74 <ddr3TipAc3SetDivider+0x27c>)
4000e8de:	781b      	ldrb	r3, [r3, #0]
4000e8e0:	2b02      	cmp	r3, #2
4000e8e2:	4606      	mov	r6, r0
4000e8e4:	d804      	bhi.n	4000e8f0 <ddr3TipAc3SetDivider+0xf8>
4000e8e6:	4864      	ldr	r0, [pc, #400]	; (4000ea78 <ddr3TipAc3SetDivider+0x280>)
4000e8e8:	4629      	mov	r1, r5
4000e8ea:	4632      	mov	r2, r6
4000e8ec:	f003 fbaa 	bl	40012044 <mvPrintf>
4000e8f0:	4620      	mov	r0, r4
4000e8f2:	4962      	ldr	r1, [pc, #392]	; (4000ea7c <ddr3TipAc3SetDivider+0x284>)
4000e8f4:	aa03      	add	r2, sp, #12
4000e8f6:	4d5a      	ldr	r5, [pc, #360]	; (4000ea60 <ddr3TipAc3SetDivider+0x268>)
4000e8f8:	f7ff ff6c 	bl	4000e7d4 <ddr3TipAc3ServerRegRead.constprop.2>
4000e8fc:	6028      	str	r0, [r5, #0]
4000e8fe:	2800      	cmp	r0, #0
4000e900:	d154      	bne.n	4000e9ac <ddr3TipAc3SetDivider+0x1b4>
4000e902:	9a03      	ldr	r2, [sp, #12]
4000e904:	4620      	mov	r0, r4
4000e906:	495d      	ldr	r1, [pc, #372]	; (4000ea7c <ddr3TipAc3SetDivider+0x284>)
4000e908:	f042 0202 	orr.w	r2, r2, #2
4000e90c:	f7ff ff6c 	bl	4000e7e8 <ddr3TipAc3ServerRegWrite>
4000e910:	6028      	str	r0, [r5, #0]
4000e912:	2800      	cmp	r0, #0
4000e914:	d14a      	bne.n	4000e9ac <ddr3TipAc3SetDivider+0x1b4>
4000e916:	4620      	mov	r0, r4
4000e918:	4959      	ldr	r1, [pc, #356]	; (4000ea80 <ddr3TipAc3SetDivider+0x288>)
4000e91a:	aa03      	add	r2, sp, #12
4000e91c:	f7ff ff5a 	bl	4000e7d4 <ddr3TipAc3ServerRegRead.constprop.2>
4000e920:	6028      	str	r0, [r5, #0]
4000e922:	2800      	cmp	r0, #0
4000e924:	d142      	bne.n	4000e9ac <ddr3TipAc3SetDivider+0x1b4>
4000e926:	9a03      	ldr	r2, [sp, #12]
4000e928:	4620      	mov	r0, r4
4000e92a:	4955      	ldr	r1, [pc, #340]	; (4000ea80 <ddr3TipAc3SetDivider+0x288>)
4000e92c:	f022 527f 	bic.w	r2, r2, #1069547520	; 0x3fc00000
4000e930:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
4000e934:	f7ff ff58 	bl	4000e7e8 <ddr3TipAc3ServerRegWrite>
4000e938:	6028      	str	r0, [r5, #0]
4000e93a:	2800      	cmp	r0, #0
4000e93c:	d136      	bne.n	4000e9ac <ddr3TipAc3SetDivider+0x1b4>
4000e93e:	4620      	mov	r0, r4
4000e940:	494f      	ldr	r1, [pc, #316]	; (4000ea80 <ddr3TipAc3SetDivider+0x288>)
4000e942:	aa03      	add	r2, sp, #12
4000e944:	f7ff ff46 	bl	4000e7d4 <ddr3TipAc3ServerRegRead.constprop.2>
4000e948:	6028      	str	r0, [r5, #0]
4000e94a:	2800      	cmp	r0, #0
4000e94c:	d12e      	bne.n	4000e9ac <ddr3TipAc3SetDivider+0x1b4>
4000e94e:	9a03      	ldr	r2, [sp, #12]
4000e950:	4620      	mov	r0, r4
4000e952:	494b      	ldr	r1, [pc, #300]	; (4000ea80 <ddr3TipAc3SetDivider+0x288>)
4000e954:	f422 127f 	bic.w	r2, r2, #4177920	; 0x3fc000
4000e958:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
4000e95c:	f7ff ff44 	bl	4000e7e8 <ddr3TipAc3ServerRegWrite>
4000e960:	6028      	str	r0, [r5, #0]
4000e962:	bb18      	cbnz	r0, 4000e9ac <ddr3TipAc3SetDivider+0x1b4>
4000e964:	4620      	mov	r0, r4
4000e966:	4947      	ldr	r1, [pc, #284]	; (4000ea84 <ddr3TipAc3SetDivider+0x28c>)
4000e968:	aa03      	add	r2, sp, #12
4000e96a:	f7ff ff33 	bl	4000e7d4 <ddr3TipAc3ServerRegRead.constprop.2>
4000e96e:	6028      	str	r0, [r5, #0]
4000e970:	b9e0      	cbnz	r0, 4000e9ac <ddr3TipAc3SetDivider+0x1b4>
4000e972:	9b03      	ldr	r3, [sp, #12]
4000e974:	0336      	lsls	r6, r6, #12
4000e976:	f406 327c 	and.w	r2, r6, #258048	; 0x3f000
4000e97a:	4620      	mov	r0, r4
4000e97c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
4000e980:	4940      	ldr	r1, [pc, #256]	; (4000ea84 <ddr3TipAc3SetDivider+0x28c>)
4000e982:	431a      	orrs	r2, r3
4000e984:	f7ff ff30 	bl	4000e7e8 <ddr3TipAc3ServerRegWrite>
4000e988:	6028      	str	r0, [r5, #0]
4000e98a:	b978      	cbnz	r0, 4000e9ac <ddr3TipAc3SetDivider+0x1b4>
4000e98c:	4620      	mov	r0, r4
4000e98e:	493e      	ldr	r1, [pc, #248]	; (4000ea88 <ddr3TipAc3SetDivider+0x290>)
4000e990:	aa03      	add	r2, sp, #12
4000e992:	f7ff ff1f 	bl	4000e7d4 <ddr3TipAc3ServerRegRead.constprop.2>
4000e996:	6028      	str	r0, [r5, #0]
4000e998:	b940      	cbnz	r0, 4000e9ac <ddr3TipAc3SetDivider+0x1b4>
4000e99a:	9a03      	ldr	r2, [sp, #12]
4000e99c:	4620      	mov	r0, r4
4000e99e:	493a      	ldr	r1, [pc, #232]	; (4000ea88 <ddr3TipAc3SetDivider+0x290>)
4000e9a0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
4000e9a4:	f7ff ff20 	bl	4000e7e8 <ddr3TipAc3ServerRegWrite>
4000e9a8:	6028      	str	r0, [r5, #0]
4000e9aa:	b118      	cbz	r0, 4000e9b4 <ddr3TipAc3SetDivider+0x1bc>
4000e9ac:	f000 fc5a 	bl	4000f264 <gtBreakOnFail>
4000e9b0:	6828      	ldr	r0, [r5, #0]
4000e9b2:	e04f      	b.n	4000ea54 <ddr3TipAc3SetDivider+0x25c>
4000e9b4:	4620      	mov	r0, r4
4000e9b6:	4934      	ldr	r1, [pc, #208]	; (4000ea88 <ddr3TipAc3SetDivider+0x290>)
4000e9b8:	aa03      	add	r2, sp, #12
4000e9ba:	4e29      	ldr	r6, [pc, #164]	; (4000ea60 <ddr3TipAc3SetDivider+0x268>)
4000e9bc:	f7ff ff0a 	bl	4000e7d4 <ddr3TipAc3ServerRegRead.constprop.2>
4000e9c0:	6028      	str	r0, [r5, #0]
4000e9c2:	2800      	cmp	r0, #0
4000e9c4:	d143      	bne.n	4000ea4e <ddr3TipAc3SetDivider+0x256>
4000e9c6:	9a03      	ldr	r2, [sp, #12]
4000e9c8:	4620      	mov	r0, r4
4000e9ca:	492f      	ldr	r1, [pc, #188]	; (4000ea88 <ddr3TipAc3SetDivider+0x290>)
4000e9cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
4000e9d0:	f7ff ff0a 	bl	4000e7e8 <ddr3TipAc3ServerRegWrite>
4000e9d4:	6030      	str	r0, [r6, #0]
4000e9d6:	2800      	cmp	r0, #0
4000e9d8:	d139      	bne.n	4000ea4e <ddr3TipAc3SetDivider+0x256>
4000e9da:	4620      	mov	r0, r4
4000e9dc:	492b      	ldr	r1, [pc, #172]	; (4000ea8c <ddr3TipAc3SetDivider+0x294>)
4000e9de:	aa03      	add	r2, sp, #12
4000e9e0:	f7ff fef8 	bl	4000e7d4 <ddr3TipAc3ServerRegRead.constprop.2>
4000e9e4:	6030      	str	r0, [r6, #0]
4000e9e6:	2800      	cmp	r0, #0
4000e9e8:	d131      	bne.n	4000ea4e <ddr3TipAc3SetDivider+0x256>
4000e9ea:	9a03      	ldr	r2, [sp, #12]
4000e9ec:	4620      	mov	r0, r4
4000e9ee:	4927      	ldr	r1, [pc, #156]	; (4000ea8c <ddr3TipAc3SetDivider+0x294>)
4000e9f0:	f022 52ff 	bic.w	r2, r2, #534773760	; 0x1fe00000
4000e9f4:	f7ff fef8 	bl	4000e7e8 <ddr3TipAc3ServerRegWrite>
4000e9f8:	6030      	str	r0, [r6, #0]
4000e9fa:	bb40      	cbnz	r0, 4000ea4e <ddr3TipAc3SetDivider+0x256>
4000e9fc:	4620      	mov	r0, r4
4000e9fe:	4920      	ldr	r1, [pc, #128]	; (4000ea80 <ddr3TipAc3SetDivider+0x288>)
4000ea00:	aa03      	add	r2, sp, #12
4000ea02:	f7ff fee7 	bl	4000e7d4 <ddr3TipAc3ServerRegRead.constprop.2>
4000ea06:	6030      	str	r0, [r6, #0]
4000ea08:	bb08      	cbnz	r0, 4000ea4e <ddr3TipAc3SetDivider+0x256>
4000ea0a:	9a03      	ldr	r2, [sp, #12]
4000ea0c:	4620      	mov	r0, r4
4000ea0e:	491c      	ldr	r1, [pc, #112]	; (4000ea80 <ddr3TipAc3SetDivider+0x288>)
4000ea10:	f422 127f 	bic.w	r2, r2, #4177920	; 0x3fc000
4000ea14:	f7ff fee8 	bl	4000e7e8 <ddr3TipAc3ServerRegWrite>
4000ea18:	6030      	str	r0, [r6, #0]
4000ea1a:	b9c0      	cbnz	r0, 4000ea4e <ddr3TipAc3SetDivider+0x256>
4000ea1c:	9a03      	ldr	r2, [sp, #12]
4000ea1e:	4620      	mov	r0, r4
4000ea20:	4917      	ldr	r1, [pc, #92]	; (4000ea80 <ddr3TipAc3SetDivider+0x288>)
4000ea22:	f022 527f 	bic.w	r2, r2, #1069547520	; 0x3fc00000
4000ea26:	f7ff fedf 	bl	4000e7e8 <ddr3TipAc3ServerRegWrite>
4000ea2a:	6030      	str	r0, [r6, #0]
4000ea2c:	b978      	cbnz	r0, 4000ea4e <ddr3TipAc3SetDivider+0x256>
4000ea2e:	4620      	mov	r0, r4
4000ea30:	4912      	ldr	r1, [pc, #72]	; (4000ea7c <ddr3TipAc3SetDivider+0x284>)
4000ea32:	aa03      	add	r2, sp, #12
4000ea34:	f7ff fece 	bl	4000e7d4 <ddr3TipAc3ServerRegRead.constprop.2>
4000ea38:	6030      	str	r0, [r6, #0]
4000ea3a:	b940      	cbnz	r0, 4000ea4e <ddr3TipAc3SetDivider+0x256>
4000ea3c:	9a03      	ldr	r2, [sp, #12]
4000ea3e:	4620      	mov	r0, r4
4000ea40:	490e      	ldr	r1, [pc, #56]	; (4000ea7c <ddr3TipAc3SetDivider+0x284>)
4000ea42:	f022 0202 	bic.w	r2, r2, #2
4000ea46:	f7ff fecf 	bl	4000e7e8 <ddr3TipAc3ServerRegWrite>
4000ea4a:	6030      	str	r0, [r6, #0]
4000ea4c:	b110      	cbz	r0, 4000ea54 <ddr3TipAc3SetDivider+0x25c>
4000ea4e:	f000 fc09 	bl	4000f264 <gtBreakOnFail>
4000ea52:	6830      	ldr	r0, [r6, #0]
4000ea54:	b004      	add	sp, #16
4000ea56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
4000ea5a:	bf00      	nop
4000ea5c:	000f8294 	muleq	pc, r4, r2	; <UNPREDICTABLE>
4000ea60:	400206c0 	andmi	r0, r2, r0, asr #13
4000ea64:	400207e4 	andmi	r0, r2, r4, ror #15
4000ea68:	000f8204 	andeq	r8, pc, r4, lsl #4
4000ea6c:	40015248 	andmi	r5, r1, r8, asr #4
4000ea70:	4001662c 	andmi	r6, r1, ip, lsr #12
4000ea74:	4001614c 	andmi	r6, r1, ip, asr #2
4000ea78:	40014203 	andmi	r4, r1, r3, lsl #4
4000ea7c:	000f8260 	andeq	r8, pc, r0, ror #4
4000ea80:	000f825c 	andeq	r8, pc, ip, asr r2	; <UNPREDICTABLE>
4000ea84:	000f8264 	andeq	r8, pc, r4, ror #4
4000ea88:	000f8270 	andeq	r8, pc, r0, ror r2	; <UNPREDICTABLE>
4000ea8c:	000f8268 	andeq	r8, pc, r8, ror #4

Disassembly of section .text.ddr3TipAc3GetInitFreq:

4000ea90 <ddr3TipAc3GetInitFreq>:
ddr3TipAc3GetInitFreq():
4000ea90:	b537      	push	{r0, r1, r2, r4, r5, lr}
4000ea92:	4614      	mov	r4, r2
4000ea94:	4921      	ldr	r1, [pc, #132]	; (4000eb1c <ddr3TipAc3GetInitFreq+0x8c>)
4000ea96:	aa01      	add	r2, sp, #4
4000ea98:	f7ff fe9c 	bl	4000e7d4 <ddr3TipAc3ServerRegRead.constprop.2>
4000ea9c:	4d20      	ldr	r5, [pc, #128]	; (4000eb20 <ddr3TipAc3GetInitFreq+0x90>)
4000ea9e:	6028      	str	r0, [r5, #0]
4000eaa0:	b118      	cbz	r0, 4000eaaa <ddr3TipAc3GetInitFreq+0x1a>
4000eaa2:	f000 fbdf 	bl	4000f264 <gtBreakOnFail>
4000eaa6:	6828      	ldr	r0, [r5, #0]
4000eaa8:	e036      	b.n	4000eb18 <ddr3TipAc3GetInitFreq+0x88>
4000eaaa:	9a01      	ldr	r2, [sp, #4]
4000eaac:	4b1d      	ldr	r3, [pc, #116]	; (4000eb24 <ddr3TipAc3GetInitFreq+0x94>)
4000eaae:	f3c2 4282 	ubfx	r2, r2, #18, #3
4000eab2:	9201      	str	r2, [sp, #4]
4000eab4:	2a05      	cmp	r2, #5
4000eab6:	d826      	bhi.n	4000eb06 <ddr3TipAc3GetInitFreq+0x76>
4000eab8:	e8df f002 	tbb	[pc, r2]
4000eabc:	1d130b03 	vldrne	d0, [r3, #-12]
4000eac0:	781b0325 	ldmdavc	fp, {r0, r2, r5, r8, r9}
4000eac4:	2b01      	cmp	r3, #1
4000eac6:	d802      	bhi.n	4000eace <ddr3TipAc3GetInitFreq+0x3e>
4000eac8:	4817      	ldr	r0, [pc, #92]	; (4000eb28 <ddr3TipAc3GetInitFreq+0x98>)
4000eaca:	f003 fabb 	bl	40012044 <mvPrintf>
4000eace:	2301      	movs	r3, #1
4000ead0:	e00e      	b.n	4000eaf0 <ddr3TipAc3GetInitFreq+0x60>
4000ead2:	781b      	ldrb	r3, [r3, #0]
4000ead4:	2b01      	cmp	r3, #1
4000ead6:	d802      	bhi.n	4000eade <ddr3TipAc3GetInitFreq+0x4e>
4000ead8:	4814      	ldr	r0, [pc, #80]	; (4000eb2c <ddr3TipAc3GetInitFreq+0x9c>)
4000eada:	f003 fab3 	bl	40012044 <mvPrintf>
4000eade:	2302      	movs	r3, #2
4000eae0:	e006      	b.n	4000eaf0 <ddr3TipAc3GetInitFreq+0x60>
4000eae2:	781b      	ldrb	r3, [r3, #0]
4000eae4:	2b01      	cmp	r3, #1
4000eae6:	d802      	bhi.n	4000eaee <ddr3TipAc3GetInitFreq+0x5e>
4000eae8:	4811      	ldr	r0, [pc, #68]	; (4000eb30 <ddr3TipAc3GetInitFreq+0xa0>)
4000eaea:	f003 faab 	bl	40012044 <mvPrintf>
4000eaee:	2303      	movs	r3, #3
4000eaf0:	7023      	strb	r3, [r4, #0]
4000eaf2:	2000      	movs	r0, #0
4000eaf4:	e010      	b.n	4000eb18 <ddr3TipAc3GetInitFreq+0x88>
4000eaf6:	781b      	ldrb	r3, [r3, #0]
4000eaf8:	2b01      	cmp	r3, #1
4000eafa:	d802      	bhi.n	4000eb02 <ddr3TipAc3GetInitFreq+0x72>
4000eafc:	480d      	ldr	r0, [pc, #52]	; (4000eb34 <ddr3TipAc3GetInitFreq+0xa4>)
4000eafe:	f003 faa1 	bl	40012044 <mvPrintf>
4000eb02:	2304      	movs	r3, #4
4000eb04:	e7f4      	b.n	4000eaf0 <ddr3TipAc3GetInitFreq+0x60>
4000eb06:	781b      	ldrb	r3, [r3, #0]
4000eb08:	2b02      	cmp	r3, #2
4000eb0a:	d802      	bhi.n	4000eb12 <ddr3TipAc3GetInitFreq+0x82>
4000eb0c:	480a      	ldr	r0, [pc, #40]	; (4000eb38 <ddr3TipAc3GetInitFreq+0xa8>)
4000eb0e:	f003 fa99 	bl	40012044 <mvPrintf>
4000eb12:	2004      	movs	r0, #4
4000eb14:	2310      	movs	r3, #16
4000eb16:	7023      	strb	r3, [r4, #0]
4000eb18:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
4000eb1a:	bf00      	nop
4000eb1c:	000f8204 	andeq	r8, pc, r4, lsl #4
4000eb20:	400206c0 	andmi	r0, r2, r0, asr #13
4000eb24:	4001614c 	andmi	r6, r1, ip, asr #2
4000eb28:	4001421c 	andmi	r4, r1, ip, lsl r2
4000eb2c:	40014233 	andmi	r4, r1, r3, lsr r2
4000eb30:	4001424a 	andmi	r4, r1, sl, asr #4
4000eb34:	40014261 	andmi	r4, r1, r1, ror #4
4000eb38:	40014278 	andmi	r4, r1, r8, ror r2

Disassembly of section .text.ddr3Ac3UpdateTopologyMap:

4000eb3c <ddr3Ac3UpdateTopologyMap>:
ddr3Ac3UpdateTopologyMap():
4000eb3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
4000eb3e:	460c      	mov	r4, r1
4000eb40:	f10d 0207 	add.w	r2, sp, #7
4000eb44:	2100      	movs	r1, #0
4000eb46:	4605      	mov	r5, r0
4000eb48:	f7ff ffa2 	bl	4000ea90 <ddr3TipAc3GetInitFreq>
4000eb4c:	f89d 3007 	ldrb.w	r3, [sp, #7]
4000eb50:	4621      	mov	r1, r4
4000eb52:	4628      	mov	r0, r5
4000eb54:	f884 3057 	strb.w	r3, [r4, #87]	; 0x57
4000eb58:	f7f9 fe7a 	bl	40008850 <mvHwsDdr3TipLoadTopologyMap>
4000eb5c:	4c03      	ldr	r4, [pc, #12]	; (4000eb6c <ddr3Ac3UpdateTopologyMap+0x30>)
4000eb5e:	6020      	str	r0, [r4, #0]
4000eb60:	b110      	cbz	r0, 4000eb68 <ddr3Ac3UpdateTopologyMap+0x2c>
4000eb62:	f000 fb7f 	bl	4000f264 <gtBreakOnFail>
4000eb66:	6820      	ldr	r0, [r4, #0]
4000eb68:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
4000eb6a:	bf00      	nop
4000eb6c:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipInitAc3:

4000eb70 <ddr3TipInitAc3>:
ddr3TipInitAc3():
4000eb70:	b570      	push	{r4, r5, r6, lr}
4000eb72:	b090      	sub	sp, #64	; 0x40
4000eb74:	460d      	mov	r5, r1
4000eb76:	4604      	mov	r4, r0
4000eb78:	f7ff fd70 	bl	4000e65c <ddr3TipGetTopologyMap>
4000eb7c:	1e01      	subs	r1, r0, #0
4000eb7e:	d07c      	beq.n	4000ec7a <ddr3TipInitAc3+0x10a>
4000eb80:	4620      	mov	r0, r4
4000eb82:	f7ff ffdb 	bl	4000eb3c <ddr3Ac3UpdateTopologyMap>
4000eb86:	4620      	mov	r0, r4
4000eb88:	f7ff fd68 	bl	4000e65c <ddr3TipGetTopologyMap>
4000eb8c:	4b3d      	ldr	r3, [pc, #244]	; (4000ec84 <ddr3TipInitAc3+0x114>)
4000eb8e:	a901      	add	r1, sp, #4
4000eb90:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
4000eb94:	930c      	str	r3, [sp, #48]	; 0x30
4000eb96:	4b3c      	ldr	r3, [pc, #240]	; (4000ec88 <ddr3TipInitAc3+0x118>)
4000eb98:	930d      	str	r3, [sp, #52]	; 0x34
4000eb9a:	2319      	movs	r3, #25
4000eb9c:	435d      	muls	r5, r3
4000eb9e:	4b3b      	ldr	r3, [pc, #236]	; (4000ec8c <ddr3TipInitAc3+0x11c>)
4000eba0:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
4000eba4:	4b3a      	ldr	r3, [pc, #232]	; (4000ec90 <ddr3TipInitAc3+0x120>)
4000eba6:	950e      	str	r5, [sp, #56]	; 0x38
4000eba8:	2500      	movs	r5, #0
4000ebaa:	9508      	str	r5, [sp, #32]
4000ebac:	9302      	str	r3, [sp, #8]
4000ebae:	4b39      	ldr	r3, [pc, #228]	; (4000ec94 <ddr3TipInitAc3+0x124>)
4000ebb0:	9303      	str	r3, [sp, #12]
4000ebb2:	4b39      	ldr	r3, [pc, #228]	; (4000ec98 <ddr3TipInitAc3+0x128>)
4000ebb4:	9301      	str	r3, [sp, #4]
4000ebb6:	4b39      	ldr	r3, [pc, #228]	; (4000ec9c <ddr3TipInitAc3+0x12c>)
4000ebb8:	9304      	str	r3, [sp, #16]
4000ebba:	4b39      	ldr	r3, [pc, #228]	; (4000eca0 <ddr3TipInitAc3+0x130>)
4000ebbc:	9306      	str	r3, [sp, #24]
4000ebbe:	4606      	mov	r6, r0
4000ebc0:	4b38      	ldr	r3, [pc, #224]	; (4000eca4 <ddr3TipInitAc3+0x134>)
4000ebc2:	4620      	mov	r0, r4
4000ebc4:	9305      	str	r3, [sp, #20]
4000ebc6:	4b38      	ldr	r3, [pc, #224]	; (4000eca8 <ddr3TipInitAc3+0x138>)
4000ebc8:	9309      	str	r3, [sp, #36]	; 0x24
4000ebca:	f7f7 fa3d 	bl	40006048 <mvHwsDdr3TipInitConfigFunc>
4000ebce:	4937      	ldr	r1, [pc, #220]	; (4000ecac <ddr3TipInitAc3+0x13c>)
4000ebd0:	4620      	mov	r0, r4
4000ebd2:	f7fc f813 	bl	4000abfc <ddr3TipRegisterDqTable>
4000ebd6:	4620      	mov	r0, r4
4000ebd8:	f7ff fd4c 	bl	4000e674 <ddr3TipDevAttrInit>
4000ebdc:	2203      	movs	r2, #3
4000ebde:	4620      	mov	r0, r4
4000ebe0:	4629      	mov	r1, r5
4000ebe2:	f7ff fd6f 	bl	4000e6c4 <ddr3TipDevAttrSet>
4000ebe6:	2101      	movs	r1, #1
4000ebe8:	4620      	mov	r0, r4
4000ebea:	460a      	mov	r2, r1
4000ebec:	f7ff fd6a 	bl	4000e6c4 <ddr3TipDevAttrSet>
4000ebf0:	2102      	movs	r1, #2
4000ebf2:	2205      	movs	r2, #5
4000ebf4:	4620      	mov	r0, r4
4000ebf6:	f7ff fd65 	bl	4000e6c4 <ddr3TipDevAttrSet>
4000ebfa:	210c      	movs	r1, #12
4000ebfc:	462a      	mov	r2, r5
4000ebfe:	4620      	mov	r0, r4
4000ec00:	f7ff fd60 	bl	4000e6c4 <ddr3TipDevAttrSet>
4000ec04:	a90c      	add	r1, sp, #48	; 0x30
4000ec06:	4620      	mov	r0, r4
4000ec08:	f002 f9c0 	bl	40010f8c <ddr3TipInitStaticConfigDb>
4000ec0c:	4629      	mov	r1, r5
4000ec0e:	4620      	mov	r0, r4
4000ec10:	f10d 023f 	add.w	r2, sp, #63	; 0x3f
4000ec14:	f7ff ff3c 	bl	4000ea90 <ddr3TipAc3GetInitFreq>
4000ec18:	1e01      	subs	r1, r0, #0
4000ec1a:	d007      	beq.n	4000ec2c <ddr3TipInitAc3+0xbc>
4000ec1c:	4b24      	ldr	r3, [pc, #144]	; (4000ecb0 <ddr3TipInitAc3+0x140>)
4000ec1e:	781b      	ldrb	r3, [r3, #0]
4000ec20:	2b03      	cmp	r3, #3
4000ec22:	d82b      	bhi.n	4000ec7c <ddr3TipInitAc3+0x10c>
4000ec24:	4823      	ldr	r0, [pc, #140]	; (4000ecb4 <ddr3TipInitAc3+0x144>)
4000ec26:	f003 fa0d 	bl	40012044 <mvPrintf>
4000ec2a:	e027      	b.n	4000ec7c <ddr3TipInitAc3+0x10c>
4000ec2c:	4b22      	ldr	r3, [pc, #136]	; (4000ecb8 <ddr3TipInitAc3+0x148>)
4000ec2e:	4c23      	ldr	r4, [pc, #140]	; (4000ecbc <ddr3TipInitAc3+0x14c>)
4000ec30:	6023      	str	r3, [r4, #0]
4000ec32:	f000 f863 	bl	4000ecfc <ddr3IfEccEnabled>
4000ec36:	2801      	cmp	r0, #1
4000ec38:	d105      	bne.n	4000ec46 <ddr3TipInitAc3+0xd6>
4000ec3a:	6823      	ldr	r3, [r4, #0]
4000ec3c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
4000ec40:	f423 7300 	bic.w	r3, r3, #512	; 0x200
4000ec44:	6023      	str	r3, [r4, #0]
4000ec46:	4b1e      	ldr	r3, [pc, #120]	; (4000ecc0 <ddr3TipInitAc3+0x150>)
4000ec48:	681a      	ldr	r2, [r3, #0]
4000ec4a:	3201      	adds	r2, #1
4000ec4c:	d101      	bne.n	4000ec52 <ddr3TipInitAc3+0xe2>
4000ec4e:	22c8      	movs	r2, #200	; 0xc8
4000ec50:	601a      	str	r2, [r3, #0]
4000ec52:	4a1c      	ldr	r2, [pc, #112]	; (4000ecc4 <ddr3TipInitAc3+0x154>)
4000ec54:	2301      	movs	r3, #1
4000ec56:	491c      	ldr	r1, [pc, #112]	; (4000ecc8 <ddr3TipInitAc3+0x158>)
4000ec58:	2500      	movs	r5, #0
4000ec5a:	6013      	str	r3, [r2, #0]
4000ec5c:	4a1b      	ldr	r2, [pc, #108]	; (4000eccc <ddr3TipInitAc3+0x15c>)
4000ec5e:	6015      	str	r5, [r2, #0]
4000ec60:	4a1b      	ldr	r2, [pc, #108]	; (4000ecd0 <ddr3TipInitAc3+0x160>)
4000ec62:	7013      	strb	r3, [r2, #0]
4000ec64:	2282      	movs	r2, #130	; 0x82
4000ec66:	600a      	str	r2, [r1, #0]
4000ec68:	491a      	ldr	r1, [pc, #104]	; (4000ecd4 <ddr3TipInitAc3+0x164>)
4000ec6a:	600a      	str	r2, [r1, #0]
4000ec6c:	4a1a      	ldr	r2, [pc, #104]	; (4000ecd8 <ddr3TipInitAc3+0x168>)
4000ec6e:	f896 1057 	ldrb.w	r1, [r6, #87]	; 0x57
4000ec72:	7011      	strb	r1, [r2, #0]
4000ec74:	4a19      	ldr	r2, [pc, #100]	; (4000ecdc <ddr3TipInitAc3+0x16c>)
4000ec76:	7013      	strb	r3, [r2, #0]
4000ec78:	e000      	b.n	4000ec7c <ddr3TipInitAc3+0x10c>
4000ec7a:	2501      	movs	r5, #1
4000ec7c:	4628      	mov	r0, r5
4000ec7e:	b010      	add	sp, #64	; 0x40
4000ec80:	bd70      	pop	{r4, r5, r6, pc}
4000ec82:	bf00      	nop
4000ec84:	4001522c 	andmi	r5, r1, ip, lsr #4
4000ec88:	40020800 	andmi	r0, r2, r0, lsl #16
4000ec8c:	40016a48 	andmi	r6, r1, r8, asr #20
4000ec90:	4000e755 	andmi	lr, r0, r5, asr r7
4000ec94:	4000e78d 	andmi	lr, r0, sp, lsl #15
4000ec98:	4000e6ed 	andmi	lr, r0, sp, ror #13
4000ec9c:	4000e729 	andmi	lr, r0, r9, lsr #14
4000eca0:	4000e7f9 	strdmi	lr, [r0], -r9
4000eca4:	4000e715 	andmi	lr, r0, r5, lsl r7
4000eca8:	4000e709 	andmi	lr, r0, r9, lsl #14
4000ecac:	40016a80 	andmi	r6, r1, r0, lsl #21
4000ecb0:	4001614c 	andmi	r6, r1, ip, asr #2
4000ecb4:	4001428e 	andmi	r4, r1, lr, lsl #5
4000ecb8:	00335ebc 	ldrhteq	r5, [r3], -ip
4000ecbc:	400161cc 	andmi	r6, r1, ip, asr #3
4000ecc0:	40016164 	andmi	r6, r1, r4, ror #2
4000ecc4:	400207dc 	ldrdmi	r0, [r2], -ip
4000ecc8:	4002042c 	andmi	r0, r2, ip, lsr #8
4000eccc:	40020684 	andmi	r0, r2, r4, lsl #13
4000ecd0:	40020430 	andmi	r0, r2, r0, lsr r4
4000ecd4:	4001662c 	andmi	r6, r1, ip, lsr #12
4000ecd8:	400161e8 	andmi	r6, r1, r8, ror #3
4000ecdc:	40020424 	andmi	r0, r2, r4, lsr #8

Disassembly of section .text.ddr3TipExtRead:

4000ece0 <ddr3TipExtRead>:
ddr3TipExtRead():
4000ece0:	b510      	push	{r4, lr}
4000ece2:	009b      	lsls	r3, r3, #2
4000ece4:	9802      	ldr	r0, [sp, #8]
4000ece6:	2100      	movs	r1, #0
4000ece8:	1a80      	subs	r0, r0, r2
4000ecea:	e003      	b.n	4000ecf4 <ddr3TipExtRead+0x14>
4000ecec:	6814      	ldr	r4, [r2, #0]
4000ecee:	3101      	adds	r1, #1
4000ecf0:	5084      	str	r4, [r0, r2]
4000ecf2:	3204      	adds	r2, #4
4000ecf4:	4299      	cmp	r1, r3
4000ecf6:	d1f9      	bne.n	4000ecec <ddr3TipExtRead+0xc>
4000ecf8:	2000      	movs	r0, #0
4000ecfa:	bd10      	pop	{r4, pc}

Disassembly of section .text.ddr3IfEccEnabled:

4000ecfc <ddr3IfEccEnabled>:
ddr3IfEccEnabled():
4000ecfc:	2000      	movs	r0, #0
4000ecfe:	b508      	push	{r3, lr}
4000ed00:	f7ff fcac 	bl	4000e65c <ddr3TipGetTopologyMap>
4000ed04:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
4000ed08:	06c2      	lsls	r2, r0, #27
4000ed0a:	d405      	bmi.n	4000ed18 <ddr3IfEccEnabled+0x1c>
4000ed0c:	f1a0 030b 	sub.w	r3, r0, #11
4000ed10:	4258      	negs	r0, r3
4000ed12:	eb40 0003 	adc.w	r0, r0, r3
4000ed16:	bd08      	pop	{r3, pc}
4000ed18:	2001      	movs	r0, #1
4000ed1a:	bd08      	pop	{r3, pc}

Disassembly of section .text.ddr3PreAlgoConfig:

4000ed1c <ddr3PreAlgoConfig>:
ddr3PreAlgoConfig():
4000ed1c:	b537      	push	{r0, r1, r2, r4, r5, lr}
4000ed1e:	2000      	movs	r0, #0
4000ed20:	f7ff fc9c 	bl	4000e65c <ddr3TipGetTopologyMap>
4000ed24:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
4000ed28:	4604      	mov	r4, r0
4000ed2a:	2b0b      	cmp	r3, #11
4000ed2c:	d111      	bne.n	4000ed52 <ddr3PreAlgoConfig+0x36>
4000ed2e:	2000      	movs	r0, #0
4000ed30:	f44f 7380 	mov.w	r3, #256	; 0x100
4000ed34:	9300      	str	r3, [sp, #0]
4000ed36:	9301      	str	r3, [sp, #4]
4000ed38:	4601      	mov	r1, r0
4000ed3a:	4602      	mov	r2, r0
4000ed3c:	f641 13d4 	movw	r3, #6612	; 0x19d4
4000ed40:	f7f8 fe12 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000ed44:	4d1b      	ldr	r5, [pc, #108]	; (4000edb4 <ddr3PreAlgoConfig+0x98>)
4000ed46:	6028      	str	r0, [r5, #0]
4000ed48:	b118      	cbz	r0, 4000ed52 <ddr3PreAlgoConfig+0x36>
4000ed4a:	f000 fa8b 	bl	4000f264 <gtBreakOnFail>
4000ed4e:	6828      	ldr	r0, [r5, #0]
4000ed50:	e02e      	b.n	4000edb0 <ddr3PreAlgoConfig+0x94>
4000ed52:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
4000ed56:	f013 0010 	ands.w	r0, r3, #16
4000ed5a:	d101      	bne.n	4000ed60 <ddr3PreAlgoConfig+0x44>
4000ed5c:	2b0b      	cmp	r3, #11
4000ed5e:	d127      	bne.n	4000edb0 <ddr3PreAlgoConfig+0x94>
4000ed60:	2000      	movs	r0, #0
4000ed62:	f44f 7380 	mov.w	r3, #256	; 0x100
4000ed66:	9300      	str	r3, [sp, #0]
4000ed68:	9301      	str	r3, [sp, #4]
4000ed6a:	4601      	mov	r1, r0
4000ed6c:	4602      	mov	r2, r0
4000ed6e:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000ed72:	f7f8 fdf9 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000ed76:	4c0f      	ldr	r4, [pc, #60]	; (4000edb4 <ddr3PreAlgoConfig+0x98>)
4000ed78:	4601      	mov	r1, r0
4000ed7a:	6020      	str	r0, [r4, #0]
4000ed7c:	b9a8      	cbnz	r0, 4000edaa <ddr3PreAlgoConfig+0x8e>
4000ed7e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
4000ed82:	4602      	mov	r2, r0
4000ed84:	9300      	str	r3, [sp, #0]
4000ed86:	9301      	str	r3, [sp, #4]
4000ed88:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000ed8c:	f7f8 fdec 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000ed90:	4601      	mov	r1, r0
4000ed92:	6020      	str	r0, [r4, #0]
4000ed94:	b948      	cbnz	r0, 4000edaa <ddr3PreAlgoConfig+0x8e>
4000ed96:	2302      	movs	r3, #2
4000ed98:	4602      	mov	r2, r0
4000ed9a:	9301      	str	r3, [sp, #4]
4000ed9c:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000eda0:	9000      	str	r0, [sp, #0]
4000eda2:	f7f8 fde1 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000eda6:	6020      	str	r0, [r4, #0]
4000eda8:	b110      	cbz	r0, 4000edb0 <ddr3PreAlgoConfig+0x94>
4000edaa:	f000 fa5b 	bl	4000f264 <gtBreakOnFail>
4000edae:	6820      	ldr	r0, [r4, #0]
4000edb0:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
4000edb2:	bf00      	nop
4000edb4:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3PostAlgoConfig:

4000edb8 <ddr3PostAlgoConfig>:
ddr3PostAlgoConfig():
4000edb8:	b537      	push	{r0, r1, r2, r4, r5, lr}
4000edba:	2000      	movs	r0, #0
4000edbc:	f7ff fc4e 	bl	4000e65c <ddr3TipGetTopologyMap>
4000edc0:	4605      	mov	r5, r0
4000edc2:	f002 fcf7 	bl	400117b4 <ddr3PostRunAlg>
4000edc6:	1e04      	subs	r4, r0, #0
4000edc8:	d004      	beq.n	4000edd4 <ddr3PostAlgoConfig+0x1c>
4000edca:	480f      	ldr	r0, [pc, #60]	; (4000ee08 <ddr3PostAlgoConfig+0x50>)
4000edcc:	4621      	mov	r1, r4
4000edce:	f003 f939 	bl	40012044 <mvPrintf>
4000edd2:	e016      	b.n	4000ee02 <ddr3PostAlgoConfig+0x4a>
4000edd4:	f895 305c 	ldrb.w	r3, [r5, #92]	; 0x5c
4000edd8:	06d9      	lsls	r1, r3, #27
4000edda:	d401      	bmi.n	4000ede0 <ddr3PostAlgoConfig+0x28>
4000eddc:	2b0b      	cmp	r3, #11
4000edde:	d110      	bne.n	4000ee02 <ddr3PostAlgoConfig+0x4a>
4000ede0:	2000      	movs	r0, #0
4000ede2:	f44f 7380 	mov.w	r3, #256	; 0x100
4000ede6:	e88d 0009 	stmia.w	sp, {r0, r3}
4000edea:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000edee:	4601      	mov	r1, r0
4000edf0:	4602      	mov	r2, r0
4000edf2:	f7f8 fdb9 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000edf6:	4d05      	ldr	r5, [pc, #20]	; (4000ee0c <ddr3PostAlgoConfig+0x54>)
4000edf8:	6028      	str	r0, [r5, #0]
4000edfa:	b110      	cbz	r0, 4000ee02 <ddr3PostAlgoConfig+0x4a>
4000edfc:	f000 fa32 	bl	4000f264 <gtBreakOnFail>
4000ee00:	682c      	ldr	r4, [r5, #0]
4000ee02:	4620      	mov	r0, r4
4000ee04:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
4000ee06:	bf00      	nop
4000ee08:	400142bf 			; <UNDEFINED> instruction: 0x400142bf
4000ee0c:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3HwsHwTraining:

4000ee10 <ddr3HwsHwTraining>:
ddr3HwsHwTraining():
4000ee10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
4000ee12:	f002 fccd 	bl	400117b0 <ddr3SiliconPreInit>
4000ee16:	1e04      	subs	r4, r0, #0
4000ee18:	d001      	beq.n	4000ee1e <ddr3HwsHwTraining+0xe>
4000ee1a:	4816      	ldr	r0, [pc, #88]	; (4000ee74 <ddr3HwsHwTraining+0x64>)
4000ee1c:	e023      	b.n	4000ee66 <ddr3HwsHwTraining+0x56>
4000ee1e:	4669      	mov	r1, sp
4000ee20:	2301      	movs	r3, #1
4000ee22:	9400      	str	r4, [sp, #0]
4000ee24:	9301      	str	r3, [sp, #4]
4000ee26:	9302      	str	r3, [sp, #8]
4000ee28:	9303      	str	r3, [sp, #12]
4000ee2a:	f7fa fc71 	bl	40009710 <mvHwsDdr3TipInitController>
4000ee2e:	1e04      	subs	r4, r0, #0
4000ee30:	d001      	beq.n	4000ee36 <ddr3HwsHwTraining+0x26>
4000ee32:	4811      	ldr	r0, [pc, #68]	; (4000ee78 <ddr3HwsHwTraining+0x68>)
4000ee34:	e017      	b.n	4000ee66 <ddr3HwsHwTraining+0x56>
4000ee36:	f002 fcbf 	bl	400117b8 <ddr3SiliconPostInit>
4000ee3a:	1e04      	subs	r4, r0, #0
4000ee3c:	d001      	beq.n	4000ee42 <ddr3HwsHwTraining+0x32>
4000ee3e:	480f      	ldr	r0, [pc, #60]	; (4000ee7c <ddr3HwsHwTraining+0x6c>)
4000ee40:	e011      	b.n	4000ee66 <ddr3HwsHwTraining+0x56>
4000ee42:	f7ff ff6b 	bl	4000ed1c <ddr3PreAlgoConfig>
4000ee46:	1e04      	subs	r4, r0, #0
4000ee48:	d001      	beq.n	4000ee4e <ddr3HwsHwTraining+0x3e>
4000ee4a:	480d      	ldr	r0, [pc, #52]	; (4000ee80 <ddr3HwsHwTraining+0x70>)
4000ee4c:	e00b      	b.n	4000ee66 <ddr3HwsHwTraining+0x56>
4000ee4e:	4621      	mov	r1, r4
4000ee50:	f7fb f910 	bl	4000a074 <mvHwsDdr3TipRunAlg>
4000ee54:	1e04      	subs	r4, r0, #0
4000ee56:	d001      	beq.n	4000ee5c <ddr3HwsHwTraining+0x4c>
4000ee58:	480a      	ldr	r0, [pc, #40]	; (4000ee84 <ddr3HwsHwTraining+0x74>)
4000ee5a:	e004      	b.n	4000ee66 <ddr3HwsHwTraining+0x56>
4000ee5c:	f7ff ffac 	bl	4000edb8 <ddr3PostAlgoConfig>
4000ee60:	1e04      	subs	r4, r0, #0
4000ee62:	d003      	beq.n	4000ee6c <ddr3HwsHwTraining+0x5c>
4000ee64:	4808      	ldr	r0, [pc, #32]	; (4000ee88 <ddr3HwsHwTraining+0x78>)
4000ee66:	4621      	mov	r1, r4
4000ee68:	f003 f8ec 	bl	40012044 <mvPrintf>
4000ee6c:	4620      	mov	r0, r4
4000ee6e:	b004      	add	sp, #16
4000ee70:	bd10      	pop	{r4, pc}
4000ee72:	bf00      	nop
4000ee74:	400142e0 	andmi	r4, r1, r0, ror #5
4000ee78:	40014307 	andmi	r4, r1, r7, lsl #6
4000ee7c:	4001432b 	andmi	r4, r1, fp, lsr #6
4000ee80:	40014349 	andmi	r4, r1, r9, asr #6
4000ee84:	4001436d 	andmi	r4, r1, sp, ror #6
4000ee88:	4001438f 	andmi	r4, r1, pc, lsl #7

Disassembly of section .text.mvSysXorFinish:

4000ee8c <mvSysXorFinish>:
mvSysXorFinish():
4000ee8c:	4b10      	ldr	r3, [pc, #64]	; (4000eed0 <mvSysXorFinish+0x44>)
4000ee8e:	681a      	ldr	r2, [r3, #0]
4000ee90:	4b10      	ldr	r3, [pc, #64]	; (4000eed4 <mvSysXorFinish+0x48>)
4000ee92:	601a      	str	r2, [r3, #0]
4000ee94:	4b10      	ldr	r3, [pc, #64]	; (4000eed8 <mvSysXorFinish+0x4c>)
4000ee96:	4a11      	ldr	r2, [pc, #68]	; (4000eedc <mvSysXorFinish+0x50>)
4000ee98:	6819      	ldr	r1, [r3, #0]
4000ee9a:	6011      	str	r1, [r2, #0]
4000ee9c:	6859      	ldr	r1, [r3, #4]
4000ee9e:	6051      	str	r1, [r2, #4]
4000eea0:	6899      	ldr	r1, [r3, #8]
4000eea2:	6091      	str	r1, [r2, #8]
4000eea4:	68d9      	ldr	r1, [r3, #12]
4000eea6:	60d1      	str	r1, [r2, #12]
4000eea8:	691a      	ldr	r2, [r3, #16]
4000eeaa:	4b0d      	ldr	r3, [pc, #52]	; (4000eee0 <mvSysXorFinish+0x54>)
4000eeac:	601a      	str	r2, [r3, #0]
4000eeae:	4b0d      	ldr	r3, [pc, #52]	; (4000eee4 <mvSysXorFinish+0x58>)
4000eeb0:	4a0d      	ldr	r2, [pc, #52]	; (4000eee8 <mvSysXorFinish+0x5c>)
4000eeb2:	6819      	ldr	r1, [r3, #0]
4000eeb4:	6011      	str	r1, [r2, #0]
4000eeb6:	6859      	ldr	r1, [r3, #4]
4000eeb8:	6051      	str	r1, [r2, #4]
4000eeba:	6899      	ldr	r1, [r3, #8]
4000eebc:	6091      	str	r1, [r2, #8]
4000eebe:	68d9      	ldr	r1, [r3, #12]
4000eec0:	60d1      	str	r1, [r2, #12]
4000eec2:	691a      	ldr	r2, [r3, #16]
4000eec4:	4b09      	ldr	r3, [pc, #36]	; (4000eeec <mvSysXorFinish+0x60>)
4000eec6:	601a      	str	r2, [r3, #0]
4000eec8:	2200      	movs	r2, #0
4000eeca:	621a      	str	r2, [r3, #32]
4000eecc:	4770      	bx	lr
4000eece:	bf00      	nop
4000eed0:	400208b4 			; <UNDEFINED> instruction: 0x400208b4
4000eed4:	d00f0a40 	andle	r0, pc, r0, asr #20
4000eed8:	400208b8 			; <UNDEFINED> instruction: 0x400208b8
4000eedc:	d00f0a50 	andle	r0, pc, r0, asr sl	; <UNPREDICTABLE>
4000eee0:	d00f0a60 	andle	r0, pc, r0, ror #20
4000eee4:	400208a0 	andmi	r0, r2, r0, lsr #17
4000eee8:	d00f0a70 	andle	r0, pc, r0, ror sl	; <UNPREDICTABLE>
4000eeec:	d00f0a80 	andle	r0, pc, r0, lsl #21

Disassembly of section .text.mvXorCtrlSet:

4000eef0 <mvXorCtrlSet>:
mvXorCtrlSet():
4000eef0:	f000 0301 	and.w	r3, r0, #1
4000eef4:	f021 0107 	bic.w	r1, r1, #7
4000eef8:	f503 3370 	add.w	r3, r3, #245760	; 0x3c000
4000eefc:	2000      	movs	r0, #0
4000eefe:	f503 7301 	add.w	r3, r3, #516	; 0x204
4000ef02:	009b      	lsls	r3, r3, #2
4000ef04:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000ef08:	681a      	ldr	r2, [r3, #0]
4000ef0a:	f002 0207 	and.w	r2, r2, #7
4000ef0e:	430a      	orrs	r2, r1
4000ef10:	601a      	str	r2, [r3, #0]
4000ef12:	4770      	bx	lr

Disassembly of section .text.mvXorStateGet:

4000ef14 <mvXorStateGet>:
mvXorStateGet():
4000ef14:	2803      	cmp	r0, #3
4000ef16:	d811      	bhi.n	4000ef3c <mvXorStateGet+0x28>
4000ef18:	f000 0301 	and.w	r3, r0, #1
4000ef1c:	f503 3370 	add.w	r3, r3, #245760	; 0x3c000
4000ef20:	f503 7302 	add.w	r3, r3, #520	; 0x208
4000ef24:	009b      	lsls	r3, r3, #2
4000ef26:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000ef2a:	681b      	ldr	r3, [r3, #0]
4000ef2c:	f003 0330 	and.w	r3, r3, #48	; 0x30
4000ef30:	2b20      	cmp	r3, #32
4000ef32:	bf9a      	itte	ls
4000ef34:	4a02      	ldrls	r2, [pc, #8]	; (4000ef40 <mvXorStateGet+0x2c>)
4000ef36:	5cd0      	ldrbls	r0, [r2, r3]
4000ef38:	2003      	movhi	r0, #3
4000ef3a:	4770      	bx	lr
4000ef3c:	2003      	movs	r0, #3
4000ef3e:	4770      	bx	lr
4000ef40:	40015268 	andmi	r5, r1, r8, ror #4

Disassembly of section .text.mvXorMemInit:

4000ef44 <mvXorMemInit>:
mvXorMemInit():
4000ef44:	2803      	cmp	r0, #3
4000ef46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
4000ef48:	4604      	mov	r4, r0
4000ef4a:	460d      	mov	r5, r1
4000ef4c:	4616      	mov	r6, r2
4000ef4e:	461f      	mov	r7, r3
4000ef50:	d82f      	bhi.n	4000efb2 <mvXorMemInit+0x6e>
4000ef52:	f7ff ffdf 	bl	4000ef14 <mvXorStateGet>
4000ef56:	2801      	cmp	r0, #1
4000ef58:	d02d      	beq.n	4000efb6 <mvXorMemInit+0x72>
4000ef5a:	2e7f      	cmp	r6, #127	; 0x7f
4000ef5c:	d92d      	bls.n	4000efba <mvXorMemInit+0x76>
4000ef5e:	f004 0401 	and.w	r4, r4, #1
4000ef62:	2000      	movs	r0, #0
4000ef64:	f504 3470 	add.w	r4, r4, #245760	; 0x3c000
4000ef68:	f504 7301 	add.w	r3, r4, #516	; 0x204
4000ef6c:	009b      	lsls	r3, r3, #2
4000ef6e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000ef72:	681a      	ldr	r2, [r3, #0]
4000ef74:	f022 0207 	bic.w	r2, r2, #7
4000ef78:	f042 0204 	orr.w	r2, r2, #4
4000ef7c:	601a      	str	r2, [r3, #0]
4000ef7e:	f504 732b 	add.w	r3, r4, #684	; 0x2ac
4000ef82:	9a06      	ldr	r2, [sp, #24]
4000ef84:	009b      	lsls	r3, r3, #2
4000ef86:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000ef8a:	601d      	str	r5, [r3, #0]
4000ef8c:	f504 732c 	add.w	r3, r4, #688	; 0x2b0
4000ef90:	f504 7402 	add.w	r4, r4, #520	; 0x208
4000ef94:	009b      	lsls	r3, r3, #2
4000ef96:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000ef9a:	00a4      	lsls	r4, r4, #2
4000ef9c:	f044 4450 	orr.w	r4, r4, #3489660928	; 0xd0000000
4000efa0:	601e      	str	r6, [r3, #0]
4000efa2:	4b07      	ldr	r3, [pc, #28]	; (4000efc0 <mvXorMemInit+0x7c>)
4000efa4:	601a      	str	r2, [r3, #0]
4000efa6:	605f      	str	r7, [r3, #4]
4000efa8:	6823      	ldr	r3, [r4, #0]
4000efaa:	f043 0301 	orr.w	r3, r3, #1
4000efae:	6023      	str	r3, [r4, #0]
4000efb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000efb2:	2004      	movs	r0, #4
4000efb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000efb6:	201e      	movs	r0, #30
4000efb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000efba:	2004      	movs	r0, #4
4000efbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000efbe:	bf00      	nop
4000efc0:	d00f0ae0 	andle	r0, pc, r0, ror #21

Disassembly of section .text.mvXorCommandSet:

4000efc4 <mvXorCommandSet>:
mvXorCommandSet():
4000efc4:	2803      	cmp	r0, #3
4000efc6:	b538      	push	{r3, r4, r5, lr}
4000efc8:	4604      	mov	r4, r0
4000efca:	460d      	mov	r5, r1
4000efcc:	d84c      	bhi.n	4000f068 <mvXorCommandSet+0xa4>
4000efce:	f7ff ffa1 	bl	4000ef14 <mvXorStateGet>
4000efd2:	b97d      	cbnz	r5, 4000eff4 <mvXorCommandSet+0x30>
4000efd4:	2800      	cmp	r0, #0
4000efd6:	d147      	bne.n	4000f068 <mvXorCommandSet+0xa4>
4000efd8:	f004 0301 	and.w	r3, r4, #1
4000efdc:	f503 3370 	add.w	r3, r3, #245760	; 0x3c000
4000efe0:	f503 7302 	add.w	r3, r3, #520	; 0x208
4000efe4:	009b      	lsls	r3, r3, #2
4000efe6:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000efea:	681a      	ldr	r2, [r3, #0]
4000efec:	f042 0201 	orr.w	r2, r2, #1
4000eff0:	601a      	str	r2, [r3, #0]
4000eff2:	bd38      	pop	{r3, r4, r5, pc}
4000eff4:	2d01      	cmp	r5, #1
4000eff6:	d10e      	bne.n	4000f016 <mvXorCommandSet+0x52>
4000eff8:	2801      	cmp	r0, #1
4000effa:	d130      	bne.n	4000f05e <mvXorCommandSet+0x9a>
4000effc:	f004 0301 	and.w	r3, r4, #1
4000f000:	f503 3370 	add.w	r3, r3, #245760	; 0x3c000
4000f004:	f503 7302 	add.w	r3, r3, #520	; 0x208
4000f008:	009b      	lsls	r3, r3, #2
4000f00a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000f00e:	681a      	ldr	r2, [r3, #0]
4000f010:	f042 0202 	orr.w	r2, r2, #2
4000f014:	e020      	b.n	4000f058 <mvXorCommandSet+0x94>
4000f016:	2d02      	cmp	r5, #2
4000f018:	d10e      	bne.n	4000f038 <mvXorCommandSet+0x74>
4000f01a:	2801      	cmp	r0, #1
4000f01c:	d124      	bne.n	4000f068 <mvXorCommandSet+0xa4>
4000f01e:	f004 0301 	and.w	r3, r4, #1
4000f022:	f503 3370 	add.w	r3, r3, #245760	; 0x3c000
4000f026:	f503 7302 	add.w	r3, r3, #520	; 0x208
4000f02a:	009b      	lsls	r3, r3, #2
4000f02c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000f030:	681a      	ldr	r2, [r3, #0]
4000f032:	f042 0204 	orr.w	r2, r2, #4
4000f036:	e00f      	b.n	4000f058 <mvXorCommandSet+0x94>
4000f038:	2d03      	cmp	r5, #3
4000f03a:	d115      	bne.n	4000f068 <mvXorCommandSet+0xa4>
4000f03c:	2802      	cmp	r0, #2
4000f03e:	d115      	bne.n	4000f06c <mvXorCommandSet+0xa8>
4000f040:	f004 0301 	and.w	r3, r4, #1
4000f044:	f503 3370 	add.w	r3, r3, #245760	; 0x3c000
4000f048:	f503 7302 	add.w	r3, r3, #520	; 0x208
4000f04c:	009b      	lsls	r3, r3, #2
4000f04e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000f052:	681a      	ldr	r2, [r3, #0]
4000f054:	f042 0208 	orr.w	r2, r2, #8
4000f058:	601a      	str	r2, [r3, #0]
4000f05a:	2000      	movs	r0, #0
4000f05c:	bd38      	pop	{r3, r4, r5, pc}
4000f05e:	2800      	cmp	r0, #0
4000f060:	bf14      	ite	ne
4000f062:	2004      	movne	r0, #4
4000f064:	2000      	moveq	r0, #0
4000f066:	bd38      	pop	{r3, r4, r5, pc}
4000f068:	2004      	movs	r0, #4
4000f06a:	bd38      	pop	{r3, r4, r5, pc}
4000f06c:	2004      	movs	r0, #4
4000f06e:	bd38      	pop	{r3, r4, r5, pc}

Disassembly of section .text.mvXorHalInit:

4000f070 <mvXorHalInit>:
mvXorHalInit():
4000f070:	b538      	push	{r3, r4, r5, lr}
4000f072:	4605      	mov	r5, r0
4000f074:	2400      	movs	r4, #0
4000f076:	e009      	b.n	4000f08c <mvXorHalInit+0x1c>
4000f078:	4620      	mov	r0, r4
4000f07a:	2101      	movs	r1, #1
4000f07c:	f7ff ffa2 	bl	4000efc4 <mvXorCommandSet>
4000f080:	4620      	mov	r0, r4
4000f082:	f248 4140 	movw	r1, #33856	; 0x8440
4000f086:	3401      	adds	r4, #1
4000f088:	f7ff ff32 	bl	4000eef0 <mvXorCtrlSet>
4000f08c:	42ac      	cmp	r4, r5
4000f08e:	d1f3      	bne.n	4000f078 <mvXorHalInit+0x8>
4000f090:	bd38      	pop	{r3, r4, r5, pc}

Disassembly of section .text.mvSysXorInit:

4000f094 <mvSysXorInit>:
mvSysXorInit():
4000f094:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
4000f098:	2710      	movs	r7, #16
4000f09a:	4c3d      	ldr	r4, [pc, #244]	; (4000f190 <mvSysXorInit+0xfc>)
4000f09c:	f04f 0901 	mov.w	r9, #1
4000f0a0:	f04f 0803 	mov.w	r8, #3
4000f0a4:	6825      	ldr	r5, [r4, #0]
4000f0a6:	4c3b      	ldr	r4, [pc, #236]	; (4000f194 <mvSysXorInit+0x100>)
4000f0a8:	6025      	str	r5, [r4, #0]
4000f0aa:	4c3b      	ldr	r4, [pc, #236]	; (4000f198 <mvSysXorInit+0x104>)
4000f0ac:	6825      	ldr	r5, [r4, #0]
4000f0ae:	4c3b      	ldr	r4, [pc, #236]	; (4000f19c <mvSysXorInit+0x108>)
4000f0b0:	6025      	str	r5, [r4, #0]
4000f0b2:	4d3b      	ldr	r5, [pc, #236]	; (4000f1a0 <mvSysXorInit+0x10c>)
4000f0b4:	682d      	ldr	r5, [r5, #0]
4000f0b6:	6065      	str	r5, [r4, #4]
4000f0b8:	4d3a      	ldr	r5, [pc, #232]	; (4000f1a4 <mvSysXorInit+0x110>)
4000f0ba:	682d      	ldr	r5, [r5, #0]
4000f0bc:	60a5      	str	r5, [r4, #8]
4000f0be:	4d3a      	ldr	r5, [pc, #232]	; (4000f1a8 <mvSysXorInit+0x114>)
4000f0c0:	682d      	ldr	r5, [r5, #0]
4000f0c2:	60e5      	str	r5, [r4, #12]
4000f0c4:	4d39      	ldr	r5, [pc, #228]	; (4000f1ac <mvSysXorInit+0x118>)
4000f0c6:	682d      	ldr	r5, [r5, #0]
4000f0c8:	6125      	str	r5, [r4, #16]
4000f0ca:	4c39      	ldr	r4, [pc, #228]	; (4000f1b0 <mvSysXorInit+0x11c>)
4000f0cc:	6825      	ldr	r5, [r4, #0]
4000f0ce:	4c39      	ldr	r4, [pc, #228]	; (4000f1b4 <mvSysXorInit+0x120>)
4000f0d0:	6025      	str	r5, [r4, #0]
4000f0d2:	4d39      	ldr	r5, [pc, #228]	; (4000f1b8 <mvSysXorInit+0x124>)
4000f0d4:	682d      	ldr	r5, [r5, #0]
4000f0d6:	6065      	str	r5, [r4, #4]
4000f0d8:	4d38      	ldr	r5, [pc, #224]	; (4000f1bc <mvSysXorInit+0x128>)
4000f0da:	682d      	ldr	r5, [r5, #0]
4000f0dc:	60a5      	str	r5, [r4, #8]
4000f0de:	4d38      	ldr	r5, [pc, #224]	; (4000f1c0 <mvSysXorInit+0x12c>)
4000f0e0:	682d      	ldr	r5, [r5, #0]
4000f0e2:	60e5      	str	r5, [r4, #12]
4000f0e4:	4d37      	ldr	r5, [pc, #220]	; (4000f1c4 <mvSysXorInit+0x130>)
4000f0e6:	682d      	ldr	r5, [r5, #0]
4000f0e8:	6125      	str	r5, [r4, #16]
4000f0ea:	2400      	movs	r4, #0
4000f0ec:	4625      	mov	r5, r4
4000f0ee:	4626      	mov	r6, r4
4000f0f0:	e00d      	b.n	4000f10e <mvSysXorInit+0x7a>
4000f0f2:	fa09 fc05 	lsl.w	ip, r9, r5
4000f0f6:	ea1c 0f01 	tst.w	ip, r1
4000f0fa:	d006      	beq.n	4000f10a <mvSysXorInit+0x76>
4000f0fc:	fa08 fa07 	lsl.w	sl, r8, r7
4000f100:	3401      	adds	r4, #1
4000f102:	ea4c 0c0a 	orr.w	ip, ip, sl
4000f106:	ea46 060c 	orr.w	r6, r6, ip
4000f10a:	3501      	adds	r5, #1
4000f10c:	3702      	adds	r7, #2
4000f10e:	4284      	cmp	r4, r0
4000f110:	d201      	bcs.n	4000f116 <mvSysXorInit+0x82>
4000f112:	2d08      	cmp	r5, #8
4000f114:	d1ed      	bne.n	4000f0f2 <mvSysXorInit+0x5e>
4000f116:	4c1e      	ldr	r4, [pc, #120]	; (4000f190 <mvSysXorInit+0xfc>)
4000f118:	2700      	movs	r7, #0
4000f11a:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 4000f1d0 <mvSysXorInit+0x13c>
4000f11e:	f04f 0801 	mov.w	r8, #1
4000f122:	6026      	str	r6, [r4, #0]
4000f124:	463c      	mov	r4, r7
4000f126:	e02a      	b.n	4000f17e <mvSysXorInit+0xea>
4000f128:	fa08 f504 	lsl.w	r5, r8, r4
4000f12c:	420d      	tst	r5, r1
4000f12e:	d022      	beq.n	4000f176 <mvSysXorInit+0xe2>
4000f130:	2c04      	cmp	r4, #4
4000f132:	d814      	bhi.n	4000f15e <mvSysXorInit+0xca>
4000f134:	e8df f004 	tbb	[pc, r4]
4000f138:	100d0a07 	andne	r0, sp, r7, lsl #20
4000f13c:	f44f0003 	vst4.8	{d16-d19}, [pc], r3
4000f140:	2570      	movs	r5, #112	; 0x70
4000f142:	4e21      	ldr	r6, [pc, #132]	; (4000f1c8 <mvSysXorInit+0x134>)
4000f144:	e00d      	b.n	4000f162 <mvSysXorInit+0xce>
4000f146:	f443 6660 	orr.w	r6, r3, #3584	; 0xe00
4000f14a:	e009      	b.n	4000f160 <mvSysXorInit+0xcc>
4000f14c:	f443 6650 	orr.w	r6, r3, #3328	; 0xd00
4000f150:	e006      	b.n	4000f160 <mvSysXorInit+0xcc>
4000f152:	f443 6630 	orr.w	r6, r3, #2816	; 0xb00
4000f156:	e003      	b.n	4000f160 <mvSysXorInit+0xcc>
4000f158:	f443 66e0 	orr.w	r6, r3, #1792	; 0x700
4000f15c:	e000      	b.n	4000f160 <mvSysXorInit+0xcc>
4000f15e:	461e      	mov	r6, r3
4000f160:	4d1a      	ldr	r5, [pc, #104]	; (4000f1cc <mvSysXorInit+0x138>)
4000f162:	f04c 4950 	orr.w	r9, ip, #3489660928	; 0xd0000000
4000f166:	3701      	adds	r7, #1
4000f168:	f8c9 6000 	str.w	r6, [r9]
4000f16c:	f10c 0620 	add.w	r6, ip, #32
4000f170:	f046 4650 	orr.w	r6, r6, #3489660928	; 0xd0000000
4000f174:	6035      	str	r5, [r6, #0]
4000f176:	3401      	adds	r4, #1
4000f178:	189b      	adds	r3, r3, r2
4000f17a:	f10c 0c04 	add.w	ip, ip, #4
4000f17e:	4287      	cmp	r7, r0
4000f180:	d201      	bcs.n	4000f186 <mvSysXorInit+0xf2>
4000f182:	2c08      	cmp	r4, #8
4000f184:	d1d0      	bne.n	4000f128 <mvSysXorInit+0x94>
4000f186:	2001      	movs	r0, #1
4000f188:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
4000f18c:	f7ff bf70 	b.w	4000f070 <mvXorHalInit>
4000f190:	d00f0a40 	andle	r0, pc, r0, asr #20
4000f194:	400208b4 			; <UNDEFINED> instruction: 0x400208b4
4000f198:	d00f0a50 	andle	r0, pc, r0, asr sl	; <UNPREDICTABLE>
4000f19c:	400208b8 			; <UNDEFINED> instruction: 0x400208b8
4000f1a0:	d00f0a54 	andle	r0, pc, r4, asr sl	; <UNPREDICTABLE>
4000f1a4:	d00f0a58 	andle	r0, pc, r8, asr sl	; <UNPREDICTABLE>
4000f1a8:	d00f0a5c 	andle	r0, pc, ip, asr sl	; <UNPREDICTABLE>
4000f1ac:	d00f0a60 	andle	r0, pc, r0, ror #20
4000f1b0:	d00f0a70 	andle	r0, pc, r0, ror sl	; <UNPREDICTABLE>
4000f1b4:	400208a0 	andmi	r0, r2, r0, lsr #17
4000f1b8:	d00f0a74 	andle	r0, pc, r4, ror sl	; <UNPREDICTABLE>
4000f1bc:	d00f0a78 	andle	r0, pc, r8, ror sl	; <UNPREDICTABLE>
4000f1c0:	d00f0a7c 	andle	r0, pc, ip, ror sl	; <UNPREDICTABLE>
4000f1c4:	d00f0a80 	andle	r0, pc, r0, lsl #21
4000f1c8:	40001f00 	andmi	r1, r0, r0, lsl #30
4000f1cc:	7fff0000 	svcvc	0x00ff0000
4000f1d0:	000f0a50 	andeq	r0, pc, r0, asr sl	; <UNPREDICTABLE>

Disassembly of section .text.ddr3NewTipEccScrub:

4000f1d4 <ddr3NewTipEccScrub>:
ddr3NewTipEccScrub():
4000f1d4:	b513      	push	{r0, r1, r4, lr}
4000f1d6:	481c      	ldr	r0, [pc, #112]	; (4000f248 <ddr3NewTipEccScrub+0x74>)
4000f1d8:	f002 ff34 	bl	40012044 <mvPrintf>
4000f1dc:	2000      	movs	r0, #0
4000f1de:	f7fc fff5 	bl	4000c1cc <mvHwsDdr3TipMaxCSGet>
4000f1e2:	2100      	movs	r1, #0
4000f1e4:	2201      	movs	r2, #1
4000f1e6:	460b      	mov	r3, r1
4000f1e8:	e003      	b.n	4000f1f2 <ddr3NewTipEccScrub+0x1e>
4000f1ea:	fa02 f403 	lsl.w	r4, r2, r3
4000f1ee:	3301      	adds	r3, #1
4000f1f0:	4321      	orrs	r1, r4
4000f1f2:	4283      	cmp	r3, r0
4000f1f4:	d1f9      	bne.n	4000f1ea <ddr3NewTipEccScrub+0x16>
4000f1f6:	4618      	mov	r0, r3
4000f1f8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
4000f1fc:	2300      	movs	r3, #0
4000f1fe:	4c13      	ldr	r4, [pc, #76]	; (4000f24c <ddr3NewTipEccScrub+0x78>)
4000f200:	f7ff ff48 	bl	4000f094 <mvSysXorInit>
4000f204:	2000      	movs	r0, #0
4000f206:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
4000f20a:	4601      	mov	r1, r0
4000f20c:	4623      	mov	r3, r4
4000f20e:	9400      	str	r4, [sp, #0]
4000f210:	f7ff fe98 	bl	4000ef44 <mvXorMemInit>
4000f214:	2000      	movs	r0, #0
4000f216:	f7ff fe7d 	bl	4000ef14 <mvXorStateGet>
4000f21a:	2800      	cmp	r0, #0
4000f21c:	d1fa      	bne.n	4000f214 <ddr3NewTipEccScrub+0x40>
4000f21e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
4000f222:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
4000f226:	4b09      	ldr	r3, [pc, #36]	; (4000f24c <ddr3NewTipEccScrub+0x78>)
4000f228:	9400      	str	r4, [sp, #0]
4000f22a:	f7ff fe8b 	bl	4000ef44 <mvXorMemInit>
4000f22e:	2000      	movs	r0, #0
4000f230:	f7ff fe70 	bl	4000ef14 <mvXorStateGet>
4000f234:	2800      	cmp	r0, #0
4000f236:	d1fa      	bne.n	4000f22e <ddr3NewTipEccScrub+0x5a>
4000f238:	f7ff fe28 	bl	4000ee8c <mvSysXorFinish>
4000f23c:	4804      	ldr	r0, [pc, #16]	; (4000f250 <ddr3NewTipEccScrub+0x7c>)
4000f23e:	b002      	add	sp, #8
4000f240:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
4000f244:	f002 befe 	b.w	40012044 <mvPrintf>
4000f248:	400143b4 			; <UNDEFINED> instruction: 0x400143b4
4000f24c:	deadbeef 	cdple	14, 10, cr11, cr13, cr15, {7}
4000f250:	400143de 	ldrdmi	r4, [r1], -lr

Disassembly of section .text.mvHwsDelay:

4000f254 <mvHwsDelay>:
mvHwsDelay():
4000f254:	b508      	push	{r3, lr}
4000f256:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
4000f25a:	4350      	muls	r0, r2
4000f25c:	f002 fd5e 	bl	40011d1c <__udelay>
4000f260:	2000      	movs	r0, #0
4000f262:	bd08      	pop	{r3, pc}

Disassembly of section .text.gtBreakOnFail:

4000f264 <gtBreakOnFail>:
gtBreakOnFail():
4000f264:	4770      	bx	lr

Disassembly of section .text.osMemCpy:

4000f266 <osMemCpy>:
osMemCpy():
4000f266:	b510      	push	{r4, lr}
4000f268:	2300      	movs	r3, #0
4000f26a:	e002      	b.n	4000f272 <osMemCpy+0xc>
4000f26c:	5ccc      	ldrb	r4, [r1, r3]
4000f26e:	54c4      	strb	r4, [r0, r3]
4000f270:	3301      	adds	r3, #1
4000f272:	4293      	cmp	r3, r2
4000f274:	d1fa      	bne.n	4000f26c <osMemCpy+0x6>
4000f276:	2000      	movs	r0, #0
4000f278:	bd10      	pop	{r4, pc}

Disassembly of section .text.ddr3TipPrintPbsResult:

4000f27c <ddr3TipPrintPbsResult>:
ddr3TipPrintPbsResult():
4000f27c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000f280:	2300      	movs	r3, #0
4000f282:	b087      	sub	sp, #28
4000f284:	2a01      	cmp	r2, #1
4000f286:	bf0c      	ite	eq
4000f288:	f101 0a05 	addeq.w	sl, r1, #5
4000f28c:	f101 0a01 	addne.w	sl, r1, #1
4000f290:	460c      	mov	r4, r1
4000f292:	2102      	movs	r1, #2
4000f294:	4615      	mov	r5, r2
4000f296:	9305      	str	r3, [sp, #20]
4000f298:	4680      	mov	r8, r0
4000f29a:	f7ff f9ff 	bl	4000e69c <ddr3TipDevAttrGet>
4000f29e:	4b37      	ldr	r3, [pc, #220]	; (4000f37c <ddr3TipPrintPbsResult+0x100>)
4000f2a0:	4622      	mov	r2, r4
4000f2a2:	4937      	ldr	r1, [pc, #220]	; (4000f380 <ddr3TipPrintPbsResult+0x104>)
4000f2a4:	ea4f 1a0a 	mov.w	sl, sl, lsl #4
4000f2a8:	2d01      	cmp	r5, #1
4000f2aa:	bf08      	it	eq
4000f2ac:	4619      	moveq	r1, r3
4000f2ae:	4681      	mov	r9, r0
4000f2b0:	4834      	ldr	r0, [pc, #208]	; (4000f384 <ddr3TipPrintPbsResult+0x108>)
4000f2b2:	f002 fec7 	bl	40012044 <mvPrintf>
4000f2b6:	4b34      	ldr	r3, [pc, #208]	; (4000f388 <ddr3TipPrintPbsResult+0x10c>)
4000f2b8:	681b      	ldr	r3, [r3, #0]
4000f2ba:	781b      	ldrb	r3, [r3, #0]
4000f2bc:	07d9      	lsls	r1, r3, #31
4000f2be:	d50e      	bpl.n	4000f2de <ddr3TipPrintPbsResult+0x62>
4000f2c0:	2714      	movs	r7, #20
4000f2c2:	4b32      	ldr	r3, [pc, #200]	; (4000f38c <ddr3TipPrintPbsResult+0x110>)
4000f2c4:	2600      	movs	r6, #0
4000f2c6:	fb07 4705 	mla	r7, r7, r5, r4
4000f2ca:	18ff      	adds	r7, r7, r3
4000f2cc:	e005      	b.n	4000f2da <ddr3TipPrintPbsResult+0x5e>
4000f2ce:	f817 1026 	ldrb.w	r1, [r7, r6, lsl #2]
4000f2d2:	3601      	adds	r6, #1
4000f2d4:	482e      	ldr	r0, [pc, #184]	; (4000f390 <ddr3TipPrintPbsResult+0x114>)
4000f2d6:	f002 feb5 	bl	40012044 <mvPrintf>
4000f2da:	454e      	cmp	r6, r9
4000f2dc:	d1f7      	bne.n	4000f2ce <ddr3TipPrintPbsResult+0x52>
4000f2de:	4f28      	ldr	r7, [pc, #160]	; (4000f380 <ddr3TipPrintPbsResult+0x104>)
4000f2e0:	4621      	mov	r1, r4
4000f2e2:	4e26      	ldr	r6, [pc, #152]	; (4000f37c <ddr3TipPrintPbsResult+0x100>)
4000f2e4:	2400      	movs	r4, #0
4000f2e6:	482b      	ldr	r0, [pc, #172]	; (4000f394 <ddr3TipPrintPbsResult+0x118>)
4000f2e8:	2d01      	cmp	r5, #1
4000f2ea:	bf14      	ite	ne
4000f2ec:	463a      	movne	r2, r7
4000f2ee:	4632      	moveq	r2, r6
4000f2f0:	4f25      	ldr	r7, [pc, #148]	; (4000f388 <ddr3TipPrintPbsResult+0x10c>)
4000f2f2:	f002 fea7 	bl	40012044 <mvPrintf>
4000f2f6:	4b21      	ldr	r3, [pc, #132]	; (4000f37c <ddr3TipPrintPbsResult+0x100>)
4000f2f8:	4921      	ldr	r1, [pc, #132]	; (4000f380 <ddr3TipPrintPbsResult+0x104>)
4000f2fa:	4827      	ldr	r0, [pc, #156]	; (4000f398 <ddr3TipPrintPbsResult+0x11c>)
4000f2fc:	2d01      	cmp	r5, #1
4000f2fe:	bf08      	it	eq
4000f300:	4619      	moveq	r1, r3
4000f302:	f002 fe9f 	bl	40012044 <mvPrintf>
4000f306:	683b      	ldr	r3, [r7, #0]
4000f308:	781b      	ldrb	r3, [r3, #0]
4000f30a:	07da      	lsls	r2, r3, #31
4000f30c:	d528      	bpl.n	4000f360 <ddr3TipPrintPbsResult+0xe4>
4000f30e:	4823      	ldr	r0, [pc, #140]	; (4000f39c <ddr3TipPrintPbsResult+0x120>)
4000f310:	4621      	mov	r1, r4
4000f312:	f002 fe97 	bl	40012044 <mvPrintf>
4000f316:	f8df b088 	ldr.w	fp, [pc, #136]	; 4000f3a0 <ddr3TipPrintPbsResult+0x124>
4000f31a:	2600      	movs	r6, #0
4000f31c:	683b      	ldr	r3, [r7, #0]
4000f31e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000f322:	fa43 f306 	asr.w	r3, r3, r6
4000f326:	07db      	lsls	r3, r3, #31
4000f328:	d517      	bpl.n	4000f35a <ddr3TipPrintPbsResult+0xde>
4000f32a:	2100      	movs	r1, #0
4000f32c:	eb04 030a 	add.w	r3, r4, sl
4000f330:	4640      	mov	r0, r8
4000f332:	9301      	str	r3, [sp, #4]
4000f334:	460a      	mov	r2, r1
4000f336:	ab05      	add	r3, sp, #20
4000f338:	9302      	str	r3, [sp, #8]
4000f33a:	4633      	mov	r3, r6
4000f33c:	9100      	str	r1, [sp, #0]
4000f33e:	f7f8 ff3d 	bl	400081bc <mvHwsDdr3TipBUSRead>
4000f342:	f8cb 0000 	str.w	r0, [fp]
4000f346:	b120      	cbz	r0, 4000f352 <ddr3TipPrintPbsResult+0xd6>
4000f348:	f7ff ff8c 	bl	4000f264 <gtBreakOnFail>
4000f34c:	4b14      	ldr	r3, [pc, #80]	; (4000f3a0 <ddr3TipPrintPbsResult+0x124>)
4000f34e:	6818      	ldr	r0, [r3, #0]
4000f350:	e010      	b.n	4000f374 <ddr3TipPrintPbsResult+0xf8>
4000f352:	4814      	ldr	r0, [pc, #80]	; (4000f3a4 <ddr3TipPrintPbsResult+0x128>)
4000f354:	9905      	ldr	r1, [sp, #20]
4000f356:	f002 fe75 	bl	40012044 <mvPrintf>
4000f35a:	3601      	adds	r6, #1
4000f35c:	454e      	cmp	r6, r9
4000f35e:	d9dd      	bls.n	4000f31c <ddr3TipPrintPbsResult+0xa0>
4000f360:	4811      	ldr	r0, [pc, #68]	; (4000f3a8 <ddr3TipPrintPbsResult+0x12c>)
4000f362:	3401      	adds	r4, #1
4000f364:	f002 fe6e 	bl	40012044 <mvPrintf>
4000f368:	2c08      	cmp	r4, #8
4000f36a:	d1c4      	bne.n	4000f2f6 <ddr3TipPrintPbsResult+0x7a>
4000f36c:	480e      	ldr	r0, [pc, #56]	; (4000f3a8 <ddr3TipPrintPbsResult+0x12c>)
4000f36e:	f002 fe69 	bl	40012044 <mvPrintf>
4000f372:	2000      	movs	r0, #0
4000f374:	b007      	add	sp, #28
4000f376:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000f37a:	bf00      	nop
4000f37c:	40012a24 	andmi	r2, r1, r4, lsr #20
4000f380:	40012a21 	andmi	r2, r1, r1, lsr #20
4000f384:	40014406 	andmi	r4, r1, r6, lsl #8
4000f388:	40020428 	andmi	r0, r2, r8, lsr #8
4000f38c:	400206c5 	andmi	r0, r2, r5, asr #13
4000f390:	40012a0a 	andmi	r2, r1, sl, lsl #20
4000f394:	4001441f 	andmi	r4, r1, pc, lsl r4
4000f398:	40014430 	andmi	r4, r1, r0, lsr r4
4000f39c:	40014437 	andmi	r4, r1, r7, lsr r4
4000f3a0:	400206c0 	andmi	r0, r2, r0, asr #13
4000f3a4:	40012a5b 	andmi	r2, r1, fp, asr sl
4000f3a8:	40012734 	andmi	r2, r1, r4, lsr r7

Disassembly of section .text.ddr3TipPrintAllPbsResult:

4000f3ac <ddr3TipPrintAllPbsResult>:
ddr3TipPrintAllPbsResult():
4000f3ac:	b570      	push	{r4, r5, r6, lr}
4000f3ae:	4605      	mov	r5, r0
4000f3b0:	f7fc ff0c 	bl	4000c1cc <mvHwsDdr3TipMaxCSGet>
4000f3b4:	2400      	movs	r4, #0
4000f3b6:	4606      	mov	r6, r0
4000f3b8:	e00a      	b.n	4000f3d0 <ddr3TipPrintAllPbsResult+0x24>
4000f3ba:	4621      	mov	r1, r4
4000f3bc:	2201      	movs	r2, #1
4000f3be:	4628      	mov	r0, r5
4000f3c0:	f7ff ff5c 	bl	4000f27c <ddr3TipPrintPbsResult>
4000f3c4:	4621      	mov	r1, r4
4000f3c6:	4628      	mov	r0, r5
4000f3c8:	2200      	movs	r2, #0
4000f3ca:	f7ff ff57 	bl	4000f27c <ddr3TipPrintPbsResult>
4000f3ce:	3401      	adds	r4, #1
4000f3d0:	42b4      	cmp	r4, r6
4000f3d2:	d1f2      	bne.n	4000f3ba <ddr3TipPrintAllPbsResult+0xe>
4000f3d4:	2000      	movs	r0, #0
4000f3d6:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text.ddr3TipCleanPbsResult:

4000f3d8 <ddr3TipCleanPbsResult>:
ddr3TipCleanPbsResult():
4000f3d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
4000f3dc:	2901      	cmp	r1, #1
4000f3de:	4b1c      	ldr	r3, [pc, #112]	; (4000f450 <ddr3TipCleanPbsResult+0x78>)
4000f3e0:	4607      	mov	r7, r0
4000f3e2:	681e      	ldr	r6, [r3, #0]
4000f3e4:	d101      	bne.n	4000f3ea <ddr3TipCleanPbsResult+0x12>
4000f3e6:	3605      	adds	r6, #5
4000f3e8:	e000      	b.n	4000f3ec <ddr3TipCleanPbsResult+0x14>
4000f3ea:	3601      	adds	r6, #1
4000f3ec:	2102      	movs	r1, #2
4000f3ee:	4638      	mov	r0, r7
4000f3f0:	f7ff f954 	bl	4000e69c <ddr3TipDevAttrGet>
4000f3f4:	4b17      	ldr	r3, [pc, #92]	; (4000f454 <ddr3TipCleanPbsResult+0x7c>)
4000f3f6:	0136      	lsls	r6, r6, #4
4000f3f8:	681b      	ldr	r3, [r3, #0]
4000f3fa:	fa5f f980 	uxtb.w	r9, r0
4000f3fe:	7818      	ldrb	r0, [r3, #0]
4000f400:	f010 0001 	ands.w	r0, r0, #1
4000f404:	d020      	beq.n	4000f448 <ddr3TipCleanPbsResult+0x70>
4000f406:	2400      	movs	r4, #0
4000f408:	f8df a04c 	ldr.w	sl, [pc, #76]	; 4000f458 <ddr3TipCleanPbsResult+0x80>
4000f40c:	46a0      	mov	r8, r4
4000f40e:	e018      	b.n	4000f442 <ddr3TipCleanPbsResult+0x6a>
4000f410:	2500      	movs	r5, #0
4000f412:	2100      	movs	r1, #0
4000f414:	19ab      	adds	r3, r5, r6
4000f416:	4638      	mov	r0, r7
4000f418:	9302      	str	r3, [sp, #8]
4000f41a:	460a      	mov	r2, r1
4000f41c:	460b      	mov	r3, r1
4000f41e:	e88d 0110 	stmia.w	sp, {r4, r8}
4000f422:	f8cd 800c 	str.w	r8, [sp, #12]
4000f426:	f7f8 ff4f 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000f42a:	f8ca 0000 	str.w	r0, [sl]
4000f42e:	b120      	cbz	r0, 4000f43a <ddr3TipCleanPbsResult+0x62>
4000f430:	f7ff ff18 	bl	4000f264 <gtBreakOnFail>
4000f434:	4b08      	ldr	r3, [pc, #32]	; (4000f458 <ddr3TipCleanPbsResult+0x80>)
4000f436:	6818      	ldr	r0, [r3, #0]
4000f438:	e006      	b.n	4000f448 <ddr3TipCleanPbsResult+0x70>
4000f43a:	3501      	adds	r5, #1
4000f43c:	2d0c      	cmp	r5, #12
4000f43e:	d1e8      	bne.n	4000f412 <ddr3TipCleanPbsResult+0x3a>
4000f440:	3401      	adds	r4, #1
4000f442:	454c      	cmp	r4, r9
4000f444:	d9e4      	bls.n	4000f410 <ddr3TipCleanPbsResult+0x38>
4000f446:	2000      	movs	r0, #0
4000f448:	b004      	add	sp, #16
4000f44a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
4000f44e:	bf00      	nop
4000f450:	400207cc 	andmi	r0, r2, ip, asr #15
4000f454:	40020428 	andmi	r0, r2, r8, lsr #8
4000f458:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipPbs:

4000f45c <ddr3TipPbs>:
ddr3TipPbs():
4000f45c:	4ba9      	ldr	r3, [pc, #676]	; (4000f704 <ddr3TipPbs+0x2a8>)
4000f45e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000f462:	4605      	mov	r5, r0
4000f464:	781a      	ldrb	r2, [r3, #0]
4000f466:	b09b      	sub	sp, #108	; 0x6c
4000f468:	4ba7      	ldr	r3, [pc, #668]	; (4000f708 <ddr3TipPbs+0x2ac>)
4000f46a:	460c      	mov	r4, r1
4000f46c:	f643 5009 	movw	r0, #15625	; 0x3d09
4000f470:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
4000f474:	f7f4 ee1a 	blx	400040ac <__aeabi_uidiv>
4000f478:	2c01      	cmp	r4, #1
4000f47a:	bf14      	ite	ne
4000f47c:	f04f 0b00 	movne.w	fp, #0
4000f480:	f04f 0b01 	moveq.w	fp, #1
4000f484:	bf14      	ite	ne
4000f486:	f04f 083f 	movne.w	r8, #63	; 0x3f
4000f48a:	f04f 081f 	moveq.w	r8, #31
4000f48e:	f1bb 0f00 	cmp.w	fp, #0
4000f492:	bf14      	ite	ne
4000f494:	4646      	movne	r6, r8
4000f496:	2600      	moveq	r6, #0
4000f498:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
4000f49c:	9612      	str	r6, [sp, #72]	; 0x48
4000f49e:	9016      	str	r0, [sp, #88]	; 0x58
4000f4a0:	f7fb fe66 	bl	4000b170 <ddr3TipGetMaskResultsDqReg>
4000f4a4:	2102      	movs	r1, #2
4000f4a6:	9011      	str	r0, [sp, #68]	; 0x44
4000f4a8:	4628      	mov	r0, r5
4000f4aa:	f7ff f8f7 	bl	4000e69c <ddr3TipDevAttrGet>
4000f4ae:	4b97      	ldr	r3, [pc, #604]	; (4000f70c <ddr3TipPbs+0x2b0>)
4000f4b0:	681b      	ldr	r3, [r3, #0]
4000f4b2:	781b      	ldrb	r3, [r3, #0]
4000f4b4:	07de      	lsls	r6, r3, #31
4000f4b6:	b2c0      	uxtb	r0, r0
4000f4b8:	900f      	str	r0, [sp, #60]	; 0x3c
4000f4ba:	d51f      	bpl.n	4000f4fc <ddr3TipPbs+0xa0>
4000f4bc:	2100      	movs	r1, #0
4000f4be:	ab19      	add	r3, sp, #100	; 0x64
4000f4c0:	4628      	mov	r0, r5
4000f4c2:	9300      	str	r3, [sp, #0]
4000f4c4:	460a      	mov	r2, r1
4000f4c6:	f04f 33ff 	mov.w	r3, #4294967295
4000f4ca:	9301      	str	r3, [sp, #4]
4000f4cc:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000f4d0:	f7f8 fd68 	bl	40007fa4 <mvHwsDdr3TipIFRead>
4000f4d4:	4e8e      	ldr	r6, [pc, #568]	; (4000f710 <ddr3TipPbs+0x2b4>)
4000f4d6:	4601      	mov	r1, r0
4000f4d8:	6030      	str	r0, [r6, #0]
4000f4da:	b950      	cbnz	r0, 4000f4f2 <ddr3TipPbs+0x96>
4000f4dc:	2308      	movs	r3, #8
4000f4de:	4628      	mov	r0, r5
4000f4e0:	9300      	str	r3, [sp, #0]
4000f4e2:	460a      	mov	r2, r1
4000f4e4:	9301      	str	r3, [sp, #4]
4000f4e6:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000f4ea:	f7f8 fa3d 	bl	40007968 <mvHwsDdr3TipIFWrite>
4000f4ee:	6030      	str	r0, [r6, #0]
4000f4f0:	b120      	cbz	r0, 4000f4fc <ddr3TipPbs+0xa0>
4000f4f2:	f7ff feb7 	bl	4000f264 <gtBreakOnFail>
4000f4f6:	6830      	ldr	r0, [r6, #0]
4000f4f8:	f000 bf50 	b.w	4001039c <ddr3TipPbs+0xf40>
4000f4fc:	4b85      	ldr	r3, [pc, #532]	; (4000f714 <ddr3TipPbs+0x2b8>)
4000f4fe:	2c01      	cmp	r4, #1
4000f500:	681a      	ldr	r2, [r3, #0]
4000f502:	ea4f 0282 	mov.w	r2, r2, lsl #2
4000f506:	d101      	bne.n	4000f50c <ddr3TipPbs+0xb0>
4000f508:	3203      	adds	r2, #3
4000f50a:	e000      	b.n	4000f50e <ddr3TipPbs+0xb2>
4000f50c:	3201      	adds	r2, #1
4000f50e:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 4000f70c <ddr3TipPbs+0x2b0>
4000f512:	f04f 33ff 	mov.w	r3, #4294967295
4000f516:	4980      	ldr	r1, [pc, #512]	; (4000f718 <ddr3TipPbs+0x2bc>)
4000f518:	4628      	mov	r0, r5
4000f51a:	f7f6 ff75 	bl	40006408 <mvHwsDdr3TipReadAdllValue>
4000f51e:	2600      	movs	r6, #0
4000f520:	f8cd b00c 	str.w	fp, [sp, #12]
4000f524:	2701      	movs	r7, #1
4000f526:	9600      	str	r6, [sp, #0]
4000f528:	4632      	mov	r2, r6
4000f52a:	9601      	str	r6, [sp, #4]
4000f52c:	4639      	mov	r1, r7
4000f52e:	9602      	str	r6, [sp, #8]
4000f530:	f8cd b010 	str.w	fp, [sp, #16]
4000f534:	f8d9 3000 	ldr.w	r3, [r9]
4000f538:	9812      	ldr	r0, [sp, #72]	; 0x48
4000f53a:	f8df a204 	ldr.w	sl, [pc, #516]	; 4000f740 <ddr3TipPbs+0x2e4>
4000f53e:	781b      	ldrb	r3, [r3, #0]
4000f540:	9006      	str	r0, [sp, #24]
4000f542:	4628      	mov	r0, r5
4000f544:	f8cd 801c 	str.w	r8, [sp, #28]
4000f548:	9305      	str	r3, [sp, #20]
4000f54a:	4b74      	ldr	r3, [pc, #464]	; (4000f71c <ddr3TipPbs+0x2c0>)
4000f54c:	781b      	ldrb	r3, [r3, #0]
4000f54e:	9709      	str	r7, [sp, #36]	; 0x24
4000f550:	960a      	str	r6, [sp, #40]	; 0x28
4000f552:	9308      	str	r3, [sp, #32]
4000f554:	4b72      	ldr	r3, [pc, #456]	; (4000f720 <ddr3TipPbs+0x2c4>)
4000f556:	960b      	str	r6, [sp, #44]	; 0x2c
4000f558:	930c      	str	r3, [sp, #48]	; 0x30
4000f55a:	463b      	mov	r3, r7
4000f55c:	f7fb fef8 	bl	4000b350 <ddr3TipIpTraining>
4000f560:	42bc      	cmp	r4, r7
4000f562:	bf0c      	ite	eq
4000f564:	211f      	moveq	r1, #31
4000f566:	4631      	movne	r1, r6
4000f568:	f8d9 3000 	ldr.w	r3, [r9]
4000f56c:	2003      	movs	r0, #3
4000f56e:	9115      	str	r1, [sp, #84]	; 0x54
4000f570:	4632      	mov	r2, r6
4000f572:	f8df c1b4 	ldr.w	ip, [pc, #436]	; 4000f728 <ddr3TipPbs+0x2cc>
4000f576:	f8df e1bc 	ldr.w	lr, [pc, #444]	; 4000f734 <ddr3TipPbs+0x2d8>
4000f57a:	496a      	ldr	r1, [pc, #424]	; (4000f724 <ddr3TipPbs+0x2c8>)
4000f57c:	e019      	b.n	4000f5b2 <ddr3TipPbs+0x156>
4000f57e:	f893 905c 	ldrb.w	r9, [r3, #92]	; 0x5c
4000f582:	fa49 f906 	asr.w	r9, r9, r6
4000f586:	f019 0f01 	tst.w	r9, #1
4000f58a:	d011      	beq.n	4000f5b0 <ddr3TipPbs+0x154>
4000f58c:	f893 9000 	ldrb.w	r9, [r3]
4000f590:	f019 0f01 	tst.w	r9, #1
4000f594:	d00c      	beq.n	4000f5b0 <ddr3TipPbs+0x154>
4000f596:	2c01      	cmp	r4, #1
4000f598:	bf14      	ite	ne
4000f59a:	f04f 093f 	movne.w	r9, #63	; 0x3f
4000f59e:	f04f 091f 	moveq.w	r9, #31
4000f5a2:	f806 000e 	strb.w	r0, [r6, lr]
4000f5a6:	f806 900c 	strb.w	r9, [r6, ip]
4000f5aa:	f806 700a 	strb.w	r7, [r6, sl]
4000f5ae:	5472      	strb	r2, [r6, r1]
4000f5b0:	3601      	adds	r6, #1
4000f5b2:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
4000f5b6:	454e      	cmp	r6, r9
4000f5b8:	d3e1      	bcc.n	4000f57e <ddr3TipPbs+0x122>
4000f5ba:	462f      	mov	r7, r5
4000f5bc:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
4000f5c0:	2600      	movs	r6, #0
4000f5c2:	f8df a160 	ldr.w	sl, [pc, #352]	; 4000f724 <ddr3TipPbs+0x2c8>
4000f5c6:	4625      	mov	r5, r4
4000f5c8:	e077      	b.n	4000f6ba <ddr3TipPbs+0x25e>
4000f5ca:	4b50      	ldr	r3, [pc, #320]	; (4000f70c <ddr3TipPbs+0x2b0>)
4000f5cc:	681b      	ldr	r3, [r3, #0]
4000f5ce:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000f5d2:	fa43 f306 	asr.w	r3, r3, r6
4000f5d6:	07dc      	lsls	r4, r3, #31
4000f5d8:	d56c      	bpl.n	4000f6b4 <ddr3TipPbs+0x258>
4000f5da:	4852      	ldr	r0, [pc, #328]	; (4000f724 <ddr3TipPbs+0x2c8>)
4000f5dc:	2400      	movs	r4, #0
4000f5de:	4952      	ldr	r1, [pc, #328]	; (4000f728 <ddr3TipPbs+0x2cc>)
4000f5e0:	1980      	adds	r0, r0, r6
4000f5e2:	9013      	str	r0, [sp, #76]	; 0x4c
4000f5e4:	1989      	adds	r1, r1, r6
4000f5e6:	9114      	str	r1, [sp, #80]	; 0x50
4000f5e8:	f839 3014 	ldrh.w	r3, [r9, r4, lsl #1]
4000f5ec:	aa18      	add	r2, sp, #96	; 0x60
4000f5ee:	2101      	movs	r1, #1
4000f5f0:	9200      	str	r2, [sp, #0]
4000f5f2:	4638      	mov	r0, r7
4000f5f4:	f04f 32ff 	mov.w	r2, #4294967295
4000f5f8:	9201      	str	r2, [sp, #4]
4000f5fa:	2200      	movs	r2, #0
4000f5fc:	f7f8 fcd2 	bl	40007fa4 <mvHwsDdr3TipIFRead>
4000f600:	4b43      	ldr	r3, [pc, #268]	; (4000f710 <ddr3TipPbs+0x2b4>)
4000f602:	4601      	mov	r1, r0
4000f604:	6018      	str	r0, [r3, #0]
4000f606:	2800      	cmp	r0, #0
4000f608:	f040 83d4 	bne.w	4000fdb4 <ddr3TipPbs+0x958>
4000f60c:	4b3f      	ldr	r3, [pc, #252]	; (4000f70c <ddr3TipPbs+0x2b0>)
4000f60e:	681b      	ldr	r3, [r3, #0]
4000f610:	781b      	ldrb	r3, [r3, #0]
4000f612:	07d8      	lsls	r0, r3, #31
4000f614:	d54b      	bpl.n	4000f6ae <ddr3TipPbs+0x252>
4000f616:	4b45      	ldr	r3, [pc, #276]	; (4000f72c <ddr3TipPbs+0x2d0>)
4000f618:	781b      	ldrb	r3, [r3, #0]
4000f61a:	2b01      	cmp	r3, #1
4000f61c:	d806      	bhi.n	4000f62c <ddr3TipPbs+0x1d0>
4000f61e:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000f620:	4622      	mov	r2, r4
4000f622:	4843      	ldr	r0, [pc, #268]	; (4000f730 <ddr3TipPbs+0x2d4>)
4000f624:	9300      	str	r3, [sp, #0]
4000f626:	4633      	mov	r3, r6
4000f628:	f002 fd0c 	bl	40012044 <mvPrintf>
4000f62c:	4b41      	ldr	r3, [pc, #260]	; (4000f734 <ddr3TipPbs+0x2d8>)
4000f62e:	5cf3      	ldrb	r3, [r6, r3]
4000f630:	2b03      	cmp	r3, #3
4000f632:	d13c      	bne.n	4000f6ae <ddr3TipPbs+0x252>
4000f634:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000f636:	019a      	lsls	r2, r3, #6
4000f638:	d408      	bmi.n	4000f64c <ddr3TipPbs+0x1f0>
4000f63a:	4b3c      	ldr	r3, [pc, #240]	; (4000f72c <ddr3TipPbs+0x2d0>)
4000f63c:	781b      	ldrb	r3, [r3, #0]
4000f63e:	2b01      	cmp	r3, #1
4000f640:	d802      	bhi.n	4000f648 <ddr3TipPbs+0x1ec>
4000f642:	483d      	ldr	r0, [pc, #244]	; (4000f738 <ddr3TipPbs+0x2dc>)
4000f644:	f002 fcfe 	bl	40012044 <mvPrintf>
4000f648:	2201      	movs	r2, #1
4000f64a:	e011      	b.n	4000f670 <ddr3TipPbs+0x214>
4000f64c:	9810      	ldr	r0, [sp, #64]	; 0x40
4000f64e:	9915      	ldr	r1, [sp, #84]	; 0x54
4000f650:	ea00 0203 	and.w	r2, r0, r3
4000f654:	428a      	cmp	r2, r1
4000f656:	d111      	bne.n	4000f67c <ddr3TipPbs+0x220>
4000f658:	4a34      	ldr	r2, [pc, #208]	; (4000f72c <ddr3TipPbs+0x2d0>)
4000f65a:	7812      	ldrb	r2, [r2, #0]
4000f65c:	2a01      	cmp	r2, #1
4000f65e:	d806      	bhi.n	4000f66e <ddr3TipPbs+0x212>
4000f660:	9300      	str	r3, [sp, #0]
4000f662:	2100      	movs	r1, #0
4000f664:	4835      	ldr	r0, [pc, #212]	; (4000f73c <ddr3TipPbs+0x2e0>)
4000f666:	4622      	mov	r2, r4
4000f668:	4633      	mov	r3, r6
4000f66a:	f002 fceb 	bl	40012044 <mvPrintf>
4000f66e:	2204      	movs	r2, #4
4000f670:	4b30      	ldr	r3, [pc, #192]	; (4000f734 <ddr3TipPbs+0x2d8>)
4000f672:	54f2      	strb	r2, [r6, r3]
4000f674:	2200      	movs	r2, #0
4000f676:	4b32      	ldr	r3, [pc, #200]	; (4000f740 <ddr3TipPbs+0x2e4>)
4000f678:	54f2      	strb	r2, [r6, r3]
4000f67a:	e018      	b.n	4000f6ae <ddr3TipPbs+0x252>
4000f67c:	2d01      	cmp	r5, #1
4000f67e:	d101      	bne.n	4000f684 <ddr3TipPbs+0x228>
4000f680:	3201      	adds	r2, #1
4000f682:	e000      	b.n	4000f686 <ddr3TipPbs+0x22a>
4000f684:	3a01      	subs	r2, #1
4000f686:	f816 100a 	ldrb.w	r1, [r6, sl]
4000f68a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
4000f68c:	4826      	ldr	r0, [pc, #152]	; (4000f728 <ddr3TipPbs+0x2cc>)
4000f68e:	4291      	cmp	r1, r2
4000f690:	bf38      	it	cc
4000f692:	b2d1      	uxtbcc	r1, r2
4000f694:	9218      	str	r2, [sp, #96]	; 0x60
4000f696:	7019      	strb	r1, [r3, #0]
4000f698:	5c33      	ldrb	r3, [r6, r0]
4000f69a:	429a      	cmp	r2, r3
4000f69c:	bf98      	it	ls
4000f69e:	b2d3      	uxtbls	r3, r2
4000f6a0:	9a14      	ldr	r2, [sp, #80]	; 0x50
4000f6a2:	7013      	strb	r3, [r2, #0]
4000f6a4:	2d01      	cmp	r5, #1
4000f6a6:	bf08      	it	eq
4000f6a8:	460b      	moveq	r3, r1
4000f6aa:	4a26      	ldr	r2, [pc, #152]	; (4000f744 <ddr3TipPbs+0x2e8>)
4000f6ac:	54b3      	strb	r3, [r6, r2]
4000f6ae:	3401      	adds	r4, #1
4000f6b0:	2c08      	cmp	r4, #8
4000f6b2:	d199      	bne.n	4000f5e8 <ddr3TipPbs+0x18c>
4000f6b4:	3601      	adds	r6, #1
4000f6b6:	f109 0910 	add.w	r9, r9, #16
4000f6ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
4000f6bc:	429e      	cmp	r6, r3
4000f6be:	d384      	bcc.n	4000f5ca <ddr3TipPbs+0x16e>
4000f6c0:	462c      	mov	r4, r5
4000f6c2:	2600      	movs	r6, #0
4000f6c4:	463d      	mov	r5, r7
4000f6c6:	f8df a060 	ldr.w	sl, [pc, #96]	; 4000f728 <ddr3TipPbs+0x2cc>
4000f6ca:	f8df 9058 	ldr.w	r9, [pc, #88]	; 4000f724 <ddr3TipPbs+0x2c8>
4000f6ce:	e130      	b.n	4000f932 <ddr3TipPbs+0x4d6>
4000f6d0:	4b0e      	ldr	r3, [pc, #56]	; (4000f70c <ddr3TipPbs+0x2b0>)
4000f6d2:	681b      	ldr	r3, [r3, #0]
4000f6d4:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000f6d8:	fa42 f206 	asr.w	r2, r2, r6
4000f6dc:	07d7      	lsls	r7, r2, #31
4000f6de:	f140 8127 	bpl.w	4000f930 <ddr3TipPbs+0x4d4>
4000f6e2:	781b      	ldrb	r3, [r3, #0]
4000f6e4:	07d8      	lsls	r0, r3, #31
4000f6e6:	f140 8123 	bpl.w	4000f930 <ddr3TipPbs+0x4d4>
4000f6ea:	4b12      	ldr	r3, [pc, #72]	; (4000f734 <ddr3TipPbs+0x2d8>)
4000f6ec:	5cf3      	ldrb	r3, [r6, r3]
4000f6ee:	2b04      	cmp	r3, #4
4000f6f0:	f040 811e 	bne.w	4000f930 <ddr3TipPbs+0x4d4>
4000f6f4:	4b07      	ldr	r3, [pc, #28]	; (4000f714 <ddr3TipPbs+0x2b8>)
4000f6f6:	2c01      	cmp	r4, #1
4000f6f8:	681b      	ldr	r3, [r3, #0]
4000f6fa:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000f6fe:	d123      	bne.n	4000f748 <ddr3TipPbs+0x2ec>
4000f700:	3354      	adds	r3, #84	; 0x54
4000f702:	e022      	b.n	4000f74a <ddr3TipPbs+0x2ee>
4000f704:	40020424 	andmi	r0, r2, r4, lsr #8
4000f708:	4001662c 	andmi	r6, r1, ip, lsr #12
4000f70c:	40020428 	andmi	r0, r2, r8, lsr #8
4000f710:	400206c0 	andmi	r0, r2, r0, asr #13
4000f714:	400207cc 	andmi	r0, r2, ip, asr #15
4000f718:	40020720 	andmi	r0, r2, r0, lsr #14
4000f71c:	40016b24 	andmi	r6, r1, r4, lsr #22
4000f720:	400206c4 	andmi	r0, r2, r4, asr #13
4000f724:	40020706 	andmi	r0, r2, r6, lsl #14
4000f728:	400206ed 	andmi	r0, r2, sp, ror #13
4000f72c:	40016158 	andmi	r6, r1, r8, asr r1
4000f730:	4001454a 	andmi	r4, r1, sl, asr #10
4000f734:	400206f7 	strdmi	r0, [r2], -r7
4000f738:	40014443 	andmi	r4, r1, r3, asr #8
4000f73c:	40014458 	andmi	r4, r1, r8, asr r4
4000f740:	400206fc 	strdmi	r0, [r2], -ip
4000f744:	40020734 	andmi	r0, r2, r4, lsr r7
4000f748:	3314      	adds	r3, #20
4000f74a:	2100      	movs	r1, #0
4000f74c:	9302      	str	r3, [sp, #8]
4000f74e:	4628      	mov	r0, r5
4000f750:	231f      	movs	r3, #31
4000f752:	460a      	mov	r2, r1
4000f754:	9303      	str	r3, [sp, #12]
4000f756:	460b      	mov	r3, r1
4000f758:	9600      	str	r6, [sp, #0]
4000f75a:	9101      	str	r1, [sp, #4]
4000f75c:	f7f8 fdb4 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000f760:	4f9b      	ldr	r7, [pc, #620]	; (4000f9d0 <ddr3TipPbs+0x574>)
4000f762:	6038      	str	r0, [r7, #0]
4000f764:	2800      	cmp	r0, #0
4000f766:	f040 857c 	bne.w	40010262 <ddr3TipPbs+0xe06>
4000f76a:	4b9a      	ldr	r3, [pc, #616]	; (4000f9d4 <ddr3TipPbs+0x578>)
4000f76c:	2c01      	cmp	r4, #1
4000f76e:	681b      	ldr	r3, [r3, #0]
4000f770:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000f774:	d101      	bne.n	4000f77a <ddr3TipPbs+0x31e>
4000f776:	3355      	adds	r3, #85	; 0x55
4000f778:	e000      	b.n	4000f77c <ddr3TipPbs+0x320>
4000f77a:	3315      	adds	r3, #21
4000f77c:	2100      	movs	r1, #0
4000f77e:	9302      	str	r3, [sp, #8]
4000f780:	4628      	mov	r0, r5
4000f782:	231f      	movs	r3, #31
4000f784:	460a      	mov	r2, r1
4000f786:	9303      	str	r3, [sp, #12]
4000f788:	460b      	mov	r3, r1
4000f78a:	9600      	str	r6, [sp, #0]
4000f78c:	9101      	str	r1, [sp, #4]
4000f78e:	f7f8 fd9b 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000f792:	4f8f      	ldr	r7, [pc, #572]	; (4000f9d0 <ddr3TipPbs+0x574>)
4000f794:	4602      	mov	r2, r0
4000f796:	6038      	str	r0, [r7, #0]
4000f798:	2800      	cmp	r0, #0
4000f79a:	f040 8562 	bne.w	40010262 <ddr3TipPbs+0xe06>
4000f79e:	4b8e      	ldr	r3, [pc, #568]	; (4000f9d8 <ddr3TipPbs+0x57c>)
4000f7a0:	2101      	movs	r1, #1
4000f7a2:	f806 0009 	strb.w	r0, [r6, r9]
4000f7a6:	54f0      	strb	r0, [r6, r3]
4000f7a8:	2c01      	cmp	r4, #1
4000f7aa:	bf14      	ite	ne
4000f7ac:	233f      	movne	r3, #63	; 0x3f
4000f7ae:	231f      	moveq	r3, #31
4000f7b0:	f806 300a 	strb.w	r3, [r6, sl]
4000f7b4:	4b89      	ldr	r3, [pc, #548]	; (4000f9dc <ddr3TipPbs+0x580>)
4000f7b6:	9000      	str	r0, [sp, #0]
4000f7b8:	9001      	str	r0, [sp, #4]
4000f7ba:	9002      	str	r0, [sp, #8]
4000f7bc:	f8cd b00c 	str.w	fp, [sp, #12]
4000f7c0:	f8cd b010 	str.w	fp, [sp, #16]
4000f7c4:	681b      	ldr	r3, [r3, #0]
4000f7c6:	9812      	ldr	r0, [sp, #72]	; 0x48
4000f7c8:	781b      	ldrb	r3, [r3, #0]
4000f7ca:	9006      	str	r0, [sp, #24]
4000f7cc:	4628      	mov	r0, r5
4000f7ce:	f8cd 801c 	str.w	r8, [sp, #28]
4000f7d2:	9305      	str	r3, [sp, #20]
4000f7d4:	4b82      	ldr	r3, [pc, #520]	; (4000f9e0 <ddr3TipPbs+0x584>)
4000f7d6:	781b      	ldrb	r3, [r3, #0]
4000f7d8:	9109      	str	r1, [sp, #36]	; 0x24
4000f7da:	920a      	str	r2, [sp, #40]	; 0x28
4000f7dc:	9308      	str	r3, [sp, #32]
4000f7de:	4b81      	ldr	r3, [pc, #516]	; (4000f9e4 <ddr3TipPbs+0x588>)
4000f7e0:	920b      	str	r2, [sp, #44]	; 0x2c
4000f7e2:	930c      	str	r3, [sp, #48]	; 0x30
4000f7e4:	460b      	mov	r3, r1
4000f7e6:	f7fb fdb3 	bl	4000b350 <ddr3TipIpTraining>
4000f7ea:	4b7f      	ldr	r3, [pc, #508]	; (4000f9e8 <ddr3TipPbs+0x58c>)
4000f7ec:	781b      	ldrb	r3, [r3, #0]
4000f7ee:	2b02      	cmp	r3, #2
4000f7f0:	d802      	bhi.n	4000f7f8 <ddr3TipPbs+0x39c>
4000f7f2:	487e      	ldr	r0, [pc, #504]	; (4000f9ec <ddr3TipPbs+0x590>)
4000f7f4:	f002 fc26 	bl	40012044 <mvPrintf>
4000f7f8:	4a7d      	ldr	r2, [pc, #500]	; (4000f9f0 <ddr3TipPbs+0x594>)
4000f7fa:	2700      	movs	r7, #0
4000f7fc:	4b7d      	ldr	r3, [pc, #500]	; (4000f9f4 <ddr3TipPbs+0x598>)
4000f7fe:	00f1      	lsls	r1, r6, #3
4000f800:	1992      	adds	r2, r2, r6
4000f802:	9113      	str	r1, [sp, #76]	; 0x4c
4000f804:	199b      	adds	r3, r3, r6
4000f806:	9214      	str	r2, [sp, #80]	; 0x50
4000f808:	9317      	str	r3, [sp, #92]	; 0x5c
4000f80a:	9813      	ldr	r0, [sp, #76]	; 0x4c
4000f80c:	aa18      	add	r2, sp, #96	; 0x60
4000f80e:	9911      	ldr	r1, [sp, #68]	; 0x44
4000f810:	183b      	adds	r3, r7, r0
4000f812:	4628      	mov	r0, r5
4000f814:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
4000f818:	2101      	movs	r1, #1
4000f81a:	9200      	str	r2, [sp, #0]
4000f81c:	f04f 32ff 	mov.w	r2, #4294967295
4000f820:	9201      	str	r2, [sp, #4]
4000f822:	2200      	movs	r2, #0
4000f824:	f7f8 fbbe 	bl	40007fa4 <mvHwsDdr3TipIFRead>
4000f828:	4b69      	ldr	r3, [pc, #420]	; (4000f9d0 <ddr3TipPbs+0x574>)
4000f82a:	4601      	mov	r1, r0
4000f82c:	6018      	str	r0, [r3, #0]
4000f82e:	2800      	cmp	r0, #0
4000f830:	f040 82c0 	bne.w	4000fdb4 <ddr3TipPbs+0x958>
4000f834:	4b6c      	ldr	r3, [pc, #432]	; (4000f9e8 <ddr3TipPbs+0x58c>)
4000f836:	781b      	ldrb	r3, [r3, #0]
4000f838:	2b01      	cmp	r3, #1
4000f83a:	d806      	bhi.n	4000f84a <ddr3TipPbs+0x3ee>
4000f83c:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000f83e:	463a      	mov	r2, r7
4000f840:	486d      	ldr	r0, [pc, #436]	; (4000f9f8 <ddr3TipPbs+0x59c>)
4000f842:	9300      	str	r3, [sp, #0]
4000f844:	4633      	mov	r3, r6
4000f846:	f002 fbfd 	bl	40012044 <mvPrintf>
4000f84a:	9a18      	ldr	r2, [sp, #96]	; 0x60
4000f84c:	0191      	lsls	r1, r2, #6
4000f84e:	d40b      	bmi.n	4000f868 <ddr3TipPbs+0x40c>
4000f850:	4f65      	ldr	r7, [pc, #404]	; (4000f9e8 <ddr3TipPbs+0x58c>)
4000f852:	783b      	ldrb	r3, [r7, #0]
4000f854:	2b01      	cmp	r3, #1
4000f856:	d802      	bhi.n	4000f85e <ddr3TipPbs+0x402>
4000f858:	4868      	ldr	r0, [pc, #416]	; (4000f9fc <ddr3TipPbs+0x5a0>)
4000f85a:	f002 fbf3 	bl	40012044 <mvPrintf>
4000f85e:	783b      	ldrb	r3, [r7, #0]
4000f860:	2b01      	cmp	r3, #1
4000f862:	d80d      	bhi.n	4000f880 <ddr3TipPbs+0x424>
4000f864:	4866      	ldr	r0, [pc, #408]	; (4000fa00 <ddr3TipPbs+0x5a4>)
4000f866:	e009      	b.n	4000f87c <ddr3TipPbs+0x420>
4000f868:	9b10      	ldr	r3, [sp, #64]	; 0x40
4000f86a:	9815      	ldr	r0, [sp, #84]	; 0x54
4000f86c:	401a      	ands	r2, r3
4000f86e:	4282      	cmp	r2, r0
4000f870:	d13c      	bne.n	4000f8ec <ddr3TipPbs+0x490>
4000f872:	4b5d      	ldr	r3, [pc, #372]	; (4000f9e8 <ddr3TipPbs+0x58c>)
4000f874:	781b      	ldrb	r3, [r3, #0]
4000f876:	2b01      	cmp	r3, #1
4000f878:	d802      	bhi.n	4000f880 <ddr3TipPbs+0x424>
4000f87a:	4862      	ldr	r0, [pc, #392]	; (4000fa04 <ddr3TipPbs+0x5a8>)
4000f87c:	f002 fbe2 	bl	40012044 <mvPrintf>
4000f880:	4b61      	ldr	r3, [pc, #388]	; (4000fa08 <ddr3TipPbs+0x5ac>)
4000f882:	2202      	movs	r2, #2
4000f884:	54f2      	strb	r2, [r6, r3]
4000f886:	2200      	movs	r2, #0
4000f888:	4b60      	ldr	r3, [pc, #384]	; (4000fa0c <ddr3TipPbs+0x5b0>)
4000f88a:	2c01      	cmp	r4, #1
4000f88c:	54f2      	strb	r2, [r6, r3]
4000f88e:	4b51      	ldr	r3, [pc, #324]	; (4000f9d4 <ddr3TipPbs+0x578>)
4000f890:	681b      	ldr	r3, [r3, #0]
4000f892:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000f896:	d101      	bne.n	4000f89c <ddr3TipPbs+0x440>
4000f898:	3354      	adds	r3, #84	; 0x54
4000f89a:	e000      	b.n	4000f89e <ddr3TipPbs+0x442>
4000f89c:	3314      	adds	r3, #20
4000f89e:	2100      	movs	r1, #0
4000f8a0:	9302      	str	r3, [sp, #8]
4000f8a2:	4628      	mov	r0, r5
4000f8a4:	9600      	str	r6, [sp, #0]
4000f8a6:	460a      	mov	r2, r1
4000f8a8:	460b      	mov	r3, r1
4000f8aa:	9101      	str	r1, [sp, #4]
4000f8ac:	9103      	str	r1, [sp, #12]
4000f8ae:	f7f8 fd0b 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000f8b2:	4f47      	ldr	r7, [pc, #284]	; (4000f9d0 <ddr3TipPbs+0x574>)
4000f8b4:	6038      	str	r0, [r7, #0]
4000f8b6:	2800      	cmp	r0, #0
4000f8b8:	f040 84d3 	bne.w	40010262 <ddr3TipPbs+0xe06>
4000f8bc:	4b45      	ldr	r3, [pc, #276]	; (4000f9d4 <ddr3TipPbs+0x578>)
4000f8be:	2c01      	cmp	r4, #1
4000f8c0:	681b      	ldr	r3, [r3, #0]
4000f8c2:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000f8c6:	d101      	bne.n	4000f8cc <ddr3TipPbs+0x470>
4000f8c8:	3355      	adds	r3, #85	; 0x55
4000f8ca:	e000      	b.n	4000f8ce <ddr3TipPbs+0x472>
4000f8cc:	3315      	adds	r3, #21
4000f8ce:	2100      	movs	r1, #0
4000f8d0:	9302      	str	r3, [sp, #8]
4000f8d2:	4628      	mov	r0, r5
4000f8d4:	9600      	str	r6, [sp, #0]
4000f8d6:	460a      	mov	r2, r1
4000f8d8:	460b      	mov	r3, r1
4000f8da:	9101      	str	r1, [sp, #4]
4000f8dc:	9103      	str	r1, [sp, #12]
4000f8de:	f7f8 fcf3 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000f8e2:	4f3b      	ldr	r7, [pc, #236]	; (4000f9d0 <ddr3TipPbs+0x574>)
4000f8e4:	6038      	str	r0, [r7, #0]
4000f8e6:	b1f0      	cbz	r0, 4000f926 <ddr3TipPbs+0x4ca>
4000f8e8:	f000 bcbb 	b.w	40010262 <ddr3TipPbs+0xe06>
4000f8ec:	4b47      	ldr	r3, [pc, #284]	; (4000fa0c <ddr3TipPbs+0x5b0>)
4000f8ee:	2101      	movs	r1, #1
4000f8f0:	428c      	cmp	r4, r1
4000f8f2:	9817      	ldr	r0, [sp, #92]	; 0x5c
4000f8f4:	bf08      	it	eq
4000f8f6:	1852      	addeq	r2, r2, r1
4000f8f8:	54f1      	strb	r1, [r6, r3]
4000f8fa:	bf18      	it	ne
4000f8fc:	3a01      	subne	r2, #1
4000f8fe:	f816 1009 	ldrb.w	r1, [r6, r9]
4000f902:	9b14      	ldr	r3, [sp, #80]	; 0x50
4000f904:	4291      	cmp	r1, r2
4000f906:	9218      	str	r2, [sp, #96]	; 0x60
4000f908:	bf38      	it	cc
4000f90a:	b2d1      	uxtbcc	r1, r2
4000f90c:	7019      	strb	r1, [r3, #0]
4000f90e:	f816 300a 	ldrb.w	r3, [r6, sl]
4000f912:	429a      	cmp	r2, r3
4000f914:	bf98      	it	ls
4000f916:	b2d3      	uxtbls	r3, r2
4000f918:	4a2f      	ldr	r2, [pc, #188]	; (4000f9d8 <ddr3TipPbs+0x57c>)
4000f91a:	7003      	strb	r3, [r0, #0]
4000f91c:	2c01      	cmp	r4, #1
4000f91e:	bf08      	it	eq
4000f920:	460b      	moveq	r3, r1
4000f922:	54b3      	strb	r3, [r6, r2]
4000f924:	e000      	b.n	4000f928 <ddr3TipPbs+0x4cc>
4000f926:	2708      	movs	r7, #8
4000f928:	3701      	adds	r7, #1
4000f92a:	2f07      	cmp	r7, #7
4000f92c:	f67f af6d 	bls.w	4000f80a <ddr3TipPbs+0x3ae>
4000f930:	3601      	adds	r6, #1
4000f932:	990f      	ldr	r1, [sp, #60]	; 0x3c
4000f934:	428e      	cmp	r6, r1
4000f936:	f4ff aecb 	bcc.w	4000f6d0 <ddr3TipPbs+0x274>
4000f93a:	2600      	movs	r6, #0
4000f93c:	4f27      	ldr	r7, [pc, #156]	; (4000f9dc <ddr3TipPbs+0x580>)
4000f93e:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 4000f9e8 <ddr3TipPbs+0x58c>
4000f942:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 4000fa0c <ddr3TipPbs+0x5b0>
4000f946:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 4000f9f0 <ddr3TipPbs+0x594>
4000f94a:	e01b      	b.n	4000f984 <ddr3TipPbs+0x528>
4000f94c:	683b      	ldr	r3, [r7, #0]
4000f94e:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000f952:	fa42 f206 	asr.w	r2, r2, r6
4000f956:	07d2      	lsls	r2, r2, #31
4000f958:	d513      	bpl.n	4000f982 <ddr3TipPbs+0x526>
4000f95a:	781b      	ldrb	r3, [r3, #0]
4000f95c:	07db      	lsls	r3, r3, #31
4000f95e:	d510      	bpl.n	4000f982 <ddr3TipPbs+0x526>
4000f960:	f898 3000 	ldrb.w	r3, [r8]
4000f964:	2b01      	cmp	r3, #1
4000f966:	d80c      	bhi.n	4000f982 <ddr3TipPbs+0x526>
4000f968:	f816 200a 	ldrb.w	r2, [r6, sl]
4000f96c:	2100      	movs	r1, #0
4000f96e:	4821      	ldr	r0, [pc, #132]	; (4000f9f4 <ddr3TipPbs+0x598>)
4000f970:	f816 3009 	ldrb.w	r3, [r6, r9]
4000f974:	9200      	str	r2, [sp, #0]
4000f976:	5c32      	ldrb	r2, [r6, r0]
4000f978:	4825      	ldr	r0, [pc, #148]	; (4000fa10 <ddr3TipPbs+0x5b4>)
4000f97a:	9201      	str	r2, [sp, #4]
4000f97c:	4632      	mov	r2, r6
4000f97e:	f002 fb61 	bl	40012044 <mvPrintf>
4000f982:	3601      	adds	r6, #1
4000f984:	990f      	ldr	r1, [sp, #60]	; 0x3c
4000f986:	428e      	cmp	r6, r1
4000f988:	d3e0      	bcc.n	4000f94c <ddr3TipPbs+0x4f0>
4000f98a:	4b17      	ldr	r3, [pc, #92]	; (4000f9e8 <ddr3TipPbs+0x58c>)
4000f98c:	781b      	ldrb	r3, [r3, #0]
4000f98e:	2b02      	cmp	r3, #2
4000f990:	d802      	bhi.n	4000f998 <ddr3TipPbs+0x53c>
4000f992:	4820      	ldr	r0, [pc, #128]	; (4000fa14 <ddr3TipPbs+0x5b8>)
4000f994:	f002 fb56 	bl	40012044 <mvPrintf>
4000f998:	2600      	movs	r6, #0
4000f99a:	f8df a040 	ldr.w	sl, [pc, #64]	; 4000f9dc <ddr3TipPbs+0x580>
4000f99e:	4f0d      	ldr	r7, [pc, #52]	; (4000f9d4 <ddr3TipPbs+0x578>)
4000f9a0:	f8df 8034 	ldr.w	r8, [pc, #52]	; 4000f9d8 <ddr3TipPbs+0x57c>
4000f9a4:	e05c      	b.n	4000fa60 <ddr3TipPbs+0x604>
4000f9a6:	f8da 3000 	ldr.w	r3, [sl]
4000f9aa:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000f9ae:	fa42 f206 	asr.w	r2, r2, r6
4000f9b2:	07d0      	lsls	r0, r2, #31
4000f9b4:	d553      	bpl.n	4000fa5e <ddr3TipPbs+0x602>
4000f9b6:	781b      	ldrb	r3, [r3, #0]
4000f9b8:	07d9      	lsls	r1, r3, #31
4000f9ba:	d550      	bpl.n	4000fa5e <ddr3TipPbs+0x602>
4000f9bc:	4a13      	ldr	r2, [pc, #76]	; (4000fa0c <ddr3TipPbs+0x5b0>)
4000f9be:	5cb3      	ldrb	r3, [r6, r2]
4000f9c0:	2b01      	cmp	r3, #1
4000f9c2:	d14c      	bne.n	4000fa5e <ddr3TipPbs+0x602>
4000f9c4:	683b      	ldr	r3, [r7, #0]
4000f9c6:	009b      	lsls	r3, r3, #2
4000f9c8:	2c01      	cmp	r4, #1
4000f9ca:	d125      	bne.n	4000fa18 <ddr3TipPbs+0x5bc>
4000f9cc:	3303      	adds	r3, #3
4000f9ce:	e024      	b.n	4000fa1a <ddr3TipPbs+0x5be>
4000f9d0:	400206c0 	andmi	r0, r2, r0, asr #13
4000f9d4:	400207cc 	andmi	r0, r2, ip, asr #15
4000f9d8:	40020734 	andmi	r0, r2, r4, lsr r7
4000f9dc:	40020428 	andmi	r0, r2, r8, lsr #8
4000f9e0:	40016b24 	andmi	r6, r1, r4, lsr #22
4000f9e4:	400206c4 	andmi	r0, r2, r4, asr #13
4000f9e8:	40016158 	andmi	r6, r1, r8, asr r1
4000f9ec:	40014465 	andmi	r4, r1, r5, ror #8
4000f9f0:	40020706 	andmi	r0, r2, r6, lsl #14
4000f9f4:	400206ed 	andmi	r0, r2, sp, ror #13
4000f9f8:	4001454a 	andmi	r4, r1, sl, asr #10
4000f9fc:	4001447a 	andmi	r4, r1, sl, ror r4
4000fa00:	40014489 	andmi	r4, r1, r9, lsl #9
4000fa04:	400144a3 	andmi	r4, r1, r3, lsr #9
4000fa08:	400206f7 	strdmi	r0, [r2], -r7
4000fa0c:	400206fc 	strdmi	r0, [r2], -ip
4000fa10:	400144b1 			; <UNDEFINED> instruction: 0x400144b1
4000fa14:	400144fb 	strdmi	r4, [r1], -fp
4000fa18:	3301      	adds	r3, #1
4000fa1a:	2100      	movs	r1, #0
4000fa1c:	9600      	str	r6, [sp, #0]
4000fa1e:	9101      	str	r1, [sp, #4]
4000fa20:	4628      	mov	r0, r5
4000fa22:	9302      	str	r3, [sp, #8]
4000fa24:	460a      	mov	r2, r1
4000fa26:	f816 3008 	ldrb.w	r3, [r6, r8]
4000fa2a:	eb06 0908 	add.w	r9, r6, r8
4000fa2e:	9303      	str	r3, [sp, #12]
4000fa30:	460b      	mov	r3, r1
4000fa32:	f7f8 fc49 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000fa36:	4ba4      	ldr	r3, [pc, #656]	; (4000fcc8 <ddr3TipPbs+0x86c>)
4000fa38:	4601      	mov	r1, r0
4000fa3a:	6018      	str	r0, [r3, #0]
4000fa3c:	b128      	cbz	r0, 4000fa4a <ddr3TipPbs+0x5ee>
4000fa3e:	f7ff fc11 	bl	4000f264 <gtBreakOnFail>
4000fa42:	4ba1      	ldr	r3, [pc, #644]	; (4000fcc8 <ddr3TipPbs+0x86c>)
4000fa44:	6818      	ldr	r0, [r3, #0]
4000fa46:	f000 bca9 	b.w	4001039c <ddr3TipPbs+0xf40>
4000fa4a:	48a0      	ldr	r0, [pc, #640]	; (4000fccc <ddr3TipPbs+0x870>)
4000fa4c:	7803      	ldrb	r3, [r0, #0]
4000fa4e:	2b01      	cmp	r3, #1
4000fa50:	d805      	bhi.n	4000fa5e <ddr3TipPbs+0x602>
4000fa52:	489f      	ldr	r0, [pc, #636]	; (4000fcd0 <ddr3TipPbs+0x874>)
4000fa54:	4632      	mov	r2, r6
4000fa56:	f899 3000 	ldrb.w	r3, [r9]
4000fa5a:	f002 faf3 	bl	40012044 <mvPrintf>
4000fa5e:	3601      	adds	r6, #1
4000fa60:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
4000fa64:	454e      	cmp	r6, r9
4000fa66:	d39e      	bcc.n	4000f9a6 <ddr3TipPbs+0x54a>
4000fa68:	4b9a      	ldr	r3, [pc, #616]	; (4000fcd4 <ddr3TipPbs+0x878>)
4000fa6a:	271f      	movs	r7, #31
4000fa6c:	499a      	ldr	r1, [pc, #616]	; (4000fcd8 <ddr3TipPbs+0x87c>)
4000fa6e:	f8df c27c 	ldr.w	ip, [pc, #636]	; 4000fcec <ddr3TipPbs+0x890>
4000fa72:	681e      	ldr	r6, [r3, #0]
4000fa74:	2300      	movs	r3, #0
4000fa76:	f8df e270 	ldr.w	lr, [pc, #624]	; 4000fce8 <ddr3TipPbs+0x88c>
4000fa7a:	4618      	mov	r0, r3
4000fa7c:	e013      	b.n	4000faa6 <ddr3TipPbs+0x64a>
4000fa7e:	f896 205c 	ldrb.w	r2, [r6, #92]	; 0x5c
4000fa82:	fa42 f203 	asr.w	r2, r2, r3
4000fa86:	07d2      	lsls	r2, r2, #31
4000fa88:	d50b      	bpl.n	4000faa2 <ddr3TipPbs+0x646>
4000fa8a:	7832      	ldrb	r2, [r6, #0]
4000fa8c:	07d2      	lsls	r2, r2, #31
4000fa8e:	d508      	bpl.n	4000faa2 <ddr3TipPbs+0x646>
4000fa90:	2200      	movs	r2, #0
4000fa92:	f803 000c 	strb.w	r0, [r3, ip]
4000fa96:	f803 700e 	strb.w	r7, [r3, lr]
4000fa9a:	5488      	strb	r0, [r1, r2]
4000fa9c:	3201      	adds	r2, #1
4000fa9e:	2a08      	cmp	r2, #8
4000faa0:	d1fb      	bne.n	4000fa9a <ddr3TipPbs+0x63e>
4000faa2:	3301      	adds	r3, #1
4000faa4:	3108      	adds	r1, #8
4000faa6:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
4000faaa:	454b      	cmp	r3, r9
4000faac:	d3e7      	bcc.n	4000fa7e <ddr3TipPbs+0x622>
4000faae:	4f89      	ldr	r7, [pc, #548]	; (4000fcd4 <ddr3TipPbs+0x878>)
4000fab0:	2600      	movs	r6, #0
4000fab2:	2101      	movs	r1, #1
4000fab4:	9600      	str	r6, [sp, #0]
4000fab6:	9601      	str	r6, [sp, #4]
4000fab8:	4628      	mov	r0, r5
4000faba:	9102      	str	r1, [sp, #8]
4000fabc:	4632      	mov	r2, r6
4000fabe:	9603      	str	r6, [sp, #12]
4000fac0:	46a1      	mov	r9, r4
4000fac2:	f8cd b010 	str.w	fp, [sp, #16]
4000fac6:	683b      	ldr	r3, [r7, #0]
4000fac8:	781b      	ldrb	r3, [r3, #0]
4000faca:	9606      	str	r6, [sp, #24]
4000facc:	9305      	str	r3, [sp, #20]
4000face:	231f      	movs	r3, #31
4000fad0:	9307      	str	r3, [sp, #28]
4000fad2:	4b82      	ldr	r3, [pc, #520]	; (4000fcdc <ddr3TipPbs+0x880>)
4000fad4:	781b      	ldrb	r3, [r3, #0]
4000fad6:	9109      	str	r1, [sp, #36]	; 0x24
4000fad8:	960a      	str	r6, [sp, #40]	; 0x28
4000fada:	9308      	str	r3, [sp, #32]
4000fadc:	4b80      	ldr	r3, [pc, #512]	; (4000fce0 <ddr3TipPbs+0x884>)
4000fade:	960b      	str	r6, [sp, #44]	; 0x2c
4000fae0:	930c      	str	r3, [sp, #48]	; 0x30
4000fae2:	460b      	mov	r3, r1
4000fae4:	f7fb fc34 	bl	4000b350 <ddr3TipIpTraining>
4000fae8:	e063      	b.n	4000fbb2 <ddr3TipPbs+0x756>
4000faea:	487a      	ldr	r0, [pc, #488]	; (4000fcd4 <ddr3TipPbs+0x878>)
4000faec:	6803      	ldr	r3, [r0, #0]
4000faee:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000faf2:	fa42 f206 	asr.w	r2, r2, r6
4000faf6:	07d0      	lsls	r0, r2, #31
4000faf8:	d55a      	bpl.n	4000fbb0 <ddr3TipPbs+0x754>
4000fafa:	781b      	ldrb	r3, [r3, #0]
4000fafc:	07d9      	lsls	r1, r3, #31
4000fafe:	d557      	bpl.n	4000fbb0 <ddr3TipPbs+0x754>
4000fb00:	4978      	ldr	r1, [pc, #480]	; (4000fce4 <ddr3TipPbs+0x888>)
4000fb02:	5c73      	ldrb	r3, [r6, r1]
4000fb04:	2b01      	cmp	r3, #1
4000fb06:	d153      	bne.n	4000fbb0 <ddr3TipPbs+0x754>
4000fb08:	4b77      	ldr	r3, [pc, #476]	; (4000fce8 <ddr3TipPbs+0x88c>)
4000fb0a:	2400      	movs	r4, #0
4000fb0c:	4f77      	ldr	r7, [pc, #476]	; (4000fcec <ddr3TipPbs+0x890>)
4000fb0e:	00f2      	lsls	r2, r6, #3
4000fb10:	eb06 0803 	add.w	r8, r6, r3
4000fb14:	9212      	str	r2, [sp, #72]	; 0x48
4000fb16:	19f7      	adds	r7, r6, r7
4000fb18:	4643      	mov	r3, r8
4000fb1a:	46a8      	mov	r8, r5
4000fb1c:	461d      	mov	r5, r3
4000fb1e:	9b12      	ldr	r3, [sp, #72]	; 0x48
4000fb20:	a918      	add	r1, sp, #96	; 0x60
4000fb22:	9811      	ldr	r0, [sp, #68]	; 0x44
4000fb24:	f04f 32ff 	mov.w	r2, #4294967295
4000fb28:	eb04 0a03 	add.w	sl, r4, r3
4000fb2c:	f830 301a 	ldrh.w	r3, [r0, sl, lsl #1]
4000fb30:	4640      	mov	r0, r8
4000fb32:	9100      	str	r1, [sp, #0]
4000fb34:	2101      	movs	r1, #1
4000fb36:	9201      	str	r2, [sp, #4]
4000fb38:	2200      	movs	r2, #0
4000fb3a:	f7f8 fa33 	bl	40007fa4 <mvHwsDdr3TipIFRead>
4000fb3e:	4a62      	ldr	r2, [pc, #392]	; (4000fcc8 <ddr3TipPbs+0x86c>)
4000fb40:	4601      	mov	r1, r0
4000fb42:	6010      	str	r0, [r2, #0]
4000fb44:	2800      	cmp	r0, #0
4000fb46:	f47f af7a 	bne.w	4000fa3e <ddr3TipPbs+0x5e2>
4000fb4a:	4b60      	ldr	r3, [pc, #384]	; (4000fccc <ddr3TipPbs+0x870>)
4000fb4c:	781b      	ldrb	r3, [r3, #0]
4000fb4e:	2b02      	cmp	r3, #2
4000fb50:	d806      	bhi.n	4000fb60 <ddr3TipPbs+0x704>
4000fb52:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000fb54:	4622      	mov	r2, r4
4000fb56:	4866      	ldr	r0, [pc, #408]	; (4000fcf0 <ddr3TipPbs+0x894>)
4000fb58:	9300      	str	r3, [sp, #0]
4000fb5a:	4633      	mov	r3, r6
4000fb5c:	f002 fa72 	bl	40012044 <mvPrintf>
4000fb60:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000fb62:	019a      	lsls	r2, r3, #6
4000fb64:	d411      	bmi.n	4000fb8a <ddr3TipPbs+0x72e>
4000fb66:	4b59      	ldr	r3, [pc, #356]	; (4000fccc <ddr3TipPbs+0x870>)
4000fb68:	781b      	ldrb	r3, [r3, #0]
4000fb6a:	2b02      	cmp	r3, #2
4000fb6c:	d802      	bhi.n	4000fb74 <ddr3TipPbs+0x718>
4000fb6e:	4861      	ldr	r0, [pc, #388]	; (4000fcf4 <ddr3TipPbs+0x898>)
4000fb70:	f002 fa68 	bl	40012044 <mvPrintf>
4000fb74:	485b      	ldr	r0, [pc, #364]	; (4000fce4 <ddr3TipPbs+0x888>)
4000fb76:	2300      	movs	r3, #0
4000fb78:	4a5f      	ldr	r2, [pc, #380]	; (4000fcf8 <ddr3TipPbs+0x89c>)
4000fb7a:	2102      	movs	r1, #2
4000fb7c:	703b      	strb	r3, [r7, #0]
4000fb7e:	2408      	movs	r4, #8
4000fb80:	5433      	strb	r3, [r6, r0]
4000fb82:	231f      	movs	r3, #31
4000fb84:	54b1      	strb	r1, [r6, r2]
4000fb86:	702b      	strb	r3, [r5, #0]
4000fb88:	e00e      	b.n	4000fba8 <ddr3TipPbs+0x74c>
4000fb8a:	9910      	ldr	r1, [sp, #64]	; 0x40
4000fb8c:	783a      	ldrb	r2, [r7, #0]
4000fb8e:	400b      	ands	r3, r1
4000fb90:	429a      	cmp	r2, r3
4000fb92:	bf38      	it	cc
4000fb94:	461a      	movcc	r2, r3
4000fb96:	703a      	strb	r2, [r7, #0]
4000fb98:	782a      	ldrb	r2, [r5, #0]
4000fb9a:	429a      	cmp	r2, r3
4000fb9c:	bf28      	it	cs
4000fb9e:	461a      	movcs	r2, r3
4000fba0:	702a      	strb	r2, [r5, #0]
4000fba2:	4a4d      	ldr	r2, [pc, #308]	; (4000fcd8 <ddr3TipPbs+0x87c>)
4000fba4:	f802 300a 	strb.w	r3, [r2, sl]
4000fba8:	3401      	adds	r4, #1
4000fbaa:	2c07      	cmp	r4, #7
4000fbac:	d9b7      	bls.n	4000fb1e <ddr3TipPbs+0x6c2>
4000fbae:	4645      	mov	r5, r8
4000fbb0:	3601      	adds	r6, #1
4000fbb2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
4000fbb4:	4296      	cmp	r6, r2
4000fbb6:	d398      	bcc.n	4000faea <ddr3TipPbs+0x68e>
4000fbb8:	4b46      	ldr	r3, [pc, #280]	; (4000fcd4 <ddr3TipPbs+0x878>)
4000fbba:	464c      	mov	r4, r9
4000fbbc:	2201      	movs	r2, #1
4000fbbe:	4849      	ldr	r0, [pc, #292]	; (4000fce4 <ddr3TipPbs+0x888>)
4000fbc0:	6819      	ldr	r1, [r3, #0]
4000fbc2:	2300      	movs	r3, #0
4000fbc4:	e009      	b.n	4000fbda <ddr3TipPbs+0x77e>
4000fbc6:	f891 605c 	ldrb.w	r6, [r1, #92]	; 0x5c
4000fbca:	fa46 f603 	asr.w	r6, r6, r3
4000fbce:	07f6      	lsls	r6, r6, #31
4000fbd0:	d502      	bpl.n	4000fbd8 <ddr3TipPbs+0x77c>
4000fbd2:	e3e6      	b.n	400103a2 <ddr3TipPbs+0xf46>
4000fbd4:	5c1e      	ldrb	r6, [r3, r0]
4000fbd6:	4372      	muls	r2, r6
4000fbd8:	3301      	adds	r3, #1
4000fbda:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
4000fbdc:	42b3      	cmp	r3, r6
4000fbde:	d3f2      	bcc.n	4000fbc6 <ddr3TipPbs+0x76a>
4000fbe0:	b142      	cbz	r2, 4000fbf4 <ddr3TipPbs+0x798>
4000fbe2:	f8df a120 	ldr.w	sl, [pc, #288]	; 4000fd04 <ddr3TipPbs+0x8a8>
4000fbe6:	2600      	movs	r6, #0
4000fbe8:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 4000fcd4 <ddr3TipPbs+0x878>
4000fbec:	46a3      	mov	fp, r4
4000fbee:	9511      	str	r5, [sp, #68]	; 0x44
4000fbf0:	46d0      	mov	r8, sl
4000fbf2:	e252      	b.n	4001009a <ddr3TipPbs+0xc3e>
4000fbf4:	4b35      	ldr	r3, [pc, #212]	; (4000fccc <ddr3TipPbs+0x870>)
4000fbf6:	781b      	ldrb	r3, [r3, #0]
4000fbf8:	2b02      	cmp	r3, #2
4000fbfa:	d802      	bhi.n	4000fc02 <ddr3TipPbs+0x7a6>
4000fbfc:	483f      	ldr	r0, [pc, #252]	; (4000fcfc <ddr3TipPbs+0x8a0>)
4000fbfe:	f002 fa21 	bl	40012044 <mvPrintf>
4000fc02:	f114 38ff 	adds.w	r8, r4, #4294967295
4000fc06:	f8cd b048 	str.w	fp, [sp, #72]	; 0x48
4000fc0a:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 4000fd08 <ddr3TipPbs+0x8ac>
4000fc0e:	bf18      	it	ne
4000fc10:	f04f 0801 	movne.w	r8, #1
4000fc14:	f8df a0f4 	ldr.w	sl, [pc, #244]	; 4000fd0c <ddr3TipPbs+0x8b0>
4000fc18:	f1b8 0f00 	cmp.w	r8, #0
4000fc1c:	bf14      	ite	ne
4000fc1e:	261f      	movne	r6, #31
4000fc20:	2600      	moveq	r6, #0
4000fc22:	46c3      	mov	fp, r8
4000fc24:	9615      	str	r6, [sp, #84]	; 0x54
4000fc26:	46a8      	mov	r8, r5
4000fc28:	2600      	movs	r6, #0
4000fc2a:	4625      	mov	r5, r4
4000fc2c:	e132      	b.n	4000fe94 <ddr3TipPbs+0xa38>
4000fc2e:	4b29      	ldr	r3, [pc, #164]	; (4000fcd4 <ddr3TipPbs+0x878>)
4000fc30:	681b      	ldr	r3, [r3, #0]
4000fc32:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000fc36:	fa42 f206 	asr.w	r2, r2, r6
4000fc3a:	07d1      	lsls	r1, r2, #31
4000fc3c:	f140 8129 	bpl.w	4000fe92 <ddr3TipPbs+0xa36>
4000fc40:	781b      	ldrb	r3, [r3, #0]
4000fc42:	07da      	lsls	r2, r3, #31
4000fc44:	f140 8125 	bpl.w	4000fe92 <ddr3TipPbs+0xa36>
4000fc48:	4b26      	ldr	r3, [pc, #152]	; (4000fce4 <ddr3TipPbs+0x888>)
4000fc4a:	5cf2      	ldrb	r2, [r6, r3]
4000fc4c:	2a01      	cmp	r2, #1
4000fc4e:	f000 8120 	beq.w	4000fe92 <ddr3TipPbs+0xa36>
4000fc52:	2200      	movs	r2, #0
4000fc54:	54f2      	strb	r2, [r6, r3]
4000fc56:	4b2a      	ldr	r3, [pc, #168]	; (4000fd00 <ddr3TipPbs+0x8a4>)
4000fc58:	2d01      	cmp	r5, #1
4000fc5a:	681b      	ldr	r3, [r3, #0]
4000fc5c:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000fc60:	d101      	bne.n	4000fc66 <ddr3TipPbs+0x80a>
4000fc62:	3354      	adds	r3, #84	; 0x54
4000fc64:	e000      	b.n	4000fc68 <ddr3TipPbs+0x80c>
4000fc66:	3314      	adds	r3, #20
4000fc68:	2100      	movs	r1, #0
4000fc6a:	9302      	str	r3, [sp, #8]
4000fc6c:	4640      	mov	r0, r8
4000fc6e:	9600      	str	r6, [sp, #0]
4000fc70:	460a      	mov	r2, r1
4000fc72:	460b      	mov	r3, r1
4000fc74:	9101      	str	r1, [sp, #4]
4000fc76:	9103      	str	r1, [sp, #12]
4000fc78:	f7f8 fb26 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000fc7c:	4f12      	ldr	r7, [pc, #72]	; (4000fcc8 <ddr3TipPbs+0x86c>)
4000fc7e:	6038      	str	r0, [r7, #0]
4000fc80:	2800      	cmp	r0, #0
4000fc82:	f040 82ee 	bne.w	40010262 <ddr3TipPbs+0xe06>
4000fc86:	4b1e      	ldr	r3, [pc, #120]	; (4000fd00 <ddr3TipPbs+0x8a4>)
4000fc88:	2d01      	cmp	r5, #1
4000fc8a:	681b      	ldr	r3, [r3, #0]
4000fc8c:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000fc90:	d101      	bne.n	4000fc96 <ddr3TipPbs+0x83a>
4000fc92:	3355      	adds	r3, #85	; 0x55
4000fc94:	e000      	b.n	4000fc98 <ddr3TipPbs+0x83c>
4000fc96:	3315      	adds	r3, #21
4000fc98:	2100      	movs	r1, #0
4000fc9a:	9302      	str	r3, [sp, #8]
4000fc9c:	4640      	mov	r0, r8
4000fc9e:	9600      	str	r6, [sp, #0]
4000fca0:	460a      	mov	r2, r1
4000fca2:	460b      	mov	r3, r1
4000fca4:	9101      	str	r1, [sp, #4]
4000fca6:	9103      	str	r1, [sp, #12]
4000fca8:	f7f8 fb0e 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000fcac:	4f06      	ldr	r7, [pc, #24]	; (4000fcc8 <ddr3TipPbs+0x86c>)
4000fcae:	6038      	str	r0, [r7, #0]
4000fcb0:	2800      	cmp	r0, #0
4000fcb2:	f040 82d6 	bne.w	40010262 <ddr3TipPbs+0xe06>
4000fcb6:	4b12      	ldr	r3, [pc, #72]	; (4000fd00 <ddr3TipPbs+0x8a4>)
4000fcb8:	2d01      	cmp	r5, #1
4000fcba:	681b      	ldr	r3, [r3, #0]
4000fcbc:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000fcc0:	d126      	bne.n	4000fd10 <ddr3TipPbs+0x8b4>
4000fcc2:	335f      	adds	r3, #95	; 0x5f
4000fcc4:	e025      	b.n	4000fd12 <ddr3TipPbs+0x8b6>
4000fcc6:	bf00      	nop
4000fcc8:	400206c0 	andmi	r0, r2, r0, asr #13
4000fccc:	40016158 	andmi	r6, r1, r8, asr r1
4000fcd0:	4001451b 	andmi	r4, r1, fp, lsl r5
4000fcd4:	40020428 	andmi	r0, r2, r8, lsr #8
4000fcd8:	40020761 	andmi	r0, r2, r1, ror #14
4000fcdc:	40016b24 	andmi	r6, r1, r4, lsr #22
4000fce0:	400206c4 	andmi	r0, r2, r4, asr #13
4000fce4:	400206fc 	strdmi	r0, [r2], -ip
4000fce8:	40020701 	andmi	r0, r2, r1, lsl #14
4000fcec:	400206f2 	strdmi	r0, [r2], -r2
4000fcf0:	40014535 	andmi	r4, r1, r5, lsr r5
4000fcf4:	40014572 	andmi	r4, r1, r2, ror r5
4000fcf8:	400206f7 	strdmi	r0, [r2], -r7
4000fcfc:	40014598 	mulmi	r1, r8, r5
4000fd00:	400207cc 	andmi	r0, r2, ip, asr #15
4000fd04:	40020739 	andmi	r0, r2, r9, lsr r7
4000fd08:	400206ed 	andmi	r0, r2, sp, ror #13
4000fd0c:	40020706 	andmi	r0, r2, r6, lsl #14
4000fd10:	331f      	adds	r3, #31
4000fd12:	2100      	movs	r1, #0
4000fd14:	9302      	str	r3, [sp, #8]
4000fd16:	4640      	mov	r0, r8
4000fd18:	9600      	str	r6, [sp, #0]
4000fd1a:	460b      	mov	r3, r1
4000fd1c:	460a      	mov	r2, r1
4000fd1e:	9101      	str	r1, [sp, #4]
4000fd20:	9103      	str	r1, [sp, #12]
4000fd22:	f7f8 fad1 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000fd26:	4ba0      	ldr	r3, [pc, #640]	; (4000ffa8 <ddr3TipPbs+0xb4c>)
4000fd28:	4604      	mov	r4, r0
4000fd2a:	6018      	str	r0, [r3, #0]
4000fd2c:	2800      	cmp	r0, #0
4000fd2e:	d141      	bne.n	4000fdb4 <ddr3TipPbs+0x958>
4000fd30:	4b9e      	ldr	r3, [pc, #632]	; (4000ffac <ddr3TipPbs+0xb50>)
4000fd32:	eb06 0c09 	add.w	ip, r6, r9
4000fd36:	f806 000a 	strb.w	r0, [r6, sl]
4000fd3a:	eb06 070a 	add.w	r7, r6, sl
4000fd3e:	4a9c      	ldr	r2, [pc, #624]	; (4000ffb0 <ddr3TipPbs+0xb54>)
4000fd40:	54f0      	strb	r0, [r6, r3]
4000fd42:	231f      	movs	r3, #31
4000fd44:	f806 3009 	strb.w	r3, [r6, r9]
4000fd48:	9000      	str	r0, [sp, #0]
4000fd4a:	9001      	str	r0, [sp, #4]
4000fd4c:	9002      	str	r0, [sp, #8]
4000fd4e:	9812      	ldr	r0, [sp, #72]	; 0x48
4000fd50:	f8cd b00c 	str.w	fp, [sp, #12]
4000fd54:	9915      	ldr	r1, [sp, #84]	; 0x54
4000fd56:	9004      	str	r0, [sp, #16]
4000fd58:	4640      	mov	r0, r8
4000fd5a:	6812      	ldr	r2, [r2, #0]
4000fd5c:	7812      	ldrb	r2, [r2, #0]
4000fd5e:	9307      	str	r3, [sp, #28]
4000fd60:	4b94      	ldr	r3, [pc, #592]	; (4000ffb4 <ddr3TipPbs+0xb58>)
4000fd62:	9205      	str	r2, [sp, #20]
4000fd64:	4622      	mov	r2, r4
4000fd66:	9106      	str	r1, [sp, #24]
4000fd68:	2101      	movs	r1, #1
4000fd6a:	781b      	ldrb	r3, [r3, #0]
4000fd6c:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
4000fd70:	9109      	str	r1, [sp, #36]	; 0x24
4000fd72:	9308      	str	r3, [sp, #32]
4000fd74:	4b90      	ldr	r3, [pc, #576]	; (4000ffb8 <ddr3TipPbs+0xb5c>)
4000fd76:	940a      	str	r4, [sp, #40]	; 0x28
4000fd78:	940b      	str	r4, [sp, #44]	; 0x2c
4000fd7a:	930c      	str	r3, [sp, #48]	; 0x30
4000fd7c:	460b      	mov	r3, r1
4000fd7e:	f7fb fae7 	bl	4000b350 <ddr3TipIpTraining>
4000fd82:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
4000fd86:	9714      	str	r7, [sp, #80]	; 0x50
4000fd88:	00f2      	lsls	r2, r6, #3
4000fd8a:	9213      	str	r2, [sp, #76]	; 0x4c
4000fd8c:	4667      	mov	r7, ip
4000fd8e:	9813      	ldr	r0, [sp, #76]	; 0x4c
4000fd90:	aa18      	add	r2, sp, #96	; 0x60
4000fd92:	9911      	ldr	r1, [sp, #68]	; 0x44
4000fd94:	1823      	adds	r3, r4, r0
4000fd96:	4640      	mov	r0, r8
4000fd98:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
4000fd9c:	2101      	movs	r1, #1
4000fd9e:	9200      	str	r2, [sp, #0]
4000fda0:	f04f 32ff 	mov.w	r2, #4294967295
4000fda4:	9201      	str	r2, [sp, #4]
4000fda6:	2200      	movs	r2, #0
4000fda8:	f7f8 f8fc 	bl	40007fa4 <mvHwsDdr3TipIFRead>
4000fdac:	4b7e      	ldr	r3, [pc, #504]	; (4000ffa8 <ddr3TipPbs+0xb4c>)
4000fdae:	4601      	mov	r1, r0
4000fdb0:	6018      	str	r0, [r3, #0]
4000fdb2:	b120      	cbz	r0, 4000fdbe <ddr3TipPbs+0x962>
4000fdb4:	930e      	str	r3, [sp, #56]	; 0x38
4000fdb6:	f7ff fa55 	bl	4000f264 <gtBreakOnFail>
4000fdba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
4000fdbc:	e642      	b.n	4000fa44 <ddr3TipPbs+0x5e8>
4000fdbe:	4b7f      	ldr	r3, [pc, #508]	; (4000ffbc <ddr3TipPbs+0xb60>)
4000fdc0:	781b      	ldrb	r3, [r3, #0]
4000fdc2:	2b02      	cmp	r3, #2
4000fdc4:	d806      	bhi.n	4000fdd4 <ddr3TipPbs+0x978>
4000fdc6:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000fdc8:	4622      	mov	r2, r4
4000fdca:	487d      	ldr	r0, [pc, #500]	; (4000ffc0 <ddr3TipPbs+0xb64>)
4000fdcc:	9300      	str	r3, [sp, #0]
4000fdce:	4633      	mov	r3, r6
4000fdd0:	f002 f938 	bl	40012044 <mvPrintf>
4000fdd4:	9a18      	ldr	r2, [sp, #96]	; 0x60
4000fdd6:	0193      	lsls	r3, r2, #6
4000fdd8:	d40a      	bmi.n	4000fdf0 <ddr3TipPbs+0x994>
4000fdda:	4b7a      	ldr	r3, [pc, #488]	; (4000ffc4 <ddr3TipPbs+0xb68>)
4000fddc:	2201      	movs	r2, #1
4000fdde:	54f2      	strb	r2, [r6, r3]
4000fde0:	4b76      	ldr	r3, [pc, #472]	; (4000ffbc <ddr3TipPbs+0xb60>)
4000fde2:	781b      	ldrb	r3, [r3, #0]
4000fde4:	2b02      	cmp	r3, #2
4000fde6:	d823      	bhi.n	4000fe30 <ddr3TipPbs+0x9d4>
4000fde8:	4877      	ldr	r0, [pc, #476]	; (4000ffc8 <ddr3TipPbs+0xb6c>)
4000fdea:	f002 f92b 	bl	40012044 <mvPrintf>
4000fdee:	e01f      	b.n	4000fe30 <ddr3TipPbs+0x9d4>
4000fdf0:	4b76      	ldr	r3, [pc, #472]	; (4000ffcc <ddr3TipPbs+0xb70>)
4000fdf2:	5cf1      	ldrb	r1, [r6, r3]
4000fdf4:	3101      	adds	r1, #1
4000fdf6:	2d01      	cmp	r5, #1
4000fdf8:	54f1      	strb	r1, [r6, r3]
4000fdfa:	9b10      	ldr	r3, [sp, #64]	; 0x40
4000fdfc:	ea03 0202 	and.w	r2, r3, r2
4000fe00:	d101      	bne.n	4000fe06 <ddr3TipPbs+0x9aa>
4000fe02:	3201      	adds	r2, #1
4000fe04:	e000      	b.n	4000fe08 <ddr3TipPbs+0x9ac>
4000fe06:	3a01      	subs	r2, #1
4000fe08:	f816 300a 	ldrb.w	r3, [r6, sl]
4000fe0c:	f816 1009 	ldrb.w	r1, [r6, r9]
4000fe10:	4293      	cmp	r3, r2
4000fe12:	9218      	str	r2, [sp, #96]	; 0x60
4000fe14:	bf38      	it	cc
4000fe16:	b2d3      	uxtbcc	r3, r2
4000fe18:	428a      	cmp	r2, r1
4000fe1a:	bf98      	it	ls
4000fe1c:	b2d1      	uxtbls	r1, r2
4000fe1e:	9814      	ldr	r0, [sp, #80]	; 0x50
4000fe20:	4a62      	ldr	r2, [pc, #392]	; (4000ffac <ddr3TipPbs+0xb50>)
4000fe22:	7039      	strb	r1, [r7, #0]
4000fe24:	7003      	strb	r3, [r0, #0]
4000fe26:	2d01      	cmp	r5, #1
4000fe28:	bf18      	it	ne
4000fe2a:	460b      	movne	r3, r1
4000fe2c:	54b3      	strb	r3, [r6, r2]
4000fe2e:	e000      	b.n	4000fe32 <ddr3TipPbs+0x9d6>
4000fe30:	2408      	movs	r4, #8
4000fe32:	3401      	adds	r4, #1
4000fe34:	2c07      	cmp	r4, #7
4000fe36:	d9aa      	bls.n	4000fd8e <ddr3TipPbs+0x932>
4000fe38:	4b64      	ldr	r3, [pc, #400]	; (4000ffcc <ddr3TipPbs+0xb70>)
4000fe3a:	5cf2      	ldrb	r2, [r6, r3]
4000fe3c:	f1a2 0708 	sub.w	r7, r2, #8
4000fe40:	427a      	negs	r2, r7
4000fe42:	eb42 0207 	adc.w	r2, r2, r7
4000fe46:	54f2      	strb	r2, [r6, r3]
4000fe48:	4b61      	ldr	r3, [pc, #388]	; (4000ffd0 <ddr3TipPbs+0xb74>)
4000fe4a:	2d01      	cmp	r5, #1
4000fe4c:	681b      	ldr	r3, [r3, #0]
4000fe4e:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000fe52:	d101      	bne.n	4000fe58 <ddr3TipPbs+0x9fc>
4000fe54:	3303      	adds	r3, #3
4000fe56:	e000      	b.n	4000fe5a <ddr3TipPbs+0x9fe>
4000fe58:	3301      	adds	r3, #1
4000fe5a:	9302      	str	r3, [sp, #8]
4000fe5c:	2100      	movs	r1, #0
4000fe5e:	4b53      	ldr	r3, [pc, #332]	; (4000ffac <ddr3TipPbs+0xb50>)
4000fe60:	4640      	mov	r0, r8
4000fe62:	9101      	str	r1, [sp, #4]
4000fe64:	460a      	mov	r2, r1
4000fe66:	9600      	str	r6, [sp, #0]
4000fe68:	5cf3      	ldrb	r3, [r6, r3]
4000fe6a:	4f4f      	ldr	r7, [pc, #316]	; (4000ffa8 <ddr3TipPbs+0xb4c>)
4000fe6c:	9303      	str	r3, [sp, #12]
4000fe6e:	460b      	mov	r3, r1
4000fe70:	f7f8 fa2a 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4000fe74:	4601      	mov	r1, r0
4000fe76:	6038      	str	r0, [r7, #0]
4000fe78:	2800      	cmp	r0, #0
4000fe7a:	f040 81f2 	bne.w	40010262 <ddr3TipPbs+0xe06>
4000fe7e:	4b4f      	ldr	r3, [pc, #316]	; (4000ffbc <ddr3TipPbs+0xb60>)
4000fe80:	781b      	ldrb	r3, [r3, #0]
4000fe82:	2b02      	cmp	r3, #2
4000fe84:	d805      	bhi.n	4000fe92 <ddr3TipPbs+0xa36>
4000fe86:	4b51      	ldr	r3, [pc, #324]	; (4000ffcc <ddr3TipPbs+0xb70>)
4000fe88:	4632      	mov	r2, r6
4000fe8a:	4852      	ldr	r0, [pc, #328]	; (4000ffd4 <ddr3TipPbs+0xb78>)
4000fe8c:	5d9b      	ldrb	r3, [r3, r6]
4000fe8e:	f002 f8d9 	bl	40012044 <mvPrintf>
4000fe92:	3601      	adds	r6, #1
4000fe94:	990f      	ldr	r1, [sp, #60]	; 0x3c
4000fe96:	428e      	cmp	r6, r1
4000fe98:	f4ff aec9 	bcc.w	4000fc2e <ddr3TipPbs+0x7d2>
4000fe9c:	462c      	mov	r4, r5
4000fe9e:	4645      	mov	r5, r8
4000fea0:	46d8      	mov	r8, fp
4000fea2:	f8dd b048 	ldr.w	fp, [sp, #72]	; 0x48
4000fea6:	4f42      	ldr	r7, [pc, #264]	; (4000ffb0 <ddr3TipPbs+0xb54>)
4000fea8:	2600      	movs	r6, #0
4000feaa:	f8cd 800c 	str.w	r8, [sp, #12]
4000feae:	2101      	movs	r1, #1
4000feb0:	9600      	str	r6, [sp, #0]
4000feb2:	2c01      	cmp	r4, #1
4000feb4:	bf14      	ite	ne
4000feb6:	231f      	movne	r3, #31
4000feb8:	4633      	moveq	r3, r6
4000feba:	9601      	str	r6, [sp, #4]
4000febc:	4628      	mov	r0, r5
4000febe:	9102      	str	r1, [sp, #8]
4000fec0:	46a1      	mov	r9, r4
4000fec2:	f8cd b010 	str.w	fp, [sp, #16]
4000fec6:	683a      	ldr	r2, [r7, #0]
4000fec8:	7812      	ldrb	r2, [r2, #0]
4000feca:	9306      	str	r3, [sp, #24]
4000fecc:	231f      	movs	r3, #31
4000fece:	9307      	str	r3, [sp, #28]
4000fed0:	4b38      	ldr	r3, [pc, #224]	; (4000ffb4 <ddr3TipPbs+0xb58>)
4000fed2:	9205      	str	r2, [sp, #20]
4000fed4:	4632      	mov	r2, r6
4000fed6:	781b      	ldrb	r3, [r3, #0]
4000fed8:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
4000fedc:	960a      	str	r6, [sp, #40]	; 0x28
4000fede:	9308      	str	r3, [sp, #32]
4000fee0:	4b35      	ldr	r3, [pc, #212]	; (4000ffb8 <ddr3TipPbs+0xb5c>)
4000fee2:	960b      	str	r6, [sp, #44]	; 0x2c
4000fee4:	930c      	str	r3, [sp, #48]	; 0x30
4000fee6:	460b      	mov	r3, r1
4000fee8:	f7fb fa32 	bl	4000b350 <ddr3TipIpTraining>
4000feec:	e083      	b.n	4000fff6 <ddr3TipPbs+0xb9a>
4000feee:	4a30      	ldr	r2, [pc, #192]	; (4000ffb0 <ddr3TipPbs+0xb54>)
4000fef0:	6813      	ldr	r3, [r2, #0]
4000fef2:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000fef6:	fa42 f206 	asr.w	r2, r2, r6
4000fefa:	07d0      	lsls	r0, r2, #31
4000fefc:	d57a      	bpl.n	4000fff4 <ddr3TipPbs+0xb98>
4000fefe:	781b      	ldrb	r3, [r3, #0]
4000ff00:	07d9      	lsls	r1, r3, #31
4000ff02:	d577      	bpl.n	4000fff4 <ddr3TipPbs+0xb98>
4000ff04:	4b2f      	ldr	r3, [pc, #188]	; (4000ffc4 <ddr3TipPbs+0xb68>)
4000ff06:	ea4f 0ac6 	mov.w	sl, r6, lsl #3
4000ff0a:	2400      	movs	r4, #0
4000ff0c:	eb06 0b03 	add.w	fp, r6, r3
4000ff10:	4b31      	ldr	r3, [pc, #196]	; (4000ffd8 <ddr3TipPbs+0xb7c>)
4000ff12:	eb03 0806 	add.w	r8, r3, r6
4000ff16:	4647      	mov	r7, r8
4000ff18:	9811      	ldr	r0, [sp, #68]	; 0x44
4000ff1a:	eb04 080a 	add.w	r8, r4, sl
4000ff1e:	a918      	add	r1, sp, #96	; 0x60
4000ff20:	f04f 32ff 	mov.w	r2, #4294967295
4000ff24:	f830 3018 	ldrh.w	r3, [r0, r8, lsl #1]
4000ff28:	4628      	mov	r0, r5
4000ff2a:	9100      	str	r1, [sp, #0]
4000ff2c:	2101      	movs	r1, #1
4000ff2e:	9201      	str	r2, [sp, #4]
4000ff30:	2200      	movs	r2, #0
4000ff32:	f7f8 f837 	bl	40007fa4 <mvHwsDdr3TipIFRead>
4000ff36:	4a1c      	ldr	r2, [pc, #112]	; (4000ffa8 <ddr3TipPbs+0xb4c>)
4000ff38:	4601      	mov	r1, r0
4000ff3a:	6010      	str	r0, [r2, #0]
4000ff3c:	2800      	cmp	r0, #0
4000ff3e:	f47f ad7e 	bne.w	4000fa3e <ddr3TipPbs+0x5e2>
4000ff42:	f89b 3000 	ldrb.w	r3, [fp]
4000ff46:	2b02      	cmp	r3, #2
4000ff48:	d150      	bne.n	4000ffec <ddr3TipPbs+0xb90>
4000ff4a:	4b1c      	ldr	r3, [pc, #112]	; (4000ffbc <ddr3TipPbs+0xb60>)
4000ff4c:	781b      	ldrb	r3, [r3, #0]
4000ff4e:	2b02      	cmp	r3, #2
4000ff50:	d806      	bhi.n	4000ff60 <ddr3TipPbs+0xb04>
4000ff52:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000ff54:	4622      	mov	r2, r4
4000ff56:	4821      	ldr	r0, [pc, #132]	; (4000ffdc <ddr3TipPbs+0xb80>)
4000ff58:	9300      	str	r3, [sp, #0]
4000ff5a:	4633      	mov	r3, r6
4000ff5c:	f002 f872 	bl	40012044 <mvPrintf>
4000ff60:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000ff62:	019a      	lsls	r2, r3, #6
4000ff64:	d40c      	bmi.n	4000ff80 <ddr3TipPbs+0xb24>
4000ff66:	4b15      	ldr	r3, [pc, #84]	; (4000ffbc <ddr3TipPbs+0xb60>)
4000ff68:	781b      	ldrb	r3, [r3, #0]
4000ff6a:	2b02      	cmp	r3, #2
4000ff6c:	d802      	bhi.n	4000ff74 <ddr3TipPbs+0xb18>
4000ff6e:	481c      	ldr	r0, [pc, #112]	; (4000ffe0 <ddr3TipPbs+0xb84>)
4000ff70:	f002 f868 	bl	40012044 <mvPrintf>
4000ff74:	4a1b      	ldr	r2, [pc, #108]	; (4000ffe4 <ddr3TipPbs+0xb88>)
4000ff76:	231f      	movs	r3, #31
4000ff78:	703b      	strb	r3, [r7, #0]
4000ff7a:	f802 3008 	strb.w	r3, [r2, r8]
4000ff7e:	e036      	b.n	4000ffee <ddr3TipPbs+0xb92>
4000ff80:	9810      	ldr	r0, [sp, #64]	; 0x40
4000ff82:	783a      	ldrb	r2, [r7, #0]
4000ff84:	4003      	ands	r3, r0
4000ff86:	429a      	cmp	r2, r3
4000ff88:	bf38      	it	cc
4000ff8a:	461a      	movcc	r2, r3
4000ff8c:	703a      	strb	r2, [r7, #0]
4000ff8e:	4a16      	ldr	r2, [pc, #88]	; (4000ffe8 <ddr3TipPbs+0xb8c>)
4000ff90:	5cb1      	ldrb	r1, [r6, r2]
4000ff92:	4299      	cmp	r1, r3
4000ff94:	bf28      	it	cs
4000ff96:	4619      	movcs	r1, r3
4000ff98:	54b1      	strb	r1, [r6, r2]
4000ff9a:	4a12      	ldr	r2, [pc, #72]	; (4000ffe4 <ddr3TipPbs+0xb88>)
4000ff9c:	f802 3008 	strb.w	r3, [r2, r8]
4000ffa0:	2201      	movs	r2, #1
4000ffa2:	4b0a      	ldr	r3, [pc, #40]	; (4000ffcc <ddr3TipPbs+0xb70>)
4000ffa4:	54f2      	strb	r2, [r6, r3]
4000ffa6:	e022      	b.n	4000ffee <ddr3TipPbs+0xb92>
4000ffa8:	400206c0 	andmi	r0, r2, r0, asr #13
4000ffac:	40020734 	andmi	r0, r2, r4, lsr r7
4000ffb0:	40020428 	andmi	r0, r2, r8, lsr #8
4000ffb4:	40016b24 	andmi	r6, r1, r4, lsr #22
4000ffb8:	400206c4 	andmi	r0, r2, r4, asr #13
4000ffbc:	40016158 	andmi	r6, r1, r8, asr r1
4000ffc0:	400145c1 	andmi	r4, r1, r1, asr #11
4000ffc4:	400206f7 	strdmi	r0, [r2], -r7
4000ffc8:	400145ea 	andmi	r4, r1, sl, ror #11
4000ffcc:	400206fc 	strdmi	r0, [r2], -ip
4000ffd0:	400207cc 	andmi	r0, r2, ip, asr #15
4000ffd4:	400145f5 	strdmi	r4, [r1], -r5
4000ffd8:	400206f2 	strdmi	r0, [r2], -r2
4000ffdc:	40014614 	andmi	r4, r1, r4, lsl r6
4000ffe0:	400145eb 	andmi	r4, r1, fp, ror #11
4000ffe4:	40020761 	andmi	r0, r2, r1, ror #14
4000ffe8:	40020701 	andmi	r0, r2, r1, lsl #14
4000ffec:	2408      	movs	r4, #8
4000ffee:	3401      	adds	r4, #1
4000fff0:	2c07      	cmp	r4, #7
4000fff2:	d991      	bls.n	4000ff18 <ddr3TipPbs+0xabc>
4000fff4:	3601      	adds	r6, #1
4000fff6:	990f      	ldr	r1, [sp, #60]	; 0x3c
4000fff8:	428e      	cmp	r6, r1
4000fffa:	f4ff af78 	bcc.w	4000feee <ddr3TipPbs+0xa92>
4000fffe:	464c      	mov	r4, r9
40010000:	e5ef      	b.n	4000fbe2 <ddr3TipPbs+0x786>
40010002:	f8d9 3000 	ldr.w	r3, [r9]
40010006:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4001000a:	fa43 f306 	asr.w	r3, r3, r6
4001000e:	07dc      	lsls	r4, r3, #31
40010010:	d540      	bpl.n	40010094 <ddr3TipPbs+0xc38>
40010012:	4aa9      	ldr	r2, [pc, #676]	; (400102b8 <ddr3TipPbs+0xe5c>)
40010014:	2400      	movs	r4, #0
40010016:	4ba9      	ldr	r3, [pc, #676]	; (400102bc <ddr3TipPbs+0xe60>)
40010018:	18b2      	adds	r2, r6, r2
4001001a:	9210      	str	r2, [sp, #64]	; 0x40
4001001c:	18f5      	adds	r5, r6, r3
4001001e:	e033      	b.n	40010088 <ddr3TipPbs+0xc2c>
40010020:	9810      	ldr	r0, [sp, #64]	; 0x40
40010022:	4fa7      	ldr	r7, [pc, #668]	; (400102c0 <ddr3TipPbs+0xe64>)
40010024:	7803      	ldrb	r3, [r0, #0]
40010026:	2b01      	cmp	r3, #1
40010028:	d011      	beq.n	4001004e <ddr3TipPbs+0xbf2>
4001002a:	4ba6      	ldr	r3, [pc, #664]	; (400102c4 <ddr3TipPbs+0xe68>)
4001002c:	781b      	ldrb	r3, [r3, #0]
4001002e:	2b03      	cmp	r3, #3
40010030:	d803      	bhi.n	4001003a <ddr3TipPbs+0xbde>
40010032:	48a5      	ldr	r0, [pc, #660]	; (400102c8 <ddr3TipPbs+0xe6c>)
40010034:	2100      	movs	r1, #0
40010036:	f002 f805 	bl	40012044 <mvPrintf>
4001003a:	783a      	ldrb	r2, [r7, #0]
4001003c:	2300      	movs	r3, #0
4001003e:	49a3      	ldr	r1, [pc, #652]	; (400102cc <ddr3TipPbs+0xe70>)
40010040:	f808 3004 	strb.w	r3, [r8, r4]
40010044:	702b      	strb	r3, [r5, #0]
40010046:	548b      	strb	r3, [r1, r2]
40010048:	4aa1      	ldr	r2, [pc, #644]	; (400102d0 <ddr3TipPbs+0xe74>)
4001004a:	54b3      	strb	r3, [r6, r2]
4001004c:	e00f      	b.n	4001006e <ddr3TipPbs+0xc12>
4001004e:	783b      	ldrb	r3, [r7, #0]
40010050:	489e      	ldr	r0, [pc, #632]	; (400102cc <ddr3TipPbs+0xe70>)
40010052:	49a0      	ldr	r1, [pc, #640]	; (400102d4 <ddr3TipPbs+0xe78>)
40010054:	5cc2      	ldrb	r2, [r0, r3]
40010056:	3200      	adds	r2, #0
40010058:	bf18      	it	ne
4001005a:	2201      	movne	r2, #1
4001005c:	54c2      	strb	r2, [r0, r3]
4001005e:	ebca 0301 	rsb	r3, sl, r1
40010062:	4443      	add	r3, r8
40010064:	5d1a      	ldrb	r2, [r3, r4]
40010066:	782b      	ldrb	r3, [r5, #0]
40010068:	1ad3      	subs	r3, r2, r3
4001006a:	f808 3004 	strb.w	r3, [r8, r4]
4001006e:	4b95      	ldr	r3, [pc, #596]	; (400102c4 <ddr3TipPbs+0xe68>)
40010070:	781b      	ldrb	r3, [r3, #0]
40010072:	2b02      	cmp	r3, #2
40010074:	d805      	bhi.n	40010082 <ddr3TipPbs+0xc26>
40010076:	4898      	ldr	r0, [pc, #608]	; (400102d8 <ddr3TipPbs+0xe7c>)
40010078:	2100      	movs	r1, #0
4001007a:	4632      	mov	r2, r6
4001007c:	782b      	ldrb	r3, [r5, #0]
4001007e:	f001 ffe1 	bl	40012044 <mvPrintf>
40010082:	3401      	adds	r4, #1
40010084:	2c08      	cmp	r4, #8
40010086:	d005      	beq.n	40010094 <ddr3TipPbs+0xc38>
40010088:	f8d9 3000 	ldr.w	r3, [r9]
4001008c:	781b      	ldrb	r3, [r3, #0]
4001008e:	07d8      	lsls	r0, r3, #31
40010090:	d5f7      	bpl.n	40010082 <ddr3TipPbs+0xc26>
40010092:	e7c5      	b.n	40010020 <ddr3TipPbs+0xbc4>
40010094:	3601      	adds	r6, #1
40010096:	f108 0808 	add.w	r8, r8, #8
4001009a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
4001009c:	4f8f      	ldr	r7, [pc, #572]	; (400102dc <ddr3TipPbs+0xe80>)
4001009e:	4296      	cmp	r6, r2
400100a0:	d3af      	bcc.n	40010002 <ddr3TipPbs+0xba6>
400100a2:	9d11      	ldr	r5, [sp, #68]	; 0x44
400100a4:	4659      	mov	r1, fp
400100a6:	465c      	mov	r4, fp
400100a8:	4628      	mov	r0, r5
400100aa:	f7ff f995 	bl	4000f3d8 <ddr3TipCleanPbsResult>
400100ae:	683b      	ldr	r3, [r7, #0]
400100b0:	781b      	ldrb	r3, [r3, #0]
400100b2:	07d9      	lsls	r1, r3, #31
400100b4:	f140 80f8 	bpl.w	400102a8 <ddr3TipPbs+0xe4c>
400100b8:	2600      	movs	r6, #0
400100ba:	e0f0      	b.n	4001029e <ddr3TipPbs+0xe42>
400100bc:	4887      	ldr	r0, [pc, #540]	; (400102dc <ddr3TipPbs+0xe80>)
400100be:	6803      	ldr	r3, [r0, #0]
400100c0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400100c4:	fa43 f306 	asr.w	r3, r3, r6
400100c8:	07da      	lsls	r2, r3, #31
400100ca:	f140 80e5 	bpl.w	40010298 <ddr3TipPbs+0xe3c>
400100ce:	497d      	ldr	r1, [pc, #500]	; (400102c4 <ddr3TipPbs+0xe68>)
400100d0:	780b      	ldrb	r3, [r1, #0]
400100d2:	2b02      	cmp	r3, #2
400100d4:	d806      	bhi.n	400100e4 <ddr3TipPbs+0xc88>
400100d6:	4b82      	ldr	r3, [pc, #520]	; (400102e0 <ddr3TipPbs+0xe84>)
400100d8:	2100      	movs	r1, #0
400100da:	4882      	ldr	r0, [pc, #520]	; (400102e4 <ddr3TipPbs+0xe88>)
400100dc:	4632      	mov	r2, r6
400100de:	5d9b      	ldrb	r3, [r3, r6]
400100e0:	f001 ffb0 	bl	40012044 <mvPrintf>
400100e4:	f8df 8224 	ldr.w	r8, [pc, #548]	; 4001030c <ddr3TipPbs+0xeb0>
400100e8:	ea4f 09c6 	mov.w	r9, r6, lsl #3
400100ec:	2700      	movs	r7, #0
400100ee:	4a7e      	ldr	r2, [pc, #504]	; (400102e8 <ddr3TipPbs+0xe8c>)
400100f0:	6813      	ldr	r3, [r2, #0]
400100f2:	b943      	cbnz	r3, 40010106 <ddr3TipPbs+0xcaa>
400100f4:	4b73      	ldr	r3, [pc, #460]	; (400102c4 <ddr3TipPbs+0xe68>)
400100f6:	781b      	ldrb	r3, [r3, #0]
400100f8:	2b03      	cmp	r3, #3
400100fa:	f200 814e 	bhi.w	4001039a <ddr3TipPbs+0xf3e>
400100fe:	487b      	ldr	r0, [pc, #492]	; (400102ec <ddr3TipPbs+0xe90>)
40010100:	f001 ffa0 	bl	40012044 <mvPrintf>
40010104:	e149      	b.n	4001039a <ddr3TipPbs+0xf3e>
40010106:	486f      	ldr	r0, [pc, #444]	; (400102c4 <ddr3TipPbs+0xe68>)
40010108:	eb07 0209 	add.w	r2, r7, r9
4001010c:	f853 b022 	ldr.w	fp, [r3, r2, lsl #2]
40010110:	7803      	ldrb	r3, [r0, #0]
40010112:	2b02      	cmp	r3, #2
40010114:	d804      	bhi.n	40010120 <ddr3TipPbs+0xcc4>
40010116:	4876      	ldr	r0, [pc, #472]	; (400102f0 <ddr3TipPbs+0xe94>)
40010118:	f81a 1007 	ldrb.w	r1, [sl, r7]
4001011c:	f001 ff92 	bl	40012044 <mvPrintf>
40010120:	2c01      	cmp	r4, #1
40010122:	f8d8 3000 	ldr.w	r3, [r8]
40010126:	d101      	bne.n	4001012c <ddr3TipPbs+0xcd0>
40010128:	3305      	adds	r3, #5
4001012a:	e000      	b.n	4001012e <ddr3TipPbs+0xcd2>
4001012c:	3301      	adds	r3, #1
4001012e:	011b      	lsls	r3, r3, #4
40010130:	2100      	movs	r1, #0
40010132:	9600      	str	r6, [sp, #0]
40010134:	445b      	add	r3, fp
40010136:	9101      	str	r1, [sp, #4]
40010138:	460a      	mov	r2, r1
4001013a:	9302      	str	r3, [sp, #8]
4001013c:	4628      	mov	r0, r5
4001013e:	f81a 3007 	ldrb.w	r3, [sl, r7]
40010142:	9303      	str	r3, [sp, #12]
40010144:	460b      	mov	r3, r1
40010146:	f7f8 f8bf 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4001014a:	4a6a      	ldr	r2, [pc, #424]	; (400102f4 <ddr3TipPbs+0xe98>)
4001014c:	6010      	str	r0, [r2, #0]
4001014e:	2800      	cmp	r0, #0
40010150:	f47f ac75 	bne.w	4000fa3e <ddr3TipPbs+0x5e2>
40010154:	3701      	adds	r7, #1
40010156:	2f08      	cmp	r7, #8
40010158:	d1c9      	bne.n	400100ee <ddr3TipPbs+0xc92>
4001015a:	4b5d      	ldr	r3, [pc, #372]	; (400102d0 <ddr3TipPbs+0xe74>)
4001015c:	f816 b003 	ldrb.w	fp, [r6, r3]
40010160:	4b56      	ldr	r3, [pc, #344]	; (400102bc <ddr3TipPbs+0xe60>)
40010162:	5cf7      	ldrb	r7, [r6, r3]
40010164:	45bb      	cmp	fp, r7
40010166:	d010      	beq.n	4001018a <ddr3TipPbs+0xd2e>
40010168:	4b63      	ldr	r3, [pc, #396]	; (400102f8 <ddr3TipPbs+0xe9c>)
4001016a:	ebc7 010b 	rsb	r1, r7, fp
4001016e:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
40010172:	5cf2      	ldrb	r2, [r6, r3]
40010174:	4b61      	ldr	r3, [pc, #388]	; (400102fc <ddr3TipPbs+0xea0>)
40010176:	fa5f f089 	uxtb.w	r0, r9
4001017a:	5cf3      	ldrb	r3, [r6, r3]
4001017c:	1ad3      	subs	r3, r2, r3
4001017e:	4358      	muls	r0, r3
40010180:	f7f4 e89a 	blx	400042b8 <__aeabi_idiv>
40010184:	fa5f f980 	uxtb.w	r9, r0
40010188:	e001      	b.n	4001018e <ddr3TipPbs+0xd32>
4001018a:	f04f 090c 	mov.w	r9, #12
4001018e:	2205      	movs	r2, #5
40010190:	f8df 8178 	ldr.w	r8, [pc, #376]	; 4001030c <ddr3TipPbs+0xeb0>
40010194:	495a      	ldr	r1, [pc, #360]	; (40010300 <ddr3TipPbs+0xea4>)
40010196:	fb02 6204 	mla	r2, r2, r4, r6
4001019a:	f8d8 3000 	ldr.w	r3, [r8]
4001019e:	eb03 0282 	add.w	r2, r3, r2, lsl #2
400101a2:	f801 9002 	strb.w	r9, [r1, r2]
400101a6:	2c00      	cmp	r4, #0
400101a8:	d15f      	bne.n	4001026a <ddr3TipPbs+0xe0e>
400101aa:	ebc7 070b 	rsb	r7, r7, fp
400101ae:	011b      	lsls	r3, r3, #4
400101b0:	3314      	adds	r3, #20
400101b2:	4628      	mov	r0, r5
400101b4:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
400101b8:	9302      	str	r3, [sp, #8]
400101ba:	4621      	mov	r1, r4
400101bc:	4622      	mov	r2, r4
400101be:	4623      	mov	r3, r4
400101c0:	107f      	asrs	r7, r7, #1
400101c2:	9600      	str	r6, [sp, #0]
400101c4:	9703      	str	r7, [sp, #12]
400101c6:	9401      	str	r4, [sp, #4]
400101c8:	f7f8 f87e 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
400101cc:	4f49      	ldr	r7, [pc, #292]	; (400102f4 <ddr3TipPbs+0xe98>)
400101ce:	6038      	str	r0, [r7, #0]
400101d0:	2800      	cmp	r0, #0
400101d2:	d146      	bne.n	40010262 <ddr3TipPbs+0xe06>
400101d4:	9600      	str	r6, [sp, #0]
400101d6:	4628      	mov	r0, r5
400101d8:	9401      	str	r4, [sp, #4]
400101da:	4621      	mov	r1, r4
400101dc:	f8d8 3000 	ldr.w	r3, [r8]
400101e0:	011b      	lsls	r3, r3, #4
400101e2:	3315      	adds	r3, #21
400101e4:	9302      	str	r3, [sp, #8]
400101e6:	4b3a      	ldr	r3, [pc, #232]	; (400102d0 <ddr3TipPbs+0xe74>)
400101e8:	5cf2      	ldrb	r2, [r6, r3]
400101ea:	4b34      	ldr	r3, [pc, #208]	; (400102bc <ddr3TipPbs+0xe60>)
400101ec:	5cf3      	ldrb	r3, [r6, r3]
400101ee:	1ad3      	subs	r3, r2, r3
400101f0:	4622      	mov	r2, r4
400101f2:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
400101f6:	105b      	asrs	r3, r3, #1
400101f8:	9303      	str	r3, [sp, #12]
400101fa:	4623      	mov	r3, r4
400101fc:	f7f8 f864 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
40010200:	6038      	str	r0, [r7, #0]
40010202:	2800      	cmp	r0, #0
40010204:	d12d      	bne.n	40010262 <ddr3TipPbs+0xe06>
40010206:	f8d8 3000 	ldr.w	r3, [r8]
4001020a:	ea4f 0b86 	mov.w	fp, r6, lsl #2
4001020e:	f8df c0f4 	ldr.w	ip, [pc, #244]	; 40010304 <ddr3TipPbs+0xea8>
40010212:	4628      	mov	r0, r5
40010214:	9600      	str	r6, [sp, #0]
40010216:	4621      	mov	r1, r4
40010218:	011a      	lsls	r2, r3, #4
4001021a:	445b      	add	r3, fp
4001021c:	9401      	str	r4, [sp, #4]
4001021e:	3254      	adds	r2, #84	; 0x54
40010220:	9202      	str	r2, [sp, #8]
40010222:	4622      	mov	r2, r4
40010224:	f81c 3003 	ldrb.w	r3, [ip, r3]
40010228:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
4001022c:	9303      	str	r3, [sp, #12]
4001022e:	4623      	mov	r3, r4
40010230:	f7f8 f84a 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
40010234:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
40010238:	6038      	str	r0, [r7, #0]
4001023a:	b990      	cbnz	r0, 40010262 <ddr3TipPbs+0xe06>
4001023c:	f8d8 3000 	ldr.w	r3, [r8]
40010240:	4628      	mov	r0, r5
40010242:	9600      	str	r6, [sp, #0]
40010244:	4621      	mov	r1, r4
40010246:	449b      	add	fp, r3
40010248:	9401      	str	r4, [sp, #4]
4001024a:	011a      	lsls	r2, r3, #4
4001024c:	3255      	adds	r2, #85	; 0x55
4001024e:	9202      	str	r2, [sp, #8]
40010250:	f81c 300b 	ldrb.w	r3, [ip, fp]
40010254:	4622      	mov	r2, r4
40010256:	9303      	str	r3, [sp, #12]
40010258:	4623      	mov	r3, r4
4001025a:	f7f8 f835 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4001025e:	6038      	str	r0, [r7, #0]
40010260:	b160      	cbz	r0, 4001027c <ddr3TipPbs+0xe20>
40010262:	f7fe ffff 	bl	4000f264 <gtBreakOnFail>
40010266:	6838      	ldr	r0, [r7, #0]
40010268:	e098      	b.n	4001039c <ddr3TipPbs+0xf40>
4001026a:	ebc7 070b 	rsb	r7, r7, fp
4001026e:	4a25      	ldr	r2, [pc, #148]	; (40010304 <ddr3TipPbs+0xea8>)
40010270:	eb03 0386 	add.w	r3, r3, r6, lsl #2
40010274:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
40010278:	107f      	asrs	r7, r7, #1
4001027a:	54d7      	strb	r7, [r2, r3]
4001027c:	4811      	ldr	r0, [pc, #68]	; (400102c4 <ddr3TipPbs+0xe68>)
4001027e:	7803      	ldrb	r3, [r0, #0]
40010280:	2b02      	cmp	r3, #2
40010282:	d809      	bhi.n	40010298 <ddr3TipPbs+0xe3c>
40010284:	4b12      	ldr	r3, [pc, #72]	; (400102d0 <ddr3TipPbs+0xe74>)
40010286:	4649      	mov	r1, r9
40010288:	481f      	ldr	r0, [pc, #124]	; (40010308 <ddr3TipPbs+0xeac>)
4001028a:	5cf2      	ldrb	r2, [r6, r3]
4001028c:	4b0b      	ldr	r3, [pc, #44]	; (400102bc <ddr3TipPbs+0xe60>)
4001028e:	5cf3      	ldrb	r3, [r6, r3]
40010290:	1ad2      	subs	r2, r2, r3
40010292:	434a      	muls	r2, r1
40010294:	f001 fed6 	bl	40012044 <mvPrintf>
40010298:	3601      	adds	r6, #1
4001029a:	f10a 0a08 	add.w	sl, sl, #8
4001029e:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
400102a2:	454e      	cmp	r6, r9
400102a4:	f4ff af0a 	bcc.w	400100bc <ddr3TipPbs+0xc60>
400102a8:	4b18      	ldr	r3, [pc, #96]	; (4001030c <ddr3TipPbs+0xeb0>)
400102aa:	2c01      	cmp	r4, #1
400102ac:	681a      	ldr	r2, [r3, #0]
400102ae:	ea4f 0282 	mov.w	r2, r2, lsl #2
400102b2:	d12d      	bne.n	40010310 <ddr3TipPbs+0xeb4>
400102b4:	3203      	adds	r2, #3
400102b6:	e02c      	b.n	40010312 <ddr3TipPbs+0xeb6>
400102b8:	400206fc 	strdmi	r0, [r2], -ip
400102bc:	40020701 	andmi	r0, r2, r1, lsl #14
400102c0:	400207d1 	ldrdmi	r0, [r2], -r1
400102c4:	40016158 	andmi	r6, r1, r8, asr r1
400102c8:	40014652 	andmi	r4, r1, r2, asr r6
400102cc:	40020408 	andmi	r0, r2, r8, lsl #8
400102d0:	400206f2 	strdmi	r0, [r2], -r2
400102d4:	40020761 	andmi	r0, r2, r1, ror #14
400102d8:	40014669 	andmi	r4, r1, r9, ror #12
400102dc:	40020428 	andmi	r0, r2, r8, lsr #8
400102e0:	400206f7 	strdmi	r0, [r2], -r7
400102e4:	40014686 	andmi	r4, r1, r6, lsl #13
400102e8:	400207c4 	andmi	r0, r2, r4, asr #15
400102ec:	400146bc 			; <UNDEFINED> instruction: 0x400146bc
400102f0:	400146d9 	ldrdmi	r4, [r1], -r9
400102f4:	400206c0 	andmi	r0, r2, r0, asr #13
400102f8:	40020706 	andmi	r0, r2, r6, lsl #14
400102fc:	400206ed 	andmi	r0, r2, sp, ror #13
40010300:	400206c5 	andmi	r0, r2, r5, asr #13
40010304:	4002070b 	andmi	r0, r2, fp, lsl #14
40010308:	400146e9 	andmi	r4, r1, r9, ror #13
4001030c:	400207cc 	andmi	r0, r2, ip, asr #15
40010310:	3201      	adds	r2, #1
40010312:	4628      	mov	r0, r5
40010314:	4925      	ldr	r1, [pc, #148]	; (400103ac <ddr3TipPbs+0xf50>)
40010316:	f7f6 f8b3 	bl	40006480 <mvHwsDdr3TipWriteAdllValue>
4001031a:	4b25      	ldr	r3, [pc, #148]	; (400103b0 <ddr3TipPbs+0xf54>)
4001031c:	681b      	ldr	r3, [r3, #0]
4001031e:	781b      	ldrb	r3, [r3, #0]
40010320:	07db      	lsls	r3, r3, #31
40010322:	d50e      	bpl.n	40010342 <ddr3TipPbs+0xee6>
40010324:	9b19      	ldr	r3, [sp, #100]	; 0x64
40010326:	2100      	movs	r1, #0
40010328:	4628      	mov	r0, r5
4001032a:	4c22      	ldr	r4, [pc, #136]	; (400103b4 <ddr3TipPbs+0xf58>)
4001032c:	460a      	mov	r2, r1
4001032e:	9300      	str	r3, [sp, #0]
40010330:	f04f 33ff 	mov.w	r3, #4294967295
40010334:	9301      	str	r3, [sp, #4]
40010336:	f241 63d8 	movw	r3, #5848	; 0x16d8
4001033a:	f7f7 fb15 	bl	40007968 <mvHwsDdr3TipIFWrite>
4001033e:	6020      	str	r0, [r4, #0]
40010340:	b980      	cbnz	r0, 40010364 <ddr3TipPbs+0xf08>
40010342:	f64f 73ff 	movw	r3, #65535	; 0xffff
40010346:	f04f 34ff 	mov.w	r4, #4294967295
4001034a:	4628      	mov	r0, r5
4001034c:	e88d 0018 	stmia.w	sp, {r3, r4}
40010350:	2101      	movs	r1, #1
40010352:	f241 03fc 	movw	r3, #4348	; 0x10fc
40010356:	2200      	movs	r2, #0
40010358:	4c16      	ldr	r4, [pc, #88]	; (400103b4 <ddr3TipPbs+0xf58>)
4001035a:	f7f7 fb05 	bl	40007968 <mvHwsDdr3TipIFWrite>
4001035e:	4603      	mov	r3, r0
40010360:	6020      	str	r0, [r4, #0]
40010362:	b118      	cbz	r0, 4001036c <ddr3TipPbs+0xf10>
40010364:	f7fe ff7e 	bl	4000f264 <gtBreakOnFail>
40010368:	6820      	ldr	r0, [r4, #0]
4001036a:	e017      	b.n	4001039c <ddr3TipPbs+0xf40>
4001036c:	4a10      	ldr	r2, [pc, #64]	; (400103b0 <ddr3TipPbs+0xf54>)
4001036e:	6812      	ldr	r2, [r2, #0]
40010370:	7810      	ldrb	r0, [r2, #0]
40010372:	f010 0001 	ands.w	r0, r0, #1
40010376:	d011      	beq.n	4001039c <ddr3TipPbs+0xf40>
40010378:	490f      	ldr	r1, [pc, #60]	; (400103b8 <ddr3TipPbs+0xf5c>)
4001037a:	e009      	b.n	40010390 <ddr3TipPbs+0xf34>
4001037c:	f892 005c 	ldrb.w	r0, [r2, #92]	; 0x5c
40010380:	fa40 f003 	asr.w	r0, r0, r3
40010384:	07c0      	lsls	r0, r0, #31
40010386:	d502      	bpl.n	4001038e <ddr3TipPbs+0xf32>
40010388:	5c58      	ldrb	r0, [r3, r1]
4001038a:	2801      	cmp	r0, #1
4001038c:	d006      	beq.n	4001039c <ddr3TipPbs+0xf40>
4001038e:	3301      	adds	r3, #1
40010390:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
40010392:	42b3      	cmp	r3, r6
40010394:	d3f2      	bcc.n	4001037c <ddr3TipPbs+0xf20>
40010396:	2000      	movs	r0, #0
40010398:	e000      	b.n	4001039c <ddr3TipPbs+0xf40>
4001039a:	2001      	movs	r0, #1
4001039c:	b01b      	add	sp, #108	; 0x6c
4001039e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400103a2:	780e      	ldrb	r6, [r1, #0]
400103a4:	07f6      	lsls	r6, r6, #31
400103a6:	f57f ac17 	bpl.w	4000fbd8 <ddr3TipPbs+0x77c>
400103aa:	e413      	b.n	4000fbd4 <ddr3TipPbs+0x778>
400103ac:	40020720 	andmi	r0, r2, r0, lsr #14
400103b0:	40020428 	andmi	r0, r2, r8, lsr #8
400103b4:	400206c0 	andmi	r0, r2, r0, asr #13
400103b8:	400206f7 	strdmi	r0, [r2], -r7

Disassembly of section .text.ddr3TipPbsTx:

400103bc <ddr3TipPbsTx>:
ddr3TipPbsTx():
400103bc:	2100      	movs	r1, #0
400103be:	f7ff b84d 	b.w	4000f45c <ddr3TipPbs>

Disassembly of section .text.ddr3TipPbsRx:

400103c2 <ddr3TipPbsRx>:
ddr3TipPbsRx():
400103c2:	2101      	movs	r1, #1
400103c4:	f7ff b84a 	b.w	4000f45c <ddr3TipPbs>

Disassembly of section .text.ddr3TipCentralization:

400103c8 <ddr3TipCentralization>:
ddr3TipCentralization():
400103c8:	4b5c      	ldr	r3, [pc, #368]	; (4001053c <ddr3TipCentralization+0x174>)
400103ca:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400103ce:	4682      	mov	sl, r0
400103d0:	b0ab      	sub	sp, #172	; 0xac
400103d2:	7818      	ldrb	r0, [r3, #0]
400103d4:	4689      	mov	r9, r1
400103d6:	f7f5 fe45 	bl	40006064 <ddr3TipGetResultPtr>
400103da:	2102      	movs	r1, #2
400103dc:	f1b9 0f00 	cmp.w	r9, #0
400103e0:	bf0c      	ite	eq
400103e2:	2740      	moveq	r7, #64	; 0x40
400103e4:	2700      	movne	r7, #0
400103e6:	9714      	str	r7, [sp, #80]	; 0x50
400103e8:	9016      	str	r0, [sp, #88]	; 0x58
400103ea:	4650      	mov	r0, sl
400103ec:	f7fe f956 	bl	4000e69c <ddr3TipDevAttrGet>
400103f0:	4b53      	ldr	r3, [pc, #332]	; (40010540 <ddr3TipCentralization+0x178>)
400103f2:	681b      	ldr	r3, [r3, #0]
400103f4:	781b      	ldrb	r3, [r3, #0]
400103f6:	07da      	lsls	r2, r3, #31
400103f8:	4604      	mov	r4, r0
400103fa:	d51e      	bpl.n	4001043a <ddr3TipCentralization+0x72>
400103fc:	2100      	movs	r1, #0
400103fe:	ab28      	add	r3, sp, #160	; 0xa0
40010400:	4650      	mov	r0, sl
40010402:	9300      	str	r3, [sp, #0]
40010404:	460a      	mov	r2, r1
40010406:	f04f 33ff 	mov.w	r3, #4294967295
4001040a:	9301      	str	r3, [sp, #4]
4001040c:	f241 63d8 	movw	r3, #5848	; 0x16d8
40010410:	f7f7 fdc8 	bl	40007fa4 <mvHwsDdr3TipIFRead>
40010414:	4d4b      	ldr	r5, [pc, #300]	; (40010544 <ddr3TipCentralization+0x17c>)
40010416:	4601      	mov	r1, r0
40010418:	6028      	str	r0, [r5, #0]
4001041a:	b950      	cbnz	r0, 40010432 <ddr3TipCentralization+0x6a>
4001041c:	2308      	movs	r3, #8
4001041e:	4650      	mov	r0, sl
40010420:	9300      	str	r3, [sp, #0]
40010422:	460a      	mov	r2, r1
40010424:	9301      	str	r3, [sp, #4]
40010426:	f241 63d8 	movw	r3, #5848	; 0x16d8
4001042a:	f7f7 fa9d 	bl	40007968 <mvHwsDdr3TipIFWrite>
4001042e:	6028      	str	r0, [r5, #0]
40010430:	b118      	cbz	r0, 4001043a <ddr3TipCentralization+0x72>
40010432:	f7fe ff17 	bl	4000f264 <gtBreakOnFail>
40010436:	6828      	ldr	r0, [r5, #0]
40010438:	e38f      	b.n	40010b5a <ddr3TipCentralization+0x792>
4001043a:	4b43      	ldr	r3, [pc, #268]	; (40010548 <ddr3TipCentralization+0x180>)
4001043c:	681b      	ldr	r3, [r3, #0]
4001043e:	009b      	lsls	r3, r3, #2
40010440:	f1b9 0f00 	cmp.w	r9, #0
40010444:	d108      	bne.n	40010458 <ddr3TipCentralization+0x90>
40010446:	3301      	adds	r3, #1
40010448:	f04f 0840 	mov.w	r8, #64	; 0x40
4001044c:	9319      	str	r3, [sp, #100]	; 0x64
4001044e:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
40010452:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
40010456:	e007      	b.n	40010468 <ddr3TipCentralization+0xa0>
40010458:	3303      	adds	r3, #3
4001045a:	f04f 0c20 	mov.w	ip, #32
4001045e:	2701      	movs	r7, #1
40010460:	9319      	str	r3, [sp, #100]	; 0x64
40010462:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
40010466:	9713      	str	r7, [sp, #76]	; 0x4c
40010468:	4b35      	ldr	r3, [pc, #212]	; (40010540 <ddr3TipCentralization+0x178>)
4001046a:	b2e4      	uxtb	r4, r4
4001046c:	9417      	str	r4, [sp, #92]	; 0x5c
4001046e:	6819      	ldr	r1, [r3, #0]
40010470:	780b      	ldrb	r3, [r1, #0]
40010472:	07db      	lsls	r3, r3, #31
40010474:	d51f      	bpl.n	400104b6 <ddr3TipCentralization+0xee>
40010476:	2205      	movs	r2, #5
40010478:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
4001047c:	4d33      	ldr	r5, [pc, #204]	; (4001054c <ddr3TipCentralization+0x184>)
4001047e:	2300      	movs	r3, #0
40010480:	fb02 f209 	mul.w	r2, r2, r9
40010484:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
40010488:	4831      	ldr	r0, [pc, #196]	; (40010550 <ddr3TipCentralization+0x188>)
4001048a:	f108 34ff 	add.w	r4, r8, #4294967295
4001048e:	4e31      	ldr	r6, [pc, #196]	; (40010554 <ddr3TipCentralization+0x18c>)
40010490:	4464      	add	r4, ip
40010492:	1955      	adds	r5, r2, r5
40010494:	1812      	adds	r2, r2, r0
40010496:	e00a      	b.n	400104ae <ddr3TipCentralization+0xe6>
40010498:	f891 005c 	ldrb.w	r0, [r1, #92]	; 0x5c
4001049c:	fa40 f003 	asr.w	r0, r0, r3
400104a0:	07c7      	lsls	r7, r0, #31
400104a2:	d503      	bpl.n	400104ac <ddr3TipCentralization+0xe4>
400104a4:	2000      	movs	r0, #0
400104a6:	54ec      	strb	r4, [r5, r3]
400104a8:	5598      	strb	r0, [r3, r6]
400104aa:	54d0      	strb	r0, [r2, r3]
400104ac:	3301      	adds	r3, #1
400104ae:	9f17      	ldr	r7, [sp, #92]	; 0x5c
400104b0:	b2d8      	uxtb	r0, r3
400104b2:	42b8      	cmp	r0, r7
400104b4:	d3f0      	bcc.n	40010498 <ddr3TipCentralization+0xd0>
400104b6:	4b28      	ldr	r3, [pc, #160]	; (40010558 <ddr3TipCentralization+0x190>)
400104b8:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
400104bc:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
400104c0:	681e      	ldr	r6, [r3, #0]
400104c2:	e1ff      	b.n	400108c4 <ddr3TipCentralization+0x4fc>
400104c4:	9f10      	ldr	r7, [sp, #64]	; 0x40
400104c6:	2200      	movs	r2, #0
400104c8:	4b1d      	ldr	r3, [pc, #116]	; (40010540 <ddr3TipCentralization+0x178>)
400104ca:	2101      	movs	r1, #1
400104cc:	3f01      	subs	r7, #1
400104ce:	970f      	str	r7, [sp, #60]	; 0x3c
400104d0:	9f13      	ldr	r7, [sp, #76]	; 0x4c
400104d2:	9200      	str	r2, [sp, #0]
400104d4:	9201      	str	r2, [sp, #4]
400104d6:	9202      	str	r2, [sp, #8]
400104d8:	9203      	str	r2, [sp, #12]
400104da:	9704      	str	r7, [sp, #16]
400104dc:	681b      	ldr	r3, [r3, #0]
400104de:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
400104e0:	9811      	ldr	r0, [sp, #68]	; 0x44
400104e2:	781b      	ldrb	r3, [r3, #0]
400104e4:	9206      	str	r2, [sp, #24]
400104e6:	9707      	str	r7, [sp, #28]
400104e8:	9305      	str	r3, [sp, #20]
400104ea:	b2f3      	uxtb	r3, r6
400104ec:	9309      	str	r3, [sp, #36]	; 0x24
400104ee:	2302      	movs	r3, #2
400104f0:	930a      	str	r3, [sp, #40]	; 0x28
400104f2:	ab29      	add	r3, sp, #164	; 0xa4
400104f4:	930d      	str	r3, [sp, #52]	; 0x34
400104f6:	460b      	mov	r3, r1
400104f8:	9708      	str	r7, [sp, #32]
400104fa:	4637      	mov	r7, r6
400104fc:	920b      	str	r2, [sp, #44]	; 0x2c
400104fe:	920c      	str	r2, [sp, #48]	; 0x30
40010500:	f7fb faba 	bl	4000ba78 <ddr3TipIpTrainingWrapper>
40010504:	4b15      	ldr	r3, [pc, #84]	; (4001055c <ddr3TipCentralization+0x194>)
40010506:	9812      	ldr	r0, [sp, #72]	; 0x48
40010508:	4a12      	ldr	r2, [pc, #72]	; (40010554 <ddr3TipCentralization+0x18c>)
4001050a:	681d      	ldr	r5, [r3, #0]
4001050c:	2305      	movs	r3, #5
4001050e:	eb00 0b05 	add.w	fp, r0, r5
40010512:	fb03 2905 	mla	r9, r3, r5, r2
40010516:	fb03 fb0b 	mul.w	fp, r3, fp
4001051a:	4b0c      	ldr	r3, [pc, #48]	; (4001054c <ddr3TipCentralization+0x184>)
4001051c:	eb0b 0a03 	add.w	sl, fp, r3
40010520:	4b0b      	ldr	r3, [pc, #44]	; (40010550 <ddr3TipCentralization+0x188>)
40010522:	449b      	add	fp, r3
40010524:	e1c8      	b.n	400108b8 <ddr3TipCentralization+0x4f0>
40010526:	4b06      	ldr	r3, [pc, #24]	; (40010540 <ddr3TipCentralization+0x178>)
40010528:	681a      	ldr	r2, [r3, #0]
4001052a:	7812      	ldrb	r2, [r2, #0]
4001052c:	fa42 f205 	asr.w	r2, r2, r5
40010530:	07d6      	lsls	r6, r2, #31
40010532:	f140 81ba 	bpl.w	400108aa <ddr3TipCentralization+0x4e2>
40010536:	2400      	movs	r4, #0
40010538:	4e09      	ldr	r6, [pc, #36]	; (40010560 <ddr3TipCentralization+0x198>)
4001053a:	e1ad      	b.n	40010898 <ddr3TipCentralization+0x4d0>
4001053c:	400207d1 	ldrdmi	r0, [r2], -r1
40010540:	40020428 	andmi	r0, r2, r8, lsr #8
40010544:	400206c0 	andmi	r0, r2, r0, asr #13
40010548:	400207cc 	andmi	r0, r2, ip, asr #15
4001054c:	40020793 	mulmi	r2, r3, r7
40010550:	40020789 	andmi	r0, r2, r9, lsl #15
40010554:	4002079d 	mulmi	r2, sp, r7
40010558:	40016b2c 	andmi	r6, r1, ip, lsr #22
4001055c:	400208d4 	ldrdmi	r0, [r2], -r4
40010560:	40016151 	andmi	r6, r1, r1, asr r1
40010564:	49ac      	ldr	r1, [pc, #688]	; (40010818 <ddr3TipCentralization+0x450>)
40010566:	680b      	ldr	r3, [r1, #0]
40010568:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4001056c:	fa43 f304 	asr.w	r3, r3, r4
40010570:	07d8      	lsls	r0, r3, #31
40010572:	f140 8190 	bpl.w	40010896 <ddr3TipCentralization+0x4ce>
40010576:	f04f 0c02 	mov.w	ip, #2
4001057a:	f8cd 9060 	str.w	r9, [sp, #96]	; 0x60
4001057e:	f04f 0800 	mov.w	r8, #0
40010582:	46b9      	mov	r9, r7
40010584:	4627      	mov	r7, r4
40010586:	4664      	mov	r4, ip
40010588:	9b13      	ldr	r3, [sp, #76]	; 0x4c
4001058a:	ea4f 0c88 	mov.w	ip, r8, lsl #2
4001058e:	f10d 0e94 	add.w	lr, sp, #148	; 0x94
40010592:	2280      	movs	r2, #128	; 0x80
40010594:	4629      	mov	r1, r5
40010596:	e88d 0104 	stmia.w	sp, {r2, r8}
4001059a:	9302      	str	r3, [sp, #8]
4001059c:	2200      	movs	r2, #0
4001059e:	eb0e 030c 	add.w	r3, lr, ip
400105a2:	9811      	ldr	r0, [sp, #68]	; 0x44
400105a4:	9306      	str	r3, [sp, #24]
400105a6:	2301      	movs	r3, #1
400105a8:	9307      	str	r3, [sp, #28]
400105aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
400105ac:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
400105b0:	9203      	str	r2, [sp, #12]
400105b2:	9204      	str	r2, [sp, #16]
400105b4:	9205      	str	r2, [sp, #20]
400105b6:	9208      	str	r2, [sp, #32]
400105b8:	9209      	str	r2, [sp, #36]	; 0x24
400105ba:	f7fa fdfd 	bl	4000b1b8 <ddr3TipReadTrainingResult>
400105be:	4997      	ldr	r1, [pc, #604]	; (4001081c <ddr3TipCentralization+0x454>)
400105c0:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
400105c4:	6008      	str	r0, [r1, #0]
400105c6:	2800      	cmp	r0, #0
400105c8:	f040 8255 	bne.w	40010a76 <ddr3TipCentralization+0x6ae>
400105cc:	7833      	ldrb	r3, [r6, #0]
400105ce:	2b02      	cmp	r3, #2
400105d0:	d821      	bhi.n	40010616 <ddr3TipCentralization+0x24e>
400105d2:	aa2a      	add	r2, sp, #168	; 0xa8
400105d4:	4992      	ldr	r1, [pc, #584]	; (40010820 <ddr3TipCentralization+0x458>)
400105d6:	eb02 030c 	add.w	r3, r2, ip
400105da:	f8df c270 	ldr.w	ip, [pc, #624]	; 4001084c <ddr3TipCentralization+0x484>
400105de:	4891      	ldr	r0, [pc, #580]	; (40010824 <ddr3TipCentralization+0x45c>)
400105e0:	f853 3c14 	ldr.w	r3, [r3, #-20]
400105e4:	9700      	str	r7, [sp, #0]
400105e6:	681a      	ldr	r2, [r3, #0]
400105e8:	9201      	str	r2, [sp, #4]
400105ea:	685a      	ldr	r2, [r3, #4]
400105ec:	9202      	str	r2, [sp, #8]
400105ee:	689a      	ldr	r2, [r3, #8]
400105f0:	9203      	str	r2, [sp, #12]
400105f2:	68da      	ldr	r2, [r3, #12]
400105f4:	9204      	str	r2, [sp, #16]
400105f6:	691a      	ldr	r2, [r3, #16]
400105f8:	9205      	str	r2, [sp, #20]
400105fa:	695a      	ldr	r2, [r3, #20]
400105fc:	9206      	str	r2, [sp, #24]
400105fe:	699a      	ldr	r2, [r3, #24]
40010600:	9207      	str	r2, [sp, #28]
40010602:	464a      	mov	r2, r9
40010604:	69db      	ldr	r3, [r3, #28]
40010606:	9308      	str	r3, [sp, #32]
40010608:	9b12      	ldr	r3, [sp, #72]	; 0x48
4001060a:	2b00      	cmp	r3, #0
4001060c:	bf08      	it	eq
4001060e:	4661      	moveq	r1, ip
40010610:	462b      	mov	r3, r5
40010612:	f001 fd17 	bl	40012044 <mvPrintf>
40010616:	f108 0801 	add.w	r8, r8, #1
4001061a:	3c01      	subs	r4, #1
4001061c:	fa5f f888 	uxtb.w	r8, r8
40010620:	d1b2      	bne.n	40010588 <ddr3TipCentralization+0x1c0>
40010622:	46a4      	mov	ip, r4
40010624:	463c      	mov	r4, r7
40010626:	464f      	mov	r7, r9
40010628:	f8dd 9060 	ldr.w	r9, [sp, #96]	; 0x60
4001062c:	46e0      	mov	r8, ip
4001062e:	9b25      	ldr	r3, [sp, #148]	; 0x94
40010630:	a921      	add	r1, sp, #132	; 0x84
40010632:	a823      	add	r0, sp, #140	; 0x8c
40010634:	f813 2028 	ldrb.w	r2, [r3, r8, lsl #2]
40010638:	ab1f      	add	r3, sp, #124	; 0x7c
4001063a:	f808 2003 	strb.w	r2, [r8, r3]
4001063e:	9b26      	ldr	r3, [sp, #152]	; 0x98
40010640:	f813 3028 	ldrb.w	r3, [r3, r8, lsl #2]
40010644:	f808 3001 	strb.w	r3, [r8, r1]
40010648:	1c59      	adds	r1, r3, #1
4001064a:	1a89      	subs	r1, r1, r2
4001064c:	b2c9      	uxtb	r1, r1
4001064e:	f808 1000 	strb.w	r1, [r8, r0]
40010652:	7830      	ldrb	r0, [r6, #0]
40010654:	2801      	cmp	r0, #1
40010656:	d80a      	bhi.n	4001066e <ddr3TipCentralization+0x2a6>
40010658:	9201      	str	r2, [sp, #4]
4001065a:	4a73      	ldr	r2, [pc, #460]	; (40010828 <ddr3TipCentralization+0x460>)
4001065c:	9302      	str	r3, [sp, #8]
4001065e:	462b      	mov	r3, r5
40010660:	9400      	str	r4, [sp, #0]
40010662:	9103      	str	r1, [sp, #12]
40010664:	4871      	ldr	r0, [pc, #452]	; (4001082c <ddr3TipCentralization+0x464>)
40010666:	6811      	ldr	r1, [r2, #0]
40010668:	463a      	mov	r2, r7
4001066a:	f001 fceb 	bl	40012044 <mvPrintf>
4001066e:	f108 0801 	add.w	r8, r8, #1
40010672:	f1b8 0f08 	cmp.w	r8, #8
40010676:	d1da      	bne.n	4001062e <ddr3TipCentralization+0x266>
40010678:	9825      	ldr	r0, [sp, #148]	; 0x94
4001067a:	2100      	movs	r1, #0
4001067c:	f7fa fac4 	bl	4000ac08 <ddr3TipIsPupLock>
40010680:	b170      	cbz	r0, 400106a0 <ddr3TipCentralization+0x2d8>
40010682:	9826      	ldr	r0, [sp, #152]	; 0x98
40010684:	2100      	movs	r1, #0
40010686:	f7fa fabf 	bl	4000ac08 <ddr3TipIsPupLock>
4001068a:	b148      	cbz	r0, 400106a0 <ddr3TipCentralization+0x2d8>
4001068c:	7833      	ldrb	r3, [r6, #0]
4001068e:	2b02      	cmp	r3, #2
40010690:	d848      	bhi.n	40010724 <ddr3TipCentralization+0x35c>
40010692:	4867      	ldr	r0, [pc, #412]	; (40010830 <ddr3TipCentralization+0x468>)
40010694:	4639      	mov	r1, r7
40010696:	462a      	mov	r2, r5
40010698:	4623      	mov	r3, r4
4001069a:	f001 fcd3 	bl	40012044 <mvPrintf>
4001069e:	e041      	b.n	40010724 <ddr3TipCentralization+0x35c>
400106a0:	7833      	ldrb	r3, [r6, #0]
400106a2:	2b02      	cmp	r3, #2
400106a4:	d805      	bhi.n	400106b2 <ddr3TipCentralization+0x2ea>
400106a6:	4863      	ldr	r0, [pc, #396]	; (40010834 <ddr3TipCentralization+0x46c>)
400106a8:	4639      	mov	r1, r7
400106aa:	462a      	mov	r2, r5
400106ac:	4623      	mov	r3, r4
400106ae:	f001 fcc9 	bl	40012044 <mvPrintf>
400106b2:	f819 3004 	ldrb.w	r3, [r9, r4]
400106b6:	2b01      	cmp	r3, #1
400106b8:	d109      	bne.n	400106ce <ddr3TipCentralization+0x306>
400106ba:	7833      	ldrb	r3, [r6, #0]
400106bc:	2b01      	cmp	r3, #1
400106be:	f200 80ea 	bhi.w	40010896 <ddr3TipCentralization+0x4ce>
400106c2:	485d      	ldr	r0, [pc, #372]	; (40010838 <ddr3TipCentralization+0x470>)
400106c4:	4629      	mov	r1, r5
400106c6:	4622      	mov	r2, r4
400106c8:	f001 fcbc 	bl	40012044 <mvPrintf>
400106cc:	e0e3      	b.n	40010896 <ddr3TipCentralization+0x4ce>
400106ce:	f04f 0800 	mov.w	r8, #0
400106d2:	ab1f      	add	r3, sp, #124	; 0x7c
400106d4:	f818 3003 	ldrb.w	r3, [r8, r3]
400106d8:	b173      	cbz	r3, 400106f8 <ddr3TipCentralization+0x330>
400106da:	ab21      	add	r3, sp, #132	; 0x84
400106dc:	f818 2003 	ldrb.w	r2, [r8, r3]
400106e0:	b952      	cbnz	r2, 400106f8 <ddr3TipCentralization+0x330>
400106e2:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
400106e6:	f10c 32ff 	add.w	r2, ip, #4294967295
400106ea:	f808 2003 	strb.w	r2, [r8, r3]
400106ee:	7833      	ldrb	r3, [r6, #0]
400106f0:	2b01      	cmp	r3, #1
400106f2:	d80d      	bhi.n	40010710 <ddr3TipCentralization+0x348>
400106f4:	4851      	ldr	r0, [pc, #324]	; (4001083c <ddr3TipCentralization+0x474>)
400106f6:	e006      	b.n	40010706 <ddr3TipCentralization+0x33e>
400106f8:	7833      	ldrb	r3, [r6, #0]
400106fa:	2001      	movs	r0, #1
400106fc:	f809 0004 	strb.w	r0, [r9, r4]
40010700:	2b01      	cmp	r3, #1
40010702:	d805      	bhi.n	40010710 <ddr3TipCentralization+0x348>
40010704:	484e      	ldr	r0, [pc, #312]	; (40010840 <ddr3TipCentralization+0x478>)
40010706:	4629      	mov	r1, r5
40010708:	4622      	mov	r2, r4
4001070a:	4643      	mov	r3, r8
4001070c:	f001 fc9a 	bl	40012044 <mvPrintf>
40010710:	f108 0801 	add.w	r8, r8, #1
40010714:	f1b8 0f08 	cmp.w	r8, #8
40010718:	d1db      	bne.n	400106d2 <ddr3TipCentralization+0x30a>
4001071a:	f819 3004 	ldrb.w	r3, [r9, r4]
4001071e:	2b01      	cmp	r3, #1
40010720:	f000 80b9 	beq.w	40010896 <ddr3TipCentralization+0x4ce>
40010724:	a823      	add	r0, sp, #140	; 0x8c
40010726:	f7fa fa80 	bl	4000ac2a <ddr3TipGetBufMin>
4001072a:	4680      	mov	r8, r0
4001072c:	a821      	add	r0, sp, #132	; 0x84
4001072e:	f7fa fa7c 	bl	4000ac2a <ddr3TipGetBufMin>
40010732:	9015      	str	r0, [sp, #84]	; 0x54
40010734:	a81f      	add	r0, sp, #124	; 0x7c
40010736:	f7fa fa83 	bl	4000ac40 <ddr3TipGetBufMax>
4001073a:	9018      	str	r0, [sp, #96]	; 0x60
4001073c:	a81f      	add	r0, sp, #124	; 0x7c
4001073e:	f7fa fa7f 	bl	4000ac40 <ddr3TipGetBufMax>
40010742:	901a      	str	r0, [sp, #104]	; 0x68
40010744:	a81f      	add	r0, sp, #124	; 0x7c
40010746:	f7fa fa70 	bl	4000ac2a <ddr3TipGetBufMin>
4001074a:	901b      	str	r0, [sp, #108]	; 0x6c
4001074c:	a821      	add	r0, sp, #132	; 0x84
4001074e:	f7fa fa77 	bl	4000ac40 <ddr3TipGetBufMax>
40010752:	901c      	str	r0, [sp, #112]	; 0x70
40010754:	a821      	add	r0, sp, #132	; 0x84
40010756:	f7fa fa68 	bl	4000ac2a <ddr3TipGetBufMin>
4001075a:	901d      	str	r0, [sp, #116]	; 0x74
4001075c:	a821      	add	r0, sp, #132	; 0x84
4001075e:	f7fa fa64 	bl	4000ac2a <ddr3TipGetBufMin>
40010762:	4684      	mov	ip, r0
40010764:	a81f      	add	r0, sp, #124	; 0x7c
40010766:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
4001076a:	f7fa fa69 	bl	4000ac40 <ddr3TipGetBufMax>
4001076e:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
40010772:	f81a 3004 	ldrb.w	r3, [sl, r4]
40010776:	f81b 2004 	ldrb.w	r2, [fp, r4]
4001077a:	7831      	ldrb	r1, [r6, #0]
4001077c:	459c      	cmp	ip, r3
4001077e:	bf38      	it	cc
40010780:	4663      	movcc	r3, ip
40010782:	b2db      	uxtb	r3, r3
40010784:	f80a 3004 	strb.w	r3, [sl, r4]
40010788:	4290      	cmp	r0, r2
4001078a:	bf28      	it	cs
4001078c:	4602      	movcs	r2, r0
4001078e:	2902      	cmp	r1, #2
40010790:	b2d2      	uxtb	r2, r2
40010792:	f80b 2004 	strb.w	r2, [fp, r4]
40010796:	d82a      	bhi.n	400107ee <ddr3TipCentralization+0x426>
40010798:	f8dd e054 	ldr.w	lr, [sp, #84]	; 0x54
4001079c:	f8cd 8000 	str.w	r8, [sp]
400107a0:	f10e 0101 	add.w	r1, lr, #1
400107a4:	f8dd e060 	ldr.w	lr, [sp, #96]	; 0x60
400107a8:	9005      	str	r0, [sp, #20]
400107aa:	ebce 0101 	rsb	r1, lr, r1
400107ae:	f8dd e06c 	ldr.w	lr, [sp, #108]	; 0x6c
400107b2:	9207      	str	r2, [sp, #28]
400107b4:	462a      	mov	r2, r5
400107b6:	b2c9      	uxtb	r1, r1
400107b8:	9101      	str	r1, [sp, #4]
400107ba:	ebc1 0108 	rsb	r1, r1, r8
400107be:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
400107c2:	9308      	str	r3, [sp, #32]
400107c4:	4623      	mov	r3, r4
400107c6:	b2c9      	uxtb	r1, r1
400107c8:	9102      	str	r1, [sp, #8]
400107ca:	ebce 0108 	rsb	r1, lr, r8
400107ce:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
400107d2:	f8dd e074 	ldr.w	lr, [sp, #116]	; 0x74
400107d6:	b2c9      	uxtb	r1, r1
400107d8:	9103      	str	r1, [sp, #12]
400107da:	ebce 0108 	rsb	r1, lr, r8
400107de:	4819      	ldr	r0, [pc, #100]	; (40010844 <ddr3TipCentralization+0x47c>)
400107e0:	f8cd c018 	str.w	ip, [sp, #24]
400107e4:	b2c9      	uxtb	r1, r1
400107e6:	9104      	str	r1, [sp, #16]
400107e8:	4639      	mov	r1, r7
400107ea:	f001 fc2b 	bl	40012044 <mvPrintf>
400107ee:	4b16      	ldr	r3, [pc, #88]	; (40010848 <ddr3TipCentralization+0x480>)
400107f0:	681b      	ldr	r3, [r3, #0]
400107f2:	2b00      	cmp	r3, #0
400107f4:	d14f      	bne.n	40010896 <ddr3TipCentralization+0x4ce>
400107f6:	f81b 2004 	ldrb.w	r2, [fp, r4]
400107fa:	f81a 3004 	ldrb.w	r3, [sl, r4]
400107fe:	1d51      	adds	r1, r2, #5
40010800:	428b      	cmp	r3, r1
40010802:	f340 81ad 	ble.w	40010b60 <ddr3TipCentralization+0x798>
40010806:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
4001080a:	1c58      	adds	r0, r3, #1
4001080c:	eb02 0108 	add.w	r1, r2, r8
40010810:	4288      	cmp	r0, r1
40010812:	db25      	blt.n	40010860 <ddr3TipCentralization+0x498>
40010814:	e1a4      	b.n	40010b60 <ddr3TipCentralization+0x798>
40010816:	bf00      	nop
40010818:	40020428 	andmi	r0, r2, r8, lsr #8
4001081c:	400206c0 	andmi	r0, r2, r0, asr #13
40010820:	40012a1e 	andmi	r2, r1, lr, lsl sl
40010824:	40014715 	andmi	r4, r1, r5, lsl r7
40010828:	400207cc 	andmi	r0, r2, ip, asr #15
4001082c:	4001475b 	andmi	r4, r1, fp, asr r7
40010830:	400147ad 	andmi	r4, r1, sp, lsr #15
40010834:	400147cf 	andmi	r4, r1, pc, asr #15
40010838:	400147f0 	strdmi	r4, [r1], -r0
4001083c:	40014806 	andmi	r4, r1, r6, lsl #16
40010840:	40014829 	andmi	r4, r1, r9, lsr #16
40010844:	4001484c 	andmi	r4, r1, ip, asr #16
40010848:	400207f4 	strdmi	r0, [r2], -r4
4001084c:	40012a1b 	andmi	r2, r1, fp, lsl sl
40010850:	b933      	cbnz	r3, 40010860 <ddr3TipCentralization+0x498>
40010852:	980f      	ldr	r0, [sp, #60]	; 0x3c
40010854:	4282      	cmp	r2, r0
40010856:	f000 8187 	beq.w	40010b68 <ddr3TipCentralization+0x7a0>
4001085a:	4283      	cmp	r3, r0
4001085c:	f040 8184 	bne.w	40010b68 <ddr3TipCentralization+0x7a0>
40010860:	7833      	ldrb	r3, [r6, #0]
40010862:	2b02      	cmp	r3, #2
40010864:	d817      	bhi.n	40010896 <ddr3TipCentralization+0x4ce>
40010866:	48a8      	ldr	r0, [pc, #672]	; (40010b08 <ddr3TipCentralization+0x740>)
40010868:	4639      	mov	r1, r7
4001086a:	462a      	mov	r2, r5
4001086c:	4623      	mov	r3, r4
4001086e:	f001 fbe9 	bl	40012044 <mvPrintf>
40010872:	e010      	b.n	40010896 <ddr3TipCentralization+0x4ce>
40010874:	e88d 000c 	stmia.w	sp, {r2, r3}
40010878:	4639      	mov	r1, r7
4001087a:	48a4      	ldr	r0, [pc, #656]	; (40010b0c <ddr3TipCentralization+0x744>)
4001087c:	462a      	mov	r2, r5
4001087e:	4623      	mov	r3, r4
40010880:	f001 fbe0 	bl	40012044 <mvPrintf>
40010884:	4ba2      	ldr	r3, [pc, #648]	; (40010b10 <ddr3TipCentralization+0x748>)
40010886:	2001      	movs	r0, #1
40010888:	f809 0004 	strb.w	r0, [r9, r4]
4001088c:	681b      	ldr	r3, [r3, #0]
4001088e:	b913      	cbnz	r3, 40010896 <ddr3TipCentralization+0x4ce>
40010890:	9f16      	ldr	r7, [sp, #88]	; 0x58
40010892:	557b      	strb	r3, [r7, r5]
40010894:	e161      	b.n	40010b5a <ddr3TipCentralization+0x792>
40010896:	3401      	adds	r4, #1
40010898:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
4001089c:	fa5f f884 	uxtb.w	r8, r4
400108a0:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
400108a4:	45e0      	cmp	r8, ip
400108a6:	f4ff ae5d 	bcc.w	40010564 <ddr3TipCentralization+0x19c>
400108aa:	3501      	adds	r5, #1
400108ac:	f109 0905 	add.w	r9, r9, #5
400108b0:	f10a 0a05 	add.w	sl, sl, #5
400108b4:	f10b 0b05 	add.w	fp, fp, #5
400108b8:	4b96      	ldr	r3, [pc, #600]	; (40010b14 <ddr3TipCentralization+0x74c>)
400108ba:	681b      	ldr	r3, [r3, #0]
400108bc:	429d      	cmp	r5, r3
400108be:	f67f ae32 	bls.w	40010526 <ddr3TipCentralization+0x15e>
400108c2:	1c7e      	adds	r6, r7, #1
400108c4:	4b94      	ldr	r3, [pc, #592]	; (40010b18 <ddr3TipCentralization+0x750>)
400108c6:	681b      	ldr	r3, [r3, #0]
400108c8:	429e      	cmp	r6, r3
400108ca:	f67f adfb 	bls.w	400104c4 <ddr3TipCentralization+0xfc>
400108ce:	4b93      	ldr	r3, [pc, #588]	; (40010b1c <ddr3TipCentralization+0x754>)
400108d0:	2000      	movs	r0, #0
400108d2:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
400108d6:	4f92      	ldr	r7, [pc, #584]	; (40010b20 <ddr3TipCentralization+0x758>)
400108d8:	681d      	ldr	r5, [r3, #0]
400108da:	2305      	movs	r3, #5
400108dc:	4e91      	ldr	r6, [pc, #580]	; (40010b24 <ddr3TipCentralization+0x75c>)
400108de:	eb09 0805 	add.w	r8, r9, r5
400108e2:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
400108e6:	fb03 7705 	mla	r7, r3, r5, r7
400108ea:	900f      	str	r0, [sp, #60]	; 0x3c
400108ec:	fb03 f808 	mul.w	r8, r3, r8
400108f0:	4b8d      	ldr	r3, [pc, #564]	; (40010b28 <ddr3TipCentralization+0x760>)
400108f2:	f8df b260 	ldr.w	fp, [pc, #608]	; 40010b54 <ddr3TipCentralization+0x78c>
400108f6:	4446      	add	r6, r8
400108f8:	4498      	add	r8, r3
400108fa:	e0e7      	b.n	40010acc <ddr3TipCentralization+0x704>
400108fc:	498b      	ldr	r1, [pc, #556]	; (40010b2c <ddr3TipCentralization+0x764>)
400108fe:	680b      	ldr	r3, [r1, #0]
40010900:	781b      	ldrb	r3, [r3, #0]
40010902:	fa43 f305 	asr.w	r3, r3, r5
40010906:	07d9      	lsls	r1, r3, #31
40010908:	f140 80db 	bpl.w	40010ac2 <ddr3TipCentralization+0x6fa>
4001090c:	f8dd c058 	ldr.w	ip, [sp, #88]	; 0x58
40010910:	2000      	movs	r0, #0
40010912:	2301      	movs	r3, #1
40010914:	900f      	str	r0, [sp, #60]	; 0x3c
40010916:	4604      	mov	r4, r0
40010918:	f80c 3005 	strb.w	r3, [ip, r5]
4001091c:	e0c4      	b.n	40010aa8 <ddr3TipCentralization+0x6e0>
4001091e:	4983      	ldr	r1, [pc, #524]	; (40010b2c <ddr3TipCentralization+0x764>)
40010920:	680b      	ldr	r3, [r1, #0]
40010922:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40010926:	fa43 f304 	asr.w	r3, r3, r4
4001092a:	07da      	lsls	r2, r3, #31
4001092c:	f140 80bb 	bpl.w	40010aa6 <ddr3TipCentralization+0x6de>
40010930:	5d3b      	ldrb	r3, [r7, r4]
40010932:	2b01      	cmp	r3, #1
40010934:	d02d      	beq.n	40010992 <ddr3TipCentralization+0x5ca>
40010936:	4a7e      	ldr	r2, [pc, #504]	; (40010b30 <ddr3TipCentralization+0x768>)
40010938:	6813      	ldr	r3, [r2, #0]
4001093a:	b9c3      	cbnz	r3, 4001096e <ddr3TipCentralization+0x5a6>
4001093c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
40010940:	5d33      	ldrb	r3, [r6, r4]
40010942:	f10c 32ff 	add.w	r2, ip, #4294967295
40010946:	4293      	cmp	r3, r2
40010948:	d108      	bne.n	4001095c <ddr3TipCentralization+0x594>
4001094a:	f818 2004 	ldrb.w	r2, [r8, r4]
4001094e:	1a9a      	subs	r2, r3, r2
40010950:	2a05      	cmp	r2, #5
40010952:	dc03      	bgt.n	4001095c <ddr3TipCentralization+0x594>
40010954:	2a02      	cmp	r2, #2
40010956:	dd01      	ble.n	4001095c <ddr3TipCentralization+0x594>
40010958:	2202      	movs	r2, #2
4001095a:	553a      	strb	r2, [r7, r4]
4001095c:	f818 2004 	ldrb.w	r2, [r8, r4]
40010960:	b92a      	cbnz	r2, 4001096e <ddr3TipCentralization+0x5a6>
40010962:	2b05      	cmp	r3, #5
40010964:	dc03      	bgt.n	4001096e <ddr3TipCentralization+0x5a6>
40010966:	2b02      	cmp	r3, #2
40010968:	dd01      	ble.n	4001096e <ddr3TipCentralization+0x5a6>
4001096a:	2303      	movs	r3, #3
4001096c:	553b      	strb	r3, [r7, r4]
4001096e:	5d33      	ldrb	r3, [r6, r4]
40010970:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
40010974:	459c      	cmp	ip, r3
40010976:	dc0c      	bgt.n	40010992 <ddr3TipCentralization+0x5ca>
40010978:	9813      	ldr	r0, [sp, #76]	; 0x4c
4001097a:	b950      	cbnz	r0, 40010992 <ddr3TipCentralization+0x5ca>
4001097c:	f89b 3000 	ldrb.w	r3, [fp]
40010980:	2b02      	cmp	r3, #2
40010982:	d802      	bhi.n	4001098a <ddr3TipCentralization+0x5c2>
40010984:	486b      	ldr	r0, [pc, #428]	; (40010b34 <ddr3TipCentralization+0x76c>)
40010986:	f001 fb5d 	bl	40012044 <mvPrintf>
4001098a:	f04f 0c40 	mov.w	ip, #64	; 0x40
4001098e:	f8cd c050 	str.w	ip, [sp, #80]	; 0x50
40010992:	5d3b      	ldrb	r3, [r7, r4]
40010994:	2b03      	cmp	r3, #3
40010996:	d105      	bne.n	400109a4 <ddr3TipCentralization+0x5dc>
40010998:	f89b 3000 	ldrb.w	r3, [fp]
4001099c:	2b02      	cmp	r3, #2
4001099e:	d819      	bhi.n	400109d4 <ddr3TipCentralization+0x60c>
400109a0:	4865      	ldr	r0, [pc, #404]	; (40010b38 <ddr3TipCentralization+0x770>)
400109a2:	e006      	b.n	400109b2 <ddr3TipCentralization+0x5ea>
400109a4:	2b02      	cmp	r3, #2
400109a6:	d109      	bne.n	400109bc <ddr3TipCentralization+0x5f4>
400109a8:	f89b 3000 	ldrb.w	r3, [fp]
400109ac:	2b02      	cmp	r3, #2
400109ae:	d811      	bhi.n	400109d4 <ddr3TipCentralization+0x60c>
400109b0:	4862      	ldr	r0, [pc, #392]	; (40010b3c <ddr3TipCentralization+0x774>)
400109b2:	4629      	mov	r1, r5
400109b4:	4622      	mov	r2, r4
400109b6:	f001 fb45 	bl	40012044 <mvPrintf>
400109ba:	e00b      	b.n	400109d4 <ddr3TipCentralization+0x60c>
400109bc:	b153      	cbz	r3, 400109d4 <ddr3TipCentralization+0x60c>
400109be:	f89b 3000 	ldrb.w	r3, [fp]
400109c2:	2b03      	cmp	r3, #3
400109c4:	f200 80d5 	bhi.w	40010b72 <ddr3TipCentralization+0x7aa>
400109c8:	485d      	ldr	r0, [pc, #372]	; (40010b40 <ddr3TipCentralization+0x778>)
400109ca:	4629      	mov	r1, r5
400109cc:	4622      	mov	r2, r4
400109ce:	f001 fb39 	bl	40012044 <mvPrintf>
400109d2:	e0ce      	b.n	40010b72 <ddr3TipCentralization+0x7aa>
400109d4:	5d32      	ldrb	r2, [r6, r4]
400109d6:	f818 3004 	ldrb.w	r3, [r8, r4]
400109da:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
400109de:	18d3      	adds	r3, r2, r3
400109e0:	ebcc 0353 	rsb	r3, ip, r3, lsr #1
400109e4:	b2db      	uxtb	r3, r3
400109e6:	9311      	str	r3, [sp, #68]	; 0x44
400109e8:	f89b 3000 	ldrb.w	r3, [fp]
400109ec:	2b01      	cmp	r3, #1
400109ee:	d804      	bhi.n	400109fa <ddr3TipCentralization+0x632>
400109f0:	4854      	ldr	r0, [pc, #336]	; (40010b44 <ddr3TipCentralization+0x77c>)
400109f2:	4621      	mov	r1, r4
400109f4:	9a11      	ldr	r2, [sp, #68]	; 0x44
400109f6:	f001 fb25 	bl	40012044 <mvPrintf>
400109fa:	5d32      	ldrb	r2, [r6, r4]
400109fc:	f04f 0c00 	mov.w	ip, #0
40010a00:	f818 3004 	ldrb.w	r3, [r8, r4]
40010a04:	a927      	add	r1, sp, #156	; 0x9c
40010a06:	4850      	ldr	r0, [pc, #320]	; (40010b48 <ddr3TipCentralization+0x780>)
40010a08:	1ad3      	subs	r3, r2, r3
40010a0a:	f8cd c000 	str.w	ip, [sp]
40010a0e:	3301      	adds	r3, #1
40010a10:	9312      	str	r3, [sp, #72]	; 0x48
40010a12:	6803      	ldr	r3, [r0, #0]
40010a14:	4662      	mov	r2, ip
40010a16:	9102      	str	r1, [sp, #8]
40010a18:	4650      	mov	r0, sl
40010a1a:	33c0      	adds	r3, #192	; 0xc0
40010a1c:	4629      	mov	r1, r5
40010a1e:	9301      	str	r3, [sp, #4]
40010a20:	4623      	mov	r3, r4
40010a22:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
40010a26:	f7f7 fbc9 	bl	400081bc <mvHwsDdr3TipBUSRead>
40010a2a:	4b48      	ldr	r3, [pc, #288]	; (40010b4c <ddr3TipCentralization+0x784>)
40010a2c:	f1b9 0f00 	cmp.w	r9, #0
40010a30:	9a27      	ldr	r2, [sp, #156]	; 0x9c
40010a32:	f8dd e048 	ldr.w	lr, [sp, #72]	; 0x48
40010a36:	bf08      	it	eq
40010a38:	f06f 031f 	mvneq.w	r3, #31
40010a3c:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
40010a40:	ea03 0302 	and.w	r3, r3, r2
40010a44:	4840      	ldr	r0, [pc, #256]	; (40010b48 <ddr3TipCentralization+0x780>)
40010a46:	bf0c      	ite	eq
40010a48:	464a      	moveq	r2, r9
40010a4a:	2205      	movne	r2, #5
40010a4c:	fa0e f202 	lsl.w	r2, lr, r2
40010a50:	9400      	str	r4, [sp, #0]
40010a52:	4313      	orrs	r3, r2
40010a54:	f8cd c004 	str.w	ip, [sp, #4]
40010a58:	6802      	ldr	r2, [r0, #0]
40010a5a:	4661      	mov	r1, ip
40010a5c:	9327      	str	r3, [sp, #156]	; 0x9c
40010a5e:	4650      	mov	r0, sl
40010a60:	32c0      	adds	r2, #192	; 0xc0
40010a62:	9303      	str	r3, [sp, #12]
40010a64:	9202      	str	r2, [sp, #8]
40010a66:	4663      	mov	r3, ip
40010a68:	462a      	mov	r2, r5
40010a6a:	f7f7 fc2d 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
40010a6e:	4a38      	ldr	r2, [pc, #224]	; (40010b50 <ddr3TipCentralization+0x788>)
40010a70:	4601      	mov	r1, r0
40010a72:	6010      	str	r0, [r2, #0]
40010a74:	b120      	cbz	r0, 40010a80 <ddr3TipCentralization+0x6b8>
40010a76:	f7fe fbf5 	bl	4000f264 <gtBreakOnFail>
40010a7a:	4b35      	ldr	r3, [pc, #212]	; (40010b50 <ddr3TipCentralization+0x788>)
40010a7c:	6818      	ldr	r0, [r3, #0]
40010a7e:	e06c      	b.n	40010b5a <ddr3TipCentralization+0x792>
40010a80:	9a11      	ldr	r2, [sp, #68]	; 0x44
40010a82:	460b      	mov	r3, r1
40010a84:	9001      	str	r0, [sp, #4]
40010a86:	9819      	ldr	r0, [sp, #100]	; 0x64
40010a88:	9203      	str	r2, [sp, #12]
40010a8a:	462a      	mov	r2, r5
40010a8c:	9400      	str	r4, [sp, #0]
40010a8e:	9002      	str	r0, [sp, #8]
40010a90:	4650      	mov	r0, sl
40010a92:	f7f7 fc19 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
40010a96:	4b2e      	ldr	r3, [pc, #184]	; (40010b50 <ddr3TipCentralization+0x788>)
40010a98:	6018      	str	r0, [r3, #0]
40010a9a:	b120      	cbz	r0, 40010aa6 <ddr3TipCentralization+0x6de>
40010a9c:	4f2c      	ldr	r7, [pc, #176]	; (40010b50 <ddr3TipCentralization+0x788>)
40010a9e:	f7fe fbe1 	bl	4000f264 <gtBreakOnFail>
40010aa2:	6838      	ldr	r0, [r7, #0]
40010aa4:	e059      	b.n	40010b5a <ddr3TipCentralization+0x792>
40010aa6:	3401      	adds	r4, #1
40010aa8:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
40010aac:	b2e3      	uxtb	r3, r4
40010aae:	4563      	cmp	r3, ip
40010ab0:	f4ff af35 	bcc.w	4001091e <ddr3TipCentralization+0x556>
40010ab4:	980f      	ldr	r0, [sp, #60]	; 0x3c
40010ab6:	b120      	cbz	r0, 40010ac2 <ddr3TipCentralization+0x6fa>
40010ab8:	f8dd c058 	ldr.w	ip, [sp, #88]	; 0x58
40010abc:	2300      	movs	r3, #0
40010abe:	f80c 3005 	strb.w	r3, [ip, r5]
40010ac2:	3501      	adds	r5, #1
40010ac4:	3705      	adds	r7, #5
40010ac6:	3605      	adds	r6, #5
40010ac8:	f108 0805 	add.w	r8, r8, #5
40010acc:	4811      	ldr	r0, [pc, #68]	; (40010b14 <ddr3TipCentralization+0x74c>)
40010ace:	6803      	ldr	r3, [r0, #0]
40010ad0:	429d      	cmp	r5, r3
40010ad2:	f67f af13 	bls.w	400108fc <ddr3TipCentralization+0x534>
40010ad6:	4b15      	ldr	r3, [pc, #84]	; (40010b2c <ddr3TipCentralization+0x764>)
40010ad8:	681b      	ldr	r3, [r3, #0]
40010ada:	781b      	ldrb	r3, [r3, #0]
40010adc:	07db      	lsls	r3, r3, #31
40010ade:	d53b      	bpl.n	40010b58 <ddr3TipCentralization+0x790>
40010ae0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
40010ae2:	2100      	movs	r1, #0
40010ae4:	4650      	mov	r0, sl
40010ae6:	4c1a      	ldr	r4, [pc, #104]	; (40010b50 <ddr3TipCentralization+0x788>)
40010ae8:	460a      	mov	r2, r1
40010aea:	9300      	str	r3, [sp, #0]
40010aec:	f04f 33ff 	mov.w	r3, #4294967295
40010af0:	9301      	str	r3, [sp, #4]
40010af2:	f241 63d8 	movw	r3, #5848	; 0x16d8
40010af6:	f7f6 ff37 	bl	40007968 <mvHwsDdr3TipIFWrite>
40010afa:	6020      	str	r0, [r4, #0]
40010afc:	b360      	cbz	r0, 40010b58 <ddr3TipCentralization+0x790>
40010afe:	f7fe fbb1 	bl	4000f264 <gtBreakOnFail>
40010b02:	6820      	ldr	r0, [r4, #0]
40010b04:	e029      	b.n	40010b5a <ddr3TipCentralization+0x792>
40010b06:	bf00      	nop
40010b08:	400148d7 	ldrdmi	r4, [r1], -r7
40010b0c:	400148f8 	strdmi	r4, [r1], -r8
40010b10:	400207e8 	andmi	r0, r2, r8, ror #15
40010b14:	400208d0 	ldrdmi	r0, [r2], -r0	; <UNPREDICTABLE>
40010b18:	40016b28 	andmi	r6, r1, r8, lsr #22
40010b1c:	400208d4 	ldrdmi	r0, [r2], -r4
40010b20:	4002079d 	mulmi	r2, sp, r7
40010b24:	40020793 	mulmi	r2, r3, r7
40010b28:	40020789 	andmi	r0, r2, r9, lsl #15
40010b2c:	40020428 	andmi	r0, r2, r8, lsr #8
40010b30:	400207f4 	strdmi	r0, [r2], -r4
40010b34:	40014930 	andmi	r4, r1, r0, lsr r9
40010b38:	40014945 	andmi	r4, r1, r5, asr #18
40010b3c:	4001495d 	andmi	r4, r1, sp, asr r9
40010b40:	40014975 	andmi	r4, r1, r5, ror r9
40010b44:	40014989 	andmi	r4, r1, r9, lsl #19
40010b48:	400207cc 	andmi	r0, r2, ip, asr #15
40010b4c:	fffffc00 			; <UNDEFINED> instruction: 0xfffffc00
40010b50:	400206c0 	andmi	r0, r2, r0, asr #13
40010b54:	40016151 	andmi	r6, r1, r1, asr r1
40010b58:	980f      	ldr	r0, [sp, #60]	; 0x3c
40010b5a:	b02b      	add	sp, #172	; 0xac
40010b5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40010b60:	2a00      	cmp	r2, #0
40010b62:	f43f ae75 	beq.w	40010850 <ddr3TipCentralization+0x488>
40010b66:	e674      	b.n	40010852 <ddr3TipCentralization+0x48a>
40010b68:	7831      	ldrb	r1, [r6, #0]
40010b6a:	2902      	cmp	r1, #2
40010b6c:	f63f ae8a 	bhi.w	40010884 <ddr3TipCentralization+0x4bc>
40010b70:	e680      	b.n	40010874 <ddr3TipCentralization+0x4ac>
40010b72:	2101      	movs	r1, #1
40010b74:	910f      	str	r1, [sp, #60]	; 0x3c
40010b76:	e796      	b.n	40010aa6 <ddr3TipCentralization+0x6de>

Disassembly of section .text.ddr3TipCentralizationTx:

40010b78 <ddr3TipCentralizationTx>:
ddr3TipCentralizationTx():
40010b78:	b510      	push	{r4, lr}
40010b7a:	2100      	movs	r1, #0
40010b7c:	f7ff fc24 	bl	400103c8 <ddr3TipCentralization>
40010b80:	4c03      	ldr	r4, [pc, #12]	; (40010b90 <ddr3TipCentralizationTx+0x18>)
40010b82:	6020      	str	r0, [r4, #0]
40010b84:	b110      	cbz	r0, 40010b8c <ddr3TipCentralizationTx+0x14>
40010b86:	f7fe fb6d 	bl	4000f264 <gtBreakOnFail>
40010b8a:	6820      	ldr	r0, [r4, #0]
40010b8c:	bd10      	pop	{r4, pc}
40010b8e:	bf00      	nop
40010b90:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipSpecialRx:

40010b94 <ddr3TipSpecialRx>:
ddr3TipSpecialRx():
40010b94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40010b98:	b09f      	sub	sp, #124	; 0x7c
40010b9a:	2102      	movs	r1, #2
40010b9c:	2400      	movs	r4, #0
40010b9e:	4606      	mov	r6, r0
40010ba0:	941c      	str	r4, [sp, #112]	; 0x70
40010ba2:	f7fd fd7b 	bl	4000e69c <ddr3TipDevAttrGet>
40010ba6:	4b96      	ldr	r3, [pc, #600]	; (40010e00 <ddr3TipSpecialRx+0x26c>)
40010ba8:	4a96      	ldr	r2, [pc, #600]	; (40010e04 <ddr3TipSpecialRx+0x270>)
40010baa:	681b      	ldr	r3, [r3, #0]
40010bac:	7811      	ldrb	r1, [r2, #0]
40010bae:	b2c0      	uxtb	r0, r0
40010bb0:	9011      	str	r0, [sp, #68]	; 0x44
40010bb2:	2001      	movs	r0, #1
40010bb4:	fa00 f303 	lsl.w	r3, r0, r3
40010bb8:	ea03 0001 	and.w	r0, r3, r1
40010bbc:	4298      	cmp	r0, r3
40010bbe:	f000 81b9 	beq.w	40010f34 <ddr3TipSpecialRx+0x3a0>
40010bc2:	430b      	orrs	r3, r1
40010bc4:	7013      	strb	r3, [r2, #0]
40010bc6:	4b90      	ldr	r3, [pc, #576]	; (40010e08 <ddr3TipSpecialRx+0x274>)
40010bc8:	681b      	ldr	r3, [r3, #0]
40010bca:	781b      	ldrb	r3, [r3, #0]
40010bcc:	07db      	lsls	r3, r3, #31
40010bce:	d51e      	bpl.n	40010c0e <ddr3TipSpecialRx+0x7a>
40010bd0:	4621      	mov	r1, r4
40010bd2:	ab1b      	add	r3, sp, #108	; 0x6c
40010bd4:	4622      	mov	r2, r4
40010bd6:	9300      	str	r3, [sp, #0]
40010bd8:	4630      	mov	r0, r6
40010bda:	f04f 33ff 	mov.w	r3, #4294967295
40010bde:	9301      	str	r3, [sp, #4]
40010be0:	f241 63d8 	movw	r3, #5848	; 0x16d8
40010be4:	f7f7 f9de 	bl	40007fa4 <mvHwsDdr3TipIFRead>
40010be8:	4c88      	ldr	r4, [pc, #544]	; (40010e0c <ddr3TipSpecialRx+0x278>)
40010bea:	4601      	mov	r1, r0
40010bec:	6020      	str	r0, [r4, #0]
40010bee:	b950      	cbnz	r0, 40010c06 <ddr3TipSpecialRx+0x72>
40010bf0:	2308      	movs	r3, #8
40010bf2:	4630      	mov	r0, r6
40010bf4:	9300      	str	r3, [sp, #0]
40010bf6:	460a      	mov	r2, r1
40010bf8:	9301      	str	r3, [sp, #4]
40010bfa:	f241 63d8 	movw	r3, #5848	; 0x16d8
40010bfe:	f7f6 feb3 	bl	40007968 <mvHwsDdr3TipIFWrite>
40010c02:	6020      	str	r0, [r4, #0]
40010c04:	b118      	cbz	r0, 40010c0e <ddr3TipSpecialRx+0x7a>
40010c06:	f7fe fb2d 	bl	4000f264 <gtBreakOnFail>
40010c0a:	6820      	ldr	r0, [r4, #0]
40010c0c:	e195      	b.n	40010f3a <ddr3TipSpecialRx+0x3a6>
40010c0e:	4c7e      	ldr	r4, [pc, #504]	; (40010e08 <ddr3TipSpecialRx+0x274>)
40010c10:	2200      	movs	r2, #0
40010c12:	2101      	movs	r1, #1
40010c14:	9200      	str	r2, [sp, #0]
40010c16:	9201      	str	r2, [sp, #4]
40010c18:	4630      	mov	r0, r6
40010c1a:	9202      	str	r2, [sp, #8]
40010c1c:	f04f 0a05 	mov.w	sl, #5
40010c20:	9203      	str	r2, [sp, #12]
40010c22:	46a3      	mov	fp, r4
40010c24:	9104      	str	r1, [sp, #16]
40010c26:	6823      	ldr	r3, [r4, #0]
40010c28:	781b      	ldrb	r3, [r3, #0]
40010c2a:	9206      	str	r2, [sp, #24]
40010c2c:	920b      	str	r2, [sp, #44]	; 0x2c
40010c2e:	9305      	str	r3, [sp, #20]
40010c30:	231f      	movs	r3, #31
40010c32:	9307      	str	r3, [sp, #28]
40010c34:	9308      	str	r3, [sp, #32]
40010c36:	2311      	movs	r3, #17
40010c38:	9309      	str	r3, [sp, #36]	; 0x24
40010c3a:	2302      	movs	r3, #2
40010c3c:	930a      	str	r3, [sp, #40]	; 0x28
40010c3e:	ab1d      	add	r3, sp, #116	; 0x74
40010c40:	930d      	str	r3, [sp, #52]	; 0x34
40010c42:	460b      	mov	r3, r1
40010c44:	920c      	str	r2, [sp, #48]	; 0x30
40010c46:	f7fa ff17 	bl	4000ba78 <ddr3TipIpTrainingWrapper>
40010c4a:	4b71      	ldr	r3, [pc, #452]	; (40010e10 <ddr3TipSpecialRx+0x27c>)
40010c4c:	681d      	ldr	r5, [r3, #0]
40010c4e:	fb0a fa05 	mul.w	sl, sl, r5
40010c52:	e168      	b.n	40010f26 <ddr3TipSpecialRx+0x392>
40010c54:	f8db 3000 	ldr.w	r3, [fp]
40010c58:	781b      	ldrb	r3, [r3, #0]
40010c5a:	fa43 f305 	asr.w	r3, r3, r5
40010c5e:	07d8      	lsls	r0, r3, #31
40010c60:	f140 815e 	bpl.w	40010f20 <ddr3TipSpecialRx+0x38c>
40010c64:	4b6b      	ldr	r3, [pc, #428]	; (40010e14 <ddr3TipSpecialRx+0x280>)
40010c66:	2400      	movs	r4, #0
40010c68:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 40010e0c <ddr3TipSpecialRx+0x278>
40010c6c:	4453      	add	r3, sl
40010c6e:	9313      	str	r3, [sp, #76]	; 0x4c
40010c70:	e152      	b.n	40010f18 <ddr3TipSpecialRx+0x384>
40010c72:	f8db 3000 	ldr.w	r3, [fp]
40010c76:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40010c7a:	fa43 f304 	asr.w	r3, r3, r4
40010c7e:	07d9      	lsls	r1, r3, #31
40010c80:	f140 8149 	bpl.w	40010f16 <ddr3TipSpecialRx+0x382>
40010c84:	2700      	movs	r7, #0
40010c86:	f04f 0902 	mov.w	r9, #2
40010c8a:	ea4f 0c87 	mov.w	ip, r7, lsl #2
40010c8e:	a819      	add	r0, sp, #100	; 0x64
40010c90:	2200      	movs	r2, #0
40010c92:	eb00 010c 	add.w	r1, r0, ip
40010c96:	2380      	movs	r3, #128	; 0x80
40010c98:	9106      	str	r1, [sp, #24]
40010c9a:	e88d 0088 	stmia.w	sp, {r3, r7}
40010c9e:	4630      	mov	r0, r6
40010ca0:	2301      	movs	r3, #1
40010ca2:	4629      	mov	r1, r5
40010ca4:	9302      	str	r3, [sp, #8]
40010ca6:	9307      	str	r3, [sp, #28]
40010ca8:	4623      	mov	r3, r4
40010caa:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
40010cae:	9203      	str	r2, [sp, #12]
40010cb0:	9204      	str	r2, [sp, #16]
40010cb2:	9205      	str	r2, [sp, #20]
40010cb4:	9208      	str	r2, [sp, #32]
40010cb6:	9209      	str	r2, [sp, #36]	; 0x24
40010cb8:	f7fa fa7e 	bl	4000b1b8 <ddr3TipReadTrainingResult>
40010cbc:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
40010cc0:	f8c8 0000 	str.w	r0, [r8]
40010cc4:	2800      	cmp	r0, #0
40010cc6:	d17a      	bne.n	40010dbe <ddr3TipSpecialRx+0x22a>
40010cc8:	4953      	ldr	r1, [pc, #332]	; (40010e18 <ddr3TipSpecialRx+0x284>)
40010cca:	780b      	ldrb	r3, [r1, #0]
40010ccc:	2b02      	cmp	r3, #2
40010cce:	d81a      	bhi.n	40010d06 <ddr3TipSpecialRx+0x172>
40010cd0:	aa1e      	add	r2, sp, #120	; 0x78
40010cd2:	4852      	ldr	r0, [pc, #328]	; (40010e1c <ddr3TipSpecialRx+0x288>)
40010cd4:	eb02 030c 	add.w	r3, r2, ip
40010cd8:	2111      	movs	r1, #17
40010cda:	f853 3c14 	ldr.w	r3, [r3, #-20]
40010cde:	681a      	ldr	r2, [r3, #0]
40010ce0:	9200      	str	r2, [sp, #0]
40010ce2:	685a      	ldr	r2, [r3, #4]
40010ce4:	9201      	str	r2, [sp, #4]
40010ce6:	689a      	ldr	r2, [r3, #8]
40010ce8:	9202      	str	r2, [sp, #8]
40010cea:	68da      	ldr	r2, [r3, #12]
40010cec:	9203      	str	r2, [sp, #12]
40010cee:	691a      	ldr	r2, [r3, #16]
40010cf0:	9204      	str	r2, [sp, #16]
40010cf2:	695a      	ldr	r2, [r3, #20]
40010cf4:	9205      	str	r2, [sp, #20]
40010cf6:	699a      	ldr	r2, [r3, #24]
40010cf8:	9206      	str	r2, [sp, #24]
40010cfa:	462a      	mov	r2, r5
40010cfc:	69db      	ldr	r3, [r3, #28]
40010cfe:	9307      	str	r3, [sp, #28]
40010d00:	4623      	mov	r3, r4
40010d02:	f001 f99f 	bl	40012044 <mvPrintf>
40010d06:	3701      	adds	r7, #1
40010d08:	f1b9 0901 	subs.w	r9, r9, #1
40010d0c:	b2ff      	uxtb	r7, r7
40010d0e:	d1bc      	bne.n	40010c8a <ddr3TipSpecialRx+0xf6>
40010d10:	9819      	ldr	r0, [sp, #100]	; 0x64
40010d12:	464a      	mov	r2, r9
40010d14:	991a      	ldr	r1, [sp, #104]	; 0x68
40010d16:	464b      	mov	r3, r9
40010d18:	f850 e002 	ldr.w	lr, [r0, r2]
40010d1c:	af15      	add	r7, sp, #84	; 0x54
40010d1e:	f10d 095c 	add.w	r9, sp, #92	; 0x5c
40010d22:	f803 e007 	strb.w	lr, [r3, r7]
40010d26:	f851 e002 	ldr.w	lr, [r1, r2]
40010d2a:	3204      	adds	r2, #4
40010d2c:	f803 e009 	strb.w	lr, [r3, r9]
40010d30:	3301      	adds	r3, #1
40010d32:	2b08      	cmp	r3, #8
40010d34:	d1f0      	bne.n	40010d18 <ddr3TipSpecialRx+0x184>
40010d36:	2100      	movs	r1, #0
40010d38:	f7f9 ff66 	bl	4000ac08 <ddr3TipIsPupLock>
40010d3c:	b120      	cbz	r0, 40010d48 <ddr3TipSpecialRx+0x1b4>
40010d3e:	981a      	ldr	r0, [sp, #104]	; 0x68
40010d40:	2100      	movs	r1, #0
40010d42:	f7f9 ff61 	bl	4000ac08 <ddr3TipIsPupLock>
40010d46:	b958      	cbnz	r0, 40010d60 <ddr3TipSpecialRx+0x1cc>
40010d48:	4b33      	ldr	r3, [pc, #204]	; (40010e18 <ddr3TipSpecialRx+0x284>)
40010d4a:	781b      	ldrb	r3, [r3, #0]
40010d4c:	2b03      	cmp	r3, #3
40010d4e:	f200 80f3 	bhi.w	40010f38 <ddr3TipSpecialRx+0x3a4>
40010d52:	4833      	ldr	r0, [pc, #204]	; (40010e20 <ddr3TipSpecialRx+0x28c>)
40010d54:	2111      	movs	r1, #17
40010d56:	462a      	mov	r2, r5
40010d58:	4623      	mov	r3, r4
40010d5a:	f001 f973 	bl	40012044 <mvPrintf>
40010d5e:	e0eb      	b.n	40010f38 <ddr3TipSpecialRx+0x3a4>
40010d60:	4648      	mov	r0, r9
40010d62:	f7f9 ff62 	bl	4000ac2a <ddr3TipGetBufMin>
40010d66:	900f      	str	r0, [sp, #60]	; 0x3c
40010d68:	4638      	mov	r0, r7
40010d6a:	f7f9 ff69 	bl	4000ac40 <ddr3TipGetBufMax>
40010d6e:	2801      	cmp	r0, #1
40010d70:	9010      	str	r0, [sp, #64]	; 0x40
40010d72:	d865      	bhi.n	40010e40 <ddr3TipSpecialRx+0x2ac>
40010d74:	f8df 9088 	ldr.w	r9, [pc, #136]	; 40010e00 <ddr3TipSpecialRx+0x26c>
40010d78:	eb04 030a 	add.w	r3, r4, sl
40010d7c:	2700      	movs	r7, #0
40010d7e:	015b      	lsls	r3, r3, #5
40010d80:	9312      	str	r3, [sp, #72]	; 0x48
40010d82:	4b28      	ldr	r3, [pc, #160]	; (40010e24 <ddr3TipSpecialRx+0x290>)
40010d84:	2100      	movs	r1, #0
40010d86:	9812      	ldr	r0, [sp, #72]	; 0x48
40010d88:	681a      	ldr	r2, [r3, #0]
40010d8a:	19c3      	adds	r3, r0, r7
40010d8c:	4630      	mov	r0, r6
40010d8e:	f852 c003 	ldr.w	ip, [r2, r3]
40010d92:	aa1c      	add	r2, sp, #112	; 0x70
40010d94:	9100      	str	r1, [sp, #0]
40010d96:	4629      	mov	r1, r5
40010d98:	f8d9 3000 	ldr.w	r3, [r9]
40010d9c:	9202      	str	r2, [sp, #8]
40010d9e:	2200      	movs	r2, #0
40010da0:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
40010da4:	eb0c 1303 	add.w	r3, ip, r3, lsl #4
40010da8:	3350      	adds	r3, #80	; 0x50
40010daa:	9301      	str	r3, [sp, #4]
40010dac:	4623      	mov	r3, r4
40010dae:	f7f7 fa05 	bl	400081bc <mvHwsDdr3TipBUSRead>
40010db2:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
40010db6:	4601      	mov	r1, r0
40010db8:	f8c8 0000 	str.w	r0, [r8]
40010dbc:	b120      	cbz	r0, 40010dc8 <ddr3TipSpecialRx+0x234>
40010dbe:	f7fe fa51 	bl	4000f264 <gtBreakOnFail>
40010dc2:	4b12      	ldr	r3, [pc, #72]	; (40010e0c <ddr3TipSpecialRx+0x278>)
40010dc4:	6818      	ldr	r0, [r3, #0]
40010dc6:	e0b8      	b.n	40010f3a <ddr3TipSpecialRx+0x3a6>
40010dc8:	9001      	str	r0, [sp, #4]
40010dca:	4630      	mov	r0, r6
40010dcc:	9400      	str	r4, [sp, #0]
40010dce:	f8d9 2000 	ldr.w	r2, [r9]
40010dd2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
40010dd4:	eb0c 1202 	add.w	r2, ip, r2, lsl #4
40010dd8:	330a      	adds	r3, #10
40010dda:	2b1f      	cmp	r3, #31
40010ddc:	bf28      	it	cs
40010dde:	231f      	movcs	r3, #31
40010de0:	3250      	adds	r2, #80	; 0x50
40010de2:	931c      	str	r3, [sp, #112]	; 0x70
40010de4:	9202      	str	r2, [sp, #8]
40010de6:	462a      	mov	r2, r5
40010de8:	9303      	str	r3, [sp, #12]
40010dea:	460b      	mov	r3, r1
40010dec:	f7f7 fa6c 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
40010df0:	f8c8 0000 	str.w	r0, [r8]
40010df4:	b1c0      	cbz	r0, 40010e28 <ddr3TipSpecialRx+0x294>
40010df6:	f7fe fa35 	bl	4000f264 <gtBreakOnFail>
40010dfa:	4904      	ldr	r1, [pc, #16]	; (40010e0c <ddr3TipSpecialRx+0x278>)
40010dfc:	6808      	ldr	r0, [r1, #0]
40010dfe:	e09c      	b.n	40010f3a <ddr3TipSpecialRx+0x3a6>
40010e00:	400207cc 	andmi	r0, r2, ip, asr #15
40010e04:	400208cc 	andmi	r0, r2, ip, asr #17
40010e08:	40020428 	andmi	r0, r2, r8, lsr #8
40010e0c:	400206c0 	andmi	r0, r2, r0, asr #13
40010e10:	400208d4 	ldrdmi	r0, [r2], -r4
40010e14:	4002067f 	andmi	r0, r2, pc, ror r6
40010e18:	40016151 	andmi	r6, r1, r1, asr r1
40010e1c:	4001499c 	mulmi	r1, ip, r9
40010e20:	400149e8 	andmi	r4, r1, r8, ror #19
40010e24:	400207c4 	andmi	r0, r2, r4, asr #15
40010e28:	3704      	adds	r7, #4
40010e2a:	2f20      	cmp	r7, #32
40010e2c:	d1a9      	bne.n	40010d82 <ddr3TipSpecialRx+0x1ee>
40010e2e:	4b44      	ldr	r3, [pc, #272]	; (40010f40 <ddr3TipSpecialRx+0x3ac>)
40010e30:	781b      	ldrb	r3, [r3, #0]
40010e32:	2b02      	cmp	r3, #2
40010e34:	d804      	bhi.n	40010e40 <ddr3TipSpecialRx+0x2ac>
40010e36:	4843      	ldr	r0, [pc, #268]	; (40010f44 <ddr3TipSpecialRx+0x3b0>)
40010e38:	4629      	mov	r1, r5
40010e3a:	4622      	mov	r2, r4
40010e3c:	f001 f902 	bl	40012044 <mvPrintf>
40010e40:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
40010e42:	2a1e      	cmp	r2, #30
40010e44:	d957      	bls.n	40010ef6 <ddr3TipSpecialRx+0x362>
40010e46:	4f40      	ldr	r7, [pc, #256]	; (40010f48 <ddr3TipSpecialRx+0x3b4>)
40010e48:	2200      	movs	r2, #0
40010e4a:	9200      	str	r2, [sp, #0]
40010e4c:	4629      	mov	r1, r5
40010e4e:	4630      	mov	r0, r6
40010e50:	f8df 9104 	ldr.w	r9, [pc, #260]	; 40010f58 <ddr3TipSpecialRx+0x3c4>
40010e54:	683b      	ldr	r3, [r7, #0]
40010e56:	011b      	lsls	r3, r3, #4
40010e58:	3354      	adds	r3, #84	; 0x54
40010e5a:	9301      	str	r3, [sp, #4]
40010e5c:	ab1c      	add	r3, sp, #112	; 0x70
40010e5e:	9302      	str	r3, [sp, #8]
40010e60:	4623      	mov	r3, r4
40010e62:	f7f7 f9ab 	bl	400081bc <mvHwsDdr3TipBUSRead>
40010e66:	4601      	mov	r1, r0
40010e68:	f8c8 0000 	str.w	r0, [r8]
40010e6c:	2800      	cmp	r0, #0
40010e6e:	d134      	bne.n	40010eda <ddr3TipSpecialRx+0x346>
40010e70:	9001      	str	r0, [sp, #4]
40010e72:	4630      	mov	r0, r6
40010e74:	9400      	str	r4, [sp, #0]
40010e76:	683a      	ldr	r2, [r7, #0]
40010e78:	9b1c      	ldr	r3, [sp, #112]	; 0x70
40010e7a:	0112      	lsls	r2, r2, #4
40010e7c:	330a      	adds	r3, #10
40010e7e:	3254      	adds	r2, #84	; 0x54
40010e80:	931c      	str	r3, [sp, #112]	; 0x70
40010e82:	9202      	str	r2, [sp, #8]
40010e84:	462a      	mov	r2, r5
40010e86:	9303      	str	r3, [sp, #12]
40010e88:	460b      	mov	r3, r1
40010e8a:	f7f7 fa1d 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
40010e8e:	4602      	mov	r2, r0
40010e90:	f8c8 0000 	str.w	r0, [r8]
40010e94:	bb08      	cbnz	r0, 40010eda <ddr3TipSpecialRx+0x346>
40010e96:	9000      	str	r0, [sp, #0]
40010e98:	4629      	mov	r1, r5
40010e9a:	683b      	ldr	r3, [r7, #0]
40010e9c:	a81c      	add	r0, sp, #112	; 0x70
40010e9e:	9002      	str	r0, [sp, #8]
40010ea0:	4630      	mov	r0, r6
40010ea2:	011b      	lsls	r3, r3, #4
40010ea4:	3355      	adds	r3, #85	; 0x55
40010ea6:	9301      	str	r3, [sp, #4]
40010ea8:	4623      	mov	r3, r4
40010eaa:	f7f7 f987 	bl	400081bc <mvHwsDdr3TipBUSRead>
40010eae:	4601      	mov	r1, r0
40010eb0:	f8c8 0000 	str.w	r0, [r8]
40010eb4:	b988      	cbnz	r0, 40010eda <ddr3TipSpecialRx+0x346>
40010eb6:	9001      	str	r0, [sp, #4]
40010eb8:	4630      	mov	r0, r6
40010eba:	9400      	str	r4, [sp, #0]
40010ebc:	683a      	ldr	r2, [r7, #0]
40010ebe:	9b1c      	ldr	r3, [sp, #112]	; 0x70
40010ec0:	0112      	lsls	r2, r2, #4
40010ec2:	330a      	adds	r3, #10
40010ec4:	3255      	adds	r2, #85	; 0x55
40010ec6:	931c      	str	r3, [sp, #112]	; 0x70
40010ec8:	9202      	str	r2, [sp, #8]
40010eca:	462a      	mov	r2, r5
40010ecc:	9303      	str	r3, [sp, #12]
40010ece:	460b      	mov	r3, r1
40010ed0:	f7f7 f9fa 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
40010ed4:	f8c8 0000 	str.w	r0, [r8]
40010ed8:	b120      	cbz	r0, 40010ee4 <ddr3TipSpecialRx+0x350>
40010eda:	f7fe f9c3 	bl	4000f264 <gtBreakOnFail>
40010ede:	f8d9 0000 	ldr.w	r0, [r9]
40010ee2:	e02a      	b.n	40010f3a <ddr3TipSpecialRx+0x3a6>
40010ee4:	4b16      	ldr	r3, [pc, #88]	; (40010f40 <ddr3TipSpecialRx+0x3ac>)
40010ee6:	781b      	ldrb	r3, [r3, #0]
40010ee8:	2b02      	cmp	r3, #2
40010eea:	d804      	bhi.n	40010ef6 <ddr3TipSpecialRx+0x362>
40010eec:	4817      	ldr	r0, [pc, #92]	; (40010f4c <ddr3TipSpecialRx+0x3b8>)
40010eee:	4629      	mov	r1, r5
40010ef0:	4622      	mov	r2, r4
40010ef2:	f001 f8a7 	bl	40012044 <mvPrintf>
40010ef6:	990f      	ldr	r1, [sp, #60]	; 0x3c
40010ef8:	9a10      	ldr	r2, [sp, #64]	; 0x40
40010efa:	1c4b      	adds	r3, r1, #1
40010efc:	9813      	ldr	r0, [sp, #76]	; 0x4c
40010efe:	1a9b      	subs	r3, r3, r2
40010f00:	4a0f      	ldr	r2, [pc, #60]	; (40010f40 <ddr3TipSpecialRx+0x3ac>)
40010f02:	b2db      	uxtb	r3, r3
40010f04:	5503      	strb	r3, [r0, r4]
40010f06:	7812      	ldrb	r2, [r2, #0]
40010f08:	2a02      	cmp	r2, #2
40010f0a:	d804      	bhi.n	40010f16 <ddr3TipSpecialRx+0x382>
40010f0c:	4810      	ldr	r0, [pc, #64]	; (40010f50 <ddr3TipSpecialRx+0x3bc>)
40010f0e:	4629      	mov	r1, r5
40010f10:	4622      	mov	r2, r4
40010f12:	f001 f897 	bl	40012044 <mvPrintf>
40010f16:	3401      	adds	r4, #1
40010f18:	9911      	ldr	r1, [sp, #68]	; 0x44
40010f1a:	428c      	cmp	r4, r1
40010f1c:	f67f aea9 	bls.w	40010c72 <ddr3TipSpecialRx+0xde>
40010f20:	3501      	adds	r5, #1
40010f22:	f10a 0a05 	add.w	sl, sl, #5
40010f26:	4a0b      	ldr	r2, [pc, #44]	; (40010f54 <ddr3TipSpecialRx+0x3c0>)
40010f28:	6813      	ldr	r3, [r2, #0]
40010f2a:	429d      	cmp	r5, r3
40010f2c:	f67f ae92 	bls.w	40010c54 <ddr3TipSpecialRx+0xc0>
40010f30:	2000      	movs	r0, #0
40010f32:	e002      	b.n	40010f3a <ddr3TipSpecialRx+0x3a6>
40010f34:	4620      	mov	r0, r4
40010f36:	e000      	b.n	40010f3a <ddr3TipSpecialRx+0x3a6>
40010f38:	2001      	movs	r0, #1
40010f3a:	b01f      	add	sp, #124	; 0x7c
40010f3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40010f40:	40016151 	andmi	r6, r1, r1, asr r1
40010f44:	40014a16 	andmi	r4, r1, r6, lsl sl
40010f48:	400207cc 	andmi	r0, r2, ip, asr #15
40010f4c:	40014a4f 	andmi	r4, r1, pc, asr #20
40010f50:	40014a89 	andmi	r4, r1, r9, lsl #21
40010f54:	400208d0 	ldrdmi	r0, [r2], -r0	; <UNPREDICTABLE>
40010f58:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipCentralizationRx:

40010f5c <ddr3TipCentralizationRx>:
ddr3TipCentralizationRx():
40010f5c:	b538      	push	{r3, r4, r5, lr}
40010f5e:	4605      	mov	r5, r0
40010f60:	f7ff fe18 	bl	40010b94 <ddr3TipSpecialRx>
40010f64:	4c08      	ldr	r4, [pc, #32]	; (40010f88 <ddr3TipCentralizationRx+0x2c>)
40010f66:	6020      	str	r0, [r4, #0]
40010f68:	b118      	cbz	r0, 40010f72 <ddr3TipCentralizationRx+0x16>
40010f6a:	f7fe f97b 	bl	4000f264 <gtBreakOnFail>
40010f6e:	6820      	ldr	r0, [r4, #0]
40010f70:	bd38      	pop	{r3, r4, r5, pc}
40010f72:	4628      	mov	r0, r5
40010f74:	2101      	movs	r1, #1
40010f76:	f7ff fa27 	bl	400103c8 <ddr3TipCentralization>
40010f7a:	6020      	str	r0, [r4, #0]
40010f7c:	b110      	cbz	r0, 40010f84 <ddr3TipCentralizationRx+0x28>
40010f7e:	f7fe f971 	bl	4000f264 <gtBreakOnFail>
40010f82:	6820      	ldr	r0, [r4, #0]
40010f84:	bd38      	pop	{r3, r4, r5, pc}
40010f86:	bf00      	nop
40010f88:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipInitStaticConfigDb:

40010f8c <ddr3TipInitStaticConfigDb>:
ddr3TipInitStaticConfigDb():
40010f8c:	4b07      	ldr	r3, [pc, #28]	; (40010fac <ddr3TipInitStaticConfigDb+0x20>)
40010f8e:	b510      	push	{r4, lr}
40010f90:	240c      	movs	r4, #12
40010f92:	688a      	ldr	r2, [r1, #8]
40010f94:	fb04 3300 	mla	r3, r4, r0, r3
40010f98:	609a      	str	r2, [r3, #8]
40010f9a:	684a      	ldr	r2, [r1, #4]
40010f9c:	605a      	str	r2, [r3, #4]
40010f9e:	680a      	ldr	r2, [r1, #0]
40010fa0:	4b03      	ldr	r3, [pc, #12]	; (40010fb0 <ddr3TipInitStaticConfigDb+0x24>)
40010fa2:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
40010fa6:	2000      	movs	r0, #0
40010fa8:	bd10      	pop	{r4, pc}
40010faa:	bf00      	nop
40010fac:	400207a8 	andmi	r0, r2, r8, lsr #15
40010fb0:	400207a4 	andmi	r0, r2, r4, lsr #15

Disassembly of section .text.ddr3TipStaticRoundTripArrBuild:

40010fb4 <ddr3TipStaticRoundTripArrBuild>:
ddr3TipStaticRoundTripArrBuild():
40010fb4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
40010fb8:	460d      	mov	r5, r1
40010fba:	2102      	movs	r1, #2
40010fbc:	4617      	mov	r7, r2
40010fbe:	9301      	str	r3, [sp, #4]
40010fc0:	4681      	mov	r9, r0
40010fc2:	f7fd fb6b 	bl	4000e69c <ddr3TipDevAttrGet>
40010fc6:	4b29      	ldr	r3, [pc, #164]	; (4001106c <ddr3TipStaticRoundTripArrBuild+0xb8>)
40010fc8:	2f00      	cmp	r7, #0
40010fca:	bf0c      	ite	eq
40010fcc:	2601      	moveq	r6, #1
40010fce:	f04f 36ff 	movne.w	r6, #4294967295
40010fd2:	681a      	ldr	r2, [r3, #0]
40010fd4:	7812      	ldrb	r2, [r2, #0]
40010fd6:	07d2      	lsls	r2, r2, #31
40010fd8:	b2c0      	uxtb	r0, r0
40010fda:	9000      	str	r0, [sp, #0]
40010fdc:	d542      	bpl.n	40011064 <ddr3TipStaticRoundTripArrBuild+0xb0>
40010fde:	4698      	mov	r8, r3
40010fe0:	4b23      	ldr	r3, [pc, #140]	; (40011070 <ddr3TipStaticRoundTripArrBuild+0xbc>)
40010fe2:	f04f 0a0c 	mov.w	sl, #12
40010fe6:	2400      	movs	r4, #0
40010fe8:	f8df b094 	ldr.w	fp, [pc, #148]	; 40011080 <ddr3TipStaticRoundTripArrBuild+0xcc>
40010fec:	fb0a 3a09 	mla	sl, sl, r9, r3
40010ff0:	4653      	mov	r3, sl
40010ff2:	46ca      	mov	sl, r9
40010ff4:	46b9      	mov	r9, r7
40010ff6:	461f      	mov	r7, r3
40010ff8:	e031      	b.n	4001105e <ddr3TipStaticRoundTripArrBuild+0xaa>
40010ffa:	f8d8 3000 	ldr.w	r3, [r8]
40010ffe:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40011002:	fa43 f304 	asr.w	r3, r3, r4
40011006:	07db      	lsls	r3, r3, #31
40011008:	d527      	bpl.n	4001105a <ddr3TipStaticRoundTripArrBuild+0xa6>
4001100a:	e895 000c 	ldmia.w	r5, {r2, r3}
4001100e:	20a3      	movs	r0, #163	; 0xa3
40011010:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
40011014:	fb02 3306 	mla	r3, r2, r6, r3
40011018:	4358      	muls	r0, r3
4001101a:	f7f3 e848 	blx	400040ac <__aeabi_uidiv>
4001101e:	687a      	ldr	r2, [r7, #4]
40011020:	f1b9 0f01 	cmp.w	r9, #1
40011024:	eb02 01c4 	add.w	r1, r2, r4, lsl #3
40011028:	f852 2034 	ldr.w	r2, [r2, r4, lsl #3]
4001102c:	6849      	ldr	r1, [r1, #4]
4001102e:	fb02 1206 	mla	r2, r2, r6, r1
40011032:	bf0b      	itete	eq
40011034:	490f      	ldreq	r1, [pc, #60]	; (40011074 <ddr3TipStaticRoundTripArrBuild+0xc0>)
40011036:	4910      	ldrne	r1, [pc, #64]	; (40011078 <ddr3TipStaticRoundTripArrBuild+0xc4>)
40011038:	6809      	ldreq	r1, [r1, #0]
4001103a:	f851 102a 	ldrne.w	r1, [r1, sl, lsl #2]
4001103e:	1812      	adds	r2, r2, r0
40011040:	4603      	mov	r3, r0
40011042:	1852      	adds	r2, r2, r1
40011044:	9901      	ldr	r1, [sp, #4]
40011046:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
4001104a:	f89b 1000 	ldrb.w	r1, [fp]
4001104e:	2901      	cmp	r1, #1
40011050:	d803      	bhi.n	4001105a <ddr3TipStaticRoundTripArrBuild+0xa6>
40011052:	480a      	ldr	r0, [pc, #40]	; (4001107c <ddr3TipStaticRoundTripArrBuild+0xc8>)
40011054:	4621      	mov	r1, r4
40011056:	f000 fff5 	bl	40012044 <mvPrintf>
4001105a:	3401      	adds	r4, #1
4001105c:	3508      	adds	r5, #8
4001105e:	9b00      	ldr	r3, [sp, #0]
40011060:	429c      	cmp	r4, r3
40011062:	d3ca      	bcc.n	40010ffa <ddr3TipStaticRoundTripArrBuild+0x46>
40011064:	2000      	movs	r0, #0
40011066:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
4001106a:	bf00      	nop
4001106c:	40020428 	andmi	r0, r2, r8, lsr #8
40011070:	400207a8 	andmi	r0, r2, r8, lsr #15
40011074:	400208d8 	ldrdmi	r0, [r2], -r8
40011078:	400207a4 	andmi	r0, r2, r4, lsr #15
4001107c:	40014b0e 	andmi	r4, r1, lr, lsl #22
40011080:	40016152 	andmi	r6, r1, r2, asr r1

Disassembly of section .text.ddr3TipWriteLevelingStaticConfig:

40011084 <ddr3TipWriteLevelingStaticConfig>:
ddr3TipWriteLevelingStaticConfig():
40011084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40011088:	b089      	sub	sp, #36	; 0x24
4001108a:	4606      	mov	r6, r0
4001108c:	460d      	mov	r5, r1
4001108e:	9306      	str	r3, [sp, #24]
40011090:	f643 5009 	movw	r0, #15625	; 0x3d09
40011094:	4b44      	ldr	r3, [pc, #272]	; (400111a8 <ddr3TipWriteLevelingStaticConfig+0x124>)
40011096:	4614      	mov	r4, r2
40011098:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
4001109c:	f7f3 e806 	blx	400040ac <__aeabi_uidiv>
400110a0:	2102      	movs	r1, #2
400110a2:	4681      	mov	r9, r0
400110a4:	4630      	mov	r0, r6
400110a6:	f7fd faf9 	bl	4000e69c <ddr3TipDevAttrGet>
400110aa:	4b40      	ldr	r3, [pc, #256]	; (400111ac <ddr3TipWriteLevelingStaticConfig+0x128>)
400110ac:	781a      	ldrb	r2, [r3, #0]
400110ae:	4698      	mov	r8, r3
400110b0:	2a01      	cmp	r2, #1
400110b2:	b2c7      	uxtb	r7, r0
400110b4:	d802      	bhi.n	400110bc <ddr3TipWriteLevelingStaticConfig+0x38>
400110b6:	483e      	ldr	r0, [pc, #248]	; (400111b0 <ddr3TipWriteLevelingStaticConfig+0x12c>)
400110b8:	f000 ffc4 	bl	40012044 <mvPrintf>
400110bc:	f898 3000 	ldrb.w	r3, [r8]
400110c0:	2b01      	cmp	r3, #1
400110c2:	d807      	bhi.n	400110d4 <ddr3TipWriteLevelingStaticConfig+0x50>
400110c4:	483b      	ldr	r0, [pc, #236]	; (400111b4 <ddr3TipWriteLevelingStaticConfig+0x130>)
400110c6:	4631      	mov	r1, r6
400110c8:	462a      	mov	r2, r5
400110ca:	4623      	mov	r3, r4
400110cc:	f8cd 9000 	str.w	r9, [sp]
400110d0:	f000 ffb8 	bl	40012044 <mvPrintf>
400110d4:	fb05 f407 	mul.w	r4, r5, r7
400110d8:	ea4f 1249 	mov.w	r2, r9, lsl #5
400110dc:	f8df b0e0 	ldr.w	fp, [pc, #224]	; 400111c0 <ddr3TipWriteLevelingStaticConfig+0x13c>
400110e0:	9205      	str	r2, [sp, #20]
400110e2:	19e7      	adds	r7, r4, r7
400110e4:	9707      	str	r7, [sp, #28]
400110e6:	e057      	b.n	40011198 <ddr3TipWriteLevelingStaticConfig+0x114>
400110e8:	f8db 3000 	ldr.w	r3, [fp]
400110ec:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400110f0:	fa43 f304 	asr.w	r3, r3, r4
400110f4:	07d9      	lsls	r1, r3, #31
400110f6:	d54e      	bpl.n	40011196 <ddr3TipWriteLevelingStaticConfig+0x112>
400110f8:	9b06      	ldr	r3, [sp, #24]
400110fa:	9905      	ldr	r1, [sp, #20]
400110fc:	f853 8024 	ldr.w	r8, [r3, r4, lsl #2]
40011100:	4640      	mov	r0, r8
40011102:	f7f2 efd4 	blx	400040ac <__aeabi_uidiv>
40011106:	9a05      	ldr	r2, [sp, #20]
40011108:	4649      	mov	r1, r9
4001110a:	4607      	mov	r7, r0
4001110c:	fb02 8010 	mls	r0, r2, r0, r8
40011110:	f7f2 efcc 	blx	400040ac <__aeabi_uidiv>
40011114:	4a25      	ldr	r2, [pc, #148]	; (400111ac <ddr3TipWriteLevelingStaticConfig+0x128>)
40011116:	7813      	ldrb	r3, [r2, #0]
40011118:	281f      	cmp	r0, #31
4001111a:	bf34      	ite	cc
4001111c:	4680      	movcc	r8, r0
4001111e:	f04f 081f 	movcs.w	r8, #31
40011122:	2b01      	cmp	r3, #1
40011124:	d805      	bhi.n	40011132 <ddr3TipWriteLevelingStaticConfig+0xae>
40011126:	4824      	ldr	r0, [pc, #144]	; (400111b8 <ddr3TipWriteLevelingStaticConfig+0x134>)
40011128:	4621      	mov	r1, r4
4001112a:	463a      	mov	r2, r7
4001112c:	4643      	mov	r3, r8
4001112e:	f000 ff89 	bl	40012044 <mvPrintf>
40011132:	2300      	movs	r3, #0
40011134:	f004 0a03 	and.w	sl, r4, #3
40011138:	9300      	str	r3, [sp, #0]
4001113a:	f240 12df 	movw	r2, #479	; 0x1df
4001113e:	4619      	mov	r1, r3
40011140:	9301      	str	r3, [sp, #4]
40011142:	9203      	str	r2, [sp, #12]
40011144:	4630      	mov	r0, r6
40011146:	462a      	mov	r2, r5
40011148:	4653      	mov	r3, sl
4001114a:	eb08 1787 	add.w	r7, r8, r7, lsl #6
4001114e:	9702      	str	r7, [sp, #8]
40011150:	f7f7 f8d4 	bl	400082fc <ddr3TipBusReadModifyWrite>
40011154:	4f19      	ldr	r7, [pc, #100]	; (400111bc <ddr3TipWriteLevelingStaticConfig+0x138>)
40011156:	4601      	mov	r1, r0
40011158:	6038      	str	r0, [r7, #0]
4001115a:	b9c0      	cbnz	r0, 4001118e <ddr3TipWriteLevelingStaticConfig+0x10a>
4001115c:	f108 0810 	add.w	r8, r8, #16
40011160:	9001      	str	r0, [sp, #4]
40011162:	f028 031f 	bic.w	r3, r8, #31
40011166:	2201      	movs	r2, #1
40011168:	ebc3 0808 	rsb	r8, r3, r8
4001116c:	9202      	str	r2, [sp, #8]
4001116e:	f1b8 0f1f 	cmp.w	r8, #31
40011172:	bf94      	ite	ls
40011174:	4443      	addls	r3, r8
40011176:	331f      	addhi	r3, #31
40011178:	4630      	mov	r0, r6
4001117a:	9303      	str	r3, [sp, #12]
4001117c:	462a      	mov	r2, r5
4001117e:	460b      	mov	r3, r1
40011180:	f8cd a000 	str.w	sl, [sp]
40011184:	f7f7 f8a0 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
40011188:	4b0c      	ldr	r3, [pc, #48]	; (400111bc <ddr3TipWriteLevelingStaticConfig+0x138>)
4001118a:	6018      	str	r0, [r3, #0]
4001118c:	b118      	cbz	r0, 40011196 <ddr3TipWriteLevelingStaticConfig+0x112>
4001118e:	f7fe f869 	bl	4000f264 <gtBreakOnFail>
40011192:	6838      	ldr	r0, [r7, #0]
40011194:	e004      	b.n	400111a0 <ddr3TipWriteLevelingStaticConfig+0x11c>
40011196:	3401      	adds	r4, #1
40011198:	9a07      	ldr	r2, [sp, #28]
4001119a:	4294      	cmp	r4, r2
4001119c:	d3a4      	bcc.n	400110e8 <ddr3TipWriteLevelingStaticConfig+0x64>
4001119e:	2000      	movs	r0, #0
400111a0:	b009      	add	sp, #36	; 0x24
400111a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400111a6:	bf00      	nop
400111a8:	4001662c 	andmi	r6, r1, ip, lsr #12
400111ac:	40016152 	andmi	r6, r1, r2, asr r1
400111b0:	40014b4c 	andmi	r4, r1, ip, asr #22
400111b4:	40014b6e 	andmi	r4, r1, lr, ror #22
400111b8:	40014b9d 	mulmi	r1, sp, fp
400111bc:	400206c0 	andmi	r0, r2, r0, asr #13
400111c0:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.ddr3TipReadLevelingStaticConfig:

400111c4 <ddr3TipReadLevelingStaticConfig>:
ddr3TipReadLevelingStaticConfig():
400111c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400111c8:	4699      	mov	r9, r3
400111ca:	4baf      	ldr	r3, [pc, #700]	; (40011488 <ddr3TipReadLevelingStaticConfig+0x2c4>)
400111cc:	b09d      	sub	sp, #116	; 0x74
400111ce:	4606      	mov	r6, r0
400111d0:	460c      	mov	r4, r1
400111d2:	48ae      	ldr	r0, [pc, #696]	; (4001148c <ddr3TipReadLevelingStaticConfig+0x2c8>)
400111d4:	4615      	mov	r5, r2
400111d6:	f853 7022 	ldr.w	r7, [r3, r2, lsl #2]
400111da:	4639      	mov	r1, r7
400111dc:	f7f2 ef66 	blx	400040ac <__aeabi_uidiv>
400111e0:	4639      	mov	r1, r7
400111e2:	9007      	str	r0, [sp, #28]
400111e4:	48aa      	ldr	r0, [pc, #680]	; (40011490 <ddr3TipReadLevelingStaticConfig+0x2cc>)
400111e6:	f7f2 ef62 	blx	400040ac <__aeabi_uidiv>
400111ea:	4639      	mov	r1, r7
400111ec:	4fa9      	ldr	r7, [pc, #676]	; (40011494 <ddr3TipReadLevelingStaticConfig+0x2d0>)
400111ee:	9006      	str	r0, [sp, #24]
400111f0:	f643 5009 	movw	r0, #15625	; 0x3d09
400111f4:	f7f2 ef5a 	blx	400040ac <__aeabi_uidiv>
400111f8:	2100      	movs	r1, #0
400111fa:	2210      	movs	r2, #16
400111fc:	9008      	str	r0, [sp, #32]
400111fe:	a814      	add	r0, sp, #80	; 0x50
40011200:	f000 fdae 	bl	40011d60 <memset>
40011204:	2100      	movs	r1, #0
40011206:	2210      	movs	r2, #16
40011208:	a818      	add	r0, sp, #96	; 0x60
4001120a:	f000 fda9 	bl	40011d60 <memset>
4001120e:	2102      	movs	r1, #2
40011210:	4630      	mov	r0, r6
40011212:	f7fd fa43 	bl	4000e69c <ddr3TipDevAttrGet>
40011216:	783b      	ldrb	r3, [r7, #0]
40011218:	2b01      	cmp	r3, #1
4001121a:	b2c0      	uxtb	r0, r0
4001121c:	9009      	str	r0, [sp, #36]	; 0x24
4001121e:	d802      	bhi.n	40011226 <ddr3TipReadLevelingStaticConfig+0x62>
40011220:	489d      	ldr	r0, [pc, #628]	; (40011498 <ddr3TipReadLevelingStaticConfig+0x2d4>)
40011222:	f000 ff0f 	bl	40012044 <mvPrintf>
40011226:	783b      	ldrb	r3, [r7, #0]
40011228:	2b01      	cmp	r3, #1
4001122a:	d805      	bhi.n	40011238 <ddr3TipReadLevelingStaticConfig+0x74>
4001122c:	489b      	ldr	r0, [pc, #620]	; (4001149c <ddr3TipReadLevelingStaticConfig+0x2d8>)
4001122e:	4631      	mov	r1, r6
40011230:	4622      	mov	r2, r4
40011232:	462b      	mov	r3, r5
40011234:	f000 ff06 	bl	40012044 <mvPrintf>
40011238:	783b      	ldrb	r3, [r7, #0]
4001123a:	2b01      	cmp	r3, #1
4001123c:	d805      	bhi.n	4001124a <ddr3TipReadLevelingStaticConfig+0x86>
4001123e:	4898      	ldr	r0, [pc, #608]	; (400114a0 <ddr3TipReadLevelingStaticConfig+0x2dc>)
40011240:	9907      	ldr	r1, [sp, #28]
40011242:	9a06      	ldr	r2, [sp, #24]
40011244:	9b08      	ldr	r3, [sp, #32]
40011246:	f000 fefd 	bl	40012044 <mvPrintf>
4001124a:	4a96      	ldr	r2, [pc, #600]	; (400114a4 <ddr3TipReadLevelingStaticConfig+0x2e0>)
4001124c:	4b96      	ldr	r3, [pc, #600]	; (400114a8 <ddr3TipReadLevelingStaticConfig+0x2e4>)
4001124e:	6811      	ldr	r1, [r2, #0]
40011250:	2258      	movs	r2, #88	; 0x58
40011252:	681b      	ldr	r3, [r3, #0]
40011254:	fb02 3101 	mla	r1, r2, r1, r3
40011258:	f891 0057 	ldrb.w	r0, [r1, #87]	; 0x57
4001125c:	3150      	adds	r1, #80	; 0x50
4001125e:	42a8      	cmp	r0, r5
40011260:	d10a      	bne.n	40011278 <ddr3TipReadLevelingStaticConfig+0xb4>
40011262:	4b8c      	ldr	r3, [pc, #560]	; (40011494 <ddr3TipReadLevelingStaticConfig+0x2d0>)
40011264:	f891 8009 	ldrb.w	r8, [r1, #9]
40011268:	781b      	ldrb	r3, [r3, #0]
4001126a:	2b01      	cmp	r3, #1
4001126c:	d815      	bhi.n	4001129a <ddr3TipReadLevelingStaticConfig+0xd6>
4001126e:	488f      	ldr	r0, [pc, #572]	; (400114ac <ddr3TipReadLevelingStaticConfig+0x2e8>)
40011270:	4641      	mov	r1, r8
40011272:	f000 fee7 	bl	40012044 <mvPrintf>
40011276:	e010      	b.n	4001129a <ddr3TipReadLevelingStaticConfig+0xd6>
40011278:	fb02 3304 	mla	r3, r2, r4, r3
4001127c:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
40011280:	4b8b      	ldr	r3, [pc, #556]	; (400114b0 <ddr3TipReadLevelingStaticConfig+0x2ec>)
40011282:	eb05 1502 	add.w	r5, r5, r2, lsl #4
40011286:	f813 8005 	ldrb.w	r8, [r3, r5]
4001128a:	4b82      	ldr	r3, [pc, #520]	; (40011494 <ddr3TipReadLevelingStaticConfig+0x2d0>)
4001128c:	781b      	ldrb	r3, [r3, #0]
4001128e:	2b01      	cmp	r3, #1
40011290:	d803      	bhi.n	4001129a <ddr3TipReadLevelingStaticConfig+0xd6>
40011292:	4888      	ldr	r0, [pc, #544]	; (400114b4 <ddr3TipReadLevelingStaticConfig+0x2f0>)
40011294:	4641      	mov	r1, r8
40011296:	f000 fed5 	bl	40012044 <mvPrintf>
4001129a:	9907      	ldr	r1, [sp, #28]
4001129c:	2358      	movs	r3, #88	; 0x58
4001129e:	9809      	ldr	r0, [sp, #36]	; 0x24
400112a0:	4363      	muls	r3, r4
400112a2:	4360      	muls	r0, r4
400112a4:	9312      	str	r3, [sp, #72]	; 0x48
400112a6:	0049      	lsls	r1, r1, #1
400112a8:	900a      	str	r0, [sp, #40]	; 0x28
400112aa:	9111      	str	r1, [sp, #68]	; 0x44
400112ac:	eb09 0580 	add.w	r5, r9, r0, lsl #2
400112b0:	4607      	mov	r7, r0
400112b2:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
400112b6:	e0bc      	b.n	40011432 <ddr3TipReadLevelingStaticConfig+0x26e>
400112b8:	4a7b      	ldr	r2, [pc, #492]	; (400114a8 <ddr3TipReadLevelingStaticConfig+0x2e4>)
400112ba:	6813      	ldr	r3, [r2, #0]
400112bc:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
400112c0:	fa42 f207 	asr.w	r2, r2, r7
400112c4:	07d2      	lsls	r2, r2, #31
400112c6:	f140 80b2 	bpl.w	4001142e <ddr3TipReadLevelingStaticConfig+0x26a>
400112ca:	f007 0e03 	and.w	lr, r7, #3
400112ce:	9812      	ldr	r0, [sp, #72]	; 0x48
400112d0:	4979      	ldr	r1, [pc, #484]	; (400114b8 <ddr3TipReadLevelingStaticConfig+0x2f4>)
400112d2:	eb00 120e 	add.w	r2, r0, lr, lsl #4
400112d6:	f8cd e030 	str.w	lr, [sp, #48]	; 0x30
400112da:	189b      	adds	r3, r3, r2
400112dc:	1c7a      	adds	r2, r7, #1
400112de:	9210      	str	r2, [sp, #64]	; 0x40
400112e0:	791b      	ldrb	r3, [r3, #4]
400112e2:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
400112e6:	9911      	ldr	r1, [sp, #68]	; 0x44
400112e8:	930b      	str	r3, [sp, #44]	; 0x2c
400112ea:	e895 000c 	ldmia.w	r5, {r2, r3}
400112ee:	429a      	cmp	r2, r3
400112f0:	bf34      	ite	cc
400112f2:	4690      	movcc	r8, r2
400112f4:	4698      	movcs	r8, r3
400112f6:	4640      	mov	r0, r8
400112f8:	f7f2 eed8 	blx	400040ac <__aeabi_uidiv>
400112fc:	f8dd e02c 	ldr.w	lr, [sp, #44]	; 0x2c
40011300:	4964      	ldr	r1, [pc, #400]	; (40011494 <ddr3TipReadLevelingStaticConfig+0x2d0>)
40011302:	ea4f 0940 	mov.w	r9, r0, lsl #1
40011306:	a81c      	add	r0, sp, #112	; 0x70
40011308:	eb00 038e 	add.w	r3, r0, lr, lsl #2
4001130c:	f843 9c20 	str.w	r9, [r3, #-32]
40011310:	780b      	ldrb	r3, [r1, #0]
40011312:	2b01      	cmp	r3, #1
40011314:	d807      	bhi.n	40011326 <ddr3TipReadLevelingStaticConfig+0x162>
40011316:	4869      	ldr	r0, [pc, #420]	; (400114bc <ddr3TipReadLevelingStaticConfig+0x2f8>)
40011318:	4639      	mov	r1, r7
4001131a:	4642      	mov	r2, r8
4001131c:	4673      	mov	r3, lr
4001131e:	f8cd 9000 	str.w	r9, [sp]
40011322:	f000 fe8f 	bl	40012044 <mvPrintf>
40011326:	9a07      	ldr	r2, [sp, #28]
40011328:	6828      	ldr	r0, [r5, #0]
4001132a:	9906      	ldr	r1, [sp, #24]
4001132c:	fb02 f809 	mul.w	r8, r2, r9
40011330:	ebc8 0000 	rsb	r0, r8, r0
40011334:	f7f2 eeba 	blx	400040ac <__aeabi_uidiv>
40011338:	9906      	ldr	r1, [sp, #24]
4001133a:	4682      	mov	sl, r0
4001133c:	6868      	ldr	r0, [r5, #4]
4001133e:	ebc8 0000 	rsb	r0, r8, r0
40011342:	f7f2 eeb4 	blx	400040ac <__aeabi_uidiv>
40011346:	4550      	cmp	r0, sl
40011348:	bf2c      	ite	cs
4001134a:	4603      	movcs	r3, r0
4001134c:	4653      	movcc	r3, sl
4001134e:	4683      	mov	fp, r0
40011350:	4850      	ldr	r0, [pc, #320]	; (40011494 <ddr3TipReadLevelingStaticConfig+0x2d0>)
40011352:	930d      	str	r3, [sp, #52]	; 0x34
40011354:	7803      	ldrb	r3, [r0, #0]
40011356:	2b01      	cmp	r3, #1
40011358:	d805      	bhi.n	40011366 <ddr3TipReadLevelingStaticConfig+0x1a2>
4001135a:	4859      	ldr	r0, [pc, #356]	; (400114c0 <ddr3TipReadLevelingStaticConfig+0x2fc>)
4001135c:	4651      	mov	r1, sl
4001135e:	465a      	mov	r2, fp
40011360:	9b0d      	ldr	r3, [sp, #52]	; 0x34
40011362:	f000 fe6f 	bl	40012044 <mvPrintf>
40011366:	6828      	ldr	r0, [r5, #0]
40011368:	9906      	ldr	r1, [sp, #24]
4001136a:	ebc8 0000 	rsb	r0, r8, r0
4001136e:	fb01 001a 	mls	r0, r1, sl, r0
40011372:	9908      	ldr	r1, [sp, #32]
40011374:	f7f2 ee9a 	blx	400040ac <__aeabi_uidiv>
40011378:	9a06      	ldr	r2, [sp, #24]
4001137a:	9908      	ldr	r1, [sp, #32]
4001137c:	281f      	cmp	r0, #31
4001137e:	bf28      	it	cs
40011380:	201f      	movcs	r0, #31
40011382:	900e      	str	r0, [sp, #56]	; 0x38
40011384:	6868      	ldr	r0, [r5, #4]
40011386:	ebc8 0000 	rsb	r0, r8, r0
4001138a:	fb02 001b 	mls	r0, r2, fp, r0
4001138e:	f7f2 ee8e 	blx	400040ac <__aeabi_uidiv>
40011392:	990d      	ldr	r1, [sp, #52]	; 0x34
40011394:	f8dd e02c 	ldr.w	lr, [sp, #44]	; 0x2c
40011398:	281f      	cmp	r0, #31
4001139a:	bf28      	it	cs
4001139c:	201f      	movcs	r0, #31
4001139e:	900f      	str	r0, [sp, #60]	; 0x3c
400113a0:	4848      	ldr	r0, [pc, #288]	; (400114c4 <ddr3TipReadLevelingStaticConfig+0x300>)
400113a2:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
400113a6:	a81c      	add	r0, sp, #112	; 0x70
400113a8:	493a      	ldr	r1, [pc, #232]	; (40011494 <ddr3TipReadLevelingStaticConfig+0x2d0>)
400113aa:	eb00 028e 	add.w	r2, r0, lr, lsl #2
400113ae:	444b      	add	r3, r9
400113b0:	f842 3c10 	str.w	r3, [r2, #-16]
400113b4:	780a      	ldrb	r2, [r1, #0]
400113b6:	2a01      	cmp	r2, #1
400113b8:	d804      	bhi.n	400113c4 <ddr3TipReadLevelingStaticConfig+0x200>
400113ba:	4843      	ldr	r0, [pc, #268]	; (400114c8 <ddr3TipReadLevelingStaticConfig+0x304>)
400113bc:	990e      	ldr	r1, [sp, #56]	; 0x38
400113be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
400113c0:	f000 fe40 	bl	40012044 <mvPrintf>
400113c4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
400113c6:	2100      	movs	r1, #0
400113c8:	4630      	mov	r0, r6
400113ca:	f04f 0c02 	mov.w	ip, #2
400113ce:	eb02 138a 	add.w	r3, r2, sl, lsl #6
400113d2:	4622      	mov	r2, r4
400113d4:	9302      	str	r3, [sp, #8]
400113d6:	f240 18df 	movw	r8, #479	; 0x1df
400113da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
400113dc:	e88d 1002 	stmia.w	sp, {r1, ip}
400113e0:	f8cd c014 	str.w	ip, [sp, #20]
400113e4:	f8cd 800c 	str.w	r8, [sp, #12]
400113e8:	f7f6 ff88 	bl	400082fc <ddr3TipBusReadModifyWrite>
400113ec:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 400114cc <ddr3TipReadLevelingStaticConfig+0x308>
400113f0:	f8dd c014 	ldr.w	ip, [sp, #20]
400113f4:	4601      	mov	r1, r0
400113f6:	f8c9 0000 	str.w	r0, [r9]
400113fa:	b998      	cbnz	r0, 40011424 <ddr3TipReadLevelingStaticConfig+0x260>
400113fc:	f8dd e03c 	ldr.w	lr, [sp, #60]	; 0x3c
40011400:	4630      	mov	r0, r6
40011402:	4622      	mov	r2, r4
40011404:	e88d 1002 	stmia.w	sp, {r1, ip}
40011408:	eb0e 138b 	add.w	r3, lr, fp, lsl #6
4001140c:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
40011410:	9302      	str	r3, [sp, #8]
40011412:	f00e 0303 	and.w	r3, lr, #3
40011416:	f8cd 800c 	str.w	r8, [sp, #12]
4001141a:	f7f6 ff6f 	bl	400082fc <ddr3TipBusReadModifyWrite>
4001141e:	f8c9 0000 	str.w	r0, [r9]
40011422:	b120      	cbz	r0, 4001142e <ddr3TipReadLevelingStaticConfig+0x26a>
40011424:	f7fd ff1e 	bl	4000f264 <gtBreakOnFail>
40011428:	f8d9 0000 	ldr.w	r0, [r9]
4001142c:	e07a      	b.n	40011524 <ddr3TipReadLevelingStaticConfig+0x360>
4001142e:	3702      	adds	r7, #2
40011430:	3508      	adds	r5, #8
40011432:	980a      	ldr	r0, [sp, #40]	; 0x28
40011434:	9909      	ldr	r1, [sp, #36]	; 0x24
40011436:	1843      	adds	r3, r0, r1
40011438:	429f      	cmp	r7, r3
4001143a:	f4ff af3d 	bcc.w	400112b8 <ddr3TipReadLevelingStaticConfig+0xf4>
4001143e:	2500      	movs	r5, #0
40011440:	f8dd 804c 	ldr.w	r8, [sp, #76]	; 0x4c
40011444:	4f18      	ldr	r7, [pc, #96]	; (400114a8 <ddr3TipReadLevelingStaticConfig+0x2e4>)
40011446:	46a9      	mov	r9, r5
40011448:	f8df a080 	ldr.w	sl, [pc, #128]	; 400114cc <ddr3TipReadLevelingStaticConfig+0x308>
4001144c:	e041      	b.n	400114d2 <ddr3TipReadLevelingStaticConfig+0x30e>
4001144e:	683b      	ldr	r3, [r7, #0]
40011450:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40011454:	fa43 f305 	asr.w	r3, r3, r5
40011458:	07d8      	lsls	r0, r3, #31
4001145a:	d539      	bpl.n	400114d0 <ddr3TipReadLevelingStaticConfig+0x30c>
4001145c:	2303      	movs	r3, #3
4001145e:	4630      	mov	r0, r6
40011460:	9301      	str	r3, [sp, #4]
40011462:	2100      	movs	r1, #0
40011464:	231f      	movs	r3, #31
40011466:	4622      	mov	r2, r4
40011468:	9303      	str	r3, [sp, #12]
4001146a:	462b      	mov	r3, r5
4001146c:	f8cd 9000 	str.w	r9, [sp]
40011470:	f8cd 9008 	str.w	r9, [sp, #8]
40011474:	f7f6 ff42 	bl	400082fc <ddr3TipBusReadModifyWrite>
40011478:	f8ca 0000 	str.w	r0, [sl]
4001147c:	b340      	cbz	r0, 400114d0 <ddr3TipReadLevelingStaticConfig+0x30c>
4001147e:	f7fd fef1 	bl	4000f264 <gtBreakOnFail>
40011482:	4b12      	ldr	r3, [pc, #72]	; (400114cc <ddr3TipReadLevelingStaticConfig+0x308>)
40011484:	6818      	ldr	r0, [r3, #0]
40011486:	e04d      	b.n	40011524 <ddr3TipReadLevelingStaticConfig+0x360>
40011488:	4001662c 	andmi	r6, r1, ip, lsr #12
4001148c:	000f4240 	andeq	r4, pc, r0, asr #4
40011490:	0007a120 	andeq	sl, r7, r0, lsr #2
40011494:	40016152 	andmi	r6, r1, r2, asr r1
40011498:	40014bb9 			; <UNDEFINED> instruction: 0x40014bb9
4001149c:	40014bda 	ldrdmi	r4, [r1], -sl
400114a0:	40014bf8 	strdmi	r4, [r1], -r8
400114a4:	400207e4 	andmi	r0, r2, r4, ror #15
400114a8:	40020428 	andmi	r0, r2, r8, lsr #8
400114ac:	40014c27 	andmi	r4, r1, r7, lsr #24
400114b0:	400168c5 	andmi	r6, r1, r5, asr #17
400114b4:	40014c35 	andmi	r4, r1, r5, lsr ip
400114b8:	40015289 	andmi	r5, r1, r9, lsl #5
400114bc:	40014c54 	andmi	r4, r1, r4, asr ip
400114c0:	40014c86 	andmi	r4, r1, r6, lsl #25
400114c4:	40016b30 	andmi	r6, r1, r0, lsr fp
400114c8:	40014cae 	andmi	r4, r1, lr, lsr #25
400114cc:	400206c0 	andmi	r0, r2, r0, asr #13
400114d0:	3501      	adds	r5, #1
400114d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
400114d4:	4295      	cmp	r5, r2
400114d6:	d3ba      	bcc.n	4001144e <ddr3TipReadLevelingStaticConfig+0x28a>
400114d8:	9a15      	ldr	r2, [sp, #84]	; 0x54
400114da:	2100      	movs	r1, #0
400114dc:	9b14      	ldr	r3, [sp, #80]	; 0x50
400114de:	4630      	mov	r0, r6
400114e0:	f04f 37ff 	mov.w	r7, #4294967295
400114e4:	9701      	str	r7, [sp, #4]
400114e6:	eb03 2302 	add.w	r3, r3, r2, lsl #8
400114ea:	4622      	mov	r2, r4
400114ec:	4443      	add	r3, r8
400114ee:	9300      	str	r3, [sp, #0]
400114f0:	f241 5338 	movw	r3, #5432	; 0x1538
400114f4:	4d0d      	ldr	r5, [pc, #52]	; (4001152c <ddr3TipReadLevelingStaticConfig+0x368>)
400114f6:	f7f6 fa37 	bl	40007968 <mvHwsDdr3TipIFWrite>
400114fa:	4601      	mov	r1, r0
400114fc:	6028      	str	r0, [r5, #0]
400114fe:	b970      	cbnz	r0, 4001151e <ddr3TipReadLevelingStaticConfig+0x35a>
40011500:	9a19      	ldr	r2, [sp, #100]	; 0x64
40011502:	4630      	mov	r0, r6
40011504:	9b18      	ldr	r3, [sp, #96]	; 0x60
40011506:	eb03 2302 	add.w	r3, r3, r2, lsl #8
4001150a:	4622      	mov	r2, r4
4001150c:	4443      	add	r3, r8
4001150e:	e88d 0088 	stmia.w	sp, {r3, r7}
40011512:	f241 533c 	movw	r3, #5436	; 0x153c
40011516:	f7f6 fa27 	bl	40007968 <mvHwsDdr3TipIFWrite>
4001151a:	6028      	str	r0, [r5, #0]
4001151c:	b110      	cbz	r0, 40011524 <ddr3TipReadLevelingStaticConfig+0x360>
4001151e:	f7fd fea1 	bl	4000f264 <gtBreakOnFail>
40011522:	6828      	ldr	r0, [r5, #0]
40011524:	b01d      	add	sp, #116	; 0x74
40011526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4001152a:	bf00      	nop
4001152c:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipRunStaticAlg:

40011530 <ddr3TipRunStaticAlg>:
ddr3TipRunStaticAlg():
40011530:	4b2b      	ldr	r3, [pc, #172]	; (400115e0 <ddr3TipRunStaticAlg+0xb0>)
40011532:	b5f0      	push	{r4, r5, r6, r7, lr}
40011534:	4604      	mov	r4, r0
40011536:	781b      	ldrb	r3, [r3, #0]
40011538:	b08f      	sub	sp, #60	; 0x3c
4001153a:	460e      	mov	r6, r1
4001153c:	2b01      	cmp	r3, #1
4001153e:	d802      	bhi.n	40011546 <ddr3TipRunStaticAlg+0x16>
40011540:	4828      	ldr	r0, [pc, #160]	; (400115e4 <ddr3TipRunStaticAlg+0xb4>)
40011542:	f000 fd7f 	bl	40012044 <mvPrintf>
40011546:	4620      	mov	r0, r4
40011548:	a90a      	add	r1, sp, #40	; 0x28
4001154a:	2301      	movs	r3, #1
4001154c:	2200      	movs	r2, #0
4001154e:	930b      	str	r3, [sp, #44]	; 0x2c
40011550:	920a      	str	r2, [sp, #40]	; 0x28
40011552:	930c      	str	r3, [sp, #48]	; 0x30
40011554:	f7f8 f8dc 	bl	40009710 <mvHwsDdr3TipInitController>
40011558:	b130      	cbz	r0, 40011568 <ddr3TipRunStaticAlg+0x38>
4001155a:	4b21      	ldr	r3, [pc, #132]	; (400115e0 <ddr3TipRunStaticAlg+0xb0>)
4001155c:	781b      	ldrb	r3, [r3, #0]
4001155e:	2b03      	cmp	r3, #3
40011560:	d802      	bhi.n	40011568 <ddr3TipRunStaticAlg+0x38>
40011562:	4821      	ldr	r0, [pc, #132]	; (400115e8 <ddr3TipRunStaticAlg+0xb8>)
40011564:	f000 fd6e 	bl	40012044 <mvPrintf>
40011568:	4b20      	ldr	r3, [pc, #128]	; (400115ec <ddr3TipRunStaticAlg+0xbc>)
4001156a:	220c      	movs	r2, #12
4001156c:	4620      	mov	r0, r4
4001156e:	4d20      	ldr	r5, [pc, #128]	; (400115f0 <ddr3TipRunStaticAlg+0xc0>)
40011570:	fb02 3304 	mla	r3, r2, r4, r3
40011574:	2201      	movs	r2, #1
40011576:	689f      	ldr	r7, [r3, #8]
40011578:	466b      	mov	r3, sp
4001157a:	4639      	mov	r1, r7
4001157c:	f7ff fd1a 	bl	40010fb4 <ddr3TipStaticRoundTripArrBuild>
40011580:	4602      	mov	r2, r0
40011582:	6028      	str	r0, [r5, #0]
40011584:	bb30      	cbnz	r0, 400115d4 <ddr3TipRunStaticAlg+0xa4>
40011586:	4639      	mov	r1, r7
40011588:	4620      	mov	r0, r4
4001158a:	ab05      	add	r3, sp, #20
4001158c:	f7ff fd12 	bl	40010fb4 <ddr3TipStaticRoundTripArrBuild>
40011590:	4601      	mov	r1, r0
40011592:	6028      	str	r0, [r5, #0]
40011594:	b9f0      	cbnz	r0, 400115d4 <ddr3TipRunStaticAlg+0xa4>
40011596:	4b17      	ldr	r3, [pc, #92]	; (400115f4 <ddr3TipRunStaticAlg+0xc4>)
40011598:	681b      	ldr	r3, [r3, #0]
4001159a:	7818      	ldrb	r0, [r3, #0]
4001159c:	f010 0001 	ands.w	r0, r0, #1
400115a0:	d01b      	beq.n	400115da <ddr3TipRunStaticAlg+0xaa>
400115a2:	4b0f      	ldr	r3, [pc, #60]	; (400115e0 <ddr3TipRunStaticAlg+0xb0>)
400115a4:	781b      	ldrb	r3, [r3, #0]
400115a6:	2b01      	cmp	r3, #1
400115a8:	d803      	bhi.n	400115b2 <ddr3TipRunStaticAlg+0x82>
400115aa:	4813      	ldr	r0, [pc, #76]	; (400115f8 <ddr3TipRunStaticAlg+0xc8>)
400115ac:	4632      	mov	r2, r6
400115ae:	f000 fd49 	bl	40012044 <mvPrintf>
400115b2:	2100      	movs	r1, #0
400115b4:	4620      	mov	r0, r4
400115b6:	4632      	mov	r2, r6
400115b8:	466b      	mov	r3, sp
400115ba:	f7ff fd63 	bl	40011084 <ddr3TipWriteLevelingStaticConfig>
400115be:	4d0c      	ldr	r5, [pc, #48]	; (400115f0 <ddr3TipRunStaticAlg+0xc0>)
400115c0:	4601      	mov	r1, r0
400115c2:	6028      	str	r0, [r5, #0]
400115c4:	b930      	cbnz	r0, 400115d4 <ddr3TipRunStaticAlg+0xa4>
400115c6:	4620      	mov	r0, r4
400115c8:	4632      	mov	r2, r6
400115ca:	ab05      	add	r3, sp, #20
400115cc:	f7ff fdfa 	bl	400111c4 <ddr3TipReadLevelingStaticConfig>
400115d0:	6028      	str	r0, [r5, #0]
400115d2:	b110      	cbz	r0, 400115da <ddr3TipRunStaticAlg+0xaa>
400115d4:	f7fd fe46 	bl	4000f264 <gtBreakOnFail>
400115d8:	6828      	ldr	r0, [r5, #0]
400115da:	b00f      	add	sp, #60	; 0x3c
400115dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
400115de:	bf00      	nop
400115e0:	40016152 	andmi	r6, r1, r2, asr r1
400115e4:	40014cda 	ldrdmi	r4, [r1], -sl
400115e8:	400133a1 	andmi	r3, r1, r1, lsr #7
400115ec:	400207a8 	andmi	r0, r2, r8, lsr #15
400115f0:	400206c0 	andmi	r0, r2, r0, asr #13
400115f4:	40020428 	andmi	r0, r2, r8, lsr #8
400115f8:	40014cee 	andmi	r4, r1, lr, ror #25

Disassembly of section .text.ddr3TipStaticInitController:

400115fc <ddr3TipStaticInitController>:
ddr3TipStaticInitController():
400115fc:	4b1a      	ldr	r3, [pc, #104]	; (40011668 <ddr3TipStaticInitController+0x6c>)
400115fe:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
40011602:	4606      	mov	r6, r0
40011604:	781b      	ldrb	r3, [r3, #0]
40011606:	2b01      	cmp	r3, #1
40011608:	d802      	bhi.n	40011610 <ddr3TipStaticInitController+0x14>
4001160a:	4818      	ldr	r0, [pc, #96]	; (4001166c <ddr3TipStaticInitController+0x70>)
4001160c:	f000 fd1a 	bl	40012044 <mvPrintf>
40011610:	2400      	movs	r4, #0
40011612:	4f17      	ldr	r7, [pc, #92]	; (40011670 <ddr3TipStaticInitController+0x74>)
40011614:	f8df 805c 	ldr.w	r8, [pc, #92]	; 40011674 <ddr3TipStaticInitController+0x78>
40011618:	4625      	mov	r5, r4
4001161a:	f8df 904c 	ldr.w	r9, [pc, #76]	; 40011668 <ddr3TipStaticInitController+0x6c>
4001161e:	e01a      	b.n	40011656 <ddr3TipStaticInitController+0x5a>
40011620:	6851      	ldr	r1, [r2, #4]
40011622:	4630      	mov	r0, r6
40011624:	9100      	str	r1, [sp, #0]
40011626:	2101      	movs	r1, #1
40011628:	6892      	ldr	r2, [r2, #8]
4001162a:	9201      	str	r2, [sp, #4]
4001162c:	2200      	movs	r2, #0
4001162e:	f7f6 f99b 	bl	40007968 <mvHwsDdr3TipIFWrite>
40011632:	f8c8 0000 	str.w	r0, [r8]
40011636:	b120      	cbz	r0, 40011642 <ddr3TipStaticInitController+0x46>
40011638:	f7fd fe14 	bl	4000f264 <gtBreakOnFail>
4001163c:	4b0d      	ldr	r3, [pc, #52]	; (40011674 <ddr3TipStaticInitController+0x78>)
4001163e:	6818      	ldr	r0, [r3, #0]
40011640:	e010      	b.n	40011664 <ddr3TipStaticInitController+0x68>
40011642:	f899 3000 	ldrb.w	r3, [r9]
40011646:	2b01      	cmp	r3, #1
40011648:	d803      	bhi.n	40011652 <ddr3TipStaticInitController+0x56>
4001164a:	480b      	ldr	r0, [pc, #44]	; (40011678 <ddr3TipStaticInitController+0x7c>)
4001164c:	4629      	mov	r1, r5
4001164e:	f000 fcf9 	bl	40012044 <mvPrintf>
40011652:	3501      	adds	r5, #1
40011654:	340c      	adds	r4, #12
40011656:	f857 3026 	ldr.w	r3, [r7, r6, lsl #2]
4001165a:	191a      	adds	r2, r3, r4
4001165c:	591b      	ldr	r3, [r3, r4]
4001165e:	2b00      	cmp	r3, #0
40011660:	d1de      	bne.n	40011620 <ddr3TipStaticInitController+0x24>
40011662:	4618      	mov	r0, r3
40011664:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
40011668:	40016152 	andmi	r6, r1, r2, asr r1
4001166c:	40014d05 	andmi	r4, r1, r5, lsl #26
40011670:	400208dc 	ldrdmi	r0, [r2], -ip
40011674:	400206c0 	andmi	r0, r2, r0, asr #13
40011678:	40014d22 	andmi	r4, r1, r2, lsr #26

Disassembly of section .text.ddr3TipStaticPhyInitController:

4001167c <ddr3TipStaticPhyInitController>:
ddr3TipStaticPhyInitController():
4001167c:	b530      	push	{r4, r5, lr}
4001167e:	2101      	movs	r1, #1
40011680:	b085      	sub	sp, #20
40011682:	2200      	movs	r2, #0
40011684:	23a4      	movs	r3, #164	; 0xa4
40011686:	4605      	mov	r5, r0
40011688:	9302      	str	r3, [sp, #8]
4001168a:	f643 53fe 	movw	r3, #15870	; 0x3dfe
4001168e:	9303      	str	r3, [sp, #12]
40011690:	460b      	mov	r3, r1
40011692:	9200      	str	r2, [sp, #0]
40011694:	9201      	str	r2, [sp, #4]
40011696:	f7f6 fe17 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
4001169a:	4c21      	ldr	r4, [pc, #132]	; (40011720 <ddr3TipStaticPhyInitController+0xa4>)
4001169c:	4602      	mov	r2, r0
4001169e:	6020      	str	r0, [r4, #0]
400116a0:	2800      	cmp	r0, #0
400116a2:	d137      	bne.n	40011714 <ddr3TipStaticPhyInitController+0x98>
400116a4:	2101      	movs	r1, #1
400116a6:	9000      	str	r0, [sp, #0]
400116a8:	9001      	str	r0, [sp, #4]
400116aa:	23a6      	movs	r3, #166	; 0xa6
400116ac:	4628      	mov	r0, r5
400116ae:	9302      	str	r3, [sp, #8]
400116b0:	f640 43b2 	movw	r3, #3250	; 0xcb2
400116b4:	9303      	str	r3, [sp, #12]
400116b6:	460b      	mov	r3, r1
400116b8:	f7f6 fe06 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
400116bc:	4602      	mov	r2, r0
400116be:	6020      	str	r0, [r4, #0]
400116c0:	bb40      	cbnz	r0, 40011714 <ddr3TipStaticPhyInitController+0x98>
400116c2:	2101      	movs	r1, #1
400116c4:	9000      	str	r0, [sp, #0]
400116c6:	9001      	str	r0, [sp, #4]
400116c8:	23a9      	movs	r3, #169	; 0xa9
400116ca:	9003      	str	r0, [sp, #12]
400116cc:	4628      	mov	r0, r5
400116ce:	9302      	str	r3, [sp, #8]
400116d0:	460b      	mov	r3, r1
400116d2:	f7f6 fdf9 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
400116d6:	4602      	mov	r2, r0
400116d8:	6020      	str	r0, [r4, #0]
400116da:	b9d8      	cbnz	r0, 40011714 <ddr3TipStaticPhyInitController+0x98>
400116dc:	2101      	movs	r1, #1
400116de:	9000      	str	r0, [sp, #0]
400116e0:	9001      	str	r0, [sp, #4]
400116e2:	23d0      	movs	r3, #208	; 0xd0
400116e4:	4628      	mov	r0, r5
400116e6:	9302      	str	r3, [sp, #8]
400116e8:	231f      	movs	r3, #31
400116ea:	9303      	str	r3, [sp, #12]
400116ec:	460b      	mov	r3, r1
400116ee:	f7f6 fdeb 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
400116f2:	4602      	mov	r2, r0
400116f4:	6020      	str	r0, [r4, #0]
400116f6:	b968      	cbnz	r0, 40011714 <ddr3TipStaticPhyInitController+0x98>
400116f8:	2101      	movs	r1, #1
400116fa:	23a8      	movs	r3, #168	; 0xa8
400116fc:	9000      	str	r0, [sp, #0]
400116fe:	9001      	str	r0, [sp, #4]
40011700:	4628      	mov	r0, r5
40011702:	9302      	str	r3, [sp, #8]
40011704:	f503 7363 	add.w	r3, r3, #908	; 0x38c
40011708:	9303      	str	r3, [sp, #12]
4001170a:	460b      	mov	r3, r1
4001170c:	f7f6 fddc 	bl	400082c8 <mvHwsDdr3TipBUSWrite>
40011710:	6020      	str	r0, [r4, #0]
40011712:	b110      	cbz	r0, 4001171a <ddr3TipStaticPhyInitController+0x9e>
40011714:	f7fd fda6 	bl	4000f264 <gtBreakOnFail>
40011718:	6820      	ldr	r0, [r4, #0]
4001171a:	b005      	add	sp, #20
4001171c:	bd30      	pop	{r4, r5, pc}
4001171e:	bf00      	nop
40011720:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.serverRegSet:

40011724 <serverRegSet>:
serverRegSet():
40011724:	4b04      	ldr	r3, [pc, #16]	; (40011738 <serverRegSet+0x14>)
40011726:	6818      	ldr	r0, [r3, #0]
40011728:	b910      	cbnz	r0, 40011730 <serverRegSet+0xc>
4001172a:	4804      	ldr	r0, [pc, #16]	; (4001173c <serverRegSet+0x18>)
4001172c:	6800      	ldr	r0, [r0, #0]
4001172e:	6018      	str	r0, [r3, #0]
40011730:	681b      	ldr	r3, [r3, #0]
40011732:	2000      	movs	r0, #0
40011734:	50ca      	str	r2, [r1, r3]
40011736:	4770      	bx	lr
40011738:	400208e0 	andmi	r0, r2, r0, ror #17
4001173c:	d0020014 	andle	r0, r2, r4, lsl r0

Disassembly of section .text.serverRegGet:

40011740 <serverRegGet>:
serverRegGet():
40011740:	4b05      	ldr	r3, [pc, #20]	; (40011758 <serverRegGet+0x18>)
40011742:	6818      	ldr	r0, [r3, #0]
40011744:	b910      	cbnz	r0, 4001174c <serverRegGet+0xc>
40011746:	4805      	ldr	r0, [pc, #20]	; (4001175c <serverRegGet+0x1c>)
40011748:	6800      	ldr	r0, [r0, #0]
4001174a:	6018      	str	r0, [r3, #0]
4001174c:	681b      	ldr	r3, [r3, #0]
4001174e:	2000      	movs	r0, #0
40011750:	58cb      	ldr	r3, [r1, r3]
40011752:	6013      	str	r3, [r2, #0]
40011754:	4770      	bx	lr
40011756:	bf00      	nop
40011758:	400208e0 	andmi	r0, r2, r0, ror #17
4001175c:	d0020014 	andle	r0, r2, r4, lsl r0

Disassembly of section .text.ddr3SiliconInit:

40011760 <ddr3SiliconInit>:
ddr3SiliconInit():
40011760:	b538      	push	{r3, r4, r5, lr}
40011762:	4d0d      	ldr	r5, [pc, #52]	; (40011798 <ddr3SiliconInit+0x38>)
40011764:	682b      	ldr	r3, [r5, #0]
40011766:	2b01      	cmp	r3, #1
40011768:	d013      	beq.n	40011792 <ddr3SiliconInit+0x32>
4001176a:	4a0c      	ldr	r2, [pc, #48]	; (4001179c <ddr3SiliconInit+0x3c>)
4001176c:	2000      	movs	r0, #0
4001176e:	4b0c      	ldr	r3, [pc, #48]	; (400117a0 <ddr3SiliconInit+0x40>)
40011770:	4601      	mov	r1, r0
40011772:	601a      	str	r2, [r3, #0]
40011774:	4a0b      	ldr	r2, [pc, #44]	; (400117a4 <ddr3SiliconInit+0x44>)
40011776:	4b0c      	ldr	r3, [pc, #48]	; (400117a8 <ddr3SiliconInit+0x48>)
40011778:	601a      	str	r2, [r3, #0]
4001177a:	f7fd f9f9 	bl	4000eb70 <ddr3TipInitAc3>
4001177e:	1e04      	subs	r4, r0, #0
40011780:	d004      	beq.n	4001178c <ddr3SiliconInit+0x2c>
40011782:	480a      	ldr	r0, [pc, #40]	; (400117ac <ddr3SiliconInit+0x4c>)
40011784:	4621      	mov	r1, r4
40011786:	f000 fc5d 	bl	40012044 <mvPrintf>
4001178a:	e003      	b.n	40011794 <ddr3SiliconInit+0x34>
4001178c:	2301      	movs	r3, #1
4001178e:	602b      	str	r3, [r5, #0]
40011790:	e000      	b.n	40011794 <ddr3SiliconInit+0x34>
40011792:	2400      	movs	r4, #0
40011794:	4620      	mov	r0, r4
40011796:	bd38      	pop	{r3, r4, r5, pc}
40011798:	400208e4 	andmi	r0, r2, r4, ror #17
4001179c:	40011725 	andmi	r1, r1, r5, lsr #14
400117a0:	400206b8 			; <UNDEFINED> instruction: 0x400206b8
400117a4:	40011741 	andmi	r1, r1, r1, asr #14
400117a8:	400206bc 			; <UNDEFINED> instruction: 0x400206bc
400117ac:	40014d3e 	andmi	r4, r1, lr, lsr sp

Disassembly of section .text.ddr3SiliconPreInit:

400117b0 <ddr3SiliconPreInit>:
ddr3SiliconPreInit():
400117b0:	f7ff bfd6 	b.w	40011760 <ddr3SiliconInit>

Disassembly of section .text.ddr3PostRunAlg:

400117b4 <ddr3PostRunAlg>:
ddr3PostRunAlg():
400117b4:	2000      	movs	r0, #0
400117b6:	4770      	bx	lr

Disassembly of section .text.ddr3SiliconPostInit:

400117b8 <ddr3SiliconPostInit>:
ddr3SiliconPostInit():
400117b8:	b513      	push	{r0, r1, r4, lr}
400117ba:	2000      	movs	r0, #0
400117bc:	f7fc ff4e 	bl	4000e65c <ddr3TipGetTopologyMap>
400117c0:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
400117c4:	f010 0004 	ands.w	r0, r0, #4
400117c8:	d110      	bne.n	400117ec <ddr3SiliconPostInit+0x34>
400117ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
400117ce:	4601      	mov	r1, r0
400117d0:	9301      	str	r3, [sp, #4]
400117d2:	4602      	mov	r2, r0
400117d4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
400117d8:	9000      	str	r0, [sp, #0]
400117da:	f7f6 f8c5 	bl	40007968 <mvHwsDdr3TipIFWrite>
400117de:	4c04      	ldr	r4, [pc, #16]	; (400117f0 <ddr3SiliconPostInit+0x38>)
400117e0:	6020      	str	r0, [r4, #0]
400117e2:	b120      	cbz	r0, 400117ee <ddr3SiliconPostInit+0x36>
400117e4:	f7fd fd3e 	bl	4000f264 <gtBreakOnFail>
400117e8:	6820      	ldr	r0, [r4, #0]
400117ea:	e000      	b.n	400117ee <ddr3SiliconPostInit+0x36>
400117ec:	2000      	movs	r0, #0
400117ee:	bd1c      	pop	{r2, r3, r4, pc}
400117f0:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.suspendWakeup:

400117f4 <suspendWakeup>:
suspendWakeup():
400117f4:	2000      	movs	r0, #0
400117f6:	4770      	bx	lr

Disassembly of section .text.twsiMainIntGet:

400117f8 <twsiMainIntGet>:
twsiMainIntGet():
400117f8:	4b05      	ldr	r3, [pc, #20]	; (40011810 <twsiMainIntGet+0x18>)
400117fa:	2201      	movs	r2, #1
400117fc:	3002      	adds	r0, #2
400117fe:	fa02 f000 	lsl.w	r0, r2, r0
40011802:	681b      	ldr	r3, [r3, #0]
40011804:	4218      	tst	r0, r3
40011806:	bf0c      	ite	eq
40011808:	2000      	moveq	r0, #0
4001180a:	2001      	movne	r0, #1
4001180c:	4770      	bx	lr
4001180e:	bf00      	nop
40011810:	d0021884 	andle	r1, r2, r4, lsl #17

Disassembly of section .text.twsiStsGet:

40011814 <twsiStsGet>:
twsiStsGet():
40011814:	f500 7388 	add.w	r3, r0, #272	; 0x110
40011818:	021b      	lsls	r3, r3, #8
4001181a:	330c      	adds	r3, #12
4001181c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011820:	6818      	ldr	r0, [r3, #0]
40011822:	4770      	bx	lr

Disassembly of section .text.mvTwsiDelay:

40011824 <mvTwsiDelay>:
mvTwsiDelay():
40011824:	b510      	push	{r4, lr}
40011826:	4604      	mov	r4, r0
40011828:	f000 fdd2 	bl	400123d0 <mvBoardTclkGet>
4001182c:	4b0d      	ldr	r3, [pc, #52]	; (40011864 <mvTwsiDelay+0x40>)
4001182e:	4298      	cmp	r0, r3
40011830:	d005      	beq.n	4001183e <mvTwsiDelay+0x1a>
40011832:	4b0d      	ldr	r3, [pc, #52]	; (40011868 <mvTwsiDelay+0x44>)
40011834:	4298      	cmp	r0, r3
40011836:	bf14      	ite	ne
40011838:	20fa      	movne	r0, #250	; 0xfa
4001183a:	20a0      	moveq	r0, #160	; 0xa0
4001183c:	e000      	b.n	40011840 <mvTwsiDelay+0x1c>
4001183e:	20c8      	movs	r0, #200	; 0xc8
40011840:	4b0a      	ldr	r3, [pc, #40]	; (4001186c <mvTwsiDelay+0x48>)
40011842:	2200      	movs	r2, #0
40011844:	601a      	str	r2, [r3, #0]
40011846:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
4001184a:	4354      	muls	r4, r2
4001184c:	4a08      	ldr	r2, [pc, #32]	; (40011870 <mvTwsiDelay+0x4c>)
4001184e:	4360      	muls	r0, r4
40011850:	6010      	str	r0, [r2, #0]
40011852:	6819      	ldr	r1, [r3, #0]
40011854:	f041 0101 	orr.w	r1, r1, #1
40011858:	6019      	str	r1, [r3, #0]
4001185a:	6813      	ldr	r3, [r2, #0]
4001185c:	2b00      	cmp	r3, #0
4001185e:	d1fc      	bne.n	4001185a <mvTwsiDelay+0x36>
40011860:	bd10      	pop	{r4, pc}
40011862:	bf00      	nop
40011864:	0bebc200 	bleq	3fb0206c <MV_CPU_LE+0x3fb0206b>
40011868:	09ef21ab 	stmibeq	pc!, {r0, r1, r3, r5, r7, r8, sp}^	; <UNPREDICTABLE>
4001186c:	d0020300 	andle	r0, r2, r0, lsl #6
40011870:	d0020314 	andle	r0, r2, r4, lsl r3

Disassembly of section .text.twsiIntFlgClr:

40011874 <twsiIntFlgClr>:
twsiIntFlgClr():
40011874:	b510      	push	{r4, lr}
40011876:	4604      	mov	r4, r0
40011878:	2001      	movs	r0, #1
4001187a:	f504 7488 	add.w	r4, r4, #272	; 0x110
4001187e:	f7ff ffd1 	bl	40011824 <mvTwsiDelay>
40011882:	2001      	movs	r0, #1
40011884:	0224      	lsls	r4, r4, #8
40011886:	3408      	adds	r4, #8
40011888:	f044 4450 	orr.w	r4, r4, #3489660928	; 0xd0000000
4001188c:	6823      	ldr	r3, [r4, #0]
4001188e:	f023 0308 	bic.w	r3, r3, #8
40011892:	6023      	str	r3, [r4, #0]
40011894:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
40011898:	f7ff bfc4 	b.w	40011824 <mvTwsiDelay>

Disassembly of section .text.twsiDataTransmit:

4001189c <twsiDataTransmit>:
twsiDataTransmit():
4001189c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
400118a0:	1e0f      	subs	r7, r1, #0
400118a2:	4604      	mov	r4, r0
400118a4:	4615      	mov	r5, r2
400118a6:	d040      	beq.n	4001192a <twsiDataTransmit+0x8e>
400118a8:	2600      	movs	r6, #0
400118aa:	f240 5801 	movw	r8, #1281	; 0x501
400118ae:	4620      	mov	r0, r4
400118b0:	f7ff ffa2 	bl	400117f8 <twsiMainIntGet>
400118b4:	b120      	cbz	r0, 400118c0 <twsiDataTransmit+0x24>
400118b6:	f240 48ff 	movw	r8, #1279	; 0x4ff
400118ba:	4546      	cmp	r6, r8
400118bc:	d904      	bls.n	400118c8 <twsiDataTransmit+0x2c>
400118be:	e037      	b.n	40011930 <twsiDataTransmit+0x94>
400118c0:	3601      	adds	r6, #1
400118c2:	4546      	cmp	r6, r8
400118c4:	d1f3      	bne.n	400118ae <twsiDataTransmit+0x12>
400118c6:	e027      	b.n	40011918 <twsiDataTransmit+0x7c>
400118c8:	f504 7a88 	add.w	sl, r4, #272	; 0x110
400118cc:	f240 5901 	movw	r9, #1281	; 0x501
400118d0:	ea4f 2a0a 	mov.w	sl, sl, lsl #8
400118d4:	f10a 0a04 	add.w	sl, sl, #4
400118d8:	f04a 4a50 	orr.w	sl, sl, #3489660928	; 0xd0000000
400118dc:	e017      	b.n	4001190e <twsiDataTransmit+0x72>
400118de:	f817 3b01 	ldrb.w	r3, [r7], #1
400118e2:	4620      	mov	r0, r4
400118e4:	3d01      	subs	r5, #1
400118e6:	2600      	movs	r6, #0
400118e8:	f8ca 3000 	str.w	r3, [sl]
400118ec:	f7ff ffc2 	bl	40011874 <twsiIntFlgClr>
400118f0:	4620      	mov	r0, r4
400118f2:	f7ff ff81 	bl	400117f8 <twsiMainIntGet>
400118f6:	b110      	cbz	r0, 400118fe <twsiDataTransmit+0x62>
400118f8:	4546      	cmp	r6, r8
400118fa:	d91c      	bls.n	40011936 <twsiDataTransmit+0x9a>
400118fc:	e00c      	b.n	40011918 <twsiDataTransmit+0x7c>
400118fe:	3601      	adds	r6, #1
40011900:	454e      	cmp	r6, r9
40011902:	d1f5      	bne.n	400118f0 <twsiDataTransmit+0x54>
40011904:	e008      	b.n	40011918 <twsiDataTransmit+0x7c>
40011906:	2878      	cmp	r0, #120	; 0x78
40011908:	d00c      	beq.n	40011924 <twsiDataTransmit+0x88>
4001190a:	2828      	cmp	r0, #40	; 0x28
4001190c:	d107      	bne.n	4001191e <twsiDataTransmit+0x82>
4001190e:	2d00      	cmp	r5, #0
40011910:	d1e5      	bne.n	400118de <twsiDataTransmit+0x42>
40011912:	4628      	mov	r0, r5
40011914:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
40011918:	200e      	movs	r0, #14
4001191a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
4001191e:	2001      	movs	r0, #1
40011920:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
40011924:	2026      	movs	r0, #38	; 0x26
40011926:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
4001192a:	2004      	movs	r0, #4
4001192c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
40011930:	200e      	movs	r0, #14
40011932:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
40011936:	4620      	mov	r0, r4
40011938:	f7ff ff6c 	bl	40011814 <twsiStsGet>
4001193c:	2838      	cmp	r0, #56	; 0x38
4001193e:	d1e2      	bne.n	40011906 <twsiDataTransmit+0x6a>
40011940:	e7f0      	b.n	40011924 <twsiDataTransmit+0x88>

Disassembly of section .text.mvTwsiStartBitSet:

40011942 <mvTwsiStartBitSet>:
mvTwsiStartBitSet():
40011942:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
40011944:	4604      	mov	r4, r0
40011946:	f7ff ff57 	bl	400117f8 <twsiMainIntGet>
4001194a:	f504 7688 	add.w	r6, r4, #272	; 0x110
4001194e:	0236      	lsls	r6, r6, #8
40011950:	3608      	adds	r6, #8
40011952:	f046 4650 	orr.w	r6, r6, #3489660928	; 0xd0000000
40011956:	6833      	ldr	r3, [r6, #0]
40011958:	f043 0320 	orr.w	r3, r3, #32
4001195c:	6033      	str	r3, [r6, #0]
4001195e:	b110      	cbz	r0, 40011966 <mvTwsiStartBitSet+0x24>
40011960:	4620      	mov	r0, r4
40011962:	f7ff ff87 	bl	40011874 <twsiIntFlgClr>
40011966:	2500      	movs	r5, #0
40011968:	f240 5701 	movw	r7, #1281	; 0x501
4001196c:	4620      	mov	r0, r4
4001196e:	f7ff ff43 	bl	400117f8 <twsiMainIntGet>
40011972:	b118      	cbz	r0, 4001197c <mvTwsiStartBitSet+0x3a>
40011974:	f5b5 6fa0 	cmp.w	r5, #1280	; 0x500
40011978:	d31a      	bcc.n	400119b0 <mvTwsiStartBitSet+0x6e>
4001197a:	e017      	b.n	400119ac <mvTwsiStartBitSet+0x6a>
4001197c:	3501      	adds	r5, #1
4001197e:	42bd      	cmp	r5, r7
40011980:	d1f4      	bne.n	4001196c <mvTwsiStartBitSet+0x2a>
40011982:	200e      	movs	r0, #14
40011984:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40011986:	4620      	mov	r0, r4
40011988:	f7ff ff44 	bl	40011814 <twsiStsGet>
4001198c:	2838      	cmp	r0, #56	; 0x38
4001198e:	d007      	beq.n	400119a0 <mvTwsiStartBitSet+0x5e>
40011990:	2878      	cmp	r0, #120	; 0x78
40011992:	d005      	beq.n	400119a0 <mvTwsiStartBitSet+0x5e>
40011994:	2808      	cmp	r0, #8
40011996:	d005      	beq.n	400119a4 <mvTwsiStartBitSet+0x62>
40011998:	3810      	subs	r0, #16
4001199a:	bf18      	it	ne
4001199c:	2001      	movne	r0, #1
4001199e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
400119a0:	2026      	movs	r0, #38	; 0x26
400119a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
400119a4:	4628      	mov	r0, r5
400119a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
400119a8:	2001      	movs	r0, #1
400119aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
400119ac:	200e      	movs	r0, #14
400119ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
400119b0:	6835      	ldr	r5, [r6, #0]
400119b2:	f015 0520 	ands.w	r5, r5, #32
400119b6:	d1f7      	bne.n	400119a8 <mvTwsiStartBitSet+0x66>
400119b8:	e7e5      	b.n	40011986 <mvTwsiStartBitSet+0x44>

Disassembly of section .text.mvTwsiStopBitSet:

400119ba <mvTwsiStopBitSet>:
mvTwsiStopBitSet():
400119ba:	b538      	push	{r3, r4, r5, lr}
400119bc:	f500 7488 	add.w	r4, r0, #272	; 0x110
400119c0:	4605      	mov	r5, r0
400119c2:	0224      	lsls	r4, r4, #8
400119c4:	3408      	adds	r4, #8
400119c6:	f044 4450 	orr.w	r4, r4, #3489660928	; 0xd0000000
400119ca:	6823      	ldr	r3, [r4, #0]
400119cc:	f043 0310 	orr.w	r3, r3, #16
400119d0:	6023      	str	r3, [r4, #0]
400119d2:	f7ff ff4f 	bl	40011874 <twsiIntFlgClr>
400119d6:	2300      	movs	r3, #0
400119d8:	f240 5201 	movw	r2, #1281	; 0x501
400119dc:	6821      	ldr	r1, [r4, #0]
400119de:	06c9      	lsls	r1, r1, #27
400119e0:	d403      	bmi.n	400119ea <mvTwsiStopBitSet+0x30>
400119e2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
400119e6:	d316      	bcc.n	40011a16 <mvTwsiStopBitSet+0x5c>
400119e8:	e013      	b.n	40011a12 <mvTwsiStopBitSet+0x58>
400119ea:	3301      	adds	r3, #1
400119ec:	4293      	cmp	r3, r2
400119ee:	d1f5      	bne.n	400119dc <mvTwsiStopBitSet+0x22>
400119f0:	200e      	movs	r0, #14
400119f2:	bd38      	pop	{r3, r4, r5, pc}
400119f4:	4628      	mov	r0, r5
400119f6:	f7ff ff0d 	bl	40011814 <twsiStsGet>
400119fa:	2838      	cmp	r0, #56	; 0x38
400119fc:	d005      	beq.n	40011a0a <mvTwsiStopBitSet+0x50>
400119fe:	2878      	cmp	r0, #120	; 0x78
40011a00:	d003      	beq.n	40011a0a <mvTwsiStopBitSet+0x50>
40011a02:	38f8      	subs	r0, #248	; 0xf8
40011a04:	bf18      	it	ne
40011a06:	2001      	movne	r0, #1
40011a08:	bd38      	pop	{r3, r4, r5, pc}
40011a0a:	2026      	movs	r0, #38	; 0x26
40011a0c:	bd38      	pop	{r3, r4, r5, pc}
40011a0e:	2001      	movs	r0, #1
40011a10:	bd38      	pop	{r3, r4, r5, pc}
40011a12:	200e      	movs	r0, #14
40011a14:	bd38      	pop	{r3, r4, r5, pc}
40011a16:	6823      	ldr	r3, [r4, #0]
40011a18:	06db      	lsls	r3, r3, #27
40011a1a:	d4f8      	bmi.n	40011a0e <mvTwsiStopBitSet+0x54>
40011a1c:	e7ea      	b.n	400119f4 <mvTwsiStopBitSet+0x3a>

Disassembly of section .text.mvTwsiInit:

40011a1e <mvTwsiInit>:
mvTwsiInit():
40011a1e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40011a22:	2400      	movs	r4, #0
40011a24:	b087      	sub	sp, #28
40011a26:	461d      	mov	r5, r3
40011a28:	46a0      	mov	r8, r4
40011a2a:	f04f 39ff 	mov.w	r9, #4294967295
40011a2e:	9205      	str	r2, [sp, #20]
40011a30:	468a      	mov	sl, r1
40011a32:	9004      	str	r0, [sp, #16]
40011a34:	2202      	movs	r2, #2
40011a36:	9403      	str	r4, [sp, #12]
40011a38:	9402      	str	r4, [sp, #8]
40011a3a:	e01d      	b.n	40011a78 <mvTwsiInit+0x5a>
40011a3c:	461e      	mov	r6, r3
40011a3e:	9805      	ldr	r0, [sp, #20]
40011a40:	4639      	mov	r1, r7
40011a42:	1c73      	adds	r3, r6, #1
40011a44:	e88d 000c 	stmia.w	sp, {r2, r3}
40011a48:	f7f2 eb30 	blx	400040ac <__aeabi_uidiv>
40011a4c:	e89d 000c 	ldmia.w	sp, {r2, r3}
40011a50:	4550      	cmp	r0, sl
40011a52:	d80a      	bhi.n	40011a6a <mvTwsiInit+0x4c>
40011a54:	ebc0 010a 	rsb	r1, r0, sl
40011a58:	2900      	cmp	r1, #0
40011a5a:	bfb8      	it	lt
40011a5c:	4249      	neglt	r1, r1
40011a5e:	4549      	cmp	r1, r9
40011a60:	d203      	bcs.n	40011a6a <mvTwsiInit+0x4c>
40011a62:	46b0      	mov	r8, r6
40011a64:	4689      	mov	r9, r1
40011a66:	9403      	str	r4, [sp, #12]
40011a68:	9002      	str	r0, [sp, #8]
40011a6a:	2b10      	cmp	r3, #16
40011a6c:	442f      	add	r7, r5
40011a6e:	d1e5      	bne.n	40011a3c <mvTwsiInit+0x1e>
40011a70:	3401      	adds	r4, #1
40011a72:	465d      	mov	r5, fp
40011a74:	2c08      	cmp	r4, #8
40011a76:	d008      	beq.n	40011a8a <mvTwsiInit+0x6c>
40011a78:	fa02 f304 	lsl.w	r3, r2, r4
40011a7c:	210a      	movs	r1, #10
40011a7e:	46ab      	mov	fp, r5
40011a80:	434b      	muls	r3, r1
40011a82:	2600      	movs	r6, #0
40011a84:	461f      	mov	r7, r3
40011a86:	461d      	mov	r5, r3
40011a88:	e7d9      	b.n	40011a3e <mvTwsiInit+0x20>
40011a8a:	9a04      	ldr	r2, [sp, #16]
40011a8c:	2600      	movs	r6, #0
40011a8e:	2002      	movs	r0, #2
40011a90:	f502 7488 	add.w	r4, r2, #272	; 0x110
40011a94:	0224      	lsls	r4, r4, #8
40011a96:	f104 031c 	add.w	r3, r4, #28
40011a9a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011a9e:	601e      	str	r6, [r3, #0]
40011aa0:	f7ff fec0 	bl	40011824 <mvTwsiDelay>
40011aa4:	9b03      	ldr	r3, [sp, #12]
40011aa6:	ea43 02c8 	orr.w	r2, r3, r8, lsl #3
40011aaa:	f104 030c 	add.w	r3, r4, #12
40011aae:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011ab2:	601a      	str	r2, [r3, #0]
40011ab4:	f104 0308 	add.w	r3, r4, #8
40011ab8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011abc:	2244      	movs	r2, #68	; 0x44
40011abe:	601a      	str	r2, [r3, #0]
40011ac0:	792a      	ldrb	r2, [r5, #4]
40011ac2:	2a01      	cmp	r2, #1
40011ac4:	d10f      	bne.n	40011ae6 <mvTwsiInit+0xc8>
40011ac6:	6829      	ldr	r1, [r5, #0]
40011ac8:	9810      	ldr	r0, [sp, #64]	; 0x40
40011aca:	f401 7140 	and.w	r1, r1, #768	; 0x300
40011ace:	09c9      	lsrs	r1, r1, #7
40011ad0:	f041 02f0 	orr.w	r2, r1, #240	; 0xf0
40011ad4:	b108      	cbz	r0, 40011ada <mvTwsiInit+0xbc>
40011ad6:	f041 02f1 	orr.w	r2, r1, #241	; 0xf1
40011ada:	f044 4150 	orr.w	r1, r4, #3489660928	; 0xd0000000
40011ade:	3410      	adds	r4, #16
40011ae0:	600a      	str	r2, [r1, #0]
40011ae2:	782a      	ldrb	r2, [r5, #0]
40011ae4:	e008      	b.n	40011af8 <mvTwsiInit+0xda>
40011ae6:	f104 0210 	add.w	r2, r4, #16
40011aea:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
40011aee:	6016      	str	r6, [r2, #0]
40011af0:	682a      	ldr	r2, [r5, #0]
40011af2:	0052      	lsls	r2, r2, #1
40011af4:	f402 72ff 	and.w	r2, r2, #510	; 0x1fe
40011af8:	f044 4450 	orr.w	r4, r4, #3489660928	; 0xd0000000
40011afc:	9904      	ldr	r1, [sp, #16]
40011afe:	2001      	movs	r0, #1
40011b00:	6022      	str	r2, [r4, #0]
40011b02:	681a      	ldr	r2, [r3, #0]
40011b04:	f042 0280 	orr.w	r2, r2, #128	; 0x80
40011b08:	601a      	str	r2, [r3, #0]
40011b0a:	f501 4302 	add.w	r3, r1, #33280	; 0x8200
40011b0e:	33df      	adds	r3, #223	; 0xdf
40011b10:	009b      	lsls	r3, r3, #2
40011b12:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011b16:	681a      	ldr	r2, [r3, #0]
40011b18:	f042 0201 	orr.w	r2, r2, #1
40011b1c:	601a      	str	r2, [r3, #0]
40011b1e:	f7ff fe81 	bl	40011824 <mvTwsiDelay>
40011b22:	9802      	ldr	r0, [sp, #8]
40011b24:	b007      	add	sp, #28
40011b26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

Disassembly of section .text.mvTwsiAddrSet:

40011b2a <mvTwsiAddrSet>:
mvTwsiAddrSet():
40011b2a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
40011b2e:	4604      	mov	r4, r0
40011b30:	790b      	ldrb	r3, [r1, #4]
40011b32:	4615      	mov	r5, r2
40011b34:	680f      	ldr	r7, [r1, #0]
40011b36:	2b01      	cmp	r3, #1
40011b38:	d14e      	bne.n	40011bd8 <mvTwsiAddrSet+0xae>
40011b3a:	f500 7888 	add.w	r8, r0, #272	; 0x110
40011b3e:	f407 7240 	and.w	r2, r7, #768	; 0x300
40011b42:	4618      	mov	r0, r3
40011b44:	2600      	movs	r6, #0
40011b46:	ea4f 2808 	mov.w	r8, r8, lsl #8
40011b4a:	ea45 12d2 	orr.w	r2, r5, r2, lsr #7
40011b4e:	f108 0804 	add.w	r8, r8, #4
40011b52:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
40011b56:	f048 4850 	orr.w	r8, r8, #3489660928	; 0xd0000000
40011b5a:	f240 5901 	movw	r9, #1281	; 0x501
40011b5e:	f8c8 2000 	str.w	r2, [r8]
40011b62:	f7ff fe5f 	bl	40011824 <mvTwsiDelay>
40011b66:	4620      	mov	r0, r4
40011b68:	f7ff fe84 	bl	40011874 <twsiIntFlgClr>
40011b6c:	4620      	mov	r0, r4
40011b6e:	f7ff fe43 	bl	400117f8 <twsiMainIntGet>
40011b72:	b118      	cbz	r0, 40011b7c <mvTwsiAddrSet+0x52>
40011b74:	f5b6 6fa0 	cmp.w	r6, #1280	; 0x500
40011b78:	d35f      	bcc.n	40011c3a <mvTwsiAddrSet+0x110>
40011b7a:	e056      	b.n	40011c2a <mvTwsiAddrSet+0x100>
40011b7c:	3601      	adds	r6, #1
40011b7e:	454e      	cmp	r6, r9
40011b80:	d1f4      	bne.n	40011b6c <mvTwsiAddrSet+0x42>
40011b82:	e052      	b.n	40011c2a <mvTwsiAddrSet+0x100>
40011b84:	2878      	cmp	r0, #120	; 0x78
40011b86:	d054      	beq.n	40011c32 <mvTwsiAddrSet+0x108>
40011b88:	2840      	cmp	r0, #64	; 0x40
40011b8a:	d003      	beq.n	40011b94 <mvTwsiAddrSet+0x6a>
40011b8c:	2d01      	cmp	r5, #1
40011b8e:	d051      	beq.n	40011c34 <mvTwsiAddrSet+0x10a>
40011b90:	2818      	cmp	r0, #24
40011b92:	d000      	beq.n	40011b96 <mvTwsiAddrSet+0x6c>
40011b94:	b1f5      	cbz	r5, 40011bd4 <mvTwsiAddrSet+0xaa>
40011b96:	007f      	lsls	r7, r7, #1
40011b98:	4620      	mov	r0, r4
40011b9a:	f407 77ff 	and.w	r7, r7, #510	; 0x1fe
40011b9e:	f8c8 7000 	str.w	r7, [r8]
40011ba2:	f7ff fe67 	bl	40011874 <twsiIntFlgClr>
40011ba6:	2600      	movs	r6, #0
40011ba8:	f240 5701 	movw	r7, #1281	; 0x501
40011bac:	4620      	mov	r0, r4
40011bae:	f7ff fe23 	bl	400117f8 <twsiMainIntGet>
40011bb2:	b118      	cbz	r0, 40011bbc <mvTwsiAddrSet+0x92>
40011bb4:	f5b6 6fa0 	cmp.w	r6, #1280	; 0x500
40011bb8:	d345      	bcc.n	40011c46 <mvTwsiAddrSet+0x11c>
40011bba:	e036      	b.n	40011c2a <mvTwsiAddrSet+0x100>
40011bbc:	3601      	adds	r6, #1
40011bbe:	42be      	cmp	r6, r7
40011bc0:	d1f4      	bne.n	40011bac <mvTwsiAddrSet+0x82>
40011bc2:	e032      	b.n	40011c2a <mvTwsiAddrSet+0x100>
40011bc4:	2878      	cmp	r0, #120	; 0x78
40011bc6:	d034      	beq.n	40011c32 <mvTwsiAddrSet+0x108>
40011bc8:	28e0      	cmp	r0, #224	; 0xe0
40011bca:	d029      	beq.n	40011c20 <mvTwsiAddrSet+0xf6>
40011bcc:	2d01      	cmp	r5, #1
40011bce:	d031      	beq.n	40011c34 <mvTwsiAddrSet+0x10a>
40011bd0:	28d0      	cmp	r0, #208	; 0xd0
40011bd2:	e024      	b.n	40011c1e <mvTwsiAddrSet+0xf4>
40011bd4:	2501      	movs	r5, #1
40011bd6:	e02d      	b.n	40011c34 <mvTwsiAddrSet+0x10a>
40011bd8:	f500 7388 	add.w	r3, r0, #272	; 0x110
40011bdc:	007f      	lsls	r7, r7, #1
40011bde:	f407 77ff 	and.w	r7, r7, #510	; 0x1fe
40011be2:	2600      	movs	r6, #0
40011be4:	021b      	lsls	r3, r3, #8
40011be6:	4317      	orrs	r7, r2
40011be8:	3304      	adds	r3, #4
40011bea:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011bee:	601f      	str	r7, [r3, #0]
40011bf0:	f240 5701 	movw	r7, #1281	; 0x501
40011bf4:	f7ff fe3e 	bl	40011874 <twsiIntFlgClr>
40011bf8:	4620      	mov	r0, r4
40011bfa:	f7ff fdfd 	bl	400117f8 <twsiMainIntGet>
40011bfe:	b118      	cbz	r0, 40011c08 <mvTwsiAddrSet+0xde>
40011c00:	f5b6 6fa0 	cmp.w	r6, #1280	; 0x500
40011c04:	d325      	bcc.n	40011c52 <mvTwsiAddrSet+0x128>
40011c06:	e010      	b.n	40011c2a <mvTwsiAddrSet+0x100>
40011c08:	3601      	adds	r6, #1
40011c0a:	42be      	cmp	r6, r7
40011c0c:	d1f4      	bne.n	40011bf8 <mvTwsiAddrSet+0xce>
40011c0e:	e00c      	b.n	40011c2a <mvTwsiAddrSet+0x100>
40011c10:	2878      	cmp	r0, #120	; 0x78
40011c12:	d00e      	beq.n	40011c32 <mvTwsiAddrSet+0x108>
40011c14:	2840      	cmp	r0, #64	; 0x40
40011c16:	d003      	beq.n	40011c20 <mvTwsiAddrSet+0xf6>
40011c18:	2d01      	cmp	r5, #1
40011c1a:	d00b      	beq.n	40011c34 <mvTwsiAddrSet+0x10a>
40011c1c:	2818      	cmp	r0, #24
40011c1e:	d006      	beq.n	40011c2e <mvTwsiAddrSet+0x104>
40011c20:	f1d5 0501 	rsbs	r5, r5, #1
40011c24:	bf38      	it	cc
40011c26:	2500      	movcc	r5, #0
40011c28:	e004      	b.n	40011c34 <mvTwsiAddrSet+0x10a>
40011c2a:	250e      	movs	r5, #14
40011c2c:	e002      	b.n	40011c34 <mvTwsiAddrSet+0x10a>
40011c2e:	2500      	movs	r5, #0
40011c30:	e000      	b.n	40011c34 <mvTwsiAddrSet+0x10a>
40011c32:	2526      	movs	r5, #38	; 0x26
40011c34:	4628      	mov	r0, r5
40011c36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
40011c3a:	4620      	mov	r0, r4
40011c3c:	f7ff fdea 	bl	40011814 <twsiStsGet>
40011c40:	2838      	cmp	r0, #56	; 0x38
40011c42:	d19f      	bne.n	40011b84 <mvTwsiAddrSet+0x5a>
40011c44:	e7f5      	b.n	40011c32 <mvTwsiAddrSet+0x108>
40011c46:	4620      	mov	r0, r4
40011c48:	f7ff fde4 	bl	40011814 <twsiStsGet>
40011c4c:	2838      	cmp	r0, #56	; 0x38
40011c4e:	d1b9      	bne.n	40011bc4 <mvTwsiAddrSet+0x9a>
40011c50:	e7ef      	b.n	40011c32 <mvTwsiAddrSet+0x108>
40011c52:	4620      	mov	r0, r4
40011c54:	f7ff fdde 	bl	40011814 <twsiStsGet>
40011c58:	2838      	cmp	r0, #56	; 0x38
40011c5a:	d1d9      	bne.n	40011c10 <mvTwsiAddrSet+0xe6>
40011c5c:	e7e9      	b.n	40011c32 <mvTwsiAddrSet+0x108>

Disassembly of section .text.mvTwsiWrite:

40011c5e <mvTwsiWrite>:
mvTwsiWrite():
40011c5e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
40011c62:	1e17      	subs	r7, r2, #0
40011c64:	4604      	mov	r4, r0
40011c66:	460d      	mov	r5, r1
40011c68:	4698      	mov	r8, r3
40011c6a:	d053      	beq.n	40011d14 <mvTwsiWrite+0xb6>
40011c6c:	2900      	cmp	r1, #0
40011c6e:	d051      	beq.n	40011d14 <mvTwsiWrite+0xb6>
40011c70:	2600      	movs	r6, #0
40011c72:	e002      	b.n	40011c7a <mvTwsiWrite+0x1c>
40011c74:	2001      	movs	r0, #1
40011c76:	f7ff fdd5 	bl	40011824 <mvTwsiDelay>
40011c7a:	4620      	mov	r0, r4
40011c7c:	f7ff fe61 	bl	40011942 <mvTwsiStartBitSet>
40011c80:	2826      	cmp	r0, #38	; 0x26
40011c82:	4681      	mov	r9, r0
40011c84:	d040      	beq.n	40011d08 <mvTwsiWrite+0xaa>
40011c86:	bb60      	cbnz	r0, 40011ce2 <mvTwsiWrite+0x84>
40011c88:	2001      	movs	r0, #1
40011c8a:	f7ff fdcb 	bl	40011824 <mvTwsiDelay>
40011c8e:	4620      	mov	r0, r4
40011c90:	4629      	mov	r1, r5
40011c92:	464a      	mov	r2, r9
40011c94:	f7ff ff49 	bl	40011b2a <mvTwsiAddrSet>
40011c98:	2826      	cmp	r0, #38	; 0x26
40011c9a:	d035      	beq.n	40011d08 <mvTwsiWrite+0xaa>
40011c9c:	bb08      	cbnz	r0, 40011ce2 <mvTwsiWrite+0x84>
40011c9e:	68aa      	ldr	r2, [r5, #8]
40011ca0:	2a01      	cmp	r2, #1
40011ca2:	d113      	bne.n	40011ccc <mvTwsiWrite+0x6e>
40011ca4:	6929      	ldr	r1, [r5, #16]
40011ca6:	68eb      	ldr	r3, [r5, #12]
40011ca8:	2901      	cmp	r1, #1
40011caa:	d106      	bne.n	40011cba <mvTwsiWrite+0x5c>
40011cac:	0a1a      	lsrs	r2, r3, #8
40011cae:	f88d 3005 	strb.w	r3, [sp, #5]
40011cb2:	f88d 2004 	strb.w	r2, [sp, #4]
40011cb6:	2202      	movs	r2, #2
40011cb8:	e001      	b.n	40011cbe <mvTwsiWrite+0x60>
40011cba:	f88d 3004 	strb.w	r3, [sp, #4]
40011cbe:	4620      	mov	r0, r4
40011cc0:	a901      	add	r1, sp, #4
40011cc2:	f7ff fdeb 	bl	4001189c <twsiDataTransmit>
40011cc6:	2826      	cmp	r0, #38	; 0x26
40011cc8:	d01e      	beq.n	40011d08 <mvTwsiWrite+0xaa>
40011cca:	b950      	cbnz	r0, 40011ce2 <mvTwsiWrite+0x84>
40011ccc:	2001      	movs	r0, #1
40011cce:	f7ff fda9 	bl	40011824 <mvTwsiDelay>
40011cd2:	4620      	mov	r0, r4
40011cd4:	4639      	mov	r1, r7
40011cd6:	4642      	mov	r2, r8
40011cd8:	f7ff fde0 	bl	4001189c <twsiDataTransmit>
40011cdc:	2826      	cmp	r0, #38	; 0x26
40011cde:	d013      	beq.n	40011d08 <mvTwsiWrite+0xaa>
40011ce0:	b120      	cbz	r0, 40011cec <mvTwsiWrite+0x8e>
40011ce2:	4620      	mov	r0, r4
40011ce4:	f7ff fe69 	bl	400119ba <mvTwsiStopBitSet>
40011ce8:	2001      	movs	r0, #1
40011cea:	e014      	b.n	40011d16 <mvTwsiWrite+0xb8>
40011cec:	4620      	mov	r0, r4
40011cee:	f7ff fe64 	bl	400119ba <mvTwsiStopBitSet>
40011cf2:	2826      	cmp	r0, #38	; 0x26
40011cf4:	4681      	mov	r9, r0
40011cf6:	d007      	beq.n	40011d08 <mvTwsiWrite+0xaa>
40011cf8:	2001      	movs	r0, #1
40011cfa:	f1b9 0f00 	cmp.w	r9, #0
40011cfe:	d10a      	bne.n	40011d16 <mvTwsiWrite+0xb8>
40011d00:	f7ff fd90 	bl	40011824 <mvTwsiDelay>
40011d04:	4648      	mov	r0, r9
40011d06:	e006      	b.n	40011d16 <mvTwsiWrite+0xb8>
40011d08:	3601      	adds	r6, #1
40011d0a:	f5b6 7f7a 	cmp.w	r6, #1000	; 0x3e8
40011d0e:	d1b1      	bne.n	40011c74 <mvTwsiWrite+0x16>
40011d10:	2000      	movs	r0, #0
40011d12:	e000      	b.n	40011d16 <mvTwsiWrite+0xb8>
40011d14:	2004      	movs	r0, #4
40011d16:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}

Disassembly of section .text.__udelay:

40011d1c <__udelay>:
__udelay():
40011d1c:	b570      	push	{r4, r5, r6, lr}
40011d1e:	2319      	movs	r3, #25
40011d20:	4343      	muls	r3, r0
40011d22:	4a0c      	ldr	r2, [pc, #48]	; (40011d54 <__udelay+0x38>)
40011d24:	4e0c      	ldr	r6, [pc, #48]	; (40011d58 <__udelay+0x3c>)
40011d26:	4d0d      	ldr	r5, [pc, #52]	; (40011d5c <__udelay+0x40>)
40011d28:	6013      	str	r3, [r2, #0]
40011d2a:	6033      	str	r3, [r6, #0]
40011d2c:	682c      	ldr	r4, [r5, #0]
40011d2e:	f024 0402 	bic.w	r4, r4, #2
40011d32:	f044 0401 	orr.w	r4, r4, #1
40011d36:	f000 fb79 	bl	4001242c <mvSysEnvTimerIsRefClk25Mhz>
40011d3a:	b108      	cbz	r0, 40011d40 <__udelay+0x24>
40011d3c:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
40011d40:	602c      	str	r4, [r5, #0]
40011d42:	6833      	ldr	r3, [r6, #0]
40011d44:	2b00      	cmp	r3, #0
40011d46:	d1fc      	bne.n	40011d42 <__udelay+0x26>
40011d48:	4b04      	ldr	r3, [pc, #16]	; (40011d5c <__udelay+0x40>)
40011d4a:	f024 0401 	bic.w	r4, r4, #1
40011d4e:	601c      	str	r4, [r3, #0]
40011d50:	bd70      	pop	{r4, r5, r6, pc}
40011d52:	bf00      	nop
40011d54:	d0020310 	andle	r0, r2, r0, lsl r3
40011d58:	d0020314 	andle	r0, r2, r4, lsl r3
40011d5c:	d0020300 	andle	r0, r2, r0, lsl #6

Disassembly of section .text.memset:

40011d60 <memset>:
memset():
40011d60:	4603      	mov	r3, r0
40011d62:	e001      	b.n	40011d68 <memset+0x8>
40011d64:	f803 1b01 	strb.w	r1, [r3], #1
40011d68:	f112 32ff 	adds.w	r2, r2, #4294967295
40011d6c:	d2fa      	bcs.n	40011d64 <memset+0x4>
40011d6e:	4770      	bx	lr

Disassembly of section .text.uli2a:

40011d70 <uli2a>:
uli2a():
40011d70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
40011d74:	4604      	mov	r4, r0
40011d76:	460d      	mov	r5, r1
40011d78:	4616      	mov	r6, r2
40011d7a:	4698      	mov	r8, r3
40011d7c:	2701      	movs	r7, #1
40011d7e:	e000      	b.n	40011d82 <uli2a+0x12>
40011d80:	436f      	muls	r7, r5
40011d82:	4620      	mov	r0, r4
40011d84:	4639      	mov	r1, r7
40011d86:	f7f2 e992 	blx	400040ac <__aeabi_uidiv>
40011d8a:	42a8      	cmp	r0, r5
40011d8c:	d2f8      	bcs.n	40011d80 <uli2a+0x10>
40011d8e:	f04f 0900 	mov.w	r9, #0
40011d92:	e029      	b.n	40011de8 <uli2a+0x78>
40011d94:	4639      	mov	r1, r7
40011d96:	4620      	mov	r0, r4
40011d98:	f7f2 e988 	blx	400040ac <__aeabi_uidiv>
40011d9c:	4639      	mov	r1, r7
40011d9e:	4682      	mov	sl, r0
40011da0:	4620      	mov	r0, r4
40011da2:	f7f2 ea7a 	blx	40004298 <__aeabi_uidivmod>
40011da6:	4638      	mov	r0, r7
40011da8:	460c      	mov	r4, r1
40011daa:	4629      	mov	r1, r5
40011dac:	f7f2 e97e 	blx	400040ac <__aeabi_uidiv>
40011db0:	4607      	mov	r7, r0
40011db2:	f1b9 0f00 	cmp.w	r9, #0
40011db6:	d104      	bne.n	40011dc2 <uli2a+0x52>
40011db8:	f1ba 0f00 	cmp.w	sl, #0
40011dbc:	dc01      	bgt.n	40011dc2 <uli2a+0x52>
40011dbe:	2800      	cmp	r0, #0
40011dc0:	d1e8      	bne.n	40011d94 <uli2a+0x24>
40011dc2:	f1ba 0f09 	cmp.w	sl, #9
40011dc6:	f108 0201 	add.w	r2, r8, #1
40011dca:	fa5f f18a 	uxtb.w	r1, sl
40011dce:	dd04      	ble.n	40011dda <uli2a+0x6a>
40011dd0:	2e00      	cmp	r6, #0
40011dd2:	bf0c      	ite	eq
40011dd4:	2357      	moveq	r3, #87	; 0x57
40011dd6:	2337      	movne	r3, #55	; 0x37
40011dd8:	e000      	b.n	40011ddc <uli2a+0x6c>
40011dda:	2330      	movs	r3, #48	; 0x30
40011ddc:	f109 0901 	add.w	r9, r9, #1
40011de0:	185b      	adds	r3, r3, r1
40011de2:	f888 3000 	strb.w	r3, [r8]
40011de6:	4690      	mov	r8, r2
40011de8:	2f00      	cmp	r7, #0
40011dea:	d1d3      	bne.n	40011d94 <uli2a+0x24>
40011dec:	f888 7000 	strb.w	r7, [r8]
40011df0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

Disassembly of section .text.ui2a:

40011df4 <ui2a>:
ui2a():
40011df4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
40011df8:	4604      	mov	r4, r0
40011dfa:	460d      	mov	r5, r1
40011dfc:	4616      	mov	r6, r2
40011dfe:	4698      	mov	r8, r3
40011e00:	2701      	movs	r7, #1
40011e02:	e000      	b.n	40011e06 <ui2a+0x12>
40011e04:	436f      	muls	r7, r5
40011e06:	4620      	mov	r0, r4
40011e08:	4639      	mov	r1, r7
40011e0a:	f7f2 e950 	blx	400040ac <__aeabi_uidiv>
40011e0e:	42a8      	cmp	r0, r5
40011e10:	d2f8      	bcs.n	40011e04 <ui2a+0x10>
40011e12:	f04f 0900 	mov.w	r9, #0
40011e16:	e029      	b.n	40011e6c <ui2a+0x78>
40011e18:	4639      	mov	r1, r7
40011e1a:	4620      	mov	r0, r4
40011e1c:	f7f2 e946 	blx	400040ac <__aeabi_uidiv>
40011e20:	4639      	mov	r1, r7
40011e22:	4682      	mov	sl, r0
40011e24:	4620      	mov	r0, r4
40011e26:	f7f2 ea38 	blx	40004298 <__aeabi_uidivmod>
40011e2a:	4638      	mov	r0, r7
40011e2c:	460c      	mov	r4, r1
40011e2e:	4629      	mov	r1, r5
40011e30:	f7f2 e93c 	blx	400040ac <__aeabi_uidiv>
40011e34:	4607      	mov	r7, r0
40011e36:	f1b9 0f00 	cmp.w	r9, #0
40011e3a:	d104      	bne.n	40011e46 <ui2a+0x52>
40011e3c:	f1ba 0f00 	cmp.w	sl, #0
40011e40:	dc01      	bgt.n	40011e46 <ui2a+0x52>
40011e42:	2800      	cmp	r0, #0
40011e44:	d1e8      	bne.n	40011e18 <ui2a+0x24>
40011e46:	f1ba 0f09 	cmp.w	sl, #9
40011e4a:	f108 0201 	add.w	r2, r8, #1
40011e4e:	fa5f f18a 	uxtb.w	r1, sl
40011e52:	dd04      	ble.n	40011e5e <ui2a+0x6a>
40011e54:	2e00      	cmp	r6, #0
40011e56:	bf0c      	ite	eq
40011e58:	2357      	moveq	r3, #87	; 0x57
40011e5a:	2337      	movne	r3, #55	; 0x37
40011e5c:	e000      	b.n	40011e60 <ui2a+0x6c>
40011e5e:	2330      	movs	r3, #48	; 0x30
40011e60:	f109 0901 	add.w	r9, r9, #1
40011e64:	185b      	adds	r3, r3, r1
40011e66:	f888 3000 	strb.w	r3, [r8]
40011e6a:	4690      	mov	r8, r2
40011e6c:	2f00      	cmp	r7, #0
40011e6e:	d1d3      	bne.n	40011e18 <ui2a+0x24>
40011e70:	f888 7000 	strb.w	r7, [r8]
40011e74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

Disassembly of section .text.putchw:

40011e78 <putchw>:
putchw():
40011e78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
40011e7c:	2b00      	cmp	r3, #0
40011e7e:	bf0c      	ite	eq
40011e80:	f04f 0820 	moveq.w	r8, #32
40011e84:	f04f 0830 	movne.w	r8, #48	; 0x30
40011e88:	9e06      	ldr	r6, [sp, #24]
40011e8a:	4604      	mov	r4, r0
40011e8c:	460d      	mov	r5, r1
40011e8e:	4633      	mov	r3, r6
40011e90:	e000      	b.n	40011e94 <putchw+0x1c>
40011e92:	3a01      	subs	r2, #1
40011e94:	f813 1b01 	ldrb.w	r1, [r3], #1
40011e98:	b909      	cbnz	r1, 40011e9e <putchw+0x26>
40011e9a:	4617      	mov	r7, r2
40011e9c:	e006      	b.n	40011eac <putchw+0x34>
40011e9e:	2a00      	cmp	r2, #0
40011ea0:	dcf7      	bgt.n	40011e92 <putchw+0x1a>
40011ea2:	e7fa      	b.n	40011e9a <putchw+0x22>
40011ea4:	4620      	mov	r0, r4
40011ea6:	4641      	mov	r1, r8
40011ea8:	47a8      	blx	r5
40011eaa:	3f01      	subs	r7, #1
40011eac:	2f00      	cmp	r7, #0
40011eae:	dcf9      	bgt.n	40011ea4 <putchw+0x2c>
40011eb0:	e001      	b.n	40011eb6 <putchw+0x3e>
40011eb2:	4620      	mov	r0, r4
40011eb4:	47a8      	blx	r5
40011eb6:	f816 1b01 	ldrb.w	r1, [r6], #1
40011eba:	2900      	cmp	r1, #0
40011ebc:	d1f9      	bne.n	40011eb2 <putchw+0x3a>
40011ebe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

Disassembly of section .text.putcn:

40011ec2 <putcn>:
putcn():
40011ec2:	b510      	push	{r4, lr}
40011ec4:	4608      	mov	r0, r1
40011ec6:	460c      	mov	r4, r1
40011ec8:	f7f2 fe57 	bl	40004b7a <mvUartPutc>
40011ecc:	2c0a      	cmp	r4, #10
40011ece:	d104      	bne.n	40011eda <putcn+0x18>
40011ed0:	200d      	movs	r0, #13
40011ed2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
40011ed6:	f7f2 be50 	b.w	40004b7a <mvUartPutc>
40011eda:	bd10      	pop	{r4, pc}

Disassembly of section .text.tfp_format:

40011edc <tfp_format>:
tfp_format():
40011edc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40011ee0:	b087      	sub	sp, #28
40011ee2:	4681      	mov	r9, r0
40011ee4:	468a      	mov	sl, r1
40011ee6:	4615      	mov	r5, r2
40011ee8:	461c      	mov	r4, r3
40011eea:	ae03      	add	r6, sp, #12
40011eec:	e0a2      	b.n	40012034 <tfp_format+0x158>
40011eee:	2925      	cmp	r1, #37	; 0x25
40011ef0:	d002      	beq.n	40011ef8 <tfp_format+0x1c>
40011ef2:	3501      	adds	r5, #1
40011ef4:	4648      	mov	r0, r9
40011ef6:	e09c      	b.n	40012032 <tfp_format+0x156>
40011ef8:	786b      	ldrb	r3, [r5, #1]
40011efa:	2b30      	cmp	r3, #48	; 0x30
40011efc:	d003      	beq.n	40011f06 <tfp_format+0x2a>
40011efe:	3502      	adds	r5, #2
40011f00:	f04f 0b00 	mov.w	fp, #0
40011f04:	e003      	b.n	40011f0e <tfp_format+0x32>
40011f06:	78ab      	ldrb	r3, [r5, #2]
40011f08:	3503      	adds	r5, #3
40011f0a:	f04f 0b01 	mov.w	fp, #1
40011f0e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
40011f12:	2a09      	cmp	r2, #9
40011f14:	d81e      	bhi.n	40011f54 <tfp_format+0x78>
40011f16:	462a      	mov	r2, r5
40011f18:	f04f 0800 	mov.w	r8, #0
40011f1c:	200a      	movs	r0, #10
40011f1e:	e003      	b.n	40011f28 <tfp_format+0x4c>
40011f20:	fb00 1808 	mla	r8, r0, r8, r1
40011f24:	f812 3b01 	ldrb.w	r3, [r2], #1
40011f28:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
40011f2c:	4615      	mov	r5, r2
40011f2e:	b2cf      	uxtb	r7, r1
40011f30:	2f09      	cmp	r7, #9
40011f32:	d9f5      	bls.n	40011f20 <tfp_format+0x44>
40011f34:	f1a3 0161 	sub.w	r1, r3, #97	; 0x61
40011f38:	2905      	cmp	r1, #5
40011f3a:	d802      	bhi.n	40011f42 <tfp_format+0x66>
40011f3c:	f1a3 0157 	sub.w	r1, r3, #87	; 0x57
40011f40:	e005      	b.n	40011f4e <tfp_format+0x72>
40011f42:	f1a3 0141 	sub.w	r1, r3, #65	; 0x41
40011f46:	2905      	cmp	r1, #5
40011f48:	d806      	bhi.n	40011f58 <tfp_format+0x7c>
40011f4a:	f1a3 0137 	sub.w	r1, r3, #55	; 0x37
40011f4e:	290a      	cmp	r1, #10
40011f50:	dc02      	bgt.n	40011f58 <tfp_format+0x7c>
40011f52:	e7e5      	b.n	40011f20 <tfp_format+0x44>
40011f54:	f04f 0800 	mov.w	r8, #0
40011f58:	2b6c      	cmp	r3, #108	; 0x6c
40011f5a:	d103      	bne.n	40011f64 <tfp_format+0x88>
40011f5c:	782b      	ldrb	r3, [r5, #0]
40011f5e:	2201      	movs	r2, #1
40011f60:	3501      	adds	r5, #1
40011f62:	e000      	b.n	40011f66 <tfp_format+0x8a>
40011f64:	2200      	movs	r2, #0
40011f66:	2b64      	cmp	r3, #100	; 0x64
40011f68:	d018      	beq.n	40011f9c <tfp_format+0xc0>
40011f6a:	d80a      	bhi.n	40011f82 <tfp_format+0xa6>
40011f6c:	2b58      	cmp	r3, #88	; 0x58
40011f6e:	d030      	beq.n	40011fd2 <tfp_format+0xf6>
40011f70:	d804      	bhi.n	40011f7c <tfp_format+0xa0>
40011f72:	2b00      	cmp	r3, #0
40011f74:	d062      	beq.n	4001203c <tfp_format+0x160>
40011f76:	2b25      	cmp	r3, #37	; 0x25
40011f78:	d15c      	bne.n	40012034 <tfp_format+0x158>
40011f7a:	e058      	b.n	4001202e <tfp_format+0x152>
40011f7c:	2b63      	cmp	r3, #99	; 0x63
40011f7e:	d159      	bne.n	40012034 <tfp_format+0x158>
40011f80:	e045      	b.n	4001200e <tfp_format+0x132>
40011f82:	2b75      	cmp	r3, #117	; 0x75
40011f84:	d004      	beq.n	40011f90 <tfp_format+0xb4>
40011f86:	2b78      	cmp	r3, #120	; 0x78
40011f88:	d023      	beq.n	40011fd2 <tfp_format+0xf6>
40011f8a:	2b73      	cmp	r3, #115	; 0x73
40011f8c:	d152      	bne.n	40012034 <tfp_format+0x158>
40011f8e:	e043      	b.n	40012018 <tfp_format+0x13c>
40011f90:	1d27      	adds	r7, r4, #4
40011f92:	6820      	ldr	r0, [r4, #0]
40011f94:	210a      	movs	r1, #10
40011f96:	b372      	cbz	r2, 40011ff6 <tfp_format+0x11a>
40011f98:	2200      	movs	r2, #0
40011f9a:	e023      	b.n	40011fe4 <tfp_format+0x108>
40011f9c:	1d27      	adds	r7, r4, #4
40011f9e:	6820      	ldr	r0, [r4, #0]
40011fa0:	b15a      	cbz	r2, 40011fba <tfp_format+0xde>
40011fa2:	2800      	cmp	r0, #0
40011fa4:	da05      	bge.n	40011fb2 <tfp_format+0xd6>
40011fa6:	232d      	movs	r3, #45	; 0x2d
40011fa8:	4240      	negs	r0, r0
40011faa:	f88d 300c 	strb.w	r3, [sp, #12]
40011fae:	1c73      	adds	r3, r6, #1
40011fb0:	e000      	b.n	40011fb4 <tfp_format+0xd8>
40011fb2:	4633      	mov	r3, r6
40011fb4:	210a      	movs	r1, #10
40011fb6:	2200      	movs	r2, #0
40011fb8:	e015      	b.n	40011fe6 <tfp_format+0x10a>
40011fba:	2800      	cmp	r0, #0
40011fbc:	da05      	bge.n	40011fca <tfp_format+0xee>
40011fbe:	232d      	movs	r3, #45	; 0x2d
40011fc0:	4240      	negs	r0, r0
40011fc2:	f88d 300c 	strb.w	r3, [sp, #12]
40011fc6:	1c73      	adds	r3, r6, #1
40011fc8:	e000      	b.n	40011fcc <tfp_format+0xf0>
40011fca:	4633      	mov	r3, r6
40011fcc:	210a      	movs	r1, #10
40011fce:	2200      	movs	r2, #0
40011fd0:	e012      	b.n	40011ff8 <tfp_format+0x11c>
40011fd2:	1d27      	adds	r7, r4, #4
40011fd4:	6820      	ldr	r0, [r4, #0]
40011fd6:	2110      	movs	r1, #16
40011fd8:	b142      	cbz	r2, 40011fec <tfp_format+0x110>
40011fda:	f1a3 0458 	sub.w	r4, r3, #88	; 0x58
40011fde:	4262      	negs	r2, r4
40011fe0:	eb42 0204 	adc.w	r2, r2, r4
40011fe4:	4633      	mov	r3, r6
40011fe6:	f7ff fec3 	bl	40011d70 <uli2a>
40011fea:	e007      	b.n	40011ffc <tfp_format+0x120>
40011fec:	f1a3 0358 	sub.w	r3, r3, #88	; 0x58
40011ff0:	425a      	negs	r2, r3
40011ff2:	eb42 0203 	adc.w	r2, r2, r3
40011ff6:	4633      	mov	r3, r6
40011ff8:	f7ff fefc 	bl	40011df4 <ui2a>
40011ffc:	4648      	mov	r0, r9
40011ffe:	4651      	mov	r1, sl
40012000:	4642      	mov	r2, r8
40012002:	465b      	mov	r3, fp
40012004:	463c      	mov	r4, r7
40012006:	9600      	str	r6, [sp, #0]
40012008:	f7ff ff36 	bl	40011e78 <putchw>
4001200c:	e012      	b.n	40012034 <tfp_format+0x158>
4001200e:	4648      	mov	r0, r9
40012010:	7821      	ldrb	r1, [r4, #0]
40012012:	1d27      	adds	r7, r4, #4
40012014:	47d0      	blx	sl
40012016:	e008      	b.n	4001202a <tfp_format+0x14e>
40012018:	6823      	ldr	r3, [r4, #0]
4001201a:	4648      	mov	r0, r9
4001201c:	4651      	mov	r1, sl
4001201e:	4642      	mov	r2, r8
40012020:	1d27      	adds	r7, r4, #4
40012022:	9300      	str	r3, [sp, #0]
40012024:	2300      	movs	r3, #0
40012026:	f7ff ff27 	bl	40011e78 <putchw>
4001202a:	463c      	mov	r4, r7
4001202c:	e002      	b.n	40012034 <tfp_format+0x158>
4001202e:	4648      	mov	r0, r9
40012030:	4619      	mov	r1, r3
40012032:	47d0      	blx	sl
40012034:	7829      	ldrb	r1, [r5, #0]
40012036:	2900      	cmp	r1, #0
40012038:	f47f af59 	bne.w	40011eee <tfp_format+0x12>
4001203c:	b007      	add	sp, #28
4001203e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

Disassembly of section .text.mvPrintf:

40012044 <mvPrintf>:
mvPrintf():
40012044:	b40f      	push	{r0, r1, r2, r3}
40012046:	b507      	push	{r0, r1, r2, lr}
40012048:	ab04      	add	r3, sp, #16
4001204a:	2000      	movs	r0, #0
4001204c:	4904      	ldr	r1, [pc, #16]	; (40012060 <mvPrintf+0x1c>)
4001204e:	f853 2b04 	ldr.w	r2, [r3], #4
40012052:	9301      	str	r3, [sp, #4]
40012054:	f7ff ff42 	bl	40011edc <tfp_format>
40012058:	e8bd 400e 	ldmia.w	sp!, {r1, r2, r3, lr}
4001205c:	b004      	add	sp, #16
4001205e:	4770      	bx	lr
40012060:	40011ec3 	andmi	r1, r1, r3, asr #29

Disassembly of section .text.SWITCH_WIN_BASE_ADDR_GET:

40012064 <SWITCH_WIN_BASE_ADDR_GET>:
SWITCH_WIN_BASE_ADDR_GET():
40012064:	4b03      	ldr	r3, [pc, #12]	; (40012074 <SWITCH_WIN_BASE_ADDR_GET+0x10>)
40012066:	681a      	ldr	r2, [r3, #0]
40012068:	b912      	cbnz	r2, 40012070 <SWITCH_WIN_BASE_ADDR_GET+0xc>
4001206a:	4a03      	ldr	r2, [pc, #12]	; (40012078 <SWITCH_WIN_BASE_ADDR_GET+0x14>)
4001206c:	6812      	ldr	r2, [r2, #0]
4001206e:	601a      	str	r2, [r3, #0]
40012070:	6818      	ldr	r0, [r3, #0]
40012072:	4770      	bx	lr
40012074:	400208e8 	andmi	r0, r2, r8, ror #17
40012078:	d0020054 	andle	r0, r2, r4, asr r0

Disassembly of section .text.SWITCH_ADDR_COMPL_SET:

4001207c <SWITCH_ADDR_COMPL_SET>:
SWITCH_ADDR_COMPL_SET():
4001207c:	b570      	push	{r4, r5, r6, lr}
4001207e:	0e06      	lsrs	r6, r0, #24
40012080:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
40012084:	4605      	mov	r5, r0
40012086:	f006 0403 	and.w	r4, r6, #3
4001208a:	d002      	beq.n	40012092 <SWITCH_ADDR_COMPL_SET+0x16>
4001208c:	2c00      	cmp	r4, #0
4001208e:	bf08      	it	eq
40012090:	2403      	moveq	r4, #3
40012092:	f7ff ffe7 	bl	40012064 <SWITCH_WIN_BASE_ADDR_GET>
40012096:	22ff      	movs	r2, #255	; 0xff
40012098:	00e3      	lsls	r3, r4, #3
4001209a:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
4001209e:	fa02 f203 	lsl.w	r2, r2, r3
400120a2:	fa06 f303 	lsl.w	r3, r6, r3
400120a6:	6801      	ldr	r1, [r0, #0]
400120a8:	ea21 0202 	bic.w	r2, r1, r2
400120ac:	ea42 0603 	orr.w	r6, r2, r3
400120b0:	f7ff ffd8 	bl	40012064 <SWITCH_WIN_BASE_ADDR_GET>
400120b4:	6006      	str	r6, [r0, #0]
400120b6:	f7ff ffd5 	bl	40012064 <SWITCH_WIN_BASE_ADDR_GET>
400120ba:	f000 407c 	and.w	r0, r0, #4227858432	; 0xfc000000
400120be:	ea40 6404 	orr.w	r4, r0, r4, lsl #24
400120c2:	ea44 0005 	orr.w	r0, r4, r5
400120c6:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text.mvUnitInfoGet:

400120c8 <mvUnitInfoGet>:
mvUnitInfoGet():
400120c8:	2a00      	cmp	r2, #0
400120ca:	b510      	push	{r4, lr}
400120cc:	d00a      	beq.n	400120e4 <mvUnitInfoGet+0x1c>
400120ce:	b14b      	cbz	r3, 400120e4 <mvUnitInfoGet+0x1c>
400120d0:	2805      	cmp	r0, #5
400120d2:	d807      	bhi.n	400120e4 <mvUnitInfoGet+0x1c>
400120d4:	4904      	ldr	r1, [pc, #16]	; (400120e8 <mvUnitInfoGet+0x20>)
400120d6:	f851 4030 	ldr.w	r4, [r1, r0, lsl #3]
400120da:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
400120de:	6014      	str	r4, [r2, #0]
400120e0:	6842      	ldr	r2, [r0, #4]
400120e2:	601a      	str	r2, [r3, #0]
400120e4:	bd10      	pop	{r4, pc}
400120e6:	bf00      	nop
400120e8:	400208ec 	andmi	r0, r2, ip, ror #17

Disassembly of section .text.mvUnitInfoSet:

400120ec <mvUnitInfoSet>:
mvUnitInfoSet():
400120ec:	2805      	cmp	r0, #5
400120ee:	d807      	bhi.n	40012100 <mvUnitInfoSet+0x14>
400120f0:	4b04      	ldr	r3, [pc, #16]	; (40012104 <mvUnitInfoSet+0x18>)
400120f2:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
400120f6:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
400120fa:	6042      	str	r2, [r0, #4]
400120fc:	2000      	movs	r0, #0
400120fe:	4770      	bx	lr
40012100:	2004      	movs	r0, #4
40012102:	4770      	bx	lr
40012104:	400208ec 	andmi	r0, r2, ip, ror #17

Disassembly of section .text.genSwitchRegisterSet:

40012108 <genSwitchRegisterSet>:
genSwitchRegisterSet():
40012108:	b570      	push	{r4, r5, r6, lr}
4001210a:	4616      	mov	r6, r2
4001210c:	b292      	uxth	r2, r2
4001210e:	f64f 73ff 	movw	r3, #65535	; 0xffff
40012112:	429a      	cmp	r2, r3
40012114:	4604      	mov	r4, r0
40012116:	460d      	mov	r5, r1
40012118:	d007      	beq.n	4001212a <genSwitchRegisterSet+0x22>
4001211a:	f7ff ffaf 	bl	4001207c <SWITCH_ADDR_COMPL_SET>
4001211e:	6803      	ldr	r3, [r0, #0]
40012120:	ea23 0306 	bic.w	r3, r3, r6
40012124:	402e      	ands	r6, r5
40012126:	ea43 0506 	orr.w	r5, r3, r6
4001212a:	4620      	mov	r0, r4
4001212c:	f7ff ffa6 	bl	4001207c <SWITCH_ADDR_COMPL_SET>
40012130:	6005      	str	r5, [r0, #0]
40012132:	2000      	movs	r0, #0
40012134:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text.mvGenRegisterSet:

40012136 <mvGenRegisterSet>:
mvGenRegisterSet():
40012136:	1c53      	adds	r3, r2, #1
40012138:	d005      	beq.n	40012146 <mvGenRegisterSet+0x10>
4001213a:	6803      	ldr	r3, [r0, #0]
4001213c:	ea23 0302 	bic.w	r3, r3, r2
40012140:	400a      	ands	r2, r1
40012142:	ea43 0102 	orr.w	r1, r3, r2
40012146:	6001      	str	r1, [r0, #0]
40012148:	2000      	movs	r0, #0
4001214a:	4770      	bx	lr

Disassembly of section .text.mvGenUnitRegisterSet:

4001214c <mvGenUnitRegisterSet>:
mvGenUnitRegisterSet():
4001214c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
40012150:	4690      	mov	r8, r2
40012152:	461d      	mov	r5, r3
40012154:	466a      	mov	r2, sp
40012156:	2300      	movs	r3, #0
40012158:	9300      	str	r3, [sp, #0]
4001215a:	9301      	str	r3, [sp, #4]
4001215c:	ab01      	add	r3, sp, #4
4001215e:	460f      	mov	r7, r1
40012160:	4606      	mov	r6, r0
40012162:	9c08      	ldr	r4, [sp, #32]
40012164:	f7ff ffb0 	bl	400120c8 <mvUnitInfoGet>
40012168:	b10f      	cbz	r7, 4001216e <mvGenUnitRegisterSet+0x22>
4001216a:	9b01      	ldr	r3, [sp, #4]
4001216c:	b373      	cbz	r3, 400121cc <mvGenUnitRegisterSet+0x80>
4001216e:	9800      	ldr	r0, [sp, #0]
40012170:	2c00      	cmp	r4, #0
40012172:	bf08      	it	eq
40012174:	f04f 34ff 	moveq.w	r4, #4294967295
40012178:	2e05      	cmp	r6, #5
4001217a:	4480      	add	r8, r0
4001217c:	9801      	ldr	r0, [sp, #4]
4001217e:	fb00 8007 	mla	r0, r0, r7, r8
40012182:	d823      	bhi.n	400121cc <mvGenUnitRegisterSet+0x80>
40012184:	2301      	movs	r3, #1
40012186:	b276      	sxtb	r6, r6
40012188:	fa03 f606 	lsl.w	r6, r3, r6
4001218c:	f016 0f31 	tst.w	r6, #49	; 0x31
40012190:	d10e      	bne.n	400121b0 <mvGenUnitRegisterSet+0x64>
40012192:	f016 0f0e 	tst.w	r6, #14
40012196:	d019      	beq.n	400121cc <mvGenUnitRegisterSet+0x80>
40012198:	4622      	mov	r2, r4
4001219a:	4629      	mov	r1, r5
4001219c:	f7ff ffb4 	bl	40012108 <genSwitchRegisterSet>
400121a0:	1e04      	subs	r4, r0, #0
400121a2:	d014      	beq.n	400121ce <mvGenUnitRegisterSet+0x82>
400121a4:	480b      	ldr	r0, [pc, #44]	; (400121d4 <mvGenUnitRegisterSet+0x88>)
400121a6:	4621      	mov	r1, r4
400121a8:	4a0b      	ldr	r2, [pc, #44]	; (400121d8 <mvGenUnitRegisterSet+0x8c>)
400121aa:	f44f 739d 	mov.w	r3, #314	; 0x13a
400121ae:	e00a      	b.n	400121c6 <mvGenUnitRegisterSet+0x7a>
400121b0:	4622      	mov	r2, r4
400121b2:	4629      	mov	r1, r5
400121b4:	f7ff ffbf 	bl	40012136 <mvGenRegisterSet>
400121b8:	1e04      	subs	r4, r0, #0
400121ba:	d008      	beq.n	400121ce <mvGenUnitRegisterSet+0x82>
400121bc:	4805      	ldr	r0, [pc, #20]	; (400121d4 <mvGenUnitRegisterSet+0x88>)
400121be:	4621      	mov	r1, r4
400121c0:	4a05      	ldr	r2, [pc, #20]	; (400121d8 <mvGenUnitRegisterSet+0x8c>)
400121c2:	f44f 73a0 	mov.w	r3, #320	; 0x140
400121c6:	f7ff ff3d 	bl	40012044 <mvPrintf>
400121ca:	e000      	b.n	400121ce <mvGenUnitRegisterSet+0x82>
400121cc:	2404      	movs	r4, #4
400121ce:	4620      	mov	r0, r4
400121d0:	e8bd 81fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, pc}
400121d4:	400124ae 	andmi	r2, r1, lr, lsr #9
400121d8:	40014d63 	andmi	r4, r1, r3, ror #26

Disassembly of section .text.mvGenUnitRegisterGet:

400121dc <mvGenUnitRegisterGet>:
mvGenUnitRegisterGet():
400121dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
400121e0:	4617      	mov	r7, r2
400121e2:	461c      	mov	r4, r3
400121e4:	466a      	mov	r2, sp
400121e6:	2300      	movs	r3, #0
400121e8:	9300      	str	r3, [sp, #0]
400121ea:	9301      	str	r3, [sp, #4]
400121ec:	ab01      	add	r3, sp, #4
400121ee:	4605      	mov	r5, r0
400121f0:	460e      	mov	r6, r1
400121f2:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
400121f6:	f7ff ff67 	bl	400120c8 <mvUnitInfoGet>
400121fa:	9b00      	ldr	r3, [sp, #0]
400121fc:	b30b      	cbz	r3, 40012242 <mvGenUnitRegisterGet+0x66>
400121fe:	b10e      	cbz	r6, 40012204 <mvGenUnitRegisterGet+0x28>
40012200:	9a01      	ldr	r2, [sp, #4]
40012202:	b1f2      	cbz	r2, 40012242 <mvGenUnitRegisterGet+0x66>
40012204:	18ff      	adds	r7, r7, r3
40012206:	9b01      	ldr	r3, [sp, #4]
40012208:	435e      	muls	r6, r3
4001220a:	2d05      	cmp	r5, #5
4001220c:	eb07 0006 	add.w	r0, r7, r6
40012210:	d817      	bhi.n	40012242 <mvGenUnitRegisterGet+0x66>
40012212:	2301      	movs	r3, #1
40012214:	b26d      	sxtb	r5, r5
40012216:	fa03 f505 	lsl.w	r5, r3, r5
4001221a:	f015 0931 	ands.w	r9, r5, #49	; 0x31
4001221e:	d10a      	bne.n	40012236 <mvGenUnitRegisterGet+0x5a>
40012220:	f015 0f0e 	tst.w	r5, #14
40012224:	d00d      	beq.n	40012242 <mvGenUnitRegisterGet+0x66>
40012226:	f7ff ff29 	bl	4001207c <SWITCH_ADDR_COMPL_SET>
4001222a:	6803      	ldr	r3, [r0, #0]
4001222c:	4648      	mov	r0, r9
4001222e:	ea03 0308 	and.w	r3, r3, r8
40012232:	6023      	str	r3, [r4, #0]
40012234:	e006      	b.n	40012244 <mvGenUnitRegisterGet+0x68>
40012236:	59bb      	ldr	r3, [r7, r6]
40012238:	2000      	movs	r0, #0
4001223a:	ea03 0308 	and.w	r3, r3, r8
4001223e:	6023      	str	r3, [r4, #0]
40012240:	e000      	b.n	40012244 <mvGenUnitRegisterGet+0x68>
40012242:	2004      	movs	r0, #4
40012244:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}

Disassembly of section .text.delayOpExecuteExt:

40012248 <delayOpExecuteExt>:
delayOpExecuteExt():
40012248:	b508      	push	{r3, lr}
4001224a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
4001224e:	f891 3020 	ldrb.w	r3, [r1, #32]
40012252:	4358      	muls	r0, r3
40012254:	f7ff fd62 	bl	40011d1c <__udelay>
40012258:	2000      	movs	r0, #0
4001225a:	bd08      	pop	{r3, pc}

Disassembly of section .text.pollOpExecuteExt:

4001225c <pollOpExecuteExt>:
pollOpExecuteExt():
4001225c:	eb01 0282 	add.w	r2, r1, r2, lsl #2
40012260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40012264:	b087      	sub	sp, #28
40012266:	68d5      	ldr	r5, [r2, #12]
40012268:	f891 9000 	ldrb.w	r9, [r1]
4001226c:	1c6a      	adds	r2, r5, #1
4001226e:	f8d1 8004 	ldr.w	r8, [r1, #4]
40012272:	688e      	ldr	r6, [r1, #8]
40012274:	8c4f      	ldrh	r7, [r1, #34]	; 0x22
40012276:	f891 3020 	ldrb.w	r3, [r1, #32]
4001227a:	d01b      	beq.n	400122b4 <pollOpExecuteExt+0x58>
4001227c:	f44f 7a7a 	mov.w	sl, #1000	; 0x3e8
40012280:	2400      	movs	r4, #0
40012282:	fb0a fa03 	mul.w	sl, sl, r3
40012286:	fa5f fb80 	uxtb.w	fp, r0
4001228a:	ab05      	add	r3, sp, #20
4001228c:	4648      	mov	r0, r9
4001228e:	4659      	mov	r1, fp
40012290:	4642      	mov	r2, r8
40012292:	9600      	str	r6, [sp, #0]
40012294:	f7ff ffa2 	bl	400121dc <mvGenUnitRegisterGet>
40012298:	1e03      	subs	r3, r0, #0
4001229a:	d10c      	bne.n	400122b6 <pollOpExecuteExt+0x5a>
4001229c:	4650      	mov	r0, sl
4001229e:	9303      	str	r3, [sp, #12]
400122a0:	f7ff fd3c 	bl	40011d1c <__udelay>
400122a4:	9a05      	ldr	r2, [sp, #20]
400122a6:	3401      	adds	r4, #1
400122a8:	9b03      	ldr	r3, [sp, #12]
400122aa:	42aa      	cmp	r2, r5
400122ac:	d003      	beq.n	400122b6 <pollOpExecuteExt+0x5a>
400122ae:	42bc      	cmp	r4, r7
400122b0:	d3eb      	bcc.n	4001228a <pollOpExecuteExt+0x2e>
400122b2:	e004      	b.n	400122be <pollOpExecuteExt+0x62>
400122b4:	2300      	movs	r3, #0
400122b6:	4618      	mov	r0, r3
400122b8:	b007      	add	sp, #28
400122ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400122be:	4802      	ldr	r0, [pc, #8]	; (400122c8 <pollOpExecuteExt+0x6c>)
400122c0:	f7f2 fc5c 	bl	40004b7c <putstring>
400122c4:	230e      	movs	r3, #14
400122c6:	e7f6      	b.n	400122b6 <pollOpExecuteExt+0x5a>
400122c8:	40014d7a 	andmi	r4, r1, sl, ror sp

Disassembly of section .text.writeOpExecuteExt:

400122cc <writeOpExecuteExt>:
writeOpExecuteExt():
400122cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
400122ce:	eb01 0282 	add.w	r2, r1, r2, lsl #2
400122d2:	4605      	mov	r5, r0
400122d4:	684c      	ldr	r4, [r1, #4]
400122d6:	68d3      	ldr	r3, [r2, #12]
400122d8:	7808      	ldrb	r0, [r1, #0]
400122da:	688a      	ldr	r2, [r1, #8]
400122dc:	1c59      	adds	r1, r3, #1
400122de:	d00d      	beq.n	400122fc <writeOpExecuteExt+0x30>
400122e0:	9200      	str	r2, [sp, #0]
400122e2:	b2e9      	uxtb	r1, r5
400122e4:	4622      	mov	r2, r4
400122e6:	f7ff ff31 	bl	4001214c <mvGenUnitRegisterSet>
400122ea:	1e04      	subs	r4, r0, #0
400122ec:	d007      	beq.n	400122fe <writeOpExecuteExt+0x32>
400122ee:	4805      	ldr	r0, [pc, #20]	; (40012304 <writeOpExecuteExt+0x38>)
400122f0:	4621      	mov	r1, r4
400122f2:	4a05      	ldr	r2, [pc, #20]	; (40012308 <writeOpExecuteExt+0x3c>)
400122f4:	2380      	movs	r3, #128	; 0x80
400122f6:	f7ff fea5 	bl	40012044 <mvPrintf>
400122fa:	e000      	b.n	400122fe <writeOpExecuteExt+0x32>
400122fc:	2400      	movs	r4, #0
400122fe:	4620      	mov	r0, r4
40012300:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
40012302:	bf00      	nop
40012304:	400124ae 	andmi	r2, r1, lr, lsr #9
40012308:	40014d95 	mulmi	r1, r5, sp

Disassembly of section .text.mvSeqExecExt:

4001230c <mvSeqExecExt>:
mvSeqExecExt():
4001230c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
40012310:	4607      	mov	r7, r0
40012312:	460c      	mov	r4, r1
40012314:	f7f2 fca6 	bl	40004c64 <mvHwsSerdesLastLaneGet>
40012318:	4287      	cmp	r7, r0
4001231a:	d908      	bls.n	4001232e <mvSeqExecExt+0x22>
4001231c:	f7f2 fca2 	bl	40004c64 <mvHwsSerdesLastLaneGet>
40012320:	4639      	mov	r1, r7
40012322:	2404      	movs	r4, #4
40012324:	4602      	mov	r2, r0
40012326:	4818      	ldr	r0, [pc, #96]	; (40012388 <mvSeqExecExt+0x7c>)
40012328:	f7ff fe8c 	bl	40012044 <mvPrintf>
4001232c:	e028      	b.n	40012380 <mvSeqExecExt+0x74>
4001232e:	4b17      	ldr	r3, [pc, #92]	; (4001238c <mvSeqExecExt+0x80>)
40012330:	2600      	movs	r6, #0
40012332:	f8df a064 	ldr.w	sl, [pc, #100]	; 40012398 <mvSeqExecExt+0x8c>
40012336:	eb03 02c4 	add.w	r2, r3, r4, lsl #3
4001233a:	f853 5034 	ldr.w	r5, [r3, r4, lsl #3]
4001233e:	f892 9004 	ldrb.w	r9, [r2, #4]
40012342:	f892 8005 	ldrb.w	r8, [r2, #5]
40012346:	e018      	b.n	4001237a <mvSeqExecExt+0x6e>
40012348:	f895 3020 	ldrb.w	r3, [r5, #32]
4001234c:	b123      	cbz	r3, 40012358 <mvSeqExecExt+0x4c>
4001234e:	8c6b      	ldrh	r3, [r5, #34]	; 0x22
40012350:	2b00      	cmp	r3, #0
40012352:	bf14      	ite	ne
40012354:	2302      	movne	r3, #2
40012356:	2301      	moveq	r3, #1
40012358:	4629      	mov	r1, r5
4001235a:	f85a 3023 	ldr.w	r3, [sl, r3, lsl #2]
4001235e:	4638      	mov	r0, r7
40012360:	4642      	mov	r2, r8
40012362:	4798      	blx	r3
40012364:	3524      	adds	r5, #36	; 0x24
40012366:	1e04      	subs	r4, r0, #0
40012368:	d006      	beq.n	40012378 <mvSeqExecExt+0x6c>
4001236a:	4809      	ldr	r0, [pc, #36]	; (40012390 <mvSeqExecExt+0x84>)
4001236c:	4621      	mov	r1, r4
4001236e:	4a09      	ldr	r2, [pc, #36]	; (40012394 <mvSeqExecExt+0x88>)
40012370:	23f4      	movs	r3, #244	; 0xf4
40012372:	f7ff fe67 	bl	40012044 <mvPrintf>
40012376:	e003      	b.n	40012380 <mvSeqExecExt+0x74>
40012378:	3601      	adds	r6, #1
4001237a:	454e      	cmp	r6, r9
4001237c:	d3e4      	bcc.n	40012348 <mvSeqExecExt+0x3c>
4001237e:	2400      	movs	r4, #0
40012380:	4620      	mov	r0, r4
40012382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
40012386:	bf00      	nop
40012388:	40014dad 	andmi	r4, r1, sp, lsr #27
4001238c:	40020004 	andmi	r0, r2, r4
40012390:	400124ae 	andmi	r2, r1, lr, lsr #9
40012394:	40014d95 	mulmi	r1, r5, sp
40012398:	400152ac 	andmi	r5, r1, ip, lsr #5

Disassembly of section .text.mvBoardIdGet:

4001239c <mvBoardIdGet>:
mvBoardIdGet():
4001239c:	b510      	push	{r4, lr}
4001239e:	4c07      	ldr	r4, [pc, #28]	; (400123bc <mvBoardIdGet+0x20>)
400123a0:	6820      	ldr	r0, [r4, #0]
400123a2:	1c43      	adds	r3, r0, #1
400123a4:	d109      	bne.n	400123ba <mvBoardIdGet+0x1e>
400123a6:	4806      	ldr	r0, [pc, #24]	; (400123c0 <mvBoardIdGet+0x24>)
400123a8:	2100      	movs	r1, #0
400123aa:	f7ff fe4b 	bl	40012044 <mvPrintf>
400123ae:	2130      	movs	r1, #48	; 0x30
400123b0:	4804      	ldr	r0, [pc, #16]	; (400123c4 <mvBoardIdGet+0x28>)
400123b2:	6021      	str	r1, [r4, #0]
400123b4:	f7ff fe46 	bl	40012044 <mvPrintf>
400123b8:	6820      	ldr	r0, [r4, #0]
400123ba:	bd10      	pop	{r4, pc}
400123bc:	40016b54 	andmi	r6, r1, r4, asr fp
400123c0:	40014de5 	andmi	r4, r1, r5, ror #27
400123c4:	40014df5 	strdmi	r4, [r1], -r5

Disassembly of section .text.mvBoardIdIndexGet:

400123c8 <mvBoardIdIndexGet>:
mvBoardIdIndexGet():
400123c8:	f000 000f 	and.w	r0, r0, #15
400123cc:	4770      	bx	lr

Disassembly of section .text.mvBoardTclkGet:

400123d0 <mvBoardTclkGet>:
mvBoardTclkGet():
400123d0:	4800      	ldr	r0, [pc, #0]	; (400123d4 <mvBoardTclkGet+0x4>)
400123d2:	4770      	bx	lr
400123d4:	0bebc200 	bleq	3fb02bdc <MV_CPU_LE+0x3fb02bdb>

Disassembly of section .text.mvHwsTwsiInitWrapper:

400123d8 <mvHwsTwsiInitWrapper>:
mvHwsTwsiInitWrapper():
400123d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
400123da:	4c0a      	ldr	r4, [pc, #40]	; (40012404 <mvHwsTwsiInitWrapper+0x2c>)
400123dc:	6823      	ldr	r3, [r4, #0]
400123de:	3301      	adds	r3, #1
400123e0:	d10c      	bne.n	400123fc <mvHwsTwsiInitWrapper+0x24>
400123e2:	ab04      	add	r3, sp, #16
400123e4:	2000      	movs	r0, #0
400123e6:	4908      	ldr	r1, [pc, #32]	; (40012408 <mvHwsTwsiInitWrapper+0x30>)
400123e8:	f843 0d08 	str.w	r0, [r3, #-8]!
400123ec:	4a07      	ldr	r2, [pc, #28]	; (4001240c <mvHwsTwsiInitWrapper+0x34>)
400123ee:	f88d 000c 	strb.w	r0, [sp, #12]
400123f2:	9000      	str	r0, [sp, #0]
400123f4:	f7ff fb13 	bl	40011a1e <mvTwsiInit>
400123f8:	2301      	movs	r3, #1
400123fa:	6023      	str	r3, [r4, #0]
400123fc:	2000      	movs	r0, #0
400123fe:	b004      	add	sp, #16
40012400:	bd10      	pop	{r4, pc}
40012402:	bf00      	nop
40012404:	40016b50 	andmi	r6, r1, r0, asr fp
40012408:	000186a0 	andeq	r8, r1, r0, lsr #13
4001240c:	0bebc200 	bleq	3fb02c14 <MV_CPU_LE+0x3fb02c13>

Disassembly of section .text.mvSysEnvSuspendWakeupCheck:

40012410 <mvSysEnvSuspendWakeupCheck>:
mvSysEnvSuspendWakeupCheck():
40012410:	2000      	movs	r0, #0
40012412:	4770      	bx	lr

Disassembly of section .text.mvSysEnvDlbConfigPtrGet:

40012414 <mvSysEnvDlbConfigPtrGet>:
mvSysEnvDlbConfigPtrGet():
40012414:	4800      	ldr	r0, [pc, #0]	; (40012418 <mvSysEnvDlbConfigPtrGet+0x4>)
40012416:	4770      	bx	lr
40012418:	40015ef8 	strdmi	r5, [r1], -r8

Disassembly of section .text.mvSysEnvGetCSEnaFromReg:

4001241c <mvSysEnvGetCSEnaFromReg>:
mvSysEnvGetCSEnaFromReg():
4001241c:	4b02      	ldr	r3, [pc, #8]	; (40012428 <mvSysEnvGetCSEnaFromReg+0xc>)
4001241e:	6818      	ldr	r0, [r3, #0]
40012420:	f000 000f 	and.w	r0, r0, #15
40012424:	4770      	bx	lr
40012426:	bf00      	nop
40012428:	d00015e0 	andle	r1, r0, r0, ror #11

Disassembly of section .text.mvSysEnvTimerIsRefClk25Mhz:

4001242c <mvSysEnvTimerIsRefClk25Mhz>:
mvSysEnvTimerIsRefClk25Mhz():
4001242c:	2000      	movs	r0, #0
4001242e:	4770      	bx	lr

Disassembly of section .rodata.str1.1:

40012430 <.rodata.str1.1>:
40012430:	2a200a0a 	bcs	40814c60 <hwsDeviceSpecUnitInfo+0x7f4374>
40012434:	2a2a2a2a 	bcs	40a9cce4 <hwsDeviceSpecUnitInfo+0xa7c3f8>
40012438:	2a2a2a2a 	bcs	40a9cce8 <hwsDeviceSpecUnitInfo+0xa7c3fc>
4001243c:	2020202a 	eorcs	r2, r0, sl, lsr #32
40012440:	20202020 	eorcs	r2, r0, r0, lsr #32
40012444:	00202020 	eoreq	r2, r0, r0, lsr #32
40012448:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
4001244c:	2164656c 	cmncs	r4, ip, ror #10
40012450:	2a202020 	bcs	4081a4d8 <hwsDeviceSpecUnitInfo+0x7f9bec>
40012454:	2a2a2a2a 	bcs	40a9cd04 <hwsDeviceSpecUnitInfo+0xa7c418>
40012458:	0a2a2a2a 	beq	40a9cd08 <hwsDeviceSpecUnitInfo+0xa7c41c>
4001245c:	6e654700 	cdpvs	7, 6, cr4, cr5, cr0, {0}
40012460:	6c617265 	stclvs	2, cr7, [r1], #-404	; 0xfffffe6c
40012464:	696e6920 	stmdbvs	lr!, {r5, r8, fp, sp, lr}^
40012468:	6c616974 	stclvs	9, cr6, [r1], #-464	; 0xfffffe30
4001246c:	74617a69 	strbtvc	r7, [r1], #-2665	; 0xa69
40012470:	006e6f69 	rsbeq	r6, lr, r9, ror #30
40012474:	44524553 	ldrbmi	r4, [r2], #-1363	; 0x553
40012478:	69205345 	stmdbvs	r0!, {r0, r2, r6, r8, r9, ip, lr}
4001247c:	6974696e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
40012480:	7a696c61 	bvc	41a6d60c <hwsDeviceSpecUnitInfo+0x1a4cd20>
40012484:	6f697461 	svcvs	0x00697461
40012488:	5244006e 	subpl	r0, r4, #110	; 0x6e
4001248c:	69204d41 	stmdbvs	r0!, {r0, r6, r8, sl, fp, lr}
40012490:	6974696e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
40012494:	7a696c61 	bvc	41a6d620 <hwsDeviceSpecUnitInfo+0x1a4cd34>
40012498:	6f697461 	svcvs	0x00697461
4001249c:	7553006e 	ldrbvc	r0, [r3, #-110]	; 0x6e
400124a0:	6e657073 	mcrvs	0, 3, r7, cr5, cr3, {3}
400124a4:	61772064 	cmnvs	r7, r4, rrx
400124a8:	7520656b 	strvc	r6, [r0, #-1387]!	; 0x56b
400124ac:	72450070 	subvc	r0, r5, #112	; 0x70
400124b0:	20726f72 	rsbscs	r6, r2, r2, ror pc
400124b4:	69206425 	stmdbvs	r0!, {r0, r2, r5, sl, sp, lr}
400124b8:	6946206e 	stmdbvs	r6, {r1, r2, r3, r5, r6, sp}^
400124bc:	253a656c 	ldrcs	r6, [sl, #-1388]!	; 0x56c
400124c0:	694c2073 	stmdbvs	ip, {r0, r1, r4, r5, r6, sp}^
400124c4:	253a656e 	ldrcs	r6, [sl, #-1390]!	; 0x56e
400124c8:	6d000a64 	vstrvs	s0, [r0, #-400]	; 0xfffffe70
400124cc:	2f737973 	svccs	0x00737973
400124d0:	6948766d 	stmdbvs	r8, {r0, r2, r3, r5, r6, r9, sl, ip, sp, lr}^
400124d4:	70536867 	subsvc	r6, r3, r7, ror #16
400124d8:	45646565 	strbmi	r6, [r4, #-1381]!	; 0x565
400124dc:	7053766e 	subsvc	r7, r3, lr, ror #12
400124e0:	632e6365 	teqvs	lr, #-1811939327	; 0x94000001
400124e4:	43766d00 	cmnmi	r6, #0, 26
400124e8:	506c7274 	rsbpl	r7, ip, r4, ror r2
400124ec:	6f507865 	svcvs	0x00507865
400124f0:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
400124f4:	65537974 	ldrbvs	r7, [r3, #-2420]	; 0x974
400124f8:	54203a74 	strtpl	r3, [r0], #-2676	; 0xa74
400124fc:	20495357 	subcs	r5, r9, r7, asr r3
40012500:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
40012504:	61662065 	cmnvs	r6, r5, rrx
40012508:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
4001250c:	656c202c 	strbvs	r2, [ip, #-44]!	; 0x2c
40012510:	6e697661 	cdpvs	6, 6, cr7, cr9, cr1, {3}
40012514:	45502067 	ldrbmi	r2, [r0, #-103]	; 0x67
40012518:	6f702058 	svcvs	0x00702058
4001251c:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
40012520:	69207974 	stmdbvs	r0!, {r2, r4, r5, r6, r8, fp, ip, sp, lr}
40012524:	5045206e 	subpl	r2, r5, lr, rrx
40012528:	646f6d20 	strbtvs	r6, [pc], #-3360	; 40012530 <mvSysEnvTimerIsRefClk25Mhz+0x104>
4001252c:	6d000a65 	vstrvs	s0, [r0, #-404]	; 0xfffffe6c
40012530:	72655376 	rsbvc	r5, r5, #-671088639	; 0xd8000001
40012534:	50736564 	rsbspl	r6, r3, r4, ror #10
40012538:	7265776f 	rsbvc	r7, r5, #29097984	; 0x1bc0000
4001253c:	74437055 	strbvc	r7, [r3], #-85	; 0x55
40012540:	203a6c72 	eorscs	r6, sl, r2, ror ip
40012544:	20646162 	rsbcs	r6, r4, r2, ror #2
40012548:	64726573 	ldrbtvs	r6, [r2], #-1395	; 0x573
4001254c:	79547365 	ldmdbvc	r4, {r0, r2, r5, r6, r8, r9, ip, sp, lr}^
40012550:	70206570 	eorvc	r6, r0, r0, ror r5
40012554:	6d617261 	stclvs	2, cr7, [r1, #-388]!	; 0xfffffe7c
40012558:	72657465 	rsbvc	r7, r5, #1694498816	; 0x65000000
4001255c:	6f70000a 	svcvs	0x0070000a
40012560:	55726577 	ldrbpl	r6, [r2, #-1399]!	; 0x577
40012564:	72655370 	rsbvc	r5, r5, #112, 6	; 0xc0000001
40012568:	4c736564 	ldclmi	5, cr6, [r3], #-400	; 0xfffffe70
4001256c:	73656e61 	cmnvc	r5, #1552	; 0x610
40012570:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
40012574:	70707573 	rsbsvc	r7, r0, r3, ror r5
40012578:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
4001257c:	65722064 	ldrbvs	r2, [r2, #-100]!	; 0x64
40012580:	6c632066 	wstrhvs	wr2, [r3], #-102
40012584:	0a6b636f 	beq	41aeb348 <hwsDeviceSpecUnitInfo+0x1acaa5c>
40012588:	72655300 	rsbvc	r5, r5, #0, 6
4001258c:	20736564 	rsbscs	r6, r3, r4, ror #10
40012590:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
40012594:	696c6169 	stmdbvs	ip!, {r0, r3, r5, r6, r8, sp, lr}^
40012598:	6974617a 	ldmdbvs	r4!, {r1, r3, r4, r5, r6, r8, sp, lr}^
4001259c:	2d206e6f 	stccs	14, cr6, [r0, #-444]!	; 0xfffffe44
400125a0:	72655620 	rsbvc	r5, r5, #32, 12	; 0x2000000
400125a4:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
400125a8:	2e31203a 	mrccs	0, 1, r2, cr1, cr10, {1}
400125ac:	0a322e30 	beq	40c9de74 <hwsDeviceSpecUnitInfo+0xc7d588>
400125b0:	50766d00 	rsbspl	r6, r6, r0, lsl #26
400125b4:	6f4c7865 	svcvs	0x004c7865
400125b8:	426c6163 	rsbmi	r6, ip, #-1073741800	; 0xc0000018
400125bc:	754e7375 	strbvc	r7, [lr, #-885]	; 0x375
400125c0:	7465536d 	strbtvc	r5, [r5], #-877	; 0x36d
400125c4:	6c49203a 	wstrhvs	wr2, [r9], #-58
400125c8:	6167656c 	cmnvs	r7, ip, ror #10
400125cc:	7562206c 	strbvc	r2, [r2, #-108]!	; 0x6c
400125d0:	756e2073 	strbvc	r2, [lr, #-115]!	; 0x73
400125d4:	7265626d 	rsbvc	r6, r5, #-805306362	; 0xd0000006
400125d8:	0a642520 	beq	4191ba60 <hwsDeviceSpecUnitInfo+0x18fb174>
400125dc:	202a2a00 	eorcs	r2, sl, r0, lsl #20
400125e0:	6b6e694c 	blvs	41bacb18 <hwsDeviceSpecUnitInfo+0x1b8c22c>
400125e4:	20736920 	rsbscs	r6, r3, r0, lsr #18
400125e8:	316e6547 	cmncc	lr, r7, asr #10
400125ec:	6863202c 	stmdavs	r3!, {r2, r3, r5, sp}^
400125f0:	206b6365 	rsbcs	r6, fp, r5, ror #6
400125f4:	20656874 	rsbcs	r6, r5, r4, ror r8
400125f8:	63205045 	teqvs	r0, #69	; 0x45
400125fc:	62617061 	rsbvs	r7, r1, #97	; 0x61
40012600:	74696c69 	strbtvc	r6, [r9], #-3177	; 0xc69
40012604:	000a2079 	andeq	r2, sl, r9, ror r0
40012608:	3a584550 	bcc	41623b50 <hwsDeviceSpecUnitInfo+0x1603264>
4001260c:	78657020 	stmdavc	r5!, {r5, ip, sp, lr}^
40012610:	20786449 	rsbscs	r6, r8, r9, asr #8
40012614:	4c202c00 	stcmi	12, cr2, [r0], #-0
40012618:	206b6e69 	rsbcs	r6, fp, r9, ror #28
4001261c:	72677075 	rsbvc	r7, r7, #117	; 0x75
40012620:	64656461 	strbtvs	r6, [r5], #-1121	; 0x461
40012624:	206f7420 	rsbcs	r7, pc, r0, lsr #8
40012628:	326e6547 	rsbcc	r6, lr, #297795584	; 0x11c00000
4001262c:	73616220 	cmnvc	r1, #32, 4
40012630:	6f206465 	svcvs	0x00206465
40012634:	6c63206e 	wstrhvs	wr2, [r3], #-110
40012638:	746e6569 	strbtvc	r6, [lr], #-1385	; 0x569
4001263c:	61706320 	cmnvs	r0, r0, lsr #6
40012640:	696c6962 	stmdbvs	ip!, {r1, r5, r6, r8, fp, sp, lr}^
40012644:	73656974 	cmnvc	r5, #116, 18	; 0x1d0000
40012648:	2c000a20 	stccs	10, cr0, [r0], {32}
4001264c:	6d657220 	stclvs	2, cr7, [r5, #-128]!	; 0xffffff80
40012650:	736e6961 	cmnvc	lr, #1589248	; 0x184000
40012654:	6e654720 	cdpvs	7, 6, cr4, cr5, cr0, {1}
40012658:	2c000a31 	stccs	10, cr0, [r0], {49}	; 0x31
4001265c:	74656420 	strbtvc	r6, [r5], #-1056	; 0x420
40012660:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0x365
40012664:	6f6e2064 	svcvs	0x006e2064
40012668:	6e696c20 	cdpvs	12, 6, cr6, cr9, cr0, {1}
4001266c:	25000a6b 	strcs	r0, [r0, #-2667]	; 0xa6b
40012670:	45203a73 	strmi	r3, [r0, #-2675]!	; 0xa73
40012674:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
40012678:	6f62203a 	svcvs	0x0062203a
4001267c:	20647261 	rsbcs	r7, r4, r1, ror #4
40012680:	65646e69 	strbvs	r6, [r4, #-3689]!	; 0xe69
40012684:	64252078 	strtvs	r2, [r5], #-120	; 0x78
40012688:	20736920 	rsbscs	r6, r3, r0, lsr #18
4001268c:	20746f6e 	rsbscs	r6, r4, lr, ror #30
40012690:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
40012694:	64000a64 	strvs	r0, [r0], #-2660	; 0xa64
40012698:	47337264 	ldrmi	r7, [r3, -r4, ror #4]!
4001269c:	6f547465 	svcvs	0x00547465
400126a0:	6f6c6f70 	svcvs	0x006c6f70
400126a4:	614d7967 	cmpvs	sp, r7, ror #18
400126a8:	62203a70 	eorvs	r3, r0, #112, 20	; 0x70000
400126ac:	6472616f 	ldrbtvs	r6, [r2], #-367	; 0x16f
400126b0:	303d4449 	eorscc	r4, sp, r9, asr #8
400126b4:	0a782578 	beq	41e1bc9c <hwsDeviceSpecUnitInfo+0x1dfb3b0>
400126b8:	69614600 	stmdbvs	r1!, {r9, sl, lr}^
400126bc:	2064656c 	rsbcs	r6, r4, ip, ror #10
400126c0:	20746567 	rsbscs	r6, r4, r7, ror #10
400126c4:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
400126c8:	706f5420 	rsbvc	r5, pc, r0, lsr #8
400126cc:	676f6c6f 	strbvs	r6, [pc, -pc, ror #24]!
400126d0:	616d2079 	smcvs	53769	; 0xd209
400126d4:	69282070 	stmdbvs	r8!, {r4, r5, r6, sp}
400126d8:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
400126dc:	62206469 	eorvs	r6, r0, #1761607680	; 0x69000000
400126e0:	6472616f 	ldrbtvs	r6, [r2], #-367	; 0x16f
400126e4:	20444920 	subcs	r4, r4, r0, lsr #18
400126e8:	0a296423 	beq	40a6b77c <hwsDeviceSpecUnitInfo+0xa4ae90>
400126ec:	2a2a0a00 	bcs	40a94ef4 <hwsDeviceSpecUnitInfo+0xa74608>
400126f0:	7245202a 	subvc	r2, r5, #42	; 0x2a
400126f4:	3a726f72 	bcc	41cae4c4 <hwsDeviceSpecUnitInfo+0x1c8dbd8>
400126f8:	72646420 	rsbvc	r6, r4, #32, 8	; 0x20000000
400126fc:	74654733 	strbtvc	r4, [r5], #-1843	; 0x733
40012700:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
40012704:	64446369 	strbvs	r6, [r4], #-873	; 0x369
40012708:	646f4d72 	strbtvs	r4, [pc], #-3442	; 40012710 <mvSysEnvTimerIsRefClk25Mhz+0x2e4>
4001270c:	4e203a65 	vnmulmi.f32	s6, s0, s11
40012710:	616d206f 	cmnvs	sp, pc, rrx
40012714:	20686374 	rsbcs	r6, r8, r4, ror r3
40012718:	20726f66 	rsbscs	r6, r2, r6, ror #30
4001271c:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
40012720:	65747365 	ldrbvs	r7, [r4, #-869]!	; 0x365
40012724:	44442064 	strbmi	r2, [r4], #-100	; 0x64
40012728:	6f6d2052 	svcvs	0x006d2052
4001272c:	202e6564 	eorcs	r6, lr, r4, ror #10
40012730:	0a2a2a2a 	beq	40a9cfe0 <hwsDeviceSpecUnitInfo+0xa7c6f4>
40012734:	6464000a 	strbtvs	r0, [r4], #-10
40012738:	695f3372 	ldmdbvs	pc, {r1, r4, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
4001273c:	5f74696e 	svcpl	0x0074696e
40012740:	76706974 			; <UNDEFINED> instruction: 0x76706974
40012744:	00632e32 	rsbeq	r2, r3, r2, lsr lr
40012748:	6f727245 	svcvs	0x00727245
4001274c:	57203a72 			; <UNDEFINED> instruction: 0x57203a72
40012750:	676e6f72 			; <UNDEFINED> instruction: 0x676e6f72
40012754:	76656420 	strbtvc	r6, [r5], -r0, lsr #8
40012758:	20656369 	rsbcs	r6, r5, r9, ror #6
4001275c:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0x973
40012760:	20666f20 	rsbcs	r6, r6, r0, lsr #30
40012764:	203a7343 	eorscs	r7, sl, r3, asr #6
40012768:	72724500 	rsbsvc	r4, r2, #0, 10
4001276c:	203a726f 	eorscs	r7, sl, pc, ror #4
40012770:	6e6f7257 	mcrvs	2, 3, r7, cr15, cr7, {2}
40012774:	654d2067 	strbvs	r2, [sp, #-103]	; 0x67
40012778:	79726f6d 	ldmdbvc	r2!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
4001277c:	7a697320 	bvc	41a6f404 <hwsDeviceSpecUnitInfo+0x1a4eb18>
40012780:	666f2065 	strbtvs	r2, [pc], -r5, rrx
40012784:	3a734320 	bcc	41ce340c <hwsDeviceSpecUnitInfo+0x1cc2b20>
40012788:	70550020 	subsvc	r0, r5, r0, lsr #32
4001278c:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0x164
40012790:	68502064 	ldmdavs	r0, {r2, r5, r6, sp}^
40012794:	63697379 	cmnvs	r9, #-469762047	; 0xe4000001
40012798:	4d206c61 	stcmi	12, cr6, [r0, #-388]!	; 0xfffffe7c
4001279c:	73206d65 	teqvc	r0, #6464	; 0x1940
400127a0:	20657a69 	rsbcs	r7, r5, r9, ror #20
400127a4:	66207369 	strtvs	r7, [r0], -r9, ror #6
400127a8:	206d6f72 	rsbcs	r6, sp, r2, ror pc
400127ac:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400127b0:	206f7420 	rsbcs	r7, pc, r0, lsr #8
400127b4:	000a7825 	andeq	r7, sl, r5, lsr #16
400127b8:	54207325 	strtpl	r7, [r0], #-805	; 0x325
400127bc:	6e696172 	mcrvs	1, 3, r6, cr9, cr2, {3}
400127c0:	20676e69 	rsbcs	r6, r7, r9, ror #28
400127c4:	75716553 	ldrbvc	r6, [r1, #-1363]!	; 0x553
400127c8:	65636e65 	strbvs	r6, [r3, #-3685]!	; 0xe65
400127cc:	32202d20 	eorcc	r2, r0, #32, 26	; 0x800
400127d0:	6220646e 	eorvs	r6, r0, #1845493760	; 0x6e000000
400127d4:	20746f6f 	rsbscs	r6, r4, pc, ror #30
400127d8:	6b53202d 	blvs	414da894 <hwsDeviceSpecUnitInfo+0x14b9fa8>
400127dc:	0a207069 	beq	4082e988 <hwsDeviceSpecUnitInfo+0x80e09c>
400127e0:	20732500 	rsbscs	r2, r3, r0, lsl #10
400127e4:	69617254 	stmdbvs	r1!, {r2, r4, r6, r9, ip, sp, lr}^
400127e8:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
400127ec:	71655320 	cmnvc	r5, r0, lsr #6
400127f0:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
400127f4:	6f742065 	svcvs	0x00742065
400127f8:	6f6c6f70 	svcvs	0x006c6f70
400127fc:	6c207967 	stcvs	9, cr7, [r0], #-412	; 0xfffffe64
40012800:	2064616f 	rsbcs	r6, r4, pc, ror #2
40012804:	4146202d 	cmpmi	r6, sp, lsr #32
40012808:	44454c49 	strbmi	r4, [r5], #-3145	; 0xc49
4001280c:	7325000a 	teqvc	r5, #10
40012810:	61725420 	cmnvs	r2, r0, lsr #8
40012814:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40012818:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4001281c:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40012820:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40012824:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40012828:	0a44454c 	beq	41123d60 <hwsDeviceSpecUnitInfo+0x1103474>
4001282c:	20732500 	rsbscs	r2, r3, r0, lsl #10
40012830:	69617254 	stmdbvs	r1!, {r2, r4, r6, r9, ip, sp, lr}^
40012834:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
40012838:	71655320 	cmnvc	r5, r0, lsr #6
4001283c:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
40012840:	202d2065 	eorcs	r2, sp, r5, rrx
40012844:	74697753 	strbtvc	r7, [r9], #-1875	; 0x753
40012848:	6e696863 	cdpvs	8, 6, cr6, cr9, cr3, {3}
4001284c:	42582067 	subsmi	r2, r8, #103	; 0x67
40012850:	57205241 	strpl	r5, [r0, -r1, asr #4]!
40012854:	6f646e69 	svcvs	0x00646e69
40012858:	6f742077 	svcvs	0x00742077
4001285c:	73614620 	cmnvc	r1, #32, 12	; 0x2000000
40012860:	74615074 	strbtvc	r5, [r1], #-116	; 0x74
40012864:	69572068 	ldmdbvs	r7, {r3, r5, r6, sp}^
40012868:	776f646e 	strbvc	r6, [pc, -lr, ror #8]!
4001286c:	64000a20 	strvs	r0, [r0], #-2592	; 0xa20
40012870:	46337264 	ldrtmi	r7, [r3], -r4, ror #4
40012874:	50747361 	rsbspl	r7, r4, r1, ror #6
40012878:	44687461 	strbtmi	r7, [r8], #-1121	; 0x461
4001287c:	6d616e79 	stclvs	14, cr6, [r1, #-484]!	; 0xfffffe1c
40012880:	73436369 	movtvc	r6, #13161	; 0x3369
40012884:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0x953
40012888:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
4001288c:	46206769 	strtmi	r6, [r0], -r9, ror #14
40012890:	454c4941 	strbmi	r4, [ip, #-2369]	; 0x941
40012894:	25000a44 	strcs	r0, [r0, #-2628]	; 0xa44
40012898:	72542073 	subsvc	r2, r4, #115	; 0x73
4001289c:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
400128a0:	5320676e 	teqpl	r0, #28835840	; 0x1b80000
400128a4:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
400128a8:	2065636e 	rsbcs	r6, r5, lr, ror #6
400128ac:	6e45202d 	walignivs	wr2, wr5, wr13, #4
400128b0:	20646564 	rsbcs	r6, r4, r4, ror #10
400128b4:	63637553 	cmnvs	r3, #348127232	; 0x14c00000
400128b8:	66737365 	ldrbtvs	r7, [r3], -r5, ror #6
400128bc:	796c6c75 	stmdbvc	ip!, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
400128c0:	4444000a 	strbmi	r0, [r4], #-10
400128c4:	61003352 	tstvs	r0, r2, asr r3
400128c8:	355f3363 	ldrbcc	r3, [pc, #-867]	; 4001256d <mvSysEnvTimerIsRefClk25Mhz+0x141>
400128cc:	61003333 	tstvs	r0, r3, lsr r3
400128d0:	365f3363 	ldrbcc	r3, [pc], -r3, ror #6
400128d4:	61003736 	tstvs	r0, r6, lsr r7
400128d8:	385f3363 	ldmdacc	pc, {r0, r1, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
400128dc:	61003030 	tstvs	r0, r0, lsr r0
400128e0:	395f3363 	ldmdbcc	pc, {r0, r1, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
400128e4:	2d003333 	stccs	3, cr3, [r0, #-204]	; 0xffffff34
400128e8:	7564202d 	strbvc	r2, [r4, #-45]!	; 0x2d
400128ec:	2074696e 	rsbscs	r6, r4, lr, ror #18
400128f0:	69676572 	stmdbvs	r7!, {r1, r4, r5, r6, r8, sl, sp, lr}^
400128f4:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
400128f8:	2d2d2073 	wstrbcs	wr2, [sp, #-115]!
400128fc:	7830000a 	ldmdavc	r0!, {r1, r3}
40012900:	00207825 	eoreq	r7, r0, r5, lsr #16
40012904:	50202d2d 	eorpl	r2, r0, sp, lsr #26
40012908:	72207968 	eorvc	r7, r0, #104, 18	; 0x1a0000
4001290c:	73696765 	cmnvc	r9, #26476544	; 0x1940000
40012910:	73726574 	cmnvc	r2, #116, 10	; 0x1d000000
40012914:	0a2d2d20 	beq	40b5dd9c <hwsDeviceSpecUnitInfo+0xb3d4b0>
40012918:	2d6e5500 	stclcs	5, cr5, [lr, #-0]
4001291c:	574f4e4b 	strbpl	r4, [pc, -fp, asr #28]
40012920:	6954004e 	ldmdbvs	r4, {r1, r2, r3, r6}^
40012924:	3a656c74 	bcc	4196dafc <hwsDeviceSpecUnitInfo+0x194d210>
40012928:	462f4920 	strtmi	r4, [pc], -r0, lsr #18
4001292c:	202c2023 	eorcs	r2, ip, r3, lsr #32
40012930:	432c6a54 	teqmi	ip, #84, 20	; 0x54000
40012934:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
40012938:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
4001293c:	304e6e6f 	subcc	r6, lr, pc, ror #28
40012940:	6c61432c 	stclvs	3, cr4, [r1], #-176	; 0xffffff50
40012944:	61726269 	cmnvs	r2, r9, ror #4
40012948:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
4001294c:	432c3050 	teqmi	ip, #80	; 0x50
40012950:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
40012954:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
40012958:	314e6e6f 	cmpcc	lr, pc, ror #28
4001295c:	6c61432c 	stclvs	3, cr4, [r1], #-176	; 0xffffff50
40012960:	61726269 	cmnvs	r2, r9, ror #4
40012964:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
40012968:	432c3150 	teqmi	ip, #80, 2
4001296c:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
40012970:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
40012974:	324e6e6f 	subcc	r6, lr, #1776	; 0x6f0
40012978:	6c61432c 	stclvs	3, cr4, [r1], #-176	; 0xffffff50
4001297c:	61726269 	cmnvs	r2, r9, ror #4
40012980:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
40012984:	002c3250 	eoreq	r3, ip, r0, asr r2
40012988:	64255343 	strtvs	r5, [r5], #-835	; 0x343
4001298c:	00202c20 	eoreq	r2, r0, r0, lsr #24
40012990:	78545756 	ldmdavc	r4, {r1, r2, r4, r6, r8, r9, sl, ip, lr}^
40012994:	5257562c 	subspl	r5, r7, #44, 12	; 0x2c00000
40012998:	4c572c78 	mrrcmi	12, 7, r2, r7, cr8
4001299c:	746f745f 	strbtvc	r7, [pc], #-1119	; 400129a4 <mvSysEnvTimerIsRefClk25Mhz+0x578>
400129a0:	5f4c572c 	svcpl	0x004c572c
400129a4:	4c4c4441 	mcrrmi	4, 4, r4, ip, cr1
400129a8:	5f4c572c 	svcpl	0x004c572c
400129ac:	522c4850 	eorpl	r4, ip, #80, 16	; 0x500000
400129b0:	6f545f4c 	svcvs	0x00545f4c
400129b4:	4c522c74 	mrrcmi	12, 7, r2, r2, cr4	; <UNPREDICTABLE>
400129b8:	4c44415f 	wstrdmi	wr4, [r4], #-380	; 0xfffffe84
400129bc:	4c522c4c 	mrrcmi	12, 4, r2, r2, cr12	; <UNPREDICTABLE>
400129c0:	2c48505f 	wstrhcs	wr5, [r8], #-95
400129c4:	535f4c52 	cmppl	pc, #20992	; 0x5200
400129c8:	432c706d 	teqmi	ip, #109	; 0x6d
400129cc:	78546e65 	ldmdavc	r4, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
400129d0:	6e65432c 	cdpvs	3, 6, cr4, cr5, cr12, {1}
400129d4:	562c7852 			; <UNDEFINED> instruction: 0x562c7852
400129d8:	2c666572 	stclcs	5, cr6, [r6], #-456	; 0xfffffe38
400129dc:	72565144 	subsvc	r5, r6, #68, 2
400129e0:	002c6665 	eoreq	r6, ip, r5, ror #12
400129e4:	50000909 	andpl	r0, r0, r9, lsl #18
400129e8:	78545342 	ldmdavc	r4, {r1, r6, r8, r9, ip, lr}^
400129ec:	6461502d 	strbtvs	r5, [r1], #-45	; 0x2d
400129f0:	002c6425 	eoreq	r6, ip, r5, lsr #8
400129f4:	52534250 	subspl	r4, r3, #80, 4
400129f8:	61502d78 	cmpvs	r0, r8, ror sp
400129fc:	2c642564 	stclcs	5, cr2, [r4], #-400	; 0xfffffe70
40012a00:	74614400 	strbtvc	r4, [r1], #-1024	; 0x400
40012a04:	25203a61 	strcs	r3, [r0, #-2657]!	; 0xa61
40012a08:	64252c64 	strtvs	r2, [r5], #-3172	; 0xc64
40012a0c:	6425002c 	strtvs	r0, [r5], #-44	; 0x2c
40012a10:	2c64252c 	stclcs	5, cr2, [r4], #-176	; 0xffffff50
40012a14:	252c6425 	strcs	r6, [ip, #-1061]!	; 0x425
40012a18:	54002c64 	strpl	r2, [r0], #-3172	; 0xc64
40012a1c:	58520058 	ldmdapl	r2, {r3, r4, r6}^
40012a20:	00785400 	rsbseq	r5, r8, r0, lsl #8
40012a24:	46007852 			; <UNDEFINED> instruction: 0x46007852
40012a28:	6c616e69 	stclvs	14, cr6, [r1], #-420	; 0xfffffe5c
40012a2c:	2053432c 	subscs	r4, r3, ip, lsr #6
40012a30:	252c6425 	strcs	r6, [ip, #-1061]!	; 0x425
40012a34:	77532c73 			; <UNDEFINED> instruction: 0x77532c73
40012a38:	2c706565 	ldclcs	5, cr6, [r0], #-404	; 0xfffffe6c
40012a3c:	75736552 	ldrbvc	r6, [r3, #-1362]!	; 0x552
40012a40:	412c746c 	teqmi	ip, ip, ror #8
40012a44:	2c6c6c64 	stclcs	12, cr6, [ip], #-400	; 0xfffffe70
40012a48:	462f4900 	strtmi	r4, [pc], -r0, lsl #18
40012a4c:	502d6425 	eorpl	r6, sp, r5, lsr #8
40012a50:	64255948 	strtvs	r5, [r5], #-2376	; 0x948
40012a54:	00202c20 	eoreq	r2, r0, r0, lsr #24
40012a58:	25462f49 	strbcs	r2, [r6, #-3913]	; 0xf49
40012a5c:	202c2064 	eorcs	r2, ip, r4, rrx
40012a60:	6e694600 	cdpvs	6, 6, cr4, cr9, cr0, {0}
40012a64:	252c6c61 	strcs	r6, [ip, #-3169]!	; 0xc61
40012a68:	77532c73 			; <UNDEFINED> instruction: 0x77532c73
40012a6c:	2c706565 	ldclcs	5, cr6, [r0], #-404	; 0xfffffe6c
40012a70:	75736552 	ldrbvc	r6, [r3, #-1362]!	; 0x552
40012a74:	202c746c 	eorcs	r7, ip, ip, ror #8
40012a78:	2c206425 	stccs	4, cr6, [r0], #-148	; 0xffffff6c
40012a7c:	64382500 	ldrtvs	r2, [r8], #-1280	; 0x500
40012a80:	00202c20 	eoreq	r2, r0, r0, lsr #24
40012a84:	442c7325 	strtmi	r7, [ip], #-805	; 0x325
40012a88:	412c5351 	teqmi	ip, r1, asr r3
40012a8c:	2c4c4c44 	mcrrcs	12, 4, r4, ip, cr4
40012a90:	46002c2c 	strmi	r2, [r0], -ip, lsr #24
40012a94:	6c616e69 	stclvs	14, cr6, [r1], #-420	; 0xfffffe5c
40012a98:	2053432c 	subscs	r4, r3, ip, lsr #6
40012a9c:	252c6425 	strcs	r6, [ip, #-1061]!	; 0x425
40012aa0:	654c2c73 	strbvs	r2, [ip, #-3187]	; 0xc73
40012aa4:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
40012aa8:	522c676e 	eorpl	r6, ip, #28835840	; 0x1b80000
40012aac:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
40012ab0:	64412c74 	strbvs	r2, [r1], #-3188	; 0xc74
40012ab4:	002c6c6c 	eoreq	r6, ip, ip, ror #24
40012ab8:	616e6946 	cmnvs	lr, r6, asr #18
40012abc:	73252c6c 	teqvc	r5, #108, 24	; 0x6c00
40012ac0:	76654c2c 	strbtvc	r4, [r5], -ip, lsr #24
40012ac4:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
40012ac8:	65775367 	ldrbvs	r5, [r7, #-871]!	; 0x367
40012acc:	522c7065 	eorpl	r7, ip, #101	; 0x65
40012ad0:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
40012ad4:	25202c74 	strcs	r2, [r0, #-3188]!	; 0xc74
40012ad8:	002c2064 	eoreq	r2, ip, r4, rrx
40012adc:	442c7325 	strtmi	r7, [ip], #-805	; 0x325
40012ae0:	4c2c5351 	stcmi	3, cr5, [ip], #-324	; 0xfffffebc
40012ae4:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
40012ae8:	2c676e69 	stclcs	14, cr6, [r7], #-420	; 0xfffffe5c
40012aec:	55002c2c 	strpl	r2, [r0, #-3116]	; 0xc2c
40012af0:	6f6e6b6e 	svcvs	0x006e6b6e
40012af4:	46206e77 			; <UNDEFINED> instruction: 0x46206e77
40012af8:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
40012afc:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
40012b00:	3d3d3d00 	ldccc	13, cr3, [sp, #-0]
40012b04:	494c4156 	stmdbmi	ip, {r1, r2, r4, r6, r8, lr}^
40012b08:	45544144 	ldrbmi	r4, [r4, #-324]	; 0x144
40012b0c:	4e495720 	cdpmi	7, 4, cr5, cr9, cr0, {1}
40012b10:	20574f44 	subscs	r4, r7, r4, asr #30
40012b14:	20474f4c 	subcs	r4, r7, ip, asr #30
40012b18:	52415453 	subpl	r5, r1, #1392508928	; 0x53000000
40012b1c:	3d3d3d54 	ldccc	13, cr3, [sp, #-336]!	; 0xfffffeb0
40012b20:	4444000a 	strbmi	r0, [r4], #-10
40012b24:	72462052 	subvc	r2, r6, #82	; 0x52
40012b28:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
40012b2c:	3a79636e 	bcc	41e6b8ec <hwsDeviceSpecUnitInfo+0x1e4b000>
40012b30:	20732520 	rsbscs	r2, r3, r0, lsr #10
40012b34:	3d3d2020 	wldrbcc	wr2, [sp, #-32]!
40012b38:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
40012b3c:	3d3d000a 	wldrbcc	wr0, [sp, #-10]!
40012b40:	4c41563d 	mcrrmi	6, 3, r5, r1, cr13
40012b44:	54414449 	strbpl	r4, [r1], #-1097	; 0x449
40012b48:	49572045 	ldmdbmi	r7, {r0, r2, r6, sp}^
40012b4c:	574f444e 	strbpl	r4, [pc, -lr, asr #8]
40012b50:	474f4c20 	strbmi	r4, [pc, -r0, lsr #24]
40012b54:	444e4520 	strbmi	r4, [lr], #-1312	; 0x520
40012b58:	3d3d3d20 	ldccc	13, cr3, [sp, #-128]!	; 0xffffff80
40012b5c:	4649000a 	strbmi	r0, [r9], -sl
40012b60:	20642520 	rsbcs	r2, r4, r0, lsr #10
40012b64:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
40012b68:	0a3a7375 	beq	40eaf944 <hwsDeviceSpecUnitInfo+0xe8f058>
40012b6c:	6e490900 	cdpvs	9, 4, cr0, cr9, cr0, {0}
40012b70:	43207469 	teqmi	r0, #1761607680	; 0x69000000
40012b74:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
40012b78:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xc6f
40012b7c:	25203a72 	strcs	r3, [r0, #-2674]!	; 0xa72
40012b80:	09000a73 	stmdbeq	r0, {r0, r1, r4, r5, r6, r9, fp}
40012b84:	20776f4c 	rsbscs	r6, r7, ip, asr #30
40012b88:	71657266 	cmnvc	r5, r6, ror #4
40012b8c:	6e6f4320 	cdpvs	3, 6, cr4, cr15, cr0, {1}
40012b90:	3a676966 	bcc	419ed130 <hwsDeviceSpecUnitInfo+0x19cc844>
40012b94:	0a732520 	beq	41cdc01c <hwsDeviceSpecUnitInfo+0x1cbb730>
40012b98:	6f4c0900 	svcvs	0x004c0900
40012b9c:	50206461 	eorpl	r6, r0, r1, ror #8
40012ba0:	65747461 	ldrbvs	r7, [r4, #-1121]!	; 0x461
40012ba4:	203a6e72 	eorscs	r6, sl, r2, ror lr
40012ba8:	000a7325 	andeq	r7, sl, r5, lsr #6
40012bac:	64654d09 	strbtvs	r4, [r5], #-3337	; 0xd09
40012bb0:	206d7569 	rsbcs	r7, sp, r9, ror #10
40012bb4:	71657266 	cmnvc	r5, r6, ror #4
40012bb8:	6e6f4320 	cdpvs	3, 6, cr4, cr15, cr0, {1}
40012bbc:	3a676966 	bcc	419ed15c <hwsDeviceSpecUnitInfo+0x19cc870>
40012bc0:	0a732520 	beq	41cdc048 <hwsDeviceSpecUnitInfo+0x1cbb75c>
40012bc4:	4c570900 	mrrcmi	9, 0, r0, r7, cr0
40012bc8:	7325203a 	teqvc	r5, #58	; 0x3a
40012bcc:	5209000a 	andpl	r0, r9, #10
40012bd0:	25203a4c 	strcs	r3, [r0, #-2636]!	; 0xa4c
40012bd4:	09000a73 	stmdbeq	r0, {r0, r1, r4, r5, r6, r9, fp}
40012bd8:	53204c57 	teqpl	r0, #22272	; 0x5700
40012bdc:	3a707075 	bcc	41c2edb8 <hwsDeviceSpecUnitInfo+0x1c0e4cc>
40012be0:	0a732520 	beq	41cdc068 <hwsDeviceSpecUnitInfo+0x1cbb77c>
40012be4:	42500900 	subsmi	r0, r0, #0, 18
40012be8:	58522053 	ldmdapl	r2, {r0, r1, r4, r6, sp}^
40012bec:	7325203a 	teqvc	r5, #58	; 0x3a
40012bf0:	5009000a 	andpl	r0, r9, sl
40012bf4:	54205342 	strtpl	r5, [r0], #-834	; 0x342
40012bf8:	25203a58 	strcs	r3, [r0, #-2648]!	; 0xa58
40012bfc:	09000a73 	stmdbeq	r0, {r0, r1, r4, r5, r6, r9, fp}
40012c00:	67726154 			; <UNDEFINED> instruction: 0x67726154
40012c04:	66207465 	strtvs	r7, [r0], -r5, ror #8
40012c08:	20716572 	rsbscs	r6, r1, r2, ror r5
40012c0c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
40012c10:	203a6769 	eorscs	r6, sl, r9, ror #14
40012c14:	000a7325 	andeq	r7, sl, r5, lsr #6
40012c18:	204c5709 	subcs	r5, ip, r9, lsl #14
40012c1c:	203a4654 	eorscs	r4, sl, r4, asr r6
40012c20:	000a7325 	andeq	r7, sl, r5, lsr #6
40012c24:	204c5209 	subcs	r5, ip, r9, lsl #4
40012c28:	203a4654 	eorscs	r4, sl, r4, asr r6
40012c2c:	000a7325 	andeq	r7, sl, r5, lsr #6
40012c30:	204c5709 	subcs	r5, ip, r9, lsl #14
40012c34:	53204654 	teqpl	r0, #84, 12	; 0x5400000
40012c38:	3a707075 	bcc	41c2ee14 <hwsDeviceSpecUnitInfo+0x1c0e528>
40012c3c:	0a732520 	beq	41cdc0c4 <hwsDeviceSpecUnitInfo+0x1cbb7d8>
40012c40:	65430900 	strbvs	r0, [r3, #-2304]	; 0x900
40012c44:	2072746e 	rsbscs	r7, r2, lr, ror #8
40012c48:	203a5852 	eorscs	r5, sl, r2, asr r8
40012c4c:	000a7325 	andeq	r7, sl, r5, lsr #6
40012c50:	45525609 	ldrbmi	r5, [r2, #-1545]	; 0x609
40012c54:	41435f46 	cmpmi	r3, r6, asr #30
40012c58:	5242494c 	subpl	r4, r2, #76, 18	; 0x130000
40012c5c:	4f495441 	svcmi	0x00495441
40012c60:	25203a4e 	strcs	r3, [r0, #-2638]!	; 0xa4e
40012c64:	09000a73 	stmdbeq	r0, {r0, r1, r4, r5, r6, r9, fp}
40012c68:	746e6543 	strbtvc	r6, [lr], #-1347	; 0x543
40012c6c:	58542072 	ldmdapl	r4, {r1, r4, r5, r6, sp}^
40012c70:	7325203a 	teqvc	r5, #58	; 0x3a
40012c74:	7277000a 	rsbsvc	r0, r7, #10
40012c78:	20676e6f 	rsbcs	r6, r7, pc, ror #28
40012c7c:	206d656d 	rsbcs	r6, sp, sp, ror #10
40012c80:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0x973
40012c84:	616e6500 	cmnvs	lr, r0, lsl #10
40012c88:	64656c62 	strbtvs	r6, [r5], #-3170	; 0xc62
40012c8c:	73696400 	cmnvc	r9, #0, 8
40012c90:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
40012c94:	69090064 	stmdbvs	r9, {r2, r5, r6}
40012c98:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
40012c9c:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
40012ca0:	6b73614d 	blvs	41ceb1dc <hwsDeviceSpecUnitInfo+0x1cca8f0>
40012ca4:	7830203a 	ldmdavc	r0!, {r1, r3, r4, r5, sp}
40012ca8:	000a7825 	andeq	r7, sl, r5, lsr #16
40012cac:	6d754e09 	ldclvs	14, cr4, [r5, #-36]!	; 0xffffffdc
40012cb0:	73754220 	cmnvc	r5, #32, 4
40012cb4:	2520203a 	strcs	r2, [r0, #-58]!	; 0x3a
40012cb8:	09000a64 	stmdbeq	r0, {r2, r5, r6, r9, fp}
40012cbc:	69746361 	ldmdbvs	r4!, {r0, r5, r6, r8, r9, sp, lr}^
40012cc0:	75426576 	strbvc	r6, [r2, #-1398]	; 0x576
40012cc4:	73614d73 	cmnvc	r1, #7360	; 0x1cc0
40012cc8:	30203a6b 	eorcc	r3, r0, fp, ror #20
40012ccc:	0a782578 	beq	41e1c2b4 <hwsDeviceSpecUnitInfo+0x1dfb9c8>
40012cd0:	49090a00 	stmdbmi	r9, {r9, fp}
40012cd4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
40012cd8:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
40012cdc:	3a444920 	bcc	41125164 <hwsDeviceSpecUnitInfo+0x1104878>
40012ce0:	0a642520 	beq	4191c168 <hwsDeviceSpecUnitInfo+0x18fb87c>
40012ce4:	44090900 	strmi	r0, [r9], #-2304	; 0x900
40012ce8:	46205244 	strtmi	r5, [r0], -r4, asr #4
40012cec:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
40012cf0:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
40012cf4:	7325203a 	teqvc	r5, #58	; 0x3a
40012cf8:	0909000a 	stmdbeq	r9, {r1, r3}
40012cfc:	65657053 	strbvs	r7, [r5, #-83]!	; 0x53
40012d00:	6e694264 	cdpvs	2, 6, cr4, cr9, cr4, {3}
40012d04:	6425203a 	strtvs	r2, [r5], #-58	; 0x3a
40012d08:	0909000a 	stmdbeq	r9, {r1, r3}
40012d0c:	57737542 	ldrbpl	r7, [r3, -r2, asr #10]!
40012d10:	68746469 	ldmdavs	r4!, {r0, r3, r5, r6, sl, sp, lr}^
40012d14:	6425203a 	strtvs	r2, [r5], #-58	; 0x3a
40012d18:	0909000a 	stmdbeq	r9, {r1, r3}
40012d1c:	536d654d 	cmnpl	sp, #322961408	; 0x13400000
40012d20:	3a657a69 	bcc	419716cc <hwsDeviceSpecUnitInfo+0x1950de0>
40012d24:	0a732520 	beq	41cdc1ac <hwsDeviceSpecUnitInfo+0x1cbb8c0>
40012d28:	43090900 	movwmi	r0, #39168	; 0x9900
40012d2c:	4c577361 	mrrcmi	3, 6, r7, r7, cr1	; <UNPREDICTABLE>
40012d30:	6425203a 	strtvs	r2, [r5], #-58	; 0x3a
40012d34:	0909000a 	stmdbeq	r9, {r1, r3}
40012d38:	4c736143 	wldrdmi	wr6, [r3], #-268	; 0xfffffef4
40012d3c:	6425203a 	strtvs	r2, [r5], #-58	; 0x3a
40012d40:	0909000a 	stmdbeq	r9, {r1, r3}
40012d44:	706d6554 	rsbvc	r6, sp, r4, asr r5
40012d48:	74617265 	strbtvc	r7, [r1], #-613	; 0x265
40012d4c:	3a657275 	bcc	4196f728 <hwsDeviceSpecUnitInfo+0x194ee3c>
40012d50:	0a642520 	beq	4191c1d8 <hwsDeviceSpecUnitInfo+0x18fb8ec>
40012d54:	42090900 	andmi	r0, r9, #0, 18
40012d58:	25205355 	strcs	r5, [r0, #-853]!	; 0x355
40012d5c:	61702064 	cmnvs	r0, r4, rrx
40012d60:	656d6172 	strbvs	r6, [sp, #-370]!	; 0x172
40012d64:	73726574 	cmnvc	r2, #116, 10	; 0x1d000000
40012d68:	5343202d 	movtpl	r2, #12333	; 0x302d
40012d6c:	73614d20 	cmnvc	r1, #32, 26	; 0x800
40012d70:	30203a6b 	eorcc	r3, r0, fp, ror #20
40012d74:	09782578 	ldmdbeq	r8!, {r3, r4, r5, r6, r8, sl, sp}^
40012d78:	72694d00 	rsbvc	r4, r9, #0, 26
40012d7c:	3a726f72 	bcc	41caeb4c <hwsDeviceSpecUnitInfo+0x1c8e260>
40012d80:	25783020 	ldrbcs	r3, [r8, #-32]!
40012d84:	44000978 	strmi	r0, [r0], #-2424	; 0x978
40012d88:	53205351 	teqpl	r0, #1140850689	; 0x44000001
40012d8c:	20706177 	rsbscs	r6, r0, r7, ror r1
40012d90:	25207369 	strcs	r7, [r0, #-873]!	; 0x369
40012d94:	00092073 	andeq	r2, r9, r3, ror r0
40012d98:	53206b43 	teqpl	r0, #68608	; 0x10c00
40012d9c:	3a706177 	bcc	41c2b380 <hwsDeviceSpecUnitInfo+0x1c0aa94>
40012da0:	00097325 	andeq	r7, r9, r5, lsr #6
40012da4:	78383341 	ldmdavc	r8!, {r0, r6, r8, r9, ip, sp}
40012da8:	33410078 	movtcc	r0, #4216	; 0x1078
40012dac:	00585839 	subseq	r5, r8, r9, lsr r8
40012db0:	00334341 	eorseq	r4, r3, r1, asr #6
40012db4:	00324342 	eorseq	r4, r2, r2, asr #6
40012db8:	6e6b6e55 	mcrvs	14, 3, r6, cr11, cr5, {2}
40012dbc:	206e776f 	rsbcs	r7, lr, pc, ror #14
40012dc0:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
40012dc4:	3d006563 	stccc	5, cr6, [r0, #-396]	; 0xfffffe74
40012dc8:	44203d3d 	strtmi	r3, [r0], #-3389	; 0xd3d
40012dcc:	73205244 	teqvc	r0, #68, 4	; 0x40000004
40012dd0:	70757465 	rsbsvc	r7, r5, r5, ror #8
40012dd4:	41545320 	cmpmi	r4, r0, lsr #6
40012dd8:	3d3d5452 	ldccc	4, cr5, [sp, #-328]!	; 0xfffffeb8
40012ddc:	09000a3d 	stmdbeq	r0, {r0, r2, r3, r4, r5, r9, fp}
40012de0:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
40012de4:	49206563 	stmdbmi	r0!, {r0, r1, r5, r6, r8, sl, sp, lr}
40012de8:	25203a44 	strcs	r3, [r0, #-2628]!	; 0xa44
40012dec:	09000a73 	stmdbeq	r0, {r0, r1, r4, r5, r6, r9, fp}
40012df0:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
40012df4:	4b432020 	blmi	410dae7c <hwsDeviceSpecUnitInfo+0x10ba590>
40012df8:	6c656420 	stclvs	4, cr6, [r5], #-128	; 0xffffff80
40012dfc:	203a7961 	eorscs	r7, sl, r1, ror #18
40012e00:	000a6425 	andeq	r6, sl, r5, lsr #8
40012e04:	203d3d3d 	eorscs	r3, sp, sp, lsr sp
40012e08:	20524444 	subscs	r4, r2, r4, asr #8
40012e0c:	75746573 	ldrbvc	r6, [r4, #-1395]!	; 0x573
40012e10:	4e452070 	mcrmi	0, 2, r2, cr5, cr0, {3}
40012e14:	3d3d3d44 	ldccc	13, cr3, [sp, #-272]!	; 0xfffffef0
40012e18:	4146000a 	cmpmi	r6, sl
40012e1c:	44454c49 	strbmi	r4, [r5], #-3145	; 0xc49
40012e20:	53415000 	movtpl	r5, #4096	; 0x1000
40012e24:	4f4e0053 	svcmi	0x004e0053
40012e28:	4f432054 	svcmi	0x00432054
40012e2c:	454c504d 	strbmi	r5, [ip, #-77]	; 0x4d
40012e30:	00444554 	subeq	r4, r4, r4, asr r5
40012e34:	5f524444 	svcpl	0x00524444
40012e38:	51455246 	cmppl	r5, r6, asr #4
40012e3c:	574f4c5f 	smlsldpl	r4, pc, pc, ip	; <UNPREDICTABLE>
40012e40:	4552465f 	ldrbmi	r4, [r2, #-1631]	; 0x65f
40012e44:	30340051 	eorscc	r0, r4, r1, asr r0
40012e48:	30310030 	eorscc	r0, r1, r0, lsr r0
40012e4c:	33003636 	movwcc	r3, #1590	; 0x636
40012e50:	33003131 	movwcc	r3, #305	; 0x131
40012e54:	34003333 	strcc	r3, [r0], #-819	; 0x333
40012e58:	38003736 	stmdacc	r0, {r1, r2, r4, r5, r8, r9, sl, ip, sp}
40012e5c:	39003035 	stmdbcc	r0, {r0, r2, r4, r5, ip, sp}
40012e60:	44003030 	strmi	r3, [r0], #-48	; 0x30
40012e64:	465f5244 	ldrbmi	r5, [pc], -r4, asr #4
40012e68:	5f514552 	svcpl	0x00514552
40012e6c:	00303633 	eorseq	r3, r0, r3, lsr r6
40012e70:	5f524444 	svcpl	0x00524444
40012e74:	51455246 	cmppl	r5, r6, asr #4
40012e78:	3030315f 	eorscc	r3, r0, pc, asr r1
40012e7c:	31350030 	teqcc	r5, r0, lsr r0
40012e80:	424d2032 	submi	r2, sp, #50	; 0x32
40012e84:	47203100 	strmi	r3, [r0, -r0, lsl #2]!
40012e88:	20320042 	eorscs	r0, r2, r2, asr #32
40012e8c:	34004247 	strcc	r4, [r0], #-583	; 0x247
40012e90:	00424720 	subeq	r4, r2, r0, lsr #14
40012e94:	42472038 	submi	r2, r7, #56	; 0x38
40012e98:	72646400 	rsbvc	r6, r4, #0, 8
40012e9c:	70695433 	rsbvc	r5, r9, r3, lsr r4
40012ea0:	74736942 	ldrbtvc	r6, [r3], #-2370	; 0x942
40012ea4:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
40012ea8:	65746176 	ldrbvs	r6, [r4, #-374]!	; 0x176
40012eac:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40012eb0:	2064656c 	rsbcs	r6, r4, ip, ror #10
40012eb4:	25783028 	ldrbcs	r3, [r8, #-40]!	; 0x28
40012eb8:	000a2978 	andeq	r2, sl, r8, ror r9
40012ebc:	33726464 	cmncc	r2, #100, 8	; 0x64000000
40012ec0:	42706954 	rsbsmi	r6, r0, #84, 18	; 0x150000
40012ec4:	52747369 	rsbspl	r7, r4, #-1543503871	; 0xa4000001
40012ec8:	52646165 	rsbpl	r6, r4, #1073741849	; 0x40000019
40012ecc:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
40012ed0:	61662074 	smcvs	25092	; 0x6204
40012ed4:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
40012ed8:	7245000a 	subvc	r0, r5, #10
40012edc:	3a726f72 	bcc	41caecac <hwsDeviceSpecUnitInfo+0x1c8e3c0>
40012ee0:	20732520 	rsbscs	r2, r3, r0, lsr #10
40012ee4:	6e207369 	cdpvs	3, 2, cr7, cr0, cr9, {3}
40012ee8:	6920746f 	stmdbvs	r0!, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}
40012eec:	6974696e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
40012ef0:	7a696c61 	bvc	41a6e07c <hwsDeviceSpecUnitInfo+0x1a4d790>
40012ef4:	28206465 	stmdacs	r0!, {r0, r2, r5, r6, sl, sp, lr}
40012ef8:	6f676c41 	svcvs	0x00676c41
40012efc:	6d6f4320 	stclvs	3, cr4, [pc, #-128]!	; 40012e84 <mvSysEnvTimerIsRefClk25Mhz+0xa58>
40012f00:	656e6f70 	strbvs	r6, [lr, #-3952]!	; 0xf70
40012f04:	2073746e 	rsbscs	r7, r3, lr, ror #8
40012f08:	696c6156 	stmdbvs	ip!, {r1, r2, r4, r6, r8, sp, lr}^
40012f0c:	69746164 	ldmdbvs	r4!, {r2, r5, r6, r8, sp, lr}^
40012f10:	0a296e6f 	beq	40a6e8d4 <hwsDeviceSpecUnitInfo+0xa4dfe8>
40012f14:	52444400 	subpl	r4, r4, #0, 8
40012f18:	72542033 	subsvc	r2, r4, #51	; 0x33
40012f1c:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
40012f20:	5320676e 	teqpl	r0, #28835840	; 0x1b80000
40012f24:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
40012f28:	2065636e 	rsbcs	r6, r5, lr, ror #6
40012f2c:	6556202d 	ldrbvs	r2, [r6, #-45]	; 0x2d
40012f30:	49542072 	ldmdbmi	r4, {r1, r4, r5, r6, sp}^
40012f34:	2e312d50 	mrccs	13, 1, r2, cr1, cr0, {2}
40012f38:	002e3535 	eoreq	r3, lr, r5, lsr r5
40012f3c:	204c4744 	subcs	r4, ip, r4, asr #14
40012f40:	61726170 	cmnvs	r2, r0, ror r1
40012f44:	6120736d 	teqvs	r0, sp, ror #6
40012f48:	30206572 	eorcc	r6, r0, r2, ror r5
40012f4c:	20582578 	subscs	r2, r8, r8, ror r5
40012f50:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40012f54:	25783020 	ldrbcs	r3, [r8, #-32]!
40012f58:	78302058 	ldmdavc	r0!, {r3, r4, r6, sp}
40012f5c:	30205825 	eorcc	r5, r0, r5, lsr #16
40012f60:	20582578 	subscs	r2, r8, r8, ror r5
40012f64:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40012f68:	25783020 	ldrbcs	r3, [r8, #-32]!
40012f6c:	78302058 	ldmdavc	r0!, {r3, r4, r6, sp}
40012f70:	30205825 	eorcc	r5, r0, r5, lsr #16
40012f74:	20582578 	subscs	r2, r8, r8, ror r5
40012f78:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40012f7c:	25783020 	ldrbcs	r3, [r8, #-32]!
40012f80:	78302058 	ldmdavc	r0!, {r3, r4, r6, sp}
40012f84:	000a5825 	andeq	r5, sl, r5, lsr #16
40012f88:	6e205343 	cdpvs	3, 2, cr5, cr0, cr3, {2}
40012f8c:	65626d75 	strbvs	r6, [r2, #-3445]!	; 0xd75
40012f90:	73692072 	cmnvc	r9, #114	; 0x72
40012f94:	66696420 	strbtvs	r6, [r9], -r0, lsr #8
40012f98:	65726566 	ldrbvs	r6, [r2, #-1382]!	; 0x566
40012f9c:	7020746e 	eorvc	r7, r0, lr, ror #8
40012fa0:	62207265 	eorvs	r7, r0, #1342177286	; 0x50000006
40012fa4:	28207375 	stmdacs	r0!, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}
40012fa8:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40012fac:	55422064 	strbpl	r2, [r2, #-100]	; 0x64
40012fb0:	64252053 	strtvs	r2, [r5], #-83	; 0x53
40012fb4:	4e736320 	cdpmi	3, 7, cr6, cr3, cr0, {1}
40012fb8:	25206d75 	strcs	r6, [r0, #-3445]!	; 0xd75
40012fbc:	75632064 	strbvc	r2, [r3, #-100]!	; 0x64
40012fc0:	73437272 	movtvc	r7, #12914	; 0x3272
40012fc4:	206d754e 	rsbcs	r7, sp, lr, asr #10
40012fc8:	0a296425 	beq	40a6c064 <hwsDeviceSpecUnitInfo+0xa4b778>
40012fcc:	446b6300 	strbtmi	r6, [fp], #-768	; 0x300
40012fd0:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
40012fd4:	79685000 	stmdbvc	r8!, {ip, lr}^
40012fd8:	33676552 	cmncc	r7, #343932928	; 0x14800000
40012fdc:	006c6156 	rsbeq	r6, ip, r6, asr r1
40012fe0:	74745267 	ldrbtvc	r5, [r4], #-615	; 0x267
40012fe4:	006d6f4e 	rsbeq	r6, sp, lr, asr #30
40012fe8:	63694467 	cmnvs	r9, #1728053248	; 0x67000000
40012fec:	4f697500 	svcmi	0x00697500
40012ff0:	6f435444 	svcvs	0x00435444
40012ff4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
40012ff8:	705a6700 	subsvc	r6, sl, r0, lsl #14
40012ffc:	61446972 	hvcvs	18066	; 0x4692
40013000:	67006174 	smlsdxvs	r0, r4, r1, r6
40013004:	69726e5a 	ldmdbvs	r2!, {r1, r3, r4, r6, r9, sl, fp, sp, lr}^
40013008:	61746144 	cmnvs	r4, r4, asr #2
4001300c:	705a6700 	subsvc	r6, sl, r0, lsl #14
40013010:	74436972 	strbvc	r6, [r3], #-2418	; 0x972
40013014:	67006c72 	smlsdxvs	r0, r2, ip, r6
40013018:	69726e5a 	ldmdbvs	r2!, {r1, r3, r4, r6, r9, sl, fp, sp, lr}^
4001301c:	6c727443 	ldclvs	4, cr7, [r2], #-268	; 0xfffffef4
40013020:	705a6700 	subsvc	r6, sl, r0, lsl #14
40013024:	4474646f 	ldrbtmi	r6, [r4], #-1135	; 0x46f
40013028:	00617461 	rsbeq	r7, r1, r1, ror #8
4001302c:	6f6e5a67 	svcvs	0x006e5a67
40013030:	61447464 	cmpvs	r4, r4, ror #8
40013034:	67006174 	smlsdxvs	r0, r4, r1, r6
40013038:	646f705a 	strbtvs	r7, [pc], #-90	; 40013040 <mvSysEnvTimerIsRefClk25Mhz+0xc14>
4001303c:	72744374 	rsbsvc	r4, r4, #116, 6	; 0xd0000001
40013040:	5a67006c 	bpl	419d31f8 <hwsDeviceSpecUnitInfo+0x19b290c>
40013044:	74646f6e 	strbtvc	r6, [r4], #-3950	; 0xf6e
40013048:	6c727443 	ldclvs	4, cr7, [r2], #-268	; 0xfffffef4
4001304c:	70697400 	rsbvc	r7, r9, r0, lsl #8
40013050:	696e7544 	stmdbvs	lr!, {r2, r6, r8, sl, ip, sp, lr}^
40013054:	78754d74 	ldmdavc	r5!, {r2, r4, r5, r6, r8, sl, fp, lr}^
40013058:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
4001305c:	75467463 	strbvc	r7, [r6, #-1123]	; 0x463
40013060:	7400636e 	strvc	r6, [r0], #-878	; 0x36e
40013064:	75447069 	strbvc	r7, [r4, #-105]	; 0x69
40013068:	5774696e 	ldrbpl	r6, [r4, -lr, ror #18]!
4001306c:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
40013070:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
40013074:	70697400 	rsbvc	r7, r9, r0, lsl #8
40013078:	696e7544 	stmdbvs	lr!, {r2, r6, r8, sl, ip, sp, lr}^
4001307c:	61655274 	smcvs	21796	; 0x5524
40013080:	6e754664 	cdpvs	6, 7, cr4, cr5, cr4, {3}
40013084:	69740063 	ldmdbvs	r4!, {r0, r1, r5, r6}^
40013088:	74654770 	strbtvc	r4, [r5], #-1904	; 0x770
4001308c:	71657246 	cmnvc	r5, r6, asr #4
40013090:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
40013094:	6e496769 	cdpvs	7, 4, cr6, cr9, cr9, {3}
40013098:	75466f66 	strbvc	r6, [r6, #-3942]	; 0xf66
4001309c:	7400636e 	strvc	r6, [r0], #-878	; 0x36e
400130a0:	65537069 	ldrbvs	r7, [r3, #-105]	; 0x69
400130a4:	65724674 	ldrbvs	r4, [r2, #-1652]!	; 0x674
400130a8:	76694471 			; <UNDEFINED> instruction: 0x76694471
400130ac:	72656469 	rsbvc	r6, r5, #1761607680	; 0x69000000
400130b0:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
400130b4:	70697400 	rsbvc	r7, r9, r0, lsl #8
400130b8:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
400130bc:	6b636f6c 	blvs	418eee74 <hwsDeviceSpecUnitInfo+0x18ce588>
400130c0:	69746152 	ldmdbvs	r4!, {r1, r4, r6, r8, sp, lr}^
400130c4:	7164006f 	cmnvc	r4, pc, rrx
400130c8:	5470614d 	ldrbtpl	r6, [r0], #-333	; 0x14d
400130cc:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
400130d0:	73666400 	cmnvc	r6, #0, 8
400130d4:	46776f4c 	ldrbtmi	r6, [r7], -ip, asr #30
400130d8:	00716572 	rsbseq	r6, r1, r2, ror r5
400130dc:	2078616d 	rsbscs	r6, r8, sp, ror #2
400130e0:	6c6c6f70 	stclvs	15, cr6, [ip], #-448	; 0xfffffe40
400130e4:	20464920 	subcs	r4, r6, r0, lsr #18
400130e8:	0a642523 	beq	4191c57c <hwsDeviceSpecUnitInfo+0x18fbc90>
400130ec:	65724600 	ldrbvs	r4, [r2, #-1536]!	; 0x600
400130f0:	74655371 	strbtvc	r5, [r5], #-881	; 0x371
400130f4:	4444203a 	strbmi	r2, [r4], #-58	; 0x3a
400130f8:	70203352 	eorvc	r3, r0, r2, asr r3
400130fc:	206c6c6f 	rsbcs	r6, ip, pc, ror #24
40013100:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
40013104:	31286465 	teqcc	r8, r5, ror #8
40013108:	6f620029 	svcvs	0x00620029
4001310c:	20647261 	rsbcs	r7, r4, r1, ror #4
40013110:	4d5f4649 	ldclmi	6, cr4, [pc, #-292]	; 40012ff4 <mvSysEnvTimerIsRefClk25Mhz+0xbc8>
40013114:	3d6b7361 	stclcc	3, cr7, [fp, #-388]!	; 0xfffffe7c
40013118:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
4001311c:	74636f20 	strbtvc	r6, [r3], #-3872	; 0xf20
40013120:	50737465 	rsbspl	r7, r3, r5, ror #8
40013124:	6e497265 	cdpvs	2, 4, cr7, cr9, cr5, {3}
40013128:	66726574 			; <UNDEFINED> instruction: 0x66726574
4001312c:	4e656361 	cdpmi	3, 6, cr6, cr5, cr1, {3}
40013130:	303d6d75 	eorscc	r6, sp, r5, ror sp
40013134:	0a782578 	beq	41e1c71c <hwsDeviceSpecUnitInfo+0x1dfbe30>
40013138:	65707300 	ldrbvs	r7, [r0, #-768]!	; 0x300
4001313c:	69426465 	stmdbvs	r2, {r0, r2, r5, r6, sl, sp, lr}^
40013140:	646e496e 	strbtvs	r4, [lr], #-2414	; 0x96e
40013144:	3d207865 	stccc	8, cr7, [r0, #-404]!	; 0xfffffe6c
40013148:	66206425 	strtvs	r6, [r0], -r5, lsr #8
4001314c:	3d716572 	ldclcc	5, cr6, [r1, #-456]!	; 0xfffffe38
40013150:	63206425 	teqvs	r0, #620756992	; 0x25000000
40013154:	64253d6c 	strtvs	r3, [r5], #-3436	; 0xd6c
40013158:	6c776320 	ldclvs	3, cr6, [r7], #-128	; 0xffffff80
4001315c:	0a64253d 	beq	4191c658 <hwsDeviceSpecUnitInfo+0x18fbd6c>
40013160:	69725700 	ldmdbvs	r2!, {r8, r9, sl, ip, lr}^
40013164:	524d6574 	subpl	r6, sp, #116, 10	; 0x1d000000
40013168:	646d4353 	strbtvs	r4, [sp], #-851	; 0x353
4001316c:	6f50203a 	svcvs	0x0050203a
40013170:	63206c6c 	teqvs	r0, #108, 24	; 0x6c00
40013174:	6620646d 	strtvs	r6, [r0], -sp, ror #8
40013178:	006c6961 	rsbeq	r6, ip, r1, ror #18
4001317c:	20766564 	rsbscs	r6, r6, r4, ror #10
40013180:	61206425 	teqvs	r0, r5, lsr #8
40013184:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
40013188:	64252073 	strtvs	r2, [r5], #-115	; 0x73
4001318c:	20464920 	subcs	r4, r6, r0, lsr #18
40013190:	66206425 	strtvs	r6, [r0], -r5, lsr #8
40013194:	20716572 	rsbscs	r6, r1, r2, ror r5
40013198:	000a6425 	andeq	r6, sl, r5, lsr #8
4001319c:	71657246 	cmnvc	r5, r6, asr #4
400131a0:	20746553 	rsbscs	r6, r4, r3, asr r5
400131a4:	20766564 	rsbscs	r6, r6, r4, ror #10
400131a8:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400131ac:	63636120 	cmnvs	r3, #32, 2
400131b0:	20737365 	rsbscs	r7, r3, r5, ror #6
400131b4:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400131b8:	20666920 	rsbcs	r6, r6, r0, lsr #18
400131bc:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400131c0:	65726620 	ldrbvs	r6, [r2, #-1568]!	; 0x620
400131c4:	78302071 	ldmdavc	r0!, {r0, r4, r5, r6, sp}
400131c8:	73207825 	teqvc	r0, #2424832	; 0x250000
400131cc:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
400131d0:	3a642520 	bcc	4191c658 <hwsDeviceSpecUnitInfo+0x18fbd6c>
400131d4:	4600090a 	strmi	r0, [r0], -sl, lsl #18
400131d8:	53716572 	cmnpl	r1, #478150656	; 0x1c800000
400131dc:	203a7465 	eorscs	r7, sl, r5, ror #8
400131e0:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
400131e4:	6c6f7020 	wstrhvs	wr7, [pc], #-32
400131e8:	6166206c 	cmnvs	r6, ip, rrx
400131ec:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
400131f0:	0a293128 	beq	40a5f698 <hwsDeviceSpecUnitInfo+0xa3edac>
400131f4:	65724600 	ldrbvs	r4, [r2, #-1536]!	; 0x600
400131f8:	74655371 	strbtvc	r5, [r5], #-881	; 0x371
400131fc:	4444203a 	strbmi	r2, [r4], #-58	; 0x3a
40013200:	70203352 	eorvc	r3, r0, r2, asr r3
40013204:	206c6c6f 	rsbcs	r6, ip, pc, ror #24
40013208:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
4001320c:	32286465 	eorcc	r6, r8, #1694498816	; 0x65000000
40013210:	46000a29 	strmi	r0, [r0], -r9, lsr #20
40013214:	53716572 	cmnpl	r1, #478150656	; 0x1c800000
40013218:	203a7465 	eorscs	r7, sl, r5, ror #8
4001321c:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
40013220:	6c6f7020 	wstrhvs	wr7, [pc], #-32
40013224:	6166206c 	cmnvs	r6, ip, rrx
40013228:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
4001322c:	0a293328 	beq	40a5fed4 <hwsDeviceSpecUnitInfo+0xa3f5e8>
40013230:	6c6f7000 	wstrhvs	wr7, [pc]
40013234:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
40013238:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
4001323c:	2064656c 	rsbcs	r6, r4, ip, ror #10
40013240:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40013244:	000a2064 	andeq	r2, sl, r4, rrx
40013248:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
4001324c:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
40013250:	6c6c6f72 	stclvs	15, cr6, [ip], #-456	; 0xfffffe38
40013254:	202c7265 	eorcs	r7, ip, r5, ror #4
40013258:	724d6f64 	subvc	r6, sp, #100, 30	; 0x190
4001325c:	79685073 	stmdbvc	r8!, {r0, r1, r4, r5, r6, ip, lr}^
40013260:	2c64253d 	stclcs	5, cr2, [r4], #-244	; 0xffffff0c
40013264:	43736920 	cmnmi	r3, #32, 18	; 0x80000
40013268:	366c7274 			; <UNDEFINED> instruction: 0x366c7274
4001326c:	74694234 	strbtvc	r4, [r9], #-564	; 0x234
40013270:	0a64253d 	beq	4191c76c <hwsDeviceSpecUnitInfo+0x18fbe80>
40013274:	74636100 	strbtvc	r6, [r3], #-256	; 0x100
40013278:	20657669 	rsbcs	r7, r5, r9, ror #12
4001327c:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40013280:	6d000a64 	vstrvs	s0, [r0, #-400]	; 0xfffffe70
40013284:	53796d65 	cmnpl	r9, #6464	; 0x1940
40013288:	20657a69 	rsbcs	r7, r5, r9, ror #20
4001328c:	73206425 	teqvc	r0, #620756992	; 0x25000000
40013290:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
40013294:	496e6942 	stmdbmi	lr!, {r1, r6, r8, fp, sp, lr}^
40013298:	2520646e 	strcs	r6, [r0, #-1134]!	; 0x46e
4001329c:	72662064 	rsbvc	r2, r6, #100	; 0x64
400132a0:	25207165 	strcs	r7, [r0, #-357]!	; 0x165
400132a4:	52742064 	rsbspl	r2, r4, #100	; 0x64
400132a8:	20494645 	subcs	r4, r9, r5, asr #12
400132ac:	000a6425 	andeq	r6, sl, r5, lsr #8
400132b0:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
400132b4:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
400132b8:	6c6c6f72 	stclvs	15, cr6, [ip], #-456	; 0xfffffe38
400132bc:	49207265 	stmdbmi	r0!, {r0, r2, r5, r6, r9, ip, sp, lr}
400132c0:	64252046 	strtvs	r2, [r5], #-70	; 0x46
400132c4:	4d736320 	ldclmi	3, cr6, [r3, #-128]!	; 0xffffff80
400132c8:	206b7361 	rsbcs	r7, fp, r1, ror #6
400132cc:	000a6425 	andeq	r6, sl, r5, lsr #8
400132d0:	61566c63 	cmpvs	r6, r3, ror #24
400132d4:	2065756c 	rsbcs	r7, r5, ip, ror #10
400132d8:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400132dc:	6c776320 	ldclvs	3, cr6, [r7], #-128	; 0xffffff80
400132e0:	206c6156 	rsbcs	r6, ip, r6, asr r1
400132e4:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400132e8:	57000a20 	strpl	r0, [r0, -r0, lsr #20]
400132ec:	494e5241 	stmdbmi	lr, {r0, r6, r9, ip, lr}^
400132f0:	573a474e 	ldrpl	r4, [sl, -lr, asr #14]!
400132f4:	676e6f72 			; <UNDEFINED> instruction: 0x676e6f72
400132f8:	6e6f6320 	cdpvs	3, 6, cr6, cr15, cr0, {1}
400132fc:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
40013300:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
40013304:	66206e6f 	strtvs	r6, [r0], -pc, ror #28
40013308:	7020726f 	eorvc	r7, r0, pc, ror #4
4001330c:	23207075 	teqcs	r0, #117	; 0x75
40013310:	43206425 	teqmi	r0, #620756992	; 0x25000000
40013314:	616d2053 	qdsubvs	r2, r3, sp
40013318:	61206b73 	teqvs	r0, r3, ror fp
4001331c:	4320646e 	teqmi	r0, #1845493760	; 0x6e000000
40013320:	696d2053 	stmdbvs	sp!, {r0, r1, r4, r6, sp}^
40013324:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
40013328:	20676e69 	rsbcs	r6, r7, r9, ror #28
4001332c:	20726f66 	rsbscs	r6, r2, r6, ror #30
40013330:	206c6c61 	rsbcs	r6, ip, r1, ror #24
40013334:	73707570 	cmnvc	r0, #112, 10	; 0x1c000000
40013338:	6f687320 	svcvs	0x00687320
4001333c:	20646c75 	rsbcs	r6, r4, r5, ror ip
40013340:	74206562 	strtvc	r6, [r0], #-1378	; 0x562
40013344:	73206568 	teqvc	r0, #104, 10	; 0x1a000000
40013348:	0a656d61 	beq	4196e8d4 <hwsDeviceSpecUnitInfo+0x194dfe8>
4001334c:	74697700 	strbtvc	r7, [r9], #-1792	; 0x700
40013350:	64612068 	strbtvs	r2, [r1], #-104	; 0x68
40013354:	63206c6c 	teqvs	r0, #108, 24	; 0x6c00
40013358:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
4001335c:	66656220 	strbtvs	r6, [r5], -r0, lsr #4
40013360:	2065726f 	rsbcs	r7, r5, pc, ror #4
40013364:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
40013368:	7544000a 	strbvc	r0, [r4, #-10]
4001336c:	6220706d 	eorvs	r7, r0, #109	; 0x6d
40013370:	726f6665 	rsbvc	r6, pc, #105906176	; 0x6500000
40013374:	6e692065 	cdpvs	0, 6, cr2, cr9, cr5, {3}
40013378:	63207469 	teqvs	r0, #1761607680	; 0x69000000
4001337c:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
40013380:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xc6f
40013384:	49000a72 	stmdbmi	r0, {r1, r4, r5, r6, r9, fp}
40013388:	5f54494e 	svcpl	0x0054494e
4001338c:	544e4f43 	strbpl	r4, [lr], #-3907	; 0xf43
40013390:	4c4c4f52 	mcrrmi	15, 5, r4, ip, cr2
40013394:	4d5f5245 	ldclmi	2, cr5, [pc, #-276]	; 40013288 <mvSysEnvTimerIsRefClk25Mhz+0xe5c>
40013398:	5f4b5341 	svcpl	0x004b5341
4001339c:	0a544942 	beq	415258ac <hwsDeviceSpecUnitInfo+0x1504fc0>
400133a0:	48766d00 	ldmdami	r6!, {r8, sl, fp, sp, lr}^
400133a4:	64447377 	strbvs	r7, [r4], #-887	; 0x377
400133a8:	69543372 	ldmdbvs	r4, {r1, r4, r5, r6, r8, r9, ip, sp}^
400133ac:	696e4970 	stmdbvs	lr!, {r4, r5, r6, r8, fp, lr}^
400133b0:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
400133b4:	6c6f7274 	stclvs	2, cr7, [pc], #-464	; 400131ec <mvSysEnvTimerIsRefClk25Mhz+0xdc0>
400133b8:	2072656c 	rsbscs	r6, r2, ip, ror #10
400133bc:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
400133c0:	20657275 	rsbcs	r7, r5, r5, ror r2
400133c4:	5453000a 	ldrbpl	r0, [r3], #-10
400133c8:	43495441 	movtmi	r5, #37953	; 0x9441
400133cc:	56454c5f 			; <UNDEFINED> instruction: 0x56454c5f
400133d0:	4e494c45 	cdpmi	12, 4, cr4, cr9, cr5, {2}
400133d4:	414d5f47 	cmpmi	sp, r7, asr #30
400133d8:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
400133dc:	000a5449 	andeq	r5, sl, r9, asr #8
400133e0:	33726464 	cmncc	r2, #100, 8	; 0x64000000
400133e4:	52706954 	rsbspl	r6, r0, #84, 18	; 0x150000
400133e8:	74536e75 	ldrbvc	r6, [r3], #-3701	; 0xe75
400133ec:	63697461 	cmnvs	r9, #1627389952	; 0x61000000
400133f0:	20676c41 	rsbcs	r6, r7, r1, asr #24
400133f4:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
400133f8:	20657275 	rsbcs	r7, r5, r5, ror r2
400133fc:	4553000a 	ldrbmi	r0, [r3, #-10]
40013400:	4f4c5f54 	svcmi	0x004c5f54
40013404:	52465f57 	subpl	r5, r6, #348	; 0x15c
40013408:	4d5f5145 	wldrdmi	wr5, [pc, #-276]	; 0xfffffeec
4001340c:	5f4b5341 	svcpl	0x004b5341
40013410:	20544942 	subscs	r4, r4, r2, asr #18
40013414:	000a6425 	andeq	r6, sl, r5, lsr #8
40013418:	33726464 	cmncc	r2, #100, 8	; 0x64000000
4001341c:	46706954 			; <UNDEFINED> instruction: 0x46706954
40013420:	53716572 	cmnpl	r1, #478150656	; 0x1c800000
40013424:	66207465 	strtvs	r7, [r0], -r5, ror #8
40013428:	756c6961 	strbvc	r6, [ip, #-2401]!	; 0x961
4001342c:	0a206572 	beq	4082c9fc <hwsDeviceSpecUnitInfo+0x80c110>
40013430:	414f4c00 	cmpmi	pc, r0, lsl #24
40013434:	41505f44 	cmpmi	r0, r4, asr #30
40013438:	52455454 	subpl	r5, r5, #84, 8	; 0x54000000
4001343c:	414d5f4e 	cmpmi	sp, lr, asr #30
40013440:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
40013444:	23205449 	teqcs	r0, #1224736768	; 0x49000000
40013448:	000a6425 	andeq	r6, sl, r5, lsr #8
4001344c:	33726464 	cmncc	r2, #100, 8	; 0x64000000
40013450:	4c706954 	ldclmi	9, cr6, [r0], #-336	; 0xfffffeb0
40013454:	4164616f 	cmnmi	r4, pc, ror #2
40013458:	61506c6c 	cmpvs	r0, ip, ror #24
4001345c:	72657474 	rsbvc	r7, r5, #116, 8	; 0x74000000
40013460:	4d6f546e 	stclmi	4, cr5, [pc, #-440]!	; 400132b0 <mvSysEnvTimerIsRefClk25Mhz+0xe84>
40013464:	66206d65 	strtvs	r6, [r0], -r5, ror #26
40013468:	756c6961 	strbvc	r6, [ip, #-2401]!	; 0x961
4001346c:	43206572 	teqmi	r0, #478150656	; 0x1c800000
40013470:	25232053 	strcs	r2, [r3, #-83]!	; 0x53
40013474:	53000a64 	movwpl	r0, #2660	; 0xa64
40013478:	4d5f5445 	ldclmi	4, cr5, [pc, #-276]	; 4001336c <mvSysEnvTimerIsRefClk25Mhz+0xf40>
4001347c:	55494445 	strbpl	r4, [r9, #-1093]	; 0x445
40013480:	52465f4d 	subpl	r5, r6, #308	; 0x134
40013484:	4d5f5145 	wldrdmi	wr5, [pc, #-276]	; 0xfffffeec
40013488:	5f4b5341 	svcpl	0x004b5341
4001348c:	20544942 	subscs	r4, r4, r2, asr #18
40013490:	000a6425 	andeq	r6, sl, r5, lsr #8
40013494:	54495257 	strbpl	r5, [r9], #-599	; 0x257
40013498:	454c5f45 	strbmi	r5, [ip, #-3909]	; 0xf45
4001349c:	494c4556 	stmdbmi	ip, {r1, r2, r4, r6, r8, sl, lr}^
400134a0:	4d5f474e 	ldclmi	7, cr4, [pc, #-312]	; 40013370 <mvSysEnvTimerIsRefClk25Mhz+0xf44>
400134a4:	5f4b5341 	svcpl	0x004b5341
400134a8:	0a544942 	beq	415259b8 <hwsDeviceSpecUnitInfo+0x15050cc>
400134ac:	72646400 	rsbvc	r6, r4, #0, 8
400134b0:	70695433 	rsbvc	r5, r9, r3, lsr r4
400134b4:	616e7944 	cmnvs	lr, r4, asr #18
400134b8:	5763696d 	strbpl	r6, [r3, -sp, ror #18]!
400134bc:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
400134c0:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
400134c4:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
400134c8:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
400134cc:	6572756c 	ldrbvs	r7, [r2, #-1388]!	; 0x56c
400134d0:	4c000a20 	stcmi	10, cr0, [r0], {32}
400134d4:	5f44414f 	svcpl	0x0044414f
400134d8:	54544150 	ldrbpl	r4, [r4], #-336	; 0x150
400134dc:	5f4e5245 	svcpl	0x004e5245
400134e0:	414d5f32 	cmpmi	sp, r2, lsr pc
400134e4:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
400134e8:	43205449 	teqmi	r0, #1224736768	; 0x49000000
400134ec:	25232053 	strcs	r2, [r3, #-83]!	; 0x53
400134f0:	64000a64 	strvs	r0, [r0], #-2660	; 0xa64
400134f4:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
400134f8:	6f4c7069 	svcvs	0x004c7069
400134fc:	6c416461 	mcrrvs	4, 6, r6, r1, cr1
40013500:	7461506c 	strbtvc	r5, [r1], #-108	; 0x6c
40013504:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
40013508:	654d6f54 	strbvs	r6, [sp, #-3924]	; 0xf54
4001350c:	6166206d 	cmnvs	r6, sp, rrx
40013510:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
40013514:	53432065 	movtpl	r2, #12389	; 0x3065
40013518:	64252320 	strtvs	r2, [r5], #-800	; 0x320
4001351c:	52000a20 	andpl	r0, r0, #32, 20	; 0x20000
40013520:	5f444145 	svcpl	0x00444145
40013524:	4556454c 	ldrbmi	r4, [r6, #-1356]	; 0x54c
40013528:	474e494c 	strbmi	r4, [lr, -ip, asr #18]
4001352c:	53414d5f 	movtpl	r4, #7519	; 0x1d5f
40013530:	49425f4b 	stmdbmi	r2, {r0, r1, r3, r6, r8, r9, sl, fp, ip, lr}^
40013534:	64000a54 	strvs	r0, [r0], #-2644	; 0xa54
40013538:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
4001353c:	79447069 	stmdbvc	r4, {r0, r3, r5, r6, ip, sp, lr}^
40013540:	696d616e 	stmdbvs	sp!, {r1, r2, r3, r5, r6, r8, sp, lr}^
40013544:	61655263 	cmnvs	r5, r3, ror #4
40013548:	76654c64 	strbtvc	r4, [r5], -r4, ror #24
4001354c:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
40013550:	61662067 	cmnvs	r6, r7, rrx
40013554:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
40013558:	000a2065 	andeq	r2, sl, r5, rrx
4001355c:	54495257 	strbpl	r5, [r9], #-599	; 0x257
40013560:	454c5f45 	strbmi	r5, [ip, #-3909]	; 0xf45
40013564:	494c4556 	stmdbmi	ip, {r1, r2, r4, r6, r8, sl, lr}^
40013568:	535f474e 	cmppl	pc, #20447232	; 0x1380000
4001356c:	5f505055 	svcpl	0x00505055
40013570:	4b53414d 	blmi	414e3aac <hwsDeviceSpecUnitInfo+0x14c31c0>
40013574:	5449425f 	strbpl	r4, [r9], #-607	; 0x25f
40013578:	6464000a 	strbtvs	r0, [r4], #-10
4001357c:	69543372 	ldmdbvs	r4, {r1, r4, r5, r6, r8, r9, ip, sp}^
40013580:	6e794470 	mrcvs	4, 3, r4, cr9, cr0, {3}
40013584:	63696d61 	cmnvs	r9, #6208	; 0x1840
40013588:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
4001358c:	76654c65 	strbtvc	r4, [r5], -r5, ror #24
40013590:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
40013594:	70755367 	rsbsvc	r5, r5, r7, ror #6
40013598:	61662070 	smcvs	25088	; 0x6200
4001359c:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
400135a0:	000a2065 	andeq	r2, sl, r5, rrx
400135a4:	5f534250 	svcpl	0x00534250
400135a8:	4d5f5852 	ldclmi	8, cr5, [pc, #-328]	; 40013468 <mvSysEnvTimerIsRefClk25Mhz+0x103c>
400135ac:	5f4b5341 	svcpl	0x004b5341
400135b0:	20544942 	subscs	r4, r4, r2, asr #18
400135b4:	23205343 	teqcs	r0, #201326593	; 0xc000001
400135b8:	000a6425 	andeq	r6, sl, r5, lsr #8
400135bc:	33726464 	cmncc	r2, #100, 8	; 0x64000000
400135c0:	50706954 	rsbspl	r6, r0, r4, asr r9
400135c4:	78527362 	ldmdavc	r2, {r1, r5, r6, r8, r9, ip, sp, lr}^
400135c8:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
400135cc:	6572756c 	ldrbvs	r7, [r2, #-1388]!	; 0x56c
400135d0:	20534320 	subscs	r4, r3, r0, lsr #6
400135d4:	0a642523 	beq	4191ca68 <hwsDeviceSpecUnitInfo+0x18fc17c>
400135d8:	53425000 	movtpl	r5, #8192	; 0x2000
400135dc:	5f58545f 	svcpl	0x0058545f
400135e0:	4b53414d 	blmi	414e3b1c <hwsDeviceSpecUnitInfo+0x14c3230>
400135e4:	5449425f 	strbpl	r4, [r9], #-607	; 0x25f
400135e8:	20534320 	subscs	r4, r3, r0, lsr #6
400135ec:	0a642523 	beq	4191ca80 <hwsDeviceSpecUnitInfo+0x18fc194>
400135f0:	72646400 	rsbvc	r6, r4, #0, 8
400135f4:	70695433 	rsbvc	r5, r9, r3, lsr r4
400135f8:	54736250 	ldrbtpl	r6, [r3], #-592	; 0x250
400135fc:	61662078 	smcvs	25096	; 0x6208
40013600:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
40013604:	53432065 	movtpl	r2, #12389	; 0x3065
40013608:	64252320 	strtvs	r2, [r5], #-800	; 0x320
4001360c:	4553000a 	ldrbmi	r0, [r3, #-10]
40013610:	41545f54 	cmpmi	r4, r4, asr pc
40013614:	54454752 	strbpl	r4, [r5], #-1874	; 0x752
40013618:	4552465f 	ldrbmi	r4, [r2, #-1631]	; 0x65f
4001361c:	414d5f51 	cmpmi	sp, r1, asr pc
40013620:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
40013624:	25205449 	strcs	r5, [r0, #-1097]!	; 0x449
40013628:	57000a64 	strpl	r0, [r0, -r4, ror #20]
4001362c:	45544952 	ldrbmi	r4, [r4, #-2386]	; 0x952
40013630:	56454c5f 			; <UNDEFINED> instruction: 0x56454c5f
40013634:	4e494c45 	cdpmi	12, 4, cr4, cr9, cr5, {2}
40013638:	46545f47 	ldrbmi	r5, [r4], -r7, asr #30
4001363c:	53414d5f 	movtpl	r4, #7519	; 0x1d5f
40013640:	49425f4b 	stmdbmi	r2, {r0, r1, r3, r6, r8, r9, sl, fp, ip, lr}^
40013644:	64000a54 	strvs	r0, [r0], #-2644	; 0xa54
40013648:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
4001364c:	79447069 	stmdbvc	r4, {r0, r3, r5, r6, ip, sp, lr}^
40013650:	696d616e 	stmdbvs	sp!, {r1, r2, r3, r5, r6, r8, sp, lr}^
40013654:	69725763 	ldmdbvs	r2!, {r0, r1, r5, r6, r8, r9, sl, ip, lr}^
40013658:	654c6574 	strbvs	r6, [ip, #-1396]	; 0x574
4001365c:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
40013660:	5420676e 	strtpl	r6, [r0], #-1902	; 0x76e
40013664:	61662046 	cmnvs	r6, r6, asr #32
40013668:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
4001366c:	000a2065 	andeq	r2, sl, r5, rrx
40013670:	44414f4c 	strbmi	r4, [r1], #-3916	; 0xf4c
40013674:	5441505f 	strbpl	r5, [r1], #-95	; 0x5f
40013678:	4e524554 	mrcmi	5, 2, r4, cr2, cr4, {2}
4001367c:	4749485f 	smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>
40013680:	64000a48 	strvs	r0, [r0], #-2632	; 0xa48
40013684:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
40013688:	6f4c7069 	svcvs	0x004c7069
4001368c:	6c416461 	mcrrvs	4, 6, r6, r1, cr1
40013690:	7461506c 	strbtvc	r5, [r1], #-108	; 0x6c
40013694:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
40013698:	654d6f54 	strbvs	r6, [sp, #-3924]	; 0xf54
4001369c:	6166206d 	cmnvs	r6, sp, rrx
400136a0:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
400136a4:	000a2065 	andeq	r2, sl, r5, rrx
400136a8:	44414552 	strbmi	r4, [r1], #-1362	; 0x552
400136ac:	56454c5f 			; <UNDEFINED> instruction: 0x56454c5f
400136b0:	4e494c45 	cdpmi	12, 4, cr4, cr9, cr5, {2}
400136b4:	46545f47 	ldrbmi	r5, [r4], -r7, asr #30
400136b8:	53414d5f 	movtpl	r4, #7519	; 0x1d5f
400136bc:	49425f4b 	stmdbmi	r2, {r0, r1, r3, r6, r8, r9, sl, fp, ip, lr}^
400136c0:	000a2054 	andeq	r2, sl, r4, asr r0
400136c4:	33726464 	cmncc	r2, #100, 8	; 0x64000000
400136c8:	44706954 	ldrbtmi	r6, [r0], #-2388	; 0x954
400136cc:	6d616e79 	stclvs	14, cr6, [r1, #-484]!	; 0xfffffe1c
400136d0:	65526369 	ldrbvs	r6, [r2, #-873]	; 0x369
400136d4:	654c6461 	strbvs	r6, [ip, #-1121]	; 0x461
400136d8:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
400136dc:	5420676e 	strtpl	r6, [r0], #-1902	; 0x76e
400136e0:	61662046 	cmnvs	r6, r6, asr #32
400136e4:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
400136e8:	000a2065 	andeq	r2, sl, r5, rrx
400136ec:	505f4d44 	subspl	r4, pc, r4, asr #26
400136f0:	545f5342 	ldrbpl	r5, [pc], #-834	; 400136f8 <mvSysEnvTimerIsRefClk25Mhz+0x12cc>
400136f4:	414d5f58 	cmpmi	sp, r8, asr pc
400136f8:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
400136fc:	0a205449 	beq	40828828 <hwsDeviceSpecUnitInfo+0x807f3c>
40013700:	45525600 	ldrbmi	r5, [r2, #-1536]	; 0x600
40013704:	56000a46 	strpl	r0, [r0], -r6, asr #20
40013708:	20464552 	subcs	r4, r6, r2, asr r5
4001370c:	706d7544 	rsbvc	r7, sp, r4, asr #10
40013710:	6464000a 	strbtvs	r0, [r4], #-10
40013714:	69543372 	ldmdbvs	r4, {r1, r4, r5, r6, r8, r9, ip, sp}^
40013718:	65725670 	ldrbvs	r5, [r2, #-1648]!	; 0x670
4001371c:	61662066 	cmnvs	r6, r6, rrx
40013720:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
40013724:	000a2065 	andeq	r2, sl, r5, rrx
40013728:	544e4543 	strbpl	r4, [lr], #-1347	; 0x543
4001372c:	494c4152 	stmdbmi	ip, {r1, r4, r6, r8, lr}^
40013730:	4954415a 	ldmdbmi	r4, {r1, r3, r4, r6, r8, lr}^
40013734:	525f4e4f 	subspl	r4, pc, #1264	; 0x4f0
40013738:	414d5f58 	cmpmi	sp, r8, asr pc
4001373c:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
40013740:	43205449 	teqmi	r0, #1224736768	; 0x49000000
40013744:	25232053 	strcs	r2, [r3, #-83]!	; 0x53
40013748:	64000a64 	strvs	r0, [r0], #-2660	; 0xa64
4001374c:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
40013750:	65437069 	strbvs	r7, [r3, #-105]	; 0x69
40013754:	6172746e 	cmnvs	r2, lr, ror #8
40013758:	617a696c 	cmnvs	sl, ip, ror #18
4001375c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
40013760:	66207852 			; <UNDEFINED> instruction: 0x66207852
40013764:	756c6961 	strbvc	r6, [ip, #-2401]!	; 0x961
40013768:	43206572 	teqmi	r0, #478150656	; 0x1c800000
4001376c:	25232053 	strcs	r2, [r3, #-83]!	; 0x53
40013770:	57000a64 	strpl	r0, [r0, -r4, ror #20]
40013774:	45544952 	ldrbmi	r4, [r4, #-2386]	; 0x952
40013778:	56454c5f 			; <UNDEFINED> instruction: 0x56454c5f
4001377c:	4e494c45 	cdpmi	12, 4, cr4, cr9, cr5, {2}
40013780:	55535f47 	ldrbpl	r5, [r3, #-3911]	; 0xf47
40013784:	545f5050 	ldrbpl	r5, [pc], #-80	; 4001378c <mvSysEnvTimerIsRefClk25Mhz+0x1360>
40013788:	414d5f46 	cmpmi	sp, r6, asr #30
4001378c:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
40013790:	43205449 	teqmi	r0, #1224736768	; 0x49000000
40013794:	25232053 	strcs	r2, [r3, #-83]!	; 0x53
40013798:	64000a64 	strvs	r0, [r0], #-2660	; 0xa64
4001379c:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
400137a0:	79447069 	stmdbvc	r4, {r0, r3, r5, r6, ip, sp, lr}^
400137a4:	696d616e 	stmdbvs	sp!, {r1, r2, r3, r5, r6, r8, sp, lr}^
400137a8:	69725763 	ldmdbvs	r2!, {r0, r1, r5, r6, r8, r9, sl, ip, lr}^
400137ac:	654c6574 	strbvs	r6, [ip, #-1396]	; 0x574
400137b0:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
400137b4:	7553676e 	ldrbvc	r6, [r3, #-1902]	; 0x76e
400137b8:	54207070 	strtpl	r7, [r0], #-112	; 0x70
400137bc:	61662046 	cmnvs	r6, r6, asr #32
400137c0:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
400137c4:	53432065 	movtpl	r2, #12389	; 0x3065
400137c8:	64252320 	strtvs	r2, [r5], #-800	; 0x320
400137cc:	4543000a 	strbmi	r0, [r3, #-10]
400137d0:	4152544e 	cmpmi	r2, lr, asr #8
400137d4:	415a494c 	cmpmi	sl, ip, asr #18
400137d8:	4e4f4954 	mcrmi	9, 2, r4, cr15, cr4, {2}
400137dc:	5f58545f 	svcpl	0x0058545f
400137e0:	4b53414d 	blmi	414e3d1c <hwsDeviceSpecUnitInfo+0x14c3430>
400137e4:	5449425f 	strbpl	r4, [r9], #-607	; 0x25f
400137e8:	20534320 	subscs	r4, r3, r0, lsr #6
400137ec:	0a642523 	beq	4191cc80 <hwsDeviceSpecUnitInfo+0x18fc394>
400137f0:	72646400 	rsbvc	r6, r4, #0, 8
400137f4:	70695433 	rsbvc	r5, r9, r3, lsr r4
400137f8:	746e6543 	strbtvc	r6, [lr], #-1347	; 0x543
400137fc:	696c6172 	stmdbvs	ip!, {r1, r4, r5, r6, r8, sp, lr}^
40013800:	6974617a 	ldmdbvs	r4!, {r1, r3, r4, r5, r6, r8, sp, lr}^
40013804:	78546e6f 	ldmdavc	r4, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
40013808:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
4001380c:	6572756c 	ldrbvs	r7, [r2, #-1388]!	; 0x56c
40013810:	20534320 	subscs	r4, r3, r0, lsr #6
40013814:	0a642523 	beq	4191cca8 <hwsDeviceSpecUnitInfo+0x18fc3bc>
40013818:	73657200 	cmnvc	r5, #0, 4
4001381c:	65726f74 	ldrbvs	r6, [r2, #-3956]!	; 0xf74
40013820:	67657220 	strbvs	r7, [r5, -r0, lsr #4]!
40013824:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0x369
40013828:	74207372 	strtvc	r7, [r0], #-882	; 0x372
4001382c:	6564206f 	strbvs	r2, [r4, #-111]!	; 0x6f
40013830:	6c756166 	wldrdvs	wr6, [r5], #-408	; 0xfffffe68
40013834:	41000a74 	tstmi	r0, r4, ror sl
40013838:	206f7475 	rsbcs	r7, pc, r5, ror r4	; <UNPREDICTABLE>
4001383c:	656e7554 	strbvs	r7, [lr, #-1364]!	; 0x554
40013840:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40013844:	2064656c 	rsbcs	r6, r4, ip, ror #10
40013848:	20726f66 	rsbscs	r6, r2, r6, ror #30
4001384c:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40013850:	57000a64 	strpl	r0, [r0, -r4, ror #20]
40013854:	696e7261 	stmdbvs	lr!, {r0, r5, r6, r9, ip, sp, lr}^
40013858:	203a676e 	eorscs	r6, sl, lr, ror #14
4001385c:	6f676c41 	svcvs	0x00676c41
40013860:	68746972 	ldmdavs	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
40013864:	6572206d 	ldrbvs	r2, [r2, #-109]!	; 0x6d
40013868:	6e727574 	mrcvs	5, 3, r7, cr2, cr4, {3}
4001386c:	6c617620 	stclvs	6, cr7, [r1], #-128	; 0xffffff80
40013870:	61206575 	teqvs	r0, r5, ror r5
40013874:	5220646e 	eorpl	r6, r0, #1845493760	; 0x6e000000
40013878:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
4001387c:	42442074 	submi	r2, r4, #116	; 0x74
40013880:	65726120 	ldrbvs	r6, [r2, #-288]!	; 0x120
40013884:	746f6e20 	strbtvc	r6, [pc], #-3616	; 4001388c <mvSysEnvTimerIsRefClk25Mhz+0x1460>
40013888:	6e797320 	cdpvs	3, 7, cr7, cr9, cr0, {1}
4001388c:	20646563 	rsbcs	r6, r4, r3, ror #10
40013890:	74657228 	strbtvc	r7, [r5], #-552	; 0x228
40013894:	206c6156 	rsbcs	r6, ip, r6, asr r1
40013898:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
4001389c:	65722020 	ldrbvs	r2, [r2, #-32]!
400138a0:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
400138a4:	20424420 	subcs	r4, r2, r0, lsr #8
400138a8:	0a296425 	beq	40a6c944 <hwsDeviceSpecUnitInfo+0xa4c058>
400138ac:	2a2a2a00 	bcs	40a9e0b4 <hwsDeviceSpecUnitInfo+0xa7d7c8>
400138b0:	2a2a2a2a 	bcs	40a9e160 <hwsDeviceSpecUnitInfo+0xa7d874>
400138b4:	2020202a 	eorcs	r2, r0, sl, lsr #32
400138b8:	4d415244 	stclmi	2, cr5, [r1, #-272]	; 0xfffffef0
400138bc:	696e6920 	stmdbvs	lr!, {r5, r8, fp, sp, lr}^
400138c0:	6c616974 	stclvs	9, cr6, [r1], #-464	; 0xfffffe30
400138c4:	74617a69 	strbtvc	r7, [r1], #-2665	; 0xa69
400138c8:	206e6f69 	rsbcs	r6, lr, r9, ror #30
400138cc:	6c696146 	wstrdvs	wr6, [r9], #-280	; 0xfffffee8
400138d0:	28206465 	stmdacs	r0!, {r0, r2, r5, r6, sl, sp, lr}
400138d4:	20736572 	rsbscs	r6, r3, r2, ror r5
400138d8:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400138dc:	20202029 	eorcs	r2, r0, r9, lsr #32
400138e0:	2a2a2a2a 	bcs	40a9e190 <hwsDeviceSpecUnitInfo+0xa7d8a4>
400138e4:	2a2a2a2a 	bcs	40a9e194 <hwsDeviceSpecUnitInfo+0xa7d8a8>
400138e8:	7358000a 	cmpvc	r8, #10
400138ec:	6d6f4362 	stclvs	3, cr4, [pc, #-392]!	; 4001376c <mvSysEnvTimerIsRefClk25Mhz+0x1340>
400138f0:	43207470 	teqmi	r0, #112, 8	; 0x70000000
400138f4:	64252353 	strtvs	r2, [r5], #-851	; 0x353
400138f8:	4649203a 			; <UNDEFINED> instruction: 0x4649203a
400138fc:	20642520 	rsbcs	r2, r4, r0, lsr #10
40013900:	49737562 	ldmdbmi	r3!, {r1, r5, r6, r8, sl, ip, sp, lr}^
40013904:	64252064 	strtvs	r2, [r5], #-100	; 0x64
40013908:	25783020 	ldrbcs	r3, [r8, #-32]!
4001390c:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40013910:	30207825 	eorcc	r7, r0, r5, lsr #16
40013914:	20782578 	rsbscs	r2, r8, r8, ror r5
40013918:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
4001391c:	25783020 	ldrbcs	r3, [r8, #-32]!
40013920:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40013924:	30207825 	eorcc	r7, r0, r5, lsr #16
40013928:	20782578 	rsbscs	r2, r8, r8, ror r5
4001392c:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40013930:	7573000a 	ldrbvc	r0, [r3, #-10]!
40013934:	656c7070 	strbvs	r7, [ip, #-112]!	; 0x70
40013938:	746e656d 	strbtvc	r6, [lr], #-1389	; 0x56d
4001393c:	3a797261 	bcc	41e702c8 <hwsDeviceSpecUnitInfo+0x1e4f9dc>
40013940:	69687320 	stmdbvs	r8!, {r5, r8, r9, ip, sp, lr}^
40013944:	74207466 	strtvc	r7, [r0], #-1126	; 0x466
40013948:	6425206f 	strtvs	r2, [r5], #-111	; 0x6f
4001394c:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
40013950:	20666920 	rsbcs	r6, r6, r0, lsr #18
40013954:	70206425 	eorvc	r6, r0, r5, lsr #8
40013958:	25207075 	strcs	r7, [r0, #-117]!	; 0x75
4001395c:	75732064 	ldrbvc	r2, [r3, #-100]!	; 0x64
40013960:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
40013964:	58000a73 	stmdapl	r0, {r0, r1, r4, r5, r6, r9, fp}
40013968:	6f436273 	svcvs	0x00436273
4001396c:	2074706d 	rsbscs	r7, r4, sp, rrx
40013970:	20235343 	eorcs	r5, r3, r3, asr #6
40013974:	203a6425 	eorscs	r6, sl, r5, lsr #8
40013978:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
4001397c:	75622064 	strbvc	r2, [r2, #-100]!	; 0x64
40013980:	20644973 	rsbcs	r4, r4, r3, ror r9
40013984:	6e206425 	cdpvs	4, 2, cr6, cr0, cr5, {1}
40013988:	664f6d75 			; <UNDEFINED> instruction: 0x664f6d75
4001398c:	63637553 	cmnvs	r3, #348127232	; 0x14c00000
40013990:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
40013994:	706d6f43 	rsbvc	r6, sp, r3, asr #30
40013998:	20657261 	rsbcs	r7, r5, r1, ror #4
4001399c:	2d206425 	stccs	4, cr6, [r0, #-148]!	; 0xffffff6c
400139a0:	69614620 	stmdbvs	r1!, {r5, r9, sl, lr}^
400139a4:	2021206c 	eorcs	r2, r1, ip, rrx
400139a8:	7358000a 	cmpvc	r8, #10
400139ac:	6d6f4362 	stclvs	3, cr4, [pc, #-392]!	; 4001382c <mvSysEnvTimerIsRefClk25Mhz+0x1400>
400139b0:	203a7470 	eorscs	r7, sl, r0, ror r4
400139b4:	65707865 	ldrbvs	r7, [r0, #-2149]!	; 0x865
400139b8:	64657463 	strbtvs	r7, [r5], #-1123	; 0x463
400139bc:	25783020 	ldrbcs	r3, [r8, #-32]!
400139c0:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
400139c4:	30207825 	eorcc	r7, r0, r5, lsr #16
400139c8:	20782578 	rsbscs	r2, r8, r8, ror r5
400139cc:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400139d0:	25783020 	ldrbcs	r3, [r8, #-32]!
400139d4:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
400139d8:	30207825 	eorcc	r7, r0, r5, lsr #16
400139dc:	20782578 	rsbscs	r2, r8, r8, ror r5
400139e0:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400139e4:	7358000a 	cmpvc	r8, #10
400139e8:	6d6f4362 	stclvs	3, cr4, [pc, #-392]!	; 40013868 <mvSysEnvTimerIsRefClk25Mhz+0x143c>
400139ec:	203a7470 	eorscs	r7, sl, r0, ror r4
400139f0:	65636572 	strbvs	r6, [r3, #-1394]!	; 0x572
400139f4:	64657669 	strbtvs	r7, [r5], #-1641	; 0x669
400139f8:	25783020 	ldrbcs	r3, [r8, #-32]!
400139fc:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40013a00:	30207825 	eorcc	r7, r0, r5, lsr #16
40013a04:	20782578 	rsbscs	r2, r8, r8, ror r5
40013a08:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40013a0c:	25783020 	ldrbcs	r3, [r8, #-32]!
40013a10:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40013a14:	30207825 	eorcc	r7, r0, r5, lsr #16
40013a18:	20782578 	rsbscs	r2, r8, r8, ror r5
40013a1c:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40013a20:	7573000a 	ldrbvc	r0, [r3, #-10]!
40013a24:	656c7070 	strbvs	r7, [ip, #-112]!	; 0x70
40013a28:	746e656d 	strbtvc	r6, [lr], #-1389	; 0x56d
40013a2c:	3a797261 	bcc	41e703b8 <hwsDeviceSpecUnitInfo+0x1e4facc>
40013a30:	69687320 	stmdbvs	r8!, {r5, r8, r9, ip, sp, lr}^
40013a34:	74207466 	strtvc	r7, [r0], #-1126	; 0x466
40013a38:	322d206f 	eorcc	r2, sp, #111	; 0x6f
40013a3c:	6f726620 	svcvs	0x00726620
40013a40:	6870206d 	ldmdavs	r0!, {r0, r2, r3, r5, r6, sp}^
40013a44:	20657361 	rsbcs	r7, r5, r1, ror #6
40013a48:	66206425 	strtvs	r6, [r0], -r5, lsr #8
40013a4c:	6920726f 	stmdbvs	r0!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}
40013a50:	64252066 	strtvs	r2, [r5], #-102	; 0x66
40013a54:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40013a58:	20642520 	rsbcs	r2, r4, r0, lsr #10
40013a5c:	68746977 	ldmdavs	r4!, {r0, r1, r2, r4, r5, r6, r8, fp, sp, lr}^
40013a60:	66666f20 	strbtvs	r6, [r6], -r0, lsr #30
40013a64:	20746573 	rsbscs	r6, r4, r3, ror r5
40013a68:	73206425 	teqvc	r0, #620756992	; 0x25000000
40013a6c:	65636375 	strbvs	r6, [r3, #-885]!	; 0x375
40013a70:	000a7373 	andeq	r7, sl, r3, ror r3
40013a74:	70707573 	rsbsvc	r7, r0, r3, ror r5
40013a78:	656d656c 	strbvs	r6, [sp, #-1388]!	; 0x56c
40013a7c:	7261746e 	rsbvc	r7, r1, #1845493760	; 0x6e000000
40013a80:	73203a79 	teqvc	r0, #495616	; 0x79000
40013a84:	74666968 	strbtvc	r6, [r6], #-2408	; 0x968
40013a88:	206f7420 	rsbcs	r7, pc, r0, lsr #8
40013a8c:	6620322b 	strtvs	r3, [r0], -fp, lsr #4
40013a90:	206d6f72 	rsbcs	r6, sp, r2, ror pc
40013a94:	73616870 	cmnvc	r1, #112, 16	; 0x700000
40013a98:	64252065 	strtvs	r2, [r5], #-101	; 0x65
40013a9c:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
40013aa0:	20666920 	rsbcs	r6, r6, r0, lsr #18
40013aa4:	70206425 	eorvc	r6, r0, r5, lsr #8
40013aa8:	25207075 	strcs	r7, [r0, #-117]!	; 0x75
40013aac:	69772064 	ldmdbvs	r7!, {r2, r5, r6, sp}^
40013ab0:	6f206874 	svcvs	0x00206874
40013ab4:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0x666
40013ab8:	64252074 	strtvs	r2, [r5], #-116	; 0x74
40013abc:	63757320 	cmnvs	r5, #32, 6	; 0x80000000
40013ac0:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
40013ac4:	7254000a 	subsvc	r0, r4, #10
40013ac8:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
40013acc:	4420676e 	strtmi	r6, [r0], #-1902	; 0x76e
40013ad0:	20656e6f 	rsbcs	r6, r5, pc, ror #28
40013ad4:	6c696146 	wstrdvs	wr6, [r9], #-280	; 0xfffffee8
40013ad8:	000a6465 	andeq	r6, sl, r5, ror #8
40013adc:	69617254 	stmdbvs	r1!, {r2, r4, r6, r9, ip, sp, lr}^
40013ae0:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
40013ae4:	73655220 	cmnvc	r5, #32, 4
40013ae8:	20746c75 	rsbscs	r6, r4, r5, ror ip
40013aec:	6c696146 	wstrdvs	wr6, [r9], #-280	; 0xfffffee8
40013af0:	000a6465 	andeq	r6, sl, r5, ror #8
40013af4:	4750444f 	ldrbmi	r4, [r0, -pc, asr #8]
40013af8:	73696420 	cmnvc	r9, #32, 8	; 0x20000000
40013afc:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
40013b00:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40013b04:	2064656c 	rsbcs	r6, r4, ip, ror #10
40013b08:	4c520a00 	mrrcmi	10, 0, r0, r2, cr0
40013b0c:	4444203a 	strbmi	r2, [r4], #-58	; 0x3a
40013b10:	70203352 	eorvc	r3, r0, r2, asr r3
40013b14:	206c6c6f 	rsbcs	r6, ip, pc, ror #24
40013b18:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
40013b1c:	32286465 	eorcc	r6, r8, #1694498816	; 0x65000000
40013b20:	6f662029 	svcvs	0x00662029
40013b24:	46492072 			; <UNDEFINED> instruction: 0x46492072
40013b28:	20642520 	rsbcs	r2, r4, r0, lsr #10
40013b2c:	25205343 	strcs	r5, [r0, #-835]!	; 0x343
40013b30:	75622064 	strbvc	r2, [r2, #-100]!	; 0x64
40013b34:	64252073 	strtvs	r2, [r5], #-115	; 0x73
40013b38:	204c5200 	subcs	r5, ip, r0, lsl #4
40013b3c:	74697865 	strbtvc	r7, [r9], #-2149	; 0x865
40013b40:	61657220 	cmnvs	r5, r0, lsr #4
40013b44:	656c2064 	strbvs	r2, [ip, #-100]!	; 0x64
40013b48:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
40013b4c:	0a20676e 	beq	4082d90c <hwsDeviceSpecUnitInfo+0x80d020>
40013b50:	6c6f7000 	wstrhvs	wr7, [pc]
40013b54:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
40013b58:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40013b5c:	2064656c 	rsbcs	r6, r4, ip, ror #10
40013b60:	20726f66 	rsbscs	r6, r2, r6, ror #30
40013b64:	20646c4f 	rsbcs	r6, r4, pc, asr #24
40013b68:	72204c57 	eorvc	r4, r0, #22272	; 0x5700
40013b6c:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
40013b70:	70000a74 	andvc	r0, r0, r4, ror sl
40013b74:	696c6c6f 	stmdbvs	ip!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
40013b78:	6620676e 	strtvs	r6, [r0], -lr, ror #14
40013b7c:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
40013b80:	6f662064 	svcvs	0x00662064
40013b84:	6c4f2072 	wstrhvs	wr2, [pc], #-114
40013b88:	4c522064 	wldrhmi	wr2, [r2], #-100
40013b8c:	73657220 	cmnvc	r5, #32, 4
40013b90:	0a746c75 	beq	41d2ed6c <hwsDeviceSpecUnitInfo+0x1d0e480>
40013b94:	4c520a00 	mrrcmi	10, 0, r0, r2, cr0
40013b98:	4444203a 	strbmi	r2, [r4], #-58	; 0x3a
40013b9c:	70203352 	eorvc	r3, r0, r2, asr r3
40013ba0:	206c6c6f 	rsbcs	r6, ip, pc, ror #24
40013ba4:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
40013ba8:	32286465 	eorcc	r6, r8, #1694498816	; 0x65000000
40013bac:	6f662029 	svcvs	0x00662029
40013bb0:	75622072 	strbvc	r2, [r2, #-114]!	; 0x72
40013bb4:	64252073 	strtvs	r2, [r5], #-115	; 0x73
40013bb8:	74696220 	strbtvc	r6, [r9], #-544	; 0x220
40013bbc:	0a642520 	beq	4191d044 <hwsDeviceSpecUnitInfo+0x18fc758>
40013bc0:	3a4c5700 	bcc	413297c8 <hwsDeviceSpecUnitInfo+0x1308edc>
40013bc4:	52444420 	subpl	r4, r4, #32, 8	; 0x20000000
40013bc8:	6f702033 	svcvs	0x00702033
40013bcc:	66206c6c 	strtvs	r6, [r0], -ip, ror #24
40013bd0:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
40013bd4:	29332864 	ldmdbcs	r3!, {r2, r5, r6, fp, sp}
40013bd8:	3a4c5700 	bcc	413297e0 <hwsDeviceSpecUnitInfo+0x1308ef4>
40013bdc:	52444420 	subpl	r4, r4, #32, 8	; 0x20000000
40013be0:	6f702033 	svcvs	0x00702033
40013be4:	28206c6c 	stmdacs	r0!, {r2, r3, r5, r6, sl, fp, sp, lr}
40013be8:	66202934 			; <UNDEFINED> instruction: 0x66202934
40013bec:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
40013bf0:	44282064 	strtmi	r2, [r8], #-100	; 0x64
40013bf4:	3a617461 	bcc	41870d80 <hwsDeviceSpecUnitInfo+0x1850494>
40013bf8:	25783020 	ldrbcs	r3, [r8, #-32]!
40013bfc:	000a2978 	andeq	r2, sl, r8, ror r9
40013c00:	31204c57 	teqcc	r0, r7, asr ip
40013c04:	4c57203a 	wldrhmi	wr2, [r7], #-58
40013c08:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40013c0c:	2064656c 	rsbcs	r6, r4, ip, ror #10
40013c10:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40013c14:	65722064 	ldrbvs	r2, [r2, #-100]!	; 0x64
40013c18:	74614467 	strbtvc	r4, [r1], #-1127	; 0x467
40013c1c:	78303d61 	ldmdavc	r0!, {r0, r5, r6, r8, sl, fp, ip, sp}
40013c20:	000a7825 	andeq	r7, sl, r5, lsr #16
40013c24:	32204c57 	eorcc	r4, r0, #22272	; 0x5700
40013c28:	5720203a 			; <UNDEFINED> instruction: 0x5720203a
40013c2c:	6166204c 	cmnvs	r6, ip, asr #32
40013c30:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
40013c34:	20464920 	subcs	r4, r6, r0, lsr #18
40013c38:	72206425 	eorvc	r6, r0, #620756992	; 0x25000000
40013c3c:	61446765 	cmpvs	r4, r5, ror #14
40013c40:	303d6174 	eorscc	r6, sp, r4, ror r1
40013c44:	0a782578 	beq	41e1d22c <hwsDeviceSpecUnitInfo+0x1dfc940>
40013c48:	3a4c5700 	bcc	41329850 <hwsDeviceSpecUnitInfo+0x1308f64>
40013c4c:	20464920 	subcs	r4, r6, r0, lsr #18
40013c50:	42206425 	eormi	r6, r0, #620756992	; 0x25000000
40013c54:	25205355 	strcs	r5, [r0, #-853]!	; 0x355
40013c58:	65722064 	ldrbvs	r2, [r2, #-100]!	; 0x64
40013c5c:	78302067 	ldmdavc	r0!, {r0, r1, r2, r5, r6, sp}
40013c60:	000a7825 	andeq	r7, sl, r5, lsr #16
40013c64:	61564c57 	cmpvs	r6, r7, asr ip
40013c68:	7365756c 	cmnvc	r5, #108, 10	; 0x1b000000
40013c6c:	73617720 	cmnvc	r1, #32, 14	; 0x800000
40013c70:	61686320 	cmnvs	r8, r0, lsr #6
40013c74:	6465676e 	strbtvs	r6, [r5], #-1902	; 0x76e
40013c78:	6f726620 	svcvs	0x00726620
40013c7c:	7830206d 	ldmdavc	r0!, {r0, r2, r3, r5, r6, sp}
40013c80:	74005825 	strvc	r5, [r0], #-2085	; 0x825
40013c84:	7830206f 	ldmdavc	r0!, {r0, r1, r2, r3, r5, r6, sp}
40013c88:	000a5825 	andeq	r5, sl, r5, lsr #16
40013c8c:	203a4c57 	eorscs	r4, sl, r7, asr ip
40013c90:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40013c94:	55422064 	strbpl	r2, [r2, #-100]	; 0x64
40013c98:	64252053 	strtvs	r2, [r5], #-83	; 0x53
40013c9c:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40013ca0:	2c64656c 	stclcs	5, cr6, [r4], #-432	; 0xfffffe50
40013ca4:	67657220 	strbvs	r7, [r5, -r0, lsr #4]!
40013ca8:	25783020 	ldrbcs	r3, [r8, #-32]!
40013cac:	57000a78 	smlsdxpl	r0, r8, sl, r0
40013cb0:	7553204c 	ldrbvc	r2, [r3, #-76]	; 0x4c
40013cb4:	203a7070 	eorscs	r7, sl, r0, ror r0
40013cb8:	6c6c6461 	stclvs	4, cr6, [ip], #-388	; 0xfffffe7c
40013cbc:	7366664f 	cmnvc	r6, #82837504	; 0x4f00000
40013cc0:	303d7465 	eorscc	r7, sp, r5, ror #8
40013cc4:	74616420 	strbtvc	r6, [r1], #-1056	; 0x420
40013cc8:	65642061 	strbvs	r2, [r4, #-97]!	; 0x61
40013ccc:	2079616c 	rsbscs	r6, r9, ip, ror #2
40013cd0:	6425203d 	strtvs	r2, [r5], #-61	; 0x3d
40013cd4:	57000a20 	strpl	r0, [r0, -r0, lsr #20]
40013cd8:	7553204c 	ldrbvc	r2, [r3, #-76]	; 0x4c
40013cdc:	203a7070 	eorscs	r7, sl, r0, ror r0
40013ce0:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40013ce4:	75622064 	strbvc	r2, [r2, #-100]!	; 0x64
40013ce8:	20644973 	rsbcs	r4, r4, r3, ror r9
40013cec:	61206425 	teqvs	r0, r5, lsr #8
40013cf0:	4f6c6c64 	svcmi	0x006c6c64
40013cf4:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0x666
40013cf8:	20303d74 	eorscs	r3, r0, r4, ror sp
40013cfc:	63637553 	cmnvs	r3, #348127232	; 0x14c00000
40013d00:	20737365 	rsbscs	r7, r3, r5, ror #6
40013d04:	57000a21 	strpl	r0, [r0, -r1, lsr #20]
40013d08:	7553204c 	ldrbvc	r2, [r3, #-76]	; 0x4c
40013d0c:	203a7070 	eorscs	r7, sl, r0, ror r0
40013d10:	6c6c6461 	stclvs	4, cr6, [ip], #-388	; 0xfffffe7c
40013d14:	7366664f 	cmnvc	r6, #82837504	; 0x4f00000
40013d18:	203d7465 	eorscs	r7, sp, r5, ror #8
40013d1c:	64206425 	strtvs	r6, [r0], #-1061	; 0x425
40013d20:	20617461 	rsbcs	r7, r1, r1, ror #8
40013d24:	616c6564 	cmnvs	ip, r4, ror #10
40013d28:	203d2079 	eorscs	r2, sp, r9, ror r0
40013d2c:	0a206425 	beq	4082cdc8 <hwsDeviceSpecUnitInfo+0x80c4dc>
40013d30:	204c5700 	subcs	r5, ip, r0, lsl #14
40013d34:	70707553 	rsbsvc	r7, r0, r3, asr r5
40013d38:	4649203a 			; <UNDEFINED> instruction: 0x4649203a
40013d3c:	20642520 	rsbcs	r2, r4, r0, lsr #10
40013d40:	49737562 	ldmdbmi	r3!, {r1, r5, r6, r8, sl, ip, sp, lr}^
40013d44:	64252064 	strtvs	r2, [r5], #-100	; 0x64
40013d48:	6c646120 	wstrdvs	wr6, [r4], #-128	; 0xffffff80
40013d4c:	66664f6c 	strbtvs	r4, [r6], -ip, ror #30
40013d50:	3d746573 	ldclcc	5, cr6, [r4, #-460]!	; 0xfffffe34
40013d54:	20642520 	rsbcs	r2, r4, r0, lsr #10
40013d58:	63637553 	cmnvs	r3, #348127232	; 0x14c00000
40013d5c:	20737365 	rsbscs	r7, r3, r5, ror #6
40013d60:	57000a21 	strpl	r0, [r0, -r1, lsr #20]
40013d64:	7553204c 	ldrbvc	r2, [r3, #-76]	; 0x4c
40013d68:	203a7070 	eorscs	r7, sl, r0, ror r0
40013d6c:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40013d70:	75622064 	strbvc	r2, [r2, #-100]!	; 0x64
40013d74:	20644973 	rsbcs	r4, r4, r3, ror r9
40013d78:	46206425 	strtmi	r6, [r0], -r5, lsr #8
40013d7c:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
40013d80:	0a212064 	beq	4085bf18 <hwsDeviceSpecUnitInfo+0x83b62c>
40013d84:	204c5700 	subcs	r5, ip, r0, lsl #14
40013d88:	70707553 	rsbsvc	r7, r0, r3, asr r5
40013d8c:	23534320 	cmpcs	r3, #32, 6	; 0x80000000
40013d90:	3a642520 	bcc	4191d218 <hwsDeviceSpecUnitInfo+0x18fc92c>
40013d94:	20464920 	subcs	r4, r6, r0, lsr #18
40013d98:	66206425 	strtvs	r6, [r0], -r5, lsr #8
40013d9c:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
40013da0:	49000a64 	stmdbmi	r0, {r2, r5, r6, r9, fp}
40013da4:	2030462f 	eorscs	r4, r0, pc, lsr #12
40013da8:	30505550 	subscc	r5, r0, r0, asr r5
40013dac:	73655220 	cmnvc	r5, #32, 4
40013db0:	5b746c75 	blpl	41d2ef8c <hwsDeviceSpecUnitInfo+0x1d0e6a0>
40013db4:	202d2030 	eorcs	r2, sp, r0, lsr r0
40013db8:	63637573 	cmnvs	r3, #482344960	; 0x1cc00000
40013dbc:	2c737365 	ldclcs	3, cr7, [r3], #-404	; 0xfffffe6c
40013dc0:	662d3120 	strtvs	r3, [sp], -r0, lsr #2
40013dc4:	5d6c6961 	stclpl	9, cr6, [ip, #-388]!	; 0xfffffe7c
40013dc8:	2e2e2e20 	cdpcs	14, 2, cr2, cr14, cr0, {1}
40013dcc:	2f49000a 	svccs	0x0049000a
40013dd0:	50203046 	eorpl	r3, r0, r6, asr #32
40013dd4:	20305055 	eorscs	r5, r0, r5, asr r0
40013dd8:	67617453 			; <UNDEFINED> instruction: 0x67617453
40013ddc:	2d305b65 	fldmdbxcs	r0!, {d5-d54}	;@ Deprecated
40013de0:	73616870 	cmnvc	r1, #112, 16	; 0x700000
40013de4:	68735f65 	ldmdavs	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
40013de8:	2c746669 	ldclcs	6, cr6, [r4], #-420	; 0xfffffe5c
40013dec:	632d3120 	teqvs	sp, #32, 2
40013df0:	6b636f6c 	blvs	418efba8 <hwsDeviceSpecUnitInfo+0x18cf2bc>
40013df4:	6968735f 	stmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp, lr}^
40013df8:	202c7466 	eorcs	r7, ip, r6, ror #8
40013dfc:	6c612d32 	stclvs	13, cr2, [r1], #-200	; 0xffffff38
40013e00:	5f6e6769 	svcpl	0x006e6769
40013e04:	66696873 			; <UNDEFINED> instruction: 0x66696873
40013e08:	2e205d74 	mcrcs	13, 1, r5, cr0, cr4, {3}
40013e0c:	000a2e2e 	andeq	r2, sl, lr, lsr #28
40013e10:	203a7325 	eorscs	r7, sl, r5, lsr #6
40013e14:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
40013e18:	63616672 	cmnvs	r1, #119537664	; 0x7200000
40013e1c:	64252065 	strtvs	r2, [r5], #-101	; 0x65
40013e20:	4145522c 	cmpmi	r5, ip, lsr #4
40013e24:	41445f44 	cmpmi	r4, r4, asr #30
40013e28:	535f4154 	cmppl	pc, #84, 2
40013e2c:	4c504d41 	mrrcmi	13, 4, r4, r0, cr1
40013e30:	45445f45 	strbmi	r5, [r4, #-3909]	; 0xf45
40013e34:	5f59414c 	svcpl	0x0059414c
40013e38:	61746164 	cmnvs	r4, r4, ror #2
40013e3c:	25783020 	ldrbcs	r3, [r8, #-32]!
40013e40:	25000a78 	strcs	r0, [r0, #-2680]	; 0xa78
40013e44:	49203a73 	stmdbmi	r0!, {r0, r1, r4, r5, r6, r9, fp, ip, sp}
40013e48:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
40013e4c:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
40013e50:	2c642520 	stclcs	5, cr2, [r4], #-128	; 0xffffff80
40013e54:	23534309 	cmpcs	r3, #603979776	; 0x24000000
40013e58:	2c642520 	stclcs	5, cr2, [r4], #-128	; 0xffffff80
40013e5c:	70755009 	rsbsvc	r5, r5, r9
40013e60:	2c642520 	stclcs	5, cr2, [r4], #-128	; 0xffffff80
40013e64:	78614d09 	stmdavc	r1!, {r0, r3, r8, sl, fp, lr}^
40013e68:	5f53435f 	svcpl	0x0053435f
40013e6c:	495f6e69 	ldmdbmi	pc, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
40013e70:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
40013e74:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
40013e78:	2c642520 	stclcs	5, cr2, [r4], #-128	; 0xffffff80
40013e7c:	5f534309 	svcpl	0x00534309
40013e80:	5f746942 	svcpl	0x00746942
40013e84:	6b73614d 	blvs	41cec3c0 <hwsDeviceSpecUnitInfo+0x1ccbad4>
40013e88:	25783020 	ldrbcs	r3, [r8, #-32]!
40013e8c:	52092c78 	andpl	r2, r9, #120, 24	; 0x7800
40013e90:	53646165 	cmnpl	r4, #1073741849	; 0x40000019
40013e94:	6c706d61 	ldclvs	13, cr6, [r0], #-388	; 0xfffffe7c
40013e98:	78302065 	ldmdavc	r0!, {r0, r2, r5, r6, sp}
40013e9c:	092c7825 	stmdbeq	ip!, {r0, r2, r5, fp, ip, sp, lr}
40013ea0:	5278616d 	rsbspl	r6, r8, #1073741851	; 0x4000001b
40013ea4:	53646165 	cmnpl	r4, #1073741849	; 0x40000019
40013ea8:	6c706d61 	ldclvs	13, cr6, [r0], #-388	; 0xfffffe7c
40013eac:	78302065 	ldmdavc	r0!, {r0, r2, r5, r6, sp}
40013eb0:	092c7825 	stmdbeq	ip!, {r0, r2, r5, fp, ip, sp, lr}
40013eb4:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
40013eb8:	50746e65 	rsbspl	r6, r4, r5, ror #28
40013ebc:	65736168 	ldrbvs	r6, [r3, #-360]!	; 0x168
40013ec0:	25783020 	ldrbcs	r3, [r8, #-32]!
40013ec4:	6d092c78 	stcvs	12, cr2, [r9, #-480]	; 0xfffffe20
40013ec8:	68507861 	ldmdavs	r0, {r0, r5, r6, fp, ip, sp, lr}^
40013ecc:	20657361 	rsbcs	r7, r5, r1, ror #6
40013ed0:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40013ed4:	7325000a 	teqvc	r5, #10
40013ed8:	6e49203a 	mcrvs	0, 2, r2, cr9, cr10, {1}
40013edc:	66726574 			; <UNDEFINED> instruction: 0x66726574
40013ee0:	20656361 	rsbcs	r6, r5, r1, ror #6
40013ee4:	092c6425 	stmdbeq	ip!, {r0, r2, r5, sl, sp, lr}
40013ee8:	20235343 	eorcs	r5, r3, r3, asr #6
40013eec:	092c6425 	stmdbeq	ip!, {r0, r2, r5, sl, sp, lr}
40013ef0:	5f78614d 	svcpl	0x0078614d
40013ef4:	695f5343 	ldmdbvs	pc, {r0, r1, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>
40013ef8:	6e495f6e 	cdpvs	15, 4, cr5, cr9, cr14, {3}
40013efc:	66726574 			; <UNDEFINED> instruction: 0x66726574
40013f00:	20656361 	rsbcs	r6, r5, r1, ror #6
40013f04:	092c6425 	stmdbeq	ip!, {r0, r2, r5, sl, sp, lr}
40013f08:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
40013f0c:	706d6153 	rsbvc	r6, sp, r3, asr r1
40013f10:	3020656c 	eorcc	r6, r0, ip, ror #10
40013f14:	2c782578 	ldclcs	5, cr2, [r8], #-480	; 0xfffffe20
40013f18:	6e696d09 	cdpvs	13, 6, cr6, cr9, cr9, {0}
40013f1c:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
40013f20:	706d6153 	rsbvc	r6, sp, r3, asr r1
40013f24:	3020656c 	eorcc	r6, r0, ip, ror #10
40013f28:	0a782578 	beq	41e1d510 <hwsDeviceSpecUnitInfo+0x1dfcc24>
40013f2c:	3a732500 	bcc	41cdd334 <hwsDeviceSpecUnitInfo+0x1cbca48>
40013f30:	52415720 	subpl	r5, r1, #32, 14	; 0x800000
40013f34:	474e494e 	strbmi	r4, [lr, -lr, asr #18]
40013f38:	20212121 	eorcs	r2, r1, r1, lsr #2
40013f3c:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
40013f40:	63616672 	cmnvs	r1, #119537664	; 0x7200000
40013f44:	64252065 	strtvs	r2, [r5], #-101	; 0x65
40013f48:	614d092c 	cmpvs	sp, ip, lsr #18
40013f4c:	53435f78 	movtpl	r5, #16248	; 0x3f78
40013f50:	5f6e695f 	svcpl	0x006e695f
40013f54:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
40013f58:	63616672 	cmnvs	r1, #119537664	; 0x7200000
40013f5c:	64252065 	strtvs	r2, [r5], #-101	; 0x65
40013f60:	696d092c 	stmdbvs	sp!, {r2, r3, r5, r8, fp}^
40013f64:	6165526e 	cmnvs	r5, lr, ror #4
40013f68:	6d615364 	stclvs	3, cr5, [r1, #-400]!	; 0xfffffe70
40013f6c:	20656c70 	rsbcs	r6, r5, r0, ror ip
40013f70:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40013f74:	4c43202c 	wstrhmi	wr2, [r3], #-44
40013f78:	6c61765f 	stclvs	6, cr7, [r1], #-380	; 0xfffffe84
40013f7c:	25206575 	strcs	r6, [r0, #-1397]!	; 0x575
40013f80:	09090978 	stmdbeq	r9, {r3, r4, r5, r6, r8, fp}
40013f84:	09090909 	stmdbeq	r9, {r0, r3, r8, fp}
40013f88:	09090909 	stmdbeq	r9, {r0, r3, r8, fp}
40013f8c:	68742009 	ldmdavs	r4!, {r0, r3, sp}^
40013f90:	696d2065 	stmdbvs	sp!, {r0, r2, r5, r6, sp}^
40013f94:	756d696e 	strbvc	r6, [sp, #-2414]!	; 0x96e
40013f98:	6572206d 	ldrbvs	r2, [r2, #-109]!	; 0x6d
40013f9c:	73206461 	teqvc	r0, #1627389952	; 0x61000000
40013fa0:	6c706d61 	ldclvs	13, cr6, [r0], #-388	; 0xfffffe7c
40013fa4:	73692065 	cmnvc	r9, #101	; 0x65
40013fa8:	73656c20 	cmnvc	r5, #32, 24	; 0x2000
40013fac:	68742073 	ldmdavs	r4!, {r0, r1, r4, r5, r6, sp}^
40013fb0:	31206e61 	teqcc	r0, r1, ror #28
40013fb4:	6d617320 	stclvs	3, cr7, [r1, #-128]!	; 0xffffff80
40013fb8:	2c656c70 	stclcs	12, cr6, [r5], #-448	; 0xfffffe40
40013fbc:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
40013fc0:	676e6963 	strbvs	r6, [lr, -r3, ror #18]!
40013fc4:	20746920 	rsbscs	r6, r4, r0, lsr #18
40013fc8:	62206f74 	eorvs	r6, r0, #116, 30	; 0x1d0
40013fcc:	4c432065 	wstrhmi	wr2, [r3], #-101
40013fd0:	6c617620 	stclvs	6, cr7, [r1], #-128	; 0xffffff80
40013fd4:	000a6575 	andeq	r6, sl, r5, ror r5
40013fd8:	203a7325 	eorscs	r7, sl, r5, lsr #6
40013fdc:	4f205852 	svcmi	0x00205852
40013fe0:	54205444 	strtpl	r5, [r0], #-1092	; 0x444
40013fe4:	6e696d69 	cdpvs	13, 6, cr6, cr9, cr9, {3}
40013fe8:	49203a67 	stmdbmi	r0!, {r0, r1, r2, r5, r6, r9, fp, ip, sp}
40013fec:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
40013ff0:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
40013ff4:	2c642520 	stclcs	5, cr2, [r4], #-128	; 0xffffff80
40013ff8:	6e696d09 	cdpvs	13, 6, cr6, cr9, cr9, {0}
40013ffc:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
40014000:	706d6153 	rsbvc	r6, sp, r3, asr r1
40014004:	2d5b656c 	ldclcs	5, cr6, [fp, #-432]	; 0xfffffe50
40014008:	30205d31 	eorcc	r5, r0, r1, lsr sp
4001400c:	2c782578 	ldclcs	5, cr2, [r8], #-480	; 0xfffffe20
40014010:	78616d09 	stmdavc	r1!, {r0, r3, r8, sl, fp, sp, lr}^
40014014:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
40014018:	706d6153 	rsbvc	r6, sp, r3, asr r1
4001401c:	3020656c 	eorcc	r6, r0, ip, ror #10
40014020:	0a782578 	beq	41e1d608 <hwsDeviceSpecUnitInfo+0x1dfcd1c>
40014024:	45525600 	ldrbmi	r5, [r2, #-1536]	; 0x600
40014028:	6f632046 	svcvs	0x00632046
4001402c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
40014030:	5b46492c 	blpl	411a64e8 <hwsDeviceSpecUnitInfo+0x1185bfc>
40014034:	20642520 	rsbcs	r2, r4, r0, lsr #10
40014038:	7075705d 	rsbsvc	r7, r5, sp, asr r0
4001403c:	6425205b 	strtvs	r2, [r5], #-91	; 0x5b
40014040:	2d205d20 	stccs	13, cr5, [r0, #-128]!	; 0xffffff80
40014044:	65725620 	ldrbvs	r5, [r2, #-1568]!	; 0x620
40014048:	75742066 	ldrbvc	r2, [r4, #-102]!	; 0x66
4001404c:	6e20656e 	cdpvs	5, 2, cr6, cr0, cr14, {3}
40014050:	7220746f 	eorvc	r7, r0, #1862270976	; 0x6f000000
40014054:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
40014058:	20646572 	rsbcs	r6, r4, r2, ror r5
4001405c:	29642528 	stmdbcs	r4!, {r3, r5, r8, sl, sp}^
40014060:	5256000a 	subspl	r0, r6, #10
40014064:	63204645 	teqvs	r0, #72351744	; 0x4500000
40014068:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
4001406c:	46492c67 	strbmi	r2, [r9], -r7, ror #24
40014070:	6425205b 	strtvs	r2, [r5], #-91	; 0x5b
40014074:	75705d20 	ldrbvc	r5, [r0, #-3360]!	; 0xd20
40014078:	25205b70 	strcs	r5, [r0, #-2928]!	; 0xb70
4001407c:	205d2064 	subscs	r2, sp, r4, rrx
40014080:	7256202d 	subsvc	r2, r6, #45	; 0x2d
40014084:	3d206665 	stccc	6, cr6, [r0, #-404]!	; 0xfffffe6c
40014088:	20582520 	subscs	r2, r8, r0, lsr #10
4001408c:	29642528 	stmdbcs	r4!, {r3, r5, r8, sl, sp}^
40014090:	7563000a 	strbvc	r0, [r3, #-10]!
40014094:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
40014098:	6c615674 	stclvs	6, cr5, [r1], #-464	; 0xfffffe30
4001409c:	69576469 	ldmdbvs	r7, {r0, r3, r5, r6, sl, sp, lr}^
400140a0:	776f646e 	strbvc	r6, [pc, -lr, ror #8]!
400140a4:	4649203a 			; <UNDEFINED> instruction: 0x4649203a
400140a8:	6425205b 	strtvs	r2, [r5], #-91	; 0x5b
400140ac:	2d205d20 	stccs	13, cr5, [r0, #-128]!	; 0xffffff80
400140b0:	2f490020 	svccs	0x00490020
400140b4:	25205b46 	strcs	r5, [r0, #-2886]!	; 0xb46
400140b8:	2c5d2064 	wldrhcs	wr2, [sp], #-100
400140bc:	5b707570 	blpl	41c31684 <hwsDeviceSpecUnitInfo+0x1c10d98>
400140c0:	20642520 	rsbcs	r2, r4, r0, lsr #10
400140c4:	5453205d 	ldrbpl	r2, [r3], #-93	; 0x5d
400140c8:	20455441 	subcs	r5, r5, r1, asr #8
400140cc:	20642523 	rsbcs	r2, r4, r3, lsr #10
400140d0:	29642528 	stmdbcs	r4!, {r3, r5, r8, sl, sp}^
400140d4:	2f49000a 	svccs	0x0049000a
400140d8:	25205b46 	strcs	r5, [r0, #-2886]!	; 0xb46
400140dc:	2c5d2064 	wldrhcs	wr2, [sp], #-100
400140e0:	5b707570 	blpl	41c316a8 <hwsDeviceSpecUnitInfo+0x1c10dbc>
400140e4:	20642520 	rsbcs	r2, r4, r0, lsr #10
400140e8:	4843205d 	stmdami	r3, {r0, r2, r3, r4, r6, sp}^
400140ec:	204b4345 	subcs	r4, fp, r5, asr #6
400140f0:	676f7270 			; <UNDEFINED> instruction: 0x676f7270
400140f4:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
400140f8:	43202d20 	teqmi	r0, #32, 26	; 0x800
400140fc:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
40014100:	2520746e 	strcs	r7, [r0, #-1134]!	; 0x46e
40014104:	614c2064 	cmpvs	ip, r4, rrx
40014108:	25207473 	strcs	r7, [r0, #-1139]!	; 0x473
4001410c:	6c202c64 	stcvs	12, cr2, [r0], #-400	; 0xfffffe70
40014110:	74696d69 	strbtvc	r6, [r9], #-3433	; 0xd69
40014114:	45525620 	ldrbmi	r5, [r2, #-1568]	; 0x620
40014118:	64252046 	strtvs	r2, [r5], #-70	; 0x46
4001411c:	64252820 	strtvs	r2, [r5], #-2080	; 0x820
40014120:	49000a29 	stmdbmi	r0, {r0, r3, r5, r9, fp}
40014124:	205b462f 	subscs	r4, fp, pc, lsr #12
40014128:	5d206425 	stcpl	4, cr6, [r0, #-148]!	; 0xffffff6c
4001412c:	7075702c 	rsbsvc	r7, r5, ip, lsr #32
40014130:	6425205b 	strtvs	r2, [r5], #-91	; 0x5b
40014134:	56205d20 	strtpl	r5, [r0], -r0, lsr #26
40014138:	5f464552 	svcpl	0x00464552
4001413c:	564e4f43 	strbpl	r4, [lr], -r3, asr #30
40014140:	45475245 	strbmi	r5, [r7, #-581]	; 0x245
40014144:	56202d20 	strtpl	r2, [r0], -r0, lsr #26
40014148:	20666572 	rsbcs	r6, r6, r2, ror r5
4001414c:	5825203d 	stmdapl	r5!, {r0, r2, r3, r4, r5, sp}
40014150:	64252820 	strtvs	r2, [r5], #-2080	; 0x820
40014154:	46000a29 	strmi	r0, [r0], -r9, lsr #20
40014158:	4c414e49 	mcrrmi	14, 4, r4, r1, cr9
4001415c:	6c617620 	stclvs	6, cr7, [r1], #-128	; 0xffffff80
40014160:	3a736575 	bcc	41ced73c <hwsDeviceSpecUnitInfo+0x1ccce50>
40014164:	462f4920 	strtmi	r4, [pc], -r0, lsr #18
40014168:	6425205b 	strtvs	r2, [r5], #-91	; 0x5b
4001416c:	702c5d20 	eorvc	r5, ip, r0, lsr #26
40014170:	205b7075 	subscs	r7, fp, r5, ror r0
40014174:	5d206425 	stcpl	4, cr6, [r0, #-148]!	; 0xffffff6c
40014178:	56202d20 	strtpl	r2, [r0], -r0, lsr #26
4001417c:	20666572 	rsbcs	r6, r6, r2, ror r5
40014180:	5825203d 	stmdapl	r5!, {r0, r2, r3, r4, r5, sp}
40014184:	64252820 	strtvs	r2, [r5], #-2080	; 0x820
40014188:	45000a29 	strmi	r0, [r0, #-2601]	; 0xa29
4001418c:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
40014190:	6e4f203a 	mcrvs	0, 2, r2, cr15, cr10, {1}
40014194:	666f2065 	strbtvs	r2, [pc], -r5, rrx
40014198:	446b6320 	strbtmi	r6, [fp], #-800	; 0x320
4001419c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
400141a0:	6c617620 	stclvs	6, cr7, [r1], #-128	; 0xffffff80
400141a4:	20736575 	rsbscs	r6, r3, r5, ror r5
400141a8:	20746f6e 	rsbscs	r6, r4, lr, ror #30
400141ac:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
400141b0:	696c6169 	stmdbvs	ip!, {r0, r3, r5, r6, r8, sp, lr}^
400141b4:	2164657a 	smccs	18010	; 0x465a
400141b8:	000a2121 	andeq	r2, sl, r1, lsr #2
400141bc:	754e6b63 	strbvc	r6, [lr, #-2915]	; 0xb63
400141c0:	4c44416d 	wstrdmi	wr4, [r4], #-436	; 0xfffffe4c
400141c4:	7061544c 	rsbvc	r5, r1, ip, asr #8
400141c8:	20642520 	rsbcs	r2, r4, r0, lsr #10
400141cc:	754e6163 	strbvc	r6, [lr, #-355]	; 0x163
400141d0:	4c44416d 	wstrdmi	wr4, [r4], #-436	; 0xfffffe4c
400141d4:	7061544c 	rsbvc	r5, r1, ip, asr #8
400141d8:	20642520 	rsbcs	r2, r4, r0, lsr #10
400141dc:	6c6c6461 	stclvs	4, cr6, [ip], #-388	; 0xfffffe7c
400141e0:	20706154 	rsbscs	r6, r0, r4, asr r1
400141e4:	000a6425 	andeq	r6, sl, r5, lsr #8
400141e8:	20334341 	eorscs	r4, r3, r1, asr #6
400141ec:	6e6f7277 	mcrvs	2, 3, r7, cr15, cr7, {3}
400141f0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
400141f4:	66726574 			; <UNDEFINED> instruction: 0x66726574
400141f8:	20656361 	rsbcs	r6, r5, r1, ror #6
400141fc:	25204449 	strcs	r4, [r0, #-1097]!	; 0x449
40014200:	53000a64 	movwpl	r0, #2660	; 0xa64
40014204:	76205241 	strtvc	r5, [r0], -r1, asr #4
40014208:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
4001420c:	20642520 	rsbcs	r2, r4, r0, lsr #10
40014210:	69766964 	ldmdbvs	r6!, {r2, r5, r6, r8, fp, sp, lr}^
40014214:	20726564 	rsbscs	r6, r2, r4, ror #10
40014218:	000a6425 	andeq	r6, sl, r5, lsr #8
4001421c:	5359534d 	cmppl	r9, #872415233	; 0x34000001
40014220:	3343415f 	movtcc	r4, #12639	; 0x315f
40014224:	52444420 	subpl	r4, r4, #32, 8	; 0x20000000
40014228:	4552465f 	ldrbmi	r4, [r2, #-1631]	; 0x65f
4001422c:	30345f51 	eorscc	r5, r4, r1, asr pc
40014230:	4d000a30 	vstrmi	s0, [r0, #-192]	; 0xffffff40
40014234:	5f535953 	svcpl	0x00535953
40014238:	20334341 	eorscs	r4, r3, r1, asr #6
4001423c:	5f524444 	svcpl	0x00524444
40014240:	51455246 	cmppl	r5, r6, asr #4
40014244:	3333355f 	teqcc	r3, #398458880	; 0x17c00000
40014248:	534d000a 	movtpl	r0, #53258	; 0xd00a
4001424c:	415f5359 	cmpmi	pc, r9, asr r3	; <UNPREDICTABLE>
40014250:	44203343 	strtmi	r3, [r0], #-835	; 0x343
40014254:	465f5244 	ldrbmi	r5, [pc], -r4, asr #4
40014258:	5f514552 	svcpl	0x00514552
4001425c:	0a373636 	beq	40de1b3c <hwsDeviceSpecUnitInfo+0xdc1250>
40014260:	59534d00 	ldmdbpl	r3, {r8, sl, fp, lr}^
40014264:	43415f53 	movtmi	r5, #8019	; 0x1f53
40014268:	44442033 	strbmi	r2, [r4], #-51	; 0x33
4001426c:	52465f52 	subpl	r5, r6, #328	; 0x148
40014270:	385f5145 	ldmdacc	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>
40014274:	000a3030 	andeq	r3, sl, r0, lsr r0
40014278:	71657246 	cmnvc	r5, r6, asr #4
4001427c:	3343415f 	movtcc	r4, #12639	; 0x315f
40014280:	52415320 	subpl	r5, r1, #32, 6	; 0x80000000
40014284:	6b6e5520 	blvs	41ba970c <hwsDeviceSpecUnitInfo+0x1b88e20>
40014288:	6e776f6e 	cdpvs	15, 7, cr6, cr7, cr14, {3}
4001428c:	4444000a 	strbmi	r0, [r4], #-10
40014290:	73203352 	teqvc	r0, #1207959553	; 0x48000001
40014294:	63696c69 	cmnvs	r9, #26880	; 0x6900
40014298:	67206e6f 	strvs	r6, [r0, -pc, ror #28]!
4001429c:	74207465 	strtvc	r7, [r0], #-1125	; 0x465
400142a0:	65677261 	strbvs	r7, [r7, #-609]!	; 0x261
400142a4:	72662074 	rsbvc	r2, r6, #116	; 0x74
400142a8:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
400142ac:	2079636e 	rsbscs	r6, r9, lr, ror #6
400142b0:	4146202d 	cmpmi	r6, sp, lsr #32
400142b4:	44454c49 	strbmi	r4, [r5], #-3145	; 0xc49
400142b8:	25783020 	ldrbcs	r3, [r8, #-32]!
400142bc:	44000a78 	strmi	r0, [r0], #-2680	; 0xa78
400142c0:	20335244 	eorscs	r5, r3, r4, asr #4
400142c4:	74736f50 	ldrbtvc	r6, [r3], #-3920	; 0xf50
400142c8:	6e755220 	cdpvs	2, 7, cr5, cr5, cr0, {1}
400142cc:	676c4120 	strbvs	r4, [ip, -r0, lsr #2]!
400142d0:	46202d20 	strtmi	r2, [r0], -r0, lsr #26
400142d4:	454c4941 	strbmi	r4, [ip, #-2369]	; 0x941
400142d8:	78302044 	ldmdavc	r0!, {r2, r6, sp}
400142dc:	000a7825 	andeq	r7, sl, r5, lsr #16
400142e0:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
400142e4:	65725020 	ldrbvs	r5, [r2, #-32]!
400142e8:	6c697320 	stclvs	3, cr7, [r9], #-128	; 0xffffff80
400142ec:	6e6f6369 	cdpvs	3, 6, cr6, cr15, cr9, {3}
400142f0:	6e6f4320 	cdpvs	3, 6, cr4, cr15, cr0, {1}
400142f4:	20676966 	rsbcs	r6, r7, r6, ror #18
400142f8:	4146202d 	cmpmi	r6, sp, lsr #32
400142fc:	44454c49 	strbmi	r4, [r5], #-3145	; 0xc49
40014300:	25783020 	ldrbcs	r3, [r8, #-32]!
40014304:	44000a78 	strmi	r0, [r0], #-2680	; 0xa78
40014308:	20335244 	eorscs	r5, r3, r4, asr #4
4001430c:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
40014310:	6e6f6320 	cdpvs	3, 6, cr6, cr15, cr0, {1}
40014314:	6c6f7274 	stclvs	2, cr7, [pc], #-464	; 4001414c <mvSysEnvTimerIsRefClk25Mhz+0x1d20>
40014318:	2072656c 	rsbscs	r6, r2, ip, ror #10
4001431c:	4146202d 	cmpmi	r6, sp, lsr #32
40014320:	44454c49 	strbmi	r4, [r5], #-3145	; 0xc49
40014324:	25783020 	ldrbcs	r3, [r8, #-32]!
40014328:	44000a78 	strmi	r0, [r0], #-2680	; 0xa78
4001432c:	20335244 	eorscs	r5, r3, r4, asr #4
40014330:	74736f50 	ldrbtvc	r6, [r3], #-3920	; 0xf50
40014334:	696e4920 	stmdbvs	lr!, {r5, r8, fp, lr}^
40014338:	202d2074 	eorcs	r2, sp, r4, ror r0
4001433c:	4c494146 	wstrdmi	wr4, [r9], #-280	; 0xfffffee8
40014340:	30204445 	eorcc	r4, r0, r5, asr #8
40014344:	0a782578 	beq	41e1d92c <hwsDeviceSpecUnitInfo+0x1dfd040>
40014348:	52444400 	subpl	r4, r4, #0, 8
4001434c:	72502033 	subsvc	r2, r0, #51	; 0x33
40014350:	6c412065 	wstrhvs	wr2, [r1], #-101
40014354:	43206f67 	teqmi	r0, #412	; 0x19c
40014358:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
4001435c:	202d2067 	eorcs	r2, sp, r7, rrx
40014360:	4c494146 	wstrdmi	wr4, [r9], #-280	; 0xfffffee8
40014364:	30204445 	eorcc	r4, r0, r5, asr #8
40014368:	0a782578 	beq	41e1d950 <hwsDeviceSpecUnitInfo+0x1dfd064>
4001436c:	52444400 	subpl	r4, r4, #0, 8
40014370:	75722033 	ldrbvc	r2, [r2, #-51]!	; 0x33
40014374:	6c61206e 	wstrhvs	wr2, [r1], #-110
40014378:	69726f67 	ldmdbvs	r2!, {r0, r1, r2, r5, r6, r8, r9, sl, fp, sp, lr}^
4001437c:	206d6874 	rsbcs	r6, sp, r4, ror r8
40014380:	4146202d 	cmpmi	r6, sp, lsr #32
40014384:	44454c49 	strbmi	r4, [r5], #-3145	; 0xc49
40014388:	25783020 	ldrbcs	r3, [r8, #-32]!
4001438c:	44000a78 	strmi	r0, [r0], #-2680	; 0xa78
40014390:	20335244 	eorscs	r5, r3, r4, asr #4
40014394:	74736f50 	ldrbtvc	r6, [r3], #-3920	; 0xf50
40014398:	676c4120 	strbvs	r4, [ip, -r0, lsr #2]!
4001439c:	6f43206f 	svcvs	0x0043206f
400143a0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
400143a4:	46202d20 	strtmi	r2, [r0], -r0, lsr #26
400143a8:	454c4941 	strbmi	r4, [ip, #-2369]	; 0x941
400143ac:	78302044 	ldmdavc	r0!, {r2, r6, sp}
400143b0:	000a7825 	andeq	r7, sl, r5, lsr #16
400143b4:	20524444 	subscs	r4, r2, r4, asr #8
400143b8:	69617254 	stmdbvs	r1!, {r2, r4, r6, r9, ip, sp, lr}^
400143bc:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
400143c0:	71655320 	cmnvc	r5, r0, lsr #6
400143c4:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
400143c8:	202d2065 	eorcs	r2, sp, r5, rrx
400143cc:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
400143d0:	63732074 	cmnvs	r3, #116	; 0x74
400143d4:	62627572 	rsbvs	r7, r2, #478150656	; 0x1c800000
400143d8:	20676e69 	rsbcs	r6, r7, r9, ror #28
400143dc:	4444000a 	strbmi	r0, [r4], #-10
400143e0:	72542052 	subsvc	r2, r4, #82	; 0x52
400143e4:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
400143e8:	5320676e 	teqpl	r0, #28835840	; 0x1b80000
400143ec:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
400143f0:	2065636e 	rsbcs	r6, r5, lr, ror #6
400143f4:	6e45202d 	walignivs	wr2, wr5, wr13, #4
400143f8:	63732064 	cmnvs	r3, #100	; 0x64
400143fc:	62627572 	rsbvs	r7, r2, #478150656	; 0x1c800000
40014400:	20676e69 	rsbcs	r6, r7, r9, ror #28
40014404:	7325000a 	teqvc	r5, #10
40014408:	2553432c 	ldrbcs	r4, [r3, #-812]	; 0x32c
4001440c:	42502c64 	subsmi	r2, r0, #100, 24	; 0x6400
40014410:	44412c53 	strbmi	r2, [r1], #-3155	; 0xc53
40014414:	41524c4c 	cmpmi	r2, ip, asr #24
40014418:	2c4f4954 	mcrrcs	9, 5, r4, pc, cr4
4001441c:	0a002c2c 	beq	4001f4d4 <gBoardId+0x8980>
40014420:	64255343 	strtvs	r5, [r5], #-835	; 0x343
40014424:	7325202c 	teqvc	r5, #44	; 0x2c
40014428:	42502c20 	subsmi	r2, r0, #32, 24	; 0x2000
4001442c:	000a2053 	andeq	r2, sl, r3, asr r0
40014430:	202c7325 	eorcs	r7, ip, r5, lsr #6
40014434:	25005144 	strcs	r5, [r0, #-324]	; 0x144
40014438:	502c2064 	eorpl	r2, ip, r4, rrx
4001443c:	2c2c5342 	stccs	3, cr5, [ip], #-264	; 0xfffffef8
40014440:	2d00202c 	wstrbcs	wr2, [r0, #-44]
40014444:	6146202d 	cmpvs	r6, sp, lsr #32
40014448:	54206c69 	strtpl	r6, [r0], #-3177	; 0xc69
4001444c:	6e696172 	mcrvs	1, 3, r6, cr9, cr2, {3}
40014450:	20676e69 	rsbcs	r6, r7, r9, ror #28
40014454:	000a5049 	andeq	r5, sl, r9, asr #32
40014458:	46202d2d 	strtmi	r2, [r0], -sp, lsr #26
4001445c:	204c4941 	subcs	r4, ip, r1, asr #18
40014460:	0a414245 	beq	41064d7c <hwsDeviceSpecUnitInfo+0x1044490>
40014464:	4c444100 	wstrdmi	wr4, [r4]
40014468:	6873204c 	ldmdavs	r3!, {r2, r3, r6, sp}^
4001446c:	20746669 	rsbscs	r6, r4, r9, ror #12
40014470:	75736572 	ldrbvc	r6, [r3, #-1394]!	; 0x572
40014474:	3a73746c 	bcc	41cf162c <hwsDeviceSpecUnitInfo+0x1cd0d40>
40014478:	2d20000a 	wstrbcs	wr0, [r0, #-10]!
4001447c:	4545202d 	strbmi	r2, [r5, #-45]	; 0x2d
40014480:	46204142 	strtmi	r4, [r0], -r2, asr #2
40014484:	0a6c6961 	beq	41b2ea10 <hwsDeviceSpecUnitInfo+0x1b0e124>
40014488:	202d2d00 	eorcs	r2, sp, r0, lsl #26
4001448c:	41424545 	cmpmi	r2, r5, asr #10
40014490:	69614620 	stmdbvs	r1!, {r5, r9, sl, lr}^
40014494:	7254206c 	subsvc	r2, r4, #108	; 0x6c
40014498:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
4001449c:	4920676e 	stmdbmi	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
400144a0:	2d000a50 	vstrcs	s0, [r0, #-320]	; 0xfffffec0
400144a4:	4146202d 	cmpmi	r6, sp, lsr #32
400144a8:	45204c49 	strmi	r4, [r0, #-3145]!	; 0xc49
400144ac:	0a414245 	beq	41064dc8 <hwsDeviceSpecUnitInfo+0x10444dc>
400144b0:	20504600 	subscs	r4, r0, r0, lsl #12
400144b4:	20462f49 	subcs	r2, r6, r9, asr #30
400144b8:	202c6425 	eorcs	r6, ip, r5, lsr #8
400144bc:	4c4c4441 	mcrrmi	4, 4, r4, ip, cr1
400144c0:	69685320 	stmdbvs	r8!, {r5, r8, r9, ip, lr}^
400144c4:	66207466 	strtvs	r7, [r0], -r6, ror #8
400144c8:	4520726f 	strmi	r7, [r0, #-623]!	; 0x26f
400144cc:	203a4142 	eorscs	r4, sl, r2, asr #2
400144d0:	5b707570 	blpl	41c31a98 <hwsDeviceSpecUnitInfo+0x1c111ac>
400144d4:	205d6425 	subscs	r6, sp, r5, lsr #8
400144d8:	6b636f4c 	blvs	418f0210 <hwsDeviceSpecUnitInfo+0x18cf924>
400144dc:	61747320 	cmnvs	r4, r0, lsr #6
400144e0:	20737574 	rsbscs	r7, r3, r4, ror r5
400144e4:	6425203d 	strtvs	r2, [r5], #-61	; 0x3d
400144e8:	636f4c20 	cmnvs	pc, #32, 24	; 0x2000
400144ec:	6156206b 	cmpvs	r6, fp, rrx
400144f0:	203d206c 	eorscs	r2, sp, ip, rrx
400144f4:	252c6425 	strcs	r6, [ip, #-1061]!	; 0x425
400144f8:	55000a64 	strpl	r0, [r0, #-2660]	; 0xa64
400144fc:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
40014500:	44412065 	strbmi	r2, [r1], #-101	; 0x65
40014504:	53204c4c 	teqpl	r0, #76, 24	; 0x4c00
40014508:	74666968 	strbtvc	r6, [r6], #-2408	; 0x968
4001450c:	20666f20 	rsbcs	r6, r6, r0, lsr #30
40014510:	206c6c61 	rsbcs	r6, ip, r1, ror #24
40014514:	73707570 	cmnvc	r0, #112, 10	; 0x1c000000
40014518:	46000a3a 			; <UNDEFINED> instruction: 0x46000a3a
4001451c:	2f492050 	svccs	0x00492050
40014520:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40014524:	7550202c 	ldrbvc	r2, [r0, #-44]	; 0x2c
40014528:	64255b70 	strtvs	r5, [r5], #-2928	; 0xb70
4001452c:	203d205d 	eorscs	r2, sp, sp, asr r0
40014530:	0a206425 	beq	4082d5cc <hwsDeviceSpecUnitInfo+0x80cce0>
40014534:	72655000 	rsbvc	r5, r5, #0
40014538:	74694220 	strbtvc	r4, [r9], #-544	; 0x220
4001453c:	656b5320 	strbvs	r5, [fp, #-800]!	; 0x320
40014540:	65732077 	ldrbvs	r2, [r3, #-119]!	; 0x77
40014544:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
40014548:	5046202c 	subpl	r2, r6, ip, lsr #32
4001454c:	462f4920 	strtmi	r4, [pc], -r0, lsr #18
40014550:	2c642520 	stclcs	5, cr2, [r4], #-128	; 0xffffff80
40014554:	74696220 	strbtvc	r6, [r9], #-544	; 0x220
40014558:	2c64253a 	stclcs	5, cr2, [r4], #-232	; 0xffffff18
4001455c:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40014560:	2064253a 	rsbcs	r2, r4, sl, lsr r5
40014564:	75736552 	ldrbvc	r6, [r3, #-1362]!	; 0x552
40014568:	2030746c 	eorscs	r7, r0, ip, ror #8
4001456c:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40014570:	2d2d000a 	wstrbcs	wr0, [sp, #-10]!
40014574:	20414245 	subcs	r4, r1, r5, asr #4
40014578:	20534250 	subscs	r4, r3, r0, asr r2
4001457c:	6c696146 	wstrdvs	wr6, [r9], #-280	; 0xfffffee8
40014580:	54202d20 	strtpl	r2, [r0], #-3360	; 0xd20
40014584:	6e696172 	mcrvs	1, 3, r6, cr9, cr2, {3}
40014588:	20676e69 	rsbcs	r6, r7, r9, ror #28
4001458c:	6d205049 	wstrbvs	wr5, [r0, #-73]!
40014590:	69686361 	stmdbvs	r8!, {r0, r5, r6, r8, r9, sp, lr}^
40014594:	000a656e 	andeq	r6, sl, lr, ror #10
40014598:	23232323 	teqcs	r3, #-1946157056	; 0x8c000000
4001459c:	23232323 	teqcs	r3, #-1946157056	; 0x8c000000
400145a0:	44412323 	strbmi	r2, [r1], #-803	; 0x323
400145a4:	73204c4c 	teqvc	r0, #76, 24	; 0x4c00
400145a8:	74666968 	strbtvc	r6, [r6], #-2408	; 0x968
400145ac:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
400145b0:	41425320 	cmpmi	r2, r0, lsr #6
400145b4:	23232323 	teqcs	r3, #-1946157056	; 0x8c000000
400145b8:	23232323 	teqcs	r3, #-1946157056	; 0x8c000000
400145bc:	0a232323 	beq	408dd250 <hwsDeviceSpecUnitInfo+0x8bc964>
400145c0:	20504600 	subscs	r4, r0, r0, lsl #12
400145c4:	20462f49 	subcs	r2, r6, r9, asr #30
400145c8:	202c6425 	eorcs	r6, ip, r5, lsr #8
400145cc:	3a746962 	bcc	41d2eb5c <hwsDeviceSpecUnitInfo+0x1d0e270>
400145d0:	202c6425 	eorcs	r6, ip, r5, lsr #8
400145d4:	3a707570 	bcc	41c31b9c <hwsDeviceSpecUnitInfo+0x1c112b0>
400145d8:	52206425 	eorpl	r6, r0, #620756992	; 0x25000000
400145dc:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
400145e0:	30203074 	eorcc	r3, r0, r4, ror r0
400145e4:	20782578 	rsbscs	r2, r8, r8, ror r5
400145e8:	5320000a 	teqpl	r0, #10
400145ec:	46204142 	strtmi	r4, [r0], -r2, asr #2
400145f0:	0a6c6961 	beq	41b2eb7c <hwsDeviceSpecUnitInfo+0x1b0e290>
400145f4:	4c444100 	wstrdmi	wr4, [r4]
400145f8:	48535f4c 	ldmdami	r3, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
400145fc:	5f544649 	svcpl	0x00544649
40014600:	6b636f4c 	blvs	418f0338 <hwsDeviceSpecUnitInfo+0x18cfa4c>
40014604:	5d78255b 	ldclpl	5, cr2, [r8, #-364]!	; 0xfffffe94
40014608:	5d78255b 	ldclpl	5, cr2, [r8, #-364]!	; 0xfffffe94
4001460c:	25203d20 	strcs	r3, [r0, #-3360]!	; 0xd20
40014610:	000a2078 	andeq	r2, sl, r8, ror r0
40014614:	20726550 	rsbscs	r6, r2, r0, asr r5
40014618:	20746942 	rsbscs	r6, r4, r2, asr #18
4001461c:	77656b53 			; <UNDEFINED> instruction: 0x77656b53
40014620:	61657320 	cmnvs	r5, r0, lsr #6
40014624:	2c686372 	stclcs	3, cr6, [r8], #-456	; 0xfffffe38
40014628:	20465020 	subcs	r5, r6, r0, lsr #32
4001462c:	20462f49 	subcs	r2, r6, r9, asr #30
40014630:	202c6425 	eorcs	r6, ip, r5, lsr #8
40014634:	3a746962 	bcc	41d2ebc4 <hwsDeviceSpecUnitInfo+0x1d0e2d8>
40014638:	202c6425 	eorcs	r6, ip, r5, lsr #8
4001463c:	3a707570 	bcc	41c31c04 <hwsDeviceSpecUnitInfo+0x1c11318>
40014640:	52206425 	eorpl	r6, r0, #620756992	; 0x25000000
40014644:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
40014648:	30203074 	eorcc	r3, r0, r4, ror r0
4001464c:	20782578 	rsbscs	r2, r8, r8, ror r5
40014650:	4250000a 	subsmi	r0, r0, #10
40014654:	61662053 	qdsubvs	r2, r3, r6
40014658:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
4001465c:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
40014660:	20464920 	subcs	r4, r6, r0, lsr #18
40014664:	0a642523 	beq	4191daf8 <hwsDeviceSpecUnitInfo+0x18fd20c>
40014668:	65685400 	strbvs	r5, [r8, #-1024]!	; 0x400
4001466c:	73626120 	cmnvc	r2, #32, 2
40014670:	6e694d20 	cdpvs	13, 6, cr4, cr9, cr0, {1}
40014674:	5b534250 	blpl	414e4fbc <hwsDeviceSpecUnitInfo+0x14c46d0>
40014678:	5b5d6425 	blpl	4176d714 <hwsDeviceSpecUnitInfo+0x174ce28>
4001467c:	205d6425 	subscs	r6, sp, r5, lsr #8
40014680:	6425203d 	strtvs	r2, [r5], #-61	; 0x3d
40014684:	6946000a 	stmdbvs	r6, {r1, r3}^
40014688:	206c616e 	rsbcs	r6, ip, lr, ror #2
4001468c:	75736552 	ldrbvc	r6, [r3, #-1362]!	; 0x552
40014690:	3a73746c 	bcc	41cf1848 <hwsDeviceSpecUnitInfo+0x1cd0f5c>
40014694:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
40014698:	61667265 	cmnvs	r6, r5, ror #4
4001469c:	64496563 	strbvs	r6, [r9], #-1379	; 0x563
400146a0:	2c642520 	stclcs	5, cr2, [r4], #-128	; 0xffffff80
400146a4:	70757020 	rsbsvc	r7, r5, r0, lsr #32
400146a8:	2c642520 	stclcs	5, cr2, [r4], #-128	; 0xffffff80
400146ac:	70755020 	rsbsvc	r5, r5, r0, lsr #32
400146b0:	61745320 	cmnvs	r4, r0, lsr #6
400146b4:	203a6574 	eorscs	r6, sl, r4, ror r5
400146b8:	000a6425 	andeq	r6, sl, r5, lsr #8
400146bc:	614d7164 	cmpvs	sp, r4, ror #2
400146c0:	62615470 	rsbvs	r5, r1, #112, 8	; 0x70000000
400146c4:	6e20656c 	cdpvs	5, 2, cr6, cr0, cr12, {3}
400146c8:	6920746f 	stmdbvs	r0!, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}
400146cc:	6974696e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
400146d0:	7a696c61 	bvc	41a6f85c <hwsDeviceSpecUnitInfo+0x1a4ef70>
400146d4:	0a646561 	beq	4192dc60 <hwsDeviceSpecUnitInfo+0x190d374>
400146d8:	73655200 	cmnvc	r5, #0, 4
400146dc:	5f746c75 	svcpl	0x00746c75
400146e0:	3a54414d 	bcc	41524c1c <hwsDeviceSpecUnitInfo+0x1504330>
400146e4:	20642520 	rsbcs	r2, r4, r0, lsr #10
400146e8:	50202c00 	eorpl	r2, r0, r0, lsl #24
400146ec:	74205342 	strtvc	r5, [r0], #-834	; 0x342
400146f0:	253d7061 	ldrcs	r7, [sp, #-97]!	; 0x61
400146f4:	705b2064 	subsvc	r2, fp, r4, rrx
400146f8:	5d636573 	stclpl	5, cr6, [r3, #-460]!	; 0xfffffe34
400146fc:	3e3d3d20 	cdpcc	13, 3, cr3, cr13, cr0, {1}
40014700:	656b7320 	strbvs	r7, [fp, #-800]!	; 0x320
40014704:	626f2077 	rsbvs	r2, pc, #119	; 0x77
40014708:	76726573 			; <UNDEFINED> instruction: 0x76726573
4001470c:	3d206465 	stccc	4, cr6, [r0, #-404]!	; 0xfffffe6c
40014710:	0a642520 	beq	4191db98 <hwsDeviceSpecUnitInfo+0x18fd2ac>
40014714:	20732500 	rsbscs	r2, r3, r0, lsl #10
40014718:	20746170 	rsbscs	r6, r4, r0, ror r1
4001471c:	49206425 	stmdbmi	r0!, {r0, r2, r5, sl, sp, lr}
40014720:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40014724:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40014728:	20642520 	rsbcs	r2, r4, r0, lsr #10
4001472c:	73676552 	cmnvc	r7, #343932928	; 0x14800000
40014730:	7830203a 	ldmdavc	r0!, {r1, r3, r4, r5, sp}
40014734:	30207825 	eorcc	r7, r0, r5, lsr #16
40014738:	20782578 	rsbscs	r2, r8, r8, ror r5
4001473c:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40014740:	25783020 	ldrbcs	r3, [r8, #-32]!
40014744:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40014748:	30207825 	eorcc	r7, r0, r5, lsr #16
4001474c:	20782578 	rsbscs	r2, r8, r8, ror r5
40014750:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40014754:	25783020 	ldrbcs	r3, [r8, #-32]!
40014758:	63000a78 	movwvs	r0, #2680	; 0xa78
4001475c:	78252073 	stmdavc	r5!, {r0, r1, r4, r5, r6, sp}
40014760:	74617020 	strbtvc	r7, [r1], #-32
40014764:	206e7265 	rsbcs	r7, lr, r5, ror #4
40014768:	49206425 	stmdbmi	r0!, {r0, r2, r5, sl, sp, lr}
4001476c:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40014770:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40014774:	20642520 	rsbcs	r2, r4, r0, lsr #10
40014778:	53727563 	cmnpl	r2, #415236096	; 0x18c00000
4001477c:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
40014780:	206e6957 	rsbcs	r6, lr, r7, asr r9
40014784:	63206425 	teqvs	r0, #620756992	; 0x25000000
40014788:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
4001478c:	6e45746e 	cdpvs	4, 4, cr7, cr5, cr14, {3}
40014790:	6e695764 	cdpvs	7, 6, cr5, cr9, cr4, {3}
40014794:	20776f64 	rsbscs	r6, r7, r4, ror #30
40014798:	63206425 	teqvs	r0, #620756992	; 0x25000000
4001479c:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
400147a0:	6957746e 	ldmdbvs	r7, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
400147a4:	776f646e 	strbvc	r6, [pc, -lr, ror #8]!
400147a8:	0a642520 	beq	4191dc30 <hwsDeviceSpecUnitInfo+0x18fd344>
400147ac:	70755000 	rsbsvc	r5, r5, r0
400147b0:	636f6c20 	cmnvs	pc, #32, 24	; 0x2000
400147b4:	2c64656b 	stclcs	5, cr6, [r4], #-428	; 0xfffffe54
400147b8:	74617020 	strbtvc	r7, [r1], #-32
400147bc:	20642520 	rsbcs	r2, r4, r0, lsr #10
400147c0:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
400147c4:	75702064 	ldrbvc	r2, [r0, #-100]!	; 0x64
400147c8:	64252070 	strtvs	r2, [r5], #-112	; 0x70
400147cc:	66000a20 	strvs	r0, [r0], -r0, lsr #20
400147d0:	206c6961 	rsbcs	r6, ip, r1, ror #18
400147d4:	6b636f4c 	blvs	418f050c <hwsDeviceSpecUnitInfo+0x18cfc20>
400147d8:	6170202c 	cmnvs	r0, ip, lsr #32
400147dc:	64252074 	strtvs	r2, [r5], #-116	; 0x74
400147e0:	20464920 	subcs	r4, r6, r0, lsr #18
400147e4:	70206425 	eorvc	r6, r0, r5, lsr #8
400147e8:	25207075 	strcs	r7, [r0, #-117]!	; 0x75
400147ec:	000a2064 	andeq	r2, sl, r4, rrx
400147f0:	746e6f63 	strbtvc	r6, [lr], #-3939	; 0xf63
400147f4:	65756e69 	ldrbvs	r6, [r5, #-3689]!	; 0xe69
400147f8:	206f7420 	rsbcs	r7, pc, r0, lsr #8
400147fc:	7478656e 	ldrbtvc	r6, [r8], #-1390	; 0x56e
40014800:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40014804:	6166000a 	cmnvs	r6, sl
40014808:	202c6c69 	eorcs	r6, ip, r9, ror #24
4001480c:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40014810:	75702064 	ldrbvc	r2, [r0, #-100]!	; 0x64
40014814:	64252070 	strtvs	r2, [r5], #-112	; 0x70
40014818:	74696220 	strbtvc	r6, [r9], #-544	; 0x220
4001481c:	20642520 	rsbcs	r2, r4, r0, lsr #10
40014820:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
40014824:	0a312320 	beq	40c5d4ac <hwsDeviceSpecUnitInfo+0xc3cbc0>
40014828:	69616600 	stmdbvs	r1!, {r9, sl, sp, lr}^
4001482c:	49202c6c 	stmdbmi	r0!, {r2, r3, r5, r6, sl, fp, sp}
40014830:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40014834:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40014838:	20642520 	rsbcs	r2, r4, r0, lsr #10
4001483c:	20746962 	rsbscs	r6, r4, r2, ror #18
40014840:	66206425 	strtvs	r6, [r0], -r5, lsr #8
40014844:	206c6961 	rsbcs	r6, ip, r1, ror #18
40014848:	000a3223 	andeq	r3, sl, r3, lsr #4
4001484c:	20746170 	rsbscs	r6, r4, r0, ror r1
40014850:	49206425 	stmdbmi	r0!, {r0, r2, r5, sl, sp, lr}
40014854:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40014858:	70757020 	rsbsvc	r7, r5, r0, lsr #32
4001485c:	20642520 	rsbcs	r2, r4, r0, lsr #10
40014860:	5774706f 	ldrbpl	r7, [r4, -pc, rrx]!
40014864:	25206e69 	strcs	r6, [r0, #-3689]!	; 0xe69
40014868:	69662064 	stmdbvs	r6!, {r2, r5, r6, sp}^
4001486c:	576c616e 	strbpl	r6, [ip, -lr, ror #2]!
40014870:	25206e69 	strcs	r6, [r0, #-3689]!	; 0xe69
40014874:	61772064 	cmnvs	r7, r4, rrx
40014878:	57657473 			; <UNDEFINED> instruction: 0x57657473
4001487c:	25206e69 	strcs	r6, [r0, #-3689]!	; 0xe69
40014880:	74732064 	ldrbtvc	r2, [r3], #-100	; 0x64
40014884:	536e6957 	cmnpl	lr, #1425408	; 0x15c000
40014888:	2077656b 	rsbscs	r6, r7, fp, ror #10
4001488c:	65206425 	strvs	r6, [r0, #-1061]!	; 0x425
40014890:	6957646e 	ldmdbvs	r7, {r1, r2, r3, r5, r6, sl, sp, lr}^
40014894:	656b536e 	strbvs	r5, [fp, #-878]!	; 0x36e
40014898:	64252077 	strtvs	r2, [r5], #-119	; 0x77
4001489c:	72756320 	rsbsvc	r6, r5, #32, 6	; 0x80000000
400148a0:	69577453 	ldmdbvs	r7, {r0, r1, r4, r6, sl, ip, sp, lr}^
400148a4:	78614d6e 	stmdavc	r1!, {r1, r2, r3, r5, r6, r8, sl, fp, lr}^
400148a8:	20642520 	rsbcs	r2, r4, r0, lsr #10
400148ac:	45727563 	ldrbmi	r7, [r2, #-1379]!	; 0x563
400148b0:	6957646e 	ldmdbvs	r7, {r1, r2, r3, r5, r6, sl, sp, lr}^
400148b4:	6e694d6e 	cdpvs	13, 6, cr4, cr9, cr14, {3}
400148b8:	20642520 	rsbcs	r2, r4, r0, lsr #10
400148bc:	53737562 	cmnpl	r3, #411041792	; 0x18800000
400148c0:	6e695774 	mcrvs	7, 3, r5, cr9, cr4, {3}
400148c4:	20642520 	rsbcs	r2, r4, r0, lsr #10
400148c8:	45737562 	ldrbmi	r7, [r3, #-1378]!	; 0x562
400148cc:	6957646e 	ldmdbvs	r7, {r1, r2, r3, r5, r6, sl, sp, lr}^
400148d0:	6425206e 	strtvs	r2, [r5], #-110	; 0x6e
400148d4:	77000a20 	strvc	r0, [r0, -r0, lsr #20]
400148d8:	76206e69 	strtvc	r6, [r0], -r9, ror #28
400148dc:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xc61
400148e0:	6170202c 	cmnvs	r0, ip, lsr #32
400148e4:	64252074 	strtvs	r2, [r5], #-116	; 0x74
400148e8:	20464920 	subcs	r4, r6, r0, lsr #18
400148ec:	70206425 	eorvc	r6, r0, r5, lsr #8
400148f0:	25207075 	strcs	r7, [r0, #-117]!	; 0x75
400148f4:	000a2064 	andeq	r2, sl, r4, rrx
400148f8:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
400148fc:	6e697720 	cdpvs	7, 6, cr7, cr9, cr0, {1}
40014900:	6170202c 	cmnvs	r0, ip, lsr #32
40014904:	64252074 	strtvs	r2, [r5], #-116	; 0x74
40014908:	20464920 	subcs	r4, r6, r0, lsr #18
4001490c:	70206425 	eorvc	r6, r0, r5, lsr #8
40014910:	25207075 	strcs	r7, [r0, #-117]!	; 0x75
40014914:	75622064 	strbvc	r2, [r2, #-100]!	; 0x64
40014918:	57745373 			; <UNDEFINED> instruction: 0x57745373
4001491c:	25206e69 	strcs	r6, [r0, #-3689]!	; 0xe69
40014920:	75622064 	strbvc	r2, [r2, #-100]!	; 0x64
40014924:	646e4573 	strbtvs	r4, [lr], #-1395	; 0x573
40014928:	206e6957 	rsbcs	r6, lr, r7, asr r9
4001492c:	000a6425 	andeq	r6, sl, r5, lsr #8
40014930:	73207854 	teqvc	r0, #84, 16	; 0x540000
40014934:	69636570 	stmdbvs	r3!, {r4, r5, r6, r8, sl, sp, lr}^
40014938:	70206c61 	eorvc	r6, r0, r1, ror #24
4001493c:	65747461 	ldrbvs	r7, [r4, #-1121]!	; 0x461
40014940:	0a206e72 	beq	40830310 <hwsDeviceSpecUnitInfo+0x80fa24>
40014944:	57535300 	ldrbpl	r5, [r3, -r0, lsl #6]
40014948:	54202d20 	strtpl	r2, [r0], #-3360	; 0xd20
4001494c:	49204442 	stmdbmi	r0!, {r1, r6, sl, lr}
40014950:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40014954:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40014958:	0a642520 	beq	4191dde0 <hwsDeviceSpecUnitInfo+0x18fd4f4>
4001495c:	57455300 	strbpl	r5, [r5, -r0, lsl #6]
40014960:	54202d20 	strtpl	r2, [r0], #-3360	; 0xd20
40014964:	49204442 	stmdbmi	r0!, {r1, r6, sl, lr}
40014968:	64252046 	strtvs	r2, [r5], #-70	; 0x46
4001496c:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40014970:	0a642520 	beq	4191ddf8 <hwsDeviceSpecUnitInfo+0x18fd50c>
40014974:	69616600 	stmdbvs	r1!, {r9, sl, sp, lr}^
40014978:	49202c6c 	stmdbmi	r0!, {r2, r3, r5, r6, sl, fp, sp}
4001497c:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40014980:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40014984:	0a642520 	beq	4191de0c <hwsDeviceSpecUnitInfo+0x18fd520>
40014988:	75622000 	strbvc	r2, [r2, #-0]!
4001498c:	20644973 	rsbcs	r4, r4, r3, ror r9
40014990:	52206425 	eorpl	r6, r0, #620756992	; 0x25000000
40014994:	203d7365 	eorscs	r7, sp, r5, ror #6
40014998:	000a6425 	andeq	r6, sl, r5, lsr #8
4001499c:	63657053 	cmnvs	r5, #83	; 0x53
400149a0:	3a6c6169 	bcc	41b2cf4c <hwsDeviceSpecUnitInfo+0x1b0c660>
400149a4:	74617020 	strbtvc	r7, [r1], #-32
400149a8:	20642520 	rsbcs	r2, r4, r0, lsr #10
400149ac:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
400149b0:	75702064 	ldrbvc	r2, [r0, #-100]!	; 0x64
400149b4:	64252070 	strtvs	r2, [r5], #-112	; 0x70
400149b8:	67655220 	strbvs	r5, [r5, -r0, lsr #4]!
400149bc:	30203a73 	eorcc	r3, r0, r3, ror sl
400149c0:	20782578 	rsbscs	r2, r8, r8, ror r5
400149c4:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400149c8:	25783020 	ldrbcs	r3, [r8, #-32]!
400149cc:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
400149d0:	30207825 	eorcc	r7, r0, r5, lsr #16
400149d4:	20782578 	rsbscs	r2, r8, r8, ror r5
400149d8:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400149dc:	25783020 	ldrbcs	r3, [r8, #-32]!
400149e0:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
400149e4:	000a7825 	andeq	r7, sl, r5, lsr #16
400149e8:	63657053 	cmnvs	r5, #83	; 0x53
400149ec:	3a6c6169 	bcc	41b2cf98 <hwsDeviceSpecUnitInfo+0x1b0c6ac>
400149f0:	70755020 	rsbsvc	r5, r5, r0, lsr #32
400149f4:	636f6c20 	cmnvs	pc, #32, 24	; 0x2000
400149f8:	6166206b 	cmnvs	r6, fp, rrx
400149fc:	202c6c69 	eorcs	r6, ip, r9, ror #24
40014a00:	20746170 	rsbscs	r6, r4, r0, ror r1
40014a04:	49206425 	stmdbmi	r0!, {r0, r2, r5, sl, sp, lr}
40014a08:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40014a0c:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40014a10:	20642520 	rsbcs	r2, r4, r0, lsr #10
40014a14:	7053000a 	subsvc	r0, r3, sl
40014a18:	61696365 	cmnvs	r9, r5, ror #6
40014a1c:	50203a6c 	eorpl	r3, r0, ip, ror #20
40014a20:	3a3a5342 	bcc	40ea9730 <hwsDeviceSpecUnitInfo+0xe88e44>
40014a24:	462f4920 	strtmi	r4, [pc], -r0, lsr #18
40014a28:	64252023 	strtvs	r2, [r5], #-35	; 0x23
40014a2c:	42202c20 	eormi	r2, r0, #32, 24	; 0x2000
40014a30:	20237375 	eorcs	r7, r3, r5, ror r3
40014a34:	66206425 	strtvs	r6, [r0], -r5, lsr #8
40014a38:	61207869 	teqvs	r0, r9, ror #16
40014a3c:	6e67696c 	cdpvs	9, 6, cr6, cr7, cr12, {3}
40014a40:	206f7420 	rsbcs	r7, pc, r0, lsr #8
40014a44:	20656874 	rsbcs	r6, r5, r4, ror r8
40014a48:	7466654c 	strbtvc	r6, [r6], #-1356	; 0x54c
40014a4c:	53000a20 	movwpl	r0, #2592	; 0xa20
40014a50:	69636570 	stmdbvs	r3!, {r4, r5, r6, r8, sl, sp, lr}^
40014a54:	203a6c61 	eorscs	r6, sl, r1, ror #24
40014a58:	3a534250 	bcc	414e53a0 <hwsDeviceSpecUnitInfo+0x14c4ab4>
40014a5c:	2f49203a 	svccs	0x0049203a
40014a60:	25202346 	strcs	r2, [r0, #-838]!	; 0x346
40014a64:	202c2064 	eorcs	r2, ip, r4, rrx
40014a68:	23737542 	cmncs	r3, #276824064	; 0x10800000
40014a6c:	20642520 	rsbcs	r2, r4, r0, lsr #10
40014a70:	20786966 	rsbscs	r6, r8, r6, ror #18
40014a74:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
40014a78:	6f74206e 	svcvs	0x0074206e
40014a7c:	65687420 	strbvs	r7, [r8, #-1056]!	; 0x420
40014a80:	67697220 	strbvs	r7, [r9, -r0, lsr #4]!
40014a84:	0a207468 	beq	40831c2c <hwsDeviceSpecUnitInfo+0x811340>
40014a88:	65705300 	ldrbvs	r5, [r0, #-768]!	; 0x300
40014a8c:	6c616963 	stclvs	9, cr6, [r1], #-396	; 0xfffffe74
40014a90:	6957203a 	ldmdbvs	r7, {r1, r3, r4, r5, sp}^
40014a94:	7a69736e 	bvc	41a71854 <hwsDeviceSpecUnitInfo+0x1a50f68>
40014a98:	2f492065 	svccs	0x00492065
40014a9c:	25202346 	strcs	r2, [r0, #-838]!	; 0x346
40014aa0:	202c2064 	eorcs	r2, ip, r4, rrx
40014aa4:	23737542 	cmncs	r3, #276824064	; 0x10800000
40014aa8:	20642520 	rsbcs	r2, r4, r0, lsr #10
40014aac:	25207369 	strcs	r7, [r0, #-873]!	; 0x369
40014ab0:	43000a64 	movwmi	r0, #2660	; 0xa64
40014ab4:	72746e65 	rsbsvc	r6, r4, #1616	; 0x650
40014ab8:	7a696c61 	bvc	41a6fc44 <hwsDeviceSpecUnitInfo+0x1a4f358>
40014abc:	6f697461 	svcvs	0x00697461
40014ac0:	6552206e 	ldrbvs	r2, [r2, #-110]	; 0x6e
40014ac4:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
40014ac8:	49000a73 	stmdbmi	r0, {r0, r1, r4, r5, r6, r9, fp}
40014acc:	2030462f 	eorscs	r4, r0, pc, lsr #12
40014ad0:	75736552 	ldrbvc	r6, [r3, #-1362]!	; 0x552
40014ad4:	305b746c 	subscc	r7, fp, ip, ror #8
40014ad8:	73202d20 	teqvc	r0, #32, 26	; 0x800
40014adc:	65636375 	strbvs	r6, [r3, #-885]!	; 0x375
40014ae0:	31207373 	teqcc	r0, r3, ror r3
40014ae4:	6961662d 	stmdbvs	r1!, {r0, r2, r3, r5, r9, sl, sp, lr}^
40014ae8:	2032206c 	eorscs	r2, r2, ip, rrx
40014aec:	7473202d 	ldrbtvc	r2, [r3], #-45	; 0x2d
40014af0:	5f657461 	svcpl	0x00657461
40014af4:	20332032 	eorscs	r2, r3, r2, lsr r0
40014af8:	7473202d 	ldrbtvc	r2, [r3], #-45	; 0x2d
40014afc:	5f657461 	svcpl	0x00657461
40014b00:	2e205d33 	mcrcs	13, 1, r5, cr0, cr3, {1}
40014b04:	000a2e2e 	andeq	r2, sl, lr, lsr #28
40014b08:	2c206425 	stccs	4, cr6, [r0], #-148	; 0xffffff6c
40014b0c:	6f52000a 	svcvs	0x0052000a
40014b10:	20646e75 	rsbcs	r6, r4, r5, ror lr
40014b14:	70697254 	rsbvc	r7, r9, r4, asr r2
40014b18:	69754220 	ldmdbvs	r5!, {r5, r9, lr}^
40014b1c:	7220646c 	eorvc	r6, r0, #108, 8	; 0x6c000000
40014b20:	646e756f 	strbtvs	r7, [lr], #-1391	; 0x56f
40014b24:	70697254 	rsbvc	r7, r9, r4, asr r2
40014b28:	616c6544 	cmnvs	ip, r4, asr #10
40014b2c:	72724179 	rsbsvc	r4, r2, #1073741854	; 0x4000001e
40014b30:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0x5b
40014b34:	203a5d78 	eorscs	r5, sl, r8, ror sp
40014b38:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40014b3c:	20202020 	eorcs	r2, r0, r0, lsr #32
40014b40:	706d6574 	rsbvc	r6, sp, r4, ror r5
40014b44:	25783020 	ldrbcs	r3, [r8, #-32]!
40014b48:	000a2078 	andeq	r2, sl, r8, ror r0
40014b4c:	33726464 	cmncc	r2, #100, 8	; 0x64000000
40014b50:	57706954 			; <UNDEFINED> instruction: 0x57706954
40014b54:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
40014b58:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
40014b5c:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
40014b60:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
40014b64:	6f436369 	svcvs	0x00436369
40014b68:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
40014b6c:	6564000a 	strbvs	r0, [r4, #-10]!
40014b70:	6d754e76 	ldclvs	14, cr4, [r5, #-472]!	; 0xfffffe28
40014b74:	25783020 	ldrbcs	r3, [r8, #-32]!
40014b78:	46492078 			; <UNDEFINED> instruction: 0x46492078
40014b7c:	25783020 	ldrbcs	r3, [r8, #-32]!
40014b80:	72662078 	rsbvc	r2, r6, #120	; 0x78
40014b84:	25207165 	strcs	r7, [r0, #-357]!	; 0x165
40014b88:	61282064 	teqvs	r8, r4, rrx
40014b8c:	506c6c64 	rsbpl	r6, ip, r4, ror #24
40014b90:	6f697265 	svcvs	0x00697265
40014b94:	78302064 	ldmdavc	r0!, {r2, r5, r6, sp}
40014b98:	0a297825 	beq	40a72c34 <hwsDeviceSpecUnitInfo+0xa52348>
40014b9c:	64250900 	strtvs	r0, [r5], #-2304	; 0x900
40014ba0:	70202d20 	eorvc	r2, r0, r0, lsr #26
40014ba4:	65736168 	ldrbvs	r6, [r3, #-360]!	; 0x168
40014ba8:	25783020 	ldrbcs	r3, [r8, #-32]!
40014bac:	64612078 	strbtvs	r2, [r1], #-120	; 0x78
40014bb0:	30206c6c 	eorcc	r6, r0, ip, ror #24
40014bb4:	0a782578 	beq	41e1e19c <hwsDeviceSpecUnitInfo+0x1dfd8b0>
40014bb8:	72646400 	rsbvc	r6, r4, #0, 8
40014bbc:	70695433 	rsbvc	r5, r9, r3, lsr r4
40014bc0:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
40014bc4:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
40014bc8:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
40014bcc:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
40014bd0:	6f436369 	svcvs	0x00436369
40014bd4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
40014bd8:	6564000a 	strbvs	r0, [r4, #-10]!
40014bdc:	6d754e76 	ldclvs	14, cr4, [r5, #-472]!	; 0xfffffe28
40014be0:	25783020 	ldrbcs	r3, [r8, #-32]!
40014be4:	66692078 			; <UNDEFINED> instruction: 0x66692078
40014be8:	78302063 	ldmdavc	r0!, {r0, r1, r5, r6, sp}
40014bec:	66207825 	strtvs	r7, [r0], -r5, lsr #16
40014bf0:	20716572 	rsbscs	r6, r1, r2, ror r5
40014bf4:	000a6425 	andeq	r6, sl, r5, lsr #8
40014bf8:	50726453 	rsbspl	r6, r2, r3, asr r4
40014bfc:	6f697265 	svcvs	0x00697265
40014c00:	78302064 	ldmdavc	r0!, {r2, r5, r6, sp}
40014c04:	44207825 	strtmi	r7, [r0], #-2085	; 0x825
40014c08:	65507264 	ldrbvs	r7, [r0, #-612]	; 0x264
40014c0c:	646f6972 	strbtvs	r6, [pc], #-2418	; 40014c14 <mvSysEnvTimerIsRefClk25Mhz+0x27e8>
40014c10:	25783020 	ldrbcs	r3, [r8, #-32]!
40014c14:	64612078 	strbtvs	r2, [r1], #-120	; 0x78
40014c18:	65506c6c 	ldrbvs	r6, [r0, #-3180]	; 0xc6c
40014c1c:	646f6972 	strbtvs	r6, [pc], #-2418	; 40014c24 <mvSysEnvTimerIsRefClk25Mhz+0x27f8>
40014c20:	25783020 	ldrbcs	r3, [r8, #-32]!
40014c24:	63000a78 	movwvs	r0, #2680	; 0xa78
40014c28:	6c61566c 	stclvs	6, cr5, [r1], #-432	; 0xfffffe50
40014c2c:	30206575 	eorcc	r6, r0, r5, ror r5
40014c30:	0a782578 	beq	41e1e218 <hwsDeviceSpecUnitInfo+0x1dfd92c>
40014c34:	566c6300 	strbtpl	r6, [ip], -r0, lsl #6
40014c38:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
40014c3c:	25783020 	ldrbcs	r3, [r8, #-32]!
40014c40:	70732078 	rsbsvc	r2, r3, r8, ror r0
40014c44:	42646565 	rsbmi	r6, r4, #423624704	; 0x19400000
40014c48:	6e496e69 	cdpvs	14, 4, cr6, cr9, cr9, {3}
40014c4c:	20786564 	rsbscs	r6, r8, r4, ror #10
40014c50:	000a6425 	andeq	r6, sl, r5, lsr #8
40014c54:	20642509 	rsbcs	r2, r4, r9, lsl #10
40014c58:	696d202d 	stmdbvs	sp!, {r0, r2, r3, r5, sp}^
40014c5c:	6c65446e 	stclvs	4, cr4, [r5], #-440	; 0xfffffe48
40014c60:	30207961 	eorcc	r7, r0, r1, ror #18
40014c64:	20782578 	rsbscs	r2, r8, r8, ror r5
40014c68:	30207363 	eorcc	r7, r0, r3, ror #6
40014c6c:	20782578 	rsbscs	r2, r8, r8, ror r5
40014c70:	61536472 	cmpvs	r3, r2, ror r4
40014c74:	656c706d 	strbvs	r7, [ip, #-109]!	; 0x6d
40014c78:	5b796c44 	blpl	41e6fd90 <hwsDeviceSpecUnitInfo+0x1e4f4a4>
40014c7c:	205d7363 	subscs	r7, sp, r3, ror #6
40014c80:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40014c84:	7009000a 	andvc	r0, r9, sl
40014c88:	65736168 	ldrbvs	r6, [r3, #-360]!	; 0x168
40014c8c:	78302030 	ldmdavc	r0!, {r4, r5, sp}
40014c90:	70207825 	eorvc	r7, r0, r5, lsr #16
40014c94:	65736168 	ldrbvs	r6, [r3, #-360]!	; 0x168
40014c98:	78302031 	ldmdavc	r0!, {r0, r4, r5, sp}
40014c9c:	6d207825 	stcvs	8, cr7, [r0, #-148]!	; 0xffffff6c
40014ca0:	68507861 	ldmdavs	r0, {r0, r5, r6, fp, ip, sp, lr}^
40014ca4:	20657361 	rsbcs	r7, r5, r1, ror #6
40014ca8:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40014cac:	6109000a 	tstvs	r9, sl
40014cb0:	306c6c64 	rsbcc	r6, ip, r4, ror #24
40014cb4:	25783020 	ldrbcs	r3, [r8, #-32]!
40014cb8:	64612078 	strbtvs	r2, [r1], #-120	; 0x78
40014cbc:	20316c6c 	eorscs	r6, r1, ip, ror #24
40014cc0:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40014cc4:	52647220 	rsbpl	r7, r4, #32, 4
40014cc8:	79646165 	stmdbvc	r4!, {r0, r2, r5, r6, r8, sp, lr}^
40014ccc:	5b6c6544 	blpl	41b2e1e4 <hwsDeviceSpecUnitInfo+0x1b0d8f8>
40014cd0:	205d7363 	subscs	r7, sp, r3, ror #6
40014cd4:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40014cd8:	6464000a 	strbtvs	r0, [r4], #-10
40014cdc:	69543372 	ldmdbvs	r4, {r1, r4, r5, r6, r8, r9, ip, sp}^
40014ce0:	6e755270 	mrcvs	2, 3, r5, cr5, cr0, {3}
40014ce4:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
40014ce8:	6c416369 	mcrrvs	3, 6, r6, r1, cr9
40014cec:	74530067 	ldrbvc	r0, [r3], #-103	; 0x67
40014cf0:	63697461 	cmnvs	r9, #1627389952	; 0x61000000
40014cf4:	20464920 	subcs	r4, r6, r0, lsr #18
40014cf8:	66206425 	strtvs	r6, [r0], -r5, lsr #8
40014cfc:	20716572 	rsbscs	r6, r1, r2, ror r5
40014d00:	0a206425 	beq	4082dd9c <hwsDeviceSpecUnitInfo+0x80d4b0>
40014d04:	72646400 	rsbvc	r6, r4, #0, 8
40014d08:	70695433 	rsbvc	r5, r9, r3, lsr r4
40014d0c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
40014d10:	6e496369 	cdpvs	3, 4, cr6, cr9, cr9, {3}
40014d14:	6f437469 	svcvs	0x00437469
40014d18:	6f72746e 	svcvs	0x0072746e
40014d1c:	72656c6c 	rsbvc	r6, r5, #108, 24	; 0x6c00
40014d20:	6e49000a 	wavg4vs	wr0, wr9, wr10
40014d24:	6f437469 	svcvs	0x00437469
40014d28:	6f72746e 	svcvs	0x0072746e
40014d2c:	72656c6c 	rsbvc	r6, r5, #108, 24	; 0x6c00
40014d30:	646e6920 	strbtvs	r6, [lr], #-2336	; 0x920
40014d34:	6e437865 	cdpvs	8, 4, cr7, cr3, cr5, {3}
40014d38:	64252074 	strtvs	r2, [r5], #-116	; 0x74
40014d3c:	4444000a 	strbmi	r0, [r4], #-10
40014d40:	41203352 	teqmi	r0, r2, asr r3
40014d44:	73203363 	teqvc	r0, #-1946157055	; 0x8c000001
40014d48:	63696c69 	cmnvs	r9, #26880	; 0x6900
40014d4c:	69206e6f 	stmdbvs	r0!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}
40014d50:	2074696e 	rsbscs	r6, r4, lr, ror #18
40014d54:	4146202d 	cmpmi	r6, sp, lsr #32
40014d58:	44454c49 	strbmi	r4, [r5], #-3145	; 0xc49
40014d5c:	25783020 	ldrbcs	r3, [r8, #-32]!
40014d60:	75000a78 	strvc	r0, [r0, #-2680]	; 0xa78
40014d64:	736c6974 	cmnvc	ip, #116, 18	; 0x1d0000
40014d68:	48766d2f 	ldmdami	r6!, {r0, r1, r2, r3, r5, r8, sl, fp, sp, lr}^
40014d6c:	69537377 	ldmdbvs	r3, {r0, r1, r2, r4, r5, r6, r8, r9, ip, sp, lr}^
40014d70:	6f63696c 	svcvs	0x0063696c
40014d74:	2e66496e 	cdpcs	9, 6, cr4, cr6, cr14, {3}
40014d78:	6f700063 	svcvs	0x00700063
40014d7c:	704f6c6c 	subvc	r6, pc, ip, ror #24
40014d80:	63657845 	cmnvs	r5, #4521984	; 0x450000
40014d84:	45657475 	strbmi	r7, [r5, #-1141]!	; 0x475
40014d88:	203a7478 	eorscs	r7, sl, r8, ror r4
40014d8c:	454d4954 	strbmi	r4, [sp, #-2388]	; 0x954
40014d90:	0a54554f 	beq	4152a2d4 <hwsDeviceSpecUnitInfo+0x15099e8>
40014d94:	69747500 	ldmdbvs	r4!, {r8, sl, ip, sp, lr}^
40014d98:	6d2f736c 	stcvs	3, cr7, [pc, #-432]!	; 40014bf0 <mvSysEnvTimerIsRefClk25Mhz+0x27c4>
40014d9c:	65735f76 	ldrbvs	r5, [r3, #-3958]!	; 0xf76
40014da0:	78655f71 	stmdavc	r5!, {r0, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
40014da4:	655f6365 	ldrbvs	r6, [pc, #-869]	; 40014a47 <mvSysEnvTimerIsRefClk25Mhz+0x261b>
40014da8:	632e7478 	teqvs	lr, #120, 8	; 0x78000000
40014dac:	53766d00 	cmnpl	r6, #0, 26
40014db0:	78457165 	stmdavc	r5, {r0, r2, r5, r6, r8, ip, sp, lr}^
40014db4:	78456365 	stmdavc	r5, {r0, r2, r5, r6, r8, r9, sp, lr}^
40014db8:	53203a74 	teqpl	r0, #116, 20	; 0x74000
40014dbc:	65647265 	strbvs	r7, [r4, #-613]!	; 0x265
40014dc0:	64252073 	strtvs	r2, [r5], #-115	; 0x73
40014dc4:	20736920 	rsbscs	r6, r3, r0, lsr #18
40014dc8:	20746f6e 	rsbscs	r6, r4, lr, ror #30
40014dcc:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
40014dd0:	6c282064 	wstrbvs	wr2, [r8], #-100
40014dd4:	20747361 	rsbscs	r7, r4, r1, ror #6
40014dd8:	656e616c 	strbvs	r6, [lr, #-364]!	; 0x16c
40014ddc:	20736920 	rsbscs	r6, r3, r0, lsr #18
40014de0:	0a296425 	beq	40a6de7c <hwsDeviceSpecUnitInfo+0xa4d590>
40014de4:	61657200 	cmnvs	r5, r0, lsl #4
40014de8:	6c615664 	stclvs	6, cr5, [r1], #-400	; 0xfffffe70
40014dec:	303d6575 	eorscc	r6, sp, r5, ror r5
40014df0:	0a782578 	beq	41e1e3d8 <hwsDeviceSpecUnitInfo+0x1dfdaec>
40014df4:	6f426700 	svcvs	0x00426700
40014df8:	49647261 	stmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
40014dfc:	78303d64 	ldmdavc	r0!, {r2, r5, r6, r8, sl, fp, ip, sp}
40014e00:	000a7825 	andeq	r7, sl, r5, lsr #16
40014e04:	203a7325 	eorscs	r7, sl, r5, lsr #6
40014e08:	69737754 	ldmdbvs	r3!, {r2, r4, r6, r8, r9, sl, ip, sp, lr}^
40014e0c:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40014e10:	2064656c 	rsbcs	r6, r4, ip, ror #10
40014e14:	72206f74 	eorvc	r6, r0, #116, 30	; 0x1d0
40014e18:	20646165 	rsbcs	r6, r4, r5, ror #2
40014e1c:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
40014e20:	4420656c 	strtmi	r6, [r0], #-1388	; 0x56c
40014e24:	45205244 	strmi	r5, [r0, #-580]!	; 0x244
40014e28:	75204343 	strvc	r4, [r0, #-835]!	; 0x343
40014e2c:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
40014e30:	Address 0x40014e30 is out of bounds.


Disassembly of section .rodata.__func__.1400:

40014e33 <__func__.1400>:
40014e33:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
40014e37:	72655373 	rsbvc	r5, r5, #-872415231	; 0xcc000001
40014e3b:	54736564 	ldrbtpl	r6, [r3], #-1380	; 0x564
40014e3f:	6c6f706f 	wstrhvs	wr7, [pc], #-111
40014e43:	4779676f 	ldrbmi	r6, [r9, -pc, ror #14]!
40014e47:	Address 0x40014e47 is out of bounds.


Disassembly of section .rodata.CSWTCH.109:

40014e4c <CSWTCH.109>:
40014e4c:	40012e34 	andmi	r2, r1, r4, lsr lr
40014e50:	40012e46 	andmi	r2, r1, r6, asr #28
40014e54:	400128cb 	andmi	r2, r1, fp, asr #17
40014e58:	400128d3 	ldrdmi	r2, [r1], -r3
40014e5c:	400128db 	ldrdmi	r2, [r1], -fp
40014e60:	400128e3 	andmi	r2, r1, r3, ror #17
40014e64:	40012e4a 	andmi	r2, r1, sl, asr #28
40014e68:	40012e4f 	andmi	r2, r1, pc, asr #28
40014e6c:	40012e53 	andmi	r2, r1, r3, asr lr
40014e70:	40012e57 	andmi	r2, r1, r7, asr lr
40014e74:	40012e5b 	andmi	r2, r1, fp, asr lr
40014e78:	40012aef 	andmi	r2, r1, pc, ror #21
40014e7c:	40012aef 	andmi	r2, r1, pc, ror #21
40014e80:	40012e5f 	andmi	r2, r1, pc, asr lr
40014e84:	40012e63 	andmi	r2, r1, r3, ror #28
40014e88:	40012e70 	andmi	r2, r1, r0, ror lr

Disassembly of section .rodata.CSWTCH.111:

40014e8c <CSWTCH.111>:
40014e8c:	40012e7e 	andmi	r2, r1, lr, ror lr
40014e90:	40012e85 	andmi	r2, r1, r5, lsl #29
40014e94:	40012e8a 	andmi	r2, r1, sl, lsl #29
40014e98:	40012e8f 	andmi	r2, r1, pc, lsl #29
40014e9c:	40012e94 	mulmi	r1, r4, lr

Disassembly of section .rodata.CSWTCH.113:

40014ea0 <CSWTCH.113>:
40014ea0:	40012e1a 	andmi	r2, r1, sl, lsl lr
40014ea4:	40012e21 	andmi	r2, r1, r1, lsr #28
40014ea8:	40012e26 	andmi	r2, r1, r6, lsr #28

Disassembly of section .rodata.pageParam:

40014eac <pageParam>:
40014eac:	00000201 	andeq	r0, r0, r1, lsl #4
40014eb0:	00000002 	andeq	r0, r0, r2
40014eb4:	00000201 	andeq	r0, r0, r1, lsl #4
40014eb8:	00000003 	andeq	r0, r0, r3
40014ebc:	00000201 	andeq	r0, r0, r1, lsl #4
40014ec0:	00000000 	andeq	r0, r0, r0
40014ec4:	00000201 	andeq	r0, r0, r1, lsl #4
40014ec8:	00000004 	andeq	r0, r0, r4
40014ecc:	00000202 	andeq	r0, r0, r2, lsl #4
40014ed0:	00000005 	andeq	r0, r0, r5

Disassembly of section .rodata.odpgDefaultValue:

40014ed4 <odpgDefaultValue>:
40014ed4:	00001034 	andeq	r1, r0, r4, lsr r0
40014ed8:	00038000 	andeq	r8, r3, r0
40014edc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014ee0:	00001038 	andeq	r1, r0, r8, lsr r0
40014ee4:	00000000 	andeq	r0, r0, r0
40014ee8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014eec:	000010b0 	strheq	r1, [r0], -r0
40014ef0:	00000000 	andeq	r0, r0, r0
40014ef4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014ef8:	000010b8 	strheq	r1, [r0], -r8
40014efc:	00000000 	andeq	r0, r0, r0
40014f00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014f04:	000010c0 	andeq	r1, r0, r0, asr #1
40014f08:	00000000 	andeq	r0, r0, r0
40014f0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014f10:	000010f0 	strdeq	r1, [r0], -r0
40014f14:	00000000 	andeq	r0, r0, r0
40014f18:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014f1c:	000010f4 	strdeq	r1, [r0], -r4
40014f20:	00000000 	andeq	r0, r0, r0
40014f24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014f28:	000010f8 	strdeq	r1, [r0], -r8
40014f2c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40014f30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014f34:	000010fc 	strdeq	r1, [r0], -ip
40014f38:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40014f3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014f40:	00001130 	andeq	r1, r0, r0, lsr r1
40014f44:	00000000 	andeq	r0, r0, r0
40014f48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014f4c:	00001830 	andeq	r1, r0, r0, lsr r8
40014f50:	02000000 	andeq	r0, r0, #0
40014f54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014f58:	000014d0 	ldrdeq	r1, [r0], -r0
40014f5c:	00000000 	andeq	r0, r0, r0
40014f60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014f64:	000014d4 	ldrdeq	r1, [r0], -r4
40014f68:	00000000 	andeq	r0, r0, r0
40014f6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014f70:	000014d8 	ldrdeq	r1, [r0], -r8
40014f74:	00000000 	andeq	r0, r0, r0
40014f78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014f7c:	000014dc 	ldrdeq	r1, [r0], -ip
40014f80:	00000000 	andeq	r0, r0, r0
40014f84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014f88:	00001454 	andeq	r1, r0, r4, asr r4
40014f8c:	00000000 	andeq	r0, r0, r0
40014f90:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014f94:	00001594 	muleq	r0, r4, r5
40014f98:	00000000 	andeq	r0, r0, r0
40014f9c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014fa0:	00001598 	muleq	r0, r8, r5
40014fa4:	00000000 	andeq	r0, r0, r0
40014fa8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014fac:	0000159c 	muleq	r0, ip, r5
40014fb0:	00000000 	andeq	r0, r0, r0
40014fb4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014fb8:	000015a0 	andeq	r1, r0, r0, lsr #11
40014fbc:	00000000 	andeq	r0, r0, r0
40014fc0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014fc4:	000015a4 	andeq	r1, r0, r4, lsr #11
40014fc8:	00000000 	andeq	r0, r0, r0
40014fcc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014fd0:	000015a8 	andeq	r1, r0, r8, lsr #11
40014fd4:	00000000 	andeq	r0, r0, r0
40014fd8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014fdc:	000015ac 	andeq	r1, r0, ip, lsr #11
40014fe0:	00000000 	andeq	r0, r0, r0
40014fe4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014fe8:	00001604 	andeq	r1, r0, r4, lsl #12
40014fec:	00000000 	andeq	r0, r0, r0
40014ff0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014ff4:	00001608 	andeq	r1, r0, r8, lsl #12
40014ff8:	00000000 	andeq	r0, r0, r0
40014ffc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40015000:	0000160c 	andeq	r1, r0, ip, lsl #12
40015004:	00000000 	andeq	r0, r0, r0
40015008:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001500c:	00001610 	andeq	r1, r0, r0, lsl r6
40015010:	00000000 	andeq	r0, r0, r0
40015014:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40015018:	00001614 	andeq	r1, r0, r4, lsl r6
4001501c:	00000000 	andeq	r0, r0, r0
40015020:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40015024:	00001618 	andeq	r1, r0, r8, lsl r6
40015028:	00000000 	andeq	r0, r0, r0
4001502c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40015030:	00001624 	andeq	r1, r0, r4, lsr #12
40015034:	00000000 	andeq	r0, r0, r0
40015038:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001503c:	00001690 	muleq	r0, r0, r6
40015040:	00000000 	andeq	r0, r0, r0
40015044:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40015048:	00001694 	muleq	r0, r4, r6
4001504c:	00000000 	andeq	r0, r0, r0
40015050:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40015054:	00001698 	muleq	r0, r8, r6
40015058:	00000000 	andeq	r0, r0, r0
4001505c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40015060:	0000169c 	muleq	r0, ip, r6
40015064:	00000000 	andeq	r0, r0, r0
40015068:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001506c:	000014b8 			; <UNDEFINED> instruction: 0x000014b8
40015070:	00006f67 	andeq	r6, r0, r7, ror #30
40015074:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40015078:	00001630 	andeq	r1, r0, r0, lsr r6
4001507c:	00000000 	andeq	r0, r0, r0
40015080:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40015084:	00001634 	andeq	r1, r0, r4, lsr r6
40015088:	00000000 	andeq	r0, r0, r0
4001508c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40015090:	00001638 	andeq	r1, r0, r8, lsr r6
40015094:	00000000 	andeq	r0, r0, r0
40015098:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001509c:	0000163c 	andeq	r1, r0, ip, lsr r6
400150a0:	00000000 	andeq	r0, r0, r0
400150a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400150a8:	000016b0 			; <UNDEFINED> instruction: 0x000016b0
400150ac:	00000000 	andeq	r0, r0, r0
400150b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400150b4:	000016b4 			; <UNDEFINED> instruction: 0x000016b4
400150b8:	00000000 	andeq	r0, r0, r0
400150bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400150c0:	000016b8 			; <UNDEFINED> instruction: 0x000016b8
400150c4:	00000000 	andeq	r0, r0, r0
400150c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400150cc:	000016bc 			; <UNDEFINED> instruction: 0x000016bc
400150d0:	00000000 	andeq	r0, r0, r0
400150d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400150d8:	000016c0 	andeq	r1, r0, r0, asr #13
400150dc:	00000000 	andeq	r0, r0, r0
400150e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400150e4:	000016c4 	andeq	r1, r0, r4, asr #13
400150e8:	00000000 	andeq	r0, r0, r0
400150ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400150f0:	000016c8 	andeq	r1, r0, r8, asr #13
400150f4:	00000000 	andeq	r0, r0, r0
400150f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400150fc:	000016cc 	andeq	r1, r0, ip, asr #13
40015100:	00000001 	andeq	r0, r0, r1
40015104:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40015108:	000016f0 	strdeq	r1, [r0], -r0
4001510c:	00000001 	andeq	r0, r0, r1
40015110:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40015114:	000016f4 	strdeq	r1, [r0], -r4
40015118:	00000000 	andeq	r0, r0, r0
4001511c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40015120:	000016f8 	strdeq	r1, [r0], -r8
40015124:	00000000 	andeq	r0, r0, r0
40015128:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001512c:	000016fc 	strdeq	r1, [r0], -ip
40015130:	00000000 	andeq	r0, r0, r0
40015134:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .rodata.memSizeConfig:

40015138 <memSizeConfig>:
40015138:	04000302 	streq	r0, [r0], #-770	; 0x302
4001513c:	Address 0x4001513c is out of bounds.


Disassembly of section .rodata.pupMaskTable:

40015140 <pupMaskTable>:
40015140:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40015144:	0000ff00 	andeq	pc, r0, r0, lsl #30
40015148:	00ff0000 	rscseq	r0, pc, r0
4001514c:	ff000000 			; <UNDEFINED> instruction: 0xff000000

Disassembly of section .rodata:

40015150 <.rodata>:
40015150:	00000001 	andeq	r0, r0, r1
40015154:	00000002 	andeq	r0, r0, r2
40015158:	00000003 	andeq	r0, r0, r3
4001515c:	00000004 	andeq	r0, r0, r4
40015160:	00000005 	andeq	r0, r0, r5
40015164:	00000006 	andeq	r0, r0, r6
40015168:	00000007 	andeq	r0, r0, r7
4001516c:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.rdSampleMask:

40015170 <rdSampleMask>:
40015170:	00000000 	andeq	r0, r0, r0
40015174:	00000008 	andeq	r0, r0, r8
40015178:	00000010 	andeq	r0, r0, r0, lsl r0
4001517c:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .rodata.__FUNCTION__.2767:

40015180 <__FUNCTION__.2767>:
40015180:	33726464 	cmncc	r2, #100, 8	; 0x64000000
40015184:	57706954 			; <UNDEFINED> instruction: 0x57706954
40015188:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
4001518c:	69646441 	stmdbvs	r4!, {r0, r6, sl, sp, lr}^
40015190:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
40015194:	644f6c61 	strbvs	r6, [pc], #-3169	; 4001519c <__FUNCTION__.2767+0x1c>
40015198:	74655374 	strbtvc	r5, [r5], #-884	; 0x374
4001519c:	676e6974 			; <UNDEFINED> instruction: 0x676e6974
	...

Disassembly of section .rodata.patternKillerPatternTableMap:

400151a1 <patternKillerPatternTableMap>:
400151a1:	00000001 	andeq	r0, r0, r1
400151a5:	01010001 	tsteq	r1, r1
400151a9:	01000100 	mrseq	r0, (UNDEF: 16)
400151ad:	01000001 	tsteq	r0, r1
400151b1:	01000001 	tsteq	r0, r1
400151b5:	00010001 	andeq	r0, r1, r1
400151b9:	00010100 	andeq	r0, r1, r0, lsl #2
400151bd:	00000100 	andeq	r0, r0, r0, lsl #2
400151c1:	00000101 	andeq	r0, r0, r1, lsl #2
400151c5:	00000101 	andeq	r0, r0, r1, lsl #2
400151c9:	00000101 	andeq	r0, r0, r1, lsl #2
400151cd:	00010101 	andeq	r0, r1, r1, lsl #2
400151d1:	01010000 	mrseq	r0, (UNDEF: 1)
400151d5:	01010000 	mrseq	r0, (UNDEF: 1)
400151d9:	00000000 	andeq	r0, r0, r0
400151dd:	01000000 	mrseq	r0, (UNDEF: 0)
400151e1:	01010100 	mrseq	r0, (UNDEF: 17)
400151e5:	00000000 	andeq	r0, r0, r0
400151e9:	01010101 	tsteq	r1, r1, lsl #2
400151ed:	01010000 	mrseq	r0, (UNDEF: 1)
400151f1:	01010000 	mrseq	r0, (UNDEF: 1)
400151f5:	00000101 	andeq	r0, r0, r1, lsl #2
400151f9:	01010000 	mrseq	r0, (UNDEF: 1)
400151fd:	01010000 	mrseq	r0, (UNDEF: 1)
40015201:	00000100 	andeq	r0, r0, r0, lsl #2
40015205:	01000100 	mrseq	r0, (UNDEF: 16)
40015209:	01010000 	mrseq	r0, (UNDEF: 1)
4001520d:	00010101 	andeq	r0, r1, r1, lsl #2
40015211:	01010001 	tsteq	r1, r1
40015215:	01010101 	tsteq	r1, r1, lsl #2
40015219:	01010101 	tsteq	r1, r1, lsl #2
4001521d:	01010101 	tsteq	r1, r1, lsl #2

Disassembly of section .rodata.patternVrefPatternTableMap:

40015221 <patternVrefPatternTableMap>:
40015221:	8a5552b8 	bhi	41569d09 <hwsDeviceSpecUnitInfo+0x154941d>
40015225:	fe6da633 	mcr2	6, 3, sl, cr13, cr3, {1}

Disassembly of section .rodata.Ac3SiliconDelayOffset:

4001522c <Ac3SiliconDelayOffset>:
	...

Disassembly of section .rodata.Ac3BwPerFreq:

40015238 <Ac3BwPerFreq>:
40015238:	05040403 	streq	r0, [r4, #-1027]	; 0x403
4001523c:	03050505 	movweq	r0, #21765	; 0x5505
40015240:	05050403 	streq	r0, [r5, #-1027]	; 0x403
40015244:	00030503 	andeq	r0, r3, r3, lsl #10

Disassembly of section .rodata.Ac3VcoFreqPerSar:

40015248 <Ac3VcoFreqPerSar>:
40015248:	02150190 	andseq	r0, r5, #144, 2	; 0x24
4001524c:	032007d0 	teqeq	r0, #208, 14	; 0x3400000
40015250:	032007d0 	teqeq	r0, #208, 14	; 0x3400000
40015254:	03200320 	teqeq	r0, #32, 6	; 0x80000000

Disassembly of section .rodata.Ac3RatePerFreq:

40015258 <Ac3RatePerFreq>:
40015258:	02020201 	andeq	r0, r2, #268435456	; 0x10000000
4001525c:	01030302 	tsteq	r3, r2, lsl #6
40015260:	02020201 	andeq	r0, r2, #268435456	; 0x10000000
40015264:	00010301 	andeq	r0, r1, r1, lsl #6

Disassembly of section .rodata.CSWTCH.6:

40015268 <CSWTCH.6>:
40015268:	03030300 	movweq	r0, #13056	; 0x3300
4001526c:	03030303 	movweq	r0, #13059	; 0x3303
40015270:	03030303 	movweq	r0, #13059	; 0x3303
40015274:	03030303 	movweq	r0, #13059	; 0x3303
40015278:	03030301 	movweq	r0, #13057	; 0x3301
4001527c:	03030303 	movweq	r0, #13059	; 0x3303
40015280:	03030303 	movweq	r0, #13059	; 0x3303
40015284:	03030303 	movweq	r0, #13059	; 0x3303
40015288:	Address 0x40015288 is out of bounds.


Disassembly of section .rodata.chipSelectMap:

40015289 <chipSelectMap>:
40015289:	01000000 	mrseq	r0, (UNDEF: 0)
4001528d:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
40015291:	02000102 	andeq	r0, r0, #-2147483648	; 0x80000000
40015295:	03000200 	movweq	r0, #512	; 0x200
40015299:	02000103 	andeq	r0, r0, #-1073741824	; 0xc0000000
4001529d:	03000200 	movweq	r0, #512	; 0x200
400152a1:	03000200 	movweq	r0, #512	; 0x200
400152a5:	04000300 	streq	r0, [r0], #-768	; 0x300

Disassembly of section .rodata.opExecuteFuncExtArr:

400152ac <opExecuteFuncExtArr>:
400152ac:	400122cd 	andmi	r2, r1, sp, asr #5
400152b0:	40012249 	andmi	r2, r1, r9, asr #4
400152b4:	4001225d 	andmi	r2, r1, sp, asr r2

Disassembly of section .data.componentTable:

400152b8 <componentTable>:
400152b8:	4001245d 	andmi	r2, r1, sp, asr r4
400152bc:	40004b81 	andmi	r4, r0, r1, lsl #23
400152c0:	40012474 	andmi	r2, r1, r4, ror r4
400152c4:	40005469 	andmi	r5, r0, r9, ror #8
400152c8:	4001248a 	andmi	r2, r1, sl, lsl #9
400152cc:	40005bed 	andmi	r5, r0, sp, ror #23
400152d0:	4001249e 	mulmi	r1, lr, r4
400152d4:	400117f5 	strdmi	r1, [r1], -r5
	...

Disassembly of section .data.sgmiiRfResetParams:

400152e0 <sgmiiRfResetParams>:
400152e0:	00000002 	andeq	r0, r0, r2
400152e4:	00000004 	andeq	r0, r0, r4
400152e8:	00000040 	andeq	r0, r0, r0, asr #32
	...

Disassembly of section .data.sgmiiSpeedIntConfigParams:

40015304 <sgmiiSpeedIntConfigParams>:
40015304:	00000003 	andeq	r0, r0, r3
40015308:	00000004 	andeq	r0, r0, r4
4001530c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015310:	0000fd8c 	andeq	pc, r0, ip, lsl #27
	...
40015328:	00000003 	andeq	r0, r0, r3
4001532c:	00000018 	andeq	r0, r0, r8, lsl r0
40015330:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015334:	00004f00 	andeq	r4, r0, r0, lsl #30
	...
4001534c:	00000003 	andeq	r0, r0, r3
40015350:	0000001c 	andeq	r0, r0, ip, lsl r0
40015354:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015358:	0000f047 	andeq	pc, r0, r7, asr #32
	...
40015370:	00000003 	andeq	r0, r0, r3
40015374:	00000034 	andeq	r0, r0, r4, lsr r0
40015378:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
4001537c:	0000406c 	andeq	r4, r0, ip, rrx
	...
40015394:	00000003 	andeq	r0, r0, r3
40015398:	00000038 	andeq	r0, r0, r8, lsr r0
4001539c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400153a0:	00001e40 	andeq	r1, r0, r0, asr #28
	...
400153b8:	00000003 	andeq	r0, r0, r3
400153bc:	00000094 	muleq	r0, r4, r0
400153c0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400153c4:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
	...
400153dc:	00000003 	andeq	r0, r0, r3
400153e0:	00000098 	muleq	r0, r8, r0
400153e4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400153e8:	00000066 	andeq	r0, r0, r6, rrx
	...
40015400:	00000003 	andeq	r0, r0, r3
40015404:	00000104 	andeq	r0, r0, r4, lsl #2
40015408:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
4001540c:	00002208 	andeq	r2, r0, r8, lsl #4
	...
40015424:	00000003 	andeq	r0, r0, r3
40015428:	00000108 	andeq	r0, r0, r8, lsl #2
4001542c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015430:	0000243f 	andeq	r2, r0, pc, lsr r4
	...
40015448:	00000003 	andeq	r0, r0, r3
4001544c:	00000114 	andeq	r0, r0, r4, lsl r1
40015450:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015454:	000047ef 	andeq	r4, r0, pc, ror #15
	...
4001546c:	00000003 	andeq	r0, r0, r3
40015470:	00000134 	andeq	r0, r0, r4, lsr r1
40015474:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015478:	0000004a 	andeq	r0, r0, sl, asr #32
	...
40015490:	00000003 	andeq	r0, r0, r3
40015494:	0000013c 	andeq	r0, r0, ip, lsr r1
40015498:	0000fbff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
4001549c:	0000e028 	andeq	lr, r0, r8, lsr #32
	...
400154b4:	00000003 	andeq	r0, r0, r3
400154b8:	00000140 	andeq	r0, r0, r0, asr #2
400154bc:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400154c0:	00000800 	andeq	r0, r0, r0, lsl #16
	...
400154d8:	00000003 	andeq	r0, r0, r3
400154dc:	00000154 	andeq	r0, r0, r4, asr r1
400154e0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400154e4:	00000087 	andeq	r0, r0, r7, lsl #1
	...
400154fc:	00000003 	andeq	r0, r0, r3
40015500:	00000168 	andeq	r0, r0, r8, ror #2
40015504:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015508:	0000e014 	andeq	lr, r0, r4, lsl r0
	...
40015520:	00000003 	andeq	r0, r0, r3
40015524:	0000016c 	andeq	r0, r0, ip, ror #2
40015528:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
4001552c:	00000014 	andeq	r0, r0, r4, lsl r0
	...
40015544:	00000003 	andeq	r0, r0, r3
40015548:	00000184 	andeq	r0, r0, r4, lsl #3
4001554c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015550:	00001013 	andeq	r1, r0, r3, lsl r0
	...
40015568:	00000003 	andeq	r0, r0, r3
4001556c:	000001a8 	andeq	r0, r0, r8, lsr #3
40015570:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015574:	00004000 	andeq	r4, r0, r0
	...
4001558c:	00000003 	andeq	r0, r0, r3
40015590:	000001ac 	andeq	r0, r0, ip, lsr #3
40015594:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015598:	00008498 	muleq	r0, r8, r4
	...
400155b0:	00000003 	andeq	r0, r0, r3
400155b4:	000001dc 	ldrdeq	r0, [r0], -ip
400155b8:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400155bc:	00000780 	andeq	r0, r0, r0, lsl #15
	...
400155d4:	00000003 	andeq	r0, r0, r3
400155d8:	000001e0 	andeq	r0, r0, r0, ror #3
400155dc:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400155e0:	000003fe 	strdeq	r0, [r0], -lr
	...
400155f8:	00000003 	andeq	r0, r0, r3
400155fc:	00000214 	andeq	r0, r0, r4, lsl r2
40015600:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015604:	00004418 	andeq	r4, r0, r8, lsl r4
	...
4001561c:	00000003 	andeq	r0, r0, r3
40015620:	00000220 	andeq	r0, r0, r0, lsr #4
40015624:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015628:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40015640:	00000003 	andeq	r0, r0, r3
40015644:	00000228 	andeq	r0, r0, r8, lsr #4
40015648:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
4001564c:	00002fc0 	andeq	r2, r0, r0, asr #31
	...
40015664:	00000003 	andeq	r0, r0, r3
40015668:	00000268 	andeq	r0, r0, r8, ror #4
4001566c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015670:	00008c02 	andeq	r8, r0, r2, lsl #24
	...
40015688:	00000003 	andeq	r0, r0, r3
4001568c:	00000278 	andeq	r0, r0, r8, ror r2
40015690:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015694:	000021f3 	strdeq	r2, [r0], -r3
	...
400156ac:	00000003 	andeq	r0, r0, r3
400156b0:	00000280 	andeq	r0, r0, r0, lsl #5
400156b4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400156b8:	0000c9f8 	strdeq	ip, [r0], -r8
	...
400156d0:	00000003 	andeq	r0, r0, r3
400156d4:	0000029c 	muleq	r0, ip, r2
400156d8:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400156dc:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
	...
400156f4:	00000003 	andeq	r0, r0, r3
400156f8:	000002dc 	ldrdeq	r0, [r0], -ip
400156fc:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015700:	00002233 	andeq	r2, r0, r3, lsr r2
	...
40015718:	00000003 	andeq	r0, r0, r3
4001571c:	0000031c 	andeq	r0, r0, ip, lsl r3
40015720:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015724:	00000318 	andeq	r0, r0, r8, lsl r3
	...
4001573c:	00000003 	andeq	r0, r0, r3
40015740:	00000330 	andeq	r0, r0, r0, lsr r3
40015744:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015748:	0000010f 	andeq	r0, r0, pc, lsl #2
	...
40015760:	00000003 	andeq	r0, r0, r3
40015764:	00000334 	andeq	r0, r0, r4, lsr r3
40015768:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
4001576c:	00000c03 	andeq	r0, r0, r3, lsl #24
	...
40015784:	00000003 	andeq	r0, r0, r3
40015788:	00000338 	andeq	r0, r0, r8, lsr r3
4001578c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015790:	00003c00 	andeq	r3, r0, r0, lsl #24
	...
400157a8:	00000003 	andeq	r0, r0, r3
400157ac:	0000033c 	andeq	r0, r0, ip, lsr r3
400157b0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400157b4:	00003c00 	andeq	r3, r0, r0, lsl #24
	...
400157cc:	00000003 	andeq	r0, r0, r3
400157d0:	00000368 	andeq	r0, r0, r8, ror #6
400157d4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400157d8:	00001000 	andeq	r1, r0, r0
	...
400157f0:	00000003 	andeq	r0, r0, r3
400157f4:	0000036c 	andeq	r0, r0, ip, ror #6
400157f8:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400157fc:	00000afa 	strdeq	r0, [r0], -sl
	...
40015814:	00000003 	andeq	r0, r0, r3
40015818:	00000378 	andeq	r0, r0, r8, ror r3
4001581c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015820:	00001800 	andeq	r1, r0, r0, lsl #16
	...
40015838:	00000003 	andeq	r0, r0, r3
4001583c:	00000418 	andeq	r0, r0, r8, lsl r4
40015840:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015844:	0000e737 	andeq	lr, r0, r7, lsr r7
	...
4001585c:	00000003 	andeq	r0, r0, r3
40015860:	00000420 	andeq	r0, r0, r0, lsr #8
40015864:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015868:	00009b60 	andeq	r9, r0, r0, ror #22
	...
40015880:	00000003 	andeq	r0, r0, r3
40015884:	00000440 	andeq	r0, r0, r0, asr #8
40015888:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
4001588c:	0000003e 	andeq	r0, r0, lr, lsr r0
	...
400158a4:	00000003 	andeq	r0, r0, r3
400158a8:	00000444 	andeq	r0, r0, r4, asr #8
400158ac:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400158b0:	00002681 	andeq	r2, r0, r1, lsl #13
	...
400158c8:	00000003 	andeq	r0, r0, r3
400158cc:	00000468 	andeq	r0, r0, r8, ror #8
400158d0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400158d4:	00000001 	andeq	r0, r0, r1
	...
400158ec:	00000003 	andeq	r0, r0, r3
400158f0:	0000046c 	andeq	r0, r0, ip, ror #8
400158f4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400158f8:	0000fc7c 	andeq	pc, r0, ip, ror ip	; <UNPREDICTABLE>
	...
40015910:	00000003 	andeq	r0, r0, r3
40015914:	000004a0 	andeq	r0, r0, r0, lsr #9
40015918:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
4001591c:	0000007c 	andeq	r0, r0, ip, ror r0
	...
40015934:	00000003 	andeq	r0, r0, r3
40015938:	000004a4 	andeq	r0, r0, r4, lsr #9
4001593c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015940:	0000fc7c 	andeq	pc, r0, ip, ror ip	; <UNPREDICTABLE>
	...
40015958:	00000003 	andeq	r0, r0, r3
4001595c:	000004a8 	andeq	r0, r0, r8, lsr #9
40015960:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015964:	0000fc7c 	andeq	pc, r0, ip, ror ip	; <UNPREDICTABLE>
	...
4001597c:	00000003 	andeq	r0, r0, r3
40015980:	000004ac 	andeq	r0, r0, ip, lsr #9
40015984:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015988:	0000fc7c 	andeq	pc, r0, ip, ror ip	; <UNPREDICTABLE>
	...
400159a0:	00000003 	andeq	r0, r0, r3
400159a4:	0000010c 	andeq	r0, r0, ip, lsl #2
400159a8:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400159ac:	00000838 	andeq	r0, r0, r8, lsr r8
	...

Disassembly of section .data.sgmiiSynceResetParams:

400159c4 <sgmiiSynceResetParams>:
400159c4:	00000002 	andeq	r0, r0, r2
400159c8:	00000008 	andeq	r0, r0, r8
400159cc:	00000008 	andeq	r0, r0, r8
	...

Disassembly of section .data.sgmiiCoreUnresetParams:

400159e8 <sgmiiCoreUnresetParams>:
400159e8:	00000002 	andeq	r0, r0, r2
400159ec:	00000004 	andeq	r0, r0, r4
400159f0:	00000020 	andeq	r0, r0, r0, lsr #32
400159f4:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .data.sgmiiRfUnresetParams:

40015a0c <sgmiiRfUnresetParams>:
40015a0c:	00000002 	andeq	r0, r0, r2
40015a10:	00000004 	andeq	r0, r0, r4
40015a14:	00000040 	andeq	r0, r0, r0, asr #32
40015a18:	00000040 	andeq	r0, r0, r0, asr #32
	...

Disassembly of section .data.usb2PowerUpParams:

40015a30 <usb2PowerUpParams>:
40015a30:	00000004 	andeq	r0, r0, r4
40015a34:	00050804 	andeq	r0, r5, r4, lsl #16
40015a38:	00000003 	andeq	r0, r0, r3
40015a3c:	00000002 	andeq	r0, r0, r2
	...
40015a54:	00000004 	andeq	r0, r0, r4
40015a58:	0005080c 	andeq	r0, r5, ip, lsl #16
40015a5c:	03000000 	movweq	r0, #0
40015a60:	02000000 	andeq	r0, r0, #0
	...
40015a78:	00000004 	andeq	r0, r0, r4
40015a7c:	00050800 	andeq	r0, r5, r0, lsl #16
40015a80:	01ff007f 	mvnseq	r0, pc, ror r0
40015a84:	00600005 	rsbeq	r0, r0, r5
	...
40015a9c:	00000004 	andeq	r0, r0, r4
40015aa0:	0005080c 	andeq	r0, r5, ip, lsl #16
40015aa4:	0000f000 	andeq	pc, r0, r0
40015aa8:	00001000 	andeq	r1, r0, r0
	...
40015ac0:	00000004 	andeq	r0, r0, r4
40015ac4:	00050814 	andeq	r0, r5, r4, lsl r8
40015ac8:	0000000f 	andeq	r0, r0, pc
40015acc:	0000000d 	andeq	r0, r0, sp
	...
40015ae4:	00000004 	andeq	r0, r0, r4
40015ae8:	0005080c 	andeq	r0, r5, ip, lsl #16
40015aec:	03000000 	movweq	r0, #0
40015af0:	03000000 	movweq	r0, #0
	...
40015b08:	00000004 	andeq	r0, r0, r4
40015b0c:	00050804 	andeq	r0, r5, r4, lsl #16
40015b10:	00000003 	andeq	r0, r0, r3
40015b14:	00000003 	andeq	r0, r0, r3
	...
40015b2c:	00000004 	andeq	r0, r0, r4
40015b30:	00050808 	andeq	r0, r5, r8, lsl #16
40015b34:	80800000 	addhi	r0, r0, r0
40015b38:	80800000 	addhi	r0, r0, r0
	...
40015b4c:	03e80001 	mvneq	r0, #1
40015b50:	00000004 	andeq	r0, r0, r4
40015b54:	00050818 	andeq	r0, r5, r8, lsl r8
40015b58:	80000000 	andhi	r0, r0, r0
40015b5c:	80000000 	andhi	r0, r0, r0
	...
40015b70:	03e80001 	mvneq	r0, #1
40015b74:	00000004 	andeq	r0, r0, r4
40015b78:	00050800 	andeq	r0, r5, r0, lsl #16
40015b7c:	80000000 	andhi	r0, r0, r0
40015b80:	80000000 	andhi	r0, r0, r0
	...
40015b94:	03e80001 	mvneq	r0, #1

Disassembly of section .data.sgmiiPowerUpCtrlParams:

40015b98 <sgmiiPowerUpCtrlParams>:
40015b98:	00000002 	andeq	r0, r0, r2
40015b9c:	00000000 	andeq	r0, r0, r0
40015ba0:	00001802 	andeq	r1, r0, r2, lsl #16
40015ba4:	00001802 	andeq	r1, r0, r2, lsl #16
	...
40015bbc:	00000002 	andeq	r0, r0, r2
40015bc0:	00000008 	andeq	r0, r0, r8
40015bc4:	00000010 	andeq	r0, r0, r0, lsl r0
40015bc8:	00000010 	andeq	r0, r0, r0, lsl r0
	...
40015be0:	00000003 	andeq	r0, r0, r3
40015be4:	00000008 	andeq	r0, r0, r8
40015be8:	00008000 	andeq	r8, r0, r0
40015bec:	00008000 	andeq	r8, r0, r0
	...
40015c04:	00000003 	andeq	r0, r0, r3
40015c08:	00000008 	andeq	r0, r0, r8
40015c0c:	00004000 	andeq	r4, r0, r0
40015c10:	00004000 	andeq	r4, r0, r0
	...
40015c24:	000a000a 	andeq	r0, sl, sl
40015c28:	00000003 	andeq	r0, r0, r3
40015c2c:	00000008 	andeq	r0, r0, r8
40015c30:	00008000 	andeq	r8, r0, r0
	...
40015c6c:	00000006 	andeq	r0, r0, r6

Disassembly of section .data.sgmiiCoreResetParams:

40015c70 <sgmiiCoreResetParams>:
40015c70:	00000002 	andeq	r0, r0, r2
40015c74:	00000004 	andeq	r0, r0, r4
40015c78:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .data.sgmiiPowerDownCtrlParams:

40015c94 <sgmiiPowerDownCtrlParams>:
40015c94:	00000002 	andeq	r0, r0, r2
40015c98:	00000000 	andeq	r0, r0, r0
40015c9c:	00001802 	andeq	r1, r0, r2, lsl #16
	...
40015cb8:	00000002 	andeq	r0, r0, r2
40015cbc:	00000004 	andeq	r0, r0, r4
40015cc0:	00004000 	andeq	r4, r0, r0
	...

Disassembly of section .data.sgmiiSdResetParams:

40015cdc <sgmiiSdResetParams>:
40015cdc:	00000002 	andeq	r0, r0, r2
40015ce0:	00000004 	andeq	r0, r0, r4
40015ce4:	00000008 	andeq	r0, r0, r8
	...

Disassembly of section .data.sgmiiSdUnresetParams:

40015d00 <sgmiiSdUnresetParams>:
40015d00:	00000002 	andeq	r0, r0, r2
40015d04:	00000004 	andeq	r0, r0, r4
40015d08:	00000008 	andeq	r0, r0, r8
40015d0c:	00000008 	andeq	r0, r0, r8
	...

Disassembly of section .data.sgmiiSynceUnresetParams:

40015d24 <sgmiiSynceUnresetParams>:
40015d24:	00000002 	andeq	r0, r0, r2
40015d28:	00000004 	andeq	r0, r0, r4
40015d2c:	0000ff00 	andeq	pc, r0, r0, lsl #30
40015d30:	0000dd00 	andeq	sp, r0, r0, lsl #26
	...
40015d48:	00000002 	andeq	r0, r0, r2
40015d4c:	00000008 	andeq	r0, r0, r8
40015d50:	0000000b 	andeq	r0, r0, fp
40015d54:	0000000b 	andeq	r0, r0, fp
	...

Disassembly of section .data.sgmiiSpeedExtConfigParams:

40015d6c <sgmiiSpeedExtConfigParams>:
40015d6c:	00000002 	andeq	r0, r0, r2
40015d70:	00000000 	andeq	r0, r0, r0
40015d74:	000007f8 	strdeq	r0, [r0], -r8
40015d78:	00000330 	andeq	r0, r0, r0, lsr r3
	...
40015d90:	00000002 	andeq	r0, r0, r2
40015d94:	00000028 	andeq	r0, r0, r8, lsr #32
40015d98:	0000001f 	andeq	r0, r0, pc, lsl r0
40015d9c:	0000000c 	andeq	r0, r0, ip
	...

Disassembly of section .data.serdesTypeToRefClockMap:

40015db4 <serdesTypeToRefClockMap>:
40015db4:	02000001 	andeq	r0, r0, #1

Disassembly of section .data.ac3SerdesRd24_Topology:

40015db8 <ac3SerdesRd24_Topology>:
	...
40015dc0:	00000200 	andeq	r0, r0, r0, lsl #4
	...

Disassembly of section .data.ac3SerdesDbTopology:

40015df4 <ac3SerdesDbTopology>:
	...
40015dfc:	00000200 	andeq	r0, r0, r0, lsl #4
	...
40015e08:	00000001 	andeq	r0, r0, r1
40015e0c:	0000000a 	andeq	r0, r0, sl
40015e10:	00000200 	andeq	r0, r0, r0, lsl #4
	...
40015e1c:	00000002 	andeq	r0, r0, r2
40015e20:	0000000b 	andeq	r0, r0, fp
40015e24:	00000200 	andeq	r0, r0, r0, lsl #4
	...

Disassembly of section .data.marvellBoardAc3SerdesTopology:

40015e30 <marvellBoardAc3SerdesTopology>:
40015e30:	40015df4 	strdmi	r5, [r1], -r4
40015e34:	40015e80 	andmi	r5, r1, r0, lsl #29
40015e38:	40015ebc 			; <UNDEFINED> instruction: 0x40015ebc
40015e3c:	40015e44 	andmi	r5, r1, r4, asr #28
40015e40:	40015db8 			; <UNDEFINED> instruction: 0x40015db8

Disassembly of section .data.ac3SerdesDb24_g46_Topology:

40015e44 <ac3SerdesDb24_g46_Topology>:
	...
40015e4c:	00000200 	andeq	r0, r0, r0, lsl #4
	...
40015e58:	00000001 	andeq	r0, r0, r1
40015e5c:	0000000a 	andeq	r0, r0, sl
40015e60:	00000200 	andeq	r0, r0, r0, lsl #4
	...
40015e6c:	00000002 	andeq	r0, r0, r2
40015e70:	0000000b 	andeq	r0, r0, fp
40015e74:	00000200 	andeq	r0, r0, r0, lsl #4
	...

Disassembly of section .data.ac3SerdesRd48_4xg_Topology:

40015e80 <ac3SerdesRd48_4xg_Topology>:
	...
40015e88:	00000200 	andeq	r0, r0, r0, lsl #4
	...
40015e94:	00000001 	andeq	r0, r0, r1
40015e98:	0000000a 	andeq	r0, r0, sl
40015e9c:	00000200 	andeq	r0, r0, r0, lsl #4
	...
40015ea8:	00000002 	andeq	r0, r0, r2
40015eac:	0000000b 	andeq	r0, r0, fp
40015eb0:	00000200 	andeq	r0, r0, r0, lsl #4
40015eb4:	00000001 	andeq	r0, r0, r1
40015eb8:	00000000 	andeq	r0, r0, r0

Disassembly of section .data.ac3SerdesRd48_2xxg_2xg_Topology:

40015ebc <ac3SerdesRd48_2xxg_2xg_Topology>:
	...
40015ec4:	00000200 	andeq	r0, r0, r0, lsl #4
	...
40015ed0:	00000001 	andeq	r0, r0, r1
40015ed4:	0000000a 	andeq	r0, r0, sl
40015ed8:	00000200 	andeq	r0, r0, r0, lsl #4
	...
40015ee4:	00000002 	andeq	r0, r0, r2
40015ee8:	0000000b 	andeq	r0, r0, fp
40015eec:	00000200 	andeq	r0, r0, r0, lsl #4
40015ef0:	00000001 	andeq	r0, r0, r1
40015ef4:	00000000 	andeq	r0, r0, r0

Disassembly of section .data.ddr3DlbConfigTable:

40015ef8 <ddr3DlbConfigTable>:
40015ef8:	00001700 	andeq	r1, r0, r0, lsl #14
40015efc:	2000005c 	andcs	r0, r0, ip, asr r0
40015f00:	00001704 	andeq	r1, r0, r4, lsl #14
40015f04:	0008c19e 	muleq	r8, lr, r1
40015f08:	00001708 	andeq	r1, r0, r8, lsl #14
40015f0c:	0f7f007f 	svceq	0x007f007f
40015f10:	0000170c 	andeq	r1, r0, ip, lsl #14
40015f14:	00000209 	andeq	r0, r0, r9, lsl #4
40015f18:	00001710 	andeq	r1, r0, r0, lsl r7
40015f1c:	00ff0000 	rscseq	r0, pc, r0
40015f20:	00001714 	andeq	r1, r0, r4, lsl r7
40015f24:	00000000 	andeq	r0, r0, r0
40015f28:	00020420 	andeq	r0, r2, r0, lsr #8
40015f2c:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
40015f30:	00020424 	andeq	r0, r2, r4, lsr #8
40015f34:	0000000a 	andeq	r0, r0, sl
40015f38:	00020428 	andeq	r0, r2, r8, lsr #8
40015f3c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015f40:	0002042c 	andeq	r0, r2, ip, lsr #8
40015f44:	00000f0f 	andeq	r0, r0, pc, lsl #30
	...

Disassembly of section .data.ddrType:

40015f50 <ddrType>:
40015f50:	400128c2 	andmi	r2, r1, r2, asr #17

Disassembly of section .data.genericInitController:

40015f54 <genericInitController>:
40015f54:	Address 0x40015f54 is out of bounds.


Disassembly of section .data.TopologyMap:

40015f58 <TopologyMap>:
40015f58:	00000001 	andeq	r0, r0, r1
40015f5c:	00000001 	andeq	r0, r0, r1
	...
40015f6c:	00000001 	andeq	r0, r0, r1
	...
40015f7c:	00000001 	andeq	r0, r0, r1
	...
40015f8c:	00000001 	andeq	r0, r0, r1
	...
40015f9c:	00000001 	andeq	r0, r0, r1
	...
40015fac:	0102010f 	tsteq	r2, pc, lsl #2
40015fb0:	00000000 	andeq	r0, r0, r0
40015fb4:	00000003 	andeq	r0, r0, r3
40015fb8:	00000001 	andeq	r0, r0, r1
40015fbc:	00000001 	andeq	r0, r0, r1
	...
40015fcc:	00000001 	andeq	r0, r0, r1
	...
40015fdc:	00000001 	andeq	r0, r0, r1
	...
40015fec:	00000001 	andeq	r0, r0, r1
	...
40015ffc:	00000001 	andeq	r0, r0, r1
	...
4001600c:	0103010f 	tsteq	r3, pc, lsl #2
40016010:	00000000 	andeq	r0, r0, r0
40016014:	00000003 	andeq	r0, r0, r3
40016018:	00000001 	andeq	r0, r0, r1
4001601c:	00000001 	andeq	r0, r0, r1
	...
4001602c:	00000001 	andeq	r0, r0, r1
	...
4001603c:	00000001 	andeq	r0, r0, r1
	...
4001604c:	00000001 	andeq	r0, r0, r1
	...
4001605c:	00000001 	andeq	r0, r0, r1
	...
4001606c:	0103010f 	tsteq	r3, pc, lsl #2
40016070:	00000000 	andeq	r0, r0, r0
40016074:	00000003 	andeq	r0, r0, r3
40016078:	00000001 	andeq	r0, r0, r1
4001607c:	00000001 	andeq	r0, r0, r1
	...
4001608c:	00000001 	andeq	r0, r0, r1
	...
4001609c:	00000001 	andeq	r0, r0, r1
	...
400160ac:	00000001 	andeq	r0, r0, r1
	...
400160bc:	00000001 	andeq	r0, r0, r1
	...
400160cc:	0103010f 	tsteq	r3, pc, lsl #2
400160d0:	00000000 	andeq	r0, r0, r0
400160d4:	00000003 	andeq	r0, r0, r3
400160d8:	00000001 	andeq	r0, r0, r1
400160dc:	00000001 	andeq	r0, r0, r1
	...
400160ec:	00000001 	andeq	r0, r0, r1
	...
400160fc:	00000001 	andeq	r0, r0, r1
	...
4001610c:	00000001 	andeq	r0, r0, r1
	...
4001611c:	00000001 	andeq	r0, r0, r1
	...
4001612c:	0103010f 	tsteq	r3, pc, lsl #2
40016130:	00000000 	andeq	r0, r0, r0
40016134:	00000003 	andeq	r0, r0, r3

Disassembly of section .data.mvMemSize:

40016138 <mvMemSize>:
40016138:	04000000 	streq	r0, [r0], #-0
4001613c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
40016140:	10000000 	andne	r0, r0, r0
40016144:	20000000 	andcs	r0, r0, r0
40016148:	40000000 	andmi	r0, r0, r0

Disassembly of section .data.debugTrainingAccess:

4001614c <debugTrainingAccess>:
4001614c:	Address 0x4001614c is out of bounds.


Disassembly of section .data.debugTraining:

4001614d <debugTraining>:
4001614d:	Address 0x4001614d is out of bounds.


Disassembly of section .data.isBistResetBit:

4001614e <isBistResetBit>:
4001614e:	Address 0x4001614e is out of bounds.


Disassembly of section .data.sweepPatternIndexStart:

4001614f <sweepPatternIndexStart>:
4001614f:	Address 0x4001614f is out of bounds.


Disassembly of section .data.sweepPatternIndexEnd:

40016150 <sweepPatternIndexEnd>:
40016150:	Address 0x40016150 is out of bounds.


Disassembly of section .data.debugCentralization:

40016151 <debugCentralization>:
40016151:	Address 0x40016151 is out of bounds.


Disassembly of section .data.debugTrainingStatic:

40016152 <debugTrainingStatic>:
40016152:	Address 0x40016152 is out of bounds.


Disassembly of section .data.debugLeveling:

40016153 <debugLeveling>:
40016153:	Address 0x40016153 is out of bounds.


Disassembly of section .data.debugTrainingA38x:

40016154 <debugTrainingA38x>:
40016154:	Address 0x40016154 is out of bounds.


Disassembly of section .data.sweepCnt:

40016155 <sweepCnt>:
40016155:	Address 0x40016155 is out of bounds.


Disassembly of section .data.debugPbs:

40016158 <debugPbs>:
40016158:	00000003 	andeq	r0, r0, r3

Disassembly of section .data.debugTrainingHwAlg:

4001615c <debugTrainingHwAlg>:
4001615c:	Address 0x4001615c is out of bounds.


Disassembly of section .data.sweepPattern:

4001615d <sweepPattern>:
4001615d:	Address 0x4001615d is out of bounds.


Disassembly of section .data.bistOffset:

40016160 <bistOffset>:
40016160:	00000020 	andeq	r0, r0, r0, lsr #32

Disassembly of section .data.ckDelay:

40016164 <ckDelay>:
40016164:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gZnodtData:

40016168 <gZnodtData>:
40016168:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.odtConfig:

4001616c <odtConfig>:
4001616c:	00000001 	andeq	r0, r0, r1

Disassembly of section .data.gZpodtCtrl:

40016170 <gZpodtCtrl>:
40016170:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gRttNom:

40016174 <gRttNom>:
40016174:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gDic:

40016178 <gDic>:
40016178:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.isAdllCalibBeforeInit:

4001617c <isAdllCalibBeforeInit>:
4001617c:	Address 0x4001617c is out of bounds.


Disassembly of section .data.PhyReg1Val:

40016180 <PhyReg1Val>:
40016180:	00000008 	andeq	r0, r0, r8

Disassembly of section .data.vrefInitialValue:

40016184 <vrefInitialValue>:
40016184:	00000004 	andeq	r0, r0, r4

Disassembly of section .data.gZnriCtrl:

40016188 <gZnriCtrl>:
40016188:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gZnriData:

4001618c <gZnriData>:
4001618c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gZnodtCtrl:

40016190 <gZnodtCtrl>:
40016190:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gZpriData:

40016194 <gZpriData>:
40016194:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.clampTbl:

40016198 <clampTbl>:
40016198:	00000003 	andeq	r0, r0, r3
4001619c:	00000003 	andeq	r0, r0, r3
400161a0:	00000003 	andeq	r0, r0, r3
400161a4:	00000003 	andeq	r0, r0, r3
400161a8:	00000003 	andeq	r0, r0, r3
400161ac:	00000003 	andeq	r0, r0, r3
400161b0:	00000003 	andeq	r0, r0, r3
400161b4:	00000003 	andeq	r0, r0, r3
400161b8:	00000003 	andeq	r0, r0, r3
400161bc:	00000003 	andeq	r0, r0, r3
400161c0:	00000003 	andeq	r0, r0, r3
400161c4:	00000003 	andeq	r0, r0, r3

Disassembly of section .data.xsbValidationBaseAddress:

400161c8 <xsbValidationBaseAddress>:
400161c8:	0000f000 	andeq	pc, r0, r0

Disassembly of section .data.maskTuneFunc:

400161cc <maskTuneFunc>:
400161cc:	003150f0 	ldrshteq	r5, [r1], -r0

Disassembly of section .data.uiODTConfig:

400161d0 <uiODTConfig>:
400161d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gZpodtData:

400161d4 <gZpodtData>:
400161d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.mode2T:

400161d8 <mode2T>:
400161d8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>

Disassembly of section .data.PhyReg3Val:

400161dc <PhyReg3Val>:
400161dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.odtAdditional:

400161e0 <odtAdditional>:
400161e0:	00000001 	andeq	r0, r0, r1

Disassembly of section .data.gZpriCtrl:

400161e4 <gZpriCtrl>:
400161e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.initFreq:

400161e8 <initFreq>:
400161e8:	Address 0x400161e8 is out of bounds.


Disassembly of section .data.gRttWR:

400161ec <gRttWR>:
400161ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.maskResultsDqRegMap:

400161f0 <maskResultsDqRegMap>:
400161f0:	18b818b4 	ldmne	r8!, {r2, r4, r5, r7, fp, ip}
400161f4:	18c018bc 	stmiane	r0, {r2, r3, r4, r5, r7, fp, ip}^
400161f8:	18c818c4 	stmiane	r8, {r2, r6, r7, fp, ip}^
400161fc:	18f018cc 	ldmne	r0!, {r2, r3, r6, r7, fp, ip}^
40016200:	18f818f4 	ldmne	r8!, {r2, r4, r5, r6, r7, fp, ip}^
40016204:	193018fc 	ldmdbne	r0!, {r2, r3, r4, r5, r6, r7, fp, ip}
40016208:	19381934 	ldmdbne	r8!, {r2, r4, r5, r8, fp, ip}
4001620c:	19b0193c 	ldmibne	r0!, {r2, r3, r4, r5, r8, fp, ip}
40016210:	19b819b4 	ldmibne	r8!, {r2, r4, r5, r7, r8, fp, ip}
40016214:	19c019bc 	stmibne	r0, {r2, r3, r4, r5, r7, r8, fp, ip}^
40016218:	19c819c4 	stmibne	r8, {r2, r6, r7, r8, fp, ip}^
4001621c:	19f019cc 	ldmibne	r0!, {r2, r3, r6, r7, r8, fp, ip}^
40016220:	19f819f4 	ldmibne	r8!, {r2, r4, r5, r6, r7, r8, fp, ip}^
40016224:	1a3019fc 	bne	40c1ca1c <hwsDeviceSpecUnitInfo+0xbfc130>
40016228:	1a381a34 	bne	40e1cb00 <hwsDeviceSpecUnitInfo+0xdfc214>
4001622c:	1ab01a3c 	bne	3ec1cb24 <MV_CPU_LE+0x3ec1cb23>
40016230:	1ab81ab4 	bne	3ee1cd08 <MV_CPU_LE+0x3ee1cd07>
40016234:	1ac01abc 	bne	3f01cd2c <MV_CPU_LE+0x3f01cd2b>
40016238:	1ac81ac4 	bne	3f21cd50 <MV_CPU_LE+0x3f21cd4f>
4001623c:	1af01acc 	bne	3fc1cd74 <MV_CPU_LE+0x3fc1cd73>

Disassembly of section .data.maskResultsDqRegMapPup3ECC:

40016240 <maskResultsDqRegMapPup3ECC>:
40016240:	18b818b4 	ldmne	r8!, {r2, r4, r5, r7, fp, ip}
40016244:	18c018bc 	stmiane	r0, {r2, r3, r4, r5, r7, fp, ip}^
40016248:	18c818c4 	stmiane	r8, {r2, r6, r7, fp, ip}^
4001624c:	18f018cc 	ldmne	r0!, {r2, r3, r6, r7, fp, ip}^
40016250:	18f818f4 	ldmne	r8!, {r2, r4, r5, r6, r7, fp, ip}^
40016254:	193018fc 	ldmdbne	r0!, {r2, r3, r4, r5, r6, r7, fp, ip}
40016258:	19381934 	ldmdbne	r8!, {r2, r4, r5, r8, fp, ip}
4001625c:	19b0193c 	ldmibne	r0!, {r2, r3, r4, r5, r8, fp, ip}
40016260:	19b819b4 	ldmibne	r8!, {r2, r4, r5, r7, r8, fp, ip}
40016264:	19c019bc 	stmibne	r0, {r2, r3, r4, r5, r7, r8, fp, ip}^
40016268:	19c819c4 	stmibne	r8, {r2, r6, r7, r8, fp, ip}^
4001626c:	19f019cc 	ldmibne	r0!, {r2, r3, r6, r7, r8, fp, ip}^
40016270:	1ab81ab4 	bne	3ee1cd48 <MV_CPU_LE+0x3ee1cd47>
40016274:	1ac01abc 	bne	3f01cd6c <MV_CPU_LE+0x3f01cd6b>
40016278:	1ac81ac4 	bne	3f21cd90 <MV_CPU_LE+0x3f21cd8f>
4001627c:	1af01acc 	bne	3fc1cdb4 <MV_CPU_LE+0x3fc1cdb3>
40016280:	19f819f4 	ldmibne	r8!, {r2, r4, r5, r6, r7, r8, fp, ip}^
40016284:	1a3019fc 	bne	40c1ca7c <hwsDeviceSpecUnitInfo+0xbfc190>
40016288:	1a381a34 	bne	40e1cb60 <hwsDeviceSpecUnitInfo+0xdfc274>
4001628c:	1ab01a3c 	bne	3ec1cb84 <MV_CPU_LE+0x3ec1cb83>

Disassembly of section .data.patternTable_16:

40016290 <patternTable_16>:
40016290:	01020101 	tsteq	r2, r1, lsl #2
40016294:	00000080 	andeq	r0, r0, r0, lsl #1
40016298:	00000002 	andeq	r0, r0, r2
4001629c:	01020101 	tsteq	r2, r1, lsl #2
400162a0:	000000c0 	andeq	r0, r0, r0, asr #1
400162a4:	00000002 	andeq	r0, r0, r2
400162a8:	01020101 	tsteq	r2, r1, lsl #2
400162ac:	00000380 	andeq	r0, r0, r0, lsl #7
400162b0:	00000002 	andeq	r0, r0, r2
400162b4:	01020101 	tsteq	r2, r1, lsl #2
400162b8:	00000040 	andeq	r0, r0, r0, asr #32
400162bc:	00000002 	andeq	r0, r0, r2
400162c0:	01020101 	tsteq	r2, r1, lsl #2
400162c4:	00000100 	andeq	r0, r0, r0, lsl #2
400162c8:	00000002 	andeq	r0, r0, r2
400162cc:	01020101 	tsteq	r2, r1, lsl #2
400162d0:	00000000 	andeq	r0, r0, r0
400162d4:	00000002 	andeq	r0, r0, r2
400162d8:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400162dc:	00000140 	andeq	r0, r0, r0, asr #2
400162e0:	00000010 	andeq	r0, r0, r0, lsl r0
400162e4:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400162e8:	00000190 	muleq	r0, r0, r1
400162ec:	00000010 	andeq	r0, r0, r0, lsl r0
400162f0:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400162f4:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
400162f8:	00000010 	andeq	r0, r0, r0, lsl r0
400162fc:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016300:	00000210 	andeq	r0, r0, r0, lsl r2
40016304:	00000010 	andeq	r0, r0, r0, lsl r0
40016308:	0702070f 	streq	r0, [r2, -pc, lsl #14]
4001630c:	00000250 	andeq	r0, r0, r0, asr r2
40016310:	00000010 	andeq	r0, r0, r0, lsl r0
40016314:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016318:	00000290 	muleq	r0, r0, r2
4001631c:	00000010 	andeq	r0, r0, r0, lsl r0
40016320:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016324:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
40016328:	00000010 	andeq	r0, r0, r0, lsl r0
4001632c:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016330:	00000310 	andeq	r0, r0, r0, lsl r3
40016334:	00000010 	andeq	r0, r0, r0, lsl r0
40016338:	0702070f 	streq	r0, [r2, -pc, lsl #14]
4001633c:	00000350 	andeq	r0, r0, r0, asr r3
40016340:	00000010 	andeq	r0, r0, r0, lsl r0
40016344:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016348:	000004c0 	andeq	r0, r0, r0, asr #9
4001634c:	00000010 	andeq	r0, r0, r0, lsl r0
40016350:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016354:	000003c0 	andeq	r0, r0, r0, asr #7
40016358:	00000010 	andeq	r0, r0, r0, lsl r0
4001635c:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016360:	00000400 	andeq	r0, r0, r0, lsl #8
40016364:	00000010 	andeq	r0, r0, r0, lsl r0
40016368:	0702070f 	streq	r0, [r2, -pc, lsl #14]
4001636c:	00000440 	andeq	r0, r0, r0, asr #8
40016370:	00000010 	andeq	r0, r0, r0, lsl r0
40016374:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016378:	00000480 	andeq	r0, r0, r0, lsl #9
4001637c:	00000010 	andeq	r0, r0, r0, lsl r0
40016380:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016384:	00006280 	andeq	r6, r0, r0, lsl #5
40016388:	00000010 	andeq	r0, r0, r0, lsl r0
4001638c:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016390:	00006680 	andeq	r6, r0, r0, lsl #13
40016394:	00000010 	andeq	r0, r0, r0, lsl r0
40016398:	0702070f 	streq	r0, [r2, -pc, lsl #14]
4001639c:	00006a80 	andeq	r6, r0, r0, lsl #21
400163a0:	00000010 	andeq	r0, r0, r0, lsl r0
400163a4:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400163a8:	00006e80 	andeq	r6, r0, r0, lsl #29
400163ac:	00000010 	andeq	r0, r0, r0, lsl r0
400163b0:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400163b4:	00007280 	andeq	r7, r0, r0, lsl #5
400163b8:	00000010 	andeq	r0, r0, r0, lsl r0
400163bc:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400163c0:	00007680 	andeq	r7, r0, r0, lsl #13
400163c4:	00000010 	andeq	r0, r0, r0, lsl r0
400163c8:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400163cc:	00007a80 	andeq	r7, r0, r0, lsl #21
400163d0:	00000010 	andeq	r0, r0, r0, lsl r0
400163d4:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400163d8:	00007e80 	andeq	r7, r0, r0, lsl #29
400163dc:	00000010 	andeq	r0, r0, r0, lsl r0
400163e0:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400163e4:	00008280 	andeq	r8, r0, r0, lsl #5
400163e8:	00000010 	andeq	r0, r0, r0, lsl r0
400163ec:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400163f0:	00008680 	andeq	r8, r0, r0, lsl #13
400163f4:	00000010 	andeq	r0, r0, r0, lsl r0
400163f8:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400163fc:	00008a80 	andeq	r8, r0, r0, lsl #21
40016400:	00000010 	andeq	r0, r0, r0, lsl r0
40016404:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016408:	00008e80 	andeq	r8, r0, r0, lsl #29
4001640c:	00000010 	andeq	r0, r0, r0, lsl r0
40016410:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016414:	00009280 	andeq	r9, r0, r0, lsl #5
40016418:	00000010 	andeq	r0, r0, r0, lsl r0
4001641c:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016420:	00009680 	andeq	r9, r0, r0, lsl #13
40016424:	00000010 	andeq	r0, r0, r0, lsl r0
40016428:	0702070f 	streq	r0, [r2, -pc, lsl #14]
4001642c:	00009a80 	andeq	r9, r0, r0, lsl #21
40016430:	00000010 	andeq	r0, r0, r0, lsl r0
40016434:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016438:	00009e80 	andeq	r9, r0, r0, lsl #29
4001643c:	00000010 	andeq	r0, r0, r0, lsl r0
40016440:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016444:	0000a280 	andeq	sl, r0, r0, lsl #5
40016448:	00000010 	andeq	r0, r0, r0, lsl r0

Disassembly of section .data.maskResultsPupRegMap:

4001644c <maskResultsPupRegMap>:
4001644c:	18341830 	ldmdane	r4!, {r4, r5, fp, ip}
40016450:	183c1838 	ldmdane	ip!, {r3, r4, r5, fp, ip}
40016454:	Address 0x40016454 is out of bounds.


Disassembly of section .data.maskResultsPupRegMapPup3ECC:

40016456 <maskResultsPupRegMapPup3ECC>:
40016456:	18341830 	ldmdane	r4!, {r4, r5, fp, ip}
4001645a:	18b01838 	ldmne	r0!, {r3, r4, r5, fp, ip}
4001645e:	Address 0x4001645e is out of bounds.


Disassembly of section .data.maxPollingForDone:

40016460 <maxPollingForDone>:
40016460:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .data.patternTable_32:

40016464 <patternTable_32>:
40016464:	03020303 	movweq	r0, #8963	; 0x2303
40016468:	00000080 	andeq	r0, r0, r0, lsl #1
4001646c:	00000004 	andeq	r0, r0, r4
40016470:	03020303 	movweq	r0, #8963	; 0x2303
40016474:	000000c0 	andeq	r0, r0, r0, asr #1
40016478:	00000004 	andeq	r0, r0, r4
4001647c:	03020303 	movweq	r0, #8963	; 0x2303
40016480:	00000380 	andeq	r0, r0, r0, lsl #7
40016484:	00000004 	andeq	r0, r0, r4
40016488:	03020303 	movweq	r0, #8963	; 0x2303
4001648c:	00000040 	andeq	r0, r0, r0, asr #32
40016490:	00000004 	andeq	r0, r0, r4
40016494:	03020303 	movweq	r0, #8963	; 0x2303
40016498:	00000100 	andeq	r0, r0, r0, lsl #2
4001649c:	00000004 	andeq	r0, r0, r4
400164a0:	03020303 	movweq	r0, #8963	; 0x2303
400164a4:	00000000 	andeq	r0, r0, r0
400164a8:	00000004 	andeq	r0, r0, r4
400164ac:	0f020f1f 	svceq	0x00020f1f
400164b0:	00000140 	andeq	r0, r0, r0, asr #2
400164b4:	00000020 	andeq	r0, r0, r0, lsr #32
400164b8:	0f020f1f 	svceq	0x00020f1f
400164bc:	00000190 	muleq	r0, r0, r1
400164c0:	00000020 	andeq	r0, r0, r0, lsr #32
400164c4:	0f020f1f 	svceq	0x00020f1f
400164c8:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
400164cc:	00000020 	andeq	r0, r0, r0, lsr #32
400164d0:	0f020f1f 	svceq	0x00020f1f
400164d4:	00000210 	andeq	r0, r0, r0, lsl r2
400164d8:	00000020 	andeq	r0, r0, r0, lsr #32
400164dc:	0f020f1f 	svceq	0x00020f1f
400164e0:	00000250 	andeq	r0, r0, r0, asr r2
400164e4:	00000020 	andeq	r0, r0, r0, lsr #32
400164e8:	0f020f1f 	svceq	0x00020f1f
400164ec:	00000290 	muleq	r0, r0, r2
400164f0:	00000020 	andeq	r0, r0, r0, lsr #32
400164f4:	0f020f1f 	svceq	0x00020f1f
400164f8:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
400164fc:	00000020 	andeq	r0, r0, r0, lsr #32
40016500:	0f020f1f 	svceq	0x00020f1f
40016504:	00000310 	andeq	r0, r0, r0, lsl r3
40016508:	00000020 	andeq	r0, r0, r0, lsr #32
4001650c:	0f020f1f 	svceq	0x00020f1f
40016510:	00000350 	andeq	r0, r0, r0, asr r3
40016514:	00000020 	andeq	r0, r0, r0, lsr #32
40016518:	0f020f1f 	svceq	0x00020f1f
4001651c:	000004c0 	andeq	r0, r0, r0, asr #9
40016520:	00000020 	andeq	r0, r0, r0, lsr #32
40016524:	0f020f1f 	svceq	0x00020f1f
40016528:	000003c0 	andeq	r0, r0, r0, asr #7
4001652c:	00000020 	andeq	r0, r0, r0, lsr #32
40016530:	0f020f1f 	svceq	0x00020f1f
40016534:	00000400 	andeq	r0, r0, r0, lsl #8
40016538:	00000020 	andeq	r0, r0, r0, lsr #32
4001653c:	0f020f1f 	svceq	0x00020f1f
40016540:	00000440 	andeq	r0, r0, r0, asr #8
40016544:	00000020 	andeq	r0, r0, r0, lsr #32
40016548:	0f020f1f 	svceq	0x00020f1f
4001654c:	00000480 	andeq	r0, r0, r0, lsl #9
40016550:	00000020 	andeq	r0, r0, r0, lsr #32
40016554:	0f020f1f 	svceq	0x00020f1f
40016558:	00006280 	andeq	r6, r0, r0, lsl #5
4001655c:	00000020 	andeq	r0, r0, r0, lsr #32
40016560:	0f020f1f 	svceq	0x00020f1f
40016564:	00006680 	andeq	r6, r0, r0, lsl #13
40016568:	00000020 	andeq	r0, r0, r0, lsr #32
4001656c:	0f020f1f 	svceq	0x00020f1f
40016570:	00006a80 	andeq	r6, r0, r0, lsl #21
40016574:	00000020 	andeq	r0, r0, r0, lsr #32
40016578:	0f020f1f 	svceq	0x00020f1f
4001657c:	00006e80 	andeq	r6, r0, r0, lsl #29
40016580:	00000020 	andeq	r0, r0, r0, lsr #32
40016584:	0f020f1f 	svceq	0x00020f1f
40016588:	00007280 	andeq	r7, r0, r0, lsl #5
4001658c:	00000020 	andeq	r0, r0, r0, lsr #32
40016590:	0f020f1f 	svceq	0x00020f1f
40016594:	00007680 	andeq	r7, r0, r0, lsl #13
40016598:	00000020 	andeq	r0, r0, r0, lsr #32
4001659c:	0f020f1f 	svceq	0x00020f1f
400165a0:	00007a80 	andeq	r7, r0, r0, lsl #21
400165a4:	00000020 	andeq	r0, r0, r0, lsr #32
400165a8:	0f020f1f 	svceq	0x00020f1f
400165ac:	00007e80 	andeq	r7, r0, r0, lsl #29
400165b0:	00000020 	andeq	r0, r0, r0, lsr #32
400165b4:	0f020f1f 	svceq	0x00020f1f
400165b8:	00008280 	andeq	r8, r0, r0, lsl #5
400165bc:	00000020 	andeq	r0, r0, r0, lsr #32
400165c0:	0f020f1f 	svceq	0x00020f1f
400165c4:	00008680 	andeq	r8, r0, r0, lsl #13
400165c8:	00000020 	andeq	r0, r0, r0, lsr #32
400165cc:	0f020f1f 	svceq	0x00020f1f
400165d0:	00008a80 	andeq	r8, r0, r0, lsl #21
400165d4:	00000020 	andeq	r0, r0, r0, lsr #32
400165d8:	0f020f1f 	svceq	0x00020f1f
400165dc:	00008e80 	andeq	r8, r0, r0, lsl #29
400165e0:	00000020 	andeq	r0, r0, r0, lsr #32
400165e4:	0f020f1f 	svceq	0x00020f1f
400165e8:	00009280 	andeq	r9, r0, r0, lsl #5
400165ec:	00000020 	andeq	r0, r0, r0, lsr #32
400165f0:	0f020f1f 	svceq	0x00020f1f
400165f4:	00009680 	andeq	r9, r0, r0, lsl #13
400165f8:	00000020 	andeq	r0, r0, r0, lsr #32
400165fc:	0f020f1f 	svceq	0x00020f1f
40016600:	00009a80 	andeq	r9, r0, r0, lsl #21
40016604:	00000020 	andeq	r0, r0, r0, lsr #32
40016608:	0f020f1f 	svceq	0x00020f1f
4001660c:	00009e80 	andeq	r9, r0, r0, lsl #29
40016610:	00000020 	andeq	r0, r0, r0, lsr #32
40016614:	0f020f1f 	svceq	0x00020f1f
40016618:	0000a280 	andeq	sl, r0, r0, lsl #5
4001661c:	00000020 	andeq	r0, r0, r0, lsr #32

Disassembly of section .data.vrefWindowSizeTh:

40016620 <vrefWindowSizeTh>:
40016620:	Address 0x40016620 is out of bounds.


Disassembly of section .data.rfcTable:

40016622 <rfcTable>:
40016622:	006e005a 	rsbeq	r0, lr, sl, asr r0
40016626:	010400a0 	smlatbeq	r4, r0, r0, r0
4001662a:	Address 0x4001662a is out of bounds.


Disassembly of section .data.freqVal:

4001662c <freqVal>:
4001662c:	00000000 	andeq	r0, r0, r0
40016630:	00000190 	muleq	r0, r0, r1
40016634:	00000215 	andeq	r0, r0, r5, lsl r2
40016638:	0000029a 	muleq	r0, sl, r2
4001663c:	00000320 	andeq	r0, r0, r0, lsr #6
40016640:	000003a5 	andeq	r0, r0, r5, lsr #7
40016644:	0000042a 	andeq	r0, r0, sl, lsr #8
40016648:	00000137 	andeq	r0, r0, r7, lsr r1
4001664c:	0000014d 	andeq	r0, r0, sp, asr #2
40016650:	000001d3 	ldrdeq	r0, [r0], -r3
40016654:	00000352 	andeq	r0, r0, r2, asr r3
40016658:	00000258 	andeq	r0, r0, r8, asr r2
4001665c:	0000012c 	andeq	r0, r0, ip, lsr #2
40016660:	00000384 	andeq	r0, r0, r4, lsl #7
40016664:	00000168 	andeq	r0, r0, r8, ror #2
40016668:	000003e8 	andeq	r0, r0, r8, ror #7

Disassembly of section .data.casWriteLatencyTable:

4001666c <casWriteLatencyTable>:
4001666c:	00000505 	andeq	r0, r0, r5, lsl #10
40016670:	05000000 	streq	r0, [r0, #-0]
40016674:	00000005 	andeq	r0, r0, r5
40016678:	00050005 	andeq	r0, r5, r5
4001667c:	00000505 	andeq	r0, r0, r5, lsl #10
40016680:	05000000 	streq	r0, [r0, #-0]
40016684:	00000005 	andeq	r0, r0, r5
40016688:	00050005 	andeq	r0, r5, r5
4001668c:	00060505 	andeq	r0, r6, r5, lsl #10
40016690:	05000000 	streq	r0, [r0, #-0]
40016694:	07000605 	streq	r0, [r0, -r5, lsl #12]
40016698:	00050005 	andeq	r0, r5, r5
4001669c:	00060505 	andeq	r0, r6, r5, lsl #10
400166a0:	05000000 	streq	r0, [r0, #-0]
400166a4:	07000605 	streq	r0, [r0, -r5, lsl #12]
400166a8:	00050005 	andeq	r0, r5, r5
400166ac:	00060505 	andeq	r0, r6, r5, lsl #10
400166b0:	05000000 	streq	r0, [r0, #-0]
400166b4:	07000605 	streq	r0, [r0, -r5, lsl #12]
400166b8:	00050005 	andeq	r0, r5, r5
400166bc:	07060505 	streq	r0, [r6, -r5, lsl #10]
400166c0:	05000000 	streq	r0, [r0, #-0]
400166c4:	07000605 	streq	r0, [r0, -r5, lsl #12]
400166c8:	00050005 	andeq	r0, r5, r5
400166cc:	07060505 	streq	r0, [r6, -r5, lsl #10]
400166d0:	05000000 	streq	r0, [r0, #-0]
400166d4:	07000605 	streq	r0, [r0, -r5, lsl #12]
400166d8:	00050005 	andeq	r0, r5, r5
400166dc:	07060505 	streq	r0, [r6, -r5, lsl #10]
400166e0:	05000000 	streq	r0, [r0, #-0]
400166e4:	07000605 	streq	r0, [r0, -r5, lsl #12]
400166e8:	00050005 	andeq	r0, r5, r5
400166ec:	07060505 	streq	r0, [r6, -r5, lsl #10]
400166f0:	05000000 	streq	r0, [r0, #-0]
400166f4:	07000605 	streq	r0, [r0, -r5, lsl #12]
400166f8:	00050005 	andeq	r0, r5, r5
400166fc:	07060505 	streq	r0, [r6, -r5, lsl #10]
40016700:	05000008 	streq	r0, [r0, #-8]
40016704:	07000605 	streq	r0, [r0, -r5, lsl #12]
40016708:	00050005 	andeq	r0, r5, r5
4001670c:	07060505 	streq	r0, [r6, -r5, lsl #10]
40016710:	05000008 	streq	r0, [r0, #-8]
40016714:	07000605 	streq	r0, [r0, -r5, lsl #12]
40016718:	00050005 	andeq	r0, r5, r5
4001671c:	07060505 	streq	r0, [r6, -r5, lsl #10]
40016720:	05000008 	streq	r0, [r0, #-8]
40016724:	07000605 	streq	r0, [r0, -r5, lsl #12]
40016728:	00050005 	andeq	r0, r5, r5
4001672c:	07060505 	streq	r0, [r6, -r5, lsl #10]
40016730:	05000008 	streq	r0, [r0, #-8]
40016734:	07000605 	streq	r0, [r0, -r5, lsl #12]
40016738:	00050005 	andeq	r0, r5, r5
4001673c:	07060505 	streq	r0, [r6, -r5, lsl #10]
40016740:	05000908 	streq	r0, [r0, #-2312]	; 0x908
40016744:	07090605 	streq	r0, [r9, -r5, lsl #12]
40016748:	00050005 	andeq	r0, r5, r5
4001674c:	07060505 	streq	r0, [r6, -r5, lsl #10]
40016750:	05000908 	streq	r0, [r0, #-2312]	; 0x908
40016754:	07090605 	streq	r0, [r9, -r5, lsl #12]
40016758:	00050005 	andeq	r0, r5, r5
4001675c:	07060505 	streq	r0, [r6, -r5, lsl #10]
40016760:	05000908 	streq	r0, [r0, #-2312]	; 0x908
40016764:	07090605 	streq	r0, [r9, -r5, lsl #12]
40016768:	09050905 	stmdbeq	r5, {r0, r2, r8, fp}
4001676c:	07060505 	streq	r0, [r6, -r5, lsl #10]
40016770:	05000908 	streq	r0, [r0, #-2312]	; 0x908
40016774:	07090605 	streq	r0, [r9, -r5, lsl #12]
40016778:	09050905 	stmdbeq	r5, {r0, r2, r8, fp}
4001677c:	07060505 	streq	r0, [r6, -r5, lsl #10]
40016780:	050a0908 	streq	r0, [sl, #-2312]	; 0x908
40016784:	07090605 	streq	r0, [r9, -r5, lsl #12]
40016788:	0a050905 	beq	40158ba4 <hwsDeviceSpecUnitInfo+0x1382b8>
4001678c:	07060505 	streq	r0, [r6, -r5, lsl #10]
40016790:	050a0908 	streq	r0, [sl, #-2312]	; 0x908
40016794:	07090605 	streq	r0, [r9, -r5, lsl #12]
40016798:	0a050905 	beq	40158bb4 <hwsDeviceSpecUnitInfo+0x1382c8>
4001679c:	07060505 	streq	r0, [r6, -r5, lsl #10]
400167a0:	050a0908 	streq	r0, [sl, #-2312]	; 0x908
400167a4:	07090605 	streq	r0, [r9, -r5, lsl #12]
400167a8:	0a050905 	beq	40158bc4 <hwsDeviceSpecUnitInfo+0x1382d8>
400167ac:	07060505 	streq	r0, [r6, -r5, lsl #10]
400167b0:	050a0908 	streq	r0, [sl, #-2312]	; 0x908
400167b4:	07090605 	streq	r0, [r9, -r5, lsl #12]
400167b8:	0a050905 	beq	40158bd4 <hwsDeviceSpecUnitInfo+0x1382e8>
400167bc:	07060505 	streq	r0, [r6, -r5, lsl #10]
400167c0:	05000000 	streq	r0, [r0, #-0]
400167c4:	07000605 	streq	r0, [r0, -r5, lsl #12]
400167c8:	00050005 	andeq	r0, r5, r5
400167cc:	07060505 	streq	r0, [r6, -r5, lsl #10]
400167d0:	05000008 	streq	r0, [r0, #-8]
400167d4:	07000605 	streq	r0, [r0, -r5, lsl #12]
400167d8:	00050005 	andeq	r0, r5, r5
400167dc:	07060505 	streq	r0, [r6, -r5, lsl #10]
400167e0:	05000908 	streq	r0, [r0, #-2312]	; 0x908
400167e4:	07090605 	streq	r0, [r9, -r5, lsl #12]
400167e8:	09050905 	stmdbeq	r5, {r0, r2, r8, fp}

Disassembly of section .data.cwlMaskTable:

400167ec <cwlMaskTable>:
400167ec:	00000000 	andeq	r0, r0, r0
400167f0:	02010000 	andeq	r0, r1, #0
400167f4:	06050403 	streq	r0, [r5], -r3, lsl #8
400167f8:	09090807 	stmdbeq	r9, {r0, r1, r2, fp}

Disassembly of section .data.speedBinTableTRc:

400167fc <speedBinTableTRc>:
400167fc:	0000c350 	andeq	ip, r0, r0, asr r3
40016800:	0000cd14 	andeq	ip, r0, r4, lsl sp
40016804:	0000be6e 	andeq	fp, r0, lr, ror #28
40016808:	0000c5c1 	andeq	ip, r0, r1, asr #11
4001680c:	0000cd14 	andeq	ip, r0, r4, lsl sp
40016810:	0000b5a4 	andeq	fp, r0, r4, lsr #11
40016814:	0000bb80 	andeq	fp, r0, r0, lsl #23
40016818:	0000c15c 	andeq	ip, r0, ip, asr r1
4001681c:	0000c738 	andeq	ip, r0, r8, lsr r7
40016820:	0000afc8 	andeq	sl, r0, r8, asr #31
40016824:	0000b4aa 	andeq	fp, r0, sl, lsr #9
40016828:	0000b98c 	andeq	fp, r0, ip, lsl #19
4001682c:	0000be6e 	andeq	fp, r0, lr, ror #28
40016830:	0000ae9c 	muleq	r0, ip, lr
40016834:	0000b2ca 	andeq	fp, r0, sl, asr #5
40016838:	0000b6f8 	strdeq	fp, [r0], -r8
4001683c:	0000bb26 	andeq	fp, r0, r6, lsr #22
40016840:	0000a915 	andeq	sl, r0, r5, lsl r9
40016844:	0000acbc 			; <UNDEFINED> instruction: 0x0000acbc
40016848:	0000b063 	andeq	fp, r0, r3, rrx
4001684c:	0000b40a 	andeq	fp, r0, sl, lsl #8

Disassembly of section .data.clMaskTable:

40016850 <clMaskTable>:
40016850:	00000000 	andeq	r0, r0, r0
40016854:	06040200 	streq	r0, [r4], -r0, lsl #4
40016858:	0e0c0a08 	vmlaeq.f32	s0, s24, s16
4001685c:	05050301 	streq	r0, [r5, #-769]	; 0x301

Disassembly of section .data.speedBinTableTRcdTRp:

40016860 <speedBinTableTRcdTRp>:
40016860:	000030d4 	ldrdeq	r3, [r0], -r4
40016864:	00003a98 	muleq	r0, r8, sl
40016868:	00002bf2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
4001686c:	00003345 	andeq	r3, r0, r5, asr #6
40016870:	00003a98 	muleq	r0, r8, sl
40016874:	00002904 	andeq	r2, r0, r4, lsl #18
40016878:	00002ee0 	andeq	r2, r0, r0, ror #29
4001687c:	000034bc 			; <UNDEFINED> instruction: 0x000034bc
40016880:	00003a98 	muleq	r0, r8, sl
40016884:	00002710 	andeq	r2, r0, r0, lsl r7
40016888:	00002bf2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
4001688c:	000030d4 	ldrdeq	r3, [r0], -r4
40016890:	000035b6 			; <UNDEFINED> instruction: 0x000035b6
40016894:	000029cc 	andeq	r2, r0, ip, asr #19
40016898:	00002dfa 	strdeq	r2, [r0], -sl
4001689c:	00003228 	andeq	r3, r0, r8, lsr #4
400168a0:	00003656 	andeq	r3, r0, r6, asr r6
400168a4:	0000282d 	andeq	r2, r0, sp, lsr #16
400168a8:	00002bd4 	ldrdeq	r2, [r0], -r4
400168ac:	00002f7b 	andeq	r2, r0, fp, ror pc
400168b0:	00003322 	andeq	r3, r0, r2, lsr #6

Disassembly of section .data.twrMaskTable:

400168b4 <twrMaskTable>:
400168b4:	0a0a0a0a 	beq	402990e4 <hwsDeviceSpecUnitInfo+0x2787f8>
400168b8:	0302010a 	movweq	r0, #8458	; 0x210a
400168bc:	0a050a04 	beq	401590d4 <hwsDeviceSpecUnitInfo+0x1387e8>
400168c0:	0a070a06 	beq	401d90e0 <hwsDeviceSpecUnitInfo+0x1b87f4>
	...

Disassembly of section .data.casLatencyTable:

400168c5 <casLatencyTable>:
400168c5:	00000506 	andeq	r0, r0, r6, lsl #10
400168c9:	05000000 	streq	r0, [r0, #-0]
400168cd:	00000005 	andeq	r0, r0, r5
400168d1:	00050005 	andeq	r0, r5, r5
400168d5:	00000606 	andeq	r0, r0, r6, lsl #12
400168d9:	06000000 	streq	r0, [r0], -r0
400168dd:	00000006 	andeq	r0, r0, r6
400168e1:	00060006 	andeq	r0, r6, r6
400168e5:	00060506 	andeq	r0, r6, r6, lsl #10
400168e9:	05000000 	streq	r0, [r0, #-0]
400168ed:	00000605 	andeq	r0, r0, r5, lsl #12
400168f1:	00050005 	andeq	r0, r5, r5
400168f5:	00070606 	andeq	r0, r7, r6, lsl #12
400168f9:	06000000 	streq	r0, [r0], -r0
400168fd:	00000706 	andeq	r0, r0, r6, lsl #14
40016901:	00060006 	andeq	r0, r6, r6
40016905:	00080606 	andeq	r0, r8, r6, lsl #12
40016909:	06000000 	streq	r0, [r0], -r0
4001690d:	00000806 	andeq	r0, r0, r6, lsl #16
40016911:	00060006 	andeq	r0, r6, r6
40016915:	07060506 	streq	r0, [r6, -r6, lsl #10]
40016919:	05000000 	streq	r0, [r0, #-0]
4001691d:	07000605 	streq	r0, [r0, -r5, lsl #12]
40016921:	00050005 	andeq	r0, r5, r5
40016925:	08070506 	stmdaeq	r7, {r1, r2, r8, sl}
40016929:	05000000 	streq	r0, [r0, #-0]
4001692d:	08000705 	stmdaeq	r0, {r0, r2, r8, r9, sl}
40016931:	00050005 	andeq	r0, r5, r5
40016935:	09080606 	stmdbeq	r8, {r1, r2, r9, sl}
40016939:	06000000 	streq	r0, [r0], -r0
4001693d:	09000806 	stmdbeq	r0, {r1, r2, fp}
40016941:	00060006 	andeq	r0, r6, r6
40016945:	0a080606 	beq	40218165 <hwsDeviceSpecUnitInfo+0x1f7879>
40016949:	06000000 	streq	r0, [r0], -r0
4001694d:	0a000806 	beq	4001896d <gBoardId+0x1e19>
40016951:	00060006 	andeq	r0, r6, r6
40016955:	07060506 	streq	r0, [r6, -r6, lsl #10]
40016959:	05000008 	streq	r0, [r0, #-8]
4001695d:	07000605 	streq	r0, [r0, -r5, lsl #12]
40016961:	00050005 	andeq	r0, r5, r5
40016965:	08060506 	stmdaeq	r6, {r1, r2, r8, sl}
40016969:	05000009 	streq	r0, [r0, #-9]
4001696d:	08000605 	stmdaeq	r0, {r0, r2, r9, sl}
40016971:	00050005 	andeq	r0, r5, r5
40016975:	09070506 	stmdbeq	r7, {r1, r2, r8, sl}
40016979:	0500000a 	streq	r0, [r0, #-10]
4001697d:	09000705 	stmdbeq	r0, {r0, r2, r8, r9, sl}
40016981:	00050005 	andeq	r0, r5, r5
40016985:	0a080606 	beq	402181a5 <hwsDeviceSpecUnitInfo+0x1f78b9>
40016989:	0600000b 	streq	r0, [r0], -fp
4001698d:	0a000806 	beq	400189ad <gBoardId+0x1e59>
40016991:	00060006 	andeq	r0, r6, r6
40016995:	08060506 	stmdaeq	r6, {r1, r2, r8, sl}
40016999:	05000b09 	streq	r0, [r0, #-2825]	; 0xb09
4001699d:	080b0605 	stmdaeq	fp, {r0, r2, r9, sl}
400169a1:	00050005 	andeq	r0, r5, r5
400169a5:	08070506 	stmdaeq	r7, {r1, r2, r8, sl}
400169a9:	05000b0a 	streq	r0, [r0, #-2826]	; 0xb0a
400169ad:	080b0705 	stmdaeq	fp, {r0, r2, r8, r9, sl}
400169b1:	0b050b05 	bleq	401595cd <hwsDeviceSpecUnitInfo+0x138ce1>
400169b5:	09070606 	stmdbeq	r7, {r1, r2, r9, sl}
400169b9:	06000c0b 	streq	r0, [r0], -fp, lsl #24
400169bd:	090c0706 	stmdbeq	ip, {r1, r2, r8, r9, sl}
400169c1:	0c060c06 	stceq	12, cr0, [r6], {6}
400169c5:	0a080606 	beq	402181e5 <hwsDeviceSpecUnitInfo+0x1f78f9>
400169c9:	06000d0b 	streq	r0, [r0], -fp, lsl #26
400169cd:	0a0d0806 	beq	403589ed <hwsDeviceSpecUnitInfo+0x338101>
400169d1:	0d060d06 	stceq	13, cr0, [r6, #-24]	; 0xffffffe8
400169d5:	07060506 	streq	r0, [r6, -r6, lsl #10]
400169d9:	050b0a09 	streq	r0, [fp, #-2569]	; 0xa09
400169dd:	070a0605 	streq	r0, [sl, -r5, lsl #12]
400169e1:	0b050b05 	bleq	401595fd <hwsDeviceSpecUnitInfo+0x138d11>
400169e5:	08060506 	stmdaeq	r6, {r1, r2, r8, sl}
400169e9:	050c0b09 	streq	r0, [ip, #-2825]	; 0xb09
400169ed:	080b0605 	stmdaeq	fp, {r0, r2, r9, sl}
400169f1:	0c050c05 	stceq	12, cr0, [r5], {5}
400169f5:	09070506 	stmdbeq	r7, {r1, r2, r8, sl}
400169f9:	050d0c0a 	streq	r0, [sp, #-3082]	; 0xc0a
400169fd:	090c0705 	stmdbeq	ip, {r0, r2, r8, r9, sl}
40016a01:	0d050d05 	stceq	13, cr0, [r5, #-20]	; 0xffffffec
40016a05:	09070606 	stmdbeq	r7, {r1, r2, r9, sl}
40016a09:	060e0d0b 	streq	r0, [lr], -fp, lsl #26
40016a0d:	090d0706 	stmdbeq	sp, {r1, r2, r8, r9, sl}
40016a11:	0e060e06 	cdpeq	14, 0, cr0, cr6, cr6, {0}
40016a15:	09070606 	stmdbeq	r7, {r1, r2, r9, sl}
40016a19:	06000000 	streq	r0, [r0], -r0
40016a1d:	09000706 	stmdbeq	r0, {r1, r2, r8, r9, sl}
40016a21:	00060006 	andeq	r0, r6, r6
40016a25:	09070606 	stmdbeq	r7, {r1, r2, r9, sl}
40016a29:	0600000b 	streq	r0, [r0], -fp
40016a2d:	09000706 	stmdbeq	r0, {r1, r2, r8, r9, sl}
40016a31:	00060006 	andeq	r0, r6, r6
40016a35:	09070606 	stmdbeq	r7, {r1, r2, r9, sl}
40016a39:	06000d0b 	streq	r0, [r0], -fp, lsl #26
40016a3d:	090d0706 	stmdbeq	sp, {r1, r2, r8, r9, sl}
40016a41:	0d060d06 	stceq	13, cr0, [r6, #-24]	; 0xffffffe8

Disassembly of section .data.Ac3BoardRoundTripDelayArray:

40016a48 <Ac3BoardRoundTripDelayArray>:
40016a48:	00000d9e 	muleq	r0, lr, sp
40016a4c:	00001bfc 	strdeq	r1, [r0], -ip
40016a50:	00000932 	andeq	r0, r0, r2, lsr r9
40016a54:	00001362 	andeq	r1, r0, r2, ror #6
40016a58:	00000d9e 	muleq	r0, lr, sp
40016a5c:	00001bfc 	strdeq	r1, [r0], -ip
40016a60:	00000932 	andeq	r0, r0, r2, lsr r9
40016a64:	00001362 	andeq	r1, r0, r2, ror #6
40016a68:	00000d52 	andeq	r0, r0, r2, asr sp
40016a6c:	00001e4a 	andeq	r1, r0, sl, asr #28
40016a70:	000004ce 	andeq	r0, r0, lr, asr #9
40016a74:	0000073a 	andeq	r0, r0, sl, lsr r7
40016a78:	000002e4 	andeq	r0, r0, r4, ror #5
40016a7c:	0000073a 	andeq	r0, r0, sl, lsr r7

Disassembly of section .data.DQbitMap2Phypin:

40016a80 <DQbitMap2Phypin>:
40016a80:	00000000 	andeq	r0, r0, r0
40016a84:	00000001 	andeq	r0, r0, r1
40016a88:	00000002 	andeq	r0, r0, r2
40016a8c:	00000003 	andeq	r0, r0, r3
40016a90:	0000000a 	andeq	r0, r0, sl
40016a94:	00000007 	andeq	r0, r0, r7
40016a98:	00000008 	andeq	r0, r0, r8
40016a9c:	00000009 	andeq	r0, r0, r9
40016aa0:	00000000 	andeq	r0, r0, r0
40016aa4:	00000001 	andeq	r0, r0, r1
40016aa8:	00000002 	andeq	r0, r0, r2
40016aac:	00000003 	andeq	r0, r0, r3
40016ab0:	0000000a 	andeq	r0, r0, sl
40016ab4:	00000007 	andeq	r0, r0, r7
40016ab8:	00000008 	andeq	r0, r0, r8
40016abc:	00000009 	andeq	r0, r0, r9
40016ac0:	00000000 	andeq	r0, r0, r0
40016ac4:	00000001 	andeq	r0, r0, r1
40016ac8:	00000002 	andeq	r0, r0, r2
40016acc:	00000003 	andeq	r0, r0, r3
40016ad0:	0000000a 	andeq	r0, r0, sl
40016ad4:	00000007 	andeq	r0, r0, r7
40016ad8:	00000008 	andeq	r0, r0, r8
40016adc:	00000009 	andeq	r0, r0, r9
40016ae0:	00000000 	andeq	r0, r0, r0
40016ae4:	00000001 	andeq	r0, r0, r1
40016ae8:	00000002 	andeq	r0, r0, r2
40016aec:	00000003 	andeq	r0, r0, r3
40016af0:	0000000a 	andeq	r0, r0, sl
40016af4:	00000007 	andeq	r0, r0, r7
40016af8:	00000008 	andeq	r0, r0, r8
40016afc:	00000009 	andeq	r0, r0, r9
40016b00:	00000000 	andeq	r0, r0, r0
40016b04:	00000001 	andeq	r0, r0, r1
40016b08:	00000002 	andeq	r0, r0, r2
40016b0c:	00000003 	andeq	r0, r0, r3
40016b10:	0000000a 	andeq	r0, r0, sl
40016b14:	00000007 	andeq	r0, r0, r7
40016b18:	00000008 	andeq	r0, r0, r8
40016b1c:	00000009 	andeq	r0, r0, r9

Disassembly of section .data.hwsOsExactDelayPtr:

40016b20 <hwsOsExactDelayPtr>:
40016b20:	4000f255 	andmi	pc, r0, r5, asr r2	; <UNPREDICTABLE>

Disassembly of section .data.pbsPattern:

40016b24 <pbsPattern>:
40016b24:	Address 0x40016b24 is out of bounds.


Disassembly of section .data.endPattern:

40016b28 <endPattern>:
40016b28:	0000000e 	andeq	r0, r0, lr

Disassembly of section .data.startPattern:

40016b2c <startPattern>:
40016b2c:	00000007 	andeq	r0, r0, r7

Disassembly of section .data.readReadyDelayPhaseOffset:

40016b30 <readReadyDelayPhaseOffset>:
40016b30:	00000004 	andeq	r0, r0, r4
40016b34:	00000004 	andeq	r0, r0, r4
40016b38:	00000004 	andeq	r0, r0, r4
40016b3c:	00000004 	andeq	r0, r0, r4
40016b40:	00000006 	andeq	r0, r0, r6
40016b44:	00000006 	andeq	r0, r0, r6
40016b48:	00000006 	andeq	r0, r0, r6
40016b4c:	00000006 	andeq	r0, r0, r6

Disassembly of section .data.flagTwsiInit:

40016b50 <flagTwsiInit>:
40016b50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gBoardId:

40016b54 <gBoardId>:
40016b54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	412d3705 	teqmi	sp, r5, lsl #14
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	12020a02 	andne	r0, r2, #8192	; 0x2000
  20:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  24:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  28:	22011a01 	andcs	r1, r1, #4096	; 0x1000
  2c:	Address 0x0000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <MV_CPU_LE+0x10d0d23>
   4:	614d2820 	cmpvs	sp, r0, lsr #16
   8:	6c657672 	stclvs	6, cr7, [r5], #-456	; 0xfffffe38
   c:	4347206c 	movtmi	r2, #28780	; 0x706c
  10:	65722043 	ldrbvs	r2, [r2, #-67]!	; 0x43
  14:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  18:	30322065 	eorscc	r2, r2, r5, rrx
  1c:	32303631 	eorscc	r3, r0, #51380224	; 0x3100000
  20:	632d3632 	teqvs	sp, #52428800	; 0x3200000
  24:	37666134 			; <UNDEFINED> instruction: 0x37666134
  28:	20623333 	rsbcs	r3, r2, r3, lsr r3
  2c:	204b3436 	subcs	r3, fp, r6, lsr r4
  30:	5058414d 	subspl	r4, r8, sp, asr #2
  34:	53454741 	movtpl	r4, #22337	; 0x5741
  38:	20455a49 	subcs	r5, r5, r9, asr #20
  3c:	47494c41 	strbmi	r4, [r9, -r1, asr #24]
  40:	3420294e 	strtcc	r2, [r0], #-2382	; 0x94e
  44:	342e362e 	strtcc	r3, [lr], #-1582	; 0x62e
	...

Disassembly of section .bss:

40020000 <SERDES_EXTERNAL_CONFIG>:
40020000:	00000000 	andeq	r0, r0, r0

40020004 <serdesSeqDb>:
	...

4002006c <ctrlSweepres>:
	...

400202ec <ctrlADLL1>:
	...

4002033c <ctrlLevelPhase>:
	...

4002038c <ctrlADLL>:
	...

400203dc <configFuncInfo>:
	...

40020408 <trainingResult>:
	...

40020420 <gRttNomCS1>:
40020420:	00000000 	andeq	r0, r0, r0

40020424 <mediumFreq>:
40020424:	00000000 	andeq	r0, r0, r0

40020428 <topologyMap>:
40020428:	00000000 	andeq	r0, r0, r0

4002042c <dfsLowFreq>:
4002042c:	00000000 	andeq	r0, r0, r0

40020430 <calibrationUpdateControl>:
40020430:	00000000 	andeq	r0, r0, r0

40020434 <gRttNomCS0>:
40020434:	00000000 	andeq	r0, r0, r0

40020438 <trainEdgeCompare>:
	...

40020439 <traintrainCsType>:
40020439:	00000000 	andeq	r0, r0, r0

4002043c <trainingRes>:
	...

4002057c <trainIfAcess>:
4002057c:	00000000 	andeq	r0, r0, r0

40020580 <trainControlElement>:
	...

40020581 <trainPattern>:
40020581:	00000000 	andeq	r0, r0, r0

40020584 <trainIfSelect>:
40020584:	00000000 	andeq	r0, r0, r0

40020588 <trainDevNum>:
40020588:	00000000 	andeq	r0, r0, r0

4002058c <phyRegBk>:
	...

4002062c <trainResultType>:
	...

4002062d <trainDirection>:
4002062d:	00000000 	andeq	r0, r0, r0

40020630 <trainInitValue>:
40020630:	00000000 	andeq	r0, r0, r0

40020634 <traineSearchDir>:
40020634:	00000000 	andeq	r0, r0, r0

40020638 <trainIfId>:
40020638:	00000000 	andeq	r0, r0, r0

4002063c <trainPupAccess>:
4002063c:	00000000 	andeq	r0, r0, r0

40020640 <trainNumberIterations>:
40020640:	00000000 	andeq	r0, r0, r0

40020644 <trainPupNum>:
40020644:	00000000 	andeq	r0, r0, r0

40020648 <trainCsNum>:
40020648:	00000000 	andeq	r0, r0, r0

4002064c <writeSuppResultTable>:
	...

40020674 <lastVref>:
40020674:	00000000 	andeq	r0, r0, r0
	...

40020679 <interfaceState>:
	...

4002067a <pupState>:
4002067a:	00000000 	andeq	r0, r0, r0
	...

4002067f <vrefWindowSize>:
4002067f:	00000000 	andeq	r0, r0, r0
	...

40020684 <caDelay>:
40020684:	00000000 	andeq	r0, r0, r0

40020688 <currentVref>:
40020688:	00000000 	andeq	r0, r0, r0
	...

4002068e <lastValidWindow>:
	...

40020698 <limVref>:
40020698:	00000000 	andeq	r0, r0, r0
	...

4002069e <currentValidWindow>:
	...

400206a8 <ddrDevAttributes>:
	...

400206b8 <hwsServerRegSetFuncPtr>:
400206b8:	00000000 	andeq	r0, r0, r0

400206bc <hwsServerRegGetFuncPtr>:
400206bc:	00000000 	andeq	r0, r0, r0

400206c0 <gtStatus>:
400206c0:	00000000 	andeq	r0, r0, r0

400206c4 <trainStatus>:
	...

400206c5 <pbsDelayPerPup>:
	...

400206ed <MinADLLPerPup>:
400206ed:	00000000 	andeq	r0, r0, r0
	...

400206f2 <MaxPBSPerPup>:
400206f2:	00000000 	andeq	r0, r0, r0
	...

400206f7 <PupState>:
400206f7:	00000000 	andeq	r0, r0, r0
	...

400206fc <ADLL_SHIFT_Lock>:
400206fc:	00000000 	andeq	r0, r0, r0
	...

40020701 <MinPBSPerPup>:
40020701:	00000000 	andeq	r0, r0, r0
	...

40020706 <MaxADLLPerPup>:
40020706:	00000000 	andeq	r0, r0, r0
	...

4002070b <Result_MAT_RX_DQS>:
	...

40020720 <nominalAdll>:
	...

40020734 <ADLL_SHIFT_val>:
40020734:	00000000 	andeq	r0, r0, r0
	...

40020739 <Result_MAT>:
	...

40020761 <ResultAllBit>:
	...

40020789 <busStartWindow>:
	...

40020793 <busEndWindow>:
	...

4002079d <centralizationState>:
4002079d:	00000000 	andeq	r0, r0, r0
400207a1:	00000000 	andeq	r0, r0, r0

400207a4 <siliconDelay>:
400207a4:	00000000 	andeq	r0, r0, r0

400207a8 <staticConfig>:
	...

400207b4 <silicon>:
400207b4:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.isValidateWindowPerPup:

400207b8 <isValidateWindowPerPup>:
	...

Disassembly of section .bss.isValidateWindowPerIf:

400207b9 <isValidateWindowPerIf>:
	...

Disassembly of section .bss.isRunLevelingSweepTests:

400207ba <isRunLevelingSweepTests>:
	...

Disassembly of section .bss.startXsbOffset:

400207bc <startXsbOffset>:
400207bc:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.isRegDump:

400207c0 <isRegDump>:
	...

Disassembly of section .bss.dqMapTable:

400207c4 <dqMapTable>:
400207c4:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.rlMidFreqWA:

400207c8 <rlMidFreqWA>:
400207c8:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.effective_cs:

400207cc <effective_cs>:
400207cc:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.isPllBeforeInit:

400207d0 <isPllBeforeInit>:
	...

Disassembly of section .bss.trainingStage:

400207d1 <trainingStage>:
	...

Disassembly of section .bss.lowFreq:

400207d2 <lowFreq>:
	...

Disassembly of section .bss.windowMemAddr:

400207d4 <windowMemAddr>:
400207d4:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.PhyReg0Val:

400207d8 <PhyReg0Val>:
400207d8:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.delayEnable:

400207dc <delayEnable>:
400207dc:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.xsbValidateType:

400207e0 <xsbValidateType>:
400207e0:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.firstActiveIf:

400207e4 <firstActiveIf>:
400207e4:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.debugMode:

400207e8 <debugMode>:
400207e8:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.PhyReg2Val:

400207ec <PhyReg2Val>:
400207ec:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.max_cs.2772:

400207f0 <max_cs.2772>:
400207f0:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.ddr3TipCentralizationSkipMinWindowCheck:

400207f4 <ddr3TipCentralizationSkipMinWindowCheck>:
400207f4:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.ddrDevAttrInitDone:

400207f8 <ddrDevAttrInitDone>:
400207f8:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.topologyMapDb:

400207fc <topologyMapDb>:
400207fc:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.Ac3PackageRoundTripDelayArray:

40020800 <Ac3PackageRoundTripDelayArray>:
	...

Disassembly of section .bss.uiXorRegsMaskBackup:

400208a0 <uiXorRegsMaskBackup>:
	...

Disassembly of section .bss.uiXorRegsCtrlBackup:

400208b4 <uiXorRegsCtrlBackup>:
400208b4:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.uiXorRegsBaseBackup:

400208b8 <uiXorRegsBaseBackup>:
	...

Disassembly of section .bss.ddr3TipSpecialRxRunOnceFlag:

400208cc <ddr3TipSpecialRxRunOnceFlag>:
	...

Disassembly of section .bss.endIf:

400208d0 <endIf>:
400208d0:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.startIf:

400208d4 <startIf>:
400208d4:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.wlDebugDelay:

400208d8 <wlDebugDelay>:
400208d8:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.staticInitControllerConfig:

400208dc <staticInitControllerConfig>:
400208dc:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.serverBaseAddr:

400208e0 <serverBaseAddr>:
400208e0:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.initDone.2747:

400208e4 <initDone.2747>:
400208e4:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.baseAddr.1319:

400208e8 <baseAddr.1319>:
400208e8:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.hwsDeviceSpecUnitInfo:

400208ec <hwsDeviceSpecUnitInfo>:
	...

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c010001 	wstrbvc	wr0, [r1], #-1
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
  14:	00000000 	andeq	r0, r0, r0
  18:	400040ac 	andmi	r4, r0, ip, lsr #1
  1c:	000001ec 	andeq	r0, r0, ip, ror #3
  20:	0000000c 	andeq	r0, r0, ip
  24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  28:	7c010001 	wstrbvc	wr0, [r1], #-1
  2c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  30:	0000000c 	andeq	r0, r0, ip
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	400042b8 			; <UNDEFINED> instruction: 0x400042b8
  3c:	00000220 	andeq	r0, r0, r0, lsr #4
