Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:\Users\VUser\Desktop\ProyectoFinalSE\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_pantallalcd_0_wrapper_xst.prj"
Verilog Include Directory          : {"C:\Users\VUser\Desktop\ProyectoFinalSE\pcores\" "C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc3s1000ft256-5
Output File Name                   : "../implementation/system_pantallalcd_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_pantallalcd_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v3_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" in Library proc_common_v3_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v3_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy_f> compiled.
Entity <or_muxcy_f> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" in Library proc_common_v3_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v3_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" in Library proc_common_v3_00_a.
Package <coregen_comp_defs> compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" in Library proc_common_v3_00_a.
Package <Common_Types> compiled.
Package body <Common_Types> compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" in Library proc_common_v3_00_a.
Package <conv_funs_pkg> compiled.
Package body <conv_funs_pkg> compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <async_fifo_fg> compiled.
Entity <async_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <sync_fifo_fg> compiled.
Entity <sync_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <basic_sfifo_fg> compiled.
Entity <basic_sfifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" in Library proc_common_v3_00_a.
Entity <blk_mem_gen_wrapper> compiled.
Entity <blk_mem_gen_wrapper> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" in Library proc_common_v3_00_a.
Entity <addsub> compiled.
Entity <addsub> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr> compiled.
Entity <direct_path_cntr> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" in Library proc_common_v3_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" in Library proc_common_v3_00_a.
Entity <eval_timer> compiled.
Entity <eval_timer> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v3_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_steer128> compiled.
Entity <ipif_steer128> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_mirror128> compiled.
Entity <ipif_mirror128> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" in Library proc_common_v3_00_a.
Entity <or_bits> compiled.
Entity <or_bits> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v3_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v3_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v3_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" in Library proc_common_v3_00_a.
Entity <pselect_mask> compiled.
Entity <pselect_mask> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v3_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v3_00_a.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" in Library proc_common_v3_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" in Library proc_common_v3_00_a.
Entity <or_with_enable_f> compiled.
Entity <or_with_enable_f> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_i_f> compiled.
Entity <dynshreg_i_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot_f> compiled.
Entity <mux_onehot_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" in Library proc_common_v3_00_a.
Entity <compare_vectors_f> compiled.
Entity <compare_vectors_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" in Library proc_common_v3_00_a.
Entity <or_gate_f> compiled.
Entity <or_gate_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" in Library proc_common_v3_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v5_01_a/hdl/vhdl/pf_dly1_mux.vhd" in Library wrpfifo_v5_01_a.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Users/VUser/Desktop/ProyectoFinalSE/pcores/pantallalcd_v1_00_a/hdl/vhdl/lcd_controller.vhd" in Library pantallalcd_v1_00_a.
Entity <lcd_controller> compiled.
Entity <lcd_controller> (Architecture <controller>) compiled.
Compiling vhdl file "C:/Users/VUser/Desktop/ProyectoFinalSE/pcores/pantallalcd_v1_00_a/hdl/vhdl/bannerDesp.vhd" in Library pantallalcd_v1_00_a.
Entity <bannerDesp> compiled.
Entity <bannerDesp> (Architecture <banner_arch>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v5_01_a/hdl/vhdl/ipif_control_wr_dre.vhd" in Library wrpfifo_v5_01_a.
Entity <ipif_control_wr_dre> compiled.
Entity <ipif_control_wr_dre> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v5_01_a/hdl/vhdl/wrpfifo_dp_cntl.vhd" in Library wrpfifo_v5_01_a.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v5_01_a/hdl/vhdl/blkmem_wrapper.vhd" in Library wrpfifo_v5_01_a.
Entity <blkmem_wrapper> compiled.
Entity <blkmem_wrapper> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v5_01_a/hdl/vhdl/wrpfifo_top.vhd" in Library wrpfifo_v5_01_a.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Users/VUser/Desktop/ProyectoFinalSE/pcores/pantallalcd_v1_00_a/hdl/vhdl/user_logic.vhd" in Library pantallalcd_v1_00_a.
Entity <user_logic> compiled.
WARNING:HDLParsers:1406 - "C:/Users/VUser/Desktop/ProyectoFinalSE/pcores/pantallalcd_v1_00_a/hdl/vhdl/user_logic.vhd" Line 311. No sensitivity list and no wait in the process
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Users/VUser/Desktop/ProyectoFinalSE/pcores/pantallalcd_v1_00_a/hdl/vhdl/pantallalcd.vhd" in Library pantallalcd_v1_00_a.
Entity <pantallalcd> compiled.
Entity <pantallalcd> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Users/VUser/Desktop/ProyectoFinalSE/hdl/system_pantallalcd_0_wrapper.vhd" in Library work.
Entity <system_pantallalcd_0_wrapper> compiled.
Entity <system_pantallalcd_0_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system_pantallalcd_0_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <pantallalcd> in library <pantallalcd_v1_00_a> (architecture <IMP>) with generics.
	C_BASEADDR = "11000111111000000000000000000000"
	C_FAMILY = "spartan3"
	C_HIGHADDR = "11000111111000001111111111111111"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 10000
	C_SPLB_DWIDTH = 32
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 0
WARNING:Xst:821 - "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" line 272: Loop body will iterate zero times

Analyzing hierarchy for entity <plbv46_slave_single> in library <plbv46_slave_single_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011000111111000000000000000000000",
	                          "0000000000000000000000000000000011000111111000000000000011111111",
	                          "0000000000000000000000000000000011000111111000000000000100000000",
	                          "0000000000000000000000000000000011000111111000000000000111111111",
	                          "0000000000000000000000000000000011000111111000000000001000000000",
	                          "0000000000000000000000000000000011000111111000000000001011111111")
	C_ARD_NUM_CE_ARRAY = (1,4,1)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "spartan3"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 32
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <wrpfifo_top> in library <wrpfifo_v5_01_a> (architecture <implementation>) with generics.
	C_BLOCK_ID = 0
	C_FAMILY = "spartan3"
	C_FIFO_DEPTH_LOG2X = 9
	C_FIFO_WIDTH = 32
	C_INCLUDE_PACKET_MODE = false
	C_INCLUDE_VACANCY = false
	C_IPIF_DBUS_WIDTH = 32
	C_MIR_ENABLE = false
	C_NUM_REG_CE = 4
	C_OPB_PROTOCOL = false
	C_SUPPORT_BURST = false

Analyzing hierarchy for entity <user_logic> in library <pantallalcd_v1_00_a> (architecture <IMP>) with generics.
	C_NUM_REG = 1
	C_SLV_DWIDTH = 32

Analyzing hierarchy for entity <plb_slave_attachment> in library <plbv46_slave_single_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011000111111000000000000000000000",
	                          "0000000000000000000000000000000011000111111000000000000011111111",
	                          "0000000000000000000000000000000011000111111000000000000100000000",
	                          "0000000000000000000000000000000011000111111000000000000111111111",
	                          "0000000000000000000000000000000011000111111000000000001000000000",
	                          "0000000000000000000000000000000011000111111000000000001011111111")
	C_ARD_NUM_CE_ARRAY = (1,4,1)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "spartan3"
	C_INCLUDE_DPHASE_TIMER = 0
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 1
	C_PLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <ipif_control_wr_dre> in library <wrpfifo_v5_01_a> (architecture <implementation>) with generics.
	C_BLOCK_ID = 0
	C_DP_ADDRESS_WIDTH = 9
	C_FAMILY = "spartan3"
	C_FIFO_WIDTH = 32
	C_INTFC_TYPE = 3
	C_IPIF_DBUS_WIDTH = 32
	C_MIR_ENABLE = false
	C_NUM_REG_CE = 4
	C_OPB_PROTOCOL = false
	C_SUPPORT_BURST = false
	C_VERSION_MAJOR = 5
	C_VERSION_MINOR = 1
	C_VERSION_REV = 0

Analyzing hierarchy for entity <wrpfifo_dp_cntl> in library <wrpfifo_v5_01_a> (architecture <implementation>) with generics.
	C_DP_ADDRESS_WIDTH = 9
	C_INCLUDE_PACKET_MODE = false
	C_INCLUDE_VACANCY = false

Analyzing hierarchy for entity <pf_dpram_select> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_DP_ADDRESS_WIDTH = 9
	C_DP_DATA_WIDTH = 32
	C_VIRTEX_II = true

Analyzing hierarchy for entity <lcd_controller> in library <pantallalcd_v1_00_a> (architecture <controller>).

Analyzing hierarchy for entity <bannerDesp> in library <pantallalcd_v1_00_a> (architecture <banner_arch>).

Analyzing hierarchy for entity <plb_address_decoder> in library <plbv46_slave_single_v1_01_a> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011000111111000000000000000000000",
	                          "0000000000000000000000000000000011000111111000000000000011111111",
	                          "0000000000000000000000000000000011000111111000000000000100000000",
	                          "0000000000000000000000000000000011000111111000000000000111111111",
	                          "0000000000000000000000000000000011000111111000000000001000000000",
	                          "0000000000000000000000000000000011000111111000000000001011111111")
	C_ARD_NUM_CE_ARRAY = (1,4,1)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <pf_dly1_mux> in library <wrpfifo_v5_01_a> (architecture <implementation>) with generics.
	C_MUX_WIDTH = 12

Analyzing hierarchy for entity <pf_occ_counter_top> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 10

Analyzing hierarchy for entity <pf_counter_top> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 9

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 24
	C_AW = 32
	C_BAR = "11000111111000000000000000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 24
	C_AW = 32
	C_BAR = "11000111111000000000000100000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "00"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "01"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "10"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "11"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 24
	C_AW = 32
	C_BAR = "11000111111000000000001000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <or_gate128> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 3
	C_USE_LUT_OR = false

Analyzing hierarchy for entity <pf_occ_counter> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 10

Analyzing hierarchy for entity <pf_counter> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 9

Analyzing hierarchy for entity <or_muxcy> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_NUM_BITS = 3

Analyzing hierarchy for entity <pf_counter_bit> in library <proc_common_v3_00_a> (architecture <implementation>).

Analyzing hierarchy for entity <inferred_lut4> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	INIT = "0011011011000110"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system_pantallalcd_0_wrapper> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <system_pantallalcd_0_wrapper> analyzed. Unit <system_pantallalcd_0_wrapper> generated.

Analyzing generic Entity <pantallalcd> in library <pantallalcd_v1_00_a> (Architecture <IMP>).
	C_BASEADDR = "11000111111000000000000000000000"
	C_FAMILY = "spartan3"
	C_HIGHADDR = "11000111111000001111111111111111"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 10000
	C_SPLB_DWIDTH = 32
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 0
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:821 - "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" line 272: Loop body will iterate zero times
WARNING:Xst:753 - "C:/Users/VUser/Desktop/ProyectoFinalSE/pcores/pantallalcd_v1_00_a/hdl/vhdl/pantallalcd.vhd" line 447: Unconnected output port 'WFIFO2IP_Occupancy' of component 'wrpfifo_top'.
WARNING:Xst:753 - "C:/Users/VUser/Desktop/ProyectoFinalSE/pcores/pantallalcd_v1_00_a/hdl/vhdl/pantallalcd.vhd" line 447: Unconnected output port 'WFIFO2DMA_AlmostFull' of component 'wrpfifo_top'.
WARNING:Xst:753 - "C:/Users/VUser/Desktop/ProyectoFinalSE/pcores/pantallalcd_v1_00_a/hdl/vhdl/pantallalcd.vhd" line 447: Unconnected output port 'WFIFO2DMA_Full' of component 'wrpfifo_top'.
WARNING:Xst:753 - "C:/Users/VUser/Desktop/ProyectoFinalSE/pcores/pantallalcd_v1_00_a/hdl/vhdl/pantallalcd.vhd" line 447: Unconnected output port 'WFIFO2DMA_Vacancy' of component 'wrpfifo_top'.
WARNING:Xst:753 - "C:/Users/VUser/Desktop/ProyectoFinalSE/pcores/pantallalcd_v1_00_a/hdl/vhdl/pantallalcd.vhd" line 447: Unconnected output port 'FIFO2IRPT_DeadLock' of component 'wrpfifo_top'.
WARNING:Xst:753 - "C:/Users/VUser/Desktop/ProyectoFinalSE/pcores/pantallalcd_v1_00_a/hdl/vhdl/pantallalcd.vhd" line 447: Unconnected output port 'FIFO2Bus_Retry' of component 'wrpfifo_top'.
WARNING:Xst:753 - "C:/Users/VUser/Desktop/ProyectoFinalSE/pcores/pantallalcd_v1_00_a/hdl/vhdl/pantallalcd.vhd" line 447: Unconnected output port 'FIFO2Bus_ToutSup' of component 'wrpfifo_top'.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <pantallalcd> analyzed. Unit <pantallalcd> generated.

Analyzing generic Entity <plbv46_slave_single> in library <plbv46_slave_single_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011000111111000000000000000000000",
	                          "0000000000000000000000000000000011000111111000000000000011111111",
	                          "0000000000000000000000000000000011000111111000000000000100000000",
	                          "0000000000000000000000000000000011000111111000000000000111111111",
	                          "0000000000000000000000000000000011000111111000000000001000000000",
	                          "0000000000000000000000000000000011000111111000000000001011111111")
	C_ARD_NUM_CE_ARRAY = (1,4,1)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "spartan3"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 32
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
Entity <plbv46_slave_single> analyzed. Unit <plbv46_slave_single> generated.

Analyzing generic Entity <plb_slave_attachment> in library <plbv46_slave_single_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011000111111000000000000000000000",
	                          "0000000000000000000000000000000011000111111000000000000011111111",
	                          "0000000000000000000000000000000011000111111000000000000100000000",
	                          "0000000000000000000000000000000011000111111000000000000111111111",
	                          "0000000000000000000000000000000011000111111000000000001000000000",
	                          "0000000000000000000000000000000011000111111000000000001011111111")
	C_ARD_NUM_CE_ARRAY = (1,4,1)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "spartan3"
	C_INCLUDE_DPHASE_TIMER = 0
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 1
	C_PLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
Entity <plb_slave_attachment> analyzed. Unit <plb_slave_attachment> generated.

Analyzing generic Entity <plb_address_decoder> in library <plbv46_slave_single_v1_01_a> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011000111111000000000000000000000",
	                          "0000000000000000000000000000000011000111111000000000000011111111",
	                          "0000000000000000000000000000000011000111111000000000000100000000",
	                          "0000000000000000000000000000000011000111111000000000000111111111",
	                          "0000000000000000000000000000000011000111111000000000001000000000",
	                          "0000000000000000000000000000000011000111111000000000001011111111")
	C_ARD_NUM_CE_ARRAY = (1,4,1)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect_f.1> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = "11000111111000000000000000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.1> analyzed. Unit <pselect_f.1> generated.

Analyzing generic Entity <pselect_f.2> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = "11000111111000000000000100000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.2> analyzed. Unit <pselect_f.2> generated.

Analyzing generic Entity <pselect_f.3> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "00"
	C_FAMILY = "nofamily"
Entity <pselect_f.3> analyzed. Unit <pselect_f.3> generated.

Analyzing generic Entity <pselect_f.4> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "01"
	C_FAMILY = "nofamily"
Entity <pselect_f.4> analyzed. Unit <pselect_f.4> generated.

Analyzing generic Entity <pselect_f.5> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "10"
	C_FAMILY = "nofamily"
Entity <pselect_f.5> analyzed. Unit <pselect_f.5> generated.

Analyzing generic Entity <pselect_f.6> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "11"
	C_FAMILY = "nofamily"
Entity <pselect_f.6> analyzed. Unit <pselect_f.6> generated.

Analyzing generic Entity <pselect_f.7> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = "11000111111000000000001000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.7> analyzed. Unit <pselect_f.7> generated.

Analyzing generic Entity <or_gate128> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 3
	C_USE_LUT_OR = false
Entity <or_gate128> analyzed. Unit <or_gate128> generated.

Analyzing generic Entity <or_muxcy> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_NUM_BITS = 3
Entity <or_muxcy> analyzed. Unit <or_muxcy> generated.

Analyzing generic Entity <wrpfifo_top> in library <wrpfifo_v5_01_a> (Architecture <implementation>).
	C_BLOCK_ID = 0
	C_FAMILY = "spartan3"
	C_FIFO_DEPTH_LOG2X = 9
	C_FIFO_WIDTH = 32
	C_INCLUDE_PACKET_MODE = false
	C_INCLUDE_VACANCY = false
	C_IPIF_DBUS_WIDTH = 32
	C_MIR_ENABLE = false
	C_NUM_REG_CE = 4
	C_OPB_PROTOCOL = false
	C_SUPPORT_BURST = false
Entity <wrpfifo_top> analyzed. Unit <wrpfifo_top> generated.

Analyzing generic Entity <ipif_control_wr_dre> in library <wrpfifo_v5_01_a> (Architecture <implementation>).
	C_BLOCK_ID = 0
	C_DP_ADDRESS_WIDTH = 9
	C_FAMILY = "spartan3"
	C_FIFO_WIDTH = 32
	C_INTFC_TYPE = 3
	C_IPIF_DBUS_WIDTH = 32
	C_MIR_ENABLE = false
	C_NUM_REG_CE = 4
	C_OPB_PROTOCOL = false
	C_SUPPORT_BURST = false
	C_VERSION_MAJOR = 5
	C_VERSION_MINOR = 1
	C_VERSION_REV = 0
Entity <ipif_control_wr_dre> analyzed. Unit <ipif_control_wr_dre> generated.

Analyzing generic Entity <wrpfifo_dp_cntl> in library <wrpfifo_v5_01_a> (Architecture <implementation>).
	C_DP_ADDRESS_WIDTH = 9
	C_INCLUDE_PACKET_MODE = false
	C_INCLUDE_VACANCY = false
Entity <wrpfifo_dp_cntl> analyzed. Unit <wrpfifo_dp_cntl> generated.

Analyzing generic Entity <pf_dly1_mux> in library <wrpfifo_v5_01_a> (Architecture <implementation>).
	C_MUX_WIDTH = 12
    Set user-defined property "INIT =  FE10" for instance <MAKE_DLY_MUX[0].I_SEL_LUT> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[0].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  FE10" for instance <MAKE_DLY_MUX[1].I_SEL_LUT> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[1].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  FE10" for instance <MAKE_DLY_MUX[2].I_SEL_LUT> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[2].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  FE10" for instance <MAKE_DLY_MUX[3].I_SEL_LUT> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[3].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  FE10" for instance <MAKE_DLY_MUX[4].I_SEL_LUT> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[4].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  FE10" for instance <MAKE_DLY_MUX[5].I_SEL_LUT> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[5].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  FE10" for instance <MAKE_DLY_MUX[6].I_SEL_LUT> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[6].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  FE10" for instance <MAKE_DLY_MUX[7].I_SEL_LUT> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[7].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  FE10" for instance <MAKE_DLY_MUX[8].I_SEL_LUT> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[8].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  FE10" for instance <MAKE_DLY_MUX[9].I_SEL_LUT> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[9].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  FE10" for instance <MAKE_DLY_MUX[10].I_SEL_LUT> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[10].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  FE10" for instance <MAKE_DLY_MUX[11].I_SEL_LUT> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[11].FDRE_I> in unit <pf_dly1_mux>.
Entity <pf_dly1_mux> analyzed. Unit <pf_dly1_mux> generated.

Analyzing generic Entity <pf_occ_counter_top> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 10
Entity <pf_occ_counter_top> analyzed. Unit <pf_occ_counter_top> generated.

Analyzing generic Entity <pf_occ_counter> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 10
WARNING:Xst:2211 - "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" line 207: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" line 235: Instantiating black box module <MUXCY>.
Entity <pf_occ_counter> analyzed. Unit <pf_occ_counter> generated.

Analyzing Entity <pf_counter_bit> in library <proc_common_v3_00_a> (Architecture <implementation>).
WARNING:Xst:2211 - "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" line 243: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" line 250: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" line 256: Instantiating black box module <FDRE>.
Entity <pf_counter_bit> analyzed. Unit <pf_counter_bit> generated.

Analyzing generic Entity <inferred_lut4> in library <proc_common_v3_00_a> (Architecture <implementation>).
	INIT = "0011011011000110"
Entity <inferred_lut4> analyzed. Unit <inferred_lut4> generated.

Analyzing generic Entity <pf_counter_top> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 9
Entity <pf_counter_top> analyzed. Unit <pf_counter_top> generated.

Analyzing generic Entity <pf_counter> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 9
    Set user-defined property "INIT =  0" for instance <I_CARRY_OUT> in unit <pf_counter>.
Entity <pf_counter> analyzed. Unit <pf_counter> generated.

Analyzing generic Entity <pf_dpram_select> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_DP_ADDRESS_WIDTH = 9
	C_DP_DATA_WIDTH = 32
	C_VIRTEX_II = true
WARNING:Xst:2211 - "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" line 777: Instantiating black box module <RAMB16_S36_S36>.
Entity <pf_dpram_select> analyzed. Unit <pf_dpram_select> generated.

Analyzing generic Entity <user_logic> in library <pantallalcd_v1_00_a> (Architecture <IMP>).
	C_NUM_REG = 1
	C_SLV_DWIDTH = 32
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:819 - "C:/Users/VUser/Desktop/ProyectoFinalSE/pcores/pantallalcd_v1_00_a/hdl/vhdl/user_logic.vhd" line 311: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <multiplexor>, <lcd_rs>, <lcd_rw>, <lcd_e>, <lcd_data>, <banner_col_s_o>, <banner_col_clk>, <banner_rs1_out>, <banner_row_s_o>, <banner_row_clk>, <banner_rs2_out>
Entity <user_logic> analyzed. Unit <user_logic> generated.

Analyzing Entity <lcd_controller> in library <pantallalcd_v1_00_a> (Architecture <controller>).
Entity <lcd_controller> analyzed. Unit <lcd_controller> generated.

Analyzing Entity <bannerDesp> in library <pantallalcd_v1_00_a> (Architecture <banner_arch>).
WARNING:Xst:790 - "C:/Users/VUser/Desktop/ProyectoFinalSE/pcores/pantallalcd_v1_00_a/hdl/vhdl/bannerDesp.vhd" line 98: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/VUser/Desktop/ProyectoFinalSE/pcores/pantallalcd_v1_00_a/hdl/vhdl/bannerDesp.vhd" line 254: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/VUser/Desktop/ProyectoFinalSE/pcores/pantallalcd_v1_00_a/hdl/vhdl/bannerDesp.vhd" line 255: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/VUser/Desktop/ProyectoFinalSE/pcores/pantallalcd_v1_00_a/hdl/vhdl/bannerDesp.vhd" line 256: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/VUser/Desktop/ProyectoFinalSE/pcores/pantallalcd_v1_00_a/hdl/vhdl/bannerDesp.vhd" line 257: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/VUser/Desktop/ProyectoFinalSE/pcores/pantallalcd_v1_00_a/hdl/vhdl/bannerDesp.vhd" line 258: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/VUser/Desktop/ProyectoFinalSE/pcores/pantallalcd_v1_00_a/hdl/vhdl/bannerDesp.vhd" line 259: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/VUser/Desktop/ProyectoFinalSE/pcores/pantallalcd_v1_00_a/hdl/vhdl/bannerDesp.vhd" line 260: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/VUser/Desktop/ProyectoFinalSE/pcores/pantallalcd_v1_00_a/hdl/vhdl/bannerDesp.vhd" line 261: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/VUser/Desktop/ProyectoFinalSE/pcores/pantallalcd_v1_00_a/hdl/vhdl/bannerDesp.vhd" line 279: Index value(s) does not match array range, simulation mismatch.
Entity <bannerDesp> analyzed. Unit <bannerDesp> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <burst_sh> in unit <ipif_control_wr_dre> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <pselect_f_1>.
    Related source file is "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_1> synthesized.


Synthesizing Unit <pselect_f_2>.
    Related source file is "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_2> synthesized.


Synthesizing Unit <pselect_f_3>.
    Related source file is "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_3> synthesized.


Synthesizing Unit <pselect_f_4>.
    Related source file is "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_4> synthesized.


Synthesizing Unit <pselect_f_5>.
    Related source file is "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_5> synthesized.


Synthesizing Unit <pselect_f_6>.
    Related source file is "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_6> synthesized.


Synthesizing Unit <pselect_f_7>.
    Related source file is "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_7> synthesized.


Synthesizing Unit <or_muxcy>.
    Related source file is "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd".
Unit <or_muxcy> synthesized.


Synthesizing Unit <ipif_control_wr_dre>.
    Related source file is "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v5_01_a/hdl/vhdl/ipif_control_wr_dre.vhd".
WARNING:Xst:647 - Input <Bus2FIFO_Reg_RdCE<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2FIFO_Reg_WrCE<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BAWR_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <reg_read_req> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_mir_wrce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_vect> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Fifo_Reset>.
    Found 1-bit register for signal <Fifo_WrReq>.
    Found 1-bit register for signal <fifo_errack_inhibit>.
    Found 1-bit register for signal <rd_access_error>.
    Found 1-bit register for signal <reg_almostfull>.
    Found 1-bit register for signal <reg_deadlock>.
    Found 1-bit register for signal <reg_full>.
    Found 1-bit register for signal <reg_read_ack>.
    Found 1-bit register for signal <reg_status_rdce>.
    Found 10-bit register for signal <reg_vacancy>.
    Found 1-bit register for signal <sw_reset_error>.
    Found 1-bit register for signal <wr_access_error>.
    Found 1-bit register for signal <write_ack_i>.
    Found 32-bit register for signal <write_data_reg>.
    Found 1-bit register for signal <write_req_d1>.
    Found 1-bit register for signal <write_req_trig_dly1>.
    Summary:
	inferred  56 D-type flip-flop(s).
Unit <ipif_control_wr_dre> synthesized.


Synthesizing Unit <inferred_lut4>.
    Related source file is "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd".
    Found 16x1-bit ROM for signal <O$rom0000> created at line 141.
    Summary:
	inferred   1 ROM(s).
Unit <inferred_lut4> synthesized.


Synthesizing Unit <lcd_controller>.
    Related source file is "C:/Users/VUser/Desktop/ProyectoFinalSE/pcores/pantallalcd_v1_00_a/hdl/vhdl/lcd_controller.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 11                                             |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | power_up                                       |
    | Power Up State     | power_up                                       |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <lcd_data>.
    Found 1-bit register for signal <e>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <rs>.
    Found 1-bit register for signal <rw>.
    Found 32-bit register for signal <clk_count>.
    Found 32-bit comparator less for signal <e$cmp_lt0000> created at line 166.
    Found 32-bit comparator less for signal <e$cmp_lt0001> created at line 167.
    Found 32-bit adder for signal <state$add0000> created at line 91.
    Found 32-bit comparator less for signal <state$cmp_lt0000> created at line 77.
    Found 32-bit comparator less for signal <state$cmp_lt0001> created at line 92.
    Found 32-bit comparator less for signal <state$cmp_lt0002> created at line 98.
    Found 32-bit comparator less for signal <state$cmp_lt0003> created at line 102.
    Found 32-bit comparator less for signal <state$cmp_lt0004> created at line 113.
    Found 32-bit comparator less for signal <state$cmp_lt0005> created at line 117.
    Found 32-bit comparator less for signal <state$cmp_lt0006> created at line 121.
    Found 32-bit comparator less for signal <state$cmp_lt0007> created at line 125.
    Found 32-bit comparator less for signal <state$cmp_lt0008> created at line 132.
    Found 32-bit comparator less for signal <state$cmp_lt0009> created at line 164.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  44 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  12 Comparator(s).
Unit <lcd_controller> synthesized.


Synthesizing Unit <bannerDesp>.
    Related source file is "C:/Users/VUser/Desktop/ProyectoFinalSE/pcores/pantallalcd_v1_00_a/hdl/vhdl/bannerDesp.vhd".
    Found 56x5-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 56x5-bit dual-port RAM <Mram_RAM_ren> for signal <RAM>.
    Found 56x5-bit dual-port RAM <Mram_RAM_ren_1> for signal <RAM>.
    Found 56x5-bit dual-port RAM <Mram_RAM_ren_2> for signal <RAM>.
    Found 56x5-bit dual-port RAM <Mram_RAM_ren_3> for signal <RAM>.
    Found 56x5-bit dual-port RAM <Mram_RAM_ren_4> for signal <RAM>.
    Found 56x5-bit dual-port RAM <Mram_RAM_ren_5> for signal <RAM>.
    Found 56x5-bit dual-port RAM <Mram_RAM_ren_6> for signal <RAM>.
    Found 1-bit register for signal <col_clk>.
    Found 1-bit register for signal <row_clk>.
    Found 1-bit register for signal <col_serial_out>.
    Found 1-bit 40-to-1 multiplexer for signal <row_serial_out>.
    Found 1-bit register for signal <ce_row_clk>.
    Found 4-bit up counter for signal <count>.
    Found 27-bit up counter for signal <count2>.
    Found 6-bit up counter for signal <desplazamiento>.
    Found 1-bit register for signal <fin_per>.
    Found 13-bit comparator less for signal <fin_per$cmp_lt0000> created at line 167.
    Found 1-bit register for signal <fin_pixel_cont>.
    Found 6-bit comparator less for signal <fin_pixel_cont$cmp_lt0000> created at line 185.
    Found 40-bit register for signal <miregistro>.
    Found 6-bit adder for signal <miregistro$sub0000> created at line 279.
    Found 6-bit register for signal <pixel_count>.
    Found 6-bit adder for signal <pixel_count$addsub0000> created at line 186.
    Found 6-bit adder for signal <RAM$add0000> created at line 255.
    Found 6-bit adder for signal <RAM$add0001> created at line 256.
    Found 6-bit adder for signal <RAM$add0002> created at line 257.
    Found 6-bit adder for signal <RAM$add0003> created at line 258.
    Found 6-bit adder for signal <RAM$add0004> created at line 259.
    Found 6-bit adder for signal <RAM$add0005> created at line 260.
    Found 6-bit adder for signal <RAM$add0006> created at line 261.
    Found 1-bit register for signal <reloj12>.
    Found 3-bit up counter for signal <row_number>.
    Found 13-bit up counter for signal <t_persistencia>.
    Summary:
	inferred   8 RAM(s).
	inferred   5 Counter(s).
	inferred  53 D-type flip-flop(s).
	inferred   9 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <bannerDesp> synthesized.


Synthesizing Unit <user_logic>.
    Related source file is "C:/Users/VUser/Desktop/ProyectoFinalSE/pcores/pantallalcd_v1_00_a/hdl/vhdl/user_logic.vhd".
WARNING:Xst:647 - Input <cntl_mux> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RdCE<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WFIFO2IP_AlmostEmpty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrCE<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WFIFO2IP_Data<1:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WFIFO2IP_Data<8:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WFIFO2IP_Data<16:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lcd_enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <IP2WFIFO_RdReq>.
    Found 1-bit register for signal <currentStateLectura<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <user_logic> synthesized.


Synthesizing Unit <or_gate128>.
    Related source file is "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate128> synthesized.


Synthesizing Unit <pf_dpram_select>.
    Related source file is "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd".
WARNING:Xst:646 - Signal <port_b_data_out<35:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <port_b_data_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <port_a_data_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <pf_dpram_select> synthesized.


Synthesizing Unit <pf_dly1_mux>.
    Related source file is "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v5_01_a/hdl/vhdl/pf_dly1_mux.vhd".
WARNING:Xst:1780 - Signal <count_Result_Reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pf_dly1_mux> synthesized.


Synthesizing Unit <pf_counter_bit>.
    Related source file is "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd".
Unit <pf_counter_bit> synthesized.


Synthesizing Unit <plb_address_decoder>.
    Related source file is "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd".
WARNING:Xst:647 - Input <Bus_RNW_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_In_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_Valid_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <cs_s_h_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h1<0:1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h0<0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h0<2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h<1:2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cs_ce_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_out_s_h<2:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_match_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <addr_out_s_h>.
    Found 3-bit register for signal <cs_out_i>.
    Found 1-bit register for signal <cs_out_s_h<0>>.
    Found 1-bit register for signal <cs_out_s_h0<1>>.
    Found 1-bit register for signal <cs_out_s_h1<2>>.
    Found 1-bit register for signal <decode_hit_reg>.
    Found 6-bit register for signal <rdce_out_i>.
    Found 1-bit register for signal <rnw_s_h>.
    Found 6-bit register for signal <wrce_out_i>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <plb_address_decoder> synthesized.


Synthesizing Unit <pf_occ_counter>.
    Related source file is "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd".
WARNING:Xst:646 - Signal <alu_cy<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <carry_out_select_di>.
    Found 1-bit xor2 for signal <carry_start>.
Unit <pf_occ_counter> synthesized.


Synthesizing Unit <pf_counter>.
    Related source file is "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd".
    Found 1-bit xor2 for signal <carry_active_high>.
Unit <pf_counter> synthesized.


Synthesizing Unit <plb_slave_attachment>.
    Related source file is "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd".
WARNING:Xst:647 - Input <PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <valid_plb_type> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <valid_plb_size> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <start_data_phase> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrdack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wait_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rddack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rdcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_data_ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <set_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_ce_ld_enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_rd_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <sl_rdcomp_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_rddack_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_addrack_i> equivalent to <set_sl_busy> has been removed
    Register <sl_wrdack_i> equivalent to <sl_wrcomp_i> has been removed
    Register <wr_clear_sl_busy> equivalent to <sl_wrcomp_i> has been removed
    Found 1-bit register for signal <addr_cntl_cs<0>>.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 32-bit register for signal <bus2ip_addr_i>.
    Found 4-bit register for signal <bus2ip_be_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 1-bit register for signal <master_id<31>>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 4-bit register for signal <plb_be_reg>.
    Found 1-bit register for signal <plb_masterid_reg<0>>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 32-bit register for signal <plb_wrdbus_reg>.
    Found 1-bit register for signal <rd_clear_sl_busy>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sl_busy>.
    Found 2-bit register for signal <sl_mbusy_i>.
    Found 2-bit register for signal <sl_mrderr_i>.
    Found 2-bit register for signal <sl_mwrerr_i>.
    Found 32-bit register for signal <sl_rddbus_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Summary:
	inferred 161 D-type flip-flop(s).
Unit <plb_slave_attachment> synthesized.


Synthesizing Unit <pf_occ_counter_top>.
    Related source file is "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd".
WARNING:Xst:646 - Signal <sig_going_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_carry_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <sig_cnt_enable>.
Unit <pf_occ_counter_top> synthesized.


Synthesizing Unit <pf_counter_top>.
    Related source file is "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd".
WARNING:Xst:646 - Signal <sig_carry_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <sig_cnt_enable>.
Unit <pf_counter_top> synthesized.


Synthesizing Unit <plbv46_slave_single>.
    Related source file is "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd".
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <plbv46_slave_single> synthesized.


Synthesizing Unit <wrpfifo_dp_cntl>.
    Related source file is "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v5_01_a/hdl/vhdl/wrpfifo_dp_cntl.vhd".
WARNING:Xst:647 - Input <Burst_wr_xfer> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Release> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Restore> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Mark> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rdreq_dly1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <int_almost_empty_dly1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <base_occupancy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <back_to_back_rd>.
    Found 1-bit register for signal <bkup_recover>.
    Found 1-bit register for signal <int_empty_dly1>.
    Found 1-bit register for signal <int_full_dly1>.
    Found 1-bit register for signal <int_full_dly2>.
    Found 1-bit register for signal <int_rdack>.
    Found 1-bit register for signal <rdack_dly1>.
    Found 1-bit register for signal <valid_read>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <wrpfifo_dp_cntl> synthesized.


Synthesizing Unit <wrpfifo_top>.
    Related source file is "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v5_01_a/hdl/vhdl/wrpfifo_top.vhd".
Unit <wrpfifo_top> synthesized.


Synthesizing Unit <pantallalcd>.
    Related source file is "C:/Users/VUser/Desktop/ProyectoFinalSE/pcores/pantallalcd_v1_00_a/hdl/vhdl/pantallalcd.vhd".
WARNING:Xst:646 - Signal <ipif_Bus2IP_RNW> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_Bus2IP_Addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <pantallalcd> synthesized.


Synthesizing Unit <system_pantallalcd_0_wrapper>.
    Related source file is "C:/Users/VUser/Desktop/ProyectoFinalSE/hdl/system_pantallalcd_0_wrapper.vhd".
Unit <system_pantallalcd_0_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 56x5-bit dual-port RAM                                : 8
# ROMs                                                 : 28
 16x1-bit ROM                                          : 28
# Adders/Subtractors                                   : 10
 32-bit adder                                          : 1
 6-bit adder                                           : 9
# Counters                                             : 5
 13-bit up counter                                     : 1
 27-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 130
 1-bit register                                        : 113
 10-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 5
 4-bit register                                        : 4
 6-bit register                                        : 1
 8-bit register                                        : 5
# Comparators                                          : 14
 13-bit comparator less                                : 1
 32-bit comparator less                                : 12
 6-bit comparator less                                 : 1
# Multiplexers                                         : 1
 1-bit 40-to-1 multiplexer                             : 1
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <pantallalcd_0/USER_LOGIC_I/lcd_controller_i/state/FSM> on signal <state[1:2]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 power_up   | 00
 initialize | 01
 ready      | 11
 send       | 10
------------------------

Synthesizing (advanced) Unit <bannerDesp>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 56-word x 5-bit                     |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <load>          | high     |
    |     addrA          | connected to signal <columna>       |          |
    |     diA            | connected to signal <dato>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 56-word x 5-bit                     |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 56-word x 5-bit                     |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <load>          | high     |
    |     addrA          | connected to signal <columna>       |          |
    |     diA            | connected to signal <dato>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 56-word x 5-bit                     |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM_ren_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 56-word x 5-bit                     |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <load>          | high     |
    |     addrA          | connected to signal <columna>       |          |
    |     diA            | connected to signal <dato>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 56-word x 5-bit                     |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM_ren_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 56-word x 5-bit                     |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <load>          | high     |
    |     addrA          | connected to signal <columna>       |          |
    |     diA            | connected to signal <dato>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 56-word x 5-bit                     |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM_ren_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 56-word x 5-bit                     |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <load>          | high     |
    |     addrA          | connected to signal <columna>       |          |
    |     diA            | connected to signal <dato>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 56-word x 5-bit                     |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM_ren_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 56-word x 5-bit                     |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <load>          | high     |
    |     addrA          | connected to signal <columna>       |          |
    |     diA            | connected to signal <dato>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 56-word x 5-bit                     |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM_ren_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 56-word x 5-bit                     |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <load>          | high     |
    |     addrA          | connected to signal <columna>       |          |
    |     diA            | connected to signal <dato>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 56-word x 5-bit                     |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM_ren_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 56-word x 5-bit                     |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <load>          | high     |
    |     addrA          | connected to signal <columna>       |          |
    |     diA            | connected to signal <dato>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 56-word x 5-bit                     |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <bannerDesp> synthesized (advanced).
WARNING:Xst:2677 - Node <addr_out_s_h_3> of sequential type is unconnected in block <plb_address_decoder>.
WARNING:Xst:2677 - Node <addr_out_s_h_2> of sequential type is unconnected in block <plb_address_decoder>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 8
 56x5-bit dual-port distributed RAM                    : 8
# ROMs                                                 : 28
 16x1-bit ROM                                          : 28
# Adders/Subtractors                                   : 10
 32-bit adder                                          : 1
 6-bit adder                                           : 9
# Counters                                             : 5
 13-bit up counter                                     : 1
 27-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 388
 Flip-Flops                                            : 388
# Comparators                                          : 14
 13-bit comparator less                                : 1
 32-bit comparator less                                : 12
 6-bit comparator less                                 : 1
# Multiplexers                                         : 1
 1-bit 40-to-1 multiplexer                             : 1
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <addr_cntl_cs_0> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <addr_cycle_flush> 
INFO:Xst:1901 - Instance WRPFIFO_TOP_I/USE_BLOCK_RAM.GEN_BRAM_NOT_V6_S6.I_DP_CORE/Using_RAMB16_S36_S36.BRAM_LOOP[1].I_DPB16_512x32 in unit WRPFIFO_TOP_I/USE_BLOCK_RAM.GEN_BRAM_NOT_V6_S6.I_DP_CORE/Using_RAMB16_S36_S36.BRAM_LOOP[1].I_DPB16_512x32 of type RAMB16_S36_S36 has been replaced by RAMB16

Optimizing unit <system_pantallalcd_0_wrapper> ...

Optimizing unit <ipif_control_wr_dre> ...

Optimizing unit <lcd_controller> ...

Optimizing unit <bannerDesp> ...

Optimizing unit <pf_dly1_mux> ...

Optimizing unit <user_logic> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <pf_occ_counter> ...

Optimizing unit <pf_counter> ...

Optimizing unit <plb_slave_attachment> ...

Optimizing unit <pf_occ_counter_top> ...

Optimizing unit <wrpfifo_dp_cntl> ...

Optimizing unit <pantallalcd> ...
WARNING:Xst:1710 - FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_12> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_11> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_10> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_9> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_8> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_7> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_4> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_3> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/WRPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_vacancy_9> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/WRPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_vacancy_8> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/WRPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_vacancy_7> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/WRPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_vacancy_6> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/WRPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_vacancy_5> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/WRPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_vacancy_4> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/WRPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_vacancy_3> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/WRPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_vacancy_2> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/WRPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_vacancy_1> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/WRPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_vacancy_0> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_23> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_22> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_21> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_20> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_19> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_18> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_17> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_16> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_15> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_14> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_13> (without init value) has a constant value of 0 in block <system_pantallalcd_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_31> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_30> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_31> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_30> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_27> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_26> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_25> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_24> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_23> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_22> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_21> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_20> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_19> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_18> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_17> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_16> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_15> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_14> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_13> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_12> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_11> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_10> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_9> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_8> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_7> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_6> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_5> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_4> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_3> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_2> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_1> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_0> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_4> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.
WARNING:Xst:2677 - Node <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> of sequential type is unconnected in block <system_pantallalcd_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_6> in Unit <system_pantallalcd_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_5> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 359
 Flip-Flops                                            : 359

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system_pantallalcd_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 213

Cell Usage :
# BELS                             : 1128
#      GND                         : 2
#      INV                         : 46
#      LUT1                        : 80
#      LUT2                        : 144
#      LUT2_D                      : 1
#      LUT3                        : 236
#      LUT3_D                      : 4
#      LUT3_L                      : 4
#      LUT4                        : 166
#      LUT4_D                      : 9
#      LUT4_L                      : 4
#      MUXCY                       : 266
#      MUXF5                       : 57
#      MUXF6                       : 5
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 1
#      XORCY                       : 100
# FlipFlops/Latches                : 359
#      FD                          : 37
#      FDC                         : 46
#      FDCE                        : 56
#      FDE                         : 1
#      FDP                         : 3
#      FDR                         : 101
#      FDRE                        : 100
#      FDRS                        : 3
#      FDRSE                       : 2
#      FDS                         : 9
#      FDSE                        : 1
# RAMS                             : 161
#      RAM16X1D                    : 160
#      RAMB16                      : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                      483  out of   7680     6%  
 Number of Slice Flip Flops:            359  out of  15360     2%  
 Number of 4 input LUTs:               1014  out of  15360     6%  
    Number used as logic:               694
    Number used as RAMs:                320
 Number of IOs:                         213
 Number of bonded IOBs:                   0  out of    173     0%  
 Number of BRAMs:                         1  out of     24     4%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------+--------------------------------------------------------------------------+-------+
Clock Signal                                | Clock buffer(FF name)                                                    | Load  |
--------------------------------------------+--------------------------------------------------------------------------+-------+
SPLB_Clk                                    | NONE(pantallalcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/int_rdack)| 453   |
pantallalcd_0/USER_LOGIC_I/mybanner/reloj121| BUFG                                                                     | 67    |
--------------------------------------------+--------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
SPLB_Rst                           | NONE                   | 105   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.910ns (Maximum Frequency: 83.963MHz)
   Minimum input arrival time before clock: 2.621ns
   Maximum output required time after clock: 7.808ns
   Maximum combinational path delay: 0.649ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB_Clk'
  Clock period: 11.910ns (frequency: 83.963MHz)
  Total number of paths / destination ports: 195013 / 619
-------------------------------------------------------------------------
Delay:               11.910ns (Levels of Logic = 35)
  Source:            pantallalcd_0/USER_LOGIC_I/lcd_controller_i/clk_count_2 (FF)
  Destination:       pantallalcd_0/USER_LOGIC_I/lcd_controller_i/clk_count_31 (FF)
  Source Clock:      SPLB_Clk rising
  Destination Clock: SPLB_Clk rising

  Data Path: pantallalcd_0/USER_LOGIC_I/lcd_controller_i/clk_count_2 to pantallalcd_0/USER_LOGIC_I/lcd_controller_i/clk_count_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.626   1.040  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/clk_count_2 (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/clk_count_2)
     LUT1:I0->O            1   0.479   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<2>_rt (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<2>_rt)
     MUXCY:S->O            1   0.435   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<2> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<3> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<4> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<5> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<6> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<7> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<8> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<9> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<10> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<11> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<12> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<13> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<14> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<15> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<16> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<17> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<18> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<19> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<20> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<21> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<22> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<23> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<23>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<24> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<24>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<25> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<25>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<26> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<26>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<27> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<27>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<28> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<28>)
     XORCY:CI->O           9   0.786   1.250  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_xor<29> (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/state_add0000<29>)
     LUT2:I0->O            1   0.479   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Mcompar_state_cmp_lt0008_lut<9>4 (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Mcompar_state_cmp_lt0008_lut<9>4)
     MUXCY:S->O            1   0.435   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Mcompar_state_cmp_lt0008_cy<9>_3 (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Mcompar_state_cmp_lt0008_cy<9>4)
     MUXCY:CI->O           4   0.265   1.074  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Mcompar_state_cmp_lt0008_cy<10>_3 (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/Mcompar_state_cmp_lt0008_cy<10>4)
     LUT4_D:I0->O          2   0.479   0.804  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/clk_count_mux0009<0>114 (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/clk_count_mux0009<0>114)
     LUT4_D:I2->O         15   0.479   1.180  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/clk_count_mux0009<0>1 (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/N01)
     LUT2:I1->O            1   0.479   0.000  pantallalcd_0/USER_LOGIC_I/lcd_controller_i/clk_count_mux0009<22>1 (pantallalcd_0/USER_LOGIC_I/lcd_controller_i/clk_count_mux0009<22>)
     FD:D                      0.176          pantallalcd_0/USER_LOGIC_I/lcd_controller_i/clk_count_9
    ----------------------------------------
    Total                     11.910ns (6.561ns logic, 5.350ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pantallalcd_0/USER_LOGIC_I/mybanner/reloj121'
  Clock period: 6.957ns (frequency: 143.748MHz)
  Total number of paths / destination ports: 1975 / 116
-------------------------------------------------------------------------
Delay:               6.957ns (Levels of Logic = 23)
  Source:            pantallalcd_0/USER_LOGIC_I/mybanner/t_persistencia_0 (FF)
  Destination:       pantallalcd_0/USER_LOGIC_I/mybanner/t_persistencia_12 (FF)
  Source Clock:      pantallalcd_0/USER_LOGIC_I/mybanner/reloj121 rising
  Destination Clock: pantallalcd_0/USER_LOGIC_I/mybanner/reloj121 rising

  Data Path: pantallalcd_0/USER_LOGIC_I/mybanner/t_persistencia_0 to pantallalcd_0/USER_LOGIC_I/mybanner/t_persistencia_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   1.040  pantallalcd_0/USER_LOGIC_I/mybanner/t_persistencia_0 (pantallalcd_0/USER_LOGIC_I/mybanner/t_persistencia_0)
     LUT2:I0->O            1   0.479   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_lut<0> (pantallalcd_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<0> (pantallalcd_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<1> (pantallalcd_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<2> (pantallalcd_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<3> (pantallalcd_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<4> (pantallalcd_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<5> (pantallalcd_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<6> (pantallalcd_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<6>)
     MUXCY:CI->O          15   0.246   1.010  pantallalcd_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<7> (pantallalcd_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<7>)
     INV:I->O              1   0.479   0.681  pantallalcd_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<7>_inv_INV_0 (pantallalcd_0/USER_LOGIC_I/mybanner/fin_per_mux0001_inv)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<0> (pantallalcd_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<1> (pantallalcd_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<2> (pantallalcd_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<3> (pantallalcd_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<4> (pantallalcd_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<5> (pantallalcd_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<6> (pantallalcd_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<7> (pantallalcd_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<8> (pantallalcd_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<9> (pantallalcd_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<10> (pantallalcd_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<10>)
     MUXCY:CI->O           0   0.056   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<11> (pantallalcd_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<11>)
     XORCY:CI->O           1   0.786   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_xor<12> (pantallalcd_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia12)
     FDC:D                     0.176          pantallalcd_0/USER_LOGIC_I/mybanner/t_persistencia_12
    ----------------------------------------
    Total                      6.957ns (4.226ns logic, 2.731ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 232 / 232
-------------------------------------------------------------------------
Offset:              2.621ns (Levels of Logic = 1)
  Source:            SPLB_Rst (PAD)
  Destination:       pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0 (FF)
  Destination Clock: SPLB_Clk rising

  Data Path: SPLB_Rst to pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            9   0.479   0.955  pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0_or00001 (pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h1_2_or0000)
     FDRE:R                    0.892          pantallalcd_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h
    ----------------------------------------
    Total                      2.621ns (1.666ns logic, 0.955ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 80 / 27
-------------------------------------------------------------------------
Offset:              7.808ns (Levels of Logic = 7)
  Source:            pantallalcd_0/USER_LOGIC_I/mybanner/desplazamiento_3 (FF)
  Destination:       lcd_data_ba_rso_rc_rst2<0> (PAD)
  Source Clock:      SPLB_Clk rising

  Data Path: pantallalcd_0/USER_LOGIC_I/mybanner/desplazamiento_3 to lcd_data_ba_rso_rc_rst2<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            25   0.626   1.711  pantallalcd_0/USER_LOGIC_I/mybanner/desplazamiento_3 (pantallalcd_0/USER_LOGIC_I/mybanner/desplazamiento_3)
     LUT2:I1->O            8   0.479   0.921  pantallalcd_0/USER_LOGIC_I/mybanner/Madd_miregistro_sub0000_xor<4>11 (pantallalcd_0/USER_LOGIC_I/mybanner/miregistro_sub0000<4>)
     MUXF5:S->O            1   0.540   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_8_f5 (pantallalcd_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_8_f5)
     MUXF6:I1->O           1   0.298   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_7_f6 (pantallalcd_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_7_f6)
     MUXF7:I1->O           1   0.298   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_6_f7 (pantallalcd_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_6_f7)
     MUXF8:I1->O           1   0.298   0.976  pantallalcd_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_5_f8 (pantallalcd_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_5_f8)
     LUT4:I0->O            1   0.479   0.704  pantallalcd_0/USER_LOGIC_I/lcd_data_ba_rso_rc_rst2_0_mux000090_SW0 (N82)
     LUT4:I3->O            0   0.479   0.000  pantallalcd_0/USER_LOGIC_I/lcd_data_ba_rso_rc_rst2_0_mux000090 (lcd_data_ba_rso_rc_rst2<0>)
    ----------------------------------------
    Total                      7.808ns (3.497ns logic, 4.311ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pantallalcd_0/USER_LOGIC_I/mybanner/reloj121'
  Total number of paths / destination ports: 42 / 3
-------------------------------------------------------------------------
Offset:              5.866ns (Levels of Logic = 7)
  Source:            pantallalcd_0/USER_LOGIC_I/mybanner/miregistro_0 (FF)
  Destination:       lcd_data_ba_rso_rc_rst2<0> (PAD)
  Source Clock:      pantallalcd_0/USER_LOGIC_I/mybanner/reloj121 rising

  Data Path: pantallalcd_0/USER_LOGIC_I/mybanner/miregistro_0 to lcd_data_ba_rso_rc_rst2<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.626   0.915  pantallalcd_0/USER_LOGIC_I/mybanner/miregistro_0 (pantallalcd_0/USER_LOGIC_I/mybanner/miregistro_0)
     LUT3:I1->O            1   0.479   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_13 (pantallalcd_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_13)
     MUXF5:I0->O           1   0.314   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_11_f5 (pantallalcd_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_11_f5)
     MUXF6:I0->O           1   0.298   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_9_f6 (pantallalcd_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_9_f6)
     MUXF7:I0->O           1   0.298   0.000  pantallalcd_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_7_f7 (pantallalcd_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_7_f7)
     MUXF8:I0->O           1   0.298   0.976  pantallalcd_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_5_f8 (pantallalcd_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_5_f8)
     LUT4:I0->O            1   0.479   0.704  pantallalcd_0/USER_LOGIC_I/lcd_data_ba_rso_rc_rst2_0_mux000090_SW0 (N82)
     LUT4:I3->O            0   0.479   0.000  pantallalcd_0/USER_LOGIC_I/lcd_data_ba_rso_rc_rst2_0_mux000090 (lcd_data_ba_rso_rc_rst2<0>)
    ----------------------------------------
    Total                      5.866ns (3.271ns logic, 2.595ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.649ns (Levels of Logic = 1)
  Source:            SPLB_Rst (PAD)
  Destination:       lcd_e_ba_ro (PAD)

  Data Path: SPLB_Rst to lcd_e_ba_ro
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I1->O            0   0.479   0.000  pantallalcd_0/USER_LOGIC_I/lcd_e_ba_ro1 (lcd_e_ba_ro)
    ----------------------------------------
    Total                      0.649ns (0.649ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.11 secs
 
--> 

Total memory usage is 553844 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  196 (   0 filtered)
Number of infos    :   13 (   0 filtered)

