
*** Running vivado
    with args -log ddr3_decay_test_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ddr3_decay_test_top.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue May 27 21:37:02 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source ddr3_decay_test_top.tcl -notrace
Command: link_design -top ddr3_decay_test_top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1525.875 ; gain = 0.000 ; free physical = 4228 ; free virtual = 9212
INFO: [Netlist 29-17] Analyzing 350 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_ila/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_ila/inst'
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u_ila/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u_ila/inst'
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:9]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:11]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:12]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:86]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:87]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:88]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:89]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:95]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:96]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:97]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:98]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:99]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:100]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:101]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:102]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:103]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:104]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:105]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:106]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:107]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:108]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:109]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:110]
CRITICAL WARNING: [Vivado 12-1449] IO Bank number '32' is not a valid IO Bank. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:115]
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc]
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'u_clk_wiz/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'u_clk_wiz/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1776.152 ; gain = 0.000 ; free physical = 4024 ; free virtual = 9009
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 159 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 140 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 

8 Infos, 0 Warnings, 24 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1776.152 ; gain = 334.684 ; free physical = 4024 ; free virtual = 9009
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1879.074 ; gain = 102.922 ; free physical = 3962 ; free virtual = 8948

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 280ab0f0c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2318.996 ; gain = 439.922 ; free physical = 3578 ; free virtual = 8560

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 4e1f155e41d6a517.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.488 ; gain = 0.000 ; free physical = 3143 ; free virtual = 8156
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.488 ; gain = 0.000 ; free physical = 3141 ; free virtual = 8154
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 285fa6a20

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2698.488 ; gain = 35.688 ; free physical = 3141 ; free virtual = 8154
Phase 1.1 Core Generation And Design Setup | Checksum: 285fa6a20

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2698.488 ; gain = 35.688 ; free physical = 3141 ; free virtual = 8154

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 285fa6a20

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2698.488 ; gain = 35.688 ; free physical = 3141 ; free virtual = 8154
Phase 1 Initialization | Checksum: 285fa6a20

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2698.488 ; gain = 35.688 ; free physical = 3141 ; free virtual = 8154

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 285fa6a20

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2698.488 ; gain = 35.688 ; free physical = 3141 ; free virtual = 8154

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 285fa6a20

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2698.488 ; gain = 35.688 ; free physical = 3139 ; free virtual = 8152
Phase 2 Timer Update And Timing Data Collection | Checksum: 285fa6a20

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2698.488 ; gain = 35.688 ; free physical = 3139 ; free virtual = 8152

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 16 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2685560dd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2698.488 ; gain = 35.688 ; free physical = 3139 ; free virtual = 8152
Retarget | Checksum: 2685560dd
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Retarget, 69 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 203d4db5b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2698.488 ; gain = 35.688 ; free physical = 3139 ; free virtual = 8152
Constant propagation | Checksum: 203d4db5b
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 114 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.488 ; gain = 0.000 ; free physical = 3139 ; free virtual = 8152
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.488 ; gain = 0.000 ; free physical = 3139 ; free virtual = 8152
Phase 5 Sweep | Checksum: 1ca417ab2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2698.488 ; gain = 35.688 ; free physical = 3139 ; free virtual = 8152
Sweep | Checksum: 1ca417ab2
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 38 cells
INFO: [Opt 31-1021] In phase Sweep, 1040 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1ca417ab2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2730.504 ; gain = 67.703 ; free physical = 3139 ; free virtual = 8152
BUFG optimization | Checksum: 1ca417ab2
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1ca417ab2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2730.504 ; gain = 67.703 ; free physical = 3139 ; free virtual = 8152
Shift Register Optimization | Checksum: 1ca417ab2
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1ca417ab2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2730.504 ; gain = 67.703 ; free physical = 3139 ; free virtual = 8152
Post Processing Netlist | Checksum: 1ca417ab2
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 114 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 20fd8529b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2730.504 ; gain = 67.703 ; free physical = 3137 ; free virtual = 8150

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.504 ; gain = 0.000 ; free physical = 3137 ; free virtual = 8150
Phase 9.2 Verifying Netlist Connectivity | Checksum: 20fd8529b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2730.504 ; gain = 67.703 ; free physical = 3137 ; free virtual = 8150
Phase 9 Finalization | Checksum: 20fd8529b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2730.504 ; gain = 67.703 ; free physical = 3137 ; free virtual = 8150
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              16  |                                             69  |
|  Constant propagation         |               0  |              16  |                                            114  |
|  Sweep                        |               0  |              38  |                                           1040  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            114  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 20fd8529b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2730.504 ; gain = 67.703 ; free physical = 3137 ; free virtual = 8150

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 66 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 102 newly gated: 0 Total Ports: 132
Ending PowerOpt Patch Enables Task | Checksum: 2e6f6b34b

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2940 ; free virtual = 7956
Ending Power Optimization Task | Checksum: 2e6f6b34b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3011.496 ; gain = 280.992 ; free physical = 2940 ; free virtual = 7956

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 2940a465d

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2915 ; free virtual = 7931
Ending Final Cleanup Task | Checksum: 2940a465d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2915 ; free virtual = 7931

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2915 ; free virtual = 7931
Ending Netlist Obfuscation Task | Checksum: 2940a465d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2915 ; free virtual = 7931
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 24 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 3011.496 ; gain = 1235.344 ; free physical = 2915 ; free virtual = 7931
INFO: [Vivado 12-24828] Executing command : report_drc -file ddr3_decay_test_top_drc_opted.rpt -pb ddr3_decay_test_top_drc_opted.pb -rpx ddr3_decay_test_top_drc_opted.rpx
Command: report_drc -file ddr3_decay_test_top_drc_opted.rpt -pb ddr3_decay_test_top_drc_opted.pb -rpx ddr3_decay_test_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2909 ; free virtual = 7926
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2909 ; free virtual = 7925
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2909 ; free virtual = 7925
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2909 ; free virtual = 7925
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2909 ; free virtual = 7925
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2909 ; free virtual = 7926
Write Physdb Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2909 ; free virtual = 7926
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2909 ; free virtual = 7930
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ba9c3dd8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2909 ; free virtual = 7930
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2909 ; free virtual = 7930

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 28f8c3d1c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2914 ; free virtual = 7936

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 320833873

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2928 ; free virtual = 7948

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 320833873

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2928 ; free virtual = 7948
Phase 1 Placer Initialization | Checksum: 320833873

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2928 ; free virtual = 7948

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 31d622862

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2932 ; free virtual = 7968

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 3358cf345

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2927 ; free virtual = 7965

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 3358cf345

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2927 ; free virtual = 7965

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2e1ffd15a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2920 ; free virtual = 7967

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 296128a8e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2883 ; free virtual = 7928

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 17 LUTNM shape to break, 242 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 11, two critical 6, total 17, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 125 nets or LUTs. Breaked 17 LUTs, combined 108 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 3 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][15]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 3 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2903 ; free virtual = 7925
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 6 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2903 ; free virtual = 7927
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2903 ; free virtual = 7927

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           17  |            108  |                   125  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            3  |              0  |                     3  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            8  |              0  |                     4  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           28  |            108  |                   132  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 261094e88

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2903 ; free virtual = 7927
Phase 2.5 Global Place Phase2 | Checksum: 1c5b85328

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2901 ; free virtual = 7925
Phase 2 Global Placement | Checksum: 1c5b85328

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2901 ; free virtual = 7925

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 212298288

Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2908 ; free virtual = 7932

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 281c356b5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:11 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2968 ; free virtual = 7982

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f1da82c3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:12 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2966 ; free virtual = 7981

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20f546232

Time (s): cpu = 00:00:39 ; elapsed = 00:00:12 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2966 ; free virtual = 7981

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c076b2d1

Time (s): cpu = 00:00:43 ; elapsed = 00:00:13 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2959 ; free virtual = 7974

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2211f4d12

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2958 ; free virtual = 7972

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 22fc2344b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2958 ; free virtual = 7972

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 22dc2176a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2958 ; free virtual = 7972

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 217f09b58

Time (s): cpu = 00:00:51 ; elapsed = 00:00:18 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2954 ; free virtual = 7969
Phase 3 Detail Placement | Checksum: 217f09b58

Time (s): cpu = 00:00:51 ; elapsed = 00:00:18 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2954 ; free virtual = 7969

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e782c063

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.014 | TNS=-46.917 |
Phase 1 Physical Synthesis Initialization | Checksum: 21e8ce399

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2959 ; free virtual = 7973
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1dd9197b6

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2958 ; free virtual = 7972
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e782c063

Time (s): cpu = 00:00:56 ; elapsed = 00:00:19 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2958 ; free virtual = 7972

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.310. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d47a41c0

Time (s): cpu = 00:01:16 ; elapsed = 00:00:37 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 3005 ; free virtual = 7992

Time (s): cpu = 00:01:16 ; elapsed = 00:00:37 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 3005 ; free virtual = 7992
Phase 4.1 Post Commit Optimization | Checksum: 1d47a41c0

Time (s): cpu = 00:01:16 ; elapsed = 00:00:37 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 3005 ; free virtual = 7992

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d47a41c0

Time (s): cpu = 00:01:16 ; elapsed = 00:00:37 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 3005 ; free virtual = 7992

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d47a41c0

Time (s): cpu = 00:01:16 ; elapsed = 00:00:38 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 3004 ; free virtual = 7992
Phase 4.3 Placer Reporting | Checksum: 1d47a41c0

Time (s): cpu = 00:01:16 ; elapsed = 00:00:38 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 3004 ; free virtual = 7991

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 3004 ; free virtual = 7991

Time (s): cpu = 00:01:16 ; elapsed = 00:00:38 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 3004 ; free virtual = 7991
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22e9ff42d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:38 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 3004 ; free virtual = 7991
Ending Placer Task | Checksum: 1f6e899bf

Time (s): cpu = 00:01:16 ; elapsed = 00:00:38 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 3004 ; free virtual = 7991
97 Infos, 0 Warnings, 24 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:23 ; elapsed = 00:00:39 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 3011 ; free virtual = 7998
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file ddr3_decay_test_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2967 ; free virtual = 7954
INFO: [Vivado 12-24828] Executing command : report_utilization -file ddr3_decay_test_top_utilization_placed.rpt -pb ddr3_decay_test_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file ddr3_decay_test_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2926 ; free virtual = 7914
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2925 ; free virtual = 7914
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2925 ; free virtual = 7921
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2925 ; free virtual = 7921
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2925 ; free virtual = 7921
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2925 ; free virtual = 7921
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2925 ; free virtual = 7921
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2925 ; free virtual = 7921
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2958 ; free virtual = 7952
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.87s |  WALL: 0.91s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2958 ; free virtual = 7952

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.310 | TNS=-27.227 |
Phase 1 Physical Synthesis Initialization | Checksum: 21c55ce68

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2983 ; free virtual = 7977
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.310 | TNS=-27.227 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 21c55ce68

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2992 ; free virtual = 7985

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.310 | TNS=-27.227 |
INFO: [Physopt 32-663] Processed net uart_msg_idx_q[0].  Re-placed instance uart_msg_idx_q_reg[0]
INFO: [Physopt 32-735] Processed net uart_msg_idx_q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.168 | TNS=-27.858 |
INFO: [Physopt 32-702] Processed net uart_msg_idx_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz/inst/clk_phy_sys_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/uart_msg_idx_q[3]_i_3_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/uart_msg_idx_q[3]_i_3_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q[23]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.129 | TNS=-27.624 |
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q_reg[3]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ddr3_phy_inst/FSM_sequential_current_state_q_reg[3]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ddr3_phy_inst/uart_msg_idx_q[3]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_uart_tx/timer_q_reg[11]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.123 | TNS=-29.336 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.117 | TNS=-29.240 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.114 | TNS=-28.948 |
INFO: [Physopt 32-702] Processed net u_uart_tx/g0_b0__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ddr3_phy_inst/FSM_sequential_current_state_q_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_sequential_current_state_q_reg[1]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.103 | TNS=-28.212 |
INFO: [Physopt 32-663] Processed net u_uart_tx/uart_msg_idx_q[3]_i_6_n_0.  Re-placed instance u_uart_tx/uart_msg_idx_q[3]_i_6
INFO: [Physopt 32-735] Processed net u_uart_tx/uart_msg_idx_q[3]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.101 | TNS=-28.204 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q[23]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.088 | TNS=-27.090 |
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q_reg[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_uart_tx/FSM_sequential_current_state_q[4]_i_11_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_sequential_current_state_q[4]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.088 | TNS=-27.063 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/uart_msg_idx_q[3]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.085 | TNS=-27.045 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_sequential_current_state_q[4]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.082 | TNS=-26.877 |
INFO: [Physopt 32-710] Processed net u_uart_tx/E[0]. Critical path length was reduced through logic transformation on cell u_uart_tx/uart_msg_idx_q[3]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/uart_msg_idx_q[3]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.079 | TNS=-26.865 |
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[3]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_uart_tx/FSM_sequential_current_state_q_reg[0]_0.  Re-placed instance u_uart_tx/ila_next_state_inferred_i_17
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_sequential_current_state_q_reg[0]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.069 | TNS=-26.805 |
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_sequential_current_state_q[4]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[5] due to MARK_DEBUG attribute.
INFO: [Physopt 32-663] Processed net ila_timer[5].  Re-placed instance timer_q_reg[5]
INFO: [Physopt 32-735] Processed net ila_timer[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.054 | TNS=-26.902 |
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[3]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net u_uart_tx/timer_q_reg[17]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q_reg[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q_reg[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[21] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[21] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[21] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[21] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[21] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[21] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[21] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[21] due to MARK_DEBUG attribute.
INFO: [Physopt 32-702] Processed net ila_timer[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/tx_data_reg[1]_i_1_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/tx_data_reg[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[1]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.054 | TNS=-26.831 |
INFO: [Physopt 32-702] Processed net uart_msg_idx_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz/inst/clk_phy_sys_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q_reg[3]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[3]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[3]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q_reg[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q_reg[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ila_timer[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.054 | TNS=-26.831 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2999 ; free virtual = 7998
Phase 3 Critical Path Optimization | Checksum: 21c55ce68

Time (s): cpu = 00:00:40 ; elapsed = 00:00:09 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2999 ; free virtual = 7998

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.054 | TNS=-26.831 |
INFO: [Physopt 32-702] Processed net uart_msg_idx_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz/inst/clk_phy_sys_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_uart_tx/uart_msg_idx_q[3]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_uart_tx/uart_msg_idx_q[3]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.039 | TNS=-27.481 |
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q_reg[3]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[3]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[3]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net u_uart_tx/timer_q_reg[17]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q_reg[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q_reg[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[21] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[21] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[21] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[21] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[21] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[21] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[21] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[21] due to MARK_DEBUG attribute.
INFO: [Physopt 32-702] Processed net ila_timer[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uart_msg_idx_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz/inst/clk_phy_sys_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q_reg[3]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[3]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[3]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q_reg[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q_reg[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ila_timer[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.039 | TNS=-27.481 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2991 ; free virtual = 7994
Phase 4 Critical Path Optimization | Checksum: 21c55ce68

Time (s): cpu = 00:00:53 ; elapsed = 00:00:12 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2991 ; free virtual = 7994
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2991 ; free virtual = 7994
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.039 | TNS=-27.481 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.271  |         -0.254  |            5  |              0  |                    16  |           0  |           2  |  00:00:11  |
|  Total          |          0.271  |         -0.254  |            5  |              0  |                    16  |           0  |           3  |  00:00:11  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2991 ; free virtual = 7994
Ending Physical Synthesis Task | Checksum: 200306397

Time (s): cpu = 00:00:53 ; elapsed = 00:00:12 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2991 ; free virtual = 7994
INFO: [Common 17-83] Releasing license: Implementation
230 Infos, 0 Warnings, 24 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:12 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2991 ; free virtual = 7994
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2989 ; free virtual = 7993
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2975 ; free virtual = 7986
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2975 ; free virtual = 7986
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2975 ; free virtual = 7986
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2974 ; free virtual = 7985
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2974 ; free virtual = 7986
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2974 ; free virtual = 7986
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 54ec7ae4 ConstDB: 0 ShapeSum: 2ff2f016 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 5fbd787a | NumContArr: 8a14c7b1 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 26f243565

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2936 ; free virtual = 7940

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 26f243565

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2936 ; free virtual = 7940

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 26f243565

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2936 ; free virtual = 7940
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1a1f59e14

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2910 ; free virtual = 7914
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.954 | TNS=-22.935| WHS=-0.196 | THS=-108.894|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 12226ec3b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2911 ; free virtual = 7915
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.954 | TNS=-28.942| WHS=-0.079 | THS=-0.314 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 147b97197

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2911 ; free virtual = 7915

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00182791 %
  Global Horizontal Routing Utilization  = 0.000852515 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5386
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5386
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 197fa3d39

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2895 ; free virtual = 7899

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 197fa3d39

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 3011.496 ; gain = 0.000 ; free physical = 2895 ; free virtual = 7899

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2c6248472

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 3035.672 ; gain = 24.176 ; free physical = 2864 ; free virtual = 7859
Phase 4 Initial Routing | Checksum: 2c6248472

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 3035.672 ; gain = 24.176 ; free physical = 2864 ; free virtual = 7859

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 946
 Number of Nodes with overlaps = 423
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.889 | TNS=-124.249| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2e5c268e9

Time (s): cpu = 00:01:01 ; elapsed = 00:00:36 . Memory (MB): peak = 3051.672 ; gain = 40.176 ; free physical = 2847 ; free virtual = 7852

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 213
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.867 | TNS=-125.903| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2b13b1625

Time (s): cpu = 00:01:07 ; elapsed = 00:00:40 . Memory (MB): peak = 3051.672 ; gain = 40.176 ; free physical = 2894 ; free virtual = 7894

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.723 | TNS=-125.968| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 31eac72a7

Time (s): cpu = 00:01:11 ; elapsed = 00:00:42 . Memory (MB): peak = 3051.672 ; gain = 40.176 ; free physical = 2874 ; free virtual = 7890

Phase 5.4 Global Iteration 3
 Number of Nodes with overlaps = 226
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.662 | TNS=-122.279| WHS=N/A    | THS=N/A    |

Phase 5.4 Global Iteration 3 | Checksum: 1d3ea99c3

Time (s): cpu = 00:01:18 ; elapsed = 00:00:46 . Memory (MB): peak = 3051.672 ; gain = 40.176 ; free physical = 2877 ; free virtual = 7881

Phase 5.5 Global Iteration 4
 Number of Nodes with overlaps = 201
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.869 | TNS=-124.463| WHS=N/A    | THS=N/A    |

Phase 5.5 Global Iteration 4 | Checksum: 2d37cef83

Time (s): cpu = 00:01:23 ; elapsed = 00:00:49 . Memory (MB): peak = 3051.672 ; gain = 40.176 ; free physical = 2833 ; free virtual = 7836
Phase 5 Rip-up And Reroute | Checksum: 2d37cef83

Time (s): cpu = 00:01:23 ; elapsed = 00:00:49 . Memory (MB): peak = 3051.672 ; gain = 40.176 ; free physical = 2833 ; free virtual = 7836

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2ae6248df

Time (s): cpu = 00:01:24 ; elapsed = 00:00:50 . Memory (MB): peak = 3051.672 ; gain = 40.176 ; free physical = 2833 ; free virtual = 7836
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.568 | TNS=-115.178| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 21df089a8

Time (s): cpu = 00:02:17 ; elapsed = 00:00:57 . Memory (MB): peak = 3207.672 ; gain = 196.176 ; free physical = 2654 ; free virtual = 7665

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 21df089a8

Time (s): cpu = 00:02:17 ; elapsed = 00:00:57 . Memory (MB): peak = 3207.672 ; gain = 196.176 ; free physical = 2654 ; free virtual = 7665
Phase 6 Delay and Skew Optimization | Checksum: 21df089a8

Time (s): cpu = 00:02:17 ; elapsed = 00:00:57 . Memory (MB): peak = 3207.672 ; gain = 196.176 ; free physical = 2654 ; free virtual = 7665

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.538 | TNS=-81.616| WHS=0.030  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 17d9c569b

Time (s): cpu = 00:02:18 ; elapsed = 00:00:57 . Memory (MB): peak = 3207.672 ; gain = 196.176 ; free physical = 2654 ; free virtual = 7665
Phase 7 Post Hold Fix | Checksum: 17d9c569b

Time (s): cpu = 00:02:18 ; elapsed = 00:00:57 . Memory (MB): peak = 3207.672 ; gain = 196.176 ; free physical = 2654 ; free virtual = 7665

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.86352 %
  Global Horizontal Routing Utilization  = 1.9443 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 17d9c569b

Time (s): cpu = 00:02:18 ; elapsed = 00:00:58 . Memory (MB): peak = 3207.672 ; gain = 196.176 ; free physical = 2654 ; free virtual = 7665

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 17d9c569b

Time (s): cpu = 00:02:19 ; elapsed = 00:00:58 . Memory (MB): peak = 3207.672 ; gain = 196.176 ; free physical = 2654 ; free virtual = 7664

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1e6b26857

Time (s): cpu = 00:02:19 ; elapsed = 00:00:58 . Memory (MB): peak = 3207.672 ; gain = 196.176 ; free physical = 2657 ; free virtual = 7668

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1e6b26857

Time (s): cpu = 00:02:19 ; elapsed = 00:00:58 . Memory (MB): peak = 3207.672 ; gain = 196.176 ; free physical = 2657 ; free virtual = 7668

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.538 | TNS=-81.616| WHS=0.030  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 1e6b26857

Time (s): cpu = 00:02:19 ; elapsed = 00:00:58 . Memory (MB): peak = 3207.672 ; gain = 196.176 ; free physical = 2657 ; free virtual = 7668
Total Elapsed time in route_design: 57.93 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 20178117b

Time (s): cpu = 00:02:19 ; elapsed = 00:00:58 . Memory (MB): peak = 3207.672 ; gain = 196.176 ; free physical = 2657 ; free virtual = 7668
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 20178117b

Time (s): cpu = 00:02:20 ; elapsed = 00:00:58 . Memory (MB): peak = 3207.672 ; gain = 196.176 ; free physical = 2657 ; free virtual = 7668

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
249 Infos, 1 Warnings, 24 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:22 ; elapsed = 00:00:59 . Memory (MB): peak = 3207.672 ; gain = 196.176 ; free physical = 2657 ; free virtual = 7668
INFO: [Vivado 12-24828] Executing command : report_drc -file ddr3_decay_test_top_drc_routed.rpt -pb ddr3_decay_test_top_drc_routed.pb -rpx ddr3_decay_test_top_drc_routed.rpx
Command: report_drc -file ddr3_decay_test_top_drc_routed.rpt -pb ddr3_decay_test_top_drc_routed.pb -rpx ddr3_decay_test_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file ddr3_decay_test_top_methodology_drc_routed.rpt -pb ddr3_decay_test_top_methodology_drc_routed.pb -rpx ddr3_decay_test_top_methodology_drc_routed.rpx
Command: report_methodology -file ddr3_decay_test_top_methodology_drc_routed.rpt -pb ddr3_decay_test_top_methodology_drc_routed.pb -rpx ddr3_decay_test_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file ddr3_decay_test_top_timing_summary_routed.rpt -pb ddr3_decay_test_top_timing_summary_routed.pb -rpx ddr3_decay_test_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file ddr3_decay_test_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file ddr3_decay_test_top_route_status.rpt -pb ddr3_decay_test_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file ddr3_decay_test_top_bus_skew_routed.rpt -pb ddr3_decay_test_top_bus_skew_routed.pb -rpx ddr3_decay_test_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file ddr3_decay_test_top_power_routed.rpt -pb ddr3_decay_test_top_power_summary_routed.pb -rpx ddr3_decay_test_top_power_routed.rpx
Command: report_power -file ddr3_decay_test_top_power_routed.rpt -pb ddr3_decay_test_top_power_summary_routed.pb -rpx ddr3_decay_test_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
269 Infos, 2 Warnings, 25 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file ddr3_decay_test_top_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:41 ; elapsed = 00:00:11 . Memory (MB): peak = 3263.699 ; gain = 56.027 ; free physical = 2614 ; free virtual = 7648
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3263.699 ; gain = 0.000 ; free physical = 2614 ; free virtual = 7648
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3263.699 ; gain = 0.000 ; free physical = 2617 ; free virtual = 7659
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3263.699 ; gain = 0.000 ; free physical = 2617 ; free virtual = 7659
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3263.699 ; gain = 0.000 ; free physical = 2623 ; free virtual = 7657
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3263.699 ; gain = 0.000 ; free physical = 2621 ; free virtual = 7656
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3263.699 ; gain = 0.000 ; free physical = 2621 ; free virtual = 7656
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3263.699 ; gain = 0.000 ; free physical = 2621 ; free virtual = 7657
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_routed.dcp' has been generated.
Command: write_bitstream -force ddr3_decay_test_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 19056000 bits.
Writing bitstream ./ddr3_decay_test_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
281 Infos, 2 Warnings, 25 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:52 ; elapsed = 00:00:17 . Memory (MB): peak = 3416.633 ; gain = 152.934 ; free physical = 2455 ; free virtual = 7469
INFO: [Common 17-206] Exiting Vivado at Tue May 27 21:40:10 2025...
