#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x618d4b4a6e20 .scope module, "pwm_peripheral_tb" "pwm_peripheral_tb" 2 6;
 .timescale -9 -12;
P_0x618d4b4aff40 .param/l "BASE_ADDR" 1 2 10, C4<01000000000000000000000000000000>;
P_0x618d4b4aff80 .param/l "CLK_PERIOD" 1 2 9, +C4<00000000000000000000000000001010>;
v0x618d4b4d45d0_0 .var "add", 31 0;
v0x618d4b4d46e0_0 .var "clk", 0 0;
v0x618d4b4d47b0_0 .var "din", 31 0;
v0x618d4b4d48b0_0 .net "dout", 31 0, v0x618d4b4d2d60_0;  1 drivers
v0x618d4b4d4980_0 .var "mask", 3 0;
v0x618d4b4d4a70_0 .net "pwm_out", 0 0, v0x618d4b4d36c0_0;  1 drivers
v0x618d4b4d4b40_0 .var "rd", 0 0;
v0x618d4b4d4c10_0 .net "rd_busy", 0 0, v0x618d4b4d3900_0;  1 drivers
v0x618d4b4d4ce0_0 .var "rd_strobe", 0 0;
v0x618d4b4d4db0_0 .var "rst", 0 0;
v0x618d4b4d4e80_0 .var "wr", 0 0;
v0x618d4b4d4f50_0 .net "wr_busy", 0 0, v0x618d4b4d3f60_0;  1 drivers
v0x618d4b4d5020_0 .var "wr_strobe", 0 0;
S_0x618d4b488cd0 .scope task, "read_reg" "read_reg" 2 59, 2 59 0, S_0x618d4b4a6e20;
 .timescale -9 -12;
v0x618d4b464590_0 .var "address", 31 0;
E_0x618d4b46fc40 .event posedge, v0x618d4b4d2a00_0;
TD_pwm_peripheral_tb.read_reg ;
    %wait E_0x618d4b46fc40;
    %load/vec4 v0x618d4b464590_0;
    %store/vec4 v0x618d4b4d45d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x618d4b4d4b40_0, 0, 1;
    %wait E_0x618d4b46fc40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x618d4b4d4b40_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x618d4b4d4ce0_0, 0, 1;
    %wait E_0x618d4b46fc40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x618d4b4d4ce0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 70 "$display", "[%0t] READ: Addr=0x%h Data=0x%h", $time, v0x618d4b464590_0, v0x618d4b4d48b0_0 {0 0 0};
    %end;
S_0x618d4b4d0840 .scope module, "uut" "pwm_peripheral" 2 28, 3 10 0, S_0x618d4b4a6e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "add";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
    .port_info 5 /INPUT 1 "wr";
    .port_info 6 /INPUT 1 "rd";
    .port_info 7 /OUTPUT 1 "wr_busy";
    .port_info 8 /OUTPUT 1 "rd_busy";
    .port_info 9 /INPUT 1 "wr_strobe";
    .port_info 10 /INPUT 1 "rd_strobe";
    .port_info 11 /INPUT 4 "mask";
    .port_info 12 /OUTPUT 1 "pwm_out";
P_0x618d4b4d0a40 .param/l "BASE_ADDR" 0 3 27, C4<01000000000000000000000000000000>;
P_0x618d4b4d0a80 .param/l "IDLE" 1 3 52, C4<000>;
P_0x618d4b4d0ac0 .param/l "READ_HOLD" 1 3 56, C4<100>;
P_0x618d4b4d0b00 .param/l "READ_START" 1 3 55, C4<011>;
P_0x618d4b4d0b40 .param/l "REG_CTRL" 0 3 30, C4<00000000000000000000000000001000>;
P_0x618d4b4d0b80 .param/l "REG_DIV" 0 3 28, C4<00000000000000000000000000000000>;
P_0x618d4b4d0bc0 .param/l "REG_DUTY" 0 3 29, C4<00000000000000000000000000000100>;
P_0x618d4b4d0c00 .param/l "UPDATE_REG" 1 3 57, C4<101>;
P_0x618d4b4d0c40 .param/l "WRITE_HOLD" 1 3 54, C4<010>;
P_0x618d4b4d0c80 .param/l "WRITE_START" 1 3 53, C4<001>;
v0x618d4b49d500_0 .net *"_ivl_10", 0 0, L_0x618d4b4e53f0;  1 drivers
L_0x74d944d570f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x618d4b49d5a0_0 .net/2u *"_ivl_12", 31 0, L_0x74d944d570f0;  1 drivers
v0x618d4b4a1690_0 .net *"_ivl_14", 31 0, L_0x618d4b4e5560;  1 drivers
v0x618d4b4a58d0_0 .net *"_ivl_17", 31 0, L_0x618d4b4e56d0;  1 drivers
L_0x74d944d57138 .functor BUFT 1, C4<00000000000000000000000011001000>, C4<0>, C4<0>, C4<0>;
v0x618d4b461980_0 .net/2u *"_ivl_18", 31 0, L_0x74d944d57138;  1 drivers
L_0x74d944d57018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x618d4b461e00_0 .net/2u *"_ivl_2", 1 0, L_0x74d944d57018;  1 drivers
v0x618d4b4d1480_0 .net *"_ivl_20", 31 0, L_0x618d4b4e57f0;  1 drivers
v0x618d4b4d1560_0 .net *"_ivl_22", 31 0, L_0x618d4b4e5970;  1 drivers
v0x618d4b4d1640_0 .net *"_ivl_25", 31 0, L_0x618d4b4e5ab0;  1 drivers
L_0x74d944d57180 .functor BUFT 1, C4<00000000000000000000000001100100>, C4<0>, C4<0>, C4<0>;
v0x618d4b4d1720_0 .net/2u *"_ivl_26", 31 0, L_0x74d944d57180;  1 drivers
v0x618d4b4d1800_0 .net *"_ivl_28", 31 0, L_0x618d4b4e5ba0;  1 drivers
v0x618d4b4d18e0_0 .net *"_ivl_30", 31 0, L_0x618d4b4e5ce0;  1 drivers
v0x618d4b4d19c0_0 .net *"_ivl_32", 31 0, L_0x618d4b4e5e30;  1 drivers
L_0x74d944d571c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x618d4b4d1aa0_0 .net/2u *"_ivl_36", 1 0, L_0x74d944d571c8;  1 drivers
v0x618d4b4d1b80_0 .net *"_ivl_38", 0 0, L_0x618d4b4e6170;  1 drivers
v0x618d4b4d1c40_0 .net *"_ivl_4", 0 0, L_0x618d4b4d5250;  1 drivers
v0x618d4b4d1d00_0 .net *"_ivl_41", 31 0, L_0x618d4b4e6260;  1 drivers
L_0x74d944d57210 .functor BUFT 1, C4<00000000000000000000000001100100>, C4<0>, C4<0>, C4<0>;
v0x618d4b4d1de0_0 .net/2u *"_ivl_42", 31 0, L_0x74d944d57210;  1 drivers
v0x618d4b4d1ec0_0 .net *"_ivl_44", 31 0, L_0x618d4b4e6380;  1 drivers
L_0x74d944d57258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x618d4b4d1fa0_0 .net/2u *"_ivl_46", 1 0, L_0x74d944d57258;  1 drivers
v0x618d4b4d2080_0 .net *"_ivl_48", 0 0, L_0x618d4b4e64c0;  1 drivers
L_0x74d944d572a0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x618d4b4d2140_0 .net/2u *"_ivl_50", 31 0, L_0x74d944d572a0;  1 drivers
v0x618d4b4d2220_0 .net *"_ivl_52", 31 0, L_0x618d4b4e65f0;  1 drivers
v0x618d4b4d2300_0 .net *"_ivl_55", 31 0, L_0x618d4b4e6690;  1 drivers
L_0x74d944d572e8 .functor BUFT 1, C4<00000000000000000000000011001000>, C4<0>, C4<0>, C4<0>;
v0x618d4b4d23e0_0 .net/2u *"_ivl_56", 31 0, L_0x74d944d572e8;  1 drivers
v0x618d4b4d24c0_0 .net *"_ivl_58", 31 0, L_0x618d4b4e67d0;  1 drivers
L_0x74d944d57060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x618d4b4d25a0_0 .net/2u *"_ivl_6", 31 0, L_0x74d944d57060;  1 drivers
v0x618d4b4d2680_0 .net *"_ivl_60", 31 0, L_0x618d4b4e68c0;  1 drivers
v0x618d4b4d2760_0 .net *"_ivl_62", 31 0, L_0x618d4b4e6730;  1 drivers
L_0x74d944d570a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x618d4b4d2840_0 .net/2u *"_ivl_8", 1 0, L_0x74d944d570a8;  1 drivers
v0x618d4b4d2920_0 .net "add", 31 0, v0x618d4b4d45d0_0;  1 drivers
v0x618d4b4d2a00_0 .net "clk", 0 0, v0x618d4b4d46e0_0;  1 drivers
v0x618d4b4d2ac0_0 .net "din", 31 0, v0x618d4b4d47b0_0;  1 drivers
v0x618d4b4d2ba0_0 .var "div_counter", 31 0;
v0x618d4b4d2c80_0 .var "div_counter_shadow", 31 0;
v0x618d4b4d2d60_0 .var "dout", 31 0;
v0x618d4b4d2e40_0 .var "duty_cycle", 31 0;
v0x618d4b4d2f20_0 .var "duty_cycle_shadow", 31 0;
v0x618d4b4d3000_0 .net "falling_threshold", 31 0, L_0x618d4b4e6b50;  1 drivers
v0x618d4b4d30e0_0 .net "mask", 3 0, v0x618d4b4d4980_0;  1 drivers
v0x618d4b4d31c0_0 .var "next_state", 2 0;
v0x618d4b4d32a0_0 .var "pwm_align", 1 0;
v0x618d4b4d3380_0 .var "pwm_align_shadow", 1 0;
v0x618d4b4d3460_0 .var "pwm_counter", 31 0;
v0x618d4b4d3540_0 .var "pwm_enable", 0 0;
v0x618d4b4d3600_0 .var "pwm_enable_shadow", 0 0;
v0x618d4b4d36c0_0 .var "pwm_out", 0 0;
v0x618d4b4d3780_0 .net "pwm_tick", 0 0, L_0x618d4b4d50f0;  1 drivers
v0x618d4b4d3840_0 .net "rd", 0 0, v0x618d4b4d4b40_0;  1 drivers
v0x618d4b4d3900_0 .var "rd_busy", 0 0;
v0x618d4b4d39c0_0 .net "rd_strobe", 0 0, v0x618d4b4d4ce0_0;  1 drivers
v0x618d4b4d3a80_0 .net "rising_threshold", 31 0, L_0x618d4b4e5f70;  1 drivers
v0x618d4b4d3b60_0 .net "rst", 0 0, v0x618d4b4d4db0_0;  1 drivers
v0x618d4b4d3c20_0 .var "safe_duty_cycle", 31 0;
v0x618d4b4d3d00_0 .var "state", 2 0;
v0x618d4b4d3de0_0 .var "update_pending", 0 0;
v0x618d4b4d3ea0_0 .net "wr", 0 0, v0x618d4b4d4e80_0;  1 drivers
v0x618d4b4d3f60_0 .var "wr_busy", 0 0;
v0x618d4b4d4020_0 .net "wr_strobe", 0 0, v0x618d4b4d5020_0;  1 drivers
E_0x618d4b470150 .event posedge, v0x618d4b4d3b60_0, v0x618d4b4d2a00_0;
E_0x618d4b470660 .event negedge, v0x618d4b4d2a00_0;
E_0x618d4b45a1d0/0 .event anyedge, v0x618d4b4d3d00_0, v0x618d4b4d3ea0_0, v0x618d4b4d2920_0, v0x618d4b4d3840_0;
E_0x618d4b45a1d0/1 .event anyedge, v0x618d4b4d4020_0, v0x618d4b4d39c0_0;
E_0x618d4b45a1d0 .event/or E_0x618d4b45a1d0/0, E_0x618d4b45a1d0/1;
L_0x618d4b4d50f0 .cmp/eq 32, v0x618d4b4d3460_0, v0x618d4b4d2ba0_0;
L_0x618d4b4d5250 .cmp/eq 2, v0x618d4b4d32a0_0, L_0x74d944d57018;
L_0x618d4b4e53f0 .cmp/eq 2, v0x618d4b4d32a0_0, L_0x74d944d570a8;
L_0x618d4b4e5560 .arith/div 32, v0x618d4b4d2ba0_0, L_0x74d944d570f0;
L_0x618d4b4e56d0 .arith/mult 32, v0x618d4b4d2ba0_0, v0x618d4b4d3c20_0;
L_0x618d4b4e57f0 .arith/div 32, L_0x618d4b4e56d0, L_0x74d944d57138;
L_0x618d4b4e5970 .arith/sub 32, L_0x618d4b4e5560, L_0x618d4b4e57f0;
L_0x618d4b4e5ab0 .arith/mult 32, v0x618d4b4d2ba0_0, v0x618d4b4d3c20_0;
L_0x618d4b4e5ba0 .arith/div 32, L_0x618d4b4e5ab0, L_0x74d944d57180;
L_0x618d4b4e5ce0 .arith/sub 32, v0x618d4b4d2ba0_0, L_0x618d4b4e5ba0;
L_0x618d4b4e5e30 .functor MUXZ 32, L_0x618d4b4e5ce0, L_0x618d4b4e5970, L_0x618d4b4e53f0, C4<>;
L_0x618d4b4e5f70 .functor MUXZ 32, L_0x618d4b4e5e30, L_0x74d944d57060, L_0x618d4b4d5250, C4<>;
L_0x618d4b4e6170 .cmp/eq 2, v0x618d4b4d32a0_0, L_0x74d944d571c8;
L_0x618d4b4e6260 .arith/mult 32, v0x618d4b4d2ba0_0, v0x618d4b4d3c20_0;
L_0x618d4b4e6380 .arith/div 32, L_0x618d4b4e6260, L_0x74d944d57210;
L_0x618d4b4e64c0 .cmp/eq 2, v0x618d4b4d32a0_0, L_0x74d944d57258;
L_0x618d4b4e65f0 .arith/div 32, v0x618d4b4d2ba0_0, L_0x74d944d572a0;
L_0x618d4b4e6690 .arith/mult 32, v0x618d4b4d2ba0_0, v0x618d4b4d3c20_0;
L_0x618d4b4e67d0 .arith/div 32, L_0x618d4b4e6690, L_0x74d944d572e8;
L_0x618d4b4e68c0 .arith/sum 32, L_0x618d4b4e65f0, L_0x618d4b4e67d0;
L_0x618d4b4e6730 .functor MUXZ 32, v0x618d4b4d2ba0_0, L_0x618d4b4e68c0, L_0x618d4b4e64c0, C4<>;
L_0x618d4b4e6b50 .functor MUXZ 32, L_0x618d4b4e6730, L_0x618d4b4e6380, L_0x618d4b4e6170, C4<>;
S_0x618d4b4d4280 .scope task, "write_reg" "write_reg" 2 42, 2 42 0, S_0x618d4b4a6e20;
 .timescale -9 -12;
v0x618d4b4d4410_0 .var "address", 31 0;
v0x618d4b4d44f0_0 .var "data", 31 0;
TD_pwm_peripheral_tb.write_reg ;
    %wait E_0x618d4b46fc40;
    %load/vec4 v0x618d4b4d4410_0;
    %store/vec4 v0x618d4b4d45d0_0, 0, 32;
    %load/vec4 v0x618d4b4d44f0_0;
    %store/vec4 v0x618d4b4d47b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x618d4b4d4e80_0, 0, 1;
    %wait E_0x618d4b46fc40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x618d4b4d4e80_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x618d4b4d5020_0, 0, 1;
    %wait E_0x618d4b46fc40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x618d4b4d5020_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 54 "$display", "[%0t] WRITE: Addr=0x%h Data=0x%h", $time, v0x618d4b4d4410_0, v0x618d4b4d44f0_0 {0 0 0};
    %end;
    .scope S_0x618d4b4d0840;
T_2 ;
    %wait E_0x618d4b470150;
    %load/vec4 v0x618d4b4d3b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x618d4b4d3d00_0, 0;
    %pushi/vec4 100, 0, 32;
    %assign/vec4 v0x618d4b4d2ba0_0, 0;
    %pushi/vec4 50, 0, 32;
    %assign/vec4 v0x618d4b4d2e40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x618d4b4d32a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x618d4b4d3540_0, 0;
    %pushi/vec4 50, 0, 32;
    %assign/vec4 v0x618d4b4d3c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x618d4b4d3f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x618d4b4d3900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x618d4b4d2d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x618d4b4d3de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x618d4b4d36c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x618d4b4d31c0_0;
    %assign/vec4 v0x618d4b4d3d00_0, 0;
    %load/vec4 v0x618d4b4d3d00_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x618d4b4d2c80_0;
    %assign/vec4 v0x618d4b4d2ba0_0, 0;
    %load/vec4 v0x618d4b4d2f20_0;
    %assign/vec4 v0x618d4b4d2e40_0, 0;
    %load/vec4 v0x618d4b4d3380_0;
    %assign/vec4 v0x618d4b4d32a0_0, 0;
    %load/vec4 v0x618d4b4d3600_0;
    %assign/vec4 v0x618d4b4d3540_0, 0;
    %load/vec4 v0x618d4b4d2f20_0;
    %cmpi/u 100, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_2.4, 8;
    %pushi/vec4 100, 0, 32;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %load/vec4 v0x618d4b4d2f20_0;
    %cmpi/u 0, 0, 32;
    %flag_mov 9, 5;
    %jmp/0 T_2.6, 9;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_2.7, 9;
T_2.6 ; End of true expr.
    %load/vec4 v0x618d4b4d2f20_0;
    %jmp/0 T_2.7, 9;
 ; End of false expr.
    %blend;
T_2.7;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %assign/vec4 v0x618d4b4d3c20_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x618d4b4d0840;
T_3 ;
    %wait E_0x618d4b45a1d0;
    %load/vec4 v0x618d4b4d3d00_0;
    %store/vec4 v0x618d4b4d31c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x618d4b4d3f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x618d4b4d3900_0, 0, 1;
    %load/vec4 v0x618d4b4d3d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x618d4b4d3ea0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x618d4b4d2920_0;
    %cmpi/e 1073741824, 0, 32;
    %jmp/1 T_3.11, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x618d4b4d2920_0;
    %cmpi/e 1073741828, 0, 32;
    %flag_or 4, 9;
T_3.11;
    %flag_get/vec4 4;
    %jmp/1 T_3.10, 4;
    %load/vec4 v0x618d4b4d2920_0;
    %pushi/vec4 1073741832, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_3.10;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x618d4b4d31c0_0, 0, 3;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x618d4b4d3840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.14, 9;
    %load/vec4 v0x618d4b4d2920_0;
    %cmpi/e 1073741824, 0, 32;
    %jmp/1 T_3.16, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x618d4b4d2920_0;
    %cmpi/e 1073741828, 0, 32;
    %flag_or 4, 9;
T_3.16;
    %flag_get/vec4 4;
    %jmp/1 T_3.15, 4;
    %load/vec4 v0x618d4b4d2920_0;
    %pushi/vec4 1073741832, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_3.15;
    %and;
T_3.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x618d4b4d31c0_0, 0, 3;
T_3.12 ;
T_3.8 ;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x618d4b4d3f60_0, 0, 1;
    %load/vec4 v0x618d4b4d4020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.17, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x618d4b4d31c0_0, 0, 3;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x618d4b4d31c0_0, 0, 3;
T_3.18 ;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x618d4b4d3f60_0, 0, 1;
    %load/vec4 v0x618d4b4d4020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.19, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x618d4b4d31c0_0, 0, 3;
T_3.19 ;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x618d4b4d3900_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x618d4b4d31c0_0, 0, 3;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x618d4b4d3900_0, 0, 1;
    %load/vec4 v0x618d4b4d39c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.21, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x618d4b4d31c0_0, 0, 3;
T_3.21 ;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x618d4b4d31c0_0, 0, 3;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x618d4b4d0840;
T_4 ;
    %wait E_0x618d4b46fc40;
    %load/vec4 v0x618d4b4d3b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 100, 0, 32;
    %assign/vec4 v0x618d4b4d2c80_0, 0;
    %pushi/vec4 50, 0, 32;
    %assign/vec4 v0x618d4b4d2f20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x618d4b4d3380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x618d4b4d3600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x618d4b4d3de0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x618d4b4d3d00_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x618d4b4d2920_0;
    %dup/vec4;
    %pushi/vec4 1073741824, 0, 32;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1073741828, 0, 32;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 1073741832, 0, 32;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x618d4b4d2ac0_0;
    %assign/vec4 v0x618d4b4d2c80_0, 0;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x618d4b4d2ac0_0;
    %assign/vec4 v0x618d4b4d2f20_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x618d4b4d2ac0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x618d4b4d3380_0, 0;
    %load/vec4 v0x618d4b4d2ac0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x618d4b4d3600_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x618d4b4d3de0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x618d4b4d0840;
T_5 ;
    %wait E_0x618d4b470660;
    %load/vec4 v0x618d4b4d3d00_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x618d4b4d2920_0;
    %dup/vec4;
    %pushi/vec4 1073741824, 0, 32;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1073741828, 0, 32;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 1073741832, 0, 32;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 3735928559, 0, 32;
    %assign/vec4 v0x618d4b4d2d60_0, 0;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x618d4b4d2ba0_0;
    %assign/vec4 v0x618d4b4d2d60_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x618d4b4d2e40_0;
    %assign/vec4 v0x618d4b4d2d60_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x618d4b4d32a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x618d4b4d3540_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x618d4b4d2d60_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x618d4b4d0840;
T_6 ;
    %wait E_0x618d4b470150;
    %load/vec4 v0x618d4b4d3b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x618d4b4d36c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x618d4b4d3460_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x618d4b4d2ba0_0;
    %load/vec4 v0x618d4b4d3460_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_6.2, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x618d4b4d3460_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x618d4b4d3460_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x618d4b4d3460_0, 0;
T_6.3 ;
    %load/vec4 v0x618d4b4d3540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x618d4b4d3a80_0;
    %load/vec4 v0x618d4b4d3460_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.8, 5;
    %load/vec4 v0x618d4b4d3460_0;
    %load/vec4 v0x618d4b4d3000_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x618d4b4d36c0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x618d4b4d36c0_0, 0;
T_6.7 ;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x618d4b4d36c0_0, 0;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x618d4b4d0840;
T_7 ;
    %wait E_0x618d4b46fc40;
    %load/vec4 v0x618d4b4d3d00_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_7.0, 4;
    %vpi_call 3 210 "$display", "[%0t] WRITE: Addr=0x%h Data=0x%h", $time, v0x618d4b4d2920_0, v0x618d4b4d2ac0_0 {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x618d4b4d3d00_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_7.2, 4;
    %vpi_call 3 213 "$display", "[%0t] READ: Addr=0x%h Data=0x%h", $time, v0x618d4b4d2920_0, v0x618d4b4d2d60_0 {0 0 0};
T_7.2 ;
T_7.1 ;
    %load/vec4 v0x618d4b4d3780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x618d4b4d32a0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 19557, 0, 32; draw_string_vec4
    %pushi/vec4 26228, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %load/vec4 v0x618d4b4d32a0_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_7.8, 9;
    %pushi/vec4 1130720884, 0, 32; draw_string_vec4
    %pushi/vec4 25970, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_7.9, 9;
T_7.8 ; End of true expr.
    %pushi/vec4 5400935, 0, 32; draw_string_vec4
    %pushi/vec4 26740, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_7.9, 9;
 ; End of false expr.
    %blend;
T_7.9;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %vpi_call 3 217 "$display", "[%0t] PWM: Period | FreqDiv=%0d Duty=%0d%% Align=%s Out=%b", $time, v0x618d4b4d2ba0_0, v0x618d4b4d3c20_0, S<0,vec4,u48>, v0x618d4b4d36c0_0 {1 0 0};
T_7.4 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x618d4b4a6e20;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x618d4b4d46e0_0, 0, 1;
T_8.0 ;
    %delay 5000, 0;
    %load/vec4 v0x618d4b4d46e0_0;
    %inv;
    %store/vec4 v0x618d4b4d46e0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x618d4b4a6e20;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x618d4b4d4db0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x618d4b4d45d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x618d4b4d47b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x618d4b4d4e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x618d4b4d4b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x618d4b4d5020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x618d4b4d4ce0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x618d4b4d4980_0, 0, 4;
    %vpi_call 2 87 "$dumpfile", "pwm_wave.vcd" {0 0 0};
    %vpi_call 2 88 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x618d4b4a6e20 {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x618d4b4d4db0_0, 0, 1;
    %vpi_call 2 96 "$display", "\012=== PRUEBA 1: Comportamiento normal ===" {0 0 0};
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0x618d4b4d4410_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x618d4b4d44f0_0, 0, 32;
    %fork TD_pwm_peripheral_tb.write_reg, S_0x618d4b4d4280;
    %join;
    %vpi_call 2 102 "$display", "\012Caso 1.1: Alineaci\303\263n izquierda" {0 0 0};
    %pushi/vec4 1073741832, 0, 32;
    %store/vec4 v0x618d4b4d4410_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x618d4b4d44f0_0, 0, 32;
    %fork TD_pwm_peripheral_tb.write_reg, S_0x618d4b4d4280;
    %join;
    %pushi/vec4 1073741828, 0, 32;
    %store/vec4 v0x618d4b4d4410_0, 0, 32;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0x618d4b4d44f0_0, 0, 32;
    %fork TD_pwm_peripheral_tb.write_reg, S_0x618d4b4d4280;
    %join;
    %delay 5000000, 0;
    %pushi/vec4 1073741828, 0, 32;
    %store/vec4 v0x618d4b4d4410_0, 0, 32;
    %pushi/vec4 75, 0, 32;
    %store/vec4 v0x618d4b4d44f0_0, 0, 32;
    %fork TD_pwm_peripheral_tb.write_reg, S_0x618d4b4d4280;
    %join;
    %delay 5000000, 0;
    %vpi_call 2 111 "$display", "\012Caso 1.2: Alineaci\303\263n centrada" {0 0 0};
    %pushi/vec4 1073741832, 0, 32;
    %store/vec4 v0x618d4b4d4410_0, 0, 32;
    %pushi/vec4 2147483649, 0, 32;
    %store/vec4 v0x618d4b4d44f0_0, 0, 32;
    %fork TD_pwm_peripheral_tb.write_reg, S_0x618d4b4d4280;
    %join;
    %pushi/vec4 1073741828, 0, 32;
    %store/vec4 v0x618d4b4d4410_0, 0, 32;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x618d4b4d44f0_0, 0, 32;
    %fork TD_pwm_peripheral_tb.write_reg, S_0x618d4b4d4280;
    %join;
    %delay 5000000, 0;
    %pushi/vec4 1073741828, 0, 32;
    %store/vec4 v0x618d4b4d4410_0, 0, 32;
    %pushi/vec4 70, 0, 32;
    %store/vec4 v0x618d4b4d44f0_0, 0, 32;
    %fork TD_pwm_peripheral_tb.write_reg, S_0x618d4b4d4280;
    %join;
    %delay 5000000, 0;
    %vpi_call 2 120 "$display", "\012Caso 1.3: Alineaci\303\263n derecha" {0 0 0};
    %pushi/vec4 1073741832, 0, 32;
    %store/vec4 v0x618d4b4d4410_0, 0, 32;
    %pushi/vec4 2147483650, 0, 32;
    %store/vec4 v0x618d4b4d44f0_0, 0, 32;
    %fork TD_pwm_peripheral_tb.write_reg, S_0x618d4b4d4280;
    %join;
    %pushi/vec4 1073741828, 0, 32;
    %store/vec4 v0x618d4b4d4410_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x618d4b4d44f0_0, 0, 32;
    %fork TD_pwm_peripheral_tb.write_reg, S_0x618d4b4d4280;
    %join;
    %delay 5000000, 0;
    %pushi/vec4 1073741828, 0, 32;
    %store/vec4 v0x618d4b4d4410_0, 0, 32;
    %pushi/vec4 90, 0, 32;
    %store/vec4 v0x618d4b4d44f0_0, 0, 32;
    %fork TD_pwm_peripheral_tb.write_reg, S_0x618d4b4d4280;
    %join;
    %delay 5000000, 0;
    %vpi_call 2 131 "$display", "\012=== PRUEBA 2: Casos l\303\255mite ===" {0 0 0};
    %vpi_call 2 134 "$display", "\012Caso 2.1: Duty 0%% y 100%%" {0 0 0};
    %pushi/vec4 1073741828, 0, 32;
    %store/vec4 v0x618d4b4d4410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x618d4b4d44f0_0, 0, 32;
    %fork TD_pwm_peripheral_tb.write_reg, S_0x618d4b4d4280;
    %join;
    %delay 3000000, 0;
    %pushi/vec4 1073741828, 0, 32;
    %store/vec4 v0x618d4b4d4410_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x618d4b4d44f0_0, 0, 32;
    %fork TD_pwm_peripheral_tb.write_reg, S_0x618d4b4d4280;
    %join;
    %delay 3000000, 0;
    %vpi_call 2 141 "$display", "\012Caso 2.2: Duty 150%% (debe limitarse a 100%%)" {0 0 0};
    %pushi/vec4 1073741828, 0, 32;
    %store/vec4 v0x618d4b4d4410_0, 0, 32;
    %pushi/vec4 150, 0, 32;
    %store/vec4 v0x618d4b4d44f0_0, 0, 32;
    %fork TD_pwm_peripheral_tb.write_reg, S_0x618d4b4d4280;
    %join;
    %delay 3000000, 0;
    %vpi_call 2 146 "$display", "\012Caso 2.3: Cambio din\303\241mico de alineaci\303\263n" {0 0 0};
    %pushi/vec4 1073741832, 0, 32;
    %store/vec4 v0x618d4b4d4410_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x618d4b4d44f0_0, 0, 32;
    %fork TD_pwm_peripheral_tb.write_reg, S_0x618d4b4d4280;
    %join;
    %delay 2000000, 0;
    %pushi/vec4 1073741832, 0, 32;
    %store/vec4 v0x618d4b4d4410_0, 0, 32;
    %pushi/vec4 2147483649, 0, 32;
    %store/vec4 v0x618d4b4d44f0_0, 0, 32;
    %fork TD_pwm_peripheral_tb.write_reg, S_0x618d4b4d4280;
    %join;
    %delay 2000000, 0;
    %pushi/vec4 1073741832, 0, 32;
    %store/vec4 v0x618d4b4d4410_0, 0, 32;
    %pushi/vec4 2147483650, 0, 32;
    %store/vec4 v0x618d4b4d44f0_0, 0, 32;
    %fork TD_pwm_peripheral_tb.write_reg, S_0x618d4b4d4280;
    %join;
    %delay 2000000, 0;
    %vpi_call 2 155 "$display", "\012Caso 2.4: Divisor m\303\255nimo (2) y m\303\241ximo (65535)" {0 0 0};
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0x618d4b4d4410_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x618d4b4d44f0_0, 0, 32;
    %fork TD_pwm_peripheral_tb.write_reg, S_0x618d4b4d4280;
    %join;
    %delay 500000, 0;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0x618d4b4d4410_0, 0, 32;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x618d4b4d44f0_0, 0, 32;
    %fork TD_pwm_peripheral_tb.write_reg, S_0x618d4b4d4280;
    %join;
    %delay 500000, 0;
    %vpi_call 2 162 "$display", "\012Caso 2.5: Escritura simult\303\241nea" {0 0 0};
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0x618d4b4d4410_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x618d4b4d44f0_0, 0, 32;
    %fork TD_pwm_peripheral_tb.write_reg, S_0x618d4b4d4280;
    %join;
    %pushi/vec4 1073741828, 0, 32;
    %store/vec4 v0x618d4b4d4410_0, 0, 32;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0x618d4b4d44f0_0, 0, 32;
    %fork TD_pwm_peripheral_tb.write_reg, S_0x618d4b4d4280;
    %join;
    %pushi/vec4 1073741832, 0, 32;
    %store/vec4 v0x618d4b4d4410_0, 0, 32;
    %pushi/vec4 2147483649, 0, 32;
    %store/vec4 v0x618d4b4d44f0_0, 0, 32;
    %fork TD_pwm_peripheral_tb.write_reg, S_0x618d4b4d4280;
    %join;
    %delay 3000000, 0;
    %vpi_call 2 172 "$display", "\012=== Verificaci\303\263n final ===" {0 0 0};
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0x618d4b464590_0, 0, 32;
    %fork TD_pwm_peripheral_tb.read_reg, S_0x618d4b488cd0;
    %join;
    %pushi/vec4 1073741828, 0, 32;
    %store/vec4 v0x618d4b464590_0, 0, 32;
    %fork TD_pwm_peripheral_tb.read_reg, S_0x618d4b488cd0;
    %join;
    %pushi/vec4 1073741832, 0, 32;
    %store/vec4 v0x618d4b464590_0, 0, 32;
    %fork TD_pwm_peripheral_tb.read_reg, S_0x618d4b488cd0;
    %join;
    %delay 1000000, 0;
    %vpi_call 2 179 "$display", "\012Simulaci\303\263n completada exitosamente" {0 0 0};
    %vpi_call 2 180 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x618d4b4a6e20;
T_10 ;
    %wait E_0x618d4b46fc40;
    %load/vec4 v0x618d4b4d3780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x618d4b4d32a0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_10.2, 8;
    %pushi/vec4 19557, 0, 32; draw_string_vec4
    %pushi/vec4 26228, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_10.3, 8;
T_10.2 ; End of true expr.
    %load/vec4 v0x618d4b4d32a0_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_10.4, 9;
    %pushi/vec4 1130720884, 0, 32; draw_string_vec4
    %pushi/vec4 25970, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_10.5, 9;
T_10.4 ; End of true expr.
    %pushi/vec4 5400935, 0, 32; draw_string_vec4
    %pushi/vec4 26740, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_10.5, 9;
 ; End of false expr.
    %blend;
T_10.5;
    %jmp/0 T_10.3, 8;
 ; End of false expr.
    %blend;
T_10.3;
    %vpi_call 2 186 "$display", "[%0t] PWM: Counter=%0d, Out=%b, Duty=%0d%%, Align=%s", $time, v0x618d4b4d3460_0, v0x618d4b4d4a70_0, v0x618d4b4d3c20_0, S<0,vec4,u48> {1 0 0};
T_10.0 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "pwm_peripheral_tb.v";
    "pwm_peripheral.v";
