#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Apr  7 11:18:24 2019
# Process ID: 12162
# Current directory: /home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.runs/impl_1
# Command line: vivado -log ps_emio_eth_1g_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ps_emio_eth_1g_wrapper.tcl -notrace
# Log file: /home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.runs/impl_1/ps_emio_eth_1g_wrapper.vdi
# Journal file: /home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ps_emio_eth_1g_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/LMAC_DFIFO_BRIDGE_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1790.715 ; gain = 459.242 ; free physical = 4624 ; free virtual = 15554
Command: link_design -top ps_emio_eth_1g_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/ps_emio_eth_1g_AXIS_LMAC_0_1.dcp' for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_axi_dma_0_0/ps_emio_eth_1g_axi_dma_0_0.dcp' for cell 'ps_emio_eth_1g_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_axi_smc_0/ps_emio_eth_1g_axi_smc_0.dcp' for cell 'ps_emio_eth_1g_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_c_counter_binary_0_0/ps_emio_eth_1g_c_counter_binary_0_0.dcp' for cell 'ps_emio_eth_1g_i/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_c_counter_binary_0_1/ps_emio_eth_1g_c_counter_binary_0_1.dcp' for cell 'ps_emio_eth_1g_i/c_counter_binary_1'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0.dcp' for cell 'ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_ila_0_0/ps_emio_eth_1g_ila_0_0.dcp' for cell 'ps_emio_eth_1g_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_rst_ps8_0_49M_0/ps_emio_eth_1g_rst_ps8_0_49M_0.dcp' for cell 'ps_emio_eth_1g_i/rst_ps8_0_49M'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_util_ds_buf_0_0/ps_emio_eth_1g_util_ds_buf_0_0.dcp' for cell 'ps_emio_eth_1g_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_util_ds_buf_1_0/ps_emio_eth_1g_util_ds_buf_1_0.dcp' for cell 'ps_emio_eth_1g_i/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_xlconcat_0_0/ps_emio_eth_1g_xlconcat_0_0.dcp' for cell 'ps_emio_eth_1g_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_xlconstant_0_2/ps_emio_eth_1g_xlconstant_0_2.dcp' for cell 'ps_emio_eth_1g_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_xlslice_0_0/ps_emio_eth_1g_xlslice_0_0.dcp' for cell 'ps_emio_eth_1g_i/xlslice_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_xlslice_1_0/ps_emio_eth_1g_xlslice_1_0.dcp' for cell 'ps_emio_eth_1g_i/xlslice_1'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_xlslice_2_0/ps_emio_eth_1g_xlslice_2_0.dcp' for cell 'ps_emio_eth_1g_i/xlslice_2'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_xlslice_0_1/ps_emio_eth_1g_xlslice_0_1.dcp' for cell 'ps_emio_eth_1g_i/xlslice_3'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_zynq_ultra_ps_e_0_0/ps_emio_eth_1g_zynq_ultra_ps_e_0_0.dcp' for cell 'ps_emio_eth_1g_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_xlconstant_0_0/ps_emio_eth_1g_xlconstant_0_0.dcp' for cell 'ps_emio_eth_1g_i/constants/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_xlconstant_1_0/ps_emio_eth_1g_xlconstant_1_0.dcp' for cell 'ps_emio_eth_1g_i/constants/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_xlconstant_2_0/ps_emio_eth_1g_xlconstant_2_0.dcp' for cell 'ps_emio_eth_1g_i/constants/xlconstant_2'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_xlconstant_3_0/ps_emio_eth_1g_xlconstant_3_0.dcp' for cell 'ps_emio_eth_1g_i/constants/xlconstant_3'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_xlconstant_4_0/ps_emio_eth_1g_xlconstant_4_0.dcp' for cell 'ps_emio_eth_1g_i/constants/xlconstant_4'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_xlconstant_5_0/ps_emio_eth_1g_xlconstant_5_0.dcp' for cell 'ps_emio_eth_1g_i/constants/xlconstant_5'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_auto_pc_0/ps_emio_eth_1g_auto_pc_0.dcp' for cell 'ps_emio_eth_1g_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 459 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'ps_emio_eth_1g_i/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for /home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_util_ds_buf_0_0/ps_emio_eth_1g_util_ds_buf_0_0/ps_emio_eth_1g_util_ds_buf_0_0.edf but preserved for implementation. [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_util_ds_buf_0_0/ps_emio_eth_1g_util_ds_buf_0_0/ps_emio_eth_1g_util_ds_buf_0_0.edf:292]
INFO: [Chipscope 16-324] Core: ps_emio_eth_1g_i/ila_0 UUID: 9a09d257-5eea-5896-9eed-8c8a4f67dd4b 
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0/ip_0/synth/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0/ip_0/synth/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0/synth/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0/synth/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_zynq_ultra_ps_e_0_0/ps_emio_eth_1g_zynq_ultra_ps_e_0_0.xdc] for cell 'ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_zynq_ultra_ps_e_0_0/ps_emio_eth_1g_zynq_ultra_ps_e_0_0.xdc] for cell 'ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_axi_dma_0_0/ps_emio_eth_1g_axi_dma_0_0.xdc] for cell 'ps_emio_eth_1g_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_axi_dma_0_0/ps_emio_eth_1g_axi_dma_0_0.xdc] for cell 'ps_emio_eth_1g_i/axi_dma_0/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_axi_smc_0/bd_0/ip/ip_1/bd_a288_psr_aclk_0_board.xdc] for cell 'ps_emio_eth_1g_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_axi_smc_0/bd_0/ip/ip_1/bd_a288_psr_aclk_0_board.xdc] for cell 'ps_emio_eth_1g_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_axi_smc_0/bd_0/ip/ip_1/bd_a288_psr_aclk_0.xdc] for cell 'ps_emio_eth_1g_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_axi_smc_0/bd_0/ip/ip_1/bd_a288_psr_aclk_0.xdc] for cell 'ps_emio_eth_1g_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_rst_ps8_0_49M_0/ps_emio_eth_1g_rst_ps8_0_49M_0_board.xdc] for cell 'ps_emio_eth_1g_i/rst_ps8_0_49M/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_rst_ps8_0_49M_0/ps_emio_eth_1g_rst_ps8_0_49M_0_board.xdc] for cell 'ps_emio_eth_1g_i/rst_ps8_0_49M/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_rst_ps8_0_49M_0/ps_emio_eth_1g_rst_ps8_0_49M_0.xdc] for cell 'ps_emio_eth_1g_i/rst_ps8_0_49M/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_rst_ps8_0_49M_0/ps_emio_eth_1g_rst_ps8_0_49M_0.xdc] for cell 'ps_emio_eth_1g_i/rst_ps8_0_49M/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/rxfifo_ip_4Kx64/rxfifo_ip_4Kx64.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/rxfifo_ip_4Kx64/rxfifo_ip_4Kx64.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/pktctrl_fifo_ip/pktctrl_fifo_ip.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/pktctrl_fifo/pktctrl_fifo_ip/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/pktctrl_fifo_ip/pktctrl_fifo_ip.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/pktctrl_fifo/pktctrl_fifo_ip/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/ipcs_fifo_ip/ipcs_fifo_ip.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/ipcs_fifo_ip/ipcs_fifo_ip.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/br_sfifo_ip_4x32/br_sfifo_ip_4x32.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/bfsof_sfifo/br_sfifo_ip_4x32/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/br_sfifo_ip_4x32/br_sfifo_ip_4x32.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/bfsof_sfifo/br_sfifo_ip_4x32/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/br_sfifo_ip_4x32/br_sfifo_ip_4x32.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/rf_sfifo/br_sfifo_ip_4x32/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/br_sfifo_ip_4x32/br_sfifo_ip_4x32.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/rf_sfifo/br_sfifo_ip_4x32/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/gigerx_fifo_ip_256x64/gigerx_fifo_ip_256x64.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/gigerx_fifo_ip_256x64/gigerx_fifo_ip_256x64.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/gigerx_fifo_ip_256x8/gigerx_fifo_ip_256x8.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/gigerx_fifo_ip_256x8/gigerx_fifo_ip_256x8.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/gigerx_bcnt_fifo_ip_256x16/gigerx_bcnt_fifo_ip_256x16.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_bcnt_fifo256x16/gigerx_bcnt_fifo_ip_256x16/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/gigerx_bcnt_fifo_ip_256x16/gigerx_bcnt_fifo_ip_256x16.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_bcnt_fifo256x16/gigerx_bcnt_fifo_ip_256x16/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/txfifo_ip_1024x64/txfifo_ip_1024x64.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/txfifo_ip_1024x64/txfifo_ip_1024x64.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO/RX_DFIFO.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO/RX_DFIFO.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO_BCNT/RX_DFIFO_BCNT.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO_BCNT/RX_DFIFO_BCNT.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_BCNT_1/TX_DFIFO_BCNT.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_BCNT_1/TX_DFIFO_BCNT.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_1/TX_DFIFO.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_1/TX_DFIFO.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ps_emio_eth_1g_i/ila_0/inst'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ps_emio_eth_1g_i/ila_0/inst'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'ps_emio_eth_1g_i/ila_0/inst'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'ps_emio_eth_1g_i/ila_0/inst'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_util_ds_buf_0_0/ps_emio_eth_1g_util_ds_buf_0_0_board.xdc] for cell 'ps_emio_eth_1g_i/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_util_ds_buf_0_0/ps_emio_eth_1g_util_ds_buf_0_0_board.xdc] for cell 'ps_emio_eth_1g_i/util_ds_buf_0/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_util_ds_buf_0_0/ps_emio_eth_1g_util_ds_buf_0_0.xdc] for cell 'ps_emio_eth_1g_i/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_util_ds_buf_0_0/ps_emio_eth_1g_util_ds_buf_0_0.xdc] for cell 'ps_emio_eth_1g_i/util_ds_buf_0/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_util_ds_buf_1_0/ps_emio_eth_1g_util_ds_buf_1_0_board.xdc] for cell 'ps_emio_eth_1g_i/util_ds_buf_1/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_util_ds_buf_1_0/ps_emio_eth_1g_util_ds_buf_1_0_board.xdc] for cell 'ps_emio_eth_1g_i/util_ds_buf_1/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_util_ds_buf_1_0/ps_emio_eth_1g_util_ds_buf_1_0.xdc] for cell 'ps_emio_eth_1g_i/util_ds_buf_1/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_util_ds_buf_1_0/ps_emio_eth_1g_util_ds_buf_1_0.xdc] for cell 'ps_emio_eth_1g_i/util_ds_buf_1/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/CONSTRAINTS/ps_emio_eth_1g.xdc]
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/CONSTRAINTS/ps_emio_eth_1g.xdc]
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0/synth/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0.xdc] for cell 'ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0/synth/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0.xdc] for cell 'ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_axi_dma_0_0/ps_emio_eth_1g_axi_dma_0_0_clocks.xdc] for cell 'ps_emio_eth_1g_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_axi_dma_0_0/ps_emio_eth_1g_axi_dma_0_0_clocks.xdc] for cell 'ps_emio_eth_1g_i/axi_dma_0/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO/RX_DFIFO_clocks.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO/RX_DFIFO_clocks.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO_BCNT/RX_DFIFO_BCNT_clocks.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO_BCNT/RX_DFIFO_BCNT_clocks.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_BCNT_1/TX_DFIFO_BCNT_clocks.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_BCNT_1/TX_DFIFO_BCNT_clocks.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_1/TX_DFIFO_clocks.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.srcs/sources_1/bd/ps_emio_eth_1g/ip/ps_emio_eth_1g_AXIS_LMAC_0_1/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_1/TX_DFIFO_clocks.xdc] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ps_emio_eth_1g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ps_emio_eth_1g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ps_emio_eth_1g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ps_emio_eth_1g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ps_emio_eth_1g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ps_emio_eth_1g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ps_emio_eth_1g_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 255 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 84 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 160 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 7 instances

35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 3010.375 ; gain = 1219.660 ; free physical = 2047 ; free virtual = 13871
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Implementation license expires in 25 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3010.375 ; gain = 0.000 ; free physical = 2028 ; free virtual = 13853

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13c24546a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3010.375 ; gain = 0.000 ; free physical = 2001 ; free virtual = 13827

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "61f5f196ae251d3b".
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3010.375 ; gain = 0.000 ; free physical = 1667 ; free virtual = 13641
Phase 1 Generate And Synthesize Debug Cores | Checksum: 16fd62f8a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 3010.375 ; gain = 0.000 ; free physical = 1595 ; free virtual = 13569

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 45 inverter(s) to 2341 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1f9d0880d

Time (s): cpu = 00:00:42 ; elapsed = 00:01:00 . Memory (MB): peak = 3010.375 ; gain = 0.000 ; free physical = 1727 ; free virtual = 13713
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 3 Constant propagation | Checksum: 1d92f9ab5

Time (s): cpu = 00:00:43 ; elapsed = 00:01:01 . Memory (MB): peak = 3010.375 ; gain = 0.000 ; free physical = 1623 ; free virtual = 13613
INFO: [Opt 31-389] Phase Constant propagation created 588 cells and removed 1794 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1ad604f38

Time (s): cpu = 00:00:48 ; elapsed = 00:01:07 . Memory (MB): peak = 3010.375 ; gain = 0.000 ; free physical = 1644 ; free virtual = 13648
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 2843 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1ad604f38

Time (s): cpu = 00:00:50 ; elapsed = 00:01:08 . Memory (MB): peak = 3010.375 ; gain = 0.000 ; free physical = 1548 ; free virtual = 13556
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: e070fd3f

Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 3010.375 ; gain = 0.000 ; free physical = 1700 ; free virtual = 13724
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: eff4a374

Time (s): cpu = 00:00:54 ; elapsed = 00:01:12 . Memory (MB): peak = 3010.375 ; gain = 0.000 ; free physical = 1613 ; free virtual = 13638
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3010.375 ; gain = 0.000 ; free physical = 1663 ; free virtual = 13689
Ending Logic Optimization Task | Checksum: eff4a374

Time (s): cpu = 00:00:55 ; elapsed = 00:01:13 . Memory (MB): peak = 3010.375 ; gain = 0.000 ; free physical = 1606 ; free virtual = 13632

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.223 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 14 BRAM(s) out of a total of 28 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 0 Total Ports: 56
Ending PowerOpt Patch Enables Task | Checksum: 11ba8e0f1

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.45 . Memory (MB): peak = 4696.914 ; gain = 0.000 ; free physical = 795 ; free virtual = 12697
Ending Power Optimization Task | Checksum: 11ba8e0f1

Time (s): cpu = 00:01:42 ; elapsed = 00:02:11 . Memory (MB): peak = 4696.914 ; gain = 1686.539 ; free physical = 851 ; free virtual = 12754

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11ba8e0f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4696.914 ; gain = 0.000 ; free physical = 811 ; free virtual = 12714
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:44 ; elapsed = 00:03:29 . Memory (MB): peak = 4696.914 ; gain = 1686.539 ; free physical = 810 ; free virtual = 12713
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4696.914 ; gain = 0.000 ; free physical = 799 ; free virtual = 12709
INFO: [Common 17-1381] The checkpoint '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.runs/impl_1/ps_emio_eth_1g_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4696.914 ; gain = 0.000 ; free physical = 699 ; free virtual = 12672
INFO: [runtcl-4] Executing : report_drc -file ps_emio_eth_1g_wrapper_drc_opted.rpt -pb ps_emio_eth_1g_wrapper_drc_opted.pb -rpx ps_emio_eth_1g_wrapper_drc_opted.rpx
Command: report_drc -file ps_emio_eth_1g_wrapper_drc_opted.rpt -pb ps_emio_eth_1g_wrapper_drc_opted.pb -rpx ps_emio_eth_1g_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.runs/impl_1/ps_emio_eth_1g_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 4696.914 ; gain = 0.000 ; free physical = 880 ; free virtual = 12487
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Implementation license expires in 25 day(s)
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4696.914 ; gain = 0.000 ; free physical = 1038 ; free virtual = 12687
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bf21cd95

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4696.914 ; gain = 0.000 ; free physical = 1037 ; free virtual = 12685
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4696.914 ; gain = 0.000 ; free physical = 1075 ; free virtual = 12734

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 183c1612c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 4696.914 ; gain = 0.000 ; free physical = 1107 ; free virtual = 12818

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a5e4758b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 4696.914 ; gain = 0.000 ; free physical = 648 ; free virtual = 12559

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a5e4758b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 4696.914 ; gain = 0.000 ; free physical = 586 ; free virtual = 12498
Phase 1 Placer Initialization | Checksum: 1a5e4758b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 4696.914 ; gain = 0.000 ; free physical = 517 ; free virtual = 12429

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 226ecc17a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 4704.918 ; gain = 8.004 ; free physical = 801 ; free virtual = 12750

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4704.918 ; gain = 0.000 ; free physical = 637 ; free virtual = 12237

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 113484a9f

Time (s): cpu = 00:03:00 ; elapsed = 00:01:27 . Memory (MB): peak = 4704.918 ; gain = 8.004 ; free physical = 548 ; free virtual = 12216
Phase 2 Global Placement | Checksum: 18ec0d6e2

Time (s): cpu = 00:04:48 ; elapsed = 00:01:47 . Memory (MB): peak = 4704.918 ; gain = 8.004 ; free physical = 860 ; free virtual = 12707

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18ec0d6e2

Time (s): cpu = 00:04:49 ; elapsed = 00:01:47 . Memory (MB): peak = 4704.918 ; gain = 8.004 ; free physical = 858 ; free virtual = 12705

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 208c9a510

Time (s): cpu = 00:04:55 ; elapsed = 00:01:52 . Memory (MB): peak = 4704.918 ; gain = 8.004 ; free physical = 734 ; free virtual = 12589

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 139bc945b

Time (s): cpu = 00:04:56 ; elapsed = 00:01:52 . Memory (MB): peak = 4704.918 ; gain = 8.004 ; free physical = 738 ; free virtual = 12594

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d280b7f3

Time (s): cpu = 00:04:56 ; elapsed = 00:01:52 . Memory (MB): peak = 4704.918 ; gain = 8.004 ; free physical = 734 ; free virtual = 12591

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1b4da72c6

Time (s): cpu = 00:05:00 ; elapsed = 00:01:56 . Memory (MB): peak = 4704.918 ; gain = 8.004 ; free physical = 642 ; free virtual = 12516

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 197ce0ad0

Time (s): cpu = 00:05:31 ; elapsed = 00:02:13 . Memory (MB): peak = 4704.918 ; gain = 8.004 ; free physical = 458 ; free virtual = 12407

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1d1b22fc9

Time (s): cpu = 00:05:32 ; elapsed = 00:02:15 . Memory (MB): peak = 4704.918 ; gain = 8.004 ; free physical = 388 ; free virtual = 12343

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 1b2b089e3

Time (s): cpu = 00:05:34 ; elapsed = 00:02:17 . Memory (MB): peak = 4704.918 ; gain = 8.004 ; free physical = 464 ; free virtual = 12399

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 179e4376d

Time (s): cpu = 00:05:44 ; elapsed = 00:02:21 . Memory (MB): peak = 4704.918 ; gain = 8.004 ; free physical = 565 ; free virtual = 12520

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 1ade6aa05

Time (s): cpu = 00:05:46 ; elapsed = 00:02:23 . Memory (MB): peak = 4704.918 ; gain = 8.004 ; free physical = 639 ; free virtual = 12604

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 23520301b

Time (s): cpu = 00:05:46 ; elapsed = 00:02:23 . Memory (MB): peak = 4704.918 ; gain = 8.004 ; free physical = 661 ; free virtual = 12698
Phase 3 Detail Placement | Checksum: 23520301b

Time (s): cpu = 00:05:46 ; elapsed = 00:02:23 . Memory (MB): peak = 4704.918 ; gain = 8.004 ; free physical = 631 ; free virtual = 12667

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ba4bb2ac

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone, inserted BUFG to drive 1198 loads.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 1 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16b63bc67

Time (s): cpu = 00:06:03 ; elapsed = 00:02:30 . Memory (MB): peak = 4704.918 ; gain = 8.004 ; free physical = 210 ; free virtual = 12505
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.290. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1832d5274

Time (s): cpu = 00:06:45 ; elapsed = 00:03:22 . Memory (MB): peak = 4704.918 ; gain = 8.004 ; free physical = 160 ; free virtual = 11395
Phase 4.1 Post Commit Optimization | Checksum: 1832d5274

Time (s): cpu = 00:06:45 ; elapsed = 00:03:22 . Memory (MB): peak = 4704.918 ; gain = 8.004 ; free physical = 159 ; free virtual = 11394

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1832d5274

Time (s): cpu = 00:06:46 ; elapsed = 00:03:22 . Memory (MB): peak = 4704.918 ; gain = 8.004 ; free physical = 163 ; free virtual = 11405

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1cd73ad63

Time (s): cpu = 00:06:53 ; elapsed = 00:03:30 . Memory (MB): peak = 4704.918 ; gain = 8.004 ; free physical = 1100 ; free virtual = 13143

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1ccba1ffa

Time (s): cpu = 00:06:53 ; elapsed = 00:03:30 . Memory (MB): peak = 4704.918 ; gain = 8.004 ; free physical = 1100 ; free virtual = 13143
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ccba1ffa

Time (s): cpu = 00:06:54 ; elapsed = 00:03:30 . Memory (MB): peak = 4704.918 ; gain = 8.004 ; free physical = 1034 ; free virtual = 13142
Ending Placer Task | Checksum: 148b9546b

Time (s): cpu = 00:06:54 ; elapsed = 00:03:30 . Memory (MB): peak = 4704.918 ; gain = 8.004 ; free physical = 1125 ; free virtual = 13233
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:09 ; elapsed = 00:03:42 . Memory (MB): peak = 4704.918 ; gain = 8.004 ; free physical = 1125 ; free virtual = 13233
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4704.918 ; gain = 0.000 ; free physical = 949 ; free virtual = 13224
INFO: [Common 17-1381] The checkpoint '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.runs/impl_1/ps_emio_eth_1g_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4704.918 ; gain = 0.000 ; free physical = 984 ; free virtual = 13234
INFO: [runtcl-4] Executing : report_io -file ps_emio_eth_1g_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.49 . Memory (MB): peak = 4704.918 ; gain = 0.000 ; free physical = 957 ; free virtual = 13208
INFO: [runtcl-4] Executing : report_utilization -file ps_emio_eth_1g_wrapper_utilization_placed.rpt -pb ps_emio_eth_1g_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4704.918 ; gain = 0.000 ; free physical = 985 ; free virtual = 13236
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ps_emio_eth_1g_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.30 . Memory (MB): peak = 4704.918 ; gain = 0.000 ; free physical = 984 ; free virtual = 13235
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Implementation license expires in 25 day(s)
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 993aef70 ConstDB: 0 ShapeSum: 65380a0c RouteDB: 4a465aef

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10924b6b4

Time (s): cpu = 00:01:07 ; elapsed = 00:00:50 . Memory (MB): peak = 4751.879 ; gain = 0.000 ; free physical = 746 ; free virtual = 12992
Post Restoration Checksum: NetGraph: 579d8da4 NumContArr: 4d9cc8b1 Constraints: 7b632c79 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1209d82ce

Time (s): cpu = 00:01:09 ; elapsed = 00:00:52 . Memory (MB): peak = 4751.879 ; gain = 0.000 ; free physical = 748 ; free virtual = 12993

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1209d82ce

Time (s): cpu = 00:01:09 ; elapsed = 00:00:52 . Memory (MB): peak = 4751.879 ; gain = 0.000 ; free physical = 690 ; free virtual = 12936

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1209d82ce

Time (s): cpu = 00:01:09 ; elapsed = 00:00:53 . Memory (MB): peak = 4751.879 ; gain = 0.000 ; free physical = 690 ; free virtual = 12936

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: c91d3d4e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:56 . Memory (MB): peak = 4751.879 ; gain = 0.000 ; free physical = 587 ; free virtual = 12834

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1ecbf3a47

Time (s): cpu = 00:01:29 ; elapsed = 00:01:02 . Memory (MB): peak = 4751.879 ; gain = 0.000 ; free physical = 597 ; free virtual = 12845
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.323  | TNS=0.000  | WHS=-0.554 | THS=-49.466|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 1c8162a28

Time (s): cpu = 00:01:48 ; elapsed = 00:01:07 . Memory (MB): peak = 4751.879 ; gain = 0.000 ; free physical = 595 ; free virtual = 12843
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.323  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 20bd26283

Time (s): cpu = 00:01:48 ; elapsed = 00:01:07 . Memory (MB): peak = 4751.879 ; gain = 0.000 ; free physical = 591 ; free virtual = 12842
Phase 2 Router Initialization | Checksum: 27ba2ef55

Time (s): cpu = 00:01:48 ; elapsed = 00:01:07 . Memory (MB): peak = 4751.879 ; gain = 0.000 ; free physical = 591 ; free virtual = 12842

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15ed78229

Time (s): cpu = 00:02:10 ; elapsed = 00:01:13 . Memory (MB): peak = 4751.879 ; gain = 0.000 ; free physical = 565 ; free virtual = 12816

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3810
 Number of Nodes with overlaps = 280
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.314  | TNS=0.000  | WHS=-0.070 | THS=-0.751 |

Phase 4.1 Global Iteration 0 | Checksum: 2f3663c51

Time (s): cpu = 00:04:29 ; elapsed = 00:01:36 . Memory (MB): peak = 4751.879 ; gain = 0.000 ; free physical = 571 ; free virtual = 12823

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.314  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1cedaa4ba

Time (s): cpu = 00:04:36 ; elapsed = 00:01:38 . Memory (MB): peak = 4751.879 ; gain = 0.000 ; free physical = 570 ; free virtual = 12823
Phase 4 Rip-up And Reroute | Checksum: 1cedaa4ba

Time (s): cpu = 00:04:36 ; elapsed = 00:01:38 . Memory (MB): peak = 4751.879 ; gain = 0.000 ; free physical = 570 ; free virtual = 12823

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 156d0e23c

Time (s): cpu = 00:04:43 ; elapsed = 00:01:40 . Memory (MB): peak = 4751.879 ; gain = 0.000 ; free physical = 574 ; free virtual = 12827
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.314  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 135e6ab30

Time (s): cpu = 00:04:43 ; elapsed = 00:01:41 . Memory (MB): peak = 4751.879 ; gain = 0.000 ; free physical = 574 ; free virtual = 12827

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 135e6ab30

Time (s): cpu = 00:04:43 ; elapsed = 00:01:41 . Memory (MB): peak = 4751.879 ; gain = 0.000 ; free physical = 574 ; free virtual = 12827
Phase 5 Delay and Skew Optimization | Checksum: 135e6ab30

Time (s): cpu = 00:04:43 ; elapsed = 00:01:41 . Memory (MB): peak = 4751.879 ; gain = 0.000 ; free physical = 574 ; free virtual = 12827

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c594c02f

Time (s): cpu = 00:04:48 ; elapsed = 00:01:43 . Memory (MB): peak = 4751.879 ; gain = 0.000 ; free physical = 574 ; free virtual = 12826
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.314  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13eb1bb0a

Time (s): cpu = 00:04:49 ; elapsed = 00:01:43 . Memory (MB): peak = 4751.879 ; gain = 0.000 ; free physical = 574 ; free virtual = 12826
Phase 6 Post Hold Fix | Checksum: 13eb1bb0a

Time (s): cpu = 00:04:49 ; elapsed = 00:01:43 . Memory (MB): peak = 4751.879 ; gain = 0.000 ; free physical = 574 ; free virtual = 12826

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.04386 %
  Global Horizontal Routing Utilization  = 0.944855 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1da50084a

Time (s): cpu = 00:04:51 ; elapsed = 00:01:43 . Memory (MB): peak = 4751.879 ; gain = 0.000 ; free physical = 571 ; free virtual = 12823

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1da50084a

Time (s): cpu = 00:04:51 ; elapsed = 00:01:43 . Memory (MB): peak = 4751.879 ; gain = 0.000 ; free physical = 571 ; free virtual = 12824

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1da50084a

Time (s): cpu = 00:04:52 ; elapsed = 00:01:45 . Memory (MB): peak = 4751.879 ; gain = 0.000 ; free physical = 570 ; free virtual = 12822

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.314  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1da50084a

Time (s): cpu = 00:04:52 ; elapsed = 00:01:45 . Memory (MB): peak = 4751.879 ; gain = 0.000 ; free physical = 573 ; free virtual = 12826
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:52 ; elapsed = 00:01:45 . Memory (MB): peak = 4751.879 ; gain = 0.000 ; free physical = 653 ; free virtual = 12905

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:06 ; elapsed = 00:01:53 . Memory (MB): peak = 4751.879 ; gain = 46.961 ; free physical = 653 ; free virtual = 12905
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4751.879 ; gain = 0.000 ; free physical = 598 ; free virtual = 12899
INFO: [Common 17-1381] The checkpoint '/home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.runs/impl_1/ps_emio_eth_1g_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4751.879 ; gain = 0.000 ; free physical = 630 ; free virtual = 12902
INFO: [runtcl-4] Executing : report_drc -file ps_emio_eth_1g_wrapper_drc_routed.rpt -pb ps_emio_eth_1g_wrapper_drc_routed.pb -rpx ps_emio_eth_1g_wrapper_drc_routed.rpx
Command: report_drc -file ps_emio_eth_1g_wrapper_drc_routed.rpt -pb ps_emio_eth_1g_wrapper_drc_routed.pb -rpx ps_emio_eth_1g_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.runs/impl_1/ps_emio_eth_1g_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 5117.895 ; gain = 366.016 ; free physical = 984 ; free virtual = 12888
INFO: [runtcl-4] Executing : report_methodology -file ps_emio_eth_1g_wrapper_methodology_drc_routed.rpt -pb ps_emio_eth_1g_wrapper_methodology_drc_routed.pb -rpx ps_emio_eth_1g_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ps_emio_eth_1g_wrapper_methodology_drc_routed.rpt -pb ps_emio_eth_1g_wrapper_methodology_drc_routed.pb -rpx ps_emio_eth_1g_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lewiz/sambashare/KIRATEY/RELEASE/runs_lmac_eth_1g_xczu9eg/ps_emio_eth_1g.runs/impl_1/ps_emio_eth_1g_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 5117.895 ; gain = 0.000 ; free physical = 834 ; free virtual = 12746
INFO: [runtcl-4] Executing : report_power -file ps_emio_eth_1g_wrapper_power_routed.rpt -pb ps_emio_eth_1g_wrapper_power_summary_routed.pb -rpx ps_emio_eth_1g_wrapper_power_routed.rpx
Command: report_power -file ps_emio_eth_1g_wrapper_power_routed.rpt -pb ps_emio_eth_1g_wrapper_power_summary_routed.pb -rpx ps_emio_eth_1g_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
132 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 5117.895 ; gain = 0.000 ; free physical = 777 ; free virtual = 12711
INFO: [runtcl-4] Executing : report_route_status -file ps_emio_eth_1g_wrapper_route_status.rpt -pb ps_emio_eth_1g_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ps_emio_eth_1g_wrapper_timing_summary_routed.rpt -pb ps_emio_eth_1g_wrapper_timing_summary_routed.pb -rpx ps_emio_eth_1g_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ps_emio_eth_1g_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file ps_emio_eth_1g_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 5117.895 ; gain = 0.000 ; free physical = 782 ; free virtual = 12707
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ps_emio_eth_1g_wrapper_bus_skew_routed.rpt -pb ps_emio_eth_1g_wrapper_bus_skew_routed.pb -rpx ps_emio_eth_1g_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block ps_emio_eth_1g_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ps_emio_eth_1g_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ps_emio_eth_1g_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ps_emio_eth_1g_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ps_emio_eth_1g_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ps_emio_eth_1g_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ps_emio_eth_1g_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ps_emio_eth_1g_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ps_emio_eth_1g_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ps_emio_eth_1g_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ps_emio_eth_1g_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ps_emio_eth_1g_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ps_emio_eth_1g_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ps_emio_eth_1g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ps_emio_eth_1g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <ps_emio_eth_1g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <ps_emio_eth_1g_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <ps_emio_eth_1g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <ps_emio_eth_1g_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force ps_emio_eth_1g_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Implementation license expires in 25 day(s)
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 54 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/bfsof_sfifo/br_sfifo_ip_4x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/rf_sfifo/br_sfifo_ip_4x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/pktctrl_fifo/pktctrl_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 52 listed).
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_bcnt_fifo256x16/gigerx_bcnt_fifo_ip_256x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 4 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ps_emio_eth_1g_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
179 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:42 ; elapsed = 00:02:37 . Memory (MB): peak = 5140.879 ; gain = 22.984 ; free physical = 933 ; free virtual = 12811
INFO: [Common 17-206] Exiting Vivado at Sun Apr  7 11:33:15 2019...
