vendor_name = ModelSim
source_file = 1, C:/Coding/AOC_II/Practice_2/Processador/main.v
source_file = 1, C:/Coding/AOC_II/Practice_2/Processador/MemRam.mif
source_file = 1, C:/Coding/AOC_II/Practice_2/Processador/MemRam.qip
source_file = 1, C:/Coding/AOC_II/Practice_2/Processador/MemRam.v
source_file = 1, C:/Coding/AOC_II/Practice_2/Processador/counterR7.qip
source_file = 1, C:/Coding/AOC_II/Practice_2/Processador/counterR7.v
source_file = 1, C:/Coding/AOC_II/Practice_2/Processador/testbench.v
source_file = 1, C:/Coding/AOC_II/Practice_2/Processador/placa.v
source_file = 1, C:/Coding/AOC_II/Practice_2/Processador/db/processador.cbx.xml
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Coding/AOC_II/Practice_2/Processador/db/cntr_3pj.tdf
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Coding/AOC_II/Practice_2/Processador/db/altsyncram_u3i1.tdf
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, C:/Coding/AOC_II/Practice_2/Processador/db/lpm_divide_j6m.tdf
source_file = 1, C:/Coding/AOC_II/Practice_2/Processador/db/sign_div_unsign_qlh.tdf
source_file = 1, C:/Coding/AOC_II/Practice_2/Processador/db/alt_u_div_m2f.tdf
source_file = 1, C:/Coding/AOC_II/Practice_2/Processador/db/add_sub_lkc.tdf
source_file = 1, C:/Coding/AOC_II/Practice_2/Processador/db/add_sub_mkc.tdf
design_name = placa
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 , Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 , Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 , Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 , Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2 , Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2 , Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4 , Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0 , Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2 , Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0 , Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2 , Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4 , Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[18]~117 , Mod0|auto_generated|divider|divider|StageOut[18]~117, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[17]~119 , Mod0|auto_generated|divider|divider|StageOut[17]~119, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[16]~120 , Mod0|auto_generated|divider|divider|StageOut[16]~120, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[15]~122 , Mod0|auto_generated|divider|divider|StageOut[15]~122, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[23]~124 , Mod0|auto_generated|divider|divider|StageOut[23]~124, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[22]~125 , Mod0|auto_generated|divider|divider|StageOut[22]~125, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[21]~127 , Mod0|auto_generated|divider|divider|StageOut[21]~127, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[20]~128 , Mod0|auto_generated|divider|divider|StageOut[20]~128, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[28]~130 , Mod0|auto_generated|divider|divider|StageOut[28]~130, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[26]~132 , Mod0|auto_generated|divider|divider|StageOut[26]~132, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[25]~135 , Mod0|auto_generated|divider|divider|StageOut[25]~135, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[31]~139 , Mod0|auto_generated|divider|divider|StageOut[31]~139, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[30]~140 , Mod0|auto_generated|divider|divider|StageOut[30]~140, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[37]~143 , Mod0|auto_generated|divider|divider|StageOut[37]~143, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[36]~144 , Mod0|auto_generated|divider|divider|StageOut[36]~144, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[35]~147 , Mod0|auto_generated|divider|divider|StageOut[35]~147, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[42]~149 , Mod0|auto_generated|divider|divider|StageOut[42]~149, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[41]~151 , Mod0|auto_generated|divider|divider|StageOut[41]~151, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[40]~152 , Mod0|auto_generated|divider|divider|StageOut[40]~152, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[46]~157 , Mod0|auto_generated|divider|divider|StageOut[46]~157, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[45]~158 , Mod0|auto_generated|divider|divider|StageOut[45]~158, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[52]~161 , Mod0|auto_generated|divider|divider|StageOut[52]~161, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[51]~163 , Mod0|auto_generated|divider|divider|StageOut[51]~163, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[50]~165 , Mod0|auto_generated|divider|divider|StageOut[50]~165, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[58]~166 , Mod0|auto_generated|divider|divider|StageOut[58]~166, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[57]~167 , Mod0|auto_generated|divider|divider|StageOut[57]~167, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[56]~169 , Mod0|auto_generated|divider|divider|StageOut[56]~169, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[55]~170 , Mod0|auto_generated|divider|divider|StageOut[55]~170, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[62]~173 , Mod0|auto_generated|divider|divider|StageOut[62]~173, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[61]~174 , Mod0|auto_generated|divider|divider|StageOut[61]~174, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[60]~177 , Mod0|auto_generated|divider|divider|StageOut[60]~177, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[66]~180 , Mod0|auto_generated|divider|divider|StageOut[66]~180, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[65]~182 , Mod0|auto_generated|divider|divider|StageOut[65]~182, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[70]~184 , Mod0|auto_generated|divider|divider|StageOut[70]~184, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[72]~187 , Mod0|auto_generated|divider|divider|StageOut[72]~187, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[71]~189 , Mod0|auto_generated|divider|divider|StageOut[71]~189, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[33]~194 , Mod0|auto_generated|divider|divider|StageOut[33]~194, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[38]~195 , Mod0|auto_generated|divider|divider|StageOut[38]~195, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[43]~196 , Mod0|auto_generated|divider|divider|StageOut[43]~196, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[48]~197 , Mod0|auto_generated|divider|divider|StageOut[48]~197, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[53]~198 , Mod0|auto_generated|divider|divider|StageOut[53]~198, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[63]~200 , Mod0|auto_generated|divider|divider|StageOut[63]~200, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[68]~201 , Mod0|auto_generated|divider|divider|StageOut[68]~201, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[73]~202 , Mod0|auto_generated|divider|divider|StageOut[73]~202, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[27]~205 , Mod0|auto_generated|divider|divider|StageOut[27]~205, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[32]~206 , Mod0|auto_generated|divider|divider|StageOut[32]~206, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[47]~209 , Mod0|auto_generated|divider|divider|StageOut[47]~209, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[67]~213 , Mod0|auto_generated|divider|divider|StageOut[67]~213, placa, 1
instance = comp, \KEY[1]~I , KEY[1], placa, 1
instance = comp, \main|proc|Tstep|Q~0 , main|proc|Tstep|Q~0, placa, 1
instance = comp, \main|proc|Tstep|Q[0] , main|proc|Tstep|Q[0], placa, 1
instance = comp, \main|proc|Tstep|Q~1 , main|proc|Tstep|Q~1, placa, 1
instance = comp, \main|proc|Tstep|Q[2] , main|proc|Tstep|Q[2], placa, 1
instance = comp, \main|proc|Tstep|Q~2 , main|proc|Tstep|Q~2, placa, 1
instance = comp, \main|proc|Tstep|Q[1] , main|proc|Tstep|Q[1], placa, 1
instance = comp, \main|proc|WideNor0~0 , main|proc|WideNor0~0, placa, 1
instance = comp, \main|proc|WideNor0~0clkctrl , main|proc|WideNor0~0clkctrl, placa, 1
instance = comp, \main|proc|Mux15~0 , main|proc|Mux15~0, placa, 1
instance = comp, \KEY[0]~I , KEY[0], placa, 1
instance = comp, \~GND , ~GND, placa, 1
instance = comp, \main|proc|modReg0|Q[0] , main|proc|modReg0|Q[0], placa, 1
instance = comp, \main|proc|modReg0|Q[1] , main|proc|modReg0|Q[1], placa, 1
instance = comp, \main|proc|modReg0|Q[4] , main|proc|modReg0|Q[4], placa, 1
instance = comp, \main|proc|modReg0|Q[6] , main|proc|modReg0|Q[6], placa, 1
instance = comp, \main|memRam|altsyncram_component|auto_generated|ram_block1a0 , main|memRam|altsyncram_component|auto_generated|ram_block1a0, placa, 1
instance = comp, \main|proc|Selector12~0 , main|proc|Selector12~0, placa, 1
instance = comp, \main|proc|BusWires[6] , main|proc|BusWires[6], placa, 1
instance = comp, \main|proc|Mux26~0 , main|proc|Mux26~0, placa, 1
instance = comp, \main|proc|modRegADDR|Q[6] , main|proc|modRegADDR|Q[6], placa, 1
instance = comp, \main|proc|Selector13~0 , main|proc|Selector13~0, placa, 1
instance = comp, \main|proc|BusWires[5] , main|proc|BusWires[5], placa, 1
instance = comp, \main|proc|modRegADDR|Q[5] , main|proc|modRegADDR|Q[5], placa, 1
instance = comp, \main|proc|Selector14~0 , main|proc|Selector14~0, placa, 1
instance = comp, \main|proc|BusWires[4] , main|proc|BusWires[4], placa, 1
instance = comp, \main|proc|modRegADDR|Q[4] , main|proc|modRegADDR|Q[4], placa, 1
instance = comp, \main|proc|Selector15~0 , main|proc|Selector15~0, placa, 1
instance = comp, \main|proc|BusWires[3] , main|proc|BusWires[3], placa, 1
instance = comp, \main|proc|modRegADDR|Q[3] , main|proc|modRegADDR|Q[3], placa, 1
instance = comp, \main|proc|Selector16~0 , main|proc|Selector16~0, placa, 1
instance = comp, \main|proc|BusWires[2] , main|proc|BusWires[2], placa, 1
instance = comp, \main|proc|modRegADDR|Q[2] , main|proc|modRegADDR|Q[2], placa, 1
instance = comp, \main|proc|Selector17~0 , main|proc|Selector17~0, placa, 1
instance = comp, \main|proc|BusWires[1] , main|proc|BusWires[1], placa, 1
instance = comp, \main|proc|modRegADDR|Q[1] , main|proc|modRegADDR|Q[1], placa, 1
instance = comp, \main|proc|Selector18~0 , main|proc|Selector18~0, placa, 1
instance = comp, \main|proc|BusWires[0] , main|proc|BusWires[0], placa, 1
instance = comp, \main|proc|modRegADDR|Q[0] , main|proc|modRegADDR|Q[0], placa, 1
instance = comp, \main|proc|Selector23~0 , main|proc|Selector23~0, placa, 1
instance = comp, \main|proc|BusWires[15] , main|proc|BusWires[15], placa, 1
instance = comp, \main|proc|modReg0|Q[15] , main|proc|modReg0|Q[15], placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[18]~116 , Mod0|auto_generated|divider|divider|StageOut[18]~116, placa, 1
instance = comp, \main|proc|Selector21~0 , main|proc|Selector21~0, placa, 1
instance = comp, \main|proc|BusWires[13] , main|proc|BusWires[13], placa, 1
instance = comp, \main|proc|modReg0|Q[13] , main|proc|modReg0|Q[13], placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, placa, 1
instance = comp, \main|proc|Selector22~0 , main|proc|Selector22~0, placa, 1
instance = comp, \main|proc|BusWires[14] , main|proc|BusWires[14], placa, 1
instance = comp, \main|proc|modReg0|Q[14] , main|proc|modReg0|Q[14], placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[17]~118 , Mod0|auto_generated|divider|divider|StageOut[17]~118, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[16]~121 , Mod0|auto_generated|divider|divider|StageOut[16]~121, placa, 1
instance = comp, \main|proc|Selector20~0 , main|proc|Selector20~0, placa, 1
instance = comp, \main|proc|BusWires[12] , main|proc|BusWires[12], placa, 1
instance = comp, \main|proc|modReg0|Q[12] , main|proc|modReg0|Q[12], placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[15]~123 , Mod0|auto_generated|divider|divider|StageOut[15]~123, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[22]~204 , Mod0|auto_generated|divider|divider|StageOut[22]~204, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[28]~193 , Mod0|auto_generated|divider|divider|StageOut[28]~193, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[21]~126 , Mod0|auto_generated|divider|divider|StageOut[21]~126, placa, 1
instance = comp, \main|proc|Selector19~0 , main|proc|Selector19~0, placa, 1
instance = comp, \main|proc|BusWires[11] , main|proc|BusWires[11], placa, 1
instance = comp, \main|proc|modReg0|Q[11] , main|proc|modReg0|Q[11], placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[20]~129 , Mod0|auto_generated|divider|divider|StageOut[20]~129, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[23]~203 , Mod0|auto_generated|divider|divider|StageOut[23]~203, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[27]~131 , Mod0|auto_generated|divider|divider|StageOut[27]~131, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[26]~133 , Mod0|auto_generated|divider|divider|StageOut[26]~133, placa, 1
instance = comp, \main|proc|Selector0~0 , main|proc|Selector0~0, placa, 1
instance = comp, \main|proc|BusWires[10] , main|proc|BusWires[10], placa, 1
instance = comp, \main|proc|modReg0|Q[10] , main|proc|modReg0|Q[10], placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[25]~134 , Mod0|auto_generated|divider|divider|StageOut[25]~134, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[33]~136 , Mod0|auto_generated|divider|divider|StageOut[33]~136, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[32]~137 , Mod0|auto_generated|divider|divider|StageOut[32]~137, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[31]~138 , Mod0|auto_generated|divider|divider|StageOut[31]~138, placa, 1
instance = comp, \main|proc|Selector9~0 , main|proc|Selector9~0, placa, 1
instance = comp, \main|proc|BusWires[9] , main|proc|BusWires[9], placa, 1
instance = comp, \main|proc|modReg0|Q[9] , main|proc|modReg0|Q[9], placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[30]~141 , Mod0|auto_generated|divider|divider|StageOut[30]~141, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[38]~142 , Mod0|auto_generated|divider|divider|StageOut[38]~142, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[37]~207 , Mod0|auto_generated|divider|divider|StageOut[37]~207, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[36]~145 , Mod0|auto_generated|divider|divider|StageOut[36]~145, placa, 1
instance = comp, \main|proc|Selector10~0 , main|proc|Selector10~0, placa, 1
instance = comp, \main|proc|BusWires[8] , main|proc|BusWires[8], placa, 1
instance = comp, \main|proc|modReg0|Q[8] , main|proc|modReg0|Q[8], placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[35]~146 , Mod0|auto_generated|divider|divider|StageOut[35]~146, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 , Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 , Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[43]~148 , Mod0|auto_generated|divider|divider|StageOut[43]~148, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[42]~208 , Mod0|auto_generated|divider|divider|StageOut[42]~208, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[41]~150 , Mod0|auto_generated|divider|divider|StageOut[41]~150, placa, 1
instance = comp, \main|proc|Selector11~0 , main|proc|Selector11~0, placa, 1
instance = comp, \main|proc|BusWires[7] , main|proc|BusWires[7], placa, 1
instance = comp, \main|proc|modReg0|Q[7] , main|proc|modReg0|Q[7], placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[40]~153 , Mod0|auto_generated|divider|divider|StageOut[40]~153, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 , Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 , Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 , Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 , Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[47]~155 , Mod0|auto_generated|divider|divider|StageOut[47]~155, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[46]~156 , Mod0|auto_generated|divider|divider|StageOut[46]~156, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[45]~159 , Mod0|auto_generated|divider|divider|StageOut[45]~159, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0 , Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4 , Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[48]~154 , Mod0|auto_generated|divider|divider|StageOut[48]~154, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7 , Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8 , Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[53]~160 , Mod0|auto_generated|divider|divider|StageOut[53]~160, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[52]~210 , Mod0|auto_generated|divider|divider|StageOut[52]~210, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[51]~162 , Mod0|auto_generated|divider|divider|StageOut[51]~162, placa, 1
instance = comp, \main|proc|modReg0|Q[5] , main|proc|modReg0|Q[5], placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[50]~164 , Mod0|auto_generated|divider|divider|StageOut[50]~164, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0 , Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7 , Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8 , Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[62]~212 , Mod0|auto_generated|divider|divider|StageOut[62]~212, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[58]~199 , Mod0|auto_generated|divider|divider|StageOut[58]~199, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[57]~211 , Mod0|auto_generated|divider|divider|StageOut[57]~211, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[56]~168 , Mod0|auto_generated|divider|divider|StageOut[56]~168, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[55]~171 , Mod0|auto_generated|divider|divider|StageOut[55]~171, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4 , Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7 , Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8 , Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[61]~175 , Mod0|auto_generated|divider|divider|StageOut[61]~175, placa, 1
instance = comp, \main|proc|modReg0|Q[3] , main|proc|modReg0|Q[3], placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[60]~176 , Mod0|auto_generated|divider|divider|StageOut[60]~176, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0 , Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2 , Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4 , Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[63]~172 , Mod0|auto_generated|divider|divider|StageOut[63]~172, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7 , Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8 , Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[68]~178 , Mod0|auto_generated|divider|divider|StageOut[68]~178, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[67]~179 , Mod0|auto_generated|divider|divider|StageOut[67]~179, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[66]~181 , Mod0|auto_generated|divider|divider|StageOut[66]~181, placa, 1
instance = comp, \main|proc|modReg0|Q[2] , main|proc|modReg0|Q[2], placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[65]~183 , Mod0|auto_generated|divider|divider|StageOut[65]~183, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7 , Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8 , Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[73]~186 , Mod0|auto_generated|divider|divider|StageOut[73]~186, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[72]~214 , Mod0|auto_generated|divider|divider|StageOut[72]~214, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[71]~188 , Mod0|auto_generated|divider|divider|StageOut[71]~188, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[70]~185 , Mod0|auto_generated|divider|divider|StageOut[70]~185, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0 , Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2 , Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4 , Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7 , Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8 , Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[76]~190 , Mod0|auto_generated|divider|divider|StageOut[76]~190, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[78]~192 , Mod0|auto_generated|divider|divider|StageOut[78]~192, placa, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[77]~191 , Mod0|auto_generated|divider|divider|StageOut[77]~191, placa, 1
instance = comp, \d0|WideOr6~0 , d0|WideOr6~0, placa, 1
instance = comp, \d0|WideOr5~0 , d0|WideOr5~0, placa, 1
instance = comp, \d0|WideOr4~0 , d0|WideOr4~0, placa, 1
instance = comp, \d0|WideOr3~0 , d0|WideOr3~0, placa, 1
instance = comp, \d0|WideOr2~0 , d0|WideOr2~0, placa, 1
instance = comp, \d0|WideOr1~0 , d0|WideOr1~0, placa, 1
instance = comp, \d0|WideOr0~0 , d0|WideOr0~0, placa, 1
instance = comp, \SW[0]~I , SW[0], placa, 1
instance = comp, \HEX0[0]~I , HEX0[0], placa, 1
instance = comp, \HEX0[1]~I , HEX0[1], placa, 1
instance = comp, \HEX0[2]~I , HEX0[2], placa, 1
instance = comp, \HEX0[3]~I , HEX0[3], placa, 1
instance = comp, \HEX0[4]~I , HEX0[4], placa, 1
instance = comp, \HEX0[5]~I , HEX0[5], placa, 1
instance = comp, \HEX0[6]~I , HEX0[6], placa, 1
instance = comp, \HEX1[0]~I , HEX1[0], placa, 1
instance = comp, \HEX1[1]~I , HEX1[1], placa, 1
instance = comp, \HEX1[2]~I , HEX1[2], placa, 1
instance = comp, \HEX1[3]~I , HEX1[3], placa, 1
instance = comp, \HEX1[4]~I , HEX1[4], placa, 1
instance = comp, \HEX1[5]~I , HEX1[5], placa, 1
instance = comp, \HEX1[6]~I , HEX1[6], placa, 1
instance = comp, \HEX2[0]~I , HEX2[0], placa, 1
instance = comp, \HEX2[1]~I , HEX2[1], placa, 1
instance = comp, \HEX2[2]~I , HEX2[2], placa, 1
instance = comp, \HEX2[3]~I , HEX2[3], placa, 1
instance = comp, \HEX2[4]~I , HEX2[4], placa, 1
instance = comp, \HEX2[5]~I , HEX2[5], placa, 1
instance = comp, \HEX2[6]~I , HEX2[6], placa, 1
instance = comp, \HEX3[0]~I , HEX3[0], placa, 1
instance = comp, \HEX3[1]~I , HEX3[1], placa, 1
instance = comp, \HEX3[2]~I , HEX3[2], placa, 1
instance = comp, \HEX3[3]~I , HEX3[3], placa, 1
instance = comp, \HEX3[4]~I , HEX3[4], placa, 1
instance = comp, \HEX3[5]~I , HEX3[5], placa, 1
instance = comp, \HEX3[6]~I , HEX3[6], placa, 1
instance = comp, \HEX4[0]~I , HEX4[0], placa, 1
instance = comp, \HEX4[1]~I , HEX4[1], placa, 1
instance = comp, \HEX4[2]~I , HEX4[2], placa, 1
instance = comp, \HEX4[3]~I , HEX4[3], placa, 1
instance = comp, \HEX4[4]~I , HEX4[4], placa, 1
instance = comp, \HEX4[5]~I , HEX4[5], placa, 1
instance = comp, \HEX4[6]~I , HEX4[6], placa, 1
instance = comp, \HEX5[0]~I , HEX5[0], placa, 1
instance = comp, \HEX5[1]~I , HEX5[1], placa, 1
instance = comp, \HEX5[2]~I , HEX5[2], placa, 1
instance = comp, \HEX5[3]~I , HEX5[3], placa, 1
instance = comp, \HEX5[4]~I , HEX5[4], placa, 1
instance = comp, \HEX5[5]~I , HEX5[5], placa, 1
instance = comp, \HEX5[6]~I , HEX5[6], placa, 1
instance = comp, \HEX6[0]~I , HEX6[0], placa, 1
instance = comp, \HEX6[1]~I , HEX6[1], placa, 1
instance = comp, \HEX6[2]~I , HEX6[2], placa, 1
instance = comp, \HEX6[3]~I , HEX6[3], placa, 1
instance = comp, \HEX6[4]~I , HEX6[4], placa, 1
instance = comp, \HEX6[5]~I , HEX6[5], placa, 1
instance = comp, \HEX6[6]~I , HEX6[6], placa, 1
instance = comp, \HEX7[0]~I , HEX7[0], placa, 1
instance = comp, \HEX7[1]~I , HEX7[1], placa, 1
instance = comp, \HEX7[2]~I , HEX7[2], placa, 1
instance = comp, \HEX7[3]~I , HEX7[3], placa, 1
instance = comp, \HEX7[4]~I , HEX7[4], placa, 1
instance = comp, \HEX7[5]~I , HEX7[5], placa, 1
instance = comp, \HEX7[6]~I , HEX7[6], placa, 1
instance = comp, \SW[1]~I , SW[1], placa, 1
instance = comp, \SW[2]~I , SW[2], placa, 1
instance = comp, \SW[3]~I , SW[3], placa, 1
instance = comp, \SW[4]~I , SW[4], placa, 1
instance = comp, \SW[5]~I , SW[5], placa, 1
instance = comp, \SW[6]~I , SW[6], placa, 1
instance = comp, \SW[7]~I , SW[7], placa, 1
instance = comp, \SW[8]~I , SW[8], placa, 1
instance = comp, \SW[9]~I , SW[9], placa, 1
instance = comp, \SW[10]~I , SW[10], placa, 1
instance = comp, \SW[11]~I , SW[11], placa, 1
instance = comp, \SW[12]~I , SW[12], placa, 1
instance = comp, \SW[13]~I , SW[13], placa, 1
instance = comp, \SW[14]~I , SW[14], placa, 1
instance = comp, \SW[15]~I , SW[15], placa, 1
instance = comp, \SW[16]~I , SW[16], placa, 1
instance = comp, \SW[17]~I , SW[17], placa, 1
instance = comp, \KEY[2]~I , KEY[2], placa, 1
instance = comp, \KEY[3]~I , KEY[3], placa, 1
instance = comp, \KEY[4]~I , KEY[4], placa, 1
instance = comp, \KEY[5]~I , KEY[5], placa, 1
instance = comp, \KEY[6]~I , KEY[6], placa, 1
instance = comp, \KEY[7]~I , KEY[7], placa, 1
instance = comp, \KEY[8]~I , KEY[8], placa, 1
instance = comp, \LEDG0[0]~I , LEDG0[0], placa, 1
instance = comp, \LEDG0[1]~I , LEDG0[1], placa, 1
instance = comp, \LEDG0[2]~I , LEDG0[2], placa, 1
instance = comp, \LEDG0[3]~I , LEDG0[3], placa, 1
instance = comp, \LEDG0[4]~I , LEDG0[4], placa, 1
instance = comp, \LEDG0[5]~I , LEDG0[5], placa, 1
instance = comp, \LEDG0[6]~I , LEDG0[6], placa, 1
instance = comp, \LEDG0[7]~I , LEDG0[7], placa, 1
instance = comp, \LEDG0[8]~I , LEDG0[8], placa, 1
