$date
	Wed Nov 20 17:32:40 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dff_testbench $end
$var wire 1 ! Qbar1 $end
$var wire 1 " Q1 $end
$var reg 1 # D $end
$var reg 1 $ clk $end
$scope module d0 $end
$var wire 1 # D $end
$var wire 1 % Dnot $end
$var wire 1 " Q $end
$var wire 1 ! Qbar $end
$var wire 1 $ clk $end
$var wire 1 & clknot $end
$var wire 1 ' o1 $end
$var wire 1 ( o2 $end
$var wire 1 ) o3 $end
$var wire 1 * o4 $end
$var wire 1 + o5 $end
$var wire 1 , o6 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1,
1+
1*
0)
0(
1'
1&
1%
0$
0#
x"
x!
$end
#10000
0"
1(
1!
0%
0&
0,
1#
1$
#20000
0*
1)
0'
1&
1,
0$
#30000
0!
1"
1%
1'
0&
0+
0#
1$
#40000
0)
1*
0(
1&
1+
0$
#50000
0"
1(
1!
0%
0&
0,
1#
1$
#60000
0*
1)
0'
1&
1,
0$
#70000
0!
1'
1"
0&
0+
1$
#80000
0)
1*
0(
1%
1&
1+
0#
0$
#90000
0"
1(
1!
0%
0&
0,
1#
1$
#100000
0*
1)
0'
1&
1,
0$
#110000
0!
1'
1"
0&
0+
1$
#120000
0'
1&
1+
0$
#130000
1'
0&
0+
1$
