 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nworst 10
        -input_pins
        -nets
        -max_paths 30
        -transition_time
        -capacitance
Design : ProcDpathAluWrapper
Version: R-2020.09-SP2
Date   : Thu Apr 13 14:53:44 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: ostream_rdy[0]
              (input port clocked by ideal_clock)
  Endpoint: istream_rdy[0]
            (output port clocked by ideal_clock)
  Path Group: FEEDTHROUGH
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 f
  ostream_rdy[0] (in)                                             0.0058    0.0055     0.1555 f
  ostream_rdy[0] (net)                          6       8.9092              0.0000     0.1555 f
  v/ostream_rdy (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)            0.0000     0.1555 f
  v/ostream_rdy (net)                                   8.9092              0.0000     0.1555 f
  v/U3/A (CLKBUF_X1)                                              0.0058    0.0100     0.1655 f
  v/U3/Z (CLKBUF_X1)                                              0.0194    0.0439     0.2094 f
  v/istream_rdy (net)                           1       7.3097              0.0000     0.2094 f
  v/istream_rdy (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)            0.0000     0.2094 f
  istream_rdy[0] (net)                                  7.3097              0.0000     0.2094 f
  istream_rdy[0] (out)                                            0.0194    0.0456     0.2550 f
  data arrival time                                                                    0.2550

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2550
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4050


  Startpoint: ostream_rdy[0]
              (input port clocked by ideal_clock)
  Endpoint: istream_rdy[0]
            (output port clocked by ideal_clock)
  Path Group: FEEDTHROUGH
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  ostream_rdy[0] (in)                                             0.0133    0.0119     0.1619 r
  ostream_rdy[0] (net)                          6       9.4334              0.0000     0.1619 r
  v/ostream_rdy (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)            0.0000     0.1619 r
  v/ostream_rdy (net)                                   9.4334              0.0000     0.1619 r
  v/U3/A (CLKBUF_X1)                                              0.0133    0.0108     0.1726 r
  v/U3/Z (CLKBUF_X1)                                              0.0198    0.0455     0.2181 r
  v/istream_rdy (net)                           1       7.3097              0.0000     0.2181 r
  v/istream_rdy (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)            0.0000     0.2181 r
  istream_rdy[0] (net)                                  7.3097              0.0000     0.2181 r
  istream_rdy[0] (out)                                            0.0198    0.0456     0.2637 r
  data arrival time                                                                    0.2637

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2637
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4137


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: v/val_reg/q_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REG2REG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                              0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                   0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                    0.0293    0.1109     0.1109 f
  v/val_reg/q[0] (net)          17      25.4921              0.0000     0.1109 f
  v/val_reg/U3/B1 (AOI22_X1)                       0.0293    0.0257     0.1367 f
  v/val_reg/U3/ZN (AOI22_X1)                       0.0144    0.0408     0.1774 r
  v/val_reg/n3 (net)             1       1.9611              0.0000     0.1774 r
  v/val_reg/U4/A2 (NOR2_X1)                        0.0144    0.0122     0.1897 r
  v/val_reg/U4/ZN (NOR2_X1)                        0.0031    0.0106     0.2003 f
  v/val_reg/n1 (net)             1       1.3721              0.0000     0.2003 f
  v/val_reg/q_reg_0_/D (DFF_X1)                    0.0031    0.0086     0.2089 f
  data arrival time                                                     0.2089

  clock ideal_clock (rise edge)                              0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                             0.0000     0.0000 r
  library hold time                                          0.0015     0.0015
  data required time                                                    0.0015
  ----------------------------------------------------------------------------------------------------
  data required time                                                    0.0015
  data arrival time                                                    -0.2089
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                           0.2073


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: v/val_reg/q_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REG2REG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                              0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                   0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                    0.0293    0.1109     0.1109 f
  v/val_reg/q[0] (net)          17      25.4921              0.0000     0.1109 f
  v/val_reg/U3/B1 (AOI22_X1)                       0.0293    0.0257     0.1367 f
  v/val_reg/U3/ZN (AOI22_X1)                       0.0144    0.0449     0.1816 r
  v/val_reg/n3 (net)             1       1.9611              0.0000     0.1816 r
  v/val_reg/U4/A2 (NOR2_X1)                        0.0144    0.0122     0.1938 r
  v/val_reg/U4/ZN (NOR2_X1)                        0.0031    0.0106     0.2044 f
  v/val_reg/n1 (net)             1       1.3721              0.0000     0.2044 f
  v/val_reg/q_reg_0_/D (DFF_X1)                    0.0031    0.0086     0.2130 f
  data arrival time                                                     0.2130

  clock ideal_clock (rise edge)                              0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                             0.0000     0.0000 r
  library hold time                                          0.0015     0.0015
  data required time                                                    0.0015
  ----------------------------------------------------------------------------------------------------
  data required time                                                    0.0015
  data arrival time                                                    -0.2130
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                           0.2115


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: v/val_reg/q_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REG2REG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                              0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                   0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                    0.0293    0.1109     0.1109 f
  v/val_reg/q[0] (net)          17      25.4921              0.0000     0.1109 f
  v/val_reg/U3/B1 (AOI22_X1)                       0.0293    0.0257     0.1367 f
  v/val_reg/U3/ZN (AOI22_X1)                       0.0144    0.0505     0.1872 r
  v/val_reg/n3 (net)             1       1.9611              0.0000     0.1872 r
  v/val_reg/U4/A2 (NOR2_X1)                        0.0144    0.0122     0.1994 r
  v/val_reg/U4/ZN (NOR2_X1)                        0.0031    0.0106     0.2100 f
  v/val_reg/n1 (net)             1       1.3721              0.0000     0.2100 f
  v/val_reg/q_reg_0_/D (DFF_X1)                    0.0031    0.0086     0.2186 f
  data arrival time                                                     0.2186

  clock ideal_clock (rise edge)                              0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                             0.0000     0.0000 r
  library hold time                                          0.0015     0.0015
  data required time                                                    0.0015
  ----------------------------------------------------------------------------------------------------
  data required time                                                    0.0015
  data arrival time                                                    -0.2186
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                           0.2171


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: v/val_reg/q_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REG2REG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                              0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                   0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                    0.0626    0.1413     0.1413 r
  v/val_reg/q[0] (net)          17      26.2535              0.0000     0.1413 r
  v/val_reg/U3/B1 (AOI22_X1)                       0.0626    0.0261     0.1674 r
  v/val_reg/U3/ZN (AOI22_X1)                       0.0072    0.0294     0.1967 f
  v/val_reg/n3 (net)             1       1.8736              0.0000     0.1967 f
  v/val_reg/U4/A2 (NOR2_X1)                        0.0072    0.0117     0.2084 f
  v/val_reg/U4/ZN (NOR2_X1)                        0.0143    0.0260     0.2344 r
  v/val_reg/n1 (net)             1       1.4500              0.0000     0.2344 r
  v/val_reg/q_reg_0_/D (DFF_X1)                    0.0143    0.0090     0.2434 r
  data arrival time                                                     0.2434

  clock ideal_clock (rise edge)                              0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                             0.0000     0.0000 r
  library hold time                                          0.0074     0.0074
  data required time                                                    0.0074
  ----------------------------------------------------------------------------------------------------
  data required time                                                    0.0074
  data arrival time                                                    -0.2434
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                           0.2361


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: v/val_reg/q_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REG2REG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                              0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                   0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                    0.0626    0.1413     0.1413 r
  v/val_reg/q[0] (net)          17      26.2535              0.0000     0.1413 r
  v/val_reg/U3/B1 (AOI22_X1)                       0.0626    0.0261     0.1674 r
  v/val_reg/U3/ZN (AOI22_X1)                       0.0072    0.0298     0.1972 f
  v/val_reg/n3 (net)             1       1.8736              0.0000     0.1972 f
  v/val_reg/U4/A2 (NOR2_X1)                        0.0072    0.0117     0.2089 f
  v/val_reg/U4/ZN (NOR2_X1)                        0.0143    0.0260     0.2349 r
  v/val_reg/n1 (net)             1       1.4500              0.0000     0.2349 r
  v/val_reg/q_reg_0_/D (DFF_X1)                    0.0143    0.0090     0.2439 r
  data arrival time                                                     0.2439

  clock ideal_clock (rise edge)                              0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                             0.0000     0.0000 r
  library hold time                                          0.0074     0.0074
  data required time                                                    0.0074
  ----------------------------------------------------------------------------------------------------
  data required time                                                    0.0074
  data arrival time                                                    -0.2439
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                           0.2365


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: v/val_reg/q_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REG2REG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                              0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                   0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                    0.0626    0.1413     0.1413 r
  v/val_reg/q[0] (net)          17      26.2535              0.0000     0.1413 r
  v/val_reg/U3/B1 (AOI22_X1)                       0.0626    0.0261     0.1674 r
  v/val_reg/U3/ZN (AOI22_X1)                       0.0072    0.0325     0.1998 f
  v/val_reg/n3 (net)             1       1.8736              0.0000     0.1998 f
  v/val_reg/U4/A2 (NOR2_X1)                        0.0072    0.0117     0.2115 f
  v/val_reg/U4/ZN (NOR2_X1)                        0.0143    0.0260     0.2375 r
  v/val_reg/n1 (net)             1       1.4500              0.0000     0.2375 r
  v/val_reg/q_reg_0_/D (DFF_X1)                    0.0143    0.0090     0.2466 r
  data arrival time                                                     0.2466

  clock ideal_clock (rise edge)                              0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                             0.0000     0.0000 r
  library hold time                                          0.0074     0.0074
  data required time                                                    0.0074
  ----------------------------------------------------------------------------------------------------
  data required time                                                    0.0074
  data arrival time                                                    -0.2466
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                           0.2392


  Startpoint: istream_msg[69]
              (input port clocked by ideal_clock)
  Endpoint: v/fn_reg/q_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[69] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[69] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[69] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[69] (net)                               1.4500              0.0000     0.1519 r
  v/fn_reg/d[5] (ProcDpathAluWrapper_vc_EnReg_p_nbits6_0)                   0.0000     0.1519 r
  v/fn_reg/d[5] (net)                                   1.4500              0.0000     0.1519 r
  v/fn_reg/q_reg_5_/D (DFF_X1)                                    0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/fn_reg/q_reg_5_/CK (DFF_X1)                                             0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[68]
              (input port clocked by ideal_clock)
  Endpoint: v/fn_reg/q_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[68] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[68] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[68] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[68] (net)                               1.4500              0.0000     0.1519 r
  v/fn_reg/d[4] (ProcDpathAluWrapper_vc_EnReg_p_nbits6_0)                   0.0000     0.1519 r
  v/fn_reg/d[4] (net)                                   1.4500              0.0000     0.1519 r
  v/fn_reg/q_reg_4_/D (DFF_X1)                                    0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/fn_reg/q_reg_4_/CK (DFF_X1)                                             0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[67]
              (input port clocked by ideal_clock)
  Endpoint: v/fn_reg/q_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[67] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[67] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[67] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[67] (net)                               1.4500              0.0000     0.1519 r
  v/fn_reg/d[3] (ProcDpathAluWrapper_vc_EnReg_p_nbits6_0)                   0.0000     0.1519 r
  v/fn_reg/d[3] (net)                                   1.4500              0.0000     0.1519 r
  v/fn_reg/q_reg_3_/D (DFF_X1)                                    0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/fn_reg/q_reg_3_/CK (DFF_X1)                                             0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[66]
              (input port clocked by ideal_clock)
  Endpoint: v/fn_reg/q_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[66] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[66] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[66] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[66] (net)                               1.4500              0.0000     0.1519 r
  v/fn_reg/d[2] (ProcDpathAluWrapper_vc_EnReg_p_nbits6_0)                   0.0000     0.1519 r
  v/fn_reg/d[2] (net)                                   1.4500              0.0000     0.1519 r
  v/fn_reg/q_reg_2_/D (DFF_X1)                                    0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/fn_reg/q_reg_2_/CK (DFF_X1)                                             0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[65]
              (input port clocked by ideal_clock)
  Endpoint: v/fn_reg/q_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[65] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[65] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[65] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[65] (net)                               1.4500              0.0000     0.1519 r
  v/fn_reg/d[1] (ProcDpathAluWrapper_vc_EnReg_p_nbits6_0)                   0.0000     0.1519 r
  v/fn_reg/d[1] (net)                                   1.4500              0.0000     0.1519 r
  v/fn_reg/q_reg_1_/D (DFF_X1)                                    0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/fn_reg/q_reg_1_/CK (DFF_X1)                                             0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[64]
              (input port clocked by ideal_clock)
  Endpoint: v/fn_reg/q_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[64] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[64] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[64] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[64] (net)                               1.4500              0.0000     0.1519 r
  v/fn_reg/d[0] (ProcDpathAluWrapper_vc_EnReg_p_nbits6_0)                   0.0000     0.1519 r
  v/fn_reg/d[0] (net)                                   1.4500              0.0000     0.1519 r
  v/fn_reg/q_reg_0_/D (DFF_X1)                                    0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/fn_reg/q_reg_0_/CK (DFF_X1)                                             0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[55]
              (input port clocked by ideal_clock)
  Endpoint: v/in0_reg/q_reg_23_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[55] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[55] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[55] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[55] (net)                               1.4500              0.0000     0.1519 r
  v/in0_reg/d[23] (ProcDpathAluWrapper_vc_EnReg_p_nbits32_0)                0.0000     0.1519 r
  v/in0_reg/d[23] (net)                                 1.4500              0.0000     0.1519 r
  v/in0_reg/q_reg_23_/D (DFF_X1)                                  0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/in0_reg/q_reg_23_/CK (DFF_X1)                                           0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[54]
              (input port clocked by ideal_clock)
  Endpoint: v/in0_reg/q_reg_22_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[54] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[54] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[54] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[54] (net)                               1.4500              0.0000     0.1519 r
  v/in0_reg/d[22] (ProcDpathAluWrapper_vc_EnReg_p_nbits32_0)                0.0000     0.1519 r
  v/in0_reg/d[22] (net)                                 1.4500              0.0000     0.1519 r
  v/in0_reg/q_reg_22_/D (DFF_X1)                                  0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/in0_reg/q_reg_22_/CK (DFF_X1)                                           0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[53]
              (input port clocked by ideal_clock)
  Endpoint: v/in0_reg/q_reg_21_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[53] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[53] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[53] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[53] (net)                               1.4500              0.0000     0.1519 r
  v/in0_reg/d[21] (ProcDpathAluWrapper_vc_EnReg_p_nbits32_0)                0.0000     0.1519 r
  v/in0_reg/d[21] (net)                                 1.4500              0.0000     0.1519 r
  v/in0_reg/q_reg_21_/D (DFF_X1)                                  0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/in0_reg/q_reg_21_/CK (DFF_X1)                                           0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[52]
              (input port clocked by ideal_clock)
  Endpoint: v/in0_reg/q_reg_20_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[52] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[52] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[52] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[52] (net)                               1.4500              0.0000     0.1519 r
  v/in0_reg/d[20] (ProcDpathAluWrapper_vc_EnReg_p_nbits32_0)                0.0000     0.1519 r
  v/in0_reg/d[20] (net)                                 1.4500              0.0000     0.1519 r
  v/in0_reg/q_reg_20_/D (DFF_X1)                                  0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/in0_reg/q_reg_20_/CK (DFF_X1)                                           0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[51]
              (input port clocked by ideal_clock)
  Endpoint: v/in0_reg/q_reg_19_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[51] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[51] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[51] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[51] (net)                               1.4500              0.0000     0.1519 r
  v/in0_reg/d[19] (ProcDpathAluWrapper_vc_EnReg_p_nbits32_0)                0.0000     0.1519 r
  v/in0_reg/d[19] (net)                                 1.4500              0.0000     0.1519 r
  v/in0_reg/q_reg_19_/D (DFF_X1)                                  0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/in0_reg/q_reg_19_/CK (DFF_X1)                                           0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[50]
              (input port clocked by ideal_clock)
  Endpoint: v/in0_reg/q_reg_18_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[50] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[50] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[50] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[50] (net)                               1.4500              0.0000     0.1519 r
  v/in0_reg/d[18] (ProcDpathAluWrapper_vc_EnReg_p_nbits32_0)                0.0000     0.1519 r
  v/in0_reg/d[18] (net)                                 1.4500              0.0000     0.1519 r
  v/in0_reg/q_reg_18_/D (DFF_X1)                                  0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/in0_reg/q_reg_18_/CK (DFF_X1)                                           0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[49]
              (input port clocked by ideal_clock)
  Endpoint: v/in0_reg/q_reg_17_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[49] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[49] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[49] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[49] (net)                               1.4500              0.0000     0.1519 r
  v/in0_reg/d[17] (ProcDpathAluWrapper_vc_EnReg_p_nbits32_0)                0.0000     0.1519 r
  v/in0_reg/d[17] (net)                                 1.4500              0.0000     0.1519 r
  v/in0_reg/q_reg_17_/D (DFF_X1)                                  0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/in0_reg/q_reg_17_/CK (DFF_X1)                                           0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[48]
              (input port clocked by ideal_clock)
  Endpoint: v/in0_reg/q_reg_16_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[48] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[48] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[48] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[48] (net)                               1.4500              0.0000     0.1519 r
  v/in0_reg/d[16] (ProcDpathAluWrapper_vc_EnReg_p_nbits32_0)                0.0000     0.1519 r
  v/in0_reg/d[16] (net)                                 1.4500              0.0000     0.1519 r
  v/in0_reg/q_reg_16_/D (DFF_X1)                                  0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/in0_reg/q_reg_16_/CK (DFF_X1)                                           0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[47]
              (input port clocked by ideal_clock)
  Endpoint: v/in0_reg/q_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[47] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[47] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[47] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[47] (net)                               1.4500              0.0000     0.1519 r
  v/in0_reg/d[15] (ProcDpathAluWrapper_vc_EnReg_p_nbits32_0)                0.0000     0.1519 r
  v/in0_reg/d[15] (net)                                 1.4500              0.0000     0.1519 r
  v/in0_reg/q_reg_15_/D (DFF_X1)                                  0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/in0_reg/q_reg_15_/CK (DFF_X1)                                           0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[46]
              (input port clocked by ideal_clock)
  Endpoint: v/in0_reg/q_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[46] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[46] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[46] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[46] (net)                               1.4500              0.0000     0.1519 r
  v/in0_reg/d[14] (ProcDpathAluWrapper_vc_EnReg_p_nbits32_0)                0.0000     0.1519 r
  v/in0_reg/d[14] (net)                                 1.4500              0.0000     0.1519 r
  v/in0_reg/q_reg_14_/D (DFF_X1)                                  0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/in0_reg/q_reg_14_/CK (DFF_X1)                                           0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[45]
              (input port clocked by ideal_clock)
  Endpoint: v/in0_reg/q_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[45] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[45] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[45] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[45] (net)                               1.4500              0.0000     0.1519 r
  v/in0_reg/d[13] (ProcDpathAluWrapper_vc_EnReg_p_nbits32_0)                0.0000     0.1519 r
  v/in0_reg/d[13] (net)                                 1.4500              0.0000     0.1519 r
  v/in0_reg/q_reg_13_/D (DFF_X1)                                  0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/in0_reg/q_reg_13_/CK (DFF_X1)                                           0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[44]
              (input port clocked by ideal_clock)
  Endpoint: v/in0_reg/q_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[44] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[44] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[44] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[44] (net)                               1.4500              0.0000     0.1519 r
  v/in0_reg/d[12] (ProcDpathAluWrapper_vc_EnReg_p_nbits32_0)                0.0000     0.1519 r
  v/in0_reg/d[12] (net)                                 1.4500              0.0000     0.1519 r
  v/in0_reg/q_reg_12_/D (DFF_X1)                                  0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/in0_reg/q_reg_12_/CK (DFF_X1)                                           0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[43]
              (input port clocked by ideal_clock)
  Endpoint: v/in0_reg/q_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[43] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[43] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[43] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[43] (net)                               1.4500              0.0000     0.1519 r
  v/in0_reg/d[11] (ProcDpathAluWrapper_vc_EnReg_p_nbits32_0)                0.0000     0.1519 r
  v/in0_reg/d[11] (net)                                 1.4500              0.0000     0.1519 r
  v/in0_reg/q_reg_11_/D (DFF_X1)                                  0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/in0_reg/q_reg_11_/CK (DFF_X1)                                           0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[42]
              (input port clocked by ideal_clock)
  Endpoint: v/in0_reg/q_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[42] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[42] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[42] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[42] (net)                               1.4500              0.0000     0.1519 r
  v/in0_reg/d[10] (ProcDpathAluWrapper_vc_EnReg_p_nbits32_0)                0.0000     0.1519 r
  v/in0_reg/d[10] (net)                                 1.4500              0.0000     0.1519 r
  v/in0_reg/q_reg_10_/D (DFF_X1)                                  0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/in0_reg/q_reg_10_/CK (DFF_X1)                                           0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[41]
              (input port clocked by ideal_clock)
  Endpoint: v/in0_reg/q_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[41] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[41] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[41] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[41] (net)                               1.4500              0.0000     0.1519 r
  v/in0_reg/d[9] (ProcDpathAluWrapper_vc_EnReg_p_nbits32_0)                 0.0000     0.1519 r
  v/in0_reg/d[9] (net)                                  1.4500              0.0000     0.1519 r
  v/in0_reg/q_reg_9_/D (DFF_X1)                                   0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/in0_reg/q_reg_9_/CK (DFF_X1)                                            0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[40]
              (input port clocked by ideal_clock)
  Endpoint: v/in0_reg/q_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[40] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[40] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[40] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[40] (net)                               1.4500              0.0000     0.1519 r
  v/in0_reg/d[8] (ProcDpathAluWrapper_vc_EnReg_p_nbits32_0)                 0.0000     0.1519 r
  v/in0_reg/d[8] (net)                                  1.4500              0.0000     0.1519 r
  v/in0_reg/q_reg_8_/D (DFF_X1)                                   0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/in0_reg/q_reg_8_/CK (DFF_X1)                                            0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[39]
              (input port clocked by ideal_clock)
  Endpoint: v/in0_reg/q_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[39] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[39] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[39] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[39] (net)                               1.4500              0.0000     0.1519 r
  v/in0_reg/d[7] (ProcDpathAluWrapper_vc_EnReg_p_nbits32_0)                 0.0000     0.1519 r
  v/in0_reg/d[7] (net)                                  1.4500              0.0000     0.1519 r
  v/in0_reg/q_reg_7_/D (DFF_X1)                                   0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/in0_reg/q_reg_7_/CK (DFF_X1)                                            0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[38]
              (input port clocked by ideal_clock)
  Endpoint: v/in0_reg/q_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[38] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[38] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[38] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[38] (net)                               1.4500              0.0000     0.1519 r
  v/in0_reg/d[6] (ProcDpathAluWrapper_vc_EnReg_p_nbits32_0)                 0.0000     0.1519 r
  v/in0_reg/d[6] (net)                                  1.4500              0.0000     0.1519 r
  v/in0_reg/q_reg_6_/D (DFF_X1)                                   0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/in0_reg/q_reg_6_/CK (DFF_X1)                                            0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[37]
              (input port clocked by ideal_clock)
  Endpoint: v/in0_reg/q_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[37] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[37] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[37] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[37] (net)                               1.4500              0.0000     0.1519 r
  v/in0_reg/d[5] (ProcDpathAluWrapper_vc_EnReg_p_nbits32_0)                 0.0000     0.1519 r
  v/in0_reg/d[5] (net)                                  1.4500              0.0000     0.1519 r
  v/in0_reg/q_reg_5_/D (DFF_X1)                                   0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/in0_reg/q_reg_5_/CK (DFF_X1)                                            0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[36]
              (input port clocked by ideal_clock)
  Endpoint: v/in0_reg/q_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[36] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[36] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[36] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[36] (net)                               1.4500              0.0000     0.1519 r
  v/in0_reg/d[4] (ProcDpathAluWrapper_vc_EnReg_p_nbits32_0)                 0.0000     0.1519 r
  v/in0_reg/d[4] (net)                                  1.4500              0.0000     0.1519 r
  v/in0_reg/q_reg_4_/D (DFF_X1)                                   0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/in0_reg/q_reg_4_/CK (DFF_X1)                                            0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[35]
              (input port clocked by ideal_clock)
  Endpoint: v/in0_reg/q_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[35] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[35] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[35] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[35] (net)                               1.4500              0.0000     0.1519 r
  v/in0_reg/d[3] (ProcDpathAluWrapper_vc_EnReg_p_nbits32_0)                 0.0000     0.1519 r
  v/in0_reg/d[3] (net)                                  1.4500              0.0000     0.1519 r
  v/in0_reg/q_reg_3_/D (DFF_X1)                                   0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/in0_reg/q_reg_3_/CK (DFF_X1)                                            0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[34]
              (input port clocked by ideal_clock)
  Endpoint: v/in0_reg/q_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[34] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[34] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[34] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[34] (net)                               1.4500              0.0000     0.1519 r
  v/in0_reg/d[2] (ProcDpathAluWrapper_vc_EnReg_p_nbits32_0)                 0.0000     0.1519 r
  v/in0_reg/d[2] (net)                                  1.4500              0.0000     0.1519 r
  v/in0_reg/q_reg_2_/D (DFF_X1)                                   0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/in0_reg/q_reg_2_/CK (DFF_X1)                                            0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[33]
              (input port clocked by ideal_clock)
  Endpoint: v/in0_reg/q_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[33] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[33] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[33] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[33] (net)                               1.4500              0.0000     0.1519 r
  v/in0_reg/d[1] (ProcDpathAluWrapper_vc_EnReg_p_nbits32_0)                 0.0000     0.1519 r
  v/in0_reg/d[1] (net)                                  1.4500              0.0000     0.1519 r
  v/in0_reg/q_reg_1_/D (DFF_X1)                                   0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/in0_reg/q_reg_1_/CK (DFF_X1)                                            0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: istream_msg[32]
              (input port clocked by ideal_clock)
  Endpoint: v/in0_reg/q_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1500     0.1500 r
  istream_msg[32] (in)                                            0.0042    0.0019     0.1519 r
  istream_msg[32] (net)                         1       1.4500              0.0000     0.1519 r
  v/istream_msg[32] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1519 r
  v/istream_msg[32] (net)                               1.4500              0.0000     0.1519 r
  v/in0_reg/d[0] (ProcDpathAluWrapper_vc_EnReg_p_nbits32_0)                 0.0000     0.1519 r
  v/in0_reg/d[0] (net)                                  1.4500              0.0000     0.1519 r
  v/in0_reg/q_reg_0_/D (DFF_X1)                                   0.0042    0.0090     0.1609 r
  data arrival time                                                                    0.1609

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/in0_reg/q_reg_0_/CK (DFF_X1)                                            0.0000     0.0000 r
  library hold time                                                         0.0044     0.0044
  data required time                                                                   0.0044
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0044
  data arrival time                                                                   -0.1609
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1566


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[14]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0293    0.1109     0.1109 f
  v/val_reg/q[0] (net)                         17      25.4921              0.0000     0.1109 f
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1109 f
  v/n4 (net)                                           25.4921              0.0000     0.1109 f
  v/U24/A1 (AND2_X1)                                              0.0293    0.0176     0.1285 f
  v/U24/ZN (AND2_X1)                                              0.0116    0.0479     0.1764 f
  v/ostream_msg[14] (net)                       1       7.3097              0.0000     0.1764 f
  v/ostream_msg[14] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1764 f
  ostream_msg[14] (net)                                 7.3097              0.0000     0.1764 f
  ostream_msg[14] (out)                                           0.0116    0.0456     0.2220 f
  data arrival time                                                                    0.2220

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2220
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.3720


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[13]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0293    0.1109     0.1109 f
  v/val_reg/q[0] (net)                         17      25.4921              0.0000     0.1109 f
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1109 f
  v/n4 (net)                                           25.4921              0.0000     0.1109 f
  v/U25/A1 (AND2_X1)                                              0.0293    0.0176     0.1285 f
  v/U25/ZN (AND2_X1)                                              0.0116    0.0479     0.1764 f
  v/ostream_msg[13] (net)                       1       7.3097              0.0000     0.1764 f
  v/ostream_msg[13] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1764 f
  ostream_msg[13] (net)                                 7.3097              0.0000     0.1764 f
  ostream_msg[13] (out)                                           0.0116    0.0456     0.2220 f
  data arrival time                                                                    0.2220

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2220
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.3720


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[12]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0293    0.1109     0.1109 f
  v/val_reg/q[0] (net)                         17      25.4921              0.0000     0.1109 f
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1109 f
  v/n4 (net)                                           25.4921              0.0000     0.1109 f
  v/U26/A1 (AND2_X1)                                              0.0293    0.0176     0.1285 f
  v/U26/ZN (AND2_X1)                                              0.0116    0.0479     0.1764 f
  v/ostream_msg[12] (net)                       1       7.3097              0.0000     0.1764 f
  v/ostream_msg[12] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1764 f
  ostream_msg[12] (net)                                 7.3097              0.0000     0.1764 f
  ostream_msg[12] (out)                                           0.0116    0.0456     0.2220 f
  data arrival time                                                                    0.2220

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2220
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.3720


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[11]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0293    0.1109     0.1109 f
  v/val_reg/q[0] (net)                         17      25.4921              0.0000     0.1109 f
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1109 f
  v/n4 (net)                                           25.4921              0.0000     0.1109 f
  v/U27/A1 (AND2_X1)                                              0.0293    0.0176     0.1285 f
  v/U27/ZN (AND2_X1)                                              0.0116    0.0479     0.1764 f
  v/ostream_msg[11] (net)                       1       7.3097              0.0000     0.1764 f
  v/ostream_msg[11] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1764 f
  ostream_msg[11] (net)                                 7.3097              0.0000     0.1764 f
  ostream_msg[11] (out)                                           0.0116    0.0456     0.2220 f
  data arrival time                                                                    0.2220

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2220
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.3720


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[10]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0293    0.1109     0.1109 f
  v/val_reg/q[0] (net)                         17      25.4921              0.0000     0.1109 f
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1109 f
  v/n4 (net)                                           25.4921              0.0000     0.1109 f
  v/U28/A1 (AND2_X1)                                              0.0293    0.0176     0.1285 f
  v/U28/ZN (AND2_X1)                                              0.0116    0.0479     0.1764 f
  v/ostream_msg[10] (net)                       1       7.3097              0.0000     0.1764 f
  v/ostream_msg[10] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.1764 f
  ostream_msg[10] (net)                                 7.3097              0.0000     0.1764 f
  ostream_msg[10] (out)                                           0.0116    0.0456     0.2220 f
  data arrival time                                                                    0.2220

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2220
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.3720


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[9]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0293    0.1109     0.1109 f
  v/val_reg/q[0] (net)                         17      25.4921              0.0000     0.1109 f
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1109 f
  v/n4 (net)                                           25.4921              0.0000     0.1109 f
  v/U29/A1 (AND2_X1)                                              0.0293    0.0176     0.1285 f
  v/U29/ZN (AND2_X1)                                              0.0116    0.0479     0.1764 f
  v/ostream_msg[9] (net)                        1       7.3097              0.0000     0.1764 f
  v/ostream_msg[9] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)         0.0000     0.1764 f
  ostream_msg[9] (net)                                  7.3097              0.0000     0.1764 f
  ostream_msg[9] (out)                                            0.0116    0.0456     0.2220 f
  data arrival time                                                                    0.2220

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2220
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.3720


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[8]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0293    0.1109     0.1109 f
  v/val_reg/q[0] (net)                         17      25.4921              0.0000     0.1109 f
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1109 f
  v/n4 (net)                                           25.4921              0.0000     0.1109 f
  v/U30/A1 (AND2_X1)                                              0.0293    0.0176     0.1285 f
  v/U30/ZN (AND2_X1)                                              0.0116    0.0479     0.1764 f
  v/ostream_msg[8] (net)                        1       7.3097              0.0000     0.1764 f
  v/ostream_msg[8] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)         0.0000     0.1764 f
  ostream_msg[8] (net)                                  7.3097              0.0000     0.1764 f
  ostream_msg[8] (out)                                            0.0116    0.0456     0.2220 f
  data arrival time                                                                    0.2220

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2220
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.3720


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[7]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0293    0.1109     0.1109 f
  v/val_reg/q[0] (net)                         17      25.4921              0.0000     0.1109 f
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1109 f
  v/n4 (net)                                           25.4921              0.0000     0.1109 f
  v/U31/A1 (AND2_X1)                                              0.0293    0.0176     0.1285 f
  v/U31/ZN (AND2_X1)                                              0.0116    0.0479     0.1764 f
  v/ostream_msg[7] (net)                        1       7.3097              0.0000     0.1764 f
  v/ostream_msg[7] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)         0.0000     0.1764 f
  ostream_msg[7] (net)                                  7.3097              0.0000     0.1764 f
  ostream_msg[7] (out)                                            0.0116    0.0456     0.2220 f
  data arrival time                                                                    0.2220

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2220
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.3720


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[6]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0293    0.1109     0.1109 f
  v/val_reg/q[0] (net)                         17      25.4921              0.0000     0.1109 f
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1109 f
  v/n4 (net)                                           25.4921              0.0000     0.1109 f
  v/U32/A1 (AND2_X1)                                              0.0293    0.0176     0.1285 f
  v/U32/ZN (AND2_X1)                                              0.0116    0.0479     0.1764 f
  v/ostream_msg[6] (net)                        1       7.3097              0.0000     0.1764 f
  v/ostream_msg[6] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)         0.0000     0.1764 f
  ostream_msg[6] (net)                                  7.3097              0.0000     0.1764 f
  ostream_msg[6] (out)                                            0.0116    0.0456     0.2220 f
  data arrival time                                                                    0.2220

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2220
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.3720


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[5]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0293    0.1109     0.1109 f
  v/val_reg/q[0] (net)                         17      25.4921              0.0000     0.1109 f
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1109 f
  v/n4 (net)                                           25.4921              0.0000     0.1109 f
  v/U33/A1 (AND2_X1)                                              0.0293    0.0176     0.1285 f
  v/U33/ZN (AND2_X1)                                              0.0116    0.0479     0.1764 f
  v/ostream_msg[5] (net)                        1       7.3097              0.0000     0.1764 f
  v/ostream_msg[5] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)         0.0000     0.1764 f
  ostream_msg[5] (net)                                  7.3097              0.0000     0.1764 f
  ostream_msg[5] (out)                                            0.0116    0.0456     0.2220 f
  data arrival time                                                                    0.2220

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2220
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.3720


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[4]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0293    0.1109     0.1109 f
  v/val_reg/q[0] (net)                         17      25.4921              0.0000     0.1109 f
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1109 f
  v/n4 (net)                                           25.4921              0.0000     0.1109 f
  v/U34/A1 (AND2_X1)                                              0.0293    0.0176     0.1285 f
  v/U34/ZN (AND2_X1)                                              0.0116    0.0479     0.1764 f
  v/ostream_msg[4] (net)                        1       7.3097              0.0000     0.1764 f
  v/ostream_msg[4] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)         0.0000     0.1764 f
  ostream_msg[4] (net)                                  7.3097              0.0000     0.1764 f
  ostream_msg[4] (out)                                            0.0116    0.0456     0.2220 f
  data arrival time                                                                    0.2220

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2220
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.3720


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[3]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0293    0.1109     0.1109 f
  v/val_reg/q[0] (net)                         17      25.4921              0.0000     0.1109 f
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1109 f
  v/n4 (net)                                           25.4921              0.0000     0.1109 f
  v/U35/A1 (AND2_X1)                                              0.0293    0.0176     0.1285 f
  v/U35/ZN (AND2_X1)                                              0.0116    0.0479     0.1764 f
  v/ostream_msg[3] (net)                        1       7.3097              0.0000     0.1764 f
  v/ostream_msg[3] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)         0.0000     0.1764 f
  ostream_msg[3] (net)                                  7.3097              0.0000     0.1764 f
  ostream_msg[3] (out)                                            0.0116    0.0456     0.2220 f
  data arrival time                                                                    0.2220

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2220
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.3720


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[2]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0293    0.1109     0.1109 f
  v/val_reg/q[0] (net)                         17      25.4921              0.0000     0.1109 f
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1109 f
  v/n4 (net)                                           25.4921              0.0000     0.1109 f
  v/U36/A1 (AND2_X1)                                              0.0293    0.0176     0.1285 f
  v/U36/ZN (AND2_X1)                                              0.0116    0.0479     0.1764 f
  v/ostream_msg[2] (net)                        1       7.3097              0.0000     0.1764 f
  v/ostream_msg[2] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)         0.0000     0.1764 f
  ostream_msg[2] (net)                                  7.3097              0.0000     0.1764 f
  ostream_msg[2] (out)                                            0.0116    0.0456     0.2220 f
  data arrival time                                                                    0.2220

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2220
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.3720


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[1]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0293    0.1109     0.1109 f
  v/val_reg/q[0] (net)                         17      25.4921              0.0000     0.1109 f
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1109 f
  v/n4 (net)                                           25.4921              0.0000     0.1109 f
  v/U37/A1 (AND2_X1)                                              0.0293    0.0176     0.1285 f
  v/U37/ZN (AND2_X1)                                              0.0116    0.0479     0.1764 f
  v/ostream_msg[1] (net)                        1       7.3097              0.0000     0.1764 f
  v/ostream_msg[1] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)         0.0000     0.1764 f
  ostream_msg[1] (net)                                  7.3097              0.0000     0.1764 f
  ostream_msg[1] (out)                                            0.0116    0.0456     0.2220 f
  data arrival time                                                                    0.2220

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2220
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.3720


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[0]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0293    0.1109     0.1109 f
  v/val_reg/q[0] (net)                         17      25.4921              0.0000     0.1109 f
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1109 f
  v/n4 (net)                                           25.4921              0.0000     0.1109 f
  v/U38/A1 (AND2_X1)                                              0.0293    0.0176     0.1285 f
  v/U38/ZN (AND2_X1)                                              0.0116    0.0479     0.1764 f
  v/ostream_msg[0] (net)                        1       7.3097              0.0000     0.1764 f
  v/ostream_msg[0] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)         0.0000     0.1764 f
  ostream_msg[0] (net)                                  7.3097              0.0000     0.1764 f
  ostream_msg[0] (out)                                            0.0116    0.0456     0.2220 f
  data arrival time                                                                    0.2220

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2220
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.3720


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[14]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0626    0.1413     0.1413 r
  v/val_reg/q[0] (net)                         17      26.2535              0.0000     0.1413 r
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1413 r
  v/n4 (net)                                           26.2535              0.0000     0.1413 r
  v/U24/A1 (AND2_X1)                                              0.0626    0.0181     0.1594 r
  v/U24/ZN (AND2_X1)                                              0.0203    0.0593     0.2187 r
  v/ostream_msg[14] (net)                       1       7.3097              0.0000     0.2187 r
  v/ostream_msg[14] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.2187 r
  ostream_msg[14] (net)                                 7.3097              0.0000     0.2187 r
  ostream_msg[14] (out)                                           0.0203    0.0456     0.2643 r
  data arrival time                                                                    0.2643

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2643
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4143


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[13]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0626    0.1413     0.1413 r
  v/val_reg/q[0] (net)                         17      26.2535              0.0000     0.1413 r
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1413 r
  v/n4 (net)                                           26.2535              0.0000     0.1413 r
  v/U25/A1 (AND2_X1)                                              0.0626    0.0181     0.1594 r
  v/U25/ZN (AND2_X1)                                              0.0203    0.0593     0.2187 r
  v/ostream_msg[13] (net)                       1       7.3097              0.0000     0.2187 r
  v/ostream_msg[13] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.2187 r
  ostream_msg[13] (net)                                 7.3097              0.0000     0.2187 r
  ostream_msg[13] (out)                                           0.0203    0.0456     0.2643 r
  data arrival time                                                                    0.2643

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2643
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4143


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[12]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0626    0.1413     0.1413 r
  v/val_reg/q[0] (net)                         17      26.2535              0.0000     0.1413 r
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1413 r
  v/n4 (net)                                           26.2535              0.0000     0.1413 r
  v/U26/A1 (AND2_X1)                                              0.0626    0.0181     0.1594 r
  v/U26/ZN (AND2_X1)                                              0.0203    0.0593     0.2187 r
  v/ostream_msg[12] (net)                       1       7.3097              0.0000     0.2187 r
  v/ostream_msg[12] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.2187 r
  ostream_msg[12] (net)                                 7.3097              0.0000     0.2187 r
  ostream_msg[12] (out)                                           0.0203    0.0456     0.2643 r
  data arrival time                                                                    0.2643

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2643
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4143


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[11]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0626    0.1413     0.1413 r
  v/val_reg/q[0] (net)                         17      26.2535              0.0000     0.1413 r
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1413 r
  v/n4 (net)                                           26.2535              0.0000     0.1413 r
  v/U27/A1 (AND2_X1)                                              0.0626    0.0181     0.1594 r
  v/U27/ZN (AND2_X1)                                              0.0203    0.0593     0.2187 r
  v/ostream_msg[11] (net)                       1       7.3097              0.0000     0.2187 r
  v/ostream_msg[11] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.2187 r
  ostream_msg[11] (net)                                 7.3097              0.0000     0.2187 r
  ostream_msg[11] (out)                                           0.0203    0.0456     0.2643 r
  data arrival time                                                                    0.2643

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2643
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4143


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[10]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0626    0.1413     0.1413 r
  v/val_reg/q[0] (net)                         17      26.2535              0.0000     0.1413 r
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1413 r
  v/n4 (net)                                           26.2535              0.0000     0.1413 r
  v/U28/A1 (AND2_X1)                                              0.0626    0.0181     0.1594 r
  v/U28/ZN (AND2_X1)                                              0.0203    0.0593     0.2187 r
  v/ostream_msg[10] (net)                       1       7.3097              0.0000     0.2187 r
  v/ostream_msg[10] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)        0.0000     0.2187 r
  ostream_msg[10] (net)                                 7.3097              0.0000     0.2187 r
  ostream_msg[10] (out)                                           0.0203    0.0456     0.2643 r
  data arrival time                                                                    0.2643

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2643
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4143


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[9]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0626    0.1413     0.1413 r
  v/val_reg/q[0] (net)                         17      26.2535              0.0000     0.1413 r
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1413 r
  v/n4 (net)                                           26.2535              0.0000     0.1413 r
  v/U29/A1 (AND2_X1)                                              0.0626    0.0181     0.1594 r
  v/U29/ZN (AND2_X1)                                              0.0203    0.0593     0.2187 r
  v/ostream_msg[9] (net)                        1       7.3097              0.0000     0.2187 r
  v/ostream_msg[9] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)         0.0000     0.2187 r
  ostream_msg[9] (net)                                  7.3097              0.0000     0.2187 r
  ostream_msg[9] (out)                                            0.0203    0.0456     0.2643 r
  data arrival time                                                                    0.2643

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2643
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4143


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[8]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0626    0.1413     0.1413 r
  v/val_reg/q[0] (net)                         17      26.2535              0.0000     0.1413 r
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1413 r
  v/n4 (net)                                           26.2535              0.0000     0.1413 r
  v/U30/A1 (AND2_X1)                                              0.0626    0.0181     0.1594 r
  v/U30/ZN (AND2_X1)                                              0.0203    0.0593     0.2187 r
  v/ostream_msg[8] (net)                        1       7.3097              0.0000     0.2187 r
  v/ostream_msg[8] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)         0.0000     0.2187 r
  ostream_msg[8] (net)                                  7.3097              0.0000     0.2187 r
  ostream_msg[8] (out)                                            0.0203    0.0456     0.2643 r
  data arrival time                                                                    0.2643

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2643
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4143


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[7]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0626    0.1413     0.1413 r
  v/val_reg/q[0] (net)                         17      26.2535              0.0000     0.1413 r
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1413 r
  v/n4 (net)                                           26.2535              0.0000     0.1413 r
  v/U31/A1 (AND2_X1)                                              0.0626    0.0181     0.1594 r
  v/U31/ZN (AND2_X1)                                              0.0203    0.0593     0.2187 r
  v/ostream_msg[7] (net)                        1       7.3097              0.0000     0.2187 r
  v/ostream_msg[7] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)         0.0000     0.2187 r
  ostream_msg[7] (net)                                  7.3097              0.0000     0.2187 r
  ostream_msg[7] (out)                                            0.0203    0.0456     0.2643 r
  data arrival time                                                                    0.2643

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2643
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4143


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[6]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0626    0.1413     0.1413 r
  v/val_reg/q[0] (net)                         17      26.2535              0.0000     0.1413 r
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1413 r
  v/n4 (net)                                           26.2535              0.0000     0.1413 r
  v/U32/A1 (AND2_X1)                                              0.0626    0.0181     0.1594 r
  v/U32/ZN (AND2_X1)                                              0.0203    0.0593     0.2187 r
  v/ostream_msg[6] (net)                        1       7.3097              0.0000     0.2187 r
  v/ostream_msg[6] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)         0.0000     0.2187 r
  ostream_msg[6] (net)                                  7.3097              0.0000     0.2187 r
  ostream_msg[6] (out)                                            0.0203    0.0456     0.2643 r
  data arrival time                                                                    0.2643

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2643
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4143


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[5]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0626    0.1413     0.1413 r
  v/val_reg/q[0] (net)                         17      26.2535              0.0000     0.1413 r
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1413 r
  v/n4 (net)                                           26.2535              0.0000     0.1413 r
  v/U33/A1 (AND2_X1)                                              0.0626    0.0181     0.1594 r
  v/U33/ZN (AND2_X1)                                              0.0203    0.0593     0.2187 r
  v/ostream_msg[5] (net)                        1       7.3097              0.0000     0.2187 r
  v/ostream_msg[5] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)         0.0000     0.2187 r
  ostream_msg[5] (net)                                  7.3097              0.0000     0.2187 r
  ostream_msg[5] (out)                                            0.0203    0.0456     0.2643 r
  data arrival time                                                                    0.2643

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2643
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4143


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[4]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0626    0.1413     0.1413 r
  v/val_reg/q[0] (net)                         17      26.2535              0.0000     0.1413 r
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1413 r
  v/n4 (net)                                           26.2535              0.0000     0.1413 r
  v/U34/A1 (AND2_X1)                                              0.0626    0.0181     0.1594 r
  v/U34/ZN (AND2_X1)                                              0.0203    0.0593     0.2187 r
  v/ostream_msg[4] (net)                        1       7.3097              0.0000     0.2187 r
  v/ostream_msg[4] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)         0.0000     0.2187 r
  ostream_msg[4] (net)                                  7.3097              0.0000     0.2187 r
  ostream_msg[4] (out)                                            0.0203    0.0456     0.2643 r
  data arrival time                                                                    0.2643

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2643
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4143


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[3]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0626    0.1413     0.1413 r
  v/val_reg/q[0] (net)                         17      26.2535              0.0000     0.1413 r
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1413 r
  v/n4 (net)                                           26.2535              0.0000     0.1413 r
  v/U35/A1 (AND2_X1)                                              0.0626    0.0181     0.1594 r
  v/U35/ZN (AND2_X1)                                              0.0203    0.0593     0.2187 r
  v/ostream_msg[3] (net)                        1       7.3097              0.0000     0.2187 r
  v/ostream_msg[3] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)         0.0000     0.2187 r
  ostream_msg[3] (net)                                  7.3097              0.0000     0.2187 r
  ostream_msg[3] (out)                                            0.0203    0.0456     0.2643 r
  data arrival time                                                                    0.2643

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2643
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4143


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[2]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0626    0.1413     0.1413 r
  v/val_reg/q[0] (net)                         17      26.2535              0.0000     0.1413 r
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1413 r
  v/n4 (net)                                           26.2535              0.0000     0.1413 r
  v/U36/A1 (AND2_X1)                                              0.0626    0.0181     0.1594 r
  v/U36/ZN (AND2_X1)                                              0.0203    0.0593     0.2187 r
  v/ostream_msg[2] (net)                        1       7.3097              0.0000     0.2187 r
  v/ostream_msg[2] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)         0.0000     0.2187 r
  ostream_msg[2] (net)                                  7.3097              0.0000     0.2187 r
  ostream_msg[2] (out)                                            0.0203    0.0456     0.2643 r
  data arrival time                                                                    0.2643

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2643
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4143


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[1]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0626    0.1413     0.1413 r
  v/val_reg/q[0] (net)                         17      26.2535              0.0000     0.1413 r
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1413 r
  v/n4 (net)                                           26.2535              0.0000     0.1413 r
  v/U37/A1 (AND2_X1)                                              0.0626    0.0181     0.1594 r
  v/U37/ZN (AND2_X1)                                              0.0203    0.0593     0.2187 r
  v/ostream_msg[1] (net)                        1       7.3097              0.0000     0.2187 r
  v/ostream_msg[1] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)         0.0000     0.2187 r
  ostream_msg[1] (net)                                  7.3097              0.0000     0.2187 r
  ostream_msg[1] (out)                                            0.0203    0.0456     0.2643 r
  data arrival time                                                                    0.2643

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2643
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4143


  Startpoint: v/val_reg/q_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: ostream_msg[0]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProcDpathAluWrapper 5K_hvratio_1_1       NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  v/val_reg/q_reg_0_/CK (DFF_X1)                                  0.0000    0.0000     0.0000 r
  v/val_reg/q_reg_0_/Q (DFF_X1)                                   0.0626    0.1413     0.1413 r
  v/val_reg/q[0] (net)                         17      26.2535              0.0000     0.1413 r
  v/val_reg/q[0] (ProcDpathAluWrapper_vc_EnResetReg_p_nbits1_0)             0.0000     0.1413 r
  v/n4 (net)                                           26.2535              0.0000     0.1413 r
  v/U38/A1 (AND2_X1)                                              0.0626    0.0181     0.1594 r
  v/U38/ZN (AND2_X1)                                              0.0203    0.0593     0.2187 r
  v/ostream_msg[0] (net)                        1       7.3097              0.0000     0.2187 r
  v/ostream_msg[0] (ProcDpathAluWrapper_proc_ProcDpathAluWrapper_0)         0.0000     0.2187 r
  ostream_msg[0] (net)                                  7.3097              0.0000     0.2187 r
  ostream_msg[0] (out)                                            0.0203    0.0456     0.2643 r
  data arrival time                                                                    0.2643

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  output external delay                                                    -0.1500    -0.1500
  data required time                                                                  -0.1500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1500
  data arrival time                                                                   -0.2643
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4143


1
