{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608177520725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608177520733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 04:58:40 2020 " "Processing started: Thu Dec 17 04:58:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608177520733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177520733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SoC_BarreFranche -c SoC_BarreFranche " "Command: quartus_map --read_settings_files=on --write_settings_files=off SoC_BarreFranche -c SoC_BarreFranche" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177520733 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608177522213 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608177522213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/functions/sopc/hw.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/functions/sopc/hw.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HW " "Found entity 1: HW" {  } { { "../../functions/SOPC/HW.bdf" "" { Schematic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/SOPC/HW.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177545453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177545453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/soc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/soc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SoC-rtl " "Found design unit 1: SoC-rtl" {  } { { "../Qsys/SoC/synthesis/SoC.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/SoC.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177548482 ""} { "Info" "ISGN_ENTITY_NAME" "1 SoC " "Found entity 1: SoC" {  } { { "../Qsys/SoC/synthesis/SoC.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/SoC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177548482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177548482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/soc_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/soc_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_rst_controller-rtl " "Found design unit 1: soc_rst_controller-rtl" {  } { { "../Qsys/SoC/synthesis/soc_rst_controller.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/soc_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177548535 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_rst_controller " "Found entity 1: soc_rst_controller" {  } { { "../Qsys/SoC/synthesis/soc_rst_controller.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/soc_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177548535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177548535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/soc_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/soc_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_rst_controller_001-rtl " "Found design unit 1: soc_rst_controller_001-rtl" {  } { { "../Qsys/SoC/synthesis/soc_rst_controller_001.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/soc_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177548572 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_rst_controller_001 " "Found entity 1: soc_rst_controller_001" {  } { { "../Qsys/SoC/synthesis/soc_rst_controller_001.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/soc_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177548572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177548572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../Qsys/SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177548643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177548643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../Qsys/SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177548761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177548761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_irq_mapper " "Found entity 1: SoC_irq_mapper" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_irq_mapper.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177548854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177548854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0 " "Found entity 1: SoC_mm_interconnect_0" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177549042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177549042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: SoC_mm_interconnect_0_avalon_st_adapter" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177549102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177549102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177549151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177549151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: SoC_mm_interconnect_0_rsp_mux_001" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177549278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177549278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../Qsys/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177549403 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../Qsys/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177549403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177549403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_mux " "Found entity 1: SoC_mm_interconnect_0_rsp_mux" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177549469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177549469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_demux_001 " "Found entity 1: SoC_mm_interconnect_0_rsp_demux_001" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177549504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177549504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_demux " "Found entity 1: SoC_mm_interconnect_0_rsp_demux" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177549531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177549531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_mux_001 " "Found entity 1: SoC_mm_interconnect_0_cmd_mux_001" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177549696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177549696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_mux " "Found entity 1: SoC_mm_interconnect_0_cmd_mux" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177549720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177549720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: SoC_mm_interconnect_0_cmd_demux_001" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177549817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177549817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_demux " "Found entity 1: SoC_mm_interconnect_0_cmd_demux" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177549874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177549874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608177549907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608177549909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_router_003_default_decode " "Found entity 1: SoC_mm_interconnect_0_router_003_default_decode" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177549936 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_router_003 " "Found entity 2: SoC_mm_interconnect_0_router_003" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177549936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177549936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608177549951 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608177549952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_router_002_default_decode " "Found entity 1: SoC_mm_interconnect_0_router_002_default_decode" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177549959 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_router_002 " "Found entity 2: SoC_mm_interconnect_0_router_002" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177549959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177549959 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608177550025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608177550028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_router_001_default_decode " "Found entity 1: SoC_mm_interconnect_0_router_001_default_decode" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177550068 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_router_001 " "Found entity 2: SoC_mm_interconnect_0_router_001" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177550068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177550068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608177550277 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608177550294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_router_default_decode " "Found entity 1: SoC_mm_interconnect_0_router_default_decode" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177550366 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_router " "Found entity 2: SoC_mm_interconnect_0_router" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177550366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177550366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../Qsys/SoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177550900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177550900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../Qsys/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177551564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177551564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../Qsys/SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177551695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177551695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../Qsys/SoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177551729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177551729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../Qsys/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177551785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177551785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../Qsys/SoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177551825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177551825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_jtag_sim_scfifo_w " "Found entity 1: SoC_jtag_sim_scfifo_w" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_jtag.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177551995 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_jtag_scfifo_w " "Found entity 2: SoC_jtag_scfifo_w" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_jtag.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177551995 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_jtag_sim_scfifo_r " "Found entity 3: SoC_jtag_sim_scfifo_r" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_jtag.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177551995 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_jtag_scfifo_r " "Found entity 4: SoC_jtag_scfifo_r" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_jtag.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177551995 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_jtag " "Found entity 5: SoC_jtag" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_jtag.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177551995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177551995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_SRAM " "Found entity 1: SoC_SRAM" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_SRAM.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177552025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177552025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-arc_pwm " "Found design unit 1: pwm-arc_pwm" {  } { { "../Qsys/SoC/synthesis/submodules/pwm.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/pwm.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177552222 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../Qsys/SoC/synthesis/submodules/pwm.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/pwm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177552222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177552222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/pwm_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/pwm_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_avalon-arc_pwm_avalon " "Found design unit 1: pwm_avalon-arc_pwm_avalon" {  } { { "../Qsys/SoC/synthesis/submodules/PWM_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/PWM_avalon.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177552285 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_avalon " "Found entity 1: pwm_avalon" {  } { { "../Qsys/SoC/synthesis/submodules/PWM_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/PWM_avalon.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177552285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177552285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-arc_counter " "Found design unit 1: counter-arc_counter" {  } { { "../Qsys/SoC/synthesis/submodules/counter.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/counter.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177553709 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "../Qsys/SoC/synthesis/submodules/counter.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/counter.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177553709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177553709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-arc_divider " "Found design unit 1: divider-arc_divider" {  } { { "../Qsys/SoC/synthesis/submodules/divider.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/divider.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177556026 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVIDER " "Found entity 1: DIVIDER" {  } { { "../Qsys/SoC/synthesis/submodules/divider.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177556026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177556026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/nmea_tx_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/nmea_tx_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NMEA_TX_avalon-arc_NMEA_TX_avalon " "Found design unit 1: NMEA_TX_avalon-arc_NMEA_TX_avalon" {  } { { "../Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177556047 ""} { "Info" "ISGN_ENTITY_NAME" "1 NMEA_TX_avalon " "Found entity 1: NMEA_TX_avalon" {  } { { "../Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177556047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177556047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-arc_UART_TX " "Found design unit 1: UART_TX-arc_UART_TX" {  } { { "../Qsys/SoC/synthesis/submodules/UART_TX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/UART_TX.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177556134 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../Qsys/SoC/synthesis/submodules/UART_TX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/UART_TX.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177556134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177556134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-arc_UART_RX " "Found design unit 1: UART_RX-arc_UART_RX" {  } { { "../Qsys/SoC/synthesis/submodules/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/UART_RX.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177557077 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../Qsys/SoC/synthesis/submodules/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/UART_RX.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177557077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177557077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/nmea_rx_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/nmea_rx_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NMEA_RX_avalon-arc_NMEA_RX_avalon " "Found design unit 1: NMEA_RX_avalon-arc_NMEA_RX_avalon" {  } { { "../Qsys/SoC/synthesis/submodules/NMEA_RX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/NMEA_RX_avalon.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177557299 ""} { "Info" "ISGN_ENTITY_NAME" "1 NMEA_RX_avalon " "Found entity 1: NMEA_RX_avalon" {  } { { "../Qsys/SoC/synthesis/submodules/NMEA_RX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/NMEA_RX_avalon.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177557299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177557299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_nios_mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_nios_mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_NIOS_MCU " "Found entity 1: SoC_NIOS_MCU" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177557619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177557619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_nios_mcu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_nios_mcu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_NIOS_MCU_cpu_register_bank_a_module " "Found entity 1: SoC_NIOS_MCU_cpu_register_bank_a_module" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558162 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_NIOS_MCU_cpu_register_bank_b_module " "Found entity 2: SoC_NIOS_MCU_cpu_register_bank_b_module" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558162 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_NIOS_MCU_cpu_nios2_oci_debug " "Found entity 3: SoC_NIOS_MCU_cpu_nios2_oci_debug" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558162 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_NIOS_MCU_cpu_nios2_oci_break " "Found entity 4: SoC_NIOS_MCU_cpu_nios2_oci_break" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558162 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_NIOS_MCU_cpu_nios2_oci_xbrk " "Found entity 5: SoC_NIOS_MCU_cpu_nios2_oci_xbrk" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558162 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_NIOS_MCU_cpu_nios2_oci_dbrk " "Found entity 6: SoC_NIOS_MCU_cpu_nios2_oci_dbrk" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558162 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_NIOS_MCU_cpu_nios2_oci_itrace " "Found entity 7: SoC_NIOS_MCU_cpu_nios2_oci_itrace" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558162 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_NIOS_MCU_cpu_nios2_oci_td_mode " "Found entity 8: SoC_NIOS_MCU_cpu_nios2_oci_td_mode" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558162 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_NIOS_MCU_cpu_nios2_oci_dtrace " "Found entity 9: SoC_NIOS_MCU_cpu_nios2_oci_dtrace" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558162 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_NIOS_MCU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: SoC_NIOS_MCU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558162 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_NIOS_MCU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: SoC_NIOS_MCU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558162 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_NIOS_MCU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: SoC_NIOS_MCU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558162 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_NIOS_MCU_cpu_nios2_oci_fifo " "Found entity 13: SoC_NIOS_MCU_cpu_nios2_oci_fifo" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558162 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_NIOS_MCU_cpu_nios2_oci_pib " "Found entity 14: SoC_NIOS_MCU_cpu_nios2_oci_pib" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558162 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_NIOS_MCU_cpu_nios2_oci_im " "Found entity 15: SoC_NIOS_MCU_cpu_nios2_oci_im" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558162 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_NIOS_MCU_cpu_nios2_performance_monitors " "Found entity 16: SoC_NIOS_MCU_cpu_nios2_performance_monitors" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558162 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_NIOS_MCU_cpu_nios2_avalon_reg " "Found entity 17: SoC_NIOS_MCU_cpu_nios2_avalon_reg" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558162 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_NIOS_MCU_cpu_ociram_sp_ram_module " "Found entity 18: SoC_NIOS_MCU_cpu_ociram_sp_ram_module" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558162 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_NIOS_MCU_cpu_nios2_ocimem " "Found entity 19: SoC_NIOS_MCU_cpu_nios2_ocimem" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558162 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_NIOS_MCU_cpu_nios2_oci " "Found entity 20: SoC_NIOS_MCU_cpu_nios2_oci" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558162 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_NIOS_MCU_cpu " "Found entity 21: SoC_NIOS_MCU_cpu" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177558162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_nios_mcu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_nios_mcu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_NIOS_MCU_cpu_debug_slave_sysclk " "Found entity 1: SoC_NIOS_MCU_cpu_debug_slave_sysclk" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177558412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_nios_mcu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_nios_mcu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_NIOS_MCU_cpu_debug_slave_tck " "Found entity 1: SoC_NIOS_MCU_cpu_debug_slave_tck" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu_debug_slave_tck.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177558478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_nios_mcu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_nios_mcu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_NIOS_MCU_cpu_debug_slave_wrapper " "Found entity 1: SoC_NIOS_MCU_cpu_debug_slave_wrapper" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177558516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_nios_mcu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_nios_mcu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_NIOS_MCU_cpu_test_bench " "Found entity 1: SoC_NIOS_MCU_cpu_test_bench" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu_test_bench.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177558587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_LEDs " "Found entity 1: SoC_LEDs" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_LEDs.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177558629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/soc_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_KEYs " "Found entity 1: SoC_KEYs" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_KEYs.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_KEYs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177558663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/anemometre_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/anemometre_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anemometre_avalon-arc_anemometre_avalon " "Found design unit 1: anemometre_avalon-arc_anemometre_avalon" {  } { { "../Qsys/SoC/synthesis/submodules/ANEMOMETRE_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/ANEMOMETRE_avalon.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558731 ""} { "Info" "ISGN_ENTITY_NAME" "1 anemometre_avalon " "Found entity 1: anemometre_avalon" {  } { { "../Qsys/SoC/synthesis/submodules/ANEMOMETRE_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/ANEMOMETRE_avalon.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177558731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/anemometre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/sopc_dev/qsys/soc/synthesis/submodules/anemometre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANEMOMETRE-ARC_ANEMOMETRE " "Found design unit 1: ANEMOMETRE-ARC_ANEMOMETRE" {  } { { "../Qsys/SoC/synthesis/submodules/anemometre.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/anemometre.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558767 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANEMOMETRE " "Found entity 1: ANEMOMETRE" {  } { { "../Qsys/SoC/synthesis/submodules/anemometre.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/anemometre.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177558767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177558767 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HW " "Elaborating entity \"HW\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608177561683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC SoC:inst " "Elaborating entity \"SoC\" for hierarchy \"SoC:inst\"" {  } { { "../../functions/SOPC/HW.bdf" "inst" { Schematic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/SOPC/HW.bdf" { { 64 624 1200 568 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177561712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anemometre_avalon SoC:inst\|anemometre_avalon:anemometer " "Elaborating entity \"anemometre_avalon\" for hierarchy \"SoC:inst\|anemometre_avalon:anemometer\"" {  } { { "../Qsys/SoC/synthesis/SoC.vhd" "anemometer" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/SoC.vhd" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177561835 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "code ANEMOMETRE_avalon.vhd(27) " "Verilog HDL or VHDL warning at ANEMOMETRE_avalon.vhd(27): object \"code\" assigned a value but never read" {  } { { "../Qsys/SoC/synthesis/submodules/ANEMOMETRE_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/ANEMOMETRE_avalon.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608177561836 "|HW|SoC:inst|anemometre_avalon:anemometer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANEMOMETRE SoC:inst\|anemometre_avalon:anemometer\|ANEMOMETRE:pwm " "Elaborating entity \"ANEMOMETRE\" for hierarchy \"SoC:inst\|anemometre_avalon:anemometer\|ANEMOMETRE:pwm\"" {  } { { "../Qsys/SoC/synthesis/submodules/ANEMOMETRE_avalon.vhd" "pwm" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/ANEMOMETRE_avalon.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177561882 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "present_State anemometre.vhd(63) " "VHDL Process Statement warning at anemometre.vhd(63): signal \"present_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/anemometre.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/anemometre.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177561884 "|HW|SoC:inst|anemometre_avalon:anemometer|ANEMOMETRE:pwm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "continu anemometre.vhd(65) " "VHDL Process Statement warning at anemometre.vhd(65): signal \"continu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/anemometre.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/anemometre.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177561885 "|HW|SoC:inst|anemometre_avalon:anemometer|ANEMOMETRE:pwm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_stop anemometre.vhd(65) " "VHDL Process Statement warning at anemometre.vhd(65): signal \"start_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/anemometre.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/anemometre.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177561885 "|HW|SoC:inst|anemometre_avalon:anemometer|ANEMOMETRE:pwm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "present_State anemometre.vhd(68) " "VHDL Process Statement warning at anemometre.vhd(68): signal \"present_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/anemometre.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/anemometre.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177561885 "|HW|SoC:inst|anemometre_avalon:anemometer|ANEMOMETRE:pwm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_seconde anemometre.vhd(72) " "VHDL Process Statement warning at anemometre.vhd(72): signal \"int_seconde\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/anemometre.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/anemometre.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177561885 "|HW|SoC:inst|anemometre_avalon:anemometer|ANEMOMETRE:pwm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "present_State anemometre.vhd(75) " "VHDL Process Statement warning at anemometre.vhd(75): signal \"present_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/anemometre.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/anemometre.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177561886 "|HW|SoC:inst|anemometre_avalon:anemometer|ANEMOMETRE:pwm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "continu anemometre.vhd(79) " "VHDL Process Statement warning at anemometre.vhd(79): signal \"continu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/anemometre.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/anemometre.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177561886 "|HW|SoC:inst|anemometre_avalon:anemometer|ANEMOMETRE:pwm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "continu anemometre.vhd(81) " "VHDL Process Statement warning at anemometre.vhd(81): signal \"continu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/anemometre.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/anemometre.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177561887 "|HW|SoC:inst|anemometre_avalon:anemometer|ANEMOMETRE:pwm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_stop anemometre.vhd(81) " "VHDL Process Statement warning at anemometre.vhd(81): signal \"start_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/anemometre.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/anemometre.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177561887 "|HW|SoC:inst|anemometre_avalon:anemometer|ANEMOMETRE:pwm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "continu anemometre.vhd(83) " "VHDL Process Statement warning at anemometre.vhd(83): signal \"continu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/anemometre.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/anemometre.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177561887 "|HW|SoC:inst|anemometre_avalon:anemometer|ANEMOMETRE:pwm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_stop anemometre.vhd(83) " "VHDL Process Statement warning at anemometre.vhd(83): signal \"start_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/anemometre.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/anemometre.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177561888 "|HW|SoC:inst|anemometre_avalon:anemometer|ANEMOMETRE:pwm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "present_State anemometre.vhd(86) " "VHDL Process Statement warning at anemometre.vhd(86): signal \"present_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/anemometre.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/anemometre.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177561888 "|HW|SoC:inst|anemometre_avalon:anemometer|ANEMOMETRE:pwm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_stop anemometre.vhd(93) " "VHDL Process Statement warning at anemometre.vhd(93): signal \"start_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/anemometre.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/anemometre.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177561888 "|HW|SoC:inst|anemometre_avalon:anemometer|ANEMOMETRE:pwm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "present_State anemometre.vhd(96) " "VHDL Process Statement warning at anemometre.vhd(96): signal \"present_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/anemometre.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/anemometre.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177561889 "|HW|SoC:inst|anemometre_avalon:anemometer|ANEMOMETRE:pwm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVIDER SoC:inst\|anemometre_avalon:anemometer\|ANEMOMETRE:pwm\|DIVIDER:clock_div " "Elaborating entity \"DIVIDER\" for hierarchy \"SoC:inst\|anemometre_avalon:anemometer\|ANEMOMETRE:pwm\|DIVIDER:clock_div\"" {  } { { "../Qsys/SoC/synthesis/submodules/anemometre.vhd" "clock_div" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/anemometre.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177561916 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prescaler divider.vhd(32) " "VHDL Process Statement warning at divider.vhd(32): signal \"prescaler\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/divider.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/divider.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177561917 "|HW|SoC:inst|anemometre_avalon:anemometer|ANEMOMETRE:pwm|DIVIDER:clock_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER SoC:inst\|anemometre_avalon:anemometer\|ANEMOMETRE:pwm\|DIVIDER:clock_div\|COUNTER:counter1 " "Elaborating entity \"COUNTER\" for hierarchy \"SoC:inst\|anemometre_avalon:anemometer\|ANEMOMETRE:pwm\|DIVIDER:clock_div\|COUNTER:counter1\"" {  } { { "../Qsys/SoC/synthesis/submodules/divider.vhd" "counter1" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/divider.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177561940 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction counter.vhd(51) " "VHDL Process Statement warning at counter.vhd(51): signal \"direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/counter.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/counter.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177561940 "|HW|SoC:inst|anemometre_avalon:anemometer|ANEMOMETRE:pwm|DIVIDER:clock_div|COUNTER:counter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER SoC:inst\|anemometre_avalon:anemometer\|ANEMOMETRE:pwm\|COUNTER:freq_count " "Elaborating entity \"COUNTER\" for hierarchy \"SoC:inst\|anemometre_avalon:anemometer\|ANEMOMETRE:pwm\|COUNTER:freq_count\"" {  } { { "../Qsys/SoC/synthesis/submodules/anemometre.vhd" "freq_count" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/anemometre.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177561980 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction counter.vhd(51) " "VHDL Process Statement warning at counter.vhd(51): signal \"direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/counter.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/counter.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177561981 "|HW|SoC:inst|anemometre_avalon:anemometer|ANEMOMETRE:pwm|COUNTER:freq_count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_KEYs SoC:inst\|SoC_KEYs:keys " "Elaborating entity \"SoC_KEYs\" for hierarchy \"SoC:inst\|SoC_KEYs:keys\"" {  } { { "../Qsys/SoC/synthesis/SoC.vhd" "keys" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/SoC.vhd" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177562012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_LEDs SoC:inst\|SoC_LEDs:leds " "Elaborating entity \"SoC_LEDs\" for hierarchy \"SoC:inst\|SoC_LEDs:leds\"" {  } { { "../Qsys/SoC/synthesis/SoC.vhd" "leds" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/SoC.vhd" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177562035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_NIOS_MCU SoC:inst\|SoC_NIOS_MCU:nios_mcu " "Elaborating entity \"SoC_NIOS_MCU\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\"" {  } { { "../Qsys/SoC/synthesis/SoC.vhd" "nios_mcu" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/SoC.vhd" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177562061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_NIOS_MCU_cpu SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu " "Elaborating entity \"SoC_NIOS_MCU_cpu\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU.v" "cpu" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177562092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_NIOS_MCU_cpu_test_bench SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_test_bench:the_SoC_NIOS_MCU_cpu_test_bench " "Elaborating entity \"SoC_NIOS_MCU_cpu_test_bench\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_test_bench:the_SoC_NIOS_MCU_cpu_test_bench\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "the_SoC_NIOS_MCU_cpu_test_bench" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177562266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_NIOS_MCU_cpu_register_bank_a_module SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_register_bank_a_module:SoC_NIOS_MCU_cpu_register_bank_a " "Elaborating entity \"SoC_NIOS_MCU_cpu_register_bank_a_module\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_register_bank_a_module:SoC_NIOS_MCU_cpu_register_bank_a\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "SoC_NIOS_MCU_cpu_register_bank_a" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177562321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_register_bank_a_module:SoC_NIOS_MCU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_register_bank_a_module:SoC_NIOS_MCU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "the_altsyncram" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177562600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_register_bank_a_module:SoC_NIOS_MCU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_register_bank_a_module:SoC_NIOS_MCU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177562639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_register_bank_a_module:SoC_NIOS_MCU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_register_bank_a_module:SoC_NIOS_MCU_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177562640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177562640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177562640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177562640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177562640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177562640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177562640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177562640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177562640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177562640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177562640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177562640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177562640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177562640 ""}  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608177562640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177562738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177562738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_register_bank_a_module:SoC_NIOS_MCU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_register_bank_a_module:SoC_NIOS_MCU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/devtools/intel/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177562743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_NIOS_MCU_cpu_register_bank_b_module SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_register_bank_b_module:SoC_NIOS_MCU_cpu_register_bank_b " "Elaborating entity \"SoC_NIOS_MCU_cpu_register_bank_b_module\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_register_bank_b_module:SoC_NIOS_MCU_cpu_register_bank_b\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "SoC_NIOS_MCU_cpu_register_bank_b" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177562807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_NIOS_MCU_cpu_nios2_oci SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci " "Elaborating entity \"SoC_NIOS_MCU_cpu_nios2_oci\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "the_SoC_NIOS_MCU_cpu_nios2_oci" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177562911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_NIOS_MCU_cpu_nios2_oci_debug SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_debug:the_SoC_NIOS_MCU_cpu_nios2_oci_debug " "Elaborating entity \"SoC_NIOS_MCU_cpu_nios2_oci_debug\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_debug:the_SoC_NIOS_MCU_cpu_nios2_oci_debug\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "the_SoC_NIOS_MCU_cpu_nios2_oci_debug" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177562982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_debug:the_SoC_NIOS_MCU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_debug:the_SoC_NIOS_MCU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177563156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_debug:the_SoC_NIOS_MCU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_debug:the_SoC_NIOS_MCU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177563206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_debug:the_SoC_NIOS_MCU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_debug:the_SoC_NIOS_MCU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177563206 ""}  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608177563206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_NIOS_MCU_cpu_nios2_oci_break SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_break:the_SoC_NIOS_MCU_cpu_nios2_oci_break " "Elaborating entity \"SoC_NIOS_MCU_cpu_nios2_oci_break\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_break:the_SoC_NIOS_MCU_cpu_nios2_oci_break\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "the_SoC_NIOS_MCU_cpu_nios2_oci_break" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177563242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_NIOS_MCU_cpu_nios2_oci_xbrk SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_xbrk:the_SoC_NIOS_MCU_cpu_nios2_oci_xbrk " "Elaborating entity \"SoC_NIOS_MCU_cpu_nios2_oci_xbrk\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_xbrk:the_SoC_NIOS_MCU_cpu_nios2_oci_xbrk\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "the_SoC_NIOS_MCU_cpu_nios2_oci_xbrk" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177563353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_NIOS_MCU_cpu_nios2_oci_dbrk SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_dbrk:the_SoC_NIOS_MCU_cpu_nios2_oci_dbrk " "Elaborating entity \"SoC_NIOS_MCU_cpu_nios2_oci_dbrk\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_dbrk:the_SoC_NIOS_MCU_cpu_nios2_oci_dbrk\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "the_SoC_NIOS_MCU_cpu_nios2_oci_dbrk" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177563380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_NIOS_MCU_cpu_nios2_oci_itrace SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_itrace:the_SoC_NIOS_MCU_cpu_nios2_oci_itrace " "Elaborating entity \"SoC_NIOS_MCU_cpu_nios2_oci_itrace\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_itrace:the_SoC_NIOS_MCU_cpu_nios2_oci_itrace\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "the_SoC_NIOS_MCU_cpu_nios2_oci_itrace" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177563408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_NIOS_MCU_cpu_nios2_oci_dtrace SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_dtrace:the_SoC_NIOS_MCU_cpu_nios2_oci_dtrace " "Elaborating entity \"SoC_NIOS_MCU_cpu_nios2_oci_dtrace\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_dtrace:the_SoC_NIOS_MCU_cpu_nios2_oci_dtrace\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "the_SoC_NIOS_MCU_cpu_nios2_oci_dtrace" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177563440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_NIOS_MCU_cpu_nios2_oci_td_mode SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_dtrace:the_SoC_NIOS_MCU_cpu_nios2_oci_dtrace\|SoC_NIOS_MCU_cpu_nios2_oci_td_mode:SoC_NIOS_MCU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_NIOS_MCU_cpu_nios2_oci_td_mode\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_dtrace:the_SoC_NIOS_MCU_cpu_nios2_oci_dtrace\|SoC_NIOS_MCU_cpu_nios2_oci_td_mode:SoC_NIOS_MCU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "SoC_NIOS_MCU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177563534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_NIOS_MCU_cpu_nios2_oci_fifo SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_fifo:the_SoC_NIOS_MCU_cpu_nios2_oci_fifo " "Elaborating entity \"SoC_NIOS_MCU_cpu_nios2_oci_fifo\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_fifo:the_SoC_NIOS_MCU_cpu_nios2_oci_fifo\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "the_SoC_NIOS_MCU_cpu_nios2_oci_fifo" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177563579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_NIOS_MCU_cpu_nios2_oci_compute_input_tm_cnt SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_fifo:the_SoC_NIOS_MCU_cpu_nios2_oci_fifo\|SoC_NIOS_MCU_cpu_nios2_oci_compute_input_tm_cnt:the_SoC_NIOS_MCU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SoC_NIOS_MCU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_fifo:the_SoC_NIOS_MCU_cpu_nios2_oci_fifo\|SoC_NIOS_MCU_cpu_nios2_oci_compute_input_tm_cnt:the_SoC_NIOS_MCU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "the_SoC_NIOS_MCU_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177563660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_NIOS_MCU_cpu_nios2_oci_fifo_wrptr_inc SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_fifo:the_SoC_NIOS_MCU_cpu_nios2_oci_fifo\|SoC_NIOS_MCU_cpu_nios2_oci_fifo_wrptr_inc:the_SoC_NIOS_MCU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SoC_NIOS_MCU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_fifo:the_SoC_NIOS_MCU_cpu_nios2_oci_fifo\|SoC_NIOS_MCU_cpu_nios2_oci_fifo_wrptr_inc:the_SoC_NIOS_MCU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "the_SoC_NIOS_MCU_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177563675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_NIOS_MCU_cpu_nios2_oci_fifo_cnt_inc SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_fifo:the_SoC_NIOS_MCU_cpu_nios2_oci_fifo\|SoC_NIOS_MCU_cpu_nios2_oci_fifo_cnt_inc:the_SoC_NIOS_MCU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SoC_NIOS_MCU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_fifo:the_SoC_NIOS_MCU_cpu_nios2_oci_fifo\|SoC_NIOS_MCU_cpu_nios2_oci_fifo_cnt_inc:the_SoC_NIOS_MCU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "the_SoC_NIOS_MCU_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177563695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_NIOS_MCU_cpu_nios2_oci_pib SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_pib:the_SoC_NIOS_MCU_cpu_nios2_oci_pib " "Elaborating entity \"SoC_NIOS_MCU_cpu_nios2_oci_pib\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_pib:the_SoC_NIOS_MCU_cpu_nios2_oci_pib\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "the_SoC_NIOS_MCU_cpu_nios2_oci_pib" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177563720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_NIOS_MCU_cpu_nios2_oci_im SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_im:the_SoC_NIOS_MCU_cpu_nios2_oci_im " "Elaborating entity \"SoC_NIOS_MCU_cpu_nios2_oci_im\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_im:the_SoC_NIOS_MCU_cpu_nios2_oci_im\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "the_SoC_NIOS_MCU_cpu_nios2_oci_im" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177563739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_NIOS_MCU_cpu_nios2_avalon_reg SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_avalon_reg:the_SoC_NIOS_MCU_cpu_nios2_avalon_reg " "Elaborating entity \"SoC_NIOS_MCU_cpu_nios2_avalon_reg\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_avalon_reg:the_SoC_NIOS_MCU_cpu_nios2_avalon_reg\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "the_SoC_NIOS_MCU_cpu_nios2_avalon_reg" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177563768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_NIOS_MCU_cpu_nios2_ocimem SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_ocimem:the_SoC_NIOS_MCU_cpu_nios2_ocimem " "Elaborating entity \"SoC_NIOS_MCU_cpu_nios2_ocimem\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_ocimem:the_SoC_NIOS_MCU_cpu_nios2_ocimem\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "the_SoC_NIOS_MCU_cpu_nios2_ocimem" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177563802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_NIOS_MCU_cpu_ociram_sp_ram_module SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_ocimem:the_SoC_NIOS_MCU_cpu_nios2_ocimem\|SoC_NIOS_MCU_cpu_ociram_sp_ram_module:SoC_NIOS_MCU_cpu_ociram_sp_ram " "Elaborating entity \"SoC_NIOS_MCU_cpu_ociram_sp_ram_module\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_ocimem:the_SoC_NIOS_MCU_cpu_nios2_ocimem\|SoC_NIOS_MCU_cpu_ociram_sp_ram_module:SoC_NIOS_MCU_cpu_ociram_sp_ram\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "SoC_NIOS_MCU_cpu_ociram_sp_ram" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177563885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_ocimem:the_SoC_NIOS_MCU_cpu_nios2_ocimem\|SoC_NIOS_MCU_cpu_ociram_sp_ram_module:SoC_NIOS_MCU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_ocimem:the_SoC_NIOS_MCU_cpu_nios2_ocimem\|SoC_NIOS_MCU_cpu_ociram_sp_ram_module:SoC_NIOS_MCU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "the_altsyncram" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177563925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_ocimem:the_SoC_NIOS_MCU_cpu_nios2_ocimem\|SoC_NIOS_MCU_cpu_ociram_sp_ram_module:SoC_NIOS_MCU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_ocimem:the_SoC_NIOS_MCU_cpu_nios2_ocimem\|SoC_NIOS_MCU_cpu_ociram_sp_ram_module:SoC_NIOS_MCU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177563955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_ocimem:the_SoC_NIOS_MCU_cpu_nios2_ocimem\|SoC_NIOS_MCU_cpu_ociram_sp_ram_module:SoC_NIOS_MCU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_ocimem:the_SoC_NIOS_MCU_cpu_nios2_ocimem\|SoC_NIOS_MCU_cpu_ociram_sp_ram_module:SoC_NIOS_MCU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177563955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177563955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177563955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177563955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177563955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177563955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177563955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177563955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177563955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177563955 ""}  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608177563955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177564063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177564063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_ocimem:the_SoC_NIOS_MCU_cpu_nios2_ocimem\|SoC_NIOS_MCU_cpu_ociram_sp_ram_module:SoC_NIOS_MCU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_ocimem:the_SoC_NIOS_MCU_cpu_nios2_ocimem\|SoC_NIOS_MCU_cpu_ociram_sp_ram_module:SoC_NIOS_MCU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/devtools/intel/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177564067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_NIOS_MCU_cpu_debug_slave_wrapper SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_debug_slave_wrapper:the_SoC_NIOS_MCU_cpu_debug_slave_wrapper " "Elaborating entity \"SoC_NIOS_MCU_cpu_debug_slave_wrapper\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_debug_slave_wrapper:the_SoC_NIOS_MCU_cpu_debug_slave_wrapper\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "the_SoC_NIOS_MCU_cpu_debug_slave_wrapper" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177564131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_NIOS_MCU_cpu_debug_slave_tck SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_debug_slave_wrapper:the_SoC_NIOS_MCU_cpu_debug_slave_wrapper\|SoC_NIOS_MCU_cpu_debug_slave_tck:the_SoC_NIOS_MCU_cpu_debug_slave_tck " "Elaborating entity \"SoC_NIOS_MCU_cpu_debug_slave_tck\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_debug_slave_wrapper:the_SoC_NIOS_MCU_cpu_debug_slave_wrapper\|SoC_NIOS_MCU_cpu_debug_slave_tck:the_SoC_NIOS_MCU_cpu_debug_slave_tck\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu_debug_slave_wrapper.v" "the_SoC_NIOS_MCU_cpu_debug_slave_tck" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177564163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_NIOS_MCU_cpu_debug_slave_sysclk SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_debug_slave_wrapper:the_SoC_NIOS_MCU_cpu_debug_slave_wrapper\|SoC_NIOS_MCU_cpu_debug_slave_sysclk:the_SoC_NIOS_MCU_cpu_debug_slave_sysclk " "Elaborating entity \"SoC_NIOS_MCU_cpu_debug_slave_sysclk\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_debug_slave_wrapper:the_SoC_NIOS_MCU_cpu_debug_slave_wrapper\|SoC_NIOS_MCU_cpu_debug_slave_sysclk:the_SoC_NIOS_MCU_cpu_debug_slave_sysclk\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu_debug_slave_wrapper.v" "the_SoC_NIOS_MCU_cpu_debug_slave_sysclk" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177564268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_debug_slave_wrapper:the_SoC_NIOS_MCU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_NIOS_MCU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_debug_slave_wrapper:the_SoC_NIOS_MCU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_NIOS_MCU_cpu_debug_slave_phy\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu_debug_slave_wrapper.v" "SoC_NIOS_MCU_cpu_debug_slave_phy" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177564414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_debug_slave_wrapper:the_SoC_NIOS_MCU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_NIOS_MCU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_debug_slave_wrapper:the_SoC_NIOS_MCU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_NIOS_MCU_cpu_debug_slave_phy\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177564440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_debug_slave_wrapper:the_SoC_NIOS_MCU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_NIOS_MCU_cpu_debug_slave_phy " "Instantiated megafunction \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_debug_slave_wrapper:the_SoC_NIOS_MCU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_NIOS_MCU_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177564441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177564441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177564441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177564441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177564441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177564441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177564441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177564441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177564441 ""}  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608177564441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_debug_slave_wrapper:the_SoC_NIOS_MCU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_NIOS_MCU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_debug_slave_wrapper:the_SoC_NIOS_MCU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_NIOS_MCU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/devtools/intel/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177564451 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_debug_slave_wrapper:the_SoC_NIOS_MCU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_NIOS_MCU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_debug_slave_wrapper:the_SoC_NIOS_MCU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_NIOS_MCU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_debug_slave_wrapper:the_SoC_NIOS_MCU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_NIOS_MCU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_debug_slave_wrapper:the_SoC_NIOS_MCU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_NIOS_MCU_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/devtools/intel/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177564469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_debug_slave_wrapper:the_SoC_NIOS_MCU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_NIOS_MCU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_debug_slave_wrapper:the_SoC_NIOS_MCU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_NIOS_MCU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/devtools/intel/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177564645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_debug_slave_wrapper:the_SoC_NIOS_MCU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_NIOS_MCU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_debug_slave_wrapper:the_SoC_NIOS_MCU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_NIOS_MCU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/devtools/intel/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177564874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NMEA_RX_avalon SoC:inst\|NMEA_RX_avalon:nmea_rx_0 " "Elaborating entity \"NMEA_RX_avalon\" for hierarchy \"SoC:inst\|NMEA_RX_avalon:nmea_rx_0\"" {  } { { "../Qsys/SoC/synthesis/SoC.vhd" "nmea_rx_0" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/SoC.vhd" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177564981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX SoC:inst\|NMEA_RX_avalon:nmea_rx_0\|UART_RX:uart " "Elaborating entity \"UART_RX\" for hierarchy \"SoC:inst\|NMEA_RX_avalon:nmea_rx_0\|UART_RX:uart\"" {  } { { "../Qsys/SoC/synthesis/submodules/NMEA_RX_avalon.vhd" "uart" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/NMEA_RX_avalon.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177565030 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "present_State UART_RX.vhd(86) " "VHDL Process Statement warning at UART_RX.vhd(86): signal \"present_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/UART_RX.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177565033 "|HW|SoC:inst|NMEA_RX_avalon:nmea_rx_0|UART_RX:uart"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_bit UART_RX.vhd(88) " "VHDL Process Statement warning at UART_RX.vhd(88): signal \"start_bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/UART_RX.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177565033 "|HW|SoC:inst|NMEA_RX_avalon:nmea_rx_0|UART_RX:uart"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "present_State UART_RX.vhd(91) " "VHDL Process Statement warning at UART_RX.vhd(91): signal \"present_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/UART_RX.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177565033 "|HW|SoC:inst|NMEA_RX_avalon:nmea_rx_0|UART_RX:uart"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_data_signal UART_RX.vhd(95) " "VHDL Process Statement warning at UART_RX.vhd(95): signal \"read_data_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/UART_RX.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177565033 "|HW|SoC:inst|NMEA_RX_avalon:nmea_rx_0|UART_RX:uart"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "present_State UART_RX.vhd(98) " "VHDL Process Statement warning at UART_RX.vhd(98): signal \"present_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/UART_RX.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177565034 "|HW|SoC:inst|NMEA_RX_avalon:nmea_rx_0|UART_RX:uart"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_data_signal UART_RX.vhd(105) " "VHDL Process Statement warning at UART_RX.vhd(105): signal \"read_data_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/UART_RX.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177565034 "|HW|SoC:inst|NMEA_RX_avalon:nmea_rx_0|UART_RX:uart"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "present_State UART_RX.vhd(108) " "VHDL Process Statement warning at UART_RX.vhd(108): signal \"present_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/UART_RX.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177565034 "|HW|SoC:inst|NMEA_RX_avalon:nmea_rx_0|UART_RX:uart"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n_data_bits UART_RX.vhd(112) " "VHDL Process Statement warning at UART_RX.vhd(112): signal \"n_data_bits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/UART_RX.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177565034 "|HW|SoC:inst|NMEA_RX_avalon:nmea_rx_0|UART_RX:uart"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n_data_bits UART_RX.vhd(114) " "VHDL Process Statement warning at UART_RX.vhd(114): signal \"n_data_bits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/UART_RX.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177565034 "|HW|SoC:inst|NMEA_RX_avalon:nmea_rx_0|UART_RX:uart"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "present_State UART_RX.vhd(117) " "VHDL Process Statement warning at UART_RX.vhd(117): signal \"present_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/UART_RX.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177565034 "|HW|SoC:inst|NMEA_RX_avalon:nmea_rx_0|UART_RX:uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NMEA_TX_avalon SoC:inst\|NMEA_TX_avalon:nmea_tx_0 " "Elaborating entity \"NMEA_TX_avalon\" for hierarchy \"SoC:inst\|NMEA_TX_avalon:nmea_tx_0\"" {  } { { "../Qsys/SoC/synthesis/SoC.vhd" "nmea_tx_0" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/SoC.vhd" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177565075 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "config NMEA_TX_avalon.vhd(47) " "VHDL Process Statement warning at NMEA_TX_avalon.vhd(47): signal \"config\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177565076 "|HW|SoC:inst|NMEA_TX_avalon:nmea_tx_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "synchro NMEA_TX_avalon.vhd(57) " "VHDL Process Statement warning at NMEA_TX_avalon.vhd(57): signal \"synchro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177565076 "|HW|SoC:inst|NMEA_TX_avalon:nmea_tx_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "centaine NMEA_TX_avalon.vhd(59) " "VHDL Process Statement warning at NMEA_TX_avalon.vhd(59): signal \"centaine\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177565076 "|HW|SoC:inst|NMEA_TX_avalon:nmea_tx_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dizaine NMEA_TX_avalon.vhd(61) " "VHDL Process Statement warning at NMEA_TX_avalon.vhd(61): signal \"dizaine\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177565077 "|HW|SoC:inst|NMEA_TX_avalon:nmea_tx_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "unite NMEA_TX_avalon.vhd(63) " "VHDL Process Statement warning at NMEA_TX_avalon.vhd(63): signal \"unite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608177565077 "|HW|SoC:inst|NMEA_TX_avalon:nmea_tx_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TX_data NMEA_TX_avalon.vhd(43) " "VHDL Process Statement warning at NMEA_TX_avalon.vhd(43): inferring latch(es) for signal or variable \"TX_data\", which holds its previous value in one or more paths through the process" {  } { { "../Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608177565077 "|HW|SoC:inst|NMEA_TX_avalon:nmea_tx_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_data\[0\] NMEA_TX_avalon.vhd(43) " "Inferred latch for \"TX_data\[0\]\" at NMEA_TX_avalon.vhd(43)" {  } { { "../Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177565081 "|HW|SoC:inst|NMEA_TX_avalon:nmea_tx_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_data\[1\] NMEA_TX_avalon.vhd(43) " "Inferred latch for \"TX_data\[1\]\" at NMEA_TX_avalon.vhd(43)" {  } { { "../Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177565081 "|HW|SoC:inst|NMEA_TX_avalon:nmea_tx_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_data\[2\] NMEA_TX_avalon.vhd(43) " "Inferred latch for \"TX_data\[2\]\" at NMEA_TX_avalon.vhd(43)" {  } { { "../Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177565082 "|HW|SoC:inst|NMEA_TX_avalon:nmea_tx_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_data\[3\] NMEA_TX_avalon.vhd(43) " "Inferred latch for \"TX_data\[3\]\" at NMEA_TX_avalon.vhd(43)" {  } { { "../Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177565082 "|HW|SoC:inst|NMEA_TX_avalon:nmea_tx_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_data\[4\] NMEA_TX_avalon.vhd(43) " "Inferred latch for \"TX_data\[4\]\" at NMEA_TX_avalon.vhd(43)" {  } { { "../Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177565082 "|HW|SoC:inst|NMEA_TX_avalon:nmea_tx_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_data\[5\] NMEA_TX_avalon.vhd(43) " "Inferred latch for \"TX_data\[5\]\" at NMEA_TX_avalon.vhd(43)" {  } { { "../Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177565082 "|HW|SoC:inst|NMEA_TX_avalon:nmea_tx_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_data\[6\] NMEA_TX_avalon.vhd(43) " "Inferred latch for \"TX_data\[6\]\" at NMEA_TX_avalon.vhd(43)" {  } { { "../Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177565082 "|HW|SoC:inst|NMEA_TX_avalon:nmea_tx_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_data\[7\] NMEA_TX_avalon.vhd(43) " "Inferred latch for \"TX_data\[7\]\" at NMEA_TX_avalon.vhd(43)" {  } { { "../Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177565082 "|HW|SoC:inst|NMEA_TX_avalon:nmea_tx_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|UART_TX:uart " "Elaborating entity \"UART_TX\" for hierarchy \"SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|UART_TX:uart\"" {  } { { "../Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" "uart" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177565118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_avalon SoC:inst\|pwm_avalon:pwm " "Elaborating entity \"pwm_avalon\" for hierarchy \"SoC:inst\|pwm_avalon:pwm\"" {  } { { "../Qsys/SoC/synthesis/SoC.vhd" "pwm" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/SoC.vhd" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177565260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm SoC:inst\|pwm_avalon:pwm\|pwm:pwm " "Elaborating entity \"pwm\" for hierarchy \"SoC:inst\|pwm_avalon:pwm\|pwm:pwm\"" {  } { { "../Qsys/SoC/synthesis/submodules/PWM_avalon.vhd" "pwm" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/PWM_avalon.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177565353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_SRAM SoC:inst\|SoC_SRAM:sram " "Elaborating entity \"SoC_SRAM\" for hierarchy \"SoC:inst\|SoC_SRAM:sram\"" {  } { { "../Qsys/SoC/synthesis/SoC.vhd" "sram" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/SoC.vhd" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177565418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst\|SoC_SRAM:sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst\|SoC_SRAM:sram\|altsyncram:the_altsyncram\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_SRAM.v" "the_altsyncram" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_SRAM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177565463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_SRAM:sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst\|SoC_SRAM:sram\|altsyncram:the_altsyncram\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_SRAM.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_SRAM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177565491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_SRAM:sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst\|SoC_SRAM:sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177565492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_SRAM.hex " "Parameter \"init_file\" = \"SoC_SRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177565492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177565492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177565492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177565492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177565492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177565492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177565492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177565492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177565492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177565492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177565492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177565492 ""}  } { { "../Qsys/SoC/synthesis/submodules/SoC_SRAM.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_SRAM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608177565492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8mf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8mf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8mf1 " "Found entity 1: altsyncram_8mf1" {  } { { "db/altsyncram_8mf1.tdf" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/db/altsyncram_8mf1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177565597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177565597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8mf1 SoC:inst\|SoC_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_8mf1:auto_generated " "Elaborating entity \"altsyncram_8mf1\" for hierarchy \"SoC:inst\|SoC_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_8mf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/devtools/intel/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177565601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177566427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177566427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa SoC:inst\|SoC_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_8mf1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"SoC:inst\|SoC_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_8mf1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_8mf1.tdf" "decode3" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/db/altsyncram_8mf1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177566432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177566529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177566529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob SoC:inst\|SoC_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_8mf1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"SoC:inst\|SoC_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_8mf1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_8mf1.tdf" "mux2" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/db/altsyncram_8mf1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177566536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag SoC:inst\|SoC_jtag:jtag " "Elaborating entity \"SoC_jtag\" for hierarchy \"SoC:inst\|SoC_jtag:jtag\"" {  } { { "../Qsys/SoC/synthesis/SoC.vhd" "jtag" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/SoC.vhd" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177567114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_scfifo_w SoC:inst\|SoC_jtag:jtag\|SoC_jtag_scfifo_w:the_SoC_jtag_scfifo_w " "Elaborating entity \"SoC_jtag_scfifo_w\" for hierarchy \"SoC:inst\|SoC_jtag:jtag\|SoC_jtag_scfifo_w:the_SoC_jtag_scfifo_w\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_jtag.v" "the_SoC_jtag_scfifo_w" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_jtag.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177567175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SoC:inst\|SoC_jtag:jtag\|SoC_jtag_scfifo_w:the_SoC_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SoC:inst\|SoC_jtag:jtag\|SoC_jtag_scfifo_w:the_SoC_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_jtag.v" "wfifo" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_jtag.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177567548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_jtag:jtag\|SoC_jtag_scfifo_w:the_SoC_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SoC:inst\|SoC_jtag:jtag\|SoC_jtag_scfifo_w:the_SoC_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_jtag.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_jtag.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177567594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_jtag:jtag\|SoC_jtag_scfifo_w:the_SoC_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SoC:inst\|SoC_jtag:jtag\|SoC_jtag_scfifo_w:the_SoC_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177567594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177567594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177567594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177567594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177567594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177567594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177567594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177567594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177567594 ""}  } { { "../Qsys/SoC/synthesis/submodules/SoC_jtag.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_jtag.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608177567594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177567675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177567675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 SoC:inst\|SoC_jtag:jtag\|SoC_jtag_scfifo_w:the_SoC_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"SoC:inst\|SoC_jtag:jtag\|SoC_jtag_scfifo_w:the_SoC_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/devtools/intel/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177567683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177567753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177567753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 SoC:inst\|SoC_jtag:jtag\|SoC_jtag_scfifo_w:the_SoC_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"SoC:inst\|SoC_jtag:jtag\|SoC_jtag_scfifo_w:the_SoC_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177567759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177567814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177567814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SoC:inst\|SoC_jtag:jtag\|SoC_jtag_scfifo_w:the_SoC_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SoC:inst\|SoC_jtag:jtag\|SoC_jtag_scfifo_w:the_SoC_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177567824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177567912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177567912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SoC:inst\|SoC_jtag:jtag\|SoC_jtag_scfifo_w:the_SoC_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SoC:inst\|SoC_jtag:jtag\|SoC_jtag_scfifo_w:the_SoC_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177567927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177568155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177568155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 SoC:inst\|SoC_jtag:jtag\|SoC_jtag_scfifo_w:the_SoC_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"SoC:inst\|SoC_jtag:jtag\|SoC_jtag_scfifo_w:the_SoC_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177568169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177568289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177568289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob SoC:inst\|SoC_jtag:jtag\|SoC_jtag_scfifo_w:the_SoC_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"SoC:inst\|SoC_jtag:jtag\|SoC_jtag_scfifo_w:the_SoC_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177568298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_scfifo_r SoC:inst\|SoC_jtag:jtag\|SoC_jtag_scfifo_r:the_SoC_jtag_scfifo_r " "Elaborating entity \"SoC_jtag_scfifo_r\" for hierarchy \"SoC:inst\|SoC_jtag:jtag\|SoC_jtag_scfifo_r:the_SoC_jtag_scfifo_r\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_jtag.v" "the_SoC_jtag_scfifo_r" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_jtag.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177568364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SoC:inst\|SoC_jtag:jtag\|alt_jtag_atlantic:SoC_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SoC:inst\|SoC_jtag:jtag\|alt_jtag_atlantic:SoC_jtag_alt_jtag_atlantic\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_jtag.v" "SoC_jtag_alt_jtag_atlantic" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_jtag.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177569337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_jtag:jtag\|alt_jtag_atlantic:SoC_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SoC:inst\|SoC_jtag:jtag\|alt_jtag_atlantic:SoC_jtag_alt_jtag_atlantic\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_jtag.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_jtag.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177569400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_jtag:jtag\|alt_jtag_atlantic:SoC_jtag_alt_jtag_atlantic " "Instantiated megafunction \"SoC:inst\|SoC_jtag:jtag\|alt_jtag_atlantic:SoC_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177569400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177569400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177569400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608177569400 ""}  } { { "../Qsys/SoC/synthesis/submodules/SoC_jtag.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_jtag.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608177569400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SoC:inst\|SoC_jtag:jtag\|alt_jtag_atlantic:SoC_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SoC:inst\|SoC_jtag:jtag\|alt_jtag_atlantic:SoC_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/devtools/intel/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177569472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SoC:inst\|SoC_jtag:jtag\|alt_jtag_atlantic:SoC_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SoC:inst\|SoC_jtag:jtag\|alt_jtag_atlantic:SoC_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/devtools/intel/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177569528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0 SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SoC_mm_interconnect_0\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../Qsys/SoC/synthesis/SoC.vhd" "mm_interconnect_0" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/SoC.vhd" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177569584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_mcu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_mcu_data_master_translator\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "nios_mcu_data_master_translator" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177569985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_mcu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_mcu_instruction_master_translator\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "nios_mcu_instruction_master_translator" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177570013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177570051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pwm_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pwm_avalon_slave_0_translator\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "pwm_avalon_slave_0_translator" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177570088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:anemometer_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:anemometer_avalon_slave_0_translator\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "anemometer_avalon_slave_0_translator" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177570128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nmea_tx_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nmea_tx_0_avalon_slave_0_translator\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "nmea_tx_0_avalon_slave_0_translator" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177570159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_mcu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_mcu_debug_mem_slave_translator\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "nios_mcu_debug_mem_slave_translator" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177570212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_s1_translator\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "sram_s1_translator" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177570268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "leds_s1_translator" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177570309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_mcu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_mcu_data_master_agent\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "nios_mcu_data_master_agent" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177570350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_mcu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_mcu_instruction_master_agent\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "nios_mcu_instruction_master_agent" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177570384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177570413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../Qsys/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177570457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177570490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_router SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router:router " "Elaborating entity \"SoC_mm_interconnect_0_router\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router:router\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "router" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177570714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_router_default_decode SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router:router\|SoC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_router_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router:router\|SoC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177570781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_router_001 SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"SoC_mm_interconnect_0_router_001\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router_001:router_001\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "router_001" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177570802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_router_001_default_decode SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router_001:router_001\|SoC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router_001:router_001\|SoC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_001.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177570856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_router_002 SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"SoC_mm_interconnect_0_router_002\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router_002:router_002\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "router_002" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177570883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_router_002_default_decode SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router_002:router_002\|SoC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router_002:router_002\|SoC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177570992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_router_003 SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"SoC_mm_interconnect_0_router_003\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router_003:router_003\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "router_003" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177571032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_router_003_default_decode SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router_003:router_003\|SoC_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_router_003_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router_003:router_003\|SoC_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177571080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_demux SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"SoC_mm_interconnect_0_cmd_demux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177571262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_demux_001 SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"SoC_mm_interconnect_0_cmd_demux_001\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177571306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_mux SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"SoC_mm_interconnect_0_cmd_mux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 3004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177571349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_mux_001 SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"SoC_mm_interconnect_0_cmd_mux_001\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 3027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177571378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177571428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../Qsys/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177571457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_demux SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"SoC_mm_interconnect_0_rsp_demux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 3193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177571637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_demux_001 SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"SoC_mm_interconnect_0_rsp_demux_001\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177571666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_mux SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"SoC_mm_interconnect_0_rsp_mux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 3430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177571894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177572001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../Qsys/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177572024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_mux_001 SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"SoC_mm_interconnect_0_rsp_mux_001\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 3477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177572041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_mux_001.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177572109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../Qsys/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177572132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_avalon_st_adapter SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"SoC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 3506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177572156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177572180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_irq_mapper SoC:inst\|SoC_irq_mapper:irq_mapper " "Elaborating entity \"SoC_irq_mapper\" for hierarchy \"SoC:inst\|SoC_irq_mapper:irq_mapper\"" {  } { { "../Qsys/SoC/synthesis/SoC.vhd" "irq_mapper" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/SoC.vhd" 663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177572320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_rst_controller SoC:inst\|soc_rst_controller:rst_controller " "Elaborating entity \"soc_rst_controller\" for hierarchy \"SoC:inst\|soc_rst_controller:rst_controller\"" {  } { { "../Qsys/SoC/synthesis/SoC.vhd" "rst_controller" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/SoC.vhd" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177572339 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req soc_rst_controller.vhd(55) " "VHDL Signal Declaration warning at soc_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Qsys/SoC/synthesis/soc_rst_controller.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/soc_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608177572340 "|HW|SoC:inst|soc_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst\|soc_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst\|soc_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "../Qsys/SoC/synthesis/soc_rst_controller.vhd" "rst_controller" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/soc_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177572366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:inst\|soc_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:inst\|soc_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../Qsys/SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177572398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:inst\|soc_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:inst\|soc_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../Qsys/SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177572426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_rst_controller_001 SoC:inst\|soc_rst_controller_001:rst_controller_001 " "Elaborating entity \"soc_rst_controller_001\" for hierarchy \"SoC:inst\|soc_rst_controller_001:rst_controller_001\"" {  } { { "../Qsys/SoC/synthesis/SoC.vhd" "rst_controller_001" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/SoC.vhd" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177572446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst\|soc_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst\|soc_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "../Qsys/SoC/synthesis/soc_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/soc_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177572469 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1608177574422 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.12.17.04:59:42 Progress: Loading sld8b9e67d8/alt_sld_fab_wrapper_hw.tcl " "2020.12.17.04:59:42 Progress: Loading sld8b9e67d8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177582047 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177586317 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177586594 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177590567 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177590740 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177590946 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177591185 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177591194 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177591195 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1608177592013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b9e67d8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8b9e67d8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8b9e67d8/alt_sld_fab.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/db/ip/sld8b9e67d8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177592362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177592362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b9e67d8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8b9e67d8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8b9e67d8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/db/ip/sld8b9e67d8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177592523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177592523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b9e67d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8b9e67d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8b9e67d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/db/ip/sld8b9e67d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177592548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177592548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b9e67d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8b9e67d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8b9e67d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/db/ip/sld8b9e67d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177592644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177592644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b9e67d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8b9e67d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8b9e67d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/db/ip/sld8b9e67d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177592780 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8b9e67d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/db/ip/sld8b9e67d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177592780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177592780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b9e67d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8b9e67d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8b9e67d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/db/ip/sld8b9e67d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608177592896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177592896 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1608177598948 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Qsys/SoC/synthesis/submodules/UART_TX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/UART_TX.vhd" 13 -1 0 } } { "../Qsys/SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/devtools/intel/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "../Qsys/SoC/synthesis/submodules/SoC_jtag.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_jtag.v" 352 -1 0 } } { "../Qsys/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 2878 -1 0 } } { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 3878 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/devtools/intel/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "../Qsys/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 3500 -1 0 } } { "../Qsys/SoC/synthesis/submodules/SoC_jtag.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_jtag.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/devtools/intel/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 2099 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1608177599332 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1608177599333 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|DIVIDER:clock_div\|subCLK SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|DIVIDER:clock_div\|subCLK~_emulated SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|DIVIDER:clock_div\|subCLK~1 " "Register \"SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|DIVIDER:clock_div\|subCLK\" is converted into an equivalent circuit using register \"SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|DIVIDER:clock_div\|subCLK~_emulated\" and latch \"SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|DIVIDER:clock_div\|subCLK~1\"" {  } { { "../Qsys/SoC/synthesis/submodules/divider.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/divider.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608177599334 "|HW|SoC:inst|pwm_avalon:pwm|pwm:pwm|DIVIDER:clock_div|subCLK"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1608177599334 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177602029 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SoC:inst\|pwm_avalon:pwm\|reset_pwm Low " "Register SoC:inst\|pwm_avalon:pwm\|reset_pwm will power up to Low" {  } { { "../Qsys/SoC/synthesis/submodules/PWM_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/PWM_avalon.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1608177602267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SoC:inst\|anemometre_avalon:anemometer\|reset_anemometre Low " "Register SoC:inst\|anemometre_avalon:anemometer\|reset_anemometre will power up to Low" {  } { { "../Qsys/SoC/synthesis/submodules/ANEMOMETRE_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/ANEMOMETRE_avalon.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1608177602267 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1608177602267 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "45 " "45 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608177605970 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/output_files/SoC_BarreFranche.map.smsg " "Generated suppressed messages file C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/output_files/SoC_BarreFranche.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177607646 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608177612337 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608177612337 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2838 " "Implemented 2838 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608177613170 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608177613170 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2643 " "Implemented 2643 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608177613170 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1608177613170 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608177613170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608177613320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 05:00:13 2020 " "Processing ended: Thu Dec 17 05:00:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608177613320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608177613320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:49 " "Total CPU time (on all processors): 00:01:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608177613320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608177613320 ""}
