Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date             : Thu Nov  9 08:55:19 2017
| Host             : commlab-server.uni.lux running 64-bit unknown
| Command          : report_power -file sosf_detector_top_power_routed.rpt -pb sosf_detector_top_power_summary_routed.pb
| Design           : sosf_detector_top
| Device           : xc7k410tffg900-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.590 |
| Dynamic (W)              | 0.400 |
| Device Static (W)        | 0.190 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 84.0  |
| Junction Temperature (C) | 26.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.000 |        3 |       --- |             --- |
| Slice Logic              |     0.102 |    21101 |       --- |             --- |
|   LUT as Logic           |     0.071 |     4707 |    254200 |            1.85 |
|   Register               |     0.012 |     9807 |    508400 |            1.92 |
|   LUT as Shift Register  |     0.010 |     1919 |     90600 |            2.11 |
|   CARRY4                 |     0.008 |      658 |     63550 |            1.03 |
|   LUT as Distributed RAM |    <0.001 |      260 |     90600 |            0.28 |
|   Others                 |     0.000 |     1773 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      144 |    254200 |            0.05 |
| Signals                  |     0.141 |    14067 |       --- |             --- |
| Block RAM                |     0.051 |      9.5 |       795 |            1.19 |
| DSPs                     |     0.106 |       50 |      1540 |            3.24 |
| Static Power             |     0.190 |          |           |                 |
| Total                    |     0.590 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.489 |       0.397 |      0.093 |
| Vccaux    |       1.800 |     0.033 |       0.000 |      0.033 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.003 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |             3.3 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                    | Power (W) |
+---------------------------------------------------------------------------------------------------------+-----------+
| sosf_detector_top                                                                                       |     0.400 |
|   fft_config1_U0                                                                                        |     0.301 |
|     inst                                                                                                |     0.301 |
|       U0                                                                                                |     0.301 |
|         i_synth                                                                                         |     0.301 |
|           axi_wrapper                                                                                   |     0.012 |
|             config_channel_fifo                                                                         |    <0.001 |
|               gen_non_real_time.data_in_fifo_pt1                                                        |    <0.001 |
|                 fifo0                                                                                   |    <0.001 |
|             data_in_channel_fifo                                                                        |     0.002 |
|               gen_non_real_time.data_in_fifo_pt1                                                        |     0.002 |
|                 fifo0                                                                                   |     0.001 |
|             data_out_channel                                                                            |     0.002 |
|               gen_non_real_time.fifo                                                                    |     0.002 |
|                 fifo0                                                                                   |     0.002 |
|             gen_status_channel.status_fifo                                                              |    <0.001 |
|               gen_non_real_time.fifo                                                                    |    <0.001 |
|                 fifo0                                                                                   |    <0.001 |
|           xfft_inst                                                                                     |     0.289 |
|             floating_point.xfft_inst                                                                    |     0.289 |
|               convert_imag_to_fp                                                                        |     0.006 |
|                 fpo                                                                                     |     0.005 |
|                   FIX_TO_FLT_OP.SPD.OP                                                                  |     0.005 |
|                     EXP                                                                                 |    <0.001 |
|                       EXP_MOD_DEL                                                                       |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       IP_SIGN_DELAY                                                                     |     0.000 |
|                         i_pipe                                                                          |     0.000 |
|                       ZERO_DELAY                                                                        |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     LZE                                                                                 |    <0.001 |
|                       ENCODE[0].DIST_DEL                                                                |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       ENCODE[0].MUX_0                                                                   |    <0.001 |
|                         OP_DEL                                                                          |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                       ENCODE[0].MUX_Z                                                                   |    <0.001 |
|                         OP_DEL                                                                          |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                       ENCODE[1].DIST_DEL                                                                |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       ENCODE[1].MUX_0                                                                   |    <0.001 |
|                         OP_DEL                                                                          |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                       TWO.DIST_DEL                                                                      |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       ZERO_DET_CC_1                                                                     |    <0.001 |
|                       ZERO_DET_CC_2.CC                                                                  |    <0.001 |
|                     M_ABS                                                                               |    <0.001 |
|                       Q_DEL                                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     NEED_Z_DET.Z_DET                                                                    |    <0.001 |
|                       ENCODE[0].DIST_OVER_DEL                                                           |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       ENCODE[0].Z_DET_DEL                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       ENCODE[1].DIST_OVER_DEL                                                           |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       ENCODE[1].Z_DET_DEL                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       ENCODE[2].Z_DET_DEL                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       Z_C_DEL                                                                           |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     NORM_SHIFT                                                                          |     0.002 |
|                       MUX_LOOP[0].DEL_SHIFT                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[2].DEL_SHIFT                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     OP                                                                                  |    <0.001 |
|                     ROUND                                                                               |    <0.001 |
|                       LOGIC.RND1                                                                        |    <0.001 |
|                         Q_DEL                                                                           |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                       LOGIC.RND2                                                                        |    <0.001 |
|                         Q_DEL                                                                           |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                       RND_BIT_GEN                                                                       |     0.000 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                             |     0.000 |
|                     Z_C_DEL                                                                             |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                 gen_block_exp_comp                                                                      |    <0.001 |
|                 gen_data_exp_eq_zero                                                                    |    <0.001 |
|                 gen_done_dly.dly                                                                        |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 gen_dv_dly                                                                              |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 gen_exp_total                                                                           |    <0.001 |
|                   adder                                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                           i_q.i_simple.qreg                                                             |    <0.001 |
|                 gen_exp_total_dly                                                                       |    <0.001 |
|                 gen_exp_total_eq_max                                                                    |    <0.001 |
|                 gen_exp_total_eq_zero                                                                   |    <0.001 |
|                 gen_invalid_ip_dly                                                                      |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 gen_mant_dly                                                                            |    <0.001 |
|                 gen_sclr_pipe.gen_pipe                                                                  |    <0.001 |
|                   gen_src_dly                                                                           |     0.000 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |     0.000 |
|                       i_bb_inst                                                                         |     0.000 |
|                 gen_sign_dly                                                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|               convert_real_to_fp                                                                        |     0.006 |
|                 fpo                                                                                     |     0.005 |
|                   FIX_TO_FLT_OP.SPD.OP                                                                  |     0.005 |
|                     EXP                                                                                 |    <0.001 |
|                       EXP_MOD_DEL                                                                       |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       IP_SIGN_DELAY                                                                     |     0.000 |
|                         i_pipe                                                                          |     0.000 |
|                       ZERO_DELAY                                                                        |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     LZE                                                                                 |    <0.001 |
|                       ENCODE[0].DIST_DEL                                                                |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       ENCODE[0].MUX_0                                                                   |    <0.001 |
|                         OP_DEL                                                                          |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                       ENCODE[0].MUX_Z                                                                   |    <0.001 |
|                         OP_DEL                                                                          |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                       ENCODE[1].DIST_DEL                                                                |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       ENCODE[1].MUX_0                                                                   |    <0.001 |
|                         OP_DEL                                                                          |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                       TWO.DIST_DEL                                                                      |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       ZERO_DET_CC_1                                                                     |    <0.001 |
|                       ZERO_DET_CC_2.CC                                                                  |    <0.001 |
|                     M_ABS                                                                               |    <0.001 |
|                       Q_DEL                                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     NEED_Z_DET.Z_DET                                                                    |    <0.001 |
|                       ENCODE[0].DIST_OVER_DEL                                                           |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       ENCODE[0].Z_DET_DEL                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       ENCODE[1].DIST_OVER_DEL                                                           |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       ENCODE[1].Z_DET_DEL                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       ENCODE[2].Z_DET_DEL                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       Z_C_DEL                                                                           |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     NORM_SHIFT                                                                          |     0.002 |
|                       MUX_LOOP[0].DEL_SHIFT                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[2].DEL_SHIFT                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     OP                                                                                  |    <0.001 |
|                     ROUND                                                                               |    <0.001 |
|                       LOGIC.RND1                                                                        |    <0.001 |
|                         Q_DEL                                                                           |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                       LOGIC.RND2                                                                        |    <0.001 |
|                         Q_DEL                                                                           |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                       RND_BIT_GEN                                                                       |     0.000 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                             |     0.000 |
|                     Z_C_DEL                                                                             |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                 gen_block_exp_comp                                                                      |    <0.001 |
|                 gen_data_exp_eq_zero                                                                    |    <0.001 |
|                 gen_done_dly.dly                                                                        |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 gen_dv_dly                                                                              |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 gen_exp_total                                                                           |    <0.001 |
|                   adder                                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                           i_q.i_simple.qreg                                                             |    <0.001 |
|                 gen_exp_total_dly                                                                       |    <0.001 |
|                 gen_exp_total_eq_max                                                                    |    <0.001 |
|                 gen_exp_total_eq_zero                                                                   |    <0.001 |
|                 gen_invalid_ip_dly                                                                      |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 gen_mant_dly                                                                            |    <0.001 |
|                 gen_sclr_pipe.gen_pipe                                                                  |    <0.001 |
|                   gen_src_dly                                                                           |     0.000 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |     0.000 |
|                       i_bb_inst                                                                         |     0.000 |
|                 gen_sign_dly                                                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|               fft                                                                                       |     0.255 |
|                 non_floating_point.arch_d.xfft_inst                                                     |     0.255 |
|                   DOUT_CNT_CTRL_0                                                                       |    <0.001 |
|                     cnt                                                                                 |    <0.001 |
|                       cnt_addsub                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                               i_q.i_simple.qreg                                                         |    <0.001 |
|                       i_tc_compare_new                                                                  |    <0.001 |
|                   FLOW                                                                                  |    <0.001 |
|                     proc0_counter                                                                       |    <0.001 |
|                       cnt_addsub                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                               i_q.i_simple.qreg                                                         |    <0.001 |
|                       i_tc_compare_new                                                                  |    <0.001 |
|                     proc_cnt_start                                                                      |    <0.001 |
|                     reset_sustain.delay_reset_3                                                         |    <0.001 |
|                       counter_addsub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     reset_sustain.delay_reset_7                                                         |    <0.001 |
|                       counter_addsub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     reset_sustain.resets_4_pes[0].delay_reset_pe                                        |    <0.001 |
|                       counter_addsub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     reset_sustain.resets_4_pes[1].delay_reset_pe                                        |    <0.001 |
|                       counter_addsub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     reset_sustain.resets_4_pes[2].delay_reset_pe                                        |    <0.001 |
|                       counter_addsub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     reset_sustain.resets_4_pes[3].delay_reset_pe                                        |    <0.001 |
|                       counter_addsub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     reset_sustain.resets_4_pes[4].delay_reset_pe                                        |    <0.001 |
|                       counter_addsub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     start_reg_delay                                                                     |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                   has_bit_reverse.delay_DV                                                              |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |    <0.001 |
|                       i_bb_inst                                                                         |    <0.001 |
|                   has_bit_reverse.delay_addr_r_MSB                                                      |    <0.001 |
|                   has_bit_reverse.delay_addr_w_MSB                                                      |    <0.001 |
|                   has_bit_reverse.delay_done_int                                                        |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |    <0.001 |
|                       i_bb_inst                                                                         |    <0.001 |
|                   has_bit_reverse.delay_reorder_write_addr                                              |    <0.001 |
|                   has_bit_reverse.dig_rev_mem                                                           |     0.021 |
|                     blk_ram.use_bram_only.mem                                                           |     0.021 |
|                   has_bit_reverse.dout_rev_we_delay                                                     |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                       i_bb_inst                                                                         |    <0.001 |
|                   has_bit_reverse.fixed_pt_size_muxed_addresses.read_addr_fixed_nfft_delay              |    <0.001 |
|                   has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1                           |    <0.001 |
|                     cnt                                                                                 |    <0.001 |
|                       cnt_addsub                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                               i_q.i_simple.qreg                                                         |    <0.001 |
|                       i_tc_compare_new                                                                  |    <0.001 |
|                   has_bit_reverse.pe_out_reg                                                            |    <0.001 |
|                   has_bit_reverse.unshifted_read_addr.read_addr_delay                                   |    <0.001 |
|                   pe0_bf1_addr_gen                                                                      |    <0.001 |
|                   pe0_bf2_start_gen                                                                     |    <0.001 |
|                   pe_gen[0].natural_order_input.PE                                                      |     0.052 |
|                     FB_1.BF_1                                                                           |     0.019 |
|                       BTFLY0                                                                            |     0.004 |
|                         logic_bfly_byp.add_i                                                            |     0.001 |
|                           adder                                                                         |     0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |     0.001 |
|                               no_pipelining.the_addsub                                                  |     0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |     0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.add_r                                                            |    <0.001 |
|                           adder                                                                         |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_i                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_r                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                       MEM                                                                               |     0.013 |
|                         blk_ram.use_bram_only.mem                                                       |     0.013 |
|                       mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mux_sel_reg                                                                       |    <0.001 |
|                       no_nfft.bypass_reg                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       no_twos_cmp.REG_lower_im                                                          |    <0.001 |
|                       no_twos_cmp.REG_lower_re                                                          |    <0.001 |
|                       wr_addr_del                                                                       |    <0.001 |
|                     delay_addr_bf2                                                                      |    <0.001 |
|                     has_TW_mult.MULT                                                                    |     0.016 |
|                       i_cmpy                                                                            |     0.016 |
|                         four_mult_structure.use_dsp.i_dsp                                               |     0.016 |
|                           re_im                                                                         |     0.016 |
|                             use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0                |     0.000 |
|                             use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |     0.000 |
|                             use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                             use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                             use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                             use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                             use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                             use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                     has_TW_mult.TW                                                                      |     0.005 |
|                       ADD0                                                                              |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       MUX0                                                                              |     0.004 |
|                       delay_tw_addr_msb                                                                 |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       twiddle_generator                                                                 |    <0.001 |
|                         tw2.twgen2                                                                      |    <0.001 |
|                           dist_ram.first_quarter_table_reg_0_255_0_0                                    |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_255_10_10                                  |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_255_11_11                                  |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_255_12_12                                  |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_255_13_13                                  |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_255_14_14                                  |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_255_15_15                                  |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_255_16_16                                  |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_255_17_17                                  |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_255_18_18                                  |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_255_19_19                                  |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_255_1_1                                    |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_255_20_20                                  |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_255_21_21                                  |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_255_22_22                                  |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_255_23_23                                  |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_255_2_2                                    |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_255_3_3                                    |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_255_4_4                                    |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_255_5_5                                    |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_255_6_6                                    |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_255_7_7                                    |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_255_8_8                                    |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_255_9_9                                    |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_255_0_0                                   |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_255_10_10                                 |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_255_11_11                                 |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_255_12_12                                 |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_255_13_13                                 |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_255_14_14                                 |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_255_15_15                                 |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_255_16_16                                 |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_255_17_17                                 |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_255_18_18                                 |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_255_19_19                                 |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_255_1_1                                   |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_255_20_20                                 |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_255_21_21                                 |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_255_22_22                                 |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_255_23_23                                 |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_255_2_2                                   |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_255_3_3                                   |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_255_4_4                                   |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_255_5_5                                   |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_255_6_6                                   |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_255_7_7                                   |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_255_8_8                                   |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_255_9_9                                   |     0.000 |
|                     has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                     has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                     has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                       need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     hasbf2.FB_2.BF_2                                                                    |     0.012 |
|                       BTFLY0                                                                            |     0.004 |
|                         logic_bfly_byp.add_i                                                            |     0.001 |
|                           adder                                                                         |     0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |     0.001 |
|                               no_pipelining.the_addsub                                                  |     0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |     0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.add_r                                                            |     0.001 |
|                           adder                                                                         |     0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |     0.001 |
|                               no_pipelining.the_addsub                                                  |     0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |     0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_i                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_r                                                            |     0.001 |
|                           sub                                                                           |     0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |     0.001 |
|                               no_pipelining.the_addsub                                                  |     0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |     0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                       MEM                                                                               |    <0.001 |
|                         dist_ram.srlram.ram                                                             |    <0.001 |
|                           fixed_length.shift_ram                                                        |    <0.001 |
|                             i_bb_inst                                                                   |    <0.001 |
|                       mem_mux_and_reg_upper_im                                                          |     0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mem_mux_and_reg_upper_re                                                          |     0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mux_sel_reg                                                                       |    <0.001 |
|                       no_nfft.bypass_reg                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       twos_cmp.REG_lower_im                                                             |    <0.001 |
|                       twos_cmp.REG_lower_re                                                             |    <0.001 |
|                       twos_cmp.delay_fwdinv                                                             |    <0.001 |
|                       twos_cmp.im_cmp                                                                   |    <0.001 |
|                       twos_cmp.re_cmp                                                                   |    <0.001 |
|                   pe_gen[1].natural_order_input.PE                                                      |     0.040 |
|                     FB_1.BF_1                                                                           |     0.009 |
|                       BTFLY0                                                                            |     0.004 |
|                         logic_bfly_byp.add_i                                                            |    <0.001 |
|                           adder                                                                         |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.add_r                                                            |    <0.001 |
|                           adder                                                                         |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_i                                                            |     0.001 |
|                           sub                                                                           |     0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |     0.001 |
|                               no_pipelining.the_addsub                                                  |     0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |     0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_r                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                       MEM                                                                               |    <0.001 |
|                         dist_ram.srlram.ram                                                             |    <0.001 |
|                           fixed_length.shift_ram                                                        |    <0.001 |
|                             i_bb_inst                                                                   |    <0.001 |
|                       mem_mux_and_reg_upper_im                                                          |     0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mem_mux_and_reg_upper_re                                                          |     0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mux_sel_reg                                                                       |    <0.001 |
|                       no_nfft.bypass_reg                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       no_twos_cmp.REG_lower_im                                                          |    <0.001 |
|                       no_twos_cmp.REG_lower_re                                                          |    <0.001 |
|                     delay_addr_bf2                                                                      |    <0.001 |
|                     has_TW_mult.MULT                                                                    |     0.017 |
|                       i_cmpy                                                                            |     0.017 |
|                         four_mult_structure.use_dsp.i_dsp                                               |     0.017 |
|                           re_im                                                                         |     0.017 |
|                             use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0                |     0.000 |
|                             use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |     0.000 |
|                             use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                             use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                             use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                             use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                             use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                             use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                     has_TW_mult.TW                                                                      |     0.001 |
|                       ADD0                                                                              |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       MUX0                                                                              |    <0.001 |
|                       delay_tw_addr_msb                                                                 |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       twiddle_generator                                                                 |    <0.001 |
|                         tw2.twgen2                                                                      |    <0.001 |
|                           dist_ram.first_quarter_table_reg_0_63_0_0                                     |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_63_10_10                                   |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_63_11_11                                   |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_63_12_12                                   |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_63_13_13                                   |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_63_14_14                                   |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_63_15_15                                   |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_63_16_16                                   |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_63_17_17                                   |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_63_18_18                                   |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_63_19_19                                   |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_63_1_1                                     |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_63_20_20                                   |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_63_21_21                                   |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_63_22_22                                   |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_63_23_23                                   |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_63_2_2                                     |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_63_3_3                                     |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_63_4_4                                     |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_63_5_5                                     |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_63_6_6                                     |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_63_7_7                                     |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_63_8_8                                     |     0.000 |
|                           dist_ram.first_quarter_table_reg_0_63_9_9                                     |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_63_0_0                                    |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_63_10_10                                  |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_63_11_11                                  |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_63_12_12                                  |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_63_13_13                                  |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_63_14_14                                  |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_63_15_15                                  |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_63_16_16                                  |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_63_17_17                                  |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_63_18_18                                  |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_63_19_19                                  |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_63_1_1                                    |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_63_20_20                                  |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_63_21_21                                  |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_63_22_22                                  |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_63_23_23                                  |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_63_2_2                                    |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_63_3_3                                    |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_63_4_4                                    |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_63_5_5                                    |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_63_6_6                                    |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_63_7_7                                    |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_63_8_8                                    |     0.000 |
|                           dist_ram.second_quarter_table_reg_0_63_9_9                                    |     0.000 |
|                     has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                     has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                     has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                       need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     hasbf2.FB_2.BF_2                                                                    |     0.012 |
|                       BTFLY0                                                                            |     0.005 |
|                         logic_bfly_byp.add_i                                                            |     0.001 |
|                           adder                                                                         |     0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |     0.001 |
|                               no_pipelining.the_addsub                                                  |     0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |     0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.add_r                                                            |     0.001 |
|                           adder                                                                         |     0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |     0.001 |
|                               no_pipelining.the_addsub                                                  |     0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |     0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_i                                                            |     0.001 |
|                           sub                                                                           |     0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |     0.001 |
|                               no_pipelining.the_addsub                                                  |     0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |     0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_r                                                            |     0.001 |
|                           sub                                                                           |     0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |     0.001 |
|                               no_pipelining.the_addsub                                                  |     0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |     0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                       MEM                                                                               |    <0.001 |
|                         dist_ram.srlram.ram                                                             |    <0.001 |
|                           fixed_length.shift_ram                                                        |    <0.001 |
|                             i_bb_inst                                                                   |    <0.001 |
|                       mem_mux_and_reg_upper_im                                                          |     0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mem_mux_and_reg_upper_re                                                          |     0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mux_sel_reg                                                                       |    <0.001 |
|                       no_nfft.bypass_reg                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       twos_cmp.REG_lower_im                                                             |    <0.001 |
|                       twos_cmp.REG_lower_re                                                             |    <0.001 |
|                       twos_cmp.delay_fwdinv                                                             |    <0.001 |
|                       twos_cmp.im_cmp                                                                   |    <0.001 |
|                       twos_cmp.re_cmp                                                                   |    <0.001 |
|                   pe_gen[2].natural_order_input.PE                                                      |     0.054 |
|                     FB_1.BF_1                                                                           |     0.010 |
|                       BTFLY0                                                                            |     0.005 |
|                         logic_bfly_byp.add_i                                                            |     0.001 |
|                           adder                                                                         |     0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |     0.001 |
|                               no_pipelining.the_addsub                                                  |     0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |     0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.add_r                                                            |     0.001 |
|                           adder                                                                         |     0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |     0.001 |
|                               no_pipelining.the_addsub                                                  |     0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |     0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_i                                                            |     0.001 |
|                           sub                                                                           |     0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |     0.001 |
|                               no_pipelining.the_addsub                                                  |     0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |     0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_r                                                            |     0.001 |
|                           sub                                                                           |     0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |     0.001 |
|                               no_pipelining.the_addsub                                                  |     0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |     0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                       MEM                                                                               |     0.001 |
|                         dist_ram.srlram.ram                                                             |     0.001 |
|                           fixed_length.shift_ram                                                        |     0.001 |
|                             i_bb_inst                                                                   |     0.001 |
|                       mem_mux_and_reg_upper_im                                                          |     0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mem_mux_and_reg_upper_re                                                          |     0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mux_sel_reg                                                                       |    <0.001 |
|                       no_nfft.bypass_reg                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       no_twos_cmp.REG_lower_im                                                          |    <0.001 |
|                       no_twos_cmp.REG_lower_re                                                          |    <0.001 |
|                     delay_addr_bf2                                                                      |    <0.001 |
|                     has_TW_mult.MULT                                                                    |     0.026 |
|                       i_cmpy                                                                            |     0.026 |
|                         four_mult_structure.use_dsp.i_dsp                                               |     0.026 |
|                           re_im                                                                         |     0.026 |
|                             use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0                |    <0.001 |
|                             use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                             use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                             use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                             use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                             use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                             use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                             use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                     has_TW_mult.TW                                                                      |     0.004 |
|                       ADD0                                                                              |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       MUX0                                                                              |    <0.001 |
|                       delay_tw_addr_msb                                                                 |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       twiddle_generator                                                                 |     0.004 |
|                         tw2.twgen2                                                                      |     0.004 |
|                     has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                       need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     hasbf2.FW_2.BF_2                                                                    |     0.013 |
|                       add_subs.add_i                                                                    |     0.001 |
|                         adder                                                                           |     0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |     0.001 |
|                             no_pipelining.the_addsub                                                    |     0.001 |
|                               i_lut6.i_lut6_addsub                                                      |     0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       add_subs.add_r                                                                    |     0.001 |
|                         adder                                                                           |     0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |     0.001 |
|                             no_pipelining.the_addsub                                                    |     0.001 |
|                               i_lut6.i_lut6_addsub                                                      |     0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       in_comm_ctr_del                                                                   |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       in_commutator_A                                                                   |    <0.001 |
|                       in_commutator_B                                                                   |    <0.001 |
|                       logic_twoscomp.im_cmp                                                             |    <0.001 |
|                       logic_twoscomp.re_cmp                                                             |    <0.001 |
|                       mux_in_A                                                                          |     0.001 |
|                       mux_in_B                                                                          |     0.001 |
|                       mux_out_A                                                                         |    <0.001 |
|                       mux_out_B                                                                         |     0.001 |
|                       out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                    |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       out_comm_ctr_del_2                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       out_commutator_A                                                                  |    <0.001 |
|                       out_commutator_B                                                                  |    <0.001 |
|                       sign_sel_gen.fwd_inv_reg                                                          |     0.001 |
|                   pe_gen[3].natural_order_input.PE                                                      |     0.064 |
|                     FW_1.BF_1                                                                           |     0.009 |
|                       add_subs.add_i                                                                    |     0.001 |
|                         adder                                                                           |     0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |     0.001 |
|                             no_pipelining.the_addsub                                                    |     0.001 |
|                               i_lut6.i_lut6_addsub                                                      |     0.001 |
|                                 i_q.i_simple.qreg                                                       |     0.001 |
|                       add_subs.add_r                                                                    |     0.001 |
|                         adder                                                                           |     0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |     0.001 |
|                             no_pipelining.the_addsub                                                    |     0.001 |
|                               i_lut6.i_lut6_addsub                                                      |     0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       in_commutator_A                                                                   |    <0.001 |
|                       in_commutator_B                                                                   |    <0.001 |
|                       mux_in_A                                                                          |     0.001 |
|                       mux_in_B                                                                          |     0.001 |
|                       mux_out_A                                                                         |    <0.001 |
|                       mux_out_B                                                                         |    <0.001 |
|                       out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                       out_comm_ctr_del_2                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       out_commutator_A                                                                  |    <0.001 |
|                       out_commutator_B                                                                  |    <0.001 |
|                     delay_addr_bf2                                                                      |    <0.001 |
|                     has_TW_mult.MULT                                                                    |     0.042 |
|                       i_cmpy                                                                            |     0.042 |
|                         three_mult_structure.use_dsp.i_dsp48                                            |     0.042 |
|                           mult1_preadder_d_plus_b.mult1                                                 |     0.011 |
|                             mult                                                                        |     0.009 |
|                               use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay           |    <0.001 |
|                               use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                        |    <0.001 |
|                               use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                       |    <0.001 |
|                               use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay                       |    <0.001 |
|                               use_prim.iBdelx[0].iBdely[2].need_delay_line.Bdelay                       |    <0.001 |
|                             use_fabric_adder.delay_lower_bits                                           |    <0.001 |
|                             use_fabric_adder.reg_c_high                                                 |    <0.001 |
|                           mult2_preadder_d_plus_b.mult2                                                 |     0.014 |
|                             mult                                                                        |     0.014 |
|                               use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay           |    <0.001 |
|                               use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay           |    <0.001 |
|                               use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay                        |    <0.001 |
|                               use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay                       |    <0.001 |
|                               use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay                       |    <0.001 |
|                           mult3_preadder_d_minus_b.mult3                                                |     0.010 |
|                             mult                                                                        |     0.009 |
|                               use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay           |    <0.001 |
|                               use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                        |    <0.001 |
|                               use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                       |    <0.001 |
|                               use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay                       |    <0.001 |
|                               use_prim.iBdelx[0].iBdely[2].need_delay_line.Bdelay                       |    <0.001 |
|                             use_fabric_adder.delay_lower_bits                                           |    <0.001 |
|                           optionally_negate_inputs                                                      |     0.003 |
|                     has_TW_mult.TW                                                                      |    <0.001 |
|                       ADD0                                                                              |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       MUX0                                                                              |    <0.001 |
|                       delay_tw_addr_msb                                                                 |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       twiddle_generator                                                                 |    <0.001 |
|                         tw2.twgen2                                                                      |    <0.001 |
|                     has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                     has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                       need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     hasbf2.FW_2.BF_2                                                                    |     0.012 |
|                       add_subs.add_i                                                                    |     0.001 |
|                         adder                                                                           |     0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |     0.001 |
|                             no_pipelining.the_addsub                                                    |     0.001 |
|                               i_lut6.i_lut6_addsub                                                      |     0.001 |
|                                 i_q.i_simple.qreg                                                       |     0.001 |
|                       add_subs.add_r                                                                    |     0.001 |
|                         adder                                                                           |     0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |     0.001 |
|                             no_pipelining.the_addsub                                                    |     0.001 |
|                               i_lut6.i_lut6_addsub                                                      |     0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       in_comm_ctr_del                                                                   |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       in_commutator_A                                                                   |    <0.001 |
|                       in_commutator_B                                                                   |    <0.001 |
|                       logic_twoscomp.im_cmp                                                             |    <0.001 |
|                       logic_twoscomp.re_cmp                                                             |    <0.001 |
|                       mux_in_A                                                                          |    <0.001 |
|                       mux_in_B                                                                          |     0.001 |
|                       mux_out_A                                                                         |     0.001 |
|                       mux_out_B                                                                         |    <0.001 |
|                       out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                    |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       out_comm_ctr_del_2                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       out_commutator_A                                                                  |    <0.001 |
|                       out_commutator_B                                                                  |    <0.001 |
|                       sign_sel_gen.fwd_inv_reg                                                          |    <0.001 |
|                   pe_gen[4].natural_order_input.PE                                                      |     0.020 |
|                     FW_1.BF_1                                                                           |     0.010 |
|                       add_subs.add_i                                                                    |     0.001 |
|                         adder                                                                           |     0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |     0.001 |
|                             no_pipelining.the_addsub                                                    |     0.001 |
|                               i_lut6.i_lut6_addsub                                                      |     0.001 |
|                                 i_q.i_simple.qreg                                                       |     0.001 |
|                       add_subs.add_r                                                                    |     0.001 |
|                         adder                                                                           |     0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |     0.001 |
|                             no_pipelining.the_addsub                                                    |     0.001 |
|                               i_lut6.i_lut6_addsub                                                      |     0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       in_commutator_A                                                                   |    <0.001 |
|                       in_commutator_B                                                                   |    <0.001 |
|                       mux_in_A                                                                          |    <0.001 |
|                       mux_in_B                                                                          |     0.001 |
|                       mux_out_A                                                                         |     0.001 |
|                       mux_out_B                                                                         |     0.001 |
|                       out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                       out_comm_ctr_del_2                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       out_commutator_A                                                                  |    <0.001 |
|                       out_commutator_B                                                                  |    <0.001 |
|                     delay_addr_bf2                                                                      |    <0.001 |
|                     has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     hasbf2.FW_2.BF_2                                                                    |     0.011 |
|                       add_subs.add_i                                                                    |     0.001 |
|                         adder                                                                           |     0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |     0.001 |
|                             no_pipelining.the_addsub                                                    |     0.001 |
|                               i_lut6.i_lut6_addsub                                                      |     0.001 |
|                                 i_q.i_simple.qreg                                                       |     0.001 |
|                       add_subs.add_r                                                                    |     0.001 |
|                         adder                                                                           |     0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |     0.001 |
|                             no_pipelining.the_addsub                                                    |     0.001 |
|                               i_lut6.i_lut6_addsub                                                      |     0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       in_comm_ctr_del                                                                   |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       in_commutator_A                                                                   |    <0.001 |
|                       in_commutator_B                                                                   |    <0.001 |
|                       logic_twoscomp.im_cmp                                                             |    <0.001 |
|                       logic_twoscomp.re_cmp                                                             |    <0.001 |
|                       mux_in_A                                                                          |    <0.001 |
|                       mux_in_B                                                                          |    <0.001 |
|                       mux_out_A                                                                         |     0.001 |
|                       mux_out_B                                                                         |     0.001 |
|                       out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                    |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       out_comm_ctr_del_2                                                                |    <0.001 |
|                       out_commutator_A                                                                  |    <0.001 |
|                       sign_sel_gen.fwd_inv_reg                                                          |    <0.001 |
|                     no_addr_gen.final_next_bf2_start_delay                                              |    <0.001 |
|                       need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     no_addr_gen.fixed_bf2_start_delay.bf2_start_delay                                   |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|               gen_block_exp_delay_streaming.block_exp_ram                                               |    <0.001 |
|                 dist_ram.lutram.mem                                                                     |    <0.001 |
|                   gen_width[0].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                   gen_width[1].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                   gen_width[2].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                   gen_width[3].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                   gen_width[4].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                   gen_width[5].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                   gen_width[6].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                   gen_width[7].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                   gen_width[8].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                   gen_width[9].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|               gen_block_exp_delay_streaming.gen_block_exp_dly                                           |    <0.001 |
|               gen_block_exp_delay_streaming.gen_new_max_exp_dly                                         |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                |    <0.001 |
|                   i_bb_inst                                                                             |    <0.001 |
|                     gen_output_regs.output_regs                                                         |    <0.001 |
|               gen_block_exp_delay_streaming.gen_sclr_pipe.gen_pipe                                      |    <0.001 |
|                 gen_src_dly                                                                             |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |     0.000 |
|                     i_bb_inst                                                                           |     0.000 |
|               gen_cntrl_streaming.gen_edone                                                             |    <0.001 |
|                 gen_dly                                                                                 |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|               gen_dv                                                                                    |    <0.001 |
|                 gen_dly                                                                                 |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |     0.000 |
|                     i_bb_inst                                                                           |     0.000 |
|               gen_fft_rfd_dly                                                                           |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                |    <0.001 |
|                   i_bb_inst                                                                             |    <0.001 |
|                     gen_output_regs.output_regs                                                         |    <0.001 |
|               gen_last_sample                                                                           |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                |    <0.001 |
|                   i_bb_inst                                                                             |    <0.001 |
|                     gen_output_regs.output_regs                                                         |    <0.001 |
|               gen_sclr_pipe.gen_pipe                                                                    |    <0.001 |
|                 gen_src_dly                                                                             |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |     0.000 |
|                     i_bb_inst                                                                           |     0.000 |
|               get_block_max_exp                                                                         |     0.013 |
|                 delay_mem                                                                               |     0.012 |
|                   blk_ram.use_bram_only.mem                                                             |     0.012 |
|                 gen_block_cnter                                                                         |    <0.001 |
|                   adder                                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                           i_q.i_simple.qreg                                                             |    <0.001 |
|                 gen_block_counter_clr_dly                                                               |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 gen_clear_max_exp                                                                       |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 gen_const_fft_size.gen_block_max                                                        |    <0.001 |
|                 gen_const_fft_size.gen_delay_addr_out_max                                               |    <0.001 |
|                 gen_delay_addr_in                                                                       |    <0.001 |
|                   adder                                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                           i_q.i_simple.qreg                                                             |    <0.001 |
|                 gen_delay_addr_in_en                                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 gen_delay_addr_in_ld                                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 gen_delay_addr_out                                                                      |    <0.001 |
|                   adder                                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                           i_q.i_simple.qreg                                                             |    <0.001 |
|                 gen_fwd_inv_out                                                                         |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 gen_hold_fwd_inv                                                                        |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 gen_new_max_exp                                                                         |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 gen_start_dly                                                                           |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 gen_start_dly_op_clr.gen_sclr_pipe_reset.gen_pipe                                       |    <0.001 |
|                   gen_src_dly                                                                           |     0.000 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |     0.000 |
|                       i_bb_inst                                                                         |     0.000 |
|                 gen_store_max_exp                                                                       |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 real_gt_imag                                                                            |    <0.001 |
|                   adder                                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                           i_q.i_simple.qreg                                                             |    <0.001 |
|                 sel_max                                                                                 |    <0.001 |
|                   adder                                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                           i_q.i_simple.qreg                                                             |    <0.001 |
|               imag_to_bfp                                                                               |     0.004 |
|                 delay_fp_number                                                                         |    <0.001 |
|                 fpo                                                                                     |     0.004 |
|                   FLT_TO_FIX_OP.SPD.OP                                                                  |     0.004 |
|                     ALIGN_DIST_DEL                                                                      |    <0.001 |
|                       DEL                                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     ALIGN_SHIFT                                                                         |     0.002 |
|                       MUX_LOOP[0].DEL_SHIFT                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                                |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[2].DEL_SHIFT                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST                                                |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     ALIGN_Z_D                                                                           |    <0.001 |
|                       EQ_ZERO                                                                           |    <0.001 |
|                         CARRY_ZERO_DET                                                                  |    <0.001 |
|                       MUX_LOOP[0].DEL_Z_D                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[1].DEL_Z_D                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                                |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[2].DEL_Z_D                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST                                                |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     A_MANT_ALL_ZERO_P0_DEL                                                              |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     COND_DET                                                                            |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL                                                       |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                      |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     DEL_SIGN                                                                            |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     INVALID_OP_P1_REG                                                                   |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     MANT_P0_REG                                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     NEG_MANT_OVER_P0_DEL                                                                |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     OP_STATE_P1_REG                                                                     |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     ROUND                                                                               |    <0.001 |
|                       Q_DEL                                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     SIGN_DEL                                                                            |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     SIGN_P0_REG                                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     ZERO_DET_DIST_DEL                                                                   |    <0.001 |
|                       DEL                                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                 gen_exp_in_eq_max                                                                       |    <0.001 |
|                 gen_exp_in_eq_zero                                                                      |    <0.001 |
|                 sub_block_exp                                                                           |    <0.001 |
|                   subtracter                                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                           i_q.i_simple.qreg                                                             |    <0.001 |
|               input_delay_im                                                                            |    <0.001 |
|               input_delay_re                                                                            |    <0.001 |
|               real_to_bfp                                                                               |     0.004 |
|                 delay_fp_number                                                                         |    <0.001 |
|                 fpo                                                                                     |     0.004 |
|                   FLT_TO_FIX_OP.SPD.OP                                                                  |     0.004 |
|                     ALIGN_DIST_DEL                                                                      |    <0.001 |
|                       DEL                                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     ALIGN_SHIFT                                                                         |     0.002 |
|                       MUX_LOOP[0].DEL_SHIFT                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                                |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[2].DEL_SHIFT                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST                                                |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     ALIGN_Z_D                                                                           |    <0.001 |
|                       EQ_ZERO                                                                           |    <0.001 |
|                         CARRY_ZERO_DET                                                                  |    <0.001 |
|                       MUX_LOOP[0].DEL_Z_D                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[1].DEL_Z_D                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                                |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[2].DEL_Z_D                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST                                                |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     A_MANT_ALL_ZERO_P0_DEL                                                              |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     COND_DET                                                                            |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL                                                       |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                      |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     DEL_SIGN                                                                            |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     INVALID_OP_P1_REG                                                                   |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     MANT_P0_REG                                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     NEG_MANT_OVER_P0_DEL                                                                |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     OP_STATE_P1_REG                                                                     |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     ROUND                                                                               |    <0.001 |
|                       Q_DEL                                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     SIGN_DEL                                                                            |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     SIGN_P0_REG                                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     ZERO_DET_DIST_DEL                                                                   |    <0.001 |
|                       DEL                                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                 gen_exp_in_eq_max                                                                       |    <0.001 |
|                 gen_exp_in_eq_zero                                                                      |    <0.001 |
|                 sub_block_exp                                                                           |    <0.001 |
|                   subtracter                                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                           i_q.i_simple.qreg                                                             |    <0.001 |
|   fft_config_data_V_U                                                                                   |    <0.001 |
|     U_FIFO_sosf_detector_top_fft_config_data_V_shiftReg                                                 |    <0.001 |
|   fft_status_data_V_U                                                                                   |    <0.001 |
|     U_FIFO_sosf_detector_top_fft_status_data_V_shiftReg                                                 |    <0.001 |
|   sosf_detector_top_dummy_proc_be_U0                                                                    |     0.089 |
|     sosf_detector_top_fadd_32ns_32ns_32_10_full_dsp_U7                                                  |     0.022 |
|       sosf_detector_top_ap_fadd_8_full_dsp_32_u                                                         |     0.019 |
|         U0                                                                                              |     0.019 |
|           i_synth                                                                                       |     0.019 |
|             ADDSUB_OP.ADDSUB                                                                            |     0.019 |
|               SPEED_OP.DSP.OP                                                                           |     0.019 |
|                 A_IP_DELAY                                                                              |     0.002 |
|                   i_pipe                                                                                |     0.002 |
|                 B_IP_DELAY                                                                              |     0.002 |
|                   i_pipe                                                                                |     0.002 |
|                 DSP48E1_BODY.ALIGN_ADD                                                                  |     0.004 |
|                   DSP2                                                                                  |     0.003 |
|                   LRG_DELAY                                                                             |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   SHIFT_DELAY                                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   SML_DELAY                                                                             |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   SUB_DELAY                                                                             |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   VALID_DELAY                                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   VALID_LRG_DELAY                                                                       |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   ZERO_14_DET.CARRY_MUX                                                                 |    <0.001 |
|                   ZERO_14_DET.ZERO_DET                                                                  |    <0.001 |
|                     CARRY_ZERO_DET                                                                      |    <0.001 |
|                   Z_14_LZD_DELAY                                                                        |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   Z_LZD_DELAY                                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 DSP48E1_BODY.NORM_RND                                                                   |     0.005 |
|                   LOD                                                                                   |     0.002 |
|                     LEAD16_DELAY                                                                        |     0.000 |
|                       i_pipe                                                                            |     0.000 |
|                     NORM_DELAY                                                                          |     0.001 |
|                       i_pipe                                                                            |     0.001 |
|                   LSB_DELAY                                                                             |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   MSBS_DELAY                                                                            |     0.000 |
|                     i_pipe                                                                              |     0.000 |
|                   ROUND_BIT_DELAY                                                                       |     0.000 |
|                     i_pipe                                                                              |     0.000 |
|                   ROUND_DELAY                                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   SHIFT_RND                                                                             |     0.004 |
|                   ZERO_DELAY                                                                            |     0.000 |
|                     i_pipe                                                                              |     0.000 |
|                 EXP                                                                                     |     0.006 |
|                   A_AND_B_INF_DEL                                                                       |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   A_AND_B_INF_SIGN_DEL                                                                  |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   A_AND_B_ZERO_DEL                                                                      |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   A_EXP_DELAY                                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   A_OR_B_INF_DEL                                                                        |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   A_OR_B_INF_SIGN_DEL                                                                   |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   A_OR_B_NAN_DEL                                                                        |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   A_OR_B_ZERO_SIGN_DEL                                                                  |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   A_SIGN_DELAY                                                                          |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   A_SIGN_XOR_B_SIGN_DEL                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   BMA_EXP_DELAY                                                                         |     0.002 |
|                     i_pipe                                                                              |     0.002 |
|                   B_EXP_DELAY                                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   B_SIGN_DELAY                                                                          |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   CANCELLATION_DELAY                                                                    |     0.000 |
|                     i_pipe                                                                              |     0.000 |
|                   COND_DET_A                                                                            |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                        |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                        |    <0.001 |
|                       CARRY_ZERO_DET                                                                    |    <0.001 |
|                   COND_DET_B                                                                            |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                        |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                        |    <0.001 |
|                       CARRY_ZERO_DET                                                                    |    <0.001 |
|                   DEC_STATE_PRE_OP_DELAY                                                                |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   DET_SIGN_DELAY                                                                        |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   EXP_OFF.LRG_EXP_ALIGN_DELAY                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   EXP_OFF.LRG_EXP_DELAY                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   EXP_OFF.STRUCT_ADD                                                                    |    <0.001 |
|                   NORM_SIGN_DEL                                                                         |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                                              |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   NUMB_CMP                                                                              |     0.001 |
|                     NOT_FAST.CMP                                                                        |     0.001 |
|                       C_CHAIN                                                                           |     0.001 |
|                   SIGN_SIG_UP_DELAY                                                                     |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   STATE_DELAY                                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   SUB_DELAY                                                                             |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 OP                                                                                      |    <0.001 |
|     sosf_detector_top_fmul_32ns_32ns_32_6_max_dsp_U10                                                   |     0.011 |
|       sosf_detector_top_ap_fmul_4_max_dsp_32_u                                                          |     0.011 |
|         U0                                                                                              |     0.011 |
|           i_synth                                                                                       |     0.011 |
|             MULT.OP                                                                                     |     0.011 |
|               EXP                                                                                       |    <0.001 |
|                 A_OR_B_IS_INF_DELAY                                                                     |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 A_OR_B_IS_NAN_DELAY                                                                     |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 A_OR_B_IS_ZERO_DELAY                                                                    |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 COND_DET_A                                                                              |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET                                                          |    <0.001 |
|                     CARRY_ZERO_DET                                                                      |    <0.001 |
|                 COND_DET_B                                                                              |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET                                                          |    <0.001 |
|                     CARRY_ZERO_DET                                                                      |    <0.001 |
|                 EXP_ADD.C_CHAIN                                                                         |    <0.001 |
|                   Q_DEL                                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 EXP_PRE_RND_DEL                                                                         |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 INF_X_ZERO_DELAY                                                                        |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 IP_SIGN_DELAY                                                                           |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 PROD_DELAY                                                                              |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 SIG_DELAY                                                                               |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 STATE_DELAY                                                                             |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|               MULT                                                                                      |     0.007 |
|                 DSP48E1_SPD_SGL_VARIANT.FIX_MULT                                                        |     0.007 |
|                   DSP1                                                                                  |     0.001 |
|                   DSP2                                                                                  |     0.005 |
|                   ZD0_DEL                                                                               |     0.000 |
|                     i_pipe                                                                              |     0.000 |
|               OP                                                                                        |    <0.001 |
|               R_AND_R                                                                                   |     0.003 |
|                 LAT_OPT.FULL.R_AND_R                                                                    |     0.003 |
|                   DSP48E1_SGL_EXP_IP.EXP_DEL                                                            |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                                                        |     0.003 |
|     sosf_detector_top_fmul_32ns_32ns_32_6_max_dsp_U11                                                   |     0.011 |
|       sosf_detector_top_ap_fmul_4_max_dsp_32_u                                                          |     0.011 |
|         U0                                                                                              |     0.011 |
|           i_synth                                                                                       |     0.011 |
|             MULT.OP                                                                                     |     0.011 |
|               EXP                                                                                       |    <0.001 |
|                 A_OR_B_IS_INF_DELAY                                                                     |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 A_OR_B_IS_NAN_DELAY                                                                     |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 A_OR_B_IS_ZERO_DELAY                                                                    |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 COND_DET_A                                                                              |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET                                                          |    <0.001 |
|                     CARRY_ZERO_DET                                                                      |    <0.001 |
|                 COND_DET_B                                                                              |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET                                                          |    <0.001 |
|                     CARRY_ZERO_DET                                                                      |    <0.001 |
|                 EXP_ADD.C_CHAIN                                                                         |    <0.001 |
|                   Q_DEL                                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 EXP_PRE_RND_DEL                                                                         |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 INF_X_ZERO_DELAY                                                                        |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 IP_SIGN_DELAY                                                                           |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 PROD_DELAY                                                                              |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 SIG_DELAY                                                                               |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 STATE_DELAY                                                                             |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|               MULT                                                                                      |     0.007 |
|                 DSP48E1_SPD_SGL_VARIANT.FIX_MULT                                                        |     0.007 |
|                   DSP1                                                                                  |     0.001 |
|                   DSP2                                                                                  |     0.005 |
|                   ZD0_DEL                                                                               |     0.000 |
|                     i_pipe                                                                              |     0.000 |
|               OP                                                                                        |    <0.001 |
|               R_AND_R                                                                                   |     0.003 |
|                 LAT_OPT.FULL.R_AND_R                                                                    |     0.003 |
|                   DSP48E1_SGL_EXP_IP.EXP_DEL                                                            |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                                                        |     0.003 |
|     sosf_detector_top_fmul_32ns_32ns_32_6_max_dsp_U8                                                    |     0.011 |
|       sosf_detector_top_ap_fmul_4_max_dsp_32_u                                                          |     0.011 |
|         U0                                                                                              |     0.011 |
|           i_synth                                                                                       |     0.011 |
|             MULT.OP                                                                                     |     0.011 |
|               EXP                                                                                       |    <0.001 |
|                 A_OR_B_IS_INF_DELAY                                                                     |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 A_OR_B_IS_NAN_DELAY                                                                     |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 A_OR_B_IS_ZERO_DELAY                                                                    |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 COND_DET_A                                                                              |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET                                                          |    <0.001 |
|                     CARRY_ZERO_DET                                                                      |    <0.001 |
|                 COND_DET_B                                                                              |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET                                                          |    <0.001 |
|                     CARRY_ZERO_DET                                                                      |    <0.001 |
|                 EXP_ADD.C_CHAIN                                                                         |    <0.001 |
|                   Q_DEL                                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 EXP_PRE_RND_DEL                                                                         |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 INF_X_ZERO_DELAY                                                                        |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 IP_SIGN_DELAY                                                                           |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 PROD_DELAY                                                                              |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 SIG_DELAY                                                                               |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 STATE_DELAY                                                                             |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|               MULT                                                                                      |     0.006 |
|                 DSP48E1_SPD_SGL_VARIANT.FIX_MULT                                                        |     0.006 |
|                   DSP1                                                                                  |     0.001 |
|                   DSP2                                                                                  |     0.005 |
|                   ZD0_DEL                                                                               |     0.000 |
|                     i_pipe                                                                              |     0.000 |
|               OP                                                                                        |    <0.001 |
|               R_AND_R                                                                                   |     0.003 |
|                 LAT_OPT.FULL.R_AND_R                                                                    |     0.003 |
|                   DSP48E1_SGL_EXP_IP.EXP_DEL                                                            |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                                                        |     0.003 |
|     sosf_detector_top_fmul_32ns_32ns_32_6_max_dsp_U9                                                    |     0.011 |
|       sosf_detector_top_ap_fmul_4_max_dsp_32_u                                                          |     0.011 |
|         U0                                                                                              |     0.011 |
|           i_synth                                                                                       |     0.011 |
|             MULT.OP                                                                                     |     0.011 |
|               EXP                                                                                       |    <0.001 |
|                 A_OR_B_IS_INF_DELAY                                                                     |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 A_OR_B_IS_NAN_DELAY                                                                     |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 A_OR_B_IS_ZERO_DELAY                                                                    |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 COND_DET_A                                                                              |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET                                                          |    <0.001 |
|                     CARRY_ZERO_DET                                                                      |    <0.001 |
|                 COND_DET_B                                                                              |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET                                                          |    <0.001 |
|                     CARRY_ZERO_DET                                                                      |    <0.001 |
|                 EXP_ADD.C_CHAIN                                                                         |    <0.001 |
|                   Q_DEL                                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 EXP_PRE_RND_DEL                                                                         |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 INF_X_ZERO_DELAY                                                                        |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 IP_SIGN_DELAY                                                                           |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 PROD_DELAY                                                                              |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 SIG_DELAY                                                                               |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 STATE_DELAY                                                                             |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|               MULT                                                                                      |     0.007 |
|                 DSP48E1_SPD_SGL_VARIANT.FIX_MULT                                                        |     0.007 |
|                   DSP1                                                                                  |     0.001 |
|                   DSP2                                                                                  |     0.005 |
|                   ZD0_DEL                                                                               |     0.000 |
|                     i_pipe                                                                              |     0.000 |
|               OP                                                                                        |    <0.001 |
|               R_AND_R                                                                                   |     0.003 |
|                 LAT_OPT.FULL.R_AND_R                                                                    |     0.003 |
|                   DSP48E1_SGL_EXP_IP.EXP_DEL                                                            |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                                                        |     0.003 |
|     sosf_detector_top_fsub_32ns_32ns_32_10_full_dsp_U6                                                  |     0.021 |
|       sosf_detector_top_ap_fsub_8_full_dsp_32_u                                                         |     0.018 |
|         U0                                                                                              |     0.018 |
|           i_synth                                                                                       |     0.018 |
|             ADDSUB_OP.ADDSUB                                                                            |     0.018 |
|               SPEED_OP.DSP.OP                                                                           |     0.018 |
|                 A_IP_DELAY                                                                              |     0.001 |
|                   i_pipe                                                                                |     0.001 |
|                 B_IP_DELAY                                                                              |     0.002 |
|                   i_pipe                                                                                |     0.002 |
|                 DSP48E1_BODY.ALIGN_ADD                                                                  |     0.004 |
|                   DSP2                                                                                  |     0.003 |
|                   LRG_DELAY                                                                             |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   SHIFT_DELAY                                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   SML_DELAY                                                                             |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   SUB_DELAY                                                                             |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   VALID_DELAY                                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   VALID_LRG_DELAY                                                                       |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   ZERO_14_DET.CARRY_MUX                                                                 |    <0.001 |
|                   ZERO_14_DET.ZERO_DET                                                                  |    <0.001 |
|                     CARRY_ZERO_DET                                                                      |    <0.001 |
|                   Z_14_LZD_DELAY                                                                        |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   Z_LZD_DELAY                                                                           |     0.000 |
|                     i_pipe                                                                              |     0.000 |
|                 DSP48E1_BODY.NORM_RND                                                                   |     0.005 |
|                   LOD                                                                                   |     0.002 |
|                     LEAD16_DELAY                                                                        |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     NORM_DELAY                                                                          |     0.001 |
|                       i_pipe                                                                            |     0.001 |
|                   LSB_DELAY                                                                             |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   MSBS_DELAY                                                                            |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   ROUND_BIT_DELAY                                                                       |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   ROUND_DELAY                                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   SHIFT_RND                                                                             |     0.004 |
|                   ZERO_DELAY                                                                            |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 EXP                                                                                     |     0.005 |
|                   A_AND_B_INF_DEL                                                                       |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   A_AND_B_INF_SIGN_DEL                                                                  |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   A_AND_B_ZERO_DEL                                                                      |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   A_EXP_DELAY                                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   A_OR_B_INF_DEL                                                                        |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   A_OR_B_INF_SIGN_DEL                                                                   |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   A_OR_B_NAN_DEL                                                                        |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   A_OR_B_ZERO_SIGN_DEL                                                                  |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   A_SIGN_DELAY                                                                          |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   A_SIGN_XOR_B_SIGN_DEL                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   BMA_EXP_DELAY                                                                         |     0.002 |
|                     i_pipe                                                                              |     0.002 |
|                   B_EXP_DELAY                                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   B_SIGN_DELAY                                                                          |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   CANCELLATION_DELAY                                                                    |     0.000 |
|                     i_pipe                                                                              |     0.000 |
|                   COND_DET_A                                                                            |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                        |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                        |    <0.001 |
|                       CARRY_ZERO_DET                                                                    |    <0.001 |
|                   COND_DET_B                                                                            |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                        |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                        |    <0.001 |
|                       CARRY_ZERO_DET                                                                    |    <0.001 |
|                   DEC_STATE_PRE_OP_DELAY                                                                |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   DET_SIGN_DELAY                                                                        |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   EXP_OFF.LRG_EXP_ALIGN_DELAY                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   EXP_OFF.LRG_EXP_DELAY                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   EXP_OFF.STRUCT_ADD                                                                    |    <0.001 |
|                   NORM_SIGN_DEL                                                                         |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                                              |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   NUMB_CMP                                                                              |     0.001 |
|                     NOT_FAST.CMP                                                                        |     0.001 |
|                       C_CHAIN                                                                           |     0.001 |
|                   SIGN_SIG_UP_DELAY                                                                     |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   STATE_DELAY                                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   SUB_DELAY                                                                             |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 OP                                                                                      |    <0.001 |
|   sosf_detector_top_dummy_proc_fe_U0                                                                    |     0.009 |
|     detector_tail_M_imag_U                                                                              |     0.004 |
|       sosf_detector_top_dummy_proc_fe_detector_tail_M_real_ram_U                                        |     0.004 |
|     detector_tail_M_real_U                                                                              |     0.004 |
|       sosf_detector_top_dummy_proc_fe_detector_tail_M_real_ram_U                                        |     0.004 |
|   xk_local_channel_U                                                                                    |    <0.001 |
|     U_FIFO_sosf_detector_top_xk_local_channel_shiftReg                                                  |    <0.001 |
|   xn_local_channel_U                                                                                    |    <0.001 |
|     U_FIFO_sosf_detector_top_xn_local_channel_shiftReg                                                  |    <0.001 |
+---------------------------------------------------------------------------------------------------------+-----------+


