--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 478 paths analyzed, 187 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.583ns.
--------------------------------------------------------------------------------
Slack:                  15.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_blinker_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.424ns (Levels of Logic = 0)
  Clock Path Skew:      -0.124ns (0.689 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_blinker_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y33.SR      net (fanout=10)       3.488   M_reset_cond_out
    SLICE_X18Y33.CLK     Tsrck                 0.418   M_blinker_q_24
                                                       dmP2s/M_blinker_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.424ns (0.936ns logic, 3.488ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  15.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_blinker_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.247ns (Levels of Logic = 0)
  Clock Path Skew:      -0.124ns (0.689 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_blinker_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y32.SR      net (fanout=10)       3.300   M_reset_cond_out
    SLICE_X18Y32.CLK     Tsrck                 0.429   dmP2s/M_blinker_q[23]
                                                       dmP2s/M_blinker_q_21
    -------------------------------------------------  ---------------------------
    Total                                      4.247ns (0.947ns logic, 3.300ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  15.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_blinker_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.236ns (Levels of Logic = 0)
  Clock Path Skew:      -0.124ns (0.689 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_blinker_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y32.SR      net (fanout=10)       3.300   M_reset_cond_out
    SLICE_X18Y32.CLK     Tsrck                 0.418   dmP2s/M_blinker_q[23]
                                                       dmP2s/M_blinker_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.236ns (0.936ns logic, 3.300ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  15.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_blinker_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.213ns (Levels of Logic = 0)
  Clock Path Skew:      -0.124ns (0.689 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_blinker_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y32.SR      net (fanout=10)       3.300   M_reset_cond_out
    SLICE_X18Y32.CLK     Tsrck                 0.395   dmP2s/M_blinker_q[23]
                                                       dmP2s/M_blinker_q_22
    -------------------------------------------------  ---------------------------
    Total                                      4.213ns (0.913ns logic, 3.300ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  15.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_blinker_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.199ns (Levels of Logic = 0)
  Clock Path Skew:      -0.124ns (0.689 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_blinker_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y32.SR      net (fanout=10)       3.300   M_reset_cond_out
    SLICE_X18Y32.CLK     Tsrck                 0.381   dmP2s/M_blinker_q[23]
                                                       dmP2s/M_blinker_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.199ns (0.899ns logic, 3.300ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  15.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_blinker_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.171ns (Levels of Logic = 0)
  Clock Path Skew:      -0.119ns (0.601 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_blinker_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y29.SR      net (fanout=10)       3.224   M_reset_cond_out
    SLICE_X18Y29.CLK     Tsrck                 0.429   dmP2s/M_blinker_q[11]
                                                       dmP2s/M_blinker_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.171ns (0.947ns logic, 3.224ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  15.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_blinker_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.160ns (Levels of Logic = 0)
  Clock Path Skew:      -0.119ns (0.601 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_blinker_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y29.SR      net (fanout=10)       3.224   M_reset_cond_out
    SLICE_X18Y29.CLK     Tsrck                 0.418   dmP2s/M_blinker_q[11]
                                                       dmP2s/M_blinker_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.160ns (0.936ns logic, 3.224ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  15.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_blinker_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.137ns (Levels of Logic = 0)
  Clock Path Skew:      -0.119ns (0.601 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_blinker_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y29.SR      net (fanout=10)       3.224   M_reset_cond_out
    SLICE_X18Y29.CLK     Tsrck                 0.395   dmP2s/M_blinker_q[11]
                                                       dmP2s/M_blinker_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (0.913ns logic, 3.224ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  15.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_blinker_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.123ns (Levels of Logic = 0)
  Clock Path Skew:      -0.119ns (0.601 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_blinker_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y29.SR      net (fanout=10)       3.224   M_reset_cond_out
    SLICE_X18Y29.CLK     Tsrck                 0.381   dmP2s/M_blinker_q[11]
                                                       dmP2s/M_blinker_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.123ns (0.899ns logic, 3.224ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  15.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_blinker_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.016ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (0.602 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_blinker_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y31.SR      net (fanout=10)       3.069   M_reset_cond_out
    SLICE_X18Y31.CLK     Tsrck                 0.429   dmP2s/M_blinker_q[19]
                                                       dmP2s/M_blinker_q_17
    -------------------------------------------------  ---------------------------
    Total                                      4.016ns (0.947ns logic, 3.069ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  15.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_blinker_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.005ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (0.602 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_blinker_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y31.SR      net (fanout=10)       3.069   M_reset_cond_out
    SLICE_X18Y31.CLK     Tsrck                 0.418   dmP2s/M_blinker_q[19]
                                                       dmP2s/M_blinker_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.005ns (0.936ns logic, 3.069ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  15.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_blinker_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.984ns (Levels of Logic = 0)
  Clock Path Skew:      -0.121ns (0.599 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_blinker_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y28.SR      net (fanout=10)       3.037   M_reset_cond_out
    SLICE_X18Y28.CLK     Tsrck                 0.429   dmP2s/M_blinker_q[7]
                                                       dmP2s/M_blinker_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.984ns (0.947ns logic, 3.037ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  15.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_blinker_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.982ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (0.602 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_blinker_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y31.SR      net (fanout=10)       3.069   M_reset_cond_out
    SLICE_X18Y31.CLK     Tsrck                 0.395   dmP2s/M_blinker_q[19]
                                                       dmP2s/M_blinker_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.982ns (0.913ns logic, 3.069ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  15.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_blinker_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.973ns (Levels of Logic = 0)
  Clock Path Skew:      -0.121ns (0.599 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_blinker_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y28.SR      net (fanout=10)       3.037   M_reset_cond_out
    SLICE_X18Y28.CLK     Tsrck                 0.418   dmP2s/M_blinker_q[7]
                                                       dmP2s/M_blinker_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.973ns (0.936ns logic, 3.037ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  15.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_blinker_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.968ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (0.602 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_blinker_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y31.SR      net (fanout=10)       3.069   M_reset_cond_out
    SLICE_X18Y31.CLK     Tsrck                 0.381   dmP2s/M_blinker_q[19]
                                                       dmP2s/M_blinker_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.968ns (0.899ns logic, 3.069ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  15.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_blinker_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.950ns (Levels of Logic = 0)
  Clock Path Skew:      -0.121ns (0.599 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_blinker_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y28.SR      net (fanout=10)       3.037   M_reset_cond_out
    SLICE_X18Y28.CLK     Tsrck                 0.395   dmP2s/M_blinker_q[7]
                                                       dmP2s/M_blinker_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.950ns (0.913ns logic, 3.037ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  15.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_blinker_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.936ns (Levels of Logic = 0)
  Clock Path Skew:      -0.121ns (0.599 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_blinker_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y28.SR      net (fanout=10)       3.037   M_reset_cond_out
    SLICE_X18Y28.CLK     Tsrck                 0.381   dmP2s/M_blinker_q[7]
                                                       dmP2s/M_blinker_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.936ns (0.899ns logic, 3.037ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  16.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_blinker_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.822ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (0.602 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_blinker_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y30.SR      net (fanout=10)       2.875   M_reset_cond_out
    SLICE_X18Y30.CLK     Tsrck                 0.429   dmP2s/M_blinker_q[15]
                                                       dmP2s/M_blinker_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.822ns (0.947ns logic, 2.875ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  16.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_blinker_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.811ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (0.602 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_blinker_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y30.SR      net (fanout=10)       2.875   M_reset_cond_out
    SLICE_X18Y30.CLK     Tsrck                 0.418   dmP2s/M_blinker_q[15]
                                                       dmP2s/M_blinker_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.811ns (0.936ns logic, 2.875ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  16.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_blinker_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.790ns (Levels of Logic = 0)
  Clock Path Skew:      -0.123ns (0.597 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_blinker_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y27.SR      net (fanout=10)       2.843   M_reset_cond_out
    SLICE_X18Y27.CLK     Tsrck                 0.429   dmP2s/M_blinker_q[3]
                                                       dmP2s/M_blinker_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.790ns (0.947ns logic, 2.843ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  16.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_blinker_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.788ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (0.602 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_blinker_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y30.SR      net (fanout=10)       2.875   M_reset_cond_out
    SLICE_X18Y30.CLK     Tsrck                 0.395   dmP2s/M_blinker_q[15]
                                                       dmP2s/M_blinker_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.788ns (0.913ns logic, 2.875ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  16.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_blinker_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.779ns (Levels of Logic = 0)
  Clock Path Skew:      -0.123ns (0.597 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_blinker_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y27.SR      net (fanout=10)       2.843   M_reset_cond_out
    SLICE_X18Y27.CLK     Tsrck                 0.418   dmP2s/M_blinker_q[3]
                                                       dmP2s/M_blinker_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.779ns (0.936ns logic, 2.843ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  16.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_blinker_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.774ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (0.602 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_blinker_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y30.SR      net (fanout=10)       2.875   M_reset_cond_out
    SLICE_X18Y30.CLK     Tsrck                 0.381   dmP2s/M_blinker_q[15]
                                                       dmP2s/M_blinker_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.774ns (0.899ns logic, 2.875ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  16.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_blinker_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.756ns (Levels of Logic = 0)
  Clock Path Skew:      -0.123ns (0.597 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_blinker_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y27.SR      net (fanout=10)       2.843   M_reset_cond_out
    SLICE_X18Y27.CLK     Tsrck                 0.395   dmP2s/M_blinker_q[3]
                                                       dmP2s/M_blinker_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.756ns (0.913ns logic, 2.843ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  16.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_blinker_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.742ns (Levels of Logic = 0)
  Clock Path Skew:      -0.123ns (0.597 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_blinker_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y27.SR      net (fanout=10)       2.843   M_reset_cond_out
    SLICE_X18Y27.CLK     Tsrck                 0.381   dmP2s/M_blinker_q[3]
                                                       dmP2s/M_blinker_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.742ns (0.899ns logic, 2.843ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  16.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_counter_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.313ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.624 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_counter_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y27.SR       net (fanout=10)       2.367   M_reset_cond_out
    SLICE_X8Y27.CLK      Tsrck                 0.428   dmP2s/M_counter_q[8]
                                                       dmP2s/M_counter_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.313ns (0.946ns logic, 2.367ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  16.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_counter_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.168ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.622 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_counter_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y26.SR       net (fanout=10)       2.180   M_reset_cond_out
    SLICE_X8Y26.CLK      Tsrck                 0.470   dmP2s/M_counter_q[7]
                                                       dmP2s/M_counter_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.168ns (0.988ns logic, 2.180ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  16.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_counter_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.159ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.622 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_counter_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y26.SR       net (fanout=10)       2.180   M_reset_cond_out
    SLICE_X8Y26.CLK      Tsrck                 0.461   dmP2s/M_counter_q[7]
                                                       dmP2s/M_counter_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.159ns (0.979ns logic, 2.180ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  16.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_counter_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.148ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.622 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_counter_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y26.SR       net (fanout=10)       2.180   M_reset_cond_out
    SLICE_X8Y26.CLK      Tsrck                 0.450   dmP2s/M_counter_q[7]
                                                       dmP2s/M_counter_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.148ns (0.968ns logic, 2.180ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  16.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dmP2s/M_counter_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.126ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.622 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dmP2s/M_counter_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y26.SR       net (fanout=10)       2.180   M_reset_cond_out
    SLICE_X8Y26.CLK      Tsrck                 0.428   dmP2s/M_counter_q[7]
                                                       dmP2s/M_counter_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.126ns (0.946ns logic, 2.180ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dmP2s/M_counter_q[3]/CLK
  Logical resource: dmP2s/M_counter_q_0/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dmP2s/M_counter_q[3]/CLK
  Logical resource: dmP2s/M_counter_q_1/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dmP2s/M_counter_q[3]/CLK
  Logical resource: dmP2s/M_counter_q_2/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dmP2s/M_counter_q[3]/CLK
  Logical resource: dmP2s/M_counter_q_3/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dmP2s/M_counter_q[7]/CLK
  Logical resource: dmP2s/M_counter_q_4/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dmP2s/M_counter_q[7]/CLK
  Logical resource: dmP2s/M_counter_q_5/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dmP2s/M_counter_q[7]/CLK
  Logical resource: dmP2s/M_counter_q_6/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dmP2s/M_counter_q[7]/CLK
  Logical resource: dmP2s/M_counter_q_7/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dmP2s/M_counter_q[8]/CLK
  Logical resource: dmP2s/M_counter_q_8/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: dmP2s/M_blinker_q[3]/CLK
  Logical resource: dmP2s/M_blinker_q_0/CK
  Location pin: SLICE_X18Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: dmP2s/M_blinker_q[3]/CLK
  Logical resource: dmP2s/M_blinker_q_1/CK
  Location pin: SLICE_X18Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: dmP2s/M_blinker_q[3]/CLK
  Logical resource: dmP2s/M_blinker_q_2/CK
  Location pin: SLICE_X18Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: dmP2s/M_blinker_q[3]/CLK
  Logical resource: dmP2s/M_blinker_q_3/CK
  Location pin: SLICE_X18Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: dmP2s/M_blinker_q[7]/CLK
  Logical resource: dmP2s/M_blinker_q_4/CK
  Location pin: SLICE_X18Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: dmP2s/M_blinker_q[7]/CLK
  Logical resource: dmP2s/M_blinker_q_5/CK
  Location pin: SLICE_X18Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: dmP2s/M_blinker_q[7]/CLK
  Logical resource: dmP2s/M_blinker_q_6/CK
  Location pin: SLICE_X18Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: dmP2s/M_blinker_q[7]/CLK
  Logical resource: dmP2s/M_blinker_q_7/CK
  Location pin: SLICE_X18Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: dmP2s/M_blinker_q[11]/CLK
  Logical resource: dmP2s/M_blinker_q_8/CK
  Location pin: SLICE_X18Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: dmP2s/M_blinker_q[11]/CLK
  Logical resource: dmP2s/M_blinker_q_9/CK
  Location pin: SLICE_X18Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: dmP2s/M_blinker_q[11]/CLK
  Logical resource: dmP2s/M_blinker_q_10/CK
  Location pin: SLICE_X18Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: dmP2s/M_blinker_q[11]/CLK
  Logical resource: dmP2s/M_blinker_q_11/CK
  Location pin: SLICE_X18Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: dmP2s/M_blinker_q[15]/CLK
  Logical resource: dmP2s/M_blinker_q_12/CK
  Location pin: SLICE_X18Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: dmP2s/M_blinker_q[15]/CLK
  Logical resource: dmP2s/M_blinker_q_13/CK
  Location pin: SLICE_X18Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: dmP2s/M_blinker_q[15]/CLK
  Logical resource: dmP2s/M_blinker_q_14/CK
  Location pin: SLICE_X18Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: dmP2s/M_blinker_q[15]/CLK
  Logical resource: dmP2s/M_blinker_q_15/CK
  Location pin: SLICE_X18Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: dmP2s/M_blinker_q[19]/CLK
  Logical resource: dmP2s/M_blinker_q_16/CK
  Location pin: SLICE_X18Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: dmP2s/M_blinker_q[19]/CLK
  Logical resource: dmP2s/M_blinker_q_17/CK
  Location pin: SLICE_X18Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: dmP2s/M_blinker_q[19]/CLK
  Logical resource: dmP2s/M_blinker_q_18/CK
  Location pin: SLICE_X18Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: dmP2s/M_blinker_q[19]/CLK
  Logical resource: dmP2s/M_blinker_q_19/CK
  Location pin: SLICE_X18Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.583|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 478 paths, 0 nets, and 87 connections

Design statistics:
   Minimum period:   4.583ns{1}   (Maximum frequency: 218.198MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 09 01:12:48 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



