<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="jvp1470217252179" xml:lang="en-us">
	
	
	<title class="- topic/title ">ICV_BPR1_EL1, Interrupt Controller Virtual Binary Point Register 1, EL1</title>
	<shortdesc class="- topic/shortdesc ">ICV_BPR1_EL1 defines the point at which the priority value fields split
		into two parts, the group priority field and the subpriority field. The group priority field
		determines virtual Group 1 interrupt preemption.</shortdesc>
	<prolog class="- topic/prolog ">
		<permissions class="- topic/permissions " view="nonconfidential"/>
	</prolog>
	<refbody class="- topic/body        reference/refbody ">
		<section class="- topic/section ">
			<title class="- topic/title ">Bit field descriptions</title>
			<p class="- topic/p ">ICV_BPR1_EL1 is a 32-bit register and is part of the virtual GIC system
				registers functional group.</p>
			<fig class="- topic/fig " id="fig_tlq_z3j_5v">
				<title class="- topic/title ">ICV_BPR1_EL1 bit assignments</title>
				<image class="- topic/image " href="lau1469100408998.svg" id="image_nmq_z3j_5v" placement="inline">
					<alt class="- topic/alt ">ICV_BPR1_EL1 bit assignments</alt>
				</image>
			</fig>
			
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">RES0, [31:3]</dt>
					<dd class="- topic/dd ">
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">RES0</term></dt>
								<dd class="- topic/dd ">Reserved.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">BinaryPoint, [2:0]</dt>
					<dd class="- topic/dd "><p class="- topic/p ">The value of this field controls how the 8-bit interrupt priority field is split
							into a group priority field, that determines interrupt preemption, and a
							subpriority field.</p>
						<p class="- topic/p ">The minimum value that is implemented of ICV_BPR1_EL1 Secure register is
								<ph class="- topic/ph " otherprops="g.number.hex">2</ph>.</p>
						<p class="- topic/p ">The minimum value that is implemented of ICV_BPR1_EL1 Non-secure register
							is <ph class="- topic/ph " otherprops="g.number.hex">3</ph>.</p>
					</dd>
				</dlentry>
			</dl>
			
			<p class="- topic/p ">Bit fields and details that are not provided in this description are
				architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Generic Interrupt Controller Architecture Specification</ph></cite>.</p>
		</section>
	</refbody>
</reference>