Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Jul 19 23:48:00 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file convolution_control_sets_placed.rpt
| Design       : convolution
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    65 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              38 |           11 |
| Yes          | No                    | No                     |             253 |           70 |
| Yes          | No                    | Yes                    |              22 |           10 |
| Yes          | Yes                   | No                     |               8 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+----------------------------------+-------------------------------------+------------------+----------------+
|      Clock Signal      |           Enable Signal          |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+------------------------+----------------------------------+-------------------------------------+------------------+----------------+
| ~clk_IBUF_BUFG         |                                  | conv1/conv_ok                       |                1 |              1 |
|  clk_IBUF_BUFG         |                                  | conv1/rst_quant                     |                1 |              4 |
|  clk_IBUF_BUFG         |                                  | conv1/rst_relu                      |                2 |              5 |
|  clk_IBUF_BUFG         | conv1/activation/p_0_in          |                                     |                1 |              5 |
|  clk_IBUF_BUFG         |                                  |                                     |                2 |              6 |
|  clk_IBUF_BUFG         | conv1/activation/aux_num4        |                                     |                1 |              8 |
|  clk_IBUF_BUFG         | conv1/activation/aux_num_0       | conv1/activation/aux_num[7]_i_1_n_0 |                1 |              8 |
|  clk_IBUF_BUFG         | conv1/activation/aux_num3_1      |                                     |                1 |              8 |
| ~clk_IBUF_BUFG         | conv1/quant/remainder[7]_i_1_n_0 |                                     |                2 |              8 |
|  clk_IBUF_BUFG         | conv1/activation/aux_num2_2      |                                     |                2 |              9 |
| ~clk_IBUF_BUFG         | conv1/quant/res1[8]_i_1_n_0      |                                     |                3 |              9 |
| ~clk_IBUF_BUFG         | conv1/quant/result4[8]_i_1_n_0   |                                     |                2 |              9 |
|  counter/counter_j/CLK | counter/counter_i/E[0]           | rst_IBUF                            |                5 |             11 |
|  clk_5/clk_div         | counter/counter_i/E[0]           | rst_IBUF                            |                5 |             11 |
| ~clk_IBUF_BUFG         | conv1/quant/result1_n_0          |                                     |                4 |             14 |
| ~clk_IBUF_BUFG         |                                  |                                     |                5 |             16 |
| ~clk_IBUF_BUFG         | conv1/quant/result2[16]_i_1_n_0  |                                     |                4 |             17 |
| ~clk_IBUF_BUFG         | conv1/__5/i__n_0                 |                                     |                7 |             22 |
|  clk_IBUF_BUFG         |                                  | clk_5/clear                         |                7 |             28 |
| ~clk_IBUF_BUFG         | conv1/rstl_mult[1][16]_i_1_n_0   |                                     |               43 |            144 |
+------------------------+----------------------------------+-------------------------------------+------------------+----------------+


