
// Verilog stimulus file.
// Please do not create a module in this file.


// Default verilog stimulus. 
initial
$monitor("At time t=",$time, "ns, A=%b,B=%b,C=%b,Sum=%b,Carry=%b",A,B,C,Sum,Cout);

initial
begin 

   A = 1'b0;
   B = 1'b0;
   C = 1'b0;

#50 A=1'b0;B=1'b0;C=1'b1;
#50 A=1'b0;B=1'b1;C=1'b0;
#50 A=1'b0;B=1'b1;C=1'b1;
#50 A=1'b1;B=1'b0;C=1'b0;
#50 A=1'b1;B=1'b0;C=1'b1;
#50 A=1'b1;B=1'b1;C=1'b0;
#50 A=1'b1;B=1'b1;C=1'b1;
#50;
end 

