

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Sun Oct 20 14:12:58 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CNN
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+-----+--------+--------------+-----------+-----------+--------+----------+
        |                                     |    Latency   |   Iteration  |  Initiation Interval  |  Trip  |          |
        |              Loop Name              | min |   max  |    Latency   |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+-----+--------+--------------+-----------+-----------+--------+----------+
        |- memcpy.parameter_buffer.Parameter  |    7|       7|             3|          1|          1|       6|    yes   |
        |- Loop 2                             |    ?|       ?|             2|          1|          1|       ?|    yes   |
        |- loop_Kr                            |    ?|       ?|             ?|          -|          -|       ?|    no    |
        | + loop_Kc                           |    ?|       ?|             ?|          -|          -|       ?|    no    |
        |  ++ loop_R1                         |    ?|       ?|             ?|          -|          -|       ?|    no    |
        |   +++ loop_C1                       |    ?|       ?| 472 ~ 121692 |          -|          -|       ?|    no    |
        |    ++++ loop_CHout                  |  469|  121688|  469 ~ 7589  |          -|          -| 1 ~ 16 |    no    |
        |     +++++ loop_CHin                 |  113|    1892|           113|          -|          -| 1 ~ 16 |    no    |
        |     +++++ loop_CHin                 |  113|    1892|           113|          -|          -| 1 ~ 16 |    no    |
        |     +++++ loop_CHin                 |  113|    1892|           113|          -|          -| 1 ~ 16 |    no    |
        |     +++++ loop_CHin                 |  113|    1892|           113|          -|          -| 1 ~ 16 |    no    |
        +-------------------------------------+-----+--------+--------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 531
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 2, States = { 54 55 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	12  / (exitcond1)
	10  / (!exitcond1)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	56  / (!tmp_6)
	55  / (tmp_6)
55 --> 
	54  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / (tmp_9)
62 --> 
	63  / (!exitcond)
	61  / (exitcond)
63 --> 
	64  / (tmp_s)
	62  / (!tmp_s)
64 --> 
	65  / true
65 --> 
	66  / (tmp_10)
	63  / (!tmp_10)
66 --> 
	67  / true
67 --> 
	68  / (!tmp_48)
	387  / (tmp_48)
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / (!tmp_55)
	155  / (tmp_55)
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / (tmp_19_0_1)
	155  / (!tmp_19_0_1)
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / (tmp_19_0_2)
	155  / (!tmp_19_0_2)
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / (!tmp_55 & tmp_19_0_1 & tmp_19_0_2 & tmp_19_0_3)
	184  / (!tmp_19_0_3 & tmp_12_1) | (!tmp_19_0_2 & tmp_12_1) | (!tmp_19_0_1 & tmp_12_1) | (tmp_55 & tmp_12_1)
	387  / (!tmp_19_0_3 & !tmp_12_1) | (!tmp_19_0_2 & !tmp_12_1) | (!tmp_19_0_1 & !tmp_12_1) | (tmp_55 & !tmp_12_1)
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	71  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / (!tmp_56)
	271  / (tmp_56)
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / (tmp_19_1_1)
	271  / (!tmp_19_1_1)
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	244  / (tmp_19_1_2)
	271  / (!tmp_19_1_2)
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / true
260 --> 
	261  / true
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	264  / true
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	267  / true
267 --> 
	268  / true
268 --> 
	269  / true
269 --> 
	270  / true
270 --> 
	271  / true
271 --> 
	272  / (!tmp_56 & tmp_19_1_1 & tmp_19_1_2 & tmp_19_1_3)
	300  / (!tmp_19_1_3 & tmp_12_2) | (!tmp_19_1_2 & tmp_12_2) | (!tmp_19_1_1 & tmp_12_2) | (tmp_56 & tmp_12_2)
	387  / (!tmp_19_1_3 & !tmp_12_2) | (!tmp_19_1_2 & !tmp_12_2) | (!tmp_19_1_1 & !tmp_12_2) | (tmp_56 & !tmp_12_2)
272 --> 
	273  / true
273 --> 
	274  / true
274 --> 
	275  / true
275 --> 
	276  / true
276 --> 
	277  / true
277 --> 
	278  / true
278 --> 
	279  / true
279 --> 
	280  / true
280 --> 
	281  / true
281 --> 
	282  / true
282 --> 
	283  / true
283 --> 
	284  / true
284 --> 
	285  / true
285 --> 
	286  / true
286 --> 
	287  / true
287 --> 
	288  / true
288 --> 
	289  / true
289 --> 
	290  / true
290 --> 
	291  / true
291 --> 
	292  / true
292 --> 
	293  / true
293 --> 
	294  / true
294 --> 
	295  / true
295 --> 
	296  / true
296 --> 
	297  / true
297 --> 
	298  / true
298 --> 
	299  / true
299 --> 
	187  / true
300 --> 
	301  / true
301 --> 
	302  / true
302 --> 
	303  / true
303 --> 
	304  / (!tmp_57)
	387  / (tmp_57)
304 --> 
	305  / true
305 --> 
	306  / true
306 --> 
	307  / true
307 --> 
	308  / true
308 --> 
	309  / true
309 --> 
	310  / true
310 --> 
	311  / true
311 --> 
	312  / true
312 --> 
	313  / true
313 --> 
	314  / true
314 --> 
	315  / true
315 --> 
	316  / true
316 --> 
	317  / true
317 --> 
	318  / true
318 --> 
	319  / true
319 --> 
	320  / true
320 --> 
	321  / true
321 --> 
	322  / true
322 --> 
	323  / true
323 --> 
	324  / true
324 --> 
	325  / true
325 --> 
	326  / true
326 --> 
	327  / true
327 --> 
	328  / true
328 --> 
	329  / true
329 --> 
	330  / true
330 --> 
	331  / true
331 --> 
	332  / (tmp_19_2_1)
	387  / (!tmp_19_2_1)
332 --> 
	333  / true
333 --> 
	334  / true
334 --> 
	335  / true
335 --> 
	336  / true
336 --> 
	337  / true
337 --> 
	338  / true
338 --> 
	339  / true
339 --> 
	340  / true
340 --> 
	341  / true
341 --> 
	342  / true
342 --> 
	343  / true
343 --> 
	344  / true
344 --> 
	345  / true
345 --> 
	346  / true
346 --> 
	347  / true
347 --> 
	348  / true
348 --> 
	349  / true
349 --> 
	350  / true
350 --> 
	351  / true
351 --> 
	352  / true
352 --> 
	353  / true
353 --> 
	354  / true
354 --> 
	355  / true
355 --> 
	356  / true
356 --> 
	357  / true
357 --> 
	358  / true
358 --> 
	359  / true
359 --> 
	360  / (tmp_19_2_2)
	387  / (!tmp_19_2_2)
360 --> 
	361  / true
361 --> 
	362  / true
362 --> 
	363  / true
363 --> 
	364  / true
364 --> 
	365  / true
365 --> 
	366  / true
366 --> 
	367  / true
367 --> 
	368  / true
368 --> 
	369  / true
369 --> 
	370  / true
370 --> 
	371  / true
371 --> 
	372  / true
372 --> 
	373  / true
373 --> 
	374  / true
374 --> 
	375  / true
375 --> 
	376  / true
376 --> 
	377  / true
377 --> 
	378  / true
378 --> 
	379  / true
379 --> 
	380  / true
380 --> 
	381  / true
381 --> 
	382  / true
382 --> 
	383  / true
383 --> 
	384  / true
384 --> 
	385  / true
385 --> 
	386  / true
386 --> 
	387  / true
387 --> 
	388  / (!tmp_48 & tmp_12_1 & tmp_12_2 & !tmp_57 & tmp_19_2_1 & tmp_19_2_2 & tmp_19_2_3)
	416  / (!tmp_48 & tmp_12_1 & tmp_12_2 & !tmp_19_2_3 & tmp_12_3) | (!tmp_48 & tmp_12_1 & tmp_12_2 & !tmp_19_2_2 & tmp_12_3) | (!tmp_48 & tmp_12_1 & tmp_12_2 & !tmp_19_2_1 & tmp_12_3) | (!tmp_48 & tmp_12_1 & tmp_12_2 & tmp_57 & tmp_12_3)
	65  / (!tmp_19_2_3 & !tmp_12_3) | (!tmp_19_2_2 & !tmp_12_3) | (!tmp_19_2_1 & !tmp_12_3) | (tmp_57 & !tmp_12_3) | (!tmp_12_2) | (!tmp_12_1) | (tmp_48)
388 --> 
	389  / true
389 --> 
	390  / true
390 --> 
	391  / true
391 --> 
	392  / true
392 --> 
	393  / true
393 --> 
	394  / true
394 --> 
	395  / true
395 --> 
	396  / true
396 --> 
	397  / true
397 --> 
	398  / true
398 --> 
	399  / true
399 --> 
	400  / true
400 --> 
	401  / true
401 --> 
	402  / true
402 --> 
	403  / true
403 --> 
	404  / true
404 --> 
	405  / true
405 --> 
	406  / true
406 --> 
	407  / true
407 --> 
	408  / true
408 --> 
	409  / true
409 --> 
	410  / true
410 --> 
	411  / true
411 --> 
	412  / true
412 --> 
	413  / true
413 --> 
	414  / true
414 --> 
	415  / true
415 --> 
	303  / true
416 --> 
	417  / true
417 --> 
	418  / true
418 --> 
	419  / true
419 --> 
	420  / (!tmp_58)
	503  / (tmp_58)
420 --> 
	421  / true
421 --> 
	422  / true
422 --> 
	423  / true
423 --> 
	424  / true
424 --> 
	425  / true
425 --> 
	426  / true
426 --> 
	427  / true
427 --> 
	428  / true
428 --> 
	429  / true
429 --> 
	430  / true
430 --> 
	431  / true
431 --> 
	432  / true
432 --> 
	433  / true
433 --> 
	434  / true
434 --> 
	435  / true
435 --> 
	436  / true
436 --> 
	437  / true
437 --> 
	438  / true
438 --> 
	439  / true
439 --> 
	440  / true
440 --> 
	441  / true
441 --> 
	442  / true
442 --> 
	443  / true
443 --> 
	444  / true
444 --> 
	445  / true
445 --> 
	446  / true
446 --> 
	447  / true
447 --> 
	448  / (tmp_19_3_1)
	503  / (!tmp_19_3_1)
448 --> 
	449  / true
449 --> 
	450  / true
450 --> 
	451  / true
451 --> 
	452  / true
452 --> 
	453  / true
453 --> 
	454  / true
454 --> 
	455  / true
455 --> 
	456  / true
456 --> 
	457  / true
457 --> 
	458  / true
458 --> 
	459  / true
459 --> 
	460  / true
460 --> 
	461  / true
461 --> 
	462  / true
462 --> 
	463  / true
463 --> 
	464  / true
464 --> 
	465  / true
465 --> 
	466  / true
466 --> 
	467  / true
467 --> 
	468  / true
468 --> 
	469  / true
469 --> 
	470  / true
470 --> 
	471  / true
471 --> 
	472  / true
472 --> 
	473  / true
473 --> 
	474  / true
474 --> 
	475  / true
475 --> 
	476  / (tmp_19_3_2)
	503  / (!tmp_19_3_2)
476 --> 
	477  / true
477 --> 
	478  / true
478 --> 
	479  / true
479 --> 
	480  / true
480 --> 
	481  / true
481 --> 
	482  / true
482 --> 
	483  / true
483 --> 
	484  / true
484 --> 
	485  / true
485 --> 
	486  / true
486 --> 
	487  / true
487 --> 
	488  / true
488 --> 
	489  / true
489 --> 
	490  / true
490 --> 
	491  / true
491 --> 
	492  / true
492 --> 
	493  / true
493 --> 
	494  / true
494 --> 
	495  / true
495 --> 
	496  / true
496 --> 
	497  / true
497 --> 
	498  / true
498 --> 
	499  / true
499 --> 
	500  / true
500 --> 
	501  / true
501 --> 
	502  / true
502 --> 
	503  / true
503 --> 
	504  / (!tmp_58 & tmp_19_3_1 & tmp_19_3_2 & tmp_19_3_3)
	67  / (!tmp_19_3_3) | (!tmp_19_3_2) | (!tmp_19_3_1) | (tmp_58)
504 --> 
	505  / true
505 --> 
	506  / true
506 --> 
	507  / true
507 --> 
	508  / true
508 --> 
	509  / true
509 --> 
	510  / true
510 --> 
	511  / true
511 --> 
	512  / true
512 --> 
	513  / true
513 --> 
	514  / true
514 --> 
	515  / true
515 --> 
	516  / true
516 --> 
	517  / true
517 --> 
	518  / true
518 --> 
	519  / true
519 --> 
	520  / true
520 --> 
	521  / true
521 --> 
	522  / true
522 --> 
	523  / true
523 --> 
	524  / true
524 --> 
	525  / true
525 --> 
	526  / true
526 --> 
	527  / true
527 --> 
	528  / true
528 --> 
	529  / true
529 --> 
	530  / true
530 --> 
	531  / true
531 --> 
	419  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 532 [1/1] (1.00ns)   --->   "%Parameter_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Parameter_r)"   --->   Operation 532 'read' 'Parameter_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 533 [1/1] (1.00ns)   --->   "%W_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %W)"   --->   Operation 533 'read' 'W_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 534 [1/1] (1.00ns)   --->   "%Out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Out_r)"   --->   Operation 534 'read' 'Out_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 535 [1/1] (1.00ns)   --->   "%In_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %In_r)"   --->   Operation 535 'read' 'In_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%Parameter7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %Parameter_read, i32 2, i32 31)"   --->   Operation 536 'partselect' 'Parameter7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %W_read, i32 2, i32 31)"   --->   Operation 537 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_18 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %Out_read, i32 2, i32 31)"   --->   Operation 538 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_22 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %In_read, i32 2, i32 31)"   --->   Operation 539 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%parameter_buffer = alloca [6 x i32], align 16" [conv.cpp:29]   --->   Operation 540 'alloca' 'parameter_buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_4 = zext i30 %Parameter7 to i64"   --->   Operation 541 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32* %gmem, i64 %tmp_4"   --->   Operation 542 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 543 [7/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 6)" [conv.cpp:31]   --->   Operation 543 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 544 [6/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 6)" [conv.cpp:31]   --->   Operation 544 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 545 [5/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 6)" [conv.cpp:31]   --->   Operation 545 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 546 [4/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 6)" [conv.cpp:31]   --->   Operation 546 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 547 [3/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 6)" [conv.cpp:31]   --->   Operation 547 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 548 [2/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 6)" [conv.cpp:31]   --->   Operation 548 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_44_cast = zext i30 %tmp_7 to i33"   --->   Operation 549 'zext' 'tmp_44_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_45_cast = zext i30 %tmp_18 to i33"   --->   Operation 550 'zext' 'tmp_45_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_46_cast = zext i30 %tmp_22 to i33"   --->   Operation 551 'zext' 'tmp_46_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 552 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !12"   --->   Operation 552 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 553 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 553 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 554 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 16, [5 x i8]* @p_str, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv.cpp:5]   --->   Operation 554 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 555 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 16, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv.cpp:6]   --->   Operation 555 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 556 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv.cpp:14]   --->   Operation 556 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 557 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 14400, [5 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 557 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 558 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %In_r, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 3072, [1 x i8]* @bundle, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 558 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 559 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %Out_r, [10 x i8]* @mode2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 14400, [1 x i8]* @bundle3, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 559 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 560 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %W, [10 x i8]* @mode4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 432, [1 x i8]* @bundle5, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 560 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 561 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %Parameter_r, [10 x i8]* @mode6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 256, [1 x i8]* @bundle7, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv.cpp:18]   --->   Operation 561 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 562 [1/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 6)" [conv.cpp:31]   --->   Operation 562 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 563 [1/1] (1.76ns)   --->   "br label %burst.rd.header" [conv.cpp:31]   --->   Operation 563 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 1.65>
ST_9 : Operation 564 [1/1] (0.00ns)   --->   "%indvar = phi i3 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]" [conv.cpp:31]   --->   Operation 564 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 565 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %indvar, -2" [conv.cpp:31]   --->   Operation 565 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 566 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 566 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 567 [1/1] (1.65ns)   --->   "%indvar_next = add i3 %indvar, 1" [conv.cpp:31]   --->   Operation 567 'add' 'indvar_next' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 568 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %burst.rd.end, label %burst.rd.body" [conv.cpp:31]   --->   Operation 568 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 569 [1/1] (8.75ns)   --->   "%gmem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr)" [conv.cpp:31]   --->   Operation 569 'read' 'gmem_addr_read' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 570 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [conv.cpp:31]   --->   Operation 570 'specregionbegin' 'burstread_rbegin' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 571 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14)" [conv.cpp:31]   --->   Operation 571 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 572 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @memcpy_OC_parameter_s)" [conv.cpp:31]   --->   Operation 572 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 573 [1/1] (0.00ns)   --->   "%indvar2 = zext i3 %indvar to i64" [conv.cpp:31]   --->   Operation 573 'zext' 'indvar2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 574 [1/1] (0.00ns)   --->   "%parameter_buffer_add = getelementptr [6 x i32]* %parameter_buffer, i64 0, i64 %indvar2" [conv.cpp:31]   --->   Operation 574 'getelementptr' 'parameter_buffer_add' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 575 [1/1] (2.32ns)   --->   "store i32 %gmem_addr_read, i32* %parameter_buffer_add, align 4" [conv.cpp:31]   --->   Operation 575 'store' <Predicate = (!exitcond1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_11 : Operation 576 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind" [conv.cpp:31]   --->   Operation 576 'specregionend' 'burstread_rend' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 577 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [conv.cpp:31]   --->   Operation 577 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 2.32>
ST_12 : Operation 578 [1/1] (0.00ns)   --->   "%parameter_buffer_add_3 = getelementptr inbounds [6 x i32]* %parameter_buffer, i64 0, i64 2" [conv.cpp:35]   --->   Operation 578 'getelementptr' 'parameter_buffer_add_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 579 [2/2] (2.32ns)   --->   "%R_in = load i32* %parameter_buffer_add_3, align 8" [conv.cpp:35]   --->   Operation 579 'load' 'R_in' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 13 <SV = 10> <Delay = 2.32>
ST_13 : Operation 580 [1/2] (2.32ns)   --->   "%R_in = load i32* %parameter_buffer_add_3, align 8" [conv.cpp:35]   --->   Operation 580 'load' 'R_in' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_13 : Operation 581 [1/1] (0.00ns)   --->   "%parameter_buffer_add_4 = getelementptr inbounds [6 x i32]* %parameter_buffer, i64 0, i64 3" [conv.cpp:36]   --->   Operation 581 'getelementptr' 'parameter_buffer_add_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 582 [2/2] (2.32ns)   --->   "%C_in = load i32* %parameter_buffer_add_4, align 4" [conv.cpp:36]   --->   Operation 582 'load' 'C_in' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_13 : Operation 583 [1/1] (0.00ns)   --->   "%parameter_buffer_add_5 = getelementptr inbounds [6 x i32]* %parameter_buffer, i64 0, i64 4" [conv.cpp:37]   --->   Operation 583 'getelementptr' 'parameter_buffer_add_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 584 [2/2] (2.32ns)   --->   "%K = load i32* %parameter_buffer_add_5, align 16" [conv.cpp:37]   --->   Operation 584 'load' 'K' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 14 <SV = 11> <Delay = 2.32>
ST_14 : Operation 585 [1/2] (2.32ns)   --->   "%C_in = load i32* %parameter_buffer_add_4, align 4" [conv.cpp:36]   --->   Operation 585 'load' 'C_in' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_14 : Operation 586 [1/2] (2.32ns)   --->   "%K = load i32* %parameter_buffer_add_5, align 16" [conv.cpp:37]   --->   Operation 586 'load' 'K' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_14 : Operation 587 [1/1] (0.00ns)   --->   "%parameter_buffer_add_6 = getelementptr inbounds [6 x i32]* %parameter_buffer, i64 0, i64 5" [conv.cpp:38]   --->   Operation 587 'getelementptr' 'parameter_buffer_add_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 588 [2/2] (2.32ns)   --->   "%S = load i32* %parameter_buffer_add_6, align 4" [conv.cpp:38]   --->   Operation 588 'load' 'S' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 15 <SV = 12> <Delay = 6.68>
ST_15 : Operation 589 [1/2] (2.32ns)   --->   "%S = load i32* %parameter_buffer_add_6, align 4" [conv.cpp:38]   --->   Operation 589 'load' 'S' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_15 : Operation 590 [1/1] (2.55ns)   --->   "%tmp = sub nsw i32 %R_in, %K" [conv.cpp:40]   --->   Operation 590 'sub' 'tmp' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 591 [36/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 591 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 592 [1/1] (2.55ns)   --->   "%tmp_2 = sub nsw i32 %C_in, %K" [conv.cpp:41]   --->   Operation 592 'sub' 'tmp_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 593 [36/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 593 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 4.13>
ST_16 : Operation 594 [35/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 594 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 595 [35/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 595 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 4.13>
ST_17 : Operation 596 [34/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 596 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 597 [34/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 597 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 4.13>
ST_18 : Operation 598 [33/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 598 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 599 [33/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 599 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 4.13>
ST_19 : Operation 600 [32/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 600 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 601 [32/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 601 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 4.13>
ST_20 : Operation 602 [31/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 602 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 603 [31/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 603 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 4.13>
ST_21 : Operation 604 [30/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 604 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 605 [30/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 605 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 4.13>
ST_22 : Operation 606 [29/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 606 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 607 [29/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 607 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 4.13>
ST_23 : Operation 608 [28/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 608 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 609 [28/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 609 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 4.13>
ST_24 : Operation 610 [27/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 610 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 611 [27/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 611 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 22> <Delay = 4.13>
ST_25 : Operation 612 [26/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 612 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 613 [26/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 613 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 4.13>
ST_26 : Operation 614 [25/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 614 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 615 [25/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 615 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 24> <Delay = 4.13>
ST_27 : Operation 616 [24/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 616 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 617 [24/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 617 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 25> <Delay = 4.13>
ST_28 : Operation 618 [23/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 618 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 619 [23/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 619 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 26> <Delay = 4.13>
ST_29 : Operation 620 [22/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 620 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 621 [22/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 621 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 27> <Delay = 4.13>
ST_30 : Operation 622 [21/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 622 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 623 [21/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 623 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 28> <Delay = 4.13>
ST_31 : Operation 624 [20/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 624 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 625 [20/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 625 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 4.13>
ST_32 : Operation 626 [19/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 626 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 627 [19/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 627 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 30> <Delay = 4.13>
ST_33 : Operation 628 [18/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 628 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 629 [18/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 629 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 31> <Delay = 4.13>
ST_34 : Operation 630 [17/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 630 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 631 [17/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 631 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 32> <Delay = 4.13>
ST_35 : Operation 632 [16/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 632 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 633 [16/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 633 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 33> <Delay = 4.13>
ST_36 : Operation 634 [15/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 634 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 635 [15/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 635 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 34> <Delay = 4.13>
ST_37 : Operation 636 [14/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 636 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 637 [14/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 637 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 35> <Delay = 4.13>
ST_38 : Operation 638 [13/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 638 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 639 [13/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 639 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 36> <Delay = 4.13>
ST_39 : Operation 640 [12/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 640 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 641 [12/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 641 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 37> <Delay = 4.13>
ST_40 : Operation 642 [11/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 642 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 643 [11/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 643 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 38> <Delay = 4.13>
ST_41 : Operation 644 [10/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 644 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 645 [10/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 645 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 39> <Delay = 4.13>
ST_42 : Operation 646 [9/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 646 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 647 [9/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 647 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 40> <Delay = 4.13>
ST_43 : Operation 648 [8/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 648 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 649 [8/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 649 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 41> <Delay = 4.13>
ST_44 : Operation 650 [7/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 650 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 651 [7/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 651 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 42> <Delay = 4.13>
ST_45 : Operation 652 [6/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 652 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 653 [6/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 653 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 43> <Delay = 4.13>
ST_46 : Operation 654 [5/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 654 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 655 [5/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 655 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 44> <Delay = 4.13>
ST_47 : Operation 656 [4/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 656 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 657 [4/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 657 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 45> <Delay = 4.13>
ST_48 : Operation 658 [3/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 658 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 659 [3/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 659 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 46> <Delay = 4.13>
ST_49 : Operation 660 [2/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 660 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 661 [2/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 661 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 47> <Delay = 6.68>
ST_50 : Operation 662 [1/1] (0.00ns)   --->   "%parameter_buffer_add_2 = getelementptr inbounds [6 x i32]* %parameter_buffer, i64 0, i64 1" [conv.cpp:34]   --->   Operation 662 'getelementptr' 'parameter_buffer_add_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 663 [2/2] (2.32ns)   --->   "%CHout = load i32* %parameter_buffer_add_2, align 4" [conv.cpp:34]   --->   Operation 663 'load' 'CHout' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_50 : Operation 664 [1/36] (4.13ns)   --->   "%tmp_1 = sdiv i32 %tmp, %S" [conv.cpp:40]   --->   Operation 664 'sdiv' 'tmp_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 665 [1/1] (2.55ns)   --->   "%R_out = add nsw i32 %tmp_1, 1" [conv.cpp:40]   --->   Operation 665 'add' 'R_out' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 666 [1/36] (4.13ns)   --->   "%tmp_3 = sdiv i32 %tmp_2, %S" [conv.cpp:41]   --->   Operation 666 'sdiv' 'tmp_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 667 [1/1] (2.55ns)   --->   "%C_out = add nsw i32 %tmp_3, 1" [conv.cpp:41]   --->   Operation 667 'add' 'C_out' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 48> <Delay = 8.51>
ST_51 : Operation 668 [1/2] (2.32ns)   --->   "%CHout = load i32* %parameter_buffer_add_2, align 4" [conv.cpp:34]   --->   Operation 668 'load' 'CHout' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_51 : Operation 669 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %R_out, %C_out" [conv.cpp:43]   --->   Operation 669 'mul' 'tmp1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 49> <Delay = 8.51>
ST_52 : Operation 670 [1/1] (0.00ns)   --->   "%parameter_buffer_add_1 = getelementptr inbounds [6 x i32]* %parameter_buffer, i64 0, i64 0" [conv.cpp:33]   --->   Operation 670 'getelementptr' 'parameter_buffer_add_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 671 [2/2] (2.32ns)   --->   "%CHin = load i32* %parameter_buffer_add_1, align 16" [conv.cpp:33]   --->   Operation 671 'load' 'CHin' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_52 : Operation 672 [1/1] (8.51ns)   --->   "%tmp_5 = mul i32 %tmp1, %CHout" [conv.cpp:43]   --->   Operation 672 'mul' 'tmp_5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 50> <Delay = 8.75>
ST_53 : Operation 673 [1/2] (2.32ns)   --->   "%CHin = load i32* %parameter_buffer_add_1, align 16" [conv.cpp:33]   --->   Operation 673 'load' 'CHin' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_53 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_32 = zext i30 %tmp_18 to i64"   --->   Operation 674 'zext' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 675 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32* %gmem, i64 %tmp_32"   --->   Operation 675 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 676 [1/1] (8.75ns)   --->   "%p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_1, i32 %tmp_5)" [conv.cpp:43]   --->   Operation 676 'writereq' 'p_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 677 [1/1] (1.76ns)   --->   "br label %1" [conv.cpp:43]   --->   Operation 677 'br' <Predicate = true> <Delay = 1.76>

State 54 <SV = 51> <Delay = 2.52>
ST_54 : Operation 678 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %burst.rd.end ], [ %i_1, %2 ]"   --->   Operation 678 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 679 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [conv.cpp:43]   --->   Operation 679 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 680 [1/1] (2.47ns)   --->   "%tmp_6 = icmp slt i32 %i_cast, %tmp_5" [conv.cpp:43]   --->   Operation 680 'icmp' 'tmp_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 681 [1/1] (2.52ns)   --->   "%i_1 = add i31 %i, 1" [conv.cpp:43]   --->   Operation 681 'add' 'i_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 682 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %2, label %.preheader.preheader" [conv.cpp:43]   --->   Operation 682 'br' <Predicate = true> <Delay = 0.00>

State 55 <SV = 52> <Delay = 8.75>
ST_55 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind" [conv.cpp:44]   --->   Operation 683 'specregionbegin' 'tmp_12' <Predicate = (tmp_6)> <Delay = 0.00>
ST_55 : Operation 684 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv.cpp:45]   --->   Operation 684 'specpipeline' <Predicate = (tmp_6)> <Delay = 0.00>
ST_55 : Operation 685 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_1, i32 0, i4 -1)"   --->   Operation 685 'write' <Predicate = (tmp_6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 686 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_12) nounwind" [conv.cpp:47]   --->   Operation 686 'specregionend' 'empty' <Predicate = (tmp_6)> <Delay = 0.00>
ST_55 : Operation 687 [1/1] (0.00ns)   --->   "br label %1" [conv.cpp:43]   --->   Operation 687 'br' <Predicate = (tmp_6)> <Delay = 0.00>

State 56 <SV = 52> <Delay = 8.75>
ST_56 : Operation 688 [5/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)"   --->   Operation 688 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 53> <Delay = 8.75>
ST_57 : Operation 689 [4/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)"   --->   Operation 689 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 54> <Delay = 8.75>
ST_58 : Operation 690 [3/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)"   --->   Operation 690 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 55> <Delay = 8.75>
ST_59 : Operation 691 [2/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)"   --->   Operation 691 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 56> <Delay = 8.75>
ST_60 : Operation 692 [1/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)"   --->   Operation 692 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 693 [1/1] (1.76ns)   --->   "br label %.preheader" [conv.cpp:49]   --->   Operation 693 'br' <Predicate = true> <Delay = 1.76>

State 61 <SV = 57> <Delay = 3.45>
ST_61 : Operation 694 [1/1] (0.00ns)   --->   "%kr = phi i31 [ %kr_1, %42 ], [ 0, %.preheader.preheader ]"   --->   Operation 694 'phi' 'kr' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 695 [1/1] (0.00ns)   --->   "%kr_cast = zext i31 %kr to i32" [conv.cpp:49]   --->   Operation 695 'zext' 'kr_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 696 [1/1] (2.47ns)   --->   "%tmp_9 = icmp slt i32 %kr_cast, %K" [conv.cpp:49]   --->   Operation 696 'icmp' 'tmp_9' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 697 [1/1] (2.52ns)   --->   "%kr_1 = add i31 %kr, 1" [conv.cpp:49]   --->   Operation 697 'add' 'kr_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 698 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %3, label %43" [conv.cpp:49]   --->   Operation 698 'br' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 699 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [conv.cpp:50]   --->   Operation 699 'specloopname' <Predicate = (tmp_9)> <Delay = 0.00>
ST_61 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [conv.cpp:50]   --->   Operation 700 'specregionbegin' 'tmp_13' <Predicate = (tmp_9)> <Delay = 0.00>
ST_61 : Operation 701 [1/1] (1.76ns)   --->   "br label %4" [conv.cpp:52]   --->   Operation 701 'br' <Predicate = (tmp_9)> <Delay = 1.76>
ST_61 : Operation 702 [1/1] (0.00ns)   --->   "ret void" [conv.cpp:81]   --->   Operation 702 'ret' <Predicate = (!tmp_9)> <Delay = 0.00>

State 62 <SV = 58> <Delay = 3.45>
ST_62 : Operation 703 [1/1] (0.00ns)   --->   "%kc = phi i32 [ 0, %3 ], [ %kc_1, %41 ]"   --->   Operation 703 'phi' 'kc' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 704 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %kc, %K" [conv.cpp:52]   --->   Operation 704 'icmp' 'exitcond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 705 [1/1] (2.55ns)   --->   "%kc_1 = add nsw i32 %kc, 1" [conv.cpp:52]   --->   Operation 705 'add' 'kc_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 706 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %42, label %5" [conv.cpp:52]   --->   Operation 706 'br' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 707 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str9) nounwind" [conv.cpp:53]   --->   Operation 707 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_62 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str9) nounwind" [conv.cpp:53]   --->   Operation 708 'specregionbegin' 'tmp_14' <Predicate = (!exitcond)> <Delay = 0.00>
ST_62 : Operation 709 [1/1] (1.76ns)   --->   "br label %6" [conv.cpp:55]   --->   Operation 709 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_62 : Operation 710 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_13) nounwind" [conv.cpp:79]   --->   Operation 710 'specregionend' 'empty_12' <Predicate = (exitcond)> <Delay = 0.00>
ST_62 : Operation 711 [1/1] (0.00ns)   --->   "br label %.preheader" [conv.cpp:49]   --->   Operation 711 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 63 <SV = 59> <Delay = 8.51>
ST_63 : Operation 712 [1/1] (0.00ns)   --->   "%r1 = phi i31 [ 0, %5 ], [ %r1_1, %40 ]"   --->   Operation 712 'phi' 'r1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 713 [1/1] (0.00ns)   --->   "%r1_cast = zext i31 %r1 to i32" [conv.cpp:55]   --->   Operation 713 'zext' 'r1_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 714 [1/1] (2.47ns)   --->   "%tmp_s = icmp slt i32 %r1_cast, %R_out" [conv.cpp:55]   --->   Operation 714 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 715 [1/1] (2.52ns)   --->   "%r1_1 = add i31 %r1, 1" [conv.cpp:55]   --->   Operation 715 'add' 'r1_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 716 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %7, label %41" [conv.cpp:55]   --->   Operation 716 'br' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 717 [1/1] (8.51ns)   --->   "%tmp_8 = mul nsw i32 %S, %r1_cast" [conv.cpp:71]   --->   Operation 717 'mul' 'tmp_8' <Predicate = (tmp_s)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 718 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str9, i32 %tmp_14) nounwind" [conv.cpp:78]   --->   Operation 718 'specregionend' 'empty_11' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_63 : Operation 719 [1/1] (0.00ns)   --->   "br label %4" [conv.cpp:52]   --->   Operation 719 'br' <Predicate = (!tmp_s)> <Delay = 0.00>

State 64 <SV = 60> <Delay = 2.55>
ST_64 : Operation 720 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str10) nounwind" [conv.cpp:56]   --->   Operation 720 'specloopname' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str10) nounwind" [conv.cpp:56]   --->   Operation 721 'specregionbegin' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 722 [1/1] (2.55ns)   --->   "%tmp_27 = add i32 %tmp_8, %kr_cast" [conv.cpp:71]   --->   Operation 722 'add' 'tmp_27' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 723 [1/1] (1.76ns)   --->   "br label %8" [conv.cpp:58]   --->   Operation 723 'br' <Predicate = true> <Delay = 1.76>

State 65 <SV = 61> <Delay = 8.51>
ST_65 : Operation 724 [1/1] (0.00ns)   --->   "%c1 = phi i31 [ 0, %7 ], [ %c1_1, %39 ]"   --->   Operation 724 'phi' 'c1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 725 [1/1] (0.00ns)   --->   "%c1_cast = zext i31 %c1 to i32" [conv.cpp:58]   --->   Operation 725 'zext' 'c1_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 726 [1/1] (2.47ns)   --->   "%tmp_10 = icmp slt i32 %c1_cast, %C_out" [conv.cpp:58]   --->   Operation 726 'icmp' 'tmp_10' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 727 [1/1] (2.52ns)   --->   "%c1_1 = add i31 %c1, 1" [conv.cpp:58]   --->   Operation 727 'add' 'c1_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 728 [1/1] (0.00ns)   --->   "br i1 %tmp_10, label %9, label %40" [conv.cpp:58]   --->   Operation 728 'br' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 729 [1/1] (8.51ns)   --->   "%tmp_11 = mul nsw i32 %c1_cast, %S" [conv.cpp:71]   --->   Operation 729 'mul' 'tmp_11' <Predicate = (tmp_10)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 730 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str10, i32 %tmp_15) nounwind" [conv.cpp:77]   --->   Operation 730 'specregionend' 'empty_10' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_65 : Operation 731 [1/1] (0.00ns)   --->   "br label %6" [conv.cpp:55]   --->   Operation 731 'br' <Predicate = (!tmp_10)> <Delay = 0.00>

State 66 <SV = 62> <Delay = 5.81>
ST_66 : Operation 732 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str11) nounwind" [conv.cpp:59]   --->   Operation 732 'specloopname' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str11) nounwind" [conv.cpp:59]   --->   Operation 733 'specregionbegin' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 734 [1/1] (2.55ns)   --->   "%tmp_30 = add i32 %kc, %tmp_11" [conv.cpp:71]   --->   Operation 734 'add' 'tmp_30' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node tmp_46)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %CHout, i32 31)" [conv.cpp:34]   --->   Operation 735 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 736 [1/1] (2.55ns)   --->   "%CHout_op_op = add i32 %CHout, 3" [conv.cpp:34]   --->   Operation 736 'add' 'CHout_op_op' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node tmp_46)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %CHout_op_op, i32 31)" [conv.cpp:34]   --->   Operation 737 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 738 [1/1] (2.55ns)   --->   "%p_neg = sub i32 -3, %CHout" [conv.cpp:34]   --->   Operation 738 'sub' 'p_neg' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 739 [1/1] (0.00ns)   --->   "%p_lshr = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %p_neg, i32 2, i32 31)" [conv.cpp:34]   --->   Operation 739 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 740 [1/1] (2.49ns)   --->   "%p_neg_t = sub i30 0, %p_lshr" [conv.cpp:34]   --->   Operation 740 'sub' 'p_neg_t' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node tmp_46)   --->   "%tmp_44 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %CHout_op_op, i32 2, i32 31)" [conv.cpp:34]   --->   Operation 741 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node tmp_46)   --->   "%tmp_45 = select i1 %tmp_41, i30 %p_neg_t, i30 %tmp_44" [conv.cpp:34]   --->   Operation 742 'select' 'tmp_45' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 743 [1/1] (0.76ns) (out node of the LUT)   --->   "%tmp_46 = select i1 %tmp_35, i30 0, i30 %tmp_45" [conv.cpp:34]   --->   Operation 743 'select' 'tmp_46' <Predicate = true> <Delay = 0.76> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %tmp_46, i2 0)" [conv.cpp:34]   --->   Operation 744 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 745 [1/1] (1.76ns)   --->   "br label %10" [conv.cpp:61]   --->   Operation 745 'br' <Predicate = true> <Delay = 1.76>

State 67 <SV = 63> <Delay = 8.51>
ST_67 : Operation 746 [1/1] (0.00ns)   --->   "%cho = phi i32 [ 0, %9 ], [ %cho_1_3, %37 ]" [conv.cpp:61]   --->   Operation 746 'phi' 'cho' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 747 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 8)"   --->   Operation 747 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 748 [1/1] (2.47ns)   --->   "%tmp_48 = icmp eq i32 %cho, %tmp_47" [conv.cpp:61]   --->   Operation 748 'icmp' 'tmp_48' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 749 [1/1] (0.00ns)   --->   "br i1 %tmp_48, label %39, label %17" [conv.cpp:61]   --->   Operation 749 'br' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 750 [1/1] (8.51ns)   --->   "%tmp_24 = mul nsw i32 %R_out, %cho" [conv.cpp:71]   --->   Operation 750 'mul' 'tmp_24' <Predicate = (!tmp_48)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 64> <Delay = 2.55>
ST_68 : Operation 751 [1/1] (2.55ns)   --->   "%tmp_25 = add i32 %r1_cast, %tmp_24" [conv.cpp:71]   --->   Operation 751 'add' 'tmp_25' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 65> <Delay = 8.51>
ST_69 : Operation 752 [1/1] (8.51ns)   --->   "%tmp_26 = mul i32 %C_out, %tmp_25" [conv.cpp:71]   --->   Operation 752 'mul' 'tmp_26' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 66> <Delay = 8.51>
ST_70 : Operation 753 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str12) nounwind" [conv.cpp:62]   --->   Operation 753 'specloopname' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str12) nounwind" [conv.cpp:62]   --->   Operation 754 'specregionbegin' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 755 [1/1] (8.51ns)   --->   "%tmp_23 = mul nsw i32 %cho, %CHin" [conv.cpp:71]   --->   Operation 755 'mul' 'tmp_23' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 756 [1/1] (2.55ns)   --->   "%tmp_28 = add nsw i32 %c1_cast, %tmp_26" [conv.cpp:71]   --->   Operation 756 'add' 'tmp_28' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_18_cast = sext i32 %tmp_28 to i33" [conv.cpp:71]   --->   Operation 757 'sext' 'tmp_18_cast' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 758 [1/1] (2.55ns)   --->   "%Out4_sum = add i33 %tmp_18_cast, %tmp_45_cast" [conv.cpp:71]   --->   Operation 758 'add' 'Out4_sum' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 759 [1/1] (0.00ns)   --->   "%Out4_sum_cast = sext i33 %Out4_sum to i64" [conv.cpp:71]   --->   Operation 759 'sext' 'Out4_sum_cast' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 760 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32* %gmem, i64 %Out4_sum_cast" [conv.cpp:71]   --->   Operation 760 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node tmp_53)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %CHin, i32 31)" [conv.cpp:33]   --->   Operation 761 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 762 [1/1] (2.55ns)   --->   "%CHin_op_op = add i32 %CHin, 3" [conv.cpp:33]   --->   Operation 762 'add' 'CHin_op_op' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node tmp_53)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %CHin_op_op, i32 31)" [conv.cpp:33]   --->   Operation 763 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 764 [1/1] (2.55ns)   --->   "%p_neg1 = sub i32 -3, %CHin" [conv.cpp:33]   --->   Operation 764 'sub' 'p_neg1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 765 [1/1] (0.00ns)   --->   "%p_lshr1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %p_neg1, i32 2, i32 31)" [conv.cpp:33]   --->   Operation 765 'partselect' 'p_lshr1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 766 [1/1] (2.49ns)   --->   "%p_neg_t1 = sub i30 0, %p_lshr1" [conv.cpp:33]   --->   Operation 766 'sub' 'p_neg_t1' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node tmp_53)   --->   "%tmp_51 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %CHin_op_op, i32 2, i32 31)" [conv.cpp:33]   --->   Operation 767 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node tmp_53)   --->   "%tmp_52 = select i1 %tmp_50, i30 %p_neg_t1, i30 %tmp_51" [conv.cpp:33]   --->   Operation 768 'select' 'tmp_52' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 769 [1/1] (0.76ns) (out node of the LUT)   --->   "%tmp_53 = select i1 %tmp_49, i30 0, i30 %tmp_52" [conv.cpp:33]   --->   Operation 769 'select' 'tmp_53' <Predicate = true> <Delay = 0.76> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %tmp_53, i2 0)" [conv.cpp:33]   --->   Operation 770 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 771 [1/1] (1.76ns)   --->   "br label %11" [conv.cpp:66]   --->   Operation 771 'br' <Predicate = true> <Delay = 1.76>

State 71 <SV = 67> <Delay = 3.45>
ST_71 : Operation 772 [1/1] (0.00ns)   --->   "%chi = phi i32 [ 0, %17 ], [ %chi_1_0_3, %15 ]" [conv.cpp:66]   --->   Operation 772 'phi' 'chi' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 773 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 8)"   --->   Operation 773 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 774 [1/1] (2.47ns)   --->   "%tmp_55 = icmp eq i32 %chi, %tmp_54" [conv.cpp:66]   --->   Operation 774 'icmp' 'tmp_55' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 775 [1/1] (0.00ns)   --->   "br i1 %tmp_55, label %16, label %12" [conv.cpp:66]   --->   Operation 775 'br' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 776 [1/1] (2.55ns)   --->   "%tmp_36 = add i32 %tmp_23, %chi" [conv.cpp:71]   --->   Operation 776 'add' 'tmp_36' <Predicate = (!tmp_55)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 68> <Delay = 8.51>
ST_72 : Operation 777 [1/1] (8.51ns)   --->   "%tmp_37 = mul i32 %tmp_36, %K" [conv.cpp:71]   --->   Operation 777 'mul' 'tmp_37' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 69> <Delay = 8.51>
ST_73 : Operation 778 [1/1] (2.55ns)   --->   "%tmp_38 = add i32 %kr_cast, %tmp_37" [conv.cpp:71]   --->   Operation 778 'add' 'tmp_38' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 779 [1/1] (8.51ns)   --->   "%tmp_42 = mul nsw i32 %chi, %R_in" [conv.cpp:71]   --->   Operation 779 'mul' 'tmp_42' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 70> <Delay = 8.51>
ST_74 : Operation 780 [1/1] (8.51ns)   --->   "%tmp_39 = mul i32 %tmp_38, %K" [conv.cpp:71]   --->   Operation 780 'mul' 'tmp_39' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 781 [1/1] (2.55ns)   --->   "%tmp_43 = add i32 %tmp_42, %tmp_27" [conv.cpp:71]   --->   Operation 781 'add' 'tmp_43' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 71> <Delay = 8.51>
ST_75 : Operation 782 [1/1] (2.55ns)   --->   "%tmp_40 = add nsw i32 %kc, %tmp_39" [conv.cpp:71]   --->   Operation 782 'add' 'tmp_40' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_41_cast = sext i32 %tmp_40 to i33" [conv.cpp:71]   --->   Operation 783 'sext' 'tmp_41_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 784 [1/1] (2.55ns)   --->   "%W6_sum1 = add i33 %tmp_41_cast, %tmp_44_cast" [conv.cpp:71]   --->   Operation 784 'add' 'W6_sum1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 785 [1/1] (0.00ns)   --->   "%W6_sum1_cast = sext i33 %W6_sum1 to i64" [conv.cpp:71]   --->   Operation 785 'sext' 'W6_sum1_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 786 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32* %gmem, i64 %W6_sum1_cast" [conv.cpp:71]   --->   Operation 786 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 787 [1/1] (8.51ns)   --->   "%tmp_29 = mul i32 %tmp_43, %C_in" [conv.cpp:71]   --->   Operation 787 'mul' 'tmp_29' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 72> <Delay = 8.75>
ST_76 : Operation 788 [7/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [conv.cpp:71]   --->   Operation 788 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 789 [1/1] (2.55ns)   --->   "%tmp_31 = add i32 %tmp_29, %tmp_30" [conv.cpp:71]   --->   Operation 789 'add' 'tmp_31' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 790 [1/1] (0.00ns)   --->   "%tmp_32_cast = sext i32 %tmp_31 to i33" [conv.cpp:71]   --->   Operation 790 'sext' 'tmp_32_cast' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 791 [1/1] (2.55ns)   --->   "%In2_sum1 = add i33 %tmp_32_cast, %tmp_46_cast" [conv.cpp:71]   --->   Operation 791 'add' 'In2_sum1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 792 [1/1] (0.00ns)   --->   "%In2_sum1_cast = sext i33 %In2_sum1 to i64" [conv.cpp:71]   --->   Operation 792 'sext' 'In2_sum1_cast' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 793 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32* %gmem, i64 %In2_sum1_cast" [conv.cpp:71]   --->   Operation 793 'getelementptr' 'gmem_addr_4' <Predicate = true> <Delay = 0.00>

State 77 <SV = 73> <Delay = 8.75>
ST_77 : Operation 794 [6/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [conv.cpp:71]   --->   Operation 794 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 795 [7/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [conv.cpp:71]   --->   Operation 795 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 74> <Delay = 8.75>
ST_78 : Operation 796 [5/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [conv.cpp:71]   --->   Operation 796 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 797 [6/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [conv.cpp:71]   --->   Operation 797 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 75> <Delay = 8.75>
ST_79 : Operation 798 [4/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [conv.cpp:71]   --->   Operation 798 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 799 [5/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [conv.cpp:71]   --->   Operation 799 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 76> <Delay = 8.75>
ST_80 : Operation 800 [3/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [conv.cpp:71]   --->   Operation 800 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 801 [4/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [conv.cpp:71]   --->   Operation 801 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 77> <Delay = 8.75>
ST_81 : Operation 802 [2/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [conv.cpp:71]   --->   Operation 802 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 803 [3/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [conv.cpp:71]   --->   Operation 803 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 804 [7/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)" [conv.cpp:71]   --->   Operation 804 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 78> <Delay = 8.75>
ST_82 : Operation 805 [1/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [conv.cpp:71]   --->   Operation 805 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 806 [2/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [conv.cpp:71]   --->   Operation 806 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 807 [6/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)" [conv.cpp:71]   --->   Operation 807 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 79> <Delay = 8.75>
ST_83 : Operation 808 [1/1] (8.75ns)   --->   "%gmem_addr_3_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_3)" [conv.cpp:71]   --->   Operation 808 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 809 [1/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [conv.cpp:71]   --->   Operation 809 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 810 [5/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)" [conv.cpp:71]   --->   Operation 810 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 80> <Delay = 8.75>
ST_84 : Operation 811 [1/1] (8.75ns)   --->   "%gmem_addr_4_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_4)" [conv.cpp:71]   --->   Operation 811 'read' 'gmem_addr_4_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 812 [4/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)" [conv.cpp:71]   --->   Operation 812 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 81> <Delay = 8.75>
ST_85 : Operation 813 [1/1] (0.00ns)   --->   "%W_load_cast = bitcast i32 %gmem_addr_3_read to float" [conv.cpp:71]   --->   Operation 813 'bitcast' 'W_load_cast' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 814 [1/1] (0.00ns)   --->   "%In_load_cast = bitcast i32 %gmem_addr_4_read to float" [conv.cpp:71]   --->   Operation 814 'bitcast' 'In_load_cast' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 815 [4/4] (5.70ns)   --->   "%tmp_33 = fmul float %W_load_cast, %In_load_cast" [conv.cpp:71]   --->   Operation 815 'fmul' 'tmp_33' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 816 [3/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)" [conv.cpp:71]   --->   Operation 816 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 82> <Delay = 8.75>
ST_86 : Operation 817 [3/4] (5.70ns)   --->   "%tmp_33 = fmul float %W_load_cast, %In_load_cast" [conv.cpp:71]   --->   Operation 817 'fmul' 'tmp_33' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 818 [2/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)" [conv.cpp:71]   --->   Operation 818 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 83> <Delay = 8.75>
ST_87 : Operation 819 [2/4] (5.70ns)   --->   "%tmp_33 = fmul float %W_load_cast, %In_load_cast" [conv.cpp:71]   --->   Operation 819 'fmul' 'tmp_33' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 820 [1/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)" [conv.cpp:71]   --->   Operation 820 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 84> <Delay = 8.75>
ST_88 : Operation 821 [1/4] (5.70ns)   --->   "%tmp_33 = fmul float %W_load_cast, %In_load_cast" [conv.cpp:71]   --->   Operation 821 'fmul' 'tmp_33' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 822 [1/1] (8.75ns)   --->   "%gmem_addr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_2)" [conv.cpp:71]   --->   Operation 822 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 85> <Delay = 7.25>
ST_89 : Operation 823 [1/1] (0.00ns)   --->   "%Out_load_cast = bitcast i32 %gmem_addr_2_read to float" [conv.cpp:71]   --->   Operation 823 'bitcast' 'Out_load_cast' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 824 [5/5] (7.25ns)   --->   "%tmp_34 = fadd float %Out_load_cast, %tmp_33" [conv.cpp:71]   --->   Operation 824 'fadd' 'tmp_34' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 86> <Delay = 7.25>
ST_90 : Operation 825 [4/5] (7.25ns)   --->   "%tmp_34 = fadd float %Out_load_cast, %tmp_33" [conv.cpp:71]   --->   Operation 825 'fadd' 'tmp_34' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 87> <Delay = 7.25>
ST_91 : Operation 826 [3/5] (7.25ns)   --->   "%tmp_34 = fadd float %Out_load_cast, %tmp_33" [conv.cpp:71]   --->   Operation 826 'fadd' 'tmp_34' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 88> <Delay = 7.25>
ST_92 : Operation 827 [2/5] (7.25ns)   --->   "%tmp_34 = fadd float %Out_load_cast, %tmp_33" [conv.cpp:71]   --->   Operation 827 'fadd' 'tmp_34' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 89> <Delay = 8.75>
ST_93 : Operation 828 [1/5] (7.25ns)   --->   "%tmp_34 = fadd float %Out_load_cast, %tmp_33" [conv.cpp:71]   --->   Operation 828 'fadd' 'tmp_34' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 829 [1/1] (8.75ns)   --->   "%gmem_addr_3_req71 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)" [conv.cpp:71]   --->   Operation 829 'writereq' 'gmem_addr_3_req71' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 90> <Delay = 8.75>
ST_94 : Operation 830 [1/1] (0.00ns)   --->   "%tmp_34_cast = bitcast float %tmp_34 to i32" [conv.cpp:71]   --->   Operation 830 'bitcast' 'tmp_34_cast' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 831 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_2, i32 %tmp_34_cast, i4 -1)" [conv.cpp:71]   --->   Operation 831 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 91> <Delay = 8.75>
ST_95 : Operation 832 [5/5] (8.75ns)   --->   "%gmem_addr_3_resp72 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [conv.cpp:71]   --->   Operation 832 'writeresp' 'gmem_addr_3_resp72' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 92> <Delay = 8.75>
ST_96 : Operation 833 [4/5] (8.75ns)   --->   "%gmem_addr_3_resp72 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [conv.cpp:71]   --->   Operation 833 'writeresp' 'gmem_addr_3_resp72' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 93> <Delay = 8.75>
ST_97 : Operation 834 [3/5] (8.75ns)   --->   "%gmem_addr_3_resp72 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [conv.cpp:71]   --->   Operation 834 'writeresp' 'gmem_addr_3_resp72' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 94> <Delay = 8.75>
ST_98 : Operation 835 [2/5] (8.75ns)   --->   "%gmem_addr_3_resp72 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [conv.cpp:71]   --->   Operation 835 'writeresp' 'gmem_addr_3_resp72' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 95> <Delay = 8.75>
ST_99 : Operation 836 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str13) nounwind" [conv.cpp:67]   --->   Operation 836 'specloopname' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 837 [1/5] (8.75ns)   --->   "%gmem_addr_3_resp72 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [conv.cpp:71]   --->   Operation 837 'writeresp' 'gmem_addr_3_resp72' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 838 [1/1] (0.00ns)   --->   "%chi_1_0_s = or i32 %chi, 1" [conv.cpp:66]   --->   Operation 838 'or' 'chi_1_0_s' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 839 [1/1] (2.47ns)   --->   "%tmp_19_0_1 = icmp slt i32 %chi_1_0_s, %CHin" [conv.cpp:66]   --->   Operation 839 'icmp' 'tmp_19_0_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 840 [1/1] (0.00ns)   --->   "br i1 %tmp_19_0_1, label %13, label %16" [conv.cpp:66]   --->   Operation 840 'br' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 841 [1/1] (2.55ns)   --->   "%tmp_20_0_1 = add i32 %tmp_23, %chi_1_0_s" [conv.cpp:71]   --->   Operation 841 'add' 'tmp_20_0_1' <Predicate = (tmp_19_0_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 96> <Delay = 8.51>
ST_100 : Operation 842 [1/1] (8.51ns)   --->   "%tmp_21_0_1 = mul i32 %tmp_20_0_1, %K" [conv.cpp:71]   --->   Operation 842 'mul' 'tmp_21_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 97> <Delay = 8.51>
ST_101 : Operation 843 [1/1] (2.55ns)   --->   "%tmp_22_0_1 = add i32 %kr_cast, %tmp_21_0_1" [conv.cpp:71]   --->   Operation 843 'add' 'tmp_22_0_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 844 [1/1] (8.51ns)   --->   "%tmp_26_0_1 = mul nsw i32 %chi_1_0_s, %R_in" [conv.cpp:71]   --->   Operation 844 'mul' 'tmp_26_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 98> <Delay = 8.51>
ST_102 : Operation 845 [1/1] (8.51ns)   --->   "%tmp_23_0_1 = mul i32 %tmp_22_0_1, %K" [conv.cpp:71]   --->   Operation 845 'mul' 'tmp_23_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 846 [1/1] (2.55ns)   --->   "%tmp_28_0_1 = add i32 %tmp_26_0_1, %tmp_27" [conv.cpp:71]   --->   Operation 846 'add' 'tmp_28_0_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 99> <Delay = 8.51>
ST_103 : Operation 847 [1/1] (2.55ns)   --->   "%tmp_24_0_1 = add nsw i32 %kc, %tmp_23_0_1" [conv.cpp:71]   --->   Operation 847 'add' 'tmp_24_0_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 848 [1/1] (0.00ns)   --->   "%tmp_25_0_1_cast = sext i32 %tmp_24_0_1 to i33" [conv.cpp:71]   --->   Operation 848 'sext' 'tmp_25_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 849 [1/1] (2.55ns)   --->   "%W6_sum2 = add i33 %tmp_25_0_1_cast, %tmp_44_cast" [conv.cpp:71]   --->   Operation 849 'add' 'W6_sum2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 850 [1/1] (0.00ns)   --->   "%W6_sum2_cast = sext i33 %W6_sum2 to i64" [conv.cpp:71]   --->   Operation 850 'sext' 'W6_sum2_cast' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 851 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32* %gmem, i64 %W6_sum2_cast" [conv.cpp:71]   --->   Operation 851 'getelementptr' 'gmem_addr_5' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 852 [1/1] (8.51ns)   --->   "%tmp_29_0_1 = mul i32 %tmp_28_0_1, %C_in" [conv.cpp:71]   --->   Operation 852 'mul' 'tmp_29_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 100> <Delay = 8.75>
ST_104 : Operation 853 [7/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)" [conv.cpp:71]   --->   Operation 853 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 854 [1/1] (2.55ns)   --->   "%tmp_31_0_1 = add i32 %tmp_29_0_1, %tmp_30" [conv.cpp:71]   --->   Operation 854 'add' 'tmp_31_0_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_32_0_1_cast = sext i32 %tmp_31_0_1 to i33" [conv.cpp:71]   --->   Operation 855 'sext' 'tmp_32_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 856 [1/1] (2.55ns)   --->   "%In2_sum2 = add i33 %tmp_32_0_1_cast, %tmp_46_cast" [conv.cpp:71]   --->   Operation 856 'add' 'In2_sum2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 857 [1/1] (0.00ns)   --->   "%In2_sum2_cast = sext i33 %In2_sum2 to i64" [conv.cpp:71]   --->   Operation 857 'sext' 'In2_sum2_cast' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 858 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32* %gmem, i64 %In2_sum2_cast" [conv.cpp:71]   --->   Operation 858 'getelementptr' 'gmem_addr_6' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 859 [1/1] (8.75ns)   --->   "%gmem_addr_3_req69 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)" [conv.cpp:71]   --->   Operation 859 'writereq' 'gmem_addr_3_req69' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 101> <Delay = 8.75>
ST_105 : Operation 860 [6/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)" [conv.cpp:71]   --->   Operation 860 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 861 [7/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [conv.cpp:71]   --->   Operation 861 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 102> <Delay = 8.75>
ST_106 : Operation 862 [5/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)" [conv.cpp:71]   --->   Operation 862 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 863 [6/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [conv.cpp:71]   --->   Operation 863 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 103> <Delay = 8.75>
ST_107 : Operation 864 [4/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)" [conv.cpp:71]   --->   Operation 864 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 865 [5/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [conv.cpp:71]   --->   Operation 865 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 104> <Delay = 8.75>
ST_108 : Operation 866 [3/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)" [conv.cpp:71]   --->   Operation 866 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 867 [4/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [conv.cpp:71]   --->   Operation 867 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 105> <Delay = 8.75>
ST_109 : Operation 868 [2/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)" [conv.cpp:71]   --->   Operation 868 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 869 [3/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [conv.cpp:71]   --->   Operation 869 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 106> <Delay = 8.75>
ST_110 : Operation 870 [1/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)" [conv.cpp:71]   --->   Operation 870 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 871 [2/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [conv.cpp:71]   --->   Operation 871 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 107> <Delay = 8.75>
ST_111 : Operation 872 [1/1] (8.75ns)   --->   "%gmem_addr_5_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_5)" [conv.cpp:71]   --->   Operation 872 'read' 'gmem_addr_5_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 873 [1/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [conv.cpp:71]   --->   Operation 873 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 108> <Delay = 8.75>
ST_112 : Operation 874 [1/1] (8.75ns)   --->   "%gmem_addr_6_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_6)" [conv.cpp:71]   --->   Operation 874 'read' 'gmem_addr_6_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 109> <Delay = 5.70>
ST_113 : Operation 875 [1/1] (0.00ns)   --->   "%W_load_1_cast = bitcast i32 %gmem_addr_5_read to float" [conv.cpp:71]   --->   Operation 875 'bitcast' 'W_load_1_cast' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 876 [1/1] (0.00ns)   --->   "%In_load_1_cast = bitcast i32 %gmem_addr_6_read to float" [conv.cpp:71]   --->   Operation 876 'bitcast' 'In_load_1_cast' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 877 [4/4] (5.70ns)   --->   "%tmp_33_0_1 = fmul float %W_load_1_cast, %In_load_1_cast" [conv.cpp:71]   --->   Operation 877 'fmul' 'tmp_33_0_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 110> <Delay = 5.70>
ST_114 : Operation 878 [3/4] (5.70ns)   --->   "%tmp_33_0_1 = fmul float %W_load_1_cast, %In_load_1_cast" [conv.cpp:71]   --->   Operation 878 'fmul' 'tmp_33_0_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 111> <Delay = 5.70>
ST_115 : Operation 879 [2/4] (5.70ns)   --->   "%tmp_33_0_1 = fmul float %W_load_1_cast, %In_load_1_cast" [conv.cpp:71]   --->   Operation 879 'fmul' 'tmp_33_0_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 112> <Delay = 5.70>
ST_116 : Operation 880 [1/4] (5.70ns)   --->   "%tmp_33_0_1 = fmul float %W_load_1_cast, %In_load_1_cast" [conv.cpp:71]   --->   Operation 880 'fmul' 'tmp_33_0_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 113> <Delay = 7.25>
ST_117 : Operation 881 [5/5] (7.25ns)   --->   "%tmp_34_0_1 = fadd float %tmp_34, %tmp_33_0_1" [conv.cpp:71]   --->   Operation 881 'fadd' 'tmp_34_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 114> <Delay = 7.25>
ST_118 : Operation 882 [4/5] (7.25ns)   --->   "%tmp_34_0_1 = fadd float %tmp_34, %tmp_33_0_1" [conv.cpp:71]   --->   Operation 882 'fadd' 'tmp_34_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 115> <Delay = 7.25>
ST_119 : Operation 883 [3/5] (7.25ns)   --->   "%tmp_34_0_1 = fadd float %tmp_34, %tmp_33_0_1" [conv.cpp:71]   --->   Operation 883 'fadd' 'tmp_34_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 116> <Delay = 7.25>
ST_120 : Operation 884 [2/5] (7.25ns)   --->   "%tmp_34_0_1 = fadd float %tmp_34, %tmp_33_0_1" [conv.cpp:71]   --->   Operation 884 'fadd' 'tmp_34_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 117> <Delay = 7.25>
ST_121 : Operation 885 [1/5] (7.25ns)   --->   "%tmp_34_0_1 = fadd float %tmp_34, %tmp_33_0_1" [conv.cpp:71]   --->   Operation 885 'fadd' 'tmp_34_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 118> <Delay = 8.75>
ST_122 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_34_0_1_cast = bitcast float %tmp_34_0_1 to i32" [conv.cpp:71]   --->   Operation 886 'bitcast' 'tmp_34_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 887 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_2, i32 %tmp_34_0_1_cast, i4 -1)" [conv.cpp:71]   --->   Operation 887 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 119> <Delay = 8.75>
ST_123 : Operation 888 [5/5] (8.75ns)   --->   "%gmem_addr_3_resp70 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [conv.cpp:71]   --->   Operation 888 'writeresp' 'gmem_addr_3_resp70' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 120> <Delay = 8.75>
ST_124 : Operation 889 [4/5] (8.75ns)   --->   "%gmem_addr_3_resp70 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [conv.cpp:71]   --->   Operation 889 'writeresp' 'gmem_addr_3_resp70' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 121> <Delay = 8.75>
ST_125 : Operation 890 [3/5] (8.75ns)   --->   "%gmem_addr_3_resp70 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [conv.cpp:71]   --->   Operation 890 'writeresp' 'gmem_addr_3_resp70' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 122> <Delay = 8.75>
ST_126 : Operation 891 [2/5] (8.75ns)   --->   "%gmem_addr_3_resp70 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [conv.cpp:71]   --->   Operation 891 'writeresp' 'gmem_addr_3_resp70' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 123> <Delay = 8.75>
ST_127 : Operation 892 [1/5] (8.75ns)   --->   "%gmem_addr_3_resp70 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [conv.cpp:71]   --->   Operation 892 'writeresp' 'gmem_addr_3_resp70' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 893 [1/1] (0.00ns)   --->   "%chi_1_0_1 = or i32 %chi, 2" [conv.cpp:66]   --->   Operation 893 'or' 'chi_1_0_1' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 894 [1/1] (2.47ns)   --->   "%tmp_19_0_2 = icmp slt i32 %chi_1_0_1, %CHin" [conv.cpp:66]   --->   Operation 894 'icmp' 'tmp_19_0_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 895 [1/1] (0.00ns)   --->   "br i1 %tmp_19_0_2, label %14, label %16" [conv.cpp:66]   --->   Operation 895 'br' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 896 [1/1] (2.55ns)   --->   "%tmp_20_0_2 = add i32 %tmp_23, %chi_1_0_1" [conv.cpp:71]   --->   Operation 896 'add' 'tmp_20_0_2' <Predicate = (tmp_19_0_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 124> <Delay = 8.51>
ST_128 : Operation 897 [1/1] (8.51ns)   --->   "%tmp_21_0_2 = mul i32 %tmp_20_0_2, %K" [conv.cpp:71]   --->   Operation 897 'mul' 'tmp_21_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 125> <Delay = 8.51>
ST_129 : Operation 898 [1/1] (2.55ns)   --->   "%tmp_22_0_2 = add i32 %kr_cast, %tmp_21_0_2" [conv.cpp:71]   --->   Operation 898 'add' 'tmp_22_0_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 899 [1/1] (8.51ns)   --->   "%tmp_26_0_2 = mul nsw i32 %chi_1_0_1, %R_in" [conv.cpp:71]   --->   Operation 899 'mul' 'tmp_26_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 126> <Delay = 8.51>
ST_130 : Operation 900 [1/1] (8.51ns)   --->   "%tmp_23_0_2 = mul i32 %tmp_22_0_2, %K" [conv.cpp:71]   --->   Operation 900 'mul' 'tmp_23_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 901 [1/1] (2.55ns)   --->   "%tmp_28_0_2 = add i32 %tmp_26_0_2, %tmp_27" [conv.cpp:71]   --->   Operation 901 'add' 'tmp_28_0_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 127> <Delay = 8.51>
ST_131 : Operation 902 [1/1] (2.55ns)   --->   "%tmp_24_0_2 = add nsw i32 %kc, %tmp_23_0_2" [conv.cpp:71]   --->   Operation 902 'add' 'tmp_24_0_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_25_0_2_cast = sext i32 %tmp_24_0_2 to i33" [conv.cpp:71]   --->   Operation 903 'sext' 'tmp_25_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 904 [1/1] (2.55ns)   --->   "%W6_sum3 = add i33 %tmp_25_0_2_cast, %tmp_44_cast" [conv.cpp:71]   --->   Operation 904 'add' 'W6_sum3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 905 [1/1] (0.00ns)   --->   "%W6_sum3_cast = sext i33 %W6_sum3 to i64" [conv.cpp:71]   --->   Operation 905 'sext' 'W6_sum3_cast' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 906 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32* %gmem, i64 %W6_sum3_cast" [conv.cpp:71]   --->   Operation 906 'getelementptr' 'gmem_addr_7' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 907 [1/1] (8.51ns)   --->   "%tmp_29_0_2 = mul i32 %tmp_28_0_2, %C_in" [conv.cpp:71]   --->   Operation 907 'mul' 'tmp_29_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 128> <Delay = 8.75>
ST_132 : Operation 908 [7/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [conv.cpp:71]   --->   Operation 908 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 909 [1/1] (2.55ns)   --->   "%tmp_31_0_2 = add i32 %tmp_29_0_2, %tmp_30" [conv.cpp:71]   --->   Operation 909 'add' 'tmp_31_0_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 910 [1/1] (0.00ns)   --->   "%tmp_32_0_2_cast = sext i32 %tmp_31_0_2 to i33" [conv.cpp:71]   --->   Operation 910 'sext' 'tmp_32_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 911 [1/1] (2.55ns)   --->   "%In2_sum3 = add i33 %tmp_32_0_2_cast, %tmp_46_cast" [conv.cpp:71]   --->   Operation 911 'add' 'In2_sum3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 912 [1/1] (0.00ns)   --->   "%In2_sum3_cast = sext i33 %In2_sum3 to i64" [conv.cpp:71]   --->   Operation 912 'sext' 'In2_sum3_cast' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 913 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32* %gmem, i64 %In2_sum3_cast" [conv.cpp:71]   --->   Operation 913 'getelementptr' 'gmem_addr_8' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 914 [1/1] (8.75ns)   --->   "%gmem_addr_3_req67 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)" [conv.cpp:71]   --->   Operation 914 'writereq' 'gmem_addr_3_req67' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 129> <Delay = 8.75>
ST_133 : Operation 915 [6/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [conv.cpp:71]   --->   Operation 915 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 916 [7/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)" [conv.cpp:71]   --->   Operation 916 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 130> <Delay = 8.75>
ST_134 : Operation 917 [5/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [conv.cpp:71]   --->   Operation 917 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 918 [6/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)" [conv.cpp:71]   --->   Operation 918 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 131> <Delay = 8.75>
ST_135 : Operation 919 [4/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [conv.cpp:71]   --->   Operation 919 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 920 [5/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)" [conv.cpp:71]   --->   Operation 920 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 132> <Delay = 8.75>
ST_136 : Operation 921 [3/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [conv.cpp:71]   --->   Operation 921 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 922 [4/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)" [conv.cpp:71]   --->   Operation 922 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 133> <Delay = 8.75>
ST_137 : Operation 923 [2/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [conv.cpp:71]   --->   Operation 923 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 924 [3/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)" [conv.cpp:71]   --->   Operation 924 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 134> <Delay = 8.75>
ST_138 : Operation 925 [1/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [conv.cpp:71]   --->   Operation 925 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 926 [2/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)" [conv.cpp:71]   --->   Operation 926 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 135> <Delay = 8.75>
ST_139 : Operation 927 [1/1] (8.75ns)   --->   "%gmem_addr_7_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_7)" [conv.cpp:71]   --->   Operation 927 'read' 'gmem_addr_7_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 928 [1/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)" [conv.cpp:71]   --->   Operation 928 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 136> <Delay = 8.75>
ST_140 : Operation 929 [1/1] (8.75ns)   --->   "%gmem_addr_8_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_8)" [conv.cpp:71]   --->   Operation 929 'read' 'gmem_addr_8_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 137> <Delay = 5.70>
ST_141 : Operation 930 [1/1] (0.00ns)   --->   "%W_load_2_cast = bitcast i32 %gmem_addr_7_read to float" [conv.cpp:71]   --->   Operation 930 'bitcast' 'W_load_2_cast' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 931 [1/1] (0.00ns)   --->   "%In_load_2_cast = bitcast i32 %gmem_addr_8_read to float" [conv.cpp:71]   --->   Operation 931 'bitcast' 'In_load_2_cast' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 932 [4/4] (5.70ns)   --->   "%tmp_33_0_2 = fmul float %W_load_2_cast, %In_load_2_cast" [conv.cpp:71]   --->   Operation 932 'fmul' 'tmp_33_0_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 138> <Delay = 5.70>
ST_142 : Operation 933 [3/4] (5.70ns)   --->   "%tmp_33_0_2 = fmul float %W_load_2_cast, %In_load_2_cast" [conv.cpp:71]   --->   Operation 933 'fmul' 'tmp_33_0_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 139> <Delay = 5.70>
ST_143 : Operation 934 [2/4] (5.70ns)   --->   "%tmp_33_0_2 = fmul float %W_load_2_cast, %In_load_2_cast" [conv.cpp:71]   --->   Operation 934 'fmul' 'tmp_33_0_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 140> <Delay = 5.70>
ST_144 : Operation 935 [1/4] (5.70ns)   --->   "%tmp_33_0_2 = fmul float %W_load_2_cast, %In_load_2_cast" [conv.cpp:71]   --->   Operation 935 'fmul' 'tmp_33_0_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 141> <Delay = 7.25>
ST_145 : Operation 936 [5/5] (7.25ns)   --->   "%tmp_34_0_2 = fadd float %tmp_34_0_1, %tmp_33_0_2" [conv.cpp:71]   --->   Operation 936 'fadd' 'tmp_34_0_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 142> <Delay = 7.25>
ST_146 : Operation 937 [4/5] (7.25ns)   --->   "%tmp_34_0_2 = fadd float %tmp_34_0_1, %tmp_33_0_2" [conv.cpp:71]   --->   Operation 937 'fadd' 'tmp_34_0_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 143> <Delay = 7.25>
ST_147 : Operation 938 [3/5] (7.25ns)   --->   "%tmp_34_0_2 = fadd float %tmp_34_0_1, %tmp_33_0_2" [conv.cpp:71]   --->   Operation 938 'fadd' 'tmp_34_0_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 144> <Delay = 7.25>
ST_148 : Operation 939 [2/5] (7.25ns)   --->   "%tmp_34_0_2 = fadd float %tmp_34_0_1, %tmp_33_0_2" [conv.cpp:71]   --->   Operation 939 'fadd' 'tmp_34_0_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 145> <Delay = 7.25>
ST_149 : Operation 940 [1/5] (7.25ns)   --->   "%tmp_34_0_2 = fadd float %tmp_34_0_1, %tmp_33_0_2" [conv.cpp:71]   --->   Operation 940 'fadd' 'tmp_34_0_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 146> <Delay = 8.75>
ST_150 : Operation 941 [1/1] (0.00ns)   --->   "%tmp_34_0_2_cast = bitcast float %tmp_34_0_2 to i32" [conv.cpp:71]   --->   Operation 941 'bitcast' 'tmp_34_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 942 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_2, i32 %tmp_34_0_2_cast, i4 -1)" [conv.cpp:71]   --->   Operation 942 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 147> <Delay = 8.75>
ST_151 : Operation 943 [5/5] (8.75ns)   --->   "%gmem_addr_3_resp68 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [conv.cpp:71]   --->   Operation 943 'writeresp' 'gmem_addr_3_resp68' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 148> <Delay = 8.75>
ST_152 : Operation 944 [4/5] (8.75ns)   --->   "%gmem_addr_3_resp68 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [conv.cpp:71]   --->   Operation 944 'writeresp' 'gmem_addr_3_resp68' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 149> <Delay = 8.75>
ST_153 : Operation 945 [3/5] (8.75ns)   --->   "%gmem_addr_3_resp68 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [conv.cpp:71]   --->   Operation 945 'writeresp' 'gmem_addr_3_resp68' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 150> <Delay = 8.75>
ST_154 : Operation 946 [2/5] (8.75ns)   --->   "%gmem_addr_3_resp68 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [conv.cpp:71]   --->   Operation 946 'writeresp' 'gmem_addr_3_resp68' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 151> <Delay = 8.75>
ST_155 : Operation 947 [1/5] (8.75ns)   --->   "%gmem_addr_3_resp68 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [conv.cpp:71]   --->   Operation 947 'writeresp' 'gmem_addr_3_resp68' <Predicate = (!tmp_55 & tmp_19_0_1 & tmp_19_0_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 948 [1/1] (0.00ns)   --->   "%chi_1_0_2 = or i32 %chi, 3" [conv.cpp:66]   --->   Operation 948 'or' 'chi_1_0_2' <Predicate = (!tmp_55 & tmp_19_0_1 & tmp_19_0_2)> <Delay = 0.00>
ST_155 : Operation 949 [1/1] (2.47ns)   --->   "%tmp_19_0_3 = icmp slt i32 %chi_1_0_2, %CHin" [conv.cpp:66]   --->   Operation 949 'icmp' 'tmp_19_0_3' <Predicate = (!tmp_55 & tmp_19_0_1 & tmp_19_0_2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 950 [1/1] (0.00ns)   --->   "br i1 %tmp_19_0_3, label %15, label %16" [conv.cpp:66]   --->   Operation 950 'br' <Predicate = (!tmp_55 & tmp_19_0_1 & tmp_19_0_2)> <Delay = 0.00>
ST_155 : Operation 951 [1/1] (2.55ns)   --->   "%tmp_20_0_3 = add i32 %tmp_23, %chi_1_0_2" [conv.cpp:71]   --->   Operation 951 'add' 'tmp_20_0_3' <Predicate = (!tmp_55 & tmp_19_0_1 & tmp_19_0_2 & tmp_19_0_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 952 [1/1] (2.55ns)   --->   "%chi_1_0_3 = add nsw i32 %chi, 4" [conv.cpp:66]   --->   Operation 952 'add' 'chi_1_0_3' <Predicate = (!tmp_55 & tmp_19_0_1 & tmp_19_0_2 & tmp_19_0_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 953 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str12, i32 %tmp_17) nounwind" [conv.cpp:75]   --->   Operation 953 'specregionend' 'empty_5' <Predicate = (!tmp_19_0_3) | (!tmp_19_0_2) | (!tmp_19_0_1) | (tmp_55)> <Delay = 0.00>
ST_155 : Operation 954 [1/1] (0.00ns)   --->   "%cho_1_s = or i32 %cho, 1" [conv.cpp:61]   --->   Operation 954 'or' 'cho_1_s' <Predicate = (!tmp_19_0_3) | (!tmp_19_0_2) | (!tmp_19_0_1) | (tmp_55)> <Delay = 0.00>
ST_155 : Operation 955 [1/1] (2.47ns)   --->   "%tmp_12_1 = icmp slt i32 %cho_1_s, %CHout" [conv.cpp:61]   --->   Operation 955 'icmp' 'tmp_12_1' <Predicate = (!tmp_19_0_3) | (!tmp_19_0_2) | (!tmp_19_0_1) | (tmp_55)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 956 [1/1] (0.00ns)   --->   "br i1 %tmp_12_1, label %24, label %39" [conv.cpp:61]   --->   Operation 956 'br' <Predicate = (!tmp_19_0_3) | (!tmp_19_0_2) | (!tmp_19_0_1) | (tmp_55)> <Delay = 0.00>
ST_155 : Operation 957 [1/1] (8.51ns)   --->   "%tmp_14_1 = mul nsw i32 %R_out, %cho_1_s" [conv.cpp:71]   --->   Operation 957 'mul' 'tmp_14_1' <Predicate = (!tmp_19_0_3 & tmp_12_1) | (!tmp_19_0_2 & tmp_12_1) | (!tmp_19_0_1 & tmp_12_1) | (tmp_55 & tmp_12_1)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 152> <Delay = 8.51>
ST_156 : Operation 958 [1/1] (8.51ns)   --->   "%tmp_21_0_3 = mul i32 %tmp_20_0_3, %K" [conv.cpp:71]   --->   Operation 958 'mul' 'tmp_21_0_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 153> <Delay = 8.51>
ST_157 : Operation 959 [1/1] (2.55ns)   --->   "%tmp_22_0_3 = add i32 %kr_cast, %tmp_21_0_3" [conv.cpp:71]   --->   Operation 959 'add' 'tmp_22_0_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 960 [1/1] (8.51ns)   --->   "%tmp_26_0_3 = mul nsw i32 %chi_1_0_2, %R_in" [conv.cpp:71]   --->   Operation 960 'mul' 'tmp_26_0_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 154> <Delay = 8.51>
ST_158 : Operation 961 [1/1] (8.51ns)   --->   "%tmp_23_0_3 = mul i32 %tmp_22_0_3, %K" [conv.cpp:71]   --->   Operation 961 'mul' 'tmp_23_0_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 962 [1/1] (2.55ns)   --->   "%tmp_28_0_3 = add i32 %tmp_26_0_3, %tmp_27" [conv.cpp:71]   --->   Operation 962 'add' 'tmp_28_0_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 155> <Delay = 8.51>
ST_159 : Operation 963 [1/1] (2.55ns)   --->   "%tmp_24_0_3 = add nsw i32 %kc, %tmp_23_0_3" [conv.cpp:71]   --->   Operation 963 'add' 'tmp_24_0_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_25_0_3_cast = sext i32 %tmp_24_0_3 to i33" [conv.cpp:71]   --->   Operation 964 'sext' 'tmp_25_0_3_cast' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 965 [1/1] (2.55ns)   --->   "%W6_sum4 = add i33 %tmp_25_0_3_cast, %tmp_44_cast" [conv.cpp:71]   --->   Operation 965 'add' 'W6_sum4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 966 [1/1] (0.00ns)   --->   "%W6_sum4_cast = sext i33 %W6_sum4 to i64" [conv.cpp:71]   --->   Operation 966 'sext' 'W6_sum4_cast' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 967 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32* %gmem, i64 %W6_sum4_cast" [conv.cpp:71]   --->   Operation 967 'getelementptr' 'gmem_addr_9' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 968 [1/1] (8.51ns)   --->   "%tmp_29_0_3 = mul i32 %tmp_28_0_3, %C_in" [conv.cpp:71]   --->   Operation 968 'mul' 'tmp_29_0_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 156> <Delay = 8.75>
ST_160 : Operation 969 [7/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)" [conv.cpp:71]   --->   Operation 969 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 970 [1/1] (2.55ns)   --->   "%tmp_31_0_3 = add i32 %tmp_29_0_3, %tmp_30" [conv.cpp:71]   --->   Operation 970 'add' 'tmp_31_0_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_32_0_3_cast = sext i32 %tmp_31_0_3 to i33" [conv.cpp:71]   --->   Operation 971 'sext' 'tmp_32_0_3_cast' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 972 [1/1] (2.55ns)   --->   "%In2_sum4 = add i33 %tmp_32_0_3_cast, %tmp_46_cast" [conv.cpp:71]   --->   Operation 972 'add' 'In2_sum4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 973 [1/1] (0.00ns)   --->   "%In2_sum4_cast = sext i33 %In2_sum4 to i64" [conv.cpp:71]   --->   Operation 973 'sext' 'In2_sum4_cast' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 974 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32* %gmem, i64 %In2_sum4_cast" [conv.cpp:71]   --->   Operation 974 'getelementptr' 'gmem_addr_10' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 975 [1/1] (8.75ns)   --->   "%gmem_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)" [conv.cpp:71]   --->   Operation 975 'writereq' 'gmem_addr_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 157> <Delay = 8.75>
ST_161 : Operation 976 [6/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)" [conv.cpp:71]   --->   Operation 976 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 977 [7/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)" [conv.cpp:71]   --->   Operation 977 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 158> <Delay = 8.75>
ST_162 : Operation 978 [5/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)" [conv.cpp:71]   --->   Operation 978 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 979 [6/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)" [conv.cpp:71]   --->   Operation 979 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 163 <SV = 159> <Delay = 8.75>
ST_163 : Operation 980 [4/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)" [conv.cpp:71]   --->   Operation 980 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 981 [5/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)" [conv.cpp:71]   --->   Operation 981 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 164 <SV = 160> <Delay = 8.75>
ST_164 : Operation 982 [3/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)" [conv.cpp:71]   --->   Operation 982 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 983 [4/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)" [conv.cpp:71]   --->   Operation 983 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 165 <SV = 161> <Delay = 8.75>
ST_165 : Operation 984 [2/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)" [conv.cpp:71]   --->   Operation 984 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 985 [3/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)" [conv.cpp:71]   --->   Operation 985 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 166 <SV = 162> <Delay = 8.75>
ST_166 : Operation 986 [1/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)" [conv.cpp:71]   --->   Operation 986 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 987 [2/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)" [conv.cpp:71]   --->   Operation 987 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 167 <SV = 163> <Delay = 8.75>
ST_167 : Operation 988 [1/1] (8.75ns)   --->   "%gmem_addr_9_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_9)" [conv.cpp:71]   --->   Operation 988 'read' 'gmem_addr_9_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 989 [1/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)" [conv.cpp:71]   --->   Operation 989 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 164> <Delay = 8.75>
ST_168 : Operation 990 [1/1] (8.75ns)   --->   "%gmem_addr_10_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_10)" [conv.cpp:71]   --->   Operation 990 'read' 'gmem_addr_10_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 165> <Delay = 5.70>
ST_169 : Operation 991 [1/1] (0.00ns)   --->   "%W_load_3_cast = bitcast i32 %gmem_addr_9_read to float" [conv.cpp:71]   --->   Operation 991 'bitcast' 'W_load_3_cast' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 992 [1/1] (0.00ns)   --->   "%In_load_3_cast = bitcast i32 %gmem_addr_10_read to float" [conv.cpp:71]   --->   Operation 992 'bitcast' 'In_load_3_cast' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 993 [4/4] (5.70ns)   --->   "%tmp_33_0_3 = fmul float %W_load_3_cast, %In_load_3_cast" [conv.cpp:71]   --->   Operation 993 'fmul' 'tmp_33_0_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 166> <Delay = 5.70>
ST_170 : Operation 994 [3/4] (5.70ns)   --->   "%tmp_33_0_3 = fmul float %W_load_3_cast, %In_load_3_cast" [conv.cpp:71]   --->   Operation 994 'fmul' 'tmp_33_0_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 167> <Delay = 5.70>
ST_171 : Operation 995 [2/4] (5.70ns)   --->   "%tmp_33_0_3 = fmul float %W_load_3_cast, %In_load_3_cast" [conv.cpp:71]   --->   Operation 995 'fmul' 'tmp_33_0_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 168> <Delay = 5.70>
ST_172 : Operation 996 [1/4] (5.70ns)   --->   "%tmp_33_0_3 = fmul float %W_load_3_cast, %In_load_3_cast" [conv.cpp:71]   --->   Operation 996 'fmul' 'tmp_33_0_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 169> <Delay = 7.25>
ST_173 : Operation 997 [5/5] (7.25ns)   --->   "%tmp_34_0_3 = fadd float %tmp_34_0_2, %tmp_33_0_3" [conv.cpp:71]   --->   Operation 997 'fadd' 'tmp_34_0_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 170> <Delay = 7.25>
ST_174 : Operation 998 [4/5] (7.25ns)   --->   "%tmp_34_0_3 = fadd float %tmp_34_0_2, %tmp_33_0_3" [conv.cpp:71]   --->   Operation 998 'fadd' 'tmp_34_0_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 171> <Delay = 7.25>
ST_175 : Operation 999 [3/5] (7.25ns)   --->   "%tmp_34_0_3 = fadd float %tmp_34_0_2, %tmp_33_0_3" [conv.cpp:71]   --->   Operation 999 'fadd' 'tmp_34_0_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 172> <Delay = 7.25>
ST_176 : Operation 1000 [2/5] (7.25ns)   --->   "%tmp_34_0_3 = fadd float %tmp_34_0_2, %tmp_33_0_3" [conv.cpp:71]   --->   Operation 1000 'fadd' 'tmp_34_0_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 173> <Delay = 7.25>
ST_177 : Operation 1001 [1/5] (7.25ns)   --->   "%tmp_34_0_3 = fadd float %tmp_34_0_2, %tmp_33_0_3" [conv.cpp:71]   --->   Operation 1001 'fadd' 'tmp_34_0_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 174> <Delay = 8.75>
ST_178 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_34_0_3_cast = bitcast float %tmp_34_0_3 to i32" [conv.cpp:71]   --->   Operation 1002 'bitcast' 'tmp_34_0_3_cast' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1003 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_2, i32 %tmp_34_0_3_cast, i4 -1)" [conv.cpp:71]   --->   Operation 1003 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 179 <SV = 175> <Delay = 8.75>
ST_179 : Operation 1004 [5/5] (8.75ns)   --->   "%gmem_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [conv.cpp:71]   --->   Operation 1004 'writeresp' 'gmem_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 180 <SV = 176> <Delay = 8.75>
ST_180 : Operation 1005 [4/5] (8.75ns)   --->   "%gmem_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [conv.cpp:71]   --->   Operation 1005 'writeresp' 'gmem_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 181 <SV = 177> <Delay = 8.75>
ST_181 : Operation 1006 [3/5] (8.75ns)   --->   "%gmem_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [conv.cpp:71]   --->   Operation 1006 'writeresp' 'gmem_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 182 <SV = 178> <Delay = 8.75>
ST_182 : Operation 1007 [2/5] (8.75ns)   --->   "%gmem_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [conv.cpp:71]   --->   Operation 1007 'writeresp' 'gmem_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 183 <SV = 179> <Delay = 8.75>
ST_183 : Operation 1008 [1/5] (8.75ns)   --->   "%gmem_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [conv.cpp:71]   --->   Operation 1008 'writeresp' 'gmem_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 1009 [1/1] (0.00ns)   --->   "br label %11" [conv.cpp:66]   --->   Operation 1009 'br' <Predicate = true> <Delay = 0.00>

State 184 <SV = 152> <Delay = 2.55>
ST_184 : Operation 1010 [1/1] (2.55ns)   --->   "%tmp_15_1 = add i32 %r1_cast, %tmp_14_1" [conv.cpp:71]   --->   Operation 1010 'add' 'tmp_15_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 153> <Delay = 8.51>
ST_185 : Operation 1011 [1/1] (8.51ns)   --->   "%tmp_16_1 = mul i32 %C_out, %tmp_15_1" [conv.cpp:71]   --->   Operation 1011 'mul' 'tmp_16_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 154> <Delay = 8.51>
ST_186 : Operation 1012 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str12) nounwind" [conv.cpp:62]   --->   Operation 1012 'specregionbegin' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1013 [1/1] (8.51ns)   --->   "%tmp_13_1 = mul nsw i32 %cho_1_s, %CHin" [conv.cpp:71]   --->   Operation 1013 'mul' 'tmp_13_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1014 [1/1] (2.55ns)   --->   "%tmp_17_1 = add nsw i32 %c1_cast, %tmp_16_1" [conv.cpp:71]   --->   Operation 1014 'add' 'tmp_17_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1015 [1/1] (0.00ns)   --->   "%tmp_18_1_cast = sext i32 %tmp_17_1 to i33" [conv.cpp:71]   --->   Operation 1015 'sext' 'tmp_18_1_cast' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1016 [1/1] (2.55ns)   --->   "%Out4_sum9 = add i33 %tmp_18_1_cast, %tmp_45_cast" [conv.cpp:71]   --->   Operation 1016 'add' 'Out4_sum9' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1017 [1/1] (0.00ns)   --->   "%Out4_sum9_cast = sext i33 %Out4_sum9 to i64" [conv.cpp:71]   --->   Operation 1017 'sext' 'Out4_sum9_cast' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1018 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32* %gmem, i64 %Out4_sum9_cast" [conv.cpp:71]   --->   Operation 1018 'getelementptr' 'gmem_addr_11' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1019 [1/1] (1.76ns)   --->   "br label %18" [conv.cpp:66]   --->   Operation 1019 'br' <Predicate = true> <Delay = 1.76>

State 187 <SV = 155> <Delay = 3.45>
ST_187 : Operation 1020 [1/1] (0.00ns)   --->   "%chi_s = phi i32 [ 0, %24 ], [ %chi_1_1_3, %22 ]" [conv.cpp:66]   --->   Operation 1020 'phi' 'chi_s' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1021 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 8)"   --->   Operation 1021 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1022 [1/1] (2.47ns)   --->   "%tmp_56 = icmp eq i32 %chi_s, %tmp_54" [conv.cpp:66]   --->   Operation 1022 'icmp' 'tmp_56' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1023 [1/1] (0.00ns)   --->   "br i1 %tmp_56, label %23, label %19" [conv.cpp:66]   --->   Operation 1023 'br' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1024 [1/1] (2.55ns)   --->   "%tmp_20_1 = add i32 %tmp_13_1, %chi_s" [conv.cpp:71]   --->   Operation 1024 'add' 'tmp_20_1' <Predicate = (!tmp_56)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 156> <Delay = 8.51>
ST_188 : Operation 1025 [1/1] (8.51ns)   --->   "%tmp_21_1 = mul i32 %tmp_20_1, %K" [conv.cpp:71]   --->   Operation 1025 'mul' 'tmp_21_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 157> <Delay = 8.51>
ST_189 : Operation 1026 [1/1] (2.55ns)   --->   "%tmp_22_1 = add i32 %kr_cast, %tmp_21_1" [conv.cpp:71]   --->   Operation 1026 'add' 'tmp_22_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1027 [1/1] (8.51ns)   --->   "%tmp_26_1 = mul nsw i32 %chi_s, %R_in" [conv.cpp:71]   --->   Operation 1027 'mul' 'tmp_26_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 158> <Delay = 8.51>
ST_190 : Operation 1028 [1/1] (8.51ns)   --->   "%tmp_23_1 = mul i32 %tmp_22_1, %K" [conv.cpp:71]   --->   Operation 1028 'mul' 'tmp_23_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1029 [1/1] (2.55ns)   --->   "%tmp_28_1 = add i32 %tmp_26_1, %tmp_27" [conv.cpp:71]   --->   Operation 1029 'add' 'tmp_28_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 159> <Delay = 8.51>
ST_191 : Operation 1030 [1/1] (2.55ns)   --->   "%tmp_24_1 = add nsw i32 %kc, %tmp_23_1" [conv.cpp:71]   --->   Operation 1030 'add' 'tmp_24_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1031 [1/1] (0.00ns)   --->   "%tmp_25_1_cast = sext i32 %tmp_24_1 to i33" [conv.cpp:71]   --->   Operation 1031 'sext' 'tmp_25_1_cast' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1032 [1/1] (2.55ns)   --->   "%W6_sum5 = add i33 %tmp_25_1_cast, %tmp_44_cast" [conv.cpp:71]   --->   Operation 1032 'add' 'W6_sum5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1033 [1/1] (0.00ns)   --->   "%W6_sum5_cast = sext i33 %W6_sum5 to i64" [conv.cpp:71]   --->   Operation 1033 'sext' 'W6_sum5_cast' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1034 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32* %gmem, i64 %W6_sum5_cast" [conv.cpp:71]   --->   Operation 1034 'getelementptr' 'gmem_addr_12' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1035 [1/1] (8.51ns)   --->   "%tmp_29_1 = mul i32 %tmp_28_1, %C_in" [conv.cpp:71]   --->   Operation 1035 'mul' 'tmp_29_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 160> <Delay = 8.75>
ST_192 : Operation 1036 [7/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)" [conv.cpp:71]   --->   Operation 1036 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 1037 [1/1] (2.55ns)   --->   "%tmp_31_1 = add i32 %tmp_29_1, %tmp_30" [conv.cpp:71]   --->   Operation 1037 'add' 'tmp_31_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1038 [1/1] (0.00ns)   --->   "%tmp_32_1_cast = sext i32 %tmp_31_1 to i33" [conv.cpp:71]   --->   Operation 1038 'sext' 'tmp_32_1_cast' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 1039 [1/1] (2.55ns)   --->   "%In2_sum5 = add i33 %tmp_32_1_cast, %tmp_46_cast" [conv.cpp:71]   --->   Operation 1039 'add' 'In2_sum5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1040 [1/1] (0.00ns)   --->   "%In2_sum5_cast = sext i33 %In2_sum5 to i64" [conv.cpp:71]   --->   Operation 1040 'sext' 'In2_sum5_cast' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 1041 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i32* %gmem, i64 %In2_sum5_cast" [conv.cpp:71]   --->   Operation 1041 'getelementptr' 'gmem_addr_13' <Predicate = true> <Delay = 0.00>

State 193 <SV = 161> <Delay = 8.75>
ST_193 : Operation 1042 [6/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)" [conv.cpp:71]   --->   Operation 1042 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 1043 [7/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)" [conv.cpp:71]   --->   Operation 1043 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 194 <SV = 162> <Delay = 8.75>
ST_194 : Operation 1044 [5/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)" [conv.cpp:71]   --->   Operation 1044 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 1045 [6/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)" [conv.cpp:71]   --->   Operation 1045 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 163> <Delay = 8.75>
ST_195 : Operation 1046 [4/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)" [conv.cpp:71]   --->   Operation 1046 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 1047 [5/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)" [conv.cpp:71]   --->   Operation 1047 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 196 <SV = 164> <Delay = 8.75>
ST_196 : Operation 1048 [3/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)" [conv.cpp:71]   --->   Operation 1048 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 1049 [4/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)" [conv.cpp:71]   --->   Operation 1049 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 197 <SV = 165> <Delay = 8.75>
ST_197 : Operation 1050 [2/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)" [conv.cpp:71]   --->   Operation 1050 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 1051 [3/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)" [conv.cpp:71]   --->   Operation 1051 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 1052 [7/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)" [conv.cpp:71]   --->   Operation 1052 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 198 <SV = 166> <Delay = 8.75>
ST_198 : Operation 1053 [1/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)" [conv.cpp:71]   --->   Operation 1053 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 1054 [2/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)" [conv.cpp:71]   --->   Operation 1054 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 1055 [6/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)" [conv.cpp:71]   --->   Operation 1055 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 199 <SV = 167> <Delay = 8.75>
ST_199 : Operation 1056 [1/1] (8.75ns)   --->   "%gmem_addr_12_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_12)" [conv.cpp:71]   --->   Operation 1056 'read' 'gmem_addr_12_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 1057 [1/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)" [conv.cpp:71]   --->   Operation 1057 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 1058 [5/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)" [conv.cpp:71]   --->   Operation 1058 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 200 <SV = 168> <Delay = 8.75>
ST_200 : Operation 1059 [1/1] (8.75ns)   --->   "%gmem_addr_13_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_13)" [conv.cpp:71]   --->   Operation 1059 'read' 'gmem_addr_13_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 1060 [4/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)" [conv.cpp:71]   --->   Operation 1060 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 201 <SV = 169> <Delay = 8.75>
ST_201 : Operation 1061 [1/1] (0.00ns)   --->   "%W_load_4_cast = bitcast i32 %gmem_addr_12_read to float" [conv.cpp:71]   --->   Operation 1061 'bitcast' 'W_load_4_cast' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1062 [1/1] (0.00ns)   --->   "%In_load_4_cast = bitcast i32 %gmem_addr_13_read to float" [conv.cpp:71]   --->   Operation 1062 'bitcast' 'In_load_4_cast' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1063 [4/4] (5.70ns)   --->   "%tmp_33_1 = fmul float %W_load_4_cast, %In_load_4_cast" [conv.cpp:71]   --->   Operation 1063 'fmul' 'tmp_33_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1064 [3/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)" [conv.cpp:71]   --->   Operation 1064 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 202 <SV = 170> <Delay = 8.75>
ST_202 : Operation 1065 [3/4] (5.70ns)   --->   "%tmp_33_1 = fmul float %W_load_4_cast, %In_load_4_cast" [conv.cpp:71]   --->   Operation 1065 'fmul' 'tmp_33_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1066 [2/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)" [conv.cpp:71]   --->   Operation 1066 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 203 <SV = 171> <Delay = 8.75>
ST_203 : Operation 1067 [2/4] (5.70ns)   --->   "%tmp_33_1 = fmul float %W_load_4_cast, %In_load_4_cast" [conv.cpp:71]   --->   Operation 1067 'fmul' 'tmp_33_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1068 [1/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)" [conv.cpp:71]   --->   Operation 1068 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 204 <SV = 172> <Delay = 8.75>
ST_204 : Operation 1069 [1/4] (5.70ns)   --->   "%tmp_33_1 = fmul float %W_load_4_cast, %In_load_4_cast" [conv.cpp:71]   --->   Operation 1069 'fmul' 'tmp_33_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1070 [1/1] (8.75ns)   --->   "%gmem_addr_11_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_11)" [conv.cpp:71]   --->   Operation 1070 'read' 'gmem_addr_11_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 205 <SV = 173> <Delay = 7.25>
ST_205 : Operation 1071 [1/1] (0.00ns)   --->   "%Out_load_1_cast = bitcast i32 %gmem_addr_11_read to float" [conv.cpp:71]   --->   Operation 1071 'bitcast' 'Out_load_1_cast' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 1072 [5/5] (7.25ns)   --->   "%tmp_34_1 = fadd float %Out_load_1_cast, %tmp_33_1" [conv.cpp:71]   --->   Operation 1072 'fadd' 'tmp_34_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 174> <Delay = 7.25>
ST_206 : Operation 1073 [4/5] (7.25ns)   --->   "%tmp_34_1 = fadd float %Out_load_1_cast, %tmp_33_1" [conv.cpp:71]   --->   Operation 1073 'fadd' 'tmp_34_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 175> <Delay = 7.25>
ST_207 : Operation 1074 [3/5] (7.25ns)   --->   "%tmp_34_1 = fadd float %Out_load_1_cast, %tmp_33_1" [conv.cpp:71]   --->   Operation 1074 'fadd' 'tmp_34_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 176> <Delay = 7.25>
ST_208 : Operation 1075 [2/5] (7.25ns)   --->   "%tmp_34_1 = fadd float %Out_load_1_cast, %tmp_33_1" [conv.cpp:71]   --->   Operation 1075 'fadd' 'tmp_34_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 177> <Delay = 8.75>
ST_209 : Operation 1076 [1/5] (7.25ns)   --->   "%tmp_34_1 = fadd float %Out_load_1_cast, %tmp_33_1" [conv.cpp:71]   --->   Operation 1076 'fadd' 'tmp_34_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1077 [1/1] (8.75ns)   --->   "%gmem_addr_12_req65 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)" [conv.cpp:71]   --->   Operation 1077 'writereq' 'gmem_addr_12_req65' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 210 <SV = 178> <Delay = 8.75>
ST_210 : Operation 1078 [1/1] (0.00ns)   --->   "%tmp_34_1_cast = bitcast float %tmp_34_1 to i32" [conv.cpp:71]   --->   Operation 1078 'bitcast' 'tmp_34_1_cast' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 1079 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_11, i32 %tmp_34_1_cast, i4 -1)" [conv.cpp:71]   --->   Operation 1079 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 211 <SV = 179> <Delay = 8.75>
ST_211 : Operation 1080 [5/5] (8.75ns)   --->   "%gmem_addr_12_resp66 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)" [conv.cpp:71]   --->   Operation 1080 'writeresp' 'gmem_addr_12_resp66' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 212 <SV = 180> <Delay = 8.75>
ST_212 : Operation 1081 [4/5] (8.75ns)   --->   "%gmem_addr_12_resp66 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)" [conv.cpp:71]   --->   Operation 1081 'writeresp' 'gmem_addr_12_resp66' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 213 <SV = 181> <Delay = 8.75>
ST_213 : Operation 1082 [3/5] (8.75ns)   --->   "%gmem_addr_12_resp66 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)" [conv.cpp:71]   --->   Operation 1082 'writeresp' 'gmem_addr_12_resp66' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 214 <SV = 182> <Delay = 8.75>
ST_214 : Operation 1083 [2/5] (8.75ns)   --->   "%gmem_addr_12_resp66 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)" [conv.cpp:71]   --->   Operation 1083 'writeresp' 'gmem_addr_12_resp66' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 215 <SV = 183> <Delay = 8.75>
ST_215 : Operation 1084 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str13) nounwind" [conv.cpp:67]   --->   Operation 1084 'specloopname' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1085 [1/5] (8.75ns)   --->   "%gmem_addr_12_resp66 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)" [conv.cpp:71]   --->   Operation 1085 'writeresp' 'gmem_addr_12_resp66' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_215 : Operation 1086 [1/1] (0.00ns)   --->   "%chi_1_1_s = or i32 %chi_s, 1" [conv.cpp:66]   --->   Operation 1086 'or' 'chi_1_1_s' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1087 [1/1] (2.47ns)   --->   "%tmp_19_1_1 = icmp slt i32 %chi_1_1_s, %CHin" [conv.cpp:66]   --->   Operation 1087 'icmp' 'tmp_19_1_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1088 [1/1] (0.00ns)   --->   "br i1 %tmp_19_1_1, label %20, label %23" [conv.cpp:66]   --->   Operation 1088 'br' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1089 [1/1] (2.55ns)   --->   "%tmp_20_1_1 = add i32 %tmp_13_1, %chi_1_1_s" [conv.cpp:71]   --->   Operation 1089 'add' 'tmp_20_1_1' <Predicate = (tmp_19_1_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 184> <Delay = 8.51>
ST_216 : Operation 1090 [1/1] (8.51ns)   --->   "%tmp_21_1_1 = mul i32 %tmp_20_1_1, %K" [conv.cpp:71]   --->   Operation 1090 'mul' 'tmp_21_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 185> <Delay = 8.51>
ST_217 : Operation 1091 [1/1] (2.55ns)   --->   "%tmp_22_1_1 = add i32 %kr_cast, %tmp_21_1_1" [conv.cpp:71]   --->   Operation 1091 'add' 'tmp_22_1_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1092 [1/1] (8.51ns)   --->   "%tmp_26_1_1 = mul nsw i32 %chi_1_1_s, %R_in" [conv.cpp:71]   --->   Operation 1092 'mul' 'tmp_26_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 186> <Delay = 8.51>
ST_218 : Operation 1093 [1/1] (8.51ns)   --->   "%tmp_23_1_1 = mul i32 %tmp_22_1_1, %K" [conv.cpp:71]   --->   Operation 1093 'mul' 'tmp_23_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1094 [1/1] (2.55ns)   --->   "%tmp_28_1_1 = add i32 %tmp_26_1_1, %tmp_27" [conv.cpp:71]   --->   Operation 1094 'add' 'tmp_28_1_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 187> <Delay = 8.51>
ST_219 : Operation 1095 [1/1] (2.55ns)   --->   "%tmp_24_1_1 = add nsw i32 %kc, %tmp_23_1_1" [conv.cpp:71]   --->   Operation 1095 'add' 'tmp_24_1_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1096 [1/1] (0.00ns)   --->   "%tmp_25_1_1_cast = sext i32 %tmp_24_1_1 to i33" [conv.cpp:71]   --->   Operation 1096 'sext' 'tmp_25_1_1_cast' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1097 [1/1] (2.55ns)   --->   "%W6_sum6 = add i33 %tmp_25_1_1_cast, %tmp_44_cast" [conv.cpp:71]   --->   Operation 1097 'add' 'W6_sum6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1098 [1/1] (0.00ns)   --->   "%W6_sum6_cast = sext i33 %W6_sum6 to i64" [conv.cpp:71]   --->   Operation 1098 'sext' 'W6_sum6_cast' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1099 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i32* %gmem, i64 %W6_sum6_cast" [conv.cpp:71]   --->   Operation 1099 'getelementptr' 'gmem_addr_14' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1100 [1/1] (8.51ns)   --->   "%tmp_29_1_1 = mul i32 %tmp_28_1_1, %C_in" [conv.cpp:71]   --->   Operation 1100 'mul' 'tmp_29_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 188> <Delay = 8.75>
ST_220 : Operation 1101 [7/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)" [conv.cpp:71]   --->   Operation 1101 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_220 : Operation 1102 [1/1] (2.55ns)   --->   "%tmp_31_1_1 = add i32 %tmp_29_1_1, %tmp_30" [conv.cpp:71]   --->   Operation 1102 'add' 'tmp_31_1_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1103 [1/1] (0.00ns)   --->   "%tmp_32_1_1_cast = sext i32 %tmp_31_1_1 to i33" [conv.cpp:71]   --->   Operation 1103 'sext' 'tmp_32_1_1_cast' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 1104 [1/1] (2.55ns)   --->   "%In2_sum6 = add i33 %tmp_32_1_1_cast, %tmp_46_cast" [conv.cpp:71]   --->   Operation 1104 'add' 'In2_sum6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1105 [1/1] (0.00ns)   --->   "%In2_sum6_cast = sext i33 %In2_sum6 to i64" [conv.cpp:71]   --->   Operation 1105 'sext' 'In2_sum6_cast' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 1106 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i32* %gmem, i64 %In2_sum6_cast" [conv.cpp:71]   --->   Operation 1106 'getelementptr' 'gmem_addr_15' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 1107 [1/1] (8.75ns)   --->   "%gmem_addr_12_req63 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)" [conv.cpp:71]   --->   Operation 1107 'writereq' 'gmem_addr_12_req63' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 221 <SV = 189> <Delay = 8.75>
ST_221 : Operation 1108 [6/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)" [conv.cpp:71]   --->   Operation 1108 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_221 : Operation 1109 [7/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)" [conv.cpp:71]   --->   Operation 1109 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 222 <SV = 190> <Delay = 8.75>
ST_222 : Operation 1110 [5/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)" [conv.cpp:71]   --->   Operation 1110 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_222 : Operation 1111 [6/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)" [conv.cpp:71]   --->   Operation 1111 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 223 <SV = 191> <Delay = 8.75>
ST_223 : Operation 1112 [4/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)" [conv.cpp:71]   --->   Operation 1112 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_223 : Operation 1113 [5/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)" [conv.cpp:71]   --->   Operation 1113 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 224 <SV = 192> <Delay = 8.75>
ST_224 : Operation 1114 [3/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)" [conv.cpp:71]   --->   Operation 1114 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_224 : Operation 1115 [4/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)" [conv.cpp:71]   --->   Operation 1115 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 225 <SV = 193> <Delay = 8.75>
ST_225 : Operation 1116 [2/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)" [conv.cpp:71]   --->   Operation 1116 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_225 : Operation 1117 [3/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)" [conv.cpp:71]   --->   Operation 1117 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 226 <SV = 194> <Delay = 8.75>
ST_226 : Operation 1118 [1/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)" [conv.cpp:71]   --->   Operation 1118 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_226 : Operation 1119 [2/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)" [conv.cpp:71]   --->   Operation 1119 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 227 <SV = 195> <Delay = 8.75>
ST_227 : Operation 1120 [1/1] (8.75ns)   --->   "%gmem_addr_14_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_14)" [conv.cpp:71]   --->   Operation 1120 'read' 'gmem_addr_14_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_227 : Operation 1121 [1/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)" [conv.cpp:71]   --->   Operation 1121 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 228 <SV = 196> <Delay = 8.75>
ST_228 : Operation 1122 [1/1] (8.75ns)   --->   "%gmem_addr_15_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_15)" [conv.cpp:71]   --->   Operation 1122 'read' 'gmem_addr_15_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 229 <SV = 197> <Delay = 5.70>
ST_229 : Operation 1123 [1/1] (0.00ns)   --->   "%W_load_5_cast = bitcast i32 %gmem_addr_14_read to float" [conv.cpp:71]   --->   Operation 1123 'bitcast' 'W_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1124 [1/1] (0.00ns)   --->   "%In_load_5_cast = bitcast i32 %gmem_addr_15_read to float" [conv.cpp:71]   --->   Operation 1124 'bitcast' 'In_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1125 [4/4] (5.70ns)   --->   "%tmp_33_1_1 = fmul float %W_load_5_cast, %In_load_5_cast" [conv.cpp:71]   --->   Operation 1125 'fmul' 'tmp_33_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 198> <Delay = 5.70>
ST_230 : Operation 1126 [3/4] (5.70ns)   --->   "%tmp_33_1_1 = fmul float %W_load_5_cast, %In_load_5_cast" [conv.cpp:71]   --->   Operation 1126 'fmul' 'tmp_33_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 199> <Delay = 5.70>
ST_231 : Operation 1127 [2/4] (5.70ns)   --->   "%tmp_33_1_1 = fmul float %W_load_5_cast, %In_load_5_cast" [conv.cpp:71]   --->   Operation 1127 'fmul' 'tmp_33_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 200> <Delay = 5.70>
ST_232 : Operation 1128 [1/4] (5.70ns)   --->   "%tmp_33_1_1 = fmul float %W_load_5_cast, %In_load_5_cast" [conv.cpp:71]   --->   Operation 1128 'fmul' 'tmp_33_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 201> <Delay = 7.25>
ST_233 : Operation 1129 [5/5] (7.25ns)   --->   "%tmp_34_1_1 = fadd float %tmp_34_1, %tmp_33_1_1" [conv.cpp:71]   --->   Operation 1129 'fadd' 'tmp_34_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 202> <Delay = 7.25>
ST_234 : Operation 1130 [4/5] (7.25ns)   --->   "%tmp_34_1_1 = fadd float %tmp_34_1, %tmp_33_1_1" [conv.cpp:71]   --->   Operation 1130 'fadd' 'tmp_34_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 203> <Delay = 7.25>
ST_235 : Operation 1131 [3/5] (7.25ns)   --->   "%tmp_34_1_1 = fadd float %tmp_34_1, %tmp_33_1_1" [conv.cpp:71]   --->   Operation 1131 'fadd' 'tmp_34_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 204> <Delay = 7.25>
ST_236 : Operation 1132 [2/5] (7.25ns)   --->   "%tmp_34_1_1 = fadd float %tmp_34_1, %tmp_33_1_1" [conv.cpp:71]   --->   Operation 1132 'fadd' 'tmp_34_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 205> <Delay = 7.25>
ST_237 : Operation 1133 [1/5] (7.25ns)   --->   "%tmp_34_1_1 = fadd float %tmp_34_1, %tmp_33_1_1" [conv.cpp:71]   --->   Operation 1133 'fadd' 'tmp_34_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 206> <Delay = 8.75>
ST_238 : Operation 1134 [1/1] (0.00ns)   --->   "%tmp_34_1_1_cast = bitcast float %tmp_34_1_1 to i32" [conv.cpp:71]   --->   Operation 1134 'bitcast' 'tmp_34_1_1_cast' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 1135 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_11, i32 %tmp_34_1_1_cast, i4 -1)" [conv.cpp:71]   --->   Operation 1135 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 239 <SV = 207> <Delay = 8.75>
ST_239 : Operation 1136 [5/5] (8.75ns)   --->   "%gmem_addr_12_resp64 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)" [conv.cpp:71]   --->   Operation 1136 'writeresp' 'gmem_addr_12_resp64' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 240 <SV = 208> <Delay = 8.75>
ST_240 : Operation 1137 [4/5] (8.75ns)   --->   "%gmem_addr_12_resp64 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)" [conv.cpp:71]   --->   Operation 1137 'writeresp' 'gmem_addr_12_resp64' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 241 <SV = 209> <Delay = 8.75>
ST_241 : Operation 1138 [3/5] (8.75ns)   --->   "%gmem_addr_12_resp64 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)" [conv.cpp:71]   --->   Operation 1138 'writeresp' 'gmem_addr_12_resp64' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 242 <SV = 210> <Delay = 8.75>
ST_242 : Operation 1139 [2/5] (8.75ns)   --->   "%gmem_addr_12_resp64 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)" [conv.cpp:71]   --->   Operation 1139 'writeresp' 'gmem_addr_12_resp64' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 243 <SV = 211> <Delay = 8.75>
ST_243 : Operation 1140 [1/5] (8.75ns)   --->   "%gmem_addr_12_resp64 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)" [conv.cpp:71]   --->   Operation 1140 'writeresp' 'gmem_addr_12_resp64' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_243 : Operation 1141 [1/1] (0.00ns)   --->   "%chi_1_1_1 = or i32 %chi_s, 2" [conv.cpp:66]   --->   Operation 1141 'or' 'chi_1_1_1' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 1142 [1/1] (2.47ns)   --->   "%tmp_19_1_2 = icmp slt i32 %chi_1_1_1, %CHin" [conv.cpp:66]   --->   Operation 1142 'icmp' 'tmp_19_1_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1143 [1/1] (0.00ns)   --->   "br i1 %tmp_19_1_2, label %21, label %23" [conv.cpp:66]   --->   Operation 1143 'br' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 1144 [1/1] (2.55ns)   --->   "%tmp_20_1_2 = add i32 %tmp_13_1, %chi_1_1_1" [conv.cpp:71]   --->   Operation 1144 'add' 'tmp_20_1_2' <Predicate = (tmp_19_1_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 212> <Delay = 8.51>
ST_244 : Operation 1145 [1/1] (8.51ns)   --->   "%tmp_21_1_2 = mul i32 %tmp_20_1_2, %K" [conv.cpp:71]   --->   Operation 1145 'mul' 'tmp_21_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 213> <Delay = 8.51>
ST_245 : Operation 1146 [1/1] (2.55ns)   --->   "%tmp_22_1_2 = add i32 %kr_cast, %tmp_21_1_2" [conv.cpp:71]   --->   Operation 1146 'add' 'tmp_22_1_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 1147 [1/1] (8.51ns)   --->   "%tmp_26_1_2 = mul nsw i32 %chi_1_1_1, %R_in" [conv.cpp:71]   --->   Operation 1147 'mul' 'tmp_26_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 214> <Delay = 8.51>
ST_246 : Operation 1148 [1/1] (8.51ns)   --->   "%tmp_23_1_2 = mul i32 %tmp_22_1_2, %K" [conv.cpp:71]   --->   Operation 1148 'mul' 'tmp_23_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1149 [1/1] (2.55ns)   --->   "%tmp_28_1_2 = add i32 %tmp_26_1_2, %tmp_27" [conv.cpp:71]   --->   Operation 1149 'add' 'tmp_28_1_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 215> <Delay = 8.51>
ST_247 : Operation 1150 [1/1] (2.55ns)   --->   "%tmp_24_1_2 = add nsw i32 %kc, %tmp_23_1_2" [conv.cpp:71]   --->   Operation 1150 'add' 'tmp_24_1_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1151 [1/1] (0.00ns)   --->   "%tmp_25_1_2_cast = sext i32 %tmp_24_1_2 to i33" [conv.cpp:71]   --->   Operation 1151 'sext' 'tmp_25_1_2_cast' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 1152 [1/1] (2.55ns)   --->   "%W6_sum7 = add i33 %tmp_25_1_2_cast, %tmp_44_cast" [conv.cpp:71]   --->   Operation 1152 'add' 'W6_sum7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1153 [1/1] (0.00ns)   --->   "%W6_sum7_cast = sext i33 %W6_sum7 to i64" [conv.cpp:71]   --->   Operation 1153 'sext' 'W6_sum7_cast' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 1154 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i32* %gmem, i64 %W6_sum7_cast" [conv.cpp:71]   --->   Operation 1154 'getelementptr' 'gmem_addr_16' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 1155 [1/1] (8.51ns)   --->   "%tmp_29_1_2 = mul i32 %tmp_28_1_2, %C_in" [conv.cpp:71]   --->   Operation 1155 'mul' 'tmp_29_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 216> <Delay = 8.75>
ST_248 : Operation 1156 [7/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)" [conv.cpp:71]   --->   Operation 1156 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_248 : Operation 1157 [1/1] (2.55ns)   --->   "%tmp_31_1_2 = add i32 %tmp_29_1_2, %tmp_30" [conv.cpp:71]   --->   Operation 1157 'add' 'tmp_31_1_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 1158 [1/1] (0.00ns)   --->   "%tmp_32_1_2_cast = sext i32 %tmp_31_1_2 to i33" [conv.cpp:71]   --->   Operation 1158 'sext' 'tmp_32_1_2_cast' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 1159 [1/1] (2.55ns)   --->   "%In2_sum7 = add i33 %tmp_32_1_2_cast, %tmp_46_cast" [conv.cpp:71]   --->   Operation 1159 'add' 'In2_sum7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 1160 [1/1] (0.00ns)   --->   "%In2_sum7_cast = sext i33 %In2_sum7 to i64" [conv.cpp:71]   --->   Operation 1160 'sext' 'In2_sum7_cast' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 1161 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i32* %gmem, i64 %In2_sum7_cast" [conv.cpp:71]   --->   Operation 1161 'getelementptr' 'gmem_addr_17' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 1162 [1/1] (8.75ns)   --->   "%gmem_addr_12_req61 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)" [conv.cpp:71]   --->   Operation 1162 'writereq' 'gmem_addr_12_req61' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 249 <SV = 217> <Delay = 8.75>
ST_249 : Operation 1163 [6/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)" [conv.cpp:71]   --->   Operation 1163 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_249 : Operation 1164 [7/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)" [conv.cpp:71]   --->   Operation 1164 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 250 <SV = 218> <Delay = 8.75>
ST_250 : Operation 1165 [5/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)" [conv.cpp:71]   --->   Operation 1165 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_250 : Operation 1166 [6/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)" [conv.cpp:71]   --->   Operation 1166 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 251 <SV = 219> <Delay = 8.75>
ST_251 : Operation 1167 [4/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)" [conv.cpp:71]   --->   Operation 1167 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_251 : Operation 1168 [5/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)" [conv.cpp:71]   --->   Operation 1168 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 252 <SV = 220> <Delay = 8.75>
ST_252 : Operation 1169 [3/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)" [conv.cpp:71]   --->   Operation 1169 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_252 : Operation 1170 [4/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)" [conv.cpp:71]   --->   Operation 1170 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 253 <SV = 221> <Delay = 8.75>
ST_253 : Operation 1171 [2/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)" [conv.cpp:71]   --->   Operation 1171 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_253 : Operation 1172 [3/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)" [conv.cpp:71]   --->   Operation 1172 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 254 <SV = 222> <Delay = 8.75>
ST_254 : Operation 1173 [1/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)" [conv.cpp:71]   --->   Operation 1173 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_254 : Operation 1174 [2/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)" [conv.cpp:71]   --->   Operation 1174 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 255 <SV = 223> <Delay = 8.75>
ST_255 : Operation 1175 [1/1] (8.75ns)   --->   "%gmem_addr_16_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_16)" [conv.cpp:71]   --->   Operation 1175 'read' 'gmem_addr_16_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_255 : Operation 1176 [1/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)" [conv.cpp:71]   --->   Operation 1176 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 256 <SV = 224> <Delay = 8.75>
ST_256 : Operation 1177 [1/1] (8.75ns)   --->   "%gmem_addr_17_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_17)" [conv.cpp:71]   --->   Operation 1177 'read' 'gmem_addr_17_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 257 <SV = 225> <Delay = 5.70>
ST_257 : Operation 1178 [1/1] (0.00ns)   --->   "%W_load_6_cast = bitcast i32 %gmem_addr_16_read to float" [conv.cpp:71]   --->   Operation 1178 'bitcast' 'W_load_6_cast' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 1179 [1/1] (0.00ns)   --->   "%In_load_6_cast = bitcast i32 %gmem_addr_17_read to float" [conv.cpp:71]   --->   Operation 1179 'bitcast' 'In_load_6_cast' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 1180 [4/4] (5.70ns)   --->   "%tmp_33_1_2 = fmul float %W_load_6_cast, %In_load_6_cast" [conv.cpp:71]   --->   Operation 1180 'fmul' 'tmp_33_1_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 226> <Delay = 5.70>
ST_258 : Operation 1181 [3/4] (5.70ns)   --->   "%tmp_33_1_2 = fmul float %W_load_6_cast, %In_load_6_cast" [conv.cpp:71]   --->   Operation 1181 'fmul' 'tmp_33_1_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 227> <Delay = 5.70>
ST_259 : Operation 1182 [2/4] (5.70ns)   --->   "%tmp_33_1_2 = fmul float %W_load_6_cast, %In_load_6_cast" [conv.cpp:71]   --->   Operation 1182 'fmul' 'tmp_33_1_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 228> <Delay = 5.70>
ST_260 : Operation 1183 [1/4] (5.70ns)   --->   "%tmp_33_1_2 = fmul float %W_load_6_cast, %In_load_6_cast" [conv.cpp:71]   --->   Operation 1183 'fmul' 'tmp_33_1_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 229> <Delay = 7.25>
ST_261 : Operation 1184 [5/5] (7.25ns)   --->   "%tmp_34_1_2 = fadd float %tmp_34_1_1, %tmp_33_1_2" [conv.cpp:71]   --->   Operation 1184 'fadd' 'tmp_34_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 230> <Delay = 7.25>
ST_262 : Operation 1185 [4/5] (7.25ns)   --->   "%tmp_34_1_2 = fadd float %tmp_34_1_1, %tmp_33_1_2" [conv.cpp:71]   --->   Operation 1185 'fadd' 'tmp_34_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 231> <Delay = 7.25>
ST_263 : Operation 1186 [3/5] (7.25ns)   --->   "%tmp_34_1_2 = fadd float %tmp_34_1_1, %tmp_33_1_2" [conv.cpp:71]   --->   Operation 1186 'fadd' 'tmp_34_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 232> <Delay = 7.25>
ST_264 : Operation 1187 [2/5] (7.25ns)   --->   "%tmp_34_1_2 = fadd float %tmp_34_1_1, %tmp_33_1_2" [conv.cpp:71]   --->   Operation 1187 'fadd' 'tmp_34_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 233> <Delay = 7.25>
ST_265 : Operation 1188 [1/5] (7.25ns)   --->   "%tmp_34_1_2 = fadd float %tmp_34_1_1, %tmp_33_1_2" [conv.cpp:71]   --->   Operation 1188 'fadd' 'tmp_34_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 234> <Delay = 8.75>
ST_266 : Operation 1189 [1/1] (0.00ns)   --->   "%tmp_34_1_2_cast = bitcast float %tmp_34_1_2 to i32" [conv.cpp:71]   --->   Operation 1189 'bitcast' 'tmp_34_1_2_cast' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 1190 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_11, i32 %tmp_34_1_2_cast, i4 -1)" [conv.cpp:71]   --->   Operation 1190 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 267 <SV = 235> <Delay = 8.75>
ST_267 : Operation 1191 [5/5] (8.75ns)   --->   "%gmem_addr_12_resp62 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)" [conv.cpp:71]   --->   Operation 1191 'writeresp' 'gmem_addr_12_resp62' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 268 <SV = 236> <Delay = 8.75>
ST_268 : Operation 1192 [4/5] (8.75ns)   --->   "%gmem_addr_12_resp62 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)" [conv.cpp:71]   --->   Operation 1192 'writeresp' 'gmem_addr_12_resp62' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 269 <SV = 237> <Delay = 8.75>
ST_269 : Operation 1193 [3/5] (8.75ns)   --->   "%gmem_addr_12_resp62 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)" [conv.cpp:71]   --->   Operation 1193 'writeresp' 'gmem_addr_12_resp62' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 270 <SV = 238> <Delay = 8.75>
ST_270 : Operation 1194 [2/5] (8.75ns)   --->   "%gmem_addr_12_resp62 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)" [conv.cpp:71]   --->   Operation 1194 'writeresp' 'gmem_addr_12_resp62' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 271 <SV = 239> <Delay = 8.75>
ST_271 : Operation 1195 [1/5] (8.75ns)   --->   "%gmem_addr_12_resp62 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)" [conv.cpp:71]   --->   Operation 1195 'writeresp' 'gmem_addr_12_resp62' <Predicate = (!tmp_56 & tmp_19_1_1 & tmp_19_1_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_271 : Operation 1196 [1/1] (0.00ns)   --->   "%chi_1_1_2 = or i32 %chi_s, 3" [conv.cpp:66]   --->   Operation 1196 'or' 'chi_1_1_2' <Predicate = (!tmp_56 & tmp_19_1_1 & tmp_19_1_2)> <Delay = 0.00>
ST_271 : Operation 1197 [1/1] (2.47ns)   --->   "%tmp_19_1_3 = icmp slt i32 %chi_1_1_2, %CHin" [conv.cpp:66]   --->   Operation 1197 'icmp' 'tmp_19_1_3' <Predicate = (!tmp_56 & tmp_19_1_1 & tmp_19_1_2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 1198 [1/1] (0.00ns)   --->   "br i1 %tmp_19_1_3, label %22, label %23" [conv.cpp:66]   --->   Operation 1198 'br' <Predicate = (!tmp_56 & tmp_19_1_1 & tmp_19_1_2)> <Delay = 0.00>
ST_271 : Operation 1199 [1/1] (2.55ns)   --->   "%tmp_20_1_3 = add i32 %tmp_13_1, %chi_1_1_2" [conv.cpp:71]   --->   Operation 1199 'add' 'tmp_20_1_3' <Predicate = (!tmp_56 & tmp_19_1_1 & tmp_19_1_2 & tmp_19_1_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 1200 [1/1] (2.55ns)   --->   "%chi_1_1_3 = add nsw i32 %chi_s, 4" [conv.cpp:66]   --->   Operation 1200 'add' 'chi_1_1_3' <Predicate = (!tmp_56 & tmp_19_1_1 & tmp_19_1_2 & tmp_19_1_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 1201 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str12, i32 %tmp_19) nounwind" [conv.cpp:75]   --->   Operation 1201 'specregionend' 'empty_6' <Predicate = (!tmp_19_1_3) | (!tmp_19_1_2) | (!tmp_19_1_1) | (tmp_56)> <Delay = 0.00>
ST_271 : Operation 1202 [1/1] (0.00ns)   --->   "%cho_1_1 = or i32 %cho, 2" [conv.cpp:61]   --->   Operation 1202 'or' 'cho_1_1' <Predicate = (!tmp_19_1_3) | (!tmp_19_1_2) | (!tmp_19_1_1) | (tmp_56)> <Delay = 0.00>
ST_271 : Operation 1203 [1/1] (2.47ns)   --->   "%tmp_12_2 = icmp slt i32 %cho_1_1, %CHout" [conv.cpp:61]   --->   Operation 1203 'icmp' 'tmp_12_2' <Predicate = (!tmp_19_1_3) | (!tmp_19_1_2) | (!tmp_19_1_1) | (tmp_56)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 1204 [1/1] (0.00ns)   --->   "br i1 %tmp_12_2, label %31, label %39" [conv.cpp:61]   --->   Operation 1204 'br' <Predicate = (!tmp_19_1_3) | (!tmp_19_1_2) | (!tmp_19_1_1) | (tmp_56)> <Delay = 0.00>
ST_271 : Operation 1205 [1/1] (8.51ns)   --->   "%tmp_14_2 = mul nsw i32 %R_out, %cho_1_1" [conv.cpp:71]   --->   Operation 1205 'mul' 'tmp_14_2' <Predicate = (!tmp_19_1_3 & tmp_12_2) | (!tmp_19_1_2 & tmp_12_2) | (!tmp_19_1_1 & tmp_12_2) | (tmp_56 & tmp_12_2)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 240> <Delay = 8.51>
ST_272 : Operation 1206 [1/1] (8.51ns)   --->   "%tmp_21_1_3 = mul i32 %tmp_20_1_3, %K" [conv.cpp:71]   --->   Operation 1206 'mul' 'tmp_21_1_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 241> <Delay = 8.51>
ST_273 : Operation 1207 [1/1] (2.55ns)   --->   "%tmp_22_1_3 = add i32 %kr_cast, %tmp_21_1_3" [conv.cpp:71]   --->   Operation 1207 'add' 'tmp_22_1_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 1208 [1/1] (8.51ns)   --->   "%tmp_26_1_3 = mul nsw i32 %chi_1_1_2, %R_in" [conv.cpp:71]   --->   Operation 1208 'mul' 'tmp_26_1_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 242> <Delay = 8.51>
ST_274 : Operation 1209 [1/1] (8.51ns)   --->   "%tmp_23_1_3 = mul i32 %tmp_22_1_3, %K" [conv.cpp:71]   --->   Operation 1209 'mul' 'tmp_23_1_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 1210 [1/1] (2.55ns)   --->   "%tmp_28_1_3 = add i32 %tmp_26_1_3, %tmp_27" [conv.cpp:71]   --->   Operation 1210 'add' 'tmp_28_1_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 243> <Delay = 8.51>
ST_275 : Operation 1211 [1/1] (2.55ns)   --->   "%tmp_24_1_3 = add nsw i32 %kc, %tmp_23_1_3" [conv.cpp:71]   --->   Operation 1211 'add' 'tmp_24_1_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 1212 [1/1] (0.00ns)   --->   "%tmp_25_1_3_cast = sext i32 %tmp_24_1_3 to i33" [conv.cpp:71]   --->   Operation 1212 'sext' 'tmp_25_1_3_cast' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 1213 [1/1] (2.55ns)   --->   "%W6_sum8 = add i33 %tmp_25_1_3_cast, %tmp_44_cast" [conv.cpp:71]   --->   Operation 1213 'add' 'W6_sum8' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 1214 [1/1] (0.00ns)   --->   "%W6_sum8_cast = sext i33 %W6_sum8 to i64" [conv.cpp:71]   --->   Operation 1214 'sext' 'W6_sum8_cast' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 1215 [1/1] (0.00ns)   --->   "%gmem_addr_18 = getelementptr i32* %gmem, i64 %W6_sum8_cast" [conv.cpp:71]   --->   Operation 1215 'getelementptr' 'gmem_addr_18' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 1216 [1/1] (8.51ns)   --->   "%tmp_29_1_3 = mul i32 %tmp_28_1_3, %C_in" [conv.cpp:71]   --->   Operation 1216 'mul' 'tmp_29_1_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 244> <Delay = 8.75>
ST_276 : Operation 1217 [7/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)" [conv.cpp:71]   --->   Operation 1217 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_276 : Operation 1218 [1/1] (2.55ns)   --->   "%tmp_31_1_3 = add i32 %tmp_29_1_3, %tmp_30" [conv.cpp:71]   --->   Operation 1218 'add' 'tmp_31_1_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 1219 [1/1] (0.00ns)   --->   "%tmp_32_1_3_cast = sext i32 %tmp_31_1_3 to i33" [conv.cpp:71]   --->   Operation 1219 'sext' 'tmp_32_1_3_cast' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 1220 [1/1] (2.55ns)   --->   "%In2_sum8 = add i33 %tmp_32_1_3_cast, %tmp_46_cast" [conv.cpp:71]   --->   Operation 1220 'add' 'In2_sum8' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 1221 [1/1] (0.00ns)   --->   "%In2_sum8_cast = sext i33 %In2_sum8 to i64" [conv.cpp:71]   --->   Operation 1221 'sext' 'In2_sum8_cast' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 1222 [1/1] (0.00ns)   --->   "%gmem_addr_19 = getelementptr i32* %gmem, i64 %In2_sum8_cast" [conv.cpp:71]   --->   Operation 1222 'getelementptr' 'gmem_addr_19' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 1223 [1/1] (8.75ns)   --->   "%gmem_addr_12_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)" [conv.cpp:71]   --->   Operation 1223 'writereq' 'gmem_addr_12_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 277 <SV = 245> <Delay = 8.75>
ST_277 : Operation 1224 [6/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)" [conv.cpp:71]   --->   Operation 1224 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_277 : Operation 1225 [7/7] (8.75ns)   --->   "%gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)" [conv.cpp:71]   --->   Operation 1225 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 278 <SV = 246> <Delay = 8.75>
ST_278 : Operation 1226 [5/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)" [conv.cpp:71]   --->   Operation 1226 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_278 : Operation 1227 [6/7] (8.75ns)   --->   "%gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)" [conv.cpp:71]   --->   Operation 1227 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 279 <SV = 247> <Delay = 8.75>
ST_279 : Operation 1228 [4/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)" [conv.cpp:71]   --->   Operation 1228 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_279 : Operation 1229 [5/7] (8.75ns)   --->   "%gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)" [conv.cpp:71]   --->   Operation 1229 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 280 <SV = 248> <Delay = 8.75>
ST_280 : Operation 1230 [3/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)" [conv.cpp:71]   --->   Operation 1230 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_280 : Operation 1231 [4/7] (8.75ns)   --->   "%gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)" [conv.cpp:71]   --->   Operation 1231 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 281 <SV = 249> <Delay = 8.75>
ST_281 : Operation 1232 [2/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)" [conv.cpp:71]   --->   Operation 1232 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_281 : Operation 1233 [3/7] (8.75ns)   --->   "%gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)" [conv.cpp:71]   --->   Operation 1233 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 282 <SV = 250> <Delay = 8.75>
ST_282 : Operation 1234 [1/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)" [conv.cpp:71]   --->   Operation 1234 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_282 : Operation 1235 [2/7] (8.75ns)   --->   "%gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)" [conv.cpp:71]   --->   Operation 1235 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 283 <SV = 251> <Delay = 8.75>
ST_283 : Operation 1236 [1/1] (8.75ns)   --->   "%gmem_addr_18_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_18)" [conv.cpp:71]   --->   Operation 1236 'read' 'gmem_addr_18_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_283 : Operation 1237 [1/7] (8.75ns)   --->   "%gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)" [conv.cpp:71]   --->   Operation 1237 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 284 <SV = 252> <Delay = 8.75>
ST_284 : Operation 1238 [1/1] (8.75ns)   --->   "%gmem_addr_19_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_19)" [conv.cpp:71]   --->   Operation 1238 'read' 'gmem_addr_19_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 285 <SV = 253> <Delay = 5.70>
ST_285 : Operation 1239 [1/1] (0.00ns)   --->   "%W_load_7_cast = bitcast i32 %gmem_addr_18_read to float" [conv.cpp:71]   --->   Operation 1239 'bitcast' 'W_load_7_cast' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 1240 [1/1] (0.00ns)   --->   "%In_load_7_cast = bitcast i32 %gmem_addr_19_read to float" [conv.cpp:71]   --->   Operation 1240 'bitcast' 'In_load_7_cast' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 1241 [4/4] (5.70ns)   --->   "%tmp_33_1_3 = fmul float %W_load_7_cast, %In_load_7_cast" [conv.cpp:71]   --->   Operation 1241 'fmul' 'tmp_33_1_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 254> <Delay = 5.70>
ST_286 : Operation 1242 [3/4] (5.70ns)   --->   "%tmp_33_1_3 = fmul float %W_load_7_cast, %In_load_7_cast" [conv.cpp:71]   --->   Operation 1242 'fmul' 'tmp_33_1_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 255> <Delay = 5.70>
ST_287 : Operation 1243 [2/4] (5.70ns)   --->   "%tmp_33_1_3 = fmul float %W_load_7_cast, %In_load_7_cast" [conv.cpp:71]   --->   Operation 1243 'fmul' 'tmp_33_1_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 256> <Delay = 5.70>
ST_288 : Operation 1244 [1/4] (5.70ns)   --->   "%tmp_33_1_3 = fmul float %W_load_7_cast, %In_load_7_cast" [conv.cpp:71]   --->   Operation 1244 'fmul' 'tmp_33_1_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 257> <Delay = 7.25>
ST_289 : Operation 1245 [5/5] (7.25ns)   --->   "%tmp_34_1_3 = fadd float %tmp_34_1_2, %tmp_33_1_3" [conv.cpp:71]   --->   Operation 1245 'fadd' 'tmp_34_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 258> <Delay = 7.25>
ST_290 : Operation 1246 [4/5] (7.25ns)   --->   "%tmp_34_1_3 = fadd float %tmp_34_1_2, %tmp_33_1_3" [conv.cpp:71]   --->   Operation 1246 'fadd' 'tmp_34_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 259> <Delay = 7.25>
ST_291 : Operation 1247 [3/5] (7.25ns)   --->   "%tmp_34_1_3 = fadd float %tmp_34_1_2, %tmp_33_1_3" [conv.cpp:71]   --->   Operation 1247 'fadd' 'tmp_34_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 260> <Delay = 7.25>
ST_292 : Operation 1248 [2/5] (7.25ns)   --->   "%tmp_34_1_3 = fadd float %tmp_34_1_2, %tmp_33_1_3" [conv.cpp:71]   --->   Operation 1248 'fadd' 'tmp_34_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 261> <Delay = 7.25>
ST_293 : Operation 1249 [1/5] (7.25ns)   --->   "%tmp_34_1_3 = fadd float %tmp_34_1_2, %tmp_33_1_3" [conv.cpp:71]   --->   Operation 1249 'fadd' 'tmp_34_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 262> <Delay = 8.75>
ST_294 : Operation 1250 [1/1] (0.00ns)   --->   "%tmp_34_1_3_cast = bitcast float %tmp_34_1_3 to i32" [conv.cpp:71]   --->   Operation 1250 'bitcast' 'tmp_34_1_3_cast' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 1251 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_11, i32 %tmp_34_1_3_cast, i4 -1)" [conv.cpp:71]   --->   Operation 1251 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 295 <SV = 263> <Delay = 8.75>
ST_295 : Operation 1252 [5/5] (8.75ns)   --->   "%gmem_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)" [conv.cpp:71]   --->   Operation 1252 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 296 <SV = 264> <Delay = 8.75>
ST_296 : Operation 1253 [4/5] (8.75ns)   --->   "%gmem_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)" [conv.cpp:71]   --->   Operation 1253 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 297 <SV = 265> <Delay = 8.75>
ST_297 : Operation 1254 [3/5] (8.75ns)   --->   "%gmem_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)" [conv.cpp:71]   --->   Operation 1254 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 298 <SV = 266> <Delay = 8.75>
ST_298 : Operation 1255 [2/5] (8.75ns)   --->   "%gmem_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)" [conv.cpp:71]   --->   Operation 1255 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 299 <SV = 267> <Delay = 8.75>
ST_299 : Operation 1256 [1/5] (8.75ns)   --->   "%gmem_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)" [conv.cpp:71]   --->   Operation 1256 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_299 : Operation 1257 [1/1] (0.00ns)   --->   "br label %18" [conv.cpp:66]   --->   Operation 1257 'br' <Predicate = true> <Delay = 0.00>

State 300 <SV = 240> <Delay = 2.55>
ST_300 : Operation 1258 [1/1] (2.55ns)   --->   "%tmp_15_2 = add i32 %r1_cast, %tmp_14_2" [conv.cpp:71]   --->   Operation 1258 'add' 'tmp_15_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 241> <Delay = 8.51>
ST_301 : Operation 1259 [1/1] (8.51ns)   --->   "%tmp_16_2 = mul i32 %C_out, %tmp_15_2" [conv.cpp:71]   --->   Operation 1259 'mul' 'tmp_16_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 242> <Delay = 8.51>
ST_302 : Operation 1260 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str12) nounwind" [conv.cpp:62]   --->   Operation 1260 'specregionbegin' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 1261 [1/1] (8.51ns)   --->   "%tmp_13_2 = mul nsw i32 %cho_1_1, %CHin" [conv.cpp:71]   --->   Operation 1261 'mul' 'tmp_13_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 1262 [1/1] (2.55ns)   --->   "%tmp_17_2 = add nsw i32 %c1_cast, %tmp_16_2" [conv.cpp:71]   --->   Operation 1262 'add' 'tmp_17_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 1263 [1/1] (0.00ns)   --->   "%tmp_18_2_cast = sext i32 %tmp_17_2 to i33" [conv.cpp:71]   --->   Operation 1263 'sext' 'tmp_18_2_cast' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 1264 [1/1] (2.55ns)   --->   "%Out4_sum2 = add i33 %tmp_18_2_cast, %tmp_45_cast" [conv.cpp:71]   --->   Operation 1264 'add' 'Out4_sum2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 1265 [1/1] (0.00ns)   --->   "%Out4_sum2_cast = sext i33 %Out4_sum2 to i64" [conv.cpp:71]   --->   Operation 1265 'sext' 'Out4_sum2_cast' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 1266 [1/1] (0.00ns)   --->   "%gmem_addr_20 = getelementptr i32* %gmem, i64 %Out4_sum2_cast" [conv.cpp:71]   --->   Operation 1266 'getelementptr' 'gmem_addr_20' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 1267 [1/1] (1.76ns)   --->   "br label %25" [conv.cpp:66]   --->   Operation 1267 'br' <Predicate = true> <Delay = 1.76>

State 303 <SV = 243> <Delay = 3.45>
ST_303 : Operation 1268 [1/1] (0.00ns)   --->   "%chi_2 = phi i32 [ 0, %31 ], [ %chi_1_2_3, %29 ]" [conv.cpp:66]   --->   Operation 1268 'phi' 'chi_2' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 1269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 8)"   --->   Operation 1269 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 1270 [1/1] (2.47ns)   --->   "%tmp_57 = icmp eq i32 %chi_2, %tmp_54" [conv.cpp:66]   --->   Operation 1270 'icmp' 'tmp_57' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 1271 [1/1] (0.00ns)   --->   "br i1 %tmp_57, label %30, label %26" [conv.cpp:66]   --->   Operation 1271 'br' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 1272 [1/1] (2.55ns)   --->   "%tmp_20_2 = add i32 %tmp_13_2, %chi_2" [conv.cpp:71]   --->   Operation 1272 'add' 'tmp_20_2' <Predicate = (!tmp_57)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 244> <Delay = 8.51>
ST_304 : Operation 1273 [1/1] (8.51ns)   --->   "%tmp_21_2 = mul i32 %tmp_20_2, %K" [conv.cpp:71]   --->   Operation 1273 'mul' 'tmp_21_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 245> <Delay = 8.51>
ST_305 : Operation 1274 [1/1] (2.55ns)   --->   "%tmp_22_2 = add i32 %kr_cast, %tmp_21_2" [conv.cpp:71]   --->   Operation 1274 'add' 'tmp_22_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 1275 [1/1] (8.51ns)   --->   "%tmp_26_2 = mul nsw i32 %chi_2, %R_in" [conv.cpp:71]   --->   Operation 1275 'mul' 'tmp_26_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 246> <Delay = 8.51>
ST_306 : Operation 1276 [1/1] (8.51ns)   --->   "%tmp_23_2 = mul i32 %tmp_22_2, %K" [conv.cpp:71]   --->   Operation 1276 'mul' 'tmp_23_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 1277 [1/1] (2.55ns)   --->   "%tmp_28_2 = add i32 %tmp_26_2, %tmp_27" [conv.cpp:71]   --->   Operation 1277 'add' 'tmp_28_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 247> <Delay = 8.51>
ST_307 : Operation 1278 [1/1] (2.55ns)   --->   "%tmp_24_2 = add nsw i32 %kc, %tmp_23_2" [conv.cpp:71]   --->   Operation 1278 'add' 'tmp_24_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 1279 [1/1] (0.00ns)   --->   "%tmp_25_2_cast = sext i32 %tmp_24_2 to i33" [conv.cpp:71]   --->   Operation 1279 'sext' 'tmp_25_2_cast' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 1280 [1/1] (2.55ns)   --->   "%W6_sum9 = add i33 %tmp_25_2_cast, %tmp_44_cast" [conv.cpp:71]   --->   Operation 1280 'add' 'W6_sum9' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 1281 [1/1] (0.00ns)   --->   "%W6_sum9_cast = sext i33 %W6_sum9 to i64" [conv.cpp:71]   --->   Operation 1281 'sext' 'W6_sum9_cast' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 1282 [1/1] (0.00ns)   --->   "%gmem_addr_21 = getelementptr i32* %gmem, i64 %W6_sum9_cast" [conv.cpp:71]   --->   Operation 1282 'getelementptr' 'gmem_addr_21' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 1283 [1/1] (8.51ns)   --->   "%tmp_29_2 = mul i32 %tmp_28_2, %C_in" [conv.cpp:71]   --->   Operation 1283 'mul' 'tmp_29_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 248> <Delay = 8.75>
ST_308 : Operation 1284 [7/7] (8.75ns)   --->   "%gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)" [conv.cpp:71]   --->   Operation 1284 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_308 : Operation 1285 [1/1] (2.55ns)   --->   "%tmp_31_2 = add i32 %tmp_29_2, %tmp_30" [conv.cpp:71]   --->   Operation 1285 'add' 'tmp_31_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 1286 [1/1] (0.00ns)   --->   "%tmp_32_2_cast = sext i32 %tmp_31_2 to i33" [conv.cpp:71]   --->   Operation 1286 'sext' 'tmp_32_2_cast' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 1287 [1/1] (2.55ns)   --->   "%In2_sum9 = add i33 %tmp_32_2_cast, %tmp_46_cast" [conv.cpp:71]   --->   Operation 1287 'add' 'In2_sum9' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 1288 [1/1] (0.00ns)   --->   "%In2_sum9_cast = sext i33 %In2_sum9 to i64" [conv.cpp:71]   --->   Operation 1288 'sext' 'In2_sum9_cast' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 1289 [1/1] (0.00ns)   --->   "%gmem_addr_22 = getelementptr i32* %gmem, i64 %In2_sum9_cast" [conv.cpp:71]   --->   Operation 1289 'getelementptr' 'gmem_addr_22' <Predicate = true> <Delay = 0.00>

State 309 <SV = 249> <Delay = 8.75>
ST_309 : Operation 1290 [6/7] (8.75ns)   --->   "%gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)" [conv.cpp:71]   --->   Operation 1290 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_309 : Operation 1291 [7/7] (8.75ns)   --->   "%gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)" [conv.cpp:71]   --->   Operation 1291 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 310 <SV = 250> <Delay = 8.75>
ST_310 : Operation 1292 [5/7] (8.75ns)   --->   "%gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)" [conv.cpp:71]   --->   Operation 1292 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_310 : Operation 1293 [6/7] (8.75ns)   --->   "%gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)" [conv.cpp:71]   --->   Operation 1293 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 311 <SV = 251> <Delay = 8.75>
ST_311 : Operation 1294 [4/7] (8.75ns)   --->   "%gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)" [conv.cpp:71]   --->   Operation 1294 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_311 : Operation 1295 [5/7] (8.75ns)   --->   "%gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)" [conv.cpp:71]   --->   Operation 1295 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 312 <SV = 252> <Delay = 8.75>
ST_312 : Operation 1296 [3/7] (8.75ns)   --->   "%gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)" [conv.cpp:71]   --->   Operation 1296 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_312 : Operation 1297 [4/7] (8.75ns)   --->   "%gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)" [conv.cpp:71]   --->   Operation 1297 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 313 <SV = 253> <Delay = 8.75>
ST_313 : Operation 1298 [2/7] (8.75ns)   --->   "%gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)" [conv.cpp:71]   --->   Operation 1298 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_313 : Operation 1299 [3/7] (8.75ns)   --->   "%gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)" [conv.cpp:71]   --->   Operation 1299 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_313 : Operation 1300 [7/7] (8.75ns)   --->   "%gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_20, i32 1)" [conv.cpp:71]   --->   Operation 1300 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 314 <SV = 254> <Delay = 8.75>
ST_314 : Operation 1301 [1/7] (8.75ns)   --->   "%gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)" [conv.cpp:71]   --->   Operation 1301 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_314 : Operation 1302 [2/7] (8.75ns)   --->   "%gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)" [conv.cpp:71]   --->   Operation 1302 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_314 : Operation 1303 [6/7] (8.75ns)   --->   "%gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_20, i32 1)" [conv.cpp:71]   --->   Operation 1303 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 315 <SV = 255> <Delay = 8.75>
ST_315 : Operation 1304 [1/1] (8.75ns)   --->   "%gmem_addr_21_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_21)" [conv.cpp:71]   --->   Operation 1304 'read' 'gmem_addr_21_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_315 : Operation 1305 [1/7] (8.75ns)   --->   "%gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)" [conv.cpp:71]   --->   Operation 1305 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_315 : Operation 1306 [5/7] (8.75ns)   --->   "%gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_20, i32 1)" [conv.cpp:71]   --->   Operation 1306 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 316 <SV = 256> <Delay = 8.75>
ST_316 : Operation 1307 [1/1] (8.75ns)   --->   "%gmem_addr_22_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_22)" [conv.cpp:71]   --->   Operation 1307 'read' 'gmem_addr_22_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_316 : Operation 1308 [4/7] (8.75ns)   --->   "%gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_20, i32 1)" [conv.cpp:71]   --->   Operation 1308 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 317 <SV = 257> <Delay = 8.75>
ST_317 : Operation 1309 [1/1] (0.00ns)   --->   "%W_load_8_cast = bitcast i32 %gmem_addr_21_read to float" [conv.cpp:71]   --->   Operation 1309 'bitcast' 'W_load_8_cast' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 1310 [1/1] (0.00ns)   --->   "%In_load_8_cast = bitcast i32 %gmem_addr_22_read to float" [conv.cpp:71]   --->   Operation 1310 'bitcast' 'In_load_8_cast' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 1311 [4/4] (5.70ns)   --->   "%tmp_33_2 = fmul float %W_load_8_cast, %In_load_8_cast" [conv.cpp:71]   --->   Operation 1311 'fmul' 'tmp_33_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 1312 [3/7] (8.75ns)   --->   "%gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_20, i32 1)" [conv.cpp:71]   --->   Operation 1312 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 318 <SV = 258> <Delay = 8.75>
ST_318 : Operation 1313 [3/4] (5.70ns)   --->   "%tmp_33_2 = fmul float %W_load_8_cast, %In_load_8_cast" [conv.cpp:71]   --->   Operation 1313 'fmul' 'tmp_33_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 1314 [2/7] (8.75ns)   --->   "%gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_20, i32 1)" [conv.cpp:71]   --->   Operation 1314 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 319 <SV = 259> <Delay = 8.75>
ST_319 : Operation 1315 [2/4] (5.70ns)   --->   "%tmp_33_2 = fmul float %W_load_8_cast, %In_load_8_cast" [conv.cpp:71]   --->   Operation 1315 'fmul' 'tmp_33_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 1316 [1/7] (8.75ns)   --->   "%gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_20, i32 1)" [conv.cpp:71]   --->   Operation 1316 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 320 <SV = 260> <Delay = 8.75>
ST_320 : Operation 1317 [1/4] (5.70ns)   --->   "%tmp_33_2 = fmul float %W_load_8_cast, %In_load_8_cast" [conv.cpp:71]   --->   Operation 1317 'fmul' 'tmp_33_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 1318 [1/1] (8.75ns)   --->   "%gmem_addr_20_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_20)" [conv.cpp:71]   --->   Operation 1318 'read' 'gmem_addr_20_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 321 <SV = 261> <Delay = 7.25>
ST_321 : Operation 1319 [1/1] (0.00ns)   --->   "%Out_load_2_cast = bitcast i32 %gmem_addr_20_read to float" [conv.cpp:71]   --->   Operation 1319 'bitcast' 'Out_load_2_cast' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 1320 [5/5] (7.25ns)   --->   "%tmp_34_2 = fadd float %Out_load_2_cast, %tmp_33_2" [conv.cpp:71]   --->   Operation 1320 'fadd' 'tmp_34_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 262> <Delay = 7.25>
ST_322 : Operation 1321 [4/5] (7.25ns)   --->   "%tmp_34_2 = fadd float %Out_load_2_cast, %tmp_33_2" [conv.cpp:71]   --->   Operation 1321 'fadd' 'tmp_34_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 263> <Delay = 7.25>
ST_323 : Operation 1322 [3/5] (7.25ns)   --->   "%tmp_34_2 = fadd float %Out_load_2_cast, %tmp_33_2" [conv.cpp:71]   --->   Operation 1322 'fadd' 'tmp_34_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 264> <Delay = 7.25>
ST_324 : Operation 1323 [2/5] (7.25ns)   --->   "%tmp_34_2 = fadd float %Out_load_2_cast, %tmp_33_2" [conv.cpp:71]   --->   Operation 1323 'fadd' 'tmp_34_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 265> <Delay = 8.75>
ST_325 : Operation 1324 [1/5] (7.25ns)   --->   "%tmp_34_2 = fadd float %Out_load_2_cast, %tmp_33_2" [conv.cpp:71]   --->   Operation 1324 'fadd' 'tmp_34_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 1325 [1/1] (8.75ns)   --->   "%gmem_addr_21_req59 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_20, i32 1)" [conv.cpp:71]   --->   Operation 1325 'writereq' 'gmem_addr_21_req59' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 326 <SV = 266> <Delay = 8.75>
ST_326 : Operation 1326 [1/1] (0.00ns)   --->   "%tmp_34_2_cast = bitcast float %tmp_34_2 to i32" [conv.cpp:71]   --->   Operation 1326 'bitcast' 'tmp_34_2_cast' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 1327 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_20, i32 %tmp_34_2_cast, i4 -1)" [conv.cpp:71]   --->   Operation 1327 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 327 <SV = 267> <Delay = 8.75>
ST_327 : Operation 1328 [5/5] (8.75ns)   --->   "%gmem_addr_21_resp60 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)" [conv.cpp:71]   --->   Operation 1328 'writeresp' 'gmem_addr_21_resp60' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 328 <SV = 268> <Delay = 8.75>
ST_328 : Operation 1329 [4/5] (8.75ns)   --->   "%gmem_addr_21_resp60 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)" [conv.cpp:71]   --->   Operation 1329 'writeresp' 'gmem_addr_21_resp60' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 329 <SV = 269> <Delay = 8.75>
ST_329 : Operation 1330 [3/5] (8.75ns)   --->   "%gmem_addr_21_resp60 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)" [conv.cpp:71]   --->   Operation 1330 'writeresp' 'gmem_addr_21_resp60' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 330 <SV = 270> <Delay = 8.75>
ST_330 : Operation 1331 [2/5] (8.75ns)   --->   "%gmem_addr_21_resp60 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)" [conv.cpp:71]   --->   Operation 1331 'writeresp' 'gmem_addr_21_resp60' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 331 <SV = 271> <Delay = 8.75>
ST_331 : Operation 1332 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str13) nounwind" [conv.cpp:67]   --->   Operation 1332 'specloopname' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1333 [1/5] (8.75ns)   --->   "%gmem_addr_21_resp60 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)" [conv.cpp:71]   --->   Operation 1333 'writeresp' 'gmem_addr_21_resp60' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_331 : Operation 1334 [1/1] (0.00ns)   --->   "%chi_1_2_s = or i32 %chi_2, 1" [conv.cpp:66]   --->   Operation 1334 'or' 'chi_1_2_s' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1335 [1/1] (2.47ns)   --->   "%tmp_19_2_1 = icmp slt i32 %chi_1_2_s, %CHin" [conv.cpp:66]   --->   Operation 1335 'icmp' 'tmp_19_2_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 1336 [1/1] (0.00ns)   --->   "br i1 %tmp_19_2_1, label %27, label %30" [conv.cpp:66]   --->   Operation 1336 'br' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1337 [1/1] (2.55ns)   --->   "%tmp_20_2_1 = add i32 %tmp_13_2, %chi_1_2_s" [conv.cpp:71]   --->   Operation 1337 'add' 'tmp_20_2_1' <Predicate = (tmp_19_2_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 272> <Delay = 8.51>
ST_332 : Operation 1338 [1/1] (8.51ns)   --->   "%tmp_21_2_1 = mul i32 %tmp_20_2_1, %K" [conv.cpp:71]   --->   Operation 1338 'mul' 'tmp_21_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 333 <SV = 273> <Delay = 8.51>
ST_333 : Operation 1339 [1/1] (2.55ns)   --->   "%tmp_22_2_1 = add i32 %kr_cast, %tmp_21_2_1" [conv.cpp:71]   --->   Operation 1339 'add' 'tmp_22_2_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 1340 [1/1] (8.51ns)   --->   "%tmp_26_2_1 = mul nsw i32 %chi_1_2_s, %R_in" [conv.cpp:71]   --->   Operation 1340 'mul' 'tmp_26_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 274> <Delay = 8.51>
ST_334 : Operation 1341 [1/1] (8.51ns)   --->   "%tmp_23_2_1 = mul i32 %tmp_22_2_1, %K" [conv.cpp:71]   --->   Operation 1341 'mul' 'tmp_23_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 1342 [1/1] (2.55ns)   --->   "%tmp_28_2_1 = add i32 %tmp_26_2_1, %tmp_27" [conv.cpp:71]   --->   Operation 1342 'add' 'tmp_28_2_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 275> <Delay = 8.51>
ST_335 : Operation 1343 [1/1] (2.55ns)   --->   "%tmp_24_2_1 = add nsw i32 %kc, %tmp_23_2_1" [conv.cpp:71]   --->   Operation 1343 'add' 'tmp_24_2_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 1344 [1/1] (0.00ns)   --->   "%tmp_25_2_1_cast = sext i32 %tmp_24_2_1 to i33" [conv.cpp:71]   --->   Operation 1344 'sext' 'tmp_25_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 1345 [1/1] (2.55ns)   --->   "%W6_sum10 = add i33 %tmp_25_2_1_cast, %tmp_44_cast" [conv.cpp:71]   --->   Operation 1345 'add' 'W6_sum10' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 1346 [1/1] (0.00ns)   --->   "%W6_sum10_cast = sext i33 %W6_sum10 to i64" [conv.cpp:71]   --->   Operation 1346 'sext' 'W6_sum10_cast' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 1347 [1/1] (0.00ns)   --->   "%gmem_addr_23 = getelementptr i32* %gmem, i64 %W6_sum10_cast" [conv.cpp:71]   --->   Operation 1347 'getelementptr' 'gmem_addr_23' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 1348 [1/1] (8.51ns)   --->   "%tmp_29_2_1 = mul i32 %tmp_28_2_1, %C_in" [conv.cpp:71]   --->   Operation 1348 'mul' 'tmp_29_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 276> <Delay = 8.75>
ST_336 : Operation 1349 [7/7] (8.75ns)   --->   "%gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_23, i32 1)" [conv.cpp:71]   --->   Operation 1349 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_336 : Operation 1350 [1/1] (2.55ns)   --->   "%tmp_31_2_1 = add i32 %tmp_29_2_1, %tmp_30" [conv.cpp:71]   --->   Operation 1350 'add' 'tmp_31_2_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_336 : Operation 1351 [1/1] (0.00ns)   --->   "%tmp_32_2_1_cast = sext i32 %tmp_31_2_1 to i33" [conv.cpp:71]   --->   Operation 1351 'sext' 'tmp_32_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 1352 [1/1] (2.55ns)   --->   "%In2_sum10 = add i33 %tmp_32_2_1_cast, %tmp_46_cast" [conv.cpp:71]   --->   Operation 1352 'add' 'In2_sum10' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_336 : Operation 1353 [1/1] (0.00ns)   --->   "%In2_sum10_cast = sext i33 %In2_sum10 to i64" [conv.cpp:71]   --->   Operation 1353 'sext' 'In2_sum10_cast' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 1354 [1/1] (0.00ns)   --->   "%gmem_addr_24 = getelementptr i32* %gmem, i64 %In2_sum10_cast" [conv.cpp:71]   --->   Operation 1354 'getelementptr' 'gmem_addr_24' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 1355 [1/1] (8.75ns)   --->   "%gmem_addr_21_req57 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_20, i32 1)" [conv.cpp:71]   --->   Operation 1355 'writereq' 'gmem_addr_21_req57' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 337 <SV = 277> <Delay = 8.75>
ST_337 : Operation 1356 [6/7] (8.75ns)   --->   "%gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_23, i32 1)" [conv.cpp:71]   --->   Operation 1356 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_337 : Operation 1357 [7/7] (8.75ns)   --->   "%gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)" [conv.cpp:71]   --->   Operation 1357 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 338 <SV = 278> <Delay = 8.75>
ST_338 : Operation 1358 [5/7] (8.75ns)   --->   "%gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_23, i32 1)" [conv.cpp:71]   --->   Operation 1358 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_338 : Operation 1359 [6/7] (8.75ns)   --->   "%gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)" [conv.cpp:71]   --->   Operation 1359 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 339 <SV = 279> <Delay = 8.75>
ST_339 : Operation 1360 [4/7] (8.75ns)   --->   "%gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_23, i32 1)" [conv.cpp:71]   --->   Operation 1360 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_339 : Operation 1361 [5/7] (8.75ns)   --->   "%gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)" [conv.cpp:71]   --->   Operation 1361 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 340 <SV = 280> <Delay = 8.75>
ST_340 : Operation 1362 [3/7] (8.75ns)   --->   "%gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_23, i32 1)" [conv.cpp:71]   --->   Operation 1362 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_340 : Operation 1363 [4/7] (8.75ns)   --->   "%gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)" [conv.cpp:71]   --->   Operation 1363 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 341 <SV = 281> <Delay = 8.75>
ST_341 : Operation 1364 [2/7] (8.75ns)   --->   "%gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_23, i32 1)" [conv.cpp:71]   --->   Operation 1364 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_341 : Operation 1365 [3/7] (8.75ns)   --->   "%gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)" [conv.cpp:71]   --->   Operation 1365 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 342 <SV = 282> <Delay = 8.75>
ST_342 : Operation 1366 [1/7] (8.75ns)   --->   "%gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_23, i32 1)" [conv.cpp:71]   --->   Operation 1366 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_342 : Operation 1367 [2/7] (8.75ns)   --->   "%gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)" [conv.cpp:71]   --->   Operation 1367 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 343 <SV = 283> <Delay = 8.75>
ST_343 : Operation 1368 [1/1] (8.75ns)   --->   "%gmem_addr_23_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_23)" [conv.cpp:71]   --->   Operation 1368 'read' 'gmem_addr_23_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_343 : Operation 1369 [1/7] (8.75ns)   --->   "%gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)" [conv.cpp:71]   --->   Operation 1369 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 344 <SV = 284> <Delay = 8.75>
ST_344 : Operation 1370 [1/1] (8.75ns)   --->   "%gmem_addr_24_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_24)" [conv.cpp:71]   --->   Operation 1370 'read' 'gmem_addr_24_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 345 <SV = 285> <Delay = 5.70>
ST_345 : Operation 1371 [1/1] (0.00ns)   --->   "%W_load_9_cast = bitcast i32 %gmem_addr_23_read to float" [conv.cpp:71]   --->   Operation 1371 'bitcast' 'W_load_9_cast' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 1372 [1/1] (0.00ns)   --->   "%In_load_9_cast = bitcast i32 %gmem_addr_24_read to float" [conv.cpp:71]   --->   Operation 1372 'bitcast' 'In_load_9_cast' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 1373 [4/4] (5.70ns)   --->   "%tmp_33_2_1 = fmul float %W_load_9_cast, %In_load_9_cast" [conv.cpp:71]   --->   Operation 1373 'fmul' 'tmp_33_2_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 286> <Delay = 5.70>
ST_346 : Operation 1374 [3/4] (5.70ns)   --->   "%tmp_33_2_1 = fmul float %W_load_9_cast, %In_load_9_cast" [conv.cpp:71]   --->   Operation 1374 'fmul' 'tmp_33_2_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 287> <Delay = 5.70>
ST_347 : Operation 1375 [2/4] (5.70ns)   --->   "%tmp_33_2_1 = fmul float %W_load_9_cast, %In_load_9_cast" [conv.cpp:71]   --->   Operation 1375 'fmul' 'tmp_33_2_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 288> <Delay = 5.70>
ST_348 : Operation 1376 [1/4] (5.70ns)   --->   "%tmp_33_2_1 = fmul float %W_load_9_cast, %In_load_9_cast" [conv.cpp:71]   --->   Operation 1376 'fmul' 'tmp_33_2_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 289> <Delay = 7.25>
ST_349 : Operation 1377 [5/5] (7.25ns)   --->   "%tmp_34_2_1 = fadd float %tmp_34_2, %tmp_33_2_1" [conv.cpp:71]   --->   Operation 1377 'fadd' 'tmp_34_2_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 350 <SV = 290> <Delay = 7.25>
ST_350 : Operation 1378 [4/5] (7.25ns)   --->   "%tmp_34_2_1 = fadd float %tmp_34_2, %tmp_33_2_1" [conv.cpp:71]   --->   Operation 1378 'fadd' 'tmp_34_2_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 351 <SV = 291> <Delay = 7.25>
ST_351 : Operation 1379 [3/5] (7.25ns)   --->   "%tmp_34_2_1 = fadd float %tmp_34_2, %tmp_33_2_1" [conv.cpp:71]   --->   Operation 1379 'fadd' 'tmp_34_2_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 352 <SV = 292> <Delay = 7.25>
ST_352 : Operation 1380 [2/5] (7.25ns)   --->   "%tmp_34_2_1 = fadd float %tmp_34_2, %tmp_33_2_1" [conv.cpp:71]   --->   Operation 1380 'fadd' 'tmp_34_2_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 353 <SV = 293> <Delay = 7.25>
ST_353 : Operation 1381 [1/5] (7.25ns)   --->   "%tmp_34_2_1 = fadd float %tmp_34_2, %tmp_33_2_1" [conv.cpp:71]   --->   Operation 1381 'fadd' 'tmp_34_2_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 354 <SV = 294> <Delay = 8.75>
ST_354 : Operation 1382 [1/1] (0.00ns)   --->   "%tmp_34_2_1_cast = bitcast float %tmp_34_2_1 to i32" [conv.cpp:71]   --->   Operation 1382 'bitcast' 'tmp_34_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 1383 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_20, i32 %tmp_34_2_1_cast, i4 -1)" [conv.cpp:71]   --->   Operation 1383 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 355 <SV = 295> <Delay = 8.75>
ST_355 : Operation 1384 [5/5] (8.75ns)   --->   "%gmem_addr_21_resp58 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)" [conv.cpp:71]   --->   Operation 1384 'writeresp' 'gmem_addr_21_resp58' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 356 <SV = 296> <Delay = 8.75>
ST_356 : Operation 1385 [4/5] (8.75ns)   --->   "%gmem_addr_21_resp58 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)" [conv.cpp:71]   --->   Operation 1385 'writeresp' 'gmem_addr_21_resp58' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 357 <SV = 297> <Delay = 8.75>
ST_357 : Operation 1386 [3/5] (8.75ns)   --->   "%gmem_addr_21_resp58 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)" [conv.cpp:71]   --->   Operation 1386 'writeresp' 'gmem_addr_21_resp58' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 358 <SV = 298> <Delay = 8.75>
ST_358 : Operation 1387 [2/5] (8.75ns)   --->   "%gmem_addr_21_resp58 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)" [conv.cpp:71]   --->   Operation 1387 'writeresp' 'gmem_addr_21_resp58' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 359 <SV = 299> <Delay = 8.75>
ST_359 : Operation 1388 [1/5] (8.75ns)   --->   "%gmem_addr_21_resp58 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)" [conv.cpp:71]   --->   Operation 1388 'writeresp' 'gmem_addr_21_resp58' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_359 : Operation 1389 [1/1] (0.00ns)   --->   "%chi_1_2_1 = or i32 %chi_2, 2" [conv.cpp:66]   --->   Operation 1389 'or' 'chi_1_2_1' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 1390 [1/1] (2.47ns)   --->   "%tmp_19_2_2 = icmp slt i32 %chi_1_2_1, %CHin" [conv.cpp:66]   --->   Operation 1390 'icmp' 'tmp_19_2_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_359 : Operation 1391 [1/1] (0.00ns)   --->   "br i1 %tmp_19_2_2, label %28, label %30" [conv.cpp:66]   --->   Operation 1391 'br' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 1392 [1/1] (2.55ns)   --->   "%tmp_20_2_2 = add i32 %tmp_13_2, %chi_1_2_1" [conv.cpp:71]   --->   Operation 1392 'add' 'tmp_20_2_2' <Predicate = (tmp_19_2_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 300> <Delay = 8.51>
ST_360 : Operation 1393 [1/1] (8.51ns)   --->   "%tmp_21_2_2 = mul i32 %tmp_20_2_2, %K" [conv.cpp:71]   --->   Operation 1393 'mul' 'tmp_21_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 361 <SV = 301> <Delay = 8.51>
ST_361 : Operation 1394 [1/1] (2.55ns)   --->   "%tmp_22_2_2 = add i32 %kr_cast, %tmp_21_2_2" [conv.cpp:71]   --->   Operation 1394 'add' 'tmp_22_2_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 1395 [1/1] (8.51ns)   --->   "%tmp_26_2_2 = mul nsw i32 %chi_1_2_1, %R_in" [conv.cpp:71]   --->   Operation 1395 'mul' 'tmp_26_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 302> <Delay = 8.51>
ST_362 : Operation 1396 [1/1] (8.51ns)   --->   "%tmp_23_2_2 = mul i32 %tmp_22_2_2, %K" [conv.cpp:71]   --->   Operation 1396 'mul' 'tmp_23_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 1397 [1/1] (2.55ns)   --->   "%tmp_28_2_2 = add i32 %tmp_26_2_2, %tmp_27" [conv.cpp:71]   --->   Operation 1397 'add' 'tmp_28_2_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 363 <SV = 303> <Delay = 8.51>
ST_363 : Operation 1398 [1/1] (2.55ns)   --->   "%tmp_24_2_2 = add nsw i32 %kc, %tmp_23_2_2" [conv.cpp:71]   --->   Operation 1398 'add' 'tmp_24_2_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 1399 [1/1] (0.00ns)   --->   "%tmp_25_2_2_cast = sext i32 %tmp_24_2_2 to i33" [conv.cpp:71]   --->   Operation 1399 'sext' 'tmp_25_2_2_cast' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 1400 [1/1] (2.55ns)   --->   "%W6_sum11 = add i33 %tmp_25_2_2_cast, %tmp_44_cast" [conv.cpp:71]   --->   Operation 1400 'add' 'W6_sum11' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 1401 [1/1] (0.00ns)   --->   "%W6_sum11_cast = sext i33 %W6_sum11 to i64" [conv.cpp:71]   --->   Operation 1401 'sext' 'W6_sum11_cast' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 1402 [1/1] (0.00ns)   --->   "%gmem_addr_25 = getelementptr i32* %gmem, i64 %W6_sum11_cast" [conv.cpp:71]   --->   Operation 1402 'getelementptr' 'gmem_addr_25' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 1403 [1/1] (8.51ns)   --->   "%tmp_29_2_2 = mul i32 %tmp_28_2_2, %C_in" [conv.cpp:71]   --->   Operation 1403 'mul' 'tmp_29_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 304> <Delay = 8.75>
ST_364 : Operation 1404 [7/7] (8.75ns)   --->   "%gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)" [conv.cpp:71]   --->   Operation 1404 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_364 : Operation 1405 [1/1] (2.55ns)   --->   "%tmp_31_2_2 = add i32 %tmp_29_2_2, %tmp_30" [conv.cpp:71]   --->   Operation 1405 'add' 'tmp_31_2_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 1406 [1/1] (0.00ns)   --->   "%tmp_32_2_2_cast = sext i32 %tmp_31_2_2 to i33" [conv.cpp:71]   --->   Operation 1406 'sext' 'tmp_32_2_2_cast' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 1407 [1/1] (2.55ns)   --->   "%In2_sum11 = add i33 %tmp_32_2_2_cast, %tmp_46_cast" [conv.cpp:71]   --->   Operation 1407 'add' 'In2_sum11' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 1408 [1/1] (0.00ns)   --->   "%In2_sum11_cast = sext i33 %In2_sum11 to i64" [conv.cpp:71]   --->   Operation 1408 'sext' 'In2_sum11_cast' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 1409 [1/1] (0.00ns)   --->   "%gmem_addr_26 = getelementptr i32* %gmem, i64 %In2_sum11_cast" [conv.cpp:71]   --->   Operation 1409 'getelementptr' 'gmem_addr_26' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 1410 [1/1] (8.75ns)   --->   "%gmem_addr_21_req55 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_20, i32 1)" [conv.cpp:71]   --->   Operation 1410 'writereq' 'gmem_addr_21_req55' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 365 <SV = 305> <Delay = 8.75>
ST_365 : Operation 1411 [6/7] (8.75ns)   --->   "%gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)" [conv.cpp:71]   --->   Operation 1411 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_365 : Operation 1412 [7/7] (8.75ns)   --->   "%gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_26, i32 1)" [conv.cpp:71]   --->   Operation 1412 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 366 <SV = 306> <Delay = 8.75>
ST_366 : Operation 1413 [5/7] (8.75ns)   --->   "%gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)" [conv.cpp:71]   --->   Operation 1413 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_366 : Operation 1414 [6/7] (8.75ns)   --->   "%gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_26, i32 1)" [conv.cpp:71]   --->   Operation 1414 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 367 <SV = 307> <Delay = 8.75>
ST_367 : Operation 1415 [4/7] (8.75ns)   --->   "%gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)" [conv.cpp:71]   --->   Operation 1415 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_367 : Operation 1416 [5/7] (8.75ns)   --->   "%gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_26, i32 1)" [conv.cpp:71]   --->   Operation 1416 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 368 <SV = 308> <Delay = 8.75>
ST_368 : Operation 1417 [3/7] (8.75ns)   --->   "%gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)" [conv.cpp:71]   --->   Operation 1417 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_368 : Operation 1418 [4/7] (8.75ns)   --->   "%gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_26, i32 1)" [conv.cpp:71]   --->   Operation 1418 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 369 <SV = 309> <Delay = 8.75>
ST_369 : Operation 1419 [2/7] (8.75ns)   --->   "%gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)" [conv.cpp:71]   --->   Operation 1419 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_369 : Operation 1420 [3/7] (8.75ns)   --->   "%gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_26, i32 1)" [conv.cpp:71]   --->   Operation 1420 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 370 <SV = 310> <Delay = 8.75>
ST_370 : Operation 1421 [1/7] (8.75ns)   --->   "%gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)" [conv.cpp:71]   --->   Operation 1421 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_370 : Operation 1422 [2/7] (8.75ns)   --->   "%gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_26, i32 1)" [conv.cpp:71]   --->   Operation 1422 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 371 <SV = 311> <Delay = 8.75>
ST_371 : Operation 1423 [1/1] (8.75ns)   --->   "%gmem_addr_25_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_25)" [conv.cpp:71]   --->   Operation 1423 'read' 'gmem_addr_25_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_371 : Operation 1424 [1/7] (8.75ns)   --->   "%gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_26, i32 1)" [conv.cpp:71]   --->   Operation 1424 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 372 <SV = 312> <Delay = 8.75>
ST_372 : Operation 1425 [1/1] (8.75ns)   --->   "%gmem_addr_26_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_26)" [conv.cpp:71]   --->   Operation 1425 'read' 'gmem_addr_26_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 373 <SV = 313> <Delay = 5.70>
ST_373 : Operation 1426 [1/1] (0.00ns)   --->   "%W_load_10_cast = bitcast i32 %gmem_addr_25_read to float" [conv.cpp:71]   --->   Operation 1426 'bitcast' 'W_load_10_cast' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 1427 [1/1] (0.00ns)   --->   "%In_load_10_cast = bitcast i32 %gmem_addr_26_read to float" [conv.cpp:71]   --->   Operation 1427 'bitcast' 'In_load_10_cast' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 1428 [4/4] (5.70ns)   --->   "%tmp_33_2_2 = fmul float %W_load_10_cast, %In_load_10_cast" [conv.cpp:71]   --->   Operation 1428 'fmul' 'tmp_33_2_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 314> <Delay = 5.70>
ST_374 : Operation 1429 [3/4] (5.70ns)   --->   "%tmp_33_2_2 = fmul float %W_load_10_cast, %In_load_10_cast" [conv.cpp:71]   --->   Operation 1429 'fmul' 'tmp_33_2_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 315> <Delay = 5.70>
ST_375 : Operation 1430 [2/4] (5.70ns)   --->   "%tmp_33_2_2 = fmul float %W_load_10_cast, %In_load_10_cast" [conv.cpp:71]   --->   Operation 1430 'fmul' 'tmp_33_2_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 316> <Delay = 5.70>
ST_376 : Operation 1431 [1/4] (5.70ns)   --->   "%tmp_33_2_2 = fmul float %W_load_10_cast, %In_load_10_cast" [conv.cpp:71]   --->   Operation 1431 'fmul' 'tmp_33_2_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 317> <Delay = 7.25>
ST_377 : Operation 1432 [5/5] (7.25ns)   --->   "%tmp_34_2_2 = fadd float %tmp_34_2_1, %tmp_33_2_2" [conv.cpp:71]   --->   Operation 1432 'fadd' 'tmp_34_2_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 318> <Delay = 7.25>
ST_378 : Operation 1433 [4/5] (7.25ns)   --->   "%tmp_34_2_2 = fadd float %tmp_34_2_1, %tmp_33_2_2" [conv.cpp:71]   --->   Operation 1433 'fadd' 'tmp_34_2_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 319> <Delay = 7.25>
ST_379 : Operation 1434 [3/5] (7.25ns)   --->   "%tmp_34_2_2 = fadd float %tmp_34_2_1, %tmp_33_2_2" [conv.cpp:71]   --->   Operation 1434 'fadd' 'tmp_34_2_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 320> <Delay = 7.25>
ST_380 : Operation 1435 [2/5] (7.25ns)   --->   "%tmp_34_2_2 = fadd float %tmp_34_2_1, %tmp_33_2_2" [conv.cpp:71]   --->   Operation 1435 'fadd' 'tmp_34_2_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 321> <Delay = 7.25>
ST_381 : Operation 1436 [1/5] (7.25ns)   --->   "%tmp_34_2_2 = fadd float %tmp_34_2_1, %tmp_33_2_2" [conv.cpp:71]   --->   Operation 1436 'fadd' 'tmp_34_2_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 322> <Delay = 8.75>
ST_382 : Operation 1437 [1/1] (0.00ns)   --->   "%tmp_34_2_2_cast = bitcast float %tmp_34_2_2 to i32" [conv.cpp:71]   --->   Operation 1437 'bitcast' 'tmp_34_2_2_cast' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 1438 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_20, i32 %tmp_34_2_2_cast, i4 -1)" [conv.cpp:71]   --->   Operation 1438 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 383 <SV = 323> <Delay = 8.75>
ST_383 : Operation 1439 [5/5] (8.75ns)   --->   "%gmem_addr_21_resp56 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)" [conv.cpp:71]   --->   Operation 1439 'writeresp' 'gmem_addr_21_resp56' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 384 <SV = 324> <Delay = 8.75>
ST_384 : Operation 1440 [4/5] (8.75ns)   --->   "%gmem_addr_21_resp56 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)" [conv.cpp:71]   --->   Operation 1440 'writeresp' 'gmem_addr_21_resp56' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 385 <SV = 325> <Delay = 8.75>
ST_385 : Operation 1441 [3/5] (8.75ns)   --->   "%gmem_addr_21_resp56 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)" [conv.cpp:71]   --->   Operation 1441 'writeresp' 'gmem_addr_21_resp56' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 386 <SV = 326> <Delay = 8.75>
ST_386 : Operation 1442 [2/5] (8.75ns)   --->   "%gmem_addr_21_resp56 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)" [conv.cpp:71]   --->   Operation 1442 'writeresp' 'gmem_addr_21_resp56' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 387 <SV = 327> <Delay = 8.75>
ST_387 : Operation 1443 [1/5] (8.75ns)   --->   "%gmem_addr_21_resp56 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)" [conv.cpp:71]   --->   Operation 1443 'writeresp' 'gmem_addr_21_resp56' <Predicate = (!tmp_48 & tmp_12_1 & tmp_12_2 & !tmp_57 & tmp_19_2_1 & tmp_19_2_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_387 : Operation 1444 [1/1] (0.00ns)   --->   "%chi_1_2_2 = or i32 %chi_2, 3" [conv.cpp:66]   --->   Operation 1444 'or' 'chi_1_2_2' <Predicate = (!tmp_48 & tmp_12_1 & tmp_12_2 & !tmp_57 & tmp_19_2_1 & tmp_19_2_2)> <Delay = 0.00>
ST_387 : Operation 1445 [1/1] (2.47ns)   --->   "%tmp_19_2_3 = icmp slt i32 %chi_1_2_2, %CHin" [conv.cpp:66]   --->   Operation 1445 'icmp' 'tmp_19_2_3' <Predicate = (!tmp_48 & tmp_12_1 & tmp_12_2 & !tmp_57 & tmp_19_2_1 & tmp_19_2_2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 1446 [1/1] (0.00ns)   --->   "br i1 %tmp_19_2_3, label %29, label %30" [conv.cpp:66]   --->   Operation 1446 'br' <Predicate = (!tmp_48 & tmp_12_1 & tmp_12_2 & !tmp_57 & tmp_19_2_1 & tmp_19_2_2)> <Delay = 0.00>
ST_387 : Operation 1447 [1/1] (2.55ns)   --->   "%tmp_20_2_3 = add i32 %tmp_13_2, %chi_1_2_2" [conv.cpp:71]   --->   Operation 1447 'add' 'tmp_20_2_3' <Predicate = (!tmp_48 & tmp_12_1 & tmp_12_2 & !tmp_57 & tmp_19_2_1 & tmp_19_2_2 & tmp_19_2_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 1448 [1/1] (2.55ns)   --->   "%chi_1_2_3 = add nsw i32 %chi_2, 4" [conv.cpp:66]   --->   Operation 1448 'add' 'chi_1_2_3' <Predicate = (!tmp_48 & tmp_12_1 & tmp_12_2 & !tmp_57 & tmp_19_2_1 & tmp_19_2_2 & tmp_19_2_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 1449 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str12, i32 %tmp_20) nounwind" [conv.cpp:75]   --->   Operation 1449 'specregionend' 'empty_7' <Predicate = (!tmp_48 & tmp_12_1 & tmp_12_2 & !tmp_19_2_3) | (!tmp_48 & tmp_12_1 & tmp_12_2 & !tmp_19_2_2) | (!tmp_48 & tmp_12_1 & tmp_12_2 & !tmp_19_2_1) | (!tmp_48 & tmp_12_1 & tmp_12_2 & tmp_57)> <Delay = 0.00>
ST_387 : Operation 1450 [1/1] (0.00ns)   --->   "%cho_1_2 = or i32 %cho, 3" [conv.cpp:61]   --->   Operation 1450 'or' 'cho_1_2' <Predicate = (!tmp_48 & tmp_12_1 & tmp_12_2 & !tmp_19_2_3) | (!tmp_48 & tmp_12_1 & tmp_12_2 & !tmp_19_2_2) | (!tmp_48 & tmp_12_1 & tmp_12_2 & !tmp_19_2_1) | (!tmp_48 & tmp_12_1 & tmp_12_2 & tmp_57)> <Delay = 0.00>
ST_387 : Operation 1451 [1/1] (2.47ns)   --->   "%tmp_12_3 = icmp slt i32 %cho_1_2, %CHout" [conv.cpp:61]   --->   Operation 1451 'icmp' 'tmp_12_3' <Predicate = (!tmp_48 & tmp_12_1 & tmp_12_2 & !tmp_19_2_3) | (!tmp_48 & tmp_12_1 & tmp_12_2 & !tmp_19_2_2) | (!tmp_48 & tmp_12_1 & tmp_12_2 & !tmp_19_2_1) | (!tmp_48 & tmp_12_1 & tmp_12_2 & tmp_57)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 1452 [1/1] (0.00ns)   --->   "br i1 %tmp_12_3, label %38, label %39" [conv.cpp:61]   --->   Operation 1452 'br' <Predicate = (!tmp_48 & tmp_12_1 & tmp_12_2 & !tmp_19_2_3) | (!tmp_48 & tmp_12_1 & tmp_12_2 & !tmp_19_2_2) | (!tmp_48 & tmp_12_1 & tmp_12_2 & !tmp_19_2_1) | (!tmp_48 & tmp_12_1 & tmp_12_2 & tmp_57)> <Delay = 0.00>
ST_387 : Operation 1453 [1/1] (8.51ns)   --->   "%tmp_14_3 = mul nsw i32 %R_out, %cho_1_2" [conv.cpp:71]   --->   Operation 1453 'mul' 'tmp_14_3' <Predicate = (!tmp_48 & tmp_12_1 & tmp_12_2 & !tmp_19_2_3 & tmp_12_3) | (!tmp_48 & tmp_12_1 & tmp_12_2 & !tmp_19_2_2 & tmp_12_3) | (!tmp_48 & tmp_12_1 & tmp_12_2 & !tmp_19_2_1 & tmp_12_3) | (!tmp_48 & tmp_12_1 & tmp_12_2 & tmp_57 & tmp_12_3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 1454 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str11, i32 %tmp_16) nounwind" [conv.cpp:76]   --->   Operation 1454 'specregionend' 'empty_9' <Predicate = (!tmp_19_2_3 & !tmp_12_3) | (!tmp_19_2_2 & !tmp_12_3) | (!tmp_19_2_1 & !tmp_12_3) | (tmp_57 & !tmp_12_3) | (!tmp_12_2) | (!tmp_12_1) | (tmp_48)> <Delay = 0.00>
ST_387 : Operation 1455 [1/1] (0.00ns)   --->   "br label %8" [conv.cpp:58]   --->   Operation 1455 'br' <Predicate = (!tmp_19_2_3 & !tmp_12_3) | (!tmp_19_2_2 & !tmp_12_3) | (!tmp_19_2_1 & !tmp_12_3) | (tmp_57 & !tmp_12_3) | (!tmp_12_2) | (!tmp_12_1) | (tmp_48)> <Delay = 0.00>

State 388 <SV = 328> <Delay = 8.51>
ST_388 : Operation 1456 [1/1] (8.51ns)   --->   "%tmp_21_2_3 = mul i32 %tmp_20_2_3, %K" [conv.cpp:71]   --->   Operation 1456 'mul' 'tmp_21_2_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 389 <SV = 329> <Delay = 8.51>
ST_389 : Operation 1457 [1/1] (2.55ns)   --->   "%tmp_22_2_3 = add i32 %kr_cast, %tmp_21_2_3" [conv.cpp:71]   --->   Operation 1457 'add' 'tmp_22_2_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_389 : Operation 1458 [1/1] (8.51ns)   --->   "%tmp_26_2_3 = mul nsw i32 %chi_1_2_2, %R_in" [conv.cpp:71]   --->   Operation 1458 'mul' 'tmp_26_2_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 330> <Delay = 8.51>
ST_390 : Operation 1459 [1/1] (8.51ns)   --->   "%tmp_23_2_3 = mul i32 %tmp_22_2_3, %K" [conv.cpp:71]   --->   Operation 1459 'mul' 'tmp_23_2_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_390 : Operation 1460 [1/1] (2.55ns)   --->   "%tmp_28_2_3 = add i32 %tmp_26_2_3, %tmp_27" [conv.cpp:71]   --->   Operation 1460 'add' 'tmp_28_2_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 391 <SV = 331> <Delay = 8.51>
ST_391 : Operation 1461 [1/1] (2.55ns)   --->   "%tmp_24_2_3 = add nsw i32 %kc, %tmp_23_2_3" [conv.cpp:71]   --->   Operation 1461 'add' 'tmp_24_2_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_391 : Operation 1462 [1/1] (0.00ns)   --->   "%tmp_25_2_3_cast = sext i32 %tmp_24_2_3 to i33" [conv.cpp:71]   --->   Operation 1462 'sext' 'tmp_25_2_3_cast' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 1463 [1/1] (2.55ns)   --->   "%W6_sum13 = add i33 %tmp_25_2_3_cast, %tmp_44_cast" [conv.cpp:71]   --->   Operation 1463 'add' 'W6_sum13' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_391 : Operation 1464 [1/1] (0.00ns)   --->   "%W6_sum13_cast = sext i33 %W6_sum13 to i64" [conv.cpp:71]   --->   Operation 1464 'sext' 'W6_sum13_cast' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 1465 [1/1] (0.00ns)   --->   "%gmem_addr_27 = getelementptr i32* %gmem, i64 %W6_sum13_cast" [conv.cpp:71]   --->   Operation 1465 'getelementptr' 'gmem_addr_27' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 1466 [1/1] (8.51ns)   --->   "%tmp_29_2_3 = mul i32 %tmp_28_2_3, %C_in" [conv.cpp:71]   --->   Operation 1466 'mul' 'tmp_29_2_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 392 <SV = 332> <Delay = 8.75>
ST_392 : Operation 1467 [7/7] (8.75ns)   --->   "%gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)" [conv.cpp:71]   --->   Operation 1467 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_392 : Operation 1468 [1/1] (2.55ns)   --->   "%tmp_31_2_3 = add i32 %tmp_29_2_3, %tmp_30" [conv.cpp:71]   --->   Operation 1468 'add' 'tmp_31_2_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 1469 [1/1] (0.00ns)   --->   "%tmp_32_2_3_cast = sext i32 %tmp_31_2_3 to i33" [conv.cpp:71]   --->   Operation 1469 'sext' 'tmp_32_2_3_cast' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 1470 [1/1] (2.55ns)   --->   "%In2_sum12 = add i33 %tmp_32_2_3_cast, %tmp_46_cast" [conv.cpp:71]   --->   Operation 1470 'add' 'In2_sum12' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 1471 [1/1] (0.00ns)   --->   "%In2_sum12_cast = sext i33 %In2_sum12 to i64" [conv.cpp:71]   --->   Operation 1471 'sext' 'In2_sum12_cast' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 1472 [1/1] (0.00ns)   --->   "%gmem_addr_28 = getelementptr i32* %gmem, i64 %In2_sum12_cast" [conv.cpp:71]   --->   Operation 1472 'getelementptr' 'gmem_addr_28' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 1473 [1/1] (8.75ns)   --->   "%gmem_addr_21_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_20, i32 1)" [conv.cpp:71]   --->   Operation 1473 'writereq' 'gmem_addr_21_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 393 <SV = 333> <Delay = 8.75>
ST_393 : Operation 1474 [6/7] (8.75ns)   --->   "%gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)" [conv.cpp:71]   --->   Operation 1474 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_393 : Operation 1475 [7/7] (8.75ns)   --->   "%gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)" [conv.cpp:71]   --->   Operation 1475 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 394 <SV = 334> <Delay = 8.75>
ST_394 : Operation 1476 [5/7] (8.75ns)   --->   "%gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)" [conv.cpp:71]   --->   Operation 1476 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_394 : Operation 1477 [6/7] (8.75ns)   --->   "%gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)" [conv.cpp:71]   --->   Operation 1477 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 395 <SV = 335> <Delay = 8.75>
ST_395 : Operation 1478 [4/7] (8.75ns)   --->   "%gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)" [conv.cpp:71]   --->   Operation 1478 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_395 : Operation 1479 [5/7] (8.75ns)   --->   "%gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)" [conv.cpp:71]   --->   Operation 1479 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 396 <SV = 336> <Delay = 8.75>
ST_396 : Operation 1480 [3/7] (8.75ns)   --->   "%gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)" [conv.cpp:71]   --->   Operation 1480 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_396 : Operation 1481 [4/7] (8.75ns)   --->   "%gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)" [conv.cpp:71]   --->   Operation 1481 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 397 <SV = 337> <Delay = 8.75>
ST_397 : Operation 1482 [2/7] (8.75ns)   --->   "%gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)" [conv.cpp:71]   --->   Operation 1482 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_397 : Operation 1483 [3/7] (8.75ns)   --->   "%gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)" [conv.cpp:71]   --->   Operation 1483 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 398 <SV = 338> <Delay = 8.75>
ST_398 : Operation 1484 [1/7] (8.75ns)   --->   "%gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)" [conv.cpp:71]   --->   Operation 1484 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_398 : Operation 1485 [2/7] (8.75ns)   --->   "%gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)" [conv.cpp:71]   --->   Operation 1485 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 399 <SV = 339> <Delay = 8.75>
ST_399 : Operation 1486 [1/1] (8.75ns)   --->   "%gmem_addr_27_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_27)" [conv.cpp:71]   --->   Operation 1486 'read' 'gmem_addr_27_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_399 : Operation 1487 [1/7] (8.75ns)   --->   "%gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)" [conv.cpp:71]   --->   Operation 1487 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 400 <SV = 340> <Delay = 8.75>
ST_400 : Operation 1488 [1/1] (8.75ns)   --->   "%gmem_addr_28_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_28)" [conv.cpp:71]   --->   Operation 1488 'read' 'gmem_addr_28_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 401 <SV = 341> <Delay = 5.70>
ST_401 : Operation 1489 [1/1] (0.00ns)   --->   "%W_load_11_cast = bitcast i32 %gmem_addr_27_read to float" [conv.cpp:71]   --->   Operation 1489 'bitcast' 'W_load_11_cast' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 1490 [1/1] (0.00ns)   --->   "%In_load_11_cast = bitcast i32 %gmem_addr_28_read to float" [conv.cpp:71]   --->   Operation 1490 'bitcast' 'In_load_11_cast' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 1491 [4/4] (5.70ns)   --->   "%tmp_33_2_3 = fmul float %W_load_11_cast, %In_load_11_cast" [conv.cpp:71]   --->   Operation 1491 'fmul' 'tmp_33_2_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 402 <SV = 342> <Delay = 5.70>
ST_402 : Operation 1492 [3/4] (5.70ns)   --->   "%tmp_33_2_3 = fmul float %W_load_11_cast, %In_load_11_cast" [conv.cpp:71]   --->   Operation 1492 'fmul' 'tmp_33_2_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 403 <SV = 343> <Delay = 5.70>
ST_403 : Operation 1493 [2/4] (5.70ns)   --->   "%tmp_33_2_3 = fmul float %W_load_11_cast, %In_load_11_cast" [conv.cpp:71]   --->   Operation 1493 'fmul' 'tmp_33_2_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 404 <SV = 344> <Delay = 5.70>
ST_404 : Operation 1494 [1/4] (5.70ns)   --->   "%tmp_33_2_3 = fmul float %W_load_11_cast, %In_load_11_cast" [conv.cpp:71]   --->   Operation 1494 'fmul' 'tmp_33_2_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 405 <SV = 345> <Delay = 7.25>
ST_405 : Operation 1495 [5/5] (7.25ns)   --->   "%tmp_34_2_3 = fadd float %tmp_34_2_2, %tmp_33_2_3" [conv.cpp:71]   --->   Operation 1495 'fadd' 'tmp_34_2_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 406 <SV = 346> <Delay = 7.25>
ST_406 : Operation 1496 [4/5] (7.25ns)   --->   "%tmp_34_2_3 = fadd float %tmp_34_2_2, %tmp_33_2_3" [conv.cpp:71]   --->   Operation 1496 'fadd' 'tmp_34_2_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 407 <SV = 347> <Delay = 7.25>
ST_407 : Operation 1497 [3/5] (7.25ns)   --->   "%tmp_34_2_3 = fadd float %tmp_34_2_2, %tmp_33_2_3" [conv.cpp:71]   --->   Operation 1497 'fadd' 'tmp_34_2_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 408 <SV = 348> <Delay = 7.25>
ST_408 : Operation 1498 [2/5] (7.25ns)   --->   "%tmp_34_2_3 = fadd float %tmp_34_2_2, %tmp_33_2_3" [conv.cpp:71]   --->   Operation 1498 'fadd' 'tmp_34_2_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 409 <SV = 349> <Delay = 7.25>
ST_409 : Operation 1499 [1/5] (7.25ns)   --->   "%tmp_34_2_3 = fadd float %tmp_34_2_2, %tmp_33_2_3" [conv.cpp:71]   --->   Operation 1499 'fadd' 'tmp_34_2_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 410 <SV = 350> <Delay = 8.75>
ST_410 : Operation 1500 [1/1] (0.00ns)   --->   "%tmp_34_2_3_cast = bitcast float %tmp_34_2_3 to i32" [conv.cpp:71]   --->   Operation 1500 'bitcast' 'tmp_34_2_3_cast' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 1501 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_20, i32 %tmp_34_2_3_cast, i4 -1)" [conv.cpp:71]   --->   Operation 1501 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 411 <SV = 351> <Delay = 8.75>
ST_411 : Operation 1502 [5/5] (8.75ns)   --->   "%gmem_addr_21_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)" [conv.cpp:71]   --->   Operation 1502 'writeresp' 'gmem_addr_21_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 412 <SV = 352> <Delay = 8.75>
ST_412 : Operation 1503 [4/5] (8.75ns)   --->   "%gmem_addr_21_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)" [conv.cpp:71]   --->   Operation 1503 'writeresp' 'gmem_addr_21_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 413 <SV = 353> <Delay = 8.75>
ST_413 : Operation 1504 [3/5] (8.75ns)   --->   "%gmem_addr_21_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)" [conv.cpp:71]   --->   Operation 1504 'writeresp' 'gmem_addr_21_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 414 <SV = 354> <Delay = 8.75>
ST_414 : Operation 1505 [2/5] (8.75ns)   --->   "%gmem_addr_21_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)" [conv.cpp:71]   --->   Operation 1505 'writeresp' 'gmem_addr_21_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 415 <SV = 355> <Delay = 8.75>
ST_415 : Operation 1506 [1/5] (8.75ns)   --->   "%gmem_addr_21_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)" [conv.cpp:71]   --->   Operation 1506 'writeresp' 'gmem_addr_21_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_415 : Operation 1507 [1/1] (0.00ns)   --->   "br label %25" [conv.cpp:66]   --->   Operation 1507 'br' <Predicate = true> <Delay = 0.00>

State 416 <SV = 328> <Delay = 2.55>
ST_416 : Operation 1508 [1/1] (2.55ns)   --->   "%tmp_15_3 = add i32 %r1_cast, %tmp_14_3" [conv.cpp:71]   --->   Operation 1508 'add' 'tmp_15_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 417 <SV = 329> <Delay = 8.51>
ST_417 : Operation 1509 [1/1] (8.51ns)   --->   "%tmp_16_3 = mul i32 %C_out, %tmp_15_3" [conv.cpp:71]   --->   Operation 1509 'mul' 'tmp_16_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 418 <SV = 330> <Delay = 8.51>
ST_418 : Operation 1510 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str12) nounwind" [conv.cpp:62]   --->   Operation 1510 'specregionbegin' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 1511 [1/1] (8.51ns)   --->   "%tmp_13_3 = mul nsw i32 %cho_1_2, %CHin" [conv.cpp:71]   --->   Operation 1511 'mul' 'tmp_13_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 1512 [1/1] (2.55ns)   --->   "%tmp_17_3 = add nsw i32 %c1_cast, %tmp_16_3" [conv.cpp:71]   --->   Operation 1512 'add' 'tmp_17_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 1513 [1/1] (0.00ns)   --->   "%tmp_18_3_cast = sext i32 %tmp_17_3 to i33" [conv.cpp:71]   --->   Operation 1513 'sext' 'tmp_18_3_cast' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 1514 [1/1] (2.55ns)   --->   "%Out4_sum3 = add i33 %tmp_18_3_cast, %tmp_45_cast" [conv.cpp:71]   --->   Operation 1514 'add' 'Out4_sum3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 1515 [1/1] (0.00ns)   --->   "%Out4_sum3_cast = sext i33 %Out4_sum3 to i64" [conv.cpp:71]   --->   Operation 1515 'sext' 'Out4_sum3_cast' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 1516 [1/1] (0.00ns)   --->   "%gmem_addr_29 = getelementptr i32* %gmem, i64 %Out4_sum3_cast" [conv.cpp:71]   --->   Operation 1516 'getelementptr' 'gmem_addr_29' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 1517 [1/1] (1.76ns)   --->   "br label %32" [conv.cpp:66]   --->   Operation 1517 'br' <Predicate = true> <Delay = 1.76>

State 419 <SV = 331> <Delay = 3.45>
ST_419 : Operation 1518 [1/1] (0.00ns)   --->   "%chi_3 = phi i32 [ 0, %38 ], [ %chi_1_3_3, %36 ]" [conv.cpp:66]   --->   Operation 1518 'phi' 'chi_3' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 1519 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 8)"   --->   Operation 1519 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 1520 [1/1] (2.47ns)   --->   "%tmp_58 = icmp eq i32 %chi_3, %tmp_54" [conv.cpp:66]   --->   Operation 1520 'icmp' 'tmp_58' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 1521 [1/1] (0.00ns)   --->   "br i1 %tmp_58, label %37, label %33" [conv.cpp:66]   --->   Operation 1521 'br' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 1522 [1/1] (2.55ns)   --->   "%tmp_20_3 = add i32 %tmp_13_3, %chi_3" [conv.cpp:71]   --->   Operation 1522 'add' 'tmp_20_3' <Predicate = (!tmp_58)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 420 <SV = 332> <Delay = 8.51>
ST_420 : Operation 1523 [1/1] (8.51ns)   --->   "%tmp_21_3 = mul i32 %tmp_20_3, %K" [conv.cpp:71]   --->   Operation 1523 'mul' 'tmp_21_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 421 <SV = 333> <Delay = 8.51>
ST_421 : Operation 1524 [1/1] (2.55ns)   --->   "%tmp_22_3 = add i32 %kr_cast, %tmp_21_3" [conv.cpp:71]   --->   Operation 1524 'add' 'tmp_22_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_421 : Operation 1525 [1/1] (8.51ns)   --->   "%tmp_26_3 = mul nsw i32 %chi_3, %R_in" [conv.cpp:71]   --->   Operation 1525 'mul' 'tmp_26_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 422 <SV = 334> <Delay = 8.51>
ST_422 : Operation 1526 [1/1] (8.51ns)   --->   "%tmp_23_3 = mul i32 %tmp_22_3, %K" [conv.cpp:71]   --->   Operation 1526 'mul' 'tmp_23_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_422 : Operation 1527 [1/1] (2.55ns)   --->   "%tmp_28_3 = add i32 %tmp_26_3, %tmp_27" [conv.cpp:71]   --->   Operation 1527 'add' 'tmp_28_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 423 <SV = 335> <Delay = 8.51>
ST_423 : Operation 1528 [1/1] (2.55ns)   --->   "%tmp_24_3 = add nsw i32 %kc, %tmp_23_3" [conv.cpp:71]   --->   Operation 1528 'add' 'tmp_24_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 1529 [1/1] (0.00ns)   --->   "%tmp_25_3_cast = sext i32 %tmp_24_3 to i33" [conv.cpp:71]   --->   Operation 1529 'sext' 'tmp_25_3_cast' <Predicate = true> <Delay = 0.00>
ST_423 : Operation 1530 [1/1] (2.55ns)   --->   "%W6_sum = add i33 %tmp_25_3_cast, %tmp_44_cast" [conv.cpp:71]   --->   Operation 1530 'add' 'W6_sum' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 1531 [1/1] (0.00ns)   --->   "%W6_sum_cast = sext i33 %W6_sum to i64" [conv.cpp:71]   --->   Operation 1531 'sext' 'W6_sum_cast' <Predicate = true> <Delay = 0.00>
ST_423 : Operation 1532 [1/1] (0.00ns)   --->   "%gmem_addr_30 = getelementptr i32* %gmem, i64 %W6_sum_cast" [conv.cpp:71]   --->   Operation 1532 'getelementptr' 'gmem_addr_30' <Predicate = true> <Delay = 0.00>
ST_423 : Operation 1533 [1/1] (8.51ns)   --->   "%tmp_29_3 = mul i32 %tmp_28_3, %C_in" [conv.cpp:71]   --->   Operation 1533 'mul' 'tmp_29_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 424 <SV = 336> <Delay = 8.75>
ST_424 : Operation 1534 [7/7] (8.75ns)   --->   "%gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)" [conv.cpp:71]   --->   Operation 1534 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_424 : Operation 1535 [1/1] (2.55ns)   --->   "%tmp_31_3 = add i32 %tmp_29_3, %tmp_30" [conv.cpp:71]   --->   Operation 1535 'add' 'tmp_31_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_424 : Operation 1536 [1/1] (0.00ns)   --->   "%tmp_32_3_cast = sext i32 %tmp_31_3 to i33" [conv.cpp:71]   --->   Operation 1536 'sext' 'tmp_32_3_cast' <Predicate = true> <Delay = 0.00>
ST_424 : Operation 1537 [1/1] (2.55ns)   --->   "%In2_sum = add i33 %tmp_32_3_cast, %tmp_46_cast" [conv.cpp:71]   --->   Operation 1537 'add' 'In2_sum' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_424 : Operation 1538 [1/1] (0.00ns)   --->   "%In2_sum_cast = sext i33 %In2_sum to i64" [conv.cpp:71]   --->   Operation 1538 'sext' 'In2_sum_cast' <Predicate = true> <Delay = 0.00>
ST_424 : Operation 1539 [1/1] (0.00ns)   --->   "%gmem_addr_31 = getelementptr i32* %gmem, i64 %In2_sum_cast" [conv.cpp:71]   --->   Operation 1539 'getelementptr' 'gmem_addr_31' <Predicate = true> <Delay = 0.00>

State 425 <SV = 337> <Delay = 8.75>
ST_425 : Operation 1540 [6/7] (8.75ns)   --->   "%gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)" [conv.cpp:71]   --->   Operation 1540 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_425 : Operation 1541 [7/7] (8.75ns)   --->   "%gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)" [conv.cpp:71]   --->   Operation 1541 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 426 <SV = 338> <Delay = 8.75>
ST_426 : Operation 1542 [5/7] (8.75ns)   --->   "%gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)" [conv.cpp:71]   --->   Operation 1542 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_426 : Operation 1543 [6/7] (8.75ns)   --->   "%gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)" [conv.cpp:71]   --->   Operation 1543 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 427 <SV = 339> <Delay = 8.75>
ST_427 : Operation 1544 [4/7] (8.75ns)   --->   "%gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)" [conv.cpp:71]   --->   Operation 1544 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_427 : Operation 1545 [5/7] (8.75ns)   --->   "%gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)" [conv.cpp:71]   --->   Operation 1545 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 428 <SV = 340> <Delay = 8.75>
ST_428 : Operation 1546 [3/7] (8.75ns)   --->   "%gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)" [conv.cpp:71]   --->   Operation 1546 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_428 : Operation 1547 [4/7] (8.75ns)   --->   "%gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)" [conv.cpp:71]   --->   Operation 1547 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 429 <SV = 341> <Delay = 8.75>
ST_429 : Operation 1548 [2/7] (8.75ns)   --->   "%gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)" [conv.cpp:71]   --->   Operation 1548 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_429 : Operation 1549 [3/7] (8.75ns)   --->   "%gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)" [conv.cpp:71]   --->   Operation 1549 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_429 : Operation 1550 [7/7] (8.75ns)   --->   "%gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_29, i32 1)" [conv.cpp:71]   --->   Operation 1550 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 430 <SV = 342> <Delay = 8.75>
ST_430 : Operation 1551 [1/7] (8.75ns)   --->   "%gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)" [conv.cpp:71]   --->   Operation 1551 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_430 : Operation 1552 [2/7] (8.75ns)   --->   "%gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)" [conv.cpp:71]   --->   Operation 1552 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_430 : Operation 1553 [6/7] (8.75ns)   --->   "%gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_29, i32 1)" [conv.cpp:71]   --->   Operation 1553 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 431 <SV = 343> <Delay = 8.75>
ST_431 : Operation 1554 [1/1] (8.75ns)   --->   "%gmem_addr_30_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_30)" [conv.cpp:71]   --->   Operation 1554 'read' 'gmem_addr_30_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_431 : Operation 1555 [1/7] (8.75ns)   --->   "%gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)" [conv.cpp:71]   --->   Operation 1555 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_431 : Operation 1556 [5/7] (8.75ns)   --->   "%gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_29, i32 1)" [conv.cpp:71]   --->   Operation 1556 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 432 <SV = 344> <Delay = 8.75>
ST_432 : Operation 1557 [1/1] (8.75ns)   --->   "%gmem_addr_31_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_31)" [conv.cpp:71]   --->   Operation 1557 'read' 'gmem_addr_31_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_432 : Operation 1558 [4/7] (8.75ns)   --->   "%gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_29, i32 1)" [conv.cpp:71]   --->   Operation 1558 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 433 <SV = 345> <Delay = 8.75>
ST_433 : Operation 1559 [1/1] (0.00ns)   --->   "%W_load_12_cast = bitcast i32 %gmem_addr_30_read to float" [conv.cpp:71]   --->   Operation 1559 'bitcast' 'W_load_12_cast' <Predicate = true> <Delay = 0.00>
ST_433 : Operation 1560 [1/1] (0.00ns)   --->   "%In_load_12_cast = bitcast i32 %gmem_addr_31_read to float" [conv.cpp:71]   --->   Operation 1560 'bitcast' 'In_load_12_cast' <Predicate = true> <Delay = 0.00>
ST_433 : Operation 1561 [4/4] (5.70ns)   --->   "%tmp_33_3 = fmul float %W_load_12_cast, %In_load_12_cast" [conv.cpp:71]   --->   Operation 1561 'fmul' 'tmp_33_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_433 : Operation 1562 [3/7] (8.75ns)   --->   "%gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_29, i32 1)" [conv.cpp:71]   --->   Operation 1562 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 434 <SV = 346> <Delay = 8.75>
ST_434 : Operation 1563 [3/4] (5.70ns)   --->   "%tmp_33_3 = fmul float %W_load_12_cast, %In_load_12_cast" [conv.cpp:71]   --->   Operation 1563 'fmul' 'tmp_33_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_434 : Operation 1564 [2/7] (8.75ns)   --->   "%gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_29, i32 1)" [conv.cpp:71]   --->   Operation 1564 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 435 <SV = 347> <Delay = 8.75>
ST_435 : Operation 1565 [2/4] (5.70ns)   --->   "%tmp_33_3 = fmul float %W_load_12_cast, %In_load_12_cast" [conv.cpp:71]   --->   Operation 1565 'fmul' 'tmp_33_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_435 : Operation 1566 [1/7] (8.75ns)   --->   "%gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_29, i32 1)" [conv.cpp:71]   --->   Operation 1566 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 436 <SV = 348> <Delay = 8.75>
ST_436 : Operation 1567 [1/4] (5.70ns)   --->   "%tmp_33_3 = fmul float %W_load_12_cast, %In_load_12_cast" [conv.cpp:71]   --->   Operation 1567 'fmul' 'tmp_33_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_436 : Operation 1568 [1/1] (8.75ns)   --->   "%gmem_addr_29_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_29)" [conv.cpp:71]   --->   Operation 1568 'read' 'gmem_addr_29_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 437 <SV = 349> <Delay = 7.25>
ST_437 : Operation 1569 [1/1] (0.00ns)   --->   "%Out_load_3_cast = bitcast i32 %gmem_addr_29_read to float" [conv.cpp:71]   --->   Operation 1569 'bitcast' 'Out_load_3_cast' <Predicate = true> <Delay = 0.00>
ST_437 : Operation 1570 [5/5] (7.25ns)   --->   "%tmp_34_3 = fadd float %Out_load_3_cast, %tmp_33_3" [conv.cpp:71]   --->   Operation 1570 'fadd' 'tmp_34_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 438 <SV = 350> <Delay = 7.25>
ST_438 : Operation 1571 [4/5] (7.25ns)   --->   "%tmp_34_3 = fadd float %Out_load_3_cast, %tmp_33_3" [conv.cpp:71]   --->   Operation 1571 'fadd' 'tmp_34_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 439 <SV = 351> <Delay = 7.25>
ST_439 : Operation 1572 [3/5] (7.25ns)   --->   "%tmp_34_3 = fadd float %Out_load_3_cast, %tmp_33_3" [conv.cpp:71]   --->   Operation 1572 'fadd' 'tmp_34_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 440 <SV = 352> <Delay = 7.25>
ST_440 : Operation 1573 [2/5] (7.25ns)   --->   "%tmp_34_3 = fadd float %Out_load_3_cast, %tmp_33_3" [conv.cpp:71]   --->   Operation 1573 'fadd' 'tmp_34_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 441 <SV = 353> <Delay = 8.75>
ST_441 : Operation 1574 [1/5] (7.25ns)   --->   "%tmp_34_3 = fadd float %Out_load_3_cast, %tmp_33_3" [conv.cpp:71]   --->   Operation 1574 'fadd' 'tmp_34_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_441 : Operation 1575 [1/1] (8.75ns)   --->   "%gmem_addr_30_req53 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_29, i32 1)" [conv.cpp:71]   --->   Operation 1575 'writereq' 'gmem_addr_30_req53' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 442 <SV = 354> <Delay = 8.75>
ST_442 : Operation 1576 [1/1] (0.00ns)   --->   "%tmp_34_3_cast = bitcast float %tmp_34_3 to i32" [conv.cpp:71]   --->   Operation 1576 'bitcast' 'tmp_34_3_cast' <Predicate = true> <Delay = 0.00>
ST_442 : Operation 1577 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_29, i32 %tmp_34_3_cast, i4 -1)" [conv.cpp:71]   --->   Operation 1577 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 443 <SV = 355> <Delay = 8.75>
ST_443 : Operation 1578 [5/5] (8.75ns)   --->   "%gmem_addr_30_resp54 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)" [conv.cpp:71]   --->   Operation 1578 'writeresp' 'gmem_addr_30_resp54' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 444 <SV = 356> <Delay = 8.75>
ST_444 : Operation 1579 [4/5] (8.75ns)   --->   "%gmem_addr_30_resp54 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)" [conv.cpp:71]   --->   Operation 1579 'writeresp' 'gmem_addr_30_resp54' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 445 <SV = 357> <Delay = 8.75>
ST_445 : Operation 1580 [3/5] (8.75ns)   --->   "%gmem_addr_30_resp54 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)" [conv.cpp:71]   --->   Operation 1580 'writeresp' 'gmem_addr_30_resp54' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 446 <SV = 358> <Delay = 8.75>
ST_446 : Operation 1581 [2/5] (8.75ns)   --->   "%gmem_addr_30_resp54 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)" [conv.cpp:71]   --->   Operation 1581 'writeresp' 'gmem_addr_30_resp54' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 447 <SV = 359> <Delay = 8.75>
ST_447 : Operation 1582 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str13) nounwind" [conv.cpp:67]   --->   Operation 1582 'specloopname' <Predicate = true> <Delay = 0.00>
ST_447 : Operation 1583 [1/5] (8.75ns)   --->   "%gmem_addr_30_resp54 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)" [conv.cpp:71]   --->   Operation 1583 'writeresp' 'gmem_addr_30_resp54' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_447 : Operation 1584 [1/1] (0.00ns)   --->   "%chi_1_3_s = or i32 %chi_3, 1" [conv.cpp:66]   --->   Operation 1584 'or' 'chi_1_3_s' <Predicate = true> <Delay = 0.00>
ST_447 : Operation 1585 [1/1] (2.47ns)   --->   "%tmp_19_3_1 = icmp slt i32 %chi_1_3_s, %CHin" [conv.cpp:66]   --->   Operation 1585 'icmp' 'tmp_19_3_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_447 : Operation 1586 [1/1] (0.00ns)   --->   "br i1 %tmp_19_3_1, label %34, label %37" [conv.cpp:66]   --->   Operation 1586 'br' <Predicate = true> <Delay = 0.00>
ST_447 : Operation 1587 [1/1] (2.55ns)   --->   "%tmp_20_3_1 = add i32 %tmp_13_3, %chi_1_3_s" [conv.cpp:71]   --->   Operation 1587 'add' 'tmp_20_3_1' <Predicate = (tmp_19_3_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 448 <SV = 360> <Delay = 8.51>
ST_448 : Operation 1588 [1/1] (8.51ns)   --->   "%tmp_21_3_1 = mul i32 %tmp_20_3_1, %K" [conv.cpp:71]   --->   Operation 1588 'mul' 'tmp_21_3_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 449 <SV = 361> <Delay = 8.51>
ST_449 : Operation 1589 [1/1] (2.55ns)   --->   "%tmp_22_3_1 = add i32 %kr_cast, %tmp_21_3_1" [conv.cpp:71]   --->   Operation 1589 'add' 'tmp_22_3_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_449 : Operation 1590 [1/1] (8.51ns)   --->   "%tmp_26_3_1 = mul nsw i32 %chi_1_3_s, %R_in" [conv.cpp:71]   --->   Operation 1590 'mul' 'tmp_26_3_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 450 <SV = 362> <Delay = 8.51>
ST_450 : Operation 1591 [1/1] (8.51ns)   --->   "%tmp_23_3_1 = mul i32 %tmp_22_3_1, %K" [conv.cpp:71]   --->   Operation 1591 'mul' 'tmp_23_3_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_450 : Operation 1592 [1/1] (2.55ns)   --->   "%tmp_28_3_1 = add i32 %tmp_26_3_1, %tmp_27" [conv.cpp:71]   --->   Operation 1592 'add' 'tmp_28_3_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 451 <SV = 363> <Delay = 8.51>
ST_451 : Operation 1593 [1/1] (2.55ns)   --->   "%tmp_24_3_1 = add nsw i32 %kc, %tmp_23_3_1" [conv.cpp:71]   --->   Operation 1593 'add' 'tmp_24_3_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_451 : Operation 1594 [1/1] (0.00ns)   --->   "%tmp_25_3_1_cast = sext i32 %tmp_24_3_1 to i33" [conv.cpp:71]   --->   Operation 1594 'sext' 'tmp_25_3_1_cast' <Predicate = true> <Delay = 0.00>
ST_451 : Operation 1595 [1/1] (2.55ns)   --->   "%W6_sum12 = add i33 %tmp_25_3_1_cast, %tmp_44_cast" [conv.cpp:71]   --->   Operation 1595 'add' 'W6_sum12' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_451 : Operation 1596 [1/1] (0.00ns)   --->   "%W6_sum12_cast = sext i33 %W6_sum12 to i64" [conv.cpp:71]   --->   Operation 1596 'sext' 'W6_sum12_cast' <Predicate = true> <Delay = 0.00>
ST_451 : Operation 1597 [1/1] (0.00ns)   --->   "%gmem_addr_32 = getelementptr i32* %gmem, i64 %W6_sum12_cast" [conv.cpp:71]   --->   Operation 1597 'getelementptr' 'gmem_addr_32' <Predicate = true> <Delay = 0.00>
ST_451 : Operation 1598 [1/1] (8.51ns)   --->   "%tmp_29_3_1 = mul i32 %tmp_28_3_1, %C_in" [conv.cpp:71]   --->   Operation 1598 'mul' 'tmp_29_3_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 452 <SV = 364> <Delay = 8.75>
ST_452 : Operation 1599 [7/7] (8.75ns)   --->   "%gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_32, i32 1)" [conv.cpp:71]   --->   Operation 1599 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_452 : Operation 1600 [1/1] (2.55ns)   --->   "%tmp_31_3_1 = add i32 %tmp_29_3_1, %tmp_30" [conv.cpp:71]   --->   Operation 1600 'add' 'tmp_31_3_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_452 : Operation 1601 [1/1] (0.00ns)   --->   "%tmp_32_3_1_cast = sext i32 %tmp_31_3_1 to i33" [conv.cpp:71]   --->   Operation 1601 'sext' 'tmp_32_3_1_cast' <Predicate = true> <Delay = 0.00>
ST_452 : Operation 1602 [1/1] (2.55ns)   --->   "%In2_sum13 = add i33 %tmp_32_3_1_cast, %tmp_46_cast" [conv.cpp:71]   --->   Operation 1602 'add' 'In2_sum13' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_452 : Operation 1603 [1/1] (0.00ns)   --->   "%In2_sum13_cast = sext i33 %In2_sum13 to i64" [conv.cpp:71]   --->   Operation 1603 'sext' 'In2_sum13_cast' <Predicate = true> <Delay = 0.00>
ST_452 : Operation 1604 [1/1] (0.00ns)   --->   "%gmem_addr_33 = getelementptr i32* %gmem, i64 %In2_sum13_cast" [conv.cpp:71]   --->   Operation 1604 'getelementptr' 'gmem_addr_33' <Predicate = true> <Delay = 0.00>
ST_452 : Operation 1605 [1/1] (8.75ns)   --->   "%gmem_addr_30_req51 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_29, i32 1)" [conv.cpp:71]   --->   Operation 1605 'writereq' 'gmem_addr_30_req51' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 453 <SV = 365> <Delay = 8.75>
ST_453 : Operation 1606 [6/7] (8.75ns)   --->   "%gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_32, i32 1)" [conv.cpp:71]   --->   Operation 1606 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_453 : Operation 1607 [7/7] (8.75ns)   --->   "%gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)" [conv.cpp:71]   --->   Operation 1607 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 454 <SV = 366> <Delay = 8.75>
ST_454 : Operation 1608 [5/7] (8.75ns)   --->   "%gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_32, i32 1)" [conv.cpp:71]   --->   Operation 1608 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_454 : Operation 1609 [6/7] (8.75ns)   --->   "%gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)" [conv.cpp:71]   --->   Operation 1609 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 455 <SV = 367> <Delay = 8.75>
ST_455 : Operation 1610 [4/7] (8.75ns)   --->   "%gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_32, i32 1)" [conv.cpp:71]   --->   Operation 1610 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_455 : Operation 1611 [5/7] (8.75ns)   --->   "%gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)" [conv.cpp:71]   --->   Operation 1611 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 456 <SV = 368> <Delay = 8.75>
ST_456 : Operation 1612 [3/7] (8.75ns)   --->   "%gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_32, i32 1)" [conv.cpp:71]   --->   Operation 1612 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_456 : Operation 1613 [4/7] (8.75ns)   --->   "%gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)" [conv.cpp:71]   --->   Operation 1613 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 457 <SV = 369> <Delay = 8.75>
ST_457 : Operation 1614 [2/7] (8.75ns)   --->   "%gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_32, i32 1)" [conv.cpp:71]   --->   Operation 1614 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_457 : Operation 1615 [3/7] (8.75ns)   --->   "%gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)" [conv.cpp:71]   --->   Operation 1615 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 458 <SV = 370> <Delay = 8.75>
ST_458 : Operation 1616 [1/7] (8.75ns)   --->   "%gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_32, i32 1)" [conv.cpp:71]   --->   Operation 1616 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_458 : Operation 1617 [2/7] (8.75ns)   --->   "%gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)" [conv.cpp:71]   --->   Operation 1617 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 459 <SV = 371> <Delay = 8.75>
ST_459 : Operation 1618 [1/1] (8.75ns)   --->   "%gmem_addr_32_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_32)" [conv.cpp:71]   --->   Operation 1618 'read' 'gmem_addr_32_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_459 : Operation 1619 [1/7] (8.75ns)   --->   "%gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)" [conv.cpp:71]   --->   Operation 1619 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 460 <SV = 372> <Delay = 8.75>
ST_460 : Operation 1620 [1/1] (8.75ns)   --->   "%gmem_addr_33_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_33)" [conv.cpp:71]   --->   Operation 1620 'read' 'gmem_addr_33_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 461 <SV = 373> <Delay = 5.70>
ST_461 : Operation 1621 [1/1] (0.00ns)   --->   "%W_load_13_cast = bitcast i32 %gmem_addr_32_read to float" [conv.cpp:71]   --->   Operation 1621 'bitcast' 'W_load_13_cast' <Predicate = true> <Delay = 0.00>
ST_461 : Operation 1622 [1/1] (0.00ns)   --->   "%In_load_13_cast = bitcast i32 %gmem_addr_33_read to float" [conv.cpp:71]   --->   Operation 1622 'bitcast' 'In_load_13_cast' <Predicate = true> <Delay = 0.00>
ST_461 : Operation 1623 [4/4] (5.70ns)   --->   "%tmp_33_3_1 = fmul float %W_load_13_cast, %In_load_13_cast" [conv.cpp:71]   --->   Operation 1623 'fmul' 'tmp_33_3_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 462 <SV = 374> <Delay = 5.70>
ST_462 : Operation 1624 [3/4] (5.70ns)   --->   "%tmp_33_3_1 = fmul float %W_load_13_cast, %In_load_13_cast" [conv.cpp:71]   --->   Operation 1624 'fmul' 'tmp_33_3_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 463 <SV = 375> <Delay = 5.70>
ST_463 : Operation 1625 [2/4] (5.70ns)   --->   "%tmp_33_3_1 = fmul float %W_load_13_cast, %In_load_13_cast" [conv.cpp:71]   --->   Operation 1625 'fmul' 'tmp_33_3_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 464 <SV = 376> <Delay = 5.70>
ST_464 : Operation 1626 [1/4] (5.70ns)   --->   "%tmp_33_3_1 = fmul float %W_load_13_cast, %In_load_13_cast" [conv.cpp:71]   --->   Operation 1626 'fmul' 'tmp_33_3_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 465 <SV = 377> <Delay = 7.25>
ST_465 : Operation 1627 [5/5] (7.25ns)   --->   "%tmp_34_3_1 = fadd float %tmp_34_3, %tmp_33_3_1" [conv.cpp:71]   --->   Operation 1627 'fadd' 'tmp_34_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 466 <SV = 378> <Delay = 7.25>
ST_466 : Operation 1628 [4/5] (7.25ns)   --->   "%tmp_34_3_1 = fadd float %tmp_34_3, %tmp_33_3_1" [conv.cpp:71]   --->   Operation 1628 'fadd' 'tmp_34_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 467 <SV = 379> <Delay = 7.25>
ST_467 : Operation 1629 [3/5] (7.25ns)   --->   "%tmp_34_3_1 = fadd float %tmp_34_3, %tmp_33_3_1" [conv.cpp:71]   --->   Operation 1629 'fadd' 'tmp_34_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 468 <SV = 380> <Delay = 7.25>
ST_468 : Operation 1630 [2/5] (7.25ns)   --->   "%tmp_34_3_1 = fadd float %tmp_34_3, %tmp_33_3_1" [conv.cpp:71]   --->   Operation 1630 'fadd' 'tmp_34_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 469 <SV = 381> <Delay = 7.25>
ST_469 : Operation 1631 [1/5] (7.25ns)   --->   "%tmp_34_3_1 = fadd float %tmp_34_3, %tmp_33_3_1" [conv.cpp:71]   --->   Operation 1631 'fadd' 'tmp_34_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 470 <SV = 382> <Delay = 8.75>
ST_470 : Operation 1632 [1/1] (0.00ns)   --->   "%tmp_34_3_1_cast = bitcast float %tmp_34_3_1 to i32" [conv.cpp:71]   --->   Operation 1632 'bitcast' 'tmp_34_3_1_cast' <Predicate = true> <Delay = 0.00>
ST_470 : Operation 1633 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_29, i32 %tmp_34_3_1_cast, i4 -1)" [conv.cpp:71]   --->   Operation 1633 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 471 <SV = 383> <Delay = 8.75>
ST_471 : Operation 1634 [5/5] (8.75ns)   --->   "%gmem_addr_30_resp52 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)" [conv.cpp:71]   --->   Operation 1634 'writeresp' 'gmem_addr_30_resp52' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 472 <SV = 384> <Delay = 8.75>
ST_472 : Operation 1635 [4/5] (8.75ns)   --->   "%gmem_addr_30_resp52 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)" [conv.cpp:71]   --->   Operation 1635 'writeresp' 'gmem_addr_30_resp52' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 473 <SV = 385> <Delay = 8.75>
ST_473 : Operation 1636 [3/5] (8.75ns)   --->   "%gmem_addr_30_resp52 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)" [conv.cpp:71]   --->   Operation 1636 'writeresp' 'gmem_addr_30_resp52' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 474 <SV = 386> <Delay = 8.75>
ST_474 : Operation 1637 [2/5] (8.75ns)   --->   "%gmem_addr_30_resp52 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)" [conv.cpp:71]   --->   Operation 1637 'writeresp' 'gmem_addr_30_resp52' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 475 <SV = 387> <Delay = 8.75>
ST_475 : Operation 1638 [1/5] (8.75ns)   --->   "%gmem_addr_30_resp52 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)" [conv.cpp:71]   --->   Operation 1638 'writeresp' 'gmem_addr_30_resp52' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_475 : Operation 1639 [1/1] (0.00ns)   --->   "%chi_1_3_1 = or i32 %chi_3, 2" [conv.cpp:66]   --->   Operation 1639 'or' 'chi_1_3_1' <Predicate = true> <Delay = 0.00>
ST_475 : Operation 1640 [1/1] (2.47ns)   --->   "%tmp_19_3_2 = icmp slt i32 %chi_1_3_1, %CHin" [conv.cpp:66]   --->   Operation 1640 'icmp' 'tmp_19_3_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_475 : Operation 1641 [1/1] (0.00ns)   --->   "br i1 %tmp_19_3_2, label %35, label %37" [conv.cpp:66]   --->   Operation 1641 'br' <Predicate = true> <Delay = 0.00>
ST_475 : Operation 1642 [1/1] (2.55ns)   --->   "%tmp_20_3_2 = add i32 %tmp_13_3, %chi_1_3_1" [conv.cpp:71]   --->   Operation 1642 'add' 'tmp_20_3_2' <Predicate = (tmp_19_3_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 476 <SV = 388> <Delay = 8.51>
ST_476 : Operation 1643 [1/1] (8.51ns)   --->   "%tmp_21_3_2 = mul i32 %tmp_20_3_2, %K" [conv.cpp:71]   --->   Operation 1643 'mul' 'tmp_21_3_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 477 <SV = 389> <Delay = 8.51>
ST_477 : Operation 1644 [1/1] (2.55ns)   --->   "%tmp_22_3_2 = add i32 %kr_cast, %tmp_21_3_2" [conv.cpp:71]   --->   Operation 1644 'add' 'tmp_22_3_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_477 : Operation 1645 [1/1] (8.51ns)   --->   "%tmp_26_3_2 = mul nsw i32 %chi_1_3_1, %R_in" [conv.cpp:71]   --->   Operation 1645 'mul' 'tmp_26_3_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 478 <SV = 390> <Delay = 8.51>
ST_478 : Operation 1646 [1/1] (8.51ns)   --->   "%tmp_23_3_2 = mul i32 %tmp_22_3_2, %K" [conv.cpp:71]   --->   Operation 1646 'mul' 'tmp_23_3_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_478 : Operation 1647 [1/1] (2.55ns)   --->   "%tmp_28_3_2 = add i32 %tmp_26_3_2, %tmp_27" [conv.cpp:71]   --->   Operation 1647 'add' 'tmp_28_3_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 479 <SV = 391> <Delay = 8.51>
ST_479 : Operation 1648 [1/1] (2.55ns)   --->   "%tmp_24_3_2 = add nsw i32 %kc, %tmp_23_3_2" [conv.cpp:71]   --->   Operation 1648 'add' 'tmp_24_3_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_479 : Operation 1649 [1/1] (0.00ns)   --->   "%tmp_25_3_2_cast = sext i32 %tmp_24_3_2 to i33" [conv.cpp:71]   --->   Operation 1649 'sext' 'tmp_25_3_2_cast' <Predicate = true> <Delay = 0.00>
ST_479 : Operation 1650 [1/1] (2.55ns)   --->   "%W6_sum14 = add i33 %tmp_25_3_2_cast, %tmp_44_cast" [conv.cpp:71]   --->   Operation 1650 'add' 'W6_sum14' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_479 : Operation 1651 [1/1] (0.00ns)   --->   "%W6_sum14_cast = sext i33 %W6_sum14 to i64" [conv.cpp:71]   --->   Operation 1651 'sext' 'W6_sum14_cast' <Predicate = true> <Delay = 0.00>
ST_479 : Operation 1652 [1/1] (0.00ns)   --->   "%gmem_addr_34 = getelementptr i32* %gmem, i64 %W6_sum14_cast" [conv.cpp:71]   --->   Operation 1652 'getelementptr' 'gmem_addr_34' <Predicate = true> <Delay = 0.00>
ST_479 : Operation 1653 [1/1] (8.51ns)   --->   "%tmp_29_3_2 = mul i32 %tmp_28_3_2, %C_in" [conv.cpp:71]   --->   Operation 1653 'mul' 'tmp_29_3_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 480 <SV = 392> <Delay = 8.75>
ST_480 : Operation 1654 [7/7] (8.75ns)   --->   "%gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)" [conv.cpp:71]   --->   Operation 1654 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_480 : Operation 1655 [1/1] (2.55ns)   --->   "%tmp_31_3_2 = add i32 %tmp_29_3_2, %tmp_30" [conv.cpp:71]   --->   Operation 1655 'add' 'tmp_31_3_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_480 : Operation 1656 [1/1] (0.00ns)   --->   "%tmp_32_3_2_cast = sext i32 %tmp_31_3_2 to i33" [conv.cpp:71]   --->   Operation 1656 'sext' 'tmp_32_3_2_cast' <Predicate = true> <Delay = 0.00>
ST_480 : Operation 1657 [1/1] (2.55ns)   --->   "%In2_sum14 = add i33 %tmp_32_3_2_cast, %tmp_46_cast" [conv.cpp:71]   --->   Operation 1657 'add' 'In2_sum14' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_480 : Operation 1658 [1/1] (0.00ns)   --->   "%In2_sum14_cast = sext i33 %In2_sum14 to i64" [conv.cpp:71]   --->   Operation 1658 'sext' 'In2_sum14_cast' <Predicate = true> <Delay = 0.00>
ST_480 : Operation 1659 [1/1] (0.00ns)   --->   "%gmem_addr_35 = getelementptr i32* %gmem, i64 %In2_sum14_cast" [conv.cpp:71]   --->   Operation 1659 'getelementptr' 'gmem_addr_35' <Predicate = true> <Delay = 0.00>
ST_480 : Operation 1660 [1/1] (8.75ns)   --->   "%gmem_addr_30_req49 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_29, i32 1)" [conv.cpp:71]   --->   Operation 1660 'writereq' 'gmem_addr_30_req49' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 481 <SV = 393> <Delay = 8.75>
ST_481 : Operation 1661 [6/7] (8.75ns)   --->   "%gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)" [conv.cpp:71]   --->   Operation 1661 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_481 : Operation 1662 [7/7] (8.75ns)   --->   "%gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_35, i32 1)" [conv.cpp:71]   --->   Operation 1662 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 482 <SV = 394> <Delay = 8.75>
ST_482 : Operation 1663 [5/7] (8.75ns)   --->   "%gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)" [conv.cpp:71]   --->   Operation 1663 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_482 : Operation 1664 [6/7] (8.75ns)   --->   "%gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_35, i32 1)" [conv.cpp:71]   --->   Operation 1664 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 483 <SV = 395> <Delay = 8.75>
ST_483 : Operation 1665 [4/7] (8.75ns)   --->   "%gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)" [conv.cpp:71]   --->   Operation 1665 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_483 : Operation 1666 [5/7] (8.75ns)   --->   "%gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_35, i32 1)" [conv.cpp:71]   --->   Operation 1666 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 484 <SV = 396> <Delay = 8.75>
ST_484 : Operation 1667 [3/7] (8.75ns)   --->   "%gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)" [conv.cpp:71]   --->   Operation 1667 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_484 : Operation 1668 [4/7] (8.75ns)   --->   "%gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_35, i32 1)" [conv.cpp:71]   --->   Operation 1668 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 485 <SV = 397> <Delay = 8.75>
ST_485 : Operation 1669 [2/7] (8.75ns)   --->   "%gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)" [conv.cpp:71]   --->   Operation 1669 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_485 : Operation 1670 [3/7] (8.75ns)   --->   "%gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_35, i32 1)" [conv.cpp:71]   --->   Operation 1670 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 486 <SV = 398> <Delay = 8.75>
ST_486 : Operation 1671 [1/7] (8.75ns)   --->   "%gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)" [conv.cpp:71]   --->   Operation 1671 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_486 : Operation 1672 [2/7] (8.75ns)   --->   "%gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_35, i32 1)" [conv.cpp:71]   --->   Operation 1672 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 487 <SV = 399> <Delay = 8.75>
ST_487 : Operation 1673 [1/1] (8.75ns)   --->   "%gmem_addr_34_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_34)" [conv.cpp:71]   --->   Operation 1673 'read' 'gmem_addr_34_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_487 : Operation 1674 [1/7] (8.75ns)   --->   "%gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_35, i32 1)" [conv.cpp:71]   --->   Operation 1674 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 488 <SV = 400> <Delay = 8.75>
ST_488 : Operation 1675 [1/1] (8.75ns)   --->   "%gmem_addr_35_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_35)" [conv.cpp:71]   --->   Operation 1675 'read' 'gmem_addr_35_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 489 <SV = 401> <Delay = 5.70>
ST_489 : Operation 1676 [1/1] (0.00ns)   --->   "%W_load_14_cast = bitcast i32 %gmem_addr_34_read to float" [conv.cpp:71]   --->   Operation 1676 'bitcast' 'W_load_14_cast' <Predicate = true> <Delay = 0.00>
ST_489 : Operation 1677 [1/1] (0.00ns)   --->   "%In_load_14_cast = bitcast i32 %gmem_addr_35_read to float" [conv.cpp:71]   --->   Operation 1677 'bitcast' 'In_load_14_cast' <Predicate = true> <Delay = 0.00>
ST_489 : Operation 1678 [4/4] (5.70ns)   --->   "%tmp_33_3_2 = fmul float %W_load_14_cast, %In_load_14_cast" [conv.cpp:71]   --->   Operation 1678 'fmul' 'tmp_33_3_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 490 <SV = 402> <Delay = 5.70>
ST_490 : Operation 1679 [3/4] (5.70ns)   --->   "%tmp_33_3_2 = fmul float %W_load_14_cast, %In_load_14_cast" [conv.cpp:71]   --->   Operation 1679 'fmul' 'tmp_33_3_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 491 <SV = 403> <Delay = 5.70>
ST_491 : Operation 1680 [2/4] (5.70ns)   --->   "%tmp_33_3_2 = fmul float %W_load_14_cast, %In_load_14_cast" [conv.cpp:71]   --->   Operation 1680 'fmul' 'tmp_33_3_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 492 <SV = 404> <Delay = 5.70>
ST_492 : Operation 1681 [1/4] (5.70ns)   --->   "%tmp_33_3_2 = fmul float %W_load_14_cast, %In_load_14_cast" [conv.cpp:71]   --->   Operation 1681 'fmul' 'tmp_33_3_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 493 <SV = 405> <Delay = 7.25>
ST_493 : Operation 1682 [5/5] (7.25ns)   --->   "%tmp_34_3_2 = fadd float %tmp_34_3_1, %tmp_33_3_2" [conv.cpp:71]   --->   Operation 1682 'fadd' 'tmp_34_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 494 <SV = 406> <Delay = 7.25>
ST_494 : Operation 1683 [4/5] (7.25ns)   --->   "%tmp_34_3_2 = fadd float %tmp_34_3_1, %tmp_33_3_2" [conv.cpp:71]   --->   Operation 1683 'fadd' 'tmp_34_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 495 <SV = 407> <Delay = 7.25>
ST_495 : Operation 1684 [3/5] (7.25ns)   --->   "%tmp_34_3_2 = fadd float %tmp_34_3_1, %tmp_33_3_2" [conv.cpp:71]   --->   Operation 1684 'fadd' 'tmp_34_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 496 <SV = 408> <Delay = 7.25>
ST_496 : Operation 1685 [2/5] (7.25ns)   --->   "%tmp_34_3_2 = fadd float %tmp_34_3_1, %tmp_33_3_2" [conv.cpp:71]   --->   Operation 1685 'fadd' 'tmp_34_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 497 <SV = 409> <Delay = 7.25>
ST_497 : Operation 1686 [1/5] (7.25ns)   --->   "%tmp_34_3_2 = fadd float %tmp_34_3_1, %tmp_33_3_2" [conv.cpp:71]   --->   Operation 1686 'fadd' 'tmp_34_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 498 <SV = 410> <Delay = 8.75>
ST_498 : Operation 1687 [1/1] (0.00ns)   --->   "%tmp_34_3_2_cast = bitcast float %tmp_34_3_2 to i32" [conv.cpp:71]   --->   Operation 1687 'bitcast' 'tmp_34_3_2_cast' <Predicate = true> <Delay = 0.00>
ST_498 : Operation 1688 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_29, i32 %tmp_34_3_2_cast, i4 -1)" [conv.cpp:71]   --->   Operation 1688 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 499 <SV = 411> <Delay = 8.75>
ST_499 : Operation 1689 [5/5] (8.75ns)   --->   "%gmem_addr_30_resp50 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)" [conv.cpp:71]   --->   Operation 1689 'writeresp' 'gmem_addr_30_resp50' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 500 <SV = 412> <Delay = 8.75>
ST_500 : Operation 1690 [4/5] (8.75ns)   --->   "%gmem_addr_30_resp50 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)" [conv.cpp:71]   --->   Operation 1690 'writeresp' 'gmem_addr_30_resp50' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 501 <SV = 413> <Delay = 8.75>
ST_501 : Operation 1691 [3/5] (8.75ns)   --->   "%gmem_addr_30_resp50 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)" [conv.cpp:71]   --->   Operation 1691 'writeresp' 'gmem_addr_30_resp50' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 502 <SV = 414> <Delay = 8.75>
ST_502 : Operation 1692 [2/5] (8.75ns)   --->   "%gmem_addr_30_resp50 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)" [conv.cpp:71]   --->   Operation 1692 'writeresp' 'gmem_addr_30_resp50' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 503 <SV = 415> <Delay = 8.75>
ST_503 : Operation 1693 [1/5] (8.75ns)   --->   "%gmem_addr_30_resp50 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)" [conv.cpp:71]   --->   Operation 1693 'writeresp' 'gmem_addr_30_resp50' <Predicate = (!tmp_58 & tmp_19_3_1 & tmp_19_3_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_503 : Operation 1694 [1/1] (0.00ns)   --->   "%chi_1_3_2 = or i32 %chi_3, 3" [conv.cpp:66]   --->   Operation 1694 'or' 'chi_1_3_2' <Predicate = (!tmp_58 & tmp_19_3_1 & tmp_19_3_2)> <Delay = 0.00>
ST_503 : Operation 1695 [1/1] (2.47ns)   --->   "%tmp_19_3_3 = icmp slt i32 %chi_1_3_2, %CHin" [conv.cpp:66]   --->   Operation 1695 'icmp' 'tmp_19_3_3' <Predicate = (!tmp_58 & tmp_19_3_1 & tmp_19_3_2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_503 : Operation 1696 [1/1] (0.00ns)   --->   "br i1 %tmp_19_3_3, label %36, label %37" [conv.cpp:66]   --->   Operation 1696 'br' <Predicate = (!tmp_58 & tmp_19_3_1 & tmp_19_3_2)> <Delay = 0.00>
ST_503 : Operation 1697 [1/1] (2.55ns)   --->   "%tmp_20_3_3 = add i32 %tmp_13_3, %chi_1_3_2" [conv.cpp:71]   --->   Operation 1697 'add' 'tmp_20_3_3' <Predicate = (!tmp_58 & tmp_19_3_1 & tmp_19_3_2 & tmp_19_3_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_503 : Operation 1698 [1/1] (8.51ns)   --->   "%tmp_26_3_3 = mul nsw i32 %chi_1_3_2, %R_in" [conv.cpp:71]   --->   Operation 1698 'mul' 'tmp_26_3_3' <Predicate = (!tmp_58 & tmp_19_3_1 & tmp_19_3_2 & tmp_19_3_3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_503 : Operation 1699 [1/1] (2.55ns)   --->   "%chi_1_3_3 = add nsw i32 %chi_3, 4" [conv.cpp:66]   --->   Operation 1699 'add' 'chi_1_3_3' <Predicate = (!tmp_58 & tmp_19_3_1 & tmp_19_3_2 & tmp_19_3_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_503 : Operation 1700 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str12, i32 %tmp_21) nounwind" [conv.cpp:75]   --->   Operation 1700 'specregionend' 'empty_8' <Predicate = (!tmp_19_3_3) | (!tmp_19_3_2) | (!tmp_19_3_1) | (tmp_58)> <Delay = 0.00>
ST_503 : Operation 1701 [1/1] (2.55ns)   --->   "%cho_1_3 = add nsw i32 %cho, 4" [conv.cpp:61]   --->   Operation 1701 'add' 'cho_1_3' <Predicate = (!tmp_19_3_3) | (!tmp_19_3_2) | (!tmp_19_3_1) | (tmp_58)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_503 : Operation 1702 [1/1] (0.00ns)   --->   "br label %10" [conv.cpp:61]   --->   Operation 1702 'br' <Predicate = (!tmp_19_3_3) | (!tmp_19_3_2) | (!tmp_19_3_1) | (tmp_58)> <Delay = 0.00>

State 504 <SV = 416> <Delay = 8.51>
ST_504 : Operation 1703 [1/1] (8.51ns)   --->   "%tmp_21_3_3 = mul i32 %tmp_20_3_3, %K" [conv.cpp:71]   --->   Operation 1703 'mul' 'tmp_21_3_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_504 : Operation 1704 [1/1] (2.55ns)   --->   "%tmp_28_3_3 = add i32 %tmp_26_3_3, %tmp_27" [conv.cpp:71]   --->   Operation 1704 'add' 'tmp_28_3_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 505 <SV = 417> <Delay = 8.51>
ST_505 : Operation 1705 [1/1] (2.55ns)   --->   "%tmp_22_3_3 = add i32 %kr_cast, %tmp_21_3_3" [conv.cpp:71]   --->   Operation 1705 'add' 'tmp_22_3_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_505 : Operation 1706 [1/1] (8.51ns)   --->   "%tmp_29_3_3 = mul i32 %tmp_28_3_3, %C_in" [conv.cpp:71]   --->   Operation 1706 'mul' 'tmp_29_3_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 506 <SV = 418> <Delay = 8.51>
ST_506 : Operation 1707 [1/1] (8.51ns)   --->   "%tmp_23_3_3 = mul i32 %tmp_22_3_3, %K" [conv.cpp:71]   --->   Operation 1707 'mul' 'tmp_23_3_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_506 : Operation 1708 [1/1] (2.55ns)   --->   "%tmp_31_3_3 = add i32 %tmp_29_3_3, %tmp_30" [conv.cpp:71]   --->   Operation 1708 'add' 'tmp_31_3_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_506 : Operation 1709 [1/1] (0.00ns)   --->   "%tmp_32_3_3_cast = sext i32 %tmp_31_3_3 to i33" [conv.cpp:71]   --->   Operation 1709 'sext' 'tmp_32_3_3_cast' <Predicate = true> <Delay = 0.00>
ST_506 : Operation 1710 [1/1] (2.55ns)   --->   "%In2_sum15 = add i33 %tmp_32_3_3_cast, %tmp_46_cast" [conv.cpp:71]   --->   Operation 1710 'add' 'In2_sum15' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_506 : Operation 1711 [1/1] (0.00ns)   --->   "%In2_sum15_cast = sext i33 %In2_sum15 to i64" [conv.cpp:71]   --->   Operation 1711 'sext' 'In2_sum15_cast' <Predicate = true> <Delay = 0.00>
ST_506 : Operation 1712 [1/1] (0.00ns)   --->   "%gmem_addr_37 = getelementptr i32* %gmem, i64 %In2_sum15_cast" [conv.cpp:71]   --->   Operation 1712 'getelementptr' 'gmem_addr_37' <Predicate = true> <Delay = 0.00>

State 507 <SV = 419> <Delay = 5.10>
ST_507 : Operation 1713 [1/1] (2.55ns)   --->   "%tmp_24_3_3 = add nsw i32 %kc, %tmp_23_3_3" [conv.cpp:71]   --->   Operation 1713 'add' 'tmp_24_3_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_507 : Operation 1714 [1/1] (0.00ns)   --->   "%tmp_25_3_3_cast = sext i32 %tmp_24_3_3 to i33" [conv.cpp:71]   --->   Operation 1714 'sext' 'tmp_25_3_3_cast' <Predicate = true> <Delay = 0.00>
ST_507 : Operation 1715 [1/1] (2.55ns)   --->   "%W6_sum15 = add i33 %tmp_25_3_3_cast, %tmp_44_cast" [conv.cpp:71]   --->   Operation 1715 'add' 'W6_sum15' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_507 : Operation 1716 [1/1] (0.00ns)   --->   "%W6_sum15_cast = sext i33 %W6_sum15 to i64" [conv.cpp:71]   --->   Operation 1716 'sext' 'W6_sum15_cast' <Predicate = true> <Delay = 0.00>
ST_507 : Operation 1717 [1/1] (0.00ns)   --->   "%gmem_addr_36 = getelementptr i32* %gmem, i64 %W6_sum15_cast" [conv.cpp:71]   --->   Operation 1717 'getelementptr' 'gmem_addr_36' <Predicate = true> <Delay = 0.00>

State 508 <SV = 420> <Delay = 8.75>
ST_508 : Operation 1718 [7/7] (8.75ns)   --->   "%gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)" [conv.cpp:71]   --->   Operation 1718 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_508 : Operation 1719 [1/1] (8.75ns)   --->   "%gmem_addr_30_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_29, i32 1)" [conv.cpp:71]   --->   Operation 1719 'writereq' 'gmem_addr_30_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 509 <SV = 421> <Delay = 8.75>
ST_509 : Operation 1720 [6/7] (8.75ns)   --->   "%gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)" [conv.cpp:71]   --->   Operation 1720 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_509 : Operation 1721 [7/7] (8.75ns)   --->   "%gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)" [conv.cpp:71]   --->   Operation 1721 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 510 <SV = 422> <Delay = 8.75>
ST_510 : Operation 1722 [5/7] (8.75ns)   --->   "%gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)" [conv.cpp:71]   --->   Operation 1722 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_510 : Operation 1723 [6/7] (8.75ns)   --->   "%gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)" [conv.cpp:71]   --->   Operation 1723 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 511 <SV = 423> <Delay = 8.75>
ST_511 : Operation 1724 [4/7] (8.75ns)   --->   "%gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)" [conv.cpp:71]   --->   Operation 1724 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_511 : Operation 1725 [5/7] (8.75ns)   --->   "%gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)" [conv.cpp:71]   --->   Operation 1725 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 512 <SV = 424> <Delay = 8.75>
ST_512 : Operation 1726 [3/7] (8.75ns)   --->   "%gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)" [conv.cpp:71]   --->   Operation 1726 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_512 : Operation 1727 [4/7] (8.75ns)   --->   "%gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)" [conv.cpp:71]   --->   Operation 1727 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 513 <SV = 425> <Delay = 8.75>
ST_513 : Operation 1728 [2/7] (8.75ns)   --->   "%gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)" [conv.cpp:71]   --->   Operation 1728 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_513 : Operation 1729 [3/7] (8.75ns)   --->   "%gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)" [conv.cpp:71]   --->   Operation 1729 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 514 <SV = 426> <Delay = 8.75>
ST_514 : Operation 1730 [1/7] (8.75ns)   --->   "%gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)" [conv.cpp:71]   --->   Operation 1730 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_514 : Operation 1731 [2/7] (8.75ns)   --->   "%gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)" [conv.cpp:71]   --->   Operation 1731 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 515 <SV = 427> <Delay = 8.75>
ST_515 : Operation 1732 [1/1] (8.75ns)   --->   "%gmem_addr_36_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_36)" [conv.cpp:71]   --->   Operation 1732 'read' 'gmem_addr_36_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_515 : Operation 1733 [1/7] (8.75ns)   --->   "%gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)" [conv.cpp:71]   --->   Operation 1733 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 516 <SV = 428> <Delay = 8.75>
ST_516 : Operation 1734 [1/1] (8.75ns)   --->   "%gmem_addr_37_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_37)" [conv.cpp:71]   --->   Operation 1734 'read' 'gmem_addr_37_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 517 <SV = 429> <Delay = 5.70>
ST_517 : Operation 1735 [1/1] (0.00ns)   --->   "%W_load_15_cast = bitcast i32 %gmem_addr_36_read to float" [conv.cpp:71]   --->   Operation 1735 'bitcast' 'W_load_15_cast' <Predicate = true> <Delay = 0.00>
ST_517 : Operation 1736 [1/1] (0.00ns)   --->   "%In_load_15_cast = bitcast i32 %gmem_addr_37_read to float" [conv.cpp:71]   --->   Operation 1736 'bitcast' 'In_load_15_cast' <Predicate = true> <Delay = 0.00>
ST_517 : Operation 1737 [4/4] (5.70ns)   --->   "%tmp_33_3_3 = fmul float %W_load_15_cast, %In_load_15_cast" [conv.cpp:71]   --->   Operation 1737 'fmul' 'tmp_33_3_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 518 <SV = 430> <Delay = 5.70>
ST_518 : Operation 1738 [3/4] (5.70ns)   --->   "%tmp_33_3_3 = fmul float %W_load_15_cast, %In_load_15_cast" [conv.cpp:71]   --->   Operation 1738 'fmul' 'tmp_33_3_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 519 <SV = 431> <Delay = 5.70>
ST_519 : Operation 1739 [2/4] (5.70ns)   --->   "%tmp_33_3_3 = fmul float %W_load_15_cast, %In_load_15_cast" [conv.cpp:71]   --->   Operation 1739 'fmul' 'tmp_33_3_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 520 <SV = 432> <Delay = 5.70>
ST_520 : Operation 1740 [1/4] (5.70ns)   --->   "%tmp_33_3_3 = fmul float %W_load_15_cast, %In_load_15_cast" [conv.cpp:71]   --->   Operation 1740 'fmul' 'tmp_33_3_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 521 <SV = 433> <Delay = 7.25>
ST_521 : Operation 1741 [5/5] (7.25ns)   --->   "%tmp_34_3_3 = fadd float %tmp_34_3_2, %tmp_33_3_3" [conv.cpp:71]   --->   Operation 1741 'fadd' 'tmp_34_3_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 522 <SV = 434> <Delay = 7.25>
ST_522 : Operation 1742 [4/5] (7.25ns)   --->   "%tmp_34_3_3 = fadd float %tmp_34_3_2, %tmp_33_3_3" [conv.cpp:71]   --->   Operation 1742 'fadd' 'tmp_34_3_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 523 <SV = 435> <Delay = 7.25>
ST_523 : Operation 1743 [3/5] (7.25ns)   --->   "%tmp_34_3_3 = fadd float %tmp_34_3_2, %tmp_33_3_3" [conv.cpp:71]   --->   Operation 1743 'fadd' 'tmp_34_3_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 524 <SV = 436> <Delay = 7.25>
ST_524 : Operation 1744 [2/5] (7.25ns)   --->   "%tmp_34_3_3 = fadd float %tmp_34_3_2, %tmp_33_3_3" [conv.cpp:71]   --->   Operation 1744 'fadd' 'tmp_34_3_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 525 <SV = 437> <Delay = 7.25>
ST_525 : Operation 1745 [1/5] (7.25ns)   --->   "%tmp_34_3_3 = fadd float %tmp_34_3_2, %tmp_33_3_3" [conv.cpp:71]   --->   Operation 1745 'fadd' 'tmp_34_3_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 526 <SV = 438> <Delay = 8.75>
ST_526 : Operation 1746 [1/1] (0.00ns)   --->   "%tmp_34_3_3_cast = bitcast float %tmp_34_3_3 to i32" [conv.cpp:71]   --->   Operation 1746 'bitcast' 'tmp_34_3_3_cast' <Predicate = true> <Delay = 0.00>
ST_526 : Operation 1747 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_29, i32 %tmp_34_3_3_cast, i4 -1)" [conv.cpp:71]   --->   Operation 1747 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 527 <SV = 439> <Delay = 8.75>
ST_527 : Operation 1748 [5/5] (8.75ns)   --->   "%gmem_addr_30_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)" [conv.cpp:71]   --->   Operation 1748 'writeresp' 'gmem_addr_30_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 528 <SV = 440> <Delay = 8.75>
ST_528 : Operation 1749 [4/5] (8.75ns)   --->   "%gmem_addr_30_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)" [conv.cpp:71]   --->   Operation 1749 'writeresp' 'gmem_addr_30_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 529 <SV = 441> <Delay = 8.75>
ST_529 : Operation 1750 [3/5] (8.75ns)   --->   "%gmem_addr_30_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)" [conv.cpp:71]   --->   Operation 1750 'writeresp' 'gmem_addr_30_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 530 <SV = 442> <Delay = 8.75>
ST_530 : Operation 1751 [2/5] (8.75ns)   --->   "%gmem_addr_30_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)" [conv.cpp:71]   --->   Operation 1751 'writeresp' 'gmem_addr_30_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 531 <SV = 443> <Delay = 8.75>
ST_531 : Operation 1752 [1/5] (8.75ns)   --->   "%gmem_addr_30_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)" [conv.cpp:71]   --->   Operation 1752 'writeresp' 'gmem_addr_30_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_531 : Operation 1753 [1/1] (0.00ns)   --->   "br label %32" [conv.cpp:66]   --->   Operation 1753 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'Parameter_r' [6]  (1 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr') [12]  (0 ns)
	bus request on port 'gmem' (conv.cpp:31) [30]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:31) [30]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:31) [30]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:31) [30]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:31) [30]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:31) [30]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:31) [30]  (8.75 ns)

 <State 9>: 1.65ns
The critical path consists of the following:
	'phi' operation ('indvar', conv.cpp:31) with incoming values : ('indvar_next', conv.cpp:31) [33]  (0 ns)
	'add' operation ('indvar_next', conv.cpp:31) [36]  (1.65 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:31) [43]  (8.75 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('parameter_buffer_add', conv.cpp:31) [44]  (0 ns)
	'store' operation (conv.cpp:31) of variable 'gmem_addr_read', conv.cpp:31 on array 'parameter_buffer', conv.cpp:29 [45]  (2.32 ns)

 <State 12>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('parameter_buffer_add_3', conv.cpp:35) [53]  (0 ns)
	'load' operation ('R_in', conv.cpp:35) on array 'parameter_buffer', conv.cpp:29 [54]  (2.32 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'load' operation ('R_in', conv.cpp:35) on array 'parameter_buffer', conv.cpp:29 [54]  (2.32 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'load' operation ('C_in', conv.cpp:36) on array 'parameter_buffer', conv.cpp:29 [56]  (2.32 ns)

 <State 15>: 6.69ns
The critical path consists of the following:
	'sub' operation ('tmp', conv.cpp:40) [61]  (2.55 ns)
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 16>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 17>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 18>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 19>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 20>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 21>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 22>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 23>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 24>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 25>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 26>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 27>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 28>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 29>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 30>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 31>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 32>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 33>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 34>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 35>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 36>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 37>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 38>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 39>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 40>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 41>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 42>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 43>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 44>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 45>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 46>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 47>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 48>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 49>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)

 <State 50>: 6.69ns
The critical path consists of the following:
	'sdiv' operation ('tmp_1', conv.cpp:40) [62]  (4.13 ns)
	'add' operation ('R_out', conv.cpp:40) [63]  (2.55 ns)

 <State 51>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp1', conv.cpp:43) [67]  (8.51 ns)

 <State 52>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_5', conv.cpp:43) [68]  (8.51 ns)

 <State 53>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1') [70]  (0 ns)
	bus request on port 'gmem' (conv.cpp:43) [71]  (8.75 ns)

 <State 54>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', conv.cpp:43) [74]  (0 ns)
	'add' operation ('i', conv.cpp:43) [77]  (2.52 ns)

 <State 55>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' [82]  (8.75 ns)

 <State 56>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' [86]  (8.75 ns)

 <State 57>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' [86]  (8.75 ns)

 <State 58>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' [86]  (8.75 ns)

 <State 59>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' [86]  (8.75 ns)

 <State 60>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' [86]  (8.75 ns)

 <State 61>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp_9', conv.cpp:49) [91]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 62>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('exitcond', conv.cpp:52) [100]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 63>: 8.51ns
The critical path consists of the following:
	'phi' operation ('r1') with incoming values : ('r1', conv.cpp:55) [108]  (0 ns)
	'mul' operation ('tmp_8', conv.cpp:71) [116]  (8.51 ns)

 <State 64>: 2.55ns
The critical path consists of the following:
	'add' operation ('tmp_27', conv.cpp:71) [117]  (2.55 ns)

 <State 65>: 8.51ns
The critical path consists of the following:
	'phi' operation ('c1') with incoming values : ('c1', conv.cpp:58) [120]  (0 ns)
	'mul' operation ('tmp_11', conv.cpp:71) [128]  (8.51 ns)

 <State 66>: 5.81ns
The critical path consists of the following:
	'sub' operation ('p_neg', conv.cpp:34) [133]  (2.55 ns)
	'sub' operation ('p_neg_t', conv.cpp:34) [135]  (2.49 ns)
	'select' operation ('tmp_45', conv.cpp:34) [137]  (0 ns)
	'select' operation ('tmp_46', conv.cpp:34) [138]  (0.768 ns)

 <State 67>: 8.51ns
The critical path consists of the following:
	'phi' operation ('cho', conv.cpp:61) with incoming values : ('cho_1_3', conv.cpp:61) [142]  (0 ns)
	'mul' operation ('tmp_24', conv.cpp:71) [150]  (8.51 ns)

 <State 68>: 2.55ns
The critical path consists of the following:
	'add' operation ('tmp_25', conv.cpp:71) [151]  (2.55 ns)

 <State 69>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_26', conv.cpp:71) [152]  (8.51 ns)

 <State 70>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_23', conv.cpp:71) [149]  (8.51 ns)

 <State 71>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp_55', conv.cpp:66) [172]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 72>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_37', conv.cpp:71) [177]  (8.51 ns)

 <State 73>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_42', conv.cpp:71) [188]  (8.51 ns)

 <State 74>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_39', conv.cpp:71) [179]  (8.51 ns)

 <State 75>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_29', conv.cpp:71) [190]  (8.51 ns)

 <State 76>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [185]  (8.75 ns)

 <State 77>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [185]  (8.75 ns)

 <State 78>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [185]  (8.75 ns)

 <State 79>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [185]  (8.75 ns)

 <State 80>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [185]  (8.75 ns)

 <State 81>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [185]  (8.75 ns)

 <State 82>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [185]  (8.75 ns)

 <State 83>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [186]  (8.75 ns)

 <State 84>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [197]  (8.75 ns)

 <State 85>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [200]  (8.75 ns)

 <State 86>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [200]  (8.75 ns)

 <State 87>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [200]  (8.75 ns)

 <State 88>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [201]  (8.75 ns)

 <State 89>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34', conv.cpp:71) [203]  (7.26 ns)

 <State 90>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34', conv.cpp:71) [203]  (7.26 ns)

 <State 91>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34', conv.cpp:71) [203]  (7.26 ns)

 <State 92>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34', conv.cpp:71) [203]  (7.26 ns)

 <State 93>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [205]  (8.75 ns)

 <State 94>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (conv.cpp:71) [206]  (8.75 ns)

 <State 95>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [207]  (8.75 ns)

 <State 96>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [207]  (8.75 ns)

 <State 97>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [207]  (8.75 ns)

 <State 98>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [207]  (8.75 ns)

 <State 99>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [207]  (8.75 ns)

 <State 100>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_21_0_1', conv.cpp:71) [213]  (8.51 ns)

 <State 101>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_26_0_1', conv.cpp:71) [224]  (8.51 ns)

 <State 102>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_23_0_1', conv.cpp:71) [215]  (8.51 ns)

 <State 103>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_29_0_1', conv.cpp:71) [226]  (8.51 ns)

 <State 104>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [221]  (8.75 ns)

 <State 105>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [221]  (8.75 ns)

 <State 106>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [221]  (8.75 ns)

 <State 107>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [221]  (8.75 ns)

 <State 108>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [221]  (8.75 ns)

 <State 109>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [221]  (8.75 ns)

 <State 110>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [221]  (8.75 ns)

 <State 111>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [222]  (8.75 ns)

 <State 112>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [233]  (8.75 ns)

 <State 113>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_0_1', conv.cpp:71) [235]  (5.7 ns)

 <State 114>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_0_1', conv.cpp:71) [235]  (5.7 ns)

 <State 115>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_0_1', conv.cpp:71) [235]  (5.7 ns)

 <State 116>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_0_1', conv.cpp:71) [235]  (5.7 ns)

 <State 117>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_0_1', conv.cpp:71) [236]  (7.26 ns)

 <State 118>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_0_1', conv.cpp:71) [236]  (7.26 ns)

 <State 119>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_0_1', conv.cpp:71) [236]  (7.26 ns)

 <State 120>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_0_1', conv.cpp:71) [236]  (7.26 ns)

 <State 121>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_0_1', conv.cpp:71) [236]  (7.26 ns)

 <State 122>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (conv.cpp:71) [239]  (8.75 ns)

 <State 123>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [240]  (8.75 ns)

 <State 124>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [240]  (8.75 ns)

 <State 125>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [240]  (8.75 ns)

 <State 126>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [240]  (8.75 ns)

 <State 127>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [240]  (8.75 ns)

 <State 128>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_21_0_2', conv.cpp:71) [246]  (8.51 ns)

 <State 129>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_26_0_2', conv.cpp:71) [257]  (8.51 ns)

 <State 130>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_23_0_2', conv.cpp:71) [248]  (8.51 ns)

 <State 131>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_29_0_2', conv.cpp:71) [259]  (8.51 ns)

 <State 132>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [254]  (8.75 ns)

 <State 133>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [254]  (8.75 ns)

 <State 134>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [254]  (8.75 ns)

 <State 135>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [254]  (8.75 ns)

 <State 136>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [254]  (8.75 ns)

 <State 137>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [254]  (8.75 ns)

 <State 138>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [254]  (8.75 ns)

 <State 139>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [255]  (8.75 ns)

 <State 140>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [266]  (8.75 ns)

 <State 141>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_0_2', conv.cpp:71) [268]  (5.7 ns)

 <State 142>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_0_2', conv.cpp:71) [268]  (5.7 ns)

 <State 143>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_0_2', conv.cpp:71) [268]  (5.7 ns)

 <State 144>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_0_2', conv.cpp:71) [268]  (5.7 ns)

 <State 145>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_0_2', conv.cpp:71) [269]  (7.26 ns)

 <State 146>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_0_2', conv.cpp:71) [269]  (7.26 ns)

 <State 147>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_0_2', conv.cpp:71) [269]  (7.26 ns)

 <State 148>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_0_2', conv.cpp:71) [269]  (7.26 ns)

 <State 149>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_0_2', conv.cpp:71) [269]  (7.26 ns)

 <State 150>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (conv.cpp:71) [272]  (8.75 ns)

 <State 151>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [273]  (8.75 ns)

 <State 152>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [273]  (8.75 ns)

 <State 153>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [273]  (8.75 ns)

 <State 154>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [273]  (8.75 ns)

 <State 155>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [273]  (8.75 ns)

 <State 156>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_21_0_3', conv.cpp:71) [279]  (8.51 ns)

 <State 157>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_26_0_3', conv.cpp:71) [290]  (8.51 ns)

 <State 158>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_23_0_3', conv.cpp:71) [281]  (8.51 ns)

 <State 159>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_29_0_3', conv.cpp:71) [292]  (8.51 ns)

 <State 160>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [287]  (8.75 ns)

 <State 161>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [287]  (8.75 ns)

 <State 162>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [287]  (8.75 ns)

 <State 163>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [287]  (8.75 ns)

 <State 164>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [287]  (8.75 ns)

 <State 165>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [287]  (8.75 ns)

 <State 166>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [287]  (8.75 ns)

 <State 167>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [288]  (8.75 ns)

 <State 168>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [299]  (8.75 ns)

 <State 169>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_0_3', conv.cpp:71) [301]  (5.7 ns)

 <State 170>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_0_3', conv.cpp:71) [301]  (5.7 ns)

 <State 171>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_0_3', conv.cpp:71) [301]  (5.7 ns)

 <State 172>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_0_3', conv.cpp:71) [301]  (5.7 ns)

 <State 173>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_0_3', conv.cpp:71) [302]  (7.26 ns)

 <State 174>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_0_3', conv.cpp:71) [302]  (7.26 ns)

 <State 175>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_0_3', conv.cpp:71) [302]  (7.26 ns)

 <State 176>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_0_3', conv.cpp:71) [302]  (7.26 ns)

 <State 177>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_0_3', conv.cpp:71) [302]  (7.26 ns)

 <State 178>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (conv.cpp:71) [305]  (8.75 ns)

 <State 179>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [306]  (8.75 ns)

 <State 180>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [306]  (8.75 ns)

 <State 181>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [306]  (8.75 ns)

 <State 182>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [306]  (8.75 ns)

 <State 183>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [306]  (8.75 ns)

 <State 184>: 2.55ns
The critical path consists of the following:
	'add' operation ('tmp_15_1', conv.cpp:71) [318]  (2.55 ns)

 <State 185>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_16_1', conv.cpp:71) [319]  (8.51 ns)

 <State 186>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_13_1', conv.cpp:71) [316]  (8.51 ns)

 <State 187>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp_56', conv.cpp:66) [329]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 188>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_21_1', conv.cpp:71) [334]  (8.51 ns)

 <State 189>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_26_1', conv.cpp:71) [345]  (8.51 ns)

 <State 190>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_23_1', conv.cpp:71) [336]  (8.51 ns)

 <State 191>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_29_1', conv.cpp:71) [347]  (8.51 ns)

 <State 192>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [342]  (8.75 ns)

 <State 193>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [342]  (8.75 ns)

 <State 194>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [342]  (8.75 ns)

 <State 195>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [342]  (8.75 ns)

 <State 196>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [342]  (8.75 ns)

 <State 197>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [342]  (8.75 ns)

 <State 198>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [342]  (8.75 ns)

 <State 199>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [343]  (8.75 ns)

 <State 200>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [354]  (8.75 ns)

 <State 201>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [357]  (8.75 ns)

 <State 202>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [357]  (8.75 ns)

 <State 203>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [357]  (8.75 ns)

 <State 204>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [358]  (8.75 ns)

 <State 205>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_1', conv.cpp:71) [360]  (7.26 ns)

 <State 206>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_1', conv.cpp:71) [360]  (7.26 ns)

 <State 207>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_1', conv.cpp:71) [360]  (7.26 ns)

 <State 208>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_1', conv.cpp:71) [360]  (7.26 ns)

 <State 209>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [362]  (8.75 ns)

 <State 210>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (conv.cpp:71) [363]  (8.75 ns)

 <State 211>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [364]  (8.75 ns)

 <State 212>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [364]  (8.75 ns)

 <State 213>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [364]  (8.75 ns)

 <State 214>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [364]  (8.75 ns)

 <State 215>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [364]  (8.75 ns)

 <State 216>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_21_1_1', conv.cpp:71) [370]  (8.51 ns)

 <State 217>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_26_1_1', conv.cpp:71) [381]  (8.51 ns)

 <State 218>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_23_1_1', conv.cpp:71) [372]  (8.51 ns)

 <State 219>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_29_1_1', conv.cpp:71) [383]  (8.51 ns)

 <State 220>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [378]  (8.75 ns)

 <State 221>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [378]  (8.75 ns)

 <State 222>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [378]  (8.75 ns)

 <State 223>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [378]  (8.75 ns)

 <State 224>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [378]  (8.75 ns)

 <State 225>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [378]  (8.75 ns)

 <State 226>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [378]  (8.75 ns)

 <State 227>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [379]  (8.75 ns)

 <State 228>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [390]  (8.75 ns)

 <State 229>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_1_1', conv.cpp:71) [392]  (5.7 ns)

 <State 230>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_1_1', conv.cpp:71) [392]  (5.7 ns)

 <State 231>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_1_1', conv.cpp:71) [392]  (5.7 ns)

 <State 232>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_1_1', conv.cpp:71) [392]  (5.7 ns)

 <State 233>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_1_1', conv.cpp:71) [393]  (7.26 ns)

 <State 234>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_1_1', conv.cpp:71) [393]  (7.26 ns)

 <State 235>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_1_1', conv.cpp:71) [393]  (7.26 ns)

 <State 236>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_1_1', conv.cpp:71) [393]  (7.26 ns)

 <State 237>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_1_1', conv.cpp:71) [393]  (7.26 ns)

 <State 238>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (conv.cpp:71) [396]  (8.75 ns)

 <State 239>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [397]  (8.75 ns)

 <State 240>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [397]  (8.75 ns)

 <State 241>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [397]  (8.75 ns)

 <State 242>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [397]  (8.75 ns)

 <State 243>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [397]  (8.75 ns)

 <State 244>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_21_1_2', conv.cpp:71) [403]  (8.51 ns)

 <State 245>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_26_1_2', conv.cpp:71) [414]  (8.51 ns)

 <State 246>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_23_1_2', conv.cpp:71) [405]  (8.51 ns)

 <State 247>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_29_1_2', conv.cpp:71) [416]  (8.51 ns)

 <State 248>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [411]  (8.75 ns)

 <State 249>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [411]  (8.75 ns)

 <State 250>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [411]  (8.75 ns)

 <State 251>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [411]  (8.75 ns)

 <State 252>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [411]  (8.75 ns)

 <State 253>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [411]  (8.75 ns)

 <State 254>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [411]  (8.75 ns)

 <State 255>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [412]  (8.75 ns)

 <State 256>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [423]  (8.75 ns)

 <State 257>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_1_2', conv.cpp:71) [425]  (5.7 ns)

 <State 258>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_1_2', conv.cpp:71) [425]  (5.7 ns)

 <State 259>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_1_2', conv.cpp:71) [425]  (5.7 ns)

 <State 260>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_1_2', conv.cpp:71) [425]  (5.7 ns)

 <State 261>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_1_2', conv.cpp:71) [426]  (7.26 ns)

 <State 262>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_1_2', conv.cpp:71) [426]  (7.26 ns)

 <State 263>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_1_2', conv.cpp:71) [426]  (7.26 ns)

 <State 264>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_1_2', conv.cpp:71) [426]  (7.26 ns)

 <State 265>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_1_2', conv.cpp:71) [426]  (7.26 ns)

 <State 266>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (conv.cpp:71) [429]  (8.75 ns)

 <State 267>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [430]  (8.75 ns)

 <State 268>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [430]  (8.75 ns)

 <State 269>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [430]  (8.75 ns)

 <State 270>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [430]  (8.75 ns)

 <State 271>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [430]  (8.75 ns)

 <State 272>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_21_1_3', conv.cpp:71) [436]  (8.51 ns)

 <State 273>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_26_1_3', conv.cpp:71) [447]  (8.51 ns)

 <State 274>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_23_1_3', conv.cpp:71) [438]  (8.51 ns)

 <State 275>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_29_1_3', conv.cpp:71) [449]  (8.51 ns)

 <State 276>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [444]  (8.75 ns)

 <State 277>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [444]  (8.75 ns)

 <State 278>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [444]  (8.75 ns)

 <State 279>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [444]  (8.75 ns)

 <State 280>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [444]  (8.75 ns)

 <State 281>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [444]  (8.75 ns)

 <State 282>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [444]  (8.75 ns)

 <State 283>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [445]  (8.75 ns)

 <State 284>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [456]  (8.75 ns)

 <State 285>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_1_3', conv.cpp:71) [458]  (5.7 ns)

 <State 286>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_1_3', conv.cpp:71) [458]  (5.7 ns)

 <State 287>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_1_3', conv.cpp:71) [458]  (5.7 ns)

 <State 288>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_1_3', conv.cpp:71) [458]  (5.7 ns)

 <State 289>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_1_3', conv.cpp:71) [459]  (7.26 ns)

 <State 290>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_1_3', conv.cpp:71) [459]  (7.26 ns)

 <State 291>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_1_3', conv.cpp:71) [459]  (7.26 ns)

 <State 292>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_1_3', conv.cpp:71) [459]  (7.26 ns)

 <State 293>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_1_3', conv.cpp:71) [459]  (7.26 ns)

 <State 294>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (conv.cpp:71) [462]  (8.75 ns)

 <State 295>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [463]  (8.75 ns)

 <State 296>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [463]  (8.75 ns)

 <State 297>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [463]  (8.75 ns)

 <State 298>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [463]  (8.75 ns)

 <State 299>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [463]  (8.75 ns)

 <State 300>: 2.55ns
The critical path consists of the following:
	'add' operation ('tmp_15_2', conv.cpp:71) [475]  (2.55 ns)

 <State 301>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_16_2', conv.cpp:71) [476]  (8.51 ns)

 <State 302>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_13_2', conv.cpp:71) [473]  (8.51 ns)

 <State 303>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp_57', conv.cpp:66) [486]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 304>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_21_2', conv.cpp:71) [491]  (8.51 ns)

 <State 305>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_26_2', conv.cpp:71) [502]  (8.51 ns)

 <State 306>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_23_2', conv.cpp:71) [493]  (8.51 ns)

 <State 307>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_29_2', conv.cpp:71) [504]  (8.51 ns)

 <State 308>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [499]  (8.75 ns)

 <State 309>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [499]  (8.75 ns)

 <State 310>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [499]  (8.75 ns)

 <State 311>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [499]  (8.75 ns)

 <State 312>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [499]  (8.75 ns)

 <State 313>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [499]  (8.75 ns)

 <State 314>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [499]  (8.75 ns)

 <State 315>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [500]  (8.75 ns)

 <State 316>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [511]  (8.75 ns)

 <State 317>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [514]  (8.75 ns)

 <State 318>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [514]  (8.75 ns)

 <State 319>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [514]  (8.75 ns)

 <State 320>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [515]  (8.75 ns)

 <State 321>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_2', conv.cpp:71) [517]  (7.26 ns)

 <State 322>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_2', conv.cpp:71) [517]  (7.26 ns)

 <State 323>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_2', conv.cpp:71) [517]  (7.26 ns)

 <State 324>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_2', conv.cpp:71) [517]  (7.26 ns)

 <State 325>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [519]  (8.75 ns)

 <State 326>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (conv.cpp:71) [520]  (8.75 ns)

 <State 327>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [521]  (8.75 ns)

 <State 328>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [521]  (8.75 ns)

 <State 329>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [521]  (8.75 ns)

 <State 330>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [521]  (8.75 ns)

 <State 331>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [521]  (8.75 ns)

 <State 332>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_21_2_1', conv.cpp:71) [527]  (8.51 ns)

 <State 333>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_26_2_1', conv.cpp:71) [538]  (8.51 ns)

 <State 334>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_23_2_1', conv.cpp:71) [529]  (8.51 ns)

 <State 335>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_29_2_1', conv.cpp:71) [540]  (8.51 ns)

 <State 336>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [535]  (8.75 ns)

 <State 337>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [535]  (8.75 ns)

 <State 338>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [535]  (8.75 ns)

 <State 339>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [535]  (8.75 ns)

 <State 340>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [535]  (8.75 ns)

 <State 341>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [535]  (8.75 ns)

 <State 342>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [535]  (8.75 ns)

 <State 343>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [536]  (8.75 ns)

 <State 344>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [547]  (8.75 ns)

 <State 345>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_2_1', conv.cpp:71) [549]  (5.7 ns)

 <State 346>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_2_1', conv.cpp:71) [549]  (5.7 ns)

 <State 347>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_2_1', conv.cpp:71) [549]  (5.7 ns)

 <State 348>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_2_1', conv.cpp:71) [549]  (5.7 ns)

 <State 349>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_2_1', conv.cpp:71) [550]  (7.26 ns)

 <State 350>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_2_1', conv.cpp:71) [550]  (7.26 ns)

 <State 351>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_2_1', conv.cpp:71) [550]  (7.26 ns)

 <State 352>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_2_1', conv.cpp:71) [550]  (7.26 ns)

 <State 353>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_2_1', conv.cpp:71) [550]  (7.26 ns)

 <State 354>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (conv.cpp:71) [553]  (8.75 ns)

 <State 355>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [554]  (8.75 ns)

 <State 356>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [554]  (8.75 ns)

 <State 357>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [554]  (8.75 ns)

 <State 358>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [554]  (8.75 ns)

 <State 359>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [554]  (8.75 ns)

 <State 360>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_21_2_2', conv.cpp:71) [560]  (8.51 ns)

 <State 361>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_26_2_2', conv.cpp:71) [571]  (8.51 ns)

 <State 362>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_23_2_2', conv.cpp:71) [562]  (8.51 ns)

 <State 363>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_29_2_2', conv.cpp:71) [573]  (8.51 ns)

 <State 364>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [568]  (8.75 ns)

 <State 365>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [568]  (8.75 ns)

 <State 366>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [568]  (8.75 ns)

 <State 367>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [568]  (8.75 ns)

 <State 368>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [568]  (8.75 ns)

 <State 369>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [568]  (8.75 ns)

 <State 370>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [568]  (8.75 ns)

 <State 371>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [569]  (8.75 ns)

 <State 372>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [580]  (8.75 ns)

 <State 373>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_2_2', conv.cpp:71) [582]  (5.7 ns)

 <State 374>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_2_2', conv.cpp:71) [582]  (5.7 ns)

 <State 375>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_2_2', conv.cpp:71) [582]  (5.7 ns)

 <State 376>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_2_2', conv.cpp:71) [582]  (5.7 ns)

 <State 377>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_2_2', conv.cpp:71) [583]  (7.26 ns)

 <State 378>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_2_2', conv.cpp:71) [583]  (7.26 ns)

 <State 379>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_2_2', conv.cpp:71) [583]  (7.26 ns)

 <State 380>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_2_2', conv.cpp:71) [583]  (7.26 ns)

 <State 381>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_2_2', conv.cpp:71) [583]  (7.26 ns)

 <State 382>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (conv.cpp:71) [586]  (8.75 ns)

 <State 383>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [587]  (8.75 ns)

 <State 384>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [587]  (8.75 ns)

 <State 385>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [587]  (8.75 ns)

 <State 386>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [587]  (8.75 ns)

 <State 387>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [587]  (8.75 ns)

 <State 388>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_21_2_3', conv.cpp:71) [593]  (8.51 ns)

 <State 389>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_26_2_3', conv.cpp:71) [604]  (8.51 ns)

 <State 390>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_23_2_3', conv.cpp:71) [595]  (8.51 ns)

 <State 391>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_29_2_3', conv.cpp:71) [606]  (8.51 ns)

 <State 392>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [601]  (8.75 ns)

 <State 393>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [601]  (8.75 ns)

 <State 394>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [601]  (8.75 ns)

 <State 395>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [601]  (8.75 ns)

 <State 396>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [601]  (8.75 ns)

 <State 397>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [601]  (8.75 ns)

 <State 398>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [601]  (8.75 ns)

 <State 399>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [602]  (8.75 ns)

 <State 400>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [613]  (8.75 ns)

 <State 401>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_2_3', conv.cpp:71) [615]  (5.7 ns)

 <State 402>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_2_3', conv.cpp:71) [615]  (5.7 ns)

 <State 403>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_2_3', conv.cpp:71) [615]  (5.7 ns)

 <State 404>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_2_3', conv.cpp:71) [615]  (5.7 ns)

 <State 405>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_2_3', conv.cpp:71) [616]  (7.26 ns)

 <State 406>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_2_3', conv.cpp:71) [616]  (7.26 ns)

 <State 407>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_2_3', conv.cpp:71) [616]  (7.26 ns)

 <State 408>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_2_3', conv.cpp:71) [616]  (7.26 ns)

 <State 409>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_2_3', conv.cpp:71) [616]  (7.26 ns)

 <State 410>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (conv.cpp:71) [619]  (8.75 ns)

 <State 411>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [620]  (8.75 ns)

 <State 412>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [620]  (8.75 ns)

 <State 413>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [620]  (8.75 ns)

 <State 414>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [620]  (8.75 ns)

 <State 415>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [620]  (8.75 ns)

 <State 416>: 2.55ns
The critical path consists of the following:
	'add' operation ('tmp_15_3', conv.cpp:71) [632]  (2.55 ns)

 <State 417>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_16_3', conv.cpp:71) [633]  (8.51 ns)

 <State 418>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_13_3', conv.cpp:71) [630]  (8.51 ns)

 <State 419>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp_58', conv.cpp:66) [643]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 420>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_21_3', conv.cpp:71) [648]  (8.51 ns)

 <State 421>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_26_3', conv.cpp:71) [659]  (8.51 ns)

 <State 422>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_23_3', conv.cpp:71) [650]  (8.51 ns)

 <State 423>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_29_3', conv.cpp:71) [661]  (8.51 ns)

 <State 424>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [656]  (8.75 ns)

 <State 425>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [656]  (8.75 ns)

 <State 426>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [656]  (8.75 ns)

 <State 427>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [656]  (8.75 ns)

 <State 428>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [656]  (8.75 ns)

 <State 429>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [656]  (8.75 ns)

 <State 430>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [656]  (8.75 ns)

 <State 431>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [657]  (8.75 ns)

 <State 432>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [668]  (8.75 ns)

 <State 433>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [671]  (8.75 ns)

 <State 434>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [671]  (8.75 ns)

 <State 435>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [671]  (8.75 ns)

 <State 436>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [672]  (8.75 ns)

 <State 437>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_3', conv.cpp:71) [674]  (7.26 ns)

 <State 438>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_3', conv.cpp:71) [674]  (7.26 ns)

 <State 439>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_3', conv.cpp:71) [674]  (7.26 ns)

 <State 440>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_3', conv.cpp:71) [674]  (7.26 ns)

 <State 441>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [676]  (8.75 ns)

 <State 442>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (conv.cpp:71) [677]  (8.75 ns)

 <State 443>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [678]  (8.75 ns)

 <State 444>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [678]  (8.75 ns)

 <State 445>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [678]  (8.75 ns)

 <State 446>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [678]  (8.75 ns)

 <State 447>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [678]  (8.75 ns)

 <State 448>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_21_3_1', conv.cpp:71) [684]  (8.51 ns)

 <State 449>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_26_3_1', conv.cpp:71) [695]  (8.51 ns)

 <State 450>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_23_3_1', conv.cpp:71) [686]  (8.51 ns)

 <State 451>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_29_3_1', conv.cpp:71) [697]  (8.51 ns)

 <State 452>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [692]  (8.75 ns)

 <State 453>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [692]  (8.75 ns)

 <State 454>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [692]  (8.75 ns)

 <State 455>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [692]  (8.75 ns)

 <State 456>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [692]  (8.75 ns)

 <State 457>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [692]  (8.75 ns)

 <State 458>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [692]  (8.75 ns)

 <State 459>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [693]  (8.75 ns)

 <State 460>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [704]  (8.75 ns)

 <State 461>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_3_1', conv.cpp:71) [706]  (5.7 ns)

 <State 462>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_3_1', conv.cpp:71) [706]  (5.7 ns)

 <State 463>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_3_1', conv.cpp:71) [706]  (5.7 ns)

 <State 464>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_3_1', conv.cpp:71) [706]  (5.7 ns)

 <State 465>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_3_1', conv.cpp:71) [707]  (7.26 ns)

 <State 466>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_3_1', conv.cpp:71) [707]  (7.26 ns)

 <State 467>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_3_1', conv.cpp:71) [707]  (7.26 ns)

 <State 468>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_3_1', conv.cpp:71) [707]  (7.26 ns)

 <State 469>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_3_1', conv.cpp:71) [707]  (7.26 ns)

 <State 470>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (conv.cpp:71) [710]  (8.75 ns)

 <State 471>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [711]  (8.75 ns)

 <State 472>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [711]  (8.75 ns)

 <State 473>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [711]  (8.75 ns)

 <State 474>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [711]  (8.75 ns)

 <State 475>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [711]  (8.75 ns)

 <State 476>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_21_3_2', conv.cpp:71) [717]  (8.51 ns)

 <State 477>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_26_3_2', conv.cpp:71) [728]  (8.51 ns)

 <State 478>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_23_3_2', conv.cpp:71) [719]  (8.51 ns)

 <State 479>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_29_3_2', conv.cpp:71) [730]  (8.51 ns)

 <State 480>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [725]  (8.75 ns)

 <State 481>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [725]  (8.75 ns)

 <State 482>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [725]  (8.75 ns)

 <State 483>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [725]  (8.75 ns)

 <State 484>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [725]  (8.75 ns)

 <State 485>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [725]  (8.75 ns)

 <State 486>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [725]  (8.75 ns)

 <State 487>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [726]  (8.75 ns)

 <State 488>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [737]  (8.75 ns)

 <State 489>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_3_2', conv.cpp:71) [739]  (5.7 ns)

 <State 490>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_3_2', conv.cpp:71) [739]  (5.7 ns)

 <State 491>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_3_2', conv.cpp:71) [739]  (5.7 ns)

 <State 492>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_3_2', conv.cpp:71) [739]  (5.7 ns)

 <State 493>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_3_2', conv.cpp:71) [740]  (7.26 ns)

 <State 494>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_3_2', conv.cpp:71) [740]  (7.26 ns)

 <State 495>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_3_2', conv.cpp:71) [740]  (7.26 ns)

 <State 496>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_3_2', conv.cpp:71) [740]  (7.26 ns)

 <State 497>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_3_2', conv.cpp:71) [740]  (7.26 ns)

 <State 498>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (conv.cpp:71) [743]  (8.75 ns)

 <State 499>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [744]  (8.75 ns)

 <State 500>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [744]  (8.75 ns)

 <State 501>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [744]  (8.75 ns)

 <State 502>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [744]  (8.75 ns)

 <State 503>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [744]  (8.75 ns)

 <State 504>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_21_3_3', conv.cpp:71) [750]  (8.51 ns)

 <State 505>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_29_3_3', conv.cpp:71) [763]  (8.51 ns)

 <State 506>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_23_3_3', conv.cpp:71) [752]  (8.51 ns)

 <State 507>: 5.1ns
The critical path consists of the following:
	'add' operation ('tmp_24_3_3', conv.cpp:71) [753]  (2.55 ns)
	'add' operation ('W6_sum15', conv.cpp:71) [755]  (2.55 ns)

 <State 508>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [758]  (8.75 ns)

 <State 509>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [758]  (8.75 ns)

 <State 510>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [758]  (8.75 ns)

 <State 511>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [758]  (8.75 ns)

 <State 512>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [758]  (8.75 ns)

 <State 513>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [758]  (8.75 ns)

 <State 514>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv.cpp:71) [758]  (8.75 ns)

 <State 515>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [759]  (8.75 ns)

 <State 516>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv.cpp:71) [770]  (8.75 ns)

 <State 517>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_3_3', conv.cpp:71) [772]  (5.7 ns)

 <State 518>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_3_3', conv.cpp:71) [772]  (5.7 ns)

 <State 519>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_3_3', conv.cpp:71) [772]  (5.7 ns)

 <State 520>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_33_3_3', conv.cpp:71) [772]  (5.7 ns)

 <State 521>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_3_3', conv.cpp:71) [773]  (7.26 ns)

 <State 522>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_3_3', conv.cpp:71) [773]  (7.26 ns)

 <State 523>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_3_3', conv.cpp:71) [773]  (7.26 ns)

 <State 524>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_3_3', conv.cpp:71) [773]  (7.26 ns)

 <State 525>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_3_3', conv.cpp:71) [773]  (7.26 ns)

 <State 526>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (conv.cpp:71) [776]  (8.75 ns)

 <State 527>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [777]  (8.75 ns)

 <State 528>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [777]  (8.75 ns)

 <State 529>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [777]  (8.75 ns)

 <State 530>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [777]  (8.75 ns)

 <State 531>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv.cpp:71) [777]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527
	State 528
	State 529
	State 530
	State 531


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
