****************************************
Report : timing
        -path_type short
        -delay_type max
        -max_paths 50
        -report_by design
        -nosplit
Design : riscv_core
Version: O-2018.06-SP1
Date   : Tue Mar  5 10:52:14 2024
****************************************

  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                               Incr      Path  
  -------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                             0.00      0.00
  clock network delay (ideal)                                         0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)         0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)          0.09      0.09 f
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.54      4.63 f
  data arrival time                                                             4.63

  clock CLK_I (rise edge)                                             5.00      5.00
  clock network delay (ideal)                                         0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                 -0.03      4.97
  data required time                                                            4.97
  -------------------------------------------------------------------------------------------
  data required time                                                            4.97
  data arrival time                                                            -4.63
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                   0.34



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                               Incr      Path  
  -------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                             0.00      0.00
  clock network delay (ideal)                                         0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)         0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)          0.09      0.09 f
  ...
  id_stage_i/alu_operand_b_ex_o_reg_26_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.54      4.63 f
  data arrival time                                                             4.63

  clock CLK_I (rise edge)                                             5.00      5.00
  clock network delay (ideal)                                         0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                 -0.03      4.97
  data required time                                                            4.97
  -------------------------------------------------------------------------------------------
  data required time                                                            4.97
  data arrival time                                                            -4.63
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                   0.34



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_operand_b_ex_o_reg_26_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.54      4.63 f
  data arrival time                                                              4.63

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.63
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.34



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_29_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/alu_operand_b_ex_o_reg_29_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.53      4.62 f
  data arrival time                                                              4.62

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.62
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.35



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.53      4.62 f
  data arrival time                                                              4.62

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.62
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.35



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/alu_operand_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.53      4.62 f
  data arrival time                                                              4.62

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.62
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.35



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_30_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_30_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.53      4.62 f
  data arrival time                                                              4.62

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_30_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.62
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.35



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_30_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_operand_b_ex_o_reg_30_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.52      4.62 f
  data arrival time                                                              4.62

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_30_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.62
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.35



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_29_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_operand_b_ex_o_reg_29_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.52      4.62 f
  data arrival time                                                              4.62

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.62
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.35



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/alu_operand_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.52      4.62 f
  data arrival time                                                              4.62

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.62
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.35



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_29_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.52      4.62 f
  data arrival time                                                              4.62

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.62
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.35



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_30_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/alu_operand_b_ex_o_reg_30_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.52      4.62 f
  data arrival time                                                              4.62

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_30_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.62
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.35



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_operand_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.52      4.62 f
  data arrival time                                                              4.62

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.62
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.35



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_operand_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.52      4.62 f
  data arrival time                                                              4.62

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.62
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.35



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.52      4.62 f
  data arrival time                                                              4.62

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.62
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.36



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_31_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/alu_operand_b_ex_o_reg_31_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.52      4.61 f
  data arrival time                                                              4.61

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_31_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.61
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.36



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_31_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_31_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.52      4.61 f
  data arrival time                                                              4.61

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_31_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.61
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.36



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_31_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_operand_b_ex_o_reg_31_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.52      4.61 f
  data arrival time                                                              4.61

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_31_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.61
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.36



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_7__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_7__27_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.52      4.61 f
  data arrival time                                                              4.61

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_7__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.61
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.36



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_24__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_24__27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.51      4.61 f
  data arrival time                                                              4.61

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_24__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.61
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.36



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_29__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_29__27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.51      4.61 f
  data arrival time                                                              4.61

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_29__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.61
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.36



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_3__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_3__27_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.51      4.61 f
  data arrival time                                                              4.61

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_3__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.61
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.36



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_6__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_6__27_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.51      4.61 f
  data arrival time                                                              4.61

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_6__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.61
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.36



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_31__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_31__27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.51      4.61 f
  data arrival time                                                              4.61

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_31__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.61
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.36



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_20__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_20__27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.51      4.61 f
  data arrival time                                                              4.61

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_20__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.61
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_28__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_28__27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.51      4.61 f
  data arrival time                                                              4.61

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_28__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.61
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_25__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_25__27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.51      4.61 f
  data arrival time                                                              4.61

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_25__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.61
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_4__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_4__27_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.51      4.61 f
  data arrival time                                                              4.61

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_4__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.61
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_30__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_30__27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.51      4.61 f
  data arrival time                                                              4.61

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_30__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.61
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_26__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_26__27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.51      4.61 f
  data arrival time                                                              4.61

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_26__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.61
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_22__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_22__27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.51      4.61 f
  data arrival time                                                              4.61

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_22__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.61
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_27__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_27__27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.51      4.61 f
  data arrival time                                                              4.61

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_27__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.61
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_5__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_5__27_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.51      4.61 f
  data arrival time                                                              4.61

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_5__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.61
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_2__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_2__27_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.51      4.61 f
  data arrival time                                                              4.61

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_2__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.61
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_23__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_23__27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.51      4.61 f
  data arrival time                                                              4.61

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_23__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.61
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_21__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_21__27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.51      4.61 f
  data arrival time                                                              4.61

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_21__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.61
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_25_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_25_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.51      4.60 f
  data arrival time                                                              4.60

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_25_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.60
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_8__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_8__27_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.51      4.61 f
  data arrival time                                                              4.61

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_8__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.61
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_13__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_13__27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.51      4.60 f
  data arrival time                                                              4.60

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_13__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.60
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_12__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_12__27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.51      4.60 f
  data arrival time                                                              4.60

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_12__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.60
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_17__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_17__27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.51      4.60 f
  data arrival time                                                              4.60

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_17__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.60
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_25_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_operand_b_ex_o_reg_25_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.51      4.60 f
  data arrival time                                                              4.60

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_25_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.60
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_9__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_9__27_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.50      4.59 f
  data arrival time                                                              4.59

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_9__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.04      4.96
  data required time                                                             4.96
  --------------------------------------------------------------------------------------------
  data required time                                                             4.96
  data arrival time                                                             -4.59
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_10__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_10__27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.51      4.60 f
  data arrival time                                                              4.60

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_10__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.60
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_1__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_1__27_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.51      4.60 f
  data arrival time                                                              4.60

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_1__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.60
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_11__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_11__27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.51      4.60 f
  data arrival time                                                              4.60

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_11__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.60
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_15__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_15__27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.51      4.60 f
  data arrival time                                                              4.60

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_15__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.60
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_25_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/alu_operand_b_ex_o_reg_25_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.51      4.60 f
  data arrival time                                                              4.60

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_25_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.60
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_18__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_18__27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.51      4.60 f
  data arrival time                                                              4.60

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_18__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.60
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_14__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_0_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_0_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/registers_i/mem_reg_14__27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.51      4.60 f
  data arrival time                                                              4.60

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_14__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.60
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37


1
