# 2-State-Mealy-FSM-in-Verilog
This project implements a 2-state Mealy finite state machine in Verilog using input, output, clock, and reset signals.
