/* 
 * Copyright Â© 2012 Intel Corporation
 *
 * This library is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 2 of the License, or (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with this library. If not, see <http://www.gnu.org/licenses/>.
 *
 * Author: Benjamin Segovia <benjamin.segovia@intel.com>
 */

/**
 * \file sim_context.cpp
 * \author Benjamin Segovia <benjamin.segovia@intel.com>
 */
#include "backend/sim_context.hpp"
#include "backend/sim_program.hpp"
#include "ir/function.hpp"
#include "sys/cvar.hpp"
#include <cstring>
#include <cstdio>
#include <dlfcn.h>

namespace gbe
{
  SimContext::SimContext(const ir::Unit &unit, const std::string &name) :
    Context(unit, name) {}
  SimContext::~SimContext(void) {}

  Kernel *SimContext::allocateKernel(void) {
    return GBE_NEW(SimKernel, name);
  }

  extern std::string simulator_str;
  extern std::string sim_vector_str;

  void SimContext::emitRegisters(void) {
    GBE_ASSERT(fn.getProfile() == ir::PROFILE_OCL);

    // First we build the set of all used registers
    fn.foreachInstruction([&](const ir::Instruction &insn) {
      const uint32_t srcNum = insn.getSrcNum(), dstNum = insn.getDstNum();
      for (uint32_t srcID = 0; srcID < srcNum; ++srcID)
        usedRegs.insert(insn.getSrc(srcID));
      for (uint32_t dstID = 0; dstID < dstNum; ++dstID)
        usedRegs.insert(insn.getDst(dstID));
    });

    // Declare register variables
    const uint32_t regNum = fn.regNum();
    bool lid0 = false, lid1 = false, lid2 = false; // for local id registers
    for (uint32_t regID = 0; regID < regNum; ++regID) {
      const ir::Register reg(regID);
      if (usedRegs.contains(reg) == false) continue;
      if (reg == ir::ocl::groupid0 ||
          reg == ir::ocl::groupid1 ||
          reg == ir::ocl::groupid2)
        continue;
      if (reg == ir::ocl::lid0) lid0 = true;
      if (reg == ir::ocl::lid1) lid1 = true;
      if (reg == ir::ocl::lid2) lid2 = true;
      const ir::RegisterData regData = fn.getRegisterData(reg);
      switch (regData.family) {
        case ir::FAMILY_BYTE:
          if (isScalarReg(reg) == true)
            o << "scalar_b _" << regID << ";\n";
          else
            o << "simd" << simdWidth << "b _" << regID << ";\n";
        break;
        case ir::FAMILY_WORD:
          if (isScalarReg(reg) == true)
            o << "scalar_w _" << regID << ";\n";
          else
            o << "simd" << simdWidth << "w _" << regID << ";\n";
        break;
        case ir::FAMILY_QWORD:
          NOT_IMPLEMENTED;
        break;
        case ir::FAMILY_BOOL:
          if (isScalarReg(reg) == true)
            o << "scalar_m _" << regID << ";\n";
          else
            o << "simd" << simdWidth << "m _" << regID << ";\n";
        break;
        case ir::FAMILY_DWORD:
          if (isScalarReg(reg) == true)
            o << "scalar_dw _" << regID << ";\n";
          else
            o << "simd" << simdWidth << "dw _" << regID << ";\n";
        break;
      }
    }

    // Always declare local IDs
    if (lid0 == false) o << "simd" << simdWidth << "dw _" << uint32_t(ir::ocl::lid0) << ";\n";
    if (lid1 == false) o << "simd" << simdWidth << "dw _" << uint32_t(ir::ocl::lid1) << ";\n";
    if (lid2 == false) o << "simd" << simdWidth << "dw _" << uint32_t(ir::ocl::lid2) << ";\n";
  }

#define LOAD_SPECIAL_REG(CURBE, REG) do { \
    const int32_t offset = kernel->getCurbeOffset(CURBE, 0); \
    if (offset >= 0) \
      o << "LOAD(_" << uint32_t(REG) << ", curbe + " << offset << ");\n"; \
  } while (0)

  void SimContext::emitCurbeLoad(void) {

    // Load the function arguments
    const uint32_t argNum = fn.argNum();
    for (uint32_t argID = 0; argID < argNum; ++argID) {
      const ir::FunctionArgument &arg = fn.getArg(argID);
      const ir::Register reg = arg.reg;
      const int32_t offset = kernel->getCurbeOffset(GBE_CURBE_KERNEL_ARGUMENT, argID);
      // XXX add support for these items
      GBE_ASSERT (arg.type != ir::FunctionArgument::IMAGE &&
                  arg.type != ir::FunctionArgument::LOCAL_POINTER);
      GBE_ASSERT(offset >= 0);
      if (arg.type != ir::FunctionArgument::STRUCTURE && usedRegs.contains(reg))
        o << "LOAD(_" << uint32_t(reg) << ", curbe + " << offset << ");\n";
    }

    // Load the other pushed values
    const ir::Function::PushMap &pushMap = fn.getPushMap();
    for (const auto &pushed : pushMap) {
      const ir::Register reg = pushed.first;
      const uint32_t argID = pushed.second.argID;
      const uint32_t offset = pushed.second.offset;

      // offset gives where the structure is pushed in the curbe
      const int32_t structOffset = kernel->getCurbeOffset(GBE_CURBE_KERNEL_ARGUMENT, argID);
      GBE_ASSERT(structOffset >= 0);
      if (usedRegs.contains(reg))
        o << "LOAD(_" << uint32_t(reg)
          << ", curbe + " << (structOffset + offset) << ");\n";
    }

    // We must now load the special registers needed by the kernel
    LOAD_SPECIAL_REG(GBE_CURBE_LOCAL_ID_X, ir::ocl::lid0);
    LOAD_SPECIAL_REG(GBE_CURBE_LOCAL_ID_Y, ir::ocl::lid1);
    LOAD_SPECIAL_REG(GBE_CURBE_LOCAL_ID_Z, ir::ocl::lid2);
    LOAD_SPECIAL_REG(GBE_CURBE_LOCAL_SIZE_X, ir::ocl::lsize0);
    LOAD_SPECIAL_REG(GBE_CURBE_LOCAL_SIZE_Y, ir::ocl::lsize1);
    LOAD_SPECIAL_REG(GBE_CURBE_LOCAL_SIZE_Z, ir::ocl::lsize2);
    LOAD_SPECIAL_REG(GBE_CURBE_GLOBAL_SIZE_X, ir::ocl::gsize0);
    LOAD_SPECIAL_REG(GBE_CURBE_GLOBAL_SIZE_Y, ir::ocl::gsize1);
    LOAD_SPECIAL_REG(GBE_CURBE_GLOBAL_SIZE_Z, ir::ocl::gsize2);
    LOAD_SPECIAL_REG(GBE_CURBE_GLOBAL_OFFSET_X, ir::ocl::goffset0);
    LOAD_SPECIAL_REG(GBE_CURBE_GLOBAL_OFFSET_Y, ir::ocl::goffset1);
    LOAD_SPECIAL_REG(GBE_CURBE_GLOBAL_OFFSET_Z, ir::ocl::goffset2);
    LOAD_SPECIAL_REG(GBE_CURBE_GROUP_NUM_X, ir::ocl::numgroup0);
    LOAD_SPECIAL_REG(GBE_CURBE_GROUP_NUM_Y, ir::ocl::numgroup1);
    LOAD_SPECIAL_REG(GBE_CURBE_GROUP_NUM_Z, ir::ocl::numgroup2);
    LOAD_SPECIAL_REG(GBE_CURBE_STACK_POINTER, ir::ocl::stackptr);
  }

  static const char *typeStr(const ir::Type &type) {
    switch (type) {
      case ir::TYPE_BOOL: return "M";
      case ir::TYPE_S8:   return "S8";
      case ir::TYPE_S16:  return "S16";
      case ir::TYPE_S32:  return "S32";
      case ir::TYPE_S64:  return "S64";
      case ir::TYPE_U8:   return "U8";
      case ir::TYPE_U16:  return "U16";
      case ir::TYPE_U32:  return "U32";
      case ir::TYPE_U64:  return "U64";
      case ir::TYPE_HALF: return "HALF";
      case ir::TYPE_FLOAT: return "F";
      case ir::TYPE_DOUBLE: return "D";
      default: NOT_IMPLEMENTED; return NULL;
    };
  }

  static const char *typeCppStr(const ir::Type &type) {
    switch (type) {
      case ir::TYPE_BOOL: return "bool";
      case ir::TYPE_S8:   return "int8_t";
      case ir::TYPE_S16:  return "int16_t";
      case ir::TYPE_S32:  return "int32_t";
      case ir::TYPE_S64:  return "int64_t";
      case ir::TYPE_U8:   return "uint8_t";
      case ir::TYPE_U16:  return "uint16_t";
      case ir::TYPE_U32:  return "uint32_t";
      case ir::TYPE_U64:  return "uint64_t";
      case ir::TYPE_FLOAT: return "float";
      case ir::TYPE_DOUBLE: return "double";
      default: NOT_IMPLEMENTED; return NULL;
    };
  }

  void SimContext::emitMaskingCode(void) {
    const int32_t blockIPOffset = kernel->getCurbeOffset(GBE_CURBE_BLOCK_IP, 0);
    GBE_ASSERT(blockIPOffset >= 0);
    o << "simd" << simdWidth << "m " << "emask;\n"
      << "uint32_t movedMask = 0;\n"
      //<< "simd" << simdWidth << "dw " << "uip(scalar_dw(0u));\n"
      << "simd" << simdWidth << "w " << "uip;\n"
      << "LOAD(uip, curbe + " << blockIPOffset << ");\n";
  }

  void SimContext::emitStackPointer(void) {
    if (kernel->getCurbeOffset(GBE_CURBE_STACK_POINTER, 0) <= 0)
      return;
    const uint32_t perLaneSize = kernel->getStackSize();
    const uint32_t perThreadSize = perLaneSize * this->simdWidth;
    const int32_t offset = kernel->getCurbeOffset(GBE_CURBE_EXTRA_ARGUMENT, GBE_STACK_BUFFER);

    GBE_ASSERT(offset >= 0 && perLaneSize > 0);
    o << "\n// Computing stack pointer for each lane\n"
      << "scalar_dw perThreadSize, perLaneSize;\n"
      << "scalar_dw stackThreadOffset, stackBuffer, globalThreadID;\n"
      << "simd" << this->simdWidth << "dw stackLaneOffset;\n"
      << "LOAD(stackBuffer, curbe + " << offset << ");\n"
      << "LOADI(perThreadSize, " << perThreadSize << ");\n"
      << "LOADI(perLaneSize, " << perLaneSize << ");\n"
      << "LOADI(globalThreadID, global_id);\n"
      << "MUL_U32(stackThreadOffset, perThreadSize, globalThreadID);\n"
      << "MUL_U32(stackLaneOffset, perLaneSize, _" << uint32_t(ir::ocl::stackptr) << ");\n"
      << "ADD_U32(_" << uint32_t(ir::ocl::stackptr) << ", stackBuffer, stackThreadOffset);\n"
      << "ADD_U32(_" << uint32_t(ir::ocl::stackptr) << ", _" << uint32_t(ir::ocl::stackptr) << ", stackLaneOffset);\n";
  }

  void SimContext::emitInstructionStream(void) {
    using namespace ir;
    fn.foreachInstruction([&](const Instruction &insn) {
      const char *opcodeStr = NULL;
      const Opcode opcode = insn.getOpcode();
#define DECL_INSN(OPCODE, FAMILY) \
      case OP_##OPCODE: \
      if (opcode == OP_LOAD) opcodeStr = "GATHER"; \
      else if (opcode == OP_STORE) opcodeStr = "SCATTER"; \
      else opcodeStr = #OPCODE; \
      break;
      switch (opcode) {
        #include "ir/instruction.hxx"
      default: NOT_IMPLEMENTED;
#undef DECL_INSN
      }
      if (opcode == OP_LABEL) {
        const LabelInstruction &labelInsn = cast<LabelInstruction>(insn);
        const LabelIndex index = labelInsn.getLabelIndex();
        const bool byPassed = JIPs.contains(&labelInsn);
        o << "\n";
        if (byPassed == false && usedLabels.contains(index) == false)  o << "// ";
        o << "label" << index << ":\n";
        if (byPassed == false)
          o << "SIM_JOIN(uip, emask, " << uint32_t(index) << ");\n";
        else {
          const LabelIndex jip = JIPs.find(&labelInsn)->second;
          o << "SIM_JOIN_JUMP(uip, emask, " <<
                              uint32_t(index) << ", " <<
                              uint32_t(jip) << ");\n";
        }
        return;
      } else if (opcode == OP_BRA) {
        // Get the label of the block
        const BranchInstruction &bra = cast<BranchInstruction>(insn);
        const BasicBlock *bb = insn.getParent();
        const Instruction *label = bb->getFirstInstruction();
        GBE_ASSERT(label->isMemberOf<LabelInstruction>() == true);
        const LabelIndex srcIndex = cast<LabelInstruction>(label)->getLabelIndex();
        const LabelIndex uip = bra.getLabelIndex();
        const bool isPredicated = bra.isPredicated();

        if (uint32_t(uip) > uint32_t(srcIndex)) { // FWD jump here
          GBE_ASSERT(JIPs.contains(&bra) == true);
          const LabelIndex jip = JIPs.find(&bra)->second;
          if (isPredicated) {
            // Now the branch itself. Update the PcIP for the lanes that
            // actually take the branch: only lanes that do not take the branch
            // will have a PcIP updated to next
            const Register pred = bra.getPredicateIndex();
            o << "SIM_FWD_BRA_C(uip, emask, _" << pred
              << ", " << uint32_t(jip) << ", " << uint32_t(uip)
              << ");\n";
          } else {
            o << "SIM_FWD_BRA(uip, emask, "
              << uint32_t(jip) << ", " << uint32_t(uip)
              << ");\n";
          }
        } else { // BWD jump
          // Set the IP of the next block for all activated lanes
          GBE_ASSERT(bb->getNextBlock() != NULL);
          const LabelIndex next = bb->getNextBlock()->getLabelIndex();
          o << "updateUIP(uip, emask, " << uint32_t(next) << ");\n";

          if (isPredicated) {
            const Register pred = bra.getPredicateIndex();
            o << "SIM_BWD_BRA_C(uip, emask, _" << pred
              << ", " << uint32_t(uip) << ");\n";
          } else
            o << "SIM_BWD_BRA(uip, emask, " << uint32_t(uip) << ");\n";
        }
        return;
      } else if (opcode == OP_RET) {
        o << "return;\n";
        return;
      }

      uint32_t valueNum = 0; // for loads and stores
      if (opcode == OP_LOAD) {
        const LoadInstruction &load = cast<LoadInstruction>(insn);
        valueNum = load.getValueNum();
        if (load.isAligned() == true)
          GBE_ASSERT(valueNum <= 4);
        else
          GBE_ASSERT(valueNum = 1);
      } else if (opcode == OP_STORE) {
        const StoreInstruction &store = cast<StoreInstruction>(insn);
        valueNum = store.getValueNum();
        if (store.isAligned() == true)
          GBE_ASSERT(valueNum <= 4);
        else
          GBE_ASSERT(valueNum == 1);
      }

      // Regular compute instruction
      const uint32_t dstNum = insn.getDstNum();
      const uint32_t srcNum = insn.getSrcNum();

      // These two needs a new instruction. Fortunately, it is just a string
      // manipulation. MASKED(OP,... just becomes MASKED_OP(...)
      if (opcode == OP_STORE || opcode == OP_LOAD)
        o << "MASKED_" << opcodeStr << valueNum << "(";
      else
        o << "MASKED" << dstNum << "(" << opcodeStr;

      // Append type when needed or extra information (for templates)
      if (insn.isMemberOf<UnaryInstruction>() == true)
       o << "_" << typeStr(cast<UnaryInstruction>(insn).getType());
      else if (insn.isMemberOf<BinaryInstruction>() == true)
       o << "_" << typeStr(cast<BinaryInstruction>(insn).getType());
      else if (insn.isMemberOf<TernaryInstruction>() == true)
       o << "_" << typeStr(cast<BinaryInstruction>(insn).getType());
      else if (insn.isMemberOf<CompareInstruction>() == true)
       o << "_" << typeStr(cast<CompareInstruction>(insn).getType());
      else if (insn.isMemberOf<ConvertInstruction>() == true) {
        const ConvertInstruction cvt = cast<ConvertInstruction>(insn);
        const Type dstType = cvt.getDstType();
        const Type srcType = cvt.getSrcType();
        o << "<" << typeCppStr(dstType) << " COMMA "
                 << typeCppStr(srcType) << " COMMA "
                 << (this->simdWidth / sizeof(uint32_t)) << ">";
      }
      if (opcode != OP_STORE && opcode != OP_LOAD) o << ", ";

      // Output both destinations and sources in that order
      for (uint32_t dstID = 0; dstID < dstNum; ++dstID) {
        o << "_" << uint32_t(insn.getDst(dstID));
        if (dstID < dstNum-1 || srcNum > 0) o << ", ";
      }
      for (uint32_t srcID = 0; srcID < srcNum; ++srcID) {
        o << "_" << uint32_t(insn.getSrc(srcID));
        if (srcID < srcNum-1) o << ", ";
      }

      // Append extra stuff for instructions that need it
      if (opcode == OP_LOADI) {
        Immediate imm = cast<LoadImmInstruction>(insn).getImmediate();
        if (imm.type == TYPE_S32 ||
            imm.type == TYPE_U32 ||
            imm.type == TYPE_FLOAT)
          o << ", " << imm.data.u32;
        else if (imm.type == TYPE_S16 ||
                 imm.type == TYPE_U16)
          o << ", " << uint32_t(imm.data.u16);
        else if (imm.type == TYPE_S8 ||
                 imm.type == TYPE_U8)
          o << ", " << uint32_t(imm.data.u8);
      } else if (opcode == OP_LOAD || opcode == OP_STORE)
        o << ", base, movedMask";
      o << ");\n";
    });
  }

#undef LOAD_SPECIAL_REG

  SVAR(OCL_GCC_SIM_COMPILER, "gcc");
  SVAR(OCL_ICC_SIM_COMPILER, "icc");
  //SVAR(OCL_GCC_SIM_COMPILER_OPTIONS, "-Wall -Wno-unused-label -Wno-strict-aliasing -fPIC -shared -msse -msse2 -msse3 -mssse3 -msse4.1 -g -O3");
  SVAR(OCL_GCC_SIM_COMPILER_OPTIONS, "-Wall -fPIC -shared -msse -msse2 -msse3 -mssse3 -msse4.1 -g");
  SVAR(OCL_ICC_SIM_COMPILER_OPTIONS, "-Wall -ldl -fabi-version=2 -fPIC -shared -O3 -g");
  BVAR(OCL_USE_ICC, false);

  void SimContext::emitCode(void) {
    SimKernel *simKernel = static_cast<SimKernel*>(this->kernel);
    char srcStr[L_tmpnam+1], libStr[L_tmpnam+1];
    const std::string srcName = std::string(tmpnam_r(srcStr)) + ".cpp"; /* unsafe! */
    const std::string libName = std::string(tmpnam_r(libStr)) + ".so";  /* unsafe! */

    // Output the code first
    o.open(srcName);
    o << simulator_str << std::endl;
    o << sim_vector_str << std::endl;
    o << "#include <stdint.h>\n";
    o << "extern \"C\" void " << name
      << "(gbe_simulator sim, uint32_t tid, uint32_t global_id, scalar_dw _3, scalar_dw _4, scalar_dw _5)\n"
      << "{\n"
      << "const size_t curbe_sz = sim->get_curbe_size(sim);\n"
      << "const char *curbe = (const char*) sim->get_curbe_address(sim) + curbe_sz * tid;\n"
      << "char *base = (char*) sim->get_base_address(sim);\n";

    this->emitRegisters();
    this->emitMaskingCode();
    this->emitCurbeLoad();
    this->emitStackPointer();
    this->emitInstructionStream();
    o << "}\n";
    o << std::endl;
    o.close();

    // Compile the function
    std::cout << "# source: " << srcName << " library: " << libName << std::endl;
    std::string compileCmd;
    if (OCL_USE_ICC)
      compileCmd = OCL_ICC_SIM_COMPILER + " " + OCL_ICC_SIM_COMPILER_OPTIONS + " -o ";
    else
      compileCmd = OCL_GCC_SIM_COMPILER + " " + OCL_GCC_SIM_COMPILER_OPTIONS + " -o ";
    compileCmd += libName;
    compileCmd += " ";
    compileCmd += srcName;
    std::cout << "# compilation command: " << compileCmd << std::endl;
    if (UNLIKELY(system(compileCmd.c_str()) != 0))
      FATAL("Simulation program compilation failed");

    // Load it and get the function pointer
    simKernel->handle = dlopen(libName.c_str(), RTLD_NOW);
    if (UNLIKELY(simKernel->handle == NULL)) {
      std::cerr << "errno[" << errno << "], errmsg[" << dlerror() << "]\n";
      FATAL("Failed to open the compiled shared object");
    }
    simKernel->fn = (SimKernelCallBack*) dlsym(simKernel->handle, name.c_str());
    if (UNLIKELY(simKernel->fn == NULL))
      FATAL("Failed to get the symbol from the compiled shared object");
  }
} /* namespace gbe */

