<stg><name>myproject</name>


<trans_list>

<trans id="733" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:14 %fc1_input_read = read i128 @_ssdm_op_Read.ap_auto.i128P0A, i128 %fc1_input

]]></Node>
<StgValue><ssdm name="fc1_input_read"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="27" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1008" op_0_bw="1008" op_1_bw="128">
<![CDATA[
:15 %call_ret = call i1008 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i128 %fc1_input_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="154" st_id="2" stage="26" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1008" op_0_bw="1008" op_1_bw="128">
<![CDATA[
:15 %call_ret = call i1008 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i128 %fc1_input_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="155" st_id="3" stage="25" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1008" op_0_bw="1008" op_1_bw="128">
<![CDATA[
:15 %call_ret = call i1008 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i128 %fc1_input_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="156" st_id="4" stage="24" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1008" op_0_bw="1008" op_1_bw="128">
<![CDATA[
:15 %call_ret = call i1008 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i128 %fc1_input_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="157" st_id="5" stage="23" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1008" op_0_bw="1008" op_1_bw="128">
<![CDATA[
:15 %call_ret = call i1008 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i128 %fc1_input_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="158" st_id="6" stage="22" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1008" op_0_bw="1008" op_1_bw="128">
<![CDATA[
:15 %call_ret = call i1008 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i128 %fc1_input_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="159" st_id="7" stage="21" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1008" op_0_bw="1008" op_1_bw="128">
<![CDATA[
:15 %call_ret = call i1008 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i128 %fc1_input_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="160" st_id="8" stage="20" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1008" op_0_bw="1008" op_1_bw="128">
<![CDATA[
:15 %call_ret = call i1008 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i128 %fc1_input_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="161" st_id="9" stage="19" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1008" op_0_bw="1008" op_1_bw="128">
<![CDATA[
:15 %call_ret = call i1008 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i128 %fc1_input_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="162" st_id="10" stage="18" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1008" op_0_bw="1008" op_1_bw="128">
<![CDATA[
:15 %call_ret = call i1008 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i128 %fc1_input_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="163" st_id="11" stage="17" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1008" op_0_bw="1008" op_1_bw="128">
<![CDATA[
:15 %call_ret = call i1008 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i128 %fc1_input_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="164" st_id="12" stage="16" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1008" op_0_bw="1008" op_1_bw="128">
<![CDATA[
:15 %call_ret = call i1008 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i128 %fc1_input_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="165" st_id="13" stage="15" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1008" op_0_bw="1008" op_1_bw="128">
<![CDATA[
:15 %call_ret = call i1008 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i128 %fc1_input_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="166" st_id="14" stage="14" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1008" op_0_bw="1008" op_1_bw="128">
<![CDATA[
:15 %call_ret = call i1008 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i128 %fc1_input_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="167" st_id="15" stage="13" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1008" op_0_bw="1008" op_1_bw="128">
<![CDATA[
:15 %call_ret = call i1008 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i128 %fc1_input_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="168" st_id="16" stage="12" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1008" op_0_bw="1008" op_1_bw="128">
<![CDATA[
:15 %call_ret = call i1008 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i128 %fc1_input_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="169" st_id="17" stage="11" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1008" op_0_bw="1008" op_1_bw="128">
<![CDATA[
:15 %call_ret = call i1008 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i128 %fc1_input_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="170" st_id="18" stage="10" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1008" op_0_bw="1008" op_1_bw="128">
<![CDATA[
:15 %call_ret = call i1008 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i128 %fc1_input_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="171" st_id="19" stage="9" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1008" op_0_bw="1008" op_1_bw="128">
<![CDATA[
:15 %call_ret = call i1008 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i128 %fc1_input_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="172" st_id="20" stage="8" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1008" op_0_bw="1008" op_1_bw="128">
<![CDATA[
:15 %call_ret = call i1008 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i128 %fc1_input_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="173" st_id="21" stage="7" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1008" op_0_bw="1008" op_1_bw="128">
<![CDATA[
:15 %call_ret = call i1008 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i128 %fc1_input_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="174" st_id="22" stage="6" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1008" op_0_bw="1008" op_1_bw="128">
<![CDATA[
:15 %call_ret = call i1008 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i128 %fc1_input_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="175" st_id="23" stage="5" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1008" op_0_bw="1008" op_1_bw="128">
<![CDATA[
:15 %call_ret = call i1008 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i128 %fc1_input_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="176" st_id="24" stage="4" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1008" op_0_bw="1008" op_1_bw="128">
<![CDATA[
:15 %call_ret = call i1008 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i128 %fc1_input_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="177" st_id="25" stage="3" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1008" op_0_bw="1008" op_1_bw="128">
<![CDATA[
:15 %call_ret = call i1008 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i128 %fc1_input_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="178" st_id="26" stage="2" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1008" op_0_bw="1008" op_1_bw="128">
<![CDATA[
:15 %call_ret = call i1008 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i128 %fc1_input_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="179" st_id="27" stage="1" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1008" op_0_bw="1008" op_1_bw="128">
<![CDATA[
:15 %call_ret = call i1008 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i128 %fc1_input_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="180" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="1008">
<![CDATA[
:16 %layer2_out_V_0 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_0"/></StgValue>
</operation>

<operation id="181" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="1008">
<![CDATA[
:17 %layer2_out_V_1 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_1"/></StgValue>
</operation>

<operation id="182" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="1008">
<![CDATA[
:18 %layer2_out_V_2 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_2"/></StgValue>
</operation>

<operation id="183" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="1008">
<![CDATA[
:19 %layer2_out_V_3 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_3"/></StgValue>
</operation>

<operation id="184" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="1008">
<![CDATA[
:20 %layer2_out_V_4 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_4"/></StgValue>
</operation>

<operation id="185" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="1008">
<![CDATA[
:21 %layer2_out_V_5 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_5"/></StgValue>
</operation>

<operation id="186" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="1008">
<![CDATA[
:22 %layer2_out_V_6 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_6"/></StgValue>
</operation>

<operation id="187" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="1008">
<![CDATA[
:23 %layer2_out_V_7 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_7"/></StgValue>
</operation>

<operation id="188" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="1008">
<![CDATA[
:24 %layer2_out_V_8 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_8"/></StgValue>
</operation>

<operation id="189" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="1008">
<![CDATA[
:25 %layer2_out_V_9 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_9"/></StgValue>
</operation>

<operation id="190" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="1008">
<![CDATA[
:26 %layer2_out_V_10 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_10"/></StgValue>
</operation>

<operation id="191" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="1008">
<![CDATA[
:27 %layer2_out_V_11 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_11"/></StgValue>
</operation>

<operation id="192" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="1008">
<![CDATA[
:28 %layer2_out_V_12 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_12"/></StgValue>
</operation>

<operation id="193" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="1008">
<![CDATA[
:29 %layer2_out_V_13 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_13"/></StgValue>
</operation>

<operation id="194" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="1008">
<![CDATA[
:30 %layer2_out_V_14 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_14"/></StgValue>
</operation>

<operation id="195" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="1008">
<![CDATA[
:31 %layer2_out_V_16 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_16"/></StgValue>
</operation>

<operation id="196" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="1008">
<![CDATA[
:32 %layer2_out_V_17 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_17"/></StgValue>
</operation>

<operation id="197" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="1008">
<![CDATA[
:33 %layer2_out_V_18 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_18"/></StgValue>
</operation>

<operation id="198" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="1008">
<![CDATA[
:34 %layer2_out_V_19 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_19"/></StgValue>
</operation>

<operation id="199" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="1008">
<![CDATA[
:35 %layer2_out_V_20 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_20"/></StgValue>
</operation>

<operation id="200" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="1008">
<![CDATA[
:36 %layer2_out_V_21 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_21"/></StgValue>
</operation>

<operation id="201" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="1008">
<![CDATA[
:37 %layer2_out_V_22 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_22"/></StgValue>
</operation>

<operation id="202" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="1008">
<![CDATA[
:38 %layer2_out_V_23 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_23"/></StgValue>
</operation>

<operation id="203" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="1008">
<![CDATA[
:39 %layer2_out_V_24 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_24"/></StgValue>
</operation>

<operation id="204" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="1008">
<![CDATA[
:40 %layer2_out_V_25 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_25"/></StgValue>
</operation>

<operation id="205" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="1008">
<![CDATA[
:41 %layer2_out_V_26 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_26"/></StgValue>
</operation>

<operation id="206" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="1008">
<![CDATA[
:42 %layer2_out_V_27 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_27"/></StgValue>
</operation>

<operation id="207" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="1008">
<![CDATA[
:43 %layer2_out_V_28 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_28"/></StgValue>
</operation>

<operation id="208" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="1008">
<![CDATA[
:44 %layer2_out_V_29 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_29"/></StgValue>
</operation>

<operation id="209" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="1008">
<![CDATA[
:45 %layer2_out_V_30 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_30"/></StgValue>
</operation>

<operation id="210" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="1008">
<![CDATA[
:46 %layer2_out_V_31 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_31"/></StgValue>
</operation>

<operation id="211" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="1008">
<![CDATA[
:47 %layer2_out_V_32 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_32"/></StgValue>
</operation>

<operation id="212" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="1008">
<![CDATA[
:48 %layer2_out_V_33 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_33"/></StgValue>
</operation>

<operation id="213" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="1008">
<![CDATA[
:49 %layer2_out_V_34 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_34"/></StgValue>
</operation>

<operation id="214" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="1008">
<![CDATA[
:50 %layer2_out_V_35 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_35"/></StgValue>
</operation>

<operation id="215" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="1008">
<![CDATA[
:51 %layer2_out_V_36 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_36"/></StgValue>
</operation>

<operation id="216" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="1008">
<![CDATA[
:52 %layer2_out_V_37 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_37"/></StgValue>
</operation>

<operation id="217" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="1008">
<![CDATA[
:53 %layer2_out_V_38 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_38"/></StgValue>
</operation>

<operation id="218" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="1008">
<![CDATA[
:54 %layer2_out_V_39 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_39"/></StgValue>
</operation>

<operation id="219" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="1008">
<![CDATA[
:55 %layer2_out_V_40 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_40"/></StgValue>
</operation>

<operation id="220" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="1008">
<![CDATA[
:56 %layer2_out_V_41 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_41"/></StgValue>
</operation>

<operation id="221" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="1008">
<![CDATA[
:57 %layer2_out_V_42 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_42"/></StgValue>
</operation>

<operation id="222" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="1008">
<![CDATA[
:58 %layer2_out_V_43 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_43"/></StgValue>
</operation>

<operation id="223" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="1008">
<![CDATA[
:59 %layer2_out_V_44 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_44"/></StgValue>
</operation>

<operation id="224" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="1008">
<![CDATA[
:60 %layer2_out_V_45 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_45"/></StgValue>
</operation>

<operation id="225" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="1008">
<![CDATA[
:61 %layer2_out_V_46 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_46"/></StgValue>
</operation>

<operation id="226" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="1008">
<![CDATA[
:62 %layer2_out_V_47 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_47"/></StgValue>
</operation>

<operation id="227" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="1008">
<![CDATA[
:63 %layer2_out_V_48 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_48"/></StgValue>
</operation>

<operation id="228" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="1008">
<![CDATA[
:64 %layer2_out_V_49 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_49"/></StgValue>
</operation>

<operation id="229" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="1008">
<![CDATA[
:65 %layer2_out_V_50 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_50"/></StgValue>
</operation>

<operation id="230" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="1008">
<![CDATA[
:66 %layer2_out_V_51 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_51"/></StgValue>
</operation>

<operation id="231" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="1008">
<![CDATA[
:67 %layer2_out_V_52 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_52"/></StgValue>
</operation>

<operation id="232" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="1008">
<![CDATA[
:68 %layer2_out_V_53 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_53"/></StgValue>
</operation>

<operation id="233" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="1008">
<![CDATA[
:69 %layer2_out_V_54 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_54"/></StgValue>
</operation>

<operation id="234" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="1008">
<![CDATA[
:70 %layer2_out_V_55 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_55"/></StgValue>
</operation>

<operation id="235" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="1008">
<![CDATA[
:71 %layer2_out_V_56 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_56"/></StgValue>
</operation>

<operation id="236" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="1008">
<![CDATA[
:72 %layer2_out_V_57 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_57"/></StgValue>
</operation>

<operation id="237" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="1008">
<![CDATA[
:73 %layer2_out_V_58 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_58"/></StgValue>
</operation>

<operation id="238" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="1008">
<![CDATA[
:74 %layer2_out_V_59 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_59"/></StgValue>
</operation>

<operation id="239" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="1008">
<![CDATA[
:75 %layer2_out_V_60 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_60"/></StgValue>
</operation>

<operation id="240" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="1008">
<![CDATA[
:76 %layer2_out_V_61 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_61"/></StgValue>
</operation>

<operation id="241" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="1008">
<![CDATA[
:77 %layer2_out_V_62 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_62"/></StgValue>
</operation>

<operation id="242" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="1008">
<![CDATA[
:78 %layer2_out_V_63 = extractvalue i1008 %call_ret

]]></Node>
<StgValue><ssdm name="layer2_out_V_63"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="243" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="504" op_0_bw="504" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16">
<![CDATA[
:79 %call_ret1 = call i504 @relu<ap_fixed<16, 4, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config4>, i16 %layer2_out_V_0, i16 %layer2_out_V_1, i16 %layer2_out_V_2, i16 %layer2_out_V_3, i16 %layer2_out_V_4, i16 %layer2_out_V_5, i16 %layer2_out_V_6, i16 %layer2_out_V_7, i16 %layer2_out_V_8, i16 %layer2_out_V_9, i16 %layer2_out_V_10, i16 %layer2_out_V_11, i16 %layer2_out_V_12, i16 %layer2_out_V_13, i16 %layer2_out_V_14, i16 %layer2_out_V_16, i16 %layer2_out_V_17, i16 %layer2_out_V_18, i16 %layer2_out_V_19, i16 %layer2_out_V_20, i16 %layer2_out_V_21, i16 %layer2_out_V_22, i16 %layer2_out_V_23, i16 %layer2_out_V_24, i16 %layer2_out_V_25, i16 %layer2_out_V_26, i16 %layer2_out_V_27, i16 %layer2_out_V_28, i16 %layer2_out_V_29, i16 %layer2_out_V_30, i16 %layer2_out_V_31, i16 %layer2_out_V_32, i16 %layer2_out_V_33, i16 %layer2_out_V_34, i16 %layer2_out_V_35, i16 %layer2_out_V_36, i16 %layer2_out_V_37, i16 %layer2_out_V_38, i16 %layer2_out_V_39, i16 %layer2_out_V_40, i16 %layer2_out_V_41, i16 %layer2_out_V_42, i16 %layer2_out_V_43, i16 %layer2_out_V_44, i16 %layer2_out_V_45, i16 %layer2_out_V_46, i16 %layer2_out_V_47, i16 %layer2_out_V_48, i16 %layer2_out_V_49, i16 %layer2_out_V_50, i16 %layer2_out_V_51, i16 %layer2_out_V_52, i16 %layer2_out_V_53, i16 %layer2_out_V_54, i16 %layer2_out_V_55, i16 %layer2_out_V_56, i16 %layer2_out_V_57, i16 %layer2_out_V_58, i16 %layer2_out_V_59, i16 %layer2_out_V_60, i16 %layer2_out_V_61, i16 %layer2_out_V_62, i16 %layer2_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="244" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="504" op_0_bw="504" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16">
<![CDATA[
:79 %call_ret1 = call i504 @relu<ap_fixed<16, 4, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config4>, i16 %layer2_out_V_0, i16 %layer2_out_V_1, i16 %layer2_out_V_2, i16 %layer2_out_V_3, i16 %layer2_out_V_4, i16 %layer2_out_V_5, i16 %layer2_out_V_6, i16 %layer2_out_V_7, i16 %layer2_out_V_8, i16 %layer2_out_V_9, i16 %layer2_out_V_10, i16 %layer2_out_V_11, i16 %layer2_out_V_12, i16 %layer2_out_V_13, i16 %layer2_out_V_14, i16 %layer2_out_V_16, i16 %layer2_out_V_17, i16 %layer2_out_V_18, i16 %layer2_out_V_19, i16 %layer2_out_V_20, i16 %layer2_out_V_21, i16 %layer2_out_V_22, i16 %layer2_out_V_23, i16 %layer2_out_V_24, i16 %layer2_out_V_25, i16 %layer2_out_V_26, i16 %layer2_out_V_27, i16 %layer2_out_V_28, i16 %layer2_out_V_29, i16 %layer2_out_V_30, i16 %layer2_out_V_31, i16 %layer2_out_V_32, i16 %layer2_out_V_33, i16 %layer2_out_V_34, i16 %layer2_out_V_35, i16 %layer2_out_V_36, i16 %layer2_out_V_37, i16 %layer2_out_V_38, i16 %layer2_out_V_39, i16 %layer2_out_V_40, i16 %layer2_out_V_41, i16 %layer2_out_V_42, i16 %layer2_out_V_43, i16 %layer2_out_V_44, i16 %layer2_out_V_45, i16 %layer2_out_V_46, i16 %layer2_out_V_47, i16 %layer2_out_V_48, i16 %layer2_out_V_49, i16 %layer2_out_V_50, i16 %layer2_out_V_51, i16 %layer2_out_V_52, i16 %layer2_out_V_53, i16 %layer2_out_V_54, i16 %layer2_out_V_55, i16 %layer2_out_V_56, i16 %layer2_out_V_57, i16 %layer2_out_V_58, i16 %layer2_out_V_59, i16 %layer2_out_V_60, i16 %layer2_out_V_61, i16 %layer2_out_V_62, i16 %layer2_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="245" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="504">
<![CDATA[
:80 %layer4_out_V_0 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_0"/></StgValue>
</operation>

<operation id="246" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="504">
<![CDATA[
:81 %layer4_out_V_1 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_1"/></StgValue>
</operation>

<operation id="247" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="504">
<![CDATA[
:82 %layer4_out_V_2 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_2"/></StgValue>
</operation>

<operation id="248" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="504">
<![CDATA[
:83 %layer4_out_V_3 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_3"/></StgValue>
</operation>

<operation id="249" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="504">
<![CDATA[
:84 %layer4_out_V_4 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_4"/></StgValue>
</operation>

<operation id="250" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="504">
<![CDATA[
:85 %layer4_out_V_5 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_5"/></StgValue>
</operation>

<operation id="251" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="504">
<![CDATA[
:86 %layer4_out_V_6 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_6"/></StgValue>
</operation>

<operation id="252" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="504">
<![CDATA[
:87 %layer4_out_V_7 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_7"/></StgValue>
</operation>

<operation id="253" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="504">
<![CDATA[
:88 %layer4_out_V_8 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_8"/></StgValue>
</operation>

<operation id="254" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="504">
<![CDATA[
:89 %layer4_out_V_9 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_9"/></StgValue>
</operation>

<operation id="255" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="504">
<![CDATA[
:90 %layer4_out_V_10 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_10"/></StgValue>
</operation>

<operation id="256" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="504">
<![CDATA[
:91 %layer4_out_V_11 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_11"/></StgValue>
</operation>

<operation id="257" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="504">
<![CDATA[
:92 %layer4_out_V_12 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_12"/></StgValue>
</operation>

<operation id="258" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="504">
<![CDATA[
:93 %layer4_out_V_13 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_13"/></StgValue>
</operation>

<operation id="259" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="504">
<![CDATA[
:94 %layer4_out_V_14 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_14"/></StgValue>
</operation>

<operation id="260" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="504">
<![CDATA[
:95 %layer4_out_V_16 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_16"/></StgValue>
</operation>

<operation id="261" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="504">
<![CDATA[
:96 %layer4_out_V_17 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_17"/></StgValue>
</operation>

<operation id="262" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="504">
<![CDATA[
:97 %layer4_out_V_18 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_18"/></StgValue>
</operation>

<operation id="263" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="504">
<![CDATA[
:98 %layer4_out_V_19 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_19"/></StgValue>
</operation>

<operation id="264" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="504">
<![CDATA[
:99 %layer4_out_V_20 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_20"/></StgValue>
</operation>

<operation id="265" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="504">
<![CDATA[
:100 %layer4_out_V_21 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_21"/></StgValue>
</operation>

<operation id="266" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="504">
<![CDATA[
:101 %layer4_out_V_22 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_22"/></StgValue>
</operation>

<operation id="267" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="504">
<![CDATA[
:102 %layer4_out_V_23 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_23"/></StgValue>
</operation>

<operation id="268" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="504">
<![CDATA[
:103 %layer4_out_V_24 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_24"/></StgValue>
</operation>

<operation id="269" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="504">
<![CDATA[
:104 %layer4_out_V_25 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_25"/></StgValue>
</operation>

<operation id="270" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="504">
<![CDATA[
:105 %layer4_out_V_26 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_26"/></StgValue>
</operation>

<operation id="271" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="504">
<![CDATA[
:106 %layer4_out_V_27 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_27"/></StgValue>
</operation>

<operation id="272" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="504">
<![CDATA[
:107 %layer4_out_V_28 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_28"/></StgValue>
</operation>

<operation id="273" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="504">
<![CDATA[
:108 %layer4_out_V_29 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_29"/></StgValue>
</operation>

<operation id="274" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="504">
<![CDATA[
:109 %layer4_out_V_30 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_30"/></StgValue>
</operation>

<operation id="275" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="504">
<![CDATA[
:110 %layer4_out_V_31 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_31"/></StgValue>
</operation>

<operation id="276" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="504">
<![CDATA[
:111 %layer4_out_V_32 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_32"/></StgValue>
</operation>

<operation id="277" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="504">
<![CDATA[
:112 %layer4_out_V_33 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_33"/></StgValue>
</operation>

<operation id="278" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="504">
<![CDATA[
:113 %layer4_out_V_34 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_34"/></StgValue>
</operation>

<operation id="279" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="504">
<![CDATA[
:114 %layer4_out_V_35 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_35"/></StgValue>
</operation>

<operation id="280" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="504">
<![CDATA[
:115 %layer4_out_V_36 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_36"/></StgValue>
</operation>

<operation id="281" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="504">
<![CDATA[
:116 %layer4_out_V_37 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_37"/></StgValue>
</operation>

<operation id="282" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="504">
<![CDATA[
:117 %layer4_out_V_38 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_38"/></StgValue>
</operation>

<operation id="283" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="504">
<![CDATA[
:118 %layer4_out_V_39 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_39"/></StgValue>
</operation>

<operation id="284" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="504">
<![CDATA[
:119 %layer4_out_V_40 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_40"/></StgValue>
</operation>

<operation id="285" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="504">
<![CDATA[
:120 %layer4_out_V_41 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_41"/></StgValue>
</operation>

<operation id="286" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="504">
<![CDATA[
:121 %layer4_out_V_42 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_42"/></StgValue>
</operation>

<operation id="287" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="504">
<![CDATA[
:122 %layer4_out_V_43 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_43"/></StgValue>
</operation>

<operation id="288" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="504">
<![CDATA[
:123 %layer4_out_V_44 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_44"/></StgValue>
</operation>

<operation id="289" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="504">
<![CDATA[
:124 %layer4_out_V_45 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_45"/></StgValue>
</operation>

<operation id="290" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="504">
<![CDATA[
:125 %layer4_out_V_46 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_46"/></StgValue>
</operation>

<operation id="291" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="504">
<![CDATA[
:126 %layer4_out_V_47 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_47"/></StgValue>
</operation>

<operation id="292" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="504">
<![CDATA[
:127 %layer4_out_V_48 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_48"/></StgValue>
</operation>

<operation id="293" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="504">
<![CDATA[
:128 %layer4_out_V_49 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_49"/></StgValue>
</operation>

<operation id="294" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="504">
<![CDATA[
:129 %layer4_out_V_50 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_50"/></StgValue>
</operation>

<operation id="295" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="504">
<![CDATA[
:130 %layer4_out_V_51 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_51"/></StgValue>
</operation>

<operation id="296" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="504">
<![CDATA[
:131 %layer4_out_V_52 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_52"/></StgValue>
</operation>

<operation id="297" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="504">
<![CDATA[
:132 %layer4_out_V_53 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_53"/></StgValue>
</operation>

<operation id="298" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="504">
<![CDATA[
:133 %layer4_out_V_54 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_54"/></StgValue>
</operation>

<operation id="299" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="504">
<![CDATA[
:134 %layer4_out_V_55 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_55"/></StgValue>
</operation>

<operation id="300" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="504">
<![CDATA[
:135 %layer4_out_V_56 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_56"/></StgValue>
</operation>

<operation id="301" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="504">
<![CDATA[
:136 %layer4_out_V_57 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_57"/></StgValue>
</operation>

<operation id="302" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="504">
<![CDATA[
:137 %layer4_out_V_58 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_58"/></StgValue>
</operation>

<operation id="303" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="504">
<![CDATA[
:138 %layer4_out_V_59 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_59"/></StgValue>
</operation>

<operation id="304" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="504">
<![CDATA[
:139 %layer4_out_V_60 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_60"/></StgValue>
</operation>

<operation id="305" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="504">
<![CDATA[
:140 %layer4_out_V_61 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_61"/></StgValue>
</operation>

<operation id="306" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="504">
<![CDATA[
:141 %layer4_out_V_62 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_62"/></StgValue>
</operation>

<operation id="307" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="504">
<![CDATA[
:142 %layer4_out_V_63 = extractvalue i504 %call_ret1

]]></Node>
<StgValue><ssdm name="layer4_out_V_63"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="308" st_id="30" stage="26" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="496" op_0_bw="496" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8">
<![CDATA[
:143 %call_ret2 = call i496 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4, i8 %layer4_out_V_5, i8 %layer4_out_V_6, i8 %layer4_out_V_7, i8 %layer4_out_V_8, i8 %layer4_out_V_9, i8 %layer4_out_V_10, i8 %layer4_out_V_11, i8 %layer4_out_V_12, i8 %layer4_out_V_13, i8 %layer4_out_V_14, i8 %layer4_out_V_16, i8 %layer4_out_V_17, i8 %layer4_out_V_18, i8 %layer4_out_V_19, i8 %layer4_out_V_20, i8 %layer4_out_V_21, i8 %layer4_out_V_22, i8 %layer4_out_V_23, i8 %layer4_out_V_24, i8 %layer4_out_V_25, i8 %layer4_out_V_26, i8 %layer4_out_V_27, i8 %layer4_out_V_28, i8 %layer4_out_V_29, i8 %layer4_out_V_30, i8 %layer4_out_V_31, i8 %layer4_out_V_32, i8 %layer4_out_V_33, i8 %layer4_out_V_34, i8 %layer4_out_V_35, i8 %layer4_out_V_36, i8 %layer4_out_V_37, i8 %layer4_out_V_38, i8 %layer4_out_V_39, i8 %layer4_out_V_40, i8 %layer4_out_V_41, i8 %layer4_out_V_42, i8 %layer4_out_V_43, i8 %layer4_out_V_44, i8 %layer4_out_V_45, i8 %layer4_out_V_46, i8 %layer4_out_V_47, i8 %layer4_out_V_48, i8 %layer4_out_V_49, i8 %layer4_out_V_50, i8 %layer4_out_V_51, i8 %layer4_out_V_52, i8 %layer4_out_V_53, i8 %layer4_out_V_54, i8 %layer4_out_V_55, i8 %layer4_out_V_56, i8 %layer4_out_V_57, i8 %layer4_out_V_58, i8 %layer4_out_V_59, i8 %layer4_out_V_60, i8 %layer4_out_V_61, i8 %layer4_out_V_62, i8 %layer4_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="309" st_id="31" stage="25" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="496" op_0_bw="496" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8">
<![CDATA[
:143 %call_ret2 = call i496 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4, i8 %layer4_out_V_5, i8 %layer4_out_V_6, i8 %layer4_out_V_7, i8 %layer4_out_V_8, i8 %layer4_out_V_9, i8 %layer4_out_V_10, i8 %layer4_out_V_11, i8 %layer4_out_V_12, i8 %layer4_out_V_13, i8 %layer4_out_V_14, i8 %layer4_out_V_16, i8 %layer4_out_V_17, i8 %layer4_out_V_18, i8 %layer4_out_V_19, i8 %layer4_out_V_20, i8 %layer4_out_V_21, i8 %layer4_out_V_22, i8 %layer4_out_V_23, i8 %layer4_out_V_24, i8 %layer4_out_V_25, i8 %layer4_out_V_26, i8 %layer4_out_V_27, i8 %layer4_out_V_28, i8 %layer4_out_V_29, i8 %layer4_out_V_30, i8 %layer4_out_V_31, i8 %layer4_out_V_32, i8 %layer4_out_V_33, i8 %layer4_out_V_34, i8 %layer4_out_V_35, i8 %layer4_out_V_36, i8 %layer4_out_V_37, i8 %layer4_out_V_38, i8 %layer4_out_V_39, i8 %layer4_out_V_40, i8 %layer4_out_V_41, i8 %layer4_out_V_42, i8 %layer4_out_V_43, i8 %layer4_out_V_44, i8 %layer4_out_V_45, i8 %layer4_out_V_46, i8 %layer4_out_V_47, i8 %layer4_out_V_48, i8 %layer4_out_V_49, i8 %layer4_out_V_50, i8 %layer4_out_V_51, i8 %layer4_out_V_52, i8 %layer4_out_V_53, i8 %layer4_out_V_54, i8 %layer4_out_V_55, i8 %layer4_out_V_56, i8 %layer4_out_V_57, i8 %layer4_out_V_58, i8 %layer4_out_V_59, i8 %layer4_out_V_60, i8 %layer4_out_V_61, i8 %layer4_out_V_62, i8 %layer4_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="310" st_id="32" stage="24" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="496" op_0_bw="496" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8">
<![CDATA[
:143 %call_ret2 = call i496 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4, i8 %layer4_out_V_5, i8 %layer4_out_V_6, i8 %layer4_out_V_7, i8 %layer4_out_V_8, i8 %layer4_out_V_9, i8 %layer4_out_V_10, i8 %layer4_out_V_11, i8 %layer4_out_V_12, i8 %layer4_out_V_13, i8 %layer4_out_V_14, i8 %layer4_out_V_16, i8 %layer4_out_V_17, i8 %layer4_out_V_18, i8 %layer4_out_V_19, i8 %layer4_out_V_20, i8 %layer4_out_V_21, i8 %layer4_out_V_22, i8 %layer4_out_V_23, i8 %layer4_out_V_24, i8 %layer4_out_V_25, i8 %layer4_out_V_26, i8 %layer4_out_V_27, i8 %layer4_out_V_28, i8 %layer4_out_V_29, i8 %layer4_out_V_30, i8 %layer4_out_V_31, i8 %layer4_out_V_32, i8 %layer4_out_V_33, i8 %layer4_out_V_34, i8 %layer4_out_V_35, i8 %layer4_out_V_36, i8 %layer4_out_V_37, i8 %layer4_out_V_38, i8 %layer4_out_V_39, i8 %layer4_out_V_40, i8 %layer4_out_V_41, i8 %layer4_out_V_42, i8 %layer4_out_V_43, i8 %layer4_out_V_44, i8 %layer4_out_V_45, i8 %layer4_out_V_46, i8 %layer4_out_V_47, i8 %layer4_out_V_48, i8 %layer4_out_V_49, i8 %layer4_out_V_50, i8 %layer4_out_V_51, i8 %layer4_out_V_52, i8 %layer4_out_V_53, i8 %layer4_out_V_54, i8 %layer4_out_V_55, i8 %layer4_out_V_56, i8 %layer4_out_V_57, i8 %layer4_out_V_58, i8 %layer4_out_V_59, i8 %layer4_out_V_60, i8 %layer4_out_V_61, i8 %layer4_out_V_62, i8 %layer4_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="311" st_id="33" stage="23" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="496" op_0_bw="496" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8">
<![CDATA[
:143 %call_ret2 = call i496 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4, i8 %layer4_out_V_5, i8 %layer4_out_V_6, i8 %layer4_out_V_7, i8 %layer4_out_V_8, i8 %layer4_out_V_9, i8 %layer4_out_V_10, i8 %layer4_out_V_11, i8 %layer4_out_V_12, i8 %layer4_out_V_13, i8 %layer4_out_V_14, i8 %layer4_out_V_16, i8 %layer4_out_V_17, i8 %layer4_out_V_18, i8 %layer4_out_V_19, i8 %layer4_out_V_20, i8 %layer4_out_V_21, i8 %layer4_out_V_22, i8 %layer4_out_V_23, i8 %layer4_out_V_24, i8 %layer4_out_V_25, i8 %layer4_out_V_26, i8 %layer4_out_V_27, i8 %layer4_out_V_28, i8 %layer4_out_V_29, i8 %layer4_out_V_30, i8 %layer4_out_V_31, i8 %layer4_out_V_32, i8 %layer4_out_V_33, i8 %layer4_out_V_34, i8 %layer4_out_V_35, i8 %layer4_out_V_36, i8 %layer4_out_V_37, i8 %layer4_out_V_38, i8 %layer4_out_V_39, i8 %layer4_out_V_40, i8 %layer4_out_V_41, i8 %layer4_out_V_42, i8 %layer4_out_V_43, i8 %layer4_out_V_44, i8 %layer4_out_V_45, i8 %layer4_out_V_46, i8 %layer4_out_V_47, i8 %layer4_out_V_48, i8 %layer4_out_V_49, i8 %layer4_out_V_50, i8 %layer4_out_V_51, i8 %layer4_out_V_52, i8 %layer4_out_V_53, i8 %layer4_out_V_54, i8 %layer4_out_V_55, i8 %layer4_out_V_56, i8 %layer4_out_V_57, i8 %layer4_out_V_58, i8 %layer4_out_V_59, i8 %layer4_out_V_60, i8 %layer4_out_V_61, i8 %layer4_out_V_62, i8 %layer4_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="312" st_id="34" stage="22" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="496" op_0_bw="496" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8">
<![CDATA[
:143 %call_ret2 = call i496 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4, i8 %layer4_out_V_5, i8 %layer4_out_V_6, i8 %layer4_out_V_7, i8 %layer4_out_V_8, i8 %layer4_out_V_9, i8 %layer4_out_V_10, i8 %layer4_out_V_11, i8 %layer4_out_V_12, i8 %layer4_out_V_13, i8 %layer4_out_V_14, i8 %layer4_out_V_16, i8 %layer4_out_V_17, i8 %layer4_out_V_18, i8 %layer4_out_V_19, i8 %layer4_out_V_20, i8 %layer4_out_V_21, i8 %layer4_out_V_22, i8 %layer4_out_V_23, i8 %layer4_out_V_24, i8 %layer4_out_V_25, i8 %layer4_out_V_26, i8 %layer4_out_V_27, i8 %layer4_out_V_28, i8 %layer4_out_V_29, i8 %layer4_out_V_30, i8 %layer4_out_V_31, i8 %layer4_out_V_32, i8 %layer4_out_V_33, i8 %layer4_out_V_34, i8 %layer4_out_V_35, i8 %layer4_out_V_36, i8 %layer4_out_V_37, i8 %layer4_out_V_38, i8 %layer4_out_V_39, i8 %layer4_out_V_40, i8 %layer4_out_V_41, i8 %layer4_out_V_42, i8 %layer4_out_V_43, i8 %layer4_out_V_44, i8 %layer4_out_V_45, i8 %layer4_out_V_46, i8 %layer4_out_V_47, i8 %layer4_out_V_48, i8 %layer4_out_V_49, i8 %layer4_out_V_50, i8 %layer4_out_V_51, i8 %layer4_out_V_52, i8 %layer4_out_V_53, i8 %layer4_out_V_54, i8 %layer4_out_V_55, i8 %layer4_out_V_56, i8 %layer4_out_V_57, i8 %layer4_out_V_58, i8 %layer4_out_V_59, i8 %layer4_out_V_60, i8 %layer4_out_V_61, i8 %layer4_out_V_62, i8 %layer4_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="313" st_id="35" stage="21" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="496" op_0_bw="496" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8">
<![CDATA[
:143 %call_ret2 = call i496 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4, i8 %layer4_out_V_5, i8 %layer4_out_V_6, i8 %layer4_out_V_7, i8 %layer4_out_V_8, i8 %layer4_out_V_9, i8 %layer4_out_V_10, i8 %layer4_out_V_11, i8 %layer4_out_V_12, i8 %layer4_out_V_13, i8 %layer4_out_V_14, i8 %layer4_out_V_16, i8 %layer4_out_V_17, i8 %layer4_out_V_18, i8 %layer4_out_V_19, i8 %layer4_out_V_20, i8 %layer4_out_V_21, i8 %layer4_out_V_22, i8 %layer4_out_V_23, i8 %layer4_out_V_24, i8 %layer4_out_V_25, i8 %layer4_out_V_26, i8 %layer4_out_V_27, i8 %layer4_out_V_28, i8 %layer4_out_V_29, i8 %layer4_out_V_30, i8 %layer4_out_V_31, i8 %layer4_out_V_32, i8 %layer4_out_V_33, i8 %layer4_out_V_34, i8 %layer4_out_V_35, i8 %layer4_out_V_36, i8 %layer4_out_V_37, i8 %layer4_out_V_38, i8 %layer4_out_V_39, i8 %layer4_out_V_40, i8 %layer4_out_V_41, i8 %layer4_out_V_42, i8 %layer4_out_V_43, i8 %layer4_out_V_44, i8 %layer4_out_V_45, i8 %layer4_out_V_46, i8 %layer4_out_V_47, i8 %layer4_out_V_48, i8 %layer4_out_V_49, i8 %layer4_out_V_50, i8 %layer4_out_V_51, i8 %layer4_out_V_52, i8 %layer4_out_V_53, i8 %layer4_out_V_54, i8 %layer4_out_V_55, i8 %layer4_out_V_56, i8 %layer4_out_V_57, i8 %layer4_out_V_58, i8 %layer4_out_V_59, i8 %layer4_out_V_60, i8 %layer4_out_V_61, i8 %layer4_out_V_62, i8 %layer4_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="314" st_id="36" stage="20" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="496" op_0_bw="496" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8">
<![CDATA[
:143 %call_ret2 = call i496 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4, i8 %layer4_out_V_5, i8 %layer4_out_V_6, i8 %layer4_out_V_7, i8 %layer4_out_V_8, i8 %layer4_out_V_9, i8 %layer4_out_V_10, i8 %layer4_out_V_11, i8 %layer4_out_V_12, i8 %layer4_out_V_13, i8 %layer4_out_V_14, i8 %layer4_out_V_16, i8 %layer4_out_V_17, i8 %layer4_out_V_18, i8 %layer4_out_V_19, i8 %layer4_out_V_20, i8 %layer4_out_V_21, i8 %layer4_out_V_22, i8 %layer4_out_V_23, i8 %layer4_out_V_24, i8 %layer4_out_V_25, i8 %layer4_out_V_26, i8 %layer4_out_V_27, i8 %layer4_out_V_28, i8 %layer4_out_V_29, i8 %layer4_out_V_30, i8 %layer4_out_V_31, i8 %layer4_out_V_32, i8 %layer4_out_V_33, i8 %layer4_out_V_34, i8 %layer4_out_V_35, i8 %layer4_out_V_36, i8 %layer4_out_V_37, i8 %layer4_out_V_38, i8 %layer4_out_V_39, i8 %layer4_out_V_40, i8 %layer4_out_V_41, i8 %layer4_out_V_42, i8 %layer4_out_V_43, i8 %layer4_out_V_44, i8 %layer4_out_V_45, i8 %layer4_out_V_46, i8 %layer4_out_V_47, i8 %layer4_out_V_48, i8 %layer4_out_V_49, i8 %layer4_out_V_50, i8 %layer4_out_V_51, i8 %layer4_out_V_52, i8 %layer4_out_V_53, i8 %layer4_out_V_54, i8 %layer4_out_V_55, i8 %layer4_out_V_56, i8 %layer4_out_V_57, i8 %layer4_out_V_58, i8 %layer4_out_V_59, i8 %layer4_out_V_60, i8 %layer4_out_V_61, i8 %layer4_out_V_62, i8 %layer4_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="315" st_id="37" stage="19" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="496" op_0_bw="496" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8">
<![CDATA[
:143 %call_ret2 = call i496 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4, i8 %layer4_out_V_5, i8 %layer4_out_V_6, i8 %layer4_out_V_7, i8 %layer4_out_V_8, i8 %layer4_out_V_9, i8 %layer4_out_V_10, i8 %layer4_out_V_11, i8 %layer4_out_V_12, i8 %layer4_out_V_13, i8 %layer4_out_V_14, i8 %layer4_out_V_16, i8 %layer4_out_V_17, i8 %layer4_out_V_18, i8 %layer4_out_V_19, i8 %layer4_out_V_20, i8 %layer4_out_V_21, i8 %layer4_out_V_22, i8 %layer4_out_V_23, i8 %layer4_out_V_24, i8 %layer4_out_V_25, i8 %layer4_out_V_26, i8 %layer4_out_V_27, i8 %layer4_out_V_28, i8 %layer4_out_V_29, i8 %layer4_out_V_30, i8 %layer4_out_V_31, i8 %layer4_out_V_32, i8 %layer4_out_V_33, i8 %layer4_out_V_34, i8 %layer4_out_V_35, i8 %layer4_out_V_36, i8 %layer4_out_V_37, i8 %layer4_out_V_38, i8 %layer4_out_V_39, i8 %layer4_out_V_40, i8 %layer4_out_V_41, i8 %layer4_out_V_42, i8 %layer4_out_V_43, i8 %layer4_out_V_44, i8 %layer4_out_V_45, i8 %layer4_out_V_46, i8 %layer4_out_V_47, i8 %layer4_out_V_48, i8 %layer4_out_V_49, i8 %layer4_out_V_50, i8 %layer4_out_V_51, i8 %layer4_out_V_52, i8 %layer4_out_V_53, i8 %layer4_out_V_54, i8 %layer4_out_V_55, i8 %layer4_out_V_56, i8 %layer4_out_V_57, i8 %layer4_out_V_58, i8 %layer4_out_V_59, i8 %layer4_out_V_60, i8 %layer4_out_V_61, i8 %layer4_out_V_62, i8 %layer4_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="316" st_id="38" stage="18" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="496" op_0_bw="496" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8">
<![CDATA[
:143 %call_ret2 = call i496 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4, i8 %layer4_out_V_5, i8 %layer4_out_V_6, i8 %layer4_out_V_7, i8 %layer4_out_V_8, i8 %layer4_out_V_9, i8 %layer4_out_V_10, i8 %layer4_out_V_11, i8 %layer4_out_V_12, i8 %layer4_out_V_13, i8 %layer4_out_V_14, i8 %layer4_out_V_16, i8 %layer4_out_V_17, i8 %layer4_out_V_18, i8 %layer4_out_V_19, i8 %layer4_out_V_20, i8 %layer4_out_V_21, i8 %layer4_out_V_22, i8 %layer4_out_V_23, i8 %layer4_out_V_24, i8 %layer4_out_V_25, i8 %layer4_out_V_26, i8 %layer4_out_V_27, i8 %layer4_out_V_28, i8 %layer4_out_V_29, i8 %layer4_out_V_30, i8 %layer4_out_V_31, i8 %layer4_out_V_32, i8 %layer4_out_V_33, i8 %layer4_out_V_34, i8 %layer4_out_V_35, i8 %layer4_out_V_36, i8 %layer4_out_V_37, i8 %layer4_out_V_38, i8 %layer4_out_V_39, i8 %layer4_out_V_40, i8 %layer4_out_V_41, i8 %layer4_out_V_42, i8 %layer4_out_V_43, i8 %layer4_out_V_44, i8 %layer4_out_V_45, i8 %layer4_out_V_46, i8 %layer4_out_V_47, i8 %layer4_out_V_48, i8 %layer4_out_V_49, i8 %layer4_out_V_50, i8 %layer4_out_V_51, i8 %layer4_out_V_52, i8 %layer4_out_V_53, i8 %layer4_out_V_54, i8 %layer4_out_V_55, i8 %layer4_out_V_56, i8 %layer4_out_V_57, i8 %layer4_out_V_58, i8 %layer4_out_V_59, i8 %layer4_out_V_60, i8 %layer4_out_V_61, i8 %layer4_out_V_62, i8 %layer4_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="317" st_id="39" stage="17" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="496" op_0_bw="496" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8">
<![CDATA[
:143 %call_ret2 = call i496 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4, i8 %layer4_out_V_5, i8 %layer4_out_V_6, i8 %layer4_out_V_7, i8 %layer4_out_V_8, i8 %layer4_out_V_9, i8 %layer4_out_V_10, i8 %layer4_out_V_11, i8 %layer4_out_V_12, i8 %layer4_out_V_13, i8 %layer4_out_V_14, i8 %layer4_out_V_16, i8 %layer4_out_V_17, i8 %layer4_out_V_18, i8 %layer4_out_V_19, i8 %layer4_out_V_20, i8 %layer4_out_V_21, i8 %layer4_out_V_22, i8 %layer4_out_V_23, i8 %layer4_out_V_24, i8 %layer4_out_V_25, i8 %layer4_out_V_26, i8 %layer4_out_V_27, i8 %layer4_out_V_28, i8 %layer4_out_V_29, i8 %layer4_out_V_30, i8 %layer4_out_V_31, i8 %layer4_out_V_32, i8 %layer4_out_V_33, i8 %layer4_out_V_34, i8 %layer4_out_V_35, i8 %layer4_out_V_36, i8 %layer4_out_V_37, i8 %layer4_out_V_38, i8 %layer4_out_V_39, i8 %layer4_out_V_40, i8 %layer4_out_V_41, i8 %layer4_out_V_42, i8 %layer4_out_V_43, i8 %layer4_out_V_44, i8 %layer4_out_V_45, i8 %layer4_out_V_46, i8 %layer4_out_V_47, i8 %layer4_out_V_48, i8 %layer4_out_V_49, i8 %layer4_out_V_50, i8 %layer4_out_V_51, i8 %layer4_out_V_52, i8 %layer4_out_V_53, i8 %layer4_out_V_54, i8 %layer4_out_V_55, i8 %layer4_out_V_56, i8 %layer4_out_V_57, i8 %layer4_out_V_58, i8 %layer4_out_V_59, i8 %layer4_out_V_60, i8 %layer4_out_V_61, i8 %layer4_out_V_62, i8 %layer4_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="318" st_id="40" stage="16" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="496" op_0_bw="496" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8">
<![CDATA[
:143 %call_ret2 = call i496 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4, i8 %layer4_out_V_5, i8 %layer4_out_V_6, i8 %layer4_out_V_7, i8 %layer4_out_V_8, i8 %layer4_out_V_9, i8 %layer4_out_V_10, i8 %layer4_out_V_11, i8 %layer4_out_V_12, i8 %layer4_out_V_13, i8 %layer4_out_V_14, i8 %layer4_out_V_16, i8 %layer4_out_V_17, i8 %layer4_out_V_18, i8 %layer4_out_V_19, i8 %layer4_out_V_20, i8 %layer4_out_V_21, i8 %layer4_out_V_22, i8 %layer4_out_V_23, i8 %layer4_out_V_24, i8 %layer4_out_V_25, i8 %layer4_out_V_26, i8 %layer4_out_V_27, i8 %layer4_out_V_28, i8 %layer4_out_V_29, i8 %layer4_out_V_30, i8 %layer4_out_V_31, i8 %layer4_out_V_32, i8 %layer4_out_V_33, i8 %layer4_out_V_34, i8 %layer4_out_V_35, i8 %layer4_out_V_36, i8 %layer4_out_V_37, i8 %layer4_out_V_38, i8 %layer4_out_V_39, i8 %layer4_out_V_40, i8 %layer4_out_V_41, i8 %layer4_out_V_42, i8 %layer4_out_V_43, i8 %layer4_out_V_44, i8 %layer4_out_V_45, i8 %layer4_out_V_46, i8 %layer4_out_V_47, i8 %layer4_out_V_48, i8 %layer4_out_V_49, i8 %layer4_out_V_50, i8 %layer4_out_V_51, i8 %layer4_out_V_52, i8 %layer4_out_V_53, i8 %layer4_out_V_54, i8 %layer4_out_V_55, i8 %layer4_out_V_56, i8 %layer4_out_V_57, i8 %layer4_out_V_58, i8 %layer4_out_V_59, i8 %layer4_out_V_60, i8 %layer4_out_V_61, i8 %layer4_out_V_62, i8 %layer4_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="319" st_id="41" stage="15" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="496" op_0_bw="496" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8">
<![CDATA[
:143 %call_ret2 = call i496 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4, i8 %layer4_out_V_5, i8 %layer4_out_V_6, i8 %layer4_out_V_7, i8 %layer4_out_V_8, i8 %layer4_out_V_9, i8 %layer4_out_V_10, i8 %layer4_out_V_11, i8 %layer4_out_V_12, i8 %layer4_out_V_13, i8 %layer4_out_V_14, i8 %layer4_out_V_16, i8 %layer4_out_V_17, i8 %layer4_out_V_18, i8 %layer4_out_V_19, i8 %layer4_out_V_20, i8 %layer4_out_V_21, i8 %layer4_out_V_22, i8 %layer4_out_V_23, i8 %layer4_out_V_24, i8 %layer4_out_V_25, i8 %layer4_out_V_26, i8 %layer4_out_V_27, i8 %layer4_out_V_28, i8 %layer4_out_V_29, i8 %layer4_out_V_30, i8 %layer4_out_V_31, i8 %layer4_out_V_32, i8 %layer4_out_V_33, i8 %layer4_out_V_34, i8 %layer4_out_V_35, i8 %layer4_out_V_36, i8 %layer4_out_V_37, i8 %layer4_out_V_38, i8 %layer4_out_V_39, i8 %layer4_out_V_40, i8 %layer4_out_V_41, i8 %layer4_out_V_42, i8 %layer4_out_V_43, i8 %layer4_out_V_44, i8 %layer4_out_V_45, i8 %layer4_out_V_46, i8 %layer4_out_V_47, i8 %layer4_out_V_48, i8 %layer4_out_V_49, i8 %layer4_out_V_50, i8 %layer4_out_V_51, i8 %layer4_out_V_52, i8 %layer4_out_V_53, i8 %layer4_out_V_54, i8 %layer4_out_V_55, i8 %layer4_out_V_56, i8 %layer4_out_V_57, i8 %layer4_out_V_58, i8 %layer4_out_V_59, i8 %layer4_out_V_60, i8 %layer4_out_V_61, i8 %layer4_out_V_62, i8 %layer4_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="320" st_id="42" stage="14" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="496" op_0_bw="496" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8">
<![CDATA[
:143 %call_ret2 = call i496 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4, i8 %layer4_out_V_5, i8 %layer4_out_V_6, i8 %layer4_out_V_7, i8 %layer4_out_V_8, i8 %layer4_out_V_9, i8 %layer4_out_V_10, i8 %layer4_out_V_11, i8 %layer4_out_V_12, i8 %layer4_out_V_13, i8 %layer4_out_V_14, i8 %layer4_out_V_16, i8 %layer4_out_V_17, i8 %layer4_out_V_18, i8 %layer4_out_V_19, i8 %layer4_out_V_20, i8 %layer4_out_V_21, i8 %layer4_out_V_22, i8 %layer4_out_V_23, i8 %layer4_out_V_24, i8 %layer4_out_V_25, i8 %layer4_out_V_26, i8 %layer4_out_V_27, i8 %layer4_out_V_28, i8 %layer4_out_V_29, i8 %layer4_out_V_30, i8 %layer4_out_V_31, i8 %layer4_out_V_32, i8 %layer4_out_V_33, i8 %layer4_out_V_34, i8 %layer4_out_V_35, i8 %layer4_out_V_36, i8 %layer4_out_V_37, i8 %layer4_out_V_38, i8 %layer4_out_V_39, i8 %layer4_out_V_40, i8 %layer4_out_V_41, i8 %layer4_out_V_42, i8 %layer4_out_V_43, i8 %layer4_out_V_44, i8 %layer4_out_V_45, i8 %layer4_out_V_46, i8 %layer4_out_V_47, i8 %layer4_out_V_48, i8 %layer4_out_V_49, i8 %layer4_out_V_50, i8 %layer4_out_V_51, i8 %layer4_out_V_52, i8 %layer4_out_V_53, i8 %layer4_out_V_54, i8 %layer4_out_V_55, i8 %layer4_out_V_56, i8 %layer4_out_V_57, i8 %layer4_out_V_58, i8 %layer4_out_V_59, i8 %layer4_out_V_60, i8 %layer4_out_V_61, i8 %layer4_out_V_62, i8 %layer4_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="321" st_id="43" stage="13" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="496" op_0_bw="496" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8">
<![CDATA[
:143 %call_ret2 = call i496 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4, i8 %layer4_out_V_5, i8 %layer4_out_V_6, i8 %layer4_out_V_7, i8 %layer4_out_V_8, i8 %layer4_out_V_9, i8 %layer4_out_V_10, i8 %layer4_out_V_11, i8 %layer4_out_V_12, i8 %layer4_out_V_13, i8 %layer4_out_V_14, i8 %layer4_out_V_16, i8 %layer4_out_V_17, i8 %layer4_out_V_18, i8 %layer4_out_V_19, i8 %layer4_out_V_20, i8 %layer4_out_V_21, i8 %layer4_out_V_22, i8 %layer4_out_V_23, i8 %layer4_out_V_24, i8 %layer4_out_V_25, i8 %layer4_out_V_26, i8 %layer4_out_V_27, i8 %layer4_out_V_28, i8 %layer4_out_V_29, i8 %layer4_out_V_30, i8 %layer4_out_V_31, i8 %layer4_out_V_32, i8 %layer4_out_V_33, i8 %layer4_out_V_34, i8 %layer4_out_V_35, i8 %layer4_out_V_36, i8 %layer4_out_V_37, i8 %layer4_out_V_38, i8 %layer4_out_V_39, i8 %layer4_out_V_40, i8 %layer4_out_V_41, i8 %layer4_out_V_42, i8 %layer4_out_V_43, i8 %layer4_out_V_44, i8 %layer4_out_V_45, i8 %layer4_out_V_46, i8 %layer4_out_V_47, i8 %layer4_out_V_48, i8 %layer4_out_V_49, i8 %layer4_out_V_50, i8 %layer4_out_V_51, i8 %layer4_out_V_52, i8 %layer4_out_V_53, i8 %layer4_out_V_54, i8 %layer4_out_V_55, i8 %layer4_out_V_56, i8 %layer4_out_V_57, i8 %layer4_out_V_58, i8 %layer4_out_V_59, i8 %layer4_out_V_60, i8 %layer4_out_V_61, i8 %layer4_out_V_62, i8 %layer4_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="322" st_id="44" stage="12" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="496" op_0_bw="496" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8">
<![CDATA[
:143 %call_ret2 = call i496 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4, i8 %layer4_out_V_5, i8 %layer4_out_V_6, i8 %layer4_out_V_7, i8 %layer4_out_V_8, i8 %layer4_out_V_9, i8 %layer4_out_V_10, i8 %layer4_out_V_11, i8 %layer4_out_V_12, i8 %layer4_out_V_13, i8 %layer4_out_V_14, i8 %layer4_out_V_16, i8 %layer4_out_V_17, i8 %layer4_out_V_18, i8 %layer4_out_V_19, i8 %layer4_out_V_20, i8 %layer4_out_V_21, i8 %layer4_out_V_22, i8 %layer4_out_V_23, i8 %layer4_out_V_24, i8 %layer4_out_V_25, i8 %layer4_out_V_26, i8 %layer4_out_V_27, i8 %layer4_out_V_28, i8 %layer4_out_V_29, i8 %layer4_out_V_30, i8 %layer4_out_V_31, i8 %layer4_out_V_32, i8 %layer4_out_V_33, i8 %layer4_out_V_34, i8 %layer4_out_V_35, i8 %layer4_out_V_36, i8 %layer4_out_V_37, i8 %layer4_out_V_38, i8 %layer4_out_V_39, i8 %layer4_out_V_40, i8 %layer4_out_V_41, i8 %layer4_out_V_42, i8 %layer4_out_V_43, i8 %layer4_out_V_44, i8 %layer4_out_V_45, i8 %layer4_out_V_46, i8 %layer4_out_V_47, i8 %layer4_out_V_48, i8 %layer4_out_V_49, i8 %layer4_out_V_50, i8 %layer4_out_V_51, i8 %layer4_out_V_52, i8 %layer4_out_V_53, i8 %layer4_out_V_54, i8 %layer4_out_V_55, i8 %layer4_out_V_56, i8 %layer4_out_V_57, i8 %layer4_out_V_58, i8 %layer4_out_V_59, i8 %layer4_out_V_60, i8 %layer4_out_V_61, i8 %layer4_out_V_62, i8 %layer4_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="323" st_id="45" stage="11" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="496" op_0_bw="496" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8">
<![CDATA[
:143 %call_ret2 = call i496 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4, i8 %layer4_out_V_5, i8 %layer4_out_V_6, i8 %layer4_out_V_7, i8 %layer4_out_V_8, i8 %layer4_out_V_9, i8 %layer4_out_V_10, i8 %layer4_out_V_11, i8 %layer4_out_V_12, i8 %layer4_out_V_13, i8 %layer4_out_V_14, i8 %layer4_out_V_16, i8 %layer4_out_V_17, i8 %layer4_out_V_18, i8 %layer4_out_V_19, i8 %layer4_out_V_20, i8 %layer4_out_V_21, i8 %layer4_out_V_22, i8 %layer4_out_V_23, i8 %layer4_out_V_24, i8 %layer4_out_V_25, i8 %layer4_out_V_26, i8 %layer4_out_V_27, i8 %layer4_out_V_28, i8 %layer4_out_V_29, i8 %layer4_out_V_30, i8 %layer4_out_V_31, i8 %layer4_out_V_32, i8 %layer4_out_V_33, i8 %layer4_out_V_34, i8 %layer4_out_V_35, i8 %layer4_out_V_36, i8 %layer4_out_V_37, i8 %layer4_out_V_38, i8 %layer4_out_V_39, i8 %layer4_out_V_40, i8 %layer4_out_V_41, i8 %layer4_out_V_42, i8 %layer4_out_V_43, i8 %layer4_out_V_44, i8 %layer4_out_V_45, i8 %layer4_out_V_46, i8 %layer4_out_V_47, i8 %layer4_out_V_48, i8 %layer4_out_V_49, i8 %layer4_out_V_50, i8 %layer4_out_V_51, i8 %layer4_out_V_52, i8 %layer4_out_V_53, i8 %layer4_out_V_54, i8 %layer4_out_V_55, i8 %layer4_out_V_56, i8 %layer4_out_V_57, i8 %layer4_out_V_58, i8 %layer4_out_V_59, i8 %layer4_out_V_60, i8 %layer4_out_V_61, i8 %layer4_out_V_62, i8 %layer4_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="324" st_id="46" stage="10" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="496" op_0_bw="496" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8">
<![CDATA[
:143 %call_ret2 = call i496 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4, i8 %layer4_out_V_5, i8 %layer4_out_V_6, i8 %layer4_out_V_7, i8 %layer4_out_V_8, i8 %layer4_out_V_9, i8 %layer4_out_V_10, i8 %layer4_out_V_11, i8 %layer4_out_V_12, i8 %layer4_out_V_13, i8 %layer4_out_V_14, i8 %layer4_out_V_16, i8 %layer4_out_V_17, i8 %layer4_out_V_18, i8 %layer4_out_V_19, i8 %layer4_out_V_20, i8 %layer4_out_V_21, i8 %layer4_out_V_22, i8 %layer4_out_V_23, i8 %layer4_out_V_24, i8 %layer4_out_V_25, i8 %layer4_out_V_26, i8 %layer4_out_V_27, i8 %layer4_out_V_28, i8 %layer4_out_V_29, i8 %layer4_out_V_30, i8 %layer4_out_V_31, i8 %layer4_out_V_32, i8 %layer4_out_V_33, i8 %layer4_out_V_34, i8 %layer4_out_V_35, i8 %layer4_out_V_36, i8 %layer4_out_V_37, i8 %layer4_out_V_38, i8 %layer4_out_V_39, i8 %layer4_out_V_40, i8 %layer4_out_V_41, i8 %layer4_out_V_42, i8 %layer4_out_V_43, i8 %layer4_out_V_44, i8 %layer4_out_V_45, i8 %layer4_out_V_46, i8 %layer4_out_V_47, i8 %layer4_out_V_48, i8 %layer4_out_V_49, i8 %layer4_out_V_50, i8 %layer4_out_V_51, i8 %layer4_out_V_52, i8 %layer4_out_V_53, i8 %layer4_out_V_54, i8 %layer4_out_V_55, i8 %layer4_out_V_56, i8 %layer4_out_V_57, i8 %layer4_out_V_58, i8 %layer4_out_V_59, i8 %layer4_out_V_60, i8 %layer4_out_V_61, i8 %layer4_out_V_62, i8 %layer4_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="325" st_id="47" stage="9" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="496" op_0_bw="496" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8">
<![CDATA[
:143 %call_ret2 = call i496 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4, i8 %layer4_out_V_5, i8 %layer4_out_V_6, i8 %layer4_out_V_7, i8 %layer4_out_V_8, i8 %layer4_out_V_9, i8 %layer4_out_V_10, i8 %layer4_out_V_11, i8 %layer4_out_V_12, i8 %layer4_out_V_13, i8 %layer4_out_V_14, i8 %layer4_out_V_16, i8 %layer4_out_V_17, i8 %layer4_out_V_18, i8 %layer4_out_V_19, i8 %layer4_out_V_20, i8 %layer4_out_V_21, i8 %layer4_out_V_22, i8 %layer4_out_V_23, i8 %layer4_out_V_24, i8 %layer4_out_V_25, i8 %layer4_out_V_26, i8 %layer4_out_V_27, i8 %layer4_out_V_28, i8 %layer4_out_V_29, i8 %layer4_out_V_30, i8 %layer4_out_V_31, i8 %layer4_out_V_32, i8 %layer4_out_V_33, i8 %layer4_out_V_34, i8 %layer4_out_V_35, i8 %layer4_out_V_36, i8 %layer4_out_V_37, i8 %layer4_out_V_38, i8 %layer4_out_V_39, i8 %layer4_out_V_40, i8 %layer4_out_V_41, i8 %layer4_out_V_42, i8 %layer4_out_V_43, i8 %layer4_out_V_44, i8 %layer4_out_V_45, i8 %layer4_out_V_46, i8 %layer4_out_V_47, i8 %layer4_out_V_48, i8 %layer4_out_V_49, i8 %layer4_out_V_50, i8 %layer4_out_V_51, i8 %layer4_out_V_52, i8 %layer4_out_V_53, i8 %layer4_out_V_54, i8 %layer4_out_V_55, i8 %layer4_out_V_56, i8 %layer4_out_V_57, i8 %layer4_out_V_58, i8 %layer4_out_V_59, i8 %layer4_out_V_60, i8 %layer4_out_V_61, i8 %layer4_out_V_62, i8 %layer4_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="326" st_id="48" stage="8" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="496" op_0_bw="496" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8">
<![CDATA[
:143 %call_ret2 = call i496 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4, i8 %layer4_out_V_5, i8 %layer4_out_V_6, i8 %layer4_out_V_7, i8 %layer4_out_V_8, i8 %layer4_out_V_9, i8 %layer4_out_V_10, i8 %layer4_out_V_11, i8 %layer4_out_V_12, i8 %layer4_out_V_13, i8 %layer4_out_V_14, i8 %layer4_out_V_16, i8 %layer4_out_V_17, i8 %layer4_out_V_18, i8 %layer4_out_V_19, i8 %layer4_out_V_20, i8 %layer4_out_V_21, i8 %layer4_out_V_22, i8 %layer4_out_V_23, i8 %layer4_out_V_24, i8 %layer4_out_V_25, i8 %layer4_out_V_26, i8 %layer4_out_V_27, i8 %layer4_out_V_28, i8 %layer4_out_V_29, i8 %layer4_out_V_30, i8 %layer4_out_V_31, i8 %layer4_out_V_32, i8 %layer4_out_V_33, i8 %layer4_out_V_34, i8 %layer4_out_V_35, i8 %layer4_out_V_36, i8 %layer4_out_V_37, i8 %layer4_out_V_38, i8 %layer4_out_V_39, i8 %layer4_out_V_40, i8 %layer4_out_V_41, i8 %layer4_out_V_42, i8 %layer4_out_V_43, i8 %layer4_out_V_44, i8 %layer4_out_V_45, i8 %layer4_out_V_46, i8 %layer4_out_V_47, i8 %layer4_out_V_48, i8 %layer4_out_V_49, i8 %layer4_out_V_50, i8 %layer4_out_V_51, i8 %layer4_out_V_52, i8 %layer4_out_V_53, i8 %layer4_out_V_54, i8 %layer4_out_V_55, i8 %layer4_out_V_56, i8 %layer4_out_V_57, i8 %layer4_out_V_58, i8 %layer4_out_V_59, i8 %layer4_out_V_60, i8 %layer4_out_V_61, i8 %layer4_out_V_62, i8 %layer4_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="327" st_id="49" stage="7" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="496" op_0_bw="496" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8">
<![CDATA[
:143 %call_ret2 = call i496 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4, i8 %layer4_out_V_5, i8 %layer4_out_V_6, i8 %layer4_out_V_7, i8 %layer4_out_V_8, i8 %layer4_out_V_9, i8 %layer4_out_V_10, i8 %layer4_out_V_11, i8 %layer4_out_V_12, i8 %layer4_out_V_13, i8 %layer4_out_V_14, i8 %layer4_out_V_16, i8 %layer4_out_V_17, i8 %layer4_out_V_18, i8 %layer4_out_V_19, i8 %layer4_out_V_20, i8 %layer4_out_V_21, i8 %layer4_out_V_22, i8 %layer4_out_V_23, i8 %layer4_out_V_24, i8 %layer4_out_V_25, i8 %layer4_out_V_26, i8 %layer4_out_V_27, i8 %layer4_out_V_28, i8 %layer4_out_V_29, i8 %layer4_out_V_30, i8 %layer4_out_V_31, i8 %layer4_out_V_32, i8 %layer4_out_V_33, i8 %layer4_out_V_34, i8 %layer4_out_V_35, i8 %layer4_out_V_36, i8 %layer4_out_V_37, i8 %layer4_out_V_38, i8 %layer4_out_V_39, i8 %layer4_out_V_40, i8 %layer4_out_V_41, i8 %layer4_out_V_42, i8 %layer4_out_V_43, i8 %layer4_out_V_44, i8 %layer4_out_V_45, i8 %layer4_out_V_46, i8 %layer4_out_V_47, i8 %layer4_out_V_48, i8 %layer4_out_V_49, i8 %layer4_out_V_50, i8 %layer4_out_V_51, i8 %layer4_out_V_52, i8 %layer4_out_V_53, i8 %layer4_out_V_54, i8 %layer4_out_V_55, i8 %layer4_out_V_56, i8 %layer4_out_V_57, i8 %layer4_out_V_58, i8 %layer4_out_V_59, i8 %layer4_out_V_60, i8 %layer4_out_V_61, i8 %layer4_out_V_62, i8 %layer4_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="328" st_id="50" stage="6" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="496" op_0_bw="496" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8">
<![CDATA[
:143 %call_ret2 = call i496 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4, i8 %layer4_out_V_5, i8 %layer4_out_V_6, i8 %layer4_out_V_7, i8 %layer4_out_V_8, i8 %layer4_out_V_9, i8 %layer4_out_V_10, i8 %layer4_out_V_11, i8 %layer4_out_V_12, i8 %layer4_out_V_13, i8 %layer4_out_V_14, i8 %layer4_out_V_16, i8 %layer4_out_V_17, i8 %layer4_out_V_18, i8 %layer4_out_V_19, i8 %layer4_out_V_20, i8 %layer4_out_V_21, i8 %layer4_out_V_22, i8 %layer4_out_V_23, i8 %layer4_out_V_24, i8 %layer4_out_V_25, i8 %layer4_out_V_26, i8 %layer4_out_V_27, i8 %layer4_out_V_28, i8 %layer4_out_V_29, i8 %layer4_out_V_30, i8 %layer4_out_V_31, i8 %layer4_out_V_32, i8 %layer4_out_V_33, i8 %layer4_out_V_34, i8 %layer4_out_V_35, i8 %layer4_out_V_36, i8 %layer4_out_V_37, i8 %layer4_out_V_38, i8 %layer4_out_V_39, i8 %layer4_out_V_40, i8 %layer4_out_V_41, i8 %layer4_out_V_42, i8 %layer4_out_V_43, i8 %layer4_out_V_44, i8 %layer4_out_V_45, i8 %layer4_out_V_46, i8 %layer4_out_V_47, i8 %layer4_out_V_48, i8 %layer4_out_V_49, i8 %layer4_out_V_50, i8 %layer4_out_V_51, i8 %layer4_out_V_52, i8 %layer4_out_V_53, i8 %layer4_out_V_54, i8 %layer4_out_V_55, i8 %layer4_out_V_56, i8 %layer4_out_V_57, i8 %layer4_out_V_58, i8 %layer4_out_V_59, i8 %layer4_out_V_60, i8 %layer4_out_V_61, i8 %layer4_out_V_62, i8 %layer4_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="329" st_id="51" stage="5" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="496" op_0_bw="496" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8">
<![CDATA[
:143 %call_ret2 = call i496 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4, i8 %layer4_out_V_5, i8 %layer4_out_V_6, i8 %layer4_out_V_7, i8 %layer4_out_V_8, i8 %layer4_out_V_9, i8 %layer4_out_V_10, i8 %layer4_out_V_11, i8 %layer4_out_V_12, i8 %layer4_out_V_13, i8 %layer4_out_V_14, i8 %layer4_out_V_16, i8 %layer4_out_V_17, i8 %layer4_out_V_18, i8 %layer4_out_V_19, i8 %layer4_out_V_20, i8 %layer4_out_V_21, i8 %layer4_out_V_22, i8 %layer4_out_V_23, i8 %layer4_out_V_24, i8 %layer4_out_V_25, i8 %layer4_out_V_26, i8 %layer4_out_V_27, i8 %layer4_out_V_28, i8 %layer4_out_V_29, i8 %layer4_out_V_30, i8 %layer4_out_V_31, i8 %layer4_out_V_32, i8 %layer4_out_V_33, i8 %layer4_out_V_34, i8 %layer4_out_V_35, i8 %layer4_out_V_36, i8 %layer4_out_V_37, i8 %layer4_out_V_38, i8 %layer4_out_V_39, i8 %layer4_out_V_40, i8 %layer4_out_V_41, i8 %layer4_out_V_42, i8 %layer4_out_V_43, i8 %layer4_out_V_44, i8 %layer4_out_V_45, i8 %layer4_out_V_46, i8 %layer4_out_V_47, i8 %layer4_out_V_48, i8 %layer4_out_V_49, i8 %layer4_out_V_50, i8 %layer4_out_V_51, i8 %layer4_out_V_52, i8 %layer4_out_V_53, i8 %layer4_out_V_54, i8 %layer4_out_V_55, i8 %layer4_out_V_56, i8 %layer4_out_V_57, i8 %layer4_out_V_58, i8 %layer4_out_V_59, i8 %layer4_out_V_60, i8 %layer4_out_V_61, i8 %layer4_out_V_62, i8 %layer4_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="330" st_id="52" stage="4" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="496" op_0_bw="496" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8">
<![CDATA[
:143 %call_ret2 = call i496 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4, i8 %layer4_out_V_5, i8 %layer4_out_V_6, i8 %layer4_out_V_7, i8 %layer4_out_V_8, i8 %layer4_out_V_9, i8 %layer4_out_V_10, i8 %layer4_out_V_11, i8 %layer4_out_V_12, i8 %layer4_out_V_13, i8 %layer4_out_V_14, i8 %layer4_out_V_16, i8 %layer4_out_V_17, i8 %layer4_out_V_18, i8 %layer4_out_V_19, i8 %layer4_out_V_20, i8 %layer4_out_V_21, i8 %layer4_out_V_22, i8 %layer4_out_V_23, i8 %layer4_out_V_24, i8 %layer4_out_V_25, i8 %layer4_out_V_26, i8 %layer4_out_V_27, i8 %layer4_out_V_28, i8 %layer4_out_V_29, i8 %layer4_out_V_30, i8 %layer4_out_V_31, i8 %layer4_out_V_32, i8 %layer4_out_V_33, i8 %layer4_out_V_34, i8 %layer4_out_V_35, i8 %layer4_out_V_36, i8 %layer4_out_V_37, i8 %layer4_out_V_38, i8 %layer4_out_V_39, i8 %layer4_out_V_40, i8 %layer4_out_V_41, i8 %layer4_out_V_42, i8 %layer4_out_V_43, i8 %layer4_out_V_44, i8 %layer4_out_V_45, i8 %layer4_out_V_46, i8 %layer4_out_V_47, i8 %layer4_out_V_48, i8 %layer4_out_V_49, i8 %layer4_out_V_50, i8 %layer4_out_V_51, i8 %layer4_out_V_52, i8 %layer4_out_V_53, i8 %layer4_out_V_54, i8 %layer4_out_V_55, i8 %layer4_out_V_56, i8 %layer4_out_V_57, i8 %layer4_out_V_58, i8 %layer4_out_V_59, i8 %layer4_out_V_60, i8 %layer4_out_V_61, i8 %layer4_out_V_62, i8 %layer4_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="331" st_id="53" stage="3" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="496" op_0_bw="496" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8">
<![CDATA[
:143 %call_ret2 = call i496 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4, i8 %layer4_out_V_5, i8 %layer4_out_V_6, i8 %layer4_out_V_7, i8 %layer4_out_V_8, i8 %layer4_out_V_9, i8 %layer4_out_V_10, i8 %layer4_out_V_11, i8 %layer4_out_V_12, i8 %layer4_out_V_13, i8 %layer4_out_V_14, i8 %layer4_out_V_16, i8 %layer4_out_V_17, i8 %layer4_out_V_18, i8 %layer4_out_V_19, i8 %layer4_out_V_20, i8 %layer4_out_V_21, i8 %layer4_out_V_22, i8 %layer4_out_V_23, i8 %layer4_out_V_24, i8 %layer4_out_V_25, i8 %layer4_out_V_26, i8 %layer4_out_V_27, i8 %layer4_out_V_28, i8 %layer4_out_V_29, i8 %layer4_out_V_30, i8 %layer4_out_V_31, i8 %layer4_out_V_32, i8 %layer4_out_V_33, i8 %layer4_out_V_34, i8 %layer4_out_V_35, i8 %layer4_out_V_36, i8 %layer4_out_V_37, i8 %layer4_out_V_38, i8 %layer4_out_V_39, i8 %layer4_out_V_40, i8 %layer4_out_V_41, i8 %layer4_out_V_42, i8 %layer4_out_V_43, i8 %layer4_out_V_44, i8 %layer4_out_V_45, i8 %layer4_out_V_46, i8 %layer4_out_V_47, i8 %layer4_out_V_48, i8 %layer4_out_V_49, i8 %layer4_out_V_50, i8 %layer4_out_V_51, i8 %layer4_out_V_52, i8 %layer4_out_V_53, i8 %layer4_out_V_54, i8 %layer4_out_V_55, i8 %layer4_out_V_56, i8 %layer4_out_V_57, i8 %layer4_out_V_58, i8 %layer4_out_V_59, i8 %layer4_out_V_60, i8 %layer4_out_V_61, i8 %layer4_out_V_62, i8 %layer4_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="332" st_id="54" stage="2" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="496" op_0_bw="496" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8">
<![CDATA[
:143 %call_ret2 = call i496 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4, i8 %layer4_out_V_5, i8 %layer4_out_V_6, i8 %layer4_out_V_7, i8 %layer4_out_V_8, i8 %layer4_out_V_9, i8 %layer4_out_V_10, i8 %layer4_out_V_11, i8 %layer4_out_V_12, i8 %layer4_out_V_13, i8 %layer4_out_V_14, i8 %layer4_out_V_16, i8 %layer4_out_V_17, i8 %layer4_out_V_18, i8 %layer4_out_V_19, i8 %layer4_out_V_20, i8 %layer4_out_V_21, i8 %layer4_out_V_22, i8 %layer4_out_V_23, i8 %layer4_out_V_24, i8 %layer4_out_V_25, i8 %layer4_out_V_26, i8 %layer4_out_V_27, i8 %layer4_out_V_28, i8 %layer4_out_V_29, i8 %layer4_out_V_30, i8 %layer4_out_V_31, i8 %layer4_out_V_32, i8 %layer4_out_V_33, i8 %layer4_out_V_34, i8 %layer4_out_V_35, i8 %layer4_out_V_36, i8 %layer4_out_V_37, i8 %layer4_out_V_38, i8 %layer4_out_V_39, i8 %layer4_out_V_40, i8 %layer4_out_V_41, i8 %layer4_out_V_42, i8 %layer4_out_V_43, i8 %layer4_out_V_44, i8 %layer4_out_V_45, i8 %layer4_out_V_46, i8 %layer4_out_V_47, i8 %layer4_out_V_48, i8 %layer4_out_V_49, i8 %layer4_out_V_50, i8 %layer4_out_V_51, i8 %layer4_out_V_52, i8 %layer4_out_V_53, i8 %layer4_out_V_54, i8 %layer4_out_V_55, i8 %layer4_out_V_56, i8 %layer4_out_V_57, i8 %layer4_out_V_58, i8 %layer4_out_V_59, i8 %layer4_out_V_60, i8 %layer4_out_V_61, i8 %layer4_out_V_62, i8 %layer4_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="333" st_id="55" stage="1" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="496" op_0_bw="496" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8">
<![CDATA[
:143 %call_ret2 = call i496 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4, i8 %layer4_out_V_5, i8 %layer4_out_V_6, i8 %layer4_out_V_7, i8 %layer4_out_V_8, i8 %layer4_out_V_9, i8 %layer4_out_V_10, i8 %layer4_out_V_11, i8 %layer4_out_V_12, i8 %layer4_out_V_13, i8 %layer4_out_V_14, i8 %layer4_out_V_16, i8 %layer4_out_V_17, i8 %layer4_out_V_18, i8 %layer4_out_V_19, i8 %layer4_out_V_20, i8 %layer4_out_V_21, i8 %layer4_out_V_22, i8 %layer4_out_V_23, i8 %layer4_out_V_24, i8 %layer4_out_V_25, i8 %layer4_out_V_26, i8 %layer4_out_V_27, i8 %layer4_out_V_28, i8 %layer4_out_V_29, i8 %layer4_out_V_30, i8 %layer4_out_V_31, i8 %layer4_out_V_32, i8 %layer4_out_V_33, i8 %layer4_out_V_34, i8 %layer4_out_V_35, i8 %layer4_out_V_36, i8 %layer4_out_V_37, i8 %layer4_out_V_38, i8 %layer4_out_V_39, i8 %layer4_out_V_40, i8 %layer4_out_V_41, i8 %layer4_out_V_42, i8 %layer4_out_V_43, i8 %layer4_out_V_44, i8 %layer4_out_V_45, i8 %layer4_out_V_46, i8 %layer4_out_V_47, i8 %layer4_out_V_48, i8 %layer4_out_V_49, i8 %layer4_out_V_50, i8 %layer4_out_V_51, i8 %layer4_out_V_52, i8 %layer4_out_V_53, i8 %layer4_out_V_54, i8 %layer4_out_V_55, i8 %layer4_out_V_56, i8 %layer4_out_V_57, i8 %layer4_out_V_58, i8 %layer4_out_V_59, i8 %layer4_out_V_60, i8 %layer4_out_V_61, i8 %layer4_out_V_62, i8 %layer4_out_V_63

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="334" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="496">
<![CDATA[
:144 %layer5_out_V_0 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_0"/></StgValue>
</operation>

<operation id="335" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="496">
<![CDATA[
:145 %layer5_out_V_1 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_1"/></StgValue>
</operation>

<operation id="336" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="496">
<![CDATA[
:146 %layer5_out_V_2 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_2"/></StgValue>
</operation>

<operation id="337" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="496">
<![CDATA[
:147 %layer5_out_V_3 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_3"/></StgValue>
</operation>

<operation id="338" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="496">
<![CDATA[
:148 %layer5_out_V_4 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_4"/></StgValue>
</operation>

<operation id="339" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="496">
<![CDATA[
:149 %layer5_out_V_5 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_5"/></StgValue>
</operation>

<operation id="340" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="496">
<![CDATA[
:150 %layer5_out_V_6 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_6"/></StgValue>
</operation>

<operation id="341" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="496">
<![CDATA[
:151 %layer5_out_V_7 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_7"/></StgValue>
</operation>

<operation id="342" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="496">
<![CDATA[
:152 %layer5_out_V_8 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_8"/></StgValue>
</operation>

<operation id="343" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="496">
<![CDATA[
:153 %layer5_out_V_9 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_9"/></StgValue>
</operation>

<operation id="344" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="496">
<![CDATA[
:154 %layer5_out_V_10 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_10"/></StgValue>
</operation>

<operation id="345" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="496">
<![CDATA[
:155 %layer5_out_V_12 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_12"/></StgValue>
</operation>

<operation id="346" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="496">
<![CDATA[
:156 %layer5_out_V_13 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_13"/></StgValue>
</operation>

<operation id="347" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="496">
<![CDATA[
:157 %layer5_out_V_14 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_14"/></StgValue>
</operation>

<operation id="348" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="496">
<![CDATA[
:158 %layer5_out_V_15 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_15"/></StgValue>
</operation>

<operation id="349" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="496">
<![CDATA[
:159 %layer5_out_V_16 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_16"/></StgValue>
</operation>

<operation id="350" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="496">
<![CDATA[
:160 %layer5_out_V_17 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_17"/></StgValue>
</operation>

<operation id="351" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="496">
<![CDATA[
:161 %layer5_out_V_18 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_18"/></StgValue>
</operation>

<operation id="352" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="496">
<![CDATA[
:162 %layer5_out_V_19 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_19"/></StgValue>
</operation>

<operation id="353" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="496">
<![CDATA[
:163 %layer5_out_V_20 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_20"/></StgValue>
</operation>

<operation id="354" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="496">
<![CDATA[
:164 %layer5_out_V_21 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_21"/></StgValue>
</operation>

<operation id="355" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="496">
<![CDATA[
:165 %layer5_out_V_22 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_22"/></StgValue>
</operation>

<operation id="356" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="496">
<![CDATA[
:166 %layer5_out_V_23 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_23"/></StgValue>
</operation>

<operation id="357" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="496">
<![CDATA[
:167 %layer5_out_V_24 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_24"/></StgValue>
</operation>

<operation id="358" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="496">
<![CDATA[
:168 %layer5_out_V_25 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_25"/></StgValue>
</operation>

<operation id="359" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="496">
<![CDATA[
:169 %layer5_out_V_26 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_26"/></StgValue>
</operation>

<operation id="360" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="496">
<![CDATA[
:170 %layer5_out_V_27 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_27"/></StgValue>
</operation>

<operation id="361" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="496">
<![CDATA[
:171 %layer5_out_V_28 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_28"/></StgValue>
</operation>

<operation id="362" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="496">
<![CDATA[
:172 %layer5_out_V_29 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_29"/></StgValue>
</operation>

<operation id="363" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="496">
<![CDATA[
:173 %layer5_out_V_30 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_30"/></StgValue>
</operation>

<operation id="364" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="496">
<![CDATA[
:174 %layer5_out_V_31 = extractvalue i496 %call_ret2

]]></Node>
<StgValue><ssdm name="layer5_out_V_31"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="365" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="248" op_0_bw="248" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16">
<![CDATA[
:175 %call_ret3 = call i248 @relu<ap_fixed<16, 4, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config7>, i16 %layer5_out_V_0, i16 %layer5_out_V_1, i16 %layer5_out_V_2, i16 %layer5_out_V_3, i16 %layer5_out_V_4, i16 %layer5_out_V_5, i16 %layer5_out_V_6, i16 %layer5_out_V_7, i16 %layer5_out_V_8, i16 %layer5_out_V_9, i16 %layer5_out_V_10, i16 %layer5_out_V_12, i16 %layer5_out_V_13, i16 %layer5_out_V_14, i16 %layer5_out_V_15, i16 %layer5_out_V_16, i16 %layer5_out_V_17, i16 %layer5_out_V_18, i16 %layer5_out_V_19, i16 %layer5_out_V_20, i16 %layer5_out_V_21, i16 %layer5_out_V_22, i16 %layer5_out_V_23, i16 %layer5_out_V_24, i16 %layer5_out_V_25, i16 %layer5_out_V_26, i16 %layer5_out_V_27, i16 %layer5_out_V_28, i16 %layer5_out_V_29, i16 %layer5_out_V_30, i16 %layer5_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="366" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="248" op_0_bw="248" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16">
<![CDATA[
:175 %call_ret3 = call i248 @relu<ap_fixed<16, 4, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config7>, i16 %layer5_out_V_0, i16 %layer5_out_V_1, i16 %layer5_out_V_2, i16 %layer5_out_V_3, i16 %layer5_out_V_4, i16 %layer5_out_V_5, i16 %layer5_out_V_6, i16 %layer5_out_V_7, i16 %layer5_out_V_8, i16 %layer5_out_V_9, i16 %layer5_out_V_10, i16 %layer5_out_V_12, i16 %layer5_out_V_13, i16 %layer5_out_V_14, i16 %layer5_out_V_15, i16 %layer5_out_V_16, i16 %layer5_out_V_17, i16 %layer5_out_V_18, i16 %layer5_out_V_19, i16 %layer5_out_V_20, i16 %layer5_out_V_21, i16 %layer5_out_V_22, i16 %layer5_out_V_23, i16 %layer5_out_V_24, i16 %layer5_out_V_25, i16 %layer5_out_V_26, i16 %layer5_out_V_27, i16 %layer5_out_V_28, i16 %layer5_out_V_29, i16 %layer5_out_V_30, i16 %layer5_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="367" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="248">
<![CDATA[
:176 %layer7_out_V_0 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_0"/></StgValue>
</operation>

<operation id="368" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="248">
<![CDATA[
:177 %layer7_out_V_1 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_1"/></StgValue>
</operation>

<operation id="369" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="248">
<![CDATA[
:178 %layer7_out_V_2 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_2"/></StgValue>
</operation>

<operation id="370" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="248">
<![CDATA[
:179 %layer7_out_V_3 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_3"/></StgValue>
</operation>

<operation id="371" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="248">
<![CDATA[
:180 %layer7_out_V_4 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_4"/></StgValue>
</operation>

<operation id="372" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="248">
<![CDATA[
:181 %layer7_out_V_5 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_5"/></StgValue>
</operation>

<operation id="373" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="248">
<![CDATA[
:182 %layer7_out_V_6 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_6"/></StgValue>
</operation>

<operation id="374" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="248">
<![CDATA[
:183 %layer7_out_V_7 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_7"/></StgValue>
</operation>

<operation id="375" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="248">
<![CDATA[
:184 %layer7_out_V_8 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_8"/></StgValue>
</operation>

<operation id="376" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="248">
<![CDATA[
:185 %layer7_out_V_9 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_9"/></StgValue>
</operation>

<operation id="377" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="248">
<![CDATA[
:186 %layer7_out_V_10 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_10"/></StgValue>
</operation>

<operation id="378" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="248">
<![CDATA[
:187 %layer7_out_V_12 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_12"/></StgValue>
</operation>

<operation id="379" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="248">
<![CDATA[
:188 %layer7_out_V_13 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_13"/></StgValue>
</operation>

<operation id="380" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="248">
<![CDATA[
:189 %layer7_out_V_14 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_14"/></StgValue>
</operation>

<operation id="381" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="248">
<![CDATA[
:190 %layer7_out_V_15 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_15"/></StgValue>
</operation>

<operation id="382" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="248">
<![CDATA[
:191 %layer7_out_V_16 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_16"/></StgValue>
</operation>

<operation id="383" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="248">
<![CDATA[
:192 %layer7_out_V_17 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_17"/></StgValue>
</operation>

<operation id="384" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="248">
<![CDATA[
:193 %layer7_out_V_18 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_18"/></StgValue>
</operation>

<operation id="385" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="248">
<![CDATA[
:194 %layer7_out_V_19 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_19"/></StgValue>
</operation>

<operation id="386" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="248">
<![CDATA[
:195 %layer7_out_V_20 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_20"/></StgValue>
</operation>

<operation id="387" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="248">
<![CDATA[
:196 %layer7_out_V_21 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_21"/></StgValue>
</operation>

<operation id="388" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="248">
<![CDATA[
:197 %layer7_out_V_22 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_22"/></StgValue>
</operation>

<operation id="389" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="248">
<![CDATA[
:198 %layer7_out_V_23 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_23"/></StgValue>
</operation>

<operation id="390" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="248">
<![CDATA[
:199 %layer7_out_V_24 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_24"/></StgValue>
</operation>

<operation id="391" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="248">
<![CDATA[
:200 %layer7_out_V_25 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_25"/></StgValue>
</operation>

<operation id="392" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="248">
<![CDATA[
:201 %layer7_out_V_26 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_26"/></StgValue>
</operation>

<operation id="393" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="248">
<![CDATA[
:202 %layer7_out_V_27 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_27"/></StgValue>
</operation>

<operation id="394" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="248">
<![CDATA[
:203 %layer7_out_V_28 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_28"/></StgValue>
</operation>

<operation id="395" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="248">
<![CDATA[
:204 %layer7_out_V_29 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_29"/></StgValue>
</operation>

<operation id="396" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="248">
<![CDATA[
:205 %layer7_out_V_30 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_30"/></StgValue>
</operation>

<operation id="397" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="248">
<![CDATA[
:206 %layer7_out_V_31 = extractvalue i248 %call_ret3

]]></Node>
<StgValue><ssdm name="layer7_out_V_31"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="398" st_id="58" stage="32" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="399" st_id="59" stage="31" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="400" st_id="60" stage="30" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="401" st_id="61" stage="29" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="402" st_id="62" stage="28" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="403" st_id="63" stage="27" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="404" st_id="64" stage="26" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="405" st_id="65" stage="25" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="406" st_id="66" stage="24" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="407" st_id="67" stage="23" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="408" st_id="68" stage="22" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="409" st_id="69" stage="21" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="410" st_id="70" stage="20" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="411" st_id="71" stage="19" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="412" st_id="72" stage="18" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="413" st_id="73" stage="17" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="414" st_id="74" stage="16" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="415" st_id="75" stage="15" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="416" st_id="76" stage="14" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="417" st_id="77" stage="13" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="418" st_id="78" stage="12" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="419" st_id="79" stage="11" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="420" st_id="80" stage="10" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="421" st_id="81" stage="9" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="422" st_id="82" stage="8" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="423" st_id="83" stage="7" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="424" st_id="84" stage="6" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="425" st_id="85" stage="5" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="426" st_id="86" stage="4" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="427" st_id="87" stage="3" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="428" st_id="88" stage="2" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="429" st_id="89" stage="1" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="480" op_0_bw="480" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8">
<![CDATA[
:207 %call_ret4 = call i480 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_0, i8 %layer7_out_V_1, i8 %layer7_out_V_2, i8 %layer7_out_V_3, i8 %layer7_out_V_4, i8 %layer7_out_V_5, i8 %layer7_out_V_6, i8 %layer7_out_V_7, i8 %layer7_out_V_8, i8 %layer7_out_V_9, i8 %layer7_out_V_10, i8 %layer7_out_V_12, i8 %layer7_out_V_13, i8 %layer7_out_V_14, i8 %layer7_out_V_15, i8 %layer7_out_V_16, i8 %layer7_out_V_17, i8 %layer7_out_V_18, i8 %layer7_out_V_19, i8 %layer7_out_V_20, i8 %layer7_out_V_21, i8 %layer7_out_V_22, i8 %layer7_out_V_23, i8 %layer7_out_V_24, i8 %layer7_out_V_25, i8 %layer7_out_V_26, i8 %layer7_out_V_27, i8 %layer7_out_V_28, i8 %layer7_out_V_29, i8 %layer7_out_V_30, i8 %layer7_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="430" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="480">
<![CDATA[
:208 %layer8_out_V_0 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_0"/></StgValue>
</operation>

<operation id="431" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="480">
<![CDATA[
:209 %layer8_out_V_1 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_1"/></StgValue>
</operation>

<operation id="432" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="480">
<![CDATA[
:210 %layer8_out_V_2 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_2"/></StgValue>
</operation>

<operation id="433" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="480">
<![CDATA[
:211 %layer8_out_V_3 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_3"/></StgValue>
</operation>

<operation id="434" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="480">
<![CDATA[
:212 %layer8_out_V_4 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_4"/></StgValue>
</operation>

<operation id="435" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="480">
<![CDATA[
:213 %layer8_out_V_5 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_5"/></StgValue>
</operation>

<operation id="436" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="480">
<![CDATA[
:214 %layer8_out_V_6 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_6"/></StgValue>
</operation>

<operation id="437" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="480">
<![CDATA[
:215 %layer8_out_V_7 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_7"/></StgValue>
</operation>

<operation id="438" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="480">
<![CDATA[
:216 %layer8_out_V_8 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_8"/></StgValue>
</operation>

<operation id="439" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="480">
<![CDATA[
:217 %layer8_out_V_9 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_9"/></StgValue>
</operation>

<operation id="440" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="480">
<![CDATA[
:218 %layer8_out_V_10 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_10"/></StgValue>
</operation>

<operation id="441" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="480">
<![CDATA[
:219 %layer8_out_V_12 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_12"/></StgValue>
</operation>

<operation id="442" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="480">
<![CDATA[
:220 %layer8_out_V_13 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_13"/></StgValue>
</operation>

<operation id="443" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="480">
<![CDATA[
:221 %layer8_out_V_15 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_15"/></StgValue>
</operation>

<operation id="444" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="480">
<![CDATA[
:222 %layer8_out_V_16 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_16"/></StgValue>
</operation>

<operation id="445" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="480">
<![CDATA[
:223 %layer8_out_V_17 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_17"/></StgValue>
</operation>

<operation id="446" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="480">
<![CDATA[
:224 %layer8_out_V_18 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_18"/></StgValue>
</operation>

<operation id="447" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="480">
<![CDATA[
:225 %layer8_out_V_19 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_19"/></StgValue>
</operation>

<operation id="448" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="480">
<![CDATA[
:226 %layer8_out_V_20 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_20"/></StgValue>
</operation>

<operation id="449" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="480">
<![CDATA[
:227 %layer8_out_V_21 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_21"/></StgValue>
</operation>

<operation id="450" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="480">
<![CDATA[
:228 %layer8_out_V_22 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_22"/></StgValue>
</operation>

<operation id="451" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="480">
<![CDATA[
:229 %layer8_out_V_23 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_23"/></StgValue>
</operation>

<operation id="452" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="480">
<![CDATA[
:230 %layer8_out_V_24 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_24"/></StgValue>
</operation>

<operation id="453" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="480">
<![CDATA[
:231 %layer8_out_V_25 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_25"/></StgValue>
</operation>

<operation id="454" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="480">
<![CDATA[
:232 %layer8_out_V_26 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_26"/></StgValue>
</operation>

<operation id="455" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="480">
<![CDATA[
:233 %layer8_out_V_27 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_27"/></StgValue>
</operation>

<operation id="456" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="480">
<![CDATA[
:234 %layer8_out_V_28 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_28"/></StgValue>
</operation>

<operation id="457" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="480">
<![CDATA[
:235 %layer8_out_V_29 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_29"/></StgValue>
</operation>

<operation id="458" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="480">
<![CDATA[
:236 %layer8_out_V_30 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_30"/></StgValue>
</operation>

<operation id="459" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="480">
<![CDATA[
:237 %layer8_out_V_31 = extractvalue i480 %call_ret4

]]></Node>
<StgValue><ssdm name="layer8_out_V_31"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="460" st_id="90" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="240" op_0_bw="240" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16">
<![CDATA[
:238 %call_ret5 = call i240 @relu<ap_fixed<16, 4, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config10>, i16 %layer8_out_V_0, i16 %layer8_out_V_1, i16 %layer8_out_V_2, i16 %layer8_out_V_3, i16 %layer8_out_V_4, i16 %layer8_out_V_5, i16 %layer8_out_V_6, i16 %layer8_out_V_7, i16 %layer8_out_V_8, i16 %layer8_out_V_9, i16 %layer8_out_V_10, i16 %layer8_out_V_12, i16 %layer8_out_V_13, i16 %layer8_out_V_15, i16 %layer8_out_V_16, i16 %layer8_out_V_17, i16 %layer8_out_V_18, i16 %layer8_out_V_19, i16 %layer8_out_V_20, i16 %layer8_out_V_21, i16 %layer8_out_V_22, i16 %layer8_out_V_23, i16 %layer8_out_V_24, i16 %layer8_out_V_25, i16 %layer8_out_V_26, i16 %layer8_out_V_27, i16 %layer8_out_V_28, i16 %layer8_out_V_29, i16 %layer8_out_V_30, i16 %layer8_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="461" st_id="91" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="240" op_0_bw="240" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16">
<![CDATA[
:238 %call_ret5 = call i240 @relu<ap_fixed<16, 4, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config10>, i16 %layer8_out_V_0, i16 %layer8_out_V_1, i16 %layer8_out_V_2, i16 %layer8_out_V_3, i16 %layer8_out_V_4, i16 %layer8_out_V_5, i16 %layer8_out_V_6, i16 %layer8_out_V_7, i16 %layer8_out_V_8, i16 %layer8_out_V_9, i16 %layer8_out_V_10, i16 %layer8_out_V_12, i16 %layer8_out_V_13, i16 %layer8_out_V_15, i16 %layer8_out_V_16, i16 %layer8_out_V_17, i16 %layer8_out_V_18, i16 %layer8_out_V_19, i16 %layer8_out_V_20, i16 %layer8_out_V_21, i16 %layer8_out_V_22, i16 %layer8_out_V_23, i16 %layer8_out_V_24, i16 %layer8_out_V_25, i16 %layer8_out_V_26, i16 %layer8_out_V_27, i16 %layer8_out_V_28, i16 %layer8_out_V_29, i16 %layer8_out_V_30, i16 %layer8_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="462" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="240">
<![CDATA[
:239 %layer10_out_V_0 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_0"/></StgValue>
</operation>

<operation id="463" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="240">
<![CDATA[
:240 %layer10_out_V_1 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_1"/></StgValue>
</operation>

<operation id="464" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="240">
<![CDATA[
:241 %layer10_out_V_2 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_2"/></StgValue>
</operation>

<operation id="465" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="240">
<![CDATA[
:242 %layer10_out_V_3 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_3"/></StgValue>
</operation>

<operation id="466" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="240">
<![CDATA[
:243 %layer10_out_V_4 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_4"/></StgValue>
</operation>

<operation id="467" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="240">
<![CDATA[
:244 %layer10_out_V_5 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_5"/></StgValue>
</operation>

<operation id="468" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="240">
<![CDATA[
:245 %layer10_out_V_6 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_6"/></StgValue>
</operation>

<operation id="469" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="240">
<![CDATA[
:246 %layer10_out_V_7 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_7"/></StgValue>
</operation>

<operation id="470" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="240">
<![CDATA[
:247 %layer10_out_V_8 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_8"/></StgValue>
</operation>

<operation id="471" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="240">
<![CDATA[
:248 %layer10_out_V_9 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_9"/></StgValue>
</operation>

<operation id="472" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="240">
<![CDATA[
:249 %layer10_out_V_10 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_10"/></StgValue>
</operation>

<operation id="473" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="240">
<![CDATA[
:250 %layer10_out_V_12 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_12"/></StgValue>
</operation>

<operation id="474" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="240">
<![CDATA[
:251 %layer10_out_V_13 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_13"/></StgValue>
</operation>

<operation id="475" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="240">
<![CDATA[
:252 %layer10_out_V_15 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_15"/></StgValue>
</operation>

<operation id="476" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="240">
<![CDATA[
:253 %layer10_out_V_16 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_16"/></StgValue>
</operation>

<operation id="477" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="240">
<![CDATA[
:254 %layer10_out_V_17 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_17"/></StgValue>
</operation>

<operation id="478" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="240">
<![CDATA[
:255 %layer10_out_V_18 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_18"/></StgValue>
</operation>

<operation id="479" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="240">
<![CDATA[
:256 %layer10_out_V_19 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_19"/></StgValue>
</operation>

<operation id="480" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="240">
<![CDATA[
:257 %layer10_out_V_20 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_20"/></StgValue>
</operation>

<operation id="481" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="240">
<![CDATA[
:258 %layer10_out_V_21 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_21"/></StgValue>
</operation>

<operation id="482" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="240">
<![CDATA[
:259 %layer10_out_V_22 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_22"/></StgValue>
</operation>

<operation id="483" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="240">
<![CDATA[
:260 %layer10_out_V_23 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_23"/></StgValue>
</operation>

<operation id="484" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="240">
<![CDATA[
:261 %layer10_out_V_24 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_24"/></StgValue>
</operation>

<operation id="485" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="240">
<![CDATA[
:262 %layer10_out_V_25 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_25"/></StgValue>
</operation>

<operation id="486" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="240">
<![CDATA[
:263 %layer10_out_V_26 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_26"/></StgValue>
</operation>

<operation id="487" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="240">
<![CDATA[
:264 %layer10_out_V_27 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_27"/></StgValue>
</operation>

<operation id="488" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="240">
<![CDATA[
:265 %layer10_out_V_28 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_28"/></StgValue>
</operation>

<operation id="489" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="240">
<![CDATA[
:266 %layer10_out_V_29 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_29"/></StgValue>
</operation>

<operation id="490" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="240">
<![CDATA[
:267 %layer10_out_V_30 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_30"/></StgValue>
</operation>

<operation id="491" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="240">
<![CDATA[
:268 %layer10_out_V_31 = extractvalue i240 %call_ret5

]]></Node>
<StgValue><ssdm name="layer10_out_V_31"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="492" st_id="92" stage="46" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="493" st_id="93" stage="45" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="494" st_id="94" stage="44" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="495" st_id="95" stage="43" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="496" st_id="96" stage="42" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="497" st_id="97" stage="41" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="498" st_id="98" stage="40" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="499" st_id="99" stage="39" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="500" st_id="100" stage="38" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="501" st_id="101" stage="37" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="502" st_id="102" stage="36" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="503" st_id="103" stage="35" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="504" st_id="104" stage="34" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="505" st_id="105" stage="33" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="506" st_id="106" stage="32" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="507" st_id="107" stage="31" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="508" st_id="108" stage="30" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="509" st_id="109" stage="29" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="510" st_id="110" stage="28" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="511" st_id="111" stage="27" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="512" st_id="112" stage="26" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="513" st_id="113" stage="25" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="514" st_id="114" stage="24" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="515" st_id="115" stage="23" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="516" st_id="116" stage="22" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="517" st_id="117" stage="21" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="518" st_id="118" stage="20" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="519" st_id="119" stage="19" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="520" st_id="120" stage="18" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="521" st_id="121" stage="17" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="522" st_id="122" stage="16" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="523" st_id="123" stage="15" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="524" st_id="124" stage="14" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="525" st_id="125" stage="13" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="526" st_id="126" stage="12" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="527" st_id="127" stage="11" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="528" st_id="128" stage="10" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="529" st_id="129" stage="9" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="530" st_id="130" stage="8" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="531" st_id="131" stage="7" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="532" st_id="132" stage="6" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="533" st_id="133" stage="5" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="534" st_id="134" stage="4" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="535" st_id="135" stage="3" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="536" st_id="136" stage="2" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="537" st_id="137" stage="1" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8">
<![CDATA[
:269 %call_ret6 = call i80 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i8 %layer10_out_V_0, i8 %layer10_out_V_1, i8 %layer10_out_V_2, i8 %layer10_out_V_3, i8 %layer10_out_V_4, i8 %layer10_out_V_5, i8 %layer10_out_V_6, i8 %layer10_out_V_7, i8 %layer10_out_V_8, i8 %layer10_out_V_9, i8 %layer10_out_V_10, i8 %layer10_out_V_12, i8 %layer10_out_V_13, i8 %layer10_out_V_15, i8 %layer10_out_V_16, i8 %layer10_out_V_17, i8 %layer10_out_V_18, i8 %layer10_out_V_19, i8 %layer10_out_V_20, i8 %layer10_out_V_21, i8 %layer10_out_V_22, i8 %layer10_out_V_23, i8 %layer10_out_V_24, i8 %layer10_out_V_25, i8 %layer10_out_V_26, i8 %layer10_out_V_27, i8 %layer10_out_V_28, i8 %layer10_out_V_29, i8 %layer10_out_V_30, i8 %layer10_out_V_31

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="538" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="80">
<![CDATA[
:270 %layer11_out_V_0 = extractvalue i80 %call_ret6

]]></Node>
<StgValue><ssdm name="layer11_out_V_0"/></StgValue>
</operation>

<operation id="539" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="80">
<![CDATA[
:271 %layer11_out_V_1 = extractvalue i80 %call_ret6

]]></Node>
<StgValue><ssdm name="layer11_out_V_1"/></StgValue>
</operation>

<operation id="540" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="80">
<![CDATA[
:272 %layer11_out_V_2 = extractvalue i80 %call_ret6

]]></Node>
<StgValue><ssdm name="layer11_out_V_2"/></StgValue>
</operation>

<operation id="541" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="80">
<![CDATA[
:273 %layer11_out_V_3 = extractvalue i80 %call_ret6

]]></Node>
<StgValue><ssdm name="layer11_out_V_3"/></StgValue>
</operation>

<operation id="542" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="80">
<![CDATA[
:274 %layer11_out_V_4 = extractvalue i80 %call_ret6

]]></Node>
<StgValue><ssdm name="layer11_out_V_4"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="543" st_id="138" stage="14" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="80" op_0_bw="80" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="18" op_7_bw="18">
<![CDATA[
:275 %call_ret7 = call i80 @softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>, i16 %layer11_out_V_0, i16 %layer11_out_V_1, i16 %layer11_out_V_2, i16 %layer11_out_V_3, i16 %layer11_out_V_4, i18 %exp_table, i18 %invert_table

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="544" st_id="139" stage="13" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="80" op_0_bw="80" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="18" op_7_bw="18">
<![CDATA[
:275 %call_ret7 = call i80 @softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>, i16 %layer11_out_V_0, i16 %layer11_out_V_1, i16 %layer11_out_V_2, i16 %layer11_out_V_3, i16 %layer11_out_V_4, i18 %exp_table, i18 %invert_table

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="545" st_id="140" stage="12" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="80" op_0_bw="80" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="18" op_7_bw="18">
<![CDATA[
:275 %call_ret7 = call i80 @softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>, i16 %layer11_out_V_0, i16 %layer11_out_V_1, i16 %layer11_out_V_2, i16 %layer11_out_V_3, i16 %layer11_out_V_4, i18 %exp_table, i18 %invert_table

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="546" st_id="141" stage="11" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="80" op_0_bw="80" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="18" op_7_bw="18">
<![CDATA[
:275 %call_ret7 = call i80 @softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>, i16 %layer11_out_V_0, i16 %layer11_out_V_1, i16 %layer11_out_V_2, i16 %layer11_out_V_3, i16 %layer11_out_V_4, i18 %exp_table, i18 %invert_table

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="547" st_id="142" stage="10" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="80" op_0_bw="80" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="18" op_7_bw="18">
<![CDATA[
:275 %call_ret7 = call i80 @softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>, i16 %layer11_out_V_0, i16 %layer11_out_V_1, i16 %layer11_out_V_2, i16 %layer11_out_V_3, i16 %layer11_out_V_4, i18 %exp_table, i18 %invert_table

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="548" st_id="143" stage="9" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="80" op_0_bw="80" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="18" op_7_bw="18">
<![CDATA[
:275 %call_ret7 = call i80 @softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>, i16 %layer11_out_V_0, i16 %layer11_out_V_1, i16 %layer11_out_V_2, i16 %layer11_out_V_3, i16 %layer11_out_V_4, i18 %exp_table, i18 %invert_table

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="549" st_id="144" stage="8" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="80" op_0_bw="80" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="18" op_7_bw="18">
<![CDATA[
:275 %call_ret7 = call i80 @softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>, i16 %layer11_out_V_0, i16 %layer11_out_V_1, i16 %layer11_out_V_2, i16 %layer11_out_V_3, i16 %layer11_out_V_4, i18 %exp_table, i18 %invert_table

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="550" st_id="145" stage="7" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="80" op_0_bw="80" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="18" op_7_bw="18">
<![CDATA[
:275 %call_ret7 = call i80 @softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>, i16 %layer11_out_V_0, i16 %layer11_out_V_1, i16 %layer11_out_V_2, i16 %layer11_out_V_3, i16 %layer11_out_V_4, i18 %exp_table, i18 %invert_table

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="551" st_id="146" stage="6" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="80" op_0_bw="80" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="18" op_7_bw="18">
<![CDATA[
:275 %call_ret7 = call i80 @softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>, i16 %layer11_out_V_0, i16 %layer11_out_V_1, i16 %layer11_out_V_2, i16 %layer11_out_V_3, i16 %layer11_out_V_4, i18 %exp_table, i18 %invert_table

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="552" st_id="147" stage="5" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="80" op_0_bw="80" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="18" op_7_bw="18">
<![CDATA[
:275 %call_ret7 = call i80 @softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>, i16 %layer11_out_V_0, i16 %layer11_out_V_1, i16 %layer11_out_V_2, i16 %layer11_out_V_3, i16 %layer11_out_V_4, i18 %exp_table, i18 %invert_table

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="553" st_id="148" stage="4" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="80" op_0_bw="80" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="18" op_7_bw="18">
<![CDATA[
:275 %call_ret7 = call i80 @softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>, i16 %layer11_out_V_0, i16 %layer11_out_V_1, i16 %layer11_out_V_2, i16 %layer11_out_V_3, i16 %layer11_out_V_4, i18 %exp_table, i18 %invert_table

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="554" st_id="149" stage="3" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="80" op_0_bw="80" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="18" op_7_bw="18">
<![CDATA[
:275 %call_ret7 = call i80 @softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>, i16 %layer11_out_V_0, i16 %layer11_out_V_1, i16 %layer11_out_V_2, i16 %layer11_out_V_3, i16 %layer11_out_V_4, i18 %exp_table, i18 %invert_table

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="555" st_id="150" stage="2" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="80" op_0_bw="80" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="18" op_7_bw="18">
<![CDATA[
:275 %call_ret7 = call i80 @softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>, i16 %layer11_out_V_0, i16 %layer11_out_V_1, i16 %layer11_out_V_2, i16 %layer11_out_V_3, i16 %layer11_out_V_4, i18 %exp_table, i18 %invert_table

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="556" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="557" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="558" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %fc1_input

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="559" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fc1_input, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="560" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer13_out_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="561" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_0, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="562" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer13_out_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="563" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_1, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="564" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer13_out_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="565" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_2, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="566" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer13_out_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="567" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_3, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="568" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer13_out_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="569" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_4, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="570" st_id="151" stage="1" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="80" op_0_bw="80" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="18" op_7_bw="18">
<![CDATA[
:275 %call_ret7 = call i80 @softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>, i16 %layer11_out_V_0, i16 %layer11_out_V_1, i16 %layer11_out_V_2, i16 %layer11_out_V_3, i16 %layer11_out_V_4, i18 %exp_table, i18 %invert_table

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="571" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="80">
<![CDATA[
:276 %layer13_out_0_ret = extractvalue i80 %call_ret7

]]></Node>
<StgValue><ssdm name="layer13_out_0_ret"/></StgValue>
</operation>

<operation id="572" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:277 %write_ln386 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer13_out_0, i16 %layer13_out_0_ret

]]></Node>
<StgValue><ssdm name="write_ln386"/></StgValue>
</operation>

<operation id="573" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="80">
<![CDATA[
:278 %layer13_out_1_ret = extractvalue i80 %call_ret7

]]></Node>
<StgValue><ssdm name="layer13_out_1_ret"/></StgValue>
</operation>

<operation id="574" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:279 %write_ln386 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer13_out_1, i16 %layer13_out_1_ret

]]></Node>
<StgValue><ssdm name="write_ln386"/></StgValue>
</operation>

<operation id="575" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="80">
<![CDATA[
:280 %layer13_out_2_ret = extractvalue i80 %call_ret7

]]></Node>
<StgValue><ssdm name="layer13_out_2_ret"/></StgValue>
</operation>

<operation id="576" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:281 %write_ln386 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer13_out_2, i16 %layer13_out_2_ret

]]></Node>
<StgValue><ssdm name="write_ln386"/></StgValue>
</operation>

<operation id="577" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="80">
<![CDATA[
:282 %layer13_out_3_ret = extractvalue i80 %call_ret7

]]></Node>
<StgValue><ssdm name="layer13_out_3_ret"/></StgValue>
</operation>

<operation id="578" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:283 %write_ln386 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer13_out_3, i16 %layer13_out_3_ret

]]></Node>
<StgValue><ssdm name="write_ln386"/></StgValue>
</operation>

<operation id="579" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="80">
<![CDATA[
:284 %layer13_out_4_ret = extractvalue i80 %call_ret7

]]></Node>
<StgValue><ssdm name="layer13_out_4_ret"/></StgValue>
</operation>

<operation id="580" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:285 %write_ln386 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer13_out_4, i16 %layer13_out_4_ret

]]></Node>
<StgValue><ssdm name="write_ln386"/></StgValue>
</operation>

<operation id="581" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0">
<![CDATA[
:286 %ret_ln69 = ret

]]></Node>
<StgValue><ssdm name="ret_ln69"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
