<module name="CSI_RX_IF0_COMMON_0_RX_SHIM_VBUSP_MMR_CSI2RXIF" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="RX_SHIM__VBUSP_MMR__CSI2RXIF_REGS_csirx_id" acronym="RX_SHIM__VBUSP_MMR__CSI2RXIF_REGS_csirx_id" offset="0x0" width="32" description="">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="scheme" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="bu" range="29 - 28" rwaccess="R"/> 
		<bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x1136" description="function" range="27 - 16" rwaccess="R"/> 
		<bitfield id="RTLVER" width="5" begin="15" end="11" resetval="0x0" description="rtl version" range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJREV" width="3" begin="10" end="8" resetval="0x1" description="major revision" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="custom revision" range="7 - 6" rwaccess="R"/> 
		<bitfield id="MINREV" width="6" begin="5" end="0" resetval="0x1" description="min revision" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="RX_SHIM__VBUSP_MMR__CSI2RXIF_REGS_vp0" acronym="RX_SHIM__VBUSP_MMR__CSI2RXIF_REGS_vp0" offset="0x8" width="32" description="">
		<bitfield id="EN_CFG" width="1" begin="31" end="31" resetval="0x0" description="Video Port enable.  Disable:drops pixel data  Enable: start on VS, captures and sends frame data. Will force ih and iw size by zero pad or trunc. When 1 prevents writing rest of fields in this register.  " range="31" rwaccess="R/W"/> 
		<bitfield id="IH_CFG" width="13" begin="28" end="16" resetval="0x0" description="(U13) input height in units of lines. Only writable when vp0_en_cfg=0. writes blockes when vp0_en_cfg=1" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="IW_CFG" width="13" begin="12" end="0" resetval="0x0" description="(U13) input width in units of RAW data samples. Max usable value determined by populated line buffer RAM size.  Only writable when vp0_en_cfg=0. writes blockes when vp0_en_cfg=1. You should read this value first and if set to 0 then you should write the height/width values." range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="RX_SHIM__VBUSP_MMR__CSI2RXIF_REGS_vp1" acronym="RX_SHIM__VBUSP_MMR__CSI2RXIF_REGS_vp1" offset="0xC" width="32" description="">
		<bitfield id="EN_CFG" width="1" begin="31" end="31" resetval="0x0" description="Video Port enable.  Disable:drops pixel data  Enable: start on VS, captures and sends frame data. Will force ih and iw size by zero pad or trunc. When 1 prevents writing rest of fields in this register.  " range="31" rwaccess="R/W"/> 
		<bitfield id="IH_CFG" width="13" begin="28" end="16" resetval="0x0" description="(U13) input height in units of lines.  Only writable when vp0_en_cfg=0. writes blovkes when vp1_en_cfg=1  " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="IW_CFG" width="13" begin="12" end="0" resetval="0x0" description="(U13) input width in units of RAW data samples. Max usable value determined by populated line buffer RAM size.  Only writable when vp1_en_cfg=0. writes blockes when vp1_en_cfg=1. You should read this value first and if set to 0 then you should write the height/width values." range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="RX_SHIM__VBUSP_MMR__CSI2RXIF_REGS_cntl" acronym="RX_SHIM__VBUSP_MMR__CSI2RXIF_REGS_cntl" offset="0x10" width="32" description="">
		<bitfield id="STREAM3_IDLE" width="1" begin="11" end="11" resetval="0x1" description="indicates if stream interface is idle(1) or not(0)" range="11" rwaccess="R"/> 
		<bitfield id="STREAM2_IDLE" width="1" begin="10" end="10" resetval="0x1" description="indicates if stream interface is idle(1) or not(0)" range="10" rwaccess="R"/> 
		<bitfield id="STREAM1_IDLE" width="1" begin="9" end="9" resetval="0x1" description="indicates if stream interface is idle(1) or not(0)" range="9" rwaccess="R"/> 
		<bitfield id="STREAM0_IDLE" width="1" begin="8" end="8" resetval="0x1" description="indicates if stream interface is idle(1) or not(0)" range="8" rwaccess="R"/> 
		<bitfield id="PIXEL_RESET" width="1" begin="0" end="0" resetval="0x0" description="reset for the pixeal interface. 0-reset, 1 not in reset. this shoud be asserted till after you program the csi controller configuration registers" range="0" rwaccess="R/W"/>
	</register>
	<register id="RX_SHIM__VBUSP_MMR__CSI2RXIF_REGS_dmaCntx" acronym="RX_SHIM__VBUSP_MMR__CSI2RXIF_REGS_dmaCntx" offset="0x20" width="32" description="">
		<bitfield id="EN_CFG" width="1" begin="31" end="31" resetval="0x0" description=" DMA context is enabled.  Will extract channel if input matches dataType and VirtualChan " range="31" rwaccess="R/W"/> 
		<bitfield id="RSV0" width="1" begin="29" end="29" resetval="0x0" description=" reserved" range="29" rwaccess="R/W"/> 
		<bitfield id="YUV422_MODE_CFG" width="2" begin="27" end="26" resetval="0x3" description=" yuv422 mode 00:UYVY, 01:VYUY, 10:YUYV, 11:YVYU " range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="DUAL_PCK_CFG" width="1" begin="24" end="24" resetval="0x0" description="dual packed format extraction for 8 bits or less" range="24" rwaccess="R/W"/> 
		<bitfield id="SIZE_CFG" width="2" begin="21" end="20" resetval="0x0" description=" data size shift when unpacking, 00=8, 01=16, 10=32, 11=RSVD " range="21 - 20" rwaccess="R/W"/> 
		<bitfield id="PCK12_CFG" width="1" begin="18" end="18" resetval="0x0" description="12-bit packing enable" range="18" rwaccess="R/W"/> 
		<bitfield id="VIRTCH_CFG" width="4" begin="9" end="6" resetval="0x0" description=" CSI virtual channel index.  Supplied by MIPI CSI protocol to DPHY.  For CSIver1.3 program 2MSb==0 " range="9 - 6" rwaccess="R/W"/> 
		<bitfield id="DATTYP_CFG" width="6" begin="5" end="0" resetval="0x0" description=" CSI data type index.  Supplied by MIPI CSI protocol to DPHY " range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="RX_SHIM__VBUSP_MMR__CSI2RXIF_REGS_psi_cfg0" acronym="RX_SHIM__VBUSP_MMR__CSI2RXIF_REGS_psi_cfg0" offset="0x24" width="32" description="">
		<bitfield id="DST_TAG" width="16" begin="31" end="16" resetval="0x0" description="psi dst tag" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="SRC_TAG" width="16" begin="15" end="0" resetval="0x0" description="psi source tag" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="RX_SHIM__VBUSP_MMR__CSI2RXIF_REGS_psi_cfg1" acronym="RX_SHIM__VBUSP_MMR__CSI2RXIF_REGS_psi_cfg1" offset="0x28" width="32" description="">
		<bitfield id="PS_FLAGS" width="4" begin="11" end="8" resetval="0x0" description="ps flags" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PKT_TYPE" width="5" begin="4" end="0" resetval="0x0" description="psi packet type" range="4 - 0" rwaccess="R/W"/>
	</register>
</module>