//===========================================================================
// Verilog module generated by IPexpress    07/23/2021    16:50:06       
// Filename  : csi_dphy_rx_params.v                                    
// IP package: CSI-2/DSI D-PHY Receiver 1.5                           
// Copyright(c) 2017 Lattice Semiconductor Corporation. All rights reserved. 
//===========================================================================
localparam PARSER      = "ON";
localparam RX_TYPE     = "CSI2";
localparam NUM_RX_LANE = 2;
localparam RX_GEAR     = 8;
localparam DPHY_RX_IP  = "MIXEL";
localparam DATA_TYPE   = "RGB888";
localparam RX_CLK_MODE = "HS_ONLY";
localparam LANE_ALIGN  = "OFF";
localparam WORD_ALIGN  = "OFF";
localparam BYTECLK_MHZ = 84;
localparam FIFO_TYPE   = "LUT";
