// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1956\sampleModel1956_4_sub\Mysubsystem_15.v
// Created: 2024-08-16 00:13:38
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_15
// Source Path: sampleModel1956_4_sub/Subsystem/Mysubsystem_15
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_15
          (In1,
           In2,
           In3,
           In4,
           cfblk125,
           Out2,
           Out3);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  input   [7:0] In3;  // uint8
  input   [7:0] In4;  // uint8
  output  [7:0] cfblk125;  // uint8
  output  [7:0] Out2;  // uint8
  output  [7:0] Out3;  // uint8


  wire [7:0] cfblk5_out1;  // uint8
  wire [7:0] cfblk30_out1;  // uint8
  wire [7:0] cfblk61_out1;  // uint8
  wire [7:0] cfblk68_out1;  // uint8
  wire [7:0] cfblk114_out1;  // uint8


  assign cfblk5_out1 = 8'b00000000;



  assign cfblk125 = cfblk5_out1;

  assign cfblk30_out1 = In2 + In1;



  assign cfblk61_out1 = In4 + cfblk5_out1;



  assign cfblk68_out1 = cfblk30_out1 - cfblk61_out1;



  assign cfblk114_out1 = cfblk68_out1 - In3;



  assign Out2 = cfblk114_out1;

  assign Out3 = cfblk61_out1;

endmodule  // Mysubsystem_15

