module top_module (
    input clk,    // Clocks are used in sequential circuits
    input d,
    output reg q );//

    // Use a clocked always block
    //   copy d to q at every positive edge of clk
    //   Clocked always blocks should use non-blocking assignments
always @( posedge clk ) begin
    /* Non-Blocking */  // 同時執行，此範例有資料平移的效果
    q<=d;
end
    
    
endmodule
