Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Fri Jun 10 00:12:11 2016
| Host         : Abbas running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/complex2DAdder_timing_synth.rpt
| Design       : complex2DAdder
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 2.850ns (57.334%)  route 2.121ns (42.666%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          1.784     1.784    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/ap_clk
                         RAMB36E1                                     r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     4.238 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/DOBDO[3]
                         net (fo=2, unplaced)         0.800     5.038    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/rdata_data_reg[31]_i_21[3]
                         LUT3 (Prop_lut3_I0_O)        0.148     5.186 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/rdata_data[3]_i_7/O
                         net (fo=1, unplaced)         0.419     5.605    complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/int_in2_M_imag_V_q1[3]
                         LUT6 (Prop_lut6_I4_O)        0.124     5.729 r  complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/rdata_data[3]_i_3/O
                         net (fo=1, unplaced)         0.902     6.631    complex2DAdder_AXILiteS_s_axi_U/int_in1_M_imag_V/gen_write[1].mem_reg_2
                         LUT5 (Prop_lut5_I1_O)        0.124     6.755 r  complex2DAdder_AXILiteS_s_axi_U/int_in1_M_imag_V/rdata_data[3]_i_1/O
                         net (fo=1, unplaced)         0.000     6.755    complex2DAdder_AXILiteS_s_axi_U/int_in1_M_imag_V_n_65
                         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=339, unset)          1.563    11.563    complex2DAdder_AXILiteS_s_axi_U/ap_clk
                         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[3]/C
                         clock pessimism              0.000    11.563    
                         clock uncertainty           -0.035    11.528    
                         FDRE (Setup_fdre_C_D)        0.077    11.605    complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[3]
  -------------------------------------------------------------------
                         required time                         11.605    
                         arrival time                          -6.755    
  -------------------------------------------------------------------
                         slack                                  4.849    




