Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_myproject_top glbl -Oenable_linking_all_libraries -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -s myproject -debug all 
Multi-threading is on. Using 20 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_10ns_26_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_10ns_26_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_10s_26_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_10s_26_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_11ns_26_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_11ns_26_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_11s_26_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_11s_26_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_12ns_26_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_12ns_26_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_12s_26_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_12s_26_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_5ns_21_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_5ns_21_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_5s_21_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_5s_21_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_6ns_22_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_6ns_22_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_6s_22_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_6s_22_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_7ns_23_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_7ns_23_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_7s_23_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_7s_23_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_8ns_24_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_8ns_24_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_8s_24_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_8s_24_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_9ns_25_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_9ns_25_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_9s_25_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_9s_25_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.myproject_mul_16s_10s_26_2_0(NUM...
Compiling module xil_defaultlib.myproject_mul_16s_10ns_26_2_0(NU...
Compiling module xil_defaultlib.myproject_mul_16s_11ns_26_2_0(NU...
Compiling module xil_defaultlib.myproject_mul_16s_9ns_25_2_0(NUM...
Compiling module xil_defaultlib.myproject_mul_16s_7ns_23_2_0(NUM...
Compiling module xil_defaultlib.myproject_mul_16s_9s_25_2_0(NUM_...
Compiling module xil_defaultlib.myproject_mul_16s_8s_24_2_0(NUM_...
Compiling module xil_defaultlib.myproject_mul_16s_6ns_22_2_0(NUM...
Compiling module xil_defaultlib.myproject_mul_16s_7s_23_2_0(NUM_...
Compiling module xil_defaultlib.myproject_mul_16s_11s_26_2_0(NUM...
Compiling module xil_defaultlib.myproject_mul_16s_8ns_24_2_0(NUM...
Compiling module xil_defaultlib.myproject_mul_16s_6s_22_2_0(NUM_...
Compiling module xil_defaultlib.myproject_mul_16s_12s_26_2_0(NUM...
Compiling module xil_defaultlib.myproject_mul_16s_5s_21_2_0(NUM_...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject_relu_ap_fixed_38_18_5_...
Compiling module xil_defaultlib.myproject_mul_16s_5ns_21_2_0(NUM...
Compiling module xil_defaultlib.myproject_mul_16s_12ns_26_2_0(NU...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject_relu_ap_fixed_38_18_5_...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject
