// Seed: 1881420178
module module_0 (
    input wor id_0,
    input tri id_1,
    output tri0 id_2,
    input uwire id_3,
    input tri1 id_4,
    input wire id_5,
    input supply1 id_6,
    input wor id_7,
    input supply1 id_8,
    output uwire id_9,
    input wor id_10,
    input uwire id_11,
    input wire id_12,
    input tri id_13,
    input wand id_14,
    input tri0 id_15
);
  wire id_17;
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output tri1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input uwire id_5,
    output tri id_6,
    input wor id_7,
    output supply1 id_8,
    output tri1 id_9,
    input uwire id_10,
    input supply1 id_11,
    input tri0 id_12
);
  id_14(
      1 - 1'd0
  ); module_0(
      id_3,
      id_10,
      id_6,
      id_7,
      id_5,
      id_11,
      id_11,
      id_5,
      id_4,
      id_2,
      id_10,
      id_3,
      id_4,
      id_3,
      id_11,
      id_4
  );
endmodule
