<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>embARC: dw_iic_reg Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 50px;">
  <td id="projectlogo"><img alt="Logo" src="embARC_Logo.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectnumber">2017.12</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structdw__iic__reg.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">dw_iic_reg Struct Reference<div class="ingroups"><a class="el" href="group___d_e_v_i_c_e___h_a_l.html">Device HAL</a> &raquo; <a class="el" href="group___d_e_v_i_c_e___i_m_p_l.html">Device HAL Implementation</a> &raquo; <a class="el" href="group___d_e_v_i_c_e___d_w.html">Designware Device Driver</a> &raquo; <a class="el" href="group___d_e_v_i_c_e___d_w___i_i_c.html">Designware IIC Driver</a> &raquo; <a class="el" href="group___d_e_v_i_c_e___d_w___i_i_c___r_e_g_s_t_r_u_c_t.html">DesignWare IIC Register Structure</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>DesignWare IIC register structure.  
 <a href="structdw__iic__reg.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a5c91d5537347ecaad229f55aa135ff0c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#a5c91d5537347ecaad229f55aa135ff0c">IC_CON</a></td></tr>
<tr class="separator:a5c91d5537347ecaad229f55aa135ff0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01a9b813b1ffd27c35b36edf68bf4783"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#a01a9b813b1ffd27c35b36edf68bf4783">IC_TAR</a></td></tr>
<tr class="separator:a01a9b813b1ffd27c35b36edf68bf4783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26046421e5a3253804f6808fd7c578ec"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#a26046421e5a3253804f6808fd7c578ec">IC_SAR</a></td></tr>
<tr class="separator:a26046421e5a3253804f6808fd7c578ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadef12945bdba48f0e06220f3f502773"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#aadef12945bdba48f0e06220f3f502773">IC_HS_MADDR</a></td></tr>
<tr class="separator:aadef12945bdba48f0e06220f3f502773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51e3c68b4f9a299364035d7811a77259"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#a51e3c68b4f9a299364035d7811a77259">IC_DATA_CMD</a></td></tr>
<tr class="separator:a51e3c68b4f9a299364035d7811a77259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04c7c2c696910802908237ee4aeffaab"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#a04c7c2c696910802908237ee4aeffaab">IC_SS_SCL_HCNT</a></td></tr>
<tr class="separator:a04c7c2c696910802908237ee4aeffaab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a4f58e7e6a1b94072d3feadc5092e4b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#a7a4f58e7e6a1b94072d3feadc5092e4b">IC_SS_SCL_LCNT</a></td></tr>
<tr class="separator:a7a4f58e7e6a1b94072d3feadc5092e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad26247f98622fb4840057271b2a67cb8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#ad26247f98622fb4840057271b2a67cb8">IC_FS_SCL_HCNT</a></td></tr>
<tr class="separator:ad26247f98622fb4840057271b2a67cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14561b50e2d1aa94971972b041670ab4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#a14561b50e2d1aa94971972b041670ab4">IC_FS_SCL_LCNT</a></td></tr>
<tr class="separator:a14561b50e2d1aa94971972b041670ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f6015ed08bc1efe41fd241b1027b929"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#a7f6015ed08bc1efe41fd241b1027b929">IC_HS_SCL_HCNT</a></td></tr>
<tr class="separator:a7f6015ed08bc1efe41fd241b1027b929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6e9fa78fc11514aaecb3e068547c8a6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#ab6e9fa78fc11514aaecb3e068547c8a6">IC_HS_SCL_LCNT</a></td></tr>
<tr class="separator:ab6e9fa78fc11514aaecb3e068547c8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c6c717f18cba4cf9c8df37873e9f2d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#ab1c6c717f18cba4cf9c8df37873e9f2d">IC_INTR_STAT</a></td></tr>
<tr class="separator:ab1c6c717f18cba4cf9c8df37873e9f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a057f693dad013ef9bb52986eb55f408e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#a057f693dad013ef9bb52986eb55f408e">IC_INTR_MASK</a></td></tr>
<tr class="separator:a057f693dad013ef9bb52986eb55f408e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3293b712b0b742c8e11262d730a09f4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#af3293b712b0b742c8e11262d730a09f4">IC_RAW_INTR_STAT</a></td></tr>
<tr class="separator:af3293b712b0b742c8e11262d730a09f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5986fc544852a163cf76be0f1f8c033f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#a5986fc544852a163cf76be0f1f8c033f">IC_RX_TL</a></td></tr>
<tr class="separator:a5986fc544852a163cf76be0f1f8c033f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa61cadbd873caba882f52b41deafef7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#afa61cadbd873caba882f52b41deafef7">IC_TX_TL</a></td></tr>
<tr class="separator:afa61cadbd873caba882f52b41deafef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9fe0d4c920c64b5a51648cc3c62942c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#aa9fe0d4c920c64b5a51648cc3c62942c">IC_CLR_INTR</a></td></tr>
<tr class="separator:aa9fe0d4c920c64b5a51648cc3c62942c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a778eea608eaedc5b94e2c5d7c7d949"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#a1a778eea608eaedc5b94e2c5d7c7d949">IC_CLR_RX_UNDER</a></td></tr>
<tr class="separator:a1a778eea608eaedc5b94e2c5d7c7d949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a623ca984ee0841df445c456fe095bc2e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#a623ca984ee0841df445c456fe095bc2e">IC_CLR_RX_OVER</a></td></tr>
<tr class="separator:a623ca984ee0841df445c456fe095bc2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55b4b72a4c90acdf0866d669ca10c202"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#a55b4b72a4c90acdf0866d669ca10c202">IC_CLR_TX_OVER</a></td></tr>
<tr class="separator:a55b4b72a4c90acdf0866d669ca10c202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2e4d5a800145c7e3a28249e3e3fe49e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#ab2e4d5a800145c7e3a28249e3e3fe49e">IC_CLR_RD_REQ</a></td></tr>
<tr class="separator:ab2e4d5a800145c7e3a28249e3e3fe49e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abef3c885e1b7126a2a72f9691410e0b2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#abef3c885e1b7126a2a72f9691410e0b2">IC_CLR_TX_ABRT</a></td></tr>
<tr class="separator:abef3c885e1b7126a2a72f9691410e0b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae82bb4a7f301e79ddb64944b815a9300"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#ae82bb4a7f301e79ddb64944b815a9300">IC_CLR_RX_DONE</a></td></tr>
<tr class="separator:ae82bb4a7f301e79ddb64944b815a9300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48ec192503f85ddae7e1ab93244239e8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#a48ec192503f85ddae7e1ab93244239e8">IC_CLR_ACTIVITY</a></td></tr>
<tr class="separator:a48ec192503f85ddae7e1ab93244239e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b03fb0fbe2ea5fdd9447cf72bfb452c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#a1b03fb0fbe2ea5fdd9447cf72bfb452c">IC_CLR_STOP_DET</a></td></tr>
<tr class="separator:a1b03fb0fbe2ea5fdd9447cf72bfb452c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a997b60bf5beb1afb3ab0097a6a1d7f59"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#a997b60bf5beb1afb3ab0097a6a1d7f59">IC_CLR_START_DET</a></td></tr>
<tr class="separator:a997b60bf5beb1afb3ab0097a6a1d7f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eae1241502dffeeb6f8fd76f90e510d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#a1eae1241502dffeeb6f8fd76f90e510d">IC_CLR_GEN_CALL</a></td></tr>
<tr class="separator:a1eae1241502dffeeb6f8fd76f90e510d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab314b3a1e02b465471852812fae2c875"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#ab314b3a1e02b465471852812fae2c875">IC_ENABLE</a></td></tr>
<tr class="separator:ab314b3a1e02b465471852812fae2c875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ba611a6b1aabd221453d8976006925b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#a2ba611a6b1aabd221453d8976006925b">IC_STATUS</a></td></tr>
<tr class="separator:a2ba611a6b1aabd221453d8976006925b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2ee814ea939a186079fff3c4c67242e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#ae2ee814ea939a186079fff3c4c67242e">IC_TXFLR</a></td></tr>
<tr class="separator:ae2ee814ea939a186079fff3c4c67242e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a232ad6b844992c1c26d0bd4ff5a1af4a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#a232ad6b844992c1c26d0bd4ff5a1af4a">IC_RXFLR</a></td></tr>
<tr class="separator:a232ad6b844992c1c26d0bd4ff5a1af4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d30081b32c671fcaa5b1af90c82c3cd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#a7d30081b32c671fcaa5b1af90c82c3cd">IC_SDA_HOLD</a></td></tr>
<tr class="separator:a7d30081b32c671fcaa5b1af90c82c3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6ad6bc02988ec318cb66bc940e82855"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#ab6ad6bc02988ec318cb66bc940e82855">IC_TX_ABRT_SOURCE</a></td></tr>
<tr class="separator:ab6ad6bc02988ec318cb66bc940e82855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4be699d2fd0dd4c97d4f9ff19704389e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#a4be699d2fd0dd4c97d4f9ff19704389e">IC_SLV_DATA_NACK_ONLY</a></td></tr>
<tr class="separator:a4be699d2fd0dd4c97d4f9ff19704389e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae74bd9756dda82791e4d92ff6040fff1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#ae74bd9756dda82791e4d92ff6040fff1">IC_DMA_CR</a></td></tr>
<tr class="separator:ae74bd9756dda82791e4d92ff6040fff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad660340383f80564fe615e19f7d26776"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#ad660340383f80564fe615e19f7d26776">IC_DMA_TDLR</a></td></tr>
<tr class="separator:ad660340383f80564fe615e19f7d26776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7d41f00ba64280ea6dfb576ad1fb4c9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#ae7d41f00ba64280ea6dfb576ad1fb4c9">IC_DMA_RDLR</a></td></tr>
<tr class="separator:ae7d41f00ba64280ea6dfb576ad1fb4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae73a768e165388ec0cc1998953adaca3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#ae73a768e165388ec0cc1998953adaca3">IC_SDA_SETUP</a></td></tr>
<tr class="separator:ae73a768e165388ec0cc1998953adaca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a328f6c45ec15f69e7916b85476a524f4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#a328f6c45ec15f69e7916b85476a524f4">IC_ACK_GENERAL_CALL</a></td></tr>
<tr class="separator:a328f6c45ec15f69e7916b85476a524f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e8476da635da084dade8393de81c5a0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#a3e8476da635da084dade8393de81c5a0">IC_ENABLE_STATUS</a></td></tr>
<tr class="separator:a3e8476da635da084dade8393de81c5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c908aea341393ee02385ceeeeed95c9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#a4c908aea341393ee02385ceeeeed95c9">IC_FS_SPKLEN</a></td></tr>
<tr class="separator:a4c908aea341393ee02385ceeeeed95c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2dac17a08afbeeefd1cb8577a40dbc9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#ab2dac17a08afbeeefd1cb8577a40dbc9">IC_HS_SPKLEN</a></td></tr>
<tr class="separator:ab2dac17a08afbeeefd1cb8577a40dbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedc988b1b1bc2b2119e77694a3dad797"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#aedc988b1b1bc2b2119e77694a3dad797">RESERVED</a> [19]</td></tr>
<tr class="separator:aedc988b1b1bc2b2119e77694a3dad797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d1392563319967135d6039d460fa02d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#a3d1392563319967135d6039d460fa02d">IC_COMP_PARAM_1</a></td></tr>
<tr class="separator:a3d1392563319967135d6039d460fa02d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e3daf0d28b10e1e739aa1b2bd375f24"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#a6e3daf0d28b10e1e739aa1b2bd375f24">IC_COMP_VERSION</a></td></tr>
<tr class="separator:a6e3daf0d28b10e1e739aa1b2bd375f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab044558f82c6c46722560d419b36b4d2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__iic__reg.html#ab044558f82c6c46722560d419b36b4d2">IC_COMP_TYPE</a></td></tr>
<tr class="separator:ab044558f82c6c46722560d419b36b4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DesignWare IIC register structure. </p>
<p>Detailed struct description of DesignWare IIC block register information, implementation of dev_iic_info::iic_regs </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00081">81</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a328f6c45ec15f69e7916b85476a524f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a328f6c45ec15f69e7916b85476a524f4">&#9670;&nbsp;</a></span>IC_ACK_GENERAL_CALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_ACK_GENERAL_CALL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x98) : ACK General Call Register </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00120">120</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="a48ec192503f85ddae7e1ab93244239e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48ec192503f85ddae7e1ab93244239e8">&#9670;&nbsp;</a></span>IC_CLR_ACTIVITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_CLR_ACTIVITY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x5c) : Clear ACTIVITY Interrupt </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00105">105</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="a1eae1241502dffeeb6f8fd76f90e510d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eae1241502dffeeb6f8fd76f90e510d">&#9670;&nbsp;</a></span>IC_CLR_GEN_CALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_CLR_GEN_CALL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x68) : Clear GEN_CALL Interrupt </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00108">108</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="aa9fe0d4c920c64b5a51648cc3c62942c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9fe0d4c920c64b5a51648cc3c62942c">&#9670;&nbsp;</a></span>IC_CLR_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_CLR_INTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x40) : Clear combined and Individual Interrupts </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00098">98</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="ab2e4d5a800145c7e3a28249e3e3fe49e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2e4d5a800145c7e3a28249e3e3fe49e">&#9670;&nbsp;</a></span>IC_CLR_RD_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_CLR_RD_REQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x50) : Clear RQ_REQ Interrupt </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00102">102</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="ae82bb4a7f301e79ddb64944b815a9300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae82bb4a7f301e79ddb64944b815a9300">&#9670;&nbsp;</a></span>IC_CLR_RX_DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_CLR_RX_DONE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x58) : Clear RX_DONE Interrupt </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00104">104</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="a623ca984ee0841df445c456fe095bc2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a623ca984ee0841df445c456fe095bc2e">&#9670;&nbsp;</a></span>IC_CLR_RX_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_CLR_RX_OVER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x48) : Clear RX_OVER Interrupt </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00100">100</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="a1a778eea608eaedc5b94e2c5d7c7d949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a778eea608eaedc5b94e2c5d7c7d949">&#9670;&nbsp;</a></span>IC_CLR_RX_UNDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_CLR_RX_UNDER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x44) : Clear RX_UNDER Interrupt </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00099">99</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="a997b60bf5beb1afb3ab0097a6a1d7f59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a997b60bf5beb1afb3ab0097a6a1d7f59">&#9670;&nbsp;</a></span>IC_CLR_START_DET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_CLR_START_DET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x64) : Clear START_DET Interrupt </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00107">107</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="a1b03fb0fbe2ea5fdd9447cf72bfb452c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b03fb0fbe2ea5fdd9447cf72bfb452c">&#9670;&nbsp;</a></span>IC_CLR_STOP_DET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_CLR_STOP_DET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x60) : Clear STOP_DET Interrupt </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00106">106</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="abef3c885e1b7126a2a72f9691410e0b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abef3c885e1b7126a2a72f9691410e0b2">&#9670;&nbsp;</a></span>IC_CLR_TX_ABRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_CLR_TX_ABRT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x54) : Clear TX_ABRT Interrupt </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00103">103</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="a55b4b72a4c90acdf0866d669ca10c202"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55b4b72a4c90acdf0866d669ca10c202">&#9670;&nbsp;</a></span>IC_CLR_TX_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_CLR_TX_OVER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x4c) : Clear TX_OVER Interrupt </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00101">101</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="a3d1392563319967135d6039d460fa02d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d1392563319967135d6039d460fa02d">&#9670;&nbsp;</a></span>IC_COMP_PARAM_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_COMP_PARAM_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0xf4) : Component Parameter Register </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00125">125</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="ab044558f82c6c46722560d419b36b4d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab044558f82c6c46722560d419b36b4d2">&#9670;&nbsp;</a></span>IC_COMP_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_COMP_TYPE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0xfc) : Component Type Reg </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00127">127</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="a6e3daf0d28b10e1e739aa1b2bd375f24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e3daf0d28b10e1e739aa1b2bd375f24">&#9670;&nbsp;</a></span>IC_COMP_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_COMP_VERSION</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0xf8) : Component Version ID Reg </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00126">126</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="a5c91d5537347ecaad229f55aa135ff0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c91d5537347ecaad229f55aa135ff0c">&#9670;&nbsp;</a></span>IC_CON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_CON</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x00) : IIC control </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00082">82</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="a51e3c68b4f9a299364035d7811a77259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51e3c68b4f9a299364035d7811a77259">&#9670;&nbsp;</a></span>IC_DATA_CMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_DATA_CMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x10) : IIC Rx/Tx Data Buffer and Command </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00086">86</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="ae74bd9756dda82791e4d92ff6040fff1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae74bd9756dda82791e4d92ff6040fff1">&#9670;&nbsp;</a></span>IC_DMA_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_DMA_CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x88) : DMA Control Register </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00116">116</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="ae7d41f00ba64280ea6dfb576ad1fb4c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7d41f00ba64280ea6dfb576ad1fb4c9">&#9670;&nbsp;</a></span>IC_DMA_RDLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_DMA_RDLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x90) : DMA Receive Data Level </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00118">118</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="ad660340383f80564fe615e19f7d26776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad660340383f80564fe615e19f7d26776">&#9670;&nbsp;</a></span>IC_DMA_TDLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_DMA_TDLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x8c) : DMA Transmit Data Level </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00117">117</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="ab314b3a1e02b465471852812fae2c875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab314b3a1e02b465471852812fae2c875">&#9670;&nbsp;</a></span>IC_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x6c) : IIC Enable </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00109">109</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="a3e8476da635da084dade8393de81c5a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e8476da635da084dade8393de81c5a0">&#9670;&nbsp;</a></span>IC_ENABLE_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_ENABLE_STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x9c) : Enable Status Register </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00121">121</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="ad26247f98622fb4840057271b2a67cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad26247f98622fb4840057271b2a67cb8">&#9670;&nbsp;</a></span>IC_FS_SCL_HCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_FS_SCL_HCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x1c) : Fast Speed IIC clock SCL Low Count </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00089">89</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="a14561b50e2d1aa94971972b041670ab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14561b50e2d1aa94971972b041670ab4">&#9670;&nbsp;</a></span>IC_FS_SCL_LCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_FS_SCL_LCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x20) : Fast Speed IIC clock SCL Low Count </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00090">90</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="a4c908aea341393ee02385ceeeeed95c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c908aea341393ee02385ceeeeed95c9">&#9670;&nbsp;</a></span>IC_FS_SPKLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_FS_SPKLEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0xa0) : ISS and FS spike suppression limit </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00122">122</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="aadef12945bdba48f0e06220f3f502773"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadef12945bdba48f0e06220f3f502773">&#9670;&nbsp;</a></span>IC_HS_MADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_HS_MADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x0c) : IIC HS Master Mode Code address </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00085">85</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="a7f6015ed08bc1efe41fd241b1027b929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f6015ed08bc1efe41fd241b1027b929">&#9670;&nbsp;</a></span>IC_HS_SCL_HCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_HS_SCL_HCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x24) : High Speed IIC clock SCL Low Count </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00091">91</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="ab6e9fa78fc11514aaecb3e068547c8a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6e9fa78fc11514aaecb3e068547c8a6">&#9670;&nbsp;</a></span>IC_HS_SCL_LCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_HS_SCL_LCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x28) : High Speed IIC clock SCL Low Count </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00092">92</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="ab2dac17a08afbeeefd1cb8577a40dbc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2dac17a08afbeeefd1cb8577a40dbc9">&#9670;&nbsp;</a></span>IC_HS_SPKLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_HS_SPKLEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0xa4) : HS spike suppression limit </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00123">123</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="a057f693dad013ef9bb52986eb55f408e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a057f693dad013ef9bb52986eb55f408e">&#9670;&nbsp;</a></span>IC_INTR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_INTR_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x30) : IIC Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00094">94</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="ab1c6c717f18cba4cf9c8df37873e9f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1c6c717f18cba4cf9c8df37873e9f2d">&#9670;&nbsp;</a></span>IC_INTR_STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_INTR_STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x2c) : IIC Interrupt Status </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00093">93</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="af3293b712b0b742c8e11262d730a09f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3293b712b0b742c8e11262d730a09f4">&#9670;&nbsp;</a></span>IC_RAW_INTR_STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_RAW_INTR_STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x34) : IIC Raw Interrupt Status </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00095">95</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="a5986fc544852a163cf76be0f1f8c033f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5986fc544852a163cf76be0f1f8c033f">&#9670;&nbsp;</a></span>IC_RX_TL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_RX_TL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x38) : IIC Receive FIFO Threshold </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00096">96</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="a232ad6b844992c1c26d0bd4ff5a1af4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a232ad6b844992c1c26d0bd4ff5a1af4a">&#9670;&nbsp;</a></span>IC_RXFLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_RXFLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x78) : Receive FIFO Level Register </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00112">112</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="a26046421e5a3253804f6808fd7c578ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26046421e5a3253804f6808fd7c578ec">&#9670;&nbsp;</a></span>IC_SAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_SAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x08) : IIC slave address </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00084">84</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="a7d30081b32c671fcaa5b1af90c82c3cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d30081b32c671fcaa5b1af90c82c3cd">&#9670;&nbsp;</a></span>IC_SDA_HOLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_SDA_HOLD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x7c) : SDA Hold Time Length Reg </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00113">113</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="ae73a768e165388ec0cc1998953adaca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae73a768e165388ec0cc1998953adaca3">&#9670;&nbsp;</a></span>IC_SDA_SETUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_SDA_SETUP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x94) : SDA Setup Register </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00119">119</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="a4be699d2fd0dd4c97d4f9ff19704389e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4be699d2fd0dd4c97d4f9ff19704389e">&#9670;&nbsp;</a></span>IC_SLV_DATA_NACK_ONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_SLV_DATA_NACK_ONLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x84) : Generate SLV_DATA_NACK Register </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00115">115</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="a04c7c2c696910802908237ee4aeffaab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04c7c2c696910802908237ee4aeffaab">&#9670;&nbsp;</a></span>IC_SS_SCL_HCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_SS_SCL_HCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x14) : Standard Speed IIC clock SCL High Count </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00087">87</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="a7a4f58e7e6a1b94072d3feadc5092e4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a4f58e7e6a1b94072d3feadc5092e4b">&#9670;&nbsp;</a></span>IC_SS_SCL_LCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_SS_SCL_LCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x18) : Standard Speed IIC clock SCL Low Count </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00088">88</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="a2ba611a6b1aabd221453d8976006925b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ba611a6b1aabd221453d8976006925b">&#9670;&nbsp;</a></span>IC_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x70) : IIC Status </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00110">110</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="a01a9b813b1ffd27c35b36edf68bf4783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01a9b813b1ffd27c35b36edf68bf4783">&#9670;&nbsp;</a></span>IC_TAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_TAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x04) : IIC target address </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00083">83</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="ab6ad6bc02988ec318cb66bc940e82855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6ad6bc02988ec318cb66bc940e82855">&#9670;&nbsp;</a></span>IC_TX_ABRT_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_TX_ABRT_SOURCE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x80) : IIC Transmit Abort Status Reg </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00114">114</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="afa61cadbd873caba882f52b41deafef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa61cadbd873caba882f52b41deafef7">&#9670;&nbsp;</a></span>IC_TX_TL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_TX_TL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x3c) : IIC Transmit FIFO Threshold </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00097">97</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="ae2ee814ea939a186079fff3c4c67242e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2ee814ea939a186079fff3c4c67242e">&#9670;&nbsp;</a></span>IC_TXFLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::IC_TXFLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0x74) : Transmit FIFO Level Register </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00111">111</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<a id="aedc988b1b1bc2b2119e77694a3dad797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedc988b1b1bc2b2119e77694a3dad797">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_iic_reg::RESERVED[19]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(0xa8) : Reserved </p>

<p class="definition">Definition at line <a class="el" href="dw__iic_8h_source.html#l00124">124</a> of file <a class="el" href="dw__iic_8h_source.html">dw_iic.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="dw__iic_8h_source.html">dw_iic.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structdw__iic__reg.html">dw_iic_reg</a></li>
    <li class="footer">Generated on Mon Feb 5 2018 15:56:00 for embARC by
    <a href="http://www.synopsys.com">
    <img class="footer" src="pic/snps_logo.png" alt="snps_logo"/></a>. All Rights Reserved. </li>
  </ul>
</div>
</body>
</html>
