From eb8c4815493345b250eb210048fe9eddc7040263 Mon Sep 17 00:00:00 2001
Message-Id: <eb8c4815493345b250eb210048fe9eddc7040263.1480547035.git.thinhn@synopsys.com>
From: Thinh Nguyen <thinhn@synopsys.com>
Date: Wed, 23 Nov 2016 16:27:16 -0800
Subject: [PATCH 1/2] juno: Add juno-r2 device tree

Added minimal device tree to use USB host controller.

Signed-off-by: Thinh Nguyen <thinhn@synopsys.com>
---
 arch/arm/dts/Makefile       |  3 +++
 arch/arm/dts/vexpress64.dts | 55 +++++++++++++++++++++++++++++++++++++++++++++
 2 files changed, 58 insertions(+)
 create mode 100644 arch/arm/dts/vexpress64.dts

diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
index 578038b..282538c 100644
--- a/arch/arm/dts/Makefile
+++ b/arch/arm/dts/Makefile
@@ -48,6 +48,9 @@ dtb-$(CONFIG_TEGRA) += tegra20-harmony.dtb \
 	tegra210-p2371-2180.dtb \
 	tegra210-p2571.dtb
 
+dtb-$(CONFIG_TARGET_VEXPRESS64_JUNO) += \
+	vexpress64.dtb
+
 dtb-$(CONFIG_ARCH_MVEBU) +=			\
 	armada-388-clearfog.dtb			\
 	armada-388-gp.dtb			\
diff --git a/arch/arm/dts/vexpress64.dts b/arch/arm/dts/vexpress64.dts
new file mode 100644
index 0000000..c950e3e
--- /dev/null
+++ b/arch/arm/dts/vexpress64.dts
@@ -0,0 +1,55 @@
+/*
+ * ARM Ltd. Juno Platform
+ *
+ * Copyright (c) 2015 ARM Ltd.
+ *
+ * This file is licensed under a dual GPLv2 or BSD license.
+ */
+
+/dts-v1/;
+
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+
+/ {
+	model = "ARM Juno development board (r2)";
+	compatible = "arm,juno-r2", "arm,juno", "arm,vexpress";
+	interrupt-parent = <&gic>;
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	clocks {
+		soc_usb48mhz: clk48mhz {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+			clock-frequency = <48000000>;
+			clock-output-names = "clk48mhz";
+		};
+	};
+
+        ehci@7ffc0000 {
+                compatible = "generic-ehci";
+                reg = <0x0 0x7ffc0000 0x0 0x10000>;
+                interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>;
+                clocks = <&soc_usb48mhz>;
+        };
+
+        gic: interrupt-controller@2c010000 {
+                compatible = "arm,gic-400", "arm,cortex-a15-gic";
+                reg = <0x0 0x2c010000 0 0x1000>,
+                      <0x0 0x2c02f000 0 0x2000>,
+                      <0x0 0x2c04f000 0 0x2000>,
+                      <0x0 0x2c06f000 0 0x2000>;
+                #address-cells = <2>;
+                #interrupt-cells = <3>;
+                #size-cells = <2>;
+                interrupt-controller;
+                interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_HIGH)>;
+                ranges = <0 0 0 0x2c1c0000 0 0x40000>;
+                v2m_0: v2m@0 {
+                        compatible = "arm,gic-v2m-frame";
+                        msi-controller;
+                        reg = <0 0 0 0x1000>;
+                };
+        };
+
+};
-- 
2.10.0

