// Seed: 488738354
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5, id_6;
  assign id_1 = id_1;
  wire id_7, id_8;
  assign id_5 = id_5;
  wire module_0;
  wire id_9 = id_7;
  timeprecision 1ps;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  reg id_5;
  always @(id_4 or posedge id_5) begin : id_6
    id_5 <= {1, id_6};
    id_3 <= 1'h0;
    if (1) id_3 <= id_6;
    else id_2 = 1'b0;
  end
  module_0(
      id_2, id_2, id_2, id_2
  );
endmodule
