#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Apr 14 21:08:48 2024
# Process ID: 19592
# Current directory: C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.runs/synth_1
# Command line: vivado.exe -log spring_exam_2_problem_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source spring_exam_2_problem_2.tcl
# Log file: C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.runs/synth_1/spring_exam_2_problem_2.vds
# Journal file: C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.runs/synth_1\vivado.jou
# Running On: LAPTOP-RCMTCCBQ, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17085 MB
#-----------------------------------------------------------
source spring_exam_2_problem_2.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 456.266 ; gain = 178.898
Command: read_checkpoint -auto_incremental -incremental C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.srcs/utils_1/imports/synth_1/spring_exam_2_problem_2.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.srcs/utils_1/imports/synth_1/spring_exam_2_problem_2.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top spring_exam_2_problem_2 -part xc7a12ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13772
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 907.770 ; gain = 440.426
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'spring_exam_2_problem_2' [C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.srcs/sources_1/imports/digital-system-design-A421/spring_exam_2_problem_2.sv:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.srcs/sources_1/imports/digital-system-design-A421/spring_exam_2_problem_2.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'spring_exam_2_problem_2' (0#1) [C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.srcs/sources_1/imports/digital-system-design-A421/spring_exam_2_problem_2.sv:7]
WARNING: [Synth 8-87] always_comb on 'timer_count_reg' did not result in combinational logic [C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.srcs/sources_1/imports/digital-system-design-A421/spring_exam_2_problem_2.sv:48]
WARNING: [Synth 8-87] always_comb on 'timeout_reg' did not result in combinational logic [C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.srcs/sources_1/imports/digital-system-design-A421/spring_exam_2_problem_2.sv:58]
WARNING: [Synth 8-87] always_comb on 'contestant_lights_reg' did not result in combinational logic [C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.srcs/sources_1/imports/digital-system-design-A421/spring_exam_2_problem_2.sv:59]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.363 ; gain = 547.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.363 ; gain = 547.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.363 ; gain = 547.020
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spring_exam_2_problem_2'
WARNING: [Synth 8-327] inferring latch for variable 'contestant_lights_reg' [C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.srcs/sources_1/imports/digital-system-design-A421/spring_exam_2_problem_2.sv:59]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 RUNNING |                              010 |                               01
                 TIMEOUT |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'spring_exam_2_problem_2'
WARNING: [Synth 8-327] inferring latch for variable 'timeout_reg' [C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.srcs/sources_1/imports/digital-system-design-A421/spring_exam_2_problem_2.sv:58]
WARNING: [Synth 8-327] inferring latch for variable 'timer_count_reg' [C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.srcs/sources_1/imports/digital-system-design-A421/spring_exam_2_problem_2.sv:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.363 ; gain = 547.020
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (contestant_lights_reg[3]) is unused and will be removed from module spring_exam_2_problem_2.
WARNING: [Synth 8-3332] Sequential element (contestant_lights_reg[2]) is unused and will be removed from module spring_exam_2_problem_2.
WARNING: [Synth 8-3332] Sequential element (contestant_lights_reg[1]) is unused and will be removed from module spring_exam_2_problem_2.
WARNING: [Synth 8-3332] Sequential element (contestant_lights_reg[0]) is unused and will be removed from module spring_exam_2_problem_2.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module spring_exam_2_problem_2.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[1]) is unused and will be removed from module spring_exam_2_problem_2.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[0]) is unused and will be removed from module spring_exam_2_problem_2.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'contestant_lights_reg[3]__0/Q' [C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.srcs/sources_1/imports/digital-system-design-A421/spring_exam_2_problem_2.sv:31]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.srcs/sources_1/imports/digital-system-design-A421/spring_exam_2_problem_2.sv:31]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.srcs/sources_1/imports/digital-system-design-A421/spring_exam_2_problem_2.sv:31]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'contestant_lights_reg[2]__0/Q' [C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.srcs/sources_1/imports/digital-system-design-A421/spring_exam_2_problem_2.sv:31]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.srcs/sources_1/imports/digital-system-design-A421/spring_exam_2_problem_2.sv:31]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.srcs/sources_1/imports/digital-system-design-A421/spring_exam_2_problem_2.sv:31]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'contestant_lights_reg[1]__0/Q' [C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.srcs/sources_1/imports/digital-system-design-A421/spring_exam_2_problem_2.sv:31]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.srcs/sources_1/imports/digital-system-design-A421/spring_exam_2_problem_2.sv:31]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.srcs/sources_1/imports/digital-system-design-A421/spring_exam_2_problem_2.sv:31]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'contestant_lights_reg[0]__0/Q' [C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.srcs/sources_1/imports/digital-system-design-A421/spring_exam_2_problem_2.sv:31]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.srcs/sources_1/imports/digital-system-design-A421/spring_exam_2_problem_2.sv:31]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.srcs/sources_1/imports/digital-system-design-A421/spring_exam_2_problem_2.sv:31]
WARNING: [Synth 8-3332] Sequential element (timeout_reg) is unused and will be removed from module spring_exam_2_problem_2.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'timeout_reg__0/Q' [C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.srcs/sources_1/imports/digital-system-design-A421/spring_exam_2_problem_2.sv:30]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.srcs/sources_1/imports/digital-system-design-A421/spring_exam_2_problem_2.sv:30]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.srcs/sources_1/imports/digital-system-design-A421/spring_exam_2_problem_2.sv:30]
WARNING: [Synth 8-3332] Sequential element (timer_count_reg[15]) is unused and will be removed from module spring_exam_2_problem_2.
WARNING: [Synth 8-3332] Sequential element (timer_count_reg[14]) is unused and will be removed from module spring_exam_2_problem_2.
WARNING: [Synth 8-3332] Sequential element (timer_count_reg[13]) is unused and will be removed from module spring_exam_2_problem_2.
WARNING: [Synth 8-3332] Sequential element (timer_count_reg[12]) is unused and will be removed from module spring_exam_2_problem_2.
WARNING: [Synth 8-3332] Sequential element (timer_count_reg[11]) is unused and will be removed from module spring_exam_2_problem_2.
WARNING: [Synth 8-3332] Sequential element (timer_count_reg[10]) is unused and will be removed from module spring_exam_2_problem_2.
WARNING: [Synth 8-3332] Sequential element (timer_count_reg[9]) is unused and will be removed from module spring_exam_2_problem_2.
WARNING: [Synth 8-3332] Sequential element (timer_count_reg[8]) is unused and will be removed from module spring_exam_2_problem_2.
WARNING: [Synth 8-3332] Sequential element (timer_count_reg[7]) is unused and will be removed from module spring_exam_2_problem_2.
WARNING: [Synth 8-3332] Sequential element (timer_count_reg[6]) is unused and will be removed from module spring_exam_2_problem_2.
WARNING: [Synth 8-3332] Sequential element (timer_count_reg[5]) is unused and will be removed from module spring_exam_2_problem_2.
WARNING: [Synth 8-3332] Sequential element (timer_count_reg[4]) is unused and will be removed from module spring_exam_2_problem_2.
WARNING: [Synth 8-3332] Sequential element (timer_count_reg[3]) is unused and will be removed from module spring_exam_2_problem_2.
WARNING: [Synth 8-3332] Sequential element (timer_count_reg[2]) is unused and will be removed from module spring_exam_2_problem_2.
WARNING: [Synth 8-3332] Sequential element (timer_count_reg[1]) is unused and will be removed from module spring_exam_2_problem_2.
WARNING: [Synth 8-3332] Sequential element (timer_count_reg[0]) is unused and will be removed from module spring_exam_2_problem_2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1174.293 ; gain = 706.949
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1174.293 ; gain = 706.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1174.293 ; gain = 706.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1174.293 ; gain = 706.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1174.293 ; gain = 706.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1174.293 ; gain = 706.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1174.293 ; gain = 706.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1174.293 ; gain = 706.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1174.293 ; gain = 706.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     5|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1174.293 ; gain = 706.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 15 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1174.293 ; gain = 706.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1174.293 ; gain = 706.949
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1177.199 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1276.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 21de47ad
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 31 Warnings, 15 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1276.270 ; gain = 817.027
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1276.270 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/coope/Documents/MSU-ECE-DSD/Exam2/Exam2.runs/synth_1/spring_exam_2_problem_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file spring_exam_2_problem_2_utilization_synth.rpt -pb spring_exam_2_problem_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 14 21:09:24 2024...
