---
title: "Button Detector"
date: "2025-08-07"
thumbnail: "/assets/img/CPU/btn.png"
---

# DAY2

---

## âœ… ë²„íŠ¼ êµ¬ì¡°

![ë²„íŠ¼ ë‚´ë¶€ êµ¬ì¡°](../../../../assets/img/CPU/btn1.png)  
![ë²„íŠ¼ Bounce í˜„ìƒ](../../../../assets/img/CPU/btn2.png)

- ë²„íŠ¼ì„ ëˆ„ë¥¼ ë•Œ, **ë…¸ì´ì¦ˆë‚˜ ì§„ë™ì— ì˜í•´ ì§§ì€ ì‹œê°„ ë‚´ì— ON/OFFê°€ ë°˜ë³µë¨**  
- ì´ í˜„ìƒì„ **ë°”ìš´ìŠ¤(Bounce)** ë¼ê³  í•˜ë©°, **ë””ë°”ìš´ì‹±(Debounce)** ì²˜ë¦¬ê°€ í•„ìš”

---

## âœ… Shift Registerë¥¼ ì´ìš©í•œ ë””ë°”ìš´ì‹±

![Shift Register ê°œë…](../../../../assets/img/CPU/shift_reg.png)  
![Shift Register íŒŒí˜•](../../../../assets/img/CPU/shift_reg1.png)

### ğŸ’¡ Shift Register ì—­í• 
- ë²„íŠ¼ ì…ë ¥(`in_data`)ì„ 8í´ëŸ­ ë™ì•ˆ ì‹œí”„íŠ¸ ì €ì¥  
- `sh_reg` ê°’ì´ ì „ë¶€ 1ì´ë©´, **ë²„íŠ¼ì´ ì•ˆì •ì ìœ¼ë¡œ ëˆŒë¦¼ ìƒíƒœ**ë¼ê³  íŒë‹¨

---

### âœ… shift_register ëª¨ë“ˆ ì½”ë“œ

```sv

module shift_register (
    input  logic       clk,
    input  logic       reset,
    input  logic       in_data,
    output logic [7:0] out_data
);

always_ff @(posedge clk or posedge reset) begin
    if(reset) begin
        out_data <= 0;
    end  
    else begin
        out_data <= {in_data, out_data[7:1]};     // right shift
        //out_data <= {out_data[6:0], in_data};   // left shift
    end   
end

endmodule
```

## âœ… ì—£ì§€ ê²€ì¶œê¸° (Edge Detector)

![Edge Detector íšŒë¡œ](../../../../assets/img/CPU/edge.png)  
![Edge íƒ€ì´ë°ë„](../../../../assets/img/CPU/edge_t.png)

### ğŸ” ê°œìš”
- **ë””ë°”ìš´ì‹±ëœ ë²„íŠ¼ ì…ë ¥(`debounce`)**ì˜ ë³€í™”ë¥¼ ê°ì§€í•˜ì—¬  
  - ìƒìŠ¹ ì—£ì§€(`rising_edge`)  
  - í•˜ê°• ì—£ì§€(`falling_edge`)  
  - ë˜ëŠ” ë‘˜ ë‹¤(`both_edge`)ë¥¼ ê²€ì¶œí•˜ëŠ” íšŒë¡œ

---

### âœ… ë™ì‘ ì›ë¦¬

```text
edge_reg[1] â† ì´ì „ ìƒíƒœ  
edge_reg[0] â† í˜„ì¬ ìƒíƒœ  

ë³€í™” ì¡°ê±´  
- ìƒìŠ¹ ì—£ì§€: ì´ì „ 0 â†’ í˜„ì¬ 1  
- í•˜ê°• ì—£ì§€: ì´ì „ 1 â†’ í˜„ì¬ 0  
- ë‘˜ ë‹¤: ë‘˜ ì¤‘ í•˜ë‚˜ë¼ë„ ë°œìƒ ì‹œ  
```

```sv

assign debounce = &sh_reg;
    //assign out_button = debounce;

    logic [1:0] edge_reg;

    always_ff @(posedge clk or posedge reset) begin
        if(reset) begin
            edge_reg <= 0;
        end
        else begin
            edge_reg[0] <= debounce;
            edge_reg[1] <= edge_reg[0];
        end
    end

    assign rising_edge = edge_reg[0] & ~edge_reg[1];
    assign falling_edge = ~edge_reg[0] & edge_reg[1];
    assign both_edge = rising_edge | falling_edge;
```

## âœ… ì „ì²´ êµ¬ì¡° (Button Detector)

![alt text](../../../../assets/img/CPU/btn_detec.png)

```sv

`timescale 1ns / 1ps

module button_detector(
    input  logic clk,
    input  logic reset,
    input  logic in_button,
    output logic rising_edge,
    output logic falling_edge,
    output logic both_edge
    );

    logic clk_1khz;
    logic debounce;
    logic [7:0] sh_reg;
    logic [$clog2(100000)-1:0] div_counter;

    always_ff @(posedge clk or posedge reset) begin
        if(reset)begin
            div_counter <= 0;
            clk_1khz <= 0;
        end
        else begin
            if(div_counter == 100000 - 1)begin
                clk_1khz <= 1;
                div_counter <= 0;
            end
            else begin
                div_counter <= div_counter + 1;
                clk_1khz <= 0;
            end
        end
    end
    
    shift_register u_shift_register(
        .clk        (clk_1khz),
        .reset      (reset),
        .in_data    (in_button),
        .out_data   (sh_reg)
    );

    assign debounce = &sh_reg;
    //assign out_button = debounce;

    logic [1:0] edge_reg;

    always_ff @(posedge clk or posedge reset) begin
        if(reset) begin
            edge_reg <= 0;
        end
        else begin
            edge_reg[0] <= debounce;
            edge_reg[1] <= edge_reg[0];
        end
    end

    assign rising_edge = edge_reg[0] & ~edge_reg[1];
    assign falling_edge = ~edge_reg[0] & edge_reg[1];
    assign both_edge = rising_edge | falling_edge;

endmodule

module shift_register (
    input  logic       clk,
    input  logic       reset,
    input  logic       in_data,
    output logic [7:0] out_data
);

always_ff @(posedge clk or posedge reset) begin
    if(reset) begin
        out_data <= 0;
    end  
    else begin
        out_data <= {in_data, out_data[7:1]};     // right shift
        //out_data <= {out_data[6:0], in_data};   // left shift
    end   
end
    
endmodule
```

## âœ… ê²€ì¦ (Test Bench)

```sv

```
