#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Fri May 27 17:20:52 2022
# Process ID: 17116
# Current directory: D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/child_0_impl_2
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/child_0_impl_2/top.vdi
# Journal file: D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/child_0_impl_2\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: link_design -top top -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/mult_no_ila_synth_1/math_rp.dcp' for cell 'my_math'
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/impl_1/top_routed_bb/top_board.xdc]
Finished Parsing XDC File [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/impl_1/top_routed_bb/top_board.xdc]
Parsing XDC File [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/impl_1/top_routed_bb/top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1854.344 ; gain = 390.398
Finished Parsing XDC File [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/impl_1/top_routed_bb/top_early.xdc]
Parsing XDC File [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/impl_1/top_routed_bb/top.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/constrs_1/imports/xdc/top_io_vcu106.xdc:68]
Finished Parsing XDC File [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/impl_1/top_routed_bb/top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.301 . Memory (MB): peak = 1890.184 ; gain = 1.992
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.302 . Memory (MB): peak = 1890.184 ; gain = 1.992
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1890.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1890.184 ; gain = 1525.652
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1890.184 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f2511f6c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.574 . Memory (MB): peak = 1893.266 ; gain = 3.082

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f2511f6c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.489 . Memory (MB): peak = 2062.277 ; gain = 25.199
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 150 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1f2511f6c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.534 . Memory (MB): peak = 2062.277 ; gain = 25.199
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f2511f6c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.640 . Memory (MB): peak = 2062.277 ; gain = 25.199
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 6469 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1f2511f6c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.714 . Memory (MB): peak = 2062.277 ; gain = 25.199
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 7 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1f2511f6c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.774 . Memory (MB): peak = 2062.277 ; gain = 25.199
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1f2511f6c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.823 . Memory (MB): peak = 2062.277 ; gain = 25.199
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                            150  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |               0  |                                           6469  |
|  BUFG optimization            |               0  |               0  |                                              7  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             12  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2062.277 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 183b98426

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.837 . Memory (MB): peak = 2062.277 ; gain = 25.199

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12d36dc10

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2062.277 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12d36dc10

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2062.277 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2062.277 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 12d36dc10

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2062.277 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2062.277 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.213 . Memory (MB): peak = 2062.277 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/child_0_impl_2/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/child_0_impl_2/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2062.277 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 68bd125d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2062.277 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2062.277 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a9930617

Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 4030.789 ; gain = 1968.512

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13f9055f2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 4030.789 ; gain = 1968.512

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13f9055f2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 4030.789 ; gain = 1968.512
Phase 1 Placer Initialization | Checksum: 13f9055f2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 4030.789 ; gain = 1968.512

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ad10d47f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 4030.789 ; gain = 1968.512

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4030.789 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 19736e9bc

Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 4030.789 ; gain = 1968.512
Phase 2.2 Global Placement Core | Checksum: d81aad12

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 4030.789 ; gain = 1968.512
Phase 2 Global Placement | Checksum: d81aad12

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 4030.789 ; gain = 1968.512

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15883d693

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 4030.789 ; gain = 1968.512

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 190792fef

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 4030.789 ; gain = 1968.512

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 102501a03

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 4030.789 ; gain = 1968.512

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: f184bb2e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 4030.789 ; gain = 1968.512

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 1486267a9

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 4030.789 ; gain = 1968.512

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: aa35d99c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:44 . Memory (MB): peak = 4030.789 ; gain = 1968.512

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 12b9ab386

Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 4030.789 ; gain = 1968.512

Phase 3.8 Place Remaining
Phase 3.8 Place Remaining | Checksum: 19d3ef1ed

Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 4030.789 ; gain = 1968.512

Phase 3.9 Re-assign LUT pins
Phase 3.9 Re-assign LUT pins | Checksum: 1266b06a1

Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 4030.789 ; gain = 1968.512

Phase 3.10 Pipeline Register Optimization
Phase 3.10 Pipeline Register Optimization | Checksum: 1266b06a1

Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 4030.789 ; gain = 1968.512
Phase 3 Detail Placement | Checksum: 1266b06a1

Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 4030.789 ; gain = 1968.512

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19b4b7bba

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19b4b7bba

Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 4030.789 ; gain = 1968.512
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.088. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: e9dac469

Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 4030.789 ; gain = 1968.512
Phase 4.1 Post Commit Optimization | Checksum: e9dac469

Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 4030.789 ; gain = 1968.512

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e9dac469

Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 4030.789 ; gain = 1968.512
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4030.789 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 151981dd0

Time (s): cpu = 00:00:54 ; elapsed = 00:00:53 . Memory (MB): peak = 4030.789 ; gain = 1968.512

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4030.789 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1355309f5

Time (s): cpu = 00:00:54 ; elapsed = 00:00:53 . Memory (MB): peak = 4030.789 ; gain = 1968.512
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1355309f5

Time (s): cpu = 00:00:54 ; elapsed = 00:00:53 . Memory (MB): peak = 4030.789 ; gain = 1968.512
Ending Placer Task | Checksum: e91361b8

Time (s): cpu = 00:00:54 ; elapsed = 00:00:53 . Memory (MB): peak = 4030.789 ; gain = 1968.512
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:55 . Memory (MB): peak = 4030.789 ; gain = 1968.512
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4030.789 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.278 . Memory (MB): peak = 4030.789 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/child_0_impl_2/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 4030.789 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 4030.789 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1d67ed7c ConstDB: 0 ShapeSum: 63ee1ad5 RouteDB: 67bd5967

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1fead0b4f

Time (s): cpu = 00:01:50 ; elapsed = 00:01:36 . Memory (MB): peak = 4030.789 ; gain = 0.000
Post Restoration Checksum: NetGraph: d48ca08c NumContArr: a93b5823 Constraints: 12228200 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 18fea7aaf

Time (s): cpu = 00:01:51 ; elapsed = 00:01:36 . Memory (MB): peak = 4030.789 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 18fea7aaf

Time (s): cpu = 00:01:51 ; elapsed = 00:01:36 . Memory (MB): peak = 4030.789 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 18fea7aaf

Time (s): cpu = 00:01:51 ; elapsed = 00:01:36 . Memory (MB): peak = 4030.789 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 15d5f18b7

Time (s): cpu = 00:01:52 ; elapsed = 00:01:37 . Memory (MB): peak = 4030.789 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 16a0b75ac

Time (s): cpu = 00:01:53 ; elapsed = 00:01:38 . Memory (MB): peak = 4030.789 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.067  | TNS=0.000  | WHS=0.025  | THS=0.000  |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 18e9ef709

Time (s): cpu = 00:01:53 ; elapsed = 00:01:38 . Memory (MB): peak = 4030.789 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.067  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 2267ea011

Time (s): cpu = 00:01:53 ; elapsed = 00:01:38 . Memory (MB): peak = 4030.789 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 1c4ec4284

Time (s): cpu = 00:01:53 ; elapsed = 00:01:38 . Memory (MB): peak = 4030.789 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 38
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9
  Number of Partially Routed Nets     = 29
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 283242fee

Time (s): cpu = 00:01:56 ; elapsed = 00:01:40 . Memory (MB): peak = 4030.789 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.068  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1d7bfe2ad

Time (s): cpu = 00:01:56 ; elapsed = 00:01:40 . Memory (MB): peak = 4030.789 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 28be63db4

Time (s): cpu = 00:01:56 ; elapsed = 00:01:40 . Memory (MB): peak = 4030.789 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 28be63db4

Time (s): cpu = 00:01:56 ; elapsed = 00:01:40 . Memory (MB): peak = 4030.789 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 28be63db4

Time (s): cpu = 00:01:57 ; elapsed = 00:01:40 . Memory (MB): peak = 4030.789 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 28be63db4

Time (s): cpu = 00:01:57 ; elapsed = 00:01:40 . Memory (MB): peak = 4030.789 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 28be63db4

Time (s): cpu = 00:01:57 ; elapsed = 00:01:40 . Memory (MB): peak = 4030.789 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cc772e1f

Time (s): cpu = 00:01:57 ; elapsed = 00:01:41 . Memory (MB): peak = 4030.789 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.068  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2190489f7

Time (s): cpu = 00:01:57 ; elapsed = 00:01:41 . Memory (MB): peak = 4030.789 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 2190489f7

Time (s): cpu = 00:01:57 ; elapsed = 00:01:41 . Memory (MB): peak = 4030.789 ; gain = 0.000

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 1e4802e87

Time (s): cpu = 00:01:57 ; elapsed = 00:01:41 . Memory (MB): peak = 4030.789 ; gain = 0.000

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000957945 %
  Global Horizontal Routing Utilization  = 0.00116823 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 25fc0c932

Time (s): cpu = 00:01:58 ; elapsed = 00:01:41 . Memory (MB): peak = 4030.789 ; gain = 0.000

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 25fc0c932

Time (s): cpu = 00:01:58 ; elapsed = 00:01:41 . Memory (MB): peak = 4030.789 ; gain = 0.000

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 25fc0c932

Time (s): cpu = 00:01:58 ; elapsed = 00:01:41 . Memory (MB): peak = 4030.789 ; gain = 0.000

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.068  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 25fc0c932

Time (s): cpu = 00:01:58 ; elapsed = 00:01:42 . Memory (MB): peak = 4030.789 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:58 ; elapsed = 00:01:42 . Memory (MB): peak = 4030.789 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:02 ; elapsed = 00:01:44 . Memory (MB): peak = 4030.789 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4030.789 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.243 . Memory (MB): peak = 4030.789 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/child_0_impl_2/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/child_0_impl_2/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/child_0_impl_2/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4030.789 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4030.789 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 4030.789 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/child_0_impl_2/my_math_mult_no_ila_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri May 27 17:24:34 2022...
