Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 19 15:07:38 2022
| Host         : EECS-DIGITAL-22 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 y_in_pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            com_sprite_m/image/BRAM_reg_1_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.719ns  (logic 3.135ns (32.258%)  route 6.584ns (67.742%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT5=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 14.081 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/clkout1_buf/O
                         net (fo=1499, routed)        1.627    -0.913    clk_65mhz
    SLICE_X50Y86         FDRE                                         r  y_in_pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  y_in_pipe_reg[2][0]/Q
                         net (fo=8, routed)           1.098     0.704    y_in_pipe_reg_n_0_[2][0]
    SLICE_X51Y84         LUT5 (Prop_lut5_I0_O)        0.124     0.828 r  BRAM_reg_0_0_i_45/O
                         net (fo=1, routed)           0.000     0.828    BRAM_reg_0_0_i_45_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     1.375 r  BRAM_reg_0_0_i_36/O[2]
                         net (fo=1, routed)           0.725     2.100    A[2]
    SLICE_X45Y84         LUT2 (Prop_lut2_I1_O)        0.302     2.402 r  BRAM_reg_0_0_i_27/O
                         net (fo=1, routed)           0.000     2.402    BRAM_reg_0_0_i_27_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.803 r  BRAM_reg_0_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.803    BRAM_reg_0_0_i_10_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.137 r  BRAM_reg_0_0_i_26/O[1]
                         net (fo=1, routed)           0.611     3.748    com_sprite_m/image/PCOUT[5]
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.303     4.051 r  com_sprite_m/image/BRAM_reg_0_0_i_9/O
                         net (fo=1, routed)           0.000     4.051    com_sprite_m/image/BRAM_reg_0_0_i_9_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     4.657 r  com_sprite_m/image/BRAM_reg_0_0_i_1__0/O[3]
                         net (fo=16, routed)          4.149     8.806    com_sprite_m/image/BRAM_reg_0_0_i_1__0_n_4
    RAMB36_X0Y5          RAMB36E1                                     r  com_sprite_m/image/BRAM_reg_1_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_gen/clkout1_buf/O
                         net (fo=1499, routed)        1.717    14.081    com_sprite_m/image/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  com_sprite_m/image/BRAM_reg_1_1/CLKARDCLK
                         clock pessimism              0.487    14.569    
                         clock uncertainty           -0.130    14.438    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.697    13.741    com_sprite_m/image/BRAM_reg_1_1
  -------------------------------------------------------------------
                         required time                         13.741    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  4.936    




