
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//size_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401900 <.init>:
  401900:	stp	x29, x30, [sp, #-16]!
  401904:	mov	x29, sp
  401908:	bl	401e30 <ferror@plt+0x60>
  40190c:	ldp	x29, x30, [sp], #16
  401910:	ret

Disassembly of section .plt:

0000000000401920 <memcpy@plt-0x20>:
  401920:	stp	x16, x30, [sp, #-16]!
  401924:	adrp	x16, 417000 <ferror@plt+0x15230>
  401928:	ldr	x17, [x16, #4088]
  40192c:	add	x16, x16, #0xff8
  401930:	br	x17
  401934:	nop
  401938:	nop
  40193c:	nop

0000000000401940 <memcpy@plt>:
  401940:	adrp	x16, 418000 <ferror@plt+0x16230>
  401944:	ldr	x17, [x16]
  401948:	add	x16, x16, #0x0
  40194c:	br	x17

0000000000401950 <memmove@plt>:
  401950:	adrp	x16, 418000 <ferror@plt+0x16230>
  401954:	ldr	x17, [x16, #8]
  401958:	add	x16, x16, #0x8
  40195c:	br	x17

0000000000401960 <mkstemps@plt>:
  401960:	adrp	x16, 418000 <ferror@plt+0x16230>
  401964:	ldr	x17, [x16, #16]
  401968:	add	x16, x16, #0x10
  40196c:	br	x17

0000000000401970 <strlen@plt>:
  401970:	adrp	x16, 418000 <ferror@plt+0x16230>
  401974:	ldr	x17, [x16, #24]
  401978:	add	x16, x16, #0x18
  40197c:	br	x17

0000000000401980 <fputs@plt>:
  401980:	adrp	x16, 418000 <ferror@plt+0x16230>
  401984:	ldr	x17, [x16, #32]
  401988:	add	x16, x16, #0x20
  40198c:	br	x17

0000000000401990 <bfd_scan_vma@plt>:
  401990:	adrp	x16, 418000 <ferror@plt+0x16230>
  401994:	ldr	x17, [x16, #40]
  401998:	add	x16, x16, #0x28
  40199c:	br	x17

00000000004019a0 <exit@plt>:
  4019a0:	adrp	x16, 418000 <ferror@plt+0x16230>
  4019a4:	ldr	x17, [x16, #48]
  4019a8:	add	x16, x16, #0x30
  4019ac:	br	x17

00000000004019b0 <bfd_core_file_failing_command@plt>:
  4019b0:	adrp	x16, 418000 <ferror@plt+0x16230>
  4019b4:	ldr	x17, [x16, #56]
  4019b8:	add	x16, x16, #0x38
  4019bc:	br	x17

00000000004019c0 <bfd_arch_list@plt>:
  4019c0:	adrp	x16, 418000 <ferror@plt+0x16230>
  4019c4:	ldr	x17, [x16, #64]
  4019c8:	add	x16, x16, #0x40
  4019cc:	br	x17

00000000004019d0 <bfd_set_default_target@plt>:
  4019d0:	adrp	x16, 418000 <ferror@plt+0x16230>
  4019d4:	ldr	x17, [x16, #72]
  4019d8:	add	x16, x16, #0x48
  4019dc:	br	x17

00000000004019e0 <ftell@plt>:
  4019e0:	adrp	x16, 418000 <ferror@plt+0x16230>
  4019e4:	ldr	x17, [x16, #80]
  4019e8:	add	x16, x16, #0x50
  4019ec:	br	x17

00000000004019f0 <sprintf@plt>:
  4019f0:	adrp	x16, 418000 <ferror@plt+0x16230>
  4019f4:	ldr	x17, [x16, #88]
  4019f8:	add	x16, x16, #0x58
  4019fc:	br	x17

0000000000401a00 <putc@plt>:
  401a00:	adrp	x16, 418000 <ferror@plt+0x16230>
  401a04:	ldr	x17, [x16, #96]
  401a08:	add	x16, x16, #0x60
  401a0c:	br	x17

0000000000401a10 <fputc@plt>:
  401a10:	adrp	x16, 418000 <ferror@plt+0x16230>
  401a14:	ldr	x17, [x16, #104]
  401a18:	add	x16, x16, #0x68
  401a1c:	br	x17

0000000000401a20 <ctime@plt>:
  401a20:	adrp	x16, 418000 <ferror@plt+0x16230>
  401a24:	ldr	x17, [x16, #112]
  401a28:	add	x16, x16, #0x70
  401a2c:	br	x17

0000000000401a30 <bfd_openr@plt>:
  401a30:	adrp	x16, 418000 <ferror@plt+0x16230>
  401a34:	ldr	x17, [x16, #120]
  401a38:	add	x16, x16, #0x78
  401a3c:	br	x17

0000000000401a40 <fclose@plt>:
  401a40:	adrp	x16, 418000 <ferror@plt+0x16230>
  401a44:	ldr	x17, [x16, #128]
  401a48:	add	x16, x16, #0x80
  401a4c:	br	x17

0000000000401a50 <atoi@plt>:
  401a50:	adrp	x16, 418000 <ferror@plt+0x16230>
  401a54:	ldr	x17, [x16, #136]
  401a58:	add	x16, x16, #0x88
  401a5c:	br	x17

0000000000401a60 <fopen@plt>:
  401a60:	adrp	x16, 418000 <ferror@plt+0x16230>
  401a64:	ldr	x17, [x16, #144]
  401a68:	add	x16, x16, #0x90
  401a6c:	br	x17

0000000000401a70 <xrealloc@plt>:
  401a70:	adrp	x16, 418000 <ferror@plt+0x16230>
  401a74:	ldr	x17, [x16, #152]
  401a78:	add	x16, x16, #0x98
  401a7c:	br	x17

0000000000401a80 <bindtextdomain@plt>:
  401a80:	adrp	x16, 418000 <ferror@plt+0x16230>
  401a84:	ldr	x17, [x16, #160]
  401a88:	add	x16, x16, #0xa0
  401a8c:	br	x17

0000000000401a90 <bfd_target_list@plt>:
  401a90:	adrp	x16, 418000 <ferror@plt+0x16230>
  401a94:	ldr	x17, [x16, #168]
  401a98:	add	x16, x16, #0xa8
  401a9c:	br	x17

0000000000401aa0 <__libc_start_main@plt>:
  401aa0:	adrp	x16, 418000 <ferror@plt+0x16230>
  401aa4:	ldr	x17, [x16, #176]
  401aa8:	add	x16, x16, #0xb0
  401aac:	br	x17

0000000000401ab0 <bfd_get_error@plt>:
  401ab0:	adrp	x16, 418000 <ferror@plt+0x16230>
  401ab4:	ldr	x17, [x16, #184]
  401ab8:	add	x16, x16, #0xb8
  401abc:	br	x17

0000000000401ac0 <memset@plt>:
  401ac0:	adrp	x16, 418000 <ferror@plt+0x16230>
  401ac4:	ldr	x17, [x16, #192]
  401ac8:	add	x16, x16, #0xc0
  401acc:	br	x17

0000000000401ad0 <xmalloc@plt>:
  401ad0:	adrp	x16, 418000 <ferror@plt+0x16230>
  401ad4:	ldr	x17, [x16, #200]
  401ad8:	add	x16, x16, #0xc8
  401adc:	br	x17

0000000000401ae0 <bfd_set_error@plt>:
  401ae0:	adrp	x16, 418000 <ferror@plt+0x16230>
  401ae4:	ldr	x17, [x16, #208]
  401ae8:	add	x16, x16, #0xd0
  401aec:	br	x17

0000000000401af0 <xmalloc_set_program_name@plt>:
  401af0:	adrp	x16, 418000 <ferror@plt+0x16230>
  401af4:	ldr	x17, [x16, #216]
  401af8:	add	x16, x16, #0xd8
  401afc:	br	x17

0000000000401b00 <xstrdup@plt>:
  401b00:	adrp	x16, 418000 <ferror@plt+0x16230>
  401b04:	ldr	x17, [x16, #224]
  401b08:	add	x16, x16, #0xe0
  401b0c:	br	x17

0000000000401b10 <bfd_init@plt>:
  401b10:	adrp	x16, 418000 <ferror@plt+0x16230>
  401b14:	ldr	x17, [x16, #232]
  401b18:	add	x16, x16, #0xe8
  401b1c:	br	x17

0000000000401b20 <strerror@plt>:
  401b20:	adrp	x16, 418000 <ferror@plt+0x16230>
  401b24:	ldr	x17, [x16, #240]
  401b28:	add	x16, x16, #0xf0
  401b2c:	br	x17

0000000000401b30 <close@plt>:
  401b30:	adrp	x16, 418000 <ferror@plt+0x16230>
  401b34:	ldr	x17, [x16, #248]
  401b38:	add	x16, x16, #0xf8
  401b3c:	br	x17

0000000000401b40 <strrchr@plt>:
  401b40:	adrp	x16, 418000 <ferror@plt+0x16230>
  401b44:	ldr	x17, [x16, #256]
  401b48:	add	x16, x16, #0x100
  401b4c:	br	x17

0000000000401b50 <atol@plt>:
  401b50:	adrp	x16, 418000 <ferror@plt+0x16230>
  401b54:	ldr	x17, [x16, #264]
  401b58:	add	x16, x16, #0x108
  401b5c:	br	x17

0000000000401b60 <__gmon_start__@plt>:
  401b60:	adrp	x16, 418000 <ferror@plt+0x16230>
  401b64:	ldr	x17, [x16, #272]
  401b68:	add	x16, x16, #0x110
  401b6c:	br	x17

0000000000401b70 <bfd_set_format@plt>:
  401b70:	adrp	x16, 418000 <ferror@plt+0x16230>
  401b74:	ldr	x17, [x16, #280]
  401b78:	add	x16, x16, #0x118
  401b7c:	br	x17

0000000000401b80 <mkdtemp@plt>:
  401b80:	adrp	x16, 418000 <ferror@plt+0x16230>
  401b84:	ldr	x17, [x16, #288]
  401b88:	add	x16, x16, #0x120
  401b8c:	br	x17

0000000000401b90 <fseek@plt>:
  401b90:	adrp	x16, 418000 <ferror@plt+0x16230>
  401b94:	ldr	x17, [x16, #296]
  401b98:	add	x16, x16, #0x128
  401b9c:	br	x17

0000000000401ba0 <abort@plt>:
  401ba0:	adrp	x16, 418000 <ferror@plt+0x16230>
  401ba4:	ldr	x17, [x16, #304]
  401ba8:	add	x16, x16, #0x130
  401bac:	br	x17

0000000000401bb0 <access@plt>:
  401bb0:	adrp	x16, 418000 <ferror@plt+0x16230>
  401bb4:	ldr	x17, [x16, #312]
  401bb8:	add	x16, x16, #0x138
  401bbc:	br	x17

0000000000401bc0 <bfd_close_all_done@plt>:
  401bc0:	adrp	x16, 418000 <ferror@plt+0x16230>
  401bc4:	ldr	x17, [x16, #320]
  401bc8:	add	x16, x16, #0x140
  401bcc:	br	x17

0000000000401bd0 <puts@plt>:
  401bd0:	adrp	x16, 418000 <ferror@plt+0x16230>
  401bd4:	ldr	x17, [x16, #328]
  401bd8:	add	x16, x16, #0x148
  401bdc:	br	x17

0000000000401be0 <textdomain@plt>:
  401be0:	adrp	x16, 418000 <ferror@plt+0x16230>
  401be4:	ldr	x17, [x16, #336]
  401be8:	add	x16, x16, #0x150
  401bec:	br	x17

0000000000401bf0 <getopt_long@plt>:
  401bf0:	adrp	x16, 418000 <ferror@plt+0x16230>
  401bf4:	ldr	x17, [x16, #344]
  401bf8:	add	x16, x16, #0x158
  401bfc:	br	x17

0000000000401c00 <strcmp@plt>:
  401c00:	adrp	x16, 418000 <ferror@plt+0x16230>
  401c04:	ldr	x17, [x16, #352]
  401c08:	add	x16, x16, #0x160
  401c0c:	br	x17

0000000000401c10 <bfd_printable_arch_mach@plt>:
  401c10:	adrp	x16, 418000 <ferror@plt+0x16230>
  401c14:	ldr	x17, [x16, #360]
  401c18:	add	x16, x16, #0x168
  401c1c:	br	x17

0000000000401c20 <fread@plt>:
  401c20:	adrp	x16, 418000 <ferror@plt+0x16230>
  401c24:	ldr	x17, [x16, #368]
  401c28:	add	x16, x16, #0x170
  401c2c:	br	x17

0000000000401c30 <bfd_iterate_over_targets@plt>:
  401c30:	adrp	x16, 418000 <ferror@plt+0x16230>
  401c34:	ldr	x17, [x16, #376]
  401c38:	add	x16, x16, #0x178
  401c3c:	br	x17

0000000000401c40 <free@plt>:
  401c40:	adrp	x16, 418000 <ferror@plt+0x16230>
  401c44:	ldr	x17, [x16, #384]
  401c48:	add	x16, x16, #0x180
  401c4c:	br	x17

0000000000401c50 <bfd_openw@plt>:
  401c50:	adrp	x16, 418000 <ferror@plt+0x16230>
  401c54:	ldr	x17, [x16, #392]
  401c58:	add	x16, x16, #0x188
  401c5c:	br	x17

0000000000401c60 <fwrite@plt>:
  401c60:	adrp	x16, 418000 <ferror@plt+0x16230>
  401c64:	ldr	x17, [x16, #400]
  401c68:	add	x16, x16, #0x190
  401c6c:	br	x17

0000000000401c70 <bfd_set_error_program_name@plt>:
  401c70:	adrp	x16, 418000 <ferror@plt+0x16230>
  401c74:	ldr	x17, [x16, #408]
  401c78:	add	x16, x16, #0x198
  401c7c:	br	x17

0000000000401c80 <fflush@plt>:
  401c80:	adrp	x16, 418000 <ferror@plt+0x16230>
  401c84:	ldr	x17, [x16, #416]
  401c88:	add	x16, x16, #0x1a0
  401c8c:	br	x17

0000000000401c90 <strcpy@plt>:
  401c90:	adrp	x16, 418000 <ferror@plt+0x16230>
  401c94:	ldr	x17, [x16, #424]
  401c98:	add	x16, x16, #0x1a8
  401c9c:	br	x17

0000000000401ca0 <mkstemp@plt>:
  401ca0:	adrp	x16, 418000 <ferror@plt+0x16230>
  401ca4:	ldr	x17, [x16, #432]
  401ca8:	add	x16, x16, #0x1b0
  401cac:	br	x17

0000000000401cb0 <xexit@plt>:
  401cb0:	adrp	x16, 418000 <ferror@plt+0x16230>
  401cb4:	ldr	x17, [x16, #440]
  401cb8:	add	x16, x16, #0x1b8
  401cbc:	br	x17

0000000000401cc0 <bfd_close@plt>:
  401cc0:	adrp	x16, 418000 <ferror@plt+0x16230>
  401cc4:	ldr	x17, [x16, #448]
  401cc8:	add	x16, x16, #0x1c0
  401ccc:	br	x17

0000000000401cd0 <bfd_check_format_matches@plt>:
  401cd0:	adrp	x16, 418000 <ferror@plt+0x16230>
  401cd4:	ldr	x17, [x16, #456]
  401cd8:	add	x16, x16, #0x1c8
  401cdc:	br	x17

0000000000401ce0 <bfd_errmsg@plt>:
  401ce0:	adrp	x16, 418000 <ferror@plt+0x16230>
  401ce4:	ldr	x17, [x16, #464]
  401ce8:	add	x16, x16, #0x1d0
  401cec:	br	x17

0000000000401cf0 <bfd_check_format@plt>:
  401cf0:	adrp	x16, 418000 <ferror@plt+0x16230>
  401cf4:	ldr	x17, [x16, #472]
  401cf8:	add	x16, x16, #0x1d8
  401cfc:	br	x17

0000000000401d00 <bfd_openr_next_archived_file@plt>:
  401d00:	adrp	x16, 418000 <ferror@plt+0x16230>
  401d04:	ldr	x17, [x16, #480]
  401d08:	add	x16, x16, #0x1e0
  401d0c:	br	x17

0000000000401d10 <vfprintf@plt>:
  401d10:	adrp	x16, 418000 <ferror@plt+0x16230>
  401d14:	ldr	x17, [x16, #488]
  401d18:	add	x16, x16, #0x1e8
  401d1c:	br	x17

0000000000401d20 <printf@plt>:
  401d20:	adrp	x16, 418000 <ferror@plt+0x16230>
  401d24:	ldr	x17, [x16, #496]
  401d28:	add	x16, x16, #0x1f0
  401d2c:	br	x17

0000000000401d30 <bfd_map_over_sections@plt>:
  401d30:	adrp	x16, 418000 <ferror@plt+0x16230>
  401d34:	ldr	x17, [x16, #504]
  401d38:	add	x16, x16, #0x1f8
  401d3c:	br	x17

0000000000401d40 <__assert_fail@plt>:
  401d40:	adrp	x16, 418000 <ferror@plt+0x16230>
  401d44:	ldr	x17, [x16, #512]
  401d48:	add	x16, x16, #0x200
  401d4c:	br	x17

0000000000401d50 <__errno_location@plt>:
  401d50:	adrp	x16, 418000 <ferror@plt+0x16230>
  401d54:	ldr	x17, [x16, #520]
  401d58:	add	x16, x16, #0x208
  401d5c:	br	x17

0000000000401d60 <getenv@plt>:
  401d60:	adrp	x16, 418000 <ferror@plt+0x16230>
  401d64:	ldr	x17, [x16, #528]
  401d68:	add	x16, x16, #0x210
  401d6c:	br	x17

0000000000401d70 <putchar@plt>:
  401d70:	adrp	x16, 418000 <ferror@plt+0x16230>
  401d74:	ldr	x17, [x16, #536]
  401d78:	add	x16, x16, #0x218
  401d7c:	br	x17

0000000000401d80 <__xstat@plt>:
  401d80:	adrp	x16, 418000 <ferror@plt+0x16230>
  401d84:	ldr	x17, [x16, #544]
  401d88:	add	x16, x16, #0x220
  401d8c:	br	x17

0000000000401d90 <unlink@plt>:
  401d90:	adrp	x16, 418000 <ferror@plt+0x16230>
  401d94:	ldr	x17, [x16, #552]
  401d98:	add	x16, x16, #0x228
  401d9c:	br	x17

0000000000401da0 <gettext@plt>:
  401da0:	adrp	x16, 418000 <ferror@plt+0x16230>
  401da4:	ldr	x17, [x16, #560]
  401da8:	add	x16, x16, #0x230
  401dac:	br	x17

0000000000401db0 <fprintf@plt>:
  401db0:	adrp	x16, 418000 <ferror@plt+0x16230>
  401db4:	ldr	x17, [x16, #568]
  401db8:	add	x16, x16, #0x238
  401dbc:	br	x17

0000000000401dc0 <setlocale@plt>:
  401dc0:	adrp	x16, 418000 <ferror@plt+0x16230>
  401dc4:	ldr	x17, [x16, #576]
  401dc8:	add	x16, x16, #0x240
  401dcc:	br	x17

0000000000401dd0 <ferror@plt>:
  401dd0:	adrp	x16, 418000 <ferror@plt+0x16230>
  401dd4:	ldr	x17, [x16, #584]
  401dd8:	add	x16, x16, #0x248
  401ddc:	br	x17

Disassembly of section .text:

0000000000401de0 <.text>:
  401de0:	mov	x29, #0x0                   	// #0
  401de4:	mov	x30, #0x0                   	// #0
  401de8:	mov	x5, x0
  401dec:	ldr	x1, [sp]
  401df0:	add	x2, sp, #0x8
  401df4:	mov	x6, sp
  401df8:	movz	x0, #0x0, lsl #48
  401dfc:	movk	x0, #0x0, lsl #32
  401e00:	movk	x0, #0x40, lsl #16
  401e04:	movk	x0, #0x20d0
  401e08:	movz	x3, #0x0, lsl #48
  401e0c:	movk	x3, #0x0, lsl #32
  401e10:	movk	x3, #0x40, lsl #16
  401e14:	movk	x3, #0x5e20
  401e18:	movz	x4, #0x0, lsl #48
  401e1c:	movk	x4, #0x0, lsl #32
  401e20:	movk	x4, #0x40, lsl #16
  401e24:	movk	x4, #0x5ea0
  401e28:	bl	401aa0 <__libc_start_main@plt>
  401e2c:	bl	401ba0 <abort@plt>
  401e30:	adrp	x0, 417000 <ferror@plt+0x15230>
  401e34:	ldr	x0, [x0, #4064]
  401e38:	cbz	x0, 401e40 <ferror@plt+0x70>
  401e3c:	b	401b60 <__gmon_start__@plt>
  401e40:	ret
  401e44:	nop
  401e48:	adrp	x0, 418000 <ferror@plt+0x16230>
  401e4c:	add	x0, x0, #0x360
  401e50:	adrp	x1, 418000 <ferror@plt+0x16230>
  401e54:	add	x1, x1, #0x360
  401e58:	cmp	x1, x0
  401e5c:	b.eq	401e74 <ferror@plt+0xa4>  // b.none
  401e60:	adrp	x1, 405000 <ferror@plt+0x3230>
  401e64:	ldr	x1, [x1, #3792]
  401e68:	cbz	x1, 401e74 <ferror@plt+0xa4>
  401e6c:	mov	x16, x1
  401e70:	br	x16
  401e74:	ret
  401e78:	adrp	x0, 418000 <ferror@plt+0x16230>
  401e7c:	add	x0, x0, #0x360
  401e80:	adrp	x1, 418000 <ferror@plt+0x16230>
  401e84:	add	x1, x1, #0x360
  401e88:	sub	x1, x1, x0
  401e8c:	lsr	x2, x1, #63
  401e90:	add	x1, x2, x1, asr #3
  401e94:	cmp	xzr, x1, asr #1
  401e98:	asr	x1, x1, #1
  401e9c:	b.eq	401eb4 <ferror@plt+0xe4>  // b.none
  401ea0:	adrp	x2, 405000 <ferror@plt+0x3230>
  401ea4:	ldr	x2, [x2, #3800]
  401ea8:	cbz	x2, 401eb4 <ferror@plt+0xe4>
  401eac:	mov	x16, x2
  401eb0:	br	x16
  401eb4:	ret
  401eb8:	stp	x29, x30, [sp, #-32]!
  401ebc:	mov	x29, sp
  401ec0:	str	x19, [sp, #16]
  401ec4:	adrp	x19, 418000 <ferror@plt+0x16230>
  401ec8:	ldrb	w0, [x19, #2016]
  401ecc:	cbnz	w0, 401edc <ferror@plt+0x10c>
  401ed0:	bl	401e48 <ferror@plt+0x78>
  401ed4:	mov	w0, #0x1                   	// #1
  401ed8:	strb	w0, [x19, #2016]
  401edc:	ldr	x19, [sp, #16]
  401ee0:	ldp	x29, x30, [sp], #32
  401ee4:	ret
  401ee8:	b	401e78 <ferror@plt+0xa8>
  401eec:	sub	sp, sp, #0x10
  401ef0:	str	x0, [sp, #8]
  401ef4:	ldr	x0, [sp, #8]
  401ef8:	ldr	x0, [x0]
  401efc:	add	sp, sp, #0x10
  401f00:	ret
  401f04:	sub	sp, sp, #0x10
  401f08:	str	x0, [sp, #8]
  401f0c:	ldr	x0, [sp, #8]
  401f10:	ldr	x0, [x0, #56]
  401f14:	add	sp, sp, #0x10
  401f18:	ret
  401f1c:	sub	sp, sp, #0x10
  401f20:	str	x0, [sp, #8]
  401f24:	ldr	x0, [sp, #8]
  401f28:	ldr	x0, [x0, #40]
  401f2c:	add	sp, sp, #0x10
  401f30:	ret
  401f34:	sub	sp, sp, #0x10
  401f38:	str	x0, [sp, #8]
  401f3c:	ldr	x0, [sp, #8]
  401f40:	ldr	w0, [x0, #32]
  401f44:	add	sp, sp, #0x10
  401f48:	ret
  401f4c:	sub	sp, sp, #0x10
  401f50:	str	x0, [sp, #8]
  401f54:	ldr	x0, [sp, #8]
  401f58:	ldr	w0, [x0, #32]
  401f5c:	and	w0, w0, #0x1000
  401f60:	cmp	w0, #0x0
  401f64:	cset	w0, ne  // ne = any
  401f68:	and	w0, w0, #0xff
  401f6c:	add	sp, sp, #0x10
  401f70:	ret
  401f74:	sub	sp, sp, #0x10
  401f78:	str	x0, [sp, #8]
  401f7c:	ldr	x1, [sp, #8]
  401f80:	adrp	x0, 418000 <ferror@plt+0x16230>
  401f84:	add	x0, x0, #0x498
  401f88:	cmp	x1, x0
  401f8c:	cset	w0, eq  // eq = none
  401f90:	and	w0, w0, #0xff
  401f94:	add	sp, sp, #0x10
  401f98:	ret
  401f9c:	sub	sp, sp, #0x10
  401fa0:	str	x0, [sp, #8]
  401fa4:	ldr	x1, [sp, #8]
  401fa8:	adrp	x0, 418000 <ferror@plt+0x16230>
  401fac:	add	x0, x0, #0x5b0
  401fb0:	cmp	x1, x0
  401fb4:	cset	w0, eq  // eq = none
  401fb8:	and	w0, w0, #0xff
  401fbc:	add	sp, sp, #0x10
  401fc0:	ret
  401fc4:	sub	sp, sp, #0x10
  401fc8:	str	x0, [sp, #8]
  401fcc:	ldr	x0, [sp, #8]
  401fd0:	ldr	x0, [x0]
  401fd4:	add	sp, sp, #0x10
  401fd8:	ret
  401fdc:	sub	sp, sp, #0x10
  401fe0:	str	x0, [sp, #8]
  401fe4:	ldr	x0, [sp, #8]
  401fe8:	ldr	w0, [x0, #72]
  401fec:	add	sp, sp, #0x10
  401ff0:	ret
  401ff4:	stp	x29, x30, [sp, #-32]!
  401ff8:	mov	x29, sp
  401ffc:	str	x0, [sp, #24]
  402000:	str	w1, [sp, #20]
  402004:	adrp	x0, 405000 <ferror@plt+0x3230>
  402008:	add	x0, x0, #0xee0
  40200c:	bl	401da0 <gettext@plt>
  402010:	mov	x1, x0
  402014:	adrp	x0, 418000 <ferror@plt+0x16230>
  402018:	add	x0, x0, #0x888
  40201c:	ldr	x0, [x0]
  402020:	mov	x2, x0
  402024:	ldr	x0, [sp, #24]
  402028:	bl	401db0 <fprintf@plt>
  40202c:	adrp	x0, 405000 <ferror@plt+0x3230>
  402030:	add	x0, x0, #0xf08
  402034:	bl	401da0 <gettext@plt>
  402038:	mov	x1, x0
  40203c:	ldr	x0, [sp, #24]
  402040:	bl	401db0 <fprintf@plt>
  402044:	adrp	x0, 405000 <ferror@plt+0x3230>
  402048:	add	x0, x0, #0xf40
  40204c:	bl	401da0 <gettext@plt>
  402050:	mov	x1, x0
  402054:	ldr	x0, [sp, #24]
  402058:	bl	401db0 <fprintf@plt>
  40205c:	adrp	x0, 405000 <ferror@plt+0x3230>
  402060:	add	x0, x0, #0xf78
  402064:	bl	401da0 <gettext@plt>
  402068:	mov	x1, x0
  40206c:	adrp	x0, 406000 <ferror@plt+0x4230>
  402070:	add	x2, x0, #0x1c8
  402074:	ldr	x0, [sp, #24]
  402078:	bl	401db0 <fprintf@plt>
  40207c:	adrp	x0, 418000 <ferror@plt+0x16230>
  402080:	add	x0, x0, #0x888
  402084:	ldr	x0, [x0]
  402088:	ldr	x1, [sp, #24]
  40208c:	bl	403ccc <ferror@plt+0x1efc>
  402090:	mov	w0, #0x3c                  	// #60
  402094:	cmp	w0, #0x0
  402098:	b.eq	4020c8 <ferror@plt+0x2f8>  // b.none
  40209c:	ldr	w0, [sp, #20]
  4020a0:	cmp	w0, #0x0
  4020a4:	b.ne	4020c8 <ferror@plt+0x2f8>  // b.any
  4020a8:	adrp	x0, 406000 <ferror@plt+0x4230>
  4020ac:	add	x0, x0, #0x1d8
  4020b0:	bl	401da0 <gettext@plt>
  4020b4:	mov	x1, x0
  4020b8:	adrp	x0, 406000 <ferror@plt+0x4230>
  4020bc:	add	x2, x0, #0x1f0
  4020c0:	ldr	x0, [sp, #24]
  4020c4:	bl	401db0 <fprintf@plt>
  4020c8:	ldr	w0, [sp, #20]
  4020cc:	bl	4019a0 <exit@plt>
  4020d0:	stp	x29, x30, [sp, #-64]!
  4020d4:	mov	x29, sp
  4020d8:	str	w0, [sp, #28]
  4020dc:	str	x1, [sp, #16]
  4020e0:	adrp	x0, 406000 <ferror@plt+0x4230>
  4020e4:	add	x1, x0, #0x250
  4020e8:	mov	w0, #0x5                   	// #5
  4020ec:	bl	401dc0 <setlocale@plt>
  4020f0:	adrp	x0, 406000 <ferror@plt+0x4230>
  4020f4:	add	x1, x0, #0x250
  4020f8:	mov	w0, #0x0                   	// #0
  4020fc:	bl	401dc0 <setlocale@plt>
  402100:	adrp	x0, 406000 <ferror@plt+0x4230>
  402104:	add	x1, x0, #0x258
  402108:	adrp	x0, 406000 <ferror@plt+0x4230>
  40210c:	add	x0, x0, #0x270
  402110:	bl	401a80 <bindtextdomain@plt>
  402114:	adrp	x0, 406000 <ferror@plt+0x4230>
  402118:	add	x0, x0, #0x270
  40211c:	bl	401be0 <textdomain@plt>
  402120:	ldr	x0, [sp, #16]
  402124:	ldr	x1, [x0]
  402128:	adrp	x0, 418000 <ferror@plt+0x16230>
  40212c:	add	x0, x0, #0x888
  402130:	str	x1, [x0]
  402134:	adrp	x0, 418000 <ferror@plt+0x16230>
  402138:	add	x0, x0, #0x888
  40213c:	ldr	x0, [x0]
  402140:	bl	401af0 <xmalloc_set_program_name@plt>
  402144:	adrp	x0, 418000 <ferror@plt+0x16230>
  402148:	add	x0, x0, #0x888
  40214c:	ldr	x0, [x0]
  402150:	bl	401c70 <bfd_set_error_program_name@plt>
  402154:	add	x1, sp, #0x10
  402158:	add	x0, sp, #0x1c
  40215c:	bl	40569c <ferror@plt+0x38cc>
  402160:	bl	401b10 <bfd_init@plt>
  402164:	cmp	w0, #0x118
  402168:	b.eq	40217c <ferror@plt+0x3ac>  // b.none
  40216c:	adrp	x0, 406000 <ferror@plt+0x4230>
  402170:	add	x0, x0, #0x280
  402174:	bl	401da0 <gettext@plt>
  402178:	bl	403a68 <ferror@plt+0x1c98>
  40217c:	bl	403bac <ferror@plt+0x1ddc>
  402180:	b	40257c <ferror@plt+0x7ac>
  402184:	ldr	w0, [sp, #60]
  402188:	cmp	w0, #0xca
  40218c:	b.eq	4023f8 <ferror@plt+0x628>  // b.none
  402190:	ldr	w0, [sp, #60]
  402194:	cmp	w0, #0xca
  402198:	b.gt	40257c <ferror@plt+0x7ac>
  40219c:	ldr	w0, [sp, #60]
  4021a0:	cmp	w0, #0xc9
  4021a4:	b.eq	402414 <ferror@plt+0x644>  // b.none
  4021a8:	ldr	w0, [sp, #60]
  4021ac:	cmp	w0, #0xc9
  4021b0:	b.gt	40257c <ferror@plt+0x7ac>
  4021b4:	ldr	w0, [sp, #60]
  4021b8:	cmp	w0, #0xc8
  4021bc:	b.eq	402308 <ferror@plt+0x538>  // b.none
  4021c0:	ldr	w0, [sp, #60]
  4021c4:	cmp	w0, #0xc8
  4021c8:	b.gt	40257c <ferror@plt+0x7ac>
  4021cc:	ldr	w0, [sp, #60]
  4021d0:	cmp	w0, #0x78
  4021d4:	b.eq	40252c <ferror@plt+0x75c>  // b.none
  4021d8:	ldr	w0, [sp, #60]
  4021dc:	cmp	w0, #0x78
  4021e0:	b.gt	40257c <ferror@plt+0x7ac>
  4021e4:	ldr	w0, [sp, #60]
  4021e8:	cmp	w0, #0x76
  4021ec:	b.eq	402508 <ferror@plt+0x738>  // b.none
  4021f0:	ldr	w0, [sp, #60]
  4021f4:	cmp	w0, #0x76
  4021f8:	b.gt	40257c <ferror@plt+0x7ac>
  4021fc:	ldr	w0, [sp, #60]
  402200:	cmp	w0, #0x74
  402204:	b.eq	402554 <ferror@plt+0x784>  // b.none
  402208:	ldr	w0, [sp, #60]
  40220c:	cmp	w0, #0x74
  402210:	b.gt	40257c <ferror@plt+0x7ac>
  402214:	ldr	w0, [sp, #60]
  402218:	cmp	w0, #0x6f
  40221c:	b.eq	402540 <ferror@plt+0x770>  // b.none
  402220:	ldr	w0, [sp, #60]
  402224:	cmp	w0, #0x6f
  402228:	b.gt	40257c <ferror@plt+0x7ac>
  40222c:	ldr	w0, [sp, #60]
  402230:	cmp	w0, #0x68
  402234:	b.eq	402568 <ferror@plt+0x798>  // b.none
  402238:	ldr	w0, [sp, #60]
  40223c:	cmp	w0, #0x68
  402240:	b.gt	40257c <ferror@plt+0x7ac>
  402244:	ldr	w0, [sp, #60]
  402248:	cmp	w0, #0x66
  40224c:	b.eq	40257c <ferror@plt+0x7ac>  // b.none
  402250:	ldr	w0, [sp, #60]
  402254:	cmp	w0, #0x66
  402258:	b.gt	40257c <ferror@plt+0x7ac>
  40225c:	ldr	w0, [sp, #60]
  402260:	cmp	w0, #0x64
  402264:	b.eq	40251c <ferror@plt+0x74c>  // b.none
  402268:	ldr	w0, [sp, #60]
  40226c:	cmp	w0, #0x64
  402270:	b.gt	40257c <ferror@plt+0x7ac>
  402274:	ldr	w0, [sp, #60]
  402278:	cmp	w0, #0x56
  40227c:	b.eq	402508 <ferror@plt+0x738>  // b.none
  402280:	ldr	w0, [sp, #60]
  402284:	cmp	w0, #0x56
  402288:	b.gt	40257c <ferror@plt+0x7ac>
  40228c:	ldr	w0, [sp, #60]
  402290:	cmp	w0, #0x48
  402294:	b.eq	402568 <ferror@plt+0x798>  // b.none
  402298:	ldr	w0, [sp, #60]
  40229c:	cmp	w0, #0x48
  4022a0:	b.gt	40257c <ferror@plt+0x7ac>
  4022a4:	ldr	w0, [sp, #60]
  4022a8:	cmp	w0, #0x47
  4022ac:	b.eq	4024f4 <ferror@plt+0x724>  // b.none
  4022b0:	ldr	w0, [sp, #60]
  4022b4:	cmp	w0, #0x47
  4022b8:	b.gt	40257c <ferror@plt+0x7ac>
  4022bc:	ldr	w0, [sp, #60]
  4022c0:	cmp	w0, #0x42
  4022c4:	b.eq	4024e4 <ferror@plt+0x714>  // b.none
  4022c8:	ldr	w0, [sp, #60]
  4022cc:	cmp	w0, #0x42
  4022d0:	b.gt	40257c <ferror@plt+0x7ac>
  4022d4:	ldr	w0, [sp, #60]
  4022d8:	cmp	w0, #0x41
  4022dc:	b.eq	4024d0 <ferror@plt+0x700>  // b.none
  4022e0:	ldr	w0, [sp, #60]
  4022e4:	cmp	w0, #0x41
  4022e8:	b.gt	40257c <ferror@plt+0x7ac>
  4022ec:	ldr	w0, [sp, #60]
  4022f0:	cmp	w0, #0x0
  4022f4:	b.eq	40257c <ferror@plt+0x7ac>  // b.none
  4022f8:	ldr	w0, [sp, #60]
  4022fc:	cmp	w0, #0x3f
  402300:	b.eq	402568 <ferror@plt+0x798>  // b.none
  402304:	b	40257c <ferror@plt+0x7ac>
  402308:	adrp	x0, 418000 <ferror@plt+0x16230>
  40230c:	add	x0, x0, #0x368
  402310:	ldr	x0, [x0]
  402314:	ldrb	w0, [x0]
  402318:	sub	w0, w0, #0x42
  40231c:	cmp	w0, #0x31
  402320:	cset	w1, hi  // hi = pmore
  402324:	and	w1, w1, #0xff
  402328:	cmp	w1, #0x0
  40232c:	b.ne	4023b8 <ferror@plt+0x5e8>  // b.any
  402330:	mov	x1, #0x1                   	// #1
  402334:	lsl	x0, x1, x0
  402338:	and	x1, x0, #0x2000000020
  40233c:	cmp	x1, #0x0
  402340:	cset	w1, ne  // ne = any
  402344:	and	w1, w1, #0xff
  402348:	cmp	w1, #0x0
  40234c:	b.ne	4023a4 <ferror@plt+0x5d4>  // b.any
  402350:	and	x1, x0, #0x2000000020000
  402354:	cmp	x1, #0x0
  402358:	cset	w1, ne  // ne = any
  40235c:	and	w1, w1, #0xff
  402360:	cmp	w1, #0x0
  402364:	b.ne	402390 <ferror@plt+0x5c0>  // b.any
  402368:	and	x0, x0, #0x100000001
  40236c:	cmp	x0, #0x0
  402370:	cset	w0, ne  // ne = any
  402374:	and	w0, w0, #0xff
  402378:	cmp	w0, #0x0
  40237c:	b.eq	4023b8 <ferror@plt+0x5e8>  // b.none
  402380:	adrp	x0, 418000 <ferror@plt+0x16230>
  402384:	add	x0, x0, #0x808
  402388:	str	wzr, [x0]
  40238c:	b	4023f4 <ferror@plt+0x624>
  402390:	adrp	x0, 418000 <ferror@plt+0x16230>
  402394:	add	x0, x0, #0x808
  402398:	mov	w1, #0x1                   	// #1
  40239c:	str	w1, [x0]
  4023a0:	b	4023f4 <ferror@plt+0x624>
  4023a4:	adrp	x0, 418000 <ferror@plt+0x16230>
  4023a8:	add	x0, x0, #0x808
  4023ac:	mov	w1, #0x2                   	// #2
  4023b0:	str	w1, [x0]
  4023b4:	b	4023f4 <ferror@plt+0x624>
  4023b8:	adrp	x0, 406000 <ferror@plt+0x4230>
  4023bc:	add	x0, x0, #0x2a8
  4023c0:	bl	401da0 <gettext@plt>
  4023c4:	mov	x2, x0
  4023c8:	adrp	x0, 418000 <ferror@plt+0x16230>
  4023cc:	add	x0, x0, #0x368
  4023d0:	ldr	x0, [x0]
  4023d4:	mov	x1, x0
  4023d8:	mov	x0, x2
  4023dc:	bl	403b08 <ferror@plt+0x1d38>
  4023e0:	adrp	x0, 418000 <ferror@plt+0x16230>
  4023e4:	add	x0, x0, #0x360
  4023e8:	ldr	x0, [x0]
  4023ec:	mov	w1, #0x1                   	// #1
  4023f0:	bl	401ff4 <ferror@plt+0x224>
  4023f4:	b	40257c <ferror@plt+0x7ac>
  4023f8:	adrp	x0, 418000 <ferror@plt+0x16230>
  4023fc:	add	x0, x0, #0x368
  402400:	ldr	x1, [x0]
  402404:	adrp	x0, 418000 <ferror@plt+0x16230>
  402408:	add	x0, x0, #0x848
  40240c:	str	x1, [x0]
  402410:	b	40257c <ferror@plt+0x7ac>
  402414:	adrp	x0, 418000 <ferror@plt+0x16230>
  402418:	add	x0, x0, #0x368
  40241c:	ldr	x0, [x0]
  402420:	bl	401b50 <atol@plt>
  402424:	str	w0, [sp, #36]
  402428:	ldr	w0, [sp, #36]
  40242c:	cmp	w0, #0x10
  402430:	b.eq	40247c <ferror@plt+0x6ac>  // b.none
  402434:	ldr	w0, [sp, #36]
  402438:	cmp	w0, #0x10
  40243c:	b.gt	402490 <ferror@plt+0x6c0>
  402440:	ldr	w0, [sp, #36]
  402444:	cmp	w0, #0x8
  402448:	b.eq	402468 <ferror@plt+0x698>  // b.none
  40244c:	ldr	w0, [sp, #36]
  402450:	cmp	w0, #0xa
  402454:	b.ne	402490 <ferror@plt+0x6c0>  // b.any
  402458:	adrp	x0, 418000 <ferror@plt+0x16230>
  40245c:	add	x0, x0, #0x804
  402460:	str	wzr, [x0]
  402464:	b	4024cc <ferror@plt+0x6fc>
  402468:	adrp	x0, 418000 <ferror@plt+0x16230>
  40246c:	add	x0, x0, #0x804
  402470:	mov	w1, #0x1                   	// #1
  402474:	str	w1, [x0]
  402478:	b	4024cc <ferror@plt+0x6fc>
  40247c:	adrp	x0, 418000 <ferror@plt+0x16230>
  402480:	add	x0, x0, #0x804
  402484:	mov	w1, #0x2                   	// #2
  402488:	str	w1, [x0]
  40248c:	b	4024cc <ferror@plt+0x6fc>
  402490:	adrp	x0, 406000 <ferror@plt+0x4230>
  402494:	add	x0, x0, #0x2d0
  402498:	bl	401da0 <gettext@plt>
  40249c:	mov	x2, x0
  4024a0:	adrp	x0, 418000 <ferror@plt+0x16230>
  4024a4:	add	x0, x0, #0x368
  4024a8:	ldr	x0, [x0]
  4024ac:	mov	x1, x0
  4024b0:	mov	x0, x2
  4024b4:	bl	403b08 <ferror@plt+0x1d38>
  4024b8:	adrp	x0, 418000 <ferror@plt+0x16230>
  4024bc:	add	x0, x0, #0x360
  4024c0:	ldr	x0, [x0]
  4024c4:	mov	w1, #0x1                   	// #1
  4024c8:	bl	401ff4 <ferror@plt+0x224>
  4024cc:	b	40257c <ferror@plt+0x7ac>
  4024d0:	adrp	x0, 418000 <ferror@plt+0x16230>
  4024d4:	add	x0, x0, #0x808
  4024d8:	mov	w1, #0x1                   	// #1
  4024dc:	str	w1, [x0]
  4024e0:	b	40257c <ferror@plt+0x7ac>
  4024e4:	adrp	x0, 418000 <ferror@plt+0x16230>
  4024e8:	add	x0, x0, #0x808
  4024ec:	str	wzr, [x0]
  4024f0:	b	40257c <ferror@plt+0x7ac>
  4024f4:	adrp	x0, 418000 <ferror@plt+0x16230>
  4024f8:	add	x0, x0, #0x808
  4024fc:	mov	w1, #0x2                   	// #2
  402500:	str	w1, [x0]
  402504:	b	40257c <ferror@plt+0x7ac>
  402508:	adrp	x0, 418000 <ferror@plt+0x16230>
  40250c:	add	x0, x0, #0x80c
  402510:	mov	w1, #0x1                   	// #1
  402514:	str	w1, [x0]
  402518:	b	40257c <ferror@plt+0x7ac>
  40251c:	adrp	x0, 418000 <ferror@plt+0x16230>
  402520:	add	x0, x0, #0x804
  402524:	str	wzr, [x0]
  402528:	b	40257c <ferror@plt+0x7ac>
  40252c:	adrp	x0, 418000 <ferror@plt+0x16230>
  402530:	add	x0, x0, #0x804
  402534:	mov	w1, #0x2                   	// #2
  402538:	str	w1, [x0]
  40253c:	b	40257c <ferror@plt+0x7ac>
  402540:	adrp	x0, 418000 <ferror@plt+0x16230>
  402544:	add	x0, x0, #0x804
  402548:	mov	w1, #0x1                   	// #1
  40254c:	str	w1, [x0]
  402550:	b	40257c <ferror@plt+0x7ac>
  402554:	adrp	x0, 418000 <ferror@plt+0x16230>
  402558:	add	x0, x0, #0x814
  40255c:	mov	w1, #0x1                   	// #1
  402560:	str	w1, [x0]
  402564:	b	40257c <ferror@plt+0x7ac>
  402568:	adrp	x0, 418000 <ferror@plt+0x16230>
  40256c:	add	x0, x0, #0x360
  402570:	ldr	x0, [x0]
  402574:	mov	w1, #0x1                   	// #1
  402578:	bl	401ff4 <ferror@plt+0x224>
  40257c:	ldr	w5, [sp, #28]
  402580:	ldr	x1, [sp, #16]
  402584:	mov	x4, #0x0                   	// #0
  402588:	adrp	x0, 418000 <ferror@plt+0x16230>
  40258c:	add	x3, x0, #0x260
  402590:	adrp	x0, 406000 <ferror@plt+0x4230>
  402594:	add	x2, x0, #0x2e8
  402598:	mov	w0, w5
  40259c:	bl	401bf0 <getopt_long@plt>
  4025a0:	str	w0, [sp, #60]
  4025a4:	ldr	w0, [sp, #60]
  4025a8:	cmn	w0, #0x1
  4025ac:	b.ne	402184 <ferror@plt+0x3b4>  // b.any
  4025b0:	adrp	x0, 418000 <ferror@plt+0x16230>
  4025b4:	add	x0, x0, #0x80c
  4025b8:	ldr	w0, [x0]
  4025bc:	cmp	w0, #0x0
  4025c0:	b.eq	4025d0 <ferror@plt+0x800>  // b.none
  4025c4:	adrp	x0, 406000 <ferror@plt+0x4230>
  4025c8:	add	x0, x0, #0x2f8
  4025cc:	bl	404d04 <ferror@plt+0x2f34>
  4025d0:	adrp	x0, 418000 <ferror@plt+0x16230>
  4025d4:	add	x0, x0, #0x810
  4025d8:	ldr	w0, [x0]
  4025dc:	cmp	w0, #0x0
  4025e0:	b.eq	4025f8 <ferror@plt+0x828>  // b.none
  4025e4:	adrp	x0, 418000 <ferror@plt+0x16230>
  4025e8:	add	x0, x0, #0x378
  4025ec:	ldr	x0, [x0]
  4025f0:	mov	w1, #0x0                   	// #0
  4025f4:	bl	401ff4 <ferror@plt+0x224>
  4025f8:	adrp	x0, 418000 <ferror@plt+0x16230>
  4025fc:	add	x0, x0, #0x370
  402600:	ldr	w1, [x0]
  402604:	ldr	w0, [sp, #28]
  402608:	cmp	w1, w0
  40260c:	b.ne	402654 <ferror@plt+0x884>  // b.any
  402610:	adrp	x0, 406000 <ferror@plt+0x4230>
  402614:	add	x0, x0, #0x300
  402618:	bl	402b78 <ferror@plt+0xda8>
  40261c:	b	40266c <ferror@plt+0x89c>
  402620:	ldr	x1, [sp, #16]
  402624:	adrp	x0, 418000 <ferror@plt+0x16230>
  402628:	add	x0, x0, #0x370
  40262c:	ldr	w0, [x0]
  402630:	add	w3, w0, #0x1
  402634:	adrp	x2, 418000 <ferror@plt+0x16230>
  402638:	add	x2, x2, #0x370
  40263c:	str	w3, [x2]
  402640:	sxtw	x0, w0
  402644:	lsl	x0, x0, #3
  402648:	add	x0, x1, x0
  40264c:	ldr	x0, [x0]
  402650:	bl	402b78 <ferror@plt+0xda8>
  402654:	adrp	x0, 418000 <ferror@plt+0x16230>
  402658:	add	x0, x0, #0x370
  40265c:	ldr	w1, [x0]
  402660:	ldr	w0, [sp, #28]
  402664:	cmp	w1, w0
  402668:	b.lt	402620 <ferror@plt+0x850>  // b.tstop
  40266c:	adrp	x0, 418000 <ferror@plt+0x16230>
  402670:	add	x0, x0, #0x814
  402674:	ldr	w0, [x0]
  402678:	cmp	w0, #0x0
  40267c:	b.eq	402804 <ferror@plt+0xa34>  // b.none
  402680:	adrp	x0, 418000 <ferror@plt+0x16230>
  402684:	add	x0, x0, #0x808
  402688:	ldr	w0, [x0]
  40268c:	cmp	w0, #0x0
  402690:	b.eq	4026a8 <ferror@plt+0x8d8>  // b.none
  402694:	adrp	x0, 418000 <ferror@plt+0x16230>
  402698:	add	x0, x0, #0x808
  40269c:	ldr	w0, [x0]
  4026a0:	cmp	w0, #0x2
  4026a4:	b.ne	402804 <ferror@plt+0xa34>  // b.any
  4026a8:	adrp	x0, 418000 <ferror@plt+0x16230>
  4026ac:	add	x0, x0, #0x838
  4026b0:	ldr	x1, [x0]
  4026b4:	adrp	x0, 418000 <ferror@plt+0x16230>
  4026b8:	add	x0, x0, #0x830
  4026bc:	ldr	x0, [x0]
  4026c0:	add	x1, x1, x0
  4026c4:	adrp	x0, 418000 <ferror@plt+0x16230>
  4026c8:	add	x0, x0, #0x828
  4026cc:	ldr	x0, [x0]
  4026d0:	add	x0, x1, x0
  4026d4:	str	x0, [sp, #48]
  4026d8:	adrp	x0, 418000 <ferror@plt+0x16230>
  4026dc:	add	x0, x0, #0x808
  4026e0:	ldr	w0, [x0]
  4026e4:	cmp	w0, #0x0
  4026e8:	b.ne	4026f4 <ferror@plt+0x924>  // b.any
  4026ec:	mov	w0, #0x7                   	// #7
  4026f0:	b	4026f8 <ferror@plt+0x928>
  4026f4:	mov	w0, #0xa                   	// #10
  4026f8:	str	w0, [sp, #44]
  4026fc:	adrp	x0, 418000 <ferror@plt+0x16230>
  402700:	add	x0, x0, #0x808
  402704:	ldr	w0, [x0]
  402708:	cmp	w0, #0x0
  40270c:	b.ne	402718 <ferror@plt+0x948>  // b.any
  402710:	mov	w0, #0x9                   	// #9
  402714:	b	40271c <ferror@plt+0x94c>
  402718:	mov	w0, #0x20                  	// #32
  40271c:	strb	w0, [sp, #43]
  402720:	adrp	x0, 418000 <ferror@plt+0x16230>
  402724:	add	x0, x0, #0x838
  402728:	ldr	x0, [x0]
  40272c:	mov	x1, x0
  402730:	ldr	w0, [sp, #44]
  402734:	bl	402cc0 <ferror@plt+0xef0>
  402738:	ldrb	w0, [sp, #43]
  40273c:	bl	401d70 <putchar@plt>
  402740:	adrp	x0, 418000 <ferror@plt+0x16230>
  402744:	add	x0, x0, #0x830
  402748:	ldr	x0, [x0]
  40274c:	mov	x1, x0
  402750:	ldr	w0, [sp, #44]
  402754:	bl	402cc0 <ferror@plt+0xef0>
  402758:	ldrb	w0, [sp, #43]
  40275c:	bl	401d70 <putchar@plt>
  402760:	adrp	x0, 418000 <ferror@plt+0x16230>
  402764:	add	x0, x0, #0x828
  402768:	ldr	x0, [x0]
  40276c:	mov	x1, x0
  402770:	ldr	w0, [sp, #44]
  402774:	bl	402cc0 <ferror@plt+0xef0>
  402778:	ldrb	w0, [sp, #43]
  40277c:	bl	401d70 <putchar@plt>
  402780:	adrp	x0, 418000 <ferror@plt+0x16230>
  402784:	add	x0, x0, #0x808
  402788:	ldr	w0, [x0]
  40278c:	cmp	w0, #0x0
  402790:	b.ne	4027cc <ferror@plt+0x9fc>  // b.any
  402794:	adrp	x0, 418000 <ferror@plt+0x16230>
  402798:	add	x0, x0, #0x804
  40279c:	ldr	w0, [x0]
  4027a0:	cmp	w0, #0x1
  4027a4:	b.ne	4027b4 <ferror@plt+0x9e4>  // b.any
  4027a8:	adrp	x0, 406000 <ferror@plt+0x4230>
  4027ac:	add	x0, x0, #0x308
  4027b0:	b	4027bc <ferror@plt+0x9ec>
  4027b4:	adrp	x0, 406000 <ferror@plt+0x4230>
  4027b8:	add	x0, x0, #0x318
  4027bc:	ldr	x2, [sp, #48]
  4027c0:	ldr	x1, [sp, #48]
  4027c4:	bl	401d20 <printf@plt>
  4027c8:	b	4027d8 <ferror@plt+0xa08>
  4027cc:	ldr	x1, [sp, #48]
  4027d0:	ldr	w0, [sp, #44]
  4027d4:	bl	402cc0 <ferror@plt+0xef0>
  4027d8:	ldrb	w0, [sp, #43]
  4027dc:	bl	401d70 <putchar@plt>
  4027e0:	adrp	x0, 418000 <ferror@plt+0x16230>
  4027e4:	add	x0, x0, #0x378
  4027e8:	ldr	x0, [x0]
  4027ec:	mov	x3, x0
  4027f0:	mov	x2, #0x9                   	// #9
  4027f4:	mov	x1, #0x1                   	// #1
  4027f8:	adrp	x0, 406000 <ferror@plt+0x4230>
  4027fc:	add	x0, x0, #0x328
  402800:	bl	401c60 <fwrite@plt>
  402804:	adrp	x0, 418000 <ferror@plt+0x16230>
  402808:	add	x0, x0, #0x840
  40280c:	ldr	w0, [x0]
  402810:	ldp	x29, x30, [sp], #64
  402814:	ret
  402818:	stp	x29, x30, [sp, #-64]!
  40281c:	mov	x29, sp
  402820:	str	x0, [sp, #24]
  402824:	str	xzr, [sp, #56]
  402828:	adrp	x0, 418000 <ferror@plt+0x16230>
  40282c:	add	x0, x0, #0x820
  402830:	str	xzr, [x0]
  402834:	ldr	x0, [sp, #24]
  402838:	bl	401fdc <ferror@plt+0x20c>
  40283c:	mov	w1, w0
  402840:	mov	w0, #0x52                  	// #82
  402844:	and	w0, w1, w0
  402848:	cmp	w0, #0x10
  40284c:	b.ne	402954 <ferror@plt+0xb84>  // b.any
  402850:	ldr	x0, [sp, #24]
  402854:	ldr	x0, [x0, #8]
  402858:	ldr	x1, [x0, #496]
  40285c:	ldr	x0, [sp, #24]
  402860:	blr	x1
  402864:	str	x0, [sp, #40]
  402868:	ldr	x0, [sp, #40]
  40286c:	cmp	x0, #0x0
  402870:	b.ge	402880 <ferror@plt+0xab0>  // b.tcont
  402874:	ldr	x0, [sp, #24]
  402878:	bl	401fc4 <ferror@plt+0x1f4>
  40287c:	bl	40399c <ferror@plt+0x1bcc>
  402880:	ldr	x0, [sp, #40]
  402884:	cmp	x0, #0x0
  402888:	b.eq	402898 <ferror@plt+0xac8>  // b.none
  40288c:	ldr	x0, [sp, #40]
  402890:	bl	401ad0 <xmalloc@plt>
  402894:	str	x0, [sp, #56]
  402898:	ldr	x0, [sp, #24]
  40289c:	ldr	x0, [x0, #8]
  4028a0:	ldr	x2, [x0, #504]
  4028a4:	ldr	x1, [sp, #56]
  4028a8:	ldr	x0, [sp, #24]
  4028ac:	blr	x2
  4028b0:	str	x0, [sp, #48]
  4028b4:	ldr	x0, [sp, #48]
  4028b8:	cmp	x0, #0x0
  4028bc:	b.ge	402930 <ferror@plt+0xb60>  // b.tcont
  4028c0:	ldr	x0, [sp, #24]
  4028c4:	bl	401fc4 <ferror@plt+0x1f4>
  4028c8:	bl	40399c <ferror@plt+0x1bcc>
  4028cc:	ldr	x0, [sp, #48]
  4028d0:	lsl	x0, x0, #3
  4028d4:	ldr	x1, [sp, #56]
  4028d8:	add	x0, x1, x0
  4028dc:	ldr	x0, [x0]
  4028e0:	str	x0, [sp, #32]
  4028e4:	ldr	x0, [sp, #32]
  4028e8:	ldr	x0, [x0, #32]
  4028ec:	bl	401f4c <ferror@plt+0x17c>
  4028f0:	cmp	w0, #0x0
  4028f4:	b.eq	402930 <ferror@plt+0xb60>  // b.none
  4028f8:	ldr	x0, [sp, #32]
  4028fc:	ldr	w0, [x0, #24]
  402900:	and	w0, w0, #0x100
  402904:	cmp	w0, #0x0
  402908:	b.ne	402930 <ferror@plt+0xb60>  // b.any
  40290c:	ldr	x0, [sp, #32]
  402910:	ldr	x1, [x0, #16]
  402914:	adrp	x0, 418000 <ferror@plt+0x16230>
  402918:	add	x0, x0, #0x820
  40291c:	ldr	x0, [x0]
  402920:	add	x1, x1, x0
  402924:	adrp	x0, 418000 <ferror@plt+0x16230>
  402928:	add	x0, x0, #0x820
  40292c:	str	x1, [x0]
  402930:	ldr	x0, [sp, #48]
  402934:	sub	x0, x0, #0x1
  402938:	str	x0, [sp, #48]
  40293c:	ldr	x0, [sp, #48]
  402940:	cmp	x0, #0x0
  402944:	b.ge	4028cc <ferror@plt+0xafc>  // b.tcont
  402948:	ldr	x0, [sp, #56]
  40294c:	bl	401c40 <free@plt>
  402950:	b	402958 <ferror@plt+0xb88>
  402954:	nop
  402958:	ldp	x29, x30, [sp], #64
  40295c:	ret
  402960:	stp	x29, x30, [sp, #-48]!
  402964:	mov	x29, sp
  402968:	str	x0, [sp, #24]
  40296c:	mov	w1, #0x2                   	// #2
  402970:	ldr	x0, [sp, #24]
  402974:	bl	401cf0 <bfd_check_format@plt>
  402978:	cmp	w0, #0x0
  40297c:	b.ne	402aa8 <ferror@plt+0xcd8>  // b.any
  402980:	add	x0, sp, #0x20
  402984:	mov	x2, x0
  402988:	mov	w1, #0x1                   	// #1
  40298c:	ldr	x0, [sp, #24]
  402990:	bl	401cd0 <bfd_check_format_matches@plt>
  402994:	cmp	w0, #0x0
  402998:	b.eq	4029b0 <ferror@plt+0xbe0>  // b.none
  40299c:	ldr	x0, [sp, #24]
  4029a0:	bl	403628 <ferror@plt+0x1858>
  4029a4:	mov	w0, #0xa                   	// #10
  4029a8:	bl	401d70 <putchar@plt>
  4029ac:	b	402aac <ferror@plt+0xcdc>
  4029b0:	bl	401ab0 <bfd_get_error@plt>
  4029b4:	cmp	w0, #0xd
  4029b8:	b.ne	4029ec <ferror@plt+0xc1c>  // b.any
  4029bc:	ldr	x0, [sp, #24]
  4029c0:	bl	401fc4 <ferror@plt+0x1f4>
  4029c4:	bl	4036d4 <ferror@plt+0x1904>
  4029c8:	ldr	x0, [sp, #32]
  4029cc:	bl	403c0c <ferror@plt+0x1e3c>
  4029d0:	ldr	x0, [sp, #32]
  4029d4:	bl	401c40 <free@plt>
  4029d8:	adrp	x0, 418000 <ferror@plt+0x16230>
  4029dc:	add	x0, x0, #0x840
  4029e0:	mov	w1, #0x3                   	// #3
  4029e4:	str	w1, [x0]
  4029e8:	b	402aac <ferror@plt+0xcdc>
  4029ec:	add	x0, sp, #0x20
  4029f0:	mov	x2, x0
  4029f4:	mov	w1, #0x3                   	// #3
  4029f8:	ldr	x0, [sp, #24]
  4029fc:	bl	401cd0 <bfd_check_format_matches@plt>
  402a00:	cmp	w0, #0x0
  402a04:	b.eq	402a6c <ferror@plt+0xc9c>  // b.none
  402a08:	ldr	x0, [sp, #24]
  402a0c:	bl	403628 <ferror@plt+0x1858>
  402a10:	adrp	x0, 418000 <ferror@plt+0x16230>
  402a14:	add	x0, x0, #0x378
  402a18:	ldr	x0, [x0]
  402a1c:	mov	x3, x0
  402a20:	mov	x2, #0xb                   	// #11
  402a24:	mov	x1, #0x1                   	// #1
  402a28:	adrp	x0, 406000 <ferror@plt+0x4230>
  402a2c:	add	x0, x0, #0x338
  402a30:	bl	401c60 <fwrite@plt>
  402a34:	ldr	x0, [sp, #24]
  402a38:	bl	4019b0 <bfd_core_file_failing_command@plt>
  402a3c:	str	x0, [sp, #40]
  402a40:	ldr	x0, [sp, #40]
  402a44:	cmp	x0, #0x0
  402a48:	b.eq	402a5c <ferror@plt+0xc8c>  // b.none
  402a4c:	ldr	x1, [sp, #40]
  402a50:	adrp	x0, 406000 <ferror@plt+0x4230>
  402a54:	add	x0, x0, #0x348
  402a58:	bl	401d20 <printf@plt>
  402a5c:	adrp	x0, 406000 <ferror@plt+0x4230>
  402a60:	add	x0, x0, #0x358
  402a64:	bl	401bd0 <puts@plt>
  402a68:	b	402aac <ferror@plt+0xcdc>
  402a6c:	ldr	x0, [sp, #24]
  402a70:	bl	401fc4 <ferror@plt+0x1f4>
  402a74:	bl	4036d4 <ferror@plt+0x1904>
  402a78:	bl	401ab0 <bfd_get_error@plt>
  402a7c:	cmp	w0, #0xd
  402a80:	b.ne	402a94 <ferror@plt+0xcc4>  // b.any
  402a84:	ldr	x0, [sp, #32]
  402a88:	bl	403c0c <ferror@plt+0x1e3c>
  402a8c:	ldr	x0, [sp, #32]
  402a90:	bl	401c40 <free@plt>
  402a94:	adrp	x0, 418000 <ferror@plt+0x16230>
  402a98:	add	x0, x0, #0x840
  402a9c:	mov	w1, #0x3                   	// #3
  402aa0:	str	w1, [x0]
  402aa4:	b	402aac <ferror@plt+0xcdc>
  402aa8:	nop
  402aac:	ldp	x29, x30, [sp], #48
  402ab0:	ret
  402ab4:	stp	x29, x30, [sp, #-48]!
  402ab8:	mov	x29, sp
  402abc:	str	x0, [sp, #24]
  402ac0:	str	xzr, [sp, #40]
  402ac4:	str	xzr, [sp, #32]
  402ac8:	mov	w0, #0x0                   	// #0
  402acc:	bl	401ae0 <bfd_set_error@plt>
  402ad0:	ldr	x1, [sp, #40]
  402ad4:	ldr	x0, [sp, #24]
  402ad8:	bl	401d00 <bfd_openr_next_archived_file@plt>
  402adc:	str	x0, [sp, #40]
  402ae0:	ldr	x0, [sp, #40]
  402ae4:	cmp	x0, #0x0
  402ae8:	b.ne	402b18 <ferror@plt+0xd48>  // b.any
  402aec:	bl	401ab0 <bfd_get_error@plt>
  402af0:	cmp	w0, #0x9
  402af4:	b.eq	402b50 <ferror@plt+0xd80>  // b.none
  402af8:	ldr	x0, [sp, #24]
  402afc:	bl	401fc4 <ferror@plt+0x1f4>
  402b00:	bl	4036d4 <ferror@plt+0x1904>
  402b04:	adrp	x0, 418000 <ferror@plt+0x16230>
  402b08:	add	x0, x0, #0x840
  402b0c:	mov	w1, #0x2                   	// #2
  402b10:	str	w1, [x0]
  402b14:	b	402b50 <ferror@plt+0xd80>
  402b18:	ldr	x0, [sp, #40]
  402b1c:	bl	402960 <ferror@plt+0xb90>
  402b20:	ldr	x0, [sp, #32]
  402b24:	cmp	x0, #0x0
  402b28:	b.eq	402b44 <ferror@plt+0xd74>  // b.none
  402b2c:	ldr	x0, [sp, #32]
  402b30:	bl	401cc0 <bfd_close@plt>
  402b34:	ldr	x1, [sp, #32]
  402b38:	ldr	x0, [sp, #40]
  402b3c:	cmp	x1, x0
  402b40:	b.eq	402b6c <ferror@plt+0xd9c>  // b.none
  402b44:	ldr	x0, [sp, #40]
  402b48:	str	x0, [sp, #32]
  402b4c:	b	402ac8 <ferror@plt+0xcf8>
  402b50:	nop
  402b54:	ldr	x0, [sp, #32]
  402b58:	cmp	x0, #0x0
  402b5c:	b.eq	402b70 <ferror@plt+0xda0>  // b.none
  402b60:	ldr	x0, [sp, #32]
  402b64:	bl	401cc0 <bfd_close@plt>
  402b68:	b	402b70 <ferror@plt+0xda0>
  402b6c:	nop
  402b70:	ldp	x29, x30, [sp], #48
  402b74:	ret
  402b78:	stp	x29, x30, [sp, #-48]!
  402b7c:	mov	x29, sp
  402b80:	str	x0, [sp, #24]
  402b84:	ldr	x0, [sp, #24]
  402b88:	bl	404990 <ferror@plt+0x2bc0>
  402b8c:	cmp	x0, #0x0
  402b90:	b.gt	402ba8 <ferror@plt+0xdd8>
  402b94:	adrp	x0, 418000 <ferror@plt+0x16230>
  402b98:	add	x0, x0, #0x840
  402b9c:	mov	w1, #0x1                   	// #1
  402ba0:	str	w1, [x0]
  402ba4:	b	402c40 <ferror@plt+0xe70>
  402ba8:	adrp	x0, 418000 <ferror@plt+0x16230>
  402bac:	add	x0, x0, #0x848
  402bb0:	ldr	x0, [x0]
  402bb4:	mov	x1, x0
  402bb8:	ldr	x0, [sp, #24]
  402bbc:	bl	401a30 <bfd_openr@plt>
  402bc0:	str	x0, [sp, #40]
  402bc4:	ldr	x0, [sp, #40]
  402bc8:	cmp	x0, #0x0
  402bcc:	b.ne	402bec <ferror@plt+0xe1c>  // b.any
  402bd0:	ldr	x0, [sp, #24]
  402bd4:	bl	4036d4 <ferror@plt+0x1904>
  402bd8:	adrp	x0, 418000 <ferror@plt+0x16230>
  402bdc:	add	x0, x0, #0x840
  402be0:	mov	w1, #0x1                   	// #1
  402be4:	str	w1, [x0]
  402be8:	b	402c40 <ferror@plt+0xe70>
  402bec:	mov	w1, #0x2                   	// #2
  402bf0:	ldr	x0, [sp, #40]
  402bf4:	bl	401cf0 <bfd_check_format@plt>
  402bf8:	cmp	w0, #0x0
  402bfc:	b.eq	402c0c <ferror@plt+0xe3c>  // b.none
  402c00:	ldr	x0, [sp, #40]
  402c04:	bl	402ab4 <ferror@plt+0xce4>
  402c08:	b	402c14 <ferror@plt+0xe44>
  402c0c:	ldr	x0, [sp, #40]
  402c10:	bl	402960 <ferror@plt+0xb90>
  402c14:	ldr	x0, [sp, #40]
  402c18:	bl	401cc0 <bfd_close@plt>
  402c1c:	cmp	w0, #0x0
  402c20:	b.ne	402c40 <ferror@plt+0xe70>  // b.any
  402c24:	ldr	x0, [sp, #24]
  402c28:	bl	4036d4 <ferror@plt+0x1904>
  402c2c:	adrp	x0, 418000 <ferror@plt+0x16230>
  402c30:	add	x0, x0, #0x840
  402c34:	mov	w1, #0x1                   	// #1
  402c38:	str	w1, [x0]
  402c3c:	nop
  402c40:	ldp	x29, x30, [sp], #48
  402c44:	ret
  402c48:	stp	x29, x30, [sp, #-80]!
  402c4c:	mov	x29, sp
  402c50:	str	x0, [sp, #24]
  402c54:	adrp	x0, 418000 <ferror@plt+0x16230>
  402c58:	add	x0, x0, #0x804
  402c5c:	ldr	w0, [x0]
  402c60:	cmp	w0, #0x0
  402c64:	b.eq	402c94 <ferror@plt+0xec4>  // b.none
  402c68:	adrp	x0, 418000 <ferror@plt+0x16230>
  402c6c:	add	x0, x0, #0x804
  402c70:	ldr	w0, [x0]
  402c74:	cmp	w0, #0x1
  402c78:	b.ne	402c88 <ferror@plt+0xeb8>  // b.any
  402c7c:	adrp	x0, 406000 <ferror@plt+0x4230>
  402c80:	add	x0, x0, #0x360
  402c84:	b	402c9c <ferror@plt+0xecc>
  402c88:	adrp	x0, 406000 <ferror@plt+0x4230>
  402c8c:	add	x0, x0, #0x368
  402c90:	b	402c9c <ferror@plt+0xecc>
  402c94:	adrp	x0, 406000 <ferror@plt+0x4230>
  402c98:	add	x0, x0, #0x370
  402c9c:	add	x3, sp, #0x28
  402ca0:	ldr	x2, [sp, #24]
  402ca4:	mov	x1, x0
  402ca8:	mov	x0, x3
  402cac:	bl	4019f0 <sprintf@plt>
  402cb0:	add	x0, sp, #0x28
  402cb4:	bl	401970 <strlen@plt>
  402cb8:	ldp	x29, x30, [sp], #80
  402cbc:	ret
  402cc0:	stp	x29, x30, [sp, #-80]!
  402cc4:	mov	x29, sp
  402cc8:	str	w0, [sp, #28]
  402ccc:	str	x1, [sp, #16]
  402cd0:	adrp	x0, 418000 <ferror@plt+0x16230>
  402cd4:	add	x0, x0, #0x804
  402cd8:	ldr	w0, [x0]
  402cdc:	cmp	w0, #0x0
  402ce0:	b.eq	402d10 <ferror@plt+0xf40>  // b.none
  402ce4:	adrp	x0, 418000 <ferror@plt+0x16230>
  402ce8:	add	x0, x0, #0x804
  402cec:	ldr	w0, [x0]
  402cf0:	cmp	w0, #0x1
  402cf4:	b.ne	402d04 <ferror@plt+0xf34>  // b.any
  402cf8:	adrp	x0, 406000 <ferror@plt+0x4230>
  402cfc:	add	x0, x0, #0x360
  402d00:	b	402d18 <ferror@plt+0xf48>
  402d04:	adrp	x0, 406000 <ferror@plt+0x4230>
  402d08:	add	x0, x0, #0x368
  402d0c:	b	402d18 <ferror@plt+0xf48>
  402d10:	adrp	x0, 406000 <ferror@plt+0x4230>
  402d14:	add	x0, x0, #0x370
  402d18:	add	x3, sp, #0x28
  402d1c:	ldr	x2, [sp, #16]
  402d20:	mov	x1, x0
  402d24:	mov	x0, x3
  402d28:	bl	4019f0 <sprintf@plt>
  402d2c:	add	x0, sp, #0x28
  402d30:	mov	x2, x0
  402d34:	ldr	w1, [sp, #28]
  402d38:	adrp	x0, 406000 <ferror@plt+0x4230>
  402d3c:	add	x0, x0, #0x378
  402d40:	bl	401d20 <printf@plt>
  402d44:	nop
  402d48:	ldp	x29, x30, [sp], #80
  402d4c:	ret
  402d50:	stp	x29, x30, [sp, #-64]!
  402d54:	mov	x29, sp
  402d58:	str	x0, [sp, #40]
  402d5c:	str	x1, [sp, #32]
  402d60:	str	x2, [sp, #24]
  402d64:	ldr	x0, [sp, #32]
  402d68:	bl	401f34 <ferror@plt+0x164>
  402d6c:	str	w0, [sp, #60]
  402d70:	ldr	w0, [sp, #60]
  402d74:	and	w0, w0, #0x1
  402d78:	cmp	w0, #0x0
  402d7c:	b.eq	402e3c <ferror@plt+0x106c>  // b.none
  402d80:	ldr	x0, [sp, #32]
  402d84:	bl	401f04 <ferror@plt+0x134>
  402d88:	str	x0, [sp, #48]
  402d8c:	ldr	w0, [sp, #60]
  402d90:	and	w0, w0, #0x10
  402d94:	cmp	w0, #0x0
  402d98:	b.ne	402dc0 <ferror@plt+0xff0>  // b.any
  402d9c:	adrp	x0, 418000 <ferror@plt+0x16230>
  402da0:	add	x0, x0, #0x808
  402da4:	ldr	w0, [x0]
  402da8:	cmp	w0, #0x0
  402dac:	b.ne	402de4 <ferror@plt+0x1014>  // b.any
  402db0:	ldr	w0, [sp, #60]
  402db4:	and	w0, w0, #0x8
  402db8:	cmp	w0, #0x0
  402dbc:	b.eq	402de4 <ferror@plt+0x1014>  // b.none
  402dc0:	adrp	x0, 418000 <ferror@plt+0x16230>
  402dc4:	add	x0, x0, #0x860
  402dc8:	ldr	x1, [x0]
  402dcc:	ldr	x0, [sp, #48]
  402dd0:	add	x1, x1, x0
  402dd4:	adrp	x0, 418000 <ferror@plt+0x16230>
  402dd8:	add	x0, x0, #0x860
  402ddc:	str	x1, [x0]
  402de0:	b	402e40 <ferror@plt+0x1070>
  402de4:	ldr	w0, [sp, #60]
  402de8:	and	w0, w0, #0x100
  402dec:	cmp	w0, #0x0
  402df0:	b.eq	402e18 <ferror@plt+0x1048>  // b.none
  402df4:	adrp	x0, 418000 <ferror@plt+0x16230>
  402df8:	add	x0, x0, #0x858
  402dfc:	ldr	x1, [x0]
  402e00:	ldr	x0, [sp, #48]
  402e04:	add	x1, x1, x0
  402e08:	adrp	x0, 418000 <ferror@plt+0x16230>
  402e0c:	add	x0, x0, #0x858
  402e10:	str	x1, [x0]
  402e14:	b	402e40 <ferror@plt+0x1070>
  402e18:	adrp	x0, 418000 <ferror@plt+0x16230>
  402e1c:	add	x0, x0, #0x850
  402e20:	ldr	x1, [x0]
  402e24:	ldr	x0, [sp, #48]
  402e28:	add	x1, x1, x0
  402e2c:	adrp	x0, 418000 <ferror@plt+0x16230>
  402e30:	add	x0, x0, #0x850
  402e34:	str	x1, [x0]
  402e38:	b	402e40 <ferror@plt+0x1070>
  402e3c:	nop
  402e40:	ldp	x29, x30, [sp], #64
  402e44:	ret
  402e48:	stp	x29, x30, [sp, #-48]!
  402e4c:	mov	x29, sp
  402e50:	str	x0, [sp, #24]
  402e54:	adrp	x0, 418000 <ferror@plt+0x16230>
  402e58:	add	x0, x0, #0x808
  402e5c:	ldr	w0, [x0]
  402e60:	cmp	w0, #0x0
  402e64:	b.ne	402e70 <ferror@plt+0x10a0>  // b.any
  402e68:	mov	w0, #0x7                   	// #7
  402e6c:	b	402e74 <ferror@plt+0x10a4>
  402e70:	mov	w0, #0xa                   	// #10
  402e74:	str	w0, [sp, #44]
  402e78:	adrp	x0, 418000 <ferror@plt+0x16230>
  402e7c:	add	x0, x0, #0x808
  402e80:	ldr	w0, [x0]
  402e84:	cmp	w0, #0x0
  402e88:	b.ne	402e94 <ferror@plt+0x10c4>  // b.any
  402e8c:	mov	w0, #0x9                   	// #9
  402e90:	b	402e98 <ferror@plt+0x10c8>
  402e94:	mov	w0, #0x20                  	// #32
  402e98:	strb	w0, [sp, #43]
  402e9c:	adrp	x0, 418000 <ferror@plt+0x16230>
  402ea0:	add	x0, x0, #0x850
  402ea4:	str	xzr, [x0]
  402ea8:	adrp	x0, 418000 <ferror@plt+0x16230>
  402eac:	add	x0, x0, #0x858
  402eb0:	str	xzr, [x0]
  402eb4:	adrp	x0, 418000 <ferror@plt+0x16230>
  402eb8:	add	x0, x0, #0x860
  402ebc:	str	xzr, [x0]
  402ec0:	mov	x2, #0x0                   	// #0
  402ec4:	adrp	x0, 402000 <ferror@plt+0x230>
  402ec8:	add	x1, x0, #0xd50
  402ecc:	ldr	x0, [sp, #24]
  402ed0:	bl	401d30 <bfd_map_over_sections@plt>
  402ed4:	adrp	x0, 418000 <ferror@plt+0x16230>
  402ed8:	add	x0, x0, #0x850
  402edc:	ldr	x1, [x0]
  402ee0:	adrp	x0, 418000 <ferror@plt+0x16230>
  402ee4:	add	x0, x0, #0x820
  402ee8:	ldr	x0, [x0]
  402eec:	add	x1, x1, x0
  402ef0:	adrp	x0, 418000 <ferror@plt+0x16230>
  402ef4:	add	x0, x0, #0x850
  402ef8:	str	x1, [x0]
  402efc:	adrp	x0, 418000 <ferror@plt+0x16230>
  402f00:	add	x0, x0, #0x868
  402f04:	ldr	w0, [x0]
  402f08:	add	w2, w0, #0x1
  402f0c:	adrp	x1, 418000 <ferror@plt+0x16230>
  402f10:	add	x1, x1, #0x868
  402f14:	str	w2, [x1]
  402f18:	cmp	w0, #0x0
  402f1c:	b.ne	402f70 <ferror@plt+0x11a0>  // b.any
  402f20:	adrp	x0, 418000 <ferror@plt+0x16230>
  402f24:	add	x0, x0, #0x808
  402f28:	ldr	w0, [x0]
  402f2c:	cmp	w0, #0x0
  402f30:	b.ne	402f64 <ferror@plt+0x1194>  // b.any
  402f34:	adrp	x0, 418000 <ferror@plt+0x16230>
  402f38:	add	x0, x0, #0x804
  402f3c:	ldr	w0, [x0]
  402f40:	cmp	w0, #0x1
  402f44:	b.ne	402f54 <ferror@plt+0x1184>  // b.any
  402f48:	adrp	x0, 406000 <ferror@plt+0x4230>
  402f4c:	add	x0, x0, #0x380
  402f50:	b	402f5c <ferror@plt+0x118c>
  402f54:	adrp	x0, 406000 <ferror@plt+0x4230>
  402f58:	add	x0, x0, #0x3b8
  402f5c:	bl	401bd0 <puts@plt>
  402f60:	b	402f70 <ferror@plt+0x11a0>
  402f64:	adrp	x0, 406000 <ferror@plt+0x4230>
  402f68:	add	x0, x0, #0x3f0
  402f6c:	bl	401bd0 <puts@plt>
  402f70:	adrp	x0, 418000 <ferror@plt+0x16230>
  402f74:	add	x0, x0, #0x860
  402f78:	ldr	x1, [x0]
  402f7c:	adrp	x0, 418000 <ferror@plt+0x16230>
  402f80:	add	x0, x0, #0x858
  402f84:	ldr	x0, [x0]
  402f88:	add	x1, x1, x0
  402f8c:	adrp	x0, 418000 <ferror@plt+0x16230>
  402f90:	add	x0, x0, #0x850
  402f94:	ldr	x0, [x0]
  402f98:	add	x0, x1, x0
  402f9c:	str	x0, [sp, #32]
  402fa0:	adrp	x0, 418000 <ferror@plt+0x16230>
  402fa4:	add	x0, x0, #0x814
  402fa8:	ldr	w0, [x0]
  402fac:	cmp	w0, #0x0
  402fb0:	b.eq	40302c <ferror@plt+0x125c>  // b.none
  402fb4:	adrp	x0, 418000 <ferror@plt+0x16230>
  402fb8:	add	x0, x0, #0x838
  402fbc:	ldr	x1, [x0]
  402fc0:	adrp	x0, 418000 <ferror@plt+0x16230>
  402fc4:	add	x0, x0, #0x860
  402fc8:	ldr	x0, [x0]
  402fcc:	add	x1, x1, x0
  402fd0:	adrp	x0, 418000 <ferror@plt+0x16230>
  402fd4:	add	x0, x0, #0x838
  402fd8:	str	x1, [x0]
  402fdc:	adrp	x0, 418000 <ferror@plt+0x16230>
  402fe0:	add	x0, x0, #0x830
  402fe4:	ldr	x1, [x0]
  402fe8:	adrp	x0, 418000 <ferror@plt+0x16230>
  402fec:	add	x0, x0, #0x858
  402ff0:	ldr	x0, [x0]
  402ff4:	add	x1, x1, x0
  402ff8:	adrp	x0, 418000 <ferror@plt+0x16230>
  402ffc:	add	x0, x0, #0x830
  403000:	str	x1, [x0]
  403004:	adrp	x0, 418000 <ferror@plt+0x16230>
  403008:	add	x0, x0, #0x828
  40300c:	ldr	x1, [x0]
  403010:	adrp	x0, 418000 <ferror@plt+0x16230>
  403014:	add	x0, x0, #0x850
  403018:	ldr	x0, [x0]
  40301c:	add	x1, x1, x0
  403020:	adrp	x0, 418000 <ferror@plt+0x16230>
  403024:	add	x0, x0, #0x828
  403028:	str	x1, [x0]
  40302c:	adrp	x0, 418000 <ferror@plt+0x16230>
  403030:	add	x0, x0, #0x860
  403034:	ldr	x0, [x0]
  403038:	mov	x1, x0
  40303c:	ldr	w0, [sp, #44]
  403040:	bl	402cc0 <ferror@plt+0xef0>
  403044:	ldrb	w0, [sp, #43]
  403048:	bl	401d70 <putchar@plt>
  40304c:	adrp	x0, 418000 <ferror@plt+0x16230>
  403050:	add	x0, x0, #0x858
  403054:	ldr	x0, [x0]
  403058:	mov	x1, x0
  40305c:	ldr	w0, [sp, #44]
  403060:	bl	402cc0 <ferror@plt+0xef0>
  403064:	ldrb	w0, [sp, #43]
  403068:	bl	401d70 <putchar@plt>
  40306c:	adrp	x0, 418000 <ferror@plt+0x16230>
  403070:	add	x0, x0, #0x850
  403074:	ldr	x0, [x0]
  403078:	mov	x1, x0
  40307c:	ldr	w0, [sp, #44]
  403080:	bl	402cc0 <ferror@plt+0xef0>
  403084:	ldrb	w0, [sp, #43]
  403088:	bl	401d70 <putchar@plt>
  40308c:	adrp	x0, 418000 <ferror@plt+0x16230>
  403090:	add	x0, x0, #0x808
  403094:	ldr	w0, [x0]
  403098:	cmp	w0, #0x0
  40309c:	b.ne	4030d8 <ferror@plt+0x1308>  // b.any
  4030a0:	adrp	x0, 418000 <ferror@plt+0x16230>
  4030a4:	add	x0, x0, #0x804
  4030a8:	ldr	w0, [x0]
  4030ac:	cmp	w0, #0x1
  4030b0:	b.ne	4030c0 <ferror@plt+0x12f0>  // b.any
  4030b4:	adrp	x0, 406000 <ferror@plt+0x4230>
  4030b8:	add	x0, x0, #0x308
  4030bc:	b	4030c8 <ferror@plt+0x12f8>
  4030c0:	adrp	x0, 406000 <ferror@plt+0x4230>
  4030c4:	add	x0, x0, #0x318
  4030c8:	ldr	x2, [sp, #32]
  4030cc:	ldr	x1, [sp, #32]
  4030d0:	bl	401d20 <printf@plt>
  4030d4:	b	4030e4 <ferror@plt+0x1314>
  4030d8:	ldr	x1, [sp, #32]
  4030dc:	ldr	w0, [sp, #44]
  4030e0:	bl	402cc0 <ferror@plt+0xef0>
  4030e4:	ldrb	w0, [sp, #43]
  4030e8:	bl	401d70 <putchar@plt>
  4030ec:	ldr	x0, [sp, #24]
  4030f0:	bl	401fc4 <ferror@plt+0x1f4>
  4030f4:	mov	x2, x0
  4030f8:	adrp	x0, 418000 <ferror@plt+0x16230>
  4030fc:	add	x0, x0, #0x378
  403100:	ldr	x0, [x0]
  403104:	mov	x1, x0
  403108:	mov	x0, x2
  40310c:	bl	401980 <fputs@plt>
  403110:	ldr	x0, [sp, #24]
  403114:	ldr	x0, [x0, #208]
  403118:	cmp	x0, #0x0
  40311c:	b.eq	40313c <ferror@plt+0x136c>  // b.none
  403120:	ldr	x0, [sp, #24]
  403124:	ldr	x0, [x0, #208]
  403128:	bl	401fc4 <ferror@plt+0x1f4>
  40312c:	mov	x1, x0
  403130:	adrp	x0, 406000 <ferror@plt+0x4230>
  403134:	add	x0, x0, #0x428
  403138:	bl	401d20 <printf@plt>
  40313c:	nop
  403140:	ldp	x29, x30, [sp], #48
  403144:	ret
  403148:	stp	x29, x30, [sp, #-80]!
  40314c:	mov	x29, sp
  403150:	str	x0, [sp, #40]
  403154:	str	x1, [sp, #32]
  403158:	str	x2, [sp, #24]
  40315c:	ldr	x0, [sp, #32]
  403160:	bl	401f34 <ferror@plt+0x164>
  403164:	str	w0, [sp, #76]
  403168:	ldr	w0, [sp, #76]
  40316c:	cmp	w0, #0x0
  403170:	b.eq	403244 <ferror@plt+0x1474>  // b.none
  403174:	ldr	x0, [sp, #32]
  403178:	bl	401f9c <ferror@plt+0x1cc>
  40317c:	cmp	w0, #0x0
  403180:	b.ne	403248 <ferror@plt+0x1478>  // b.any
  403184:	ldr	x0, [sp, #32]
  403188:	bl	401f4c <ferror@plt+0x17c>
  40318c:	cmp	w0, #0x0
  403190:	b.ne	403248 <ferror@plt+0x1478>  // b.any
  403194:	ldr	x0, [sp, #32]
  403198:	bl	401f74 <ferror@plt+0x1a4>
  40319c:	cmp	w0, #0x0
  4031a0:	b.ne	403248 <ferror@plt+0x1478>  // b.any
  4031a4:	ldr	x0, [sp, #32]
  4031a8:	bl	401f04 <ferror@plt+0x134>
  4031ac:	str	x0, [sp, #64]
  4031b0:	ldr	x0, [sp, #32]
  4031b4:	bl	401eec <ferror@plt+0x11c>
  4031b8:	bl	401970 <strlen@plt>
  4031bc:	str	w0, [sp, #60]
  4031c0:	adrp	x0, 418000 <ferror@plt+0x16230>
  4031c4:	add	x0, x0, #0x7f8
  4031c8:	ldr	w0, [x0]
  4031cc:	ldr	w1, [sp, #60]
  4031d0:	cmp	w1, w0
  4031d4:	b.le	4031e8 <ferror@plt+0x1418>
  4031d8:	adrp	x0, 418000 <ferror@plt+0x16230>
  4031dc:	add	x0, x0, #0x7f8
  4031e0:	ldr	w1, [sp, #60]
  4031e4:	str	w1, [x0]
  4031e8:	adrp	x0, 418000 <ferror@plt+0x16230>
  4031ec:	add	x0, x0, #0x7e8
  4031f0:	ldr	x1, [x0]
  4031f4:	ldr	x0, [sp, #64]
  4031f8:	add	x1, x1, x0
  4031fc:	adrp	x0, 418000 <ferror@plt+0x16230>
  403200:	add	x0, x0, #0x7e8
  403204:	str	x1, [x0]
  403208:	ldr	x0, [sp, #32]
  40320c:	bl	401f1c <ferror@plt+0x14c>
  403210:	mov	x1, x0
  403214:	adrp	x0, 418000 <ferror@plt+0x16230>
  403218:	add	x0, x0, #0x7f0
  40321c:	ldr	x0, [x0]
  403220:	cmp	x1, x0
  403224:	b.ls	403248 <ferror@plt+0x1478>  // b.plast
  403228:	ldr	x0, [sp, #32]
  40322c:	bl	401f1c <ferror@plt+0x14c>
  403230:	mov	x1, x0
  403234:	adrp	x0, 418000 <ferror@plt+0x16230>
  403238:	add	x0, x0, #0x7f0
  40323c:	str	x1, [x0]
  403240:	b	403248 <ferror@plt+0x1478>
  403244:	nop
  403248:	ldp	x29, x30, [sp], #80
  40324c:	ret
  403250:	stp	x29, x30, [sp, #-48]!
  403254:	mov	x29, sp
  403258:	str	x0, [sp, #40]
  40325c:	str	x1, [sp, #32]
  403260:	str	x2, [sp, #24]
  403264:	adrp	x0, 418000 <ferror@plt+0x16230>
  403268:	add	x0, x0, #0x7f8
  40326c:	ldr	w0, [x0]
  403270:	ldr	x2, [sp, #40]
  403274:	mov	w1, w0
  403278:	adrp	x0, 406000 <ferror@plt+0x4230>
  40327c:	add	x0, x0, #0x438
  403280:	bl	401d20 <printf@plt>
  403284:	adrp	x0, 418000 <ferror@plt+0x16230>
  403288:	add	x0, x0, #0x800
  40328c:	ldr	w0, [x0]
  403290:	ldr	x1, [sp, #32]
  403294:	bl	402cc0 <ferror@plt+0xef0>
  403298:	adrp	x0, 406000 <ferror@plt+0x4230>
  40329c:	add	x0, x0, #0x440
  4032a0:	bl	401d20 <printf@plt>
  4032a4:	adrp	x0, 418000 <ferror@plt+0x16230>
  4032a8:	add	x0, x0, #0x7fc
  4032ac:	ldr	w0, [x0]
  4032b0:	ldr	x1, [sp, #24]
  4032b4:	bl	402cc0 <ferror@plt+0xef0>
  4032b8:	mov	w0, #0xa                   	// #10
  4032bc:	bl	401d70 <putchar@plt>
  4032c0:	nop
  4032c4:	ldp	x29, x30, [sp], #48
  4032c8:	ret
  4032cc:	stp	x29, x30, [sp, #-80]!
  4032d0:	mov	x29, sp
  4032d4:	str	x19, [sp, #16]
  4032d8:	str	x0, [sp, #56]
  4032dc:	str	x1, [sp, #48]
  4032e0:	str	x2, [sp, #40]
  4032e4:	ldr	x0, [sp, #48]
  4032e8:	bl	401f34 <ferror@plt+0x164>
  4032ec:	str	w0, [sp, #76]
  4032f0:	ldr	w0, [sp, #76]
  4032f4:	cmp	w0, #0x0
  4032f8:	b.eq	403380 <ferror@plt+0x15b0>  // b.none
  4032fc:	ldr	x0, [sp, #48]
  403300:	bl	401f9c <ferror@plt+0x1cc>
  403304:	cmp	w0, #0x0
  403308:	b.ne	403384 <ferror@plt+0x15b4>  // b.any
  40330c:	ldr	x0, [sp, #48]
  403310:	bl	401f4c <ferror@plt+0x17c>
  403314:	cmp	w0, #0x0
  403318:	b.ne	403384 <ferror@plt+0x15b4>  // b.any
  40331c:	ldr	x0, [sp, #48]
  403320:	bl	401f74 <ferror@plt+0x1a4>
  403324:	cmp	w0, #0x0
  403328:	b.ne	403384 <ferror@plt+0x15b4>  // b.any
  40332c:	ldr	x0, [sp, #48]
  403330:	bl	401f04 <ferror@plt+0x134>
  403334:	str	x0, [sp, #64]
  403338:	adrp	x0, 418000 <ferror@plt+0x16230>
  40333c:	add	x0, x0, #0x7e8
  403340:	ldr	x1, [x0]
  403344:	ldr	x0, [sp, #64]
  403348:	add	x1, x1, x0
  40334c:	adrp	x0, 418000 <ferror@plt+0x16230>
  403350:	add	x0, x0, #0x7e8
  403354:	str	x1, [x0]
  403358:	ldr	x0, [sp, #48]
  40335c:	bl	401eec <ferror@plt+0x11c>
  403360:	mov	x19, x0
  403364:	ldr	x0, [sp, #48]
  403368:	bl	401f1c <ferror@plt+0x14c>
  40336c:	mov	x2, x0
  403370:	ldr	x1, [sp, #64]
  403374:	mov	x0, x19
  403378:	bl	403250 <ferror@plt+0x1480>
  40337c:	b	403384 <ferror@plt+0x15b4>
  403380:	nop
  403384:	ldr	x19, [sp, #16]
  403388:	ldp	x29, x30, [sp], #80
  40338c:	ret
  403390:	stp	x29, x30, [sp, #-32]!
  403394:	mov	x29, sp
  403398:	str	x0, [sp, #24]
  40339c:	adrp	x0, 418000 <ferror@plt+0x16230>
  4033a0:	add	x0, x0, #0x7e8
  4033a4:	str	xzr, [x0]
  4033a8:	adrp	x0, 418000 <ferror@plt+0x16230>
  4033ac:	add	x0, x0, #0x7f0
  4033b0:	str	xzr, [x0]
  4033b4:	adrp	x0, 418000 <ferror@plt+0x16230>
  4033b8:	add	x0, x0, #0x7f8
  4033bc:	str	wzr, [x0]
  4033c0:	mov	x2, #0x0                   	// #0
  4033c4:	adrp	x0, 403000 <ferror@plt+0x1230>
  4033c8:	add	x1, x0, #0x148
  4033cc:	ldr	x0, [sp, #24]
  4033d0:	bl	401d30 <bfd_map_over_sections@plt>
  4033d4:	adrp	x0, 418000 <ferror@plt+0x16230>
  4033d8:	add	x0, x0, #0x818
  4033dc:	ldr	w0, [x0]
  4033e0:	cmp	w0, #0x0
  4033e4:	b.eq	403434 <ferror@plt+0x1664>  // b.none
  4033e8:	adrp	x0, 418000 <ferror@plt+0x16230>
  4033ec:	add	x0, x0, #0x7f8
  4033f0:	ldr	w0, [x0]
  4033f4:	cmp	w0, #0x4
  4033f8:	b.gt	40340c <ferror@plt+0x163c>
  4033fc:	adrp	x0, 418000 <ferror@plt+0x16230>
  403400:	add	x0, x0, #0x7f8
  403404:	mov	w1, #0x5                   	// #5
  403408:	str	w1, [x0]
  40340c:	adrp	x0, 418000 <ferror@plt+0x16230>
  403410:	add	x0, x0, #0x7e8
  403414:	ldr	x1, [x0]
  403418:	adrp	x0, 418000 <ferror@plt+0x16230>
  40341c:	add	x0, x0, #0x820
  403420:	ldr	x0, [x0]
  403424:	add	x1, x1, x0
  403428:	adrp	x0, 418000 <ferror@plt+0x16230>
  40342c:	add	x0, x0, #0x7e8
  403430:	str	x1, [x0]
  403434:	adrp	x0, 418000 <ferror@plt+0x16230>
  403438:	add	x0, x0, #0x7f0
  40343c:	ldr	x0, [x0]
  403440:	bl	402c48 <ferror@plt+0xe78>
  403444:	mov	w1, w0
  403448:	adrp	x0, 418000 <ferror@plt+0x16230>
  40344c:	add	x0, x0, #0x7fc
  403450:	str	w1, [x0]
  403454:	adrp	x0, 418000 <ferror@plt+0x16230>
  403458:	add	x0, x0, #0x7fc
  40345c:	ldr	w0, [x0]
  403460:	cmp	w0, #0x3
  403464:	b.hi	403478 <ferror@plt+0x16a8>  // b.pmore
  403468:	adrp	x0, 418000 <ferror@plt+0x16230>
  40346c:	add	x0, x0, #0x7fc
  403470:	mov	w1, #0x4                   	// #4
  403474:	str	w1, [x0]
  403478:	adrp	x0, 418000 <ferror@plt+0x16230>
  40347c:	add	x0, x0, #0x7e8
  403480:	ldr	x0, [x0]
  403484:	bl	402c48 <ferror@plt+0xe78>
  403488:	mov	w1, w0
  40348c:	adrp	x0, 418000 <ferror@plt+0x16230>
  403490:	add	x0, x0, #0x800
  403494:	str	w1, [x0]
  403498:	adrp	x0, 418000 <ferror@plt+0x16230>
  40349c:	add	x0, x0, #0x800
  4034a0:	ldr	w0, [x0]
  4034a4:	cmp	w0, #0x3
  4034a8:	b.hi	4034bc <ferror@plt+0x16ec>  // b.pmore
  4034ac:	adrp	x0, 418000 <ferror@plt+0x16230>
  4034b0:	add	x0, x0, #0x800
  4034b4:	mov	w1, #0x4                   	// #4
  4034b8:	str	w1, [x0]
  4034bc:	adrp	x0, 418000 <ferror@plt+0x16230>
  4034c0:	add	x0, x0, #0x7e8
  4034c4:	str	xzr, [x0]
  4034c8:	ldr	x0, [sp, #24]
  4034cc:	bl	401fc4 <ferror@plt+0x1f4>
  4034d0:	mov	x1, x0
  4034d4:	adrp	x0, 406000 <ferror@plt+0x4230>
  4034d8:	add	x0, x0, #0x448
  4034dc:	bl	401d20 <printf@plt>
  4034e0:	ldr	x0, [sp, #24]
  4034e4:	ldr	x0, [x0, #208]
  4034e8:	cmp	x0, #0x0
  4034ec:	b.eq	40350c <ferror@plt+0x173c>  // b.none
  4034f0:	ldr	x0, [sp, #24]
  4034f4:	ldr	x0, [x0, #208]
  4034f8:	bl	401fc4 <ferror@plt+0x1f4>
  4034fc:	mov	x1, x0
  403500:	adrp	x0, 406000 <ferror@plt+0x4230>
  403504:	add	x0, x0, #0x428
  403508:	bl	401d20 <printf@plt>
  40350c:	adrp	x0, 418000 <ferror@plt+0x16230>
  403510:	add	x0, x0, #0x7f8
  403514:	ldr	w1, [x0]
  403518:	adrp	x0, 418000 <ferror@plt+0x16230>
  40351c:	add	x0, x0, #0x800
  403520:	ldr	w2, [x0]
  403524:	adrp	x0, 418000 <ferror@plt+0x16230>
  403528:	add	x0, x0, #0x7fc
  40352c:	ldr	w3, [x0]
  403530:	adrp	x0, 406000 <ferror@plt+0x4230>
  403534:	add	x6, x0, #0x450
  403538:	mov	w5, w3
  40353c:	adrp	x0, 406000 <ferror@plt+0x4230>
  403540:	add	x4, x0, #0x2f8
  403544:	mov	w3, w2
  403548:	adrp	x0, 406000 <ferror@plt+0x4230>
  40354c:	add	x2, x0, #0x458
  403550:	adrp	x0, 406000 <ferror@plt+0x4230>
  403554:	add	x0, x0, #0x460
  403558:	bl	401d20 <printf@plt>
  40355c:	mov	x2, #0x0                   	// #0
  403560:	adrp	x0, 403000 <ferror@plt+0x1230>
  403564:	add	x1, x0, #0x2cc
  403568:	ldr	x0, [sp, #24]
  40356c:	bl	401d30 <bfd_map_over_sections@plt>
  403570:	adrp	x0, 418000 <ferror@plt+0x16230>
  403574:	add	x0, x0, #0x818
  403578:	ldr	w0, [x0]
  40357c:	cmp	w0, #0x0
  403580:	b.eq	4035cc <ferror@plt+0x17fc>  // b.none
  403584:	adrp	x0, 418000 <ferror@plt+0x16230>
  403588:	add	x0, x0, #0x7e8
  40358c:	ldr	x1, [x0]
  403590:	adrp	x0, 418000 <ferror@plt+0x16230>
  403594:	add	x0, x0, #0x820
  403598:	ldr	x0, [x0]
  40359c:	add	x1, x1, x0
  4035a0:	adrp	x0, 418000 <ferror@plt+0x16230>
  4035a4:	add	x0, x0, #0x7e8
  4035a8:	str	x1, [x0]
  4035ac:	adrp	x0, 418000 <ferror@plt+0x16230>
  4035b0:	add	x0, x0, #0x820
  4035b4:	ldr	x0, [x0]
  4035b8:	mov	x2, #0x0                   	// #0
  4035bc:	mov	x1, x0
  4035c0:	adrp	x0, 406000 <ferror@plt+0x4230>
  4035c4:	add	x0, x0, #0x478
  4035c8:	bl	403250 <ferror@plt+0x1480>
  4035cc:	adrp	x0, 418000 <ferror@plt+0x16230>
  4035d0:	add	x0, x0, #0x7f8
  4035d4:	ldr	w1, [x0]
  4035d8:	adrp	x0, 406000 <ferror@plt+0x4230>
  4035dc:	add	x2, x0, #0x480
  4035e0:	adrp	x0, 406000 <ferror@plt+0x4230>
  4035e4:	add	x0, x0, #0x438
  4035e8:	bl	401d20 <printf@plt>
  4035ec:	adrp	x0, 418000 <ferror@plt+0x16230>
  4035f0:	add	x0, x0, #0x800
  4035f4:	ldr	w2, [x0]
  4035f8:	adrp	x0, 418000 <ferror@plt+0x16230>
  4035fc:	add	x0, x0, #0x7e8
  403600:	ldr	x0, [x0]
  403604:	mov	x1, x0
  403608:	mov	w0, w2
  40360c:	bl	402cc0 <ferror@plt+0xef0>
  403610:	adrp	x0, 406000 <ferror@plt+0x4230>
  403614:	add	x0, x0, #0x488
  403618:	bl	401bd0 <puts@plt>
  40361c:	nop
  403620:	ldp	x29, x30, [sp], #32
  403624:	ret
  403628:	stp	x29, x30, [sp, #-32]!
  40362c:	mov	x29, sp
  403630:	str	x0, [sp, #24]
  403634:	adrp	x0, 418000 <ferror@plt+0x16230>
  403638:	add	x0, x0, #0x818
  40363c:	ldr	w0, [x0]
  403640:	cmp	w0, #0x0
  403644:	b.eq	403650 <ferror@plt+0x1880>  // b.none
  403648:	ldr	x0, [sp, #24]
  40364c:	bl	402818 <ferror@plt+0xa48>
  403650:	adrp	x0, 418000 <ferror@plt+0x16230>
  403654:	add	x0, x0, #0x808
  403658:	ldr	w0, [x0]
  40365c:	cmp	w0, #0x1
  403660:	b.ne	403670 <ferror@plt+0x18a0>  // b.any
  403664:	ldr	x0, [sp, #24]
  403668:	bl	403390 <ferror@plt+0x15c0>
  40366c:	b	403678 <ferror@plt+0x18a8>
  403670:	ldr	x0, [sp, #24]
  403674:	bl	402e48 <ferror@plt+0x1078>
  403678:	nop
  40367c:	ldp	x29, x30, [sp], #32
  403680:	ret
  403684:	sub	sp, sp, #0x10
  403688:	str	x0, [sp, #8]
  40368c:	ldr	x0, [sp, #8]
  403690:	ldr	x0, [x0]
  403694:	add	sp, sp, #0x10
  403698:	ret
  40369c:	sub	sp, sp, #0x10
  4036a0:	str	x0, [sp, #8]
  4036a4:	ldr	x0, [sp, #8]
  4036a8:	ldr	x0, [x0]
  4036ac:	add	sp, sp, #0x10
  4036b0:	ret
  4036b4:	sub	sp, sp, #0x10
  4036b8:	str	x0, [sp, #8]
  4036bc:	ldr	x0, [sp, #8]
  4036c0:	ldrb	w0, [x0, #76]
  4036c4:	ubfx	x0, x0, #7, #1
  4036c8:	and	w0, w0, #0xff
  4036cc:	add	sp, sp, #0x10
  4036d0:	ret
  4036d4:	stp	x29, x30, [sp, #-48]!
  4036d8:	mov	x29, sp
  4036dc:	str	x0, [sp, #24]
  4036e0:	bl	401ab0 <bfd_get_error@plt>
  4036e4:	str	w0, [sp, #36]
  4036e8:	ldr	w0, [sp, #36]
  4036ec:	cmp	w0, #0x0
  4036f0:	b.ne	403708 <ferror@plt+0x1938>  // b.any
  4036f4:	adrp	x0, 406000 <ferror@plt+0x4230>
  4036f8:	add	x0, x0, #0x490
  4036fc:	bl	401da0 <gettext@plt>
  403700:	str	x0, [sp, #40]
  403704:	b	403714 <ferror@plt+0x1944>
  403708:	ldr	w0, [sp, #36]
  40370c:	bl	401ce0 <bfd_errmsg@plt>
  403710:	str	x0, [sp, #40]
  403714:	adrp	x0, 418000 <ferror@plt+0x16230>
  403718:	add	x0, x0, #0x378
  40371c:	ldr	x0, [x0]
  403720:	bl	401c80 <fflush@plt>
  403724:	ldr	x0, [sp, #24]
  403728:	cmp	x0, #0x0
  40372c:	b.eq	403768 <ferror@plt+0x1998>  // b.none
  403730:	adrp	x0, 418000 <ferror@plt+0x16230>
  403734:	add	x0, x0, #0x360
  403738:	ldr	x5, [x0]
  40373c:	adrp	x0, 418000 <ferror@plt+0x16230>
  403740:	add	x0, x0, #0x888
  403744:	ldr	x0, [x0]
  403748:	ldr	x4, [sp, #40]
  40374c:	ldr	x3, [sp, #24]
  403750:	mov	x2, x0
  403754:	adrp	x0, 406000 <ferror@plt+0x4230>
  403758:	add	x1, x0, #0x4a8
  40375c:	mov	x0, x5
  403760:	bl	401db0 <fprintf@plt>
  403764:	b	403798 <ferror@plt+0x19c8>
  403768:	adrp	x0, 418000 <ferror@plt+0x16230>
  40376c:	add	x0, x0, #0x360
  403770:	ldr	x4, [x0]
  403774:	adrp	x0, 418000 <ferror@plt+0x16230>
  403778:	add	x0, x0, #0x888
  40377c:	ldr	x0, [x0]
  403780:	ldr	x3, [sp, #40]
  403784:	mov	x2, x0
  403788:	adrp	x0, 406000 <ferror@plt+0x4230>
  40378c:	add	x1, x0, #0x4b8
  403790:	mov	x0, x4
  403794:	bl	401db0 <fprintf@plt>
  403798:	nop
  40379c:	ldp	x29, x30, [sp], #48
  4037a0:	ret
  4037a4:	stp	x29, x30, [sp, #-304]!
  4037a8:	mov	x29, sp
  4037ac:	str	x0, [sp, #72]
  4037b0:	str	x1, [sp, #64]
  4037b4:	str	x2, [sp, #56]
  4037b8:	str	x3, [sp, #48]
  4037bc:	str	x4, [sp, #272]
  4037c0:	str	x5, [sp, #280]
  4037c4:	str	x6, [sp, #288]
  4037c8:	str	x7, [sp, #296]
  4037cc:	str	q0, [sp, #144]
  4037d0:	str	q1, [sp, #160]
  4037d4:	str	q2, [sp, #176]
  4037d8:	str	q3, [sp, #192]
  4037dc:	str	q4, [sp, #208]
  4037e0:	str	q5, [sp, #224]
  4037e4:	str	q6, [sp, #240]
  4037e8:	str	q7, [sp, #256]
  4037ec:	bl	401ab0 <bfd_get_error@plt>
  4037f0:	str	w0, [sp, #124]
  4037f4:	ldr	w0, [sp, #124]
  4037f8:	cmp	w0, #0x0
  4037fc:	b.ne	403814 <ferror@plt+0x1a44>  // b.any
  403800:	adrp	x0, 406000 <ferror@plt+0x4230>
  403804:	add	x0, x0, #0x490
  403808:	bl	401da0 <gettext@plt>
  40380c:	str	x0, [sp, #136]
  403810:	b	403820 <ferror@plt+0x1a50>
  403814:	ldr	w0, [sp, #124]
  403818:	bl	401ce0 <bfd_errmsg@plt>
  40381c:	str	x0, [sp, #136]
  403820:	adrp	x0, 418000 <ferror@plt+0x16230>
  403824:	add	x0, x0, #0x378
  403828:	ldr	x0, [x0]
  40382c:	bl	401c80 <fflush@plt>
  403830:	str	xzr, [sp, #128]
  403834:	add	x0, sp, #0x130
  403838:	str	x0, [sp, #88]
  40383c:	add	x0, sp, #0x130
  403840:	str	x0, [sp, #96]
  403844:	add	x0, sp, #0x110
  403848:	str	x0, [sp, #104]
  40384c:	mov	w0, #0xffffffe0            	// #-32
  403850:	str	w0, [sp, #112]
  403854:	mov	w0, #0xffffff80            	// #-128
  403858:	str	w0, [sp, #116]
  40385c:	adrp	x0, 418000 <ferror@plt+0x16230>
  403860:	add	x0, x0, #0x360
  403864:	ldr	x1, [x0]
  403868:	adrp	x0, 418000 <ferror@plt+0x16230>
  40386c:	add	x0, x0, #0x888
  403870:	ldr	x0, [x0]
  403874:	bl	401980 <fputs@plt>
  403878:	ldr	x0, [sp, #64]
  40387c:	cmp	x0, #0x0
  403880:	b.eq	4038b4 <ferror@plt+0x1ae4>  // b.none
  403884:	ldr	x0, [sp, #72]
  403888:	cmp	x0, #0x0
  40388c:	b.ne	40389c <ferror@plt+0x1acc>  // b.any
  403890:	ldr	x0, [sp, #64]
  403894:	bl	404ab0 <ferror@plt+0x2ce0>
  403898:	str	x0, [sp, #72]
  40389c:	ldr	x0, [sp, #56]
  4038a0:	cmp	x0, #0x0
  4038a4:	b.eq	4038b4 <ferror@plt+0x1ae4>  // b.none
  4038a8:	ldr	x0, [sp, #56]
  4038ac:	bl	403684 <ferror@plt+0x18b4>
  4038b0:	str	x0, [sp, #128]
  4038b4:	ldr	x0, [sp, #128]
  4038b8:	cmp	x0, #0x0
  4038bc:	b.eq	4038e8 <ferror@plt+0x1b18>  // b.none
  4038c0:	adrp	x0, 418000 <ferror@plt+0x16230>
  4038c4:	add	x0, x0, #0x360
  4038c8:	ldr	x4, [x0]
  4038cc:	ldr	x3, [sp, #128]
  4038d0:	ldr	x2, [sp, #72]
  4038d4:	adrp	x0, 406000 <ferror@plt+0x4230>
  4038d8:	add	x1, x0, #0x4c0
  4038dc:	mov	x0, x4
  4038e0:	bl	401db0 <fprintf@plt>
  4038e4:	b	403908 <ferror@plt+0x1b38>
  4038e8:	adrp	x0, 418000 <ferror@plt+0x16230>
  4038ec:	add	x0, x0, #0x360
  4038f0:	ldr	x3, [x0]
  4038f4:	ldr	x2, [sp, #72]
  4038f8:	adrp	x0, 406000 <ferror@plt+0x4230>
  4038fc:	add	x1, x0, #0x4d0
  403900:	mov	x0, x3
  403904:	bl	401db0 <fprintf@plt>
  403908:	ldr	x0, [sp, #48]
  40390c:	cmp	x0, #0x0
  403910:	b.eq	403970 <ferror@plt+0x1ba0>  // b.none
  403914:	adrp	x0, 418000 <ferror@plt+0x16230>
  403918:	add	x0, x0, #0x360
  40391c:	ldr	x0, [x0]
  403920:	mov	x3, x0
  403924:	mov	x2, #0x2                   	// #2
  403928:	mov	x1, #0x1                   	// #1
  40392c:	adrp	x0, 406000 <ferror@plt+0x4230>
  403930:	add	x0, x0, #0x4d8
  403934:	bl	401c60 <fwrite@plt>
  403938:	adrp	x0, 418000 <ferror@plt+0x16230>
  40393c:	add	x0, x0, #0x360
  403940:	ldr	x4, [x0]
  403944:	add	x2, sp, #0x10
  403948:	add	x3, sp, #0x58
  40394c:	ldp	x0, x1, [x3]
  403950:	stp	x0, x1, [x2]
  403954:	ldp	x0, x1, [x3, #16]
  403958:	stp	x0, x1, [x2, #16]
  40395c:	add	x0, sp, #0x10
  403960:	mov	x2, x0
  403964:	ldr	x1, [sp, #48]
  403968:	mov	x0, x4
  40396c:	bl	401d10 <vfprintf@plt>
  403970:	adrp	x0, 418000 <ferror@plt+0x16230>
  403974:	add	x0, x0, #0x360
  403978:	ldr	x3, [x0]
  40397c:	ldr	x2, [sp, #136]
  403980:	adrp	x0, 406000 <ferror@plt+0x4230>
  403984:	add	x1, x0, #0x4e0
  403988:	mov	x0, x3
  40398c:	bl	401db0 <fprintf@plt>
  403990:	nop
  403994:	ldp	x29, x30, [sp], #304
  403998:	ret
  40399c:	stp	x29, x30, [sp, #-32]!
  4039a0:	mov	x29, sp
  4039a4:	str	x0, [sp, #24]
  4039a8:	ldr	x0, [sp, #24]
  4039ac:	bl	4036d4 <ferror@plt+0x1904>
  4039b0:	mov	w0, #0x1                   	// #1
  4039b4:	bl	401cb0 <xexit@plt>
  4039b8:	stp	x29, x30, [sp, #-80]!
  4039bc:	mov	x29, sp
  4039c0:	str	x19, [sp, #16]
  4039c4:	str	x0, [sp, #72]
  4039c8:	mov	x19, x1
  4039cc:	adrp	x0, 418000 <ferror@plt+0x16230>
  4039d0:	add	x0, x0, #0x378
  4039d4:	ldr	x0, [x0]
  4039d8:	bl	401c80 <fflush@plt>
  4039dc:	adrp	x0, 418000 <ferror@plt+0x16230>
  4039e0:	add	x0, x0, #0x360
  4039e4:	ldr	x3, [x0]
  4039e8:	adrp	x0, 418000 <ferror@plt+0x16230>
  4039ec:	add	x0, x0, #0x888
  4039f0:	ldr	x0, [x0]
  4039f4:	mov	x2, x0
  4039f8:	adrp	x0, 406000 <ferror@plt+0x4230>
  4039fc:	add	x1, x0, #0x4e8
  403a00:	mov	x0, x3
  403a04:	bl	401db0 <fprintf@plt>
  403a08:	adrp	x0, 418000 <ferror@plt+0x16230>
  403a0c:	add	x0, x0, #0x360
  403a10:	ldr	x4, [x0]
  403a14:	add	x2, sp, #0x20
  403a18:	mov	x3, x19
  403a1c:	ldp	x0, x1, [x3]
  403a20:	stp	x0, x1, [x2]
  403a24:	ldp	x0, x1, [x3, #16]
  403a28:	stp	x0, x1, [x2, #16]
  403a2c:	add	x0, sp, #0x20
  403a30:	mov	x2, x0
  403a34:	ldr	x1, [sp, #72]
  403a38:	mov	x0, x4
  403a3c:	bl	401d10 <vfprintf@plt>
  403a40:	adrp	x0, 418000 <ferror@plt+0x16230>
  403a44:	add	x0, x0, #0x360
  403a48:	ldr	x0, [x0]
  403a4c:	mov	x1, x0
  403a50:	mov	w0, #0xa                   	// #10
  403a54:	bl	401a00 <putc@plt>
  403a58:	nop
  403a5c:	ldr	x19, [sp, #16]
  403a60:	ldp	x29, x30, [sp], #80
  403a64:	ret
  403a68:	stp	x29, x30, [sp, #-288]!
  403a6c:	mov	x29, sp
  403a70:	str	x0, [sp, #56]
  403a74:	str	x1, [sp, #232]
  403a78:	str	x2, [sp, #240]
  403a7c:	str	x3, [sp, #248]
  403a80:	str	x4, [sp, #256]
  403a84:	str	x5, [sp, #264]
  403a88:	str	x6, [sp, #272]
  403a8c:	str	x7, [sp, #280]
  403a90:	str	q0, [sp, #96]
  403a94:	str	q1, [sp, #112]
  403a98:	str	q2, [sp, #128]
  403a9c:	str	q3, [sp, #144]
  403aa0:	str	q4, [sp, #160]
  403aa4:	str	q5, [sp, #176]
  403aa8:	str	q6, [sp, #192]
  403aac:	str	q7, [sp, #208]
  403ab0:	add	x0, sp, #0x120
  403ab4:	str	x0, [sp, #64]
  403ab8:	add	x0, sp, #0x120
  403abc:	str	x0, [sp, #72]
  403ac0:	add	x0, sp, #0xe0
  403ac4:	str	x0, [sp, #80]
  403ac8:	mov	w0, #0xffffffc8            	// #-56
  403acc:	str	w0, [sp, #88]
  403ad0:	mov	w0, #0xffffff80            	// #-128
  403ad4:	str	w0, [sp, #92]
  403ad8:	add	x2, sp, #0x10
  403adc:	add	x3, sp, #0x40
  403ae0:	ldp	x0, x1, [x3]
  403ae4:	stp	x0, x1, [x2]
  403ae8:	ldp	x0, x1, [x3, #16]
  403aec:	stp	x0, x1, [x2, #16]
  403af0:	add	x0, sp, #0x10
  403af4:	mov	x1, x0
  403af8:	ldr	x0, [sp, #56]
  403afc:	bl	4039b8 <ferror@plt+0x1be8>
  403b00:	mov	w0, #0x1                   	// #1
  403b04:	bl	401cb0 <xexit@plt>
  403b08:	stp	x29, x30, [sp, #-288]!
  403b0c:	mov	x29, sp
  403b10:	str	x0, [sp, #56]
  403b14:	str	x1, [sp, #232]
  403b18:	str	x2, [sp, #240]
  403b1c:	str	x3, [sp, #248]
  403b20:	str	x4, [sp, #256]
  403b24:	str	x5, [sp, #264]
  403b28:	str	x6, [sp, #272]
  403b2c:	str	x7, [sp, #280]
  403b30:	str	q0, [sp, #96]
  403b34:	str	q1, [sp, #112]
  403b38:	str	q2, [sp, #128]
  403b3c:	str	q3, [sp, #144]
  403b40:	str	q4, [sp, #160]
  403b44:	str	q5, [sp, #176]
  403b48:	str	q6, [sp, #192]
  403b4c:	str	q7, [sp, #208]
  403b50:	add	x0, sp, #0x120
  403b54:	str	x0, [sp, #64]
  403b58:	add	x0, sp, #0x120
  403b5c:	str	x0, [sp, #72]
  403b60:	add	x0, sp, #0xe0
  403b64:	str	x0, [sp, #80]
  403b68:	mov	w0, #0xffffffc8            	// #-56
  403b6c:	str	w0, [sp, #88]
  403b70:	mov	w0, #0xffffff80            	// #-128
  403b74:	str	w0, [sp, #92]
  403b78:	add	x2, sp, #0x10
  403b7c:	add	x3, sp, #0x40
  403b80:	ldp	x0, x1, [x3]
  403b84:	stp	x0, x1, [x2]
  403b88:	ldp	x0, x1, [x3, #16]
  403b8c:	stp	x0, x1, [x2, #16]
  403b90:	add	x0, sp, #0x10
  403b94:	mov	x1, x0
  403b98:	ldr	x0, [sp, #56]
  403b9c:	bl	4039b8 <ferror@plt+0x1be8>
  403ba0:	nop
  403ba4:	ldp	x29, x30, [sp], #288
  403ba8:	ret
  403bac:	stp	x29, x30, [sp, #-48]!
  403bb0:	mov	x29, sp
  403bb4:	str	x19, [sp, #16]
  403bb8:	adrp	x0, 406000 <ferror@plt+0x4230>
  403bbc:	add	x0, x0, #0x4f0
  403bc0:	str	x0, [sp, #40]
  403bc4:	ldr	x0, [sp, #40]
  403bc8:	bl	4019d0 <bfd_set_default_target@plt>
  403bcc:	cmp	w0, #0x0
  403bd0:	b.ne	403bfc <ferror@plt+0x1e2c>  // b.any
  403bd4:	adrp	x0, 406000 <ferror@plt+0x4230>
  403bd8:	add	x0, x0, #0x510
  403bdc:	bl	401da0 <gettext@plt>
  403be0:	mov	x19, x0
  403be4:	bl	401ab0 <bfd_get_error@plt>
  403be8:	bl	401ce0 <bfd_errmsg@plt>
  403bec:	mov	x2, x0
  403bf0:	ldr	x1, [sp, #40]
  403bf4:	mov	x0, x19
  403bf8:	bl	403a68 <ferror@plt+0x1c98>
  403bfc:	nop
  403c00:	ldr	x19, [sp, #16]
  403c04:	ldp	x29, x30, [sp], #48
  403c08:	ret
  403c0c:	stp	x29, x30, [sp, #-48]!
  403c10:	mov	x29, sp
  403c14:	str	x19, [sp, #16]
  403c18:	str	x0, [sp, #40]
  403c1c:	adrp	x0, 418000 <ferror@plt+0x16230>
  403c20:	add	x0, x0, #0x378
  403c24:	ldr	x0, [x0]
  403c28:	bl	401c80 <fflush@plt>
  403c2c:	adrp	x0, 418000 <ferror@plt+0x16230>
  403c30:	add	x0, x0, #0x360
  403c34:	ldr	x19, [x0]
  403c38:	adrp	x0, 406000 <ferror@plt+0x4230>
  403c3c:	add	x0, x0, #0x540
  403c40:	bl	401da0 <gettext@plt>
  403c44:	mov	x1, x0
  403c48:	adrp	x0, 418000 <ferror@plt+0x16230>
  403c4c:	add	x0, x0, #0x888
  403c50:	ldr	x0, [x0]
  403c54:	mov	x2, x0
  403c58:	mov	x0, x19
  403c5c:	bl	401db0 <fprintf@plt>
  403c60:	b	403c94 <ferror@plt+0x1ec4>
  403c64:	adrp	x0, 418000 <ferror@plt+0x16230>
  403c68:	add	x0, x0, #0x360
  403c6c:	ldr	x3, [x0]
  403c70:	ldr	x0, [sp, #40]
  403c74:	add	x1, x0, #0x8
  403c78:	str	x1, [sp, #40]
  403c7c:	ldr	x0, [x0]
  403c80:	mov	x2, x0
  403c84:	adrp	x0, 406000 <ferror@plt+0x4230>
  403c88:	add	x1, x0, #0x558
  403c8c:	mov	x0, x3
  403c90:	bl	401db0 <fprintf@plt>
  403c94:	ldr	x0, [sp, #40]
  403c98:	ldr	x0, [x0]
  403c9c:	cmp	x0, #0x0
  403ca0:	b.ne	403c64 <ferror@plt+0x1e94>  // b.any
  403ca4:	adrp	x0, 418000 <ferror@plt+0x16230>
  403ca8:	add	x0, x0, #0x360
  403cac:	ldr	x0, [x0]
  403cb0:	mov	x1, x0
  403cb4:	mov	w0, #0xa                   	// #10
  403cb8:	bl	401a10 <fputc@plt>
  403cbc:	nop
  403cc0:	ldr	x19, [sp, #16]
  403cc4:	ldp	x29, x30, [sp], #48
  403cc8:	ret
  403ccc:	stp	x29, x30, [sp, #-48]!
  403cd0:	mov	x29, sp
  403cd4:	str	x0, [sp, #24]
  403cd8:	str	x1, [sp, #16]
  403cdc:	ldr	x0, [sp, #24]
  403ce0:	cmp	x0, #0x0
  403ce4:	b.ne	403d04 <ferror@plt+0x1f34>  // b.any
  403ce8:	adrp	x0, 406000 <ferror@plt+0x4230>
  403cec:	add	x0, x0, #0x560
  403cf0:	bl	401da0 <gettext@plt>
  403cf4:	mov	x1, x0
  403cf8:	ldr	x0, [sp, #16]
  403cfc:	bl	401db0 <fprintf@plt>
  403d00:	b	403d20 <ferror@plt+0x1f50>
  403d04:	adrp	x0, 406000 <ferror@plt+0x4230>
  403d08:	add	x0, x0, #0x578
  403d0c:	bl	401da0 <gettext@plt>
  403d10:	ldr	x2, [sp, #24]
  403d14:	mov	x1, x0
  403d18:	ldr	x0, [sp, #16]
  403d1c:	bl	401db0 <fprintf@plt>
  403d20:	bl	401a90 <bfd_target_list@plt>
  403d24:	str	x0, [sp, #32]
  403d28:	str	wzr, [sp, #44]
  403d2c:	b	403d64 <ferror@plt+0x1f94>
  403d30:	ldrsw	x0, [sp, #44]
  403d34:	lsl	x0, x0, #3
  403d38:	ldr	x1, [sp, #32]
  403d3c:	add	x0, x1, x0
  403d40:	ldr	x0, [x0]
  403d44:	mov	x2, x0
  403d48:	adrp	x0, 406000 <ferror@plt+0x4230>
  403d4c:	add	x1, x0, #0x558
  403d50:	ldr	x0, [sp, #16]
  403d54:	bl	401db0 <fprintf@plt>
  403d58:	ldr	w0, [sp, #44]
  403d5c:	add	w0, w0, #0x1
  403d60:	str	w0, [sp, #44]
  403d64:	ldrsw	x0, [sp, #44]
  403d68:	lsl	x0, x0, #3
  403d6c:	ldr	x1, [sp, #32]
  403d70:	add	x0, x1, x0
  403d74:	ldr	x0, [x0]
  403d78:	cmp	x0, #0x0
  403d7c:	b.ne	403d30 <ferror@plt+0x1f60>  // b.any
  403d80:	ldr	x1, [sp, #16]
  403d84:	mov	w0, #0xa                   	// #10
  403d88:	bl	401a10 <fputc@plt>
  403d8c:	ldr	x0, [sp, #32]
  403d90:	bl	401c40 <free@plt>
  403d94:	nop
  403d98:	ldp	x29, x30, [sp], #48
  403d9c:	ret
  403da0:	stp	x29, x30, [sp, #-48]!
  403da4:	mov	x29, sp
  403da8:	str	x0, [sp, #24]
  403dac:	str	x1, [sp, #16]
  403db0:	ldr	x0, [sp, #24]
  403db4:	cmp	x0, #0x0
  403db8:	b.ne	403dd8 <ferror@plt+0x2008>  // b.any
  403dbc:	adrp	x0, 406000 <ferror@plt+0x4230>
  403dc0:	add	x0, x0, #0x590
  403dc4:	bl	401da0 <gettext@plt>
  403dc8:	mov	x1, x0
  403dcc:	ldr	x0, [sp, #16]
  403dd0:	bl	401db0 <fprintf@plt>
  403dd4:	b	403df4 <ferror@plt+0x2024>
  403dd8:	adrp	x0, 406000 <ferror@plt+0x4230>
  403ddc:	add	x0, x0, #0x5b0
  403de0:	bl	401da0 <gettext@plt>
  403de4:	ldr	x2, [sp, #24]
  403de8:	mov	x1, x0
  403dec:	ldr	x0, [sp, #16]
  403df0:	bl	401db0 <fprintf@plt>
  403df4:	bl	4019c0 <bfd_arch_list@plt>
  403df8:	str	x0, [sp, #32]
  403dfc:	ldr	x0, [sp, #32]
  403e00:	str	x0, [sp, #40]
  403e04:	b	403e30 <ferror@plt+0x2060>
  403e08:	ldr	x0, [sp, #40]
  403e0c:	ldr	x0, [x0]
  403e10:	mov	x2, x0
  403e14:	adrp	x0, 406000 <ferror@plt+0x4230>
  403e18:	add	x1, x0, #0x558
  403e1c:	ldr	x0, [sp, #16]
  403e20:	bl	401db0 <fprintf@plt>
  403e24:	ldr	x0, [sp, #40]
  403e28:	add	x0, x0, #0x8
  403e2c:	str	x0, [sp, #40]
  403e30:	ldr	x0, [sp, #40]
  403e34:	ldr	x0, [x0]
  403e38:	cmp	x0, #0x0
  403e3c:	b.ne	403e08 <ferror@plt+0x2038>  // b.any
  403e40:	ldr	x1, [sp, #16]
  403e44:	mov	w0, #0xa                   	// #10
  403e48:	bl	401a10 <fputc@plt>
  403e4c:	ldr	x0, [sp, #32]
  403e50:	bl	401c40 <free@plt>
  403e54:	nop
  403e58:	ldp	x29, x30, [sp], #48
  403e5c:	ret
  403e60:	stp	x29, x30, [sp, #-32]!
  403e64:	mov	x29, sp
  403e68:	str	w0, [sp, #28]
  403e6c:	ldr	w0, [sp, #28]
  403e70:	cmp	w0, #0x0
  403e74:	b.eq	403e88 <ferror@plt+0x20b8>  // b.none
  403e78:	ldr	w0, [sp, #28]
  403e7c:	cmp	w0, #0x1
  403e80:	b.eq	403e98 <ferror@plt+0x20c8>  // b.none
  403e84:	b	403ea8 <ferror@plt+0x20d8>
  403e88:	adrp	x0, 406000 <ferror@plt+0x4230>
  403e8c:	add	x0, x0, #0x5d0
  403e90:	bl	401da0 <gettext@plt>
  403e94:	b	403eb4 <ferror@plt+0x20e4>
  403e98:	adrp	x0, 406000 <ferror@plt+0x4230>
  403e9c:	add	x0, x0, #0x5e0
  403ea0:	bl	401da0 <gettext@plt>
  403ea4:	b	403eb4 <ferror@plt+0x20e4>
  403ea8:	adrp	x0, 406000 <ferror@plt+0x4230>
  403eac:	add	x0, x0, #0x5f0
  403eb0:	bl	401da0 <gettext@plt>
  403eb4:	ldp	x29, x30, [sp], #32
  403eb8:	ret
  403ebc:	stp	x29, x30, [sp, #-112]!
  403ec0:	mov	x29, sp
  403ec4:	stp	x19, x20, [sp, #16]
  403ec8:	str	x21, [sp, #32]
  403ecc:	str	x0, [sp, #56]
  403ed0:	str	x1, [sp, #48]
  403ed4:	ldr	x0, [sp, #48]
  403ed8:	str	x0, [sp, #96]
  403edc:	ldr	x0, [sp, #96]
  403ee0:	ldr	w0, [x0, #12]
  403ee4:	add	w1, w0, #0x1
  403ee8:	ldr	x0, [sp, #96]
  403eec:	str	w1, [x0, #12]
  403ef0:	ldr	x0, [sp, #96]
  403ef4:	ldr	w0, [x0, #12]
  403ef8:	sxtw	x1, w0
  403efc:	mov	x0, x1
  403f00:	lsl	x0, x0, #1
  403f04:	add	x0, x0, x1
  403f08:	lsl	x0, x0, #5
  403f0c:	str	x0, [sp, #88]
  403f10:	ldr	x0, [sp, #96]
  403f14:	ldr	x0, [x0, #16]
  403f18:	ldr	x1, [sp, #88]
  403f1c:	cmp	x1, x0
  403f20:	b.ls	403fb8 <ferror@plt+0x21e8>  // b.plast
  403f24:	ldr	x0, [sp, #96]
  403f28:	ldr	w0, [x0, #12]
  403f2c:	cmp	w0, #0x3f
  403f30:	b.le	403f54 <ferror@plt+0x2184>
  403f34:	ldr	x0, [sp, #96]
  403f38:	ldr	w0, [x0, #12]
  403f3c:	sxtw	x1, w0
  403f40:	mov	x0, x1
  403f44:	lsl	x0, x0, #1
  403f48:	add	x0, x0, x1
  403f4c:	lsl	x0, x0, #6
  403f50:	b	403f58 <ferror@plt+0x2188>
  403f54:	mov	x0, #0x3000                	// #12288
  403f58:	str	x0, [sp, #80]
  403f5c:	ldr	x0, [sp, #96]
  403f60:	ldr	x0, [x0, #24]
  403f64:	ldr	x1, [sp, #80]
  403f68:	bl	401a70 <xrealloc@plt>
  403f6c:	mov	x1, x0
  403f70:	ldr	x0, [sp, #96]
  403f74:	str	x1, [x0, #24]
  403f78:	ldr	x0, [sp, #96]
  403f7c:	ldr	x1, [x0, #24]
  403f80:	ldr	x0, [sp, #96]
  403f84:	ldr	x0, [x0, #16]
  403f88:	add	x3, x1, x0
  403f8c:	ldr	x0, [sp, #96]
  403f90:	ldr	x0, [x0, #16]
  403f94:	ldr	x1, [sp, #80]
  403f98:	sub	x0, x1, x0
  403f9c:	mov	x2, x0
  403fa0:	mov	w1, #0x0                   	// #0
  403fa4:	mov	x0, x3
  403fa8:	bl	401ac0 <memset@plt>
  403fac:	ldr	x0, [sp, #96]
  403fb0:	ldr	x1, [sp, #80]
  403fb4:	str	x1, [x0, #16]
  403fb8:	ldr	x0, [sp, #96]
  403fbc:	ldr	x2, [x0, #24]
  403fc0:	ldr	x0, [sp, #96]
  403fc4:	ldr	w0, [x0, #12]
  403fc8:	sxtw	x1, w0
  403fcc:	mov	x0, x1
  403fd0:	lsl	x0, x0, #1
  403fd4:	add	x0, x0, x1
  403fd8:	lsl	x0, x0, #5
  403fdc:	sub	x0, x0, #0x60
  403fe0:	add	x0, x2, x0
  403fe4:	ldr	x1, [sp, #56]
  403fe8:	ldr	x1, [x1]
  403fec:	str	x1, [x0]
  403ff0:	adrp	x0, 406000 <ferror@plt+0x4230>
  403ff4:	add	x0, x0, #0x608
  403ff8:	bl	401da0 <gettext@plt>
  403ffc:	mov	x20, x0
  404000:	ldr	x0, [sp, #56]
  404004:	ldr	x19, [x0]
  404008:	ldr	x0, [sp, #56]
  40400c:	ldr	w0, [x0, #16]
  404010:	bl	403e60 <ferror@plt+0x2090>
  404014:	mov	x21, x0
  404018:	ldr	x0, [sp, #56]
  40401c:	ldr	w0, [x0, #12]
  404020:	bl	403e60 <ferror@plt+0x2090>
  404024:	mov	x3, x0
  404028:	mov	x2, x21
  40402c:	mov	x1, x19
  404030:	mov	x0, x20
  404034:	bl	401d20 <printf@plt>
  404038:	ldr	x0, [sp, #96]
  40403c:	ldr	x2, [x0]
  404040:	ldr	x0, [sp, #56]
  404044:	ldr	x0, [x0]
  404048:	mov	x1, x0
  40404c:	mov	x0, x2
  404050:	bl	401c50 <bfd_openw@plt>
  404054:	str	x0, [sp, #72]
  404058:	ldr	x0, [sp, #72]
  40405c:	cmp	x0, #0x0
  404060:	b.ne	404080 <ferror@plt+0x22b0>  // b.any
  404064:	ldr	x0, [sp, #96]
  404068:	ldr	x0, [x0]
  40406c:	bl	4036d4 <ferror@plt+0x1904>
  404070:	ldr	x0, [sp, #96]
  404074:	mov	w1, #0x1                   	// #1
  404078:	str	w1, [x0, #8]
  40407c:	b	404164 <ferror@plt+0x2394>
  404080:	mov	w1, #0x1                   	// #1
  404084:	ldr	x0, [sp, #72]
  404088:	bl	401b70 <bfd_set_format@plt>
  40408c:	cmp	w0, #0x0
  404090:	b.ne	4040bc <ferror@plt+0x22ec>  // b.any
  404094:	bl	401ab0 <bfd_get_error@plt>
  404098:	cmp	w0, #0x5
  40409c:	b.eq	404164 <ferror@plt+0x2394>  // b.none
  4040a0:	ldr	x0, [sp, #56]
  4040a4:	ldr	x0, [x0]
  4040a8:	bl	4036d4 <ferror@plt+0x1904>
  4040ac:	ldr	x0, [sp, #96]
  4040b0:	mov	w1, #0x1                   	// #1
  4040b4:	str	w1, [x0, #8]
  4040b8:	b	404164 <ferror@plt+0x2394>
  4040bc:	mov	w0, #0x2                   	// #2
  4040c0:	str	w0, [sp, #108]
  4040c4:	b	404158 <ferror@plt+0x2388>
  4040c8:	ldr	x0, [sp, #72]
  4040cc:	ldr	x0, [x0, #8]
  4040d0:	ldr	x3, [x0, #656]
  4040d4:	mov	x2, #0x0                   	// #0
  4040d8:	ldr	w1, [sp, #108]
  4040dc:	ldr	x0, [sp, #72]
  4040e0:	blr	x3
  4040e4:	cmp	w0, #0x0
  4040e8:	b.eq	40414c <ferror@plt+0x237c>  // b.none
  4040ec:	mov	x1, #0x0                   	// #0
  4040f0:	ldr	w0, [sp, #108]
  4040f4:	bl	401c10 <bfd_printable_arch_mach@plt>
  4040f8:	mov	x1, x0
  4040fc:	adrp	x0, 406000 <ferror@plt+0x4230>
  404100:	add	x0, x0, #0x628
  404104:	bl	401d20 <printf@plt>
  404108:	ldr	x0, [sp, #96]
  40410c:	ldr	x2, [x0, #24]
  404110:	ldr	x0, [sp, #96]
  404114:	ldr	w0, [x0, #12]
  404118:	sxtw	x1, w0
  40411c:	mov	x0, x1
  404120:	lsl	x0, x0, #1
  404124:	add	x0, x0, x1
  404128:	lsl	x0, x0, #5
  40412c:	sub	x0, x0, #0x60
  404130:	add	x1, x2, x0
  404134:	ldr	w0, [sp, #108]
  404138:	sub	w0, w0, #0x2
  40413c:	mov	w0, w0
  404140:	add	x0, x1, x0
  404144:	mov	w1, #0x1                   	// #1
  404148:	strb	w1, [x0, #8]
  40414c:	ldr	w0, [sp, #108]
  404150:	add	w0, w0, #0x1
  404154:	str	w0, [sp, #108]
  404158:	ldr	w0, [sp, #108]
  40415c:	cmp	w0, #0x58
  404160:	b.ls	4040c8 <ferror@plt+0x22f8>  // b.plast
  404164:	ldr	x0, [sp, #72]
  404168:	cmp	x0, #0x0
  40416c:	b.eq	404178 <ferror@plt+0x23a8>  // b.none
  404170:	ldr	x0, [sp, #72]
  404174:	bl	401bc0 <bfd_close_all_done@plt>
  404178:	ldr	x0, [sp, #96]
  40417c:	ldr	w0, [x0, #8]
  404180:	ldp	x19, x20, [sp, #16]
  404184:	ldr	x21, [sp, #32]
  404188:	ldp	x29, x30, [sp], #112
  40418c:	ret
  404190:	stp	x29, x30, [sp, #-32]!
  404194:	mov	x29, sp
  404198:	str	x0, [sp, #24]
  40419c:	mov	x0, #0x0                   	// #0
  4041a0:	bl	405dfc <ferror@plt+0x402c>
  4041a4:	mov	x1, x0
  4041a8:	ldr	x0, [sp, #24]
  4041ac:	str	x1, [x0]
  4041b0:	ldr	x0, [sp, #24]
  4041b4:	str	wzr, [x0, #8]
  4041b8:	ldr	x0, [sp, #24]
  4041bc:	str	wzr, [x0, #12]
  4041c0:	ldr	x0, [sp, #24]
  4041c4:	str	xzr, [x0, #16]
  4041c8:	ldr	x0, [sp, #24]
  4041cc:	str	xzr, [x0, #24]
  4041d0:	ldr	x1, [sp, #24]
  4041d4:	adrp	x0, 403000 <ferror@plt+0x1230>
  4041d8:	add	x0, x0, #0xebc
  4041dc:	bl	401c30 <bfd_iterate_over_targets@plt>
  4041e0:	ldr	x0, [sp, #24]
  4041e4:	ldr	x0, [x0]
  4041e8:	bl	401d90 <unlink@plt>
  4041ec:	ldr	x0, [sp, #24]
  4041f0:	ldr	x0, [x0]
  4041f4:	bl	401c40 <free@plt>
  4041f8:	nop
  4041fc:	ldp	x29, x30, [sp], #32
  404200:	ret
  404204:	stp	x29, x30, [sp, #-48]!
  404208:	mov	x29, sp
  40420c:	str	x19, [sp, #16]
  404210:	str	w0, [sp, #44]
  404214:	str	w1, [sp, #40]
  404218:	str	x2, [sp, #32]
  40421c:	b	404278 <ferror@plt+0x24a8>
  404220:	ldr	w19, [sp, #40]
  404224:	ldr	x0, [sp, #32]
  404228:	ldr	x2, [x0, #24]
  40422c:	ldrsw	x1, [sp, #44]
  404230:	mov	x0, x1
  404234:	lsl	x0, x0, #1
  404238:	add	x0, x0, x1
  40423c:	lsl	x0, x0, #5
  404240:	add	x0, x2, x0
  404244:	ldr	x0, [x0]
  404248:	bl	401970 <strlen@plt>
  40424c:	sub	w0, w19, w0
  404250:	sub	w0, w0, #0x1
  404254:	str	w0, [sp, #40]
  404258:	ldr	w0, [sp, #40]
  40425c:	cmp	w0, #0x0
  404260:	b.ge	40426c <ferror@plt+0x249c>  // b.tcont
  404264:	ldr	w0, [sp, #44]
  404268:	b	404290 <ferror@plt+0x24c0>
  40426c:	ldr	w0, [sp, #44]
  404270:	add	w0, w0, #0x1
  404274:	str	w0, [sp, #44]
  404278:	ldr	x0, [sp, #32]
  40427c:	ldr	w0, [x0, #12]
  404280:	ldr	w1, [sp, #44]
  404284:	cmp	w1, w0
  404288:	b.lt	404220 <ferror@plt+0x2450>  // b.tstop
  40428c:	ldr	w0, [sp, #44]
  404290:	ldr	x19, [sp, #16]
  404294:	ldp	x29, x30, [sp], #48
  404298:	ret
  40429c:	stp	x29, x30, [sp, #-32]!
  4042a0:	mov	x29, sp
  4042a4:	str	w0, [sp, #28]
  4042a8:	str	w1, [sp, #24]
  4042ac:	str	x2, [sp, #16]
  4042b0:	b	4042f4 <ferror@plt+0x2524>
  4042b4:	ldr	x0, [sp, #16]
  4042b8:	ldr	x2, [x0, #24]
  4042bc:	ldr	w0, [sp, #28]
  4042c0:	add	w1, w0, #0x1
  4042c4:	str	w1, [sp, #28]
  4042c8:	sxtw	x1, w0
  4042cc:	mov	x0, x1
  4042d0:	lsl	x0, x0, #1
  4042d4:	add	x0, x0, x1
  4042d8:	lsl	x0, x0, #5
  4042dc:	add	x0, x2, x0
  4042e0:	ldr	x0, [x0]
  4042e4:	mov	x1, x0
  4042e8:	adrp	x0, 406000 <ferror@plt+0x4230>
  4042ec:	add	x0, x0, #0x630
  4042f0:	bl	401d20 <printf@plt>
  4042f4:	ldr	w1, [sp, #28]
  4042f8:	ldr	w0, [sp, #24]
  4042fc:	cmp	w1, w0
  404300:	b.ne	4042b4 <ferror@plt+0x24e4>  // b.any
  404304:	nop
  404308:	nop
  40430c:	ldp	x29, x30, [sp], #32
  404310:	ret
  404314:	stp	x29, x30, [sp, #-64]!
  404318:	mov	x29, sp
  40431c:	str	w0, [sp, #44]
  404320:	str	w1, [sp, #40]
  404324:	str	w2, [sp, #36]
  404328:	str	x3, [sp, #24]
  40432c:	b	40441c <ferror@plt+0x264c>
  404330:	ldr	x0, [sp, #24]
  404334:	ldr	x2, [x0, #24]
  404338:	ldrsw	x1, [sp, #44]
  40433c:	mov	x0, x1
  404340:	lsl	x0, x0, #1
  404344:	add	x0, x0, x1
  404348:	lsl	x0, x0, #5
  40434c:	add	x1, x2, x0
  404350:	ldr	w0, [sp, #36]
  404354:	sub	w0, w0, #0x2
  404358:	mov	w0, w0
  40435c:	add	x0, x1, x0
  404360:	ldrb	w0, [x0, #8]
  404364:	cmp	w0, #0x0
  404368:	b.eq	4043ac <ferror@plt+0x25dc>  // b.none
  40436c:	ldr	x0, [sp, #24]
  404370:	ldr	x2, [x0, #24]
  404374:	ldrsw	x1, [sp, #44]
  404378:	mov	x0, x1
  40437c:	lsl	x0, x0, #1
  404380:	add	x0, x0, x1
  404384:	lsl	x0, x0, #5
  404388:	add	x0, x2, x0
  40438c:	ldr	x2, [x0]
  404390:	adrp	x0, 418000 <ferror@plt+0x16230>
  404394:	add	x0, x0, #0x378
  404398:	ldr	x0, [x0]
  40439c:	mov	x1, x0
  4043a0:	mov	x0, x2
  4043a4:	bl	401980 <fputs@plt>
  4043a8:	b	4043f8 <ferror@plt+0x2628>
  4043ac:	ldr	x0, [sp, #24]
  4043b0:	ldr	x2, [x0, #24]
  4043b4:	ldrsw	x1, [sp, #44]
  4043b8:	mov	x0, x1
  4043bc:	lsl	x0, x0, #1
  4043c0:	add	x0, x0, x1
  4043c4:	lsl	x0, x0, #5
  4043c8:	add	x0, x2, x0
  4043cc:	ldr	x0, [x0]
  4043d0:	bl	401970 <strlen@plt>
  4043d4:	str	w0, [sp, #60]
  4043d8:	b	4043e4 <ferror@plt+0x2614>
  4043dc:	mov	w0, #0x2d                  	// #45
  4043e0:	bl	401d70 <putchar@plt>
  4043e4:	ldr	w0, [sp, #60]
  4043e8:	sub	w1, w0, #0x1
  4043ec:	str	w1, [sp, #60]
  4043f0:	cmp	w0, #0x0
  4043f4:	b.ne	4043dc <ferror@plt+0x260c>  // b.any
  4043f8:	ldr	w0, [sp, #44]
  4043fc:	add	w0, w0, #0x1
  404400:	str	w0, [sp, #44]
  404404:	ldr	w1, [sp, #44]
  404408:	ldr	w0, [sp, #40]
  40440c:	cmp	w1, w0
  404410:	b.eq	40441c <ferror@plt+0x264c>  // b.none
  404414:	mov	w0, #0x20                  	// #32
  404418:	bl	401d70 <putchar@plt>
  40441c:	ldr	w1, [sp, #44]
  404420:	ldr	w0, [sp, #40]
  404424:	cmp	w1, w0
  404428:	b.ne	404330 <ferror@plt+0x2560>  // b.any
  40442c:	nop
  404430:	nop
  404434:	ldp	x29, x30, [sp], #64
  404438:	ret
  40443c:	stp	x29, x30, [sp, #-80]!
  404440:	mov	x29, sp
  404444:	str	x0, [sp, #24]
  404448:	str	wzr, [sp, #64]
  40444c:	mov	w0, #0x2                   	// #2
  404450:	str	w0, [sp, #68]
  404454:	b	404498 <ferror@plt+0x26c8>
  404458:	mov	x1, #0x0                   	// #0
  40445c:	ldr	w0, [sp, #68]
  404460:	bl	401c10 <bfd_printable_arch_mach@plt>
  404464:	str	x0, [sp, #40]
  404468:	ldr	x0, [sp, #40]
  40446c:	bl	401970 <strlen@plt>
  404470:	str	w0, [sp, #36]
  404474:	ldr	w1, [sp, #36]
  404478:	ldr	w0, [sp, #64]
  40447c:	cmp	w1, w0
  404480:	b.le	40448c <ferror@plt+0x26bc>
  404484:	ldr	w0, [sp, #36]
  404488:	str	w0, [sp, #64]
  40448c:	ldr	w0, [sp, #68]
  404490:	add	w0, w0, #0x1
  404494:	str	w0, [sp, #68]
  404498:	ldr	w0, [sp, #68]
  40449c:	cmp	w0, #0x58
  4044a0:	b.ls	404458 <ferror@plt+0x2688>  // b.plast
  4044a4:	str	wzr, [sp, #76]
  4044a8:	adrp	x0, 406000 <ferror@plt+0x4230>
  4044ac:	add	x0, x0, #0x638
  4044b0:	bl	401d60 <getenv@plt>
  4044b4:	str	x0, [sp, #56]
  4044b8:	ldr	x0, [sp, #56]
  4044bc:	cmp	x0, #0x0
  4044c0:	b.eq	4044d0 <ferror@plt+0x2700>  // b.none
  4044c4:	ldr	x0, [sp, #56]
  4044c8:	bl	401a50 <atoi@plt>
  4044cc:	str	w0, [sp, #76]
  4044d0:	ldr	w0, [sp, #76]
  4044d4:	cmp	w0, #0x0
  4044d8:	b.ne	4044e4 <ferror@plt+0x2714>  // b.any
  4044dc:	mov	w0, #0x50                  	// #80
  4044e0:	str	w0, [sp, #76]
  4044e4:	str	wzr, [sp, #72]
  4044e8:	b	4045d4 <ferror@plt+0x2804>
  4044ec:	ldr	w1, [sp, #76]
  4044f0:	ldr	w0, [sp, #64]
  4044f4:	sub	w0, w1, w0
  4044f8:	sub	w0, w0, #0x1
  4044fc:	ldr	x2, [sp, #24]
  404500:	mov	w1, w0
  404504:	ldr	w0, [sp, #72]
  404508:	bl	404204 <ferror@plt+0x2434>
  40450c:	str	w0, [sp, #52]
  404510:	ldr	w0, [sp, #64]
  404514:	add	w1, w0, #0x1
  404518:	adrp	x0, 406000 <ferror@plt+0x4230>
  40451c:	add	x2, x0, #0x640
  404520:	adrp	x0, 406000 <ferror@plt+0x4230>
  404524:	add	x0, x0, #0x648
  404528:	bl	401d20 <printf@plt>
  40452c:	ldr	x2, [sp, #24]
  404530:	ldr	w1, [sp, #52]
  404534:	ldr	w0, [sp, #72]
  404538:	bl	40429c <ferror@plt+0x24cc>
  40453c:	mov	w0, #0xa                   	// #10
  404540:	bl	401d70 <putchar@plt>
  404544:	mov	w0, #0x2                   	// #2
  404548:	str	w0, [sp, #68]
  40454c:	b	4045c0 <ferror@plt+0x27f0>
  404550:	mov	x1, #0x0                   	// #0
  404554:	ldr	w0, [sp, #68]
  404558:	bl	401c10 <bfd_printable_arch_mach@plt>
  40455c:	mov	x2, x0
  404560:	adrp	x0, 406000 <ferror@plt+0x4230>
  404564:	add	x1, x0, #0x650
  404568:	mov	x0, x2
  40456c:	bl	401c00 <strcmp@plt>
  404570:	cmp	w0, #0x0
  404574:	b.eq	4045b4 <ferror@plt+0x27e4>  // b.none
  404578:	mov	x1, #0x0                   	// #0
  40457c:	ldr	w0, [sp, #68]
  404580:	bl	401c10 <bfd_printable_arch_mach@plt>
  404584:	mov	x2, x0
  404588:	ldr	w1, [sp, #64]
  40458c:	adrp	x0, 406000 <ferror@plt+0x4230>
  404590:	add	x0, x0, #0x660
  404594:	bl	401d20 <printf@plt>
  404598:	ldr	x3, [sp, #24]
  40459c:	ldr	w2, [sp, #68]
  4045a0:	ldr	w1, [sp, #52]
  4045a4:	ldr	w0, [sp, #72]
  4045a8:	bl	404314 <ferror@plt+0x2544>
  4045ac:	mov	w0, #0xa                   	// #10
  4045b0:	bl	401d70 <putchar@plt>
  4045b4:	ldr	w0, [sp, #68]
  4045b8:	add	w0, w0, #0x1
  4045bc:	str	w0, [sp, #68]
  4045c0:	ldr	w0, [sp, #68]
  4045c4:	cmp	w0, #0x58
  4045c8:	b.ls	404550 <ferror@plt+0x2780>  // b.plast
  4045cc:	ldr	w0, [sp, #52]
  4045d0:	str	w0, [sp, #72]
  4045d4:	ldr	x0, [sp, #24]
  4045d8:	ldr	w0, [x0, #12]
  4045dc:	ldr	w1, [sp, #72]
  4045e0:	cmp	w1, w0
  4045e4:	b.lt	4044ec <ferror@plt+0x271c>  // b.tstop
  4045e8:	nop
  4045ec:	nop
  4045f0:	ldp	x29, x30, [sp], #80
  4045f4:	ret
  4045f8:	stp	x29, x30, [sp, #-48]!
  4045fc:	mov	x29, sp
  404600:	adrp	x0, 406000 <ferror@plt+0x4230>
  404604:	add	x0, x0, #0x668
  404608:	bl	401da0 <gettext@plt>
  40460c:	mov	x2, x0
  404610:	adrp	x0, 406000 <ferror@plt+0x4230>
  404614:	add	x1, x0, #0x688
  404618:	mov	x0, x2
  40461c:	bl	401d20 <printf@plt>
  404620:	add	x0, sp, #0x10
  404624:	bl	404190 <ferror@plt+0x23c0>
  404628:	ldr	w0, [sp, #24]
  40462c:	cmp	w0, #0x0
  404630:	b.ne	40463c <ferror@plt+0x286c>  // b.any
  404634:	add	x0, sp, #0x10
  404638:	bl	40443c <ferror@plt+0x266c>
  40463c:	ldr	w0, [sp, #24]
  404640:	ldp	x29, x30, [sp], #48
  404644:	ret
  404648:	stp	x29, x30, [sp, #-256]!
  40464c:	mov	x29, sp
  404650:	str	x0, [sp, #40]
  404654:	str	x1, [sp, #32]
  404658:	str	w2, [sp, #28]
  40465c:	str	w3, [sp, #24]
  404660:	ldr	w0, [sp, #28]
  404664:	cmp	w0, #0x0
  404668:	b.eq	404754 <ferror@plt+0x2984>  // b.none
  40466c:	ldr	x0, [sp, #32]
  404670:	ldr	x0, [x0, #8]
  404674:	ldr	x2, [x0, #480]
  404678:	add	x0, sp, #0x70
  40467c:	mov	x1, x0
  404680:	ldr	x0, [sp, #32]
  404684:	blr	x2
  404688:	cmp	w0, #0x0
  40468c:	b.ne	404754 <ferror@plt+0x2984>  // b.any
  404690:	ldr	x0, [sp, #200]
  404694:	str	x0, [sp, #88]
  404698:	add	x0, sp, #0x58
  40469c:	bl	401a20 <ctime@plt>
  4046a0:	str	x0, [sp, #248]
  4046a4:	ldr	x0, [sp, #248]
  4046a8:	cmp	x0, #0x0
  4046ac:	b.ne	4046cc <ferror@plt+0x28fc>  // b.any
  4046b0:	adrp	x0, 406000 <ferror@plt+0x4230>
  4046b4:	add	x0, x0, #0x6a0
  4046b8:	bl	401da0 <gettext@plt>
  4046bc:	mov	x1, x0
  4046c0:	add	x0, sp, #0x30
  4046c4:	bl	4019f0 <sprintf@plt>
  4046c8:	b	4046f8 <ferror@plt+0x2928>
  4046cc:	ldr	x0, [sp, #248]
  4046d0:	add	x1, x0, #0x4
  4046d4:	ldr	x0, [sp, #248]
  4046d8:	add	x0, x0, #0x14
  4046dc:	add	x4, sp, #0x30
  4046e0:	mov	x3, x0
  4046e4:	mov	x2, x1
  4046e8:	adrp	x0, 406000 <ferror@plt+0x4230>
  4046ec:	add	x1, x0, #0x6b8
  4046f0:	mov	x0, x4
  4046f4:	bl	4019f0 <sprintf@plt>
  4046f8:	ldr	w0, [sp, #128]
  4046fc:	mov	w0, w0
  404700:	add	x1, sp, #0x60
  404704:	bl	404d50 <ferror@plt+0x2f80>
  404708:	strb	wzr, [sp, #106]
  40470c:	ldr	x0, [sp, #160]
  404710:	str	x0, [sp, #240]
  404714:	add	x0, sp, #0x60
  404718:	add	x0, x0, #0x1
  40471c:	ldr	w1, [sp, #136]
  404720:	mov	w1, w1
  404724:	ldr	w2, [sp, #140]
  404728:	mov	w2, w2
  40472c:	add	x3, sp, #0x30
  404730:	mov	x6, x3
  404734:	ldr	x5, [sp, #240]
  404738:	mov	x4, x2
  40473c:	mov	x3, x1
  404740:	mov	x2, x0
  404744:	adrp	x0, 406000 <ferror@plt+0x4230>
  404748:	add	x1, x0, #0x6c8
  40474c:	ldr	x0, [sp, #40]
  404750:	bl	401db0 <fprintf@plt>
  404754:	ldr	x0, [sp, #32]
  404758:	bl	40369c <ferror@plt+0x18cc>
  40475c:	ldr	x1, [sp, #40]
  404760:	bl	401980 <fputs@plt>
  404764:	ldr	w0, [sp, #24]
  404768:	cmp	w0, #0x0
  40476c:	b.eq	4047ec <ferror@plt+0x2a1c>  // b.none
  404770:	ldr	x0, [sp, #32]
  404774:	bl	4036b4 <ferror@plt+0x18e4>
  404778:	cmp	w0, #0x0
  40477c:	b.eq	4047b0 <ferror@plt+0x29e0>  // b.none
  404780:	ldr	x0, [sp, #32]
  404784:	ldr	x0, [x0, #96]
  404788:	cmp	x0, #0x0
  40478c:	b.eq	4047b0 <ferror@plt+0x29e0>  // b.none
  404790:	ldr	x0, [sp, #32]
  404794:	ldr	x0, [x0, #96]
  404798:	mov	x2, x0
  40479c:	adrp	x0, 406000 <ferror@plt+0x4230>
  4047a0:	add	x1, x0, #0x6e0
  4047a4:	ldr	x0, [sp, #40]
  4047a8:	bl	401db0 <fprintf@plt>
  4047ac:	b	4047ec <ferror@plt+0x2a1c>
  4047b0:	ldr	x0, [sp, #32]
  4047b4:	bl	4036b4 <ferror@plt+0x18e4>
  4047b8:	cmp	w0, #0x0
  4047bc:	b.ne	4047ec <ferror@plt+0x2a1c>  // b.any
  4047c0:	ldr	x0, [sp, #32]
  4047c4:	ldr	x0, [x0, #88]
  4047c8:	cmp	x0, #0x0
  4047cc:	b.eq	4047ec <ferror@plt+0x2a1c>  // b.none
  4047d0:	ldr	x0, [sp, #32]
  4047d4:	ldr	x0, [x0, #88]
  4047d8:	mov	x2, x0
  4047dc:	adrp	x0, 406000 <ferror@plt+0x4230>
  4047e0:	add	x1, x0, #0x6e0
  4047e4:	ldr	x0, [sp, #40]
  4047e8:	bl	401db0 <fprintf@plt>
  4047ec:	ldr	x1, [sp, #40]
  4047f0:	mov	w0, #0xa                   	// #10
  4047f4:	bl	401a10 <fputc@plt>
  4047f8:	nop
  4047fc:	ldp	x29, x30, [sp], #256
  404800:	ret
  404804:	stp	x29, x30, [sp, #-64]!
  404808:	mov	x29, sp
  40480c:	str	x0, [sp, #24]
  404810:	mov	w1, #0x2f                  	// #47
  404814:	ldr	x0, [sp, #24]
  404818:	bl	401b40 <strrchr@plt>
  40481c:	str	x0, [sp, #40]
  404820:	ldr	x0, [sp, #40]
  404824:	cmp	x0, #0x0
  404828:	b.eq	40487c <ferror@plt+0x2aac>  // b.none
  40482c:	ldr	x1, [sp, #40]
  404830:	ldr	x0, [sp, #24]
  404834:	sub	x0, x1, x0
  404838:	str	x0, [sp, #48]
  40483c:	ldr	x0, [sp, #48]
  404840:	add	x0, x0, #0xb
  404844:	bl	401ad0 <xmalloc@plt>
  404848:	str	x0, [sp, #56]
  40484c:	ldr	x2, [sp, #48]
  404850:	ldr	x1, [sp, #24]
  404854:	ldr	x0, [sp, #56]
  404858:	bl	401940 <memcpy@plt>
  40485c:	ldr	x0, [sp, #48]
  404860:	add	x1, x0, #0x1
  404864:	str	x1, [sp, #48]
  404868:	ldr	x1, [sp, #56]
  40486c:	add	x0, x1, x0
  404870:	mov	w1, #0x2f                  	// #47
  404874:	strb	w1, [x0]
  404878:	b	40488c <ferror@plt+0x2abc>
  40487c:	mov	x0, #0x9                   	// #9
  404880:	bl	401ad0 <xmalloc@plt>
  404884:	str	x0, [sp, #56]
  404888:	str	xzr, [sp, #48]
  40488c:	ldr	x1, [sp, #56]
  404890:	ldr	x0, [sp, #48]
  404894:	add	x3, x1, x0
  404898:	mov	x2, #0x9                   	// #9
  40489c:	adrp	x0, 406000 <ferror@plt+0x4230>
  4048a0:	add	x1, x0, #0x6e8
  4048a4:	mov	x0, x3
  4048a8:	bl	401940 <memcpy@plt>
  4048ac:	ldr	x0, [sp, #56]
  4048b0:	ldp	x29, x30, [sp], #64
  4048b4:	ret
  4048b8:	stp	x29, x30, [sp, #-48]!
  4048bc:	mov	x29, sp
  4048c0:	str	x0, [sp, #24]
  4048c4:	ldr	x0, [sp, #24]
  4048c8:	bl	404804 <ferror@plt+0x2a34>
  4048cc:	str	x0, [sp, #40]
  4048d0:	ldr	x0, [sp, #40]
  4048d4:	bl	401ca0 <mkstemp@plt>
  4048d8:	str	w0, [sp, #36]
  4048dc:	ldr	w0, [sp, #36]
  4048e0:	cmn	w0, #0x1
  4048e4:	b.ne	4048f8 <ferror@plt+0x2b28>  // b.any
  4048e8:	ldr	x0, [sp, #40]
  4048ec:	bl	401c40 <free@plt>
  4048f0:	mov	x0, #0x0                   	// #0
  4048f4:	b	404904 <ferror@plt+0x2b34>
  4048f8:	ldr	w0, [sp, #36]
  4048fc:	bl	401b30 <close@plt>
  404900:	ldr	x0, [sp, #40]
  404904:	ldp	x29, x30, [sp], #48
  404908:	ret
  40490c:	stp	x29, x30, [sp, #-48]!
  404910:	mov	x29, sp
  404914:	str	x0, [sp, #24]
  404918:	ldr	x0, [sp, #24]
  40491c:	bl	404804 <ferror@plt+0x2a34>
  404920:	str	x0, [sp, #40]
  404924:	ldr	x0, [sp, #40]
  404928:	bl	401b80 <mkdtemp@plt>
  40492c:	ldp	x29, x30, [sp], #48
  404930:	ret
  404934:	stp	x29, x30, [sp, #-48]!
  404938:	mov	x29, sp
  40493c:	str	x0, [sp, #24]
  404940:	str	x1, [sp, #16]
  404944:	add	x0, sp, #0x20
  404948:	mov	w2, #0x0                   	// #0
  40494c:	mov	x1, x0
  404950:	ldr	x0, [sp, #24]
  404954:	bl	401990 <bfd_scan_vma@plt>
  404958:	str	x0, [sp, #40]
  40495c:	ldr	x0, [sp, #32]
  404960:	ldrb	w0, [x0]
  404964:	cmp	w0, #0x0
  404968:	b.eq	404984 <ferror@plt+0x2bb4>  // b.none
  40496c:	adrp	x0, 406000 <ferror@plt+0x4230>
  404970:	add	x0, x0, #0x6f8
  404974:	bl	401da0 <gettext@plt>
  404978:	ldr	x2, [sp, #24]
  40497c:	ldr	x1, [sp, #16]
  404980:	bl	403a68 <ferror@plt+0x1c98>
  404984:	ldr	x0, [sp, #40]
  404988:	ldp	x29, x30, [sp], #48
  40498c:	ret
  404990:	stp	x29, x30, [sp, #-176]!
  404994:	mov	x29, sp
  404998:	str	x19, [sp, #16]
  40499c:	str	x0, [sp, #40]
  4049a0:	ldr	x0, [sp, #40]
  4049a4:	cmp	x0, #0x0
  4049a8:	b.ne	4049b4 <ferror@plt+0x2be4>  // b.any
  4049ac:	mov	x0, #0xffffffffffffffff    	// #-1
  4049b0:	b	404aa4 <ferror@plt+0x2cd4>
  4049b4:	add	x0, sp, #0x30
  4049b8:	mov	x1, x0
  4049bc:	ldr	x0, [sp, #40]
  4049c0:	bl	405ea8 <ferror@plt+0x40d8>
  4049c4:	cmp	w0, #0x0
  4049c8:	b.ge	404a24 <ferror@plt+0x2c54>  // b.tcont
  4049cc:	bl	401d50 <__errno_location@plt>
  4049d0:	ldr	w0, [x0]
  4049d4:	cmp	w0, #0x2
  4049d8:	b.ne	4049f4 <ferror@plt+0x2c24>  // b.any
  4049dc:	adrp	x0, 406000 <ferror@plt+0x4230>
  4049e0:	add	x0, x0, #0x710
  4049e4:	bl	401da0 <gettext@plt>
  4049e8:	ldr	x1, [sp, #40]
  4049ec:	bl	403b08 <ferror@plt+0x1d38>
  4049f0:	b	404aa0 <ferror@plt+0x2cd0>
  4049f4:	adrp	x0, 406000 <ferror@plt+0x4230>
  4049f8:	add	x0, x0, #0x728
  4049fc:	bl	401da0 <gettext@plt>
  404a00:	mov	x19, x0
  404a04:	bl	401d50 <__errno_location@plt>
  404a08:	ldr	w0, [x0]
  404a0c:	bl	401b20 <strerror@plt>
  404a10:	mov	x2, x0
  404a14:	ldr	x1, [sp, #40]
  404a18:	mov	x0, x19
  404a1c:	bl	403b08 <ferror@plt+0x1d38>
  404a20:	b	404aa0 <ferror@plt+0x2cd0>
  404a24:	ldr	w0, [sp, #64]
  404a28:	and	w0, w0, #0xf000
  404a2c:	cmp	w0, #0x4, lsl #12
  404a30:	b.ne	404a4c <ferror@plt+0x2c7c>  // b.any
  404a34:	adrp	x0, 406000 <ferror@plt+0x4230>
  404a38:	add	x0, x0, #0x758
  404a3c:	bl	401da0 <gettext@plt>
  404a40:	ldr	x1, [sp, #40]
  404a44:	bl	403b08 <ferror@plt+0x1d38>
  404a48:	b	404aa0 <ferror@plt+0x2cd0>
  404a4c:	ldr	w0, [sp, #64]
  404a50:	and	w0, w0, #0xf000
  404a54:	cmp	w0, #0x8, lsl #12
  404a58:	b.eq	404a74 <ferror@plt+0x2ca4>  // b.none
  404a5c:	adrp	x0, 406000 <ferror@plt+0x4230>
  404a60:	add	x0, x0, #0x778
  404a64:	bl	401da0 <gettext@plt>
  404a68:	ldr	x1, [sp, #40]
  404a6c:	bl	403b08 <ferror@plt+0x1d38>
  404a70:	b	404aa0 <ferror@plt+0x2cd0>
  404a74:	ldr	x0, [sp, #96]
  404a78:	cmp	x0, #0x0
  404a7c:	b.ge	404a98 <ferror@plt+0x2cc8>  // b.tcont
  404a80:	adrp	x0, 406000 <ferror@plt+0x4230>
  404a84:	add	x0, x0, #0x7a0
  404a88:	bl	401da0 <gettext@plt>
  404a8c:	ldr	x1, [sp, #40]
  404a90:	bl	403b08 <ferror@plt+0x1d38>
  404a94:	b	404aa0 <ferror@plt+0x2cd0>
  404a98:	ldr	x0, [sp, #96]
  404a9c:	b	404aa4 <ferror@plt+0x2cd4>
  404aa0:	mov	x0, #0xffffffffffffffff    	// #-1
  404aa4:	ldr	x19, [sp, #16]
  404aa8:	ldp	x29, x30, [sp], #176
  404aac:	ret
  404ab0:	stp	x29, x30, [sp, #-64]!
  404ab4:	mov	x29, sp
  404ab8:	stp	x19, x20, [sp, #16]
  404abc:	str	x0, [sp, #40]
  404ac0:	ldr	x0, [sp, #40]
  404ac4:	cmp	x0, #0x0
  404ac8:	b.ne	404aec <ferror@plt+0x2d1c>  // b.any
  404acc:	adrp	x0, 406000 <ferror@plt+0x4230>
  404ad0:	add	x3, x0, #0x810
  404ad4:	mov	w2, #0x281                 	// #641
  404ad8:	adrp	x0, 406000 <ferror@plt+0x4230>
  404adc:	add	x1, x0, #0x7e0
  404ae0:	adrp	x0, 406000 <ferror@plt+0x4230>
  404ae4:	add	x0, x0, #0x7f8
  404ae8:	bl	401d40 <__assert_fail@plt>
  404aec:	ldr	x0, [sp, #40]
  404af0:	ldr	x0, [x0, #208]
  404af4:	cmp	x0, #0x0
  404af8:	b.eq	404b10 <ferror@plt+0x2d40>  // b.none
  404afc:	ldr	x0, [sp, #40]
  404b00:	ldr	x0, [x0, #208]
  404b04:	bl	4036b4 <ferror@plt+0x18e4>
  404b08:	cmp	w0, #0x0
  404b0c:	b.eq	404b1c <ferror@plt+0x2d4c>  // b.none
  404b10:	ldr	x0, [sp, #40]
  404b14:	bl	40369c <ferror@plt+0x18cc>
  404b18:	b	404c08 <ferror@plt+0x2e38>
  404b1c:	ldr	x0, [sp, #40]
  404b20:	ldr	x0, [x0, #208]
  404b24:	bl	40369c <ferror@plt+0x18cc>
  404b28:	bl	401970 <strlen@plt>
  404b2c:	mov	x19, x0
  404b30:	ldr	x0, [sp, #40]
  404b34:	bl	40369c <ferror@plt+0x18cc>
  404b38:	bl	401970 <strlen@plt>
  404b3c:	add	x0, x19, x0
  404b40:	add	x0, x0, #0x3
  404b44:	str	x0, [sp, #56]
  404b48:	adrp	x0, 418000 <ferror@plt+0x16230>
  404b4c:	add	x0, x0, #0x870
  404b50:	ldr	x0, [x0]
  404b54:	ldr	x1, [sp, #56]
  404b58:	cmp	x1, x0
  404b5c:	b.ls	404bc0 <ferror@plt+0x2df0>  // b.plast
  404b60:	adrp	x0, 418000 <ferror@plt+0x16230>
  404b64:	add	x0, x0, #0x870
  404b68:	ldr	x0, [x0]
  404b6c:	cmp	x0, #0x0
  404b70:	b.eq	404b84 <ferror@plt+0x2db4>  // b.none
  404b74:	adrp	x0, 418000 <ferror@plt+0x16230>
  404b78:	add	x0, x0, #0x878
  404b7c:	ldr	x0, [x0]
  404b80:	bl	401c40 <free@plt>
  404b84:	ldr	x0, [sp, #56]
  404b88:	lsr	x1, x0, #1
  404b8c:	ldr	x0, [sp, #56]
  404b90:	add	x1, x1, x0
  404b94:	adrp	x0, 418000 <ferror@plt+0x16230>
  404b98:	add	x0, x0, #0x870
  404b9c:	str	x1, [x0]
  404ba0:	adrp	x0, 418000 <ferror@plt+0x16230>
  404ba4:	add	x0, x0, #0x870
  404ba8:	ldr	x0, [x0]
  404bac:	bl	401ad0 <xmalloc@plt>
  404bb0:	mov	x1, x0
  404bb4:	adrp	x0, 418000 <ferror@plt+0x16230>
  404bb8:	add	x0, x0, #0x878
  404bbc:	str	x1, [x0]
  404bc0:	adrp	x0, 418000 <ferror@plt+0x16230>
  404bc4:	add	x0, x0, #0x878
  404bc8:	ldr	x19, [x0]
  404bcc:	ldr	x0, [sp, #40]
  404bd0:	ldr	x0, [x0, #208]
  404bd4:	bl	40369c <ferror@plt+0x18cc>
  404bd8:	mov	x20, x0
  404bdc:	ldr	x0, [sp, #40]
  404be0:	bl	40369c <ferror@plt+0x18cc>
  404be4:	mov	x3, x0
  404be8:	mov	x2, x20
  404bec:	adrp	x0, 406000 <ferror@plt+0x4230>
  404bf0:	add	x1, x0, #0x808
  404bf4:	mov	x0, x19
  404bf8:	bl	4019f0 <sprintf@plt>
  404bfc:	adrp	x0, 418000 <ferror@plt+0x16230>
  404c00:	add	x0, x0, #0x878
  404c04:	ldr	x0, [x0]
  404c08:	ldp	x19, x20, [sp, #16]
  404c0c:	ldp	x29, x30, [sp], #64
  404c10:	ret
  404c14:	sub	sp, sp, #0x20
  404c18:	str	x0, [sp, #8]
  404c1c:	ldr	x0, [sp, #8]
  404c20:	str	x0, [sp, #24]
  404c24:	ldr	x0, [sp, #24]
  404c28:	ldrb	w0, [x0]
  404c2c:	cmp	w0, #0x2f
  404c30:	b.ne	404ce8 <ferror@plt+0x2f18>  // b.any
  404c34:	mov	w0, #0x0                   	// #0
  404c38:	b	404cfc <ferror@plt+0x2f2c>
  404c3c:	ldr	x0, [sp, #24]
  404c40:	ldrb	w0, [x0]
  404c44:	cmp	w0, #0x2e
  404c48:	b.ne	404ca8 <ferror@plt+0x2ed8>  // b.any
  404c4c:	ldr	x0, [sp, #24]
  404c50:	add	x0, x0, #0x1
  404c54:	str	x0, [sp, #24]
  404c58:	ldr	x0, [sp, #24]
  404c5c:	ldrb	w0, [x0]
  404c60:	cmp	w0, #0x2e
  404c64:	b.ne	404ca8 <ferror@plt+0x2ed8>  // b.any
  404c68:	ldr	x0, [sp, #24]
  404c6c:	add	x0, x0, #0x1
  404c70:	str	x0, [sp, #24]
  404c74:	ldr	x0, [sp, #24]
  404c78:	ldrb	w0, [x0]
  404c7c:	cmp	w0, #0x0
  404c80:	b.eq	404c94 <ferror@plt+0x2ec4>  // b.none
  404c84:	ldr	x0, [sp, #24]
  404c88:	ldrb	w0, [x0]
  404c8c:	cmp	w0, #0x2f
  404c90:	b.ne	404ca8 <ferror@plt+0x2ed8>  // b.any
  404c94:	mov	w0, #0x0                   	// #0
  404c98:	b	404cfc <ferror@plt+0x2f2c>
  404c9c:	ldr	x0, [sp, #24]
  404ca0:	add	x0, x0, #0x1
  404ca4:	str	x0, [sp, #24]
  404ca8:	ldr	x0, [sp, #24]
  404cac:	ldrb	w0, [x0]
  404cb0:	cmp	w0, #0x0
  404cb4:	b.eq	404cd8 <ferror@plt+0x2f08>  // b.none
  404cb8:	ldr	x0, [sp, #24]
  404cbc:	ldrb	w0, [x0]
  404cc0:	cmp	w0, #0x2f
  404cc4:	b.ne	404c9c <ferror@plt+0x2ecc>  // b.any
  404cc8:	b	404cd8 <ferror@plt+0x2f08>
  404ccc:	ldr	x0, [sp, #24]
  404cd0:	add	x0, x0, #0x1
  404cd4:	str	x0, [sp, #24]
  404cd8:	ldr	x0, [sp, #24]
  404cdc:	ldrb	w0, [x0]
  404ce0:	cmp	w0, #0x2f
  404ce4:	b.eq	404ccc <ferror@plt+0x2efc>  // b.none
  404ce8:	ldr	x0, [sp, #24]
  404cec:	ldrb	w0, [x0]
  404cf0:	cmp	w0, #0x0
  404cf4:	b.ne	404c3c <ferror@plt+0x2e6c>  // b.any
  404cf8:	mov	w0, #0x1                   	// #1
  404cfc:	add	sp, sp, #0x20
  404d00:	ret
  404d04:	stp	x29, x30, [sp, #-32]!
  404d08:	mov	x29, sp
  404d0c:	str	x0, [sp, #24]
  404d10:	adrp	x0, 406000 <ferror@plt+0x4230>
  404d14:	add	x2, x0, #0x830
  404d18:	ldr	x1, [sp, #24]
  404d1c:	adrp	x0, 406000 <ferror@plt+0x4230>
  404d20:	add	x0, x0, #0x848
  404d24:	bl	401d20 <printf@plt>
  404d28:	adrp	x0, 406000 <ferror@plt+0x4230>
  404d2c:	add	x0, x0, #0x858
  404d30:	bl	401da0 <gettext@plt>
  404d34:	bl	401d20 <printf@plt>
  404d38:	adrp	x0, 406000 <ferror@plt+0x4230>
  404d3c:	add	x0, x0, #0x890
  404d40:	bl	401da0 <gettext@plt>
  404d44:	bl	401d20 <printf@plt>
  404d48:	mov	w0, #0x0                   	// #0
  404d4c:	bl	4019a0 <exit@plt>
  404d50:	stp	x29, x30, [sp, #-32]!
  404d54:	mov	x29, sp
  404d58:	str	x0, [sp, #24]
  404d5c:	str	x1, [sp, #16]
  404d60:	ldr	x0, [sp, #24]
  404d64:	bl	404ef4 <ferror@plt+0x3124>
  404d68:	and	w1, w0, #0xff
  404d6c:	ldr	x0, [sp, #16]
  404d70:	strb	w1, [x0]
  404d74:	ldr	x0, [sp, #24]
  404d78:	and	x0, x0, #0x100
  404d7c:	cmp	x0, #0x0
  404d80:	b.eq	404d8c <ferror@plt+0x2fbc>  // b.none
  404d84:	mov	w0, #0x72                  	// #114
  404d88:	b	404d90 <ferror@plt+0x2fc0>
  404d8c:	mov	w0, #0x2d                  	// #45
  404d90:	ldr	x1, [sp, #16]
  404d94:	add	x1, x1, #0x1
  404d98:	strb	w0, [x1]
  404d9c:	ldr	x0, [sp, #24]
  404da0:	and	x0, x0, #0x80
  404da4:	cmp	x0, #0x0
  404da8:	b.eq	404db4 <ferror@plt+0x2fe4>  // b.none
  404dac:	mov	w0, #0x77                  	// #119
  404db0:	b	404db8 <ferror@plt+0x2fe8>
  404db4:	mov	w0, #0x2d                  	// #45
  404db8:	ldr	x1, [sp, #16]
  404dbc:	add	x1, x1, #0x2
  404dc0:	strb	w0, [x1]
  404dc4:	ldr	x0, [sp, #24]
  404dc8:	and	x0, x0, #0x40
  404dcc:	cmp	x0, #0x0
  404dd0:	b.eq	404ddc <ferror@plt+0x300c>  // b.none
  404dd4:	mov	w0, #0x78                  	// #120
  404dd8:	b	404de0 <ferror@plt+0x3010>
  404ddc:	mov	w0, #0x2d                  	// #45
  404de0:	ldr	x1, [sp, #16]
  404de4:	add	x1, x1, #0x3
  404de8:	strb	w0, [x1]
  404dec:	ldr	x0, [sp, #24]
  404df0:	and	x0, x0, #0x20
  404df4:	cmp	x0, #0x0
  404df8:	b.eq	404e04 <ferror@plt+0x3034>  // b.none
  404dfc:	mov	w0, #0x72                  	// #114
  404e00:	b	404e08 <ferror@plt+0x3038>
  404e04:	mov	w0, #0x2d                  	// #45
  404e08:	ldr	x1, [sp, #16]
  404e0c:	add	x1, x1, #0x4
  404e10:	strb	w0, [x1]
  404e14:	ldr	x0, [sp, #24]
  404e18:	and	x0, x0, #0x10
  404e1c:	cmp	x0, #0x0
  404e20:	b.eq	404e2c <ferror@plt+0x305c>  // b.none
  404e24:	mov	w0, #0x77                  	// #119
  404e28:	b	404e30 <ferror@plt+0x3060>
  404e2c:	mov	w0, #0x2d                  	// #45
  404e30:	ldr	x1, [sp, #16]
  404e34:	add	x1, x1, #0x5
  404e38:	strb	w0, [x1]
  404e3c:	ldr	x0, [sp, #24]
  404e40:	and	x0, x0, #0x8
  404e44:	cmp	x0, #0x0
  404e48:	b.eq	404e54 <ferror@plt+0x3084>  // b.none
  404e4c:	mov	w0, #0x78                  	// #120
  404e50:	b	404e58 <ferror@plt+0x3088>
  404e54:	mov	w0, #0x2d                  	// #45
  404e58:	ldr	x1, [sp, #16]
  404e5c:	add	x1, x1, #0x6
  404e60:	strb	w0, [x1]
  404e64:	ldr	x0, [sp, #24]
  404e68:	and	x0, x0, #0x4
  404e6c:	cmp	x0, #0x0
  404e70:	b.eq	404e7c <ferror@plt+0x30ac>  // b.none
  404e74:	mov	w0, #0x72                  	// #114
  404e78:	b	404e80 <ferror@plt+0x30b0>
  404e7c:	mov	w0, #0x2d                  	// #45
  404e80:	ldr	x1, [sp, #16]
  404e84:	add	x1, x1, #0x7
  404e88:	strb	w0, [x1]
  404e8c:	ldr	x0, [sp, #24]
  404e90:	and	x0, x0, #0x2
  404e94:	cmp	x0, #0x0
  404e98:	b.eq	404ea4 <ferror@plt+0x30d4>  // b.none
  404e9c:	mov	w0, #0x77                  	// #119
  404ea0:	b	404ea8 <ferror@plt+0x30d8>
  404ea4:	mov	w0, #0x2d                  	// #45
  404ea8:	ldr	x1, [sp, #16]
  404eac:	add	x1, x1, #0x8
  404eb0:	strb	w0, [x1]
  404eb4:	ldr	x0, [sp, #24]
  404eb8:	and	x0, x0, #0x1
  404ebc:	cmp	x0, #0x0
  404ec0:	b.eq	404ecc <ferror@plt+0x30fc>  // b.none
  404ec4:	mov	w0, #0x78                  	// #120
  404ec8:	b	404ed0 <ferror@plt+0x3100>
  404ecc:	mov	w0, #0x2d                  	// #45
  404ed0:	ldr	x1, [sp, #16]
  404ed4:	add	x1, x1, #0x9
  404ed8:	strb	w0, [x1]
  404edc:	ldr	x1, [sp, #16]
  404ee0:	ldr	x0, [sp, #24]
  404ee4:	bl	404f98 <ferror@plt+0x31c8>
  404ee8:	nop
  404eec:	ldp	x29, x30, [sp], #32
  404ef0:	ret
  404ef4:	sub	sp, sp, #0x10
  404ef8:	str	x0, [sp, #8]
  404efc:	ldr	x0, [sp, #8]
  404f00:	and	x0, x0, #0xf000
  404f04:	cmp	x0, #0x4, lsl #12
  404f08:	b.ne	404f14 <ferror@plt+0x3144>  // b.any
  404f0c:	mov	w0, #0x64                  	// #100
  404f10:	b	404f90 <ferror@plt+0x31c0>
  404f14:	ldr	x0, [sp, #8]
  404f18:	and	x0, x0, #0xf000
  404f1c:	cmp	x0, #0xa, lsl #12
  404f20:	b.ne	404f2c <ferror@plt+0x315c>  // b.any
  404f24:	mov	w0, #0x6c                  	// #108
  404f28:	b	404f90 <ferror@plt+0x31c0>
  404f2c:	ldr	x0, [sp, #8]
  404f30:	and	x0, x0, #0xf000
  404f34:	cmp	x0, #0x6, lsl #12
  404f38:	b.ne	404f44 <ferror@plt+0x3174>  // b.any
  404f3c:	mov	w0, #0x62                  	// #98
  404f40:	b	404f90 <ferror@plt+0x31c0>
  404f44:	ldr	x0, [sp, #8]
  404f48:	and	x0, x0, #0xf000
  404f4c:	cmp	x0, #0x2, lsl #12
  404f50:	b.ne	404f5c <ferror@plt+0x318c>  // b.any
  404f54:	mov	w0, #0x63                  	// #99
  404f58:	b	404f90 <ferror@plt+0x31c0>
  404f5c:	ldr	x0, [sp, #8]
  404f60:	and	x0, x0, #0xf000
  404f64:	cmp	x0, #0xc, lsl #12
  404f68:	b.ne	404f74 <ferror@plt+0x31a4>  // b.any
  404f6c:	mov	w0, #0x73                  	// #115
  404f70:	b	404f90 <ferror@plt+0x31c0>
  404f74:	ldr	x0, [sp, #8]
  404f78:	and	x0, x0, #0xf000
  404f7c:	cmp	x0, #0x1, lsl #12
  404f80:	b.ne	404f8c <ferror@plt+0x31bc>  // b.any
  404f84:	mov	w0, #0x70                  	// #112
  404f88:	b	404f90 <ferror@plt+0x31c0>
  404f8c:	mov	w0, #0x2d                  	// #45
  404f90:	add	sp, sp, #0x10
  404f94:	ret
  404f98:	sub	sp, sp, #0x10
  404f9c:	str	x0, [sp, #8]
  404fa0:	str	x1, [sp]
  404fa4:	ldr	x0, [sp, #8]
  404fa8:	and	x0, x0, #0x800
  404fac:	cmp	x0, #0x0
  404fb0:	b.eq	404fec <ferror@plt+0x321c>  // b.none
  404fb4:	ldr	x0, [sp]
  404fb8:	add	x0, x0, #0x3
  404fbc:	ldrb	w0, [x0]
  404fc0:	cmp	w0, #0x78
  404fc4:	b.eq	404fdc <ferror@plt+0x320c>  // b.none
  404fc8:	ldr	x0, [sp]
  404fcc:	add	x0, x0, #0x3
  404fd0:	mov	w1, #0x53                  	// #83
  404fd4:	strb	w1, [x0]
  404fd8:	b	404fec <ferror@plt+0x321c>
  404fdc:	ldr	x0, [sp]
  404fe0:	add	x0, x0, #0x3
  404fe4:	mov	w1, #0x73                  	// #115
  404fe8:	strb	w1, [x0]
  404fec:	ldr	x0, [sp, #8]
  404ff0:	and	x0, x0, #0x400
  404ff4:	cmp	x0, #0x0
  404ff8:	b.eq	405034 <ferror@plt+0x3264>  // b.none
  404ffc:	ldr	x0, [sp]
  405000:	add	x0, x0, #0x6
  405004:	ldrb	w0, [x0]
  405008:	cmp	w0, #0x78
  40500c:	b.eq	405024 <ferror@plt+0x3254>  // b.none
  405010:	ldr	x0, [sp]
  405014:	add	x0, x0, #0x6
  405018:	mov	w1, #0x53                  	// #83
  40501c:	strb	w1, [x0]
  405020:	b	405034 <ferror@plt+0x3264>
  405024:	ldr	x0, [sp]
  405028:	add	x0, x0, #0x6
  40502c:	mov	w1, #0x73                  	// #115
  405030:	strb	w1, [x0]
  405034:	ldr	x0, [sp, #8]
  405038:	and	x0, x0, #0x200
  40503c:	cmp	x0, #0x0
  405040:	b.eq	40507c <ferror@plt+0x32ac>  // b.none
  405044:	ldr	x0, [sp]
  405048:	add	x0, x0, #0x9
  40504c:	ldrb	w0, [x0]
  405050:	cmp	w0, #0x78
  405054:	b.eq	40506c <ferror@plt+0x329c>  // b.none
  405058:	ldr	x0, [sp]
  40505c:	add	x0, x0, #0x9
  405060:	mov	w1, #0x54                  	// #84
  405064:	strb	w1, [x0]
  405068:	b	40507c <ferror@plt+0x32ac>
  40506c:	ldr	x0, [sp]
  405070:	add	x0, x0, #0x9
  405074:	mov	w1, #0x74                  	// #116
  405078:	strb	w1, [x0]
  40507c:	nop
  405080:	add	sp, sp, #0x10
  405084:	ret
  405088:	stp	x29, x30, [sp, #-64]!
  40508c:	mov	x29, sp
  405090:	str	x19, [sp, #16]
  405094:	str	x0, [sp, #40]
  405098:	ldr	x0, [sp, #40]
  40509c:	cmp	x0, #0x0
  4050a0:	b.ne	4050ac <ferror@plt+0x32dc>  // b.any
  4050a4:	mov	x0, #0x0                   	// #0
  4050a8:	b	40516c <ferror@plt+0x339c>
  4050ac:	str	wzr, [sp, #60]
  4050b0:	b	4050c0 <ferror@plt+0x32f0>
  4050b4:	ldr	w0, [sp, #60]
  4050b8:	add	w0, w0, #0x1
  4050bc:	str	w0, [sp, #60]
  4050c0:	ldrsw	x0, [sp, #60]
  4050c4:	lsl	x0, x0, #3
  4050c8:	ldr	x1, [sp, #40]
  4050cc:	add	x0, x1, x0
  4050d0:	ldr	x0, [x0]
  4050d4:	cmp	x0, #0x0
  4050d8:	b.ne	4050b4 <ferror@plt+0x32e4>  // b.any
  4050dc:	ldr	w0, [sp, #60]
  4050e0:	add	w0, w0, #0x1
  4050e4:	sxtw	x0, w0
  4050e8:	lsl	x0, x0, #3
  4050ec:	bl	401ad0 <xmalloc@plt>
  4050f0:	str	x0, [sp, #48]
  4050f4:	str	wzr, [sp, #60]
  4050f8:	b	405138 <ferror@plt+0x3368>
  4050fc:	ldrsw	x0, [sp, #60]
  405100:	lsl	x0, x0, #3
  405104:	ldr	x1, [sp, #40]
  405108:	add	x0, x1, x0
  40510c:	ldr	x2, [x0]
  405110:	ldrsw	x0, [sp, #60]
  405114:	lsl	x0, x0, #3
  405118:	ldr	x1, [sp, #48]
  40511c:	add	x19, x1, x0
  405120:	mov	x0, x2
  405124:	bl	401b00 <xstrdup@plt>
  405128:	str	x0, [x19]
  40512c:	ldr	w0, [sp, #60]
  405130:	add	w0, w0, #0x1
  405134:	str	w0, [sp, #60]
  405138:	ldrsw	x0, [sp, #60]
  40513c:	lsl	x0, x0, #3
  405140:	ldr	x1, [sp, #40]
  405144:	add	x0, x1, x0
  405148:	ldr	x0, [x0]
  40514c:	cmp	x0, #0x0
  405150:	b.ne	4050fc <ferror@plt+0x332c>  // b.any
  405154:	ldrsw	x0, [sp, #60]
  405158:	lsl	x0, x0, #3
  40515c:	ldr	x1, [sp, #48]
  405160:	add	x0, x1, x0
  405164:	str	xzr, [x0]
  405168:	ldr	x0, [sp, #48]
  40516c:	ldr	x19, [sp, #16]
  405170:	ldp	x29, x30, [sp], #64
  405174:	ret
  405178:	stp	x29, x30, [sp, #-48]!
  40517c:	mov	x29, sp
  405180:	str	x19, [sp, #16]
  405184:	str	x0, [sp, #40]
  405188:	ldr	x0, [sp, #40]
  40518c:	cmp	x0, #0x0
  405190:	b.eq	4051bc <ferror@plt+0x33ec>  // b.none
  405194:	ldr	x19, [sp, #40]
  405198:	b	4051a8 <ferror@plt+0x33d8>
  40519c:	ldr	x0, [x19]
  4051a0:	bl	401c40 <free@plt>
  4051a4:	add	x19, x19, #0x8
  4051a8:	ldr	x0, [x19]
  4051ac:	cmp	x0, #0x0
  4051b0:	b.ne	40519c <ferror@plt+0x33cc>  // b.any
  4051b4:	ldr	x0, [sp, #40]
  4051b8:	bl	401c40 <free@plt>
  4051bc:	nop
  4051c0:	ldr	x19, [sp, #16]
  4051c4:	ldp	x29, x30, [sp], #48
  4051c8:	ret
  4051cc:	sub	sp, sp, #0x10
  4051d0:	str	x0, [sp, #8]
  4051d4:	b	4051ec <ferror@plt+0x341c>
  4051d8:	ldr	x0, [sp, #8]
  4051dc:	ldr	x0, [x0]
  4051e0:	add	x1, x0, #0x1
  4051e4:	ldr	x0, [sp, #8]
  4051e8:	str	x1, [x0]
  4051ec:	ldr	x0, [sp, #8]
  4051f0:	ldr	x0, [x0]
  4051f4:	ldrb	w0, [x0]
  4051f8:	mov	w1, w0
  4051fc:	adrp	x0, 417000 <ferror@plt+0x15230>
  405200:	ldr	x0, [x0, #4056]
  405204:	sxtw	x1, w1
  405208:	ldrh	w0, [x0, x1, lsl #1]
  40520c:	and	w0, w0, #0x40
  405210:	cmp	w0, #0x0
  405214:	b.ne	4051d8 <ferror@plt+0x3408>  // b.any
  405218:	nop
  40521c:	nop
  405220:	add	sp, sp, #0x10
  405224:	ret
  405228:	sub	sp, sp, #0x10
  40522c:	str	x0, [sp, #8]
  405230:	b	405240 <ferror@plt+0x3470>
  405234:	ldr	x0, [sp, #8]
  405238:	add	x0, x0, #0x1
  40523c:	str	x0, [sp, #8]
  405240:	ldr	x0, [sp, #8]
  405244:	ldrb	w0, [x0]
  405248:	cmp	w0, #0x0
  40524c:	b.eq	405278 <ferror@plt+0x34a8>  // b.none
  405250:	ldr	x0, [sp, #8]
  405254:	ldrb	w0, [x0]
  405258:	mov	w1, w0
  40525c:	adrp	x0, 417000 <ferror@plt+0x15230>
  405260:	ldr	x0, [x0, #4056]
  405264:	sxtw	x1, w1
  405268:	ldrh	w0, [x0, x1, lsl #1]
  40526c:	and	w0, w0, #0x40
  405270:	cmp	w0, #0x0
  405274:	b.ne	405234 <ferror@plt+0x3464>  // b.any
  405278:	ldr	x0, [sp, #8]
  40527c:	ldrb	w0, [x0]
  405280:	cmp	w0, #0x0
  405284:	cset	w0, eq  // eq = none
  405288:	and	w0, w0, #0xff
  40528c:	add	sp, sp, #0x10
  405290:	ret
  405294:	stp	x29, x30, [sp, #-112]!
  405298:	mov	x29, sp
  40529c:	str	x19, [sp, #16]
  4052a0:	str	x0, [sp, #40]
  4052a4:	str	wzr, [sp, #100]
  4052a8:	str	wzr, [sp, #96]
  4052ac:	str	wzr, [sp, #92]
  4052b0:	str	wzr, [sp, #88]
  4052b4:	str	wzr, [sp, #84]
  4052b8:	str	xzr, [sp, #72]
  4052bc:	ldr	x0, [sp, #40]
  4052c0:	cmp	x0, #0x0
  4052c4:	b.eq	40555c <ferror@plt+0x378c>  // b.none
  4052c8:	ldr	x0, [sp, #40]
  4052cc:	bl	401970 <strlen@plt>
  4052d0:	add	x0, x0, #0x1
  4052d4:	bl	401ad0 <xmalloc@plt>
  4052d8:	str	x0, [sp, #56]
  4052dc:	add	x0, sp, #0x28
  4052e0:	bl	4051cc <ferror@plt+0x33fc>
  4052e4:	ldr	w0, [sp, #84]
  4052e8:	cmp	w0, #0x0
  4052ec:	b.eq	405304 <ferror@plt+0x3534>  // b.none
  4052f0:	ldr	w0, [sp, #84]
  4052f4:	sub	w0, w0, #0x1
  4052f8:	ldr	w1, [sp, #88]
  4052fc:	cmp	w1, w0
  405300:	b.lt	40536c <ferror@plt+0x359c>  // b.tstop
  405304:	ldr	x0, [sp, #72]
  405308:	cmp	x0, #0x0
  40530c:	b.ne	40532c <ferror@plt+0x355c>  // b.any
  405310:	mov	w0, #0x8                   	// #8
  405314:	str	w0, [sp, #84]
  405318:	ldrsw	x0, [sp, #84]
  40531c:	lsl	x0, x0, #3
  405320:	bl	401ad0 <xmalloc@plt>
  405324:	str	x0, [sp, #64]
  405328:	b	405350 <ferror@plt+0x3580>
  40532c:	ldr	w0, [sp, #84]
  405330:	lsl	w0, w0, #1
  405334:	str	w0, [sp, #84]
  405338:	ldrsw	x0, [sp, #84]
  40533c:	lsl	x0, x0, #3
  405340:	mov	x1, x0
  405344:	ldr	x0, [sp, #72]
  405348:	bl	401a70 <xrealloc@plt>
  40534c:	str	x0, [sp, #64]
  405350:	ldr	x0, [sp, #64]
  405354:	str	x0, [sp, #72]
  405358:	ldrsw	x0, [sp, #88]
  40535c:	lsl	x0, x0, #3
  405360:	ldr	x1, [sp, #72]
  405364:	add	x0, x1, x0
  405368:	str	xzr, [x0]
  40536c:	ldr	x0, [sp, #56]
  405370:	str	x0, [sp, #104]
  405374:	b	4054e8 <ferror@plt+0x3718>
  405378:	ldr	x0, [sp, #40]
  40537c:	ldrb	w0, [x0]
  405380:	mov	w1, w0
  405384:	adrp	x0, 417000 <ferror@plt+0x15230>
  405388:	ldr	x0, [x0, #4056]
  40538c:	sxtw	x1, w1
  405390:	ldrh	w0, [x0, x1, lsl #1]
  405394:	and	w0, w0, #0x40
  405398:	cmp	w0, #0x0
  40539c:	b.eq	4053c4 <ferror@plt+0x35f4>  // b.none
  4053a0:	ldr	w0, [sp, #100]
  4053a4:	cmp	w0, #0x0
  4053a8:	b.ne	4053c4 <ferror@plt+0x35f4>  // b.any
  4053ac:	ldr	w0, [sp, #96]
  4053b0:	cmp	w0, #0x0
  4053b4:	b.ne	4053c4 <ferror@plt+0x35f4>  // b.any
  4053b8:	ldr	w0, [sp, #92]
  4053bc:	cmp	w0, #0x0
  4053c0:	b.eq	4054f8 <ferror@plt+0x3728>  // b.none
  4053c4:	ldr	w0, [sp, #92]
  4053c8:	cmp	w0, #0x0
  4053cc:	b.eq	4053f0 <ferror@plt+0x3620>  // b.none
  4053d0:	str	wzr, [sp, #92]
  4053d4:	ldr	x1, [sp, #40]
  4053d8:	ldr	x0, [sp, #104]
  4053dc:	add	x2, x0, #0x1
  4053e0:	str	x2, [sp, #104]
  4053e4:	ldrb	w1, [x1]
  4053e8:	strb	w1, [x0]
  4053ec:	b	4054dc <ferror@plt+0x370c>
  4053f0:	ldr	x0, [sp, #40]
  4053f4:	ldrb	w0, [x0]
  4053f8:	cmp	w0, #0x5c
  4053fc:	b.ne	40540c <ferror@plt+0x363c>  // b.any
  405400:	mov	w0, #0x1                   	// #1
  405404:	str	w0, [sp, #92]
  405408:	b	4054dc <ferror@plt+0x370c>
  40540c:	ldr	w0, [sp, #100]
  405410:	cmp	w0, #0x0
  405414:	b.eq	40544c <ferror@plt+0x367c>  // b.none
  405418:	ldr	x0, [sp, #40]
  40541c:	ldrb	w0, [x0]
  405420:	cmp	w0, #0x27
  405424:	b.ne	405430 <ferror@plt+0x3660>  // b.any
  405428:	str	wzr, [sp, #100]
  40542c:	b	4054dc <ferror@plt+0x370c>
  405430:	ldr	x1, [sp, #40]
  405434:	ldr	x0, [sp, #104]
  405438:	add	x2, x0, #0x1
  40543c:	str	x2, [sp, #104]
  405440:	ldrb	w1, [x1]
  405444:	strb	w1, [x0]
  405448:	b	4054dc <ferror@plt+0x370c>
  40544c:	ldr	w0, [sp, #96]
  405450:	cmp	w0, #0x0
  405454:	b.eq	40548c <ferror@plt+0x36bc>  // b.none
  405458:	ldr	x0, [sp, #40]
  40545c:	ldrb	w0, [x0]
  405460:	cmp	w0, #0x22
  405464:	b.ne	405470 <ferror@plt+0x36a0>  // b.any
  405468:	str	wzr, [sp, #96]
  40546c:	b	4054dc <ferror@plt+0x370c>
  405470:	ldr	x1, [sp, #40]
  405474:	ldr	x0, [sp, #104]
  405478:	add	x2, x0, #0x1
  40547c:	str	x2, [sp, #104]
  405480:	ldrb	w1, [x1]
  405484:	strb	w1, [x0]
  405488:	b	4054dc <ferror@plt+0x370c>
  40548c:	ldr	x0, [sp, #40]
  405490:	ldrb	w0, [x0]
  405494:	cmp	w0, #0x27
  405498:	b.ne	4054a8 <ferror@plt+0x36d8>  // b.any
  40549c:	mov	w0, #0x1                   	// #1
  4054a0:	str	w0, [sp, #100]
  4054a4:	b	4054dc <ferror@plt+0x370c>
  4054a8:	ldr	x0, [sp, #40]
  4054ac:	ldrb	w0, [x0]
  4054b0:	cmp	w0, #0x22
  4054b4:	b.ne	4054c4 <ferror@plt+0x36f4>  // b.any
  4054b8:	mov	w0, #0x1                   	// #1
  4054bc:	str	w0, [sp, #96]
  4054c0:	b	4054dc <ferror@plt+0x370c>
  4054c4:	ldr	x1, [sp, #40]
  4054c8:	ldr	x0, [sp, #104]
  4054cc:	add	x2, x0, #0x1
  4054d0:	str	x2, [sp, #104]
  4054d4:	ldrb	w1, [x1]
  4054d8:	strb	w1, [x0]
  4054dc:	ldr	x0, [sp, #40]
  4054e0:	add	x0, x0, #0x1
  4054e4:	str	x0, [sp, #40]
  4054e8:	ldr	x0, [sp, #40]
  4054ec:	ldrb	w0, [x0]
  4054f0:	cmp	w0, #0x0
  4054f4:	b.ne	405378 <ferror@plt+0x35a8>  // b.any
  4054f8:	ldr	x0, [sp, #104]
  4054fc:	strb	wzr, [x0]
  405500:	ldrsw	x0, [sp, #88]
  405504:	lsl	x0, x0, #3
  405508:	ldr	x1, [sp, #72]
  40550c:	add	x19, x1, x0
  405510:	ldr	x0, [sp, #56]
  405514:	bl	401b00 <xstrdup@plt>
  405518:	str	x0, [x19]
  40551c:	ldr	w0, [sp, #88]
  405520:	add	w0, w0, #0x1
  405524:	str	w0, [sp, #88]
  405528:	ldrsw	x0, [sp, #88]
  40552c:	lsl	x0, x0, #3
  405530:	ldr	x1, [sp, #72]
  405534:	add	x0, x1, x0
  405538:	str	xzr, [x0]
  40553c:	add	x0, sp, #0x28
  405540:	bl	4051cc <ferror@plt+0x33fc>
  405544:	ldr	x0, [sp, #40]
  405548:	ldrb	w0, [x0]
  40554c:	cmp	w0, #0x0
  405550:	b.ne	4052dc <ferror@plt+0x350c>  // b.any
  405554:	ldr	x0, [sp, #56]
  405558:	bl	401c40 <free@plt>
  40555c:	ldr	x0, [sp, #72]
  405560:	ldr	x19, [sp, #16]
  405564:	ldp	x29, x30, [sp], #112
  405568:	ret
  40556c:	stp	x29, x30, [sp, #-64]!
  405570:	mov	x29, sp
  405574:	str	x0, [sp, #24]
  405578:	str	x1, [sp, #16]
  40557c:	str	wzr, [sp, #60]
  405580:	ldr	x0, [sp, #16]
  405584:	cmp	x0, #0x0
  405588:	b.ne	40567c <ferror@plt+0x38ac>  // b.any
  40558c:	mov	w0, #0x1                   	// #1
  405590:	b	405694 <ferror@plt+0x38c4>
  405594:	ldr	x0, [sp, #24]
  405598:	ldr	x0, [x0]
  40559c:	str	x0, [sp, #48]
  4055a0:	b	405640 <ferror@plt+0x3870>
  4055a4:	ldr	x0, [sp, #48]
  4055a8:	ldrb	w0, [x0]
  4055ac:	strb	w0, [sp, #47]
  4055b0:	ldrb	w1, [sp, #47]
  4055b4:	adrp	x0, 417000 <ferror@plt+0x15230>
  4055b8:	ldr	x0, [x0, #4056]
  4055bc:	sxtw	x1, w1
  4055c0:	ldrh	w0, [x0, x1, lsl #1]
  4055c4:	and	w0, w0, #0x40
  4055c8:	cmp	w0, #0x0
  4055cc:	b.ne	4055f4 <ferror@plt+0x3824>  // b.any
  4055d0:	ldrb	w0, [sp, #47]
  4055d4:	cmp	w0, #0x5c
  4055d8:	b.eq	4055f4 <ferror@plt+0x3824>  // b.none
  4055dc:	ldrb	w0, [sp, #47]
  4055e0:	cmp	w0, #0x27
  4055e4:	b.eq	4055f4 <ferror@plt+0x3824>  // b.none
  4055e8:	ldrb	w0, [sp, #47]
  4055ec:	cmp	w0, #0x22
  4055f0:	b.ne	405614 <ferror@plt+0x3844>  // b.any
  4055f4:	ldr	x1, [sp, #16]
  4055f8:	mov	w0, #0x5c                  	// #92
  4055fc:	bl	401a10 <fputc@plt>
  405600:	cmn	w0, #0x1
  405604:	b.ne	405614 <ferror@plt+0x3844>  // b.any
  405608:	mov	w0, #0x1                   	// #1
  40560c:	str	w0, [sp, #60]
  405610:	b	405690 <ferror@plt+0x38c0>
  405614:	ldrb	w0, [sp, #47]
  405618:	ldr	x1, [sp, #16]
  40561c:	bl	401a10 <fputc@plt>
  405620:	cmn	w0, #0x1
  405624:	b.ne	405634 <ferror@plt+0x3864>  // b.any
  405628:	mov	w0, #0x1                   	// #1
  40562c:	str	w0, [sp, #60]
  405630:	b	405690 <ferror@plt+0x38c0>
  405634:	ldr	x0, [sp, #48]
  405638:	add	x0, x0, #0x1
  40563c:	str	x0, [sp, #48]
  405640:	ldr	x0, [sp, #48]
  405644:	ldrb	w0, [x0]
  405648:	cmp	w0, #0x0
  40564c:	b.ne	4055a4 <ferror@plt+0x37d4>  // b.any
  405650:	ldr	x1, [sp, #16]
  405654:	mov	w0, #0xa                   	// #10
  405658:	bl	401a10 <fputc@plt>
  40565c:	cmn	w0, #0x1
  405660:	b.ne	405670 <ferror@plt+0x38a0>  // b.any
  405664:	mov	w0, #0x1                   	// #1
  405668:	str	w0, [sp, #60]
  40566c:	b	405690 <ferror@plt+0x38c0>
  405670:	ldr	x0, [sp, #24]
  405674:	add	x0, x0, #0x8
  405678:	str	x0, [sp, #24]
  40567c:	ldr	x0, [sp, #24]
  405680:	ldr	x0, [x0]
  405684:	cmp	x0, #0x0
  405688:	b.ne	405594 <ferror@plt+0x37c4>  // b.any
  40568c:	nop
  405690:	ldr	w0, [sp, #60]
  405694:	ldp	x29, x30, [sp], #64
  405698:	ret
  40569c:	stp	x29, x30, [sp, #-240]!
  4056a0:	mov	x29, sp
  4056a4:	str	x0, [sp, #24]
  4056a8:	str	x1, [sp, #16]
  4056ac:	str	wzr, [sp, #236]
  4056b0:	ldr	x0, [sp, #16]
  4056b4:	ldr	x0, [x0]
  4056b8:	str	x0, [sp, #208]
  4056bc:	mov	w0, #0x7d0                 	// #2000
  4056c0:	str	w0, [sp, #232]
  4056c4:	b	405a5c <ferror@plt+0x3c8c>
  4056c8:	ldr	x0, [sp, #16]
  4056cc:	ldr	x1, [x0]
  4056d0:	ldrsw	x0, [sp, #236]
  4056d4:	lsl	x0, x0, #3
  4056d8:	add	x0, x1, x0
  4056dc:	ldr	x0, [x0]
  4056e0:	str	x0, [sp, #200]
  4056e4:	ldr	x0, [sp, #200]
  4056e8:	ldrb	w0, [x0]
  4056ec:	cmp	w0, #0x40
  4056f0:	b.ne	405a48 <ferror@plt+0x3c78>  // b.any
  4056f4:	ldr	w0, [sp, #232]
  4056f8:	sub	w0, w0, #0x1
  4056fc:	str	w0, [sp, #232]
  405700:	ldr	w0, [sp, #232]
  405704:	cmp	w0, #0x0
  405708:	b.ne	405740 <ferror@plt+0x3970>  // b.any
  40570c:	adrp	x0, 417000 <ferror@plt+0x15230>
  405710:	ldr	x0, [x0, #4048]
  405714:	ldr	x3, [x0]
  405718:	ldr	x0, [sp, #16]
  40571c:	ldr	x0, [x0]
  405720:	ldr	x0, [x0]
  405724:	mov	x2, x0
  405728:	adrp	x0, 406000 <ferror@plt+0x4230>
  40572c:	add	x1, x0, #0x958
  405730:	mov	x0, x3
  405734:	bl	401db0 <fprintf@plt>
  405738:	mov	w0, #0x1                   	// #1
  40573c:	bl	401cb0 <xexit@plt>
  405740:	ldr	x0, [sp, #200]
  405744:	add	x0, x0, #0x1
  405748:	add	x1, sp, #0x28
  40574c:	bl	405ea8 <ferror@plt+0x40d8>
  405750:	cmp	w0, #0x0
  405754:	b.lt	405a50 <ferror@plt+0x3c80>  // b.tstop
  405758:	ldr	w0, [sp, #56]
  40575c:	and	w0, w0, #0xf000
  405760:	cmp	w0, #0x4, lsl #12
  405764:	b.ne	40579c <ferror@plt+0x39cc>  // b.any
  405768:	adrp	x0, 417000 <ferror@plt+0x15230>
  40576c:	ldr	x0, [x0, #4048]
  405770:	ldr	x3, [x0]
  405774:	ldr	x0, [sp, #16]
  405778:	ldr	x0, [x0]
  40577c:	ldr	x0, [x0]
  405780:	mov	x2, x0
  405784:	adrp	x0, 406000 <ferror@plt+0x4230>
  405788:	add	x1, x0, #0x988
  40578c:	mov	x0, x3
  405790:	bl	401db0 <fprintf@plt>
  405794:	mov	w0, #0x1                   	// #1
  405798:	bl	401cb0 <xexit@plt>
  40579c:	ldr	x0, [sp, #200]
  4057a0:	add	x0, x0, #0x1
  4057a4:	str	x0, [sp, #200]
  4057a8:	adrp	x0, 406000 <ferror@plt+0x4230>
  4057ac:	add	x1, x0, #0x9b8
  4057b0:	ldr	x0, [sp, #200]
  4057b4:	bl	401a60 <fopen@plt>
  4057b8:	str	x0, [sp, #192]
  4057bc:	ldr	x0, [sp, #192]
  4057c0:	cmp	x0, #0x0
  4057c4:	b.eq	405a58 <ferror@plt+0x3c88>  // b.none
  4057c8:	mov	w2, #0x2                   	// #2
  4057cc:	mov	x1, #0x0                   	// #0
  4057d0:	ldr	x0, [sp, #192]
  4057d4:	bl	401b90 <fseek@plt>
  4057d8:	cmn	w0, #0x1
  4057dc:	b.eq	405a20 <ferror@plt+0x3c50>  // b.none
  4057e0:	ldr	x0, [sp, #192]
  4057e4:	bl	4019e0 <ftell@plt>
  4057e8:	str	x0, [sp, #184]
  4057ec:	ldr	x0, [sp, #184]
  4057f0:	cmn	x0, #0x1
  4057f4:	b.eq	405a28 <ferror@plt+0x3c58>  // b.none
  4057f8:	mov	w2, #0x0                   	// #0
  4057fc:	mov	x1, #0x0                   	// #0
  405800:	ldr	x0, [sp, #192]
  405804:	bl	401b90 <fseek@plt>
  405808:	cmn	w0, #0x1
  40580c:	b.eq	405a30 <ferror@plt+0x3c60>  // b.none
  405810:	ldr	x0, [sp, #184]
  405814:	add	x0, x0, #0x1
  405818:	bl	401ad0 <xmalloc@plt>
  40581c:	str	x0, [sp, #176]
  405820:	ldr	x0, [sp, #184]
  405824:	ldr	x3, [sp, #192]
  405828:	mov	x2, x0
  40582c:	mov	x1, #0x1                   	// #1
  405830:	ldr	x0, [sp, #176]
  405834:	bl	401c20 <fread@plt>
  405838:	str	x0, [sp, #168]
  40583c:	ldr	x0, [sp, #184]
  405840:	ldr	x1, [sp, #168]
  405844:	cmp	x1, x0
  405848:	b.eq	40585c <ferror@plt+0x3a8c>  // b.none
  40584c:	ldr	x0, [sp, #192]
  405850:	bl	401dd0 <ferror@plt>
  405854:	cmp	w0, #0x0
  405858:	b.ne	405a38 <ferror@plt+0x3c68>  // b.any
  40585c:	ldr	x1, [sp, #176]
  405860:	ldr	x0, [sp, #168]
  405864:	add	x0, x1, x0
  405868:	strb	wzr, [x0]
  40586c:	ldr	x0, [sp, #176]
  405870:	bl	405228 <ferror@plt+0x3458>
  405874:	cmp	w0, #0x0
  405878:	b.eq	405894 <ferror@plt+0x3ac4>  // b.none
  40587c:	mov	x0, #0x8                   	// #8
  405880:	bl	401ad0 <xmalloc@plt>
  405884:	str	x0, [sp, #224]
  405888:	ldr	x0, [sp, #224]
  40588c:	str	xzr, [x0]
  405890:	b	4058a0 <ferror@plt+0x3ad0>
  405894:	ldr	x0, [sp, #176]
  405898:	bl	405294 <ferror@plt+0x34c4>
  40589c:	str	x0, [sp, #224]
  4058a0:	ldr	x0, [sp, #16]
  4058a4:	ldr	x0, [x0]
  4058a8:	ldr	x1, [sp, #208]
  4058ac:	cmp	x1, x0
  4058b0:	b.ne	4058cc <ferror@plt+0x3afc>  // b.any
  4058b4:	ldr	x0, [sp, #16]
  4058b8:	ldr	x0, [x0]
  4058bc:	bl	405088 <ferror@plt+0x32b8>
  4058c0:	mov	x1, x0
  4058c4:	ldr	x0, [sp, #16]
  4058c8:	str	x1, [x0]
  4058cc:	str	xzr, [sp, #216]
  4058d0:	b	4058e0 <ferror@plt+0x3b10>
  4058d4:	ldr	x0, [sp, #216]
  4058d8:	add	x0, x0, #0x1
  4058dc:	str	x0, [sp, #216]
  4058e0:	ldr	x0, [sp, #216]
  4058e4:	lsl	x0, x0, #3
  4058e8:	ldr	x1, [sp, #224]
  4058ec:	add	x0, x1, x0
  4058f0:	ldr	x0, [x0]
  4058f4:	cmp	x0, #0x0
  4058f8:	b.ne	4058d4 <ferror@plt+0x3b04>  // b.any
  4058fc:	ldr	x0, [sp, #16]
  405900:	ldr	x1, [x0]
  405904:	ldrsw	x0, [sp, #236]
  405908:	lsl	x0, x0, #3
  40590c:	add	x0, x1, x0
  405910:	ldr	x0, [x0]
  405914:	bl	401c40 <free@plt>
  405918:	ldr	x0, [sp, #16]
  40591c:	ldr	x2, [x0]
  405920:	ldr	x0, [sp, #24]
  405924:	ldr	w0, [x0]
  405928:	sxtw	x1, w0
  40592c:	ldr	x0, [sp, #216]
  405930:	add	x0, x1, x0
  405934:	add	x0, x0, #0x1
  405938:	lsl	x0, x0, #3
  40593c:	mov	x1, x0
  405940:	mov	x0, x2
  405944:	bl	401a70 <xrealloc@plt>
  405948:	mov	x1, x0
  40594c:	ldr	x0, [sp, #16]
  405950:	str	x1, [x0]
  405954:	ldr	x0, [sp, #16]
  405958:	ldr	x1, [x0]
  40595c:	ldrsw	x2, [sp, #236]
  405960:	ldr	x0, [sp, #216]
  405964:	add	x0, x2, x0
  405968:	lsl	x0, x0, #3
  40596c:	add	x3, x1, x0
  405970:	ldr	x0, [sp, #16]
  405974:	ldr	x1, [x0]
  405978:	ldrsw	x0, [sp, #236]
  40597c:	add	x0, x0, #0x1
  405980:	lsl	x0, x0, #3
  405984:	add	x4, x1, x0
  405988:	ldr	x0, [sp, #24]
  40598c:	ldr	w1, [x0]
  405990:	ldr	w0, [sp, #236]
  405994:	sub	w0, w1, w0
  405998:	sxtw	x0, w0
  40599c:	lsl	x0, x0, #3
  4059a0:	mov	x2, x0
  4059a4:	mov	x1, x4
  4059a8:	mov	x0, x3
  4059ac:	bl	401950 <memmove@plt>
  4059b0:	ldr	x0, [sp, #16]
  4059b4:	ldr	x1, [x0]
  4059b8:	ldrsw	x0, [sp, #236]
  4059bc:	lsl	x0, x0, #3
  4059c0:	add	x3, x1, x0
  4059c4:	ldr	x0, [sp, #216]
  4059c8:	lsl	x0, x0, #3
  4059cc:	mov	x2, x0
  4059d0:	ldr	x1, [sp, #224]
  4059d4:	mov	x0, x3
  4059d8:	bl	401940 <memcpy@plt>
  4059dc:	ldr	x0, [sp, #24]
  4059e0:	ldr	w0, [x0]
  4059e4:	mov	w1, w0
  4059e8:	ldr	x0, [sp, #216]
  4059ec:	add	w0, w1, w0
  4059f0:	sub	w0, w0, #0x1
  4059f4:	mov	w1, w0
  4059f8:	ldr	x0, [sp, #24]
  4059fc:	str	w1, [x0]
  405a00:	ldr	x0, [sp, #224]
  405a04:	bl	401c40 <free@plt>
  405a08:	ldr	x0, [sp, #176]
  405a0c:	bl	401c40 <free@plt>
  405a10:	ldr	w0, [sp, #236]
  405a14:	sub	w0, w0, #0x1
  405a18:	str	w0, [sp, #236]
  405a1c:	b	405a3c <ferror@plt+0x3c6c>
  405a20:	nop
  405a24:	b	405a3c <ferror@plt+0x3c6c>
  405a28:	nop
  405a2c:	b	405a3c <ferror@plt+0x3c6c>
  405a30:	nop
  405a34:	b	405a3c <ferror@plt+0x3c6c>
  405a38:	nop
  405a3c:	ldr	x0, [sp, #192]
  405a40:	bl	401a40 <fclose@plt>
  405a44:	b	405a5c <ferror@plt+0x3c8c>
  405a48:	nop
  405a4c:	b	405a5c <ferror@plt+0x3c8c>
  405a50:	nop
  405a54:	b	405a5c <ferror@plt+0x3c8c>
  405a58:	nop
  405a5c:	ldr	w0, [sp, #236]
  405a60:	add	w0, w0, #0x1
  405a64:	str	w0, [sp, #236]
  405a68:	ldr	x0, [sp, #24]
  405a6c:	ldr	w0, [x0]
  405a70:	ldr	w1, [sp, #236]
  405a74:	cmp	w1, w0
  405a78:	b.lt	4056c8 <ferror@plt+0x38f8>  // b.tstop
  405a7c:	nop
  405a80:	nop
  405a84:	ldp	x29, x30, [sp], #240
  405a88:	ret
  405a8c:	sub	sp, sp, #0x20
  405a90:	str	x0, [sp, #8]
  405a94:	ldr	x0, [sp, #8]
  405a98:	cmp	x0, #0x0
  405a9c:	b.ne	405aa8 <ferror@plt+0x3cd8>  // b.any
  405aa0:	mov	w0, #0x0                   	// #0
  405aa4:	b	405adc <ferror@plt+0x3d0c>
  405aa8:	str	wzr, [sp, #28]
  405aac:	b	405abc <ferror@plt+0x3cec>
  405ab0:	ldr	w0, [sp, #28]
  405ab4:	add	w0, w0, #0x1
  405ab8:	str	w0, [sp, #28]
  405abc:	ldrsw	x0, [sp, #28]
  405ac0:	lsl	x0, x0, #3
  405ac4:	ldr	x1, [sp, #8]
  405ac8:	add	x0, x1, x0
  405acc:	ldr	x0, [x0]
  405ad0:	cmp	x0, #0x0
  405ad4:	b.ne	405ab0 <ferror@plt+0x3ce0>  // b.any
  405ad8:	ldr	w0, [sp, #28]
  405adc:	add	sp, sp, #0x20
  405ae0:	ret
  405ae4:	stp	x29, x30, [sp, #-32]!
  405ae8:	mov	x29, sp
  405aec:	str	x0, [sp, #24]
  405af0:	str	x1, [sp, #16]
  405af4:	ldr	x0, [sp, #16]
  405af8:	cmp	x0, #0x0
  405afc:	b.eq	405b08 <ferror@plt+0x3d38>  // b.none
  405b00:	ldr	x0, [sp, #16]
  405b04:	b	405b34 <ferror@plt+0x3d64>
  405b08:	ldr	x0, [sp, #24]
  405b0c:	cmp	x0, #0x0
  405b10:	b.eq	405b30 <ferror@plt+0x3d60>  // b.none
  405b14:	mov	w1, #0x7                   	// #7
  405b18:	ldr	x0, [sp, #24]
  405b1c:	bl	401bb0 <access@plt>
  405b20:	cmp	w0, #0x0
  405b24:	b.ne	405b30 <ferror@plt+0x3d60>  // b.any
  405b28:	ldr	x0, [sp, #24]
  405b2c:	b	405b34 <ferror@plt+0x3d64>
  405b30:	mov	x0, #0x0                   	// #0
  405b34:	ldp	x29, x30, [sp], #32
  405b38:	ret
  405b3c:	stp	x29, x30, [sp, #-48]!
  405b40:	mov	x29, sp
  405b44:	adrp	x0, 418000 <ferror@plt+0x16230>
  405b48:	add	x0, x0, #0x880
  405b4c:	ldr	x0, [x0]
  405b50:	cmp	x0, #0x0
  405b54:	b.ne	405c74 <ferror@plt+0x3ea4>  // b.any
  405b58:	str	xzr, [sp, #40]
  405b5c:	adrp	x0, 406000 <ferror@plt+0x4230>
  405b60:	add	x0, x0, #0x9e8
  405b64:	bl	401d60 <getenv@plt>
  405b68:	ldr	x1, [sp, #40]
  405b6c:	bl	405ae4 <ferror@plt+0x3d14>
  405b70:	str	x0, [sp, #40]
  405b74:	adrp	x0, 406000 <ferror@plt+0x4230>
  405b78:	add	x0, x0, #0x9f0
  405b7c:	bl	401d60 <getenv@plt>
  405b80:	ldr	x1, [sp, #40]
  405b84:	bl	405ae4 <ferror@plt+0x3d14>
  405b88:	str	x0, [sp, #40]
  405b8c:	adrp	x0, 406000 <ferror@plt+0x4230>
  405b90:	add	x0, x0, #0x9f8
  405b94:	bl	401d60 <getenv@plt>
  405b98:	ldr	x1, [sp, #40]
  405b9c:	bl	405ae4 <ferror@plt+0x3d14>
  405ba0:	str	x0, [sp, #40]
  405ba4:	ldr	x1, [sp, #40]
  405ba8:	adrp	x0, 406000 <ferror@plt+0x4230>
  405bac:	add	x0, x0, #0xa00
  405bb0:	bl	405ae4 <ferror@plt+0x3d14>
  405bb4:	str	x0, [sp, #40]
  405bb8:	ldr	x1, [sp, #40]
  405bbc:	adrp	x0, 406000 <ferror@plt+0x4230>
  405bc0:	add	x0, x0, #0x9d8
  405bc4:	bl	405ae4 <ferror@plt+0x3d14>
  405bc8:	str	x0, [sp, #40]
  405bcc:	ldr	x1, [sp, #40]
  405bd0:	adrp	x0, 406000 <ferror@plt+0x4230>
  405bd4:	add	x0, x0, #0x9c8
  405bd8:	bl	405ae4 <ferror@plt+0x3d14>
  405bdc:	str	x0, [sp, #40]
  405be0:	ldr	x1, [sp, #40]
  405be4:	adrp	x0, 406000 <ferror@plt+0x4230>
  405be8:	add	x0, x0, #0x9c0
  405bec:	bl	405ae4 <ferror@plt+0x3d14>
  405bf0:	str	x0, [sp, #40]
  405bf4:	ldr	x0, [sp, #40]
  405bf8:	cmp	x0, #0x0
  405bfc:	b.ne	405c0c <ferror@plt+0x3e3c>  // b.any
  405c00:	adrp	x0, 406000 <ferror@plt+0x4230>
  405c04:	add	x0, x0, #0xa08
  405c08:	str	x0, [sp, #40]
  405c0c:	ldr	x0, [sp, #40]
  405c10:	bl	401970 <strlen@plt>
  405c14:	str	w0, [sp, #36]
  405c18:	ldr	w0, [sp, #36]
  405c1c:	add	w0, w0, #0x2
  405c20:	mov	w0, w0
  405c24:	bl	401ad0 <xmalloc@plt>
  405c28:	str	x0, [sp, #24]
  405c2c:	ldr	x1, [sp, #40]
  405c30:	ldr	x0, [sp, #24]
  405c34:	bl	401c90 <strcpy@plt>
  405c38:	ldr	w0, [sp, #36]
  405c3c:	ldr	x1, [sp, #24]
  405c40:	add	x0, x1, x0
  405c44:	mov	w1, #0x2f                  	// #47
  405c48:	strb	w1, [x0]
  405c4c:	ldr	w0, [sp, #36]
  405c50:	add	w0, w0, #0x1
  405c54:	mov	w0, w0
  405c58:	ldr	x1, [sp, #24]
  405c5c:	add	x0, x1, x0
  405c60:	strb	wzr, [x0]
  405c64:	adrp	x0, 418000 <ferror@plt+0x16230>
  405c68:	add	x0, x0, #0x880
  405c6c:	ldr	x1, [sp, #24]
  405c70:	str	x1, [x0]
  405c74:	adrp	x0, 418000 <ferror@plt+0x16230>
  405c78:	add	x0, x0, #0x880
  405c7c:	ldr	x0, [x0]
  405c80:	ldp	x29, x30, [sp], #48
  405c84:	ret
  405c88:	stp	x29, x30, [sp, #-96]!
  405c8c:	mov	x29, sp
  405c90:	str	x19, [sp, #16]
  405c94:	str	x0, [sp, #40]
  405c98:	str	x1, [sp, #32]
  405c9c:	bl	405b3c <ferror@plt+0x3d6c>
  405ca0:	str	x0, [sp, #88]
  405ca4:	ldr	x0, [sp, #40]
  405ca8:	cmp	x0, #0x0
  405cac:	b.ne	405cbc <ferror@plt+0x3eec>  // b.any
  405cb0:	adrp	x0, 406000 <ferror@plt+0x4230>
  405cb4:	add	x0, x0, #0xa10
  405cb8:	str	x0, [sp, #40]
  405cbc:	ldr	x0, [sp, #32]
  405cc0:	cmp	x0, #0x0
  405cc4:	b.ne	405cd4 <ferror@plt+0x3f04>  // b.any
  405cc8:	adrp	x0, 406000 <ferror@plt+0x4230>
  405ccc:	add	x0, x0, #0xa18
  405cd0:	str	x0, [sp, #32]
  405cd4:	ldr	x0, [sp, #88]
  405cd8:	bl	401970 <strlen@plt>
  405cdc:	str	w0, [sp, #84]
  405ce0:	ldr	x0, [sp, #40]
  405ce4:	bl	401970 <strlen@plt>
  405ce8:	str	w0, [sp, #80]
  405cec:	ldr	x0, [sp, #32]
  405cf0:	bl	401970 <strlen@plt>
  405cf4:	str	w0, [sp, #76]
  405cf8:	ldrsw	x1, [sp, #84]
  405cfc:	ldrsw	x0, [sp, #76]
  405d00:	add	x1, x1, x0
  405d04:	ldrsw	x0, [sp, #80]
  405d08:	add	x0, x1, x0
  405d0c:	add	x0, x0, #0x7
  405d10:	bl	401ad0 <xmalloc@plt>
  405d14:	str	x0, [sp, #64]
  405d18:	ldr	x1, [sp, #88]
  405d1c:	ldr	x0, [sp, #64]
  405d20:	bl	401c90 <strcpy@plt>
  405d24:	ldrsw	x0, [sp, #84]
  405d28:	ldr	x1, [sp, #64]
  405d2c:	add	x0, x1, x0
  405d30:	ldr	x1, [sp, #40]
  405d34:	bl	401c90 <strcpy@plt>
  405d38:	ldrsw	x1, [sp, #84]
  405d3c:	ldrsw	x0, [sp, #80]
  405d40:	add	x0, x1, x0
  405d44:	ldr	x1, [sp, #64]
  405d48:	add	x2, x1, x0
  405d4c:	adrp	x0, 406000 <ferror@plt+0x4230>
  405d50:	add	x1, x0, #0xa20
  405d54:	mov	x0, x2
  405d58:	ldr	w2, [x1]
  405d5c:	str	w2, [x0]
  405d60:	ldur	w1, [x1, #3]
  405d64:	stur	w1, [x0, #3]
  405d68:	ldrsw	x1, [sp, #84]
  405d6c:	ldrsw	x0, [sp, #80]
  405d70:	add	x0, x1, x0
  405d74:	add	x0, x0, #0x6
  405d78:	ldr	x1, [sp, #64]
  405d7c:	add	x0, x1, x0
  405d80:	ldr	x1, [sp, #32]
  405d84:	bl	401c90 <strcpy@plt>
  405d88:	ldr	w1, [sp, #76]
  405d8c:	ldr	x0, [sp, #64]
  405d90:	bl	401960 <mkstemps@plt>
  405d94:	str	w0, [sp, #60]
  405d98:	ldr	w0, [sp, #60]
  405d9c:	cmn	w0, #0x1
  405da0:	b.ne	405dd8 <ferror@plt+0x4008>  // b.any
  405da4:	adrp	x0, 417000 <ferror@plt+0x15230>
  405da8:	ldr	x0, [x0, #4048]
  405dac:	ldr	x19, [x0]
  405db0:	bl	401d50 <__errno_location@plt>
  405db4:	ldr	w0, [x0]
  405db8:	bl	401b20 <strerror@plt>
  405dbc:	mov	x3, x0
  405dc0:	ldr	x2, [sp, #88]
  405dc4:	adrp	x0, 406000 <ferror@plt+0x4230>
  405dc8:	add	x1, x0, #0xa28
  405dcc:	mov	x0, x19
  405dd0:	bl	401db0 <fprintf@plt>
  405dd4:	bl	401ba0 <abort@plt>
  405dd8:	ldr	w0, [sp, #60]
  405ddc:	bl	401b30 <close@plt>
  405de0:	cmp	w0, #0x0
  405de4:	b.eq	405dec <ferror@plt+0x401c>  // b.none
  405de8:	bl	401ba0 <abort@plt>
  405dec:	ldr	x0, [sp, #64]
  405df0:	ldr	x19, [sp, #16]
  405df4:	ldp	x29, x30, [sp], #96
  405df8:	ret
  405dfc:	stp	x29, x30, [sp, #-32]!
  405e00:	mov	x29, sp
  405e04:	str	x0, [sp, #24]
  405e08:	ldr	x1, [sp, #24]
  405e0c:	mov	x0, #0x0                   	// #0
  405e10:	bl	405c88 <ferror@plt+0x3eb8>
  405e14:	ldp	x29, x30, [sp], #32
  405e18:	ret
  405e1c:	nop
  405e20:	stp	x29, x30, [sp, #-64]!
  405e24:	mov	x29, sp
  405e28:	stp	x19, x20, [sp, #16]
  405e2c:	adrp	x20, 417000 <ferror@plt+0x15230>
  405e30:	add	x20, x20, #0xdb0
  405e34:	stp	x21, x22, [sp, #32]
  405e38:	adrp	x21, 417000 <ferror@plt+0x15230>
  405e3c:	add	x21, x21, #0xda8
  405e40:	sub	x20, x20, x21
  405e44:	mov	w22, w0
  405e48:	stp	x23, x24, [sp, #48]
  405e4c:	mov	x23, x1
  405e50:	mov	x24, x2
  405e54:	bl	401900 <memcpy@plt-0x40>
  405e58:	cmp	xzr, x20, asr #3
  405e5c:	b.eq	405e88 <ferror@plt+0x40b8>  // b.none
  405e60:	asr	x20, x20, #3
  405e64:	mov	x19, #0x0                   	// #0
  405e68:	ldr	x3, [x21, x19, lsl #3]
  405e6c:	mov	x2, x24
  405e70:	add	x19, x19, #0x1
  405e74:	mov	x1, x23
  405e78:	mov	w0, w22
  405e7c:	blr	x3
  405e80:	cmp	x20, x19
  405e84:	b.ne	405e68 <ferror@plt+0x4098>  // b.any
  405e88:	ldp	x19, x20, [sp, #16]
  405e8c:	ldp	x21, x22, [sp, #32]
  405e90:	ldp	x23, x24, [sp, #48]
  405e94:	ldp	x29, x30, [sp], #64
  405e98:	ret
  405e9c:	nop
  405ea0:	ret
  405ea4:	nop
  405ea8:	mov	x2, x1
  405eac:	mov	x1, x0
  405eb0:	mov	w0, #0x0                   	// #0
  405eb4:	b	401d80 <__xstat@plt>

Disassembly of section .fini:

0000000000405eb8 <.fini>:
  405eb8:	stp	x29, x30, [sp, #-16]!
  405ebc:	mov	x29, sp
  405ec0:	ldp	x29, x30, [sp], #16
  405ec4:	ret
