<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_O_T_C_U_C_6207cbcf</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_O_T_C_U_C_6207cbcf'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_O_T_C_U_C_6207cbcf')">rsnoc_z_H_R_O_T_C_U_C_6207cbcf</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.01</td>
<td class="s6 cl rt"><a href="mod2898.html#Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2898.html#Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2898.html#Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2898.html#Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2898.html#inst_tag_258731"  onclick="showContent('inst_tag_258731')">config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></td>
<td class="s4 cl rt"> 46.01</td>
<td class="s6 cl rt"><a href="mod2898.html#inst_tag_258731_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2898.html#inst_tag_258731_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2898.html#inst_tag_258731_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2898.html#inst_tag_258731_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2898.html#inst_tag_258732"  onclick="showContent('inst_tag_258732')">config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></td>
<td class="s4 cl rt"> 46.01</td>
<td class="s6 cl rt"><a href="mod2898.html#inst_tag_258732_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2898.html#inst_tag_258732_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2898.html#inst_tag_258732_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2898.html#inst_tag_258732_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2898.html#inst_tag_258733"  onclick="showContent('inst_tag_258733')">config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></td>
<td class="s4 cl rt"> 46.01</td>
<td class="s6 cl rt"><a href="mod2898.html#inst_tag_258733_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2898.html#inst_tag_258733_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2898.html#inst_tag_258733_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2898.html#inst_tag_258733_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2898.html#inst_tag_258734"  onclick="showContent('inst_tag_258734')">config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></td>
<td class="s4 cl rt"> 46.01</td>
<td class="s6 cl rt"><a href="mod2898.html#inst_tag_258734_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2898.html#inst_tag_258734_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2898.html#inst_tag_258734_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2898.html#inst_tag_258734_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2898.html#inst_tag_258735"  onclick="showContent('inst_tag_258735')">config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></td>
<td class="s4 cl rt"> 46.01</td>
<td class="s6 cl rt"><a href="mod2898.html#inst_tag_258735_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2898.html#inst_tag_258735_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2898.html#inst_tag_258735_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2898.html#inst_tag_258735_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2898.html#inst_tag_258736"  onclick="showContent('inst_tag_258736')">config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></td>
<td class="s4 cl rt"> 46.01</td>
<td class="s6 cl rt"><a href="mod2898.html#inst_tag_258736_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2898.html#inst_tag_258736_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2898.html#inst_tag_258736_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2898.html#inst_tag_258736_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_258731'>
<hr>
<a name="inst_tag_258731"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy40.html#tag_urg_inst_258731" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.01</td>
<td class="s6 cl rt"><a href="mod2898.html#inst_tag_258731_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2898.html#inst_tag_258731_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2898.html#inst_tag_258731_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2898.html#inst_tag_258731_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.96</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 20.83</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.74</td>
<td class="s7 cl rt"> 78.26</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  6.02</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod2228.html#inst_tag_193872" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_2.html#inst_tag_237999" id="tag_urg_inst_237999">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_258732'>
<hr>
<a name="inst_tag_258732"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy40.html#tag_urg_inst_258732" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.01</td>
<td class="s6 cl rt"><a href="mod2898.html#inst_tag_258732_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2898.html#inst_tag_258732_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2898.html#inst_tag_258732_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2898.html#inst_tag_258732_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.96</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 20.83</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.74</td>
<td class="s7 cl rt"> 78.26</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  6.02</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod2228.html#inst_tag_193872" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_2.html#inst_tag_238000" id="tag_urg_inst_238000">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_258733'>
<hr>
<a name="inst_tag_258733"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy40.html#tag_urg_inst_258733" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.01</td>
<td class="s6 cl rt"><a href="mod2898.html#inst_tag_258733_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2898.html#inst_tag_258733_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2898.html#inst_tag_258733_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2898.html#inst_tag_258733_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.96</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 20.83</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.74</td>
<td class="s7 cl rt"> 78.26</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  6.02</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod2228.html#inst_tag_193872" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_2.html#inst_tag_238001" id="tag_urg_inst_238001">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_258734'>
<hr>
<a name="inst_tag_258734"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy40.html#tag_urg_inst_258734" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.01</td>
<td class="s6 cl rt"><a href="mod2898.html#inst_tag_258734_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2898.html#inst_tag_258734_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2898.html#inst_tag_258734_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2898.html#inst_tag_258734_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.96</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 20.83</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.74</td>
<td class="s7 cl rt"> 78.26</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  6.02</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod2228.html#inst_tag_193872" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_2.html#inst_tag_238003" id="tag_urg_inst_238003">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_258735'>
<hr>
<a name="inst_tag_258735"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy40.html#tag_urg_inst_258735" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.01</td>
<td class="s6 cl rt"><a href="mod2898.html#inst_tag_258735_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2898.html#inst_tag_258735_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2898.html#inst_tag_258735_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2898.html#inst_tag_258735_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.96</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 20.83</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.74</td>
<td class="s7 cl rt"> 78.26</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  6.02</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod2228.html#inst_tag_193872" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_2.html#inst_tag_238004" id="tag_urg_inst_238004">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_258736'>
<hr>
<a name="inst_tag_258736"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy40.html#tag_urg_inst_258736" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.01</td>
<td class="s6 cl rt"><a href="mod2898.html#inst_tag_258736_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2898.html#inst_tag_258736_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2898.html#inst_tag_258736_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2898.html#inst_tag_258736_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.96</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 20.83</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.74</td>
<td class="s7 cl rt"> 78.26</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  6.02</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod2228.html#inst_tag_193872" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_2.html#inst_tag_238005" id="tag_urg_inst_238005">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_O_T_C_U_C_6207cbcf'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2898.html" >rsnoc_z_H_R_O_T_C_U_C_6207cbcf</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29282</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>29299</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29306</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29313</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29332</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
29281                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29282      1/1          		if ( ! Sys_Clk_RstN )
29283      1/1          			u_7c15 &lt;= #1.0 ( 5'b0 );
29284      1/1          		else if ( VldSet )
29285      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
29286                   	assign Sys_Pwr_Idle = 1'b0;
29287                   	assign Sys_Pwr_WakeUp = 1'b0;
29288                   	assign Trig = Mode ? 1'b0 : VldReset;
29289                   	assign u_76e9 = Cnt + 8'b00000001;
29290                   	assign u_2ee2 = Cnt - 8'b00000001;
29291                   	assign CntFwd =
29292                   			{ 8 { ( ~ CntInit ) }  }
29293                   		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
29294                   	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
29295                   	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
29296                   	assign Val = Cnt;
29297                   	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
29298                   	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
29299      1/1          		case ( uu_7d6f_caseSel )
29300      <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
29301      <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
29302      1/1          			default : u_7d6f = 8'b0 ;
29303                   		endcase
29304                   	end
29305                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29306      1/1          		if ( ! Sys_Clk_RstN )
29307      1/1          			Cnt &lt;= #1.0 ( 8'b0 );
29308      1/1          		else if ( CntEn )
29309      <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
29310                   	// synopsys translate_off
29311                   	// synthesis translate_off
29312                   	always @( posedge Sys_Clk )
29313      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29314      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
29315      <font color = "grey">unreachable  </font>				dontStop = 0;
29316      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29317      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29318      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
29319      <font color = "grey">unreachable  </font>					$display(
29320                   						&quot;SimulError: at %0t : %s&quot;
29321                   					, $realtime ,
29322                   						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
29323                   					);
29324      <font color = "grey">unreachable  </font>					$stop;
29325                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29326                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
29327                   	// synthesis translate_on
29328                   	// synopsys translate_on
29329                   	// synopsys translate_off
29330                   	// synthesis translate_off
29331                   	always @( posedge Sys_Clk )
29332      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29333      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
29334      <font color = "grey">unreachable  </font>				dontStop = 0;
29335      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29336      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29337      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
29338      <font color = "grey">unreachable  </font>					$stop;
29339                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29340                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2898.html" >rsnoc_z_H_R_O_T_C_U_C_6207cbcf</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       29265
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       29288
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2898.html" >rsnoc_z_H_R_O_T_C_U_C_6207cbcf</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2898.html" >rsnoc_z_H_R_O_T_C_U_C_6207cbcf</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">29265</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">29288</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29282</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">29299</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29306</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29265      	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29288      	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29282      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29283      			u_7c15 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
29284      		else if ( VldSet )
           		     <font color = "red">-2-</font>  
29285      			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29299      		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
29300      			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
29301      			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
29302      			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29306      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29307      			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
29308      		else if ( CntEn )
           		     <font color = "red">-2-</font>  
29309      			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_258731'>
<a name="inst_tag_258731_Line"></a>
<b>Line Coverage for Instance : <a href="mod2898.html#inst_tag_258731" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29282</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>29299</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29306</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29313</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29332</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
29281                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29282      1/1          		if ( ! Sys_Clk_RstN )
29283      1/1          			u_7c15 &lt;= #1.0 ( 5'b0 );
29284      1/1          		else if ( VldSet )
29285      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
29286                   	assign Sys_Pwr_Idle = 1'b0;
29287                   	assign Sys_Pwr_WakeUp = 1'b0;
29288                   	assign Trig = Mode ? 1'b0 : VldReset;
29289                   	assign u_76e9 = Cnt + 8'b00000001;
29290                   	assign u_2ee2 = Cnt - 8'b00000001;
29291                   	assign CntFwd =
29292                   			{ 8 { ( ~ CntInit ) }  }
29293                   		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
29294                   	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
29295                   	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
29296                   	assign Val = Cnt;
29297                   	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
29298                   	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
29299      1/1          		case ( uu_7d6f_caseSel )
29300      <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
29301      <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
29302      1/1          			default : u_7d6f = 8'b0 ;
29303                   		endcase
29304                   	end
29305                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29306      1/1          		if ( ! Sys_Clk_RstN )
29307      1/1          			Cnt &lt;= #1.0 ( 8'b0 );
29308      1/1          		else if ( CntEn )
29309      <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
29310                   	// synopsys translate_off
29311                   	// synthesis translate_off
29312                   	always @( posedge Sys_Clk )
29313      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29314      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
29315      <font color = "grey">unreachable  </font>				dontStop = 0;
29316      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29317      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29318      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
29319      <font color = "grey">unreachable  </font>					$display(
29320                   						&quot;SimulError: at %0t : %s&quot;
29321                   					, $realtime ,
29322                   						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
29323                   					);
29324      <font color = "grey">unreachable  </font>					$stop;
29325                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29326                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
29327                   	// synthesis translate_on
29328                   	// synopsys translate_on
29329                   	// synopsys translate_off
29330                   	// synthesis translate_off
29331                   	always @( posedge Sys_Clk )
29332      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29333      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
29334      <font color = "grey">unreachable  </font>				dontStop = 0;
29335      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29336      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29337      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
29338      <font color = "grey">unreachable  </font>					$stop;
29339                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29340                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_258731_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2898.html#inst_tag_258731" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       29265
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       29288
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_258731_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2898.html#inst_tag_258731" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_258731_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2898.html#inst_tag_258731" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">29265</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">29288</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29282</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">29299</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29306</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29265      	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29288      	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29282      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29283      			u_7c15 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
29284      		else if ( VldSet )
           		     <font color = "red">-2-</font>  
29285      			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29299      		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
29300      			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
29301      			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
29302      			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29306      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29307      			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
29308      		else if ( CntEn )
           		     <font color = "red">-2-</font>  
29309      			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_258732'>
<a name="inst_tag_258732_Line"></a>
<b>Line Coverage for Instance : <a href="mod2898.html#inst_tag_258732" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29282</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>29299</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29306</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29313</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29332</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
29281                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29282      1/1          		if ( ! Sys_Clk_RstN )
29283      1/1          			u_7c15 &lt;= #1.0 ( 5'b0 );
29284      1/1          		else if ( VldSet )
29285      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
29286                   	assign Sys_Pwr_Idle = 1'b0;
29287                   	assign Sys_Pwr_WakeUp = 1'b0;
29288                   	assign Trig = Mode ? 1'b0 : VldReset;
29289                   	assign u_76e9 = Cnt + 8'b00000001;
29290                   	assign u_2ee2 = Cnt - 8'b00000001;
29291                   	assign CntFwd =
29292                   			{ 8 { ( ~ CntInit ) }  }
29293                   		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
29294                   	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
29295                   	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
29296                   	assign Val = Cnt;
29297                   	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
29298                   	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
29299      1/1          		case ( uu_7d6f_caseSel )
29300      <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
29301      <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
29302      1/1          			default : u_7d6f = 8'b0 ;
29303                   		endcase
29304                   	end
29305                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29306      1/1          		if ( ! Sys_Clk_RstN )
29307      1/1          			Cnt &lt;= #1.0 ( 8'b0 );
29308      1/1          		else if ( CntEn )
29309      <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
29310                   	// synopsys translate_off
29311                   	// synthesis translate_off
29312                   	always @( posedge Sys_Clk )
29313      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29314      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
29315      <font color = "grey">unreachable  </font>				dontStop = 0;
29316      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29317      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29318      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
29319      <font color = "grey">unreachable  </font>					$display(
29320                   						&quot;SimulError: at %0t : %s&quot;
29321                   					, $realtime ,
29322                   						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
29323                   					);
29324      <font color = "grey">unreachable  </font>					$stop;
29325                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29326                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
29327                   	// synthesis translate_on
29328                   	// synopsys translate_on
29329                   	// synopsys translate_off
29330                   	// synthesis translate_off
29331                   	always @( posedge Sys_Clk )
29332      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29333      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
29334      <font color = "grey">unreachable  </font>				dontStop = 0;
29335      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29336      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29337      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
29338      <font color = "grey">unreachable  </font>					$stop;
29339                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29340                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_258732_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2898.html#inst_tag_258732" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       29265
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       29288
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_258732_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2898.html#inst_tag_258732" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_258732_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2898.html#inst_tag_258732" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">29265</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">29288</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29282</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">29299</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29306</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29265      	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29288      	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29282      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29283      			u_7c15 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
29284      		else if ( VldSet )
           		     <font color = "red">-2-</font>  
29285      			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29299      		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
29300      			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
29301      			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
29302      			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29306      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29307      			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
29308      		else if ( CntEn )
           		     <font color = "red">-2-</font>  
29309      			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_258733'>
<a name="inst_tag_258733_Line"></a>
<b>Line Coverage for Instance : <a href="mod2898.html#inst_tag_258733" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29282</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>29299</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29306</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29313</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29332</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
29281                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29282      1/1          		if ( ! Sys_Clk_RstN )
29283      1/1          			u_7c15 &lt;= #1.0 ( 5'b0 );
29284      1/1          		else if ( VldSet )
29285      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
29286                   	assign Sys_Pwr_Idle = 1'b0;
29287                   	assign Sys_Pwr_WakeUp = 1'b0;
29288                   	assign Trig = Mode ? 1'b0 : VldReset;
29289                   	assign u_76e9 = Cnt + 8'b00000001;
29290                   	assign u_2ee2 = Cnt - 8'b00000001;
29291                   	assign CntFwd =
29292                   			{ 8 { ( ~ CntInit ) }  }
29293                   		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
29294                   	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
29295                   	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
29296                   	assign Val = Cnt;
29297                   	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
29298                   	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
29299      1/1          		case ( uu_7d6f_caseSel )
29300      <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
29301      <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
29302      1/1          			default : u_7d6f = 8'b0 ;
29303                   		endcase
29304                   	end
29305                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29306      1/1          		if ( ! Sys_Clk_RstN )
29307      1/1          			Cnt &lt;= #1.0 ( 8'b0 );
29308      1/1          		else if ( CntEn )
29309      <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
29310                   	// synopsys translate_off
29311                   	// synthesis translate_off
29312                   	always @( posedge Sys_Clk )
29313      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29314      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
29315      <font color = "grey">unreachable  </font>				dontStop = 0;
29316      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29317      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29318      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
29319      <font color = "grey">unreachable  </font>					$display(
29320                   						&quot;SimulError: at %0t : %s&quot;
29321                   					, $realtime ,
29322                   						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
29323                   					);
29324      <font color = "grey">unreachable  </font>					$stop;
29325                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29326                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
29327                   	// synthesis translate_on
29328                   	// synopsys translate_on
29329                   	// synopsys translate_off
29330                   	// synthesis translate_off
29331                   	always @( posedge Sys_Clk )
29332      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29333      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
29334      <font color = "grey">unreachable  </font>				dontStop = 0;
29335      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29336      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29337      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
29338      <font color = "grey">unreachable  </font>					$stop;
29339                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29340                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_258733_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2898.html#inst_tag_258733" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       29265
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       29288
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_258733_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2898.html#inst_tag_258733" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_258733_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2898.html#inst_tag_258733" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">29265</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">29288</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29282</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">29299</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29306</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29265      	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29288      	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29282      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29283      			u_7c15 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
29284      		else if ( VldSet )
           		     <font color = "red">-2-</font>  
29285      			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29299      		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
29300      			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
29301      			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
29302      			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29306      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29307      			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
29308      		else if ( CntEn )
           		     <font color = "red">-2-</font>  
29309      			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_258734'>
<a name="inst_tag_258734_Line"></a>
<b>Line Coverage for Instance : <a href="mod2898.html#inst_tag_258734" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29282</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>29299</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29306</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29313</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29332</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
29281                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29282      1/1          		if ( ! Sys_Clk_RstN )
29283      1/1          			u_7c15 &lt;= #1.0 ( 5'b0 );
29284      1/1          		else if ( VldSet )
29285      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
29286                   	assign Sys_Pwr_Idle = 1'b0;
29287                   	assign Sys_Pwr_WakeUp = 1'b0;
29288                   	assign Trig = Mode ? 1'b0 : VldReset;
29289                   	assign u_76e9 = Cnt + 8'b00000001;
29290                   	assign u_2ee2 = Cnt - 8'b00000001;
29291                   	assign CntFwd =
29292                   			{ 8 { ( ~ CntInit ) }  }
29293                   		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
29294                   	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
29295                   	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
29296                   	assign Val = Cnt;
29297                   	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
29298                   	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
29299      1/1          		case ( uu_7d6f_caseSel )
29300      <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
29301      <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
29302      1/1          			default : u_7d6f = 8'b0 ;
29303                   		endcase
29304                   	end
29305                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29306      1/1          		if ( ! Sys_Clk_RstN )
29307      1/1          			Cnt &lt;= #1.0 ( 8'b0 );
29308      1/1          		else if ( CntEn )
29309      <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
29310                   	// synopsys translate_off
29311                   	// synthesis translate_off
29312                   	always @( posedge Sys_Clk )
29313      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29314      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
29315      <font color = "grey">unreachable  </font>				dontStop = 0;
29316      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29317      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29318      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
29319      <font color = "grey">unreachable  </font>					$display(
29320                   						&quot;SimulError: at %0t : %s&quot;
29321                   					, $realtime ,
29322                   						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
29323                   					);
29324      <font color = "grey">unreachable  </font>					$stop;
29325                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29326                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
29327                   	// synthesis translate_on
29328                   	// synopsys translate_on
29329                   	// synopsys translate_off
29330                   	// synthesis translate_off
29331                   	always @( posedge Sys_Clk )
29332      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29333      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
29334      <font color = "grey">unreachable  </font>				dontStop = 0;
29335      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29336      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29337      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
29338      <font color = "grey">unreachable  </font>					$stop;
29339                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29340                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_258734_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2898.html#inst_tag_258734" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       29265
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       29288
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_258734_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2898.html#inst_tag_258734" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_258734_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2898.html#inst_tag_258734" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">29265</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">29288</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29282</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">29299</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29306</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29265      	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29288      	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29282      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29283      			u_7c15 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
29284      		else if ( VldSet )
           		     <font color = "red">-2-</font>  
29285      			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29299      		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
29300      			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
29301      			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
29302      			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29306      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29307      			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
29308      		else if ( CntEn )
           		     <font color = "red">-2-</font>  
29309      			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_258735'>
<a name="inst_tag_258735_Line"></a>
<b>Line Coverage for Instance : <a href="mod2898.html#inst_tag_258735" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29282</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>29299</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29306</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29313</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29332</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
29281                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29282      1/1          		if ( ! Sys_Clk_RstN )
29283      1/1          			u_7c15 &lt;= #1.0 ( 5'b0 );
29284      1/1          		else if ( VldSet )
29285      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
29286                   	assign Sys_Pwr_Idle = 1'b0;
29287                   	assign Sys_Pwr_WakeUp = 1'b0;
29288                   	assign Trig = Mode ? 1'b0 : VldReset;
29289                   	assign u_76e9 = Cnt + 8'b00000001;
29290                   	assign u_2ee2 = Cnt - 8'b00000001;
29291                   	assign CntFwd =
29292                   			{ 8 { ( ~ CntInit ) }  }
29293                   		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
29294                   	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
29295                   	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
29296                   	assign Val = Cnt;
29297                   	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
29298                   	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
29299      1/1          		case ( uu_7d6f_caseSel )
29300      <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
29301      <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
29302      1/1          			default : u_7d6f = 8'b0 ;
29303                   		endcase
29304                   	end
29305                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29306      1/1          		if ( ! Sys_Clk_RstN )
29307      1/1          			Cnt &lt;= #1.0 ( 8'b0 );
29308      1/1          		else if ( CntEn )
29309      <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
29310                   	// synopsys translate_off
29311                   	// synthesis translate_off
29312                   	always @( posedge Sys_Clk )
29313      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29314      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
29315      <font color = "grey">unreachable  </font>				dontStop = 0;
29316      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29317      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29318      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
29319      <font color = "grey">unreachable  </font>					$display(
29320                   						&quot;SimulError: at %0t : %s&quot;
29321                   					, $realtime ,
29322                   						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
29323                   					);
29324      <font color = "grey">unreachable  </font>					$stop;
29325                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29326                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
29327                   	// synthesis translate_on
29328                   	// synopsys translate_on
29329                   	// synopsys translate_off
29330                   	// synthesis translate_off
29331                   	always @( posedge Sys_Clk )
29332      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29333      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
29334      <font color = "grey">unreachable  </font>				dontStop = 0;
29335      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29336      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29337      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
29338      <font color = "grey">unreachable  </font>					$stop;
29339                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29340                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_258735_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2898.html#inst_tag_258735" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       29265
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       29288
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_258735_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2898.html#inst_tag_258735" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_258735_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2898.html#inst_tag_258735" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">29265</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">29288</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29282</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">29299</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29306</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29265      	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29288      	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29282      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29283      			u_7c15 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
29284      		else if ( VldSet )
           		     <font color = "red">-2-</font>  
29285      			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29299      		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
29300      			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
29301      			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
29302      			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29306      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29307      			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
29308      		else if ( CntEn )
           		     <font color = "red">-2-</font>  
29309      			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_258736'>
<a name="inst_tag_258736_Line"></a>
<b>Line Coverage for Instance : <a href="mod2898.html#inst_tag_258736" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29282</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>29299</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29306</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29313</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29332</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
29281                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29282      1/1          		if ( ! Sys_Clk_RstN )
29283      1/1          			u_7c15 &lt;= #1.0 ( 5'b0 );
29284      1/1          		else if ( VldSet )
29285      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
29286                   	assign Sys_Pwr_Idle = 1'b0;
29287                   	assign Sys_Pwr_WakeUp = 1'b0;
29288                   	assign Trig = Mode ? 1'b0 : VldReset;
29289                   	assign u_76e9 = Cnt + 8'b00000001;
29290                   	assign u_2ee2 = Cnt - 8'b00000001;
29291                   	assign CntFwd =
29292                   			{ 8 { ( ~ CntInit ) }  }
29293                   		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
29294                   	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
29295                   	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
29296                   	assign Val = Cnt;
29297                   	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
29298                   	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
29299      1/1          		case ( uu_7d6f_caseSel )
29300      <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
29301      <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
29302      1/1          			default : u_7d6f = 8'b0 ;
29303                   		endcase
29304                   	end
29305                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29306      1/1          		if ( ! Sys_Clk_RstN )
29307      1/1          			Cnt &lt;= #1.0 ( 8'b0 );
29308      1/1          		else if ( CntEn )
29309      <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
29310                   	// synopsys translate_off
29311                   	// synthesis translate_off
29312                   	always @( posedge Sys_Clk )
29313      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29314      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
29315      <font color = "grey">unreachable  </font>				dontStop = 0;
29316      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29317      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29318      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
29319      <font color = "grey">unreachable  </font>					$display(
29320                   						&quot;SimulError: at %0t : %s&quot;
29321                   					, $realtime ,
29322                   						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
29323                   					);
29324      <font color = "grey">unreachable  </font>					$stop;
29325                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29326                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
29327                   	// synthesis translate_on
29328                   	// synopsys translate_on
29329                   	// synopsys translate_off
29330                   	// synthesis translate_off
29331                   	always @( posedge Sys_Clk )
29332      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29333      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
29334      <font color = "grey">unreachable  </font>				dontStop = 0;
29335      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29336      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29337      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
29338      <font color = "grey">unreachable  </font>					$stop;
29339                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29340                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_258736_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2898.html#inst_tag_258736" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       29265
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       29288
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_258736_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2898.html#inst_tag_258736" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_258736_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2898.html#inst_tag_258736" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">29265</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">29288</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29282</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">29299</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29306</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29265      	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29288      	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29282      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29283      			u_7c15 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
29284      		else if ( VldSet )
           		     <font color = "red">-2-</font>  
29285      			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29299      		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
29300      			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
29301      			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
29302      			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29306      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29307      			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
29308      		else if ( CntEn )
           		     <font color = "red">-2-</font>  
29309      			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_258731">
    <li>
      <a href="#inst_tag_258731_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_258731_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_258731_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_258731_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_258732">
    <li>
      <a href="#inst_tag_258732_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_258732_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_258732_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_258732_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_258733">
    <li>
      <a href="#inst_tag_258733_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_258733_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_258733_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_258733_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_258734">
    <li>
      <a href="#inst_tag_258734_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_258734_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_258734_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_258734_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_258735">
    <li>
      <a href="#inst_tag_258735_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_258735_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_258735_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_258735_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_258736">
    <li>
      <a href="#inst_tag_258736_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_258736_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_258736_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_258736_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_O_T_C_U_C_6207cbcf">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
